Model {
  Name			  "sample"
  Version		  9.1
  SavedCharacterEncoding  "GBK"
  GraphicalInterface {
    NumRootInports	    1
    Inport {
      Name		      "cfblk31"
      BusObject		      ""
      OutputFunctionCall      "off"
      SampleTime	      "-1"
      UnitExpr		      "inherit"
    }
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.2"
    NumModelReferences	    0
    NumTestPointedSignals   1
    TestPointedSignal {
      SignalName	      ""
      FullBlockPath	      "sample/cfblk34"
      LogSignal		      1
      MaxPoints		      5000
      Decimation	      2
    }
    NumProvidedFunctions    0
    NumRequiredFunctions    0
    NumResetEvents	    0
    HasInitializeEvent	    0
    HasTerminateEvent	    0
    IsExportFunctionModel   0
    NumParameterArguments   0
    NumExternalFileReferences 93
    ExternalFileReference {
      Reference		      "simulink/Sinks/XY Graph"
      Path		      "sample/cfblk16"
      SID		      "16"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Sinks/XY Graph"
      Path		      "sample/cfblk18"
      SID		      "18"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Sinks/XY Graph"
      Path		      "sample/cfblk21"
      SID		      "21"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Sources/Repeating\nSequence\nStair"
      Path		      "sample/cfblk27"
      SID		      "27"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Sources/Counter\nFree-Running"
      Path		      "sample/cfblk29"
      SID		      "29"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Sources/Repeating\nSequence\nStair"
      Path		      "sample/cfblk30"
      SID		      "30"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Sources/Repeating\nSequence\nStair"
      Path		      "sample/cfblk34"
      SID		      "34"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Continuous/PID Controller"
      Path		      "sample/cfblk4"
      SID		      "4"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Difference"
      Path		      "sample/cfblk41/cfblk15/cfblk3"
      SID		      "61"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Continuous/PID Controller (2DOF)"
      Path		      "sample/cfblk41/cfblk15/cfblk5"
      SID		      "63"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nLead or Lag"
      Path		      "sample/cfblk41/cfblk16/cfblk4"
      SID		      "76"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nLead or Lag"
      Path		      "sample/cfblk41/cfblk16/cfblk5"
      SID		      "77"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Continuous/PID Controller"
      Path		      "sample/cfblk41/cfblk16/cfblk6"
      SID		      "78"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nReal Zero"
      Path		      "sample/cfblk41/cfblk17/cfblk10"
      SID		      "94"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nLead or Lag"
      Path		      "sample/cfblk41/cfblk17/cfblk3"
      SID		      "87"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nFirst Order"
      Path		      "sample/cfblk41/cfblk17/cfblk6"
      SID		      "90"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nLead or Lag"
      Path		      "sample/cfblk41/cfblk17/cfblk7"
      SID		      "91"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nLead or Lag"
      Path		      "sample/cfblk41/cfblk18/cfblk3"
      SID		      "102"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Tapped Delay"
      Path		      "sample/cfblk41/cfblk18/cfblk4"
      SID		      "103"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Tapped Delay"
      Path		      "sample/cfblk41/cfblk18/cfblk7"
      SID		      "106"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Continuous/PID Controller"
      Path		      "sample/cfblk41/cfblk18/cfblk8"
      SID		      "107"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Continuous/PID Controller"
      Path		      "sample/cfblk41/cfblk4"
      SID		      "46"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Continuous/PID Controller (2DOF)"
      Path		      "sample/cfblk41/cfblk7"
      SID		      "49"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Continuous/PID Controller"
      Path		      "sample/cfblk41/cfblk8"
      SID		      "50"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Difference"
      Path		      "sample/cfblk42/cfblk11"
      SID		      "138"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Tapped Delay"
      Path		      "sample/cfblk42/cfblk14/cfblk3"
      SID		      "145"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Continuous/PID Controller (2DOF)"
      Path		      "sample/cfblk42/cfblk14/cfblk6"
      SID		      "148"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nLead or Lag"
      Path		      "sample/cfblk42/cfblk14/cfblk7"
      SID		      "149"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nFirst Order"
      Path		      "sample/cfblk42/cfblk15/cfblk10"
      SID		      "162"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nFirst Order"
      Path		      "sample/cfblk42/cfblk15/cfblk3"
      SID		      "155"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Continuous/PID Controller"
      Path		      "sample/cfblk42/cfblk15/cfblk4"
      SID		      "156"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Tapped Delay"
      Path		      "sample/cfblk42/cfblk15/cfblk8"
      SID		      "160"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Difference"
      Path		      "sample/cfblk42/cfblk15/cfblk9"
      SID		      "161"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Continuous/PID Controller (2DOF)"
      Path		      "sample/cfblk42/cfblk5"
      SID		      "132"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Continuous/PID Controller"
      Path		      "sample/cfblk42/cfblk8"
      SID		      "135"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Continuous/PID Controller"
      Path		      "sample/cfblk43/cfblk3"
      SID		      "172"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Difference"
      Path		      "sample/cfblk44/cfblk11"
      SID		      "192"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nFirst Order"
      Path		      "sample/cfblk44/cfblk3"
      SID		      "184"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Difference"
      Path		      "sample/cfblk44/cfblk5"
      SID		      "186"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Tapped Delay"
      Path		      "sample/cfblk44/cfblk8"
      SID		      "189"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Continuous/PID Controller (2DOF)"
      Path		      "sample/cfblk44/cfblk9"
      SID		      "190"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Continuous/PID Controller (2DOF)"
      Path		      "sample/cfblk45/cfblk10"
      SID		      "212"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Tapped Delay"
      Path		      "sample/cfblk45/cfblk11"
      SID		      "213"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Tapped Delay"
      Path		      "sample/cfblk45/cfblk17/cfblk6"
      SID		      "226"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Continuous/PID Controller"
      Path		      "sample/cfblk45/cfblk18/cfblk6"
      SID		      "238"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nFirst Order"
      Path		      "sample/cfblk45/cfblk3"
      SID		      "205"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nFirst Order"
      Path		      "sample/cfblk45/cfblk9"
      SID		      "211"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Continuous/PID Controller"
      Path		      "sample/cfblk46/cfblk17/cfblk13"
      SID		      "279"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Continuous/PID Controller"
      Path		      "sample/cfblk46/cfblk17/cfblk3"
      SID		      "269"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Difference"
      Path		      "sample/cfblk46/cfblk17/cfblk4"
      SID		      "270"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Difference"
      Path		      "sample/cfblk46/cfblk18/cfblk4"
      SID		      "292"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Difference"
      Path		      "sample/cfblk46/cfblk18/cfblk5"
      SID		      "293"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Tapped Delay"
      Path		      "sample/cfblk46/cfblk18/cfblk7"
      SID		      "295"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nLead or Lag"
      Path		      "sample/cfblk46/cfblk5"
      SID		      "253"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Tapped Delay"
      Path		      "sample/cfblk46/cfblk9"
      SID		      "257"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Continuous/PID Controller"
      Path		      "sample/cfblk47/cfblk10"
      SID		      "311"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Tapped Delay"
      Path		      "sample/cfblk47/cfblk4"
      SID		      "305"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Tapped Delay"
      Path		      "sample/cfblk47/cfblk5"
      SID		      "306"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nFirst Order"
      Path		      "sample/cfblk47/cfblk8"
      SID		      "309"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nFirst Order"
      Path		      "sample/cfblk47/cfblk9"
      SID		      "310"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nReal Zero"
      Path		      "sample/cfblk48/cfblk8/cfblk3"
      SID		      "328"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nReal Zero"
      Path		      "sample/cfblk48/cfblk8/cfblk4"
      SID		      "329"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Tapped Delay"
      Path		      "sample/cfblk48/cfblk9/cfblk4"
      SID		      "341"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nReal Zero"
      Path		      "sample/cfblk48/cfblk9/cfblk5"
      SID		      "342"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nFirst Order"
      Path		      "sample/cfblk48/cfblk9/cfblk7"
      SID		      "344"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Continuous/PID Controller"
      Path		      "sample/cfblk49/cfblk12"
      SID		      "368"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nLead or Lag"
      Path		      "sample/cfblk49/cfblk3"
      SID		      "359"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nReal Zero"
      Path		      "sample/cfblk49/cfblk4"
      SID		      "360"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nLead or Lag"
      Path		      "sample/cfblk49/cfblk7"
      SID		      "363"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nReal Zero"
      Path		      "sample/cfblk50/cfblk5"
      SID		      "382"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Difference"
      Path		      "sample/cfblk51/cfblk10"
      SID		      "403"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Difference"
      Path		      "sample/cfblk51/cfblk11"
      SID		      "404"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nReal Zero"
      Path		      "sample/cfblk51/cfblk17/cfblk10"
      SID		      "421"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nFirst Order"
      Path		      "sample/cfblk51/cfblk17/cfblk4"
      SID		      "415"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nLead or Lag"
      Path		      "sample/cfblk51/cfblk17/cfblk5"
      SID		      "416"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nFirst Order"
      Path		      "sample/cfblk51/cfblk18/cfblk3"
      SID		      "432"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Difference"
      Path		      "sample/cfblk51/cfblk18/cfblk4"
      SID		      "433"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nLead or Lag"
      Path		      "sample/cfblk51/cfblk3"
      SID		      "396"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Tapped Delay"
      Path		      "sample/cfblk51/cfblk4"
      SID		      "397"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Difference"
      Path		      "sample/cfblk51/cfblk6"
      SID		      "399"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Difference"
      Path		      "sample/cfblk51/cfblk7"
      SID		      "400"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Difference"
      Path		      "sample/cfblk51/cfblk9"
      SID		      "402"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Continuous/PID Controller"
      Path		      "sample/cfblk52/cfblk11/cfblk3"
      SID		      "460"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Tapped Delay"
      Path		      "sample/cfblk52/cfblk11/cfblk5"
      SID		      "462"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Continuous/PID Controller"
      Path		      "sample/cfblk52/cfblk11/cfblk7"
      SID		      "464"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Continuous/PID Controller"
      Path		      "sample/cfblk52/cfblk12/cfblk10"
      SID		      "476"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Continuous/PID Controller (2DOF)"
      Path		      "sample/cfblk52/cfblk12/cfblk11"
      SID		      "477"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Continuous/PID Controller (2DOF)"
      Path		      "sample/cfblk52/cfblk12/cfblk3"
      SID		      "469"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Tapped Delay"
      Path		      "sample/cfblk52/cfblk12/cfblk6"
      SID		      "472"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nLead or Lag"
      Path		      "sample/cfblk52/cfblk4"
      SID		      "449"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Difference"
      Path		      "sample/cfblk52/cfblk5"
      SID		      "450"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Continuous/PID Controller"
      Path		      "sample/cfblk7"
      SID		      "7"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Discrete/Transfer Fcn\nLead or Lag"
      Path		      "sample/cfblk9"
      SID		      "9"
      Type		      "LIBRARY_BLOCK"
    }
    OrderedModelArguments   1
  }
  DiagnosticSuppressor	  "on"
  SuppressorTable	  "22 serialization::archive 11 0 6 0 0 1 8 0 0 0 0 6 0 0 1 0 14 sample/cfblk29 0 6 0 0 2 8 0 0 0 0 "
  "6 40 SimulinkFixedPoint:util:Overflowoccurred 0 0 0 6 0  0  0 0 0 0 8 20160523 0 0 0 10 57 55 0 1 41 Simulink:DataTy"
  "pe:WarningOverFlowDetected 0 0 0  0  8 20160523 0 10 57 55 0 1"
  Notes			  ""
  NotesPlugin		  "on"
  LogicAnalyzerGraphicalSettings ""
  LogicAnalyzerPlugin	  "on"
  LogicAnalyzerSignalOrdering ""
  CustomCodeFunctionData  ""
  SLCCPlugin		  "on"
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  DataTypeOverrideAppliesTo "AllNumericTypes"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  FPTRunName		  "Run 1"
  MaxMDLFileLineLength	  120
  LastSavedArchitecture	  "win64"
  Object {
    $PropName		    "BdWindowsInfo"
    $ObjectID		    1
    $ClassName		    "Simulink.BDWindowsInfo"
    Object {
      $PropName		      "WindowsInfo"
      $ObjectID		      2
      $ClassName	      "Simulink.WindowInfo"
      IsActive		      [1]
      Location		      [127.0, 62.0, 1294.0, 882.0]
      Object {
	$PropName		"ModelBrowserInfo"
	$ObjectID		3
	$ClassName		"Simulink.ModelBrowserInfo"
	Visible			[0]
	DockPosition		"Left"
	Width			[50]
	Height			[50]
	Filter			[9]
      }
      Object {
	$PropName		"ExplorerBarInfo"
	$ObjectID		4
	$ClassName		"Simulink.ExplorerBarInfo"
	Visible			[1]
      }
      Object {
	$PropName		"EditorsInfo"
	$ObjectID		5
	$ClassName		"Simulink.EditorInfo"
	IsActive		[1]
	ViewObjType		"SimulinkTopLevel"
	LoadSaveID		"0"
	Extents			[1555.0, 889.0]
	ZoomFactor		[1.0]
	Offset			[70.583333333335077, -134.58333333333235]
      }
      Object {
	$PropName		"DockComponentsInfo"
	$ObjectID		6
	$ClassName		"Simulink.DockComponentInfo"
	Type			"GLUE2:PropertyInspector"
	ID			"Property Inspector"
	Visible			[0]
	CreateCallback		""
	UserData		""
	Floating		[0]
	DockPosition		"Right"
	Width			[512]
	Height			[384]
      }
      WindowState	      "AAAA/wAAAAD9AAAAAgAAAAAAAAC9AAAB+PwCAAAAA/sAAAAWAEQAbwBjAGsAVwBpAGQAZwBlAHQAMwEAAAAxAAAB+AAAA"
      "AAAAAAA+wAAABYARABvAGMAawBXAGkAZABnAGUAdAA0AAAAAAD/////AAAAAAAAAAD7AAAAUgBHAEwAVQBFADIAIAB0AHIAZQBlACAAYwBvAG0Ac"
      "ABvAG4AZQBuAHQALwBHAEwAVQBFADIAIAB0AHIAZQBlACAAYwBvAG0AcABvAG4AZQBuAHQAAAAAAP////8AAAB4AP///wAAAAEAAAAAAAAAAPwCA"
      "AAAAfsAAABUAEcATABVAEUAMgA6AFAAcgBvAHAAZQByAHQAeQBJAG4AcwBwAGUAYwB0AG8AcgAvAFAAcgBvAHAAZQByAHQAeQAgAEkAbgBzAHAAZ"
      "QBjAHQAbwByAAAAAAD/////AAAANQD///8AAAZAAAADvgAAAAEAAAACAAAAAQAAAAL8AAAAAQAAAAIAAAAP/////wAAAAAA/////wAAAAAAAAAA/"
      "////wEAAAAA/////wAAAAAAAAAA/////wAAAAAA/////wAAAAAAAAAA/////wAAAAAA/////wAAAAAAAAAA/////wAAAAAA/////wAAAAAAAAAA/"
      "////wEAAACR/////wAAAAAAAAAA/////wEAAAEE/////wAAAAAAAAAA/////wAAAAAA/////wAAAAAAAAAA/////wEAAAGV/////wAAAAAAAAAA/"
      "////wAAAAAA/////wAAAAAAAAAA/////wAAAAAA/////wAAAAAAAAAA/////wAAAAAA/////wAAAAAAAAAA/////wEAAAPH/////wAAAAAAAAAA/"
      "////wEAAAP//////wAAAAAAAAAA/////wAAAAAA/////wAAAAAAAAAA"
    }
  }
  HideAutomaticNames	  on
  Created		  "Thu Feb 07 06:29:19 2019"
  Creator		  "cyfuzz"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "DELL"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Fri Aug 13 16:24:25 2021"
  RTWModifiedTimeStamp	  471945883
  ModelVersionFormat	  "1.%<AutoIncrement:2>"
  SampleTimeColors	  on
  SampleTimeAnnotations	  on
  LibraryLinkDisplay	  "disabled"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  off
  PortDataTypeDisplayFormat "AliasTypeOnly"
  ShowEditTimeErrors	  on
  ShowEditTimeWarnings	  on
  ShowEditTimeAdvisorChecks off
  ShowPortUnits		  off
  ShowDesignRanges	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  VariantCondition	  off
  ShowSubsystemDomainSpec off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  ShowVisualizeInsertedRTB on
  ShowMarkup		  on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  BlockVariantConditionDataTip off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  FunctionConnectors	  off
  BrowserLookUnderMasks	  off
  MultiThreadCoSim	  on
  SimulationMode	  "normal"
  VisualizeLoggedSignalsWhenLoggingToFile off
  PauseTimes		  "5"
  NumberOfSteps		  1
  SnapshotBufferSize	  10
  SnapshotInterval	  10
  NumberOfLastSnapshots	  0
  EnablePacing		  off
  PacingRate		  1
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  Object {
    $PropName		    "DataLoggingOverride"
    $ObjectID		    7
    $ClassName		    "Simulink.SimulationData.ModelLoggingInfo"
    model_		    "sample"
    overrideMode_	    [0U]
    Array {
      Type		      "Cell"
      Dimension		      1
      Cell		      "sample"
      PropName		      "logAsSpecifiedByModels_"
    }
    Array {
      Type		      "Cell"
      Dimension		      1
      Cell		      []
      PropName		      "logAsSpecifiedByModelsSSIDs_"
    }
  }
  Object {
    $PropName		    "InstrumentedSignals"
    $ObjectID		    8
    $ClassName		    "Simulink.HMI.InstrumentedSignals"
    Array {
      Type		      "Struct"
      Dimension		      1
      MATStruct {
	UUID			"766e0d67-4334-44f7-822c-4e38eb3fd2e8"
	BlockPath_		"cfblk34"
	SID_			"34"
	SubPath_		""
	OutputPortIndex_	[1.0]
	LogicalPortIndex_	[0.0]
	SignalName_		""
	SubSysPath_		""
	Decimation_		[1.0]
	MaxPoints_		[1024.0]
	TargetBufferedStreaming_ [0.0]
	IsFrameBased_		[0.0]
	DomainType_		""
	Array {
	  Type			  "Struct"
	  Dimension		  1
	  MATStruct {
	  }
	  PropName		  "DomainParams_"
	}
      }
      PropName		      "Persistence"
    }
  }
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  OrderedModelArguments	  on
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      9
      Version		      "1.18.0"
      DisabledProps	      []
      Description	      ""
      Array {
	Type			"Handle"
	Dimension		10
	Simulink.SolverCC {
	  $ObjectID		  10
	  Version		  "1.18.0"
	  DisabledProps		  []
	  Description		  ""
	  StartTime		  "0.0"
	  StopTime		  "10.0"
	  AbsTol		  "auto"
	  AutoScaleAbsTol	  "on"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  EnableMultiTasking	  off
	  ConcurrentTasks	  off
	  Solver		  "VariableStepAuto"
	  SolverName		  "VariableStepAuto"
	  SolverJacobianMethodControl "auto"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverInfoToggleStatus  off
	  IsAutoAppliedInSIP	  off
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	  SampleTimeProperty	  []
	  DecoupledContinuousIntegration off
	  MinimalZcImpactIntegration off
	}
	Simulink.DataIOCC {
	  $ObjectID		  11
	  Version		  "1.18.0"
	  DisabledProps		  []
	  Description		  ""
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  off
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Dataset"
	  SignalLoggingSaveFormat "Dataset"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  DSMLogging		  on
	  InspectSignalLogs	  off
	  VisualizeSimOutput	  on
	  StreamToWorkspace	  off
	  StreamVariableName	  "streamout"
	  SaveTime		  on
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  DSMLoggingName	  "dsmout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	  LoggingToFile		  off
	  DatasetSignalFormat	  "timeseries"
	  LoggingFileName	  "out.mat"
	  LoggingIntervals	  "[-inf, inf]"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  12
	  Version		  "1.18.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    8
	    Cell		    "BooleansAsBitfields"
	    Cell		    "PassReuseOutputArgsAs"
	    Cell		    "PassReuseOutputArgsThreshold"
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    Cell		    "UseSpecifiedMinMax"
	    PropName		    "DisabledProps"
	  }
	  Description		  ""
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  DefaultParameterBehavior "Tunable"
	  UseDivisionForNetSlopeComputation "off"
	  UseFloatMulNetSlope	  off
	  DefaultUnderspecifiedDataType	"double"
	  UseSpecifiedMinMax	  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  CachingGlobalReferences off
	  GlobalBufferReuse	  on
	  StrengthReduction	  off
	  AdvancedOptControl	  ""
	  ExpressionFolding	  on
	  BooleansAsBitfields	  off
	  BitfieldContainerType	  "uint_T"
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  PassReuseOutputArgsThreshold 12
	  ExpressionDepthLimit	  128
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  StateBitsets		  off
	  DataBitsets		  off
	  ActiveStateOutputEnumStorageType "Native Integer"
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  off
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  LifeSpan		  "auto"
	  MaxStackSize		  "Inherit from target"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "off"
	  AccelVerboseBuild	  off
	  OptimizeBlockOrder	  "off"
	  OptimizeDataStoreBuffers on
	  BusAssignmentInplaceUpdate on
	  DifferentSizesBufferReuse off
	  OptimizationLevel	  "level2"
	  OptimizationPriority	  "Balanced"
	  OptimizationCustomize	  on
	  UseRowMajorAlgorithm	  off
	  LabelGuidedReuse	  off
	}
	Simulink.DebuggingCC {
	  $ObjectID		  13
	  Version		  "1.18.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "UseOnlyExistingSharedCode"
	    PropName		    "DisabledProps"
	  }
	  Description		  ""
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  StringTruncationChecking "error"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"warning"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Simplified"
	  MergeDetectMultiDrivingBlocksExec "error"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "UseLocalSettings"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  MaskedZcDiagnostic	  "warning"
	  IgnoredZcDiagnostic	  "warning"
	  SolverPrmCheckMsg	  "none"
	  InheritedTsInSrcMsg	  "warning"
	  MultiTaskDSMMsg	  "error"
	  MultiTaskCondExecSysMsg "error"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  ExportedTasksRateTransMsg "none"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "error"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  UseOnlyExistingSharedCode "error"
	  SFcnCompatibilityMsg	  "none"
	  FrameProcessingCompatibilityMsg "error"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  AllowSymbolicDim	  on
	  RowMajorDimensionSupport off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceMultiInstanceNormalModeStructChecksumCheck "error"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "none"
	  SimStateInterfaceChecksumMismatchMsg "warning"
	  SimStateOlderReleaseMsg "error"
	  ChecksumConsistencyForSSReuse	"none"
	  LibraryContextMissingDiagnostic "none"
	  InitInArrayFormatMsg	  "warning"
	  StrictBusMsg		  "ErrorLevel1"
	  BusNameAdapt		  "WarnAndRepair"
	  NonBusSignalsTreatedAsBus "none"
	  SymbolicDimMinMaxWarning "warning"
	  LossOfSymbolicDimsSimulationWarning "warning"
	  LossOfSymbolicDimsCodeGenerationWarning "error"
	  SymbolicDimsDataTypeCodeGenerationDiagnostic "error"
	  BlockIODiagnostic	  "none"
	  SFUnusedDataAndEventsDiag "warning"
	  SFUnexpectedBacktrackingDiag "error"
	  SFInvalidInputDataAccessInChartInitDiag "warning"
	  SFNoUnconditionalDefaultTransitionDiag "error"
	  SFTransitionOutsideNaturalParentDiag "warning"
	  SFUnreachableExecutionPathDiag "warning"
	  SFUndirectedBroadcastEventsDiag "warning"
	  SFTransitionActionBeforeConditionDiag	"warning"
	  SFOutputUsedAsStateInMooreChartDiag "error"
	  SFTemporalDelaySmallerThanSampleTimeDiag "warning"
	  SFSelfTransitionDiag	  "warning"
	  SFExecutionAtInitializationDiag "warning"
	  SFMachineParentedDataDiag "warning"
	  IntegerSaturationMsg	  "warning"
	  AllowedUnitSystems	  "all"
	  UnitsInconsistencyMsg	  "warning"
	  AllowAutomaticUnitConversions	on
	  RCSCRenamedMsg	  "warning"
	  RCSCObservableMsg	  "warning"
	  ForceCombineOutputUpdateInSim	off
	  UnitDatabase		  ""
	}
	Simulink.HardwareCC {
	  $ObjectID		  14
	  Version		  "1.18.0"
	  DisabledProps		  []
	  Description		  ""
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdBitPerLongLong	  64
	  ProdBitPerFloat	  32
	  ProdBitPerDouble	  64
	  ProdBitPerPointer	  64
	  ProdBitPerSizeT	  64
	  ProdBitPerPtrDiffT	  64
	  ProdLargestAtomicInteger "Char"
	  ProdLargestAtomicFloat  "Float"
	  ProdIntDivRoundTo	  "Zero"
	  ProdEndianess		  "LittleEndian"
	  ProdWordSize		  64
	  ProdShiftRightIntArith  on
	  ProdLongLongMode	  off
	  ProdHWDeviceType	  "Intel->x86-64 (Windows64)"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetBitPerLongLong	  64
	  TargetBitPerFloat	  32
	  TargetBitPerDouble	  64
	  TargetBitPerPointer	  32
	  TargetBitPerSizeT	  32
	  TargetBitPerPtrDiffT	  32
	  TargetLargestAtomicInteger "Char"
	  TargetLargestAtomicFloat "None"
	  TargetShiftRightIntArith on
	  TargetLongLongMode	  off
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	  UseEmbeddedCoderFeatures on
	  UseSimulinkCoderFeatures on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  15
	  Version		  "1.18.0"
	  DisabledProps		  []
	  Description		  ""
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  EnableRefExpFcnMdlSchedulingChecks on
	  CheckModelReferenceTargetMessage "error"
	  EnableParallelModelReferenceBuilds off
	  ParallelModelReferenceErrorOnInvalidPool on
	  ParallelModelReferenceMATLABWorkerInit "None"
	  ModelReferenceNumInstancesAllowed "Multi"
	  PropagateVarSize	  "Infer from blocks in model"
	  ModelDependencies	  ""
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	  PropagateSignalLabelsOutOfModel on
	  SupportModelReferenceSimTargetCustomCode off
	}
	Simulink.SFSimCC {
	  $ObjectID		  16
	  Version		  "1.18.0"
	  DisabledProps		  []
	  Description		  ""
	  SimCustomSourceCode	  ""
	  SimCustomHeaderCode	  ""
	  SimCustomInitializer	  ""
	  SimCustomTerminator	  ""
	  SimReservedNameArray	  []
	  SimUserSources	  ""
	  SimUserIncludeDirs	  ""
	  SimUserLibraries	  ""
	  SimUserDefines	  ""
	  SimCustomCompilerFlags  ""
	  SimCustomLinkerFlags	  ""
	  SFSimEcho		  on
	  SimCtrlC		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  off
	  SimParseCustomCode	  on
	  SimBuildMode		  "sf_incremental_build"
	  SimGenImportedTypeDefs  off
	  ModelFunctionsGlobalVisibility "on"
	  CompileTimeRecursionLimit 50
	  EnableRuntimeRecursion  on
	  MATLABDynamicMemAlloc	  on
	  MATLABDynamicMemAllocThreshold 65536
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  17
	  Version		  "1.18.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    16
	    Cell		    "IncludeHyperlinkInReport"
	    Cell		    "GenerateTraceInfo"
	    Cell		    "GenerateTraceReport"
	    Cell		    "GenerateTraceReportSl"
	    Cell		    "GenerateTraceReportSf"
	    Cell		    "GenerateTraceReportEml"
	    Cell		    "PortableWordSizes"
	    Cell		    "GenerateWebview"
	    Cell		    "GenerateCodeMetricsReport"
	    Cell		    "GenerateCodeReplacementReport"
	    Cell		    "GenerateMissedCodeReplacementReport"
	    Cell		    "GenerateErtSFunction"
	    Cell		    "CreateSILPILBlock"
	    Cell		    "CodeExecutionProfiling"
	    Cell		    "CodeProfilingSaveOptions"
	    Cell		    "CodeProfilingInstrumentation"
	    PropName		    "DisabledProps"
	  }
	  SystemTargetFile	  "grt.tlc"
	  HardwareBoard		  "None"
	  TLCOptions		  ""
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  PackageGeneratedCodeAndArtifacts off
	  PackageName		  ""
	  TemplateMakefile	  "grt_default_tmf"
	  PostCodeGenCommand	  ""
	  Description		  ""
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  RTWBuildHooks		  []
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  CustomSourceCode	  ""
	  CustomHeaderCode	  ""
	  CustomInclude		  ""
	  CustomSource		  ""
	  CustomLibrary		  ""
	  CustomDefine		  ""
	  CustomLAPACKCallback	  ""
	  CustomFFTCallback	  ""
	  CustomInitializer	  ""
	  CustomTerminator	  ""
	  Toolchain		  "Automatically locate an installed toolchain"
	  BuildConfiguration	  "Faster Builds"
	  CustomToolchainOptions  []
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  PortableWordSizes	  off
	  CreateSILPILBlock	  "None"
	  CodeExecutionProfiling  off
	  CodeExecutionProfileVariable "executionProfile"
	  CodeProfilingSaveOptions "SummaryOnly"
	  CodeProfilingInstrumentation off
	  SILDebugging		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateWebview	  off
	  GenerateCodeMetricsReport off
	  GenerateCodeReplacementReport	off
	  GenerateMissedCodeReplacementReport off
	  RTWCompilerOptimization "off"
	  ObjectivePriorities	  []
	  RTWCustomCompilerOptimizations ""
	  CheckMdlBeforeBuild	  "Off"
	  SharedConstantsCachingThreshold 1024
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      18
	      Version		      "1.18.0"
	      Array {
		Type			"Cell"
		Dimension		28
		Cell			"IgnoreCustomStorageClasses"
		Cell			"IgnoreTestpoints"
		Cell			"InsertBlockDesc"
		Cell			"InsertPolySpaceComments"
		Cell			"SFDataObjDesc"
		Cell			"MATLABFcnDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InternalIdentifier"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		Cell			"CustomSymbolStrGlobalVar"
		Cell			"CustomSymbolStrType"
		Cell			"CustomSymbolStrField"
		Cell			"CustomSymbolStrFcn"
		Cell			"CustomSymbolStrModelFcn"
		Cell			"CustomSymbolStrFcnArg"
		Cell			"CustomSymbolStrBlkIO"
		Cell			"CustomSymbolStrTmpVar"
		Cell			"CustomSymbolStrMacro"
		Cell			"CustomSymbolStrUtil"
		Cell			"CustomSymbolStrEmxType"
		Cell			"CustomSymbolStrEmxFcn"
		Cell			"CustomUserTokenString"
		Cell			"ReqsInCode"
		Cell			"BlockCommentType"
		PropName		"DisabledProps"
	      }
	      Description	      ""
	      Comment		      ""
	      ForceParamTrailComments off
	      GenerateComments	      on
	      CommentStyle	      "Auto"
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      OperatorAnnotations     off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      MATLABFcnDesc	      off
	      MangleLength	      1
	      SharedChecksumLength    8
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M_T"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrModelFcn "$R$N"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      CustomSymbolStrUtil     "$N$C"
	      CustomSymbolStrEmxType  "emxArray_$M$N"
	      CustomSymbolStrEmxFcn   "emx$M$N"
	      CustomUserTokenString   ""
	      CustomCommentsFcn	      ""
	      DefineNamingRule	      "None"
	      DefineNamingFcn	      ""
	      ParamNamingRule	      "None"
	      ParamNamingFcn	      ""
	      SignalNamingRule	      "None"
	      SignalNamingFcn	      ""
	      InsertBlockDesc	      off
	      InsertPolySpaceComments off
	      SimulinkBlockComments   on
	      BlockCommentType	      "BlockPathComment"
	      StateflowObjectComments on
	      MATLABSourceComments    off
	      EnableCustomComments    off
	      InternalIdentifierFile  ""
	      InternalIdentifier      "Shortened"
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	      ReservedNameArray	      []
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      19
	      Version		      "1.18.0"
	      Array {
		Type			"Cell"
		Dimension		15
		Cell			"IncludeMdlTerminateFcn"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"ExistingSharedCode"
		Cell			"GenerateTestInterfaces"
		Cell			"ModelStepFunctionPrototypeControlCompliant"
		Cell			"GenerateAllocFcn"
		Cell			"PurelyIntegerCode"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		Cell			"RemoveDisableFunc"
		Cell			"RemoveResetFunc"
		PropName		"DisabledProps"
	      }
	      Description	      ""
	      TargetFcnLib	      "ansi_tfl_table_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      GenFloatMathFcnCalls    "NOT IN USE"
	      TargetLangStandard      "C99 (ISO)"
	      CodeReplacementLibrary  "None"
	      UtilityFuncGeneration   "Auto"
	      MultiwordTypeDef	      "System defined"
	      MultiwordLength	      2048
	      DynamicStringBufferSize 256
	      GenerateFullHeader      on
	      InferredTypesCompatibility off
	      ExistingSharedCode      ""
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant on
	      CompOptLevelCompliant   on
	      ConcurrentExecutionCompliant on
	      IncludeMdlTerminateFcn  on
	      GeneratePreprocessorConditionals "Use local settings"
	      CombineOutputUpdateFcns on
	      CombineSignalStateStructs	off
	      SuppressErrorStatus     off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      CodeInterfacePackaging  "Nonreusable function"
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      RemoveDisableFunc	      off
	      RemoveResetFunc	      off
	      SupportVariableSizeSignals off
	      ParenthesesLevel	      "Nominal"
	      CastingMode	      "Nominal"
	      MATLABClassNameForMDSCustomization "Simulink.SoftwareTarget.GRTCustomization"
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    on
	      AutosarCompliant	      off
	      MDXCompliant	      off
	      GRTInterface	      off
	      GenerateAllocFcn	      off
	      UseToolchainInfoCompliant	on
	      GenerateSharedConstants on
	      CoderGroups	      []
	      AccessMethods	      []
	      LookupTableObjectStructAxisOrder "1,2,3,4,..."
	      LUTObjectStructOrderExplicitValues "Size,Breakpoints,Table"
	      LUTObjectStructOrderEvenSpacing "Size,Breakpoints,Table"
	      ArrayLayout	      "Column-major"
	      ERTHeaderFileRootName   "$R$E"
	      ERTSourceFileRootName   "$R$E"
	      ERTDataFileRootName     "$R_data"
	      UseMalloc		      off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeMexArgs	      ""
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      RTWCAPIRootIO	      off
	      GenerateASAP2	      off
	      MultiInstanceErrorCode  "Error"
	    }
	    PropName		    "Components"
	  }
	}
	SlCovCC.ConfigComp {
	  $ObjectID		  20
	  Version		  "1.18.0"
	  DisabledProps		  []
	  Description		  "Simulink Coverage Configuration Component"
	  Name			  "Simulink Coverage"
	  CovEnable		  off
	  CovScope		  "EntireSystem"
	  CovIncludeTopModel	  on
	  RecordCoverage	  off
	  CovPath		  "/"
	  CovSaveName		  "covdata"
	  CovCompData		  ""
	  CovMetricSettings	  "dwe"
	  CovFilter		  ""
	  CovHTMLOptions	  ""
	  CovNameIncrementing	  off
	  CovHtmlReporting	  off
	  CovForceBlockReductionOff on
	  CovEnableCumulative	  on
	  CovSaveCumulativeToWorkspaceVar off
	  CovSaveSingleToWorkspaceVar off
	  CovCumulativeVarName	  "covCumulativeData"
	  CovCumulativeReport	  off
	  CovSaveOutputData	  on
	  CovOutputDir		  "slcov_output/$ModelName$"
	  CovDataFileName	  "$ModelName$_cvdata"
	  CovShowResultsExplorer  on
	  CovReportOnPause	  on
	  CovModelRefEnable	  "off"
	  CovModelRefExcluded	  ""
	  CovExternalEMLEnable	  on
	  CovSFcnEnable		  on
	  CovBoundaryAbsTol	  1e-05
	  CovBoundaryRelTol	  0.01
	  CovUseTimeInterval	  off
	  CovStartTime		  0
	  CovStopTime		  0
	  CovMcdcMode		  "Masking"
	}
	hdlcoderui.hdlcc {
	  $ObjectID		  21
	  Version		  "1.18.0"
	  DisabledProps		  []
	  Description		  "HDL Coder custom configuration component"
	  Name			  "HDL Coder"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    " "
	    PropName		    "HDLConfigFile"
	  }
	  HDLCActiveTab		  "0"
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      ExtraOptions	      ""
      CurrentDlgPage	      "Solver"
      ConfigPrmDlgPosition    [ 145, 177, 1135, 847 ]
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    9
  }
  Object {
    $PropName		    "DataTransfer"
    $ObjectID		    22
    $ClassName		    "Simulink.GlobalDataTransfer"
    DefaultTransitionBetweenSyncTasks "Ensure deterministic transfer (maximum delay)"
    DefaultTransitionBetweenAsyncTasks "Ensure data integrity only"
    DefaultTransitionBetweenContTasks "Ensure deterministic transfer (minimum delay)"
    DefaultExtrapolationMethodBetweenContTasks "None"
    AutoInsertRateTranBlk   [0]
  }
  ExplicitPartitioning	  off
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    HideAutomaticName	    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    MarkupType		    "model"
    UseDisplayTextAsClickCallback off
    AnnotationType	    "note_annotation"
    FixedHeight		    off
    FixedWidth		    off
    Interpreter		    "off"
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  MaskDefaults {
    SelfModifiable	    "off"
    IconFrame		    "on"
    IconOpaque		    "opaque"
    RunInitForIconRedraw    "analyze"
    IconRotate		    "none"
    PortRotate		    "default"
    IconUnits		    "autoscale"
  }
  MaskParameterDefaults {
    Evaluate		    "on"
    Tunable		    "on"
    NeverSave		    "off"
    Internal		    "off"
    ReadOnly		    "off"
    Enabled		    "on"
    Visible		    "on"
    ToolTip		    "on"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      ActionPort
      InitializeStates	      "held"
      PropagateVarSize	      "Only when execution is resumed"
      DisallowConstTsAndPrmTs off
      ActionType	      "unset"
    }
    Block {
      BlockType		      Clock
      DisplayTime	      off
      Decimation	      "10"
    }
    Block {
      BlockType		      DataTypeConversion
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit via back propagation"
      LockScale		      off
      ConvertRealWorld	      "Real World Value (RWV)"
      RndMeth		      "Zero"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Delay
      DelayLengthSource	      "Dialog"
      DelayLength	      "2"
      DelayLengthUpperLimit   "100"
      InitialConditionSource  "Dialog"
      InitialCondition	      "0.0"
      ExternalReset	      "None"
      ShowEnablePort	      off
      PreventDirectFeedthrough off
      DiagnosticForDelayLength "None"
      RemoveDelayLengthCheckInGeneratedCode off
      InputProcessing	      "Elements as channels (sample based)"
      UseCircularBuffer	      off
      SampleTime	      "-1"
      StateMustResolveToSignalObject off
      CodeGenStateStorageClass "Auto"
    }
    Block {
      BlockType		      DiscreteFilter
      NumeratorSource	      "Dialog"
      Numerator		      "[1]"
      DenominatorSource	      "Dialog"
      Denominator	      "[1 0.5]"
      InitialStatesSource     "Dialog"
      InitialStates	      "0"
      InputProcessing	      "Elements as channels (sample based)"
      ExternalReset	      "None"
      InitialDenominatorStates "0"
      FilterStructure	      "Direct form II"
      SampleTime	      "-1"
      a0EqualsOne	      off
      NumCoefMin	      "[]"
      NumCoefMax	      "[]"
      DenCoefMin	      "[]"
      DenCoefMax	      "[]"
      OutMin		      "[]"
      OutMax		      "[]"
      StateDataTypeStr	      "Inherit: Same as input"
      MultiplicandDataTypeStr "Inherit: Same as input"
      NumCoefDataTypeStr      "Inherit: Inherit via internal rule"
      DenCoefDataTypeStr      "Inherit: Inherit via internal rule"
      NumProductDataTypeStr   "Inherit: Inherit via internal rule"
      DenProductDataTypeStr   "Inherit: Inherit via internal rule"
      NumAccumDataTypeStr     "Inherit: Inherit via internal rule"
      DenAccumDataTypeStr     "Inherit: Inherit via internal rule"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
      StateMustResolveToSignalObject off
      RTWStateStorageClass    "Auto"
    }
    Block {
      BlockType		      DiscreteFir
      CoefSource	      "Dialog parameters"
      FilterStructure	      "Direct form"
      Coefficients	      "[0.5 0.5]"
      InputProcessing	      "Elements as channels (sample based)"
      ExternalReset	      "None"
      ShowEnablePort	      off
      InitialStates	      "0"
      SampleTime	      "-1"
      CoefMin		      "[]"
      CoefMax		      "[]"
      OutMin		      "[]"
      OutMax		      "[]"
      TapSumDataTypeStr	      "Inherit: Same as input"
      CoefDataTypeStr	      "Inherit: Same word length as input"
      ProductDataTypeStr      "Inherit: Inherit via internal rule"
      AccumDataTypeStr	      "Inherit: Inherit via internal rule"
      StateDataTypeStr	      "Inherit: Same as accumulator"
      OutDataTypeStr	      "Inherit: Same as accumulator"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
      StateMustResolveToSignalObject off
      RTWStateStorageClass    "Auto"
    }
    Block {
      BlockType		      DiscreteIntegrator
      IntegratorMethod	      "Integration: Forward Euler"
      gainval		      "1.0"
      ExternalReset	      "none"
      InitialConditionSource  "internal"
      InitialCondition	      "0"
      InitialConditionSetting "Output"
      SampleTime	      "1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
      LimitOutput	      off
      UpperSaturationLimit    "inf"
      LowerSaturationLimit    "-inf"
      ShowSaturationPort      off
      ShowStatePort	      off
      IgnoreLimit	      off
      StateMustResolveToSignalObject off
      RTWStateStorageClass    "Auto"
    }
    Block {
      BlockType		      DiscreteStateSpace
      A			      "1"
      B			      "1"
      C			      "1"
      D			      "1"
      InitialCondition	      "0"
      SampleTime	      "1"
      StateMustResolveToSignalObject off
      RTWStateStorageClass    "Auto"
      Realization	      "auto"
    }
    Block {
      BlockType		      DiscreteTransferFcn
      NumeratorSource	      "Dialog"
      Numerator		      "[1]"
      DenominatorSource	      "Dialog"
      Denominator	      "[1 0.5]"
      InitialStatesSource     "Dialog"
      InitialStates	      "0"
      InputProcessing	      "Elements as channels (sample based)"
      ExternalReset	      "None"
      InitialDenominatorStates "0"
      FilterStructure	      "Direct form II"
      SampleTime	      "-1"
      a0EqualsOne	      off
      NumCoefMin	      "[]"
      NumCoefMax	      "[]"
      DenCoefMin	      "[]"
      DenCoefMax	      "[]"
      OutMin		      "[]"
      OutMax		      "[]"
      StateDataTypeStr	      "Inherit: Same as input"
      MultiplicandDataTypeStr "Inherit: Same as input"
      NumCoefDataTypeStr      "Inherit: Inherit via internal rule"
      DenCoefDataTypeStr      "Inherit: Inherit via internal rule"
      NumProductDataTypeStr   "Inherit: Inherit via internal rule"
      DenProductDataTypeStr   "Inherit: Inherit via internal rule"
      NumAccumDataTypeStr     "Inherit: Inherit via internal rule"
      DenAccumDataTypeStr     "Inherit: Inherit via internal rule"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
      StateMustResolveToSignalObject off
      RTWStateStorageClass    "Auto"
    }
    Block {
      BlockType		      DiscreteZeroPole
      Zeros		      "[1]"
      Poles		      "[0 1]"
      Gain		      "[1]"
      SampleTime	      "1"
      StateMustResolveToSignalObject off
      RTWStateStorageClass    "Auto"
    }
    Block {
      BlockType		      Display
      Format		      "short"
      Decimation	      "10"
      Floating		      off
      Lockdown		      off
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Ground
    }
    Block {
      BlockType		      If
      NumInputs		      "1"
      IfExpression	      "u1 > 0"
      ShowElse		      on
      ZeroCross		      on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      OutputFunctionCall      off
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      Unit		      "inherit"
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchInputForFeedbackSignals off
      Interpolate	      on
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      Unit		      "inherit"
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      EnsureOutportIsVirtual  off
      SourceOfInitialOutputValue "Dialog"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
      MustResolveToSignalObject	off
      OutputWhenUnConnected   off
      OutputWhenUnconnectedValue "0"
      VectorParamsAs1DForOutWhenUnconnected off
    }
    Block {
      BlockType		      Scope
      DefaultConfigurationName "Simulink.scopes.TimeScopeBlockCfg"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      SystemSampleTime	      "-1"
      RTWSystemCode	      "Auto"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      FunctionInterfaceSpec   "void_void"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      DataTypeOverrideAppliesTo	"AllNumericTypes"
      MinMaxOverflowLogging   "UseLocalSettings"
      Opaque		      off
      MaskHideContents	      off
      SFBlockType	      "NONE"
      Variant		      off
      GeneratePreprocessorConditionals off
      AllowZeroVariantControls off
      PropagateVariantConditions off
      TreatAsGroupedWhenPropagatingVariantConditions on
      ContentPreviewEnabled   off
      IsWebBlock	      off
      IsObserver	      off
    }
    Block {
      BlockType		      Terminator
    }
    Block {
      BlockType		      ToWorkspace
      VariableName	      "simulink_output"
      MaxDataPoints	      "1000"
      Decimation	      "1"
      SaveFormat	      "Array"
      Save2DSignal	      "Inherit from input (this choice will be removed - see release notes)"
      FixptAsFi		      off
      NumInputs		      "1"
      SampleTime	      "0"
    }
    Block {
      BlockType		      UnitDelay
      InitialCondition	      "0"
      InputProcessing	      "Inherited"
      SampleTime	      "1"
      StateMustResolveToSignalObject off
      CodeGenStateStorageClass "Auto"
      HasFrameUpgradeWarning  on
    }
  }
  System {
    Name		    "sample"
    Location		    [127, 62, 1421, 944]
    Open		    on
    PortBlocksUseCompactNotation off
    SetDomainSpec	    off
    DomainSpecType	    "Deduce"
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "507"
    Block {
      BlockType		      Inport
      Name		      "cfblk31"
      SID		      "31"
      Position		      [30, 480, 90, 540]
      ZOrder		      31
      IconDisplay	      "Port number"
    }
    Block {
      BlockType		      DiscreteFilter
      Name		      "cfblk1"
      SID		      "1"
      Ports		      [1, 1]
      Position		      [30, 30, 90, 90]
      ZOrder		      1
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Block {
      BlockType		      UnitDelay
      Name		      "cfblk10"
      SID		      "10"
      Position		      [1470, 30, 1530, 90]
      ZOrder		      10
      InputProcessing	      "Elements as channels (sample based)"
    }
    Block {
      BlockType		      DiscreteStateSpace
      Name		      "cfblk11"
      SID		      "11"
      Position		      [30, 180, 90, 240]
      ZOrder		      11
    }
    Block {
      BlockType		      DiscreteStateSpace
      Name		      "cfblk12"
      SID		      "12"
      Position		      [190, 180, 250, 240]
      ZOrder		      12
    }
    Block {
      BlockType		      UnitDelay
      Name		      "cfblk13"
      SID		      "13"
      Position		      [350, 180, 410, 240]
      ZOrder		      13
      InputProcessing	      "Elements as channels (sample based)"
    }
    Block {
      BlockType		      Delay
      Name		      "cfblk14"
      SID		      "14"
      Ports		      [2, 1]
      Position		      [510, 180, 570, 240]
      ZOrder		      14
      InputPortMap	      "u0,e6"
      ShowEnablePort	      on
      SampleTime	      "1"
    }
    Block {
      BlockType		      DiscreteStateSpace
      Name		      "cfblk15"
      SID		      "15"
      Position		      [670, 180, 730, 240]
      ZOrder		      15
    }
    Block {
      BlockType		      Reference
      Name		      "cfblk16"
      SID		      "16"
      Ports		      [2]
      Position		      [830, 180, 890, 240]
      ZOrder		      16
      LibraryVersion	      "1.441"
      SourceBlock	      "simulink/Sinks/XY Graph"
      SourceType	      "XY scope."
      SourceProductName	      "Simulink"
      SourceProductBaseCode   "SL"
      ContentPreviewEnabled   off
      xmin		      "-1"
      xmax		      "1"
      ymin		      "-1"
      ymax		      "1"
      st		      "-1"
    }
    Block {
      BlockType		      ToWorkspace
      Name		      "cfblk17"
      SID		      "17"
      Ports		      [1]
      Position		      [990, 180, 1050, 240]
      ZOrder		      17
      VariableName	      "ggrnzxh"
      MaxDataPoints	      "inf"
      SaveFormat	      "Timeseries"
      Save2DSignal	      "3-D array (concatenate along third dimension)"
      FixptAsFi		      on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Reference
      Name		      "cfblk18"
      SID		      "18"
      Ports		      [2]
      Position		      [1150, 180, 1210, 240]
      ZOrder		      18
      LibraryVersion	      "1.441"
      SourceBlock	      "simulink/Sinks/XY Graph"
      SourceType	      "XY scope."
      SourceProductName	      "Simulink"
      SourceProductBaseCode   "SL"
      ContentPreviewEnabled   off
      xmin		      "-1"
      xmax		      "1"
      ymin		      "-1"
      ymax		      "1"
      st		      "-1"
    }
    Block {
      BlockType		      Terminator
      Name		      "cfblk19"
      SID		      "19"
      Position		      [1310, 180, 1370, 240]
      ZOrder		      19
    }
    Block {
      BlockType		      UnitDelay
      Name		      "cfblk2"
      SID		      "2"
      Position		      [190, 30, 250, 90]
      ZOrder		      2
      InputProcessing	      "Elements as channels (sample based)"
    }
    Block {
      BlockType		      Terminator
      Name		      "cfblk20"
      SID		      "20"
      Position		      [1470, 180, 1530, 240]
      ZOrder		      20
    }
    Block {
      BlockType		      Reference
      Name		      "cfblk21"
      SID		      "21"
      Ports		      [2]
      Position		      [30, 330, 90, 390]
      ZOrder		      21
      LibraryVersion	      "1.441"
      SourceBlock	      "simulink/Sinks/XY Graph"
      SourceType	      "XY scope."
      SourceProductName	      "Simulink"
      SourceProductBaseCode   "SL"
      ContentPreviewEnabled   off
      xmin		      "-1"
      xmax		      "1"
      ymin		      "-1"
      ymax		      "1"
      st		      "-1"
    }
    Block {
      BlockType		      Terminator
      Name		      "cfblk22"
      SID		      "22"
      Position		      [190, 330, 250, 390]
      ZOrder		      22
    }
    Block {
      BlockType		      Scope
      Name		      "cfblk23"
      SID		      "23"
      Ports		      [1]
      Position		      [350, 330, 410, 390]
      ZOrder		      23
      ScopeSpecificationString "Simulink.scopes.TimeScopeBlockCfg"
      NumInputPorts	      "1"
      Floating		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "cfblk24"
      SID		      "24"
      Position		      [540, -115, 600, -55]
      ZOrder		      24
    }
    Block {
      BlockType		      Scope
      Name		      "cfblk25"
      SID		      "25"
      Ports		      []
      Position		      [670, 330, 730, 390]
      ZOrder		      25
      ScopeSpecificationString "Simulink.scopes.TimeScopeBlockCfg"
      NumInputPorts	      "1"
      Floating		      on
    }
    Block {
      BlockType		      Display
      Name		      "cfblk26"
      SID		      "26"
      Ports		      [1]
      Position		      [830, 330, 890, 390]
      ZOrder		      26
      Decimation	      "1"
    }
    Block {
      BlockType		      Reference
      Name		      "cfblk27"
      SID		      "27"
      Ports		      [0, 1]
      Position		      [990, 330, 1050, 390]
      ZOrder		      27
      LibraryVersion	      "1.441"
      SourceBlock	      "simulink/Sources/Repeating\nSequence\nStair"
      SourceType	      "Repeating Sequence Stair"
      SourceProductName	      "Simulink"
      SourceProductBaseCode   "SL"
      ContentPreviewEnabled   off
      OutValues		      "[3 1 4 2 1].'"
      tsamp		      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "double"
      OutputDataTypeScalingMode	"double"
      OutDataType	      "fixdt(0,8)"
      ConRadixGroup	      "Best Precision: Vector-wise"
      OutScaling	      "2^-12"
      LockScale		      off
    }
    Block {
      BlockType		      Clock
      Name		      "cfblk28"
      SID		      "28"
      Position		      [1150, 330, 1210, 390]
      ZOrder		      28
    }
    Block {
      BlockType		      Reference
      Name		      "cfblk29"
      SID		      "29"
      Ports		      [0, 1]
      Position		      [1310, 330, 1370, 390]
      ZOrder		      29
      LibraryVersion	      "1.441"
      SourceBlock	      "simulink/Sources/Counter\nFree-Running"
      SourceType	      "Counter Free-Running"
      SourceProductName	      "Simulink"
      SourceProductBaseCode   "SL"
      ContentPreviewEnabled   off
      NumBits		      "16"
      tsamp		      "-1"
    }
    Block {
      BlockType		      Delay
      Name		      "cfblk3"
      SID		      "3"
      Ports		      [1, 1]
      Position		      [350, 30, 410, 90]
      ZOrder		      3
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Block {
      BlockType		      Reference
      Name		      "cfblk30"
      SID		      "30"
      Ports		      [0, 1]
      Position		      [1470, 330, 1530, 390]
      ZOrder		      30
      LibraryVersion	      "1.441"
      SourceBlock	      "simulink/Sources/Repeating\nSequence\nStair"
      SourceType	      "Repeating Sequence Stair"
      SourceProductName	      "Simulink"
      SourceProductBaseCode   "SL"
      ContentPreviewEnabled   off
      OutValues		      "[3 1 4 2 1].'"
      tsamp		      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "double"
      OutputDataTypeScalingMode	"double"
      OutDataType	      "fixdt(0,8)"
      ConRadixGroup	      "Best Precision: Vector-wise"
      OutScaling	      "2^-12"
      LockScale		      off
    }
    Block {
      BlockType		      Ground
      Name		      "cfblk32"
      SID		      "32"
      Position		      [190, 480, 250, 540]
      ZOrder		      32
    }
    Block {
      BlockType		      Clock
      Name		      "cfblk33"
      SID		      "33"
      Position		      [350, 480, 410, 540]
      ZOrder		      33
    }
    Block {
      BlockType		      Reference
      Name		      "cfblk34"
      SID		      "34"
      Ports		      [0, 1]
      Position		      [295, -115, 355, -55]
      ZOrder		      34
      ForegroundColor	      "yellow"
      LibraryVersion	      "1.441"
      SourceBlock	      "simulink/Sources/Repeating\nSequence\nStair"
      SourceType	      "Repeating Sequence Stair"
      SourceProductName	      "Simulink"
      SourceProductBaseCode   "SL"
      ContentPreviewEnabled   off
      OutValues		      "[3 1 4 2 1].'"
      tsamp		      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "double"
      OutputDataTypeScalingMode	"double"
      OutDataType	      "fixdt(0,8)"
      ConRadixGroup	      "Best Precision: Vector-wise"
      OutScaling	      "2^-12"
      LockScale		      off
      Port {
	PortNumber		1
	DataLogging		on
      }
    }
    Block {
      BlockType		      If
      Name		      "cfblk35"
      SID		      "35"
      Ports		      [1, 2]
      Position		      [670, 480, 730, 540]
      ZOrder		      35
      SampleTime	      "1"
    }
    Block {
      BlockType		      If
      Name		      "cfblk36"
      SID		      "36"
      Ports		      [1, 2]
      Position		      [830, 480, 890, 540]
      ZOrder		      36
      SampleTime	      "1"
    }
    Block {
      BlockType		      If
      Name		      "cfblk37"
      SID		      "37"
      Ports		      [1, 2]
      Position		      [990, 480, 1050, 540]
      ZOrder		      37
      SampleTime	      "1"
    }
    Block {
      BlockType		      If
      Name		      "cfblk38"
      SID		      "38"
      Ports		      [1, 2]
      Position		      [1150, 480, 1210, 540]
      ZOrder		      38
      SampleTime	      "1"
    }
    Block {
      BlockType		      If
      Name		      "cfblk39"
      SID		      "39"
      Ports		      [1, 2]
      Position		      [1310, 480, 1370, 540]
      ZOrder		      39
      SampleTime	      "1"
    }
    Block {
      BlockType		      Reference
      Name		      "cfblk4"
      SID		      "4"
      Ports		      [1, 1]
      Position		      [510, 30, 570, 90]
      ZOrder		      4
      LibraryVersion	      "1.441"
      SourceBlock	      "simulink/Continuous/PID Controller"
      SourceType	      "PID 1dof"
      SourceProductName	      "Simulink"
      SourceProductBaseCode   "SL"
      ContentPreviewEnabled   off
      Controller	      "PID"
      TimeDomain	      "Discrete-time"
      SampleTime	      "1"
      IntegratorMethod	      "Forward Euler"
      FilterMethod	      "Forward Euler"
      Form		      "Parallel"
      UseFilter		      on
      ControllerParametersSource "internal"
      P			      "1"
      I			      "1"
      D			      "0"
      N			      "100"
      InitialConditionSource  "internal"
      InitialConditionForIntegrator "0"
      InitialConditionForFilter	"0"
      ExternalReset	      "none"
      IgnoreLimit	      off
      ZeroCross		      on
      LimitOutput	      off
      UpperSaturationLimit    "inf"
      LowerSaturationLimit    "-inf"
      LinearizeAsGain	      off
      AntiWindupMode	      "none"
      Kb		      "1"
      TrackingMode	      off
      Kt		      "1"
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
      LockScale		      off
      PParamMin		      "[]"
      PParamMax		      "[]"
      PParamDataTypeStr	      "Inherit: Inherit via internal rule"
      IParamMin		      "[]"
      IParamMax		      "[]"
      IParamDataTypeStr	      "Inherit: Inherit via internal rule"
      DParamMin		      "[]"
      DParamMax		      "[]"
      DParamDataTypeStr	      "Inherit: Inherit via internal rule"
      NParamMin		      "[]"
      NParamMax		      "[]"
      NParamDataTypeStr	      "Inherit: Inherit via internal rule"
      KbParamMin	      "[]"
      KbParamMax	      "[]"
      KbParamDataTypeStr      "Inherit: Inherit via internal rule"
      KtParamMin	      "[]"
      KtParamMax	      "[]"
      KtParamDataTypeStr      "Inherit: Inherit via internal rule"
      POutMin		      "[]"
      POutMax		      "[]"
      POutDataTypeStr	      "Inherit: Inherit via internal rule"
      PGainOutDataTypeStr     "Inherit: Inherit via internal rule"
      PProdOutDataTypeStr     "Inherit: Inherit via internal rule"
      IOutMin		      "[]"
      IOutMax		      "[]"
      IOutDataTypeStr	      "Inherit: Inherit via internal rule"
      IGainOutDataTypeStr     "Inherit: Inherit via internal rule"
      IProdOutDataTypeStr     "Inherit: Inherit via internal rule"
      DOutMin		      "[]"
      DOutMax		      "[]"
      DOutDataTypeStr	      "Inherit: Inherit via internal rule"
      DGainOutDataTypeStr     "Inherit: Inherit via internal rule"
      DProdOutDataTypeStr     "Inherit: Inherit via internal rule"
      NOutMin		      "[]"
      NOutMax		      "[]"
      NOutDataTypeStr	      "Inherit: Inherit via internal rule"
      NGainOutDataTypeStr     "Inherit: Inherit via internal rule"
      NProdOutDataTypeStr     "Inherit: Inherit via internal rule"
      KbOutMin		      "[]"
      KbOutMax		      "[]"
      KbOutDataTypeStr	      "Inherit: Inherit via internal rule"
      KtOutMin		      "[]"
      KtOutMax		      "[]"
      KtOutDataTypeStr	      "Inherit: Inherit via internal rule"
      IntegratorOutMin	      "[]"
      IntegratorOutMax	      "[]"
      IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
      FilterOutMin	      "[]"
      FilterOutMax	      "[]"
      FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
      SumOutMin		      "[]"
      SumOutMax		      "[]"
      SumOutDataTypeStr	      "Inherit: Inherit via internal rule"
      SumI1OutMin	      "[]"
      SumI1OutMax	      "[]"
      SumI1OutDataTypeStr     "Inherit: Inherit via internal rule"
      SumI2OutMin	      "[]"
      SumI2OutMax	      "[]"
      SumI2OutDataTypeStr     "Inherit: Inherit via internal rule"
      SumI3OutMin	      "[]"
      SumI3OutMax	      "[]"
      SumI3OutDataTypeStr     "Inherit: Inherit via internal rule"
      SumDOutMin	      "[]"
      SumDOutMax	      "[]"
      SumDOutDataTypeStr      "Inherit: Inherit via internal rule"
      SumAccumDataTypeStr     "Inherit: Inherit via internal rule"
      SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
      SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
      SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
      SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
      SaturationOutMin	      "[]"
      SaturationOutMax	      "[]"
      SaturationOutDataTypeStr "Inherit: Same as input"
      IntegratorContinuousStateAttributes "''"
      IntegratorStateMustResolveToSignalObject off
      IntegratorRTWStateStorageClass "Auto"
      FilterContinuousStateAttributes "''"
      FilterStateMustResolveToSignalObject off
      FilterRTWStateStorageClass "Auto"
      DifferentiatorICPrevScaledInput "0"
      DifferentiatorOutMin    "[]"
      DifferentiatorOutMax    "[]"
      DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
      InitialConditionSetting "Auto"
      FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
      FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
      FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
      FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
      FilterDiffOutCoefMin    "[]"
      FilterDiffOutCoefMax    "[]"
      FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
      SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
      SumDenOutMin	      "[]"
      SumDenOutMax	      "[]"
      SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
      SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
      SumNumOutMin	      "[]"
      SumNumOutMax	      "[]"
      SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
      ReciprocalOutMin	      "[]"
      ReciprocalOutMax	      "[]"
      ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
      DivideOutMin	      "[]"
      DivideOutMax	      "[]"
      DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
      TunerSelectOption	      "Transfer Function Based (PID Tuner App)"
    }
    Block {
      BlockType		      If
      Name		      "cfblk40"
      SID		      "40"
      Ports		      [1, 2]
      Position		      [1470, 480, 1530, 540]
      ZOrder		      40
      SampleTime	      "1"
    }
    Block {
      BlockType		      SubSystem
      Name		      "cfblk41"
      SID		      "41"
      Ports		      [1, 2, 0, 0, 0, 0, 0, 1]
      Position		      [30, 630, 90, 690]
      ZOrder		      41
      TreatAsAtomicUnit	      on
      RequestExecContextInheritance off
      System {
	Name			"cfblk41"
	Location		[1273, 0, 2567, 1407]
	Open			off
	PortBlocksUseCompactNotation off
	SetDomainSpec		off
	DomainSpecType		"Deduce"
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"60"
	Block {
	  BlockType		  Inport
	  Name			  "cfblk1"
	  SID			  "42"
	  Position		  [30, 30, 90, 90]
	  ZOrder		  -1
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  ActionPort
	  Name			  "Action Port"
	  SID			  "43"
	  Position		  [170, 15, 229, 43]
	  ZOrder		  -2
	  ActionType		  "then"
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk10"
	  SID			  "52"
	  Ports			  [2, 1]
	  Position		  [1470, 30, 1530, 90]
	  ZOrder		  8
	  InputPortMap		  "u0,p1"
	  DelayLengthSource	  "Input port"
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk11"
	  SID			  "53"
	  Ports			  [2, 1]
	  Position		  [30, 180, 90, 240]
	  ZOrder		  9
	  InputPortMap		  "u0,e6"
	  ShowEnablePort	  on
	}
	Block {
	  BlockType		  If
	  Name			  "cfblk12"
	  SID			  "54"
	  Ports			  [1, 2]
	  Position		  [190, 180, 250, 240]
	  ZOrder		  10
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  If
	  Name			  "cfblk13"
	  SID			  "55"
	  Ports			  [1, 2]
	  Position		  [350, 180, 410, 240]
	  ZOrder		  11
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "cfblk15"
	  SID			  "57"
	  Ports			  [2, 1, 0, 0, 0, 0, 0, 1]
	  Position		  [670, 180, 730, 240]
	  ZOrder		  13
	  TreatAsAtomicUnit	  on
	  RequestExecContextInheritance	off
	  System {
	    Name		    "cfblk15"
	    Location		    [342, 471, 840, 771]
	    Open		    off
	    PortBlocksUseCompactNotation off
	    SetDomainSpec	    off
	    DomainSpecType	    "Deduce"
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "cfblk1"
	      SID		      "58"
	      Position		      [30, 30, 90, 90]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "cfblk10"
	      SID		      "68"
	      Position		      [1470, 30, 1530, 90]
	      ZOrder		      8
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      ActionPort
	      Name		      "Action Port"
	      SID		      "59"
	      Position		      [170, 15, 229, 43]
	      ZOrder		      -2
	      ActionType	      "then"
	    }
	    Block {
	      BlockType		      Delay
	      Name		      "cfblk11"
	      SID		      "69"
	      Ports		      [1, 1]
	      Position		      [30, 180, 90, 240]
	      ZOrder		      9
	      InputPortMap	      "u0"
	    }
	    Block {
	      BlockType		      Delay
	      Name		      "cfblk12"
	      SID		      "70"
	      Ports		      [1, 1]
	      Position		      [190, 180, 250, 240]
	      ZOrder		      10
	      InputPortMap	      "u0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cfblk3"
	      SID		      "61"
	      Ports		      [1, 1]
	      Position		      [350, 30, 410, 90]
	      ZOrder		      1
	      LibraryVersion	      "1.441"
	      SourceBlock	      "simulink/Discrete/Difference"
	      SourceType	      "Difference"
	      SourceProductName	      "Simulink"
	      SourceProductBaseCode   "SL"
	      ContentPreviewEnabled   off
	      ICPrevInput	      0.0
	      InputProcessing	      "Elements as channels (sample based)"
	      OutMin		      []
	      OutMax		      []
	      OutDataTypeStr	      "Inherit: Inherit via back propagation"
	      OutputDataTypeScalingMode	"Inherit via back propagation"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^-10"
	      LockScale		      off
	      RndMeth		      Floor
	      DoSatur		      off
	    }
	    Block {
	      BlockType		      UnitDelay
	      Name		      "cfblk4"
	      SID		      "62"
	      Position		      [510, 30, 570, 90]
	      ZOrder		      2
	      InputProcessing	      "Elements as channels (sample based)"
	      SampleTime	      "-1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cfblk5"
	      SID		      "63"
	      Ports		      [2, 1]
	      Position		      [670, 30, 730, 90]
	      ZOrder		      3
	      LibraryVersion	      "1.441"
	      SourceBlock	      "simulink/Continuous/PID Controller (2DOF)"
	      SourceType	      "PID 2dof"
	      SourceProductName	      "Simulink"
	      SourceProductBaseCode   "SL"
	      ContentPreviewEnabled   off
	      Controller	      PID
	      TimeDomain	      "Discrete-time"
	      SampleTime	      -1
	      IntegratorMethod	      "Forward Euler"
	      FilterMethod	      "Forward Euler"
	      Form		      Parallel
	      UseFilter		      on
	      ControllerParametersSource internal
	      P			      1
	      I			      1
	      D			      0
	      N			      100
	      b			      1
	      c			      1
	      InitialConditionSource  internal
	      InitialConditionForIntegrator 0
	      InitialConditionForFilter	0
	      ExternalReset	      none
	      IgnoreLimit	      off
	      ZeroCross		      on
	      LimitOutput	      off
	      UpperSaturationLimit    inf
	      LowerSaturationLimit    "-inf"
	      LinearizeAsGain	      off
	      AntiWindupMode	      none
	      Kb		      1
	      TrackingMode	      off
	      Kt		      1
	      RndMeth		      Floor
	      SaturateOnIntegerOverflow	off
	      LockScale		      off
	      PParamMin		      []
	      PParamMax		      []
	      PParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      IParamMin		      []
	      IParamMax		      []
	      IParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      DParamMin		      []
	      DParamMax		      []
	      DParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      NParamMin		      []
	      NParamMax		      []
	      NParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      bParamMin		      []
	      bParamMax		      []
	      bParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      cParamMin		      []
	      cParamMax		      []
	      cParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      KbParamMin	      []
	      KbParamMax	      []
	      KbParamDataTypeStr      "Inherit: Inherit via internal rule"
	      KtParamMin	      []
	      KtParamMax	      []
	      KtParamDataTypeStr      "Inherit: Inherit via internal rule"
	      POutMin		      []
	      POutMax		      []
	      POutDataTypeStr	      "Inherit: Inherit via internal rule"
	      PGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      PProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      IOutMin		      []
	      IOutMax		      []
	      IOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      IGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      IProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      DOutMin		      []
	      DOutMax		      []
	      DOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      DGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      DProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      NOutMin		      []
	      NOutMax		      []
	      NOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      NGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      NProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      bOutMin		      []
	      bOutMax		      []
	      bOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      bGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      bProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      cOutMin		      []
	      cOutMax		      []
	      cOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      cGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      cProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      KbOutMin		      []
	      KbOutMax		      []
	      KbOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      KtOutMin		      []
	      KtOutMax		      []
	      KtOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      IntegratorOutMin	      []
	      IntegratorOutMax	      []
	      IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
	      FilterOutMin	      []
	      FilterOutMax	      []
	      FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
	      SumOutMin		      []
	      SumOutMax		      []
	      SumOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      Sum1OutMin	      []
	      Sum1OutMax	      []
	      Sum1OutDataTypeStr      "Inherit: Inherit via internal rule"
	      Sum2OutMin	      []
	      Sum2OutMax	      []
	      Sum2OutDataTypeStr      "Inherit: Inherit via internal rule"
	      Sum3OutMin	      []
	      Sum3OutMax	      []
	      Sum3OutDataTypeStr      "Inherit: Inherit via internal rule"
	      SumI1OutMin	      []
	      SumI1OutMax	      []
	      SumI1OutDataTypeStr     "Inherit: Inherit via internal rule"
	      SumI2OutMin	      []
	      SumI2OutMax	      []
	      SumI2OutDataTypeStr     "Inherit: Inherit via internal rule"
	      SumI3OutMin	      []
	      SumI3OutMax	      []
	      SumI3OutDataTypeStr     "Inherit: Inherit via internal rule"
	      SumDOutMin	      []
	      SumDOutMax	      []
	      SumDOutDataTypeStr      "Inherit: Inherit via internal rule"
	      SumAccumDataTypeStr     "Inherit: Inherit via internal rule"
	      Sum1AccumDataTypeStr    "Inherit: Inherit via internal rule"
	      Sum2AccumDataTypeStr    "Inherit: Inherit via internal rule"
	      Sum3AccumDataTypeStr    "Inherit: Inherit via internal rule"
	      SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
	      SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
	      SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
	      SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
	      SaturationOutMin	      []
	      SaturationOutMax	      []
	      SaturationOutDataTypeStr "Inherit: Same as input"
	      IntegratorContinuousStateAttributes "''"
	      IntegratorStateMustResolveToSignalObject off
	      IntegratorRTWStateStorageClass Auto
	      FilterContinuousStateAttributes "''"
	      FilterStateMustResolveToSignalObject off
	      FilterRTWStateStorageClass Auto
	      DifferentiatorICPrevScaledInput 0
	      DifferentiatorOutMin    []
	      DifferentiatorOutMax    []
	      DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
	      InitialConditionSetting Auto
	      FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
	      FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
	      FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
	      FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
	      FilterDiffOutCoefMin    []
	      FilterDiffOutCoefMax    []
	      FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
	      SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
	      SumDenOutMin	      []
	      SumDenOutMax	      []
	      SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
	      SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
	      SumNumOutMin	      []
	      SumNumOutMax	      []
	      SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
	      ReciprocalOutMin	      []
	      ReciprocalOutMax	      []
	      ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
	      DivideOutMin	      []
	      DivideOutMax	      []
	      DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
	      TunerSelectOption	      "Transfer Function Based (PID Tuner App)"
	    }
	    Block {
	      BlockType		      Delay
	      Name		      "cfblk6"
	      SID		      "64"
	      Ports		      [1, 1]
	      Position		      [830, 30, 890, 90]
	      ZOrder		      4
	      InputPortMap	      "u0"
	    }
	    Block {
	      BlockType		      Delay
	      Name		      "cfblk7"
	      SID		      "65"
	      Ports		      [2, 1]
	      Position		      [990, 30, 1050, 90]
	      ZOrder		      5
	      InputPortMap	      "u0,p1"
	      DelayLengthSource	      "Input port"
	    }
	    Block {
	      BlockType		      UnitDelay
	      Name		      "cfblk8"
	      SID		      "66"
	      Position		      [1150, 30, 1210, 90]
	      ZOrder		      6
	      InputProcessing	      "Elements as channels (sample based)"
	      SampleTime	      "-1"
	    }
	    Block {
	      BlockType		      Delay
	      Name		      "cfblk9"
	      SID		      "67"
	      Ports		      [2, 1]
	      Position		      [1310, 30, 1370, 90]
	      ZOrder		      7
	      InputPortMap	      "u0,p1"
	      DelayLengthSource	      "Input port"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cfblk2"
	      SID		      "60"
	      Position		      [190, 30, 250, 90]
	      ZOrder		      -3
	      IconDisplay	      "Port number"
	    }
	    Line {
	      ZOrder		      11
	      SrcBlock		      "cfblk3"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		ZOrder			2
		Points			[85, 0; 0, -35; 475, 0]
		DstBlock		"cfblk7"
		DstPort			1
	      }
	      Branch {
		ZOrder			12
		Points			[0, 35; -240, 0]
		DstBlock		"cfblk2"
		DstPort			1
	      }
	    }
	    Line {
	      ZOrder		      3
	      SrcBlock		      "cfblk1"
	      SrcPort		      1
	      Points		      [85, 0; 0, 35; 635, 0]
	      DstBlock		      "cfblk6"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      16
	      SrcBlock		      "cfblk4"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		ZOrder			15
		Points			[40, 0; 0, 15]
		DstBlock		"cfblk5"
		DstPort			2
	      }
	      Branch {
		ZOrder			17
		Points			[0, 115; -560, 0]
		DstBlock		"cfblk11"
		DstPort			1
	      }
	    }
	    Line {
	      ZOrder		      5
	      SrcBlock		      "cfblk7"
	      SrcPort		      1
	      DstBlock		      "cfblk8"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      6
	      SrcBlock		      "cfblk8"
	      SrcPort		      1
	      Points		      [40, 0; 0, -15]
	      DstBlock		      "cfblk9"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      7
	      SrcBlock		      "cfblk9"
	      SrcPort		      1
	      Points		      [0, -45; -880, 0]
	      DstBlock		      "cfblk4"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      8
	      SrcBlock		      "cfblk10"
	      SrcPort		      1
	      Points		      [0, -35; -880, 0]
	      DstBlock		      "cfblk5"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      10
	      SrcBlock		      "cfblk6"
	      SrcPort		      1
	      Points		      [0, -35; -560, 0]
	      DstBlock		      "cfblk3"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      18
	      SrcBlock		      "cfblk11"
	      SrcPort		      1
	      Points		      [880, 0]
	      DstBlock		      "cfblk7"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      19
	      SrcBlock		      "cfblk5"
	      SrcPort		      1
	      Points		      [0, 115; -560, 0]
	      DstBlock		      "cfblk12"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      20
	      SrcBlock		      "cfblk12"
	      SrcPort		      1
	      Points		      [0, 10; 1040, 0]
	      DstBlock		      "cfblk9"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "cfblk16"
	  SID			  "71"
	  Ports			  [3, 2, 0, 0, 0, 0, 0, 1]
	  Position		  [830, 180, 890, 240]
	  ZOrder		  14
	  TreatAsAtomicUnit	  on
	  RequestExecContextInheritance	off
	  System {
	    Name		    "cfblk16"
	    Location		    [342, 471, 840, 771]
	    Open		    off
	    PortBlocksUseCompactNotation off
	    SetDomainSpec	    off
	    DomainSpecType	    "Deduce"
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "cfblk1"
	      SID		      "72"
	      Position		      [30, 30, 90, 90]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "cfblk7"
	      SID		      "79"
	      Position		      [990, 30, 1050, 90]
	      ZOrder		      5
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "cfblk8"
	      SID		      "80"
	      Position		      [1150, 30, 1210, 90]
	      ZOrder		      6
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      ActionPort
	      Name		      "Action Port"
	      SID		      "73"
	      Position		      [170, 15, 229, 43]
	      ZOrder		      -2
	      ActionType	      "else"
	    }
	    Block {
	      BlockType		      Delay
	      Name		      "cfblk10"
	      SID		      "82"
	      Ports		      [1, 1]
	      Position		      [1470, 30, 1530, 90]
	      ZOrder		      8
	      InputPortMap	      "u0"
	    }
	    Block {
	      BlockType		      DiscreteStateSpace
	      Name		      "cfblk3"
	      SID		      "75"
	      Position		      [350, 30, 410, 90]
	      ZOrder		      1
	      SampleTime	      "-1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cfblk4"
	      SID		      "76"
	      Ports		      [1, 1]
	      Position		      [510, 30, 570, 90]
	      ZOrder		      2
	      LibraryVersion	      "1.441"
	      SourceBlock	      "simulink/Discrete/Transfer Fcn\nLead or Lag"
	      SourceType	      "Lead or Lag Compensator"
	      SourceProductName	      "Simulink"
	      SourceProductBaseCode   "SL"
	      ContentPreviewEnabled   off
	      PoleZ		      0.95
	      ZeroZ		      0.75
	      ICPrevOutput	      0.0
	      ICPrevInput	      0.0
	      RndMeth		      Floor
	      DoSatur		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cfblk5"
	      SID		      "77"
	      Ports		      [1, 1]
	      Position		      [670, 30, 730, 90]
	      ZOrder		      3
	      LibraryVersion	      "1.441"
	      SourceBlock	      "simulink/Discrete/Transfer Fcn\nLead or Lag"
	      SourceType	      "Lead or Lag Compensator"
	      SourceProductName	      "Simulink"
	      SourceProductBaseCode   "SL"
	      ContentPreviewEnabled   off
	      PoleZ		      0.95
	      ZeroZ		      0.75
	      ICPrevOutput	      0.0
	      ICPrevInput	      0.0
	      RndMeth		      Floor
	      DoSatur		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cfblk6"
	      SID		      "78"
	      Ports		      [1, 1]
	      Position		      [830, 30, 890, 90]
	      ZOrder		      4
	      LibraryVersion	      "1.441"
	      SourceBlock	      "simulink/Continuous/PID Controller"
	      SourceType	      "PID 1dof"
	      SourceProductName	      "Simulink"
	      SourceProductBaseCode   "SL"
	      ContentPreviewEnabled   off
	      Controller	      PID
	      TimeDomain	      "Discrete-time"
	      SampleTime	      -1
	      IntegratorMethod	      "Forward Euler"
	      FilterMethod	      "Forward Euler"
	      Form		      Parallel
	      UseFilter		      on
	      ControllerParametersSource internal
	      P			      1
	      I			      1
	      D			      0
	      N			      100
	      InitialConditionSource  internal
	      InitialConditionForIntegrator 0
	      InitialConditionForFilter	0
	      ExternalReset	      none
	      IgnoreLimit	      off
	      ZeroCross		      on
	      LimitOutput	      off
	      UpperSaturationLimit    inf
	      LowerSaturationLimit    "-inf"
	      LinearizeAsGain	      off
	      AntiWindupMode	      none
	      Kb		      1
	      TrackingMode	      off
	      Kt		      1
	      RndMeth		      Floor
	      SaturateOnIntegerOverflow	off
	      LockScale		      off
	      PParamMin		      []
	      PParamMax		      []
	      PParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      IParamMin		      []
	      IParamMax		      []
	      IParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      DParamMin		      []
	      DParamMax		      []
	      DParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      NParamMin		      []
	      NParamMax		      []
	      NParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      KbParamMin	      []
	      KbParamMax	      []
	      KbParamDataTypeStr      "Inherit: Inherit via internal rule"
	      KtParamMin	      []
	      KtParamMax	      []
	      KtParamDataTypeStr      "Inherit: Inherit via internal rule"
	      POutMin		      []
	      POutMax		      []
	      POutDataTypeStr	      "Inherit: Inherit via internal rule"
	      PGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      PProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      IOutMin		      []
	      IOutMax		      []
	      IOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      IGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      IProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      DOutMin		      []
	      DOutMax		      []
	      DOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      DGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      DProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      NOutMin		      []
	      NOutMax		      []
	      NOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      NGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      NProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      KbOutMin		      []
	      KbOutMax		      []
	      KbOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      KtOutMin		      []
	      KtOutMax		      []
	      KtOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      IntegratorOutMin	      []
	      IntegratorOutMax	      []
	      IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
	      FilterOutMin	      []
	      FilterOutMax	      []
	      FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
	      SumOutMin		      []
	      SumOutMax		      []
	      SumOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SumI1OutMin	      []
	      SumI1OutMax	      []
	      SumI1OutDataTypeStr     "Inherit: Inherit via internal rule"
	      SumI2OutMin	      []
	      SumI2OutMax	      []
	      SumI2OutDataTypeStr     "Inherit: Inherit via internal rule"
	      SumI3OutMin	      []
	      SumI3OutMax	      []
	      SumI3OutDataTypeStr     "Inherit: Inherit via internal rule"
	      SumDOutMin	      []
	      SumDOutMax	      []
	      SumDOutDataTypeStr      "Inherit: Inherit via internal rule"
	      SumAccumDataTypeStr     "Inherit: Inherit via internal rule"
	      SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
	      SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
	      SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
	      SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
	      SaturationOutMin	      []
	      SaturationOutMax	      []
	      SaturationOutDataTypeStr "Inherit: Same as input"
	      IntegratorContinuousStateAttributes "''"
	      IntegratorStateMustResolveToSignalObject off
	      IntegratorRTWStateStorageClass Auto
	      FilterContinuousStateAttributes "''"
	      FilterStateMustResolveToSignalObject off
	      FilterRTWStateStorageClass Auto
	      DifferentiatorICPrevScaledInput 0
	      DifferentiatorOutMin    []
	      DifferentiatorOutMax    []
	      DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
	      InitialConditionSetting Auto
	      FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
	      FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
	      FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
	      FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
	      FilterDiffOutCoefMin    []
	      FilterDiffOutCoefMax    []
	      FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
	      SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
	      SumDenOutMin	      []
	      SumDenOutMax	      []
	      SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
	      SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
	      SumNumOutMin	      []
	      SumNumOutMax	      []
	      SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
	      ReciprocalOutMin	      []
	      ReciprocalOutMax	      []
	      ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
	      DivideOutMin	      []
	      DivideOutMax	      []
	      DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
	      TunerSelectOption	      "Transfer Function Based (PID Tuner App)"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cfblk2"
	      SID		      "74"
	      Position		      [190, 30, 250, 90]
	      ZOrder		      -3
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cfblk9"
	      SID		      "81"
	      Position		      [1310, 30, 1370, 90]
	      ZOrder		      7
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      ZOrder		      2
	      SrcBlock		      "cfblk8"
	      SrcPort		      1
	      Points		      [0, 35; -1040, 0]
	      DstBlock		      "cfblk2"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      3
	      SrcBlock		      "cfblk7"
	      SrcPort		      1
	      Points		      [0, -35; -240, 0]
	      DstBlock		      "cfblk6"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      4
	      SrcBlock		      "cfblk5"
	      SrcPort		      1
	      Points		      [0, -35; -240, 0]
	      DstBlock		      "cfblk4"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      5
	      SrcBlock		      "cfblk3"
	      SrcPort		      1
	      Points		      [75, 0; 0, -35; 165, 0]
	      DstBlock		      "cfblk5"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      6
	      SrcBlock		      "cfblk1"
	      SrcPort		      1
	      Points		      [70, 0; 0, 45; 1130, 0]
	      DstBlock		      "cfblk9"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      8
	      SrcBlock		      "cfblk4"
	      SrcPort		      1
	      Points		      [75, 0; 0, -35; 805, 0]
	      DstBlock		      "cfblk10"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      9
	      SrcBlock		      "cfblk10"
	      SrcPort		      1
	      Points		      [0, -45; -1200, 0]
	      DstBlock		      "cfblk3"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "cfblk17"
	  SID			  "83"
	  Ports			  [1, 1, 0, 0, 0, 0, 0, 1]
	  Position		  [990, 180, 1050, 240]
	  ZOrder		  15
	  TreatAsAtomicUnit	  on
	  RequestExecContextInheritance	off
	  System {
	    Name		    "cfblk17"
	    Location		    [342, 471, 840, 771]
	    Open		    off
	    PortBlocksUseCompactNotation off
	    SetDomainSpec	    off
	    DomainSpecType	    "Deduce"
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "cfblk1"
	      SID		      "84"
	      Position		      [30, 30, 90, 90]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      ActionPort
	      Name		      "Action Port"
	      SID		      "85"
	      Position		      [170, 15, 229, 43]
	      ZOrder		      -2
	      ActionType	      "then"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cfblk10"
	      SID		      "94"
	      Ports		      [1, 1]
	      Position		      [1470, 30, 1530, 90]
	      ZOrder		      8
	      LibraryVersion	      "1.441"
	      SourceBlock	      "simulink/Discrete/Transfer Fcn\nReal Zero"
	      SourceType	      "Transfer Fcn Real Zero"
	      SourceProductName	      "Simulink"
	      SourceProductBaseCode   "SL"
	      ContentPreviewEnabled   off
	      ZeroZ		      0.75
	      ICPrevInput	      0.0
	      InputProcessing	      "Elements as channels (sample based)"
	      RndMeth		      Floor
	      DoSatur		      off
	    }
	    Block {
	      BlockType		      DiscreteFir
	      Name		      "cfblk11"
	      SID		      "95"
	      Ports		      [1, 1]
	      Position		      [30, 180, 90, 240]
	      ZOrder		      9
	      InputPortMap	      "u0"
	      OutputPortMap	      "o0"
	    }
	    Block {
	      BlockType		      Delay
	      Name		      "cfblk12"
	      SID		      "96"
	      Ports		      [1, 1]
	      Position		      [190, 180, 250, 240]
	      ZOrder		      10
	      InputPortMap	      "u0"
	    }
	    Block {
	      BlockType		      Delay
	      Name		      "cfblk13"
	      SID		      "97"
	      Ports		      [1, 1]
	      Position		      [350, 180, 410, 240]
	      ZOrder		      11
	      InputPortMap	      "u0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cfblk3"
	      SID		      "87"
	      Ports		      [1, 1]
	      Position		      [350, 30, 410, 90]
	      ZOrder		      1
	      LibraryVersion	      "1.441"
	      SourceBlock	      "simulink/Discrete/Transfer Fcn\nLead or Lag"
	      SourceType	      "Lead or Lag Compensator"
	      SourceProductName	      "Simulink"
	      SourceProductBaseCode   "SL"
	      ContentPreviewEnabled   off
	      PoleZ		      0.95
	      ZeroZ		      0.75
	      ICPrevOutput	      0.0
	      ICPrevInput	      0.0
	      RndMeth		      Floor
	      DoSatur		      off
	    }
	    Block {
	      BlockType		      DiscreteStateSpace
	      Name		      "cfblk4"
	      SID		      "88"
	      Position		      [510, 30, 570, 90]
	      ZOrder		      2
	      SampleTime	      "-1"
	    }
	    Block {
	      BlockType		      UnitDelay
	      Name		      "cfblk5"
	      SID		      "89"
	      Position		      [670, 30, 730, 90]
	      ZOrder		      3
	      InputProcessing	      "Elements as channels (sample based)"
	      SampleTime	      "-1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cfblk6"
	      SID		      "90"
	      Ports		      [1, 1]
	      Position		      [830, 30, 890, 90]
	      ZOrder		      4
	      LibraryVersion	      "1.441"
	      SourceBlock	      "simulink/Discrete/Transfer Fcn\nFirst Order"
	      SourceType	      "First Order Transfer Fcn"
	      SourceProductName	      "Simulink"
	      SourceProductBaseCode   "SL"
	      ContentPreviewEnabled   off
	      PoleZ		      0.95
	      ICPrevOutput	      0.0
	      RndMeth		      Floor
	      DoSatur		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cfblk7"
	      SID		      "91"
	      Ports		      [1, 1]
	      Position		      [990, 30, 1050, 90]
	      ZOrder		      5
	      LibraryVersion	      "1.441"
	      SourceBlock	      "simulink/Discrete/Transfer Fcn\nLead or Lag"
	      SourceType	      "Lead or Lag Compensator"
	      SourceProductName	      "Simulink"
	      SourceProductBaseCode   "SL"
	      ContentPreviewEnabled   off
	      PoleZ		      0.95
	      ZeroZ		      0.75
	      ICPrevOutput	      0.0
	      ICPrevInput	      0.0
	      RndMeth		      Floor
	      DoSatur		      off
	    }
	    Block {
	      BlockType		      DiscreteIntegrator
	      Name		      "cfblk8"
	      SID		      "92"
	      Ports		      [1, 1]
	      Position		      [1150, 30, 1210, 90]
	      ZOrder		      6
	      InitialConditionSetting "Auto"
	      SampleTime	      "-1"
	      ICPrevOutput	      "DiscIntNeverNeededParam"
	      ICPrevScaledInput	      "DiscIntNeverNeededParam"
	    }
	    Block {
	      BlockType		      Delay
	      Name		      "cfblk9"
	      SID		      "93"
	      Ports		      [2, 1]
	      Position		      [1310, 30, 1370, 90]
	      ZOrder		      7
	      InputPortMap	      "u0,p1"
	      DelayLengthSource	      "Input port"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cfblk2"
	      SID		      "86"
	      Position		      [190, 30, 250, 90]
	      ZOrder		      -3
	      IconDisplay	      "Port number"
	    }
	    Line {
	      ZOrder		      3
	      SrcBlock		      "cfblk5"
	      SrcPort		      1
	      Points		      [0, -50; -570, 0; 0, 50]
	      DstBlock		      "cfblk2"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      4
	      SrcBlock		      "cfblk7"
	      SrcPort		      1
	      DstBlock		      "cfblk8"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      15
	      SrcBlock		      "cfblk3"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		ZOrder			14
		Points			[70, 0; 0, -35; 175, 0; 0, 70; 795, 0]
		DstBlock		"cfblk10"
		DstPort			1
	      }
	      Branch {
		ZOrder			16
		Points			[0, 115; -240, 0]
		DstBlock		"cfblk12"
		DstPort			1
	      }
	    }
	    Line {
	      ZOrder		      6
	      SrcBlock		      "cfblk1"
	      SrcPort		      1
	      Points		      [60, 0; 0, -55; 820, 0]
	      DstBlock		      "cfblk7"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      7
	      SrcBlock		      "cfblk10"
	      SrcPort		      1
	      Points		      [0, 45; -880, 0]
	      DstBlock		      "cfblk5"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      8
	      SrcBlock		      "cfblk4"
	      SrcPort		      1
	      Points		      [0, 185; -560, 0]
	      DstBlock		      "cfblk11"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      9
	      SrcBlock		      "cfblk8"
	      SrcPort		      1
	      Points		      [40, 0; 0, -15]
	      DstBlock		      "cfblk9"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      10
	      SrcBlock		      "cfblk9"
	      SrcPort		      1
	      Points		      [0, -35; -560, 0]
	      DstBlock		      "cfblk6"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      11
	      SrcBlock		      "cfblk6"
	      SrcPort		      1
	      Points		      [0, -35; -560, 0]
	      DstBlock		      "cfblk3"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      17
	      SrcBlock		      "cfblk12"
	      SrcPort		      1
	      Points		      [1040, 0]
	      DstBlock		      "cfblk9"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      18
	      SrcBlock		      "cfblk11"
	      SrcPort		      1
	      Points		      [75, 0; 0, -35; 165, 0]
	      DstBlock		      "cfblk13"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      19
	      SrcBlock		      "cfblk13"
	      SrcPort		      1
	      Points		      [0, -30; 80, 0]
	      DstBlock		      "cfblk4"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "cfblk18"
	  SID			  "98"
	  Ports			  [3, 2, 0, 0, 0, 0, 0, 1]
	  Position		  [1150, 180, 1210, 240]
	  ZOrder		  16
	  TreatAsAtomicUnit	  on
	  RequestExecContextInheritance	off
	  System {
	    Name		    "cfblk18"
	    Location		    [342, 471, 840, 771]
	    Open		    off
	    PortBlocksUseCompactNotation off
	    SetDomainSpec	    off
	    DomainSpecType	    "Deduce"
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "cfblk1"
	      SID		      "99"
	      Position		      [30, 30, 90, 90]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "cfblk15"
	      SID		      "114"
	      Position		      [670, 180, 730, 240]
	      ZOrder		      13
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "cfblk16"
	      SID		      "115"
	      Position		      [830, 180, 890, 240]
	      ZOrder		      14
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      ActionPort
	      Name		      "Action Port"
	      SID		      "100"
	      Position		      [170, 15, 229, 43]
	      ZOrder		      -2
	      ActionType	      "else"
	    }
	    Block {
	      BlockType		      DiscreteStateSpace
	      Name		      "cfblk10"
	      SID		      "109"
	      Position		      [1470, 30, 1530, 90]
	      ZOrder		      8
	      SampleTime	      "-1"
	    }
	    Block {
	      BlockType		      DiscreteIntegrator
	      Name		      "cfblk11"
	      SID		      "110"
	      Ports		      [1, 1]
	      Position		      [30, 180, 90, 240]
	      ZOrder		      9
	      InitialConditionSetting "Auto"
	      SampleTime	      "-1"
	      ICPrevOutput	      "DiscIntNeverNeededParam"
	      ICPrevScaledInput	      "DiscIntNeverNeededParam"
	    }
	    Block {
	      BlockType		      Delay
	      Name		      "cfblk12"
	      SID		      "111"
	      Ports		      [2, 1]
	      Position		      [190, 180, 250, 240]
	      ZOrder		      10
	      InputPortMap	      "u0,p1"
	      DelayLengthSource	      "Input port"
	    }
	    Block {
	      BlockType		      DiscreteStateSpace
	      Name		      "cfblk13"
	      SID		      "112"
	      Position		      [350, 180, 410, 240]
	      ZOrder		      11
	      SampleTime	      "-1"
	    }
	    Block {
	      BlockType		      DiscreteZeroPole
	      Name		      "cfblk14"
	      SID		      "113"
	      Position		      [510, 180, 570, 240]
	      ZOrder		      12
	      Poles		      "[0 0.5]"
	      Gain		      "1"
	      SampleTime	      "-1"
	    }
	    Block {
	      BlockType		      Delay
	      Name		      "cfblk18"
	      SID		      "117"
	      Ports		      [1, 1]
	      Position		      [1150, 180, 1210, 240]
	      ZOrder		      16
	      InputPortMap	      "u0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cfblk3"
	      SID		      "102"
	      Ports		      [1, 1]
	      Position		      [350, 30, 410, 90]
	      ZOrder		      1
	      LibraryVersion	      "1.441"
	      SourceBlock	      "simulink/Discrete/Transfer Fcn\nLead or Lag"
	      SourceType	      "Lead or Lag Compensator"
	      SourceProductName	      "Simulink"
	      SourceProductBaseCode   "SL"
	      ContentPreviewEnabled   off
	      PoleZ		      0.95
	      ZeroZ		      0.75
	      ICPrevOutput	      0.0
	      ICPrevInput	      0.0
	      RndMeth		      Floor
	      DoSatur		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cfblk4"
	      SID		      "103"
	      Ports		      [1, 1]
	      Position		      [510, 30, 570, 90]
	      ZOrder		      2
	      LibraryVersion	      "1.441"
	      SourceBlock	      "simulink/Discrete/Tapped Delay"
	      SourceType	      "Tapped Delay Line"
	      SourceProductName	      "Simulink"
	      SourceProductBaseCode   "SL"
	      MultiThreadCoSim	      auto
	      vinit		      0.0
	      samptime		      -1
	      NumDelays		      1
	      DelayOrder	      Oldest
	      includeCurrent	      off
	    }
	    Block {
	      BlockType		      DiscreteStateSpace
	      Name		      "cfblk5"
	      SID		      "104"
	      Position		      [670, 30, 730, 90]
	      ZOrder		      3
	      SampleTime	      "-1"
	    }
	    Block {
	      BlockType		      DiscreteZeroPole
	      Name		      "cfblk6"
	      SID		      "105"
	      Position		      [830, 30, 890, 90]
	      ZOrder		      4
	      Poles		      "[0 0.5]"
	      Gain		      "1"
	      SampleTime	      "-1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cfblk7"
	      SID		      "106"
	      Ports		      [1, 1]
	      Position		      [990, 30, 1050, 90]
	      ZOrder		      5
	      LibraryVersion	      "1.441"
	      SourceBlock	      "simulink/Discrete/Tapped Delay"
	      SourceType	      "Tapped Delay Line"
	      SourceProductName	      "Simulink"
	      SourceProductBaseCode   "SL"
	      MultiThreadCoSim	      auto
	      vinit		      0.0
	      samptime		      -1
	      NumDelays		      1
	      DelayOrder	      Oldest
	      includeCurrent	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cfblk8"
	      SID		      "107"
	      Ports		      [1, 1]
	      Position		      [1150, 30, 1210, 90]
	      ZOrder		      6
	      LibraryVersion	      "1.441"
	      SourceBlock	      "simulink/Continuous/PID Controller"
	      SourceType	      "PID 1dof"
	      SourceProductName	      "Simulink"
	      SourceProductBaseCode   "SL"
	      ContentPreviewEnabled   off
	      Controller	      PID
	      TimeDomain	      "Discrete-time"
	      SampleTime	      -1
	      IntegratorMethod	      "Forward Euler"
	      FilterMethod	      "Forward Euler"
	      Form		      Parallel
	      UseFilter		      on
	      ControllerParametersSource internal
	      P			      1
	      I			      1
	      D			      0
	      N			      100
	      InitialConditionSource  internal
	      InitialConditionForIntegrator 0
	      InitialConditionForFilter	0
	      ExternalReset	      none
	      IgnoreLimit	      off
	      ZeroCross		      on
	      LimitOutput	      off
	      UpperSaturationLimit    inf
	      LowerSaturationLimit    "-inf"
	      LinearizeAsGain	      off
	      AntiWindupMode	      none
	      Kb		      1
	      TrackingMode	      off
	      Kt		      1
	      RndMeth		      Floor
	      SaturateOnIntegerOverflow	off
	      LockScale		      off
	      PParamMin		      []
	      PParamMax		      []
	      PParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      IParamMin		      []
	      IParamMax		      []
	      IParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      DParamMin		      []
	      DParamMax		      []
	      DParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      NParamMin		      []
	      NParamMax		      []
	      NParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      KbParamMin	      []
	      KbParamMax	      []
	      KbParamDataTypeStr      "Inherit: Inherit via internal rule"
	      KtParamMin	      []
	      KtParamMax	      []
	      KtParamDataTypeStr      "Inherit: Inherit via internal rule"
	      POutMin		      []
	      POutMax		      []
	      POutDataTypeStr	      "Inherit: Inherit via internal rule"
	      PGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      PProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      IOutMin		      []
	      IOutMax		      []
	      IOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      IGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      IProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      DOutMin		      []
	      DOutMax		      []
	      DOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      DGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      DProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      NOutMin		      []
	      NOutMax		      []
	      NOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      NGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      NProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      KbOutMin		      []
	      KbOutMax		      []
	      KbOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      KtOutMin		      []
	      KtOutMax		      []
	      KtOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      IntegratorOutMin	      []
	      IntegratorOutMax	      []
	      IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
	      FilterOutMin	      []
	      FilterOutMax	      []
	      FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
	      SumOutMin		      []
	      SumOutMax		      []
	      SumOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SumI1OutMin	      []
	      SumI1OutMax	      []
	      SumI1OutDataTypeStr     "Inherit: Inherit via internal rule"
	      SumI2OutMin	      []
	      SumI2OutMax	      []
	      SumI2OutDataTypeStr     "Inherit: Inherit via internal rule"
	      SumI3OutMin	      []
	      SumI3OutMax	      []
	      SumI3OutDataTypeStr     "Inherit: Inherit via internal rule"
	      SumDOutMin	      []
	      SumDOutMax	      []
	      SumDOutDataTypeStr      "Inherit: Inherit via internal rule"
	      SumAccumDataTypeStr     "Inherit: Inherit via internal rule"
	      SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
	      SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
	      SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
	      SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
	      SaturationOutMin	      []
	      SaturationOutMax	      []
	      SaturationOutDataTypeStr "Inherit: Same as input"
	      IntegratorContinuousStateAttributes "''"
	      IntegratorStateMustResolveToSignalObject off
	      IntegratorRTWStateStorageClass Auto
	      FilterContinuousStateAttributes "''"
	      FilterStateMustResolveToSignalObject off
	      FilterRTWStateStorageClass Auto
	      DifferentiatorICPrevScaledInput 0
	      DifferentiatorOutMin    []
	      DifferentiatorOutMax    []
	      DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
	      InitialConditionSetting Auto
	      FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
	      FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
	      FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
	      FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
	      FilterDiffOutCoefMin    []
	      FilterDiffOutCoefMax    []
	      FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
	      SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
	      SumDenOutMin	      []
	      SumDenOutMax	      []
	      SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
	      SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
	      SumNumOutMin	      []
	      SumNumOutMax	      []
	      SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
	      ReciprocalOutMin	      []
	      ReciprocalOutMax	      []
	      ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
	      DivideOutMin	      []
	      DivideOutMax	      []
	      DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
	      TunerSelectOption	      "Transfer Function Based (PID Tuner App)"
	    }
	    Block {
	      BlockType		      DiscreteStateSpace
	      Name		      "cfblk9"
	      SID		      "108"
	      Position		      [1310, 30, 1370, 90]
	      ZOrder		      7
	      SampleTime	      "-1"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cfblk2"
	      SID		      "101"
	      Position		      [190, 30, 250, 90]
	      ZOrder		      -3
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cfblk17"
	      SID		      "116"
	      Position		      [990, 180, 1050, 240]
	      ZOrder		      15
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      ZOrder		      2
	      SrcBlock		      "cfblk8"
	      SrcPort		      1
	      Points		      [85, 0; 0, -35; 155, 0]
	      DstBlock		      "cfblk10"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      3
	      SrcBlock		      "cfblk13"
	      SrcPort		      1
	      Points		      [85, 0; 0, -115; 795, 0]
	      DstBlock		      "cfblk9"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      4
	      SrcBlock		      "cfblk6"
	      SrcPort		      1
	      DstBlock		      "cfblk7"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      5
	      SrcBlock		      "cfblk10"
	      SrcPort		      1
	      Points		      [0, 185; -1200, 0]
	      DstBlock		      "cfblk13"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      7
	      SrcBlock		      "cfblk3"
	      SrcPort		      1
	      Points		      [85, 0; 0, -35; 635, 0]
	      DstBlock		      "cfblk8"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      8
	      SrcBlock		      "cfblk1"
	      SrcPort		      1
	      Points		      [0, 115; -80, 0]
	      DstBlock		      "cfblk11"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      9
	      SrcBlock		      "cfblk12"
	      SrcPort		      1
	      Points		      [75, 0; 0, -115; 485, 0]
	      DstBlock		      "cfblk6"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      10
	      SrcBlock		      "cfblk5"
	      SrcPort		      1
	      Points		      [0, 115; -560, 0]
	      DstBlock		      "cfblk12"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      11
	      SrcBlock		      "cfblk7"
	      SrcPort		      1
	      Points		      [0, 115; -560, 0]
	      DstBlock		      "cfblk14"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      12
	      SrcBlock		      "cfblk4"
	      SrcPort		      1
	      Points		      [0, 35; -400, 0]
	      DstBlock		      "cfblk2"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      13
	      SrcBlock		      "cfblk15"
	      SrcPort		      1
	      Points		      [0, 35; -560, 0]
	      DstBlock		      "cfblk12"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      14
	      SrcBlock		      "cfblk11"
	      SrcPort		      1
	      Points		      [75, 0; 0, -115; 485, 0]
	      DstBlock		      "cfblk5"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      15
	      SrcBlock		      "cfblk16"
	      SrcPort		      1
	      Points		      [0, -115; -400, 0]
	      DstBlock		      "cfblk4"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      16
	      SrcBlock		      "cfblk14"
	      SrcPort		      1
	      Points		      [90, 0; 0, -35; 310, 0]
	      DstBlock		      "cfblk17"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      17
	      SrcBlock		      "cfblk9"
	      SrcPort		      1
	      Points		      [0, 115; -240, 0]
	      DstBlock		      "cfblk18"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      18
	      SrcBlock		      "cfblk18"
	      SrcPort		      1
	      Points		      [0, -115; -880, 0]
	      DstBlock		      "cfblk3"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk19"
	  SID			  "118"
	  Ports			  [1, 1]
	  Position		  [1310, 180, 1370, 240]
	  ZOrder		  17
	  InputPortMap		  "u0"
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk20"
	  SID			  "119"
	  Ports			  [1, 1]
	  Position		  [1470, 180, 1530, 240]
	  ZOrder		  18
	  InputPortMap		  "u0"
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk21"
	  SID			  "120"
	  Ports			  [1, 1]
	  Position		  [30, 330, 90, 390]
	  ZOrder		  19
	  InputPortMap		  "u0"
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk22"
	  SID			  "121"
	  Ports			  [1, 1]
	  Position		  [190, 330, 250, 390]
	  ZOrder		  20
	  InputPortMap		  "u0"
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk23"
	  SID			  "122"
	  Ports			  [1, 1]
	  Position		  [350, 330, 410, 390]
	  ZOrder		  21
	  InputPortMap		  "u0"
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk24"
	  SID			  "123"
	  Ports			  [1, 1]
	  Position		  [510, 330, 570, 390]
	  ZOrder		  22
	  InputPortMap		  "u0"
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk25"
	  SID			  "124"
	  Ports			  [1, 1]
	  Position		  [670, 330, 730, 390]
	  ZOrder		  23
	  InputPortMap		  "u0"
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk26"
	  SID			  "125"
	  Ports			  [1, 1]
	  Position		  [830, 330, 890, 390]
	  ZOrder		  24
	  InputPortMap		  "u0"
	}
	Block {
	  BlockType		  DiscreteIntegrator
	  Name			  "cfblk3"
	  SID			  "45"
	  Ports			  [1, 1]
	  Position		  [350, 30, 410, 90]
	  ZOrder		  1
	  InitialConditionSetting "Auto"
	  SampleTime		  "-1"
	  ICPrevOutput		  "DiscIntNeverNeededParam"
	  ICPrevScaledInput	  "DiscIntNeverNeededParam"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cfblk4"
	  SID			  "46"
	  Ports			  [1, 1]
	  Position		  [510, 30, 570, 90]
	  ZOrder		  2
	  LibraryVersion	  "1.441"
	  SourceBlock		  "simulink/Continuous/PID Controller"
	  SourceType		  "PID 1dof"
	  SourceProductName	  "Simulink"
	  SourceProductBaseCode	  "SL"
	  ContentPreviewEnabled	  off
	  Controller		  PID
	  TimeDomain		  "Discrete-time"
	  SampleTime		  -1
	  IntegratorMethod	  "Forward Euler"
	  FilterMethod		  "Forward Euler"
	  Form			  Parallel
	  UseFilter		  on
	  ControllerParametersSource internal
	  P			  1
	  I			  1
	  D			  0
	  N			  100
	  InitialConditionSource  internal
	  InitialConditionForIntegrator	0
	  InitialConditionForFilter 0
	  ExternalReset		  none
	  IgnoreLimit		  off
	  ZeroCross		  on
	  LimitOutput		  off
	  UpperSaturationLimit	  inf
	  LowerSaturationLimit	  "-inf"
	  LinearizeAsGain	  off
	  AntiWindupMode	  none
	  Kb			  1
	  TrackingMode		  off
	  Kt			  1
	  RndMeth		  Floor
	  SaturateOnIntegerOverflow off
	  LockScale		  off
	  PParamMin		  []
	  PParamMax		  []
	  PParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  IParamMin		  []
	  IParamMax		  []
	  IParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  DParamMin		  []
	  DParamMax		  []
	  DParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  NParamMin		  []
	  NParamMax		  []
	  NParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  KbParamMin		  []
	  KbParamMax		  []
	  KbParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  KtParamMin		  []
	  KtParamMax		  []
	  KtParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  POutMin		  []
	  POutMax		  []
	  POutDataTypeStr	  "Inherit: Inherit via internal rule"
	  PGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  PProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  IOutMin		  []
	  IOutMax		  []
	  IOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  IGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  IProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  DOutMin		  []
	  DOutMax		  []
	  DOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  DGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  DProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  NOutMin		  []
	  NOutMax		  []
	  NOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  NGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  NProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  KbOutMin		  []
	  KbOutMax		  []
	  KbOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  KtOutMin		  []
	  KtOutMax		  []
	  KtOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  IntegratorOutMin	  []
	  IntegratorOutMax	  []
	  IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
	  FilterOutMin		  []
	  FilterOutMax		  []
	  FilterOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumOutMin		  []
	  SumOutMax		  []
	  SumOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI1OutMin		  []
	  SumI1OutMax		  []
	  SumI1OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI2OutMin		  []
	  SumI2OutMax		  []
	  SumI2OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI3OutMin		  []
	  SumI3OutMax		  []
	  SumI3OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumDOutMin		  []
	  SumDOutMax		  []
	  SumDOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumAccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI1AccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI2AccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI3AccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumDAccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturationOutMin	  []
	  SaturationOutMax	  []
	  SaturationOutDataTypeStr "Inherit: Same as input"
	  IntegratorContinuousStateAttributes "''"
	  IntegratorStateMustResolveToSignalObject off
	  IntegratorRTWStateStorageClass Auto
	  FilterContinuousStateAttributes "''"
	  FilterStateMustResolveToSignalObject off
	  FilterRTWStateStorageClass Auto
	  DifferentiatorICPrevScaledInput 0
	  DifferentiatorOutMin	  []
	  DifferentiatorOutMax	  []
	  DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
	  InitialConditionSetting Auto
	  FilterDiffNumProductOutputDataTypeStr	"Inherit: Inherit via internal rule"
	  FilterDiffDenProductOutputDataTypeStr	"Inherit: Inherit via internal rule"
	  FilterDiffNumAccumDataTypeStr	"Inherit: Inherit via internal rule"
	  FilterDiffDenAccumDataTypeStr	"Inherit: Inherit via internal rule"
	  FilterDiffOutCoefMin	  []
	  FilterDiffOutCoefMax	  []
	  FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
	  SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
	  SumDenOutMin		  []
	  SumDenOutMax		  []
	  SumDenOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
	  SumNumOutMin		  []
	  SumNumOutMax		  []
	  SumNumOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  ReciprocalOutMin	  []
	  ReciprocalOutMax	  []
	  ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
	  DivideOutMin		  []
	  DivideOutMax		  []
	  DivideOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  TunerSelectOption	  "Transfer Function Based (PID Tuner App)"
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk5"
	  SID			  "47"
	  Ports			  [1, 1]
	  Position		  [670, 30, 730, 90]
	  ZOrder		  3
	  InputPortMap		  "u0"
	}
	Block {
	  BlockType		  DiscreteTransferFcn
	  Name			  "cfblk6"
	  SID			  "48"
	  Ports			  [1, 1]
	  Position		  [830, 30, 890, 90]
	  ZOrder		  4
	  InputPortMap		  "u0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cfblk7"
	  SID			  "49"
	  Ports			  [2, 1]
	  Position		  [990, 30, 1050, 90]
	  ZOrder		  5
	  LibraryVersion	  "1.441"
	  SourceBlock		  "simulink/Continuous/PID Controller (2DOF)"
	  SourceType		  "PID 2dof"
	  SourceProductName	  "Simulink"
	  SourceProductBaseCode	  "SL"
	  ContentPreviewEnabled	  off
	  Controller		  PID
	  TimeDomain		  "Discrete-time"
	  SampleTime		  -1
	  IntegratorMethod	  "Forward Euler"
	  FilterMethod		  "Forward Euler"
	  Form			  Parallel
	  UseFilter		  on
	  ControllerParametersSource internal
	  P			  1
	  I			  1
	  D			  0
	  N			  100
	  b			  1
	  c			  1
	  InitialConditionSource  internal
	  InitialConditionForIntegrator	0
	  InitialConditionForFilter 0
	  ExternalReset		  none
	  IgnoreLimit		  off
	  ZeroCross		  on
	  LimitOutput		  off
	  UpperSaturationLimit	  inf
	  LowerSaturationLimit	  "-inf"
	  LinearizeAsGain	  off
	  AntiWindupMode	  none
	  Kb			  1
	  TrackingMode		  off
	  Kt			  1
	  RndMeth		  Floor
	  SaturateOnIntegerOverflow off
	  LockScale		  off
	  PParamMin		  []
	  PParamMax		  []
	  PParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  IParamMin		  []
	  IParamMax		  []
	  IParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  DParamMin		  []
	  DParamMax		  []
	  DParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  NParamMin		  []
	  NParamMax		  []
	  NParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  bParamMin		  []
	  bParamMax		  []
	  bParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  cParamMin		  []
	  cParamMax		  []
	  cParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  KbParamMin		  []
	  KbParamMax		  []
	  KbParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  KtParamMin		  []
	  KtParamMax		  []
	  KtParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  POutMin		  []
	  POutMax		  []
	  POutDataTypeStr	  "Inherit: Inherit via internal rule"
	  PGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  PProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  IOutMin		  []
	  IOutMax		  []
	  IOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  IGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  IProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  DOutMin		  []
	  DOutMax		  []
	  DOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  DGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  DProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  NOutMin		  []
	  NOutMax		  []
	  NOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  NGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  NProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  bOutMin		  []
	  bOutMax		  []
	  bOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  bGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  bProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  cOutMin		  []
	  cOutMax		  []
	  cOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  cGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  cProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  KbOutMin		  []
	  KbOutMax		  []
	  KbOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  KtOutMin		  []
	  KtOutMax		  []
	  KtOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  IntegratorOutMin	  []
	  IntegratorOutMax	  []
	  IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
	  FilterOutMin		  []
	  FilterOutMax		  []
	  FilterOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumOutMin		  []
	  SumOutMax		  []
	  SumOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  Sum1OutMin		  []
	  Sum1OutMax		  []
	  Sum1OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  Sum2OutMin		  []
	  Sum2OutMax		  []
	  Sum2OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  Sum3OutMin		  []
	  Sum3OutMax		  []
	  Sum3OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI1OutMin		  []
	  SumI1OutMax		  []
	  SumI1OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI2OutMin		  []
	  SumI2OutMax		  []
	  SumI2OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI3OutMin		  []
	  SumI3OutMax		  []
	  SumI3OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumDOutMin		  []
	  SumDOutMax		  []
	  SumDOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumAccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  Sum1AccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  Sum2AccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  Sum3AccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI1AccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI2AccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI3AccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumDAccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturationOutMin	  []
	  SaturationOutMax	  []
	  SaturationOutDataTypeStr "Inherit: Same as input"
	  IntegratorContinuousStateAttributes "''"
	  IntegratorStateMustResolveToSignalObject off
	  IntegratorRTWStateStorageClass Auto
	  FilterContinuousStateAttributes "''"
	  FilterStateMustResolveToSignalObject off
	  FilterRTWStateStorageClass Auto
	  DifferentiatorICPrevScaledInput 0
	  DifferentiatorOutMin	  []
	  DifferentiatorOutMax	  []
	  DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
	  InitialConditionSetting Auto
	  FilterDiffNumProductOutputDataTypeStr	"Inherit: Inherit via internal rule"
	  FilterDiffDenProductOutputDataTypeStr	"Inherit: Inherit via internal rule"
	  FilterDiffNumAccumDataTypeStr	"Inherit: Inherit via internal rule"
	  FilterDiffDenAccumDataTypeStr	"Inherit: Inherit via internal rule"
	  FilterDiffOutCoefMin	  []
	  FilterDiffOutCoefMax	  []
	  FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
	  SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
	  SumDenOutMin		  []
	  SumDenOutMax		  []
	  SumDenOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
	  SumNumOutMin		  []
	  SumNumOutMax		  []
	  SumNumOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  ReciprocalOutMin	  []
	  ReciprocalOutMax	  []
	  ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
	  DivideOutMin		  []
	  DivideOutMax		  []
	  DivideOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  TunerSelectOption	  "Transfer Function Based (PID Tuner App)"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cfblk8"
	  SID			  "50"
	  Ports			  [1, 1]
	  Position		  [1150, 30, 1210, 90]
	  ZOrder		  6
	  LibraryVersion	  "1.441"
	  SourceBlock		  "simulink/Continuous/PID Controller"
	  SourceType		  "PID 1dof"
	  SourceProductName	  "Simulink"
	  SourceProductBaseCode	  "SL"
	  ContentPreviewEnabled	  off
	  Controller		  PID
	  TimeDomain		  "Discrete-time"
	  SampleTime		  -1
	  IntegratorMethod	  "Forward Euler"
	  FilterMethod		  "Forward Euler"
	  Form			  Parallel
	  UseFilter		  on
	  ControllerParametersSource internal
	  P			  1
	  I			  1
	  D			  0
	  N			  100
	  InitialConditionSource  internal
	  InitialConditionForIntegrator	0
	  InitialConditionForFilter 0
	  ExternalReset		  none
	  IgnoreLimit		  off
	  ZeroCross		  on
	  LimitOutput		  off
	  UpperSaturationLimit	  inf
	  LowerSaturationLimit	  "-inf"
	  LinearizeAsGain	  off
	  AntiWindupMode	  none
	  Kb			  1
	  TrackingMode		  off
	  Kt			  1
	  RndMeth		  Floor
	  SaturateOnIntegerOverflow off
	  LockScale		  off
	  PParamMin		  []
	  PParamMax		  []
	  PParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  IParamMin		  []
	  IParamMax		  []
	  IParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  DParamMin		  []
	  DParamMax		  []
	  DParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  NParamMin		  []
	  NParamMax		  []
	  NParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  KbParamMin		  []
	  KbParamMax		  []
	  KbParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  KtParamMin		  []
	  KtParamMax		  []
	  KtParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  POutMin		  []
	  POutMax		  []
	  POutDataTypeStr	  "Inherit: Inherit via internal rule"
	  PGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  PProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  IOutMin		  []
	  IOutMax		  []
	  IOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  IGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  IProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  DOutMin		  []
	  DOutMax		  []
	  DOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  DGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  DProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  NOutMin		  []
	  NOutMax		  []
	  NOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  NGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  NProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  KbOutMin		  []
	  KbOutMax		  []
	  KbOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  KtOutMin		  []
	  KtOutMax		  []
	  KtOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  IntegratorOutMin	  []
	  IntegratorOutMax	  []
	  IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
	  FilterOutMin		  []
	  FilterOutMax		  []
	  FilterOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumOutMin		  []
	  SumOutMax		  []
	  SumOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI1OutMin		  []
	  SumI1OutMax		  []
	  SumI1OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI2OutMin		  []
	  SumI2OutMax		  []
	  SumI2OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI3OutMin		  []
	  SumI3OutMax		  []
	  SumI3OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumDOutMin		  []
	  SumDOutMax		  []
	  SumDOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumAccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI1AccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI2AccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI3AccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumDAccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturationOutMin	  []
	  SaturationOutMax	  []
	  SaturationOutDataTypeStr "Inherit: Same as input"
	  IntegratorContinuousStateAttributes "''"
	  IntegratorStateMustResolveToSignalObject off
	  IntegratorRTWStateStorageClass Auto
	  FilterContinuousStateAttributes "''"
	  FilterStateMustResolveToSignalObject off
	  FilterRTWStateStorageClass Auto
	  DifferentiatorICPrevScaledInput 0
	  DifferentiatorOutMin	  []
	  DifferentiatorOutMax	  []
	  DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
	  InitialConditionSetting Auto
	  FilterDiffNumProductOutputDataTypeStr	"Inherit: Inherit via internal rule"
	  FilterDiffDenProductOutputDataTypeStr	"Inherit: Inherit via internal rule"
	  FilterDiffNumAccumDataTypeStr	"Inherit: Inherit via internal rule"
	  FilterDiffDenAccumDataTypeStr	"Inherit: Inherit via internal rule"
	  FilterDiffOutCoefMin	  []
	  FilterDiffOutCoefMax	  []
	  FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
	  SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
	  SumDenOutMin		  []
	  SumDenOutMax		  []
	  SumDenOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
	  SumNumOutMin		  []
	  SumNumOutMax		  []
	  SumNumOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  ReciprocalOutMin	  []
	  ReciprocalOutMax	  []
	  ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
	  DivideOutMin		  []
	  DivideOutMax		  []
	  DivideOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  TunerSelectOption	  "Transfer Function Based (PID Tuner App)"
	}
	Block {
	  BlockType		  DiscreteStateSpace
	  Name			  "cfblk9"
	  SID			  "51"
	  Position		  [1310, 30, 1370, 90]
	  ZOrder		  7
	  SampleTime		  "-1"
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk2"
	  SID			  "44"
	  Position		  [190, 30, 250, 90]
	  ZOrder		  -3
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk14"
	  SID			  "56"
	  Position		  [510, 180, 570, 240]
	  ZOrder		  12
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Line {
	  ZOrder		  2
	  SrcBlock		  "cfblk3"
	  SrcPort		  1
	  Points		  [85, 0; 0, -35; 955, 0]
	  DstBlock		  "cfblk10"
	  DstPort		  1
	}
	Line {
	  ZOrder		  3
	  SrcBlock		  "cfblk8"
	  SrcPort		  1
	  DstBlock		  "cfblk9"
	  DstPort		  1
	}
	Line {
	  ZOrder		  5
	  SrcBlock		  "cfblk17"
	  SrcPort		  1
	  Points		  [85, 0; 0, 35; 315, 0]
	  DstBlock		  "cfblk10"
	  DstPort		  2
	}
	Line {
	  ZOrder		  6
	  SrcBlock		  "cfblk1"
	  SrcPort		  1
	  Points		  [85, 0; 0, 35; 315, 0]
	  DstBlock		  "cfblk4"
	  DstPort		  1
	}
	Line {
	  ZOrder		  56
	  SrcBlock		  "cfblk7"
	  SrcPort		  1
	  Points		  [0, 35]
	  Branch {
	    ZOrder		    55
	    Points		    [-400, 0]
	    DstBlock		    "cfblk5"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    57
	    Points		    [0, 65; -155, 0; 0, 165; -85, 0]
	    DstBlock		    "cfblk26"
	    DstPort		    1
	  }
	}
	Line {
	  ZOrder		  8
	  SrcBlock		  "cfblk16"
	  SrcPort		  1
	  Points		  [0, -100; -80, 0]
	  DstBlock		  "cfblk6"
	  DstPort		  1
	}
	Line {
	  ZOrder		  48
	  SrcBlock		  "cfblk9"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    47
	    Points		    [0, -35; -1040, 0]
	    DstBlock		    "cfblk3"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    49
	    Points		    [0, 115; -155, 0; 0, 150; -725, 0]
	    DstBlock		    "cfblk24"
	    DstPort		    1
	  }
	}
	Line {
	  ZOrder		  22
	  SrcBlock		  "cfblk10"
	  SrcPort		  1
	  Points		  [0, 35]
	  Branch {
	    ZOrder		    99
	    Points		    [0, 80; -80, 0]
	    Branch {
	      ZOrder		      101
	      Points		      [-160, 0]
	      Branch {
		ZOrder			37
		DstBlock		"cfblk19"
		DstPort			1
	      }
	      Branch {
		ZOrder			45
		Points			[-75, 0; 0, 150; -885, 0]
		DstBlock		"cfblk23"
		DstPort			1
	      }
	    }
	    Branch {
	      ZOrder		      39
	      DstBlock		      "cfblk20"
	      DstPort		      1
	    }
	  }
	  Branch {
	    ZOrder		    24
	    Points		    [-1360, 0]
	    DstBlock		    "cfblk2"
	    DstPort		    1
	  }
	}
	Line {
	  ZOrder		  25
	  SrcBlock		  "cfblk16"
	  SrcPort		  2
	  Points		  [40, 0]
	  Branch {
	    ZOrder		    97
	    Points		    [40, 0]
	    Branch {
	      ZOrder		      11
	      DstBlock		      "cfblk7"
	      DstPort		      1
	    }
	    Branch {
	      ZOrder		      26
	      Points		      [10, 0; 0, 20; 150, 0]
	      DstBlock		      "cfblk18"
	      DstPort		      2
	    }
	  }
	  Branch {
	    ZOrder		    32
	    Points		    [0, -150]
	    DstBlock		    "cfblk7"
	    DstPort		    2
	  }
	}
	Line {
	  ZOrder		  20
	  SrcBlock		  "cfblk5"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    12
	    Points		    [0, 110; -725, 0; 0, 55]
	    DstBlock		    "cfblk11"
	    DstPort		    2
	  }
	  Branch {
	    ZOrder		    21
	    Points		    [75, 0; 0, 110; 165, 0]
	    DstBlock		    "cfblk17"
	    DstPort		    1
	  }
	}
	Line {
	  ZOrder		  13
	  SrcBlock		  "cfblk4"
	  SrcPort		  1
	  Points		  [75, 0; 0, 110; 160, 0; 0, 40]
	  DstBlock		  "cfblk16"
	  DstPort		  2
	}
	Line {
	  ZOrder		  52
	  SrcBlock		  "cfblk11"
	  SrcPort		  1
	  Points		  [75, 0]
	  Branch {
	    ZOrder		    51
	    Points		    [0, -115; 965, 0]
	    DstBlock		    "cfblk8"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    53
	    Points		    [0, 115; 485, 0]
	    DstBlock		    "cfblk25"
	    DstPort		    1
	  }
	}
	Line {
	  ZOrder		  16
	  SrcBlock		  "cfblk18"
	  SrcPort		  2
	  Points		  [0, 20; -720, 0]
	  DstBlock		  "cfblk14"
	  DstPort		  1
	}
	Line {
	  ZOrder		  17
	  SrcBlock		  "cfblk6"
	  SrcPort		  1
	  Points		  [0, 110; -560, 0]
	  DstBlock		  "cfblk13"
	  DstPort		  1
	}
	Line {
	  ZOrder		  33
	  SrcBlock		  "cfblk12"
	  SrcPort		  1
	  Points		  [90, 0; 0, -30]
	  DstBlock		  "cfblk15"
	  DstPort		  ifaction
	}
	Line {
	  ZOrder		  34
	  SrcBlock		  "cfblk12"
	  SrcPort		  2
	  Points		  [75, 0; 0, -65; 530, 0]
	  DstBlock		  "cfblk16"
	  DstPort		  ifaction
	}
	Line {
	  ZOrder		  35
	  SrcBlock		  "cfblk13"
	  SrcPort		  1
	  Points		  [90, 0; 0, -35; 515, 0]
	  DstBlock		  "cfblk17"
	  DstPort		  ifaction
	}
	Line {
	  ZOrder		  36
	  SrcBlock		  "cfblk13"
	  SrcPort		  2
	  Points		  [75, 0; 0, -65; 690, 0]
	  DstBlock		  "cfblk18"
	  DstPort		  ifaction
	}
	Line {
	  ZOrder		  38
	  SrcBlock		  "cfblk19"
	  SrcPort		  1
	  Points		  [0, -50; -560, 0]
	  DstBlock		  "cfblk16"
	  DstPort		  1
	}
	Line {
	  ZOrder		  40
	  SrcBlock		  "cfblk20"
	  SrcPort		  1
	  Points		  [0, 35; -880, 0]
	  DstBlock		  "cfblk15"
	  DstPort		  2
	}
	Line {
	  ZOrder		  41
	  SrcBlock		  "cfblk15"
	  SrcPort		  1
	  Points		  [0, 115; -720, 0]
	  DstBlock		  "cfblk21"
	  DstPort		  1
	}
	Line {
	  ZOrder		  42
	  SrcBlock		  "cfblk21"
	  SrcPort		  1
	  Points		  [1035, 0; 0, -170]
	  DstBlock		  "cfblk18"
	  DstPort		  1
	}
	Line {
	  ZOrder		  43
	  SrcBlock		  "cfblk18"
	  SrcPort		  1
	  Points		  [5, 0; 0, 130; -1045, 0]
	  DstBlock		  "cfblk22"
	  DstPort		  1
	}
	Line {
	  ZOrder		  44
	  SrcBlock		  "cfblk22"
	  SrcPort		  1
	  Points		  [0, -115; -80, 0]
	  DstBlock		  "cfblk12"
	  DstPort		  1
	}
	Line {
	  ZOrder		  46
	  SrcBlock		  "cfblk23"
	  SrcPort		  1
	  Points		  [720, 0]
	  DstBlock		  "cfblk18"
	  DstPort		  3
	}
	Line {
	  ZOrder		  50
	  SrcBlock		  "cfblk24"
	  SrcPort		  1
	  Points		  [0, -115; -565, 0; 0, -50]
	  DstBlock		  "cfblk11"
	  DstPort		  1
	}
	Line {
	  ZOrder		  54
	  SrcBlock		  "cfblk25"
	  SrcPort		  1
	  Points		  [0, -115; -85, 0; 0, -50]
	  DstBlock		  "cfblk15"
	  DstPort		  1
	}
	Line {
	  ZOrder		  58
	  SrcBlock		  "cfblk26"
	  SrcPort		  1
	  Points		  [0, -115; -80, 0]
	  DstBlock		  "cfblk16"
	  DstPort		  3
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "cfblk42"
      SID		      "126"
      Ports		      [2, 1, 0, 0, 0, 0, 0, 1]
      Position		      [190, 630, 250, 690]
      ZOrder		      42
      TreatAsAtomicUnit	      on
      RequestExecContextInheritance off
      System {
	Name			"cfblk42"
	Location		[342, 471, 840, 771]
	Open			off
	PortBlocksUseCompactNotation off
	SetDomainSpec		off
	DomainSpecType		"Deduce"
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "cfblk1"
	  SID			  "127"
	  Position		  [30, 30, 90, 90]
	  ZOrder		  -1
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "cfblk13"
	  SID			  "140"
	  Position		  [350, 180, 410, 240]
	  ZOrder		  11
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  ActionPort
	  Name			  "Action Port"
	  SID			  "128"
	  Position		  [170, 15, 229, 43]
	  ZOrder		  -2
	  ActionType		  "else"
	}
	Block {
	  BlockType		  DiscreteFir
	  Name			  "cfblk10"
	  SID			  "137"
	  Ports			  [1, 1]
	  Position		  [1470, 30, 1530, 90]
	  ZOrder		  8
	  InputPortMap		  "u0"
	  OutputPortMap		  "o0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cfblk11"
	  SID			  "138"
	  Ports			  [1, 1]
	  Position		  [30, 180, 90, 240]
	  ZOrder		  9
	  LibraryVersion	  "1.441"
	  SourceBlock		  "simulink/Discrete/Difference"
	  SourceType		  "Difference"
	  SourceProductName	  "Simulink"
	  SourceProductBaseCode	  "SL"
	  ContentPreviewEnabled	  off
	  ICPrevInput		  0.0
	  InputProcessing	  "Elements as channels (sample based)"
	  OutMin		  []
	  OutMax		  []
	  OutDataTypeStr	  "Inherit: Inherit via back propagation"
	  OutputDataTypeScalingMode "Inherit via back propagation"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^-10"
	  LockScale		  off
	  RndMeth		  Floor
	  DoSatur		  off
	}
	Block {
	  BlockType		  If
	  Name			  "cfblk12"
	  SID			  "139"
	  Ports			  [1, 2]
	  Position		  [190, 180, 250, 240]
	  ZOrder		  10
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "cfblk14"
	  SID			  "141"
	  Ports			  [2, 1, 0, 0, 0, 0, 0, 1]
	  Position		  [510, 180, 570, 240]
	  ZOrder		  12
	  TreatAsAtomicUnit	  on
	  RequestExecContextInheritance	off
	  System {
	    Name		    "cfblk14"
	    Location		    [342, 471, 840, 771]
	    Open		    off
	    PortBlocksUseCompactNotation off
	    SetDomainSpec	    off
	    DomainSpecType	    "Deduce"
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "cfblk1"
	      SID		      "142"
	      Position		      [30, 30, 90, 90]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "cfblk8"
	      SID		      "150"
	      Position		      [1150, 30, 1210, 90]
	      ZOrder		      6
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      ActionPort
	      Name		      "Action Port"
	      SID		      "143"
	      Position		      [170, 15, 229, 43]
	      ZOrder		      -2
	      ActionType	      "then"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cfblk3"
	      SID		      "145"
	      Ports		      [1, 1]
	      Position		      [350, 30, 410, 90]
	      ZOrder		      1
	      LibraryVersion	      "1.441"
	      SourceBlock	      "simulink/Discrete/Tapped Delay"
	      SourceType	      "Tapped Delay Line"
	      SourceProductName	      "Simulink"
	      SourceProductBaseCode   "SL"
	      MultiThreadCoSim	      auto
	      vinit		      0.0
	      samptime		      -1
	      NumDelays		      1
	      DelayOrder	      Oldest
	      includeCurrent	      off
	    }
	    Block {
	      BlockType		      Delay
	      Name		      "cfblk4"
	      SID		      "146"
	      Ports		      [1, 1]
	      Position		      [510, 30, 570, 90]
	      ZOrder		      2
	      InputPortMap	      "u0"
	    }
	    Block {
	      BlockType		      UnitDelay
	      Name		      "cfblk5"
	      SID		      "147"
	      Position		      [670, 30, 730, 90]
	      ZOrder		      3
	      InputProcessing	      "Elements as channels (sample based)"
	      SampleTime	      "-1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cfblk6"
	      SID		      "148"
	      Ports		      [2, 1]
	      Position		      [830, 30, 890, 90]
	      ZOrder		      4
	      LibraryVersion	      "1.441"
	      SourceBlock	      "simulink/Continuous/PID Controller (2DOF)"
	      SourceType	      "PID 2dof"
	      SourceProductName	      "Simulink"
	      SourceProductBaseCode   "SL"
	      ContentPreviewEnabled   off
	      Controller	      PID
	      TimeDomain	      "Discrete-time"
	      SampleTime	      -1
	      IntegratorMethod	      "Forward Euler"
	      FilterMethod	      "Forward Euler"
	      Form		      Parallel
	      UseFilter		      on
	      ControllerParametersSource internal
	      P			      1
	      I			      1
	      D			      0
	      N			      100
	      b			      1
	      c			      1
	      InitialConditionSource  internal
	      InitialConditionForIntegrator 0
	      InitialConditionForFilter	0
	      ExternalReset	      none
	      IgnoreLimit	      off
	      ZeroCross		      on
	      LimitOutput	      off
	      UpperSaturationLimit    inf
	      LowerSaturationLimit    "-inf"
	      LinearizeAsGain	      off
	      AntiWindupMode	      none
	      Kb		      1
	      TrackingMode	      off
	      Kt		      1
	      RndMeth		      Floor
	      SaturateOnIntegerOverflow	off
	      LockScale		      off
	      PParamMin		      []
	      PParamMax		      []
	      PParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      IParamMin		      []
	      IParamMax		      []
	      IParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      DParamMin		      []
	      DParamMax		      []
	      DParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      NParamMin		      []
	      NParamMax		      []
	      NParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      bParamMin		      []
	      bParamMax		      []
	      bParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      cParamMin		      []
	      cParamMax		      []
	      cParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      KbParamMin	      []
	      KbParamMax	      []
	      KbParamDataTypeStr      "Inherit: Inherit via internal rule"
	      KtParamMin	      []
	      KtParamMax	      []
	      KtParamDataTypeStr      "Inherit: Inherit via internal rule"
	      POutMin		      []
	      POutMax		      []
	      POutDataTypeStr	      "Inherit: Inherit via internal rule"
	      PGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      PProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      IOutMin		      []
	      IOutMax		      []
	      IOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      IGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      IProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      DOutMin		      []
	      DOutMax		      []
	      DOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      DGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      DProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      NOutMin		      []
	      NOutMax		      []
	      NOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      NGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      NProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      bOutMin		      []
	      bOutMax		      []
	      bOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      bGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      bProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      cOutMin		      []
	      cOutMax		      []
	      cOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      cGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      cProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      KbOutMin		      []
	      KbOutMax		      []
	      KbOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      KtOutMin		      []
	      KtOutMax		      []
	      KtOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      IntegratorOutMin	      []
	      IntegratorOutMax	      []
	      IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
	      FilterOutMin	      []
	      FilterOutMax	      []
	      FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
	      SumOutMin		      []
	      SumOutMax		      []
	      SumOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      Sum1OutMin	      []
	      Sum1OutMax	      []
	      Sum1OutDataTypeStr      "Inherit: Inherit via internal rule"
	      Sum2OutMin	      []
	      Sum2OutMax	      []
	      Sum2OutDataTypeStr      "Inherit: Inherit via internal rule"
	      Sum3OutMin	      []
	      Sum3OutMax	      []
	      Sum3OutDataTypeStr      "Inherit: Inherit via internal rule"
	      SumI1OutMin	      []
	      SumI1OutMax	      []
	      SumI1OutDataTypeStr     "Inherit: Inherit via internal rule"
	      SumI2OutMin	      []
	      SumI2OutMax	      []
	      SumI2OutDataTypeStr     "Inherit: Inherit via internal rule"
	      SumI3OutMin	      []
	      SumI3OutMax	      []
	      SumI3OutDataTypeStr     "Inherit: Inherit via internal rule"
	      SumDOutMin	      []
	      SumDOutMax	      []
	      SumDOutDataTypeStr      "Inherit: Inherit via internal rule"
	      SumAccumDataTypeStr     "Inherit: Inherit via internal rule"
	      Sum1AccumDataTypeStr    "Inherit: Inherit via internal rule"
	      Sum2AccumDataTypeStr    "Inherit: Inherit via internal rule"
	      Sum3AccumDataTypeStr    "Inherit: Inherit via internal rule"
	      SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
	      SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
	      SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
	      SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
	      SaturationOutMin	      []
	      SaturationOutMax	      []
	      SaturationOutDataTypeStr "Inherit: Same as input"
	      IntegratorContinuousStateAttributes "''"
	      IntegratorStateMustResolveToSignalObject off
	      IntegratorRTWStateStorageClass Auto
	      FilterContinuousStateAttributes "''"
	      FilterStateMustResolveToSignalObject off
	      FilterRTWStateStorageClass Auto
	      DifferentiatorICPrevScaledInput 0
	      DifferentiatorOutMin    []
	      DifferentiatorOutMax    []
	      DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
	      InitialConditionSetting Auto
	      FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
	      FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
	      FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
	      FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
	      FilterDiffOutCoefMin    []
	      FilterDiffOutCoefMax    []
	      FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
	      SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
	      SumDenOutMin	      []
	      SumDenOutMax	      []
	      SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
	      SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
	      SumNumOutMin	      []
	      SumNumOutMax	      []
	      SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
	      ReciprocalOutMin	      []
	      ReciprocalOutMax	      []
	      ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
	      DivideOutMin	      []
	      DivideOutMax	      []
	      DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
	      TunerSelectOption	      "Transfer Function Based (PID Tuner App)"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cfblk7"
	      SID		      "149"
	      Ports		      [1, 1]
	      Position		      [990, 30, 1050, 90]
	      ZOrder		      5
	      LibraryVersion	      "1.441"
	      SourceBlock	      "simulink/Discrete/Transfer Fcn\nLead or Lag"
	      SourceType	      "Lead or Lag Compensator"
	      SourceProductName	      "Simulink"
	      SourceProductBaseCode   "SL"
	      ContentPreviewEnabled   off
	      PoleZ		      0.95
	      ZeroZ		      0.75
	      ICPrevOutput	      0.0
	      ICPrevInput	      0.0
	      RndMeth		      Floor
	      DoSatur		      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cfblk2"
	      SID		      "144"
	      Position		      [190, 30, 250, 90]
	      ZOrder		      -3
	      IconDisplay	      "Port number"
	    }
	    Line {
	      ZOrder		      2
	      SrcBlock		      "cfblk4"
	      SrcPort		      1
	      DstBlock		      "cfblk5"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      3
	      SrcBlock		      "cfblk8"
	      SrcPort		      1
	      Points		      [0, -35; -400, 0]
	      DstBlock		      "cfblk6"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      4
	      SrcBlock		      "cfblk5"
	      SrcPort		      1
	      Points		      [40, 0; 0, 15]
	      DstBlock		      "cfblk6"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      5
	      SrcBlock		      "cfblk6"
	      SrcPort		      1
	      Points		      [0, 35; -560, 0]
	      DstBlock		      "cfblk3"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      6
	      SrcBlock		      "cfblk7"
	      SrcPort		      1
	      Points		      [0, -35; -560, 0]
	      DstBlock		      "cfblk4"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      7
	      SrcBlock		      "cfblk3"
	      SrcPort		      1
	      Points		      [0, -50; -250, 0; 0, 50]
	      DstBlock		      "cfblk2"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      8
	      SrcBlock		      "cfblk1"
	      SrcPort		      1
	      Points		      [60, 0; 0, 45; 820, 0]
	      DstBlock		      "cfblk7"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "cfblk15"
	  SID			  "151"
	  Ports			  [3, 1, 0, 0, 0, 0, 0, 1]
	  Position		  [670, 180, 730, 240]
	  ZOrder		  13
	  TreatAsAtomicUnit	  on
	  RequestExecContextInheritance	off
	  System {
	    Name		    "cfblk15"
	    Location		    [342, 471, 840, 771]
	    Open		    off
	    PortBlocksUseCompactNotation off
	    SetDomainSpec	    off
	    DomainSpecType	    "Deduce"
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "cfblk1"
	      SID		      "152"
	      Position		      [30, 30, 90, 90]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "cfblk11"
	      SID		      "163"
	      Position		      [30, 180, 90, 240]
	      ZOrder		      9
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "cfblk12"
	      SID		      "164"
	      Position		      [190, 180, 250, 240]
	      ZOrder		      10
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      ActionPort
	      Name		      "Action Port"
	      SID		      "153"
	      Position		      [170, 15, 229, 43]
	      ZOrder		      -2
	      ActionType	      "else"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cfblk10"
	      SID		      "162"
	      Ports		      [1, 1]
	      Position		      [1470, 30, 1530, 90]
	      ZOrder		      8
	      LibraryVersion	      "1.441"
	      SourceBlock	      "simulink/Discrete/Transfer Fcn\nFirst Order"
	      SourceType	      "First Order Transfer Fcn"
	      SourceProductName	      "Simulink"
	      SourceProductBaseCode   "SL"
	      ContentPreviewEnabled   off
	      PoleZ		      0.95
	      ICPrevOutput	      0.0
	      RndMeth		      Floor
	      DoSatur		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cfblk3"
	      SID		      "155"
	      Ports		      [1, 1]
	      Position		      [350, 30, 410, 90]
	      ZOrder		      1
	      LibraryVersion	      "1.441"
	      SourceBlock	      "simulink/Discrete/Transfer Fcn\nFirst Order"
	      SourceType	      "First Order Transfer Fcn"
	      SourceProductName	      "Simulink"
	      SourceProductBaseCode   "SL"
	      ContentPreviewEnabled   off
	      PoleZ		      0.95
	      ICPrevOutput	      0.0
	      RndMeth		      Floor
	      DoSatur		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cfblk4"
	      SID		      "156"
	      Ports		      [1, 1]
	      Position		      [510, 30, 570, 90]
	      ZOrder		      2
	      LibraryVersion	      "1.441"
	      SourceBlock	      "simulink/Continuous/PID Controller"
	      SourceType	      "PID 1dof"
	      SourceProductName	      "Simulink"
	      SourceProductBaseCode   "SL"
	      ContentPreviewEnabled   off
	      Controller	      PID
	      TimeDomain	      "Discrete-time"
	      SampleTime	      -1
	      IntegratorMethod	      "Forward Euler"
	      FilterMethod	      "Forward Euler"
	      Form		      Parallel
	      UseFilter		      on
	      ControllerParametersSource internal
	      P			      1
	      I			      1
	      D			      0
	      N			      100
	      InitialConditionSource  internal
	      InitialConditionForIntegrator 0
	      InitialConditionForFilter	0
	      ExternalReset	      none
	      IgnoreLimit	      off
	      ZeroCross		      on
	      LimitOutput	      off
	      UpperSaturationLimit    inf
	      LowerSaturationLimit    "-inf"
	      LinearizeAsGain	      off
	      AntiWindupMode	      none
	      Kb		      1
	      TrackingMode	      off
	      Kt		      1
	      RndMeth		      Floor
	      SaturateOnIntegerOverflow	off
	      LockScale		      off
	      PParamMin		      []
	      PParamMax		      []
	      PParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      IParamMin		      []
	      IParamMax		      []
	      IParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      DParamMin		      []
	      DParamMax		      []
	      DParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      NParamMin		      []
	      NParamMax		      []
	      NParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      KbParamMin	      []
	      KbParamMax	      []
	      KbParamDataTypeStr      "Inherit: Inherit via internal rule"
	      KtParamMin	      []
	      KtParamMax	      []
	      KtParamDataTypeStr      "Inherit: Inherit via internal rule"
	      POutMin		      []
	      POutMax		      []
	      POutDataTypeStr	      "Inherit: Inherit via internal rule"
	      PGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      PProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      IOutMin		      []
	      IOutMax		      []
	      IOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      IGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      IProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      DOutMin		      []
	      DOutMax		      []
	      DOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      DGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      DProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      NOutMin		      []
	      NOutMax		      []
	      NOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      NGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      NProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      KbOutMin		      []
	      KbOutMax		      []
	      KbOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      KtOutMin		      []
	      KtOutMax		      []
	      KtOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      IntegratorOutMin	      []
	      IntegratorOutMax	      []
	      IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
	      FilterOutMin	      []
	      FilterOutMax	      []
	      FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
	      SumOutMin		      []
	      SumOutMax		      []
	      SumOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SumI1OutMin	      []
	      SumI1OutMax	      []
	      SumI1OutDataTypeStr     "Inherit: Inherit via internal rule"
	      SumI2OutMin	      []
	      SumI2OutMax	      []
	      SumI2OutDataTypeStr     "Inherit: Inherit via internal rule"
	      SumI3OutMin	      []
	      SumI3OutMax	      []
	      SumI3OutDataTypeStr     "Inherit: Inherit via internal rule"
	      SumDOutMin	      []
	      SumDOutMax	      []
	      SumDOutDataTypeStr      "Inherit: Inherit via internal rule"
	      SumAccumDataTypeStr     "Inherit: Inherit via internal rule"
	      SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
	      SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
	      SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
	      SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
	      SaturationOutMin	      []
	      SaturationOutMax	      []
	      SaturationOutDataTypeStr "Inherit: Same as input"
	      IntegratorContinuousStateAttributes "''"
	      IntegratorStateMustResolveToSignalObject off
	      IntegratorRTWStateStorageClass Auto
	      FilterContinuousStateAttributes "''"
	      FilterStateMustResolveToSignalObject off
	      FilterRTWStateStorageClass Auto
	      DifferentiatorICPrevScaledInput 0
	      DifferentiatorOutMin    []
	      DifferentiatorOutMax    []
	      DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
	      InitialConditionSetting Auto
	      FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
	      FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
	      FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
	      FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
	      FilterDiffOutCoefMin    []
	      FilterDiffOutCoefMax    []
	      FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
	      SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
	      SumDenOutMin	      []
	      SumDenOutMax	      []
	      SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
	      SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
	      SumNumOutMin	      []
	      SumNumOutMax	      []
	      SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
	      ReciprocalOutMin	      []
	      ReciprocalOutMax	      []
	      ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
	      DivideOutMin	      []
	      DivideOutMax	      []
	      DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
	      TunerSelectOption	      "Transfer Function Based (PID Tuner App)"
	    }
	    Block {
	      BlockType		      DiscreteFilter
	      Name		      "cfblk5"
	      SID		      "157"
	      Ports		      [1, 1]
	      Position		      [670, 30, 730, 90]
	      ZOrder		      3
	      InputPortMap	      "u0"
	    }
	    Block {
	      BlockType		      DiscreteFir
	      Name		      "cfblk6"
	      SID		      "158"
	      Ports		      [1, 1]
	      Position		      [830, 30, 890, 90]
	      ZOrder		      4
	      InputPortMap	      "u0"
	      OutputPortMap	      "o0"
	    }
	    Block {
	      BlockType		      UnitDelay
	      Name		      "cfblk7"
	      SID		      "159"
	      Position		      [990, 30, 1050, 90]
	      ZOrder		      5
	      InputProcessing	      "Elements as channels (sample based)"
	      SampleTime	      "-1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cfblk8"
	      SID		      "160"
	      Ports		      [1, 1]
	      Position		      [1150, 30, 1210, 90]
	      ZOrder		      6
	      LibraryVersion	      "1.441"
	      SourceBlock	      "simulink/Discrete/Tapped Delay"
	      SourceType	      "Tapped Delay Line"
	      SourceProductName	      "Simulink"
	      SourceProductBaseCode   "SL"
	      MultiThreadCoSim	      auto
	      vinit		      0.0
	      samptime		      -1
	      NumDelays		      1
	      DelayOrder	      Oldest
	      includeCurrent	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cfblk9"
	      SID		      "161"
	      Ports		      [1, 1]
	      Position		      [1310, 30, 1370, 90]
	      ZOrder		      7
	      LibraryVersion	      "1.441"
	      SourceBlock	      "simulink/Discrete/Difference"
	      SourceType	      "Difference"
	      SourceProductName	      "Simulink"
	      SourceProductBaseCode   "SL"
	      ContentPreviewEnabled   off
	      ICPrevInput	      0.0
	      InputProcessing	      "Elements as channels (sample based)"
	      OutMin		      []
	      OutMax		      []
	      OutDataTypeStr	      "Inherit: Inherit via back propagation"
	      OutputDataTypeScalingMode	"Inherit via back propagation"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^-10"
	      LockScale		      off
	      RndMeth		      Floor
	      DoSatur		      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cfblk2"
	      SID		      "154"
	      Position		      [190, 30, 250, 90]
	      ZOrder		      -3
	      IconDisplay	      "Port number"
	    }
	    Line {
	      ZOrder		      2
	      SrcBlock		      "cfblk8"
	      SrcPort		      1
	      Points		      [0, -35; -560, 0]
	      DstBlock		      "cfblk5"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      3
	      SrcBlock		      "cfblk10"
	      SrcPort		      1
	      Points		      [0, 35; -400, 0]
	      DstBlock		      "cfblk8"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      4
	      SrcBlock		      "cfblk5"
	      SrcPort		      1
	      Points		      [85, 0; 0, -35; 475, 0]
	      DstBlock		      "cfblk9"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      5
	      SrcBlock		      "cfblk7"
	      SrcPort		      1
	      Points		      [0, 35; -560, 0]
	      DstBlock		      "cfblk4"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      6
	      SrcBlock		      "cfblk4"
	      SrcPort		      1
	      Points		      [0, -35; -240, 0]
	      DstBlock		      "cfblk3"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      7
	      SrcBlock		      "cfblk9"
	      SrcPort		      1
	      Points		      [0, -35; -400, 0]
	      DstBlock		      "cfblk7"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      8
	      SrcBlock		      "cfblk12"
	      SrcPort		      1
	      Points		      [560, 0]
	      DstBlock		      "cfblk6"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      9
	      SrcBlock		      "cfblk6"
	      SrcPort		      1
	      Points		      [75, 0; 0, -35; 485, 0]
	      DstBlock		      "cfblk10"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      10
	      SrcBlock		      "cfblk1"
	      SrcPort		      1
	      DstBlock		      "cfblk2"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk16"
	  SID			  "165"
	  Ports			  [1, 1]
	  Position		  [830, 180, 890, 240]
	  ZOrder		  14
	  InputPortMap		  "u0"
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk17"
	  SID			  "166"
	  Ports			  [1, 1]
	  Position		  [990, 180, 1050, 240]
	  ZOrder		  15
	  InputPortMap		  "u0"
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk18"
	  SID			  "167"
	  Ports			  [1, 1]
	  Position		  [1150, 180, 1210, 240]
	  ZOrder		  16
	  InputPortMap		  "u0"
	}
	Block {
	  BlockType		  DiscreteZeroPole
	  Name			  "cfblk3"
	  SID			  "130"
	  Position		  [350, 30, 410, 90]
	  ZOrder		  1
	  Poles			  "[0 0.5]"
	  Gain			  "1"
	  SampleTime		  "-1"
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk4"
	  SID			  "131"
	  Ports			  [2, 1]
	  Position		  [510, 30, 570, 90]
	  ZOrder		  2
	  InputPortMap		  "u0,p1"
	  DelayLengthSource	  "Input port"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cfblk5"
	  SID			  "132"
	  Ports			  [2, 1]
	  Position		  [670, 30, 730, 90]
	  ZOrder		  3
	  LibraryVersion	  "1.441"
	  SourceBlock		  "simulink/Continuous/PID Controller (2DOF)"
	  SourceType		  "PID 2dof"
	  SourceProductName	  "Simulink"
	  SourceProductBaseCode	  "SL"
	  ContentPreviewEnabled	  off
	  Controller		  PID
	  TimeDomain		  "Discrete-time"
	  SampleTime		  -1
	  IntegratorMethod	  "Forward Euler"
	  FilterMethod		  "Forward Euler"
	  Form			  Parallel
	  UseFilter		  on
	  ControllerParametersSource internal
	  P			  1
	  I			  1
	  D			  0
	  N			  100
	  b			  1
	  c			  1
	  InitialConditionSource  internal
	  InitialConditionForIntegrator	0
	  InitialConditionForFilter 0
	  ExternalReset		  none
	  IgnoreLimit		  off
	  ZeroCross		  on
	  LimitOutput		  off
	  UpperSaturationLimit	  inf
	  LowerSaturationLimit	  "-inf"
	  LinearizeAsGain	  off
	  AntiWindupMode	  none
	  Kb			  1
	  TrackingMode		  off
	  Kt			  1
	  RndMeth		  Floor
	  SaturateOnIntegerOverflow off
	  LockScale		  off
	  PParamMin		  []
	  PParamMax		  []
	  PParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  IParamMin		  []
	  IParamMax		  []
	  IParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  DParamMin		  []
	  DParamMax		  []
	  DParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  NParamMin		  []
	  NParamMax		  []
	  NParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  bParamMin		  []
	  bParamMax		  []
	  bParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  cParamMin		  []
	  cParamMax		  []
	  cParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  KbParamMin		  []
	  KbParamMax		  []
	  KbParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  KtParamMin		  []
	  KtParamMax		  []
	  KtParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  POutMin		  []
	  POutMax		  []
	  POutDataTypeStr	  "Inherit: Inherit via internal rule"
	  PGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  PProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  IOutMin		  []
	  IOutMax		  []
	  IOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  IGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  IProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  DOutMin		  []
	  DOutMax		  []
	  DOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  DGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  DProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  NOutMin		  []
	  NOutMax		  []
	  NOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  NGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  NProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  bOutMin		  []
	  bOutMax		  []
	  bOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  bGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  bProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  cOutMin		  []
	  cOutMax		  []
	  cOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  cGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  cProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  KbOutMin		  []
	  KbOutMax		  []
	  KbOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  KtOutMin		  []
	  KtOutMax		  []
	  KtOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  IntegratorOutMin	  []
	  IntegratorOutMax	  []
	  IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
	  FilterOutMin		  []
	  FilterOutMax		  []
	  FilterOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumOutMin		  []
	  SumOutMax		  []
	  SumOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  Sum1OutMin		  []
	  Sum1OutMax		  []
	  Sum1OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  Sum2OutMin		  []
	  Sum2OutMax		  []
	  Sum2OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  Sum3OutMin		  []
	  Sum3OutMax		  []
	  Sum3OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI1OutMin		  []
	  SumI1OutMax		  []
	  SumI1OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI2OutMin		  []
	  SumI2OutMax		  []
	  SumI2OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI3OutMin		  []
	  SumI3OutMax		  []
	  SumI3OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumDOutMin		  []
	  SumDOutMax		  []
	  SumDOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumAccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  Sum1AccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  Sum2AccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  Sum3AccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI1AccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI2AccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI3AccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumDAccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturationOutMin	  []
	  SaturationOutMax	  []
	  SaturationOutDataTypeStr "Inherit: Same as input"
	  IntegratorContinuousStateAttributes "''"
	  IntegratorStateMustResolveToSignalObject off
	  IntegratorRTWStateStorageClass Auto
	  FilterContinuousStateAttributes "''"
	  FilterStateMustResolveToSignalObject off
	  FilterRTWStateStorageClass Auto
	  DifferentiatorICPrevScaledInput 0
	  DifferentiatorOutMin	  []
	  DifferentiatorOutMax	  []
	  DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
	  InitialConditionSetting Auto
	  FilterDiffNumProductOutputDataTypeStr	"Inherit: Inherit via internal rule"
	  FilterDiffDenProductOutputDataTypeStr	"Inherit: Inherit via internal rule"
	  FilterDiffNumAccumDataTypeStr	"Inherit: Inherit via internal rule"
	  FilterDiffDenAccumDataTypeStr	"Inherit: Inherit via internal rule"
	  FilterDiffOutCoefMin	  []
	  FilterDiffOutCoefMax	  []
	  FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
	  SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
	  SumDenOutMin		  []
	  SumDenOutMax		  []
	  SumDenOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
	  SumNumOutMin		  []
	  SumNumOutMax		  []
	  SumNumOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  ReciprocalOutMin	  []
	  ReciprocalOutMax	  []
	  ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
	  DivideOutMin		  []
	  DivideOutMax		  []
	  DivideOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  TunerSelectOption	  "Transfer Function Based (PID Tuner App)"
	}
	Block {
	  BlockType		  DiscreteTransferFcn
	  Name			  "cfblk6"
	  SID			  "133"
	  Ports			  [1, 1]
	  Position		  [830, 30, 890, 90]
	  ZOrder		  4
	  InputPortMap		  "u0"
	}
	Block {
	  BlockType		  UnitDelay
	  Name			  "cfblk7"
	  SID			  "134"
	  Position		  [990, 30, 1050, 90]
	  ZOrder		  5
	  InputProcessing	  "Elements as channels (sample based)"
	  SampleTime		  "-1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cfblk8"
	  SID			  "135"
	  Ports			  [1, 1]
	  Position		  [1150, 30, 1210, 90]
	  ZOrder		  6
	  LibraryVersion	  "1.441"
	  SourceBlock		  "simulink/Continuous/PID Controller"
	  SourceType		  "PID 1dof"
	  SourceProductName	  "Simulink"
	  SourceProductBaseCode	  "SL"
	  ContentPreviewEnabled	  off
	  Controller		  PID
	  TimeDomain		  "Discrete-time"
	  SampleTime		  -1
	  IntegratorMethod	  "Forward Euler"
	  FilterMethod		  "Forward Euler"
	  Form			  Parallel
	  UseFilter		  on
	  ControllerParametersSource internal
	  P			  1
	  I			  1
	  D			  0
	  N			  100
	  InitialConditionSource  internal
	  InitialConditionForIntegrator	0
	  InitialConditionForFilter 0
	  ExternalReset		  none
	  IgnoreLimit		  off
	  ZeroCross		  on
	  LimitOutput		  off
	  UpperSaturationLimit	  inf
	  LowerSaturationLimit	  "-inf"
	  LinearizeAsGain	  off
	  AntiWindupMode	  none
	  Kb			  1
	  TrackingMode		  off
	  Kt			  1
	  RndMeth		  Floor
	  SaturateOnIntegerOverflow off
	  LockScale		  off
	  PParamMin		  []
	  PParamMax		  []
	  PParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  IParamMin		  []
	  IParamMax		  []
	  IParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  DParamMin		  []
	  DParamMax		  []
	  DParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  NParamMin		  []
	  NParamMax		  []
	  NParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  KbParamMin		  []
	  KbParamMax		  []
	  KbParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  KtParamMin		  []
	  KtParamMax		  []
	  KtParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  POutMin		  []
	  POutMax		  []
	  POutDataTypeStr	  "Inherit: Inherit via internal rule"
	  PGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  PProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  IOutMin		  []
	  IOutMax		  []
	  IOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  IGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  IProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  DOutMin		  []
	  DOutMax		  []
	  DOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  DGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  DProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  NOutMin		  []
	  NOutMax		  []
	  NOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  NGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  NProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  KbOutMin		  []
	  KbOutMax		  []
	  KbOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  KtOutMin		  []
	  KtOutMax		  []
	  KtOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  IntegratorOutMin	  []
	  IntegratorOutMax	  []
	  IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
	  FilterOutMin		  []
	  FilterOutMax		  []
	  FilterOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumOutMin		  []
	  SumOutMax		  []
	  SumOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI1OutMin		  []
	  SumI1OutMax		  []
	  SumI1OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI2OutMin		  []
	  SumI2OutMax		  []
	  SumI2OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI3OutMin		  []
	  SumI3OutMax		  []
	  SumI3OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumDOutMin		  []
	  SumDOutMax		  []
	  SumDOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumAccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI1AccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI2AccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI3AccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumDAccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturationOutMin	  []
	  SaturationOutMax	  []
	  SaturationOutDataTypeStr "Inherit: Same as input"
	  IntegratorContinuousStateAttributes "''"
	  IntegratorStateMustResolveToSignalObject off
	  IntegratorRTWStateStorageClass Auto
	  FilterContinuousStateAttributes "''"
	  FilterStateMustResolveToSignalObject off
	  FilterRTWStateStorageClass Auto
	  DifferentiatorICPrevScaledInput 0
	  DifferentiatorOutMin	  []
	  DifferentiatorOutMax	  []
	  DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
	  InitialConditionSetting Auto
	  FilterDiffNumProductOutputDataTypeStr	"Inherit: Inherit via internal rule"
	  FilterDiffDenProductOutputDataTypeStr	"Inherit: Inherit via internal rule"
	  FilterDiffNumAccumDataTypeStr	"Inherit: Inherit via internal rule"
	  FilterDiffDenAccumDataTypeStr	"Inherit: Inherit via internal rule"
	  FilterDiffOutCoefMin	  []
	  FilterDiffOutCoefMax	  []
	  FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
	  SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
	  SumDenOutMin		  []
	  SumDenOutMax		  []
	  SumDenOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
	  SumNumOutMin		  []
	  SumNumOutMax		  []
	  SumNumOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  ReciprocalOutMin	  []
	  ReciprocalOutMax	  []
	  ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
	  DivideOutMin		  []
	  DivideOutMax		  []
	  DivideOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  TunerSelectOption	  "Transfer Function Based (PID Tuner App)"
	}
	Block {
	  BlockType		  DiscreteStateSpace
	  Name			  "cfblk9"
	  SID			  "136"
	  Position		  [1310, 30, 1370, 90]
	  ZOrder		  7
	  SampleTime		  "-1"
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk2"
	  SID			  "129"
	  Position		  [190, 30, 250, 90]
	  ZOrder		  -3
	  IconDisplay		  "Port number"
	}
	Line {
	  ZOrder		  2
	  SrcBlock		  "cfblk4"
	  SrcPort		  1
	  Points		  [0, 110; -560, 0]
	  DstBlock		  "cfblk11"
	  DstPort		  1
	}
	Line {
	  ZOrder		  19
	  SrcBlock		  "cfblk10"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    3
	    Points		    [0, -35; -560, 0]
	    DstBlock		    "cfblk7"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    20
	    Points		    [0, -35; -240, 0]
	    DstBlock		    "cfblk9"
	    DstPort		    1
	  }
	}
	Line {
	  ZOrder		  4
	  SrcBlock		  "cfblk1"
	  SrcPort		  1
	  Points		  [70, 0; 0, -50; 800, 0; 0, 85; 170, 0]
	  DstBlock		  "cfblk8"
	  DstPort		  1
	}
	Line {
	  ZOrder		  5
	  SrcBlock		  "cfblk13"
	  SrcPort		  1
	  Points		  [40, 0; 0, -15]
	  DstBlock		  "cfblk14"
	  DstPort		  1
	}
	Line {
	  ZOrder		  6
	  SrcBlock		  "cfblk14"
	  SrcPort		  1
	  Points		  [85, 0; 0, -115; 155, 0]
	  DstBlock		  "cfblk6"
	  DstPort		  1
	}
	Line {
	  ZOrder		  32
	  SrcBlock		  "cfblk11"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    31
	    Points		    [75, 0; 0, 35; 645, 0]
	    DstBlock		    "cfblk16"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    33
	    Points		    [75, 0; 0, 35; 805, 0]
	    DstBlock		    "cfblk17"
	    DstPort		    1
	  }
	}
	Line {
	  ZOrder		  8
	  SrcBlock		  "cfblk6"
	  SrcPort		  1
	  Points		  [0, 35; -720, 0]
	  DstBlock		  "cfblk2"
	  DstPort		  1
	}
	Line {
	  ZOrder		  15
	  SrcBlock		  "cfblk7"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    9
	    Points		    [0, 110; -880, 0]
	    DstBlock		    "cfblk12"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    16
	    Points		    [0, -35; -400, 0]
	    DstBlock		    "cfblk5"
	    DstPort		    1
	  }
	}
	Line {
	  ZOrder		  21
	  SrcBlock		  "cfblk3"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    10
	    Points		    [85, 0; 0, 35; 955, 0]
	    DstBlock		    "cfblk10"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    22
	    Points		    [75, 0; 0, 110; 160, 0; 0, 60]
	    DstBlock		    "cfblk15"
	    DstPort		    3
	  }
	}
	Line {
	  ZOrder		  11
	  SrcBlock		  "cfblk9"
	  SrcPort		  1
	  Points		  [0, 110; -720, 0]
	  DstBlock		  "cfblk15"
	  DstPort		  1
	}
	Line {
	  ZOrder		  13
	  SrcBlock		  "cfblk8"
	  SrcPort		  1
	  Points		  [0, 110; -725, 0; 0, 55]
	  DstBlock		  "cfblk14"
	  DstPort		  2
	}
	Line {
	  ZOrder		  17
	  SrcBlock		  "cfblk15"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    14
	    Points		    [0, -115; -240, 0]
	    DstBlock		    "cfblk4"
	    DstPort		    2
	  }
	  Branch {
	    ZOrder		    18
	    Points		    [0, -115; -80, 0]
	    DstBlock		    "cfblk5"
	    DstPort		    2
	  }
	}
	Line {
	  ZOrder		  25
	  SrcBlock		  "cfblk12"
	  SrcPort		  1
	  Points		  [90, 0; 0, -30]
	  DstBlock		  "cfblk14"
	  DstPort		  ifaction
	}
	Line {
	  ZOrder		  26
	  SrcBlock		  "cfblk12"
	  SrcPort		  2
	  Points		  [90, 0; 0, -65; 355, 0]
	  DstBlock		  "cfblk15"
	  DstPort		  ifaction
	}
	Line {
	  ZOrder		  30
	  SrcBlock		  "cfblk16"
	  SrcPort		  1
	  Points		  [0, -115; -405, 0; 0, -50]
	  DstBlock		  "cfblk4"
	  DstPort		  1
	}
	Line {
	  ZOrder		  34
	  SrcBlock		  "cfblk17"
	  SrcPort		  1
	  Points		  [0, -115; -720, 0]
	  DstBlock		  "cfblk3"
	  DstPort		  1
	}
	Line {
	  ZOrder		  35
	  SrcBlock		  "cfblk5"
	  SrcPort		  1
	  Points		  [75, 0; 0, 115; 325, 0]
	  DstBlock		  "cfblk18"
	  DstPort		  1
	}
	Line {
	  ZOrder		  36
	  SrcBlock		  "cfblk18"
	  SrcPort		  1
	  Points		  [0, 35; -565, 0; 0, -35]
	  DstBlock		  "cfblk15"
	  DstPort		  2
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "cfblk43"
      SID		      "168"
      Ports		      [3, 1, 0, 0, 0, 0, 0, 1]
      Position		      [350, 630, 410, 690]
      ZOrder		      43
      TreatAsAtomicUnit	      on
      RequestExecContextInheritance off
      System {
	Name			"cfblk43"
	Location		[342, 471, 840, 771]
	Open			off
	PortBlocksUseCompactNotation off
	SetDomainSpec		off
	DomainSpecType		"Deduce"
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "cfblk1"
	  SID			  "169"
	  Position		  [30, 30, 90, 90]
	  ZOrder		  -1
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "cfblk8"
	  SID			  "177"
	  Position		  [1150, 30, 1210, 90]
	  ZOrder		  7
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "cfblk9"
	  SID			  "178"
	  Position		  [1310, 30, 1370, 90]
	  ZOrder		  8
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  ActionPort
	  Name			  "Action Port"
	  SID			  "170"
	  Position		  [170, 15, 229, 43]
	  ZOrder		  -2
	  ActionType		  "then"
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk10"
	  SID			  "179"
	  Ports			  [1, 1]
	  Position		  [1470, 30, 1530, 90]
	  ZOrder		  9
	  InputPortMap		  "u0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cfblk3"
	  SID			  "172"
	  Ports			  [1, 1]
	  Position		  [350, 30, 410, 90]
	  ZOrder		  1
	  LibraryVersion	  "1.441"
	  SourceBlock		  "simulink/Continuous/PID Controller"
	  SourceType		  "PID 1dof"
	  SourceProductName	  "Simulink"
	  SourceProductBaseCode	  "SL"
	  ContentPreviewEnabled	  off
	  Controller		  PID
	  TimeDomain		  "Discrete-time"
	  SampleTime		  -1
	  IntegratorMethod	  "Forward Euler"
	  FilterMethod		  "Forward Euler"
	  Form			  Parallel
	  UseFilter		  on
	  ControllerParametersSource internal
	  P			  1
	  I			  1
	  D			  0
	  N			  100
	  InitialConditionSource  internal
	  InitialConditionForIntegrator	0
	  InitialConditionForFilter 0
	  ExternalReset		  none
	  IgnoreLimit		  off
	  ZeroCross		  on
	  LimitOutput		  off
	  UpperSaturationLimit	  inf
	  LowerSaturationLimit	  "-inf"
	  LinearizeAsGain	  off
	  AntiWindupMode	  none
	  Kb			  1
	  TrackingMode		  off
	  Kt			  1
	  RndMeth		  Floor
	  SaturateOnIntegerOverflow off
	  LockScale		  off
	  PParamMin		  []
	  PParamMax		  []
	  PParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  IParamMin		  []
	  IParamMax		  []
	  IParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  DParamMin		  []
	  DParamMax		  []
	  DParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  NParamMin		  []
	  NParamMax		  []
	  NParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  KbParamMin		  []
	  KbParamMax		  []
	  KbParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  KtParamMin		  []
	  KtParamMax		  []
	  KtParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  POutMin		  []
	  POutMax		  []
	  POutDataTypeStr	  "Inherit: Inherit via internal rule"
	  PGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  PProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  IOutMin		  []
	  IOutMax		  []
	  IOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  IGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  IProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  DOutMin		  []
	  DOutMax		  []
	  DOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  DGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  DProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  NOutMin		  []
	  NOutMax		  []
	  NOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  NGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  NProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  KbOutMin		  []
	  KbOutMax		  []
	  KbOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  KtOutMin		  []
	  KtOutMax		  []
	  KtOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  IntegratorOutMin	  []
	  IntegratorOutMax	  []
	  IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
	  FilterOutMin		  []
	  FilterOutMax		  []
	  FilterOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumOutMin		  []
	  SumOutMax		  []
	  SumOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI1OutMin		  []
	  SumI1OutMax		  []
	  SumI1OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI2OutMin		  []
	  SumI2OutMax		  []
	  SumI2OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI3OutMin		  []
	  SumI3OutMax		  []
	  SumI3OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumDOutMin		  []
	  SumDOutMax		  []
	  SumDOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumAccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI1AccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI2AccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI3AccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumDAccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturationOutMin	  []
	  SaturationOutMax	  []
	  SaturationOutDataTypeStr "Inherit: Same as input"
	  IntegratorContinuousStateAttributes "''"
	  IntegratorStateMustResolveToSignalObject off
	  IntegratorRTWStateStorageClass Auto
	  FilterContinuousStateAttributes "''"
	  FilterStateMustResolveToSignalObject off
	  FilterRTWStateStorageClass Auto
	  DifferentiatorICPrevScaledInput 0
	  DifferentiatorOutMin	  []
	  DifferentiatorOutMax	  []
	  DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
	  InitialConditionSetting Auto
	  FilterDiffNumProductOutputDataTypeStr	"Inherit: Inherit via internal rule"
	  FilterDiffDenProductOutputDataTypeStr	"Inherit: Inherit via internal rule"
	  FilterDiffNumAccumDataTypeStr	"Inherit: Inherit via internal rule"
	  FilterDiffDenAccumDataTypeStr	"Inherit: Inherit via internal rule"
	  FilterDiffOutCoefMin	  []
	  FilterDiffOutCoefMax	  []
	  FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
	  SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
	  SumDenOutMin		  []
	  SumDenOutMax		  []
	  SumDenOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
	  SumNumOutMin		  []
	  SumNumOutMax		  []
	  SumNumOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  ReciprocalOutMin	  []
	  ReciprocalOutMax	  []
	  ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
	  DivideOutMin		  []
	  DivideOutMax		  []
	  DivideOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  TunerSelectOption	  "Transfer Function Based (PID Tuner App)"
	}
	Block {
	  BlockType		  DiscreteTransferFcn
	  Name			  "cfblk4"
	  SID			  "173"
	  Ports			  [1, 1]
	  Position		  [510, 30, 570, 90]
	  ZOrder		  2
	  InputPortMap		  "u0"
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk5"
	  SID			  "174"
	  Ports			  [2, 1]
	  Position		  [670, 30, 730, 90]
	  ZOrder		  4
	  InputPortMap		  "u0,e6"
	  ShowEnablePort	  on
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk6"
	  SID			  "175"
	  Ports			  [2, 1]
	  Position		  [830, 30, 890, 90]
	  ZOrder		  5
	  InputPortMap		  "u0,e6"
	  ShowEnablePort	  on
	}
	Block {
	  BlockType		  DiscreteIntegrator
	  Name			  "cfblk7"
	  SID			  "176"
	  Ports			  [1, 1]
	  Position		  [990, 30, 1050, 90]
	  ZOrder		  6
	  InitialConditionSetting "Auto"
	  SampleTime		  "-1"
	  ICPrevOutput		  "DiscIntNeverNeededParam"
	  ICPrevScaledInput	  "DiscIntNeverNeededParam"
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk2"
	  SID			  "171"
	  Position		  [190, 30, 250, 90]
	  ZOrder		  -3
	  IconDisplay		  "Port number"
	}
	Line {
	  ZOrder		  2
	  SrcBlock		  "cfblk7"
	  SrcPort		  1
	  Points		  [0, -35; -560, 0]
	  DstBlock		  "cfblk4"
	  DstPort		  1
	}
	Line {
	  ZOrder		  3
	  SrcBlock		  "cfblk8"
	  SrcPort		  1
	  Points		  [0, 35; -560, 0]
	  DstBlock		  "cfblk5"
	  DstPort		  1
	}
	Line {
	  ZOrder		  4
	  SrcBlock		  "cfblk9"
	  SrcPort		  1
	  Points		  [0, 35; -720, 0]
	  DstBlock		  "cfblk5"
	  DstPort		  2
	}
	Line {
	  ZOrder		  5
	  SrcBlock		  "cfblk3"
	  SrcPort		  1
	  Points		  [75, 0; 0, -35; 485, 0]
	  DstBlock		  "cfblk7"
	  DstPort		  1
	}
	Line {
	  ZOrder		  6
	  SrcBlock		  "cfblk1"
	  SrcPort		  1
	  DstBlock		  "cfblk2"
	  DstPort		  1
	}
	Line {
	  ZOrder		  7
	  SrcBlock		  "cfblk5"
	  SrcPort		  1
	  Points		  [40, 0; 0, -15]
	  DstBlock		  "cfblk6"
	  DstPort		  1
	}
	Line {
	  ZOrder		  8
	  SrcBlock		  "cfblk4"
	  SrcPort		  1
	  Points		  [75, 0; 0, 35; 165, 0]
	  DstBlock		  "cfblk6"
	  DstPort		  2
	}
	Line {
	  ZOrder		  10
	  SrcBlock		  "cfblk6"
	  SrcPort		  1
	  Points		  [75, 0; 0, -35; 485, 0]
	  DstBlock		  "cfblk10"
	  DstPort		  1
	}
	Line {
	  ZOrder		  11
	  SrcBlock		  "cfblk10"
	  SrcPort		  1
	  Points		  [0, -45; -1200, 0]
	  DstBlock		  "cfblk3"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "cfblk44"
      SID		      "180"
      Ports		      [4, 4, 0, 0, 0, 0, 0, 1]
      Position		      [510, 632, 570, 693]
      ZOrder		      44
      TreatAsAtomicUnit	      on
      RequestExecContextInheritance off
      System {
	Name			"cfblk44"
	Location		[342, 471, 840, 771]
	Open			off
	PortBlocksUseCompactNotation off
	SetDomainSpec		off
	DomainSpecType		"Deduce"
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "cfblk1"
	  SID			  "181"
	  Position		  [30, 30, 90, 90]
	  ZOrder		  -1
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "cfblk12"
	  SID			  "193"
	  Position		  [190, 180, 250, 240]
	  ZOrder		  10
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "cfblk13"
	  SID			  "194"
	  Position		  [350, 180, 410, 240]
	  ZOrder		  11
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "cfblk14"
	  SID			  "195"
	  Position		  [510, 180, 570, 240]
	  ZOrder		  12
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  ActionPort
	  Name			  "Action Port"
	  SID			  "182"
	  Position		  [170, 15, 229, 43]
	  ZOrder		  -2
	  ActionType		  "else"
	}
	Block {
	  BlockType		  DiscreteIntegrator
	  Name			  "cfblk10"
	  SID			  "191"
	  Ports			  [1, 1]
	  Position		  [1470, 30, 1530, 90]
	  ZOrder		  8
	  InitialConditionSetting "Auto"
	  SampleTime		  "-1"
	  ICPrevOutput		  "DiscIntNeverNeededParam"
	  ICPrevScaledInput	  "DiscIntNeverNeededParam"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cfblk11"
	  SID			  "192"
	  Ports			  [1, 1]
	  Position		  [30, 180, 90, 240]
	  ZOrder		  9
	  LibraryVersion	  "1.441"
	  SourceBlock		  "simulink/Discrete/Difference"
	  SourceType		  "Difference"
	  SourceProductName	  "Simulink"
	  SourceProductBaseCode	  "SL"
	  ContentPreviewEnabled	  off
	  ICPrevInput		  0.0
	  InputProcessing	  "Elements as channels (sample based)"
	  OutMin		  []
	  OutMax		  []
	  OutDataTypeStr	  "Inherit: Inherit via back propagation"
	  OutputDataTypeScalingMode "Inherit via back propagation"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^-10"
	  LockScale		  off
	  RndMeth		  Floor
	  DoSatur		  off
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk18"
	  SID			  "199"
	  Ports			  [1, 1]
	  Position		  [1150, 180, 1210, 240]
	  ZOrder		  16
	  InputPortMap		  "u0"
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk19"
	  SID			  "200"
	  Ports			  [1, 1]
	  Position		  [1310, 180, 1370, 240]
	  ZOrder		  17
	  InputPortMap		  "u0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cfblk3"
	  SID			  "184"
	  Ports			  [1, 1]
	  Position		  [350, 30, 410, 90]
	  ZOrder		  1
	  LibraryVersion	  "1.441"
	  SourceBlock		  "simulink/Discrete/Transfer Fcn\nFirst Order"
	  SourceType		  "First Order Transfer Fcn"
	  SourceProductName	  "Simulink"
	  SourceProductBaseCode	  "SL"
	  ContentPreviewEnabled	  off
	  PoleZ			  0.95
	  ICPrevOutput		  0.0
	  RndMeth		  Floor
	  DoSatur		  off
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk4"
	  SID			  "185"
	  Ports			  [1, 1]
	  Position		  [510, 30, 570, 90]
	  ZOrder		  2
	  InputPortMap		  "u0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cfblk5"
	  SID			  "186"
	  Ports			  [1, 1]
	  Position		  [670, 30, 730, 90]
	  ZOrder		  3
	  LibraryVersion	  "1.441"
	  SourceBlock		  "simulink/Discrete/Difference"
	  SourceType		  "Difference"
	  SourceProductName	  "Simulink"
	  SourceProductBaseCode	  "SL"
	  ContentPreviewEnabled	  off
	  ICPrevInput		  0.0
	  InputProcessing	  "Elements as channels (sample based)"
	  OutMin		  []
	  OutMax		  []
	  OutDataTypeStr	  "Inherit: Inherit via back propagation"
	  OutputDataTypeScalingMode "Inherit via back propagation"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^-10"
	  LockScale		  off
	  RndMeth		  Floor
	  DoSatur		  off
	}
	Block {
	  BlockType		  DiscreteZeroPole
	  Name			  "cfblk6"
	  SID			  "187"
	  Position		  [830, 30, 890, 90]
	  ZOrder		  4
	  Poles			  "[0 0.5]"
	  Gain			  "1"
	  SampleTime		  "-1"
	}
	Block {
	  BlockType		  DiscreteIntegrator
	  Name			  "cfblk7"
	  SID			  "188"
	  Ports			  [1, 1]
	  Position		  [990, 30, 1050, 90]
	  ZOrder		  5
	  InitialConditionSetting "Auto"
	  SampleTime		  "-1"
	  ICPrevOutput		  "DiscIntNeverNeededParam"
	  ICPrevScaledInput	  "DiscIntNeverNeededParam"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cfblk8"
	  SID			  "189"
	  Ports			  [1, 1]
	  Position		  [1150, 30, 1210, 90]
	  ZOrder		  6
	  LibraryVersion	  "1.441"
	  SourceBlock		  "simulink/Discrete/Tapped Delay"
	  SourceType		  "Tapped Delay Line"
	  SourceProductName	  "Simulink"
	  SourceProductBaseCode	  "SL"
	  MultiThreadCoSim	  auto
	  vinit			  0.0
	  samptime		  -1
	  NumDelays		  1
	  DelayOrder		  Oldest
	  includeCurrent	  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "cfblk9"
	  SID			  "190"
	  Ports			  [2, 1]
	  Position		  [1310, 30, 1370, 90]
	  ZOrder		  7
	  LibraryVersion	  "1.441"
	  SourceBlock		  "simulink/Continuous/PID Controller (2DOF)"
	  SourceType		  "PID 2dof"
	  SourceProductName	  "Simulink"
	  SourceProductBaseCode	  "SL"
	  ContentPreviewEnabled	  off
	  Controller		  PID
	  TimeDomain		  "Discrete-time"
	  SampleTime		  -1
	  IntegratorMethod	  "Forward Euler"
	  FilterMethod		  "Forward Euler"
	  Form			  Parallel
	  UseFilter		  on
	  ControllerParametersSource internal
	  P			  1
	  I			  1
	  D			  0
	  N			  100
	  b			  1
	  c			  1
	  InitialConditionSource  internal
	  InitialConditionForIntegrator	0
	  InitialConditionForFilter 0
	  ExternalReset		  none
	  IgnoreLimit		  off
	  ZeroCross		  on
	  LimitOutput		  off
	  UpperSaturationLimit	  inf
	  LowerSaturationLimit	  "-inf"
	  LinearizeAsGain	  off
	  AntiWindupMode	  none
	  Kb			  1
	  TrackingMode		  off
	  Kt			  1
	  RndMeth		  Floor
	  SaturateOnIntegerOverflow off
	  LockScale		  off
	  PParamMin		  []
	  PParamMax		  []
	  PParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  IParamMin		  []
	  IParamMax		  []
	  IParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  DParamMin		  []
	  DParamMax		  []
	  DParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  NParamMin		  []
	  NParamMax		  []
	  NParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  bParamMin		  []
	  bParamMax		  []
	  bParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  cParamMin		  []
	  cParamMax		  []
	  cParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  KbParamMin		  []
	  KbParamMax		  []
	  KbParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  KtParamMin		  []
	  KtParamMax		  []
	  KtParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  POutMin		  []
	  POutMax		  []
	  POutDataTypeStr	  "Inherit: Inherit via internal rule"
	  PGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  PProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  IOutMin		  []
	  IOutMax		  []
	  IOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  IGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  IProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  DOutMin		  []
	  DOutMax		  []
	  DOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  DGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  DProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  NOutMin		  []
	  NOutMax		  []
	  NOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  NGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  NProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  bOutMin		  []
	  bOutMax		  []
	  bOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  bGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  bProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  cOutMin		  []
	  cOutMax		  []
	  cOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  cGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  cProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  KbOutMin		  []
	  KbOutMax		  []
	  KbOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  KtOutMin		  []
	  KtOutMax		  []
	  KtOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  IntegratorOutMin	  []
	  IntegratorOutMax	  []
	  IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
	  FilterOutMin		  []
	  FilterOutMax		  []
	  FilterOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumOutMin		  []
	  SumOutMax		  []
	  SumOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  Sum1OutMin		  []
	  Sum1OutMax		  []
	  Sum1OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  Sum2OutMin		  []
	  Sum2OutMax		  []
	  Sum2OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  Sum3OutMin		  []
	  Sum3OutMax		  []
	  Sum3OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI1OutMin		  []
	  SumI1OutMax		  []
	  SumI1OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI2OutMin		  []
	  SumI2OutMax		  []
	  SumI2OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI3OutMin		  []
	  SumI3OutMax		  []
	  SumI3OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumDOutMin		  []
	  SumDOutMax		  []
	  SumDOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumAccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  Sum1AccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  Sum2AccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  Sum3AccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI1AccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI2AccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI3AccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumDAccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturationOutMin	  []
	  SaturationOutMax	  []
	  SaturationOutDataTypeStr "Inherit: Same as input"
	  IntegratorContinuousStateAttributes "''"
	  IntegratorStateMustResolveToSignalObject off
	  IntegratorRTWStateStorageClass Auto
	  FilterContinuousStateAttributes "''"
	  FilterStateMustResolveToSignalObject off
	  FilterRTWStateStorageClass Auto
	  DifferentiatorICPrevScaledInput 0
	  DifferentiatorOutMin	  []
	  DifferentiatorOutMax	  []
	  DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
	  InitialConditionSetting Auto
	  FilterDiffNumProductOutputDataTypeStr	"Inherit: Inherit via internal rule"
	  FilterDiffDenProductOutputDataTypeStr	"Inherit: Inherit via internal rule"
	  FilterDiffNumAccumDataTypeStr	"Inherit: Inherit via internal rule"
	  FilterDiffDenAccumDataTypeStr	"Inherit: Inherit via internal rule"
	  FilterDiffOutCoefMin	  []
	  FilterDiffOutCoefMax	  []
	  FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
	  SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
	  SumDenOutMin		  []
	  SumDenOutMax		  []
	  SumDenOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
	  SumNumOutMin		  []
	  SumNumOutMax		  []
	  SumNumOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  ReciprocalOutMin	  []
	  ReciprocalOutMax	  []
	  ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
	  DivideOutMin		  []
	  DivideOutMax		  []
	  DivideOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  TunerSelectOption	  "Transfer Function Based (PID Tuner App)"
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk2"
	  SID			  "183"
	  Position		  [190, 30, 250, 90]
	  ZOrder		  -3
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk15"
	  SID			  "196"
	  Position		  [670, 180, 730, 240]
	  ZOrder		  13
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk16"
	  SID			  "197"
	  Position		  [830, 180, 890, 240]
	  ZOrder		  14
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk17"
	  SID			  "198"
	  Position		  [990, 180, 1050, 240]
	  ZOrder		  15
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Line {
	  ZOrder		  2
	  SrcBlock		  "cfblk4"
	  SrcPort		  1
	  Points		  [40, 0; 0, 150]
	  DstBlock		  "cfblk15"
	  DstPort		  1
	}
	Line {
	  ZOrder		  3
	  SrcBlock		  "cfblk5"
	  SrcPort		  1
	  Points		  [85, 0; 0, -35; 155, 0]
	  DstBlock		  "cfblk7"
	  DstPort		  1
	}
	Line {
	  ZOrder		  4
	  SrcBlock		  "cfblk8"
	  SrcPort		  1
	  Points		  [0, -45; -720, 0]
	  DstBlock		  "cfblk4"
	  DstPort		  1
	}
	Line {
	  ZOrder		  6
	  SrcBlock		  "cfblk1"
	  SrcPort		  1
	  Points		  [70, 0; 0, -55; 1130, 0]
	  DstBlock		  "cfblk9"
	  DstPort		  1
	}
	Line {
	  ZOrder		  7
	  SrcBlock		  "cfblk12"
	  SrcPort		  1
	  Points		  [40, 0; 0, -150]
	  DstBlock		  "cfblk3"
	  DstPort		  1
	}
	Line {
	  ZOrder		  8
	  SrcBlock		  "cfblk14"
	  SrcPort		  1
	  Points		  [30, 0; 0, 35; 850, 0]
	  DstBlock		  "cfblk10"
	  DstPort		  1
	}
	Line {
	  ZOrder		  9
	  SrcBlock		  "cfblk3"
	  SrcPort		  1
	  Points		  [75, 0; 0, 115; 485, 0]
	  DstBlock		  "cfblk17"
	  DstPort		  1
	}
	Line {
	  ZOrder		  10
	  SrcBlock		  "cfblk13"
	  SrcPort		  1
	  Points		  [90, 0; 0, -115; 310, 0]
	  DstBlock		  "cfblk6"
	  DstPort		  1
	}
	Line {
	  ZOrder		  11
	  SrcBlock		  "cfblk9"
	  SrcPort		  1
	  Points		  [0, -65; -1360, 0]
	  DstBlock		  "cfblk11"
	  DstPort		  1
	}
	Line {
	  ZOrder		  15
	  SrcBlock		  "cfblk6"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    12
	    Points		    [0, 115; -80, 0]
	    DstBlock		    "cfblk16"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    16
	    Points		    [75, 0; 0, -35; 165, 0]
	    DstBlock		    "cfblk8"
	    DstPort		    1
	  }
	}
	Line {
	  ZOrder		  14
	  SrcBlock		  "cfblk10"
	  SrcPort		  1
	  Points		  [0, 35; -1360, 0]
	  DstBlock		  "cfblk2"
	  DstPort		  1
	}
	Line {
	  ZOrder		  17
	  SrcBlock		  "cfblk11"
	  SrcPort		  1
	  Points		  [90, 0; 0, -35; 950, 0]
	  DstBlock		  "cfblk18"
	  DstPort		  1
	}
	Line {
	  ZOrder		  18
	  SrcBlock		  "cfblk18"
	  SrcPort		  1
	  Points		  [80, 0]
	  DstBlock		  "cfblk9"
	  DstPort		  2
	}
	Line {
	  ZOrder		  19
	  SrcBlock		  "cfblk7"
	  SrcPort		  1
	  Points		  [75, 0; 0, 115; 165, 0]
	  DstBlock		  "cfblk19"
	  DstPort		  1
	}
	Line {
	  ZOrder		  20
	  SrcBlock		  "cfblk19"
	  SrcPort		  1
	  Points		  [0, -115; -720, 0]
	  DstBlock		  "cfblk5"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "cfblk45"
      SID		      "201"
      Ports		      [2, 4, 0, 0, 0, 0, 0, 1]
      Position		      [670, 632, 730, 693]
      ZOrder		      45
      TreatAsAtomicUnit	      on
      RequestExecContextInheritance off
      System {
	Name			"cfblk45"
	Location		[342, 471, 840, 771]
	Open			off
	PortBlocksUseCompactNotation off
	SetDomainSpec		off
	DomainSpecType		"Deduce"
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "cfblk1"
	  SID			  "202"
	  Position		  [30, 30, 90, 90]
	  ZOrder		  -1
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "cfblk13"
	  SID			  "215"
	  Position		  [350, 180, 410, 240]
	  ZOrder		  11
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  ActionPort
	  Name			  "Action Port"
	  SID			  "203"
	  Position		  [170, 15, 229, 43]
	  ZOrder		  -2
	  ActionType		  "then"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cfblk10"
	  SID			  "212"
	  Ports			  [2, 1]
	  Position		  [1470, 30, 1530, 90]
	  ZOrder		  8
	  LibraryVersion	  "1.441"
	  SourceBlock		  "simulink/Continuous/PID Controller (2DOF)"
	  SourceType		  "PID 2dof"
	  SourceProductName	  "Simulink"
	  SourceProductBaseCode	  "SL"
	  ContentPreviewEnabled	  off
	  Controller		  PID
	  TimeDomain		  "Discrete-time"
	  SampleTime		  -1
	  IntegratorMethod	  "Forward Euler"
	  FilterMethod		  "Forward Euler"
	  Form			  Parallel
	  UseFilter		  on
	  ControllerParametersSource internal
	  P			  1
	  I			  1
	  D			  0
	  N			  100
	  b			  1
	  c			  1
	  InitialConditionSource  internal
	  InitialConditionForIntegrator	0
	  InitialConditionForFilter 0
	  ExternalReset		  none
	  IgnoreLimit		  off
	  ZeroCross		  on
	  LimitOutput		  off
	  UpperSaturationLimit	  inf
	  LowerSaturationLimit	  "-inf"
	  LinearizeAsGain	  off
	  AntiWindupMode	  none
	  Kb			  1
	  TrackingMode		  off
	  Kt			  1
	  RndMeth		  Floor
	  SaturateOnIntegerOverflow off
	  LockScale		  off
	  PParamMin		  []
	  PParamMax		  []
	  PParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  IParamMin		  []
	  IParamMax		  []
	  IParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  DParamMin		  []
	  DParamMax		  []
	  DParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  NParamMin		  []
	  NParamMax		  []
	  NParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  bParamMin		  []
	  bParamMax		  []
	  bParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  cParamMin		  []
	  cParamMax		  []
	  cParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  KbParamMin		  []
	  KbParamMax		  []
	  KbParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  KtParamMin		  []
	  KtParamMax		  []
	  KtParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  POutMin		  []
	  POutMax		  []
	  POutDataTypeStr	  "Inherit: Inherit via internal rule"
	  PGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  PProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  IOutMin		  []
	  IOutMax		  []
	  IOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  IGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  IProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  DOutMin		  []
	  DOutMax		  []
	  DOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  DGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  DProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  NOutMin		  []
	  NOutMax		  []
	  NOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  NGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  NProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  bOutMin		  []
	  bOutMax		  []
	  bOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  bGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  bProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  cOutMin		  []
	  cOutMax		  []
	  cOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  cGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  cProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  KbOutMin		  []
	  KbOutMax		  []
	  KbOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  KtOutMin		  []
	  KtOutMax		  []
	  KtOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  IntegratorOutMin	  []
	  IntegratorOutMax	  []
	  IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
	  FilterOutMin		  []
	  FilterOutMax		  []
	  FilterOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumOutMin		  []
	  SumOutMax		  []
	  SumOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  Sum1OutMin		  []
	  Sum1OutMax		  []
	  Sum1OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  Sum2OutMin		  []
	  Sum2OutMax		  []
	  Sum2OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  Sum3OutMin		  []
	  Sum3OutMax		  []
	  Sum3OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI1OutMin		  []
	  SumI1OutMax		  []
	  SumI1OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI2OutMin		  []
	  SumI2OutMax		  []
	  SumI2OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI3OutMin		  []
	  SumI3OutMax		  []
	  SumI3OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumDOutMin		  []
	  SumDOutMax		  []
	  SumDOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumAccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  Sum1AccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  Sum2AccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  Sum3AccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI1AccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI2AccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI3AccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumDAccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturationOutMin	  []
	  SaturationOutMax	  []
	  SaturationOutDataTypeStr "Inherit: Same as input"
	  IntegratorContinuousStateAttributes "''"
	  IntegratorStateMustResolveToSignalObject off
	  IntegratorRTWStateStorageClass Auto
	  FilterContinuousStateAttributes "''"
	  FilterStateMustResolveToSignalObject off
	  FilterRTWStateStorageClass Auto
	  DifferentiatorICPrevScaledInput 0
	  DifferentiatorOutMin	  []
	  DifferentiatorOutMax	  []
	  DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
	  InitialConditionSetting Auto
	  FilterDiffNumProductOutputDataTypeStr	"Inherit: Inherit via internal rule"
	  FilterDiffDenProductOutputDataTypeStr	"Inherit: Inherit via internal rule"
	  FilterDiffNumAccumDataTypeStr	"Inherit: Inherit via internal rule"
	  FilterDiffDenAccumDataTypeStr	"Inherit: Inherit via internal rule"
	  FilterDiffOutCoefMin	  []
	  FilterDiffOutCoefMax	  []
	  FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
	  SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
	  SumDenOutMin		  []
	  SumDenOutMax		  []
	  SumDenOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
	  SumNumOutMin		  []
	  SumNumOutMax		  []
	  SumNumOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  ReciprocalOutMin	  []
	  ReciprocalOutMax	  []
	  ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
	  DivideOutMin		  []
	  DivideOutMax		  []
	  DivideOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  TunerSelectOption	  "Transfer Function Based (PID Tuner App)"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cfblk11"
	  SID			  "213"
	  Ports			  [1, 1]
	  Position		  [30, 180, 90, 240]
	  ZOrder		  9
	  LibraryVersion	  "1.441"
	  SourceBlock		  "simulink/Discrete/Tapped Delay"
	  SourceType		  "Tapped Delay Line"
	  SourceProductName	  "Simulink"
	  SourceProductBaseCode	  "SL"
	  MultiThreadCoSim	  auto
	  vinit			  0.0
	  samptime		  -1
	  NumDelays		  1
	  DelayOrder		  Oldest
	  includeCurrent	  off
	}
	Block {
	  BlockType		  If
	  Name			  "cfblk12"
	  SID			  "214"
	  Ports			  [1, 2]
	  Position		  [190, 180, 250, 240]
	  ZOrder		  10
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "cfblk17"
	  SID			  "219"
	  Ports			  [4, 2, 0, 0, 0, 0, 0, 1]
	  Position		  [990, 182, 1050, 243]
	  ZOrder		  15
	  TreatAsAtomicUnit	  on
	  RequestExecContextInheritance	off
	  System {
	    Name		    "cfblk17"
	    Location		    [342, 471, 840, 771]
	    Open		    off
	    PortBlocksUseCompactNotation off
	    SetDomainSpec	    off
	    DomainSpecType	    "Deduce"
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "cfblk1"
	      SID		      "220"
	      Position		      [30, 30, 90, 90]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "cfblk7"
	      SID		      "227"
	      Position		      [990, 30, 1050, 90]
	      ZOrder		      5
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "cfblk8"
	      SID		      "228"
	      Position		      [1150, 30, 1210, 90]
	      ZOrder		      6
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "cfblk9"
	      SID		      "229"
	      Position		      [1310, 30, 1370, 90]
	      ZOrder		      7
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      ActionPort
	      Name		      "Action Port"
	      SID		      "221"
	      Position		      [170, 15, 229, 43]
	      ZOrder		      -2
	      ActionType	      "then"
	    }
	    Block {
	      BlockType		      Delay
	      Name		      "cfblk3"
	      SID		      "223"
	      Ports		      [1, 1]
	      Position		      [350, 30, 410, 90]
	      ZOrder		      1
	      InputPortMap	      "u0"
	    }
	    Block {
	      BlockType		      DiscreteTransferFcn
	      Name		      "cfblk4"
	      SID		      "224"
	      Ports		      [1, 1]
	      Position		      [510, 30, 570, 90]
	      ZOrder		      2
	      InputPortMap	      "u0"
	    }
	    Block {
	      BlockType		      DiscreteFilter
	      Name		      "cfblk5"
	      SID		      "225"
	      Ports		      [1, 1]
	      Position		      [670, 30, 730, 90]
	      ZOrder		      3
	      InputPortMap	      "u0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cfblk6"
	      SID		      "226"
	      Ports		      [1, 1]
	      Position		      [830, 30, 890, 90]
	      ZOrder		      4
	      LibraryVersion	      "1.441"
	      SourceBlock	      "simulink/Discrete/Tapped Delay"
	      SourceType	      "Tapped Delay Line"
	      SourceProductName	      "Simulink"
	      SourceProductBaseCode   "SL"
	      MultiThreadCoSim	      auto
	      vinit		      0.0
	      samptime		      -1
	      NumDelays		      1
	      DelayOrder	      Oldest
	      includeCurrent	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cfblk2"
	      SID		      "222"
	      Position		      [190, 30, 250, 90]
	      ZOrder		      -3
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cfblk10"
	      SID		      "230"
	      Position		      [1470, 30, 1530, 90]
	      ZOrder		      8
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      ZOrder		      2
	      SrcBlock		      "cfblk4"
	      SrcPort		      1
	      Points		      [0, -35; -240, 0]
	      DstBlock		      "cfblk3"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      3
	      SrcBlock		      "cfblk3"
	      SrcPort		      1
	      Points		      [0, 35; -240, 0]
	      DstBlock		      "cfblk2"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      4
	      SrcBlock		      "cfblk9"
	      SrcPort		      1
	      Points		      [0, 35; -880, 0]
	      DstBlock		      "cfblk4"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      5
	      SrcBlock		      "cfblk6"
	      SrcPort		      1
	      Points		      [90, 0; 0, -35; 470, 0]
	      DstBlock		      "cfblk10"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      6
	      SrcBlock		      "cfblk8"
	      SrcPort		      1
	      Points		      [0, -35; -400, 0]
	      DstBlock		      "cfblk6"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      7
	      SrcBlock		      "cfblk1"
	      SrcPort		      1
	      Points		      [70, 0; 0, -50; 490, 0]
	      DstBlock		      "cfblk5"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "cfblk18"
	  SID			  "231"
	  Ports			  [1, 2, 0, 0, 0, 0, 0, 1]
	  Position		  [1150, 180, 1210, 240]
	  ZOrder		  16
	  TreatAsAtomicUnit	  on
	  RequestExecContextInheritance	off
	  System {
	    Name		    "cfblk18"
	    Location		    [342, 471, 840, 771]
	    Open		    off
	    PortBlocksUseCompactNotation off
	    SetDomainSpec	    off
	    DomainSpecType	    "Deduce"
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "cfblk1"
	      SID		      "232"
	      Position		      [30, 30, 90, 90]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      ActionPort
	      Name		      "Action Port"
	      SID		      "233"
	      Position		      [170, 15, 229, 43]
	      ZOrder		      -2
	      ActionType	      "else"
	    }
	    Block {
	      BlockType		      DiscreteTransferFcn
	      Name		      "cfblk3"
	      SID		      "235"
	      Ports		      [1, 1]
	      Position		      [350, 30, 410, 90]
	      ZOrder		      1
	      InputPortMap	      "u0"
	    }
	    Block {
	      BlockType		      Delay
	      Name		      "cfblk4"
	      SID		      "236"
	      Ports		      [2, 1]
	      Position		      [510, 30, 570, 90]
	      ZOrder		      2
	      InputPortMap	      "u0,p1"
	      DelayLengthSource	      "Input port"
	    }
	    Block {
	      BlockType		      DiscreteFilter
	      Name		      "cfblk5"
	      SID		      "237"
	      Ports		      [1, 1]
	      Position		      [670, 30, 730, 90]
	      ZOrder		      3
	      InputPortMap	      "u0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cfblk6"
	      SID		      "238"
	      Ports		      [1, 1]
	      Position		      [830, 30, 890, 90]
	      ZOrder		      4
	      LibraryVersion	      "1.441"
	      SourceBlock	      "simulink/Continuous/PID Controller"
	      SourceType	      "PID 1dof"
	      SourceProductName	      "Simulink"
	      SourceProductBaseCode   "SL"
	      ContentPreviewEnabled   off
	      Controller	      PID
	      TimeDomain	      "Discrete-time"
	      SampleTime	      -1
	      IntegratorMethod	      "Forward Euler"
	      FilterMethod	      "Forward Euler"
	      Form		      Parallel
	      UseFilter		      on
	      ControllerParametersSource internal
	      P			      1
	      I			      1
	      D			      0
	      N			      100
	      InitialConditionSource  internal
	      InitialConditionForIntegrator 0
	      InitialConditionForFilter	0
	      ExternalReset	      none
	      IgnoreLimit	      off
	      ZeroCross		      on
	      LimitOutput	      off
	      UpperSaturationLimit    inf
	      LowerSaturationLimit    "-inf"
	      LinearizeAsGain	      off
	      AntiWindupMode	      none
	      Kb		      1
	      TrackingMode	      off
	      Kt		      1
	      RndMeth		      Floor
	      SaturateOnIntegerOverflow	off
	      LockScale		      off
	      PParamMin		      []
	      PParamMax		      []
	      PParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      IParamMin		      []
	      IParamMax		      []
	      IParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      DParamMin		      []
	      DParamMax		      []
	      DParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      NParamMin		      []
	      NParamMax		      []
	      NParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      KbParamMin	      []
	      KbParamMax	      []
	      KbParamDataTypeStr      "Inherit: Inherit via internal rule"
	      KtParamMin	      []
	      KtParamMax	      []
	      KtParamDataTypeStr      "Inherit: Inherit via internal rule"
	      POutMin		      []
	      POutMax		      []
	      POutDataTypeStr	      "Inherit: Inherit via internal rule"
	      PGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      PProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      IOutMin		      []
	      IOutMax		      []
	      IOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      IGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      IProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      DOutMin		      []
	      DOutMax		      []
	      DOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      DGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      DProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      NOutMin		      []
	      NOutMax		      []
	      NOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      NGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      NProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      KbOutMin		      []
	      KbOutMax		      []
	      KbOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      KtOutMin		      []
	      KtOutMax		      []
	      KtOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      IntegratorOutMin	      []
	      IntegratorOutMax	      []
	      IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
	      FilterOutMin	      []
	      FilterOutMax	      []
	      FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
	      SumOutMin		      []
	      SumOutMax		      []
	      SumOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SumI1OutMin	      []
	      SumI1OutMax	      []
	      SumI1OutDataTypeStr     "Inherit: Inherit via internal rule"
	      SumI2OutMin	      []
	      SumI2OutMax	      []
	      SumI2OutDataTypeStr     "Inherit: Inherit via internal rule"
	      SumI3OutMin	      []
	      SumI3OutMax	      []
	      SumI3OutDataTypeStr     "Inherit: Inherit via internal rule"
	      SumDOutMin	      []
	      SumDOutMax	      []
	      SumDOutDataTypeStr      "Inherit: Inherit via internal rule"
	      SumAccumDataTypeStr     "Inherit: Inherit via internal rule"
	      SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
	      SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
	      SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
	      SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
	      SaturationOutMin	      []
	      SaturationOutMax	      []
	      SaturationOutDataTypeStr "Inherit: Same as input"
	      IntegratorContinuousStateAttributes "''"
	      IntegratorStateMustResolveToSignalObject off
	      IntegratorRTWStateStorageClass Auto
	      FilterContinuousStateAttributes "''"
	      FilterStateMustResolveToSignalObject off
	      FilterRTWStateStorageClass Auto
	      DifferentiatorICPrevScaledInput 0
	      DifferentiatorOutMin    []
	      DifferentiatorOutMax    []
	      DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
	      InitialConditionSetting Auto
	      FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
	      FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
	      FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
	      FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
	      FilterDiffOutCoefMin    []
	      FilterDiffOutCoefMax    []
	      FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
	      SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
	      SumDenOutMin	      []
	      SumDenOutMax	      []
	      SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
	      SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
	      SumNumOutMin	      []
	      SumNumOutMax	      []
	      SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
	      ReciprocalOutMin	      []
	      ReciprocalOutMax	      []
	      ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
	      DivideOutMin	      []
	      DivideOutMax	      []
	      DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
	      TunerSelectOption	      "Transfer Function Based (PID Tuner App)"
	    }
	    Block {
	      BlockType		      DiscreteStateSpace
	      Name		      "cfblk7"
	      SID		      "239"
	      Position		      [990, 30, 1050, 90]
	      ZOrder		      5
	      SampleTime	      "-1"
	    }
	    Block {
	      BlockType		      DiscreteIntegrator
	      Name		      "cfblk8"
	      SID		      "240"
	      Ports		      [1, 1]
	      Position		      [1150, 30, 1210, 90]
	      ZOrder		      6
	      InitialConditionSetting "Auto"
	      SampleTime	      "-1"
	      ICPrevOutput	      "DiscIntNeverNeededParam"
	      ICPrevScaledInput	      "DiscIntNeverNeededParam"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cfblk2"
	      SID		      "234"
	      Position		      [190, 30, 250, 90]
	      ZOrder		      -3
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cfblk9"
	      SID		      "241"
	      Position		      [1310, 30, 1370, 90]
	      ZOrder		      7
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      ZOrder		      11
	      SrcBlock		      "cfblk1"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		ZOrder			2
		Points			[85, 0; 0, 35; 475, 0]
		DstBlock		"cfblk5"
		DstPort			1
	      }
	      Branch {
		ZOrder			12
		Points			[75, 0; 0, 35; 325, 0]
		DstBlock		"cfblk4"
		DstPort			2
	      }
	    }
	    Line {
	      ZOrder		      3
	      SrcBlock		      "cfblk8"
	      SrcPort		      1
	      Points		      [0, -35; -400, 0]
	      DstBlock		      "cfblk6"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      4
	      SrcBlock		      "cfblk6"
	      SrcPort		      1
	      Points		      [0, 45; -720, 0]
	      DstBlock		      "cfblk2"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      5
	      SrcBlock		      "cfblk4"
	      SrcPort		      1
	      Points		      [70, 0; 0, -45; 650, 0]
	      DstBlock		      "cfblk9"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      6
	      SrcBlock		      "cfblk5"
	      SrcPort		      1
	      Points		      [0, -35; -400, 0]
	      DstBlock		      "cfblk3"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      9
	      SrcBlock		      "cfblk3"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		ZOrder			7
		Points			[85, 0; 0, -35; 475, 0]
		DstBlock		"cfblk7"
		DstPort			1
	      }
	      Branch {
		ZOrder			10
		Points			[85, 0; 0, 35; 635, 0]
		DstBlock		"cfblk8"
		DstPort			1
	      }
	    }
	    Line {
	      ZOrder		      8
	      SrcBlock		      "cfblk7"
	      SrcPort		      1
	      Points		      [0, -35; -560, 0]
	      DstBlock		      "cfblk4"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk19"
	  SID			  "242"
	  Ports			  [1, 1]
	  Position		  [1310, 180, 1370, 240]
	  ZOrder		  17
	  InputPortMap		  "u0"
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk20"
	  SID			  "243"
	  Ports			  [1, 1]
	  Position		  [1470, 180, 1530, 240]
	  ZOrder		  18
	  InputPortMap		  "u0"
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk21"
	  SID			  "244"
	  Ports			  [1, 1]
	  Position		  [30, 330, 90, 390]
	  ZOrder		  19
	  InputPortMap		  "u0"
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk22"
	  SID			  "245"
	  Ports			  [1, 1]
	  Position		  [190, 330, 250, 390]
	  ZOrder		  20
	  InputPortMap		  "u0"
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk23"
	  SID			  "246"
	  Ports			  [1, 1]
	  Position		  [350, 330, 410, 390]
	  ZOrder		  21
	  InputPortMap		  "u0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cfblk3"
	  SID			  "205"
	  Ports			  [1, 1]
	  Position		  [350, 30, 410, 90]
	  ZOrder		  1
	  LibraryVersion	  "1.441"
	  SourceBlock		  "simulink/Discrete/Transfer Fcn\nFirst Order"
	  SourceType		  "First Order Transfer Fcn"
	  SourceProductName	  "Simulink"
	  SourceProductBaseCode	  "SL"
	  ContentPreviewEnabled	  off
	  PoleZ			  0.95
	  ICPrevOutput		  0.0
	  RndMeth		  Floor
	  DoSatur		  off
	}
	Block {
	  BlockType		  DiscreteFilter
	  Name			  "cfblk4"
	  SID			  "206"
	  Ports			  [1, 1]
	  Position		  [510, 30, 570, 90]
	  ZOrder		  2
	  InputPortMap		  "u0"
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk5"
	  SID			  "207"
	  Ports			  [2, 1]
	  Position		  [670, 30, 730, 90]
	  ZOrder		  3
	  InputPortMap		  "u0,p1"
	  DelayLengthSource	  "Input port"
	}
	Block {
	  BlockType		  DiscreteIntegrator
	  Name			  "cfblk6"
	  SID			  "208"
	  Ports			  [1, 1]
	  Position		  [830, 30, 890, 90]
	  ZOrder		  4
	  InitialConditionSetting "Auto"
	  SampleTime		  "-1"
	  ICPrevOutput		  "DiscIntNeverNeededParam"
	  ICPrevScaledInput	  "DiscIntNeverNeededParam"
	}
	Block {
	  BlockType		  DiscreteStateSpace
	  Name			  "cfblk7"
	  SID			  "209"
	  Position		  [990, 30, 1050, 90]
	  ZOrder		  5
	  SampleTime		  "-1"
	}
	Block {
	  BlockType		  DiscreteTransferFcn
	  Name			  "cfblk8"
	  SID			  "210"
	  Ports			  [1, 1]
	  Position		  [1150, 30, 1210, 90]
	  ZOrder		  6
	  InputPortMap		  "u0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cfblk9"
	  SID			  "211"
	  Ports			  [1, 1]
	  Position		  [1310, 30, 1370, 90]
	  ZOrder		  7
	  LibraryVersion	  "1.441"
	  SourceBlock		  "simulink/Discrete/Transfer Fcn\nFirst Order"
	  SourceType		  "First Order Transfer Fcn"
	  SourceProductName	  "Simulink"
	  SourceProductBaseCode	  "SL"
	  ContentPreviewEnabled	  off
	  PoleZ			  0.95
	  ICPrevOutput		  0.0
	  RndMeth		  Floor
	  DoSatur		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk2"
	  SID			  "204"
	  Position		  [190, 30, 250, 90]
	  ZOrder		  -3
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk14"
	  SID			  "216"
	  Position		  [510, 180, 570, 240]
	  ZOrder		  12
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk15"
	  SID			  "217"
	  Position		  [670, 180, 730, 240]
	  ZOrder		  13
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk16"
	  SID			  "218"
	  Position		  [830, 180, 890, 240]
	  ZOrder		  14
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Line {
	  ZOrder		  2
	  SrcBlock		  "cfblk6"
	  SrcPort		  1
	  Points		  [0, 115; -400, 0]
	  DstBlock		  "cfblk14"
	  DstPort		  1
	}
	Line {
	  ZOrder		  17
	  SrcBlock		  "cfblk9"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    3
	    Points		    [0, -35; -240, 0]
	    DstBlock		    "cfblk8"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    18
	    Points		    [0, 110; -405, 0; 0, 50]
	    DstBlock		    "cfblk17"
	    DstPort		    3
	  }
	}
	Line {
	  ZOrder		  4
	  SrcBlock		  "cfblk13"
	  SrcPort		  1
	  Points		  [0, -115; -80, 0]
	  DstBlock		  "cfblk3"
	  DstPort		  1
	}
	Line {
	  ZOrder		  5
	  SrcBlock		  "cfblk3"
	  SrcPort		  1
	  Points		  [0, -50; -250, 0; 0, 50]
	  DstBlock		  "cfblk2"
	  DstPort		  1
	}
	Line {
	  ZOrder		  21
	  SrcBlock		  "cfblk4"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    7
	    Points		    [85, 0; 0, -35; 635, 0]
	    DstBlock		    "cfblk9"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    22
	    Points		    [40, 0; 0, 15]
	    DstBlock		    "cfblk5"
	    DstPort		    2
	  }
	}
	Line {
	  ZOrder		  8
	  SrcBlock		  "cfblk17"
	  SrcPort		  1
	  Points		  [5, 0; 0, 50; -405, 0]
	  DstBlock		  "cfblk15"
	  DstPort		  1
	}
	Line {
	  ZOrder		  9
	  SrcBlock		  "cfblk1"
	  SrcPort		  1
	  Points		  [40, 0; 0, 150]
	  DstBlock		  "cfblk12"
	  DstPort		  1
	}
	Line {
	  ZOrder		  38
	  SrcBlock		  "cfblk10"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    37
	    Points		    [0, 115; -80, 0]
	    DstBlock		    "cfblk20"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    39
	    Points		    [0, 115; -315, 0; 0, 150; -1205, 0]
	    DstBlock		    "cfblk21"
	    DstPort		    1
	  }
	}
	Line {
	  ZOrder		  23
	  SrcBlock		  "cfblk5"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    13
	    Points		    [0, 105; -315, 0; 0, 80; -405, 0]
	    DstBlock		    "cfblk11"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    24
	    Points		    [75, 0; 0, -35; 645, 0]
	    DstBlock		    "cfblk10"
	    DstPort		    1
	  }
	}
	Line {
	  ZOrder		  19
	  SrcBlock		  "cfblk17"
	  SrcPort		  2
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    14
	    Points		    [5, 0; 0, -135; -245, 0]
	    DstBlock		    "cfblk6"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    20
	    Points		    [0, 20; -240, 0]
	    DstBlock		    "cfblk16"
	    DstPort		    1
	  }
	}
	Line {
	  ZOrder		  15
	  SrcBlock		  "cfblk18"
	  SrcPort		  1
	  Points		  [0, -25; -245, 0; 0, 35]
	  DstBlock		  "cfblk17"
	  DstPort		  2
	}
	Line {
	  ZOrder		  27
	  SrcBlock		  "cfblk18"
	  SrcPort		  2
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    16
	    Points		    [5, 0; 0, -130; -245, 0]
	    DstBlock		    "cfblk7"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    28
	    Points		    [240, 0]
	    DstBlock		    "cfblk10"
	    DstPort		    2
	  }
	}
	Line {
	  ZOrder		  29
	  SrcBlock		  "cfblk12"
	  SrcPort		  1
	  Points		  [90, 0; 0, -28]
	  DstBlock		  "cfblk17"
	  DstPort		  ifaction
	}
	Line {
	  ZOrder		  30
	  SrcBlock		  "cfblk12"
	  SrcPort		  2
	  Points		  [90, 0; 0, -60]
	  DstBlock		  "cfblk18"
	  DstPort		  ifaction
	}
	Line {
	  ZOrder		  31
	  SrcBlock		  "cfblk7"
	  SrcPort		  1
	  Points		  [75, 0; 0, 100; 165, 0]
	  DstBlock		  "cfblk19"
	  DstPort		  1
	}
	Line {
	  ZOrder		  32
	  SrcBlock		  "cfblk19"
	  SrcPort		  1
	  Points		  [0, -50; -400, 0]
	  DstBlock		  "cfblk17"
	  DstPort		  1
	}
	Line {
	  ZOrder		  36
	  SrcBlock		  "cfblk20"
	  SrcPort		  1
	  Points		  [0, 35; -400, 0]
	  DstBlock		  "cfblk18"
	  DstPort		  1
	}
	Line {
	  ZOrder		  40
	  SrcBlock		  "cfblk21"
	  SrcPort		  1
	  Points		  [880, 0]
	  DstBlock		  "cfblk17"
	  DstPort		  4
	}
	Line {
	  ZOrder		  41
	  SrcBlock		  "cfblk8"
	  SrcPort		  1
	  Points		  [0, 100; -955, 0; 0, 165; -85, 0]
	  DstBlock		  "cfblk22"
	  DstPort		  1
	}
	Line {
	  ZOrder		  42
	  SrcBlock		  "cfblk22"
	  SrcPort		  1
	  Points		  [235, 0; 0, -300]
	  DstBlock		  "cfblk4"
	  DstPort		  1
	}
	Line {
	  ZOrder		  43
	  SrcBlock		  "cfblk11"
	  SrcPort		  1
	  Points		  [75, 0; 0, 115; 165, 0]
	  DstBlock		  "cfblk23"
	  DstPort		  1
	}
	Line {
	  ZOrder		  44
	  SrcBlock		  "cfblk23"
	  SrcPort		  1
	  Points		  [235, 0; 0, -315]
	  DstBlock		  "cfblk5"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "cfblk46"
      SID		      "247"
      Ports		      [1, 2, 0, 0, 0, 0, 0, 1]
      Position		      [830, 630, 890, 690]
      ZOrder		      46
      TreatAsAtomicUnit	      on
      RequestExecContextInheritance off
      System {
	Name			"cfblk46"
	Location		[342, 471, 840, 771]
	Open			off
	PortBlocksUseCompactNotation off
	SetDomainSpec		off
	DomainSpecType		"Deduce"
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "cfblk1"
	  SID			  "248"
	  Position		  [30, 30, 90, 90]
	  ZOrder		  -1
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  ActionPort
	  Name			  "Action Port"
	  SID			  "249"
	  Position		  [170, 15, 229, 43]
	  ZOrder		  -2
	  ActionType		  "else"
	}
	Block {
	  BlockType		  UnitDelay
	  Name			  "cfblk10"
	  SID			  "258"
	  Position		  [1470, 30, 1530, 90]
	  ZOrder		  10
	  InputProcessing	  "Elements as channels (sample based)"
	  SampleTime		  "-1"
	}
	Block {
	  BlockType		  DiscreteFir
	  Name			  "cfblk11"
	  SID			  "259"
	  Ports			  [1, 1]
	  Position		  [30, 180, 90, 240]
	  ZOrder		  11
	  InputPortMap		  "u0"
	  OutputPortMap		  "o0"
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk12"
	  SID			  "260"
	  Ports			  [2, 1]
	  Position		  [190, 180, 250, 240]
	  ZOrder		  12
	  InputPortMap		  "u0,p1"
	  DelayLengthSource	  "Input port"
	}
	Block {
	  BlockType		  DiscreteFilter
	  Name			  "cfblk13"
	  SID			  "261"
	  Ports			  [1, 1]
	  Position		  [350, 180, 410, 240]
	  ZOrder		  13
	  InputPortMap		  "u0"
	}
	Block {
	  BlockType		  UnitDelay
	  Name			  "cfblk14"
	  SID			  "262"
	  Position		  [510, 180, 570, 240]
	  ZOrder		  14
	  InputProcessing	  "Elements as channels (sample based)"
	  SampleTime		  "-1"
	}
	Block {
	  BlockType		  If
	  Name			  "cfblk15"
	  SID			  "263"
	  Ports			  [1, 2]
	  Position		  [670, 180, 730, 240]
	  ZOrder		  15
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "cfblk17"
	  SID			  "265"
	  Ports			  [1, 3, 0, 0, 0, 0, 0, 1]
	  Position		  [990, 180, 1050, 240]
	  ZOrder		  17
	  TreatAsAtomicUnit	  on
	  RequestExecContextInheritance	off
	  System {
	    Name		    "cfblk17"
	    Location		    [342, 471, 840, 771]
	    Open		    off
	    PortBlocksUseCompactNotation off
	    SetDomainSpec	    off
	    DomainSpecType	    "Deduce"
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "cfblk1"
	      SID		      "266"
	      Position		      [30, 30, 90, 90]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      ActionPort
	      Name		      "Action Port"
	      SID		      "267"
	      Position		      [170, 15, 229, 43]
	      ZOrder		      -2
	      ActionType	      "then"
	    }
	    Block {
	      BlockType		      Delay
	      Name		      "cfblk10"
	      SID		      "276"
	      Ports		      [2, 1]
	      Position		      [1470, 30, 1530, 90]
	      ZOrder		      8
	      InputPortMap	      "u0,e6"
	      ShowEnablePort	      on
	    }
	    Block {
	      BlockType		      UnitDelay
	      Name		      "cfblk11"
	      SID		      "277"
	      Position		      [30, 180, 90, 240]
	      ZOrder		      9
	      InputProcessing	      "Elements as channels (sample based)"
	      SampleTime	      "-1"
	    }
	    Block {
	      BlockType		      DiscreteFir
	      Name		      "cfblk12"
	      SID		      "278"
	      Ports		      [1, 1]
	      Position		      [190, 180, 250, 240]
	      ZOrder		      10
	      InputPortMap	      "u0"
	      OutputPortMap	      "o0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cfblk13"
	      SID		      "279"
	      Ports		      [1, 1]
	      Position		      [350, 180, 410, 240]
	      ZOrder		      11
	      LibraryVersion	      "1.441"
	      SourceBlock	      "simulink/Continuous/PID Controller"
	      SourceType	      "PID 1dof"
	      SourceProductName	      "Simulink"
	      SourceProductBaseCode   "SL"
	      ContentPreviewEnabled   off
	      Controller	      PID
	      TimeDomain	      "Discrete-time"
	      SampleTime	      -1
	      IntegratorMethod	      "Forward Euler"
	      FilterMethod	      "Forward Euler"
	      Form		      Parallel
	      UseFilter		      on
	      ControllerParametersSource internal
	      P			      1
	      I			      1
	      D			      0
	      N			      100
	      InitialConditionSource  internal
	      InitialConditionForIntegrator 0
	      InitialConditionForFilter	0
	      ExternalReset	      none
	      IgnoreLimit	      off
	      ZeroCross		      on
	      LimitOutput	      off
	      UpperSaturationLimit    inf
	      LowerSaturationLimit    "-inf"
	      LinearizeAsGain	      off
	      AntiWindupMode	      none
	      Kb		      1
	      TrackingMode	      off
	      Kt		      1
	      RndMeth		      Floor
	      SaturateOnIntegerOverflow	off
	      LockScale		      off
	      PParamMin		      []
	      PParamMax		      []
	      PParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      IParamMin		      []
	      IParamMax		      []
	      IParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      DParamMin		      []
	      DParamMax		      []
	      DParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      NParamMin		      []
	      NParamMax		      []
	      NParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      KbParamMin	      []
	      KbParamMax	      []
	      KbParamDataTypeStr      "Inherit: Inherit via internal rule"
	      KtParamMin	      []
	      KtParamMax	      []
	      KtParamDataTypeStr      "Inherit: Inherit via internal rule"
	      POutMin		      []
	      POutMax		      []
	      POutDataTypeStr	      "Inherit: Inherit via internal rule"
	      PGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      PProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      IOutMin		      []
	      IOutMax		      []
	      IOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      IGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      IProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      DOutMin		      []
	      DOutMax		      []
	      DOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      DGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      DProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      NOutMin		      []
	      NOutMax		      []
	      NOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      NGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      NProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      KbOutMin		      []
	      KbOutMax		      []
	      KbOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      KtOutMin		      []
	      KtOutMax		      []
	      KtOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      IntegratorOutMin	      []
	      IntegratorOutMax	      []
	      IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
	      FilterOutMin	      []
	      FilterOutMax	      []
	      FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
	      SumOutMin		      []
	      SumOutMax		      []
	      SumOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SumI1OutMin	      []
	      SumI1OutMax	      []
	      SumI1OutDataTypeStr     "Inherit: Inherit via internal rule"
	      SumI2OutMin	      []
	      SumI2OutMax	      []
	      SumI2OutDataTypeStr     "Inherit: Inherit via internal rule"
	      SumI3OutMin	      []
	      SumI3OutMax	      []
	      SumI3OutDataTypeStr     "Inherit: Inherit via internal rule"
	      SumDOutMin	      []
	      SumDOutMax	      []
	      SumDOutDataTypeStr      "Inherit: Inherit via internal rule"
	      SumAccumDataTypeStr     "Inherit: Inherit via internal rule"
	      SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
	      SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
	      SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
	      SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
	      SaturationOutMin	      []
	      SaturationOutMax	      []
	      SaturationOutDataTypeStr "Inherit: Same as input"
	      IntegratorContinuousStateAttributes "''"
	      IntegratorStateMustResolveToSignalObject off
	      IntegratorRTWStateStorageClass Auto
	      FilterContinuousStateAttributes "''"
	      FilterStateMustResolveToSignalObject off
	      FilterRTWStateStorageClass Auto
	      DifferentiatorICPrevScaledInput 0
	      DifferentiatorOutMin    []
	      DifferentiatorOutMax    []
	      DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
	      InitialConditionSetting Auto
	      FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
	      FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
	      FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
	      FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
	      FilterDiffOutCoefMin    []
	      FilterDiffOutCoefMax    []
	      FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
	      SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
	      SumDenOutMin	      []
	      SumDenOutMax	      []
	      SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
	      SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
	      SumNumOutMin	      []
	      SumNumOutMax	      []
	      SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
	      ReciprocalOutMin	      []
	      ReciprocalOutMax	      []
	      ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
	      DivideOutMin	      []
	      DivideOutMax	      []
	      DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
	      TunerSelectOption	      "Transfer Function Based (PID Tuner App)"
	    }
	    Block {
	      BlockType		      DiscreteFilter
	      Name		      "cfblk14"
	      SID		      "280"
	      Ports		      [1, 1]
	      Position		      [510, 180, 570, 240]
	      ZOrder		      12
	      InputPortMap	      "u0"
	    }
	    Block {
	      BlockType		      Delay
	      Name		      "cfblk17"
	      SID		      "283"
	      Ports		      [1, 1]
	      Position		      [990, 180, 1050, 240]
	      ZOrder		      15
	      InputPortMap	      "u0"
	    }
	    Block {
	      BlockType		      Delay
	      Name		      "cfblk18"
	      SID		      "284"
	      Ports		      [1, 1]
	      Position		      [1150, 180, 1210, 240]
	      ZOrder		      16
	      InputPortMap	      "u0"
	    }
	    Block {
	      BlockType		      Delay
	      Name		      "cfblk19"
	      SID		      "285"
	      Ports		      [1, 1]
	      Position		      [1310, 180, 1370, 240]
	      ZOrder		      17
	      InputPortMap	      "u0"
	    }
	    Block {
	      BlockType		      Delay
	      Name		      "cfblk20"
	      SID		      "286"
	      Ports		      [1, 1]
	      Position		      [1470, 180, 1530, 240]
	      ZOrder		      18
	      InputPortMap	      "u0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cfblk3"
	      SID		      "269"
	      Ports		      [1, 1]
	      Position		      [350, 30, 410, 90]
	      ZOrder		      1
	      LibraryVersion	      "1.441"
	      SourceBlock	      "simulink/Continuous/PID Controller"
	      SourceType	      "PID 1dof"
	      SourceProductName	      "Simulink"
	      SourceProductBaseCode   "SL"
	      ContentPreviewEnabled   off
	      Controller	      PID
	      TimeDomain	      "Discrete-time"
	      SampleTime	      -1
	      IntegratorMethod	      "Forward Euler"
	      FilterMethod	      "Forward Euler"
	      Form		      Parallel
	      UseFilter		      on
	      ControllerParametersSource internal
	      P			      1
	      I			      1
	      D			      0
	      N			      100
	      InitialConditionSource  internal
	      InitialConditionForIntegrator 0
	      InitialConditionForFilter	0
	      ExternalReset	      none
	      IgnoreLimit	      off
	      ZeroCross		      on
	      LimitOutput	      off
	      UpperSaturationLimit    inf
	      LowerSaturationLimit    "-inf"
	      LinearizeAsGain	      off
	      AntiWindupMode	      none
	      Kb		      1
	      TrackingMode	      off
	      Kt		      1
	      RndMeth		      Floor
	      SaturateOnIntegerOverflow	off
	      LockScale		      off
	      PParamMin		      []
	      PParamMax		      []
	      PParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      IParamMin		      []
	      IParamMax		      []
	      IParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      DParamMin		      []
	      DParamMax		      []
	      DParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      NParamMin		      []
	      NParamMax		      []
	      NParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      KbParamMin	      []
	      KbParamMax	      []
	      KbParamDataTypeStr      "Inherit: Inherit via internal rule"
	      KtParamMin	      []
	      KtParamMax	      []
	      KtParamDataTypeStr      "Inherit: Inherit via internal rule"
	      POutMin		      []
	      POutMax		      []
	      POutDataTypeStr	      "Inherit: Inherit via internal rule"
	      PGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      PProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      IOutMin		      []
	      IOutMax		      []
	      IOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      IGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      IProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      DOutMin		      []
	      DOutMax		      []
	      DOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      DGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      DProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      NOutMin		      []
	      NOutMax		      []
	      NOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      NGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      NProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      KbOutMin		      []
	      KbOutMax		      []
	      KbOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      KtOutMin		      []
	      KtOutMax		      []
	      KtOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      IntegratorOutMin	      []
	      IntegratorOutMax	      []
	      IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
	      FilterOutMin	      []
	      FilterOutMax	      []
	      FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
	      SumOutMin		      []
	      SumOutMax		      []
	      SumOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SumI1OutMin	      []
	      SumI1OutMax	      []
	      SumI1OutDataTypeStr     "Inherit: Inherit via internal rule"
	      SumI2OutMin	      []
	      SumI2OutMax	      []
	      SumI2OutDataTypeStr     "Inherit: Inherit via internal rule"
	      SumI3OutMin	      []
	      SumI3OutMax	      []
	      SumI3OutDataTypeStr     "Inherit: Inherit via internal rule"
	      SumDOutMin	      []
	      SumDOutMax	      []
	      SumDOutDataTypeStr      "Inherit: Inherit via internal rule"
	      SumAccumDataTypeStr     "Inherit: Inherit via internal rule"
	      SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
	      SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
	      SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
	      SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
	      SaturationOutMin	      []
	      SaturationOutMax	      []
	      SaturationOutDataTypeStr "Inherit: Same as input"
	      IntegratorContinuousStateAttributes "''"
	      IntegratorStateMustResolveToSignalObject off
	      IntegratorRTWStateStorageClass Auto
	      FilterContinuousStateAttributes "''"
	      FilterStateMustResolveToSignalObject off
	      FilterRTWStateStorageClass Auto
	      DifferentiatorICPrevScaledInput 0
	      DifferentiatorOutMin    []
	      DifferentiatorOutMax    []
	      DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
	      InitialConditionSetting Auto
	      FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
	      FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
	      FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
	      FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
	      FilterDiffOutCoefMin    []
	      FilterDiffOutCoefMax    []
	      FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
	      SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
	      SumDenOutMin	      []
	      SumDenOutMax	      []
	      SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
	      SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
	      SumNumOutMin	      []
	      SumNumOutMax	      []
	      SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
	      ReciprocalOutMin	      []
	      ReciprocalOutMax	      []
	      ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
	      DivideOutMin	      []
	      DivideOutMax	      []
	      DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
	      TunerSelectOption	      "Transfer Function Based (PID Tuner App)"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cfblk4"
	      SID		      "270"
	      Ports		      [1, 1]
	      Position		      [510, 30, 570, 90]
	      ZOrder		      2
	      LibraryVersion	      "1.441"
	      SourceBlock	      "simulink/Discrete/Difference"
	      SourceType	      "Difference"
	      SourceProductName	      "Simulink"
	      SourceProductBaseCode   "SL"
	      ContentPreviewEnabled   off
	      ICPrevInput	      0.0
	      InputProcessing	      "Elements as channels (sample based)"
	      OutMin		      []
	      OutMax		      []
	      OutDataTypeStr	      "Inherit: Inherit via back propagation"
	      OutputDataTypeScalingMode	"Inherit via back propagation"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^-10"
	      LockScale		      off
	      RndMeth		      Floor
	      DoSatur		      off
	    }
	    Block {
	      BlockType		      DiscreteTransferFcn
	      Name		      "cfblk5"
	      SID		      "271"
	      Ports		      [1, 1]
	      Position		      [670, 30, 730, 90]
	      ZOrder		      3
	      InputPortMap	      "u0"
	    }
	    Block {
	      BlockType		      DiscreteIntegrator
	      Name		      "cfblk6"
	      SID		      "272"
	      Ports		      [1, 1]
	      Position		      [830, 30, 890, 90]
	      ZOrder		      4
	      InitialConditionSetting "Auto"
	      SampleTime	      "-1"
	      ICPrevOutput	      "DiscIntNeverNeededParam"
	      ICPrevScaledInput	      "DiscIntNeverNeededParam"
	    }
	    Block {
	      BlockType		      Delay
	      Name		      "cfblk7"
	      SID		      "273"
	      Ports		      [2, 1]
	      Position		      [990, 30, 1050, 90]
	      ZOrder		      5
	      InputPortMap	      "u0,e6"
	      ShowEnablePort	      on
	    }
	    Block {
	      BlockType		      DiscreteZeroPole
	      Name		      "cfblk8"
	      SID		      "274"
	      Position		      [1150, 30, 1210, 90]
	      ZOrder		      6
	      Poles		      "[0 0.5]"
	      Gain		      "1"
	      SampleTime	      "-1"
	    }
	    Block {
	      BlockType		      UnitDelay
	      Name		      "cfblk9"
	      SID		      "275"
	      Position		      [1310, 30, 1370, 90]
	      ZOrder		      7
	      InputProcessing	      "Elements as channels (sample based)"
	      SampleTime	      "-1"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cfblk2"
	      SID		      "268"
	      Position		      [190, 30, 250, 90]
	      ZOrder		      -3
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cfblk15"
	      SID		      "281"
	      Position		      [670, 180, 730, 240]
	      ZOrder		      13
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cfblk16"
	      SID		      "282"
	      Position		      [830, 180, 890, 240]
	      ZOrder		      14
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      ZOrder		      2
	      SrcBlock		      "cfblk14"
	      SrcPort		      1
	      Points		      [0, -35; -560, 0]
	      DstBlock		      "cfblk11"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      17
	      SrcBlock		      "cfblk7"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		ZOrder			3
		Points			[85, 0; 0, -35; 155, 0]
		DstBlock		"cfblk9"
		DstPort			1
	      }
	      Branch {
		ZOrder			18
		DstBlock		"cfblk8"
		DstPort			1
	      }
	    }
	    Line {
	      ZOrder		      4
	      SrcBlock		      "cfblk10"
	      SrcPort		      1
	      Points		      [0, 185; -1360, 0]
	      DstBlock		      "cfblk12"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      5
	      SrcBlock		      "cfblk4"
	      SrcPort		      1
	      Points		      [85, 0; 0, -35; 155, 0]
	      DstBlock		      "cfblk6"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      6
	      SrcBlock		      "cfblk11"
	      SrcPort		      1
	      Points		      [75, 0; 0, -35; 485, 0]
	      DstBlock		      "cfblk15"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      15
	      SrcBlock		      "cfblk12"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		ZOrder			19
		Points			[75, 0; 0, -115; 165, 0]
		DstBlock		"cfblk4"
		DstPort			1
	      }
	      Branch {
		ZOrder			26
		Points			[75, 0; 0, -35; 965, 0]
		DstBlock		"cfblk19"
		DstPort			1
	      }
	      Branch {
		ZOrder			28
		Points			[75, 0; 0, -35; 1125, 0]
		DstBlock		"cfblk20"
		DstPort			1
	      }
	    }
	    Line {
	      ZOrder		      10
	      SrcBlock		      "cfblk5"
	      SrcPort		      1
	      Points		      [0, 35; -560, 0]
	      DstBlock		      "cfblk2"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      11
	      SrcBlock		      "cfblk6"
	      SrcPort		      1
	      Points		      [0, 115; -560, 0]
	      DstBlock		      "cfblk13"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      12
	      SrcBlock		      "cfblk13"
	      SrcPort		      1
	      DstBlock		      "cfblk14"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      20
	      SrcBlock		      "cfblk3"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		ZOrder			13
		Points			[85, 0; 0, -35; 155, 0]
		DstBlock		"cfblk5"
		DstPort			1
	      }
	      Branch {
		ZOrder			21
		Points			[75, 0; 0, 35; 485, 0]
		DstBlock		"cfblk7"
		DstPort			2
	      }
	    }
	    Line {
	      ZOrder		      14
	      SrcBlock		      "cfblk1"
	      SrcPort		      1
	      Points		      [75, 0; 0, 115; 645, 0]
	      DstBlock		      "cfblk16"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      22
	      SrcBlock		      "cfblk9"
	      SrcPort		      1
	      Points		      [0, 115; -400, 0]
	      DstBlock		      "cfblk17"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      23
	      SrcBlock		      "cfblk17"
	      SrcPort		      1
	      Points		      [0, -115; -720, 0]
	      DstBlock		      "cfblk3"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      24
	      SrcBlock		      "cfblk8"
	      SrcPort		      1
	      Points		      [0, 115; -80, 0]
	      DstBlock		      "cfblk18"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      25
	      SrcBlock		      "cfblk18"
	      SrcPort		      1
	      Points		      [0, -115; -245, 0; 0, -50]
	      DstBlock		      "cfblk7"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      27
	      SrcBlock		      "cfblk19"
	      SrcPort		      1
	      Points		      [75, 0; 0, -165]
	      DstBlock		      "cfblk10"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      29
	      SrcBlock		      "cfblk20"
	      SrcPort		      1
	      Points		      [0, -115; -80, 0]
	      DstBlock		      "cfblk10"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "cfblk18"
	  SID			  "287"
	  Ports			  [1, 3, 0, 0, 0, 0, 0, 1]
	  Position		  [1150, 180, 1210, 240]
	  ZOrder		  18
	  TreatAsAtomicUnit	  on
	  RequestExecContextInheritance	off
	  System {
	    Name		    "cfblk18"
	    Location		    [342, 471, 840, 771]
	    Open		    off
	    PortBlocksUseCompactNotation off
	    SetDomainSpec	    off
	    DomainSpecType	    "Deduce"
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "cfblk1"
	      SID		      "288"
	      Position		      [30, 30, 90, 90]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      ActionPort
	      Name		      "Action Port"
	      SID		      "289"
	      Position		      [170, 15, 229, 43]
	      ZOrder		      -2
	      ActionType	      "else"
	    }
	    Block {
	      BlockType		      Delay
	      Name		      "cfblk10"
	      SID		      "298"
	      Ports		      [1, 1]
	      Position		      [1470, 30, 1530, 90]
	      ZOrder		      8
	      InputPortMap	      "u0"
	    }
	    Block {
	      BlockType		      DiscreteFir
	      Name		      "cfblk3"
	      SID		      "291"
	      Ports		      [1, 1]
	      Position		      [350, 30, 410, 90]
	      ZOrder		      1
	      InputPortMap	      "u0"
	      OutputPortMap	      "o0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cfblk4"
	      SID		      "292"
	      Ports		      [1, 1]
	      Position		      [510, 30, 570, 90]
	      ZOrder		      2
	      LibraryVersion	      "1.441"
	      SourceBlock	      "simulink/Discrete/Difference"
	      SourceType	      "Difference"
	      SourceProductName	      "Simulink"
	      SourceProductBaseCode   "SL"
	      ContentPreviewEnabled   off
	      ICPrevInput	      0.0
	      InputProcessing	      "Elements as channels (sample based)"
	      OutMin		      []
	      OutMax		      []
	      OutDataTypeStr	      "Inherit: Inherit via back propagation"
	      OutputDataTypeScalingMode	"Inherit via back propagation"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^-10"
	      LockScale		      off
	      RndMeth		      Floor
	      DoSatur		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cfblk5"
	      SID		      "293"
	      Ports		      [1, 1]
	      Position		      [670, 30, 730, 90]
	      ZOrder		      3
	      LibraryVersion	      "1.441"
	      SourceBlock	      "simulink/Discrete/Difference"
	      SourceType	      "Difference"
	      SourceProductName	      "Simulink"
	      SourceProductBaseCode   "SL"
	      ContentPreviewEnabled   off
	      ICPrevInput	      0.0
	      InputProcessing	      "Elements as channels (sample based)"
	      OutMin		      []
	      OutMax		      []
	      OutDataTypeStr	      "Inherit: Inherit via back propagation"
	      OutputDataTypeScalingMode	"Inherit via back propagation"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^-10"
	      LockScale		      off
	      RndMeth		      Floor
	      DoSatur		      off
	    }
	    Block {
	      BlockType		      DiscreteZeroPole
	      Name		      "cfblk6"
	      SID		      "294"
	      Position		      [830, 30, 890, 90]
	      ZOrder		      4
	      Poles		      "[0 0.5]"
	      Gain		      "1"
	      SampleTime	      "-1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cfblk7"
	      SID		      "295"
	      Ports		      [1, 1]
	      Position		      [990, 30, 1050, 90]
	      ZOrder		      5
	      LibraryVersion	      "1.441"
	      SourceBlock	      "simulink/Discrete/Tapped Delay"
	      SourceType	      "Tapped Delay Line"
	      SourceProductName	      "Simulink"
	      SourceProductBaseCode   "SL"
	      MultiThreadCoSim	      auto
	      vinit		      0.0
	      samptime		      -1
	      NumDelays		      1
	      DelayOrder	      Oldest
	      includeCurrent	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cfblk2"
	      SID		      "290"
	      Position		      [190, 30, 250, 90]
	      ZOrder		      -3
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cfblk8"
	      SID		      "296"
	      Position		      [1150, 30, 1210, 90]
	      ZOrder		      6
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cfblk9"
	      SID		      "297"
	      Position		      [1310, 30, 1370, 90]
	      ZOrder		      7
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      ZOrder		      2
	      SrcBlock		      "cfblk1"
	      SrcPort		      1
	      Points		      [85, 0; 0, 35; 155, 0]
	      DstBlock		      "cfblk3"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      3
	      SrcBlock		      "cfblk5"
	      SrcPort		      1
	      Points		      [85, 0; 0, -35; 155, 0]
	      DstBlock		      "cfblk7"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      8
	      SrcBlock		      "cfblk6"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		ZOrder			4
		Points			[70, 0; 0, 35; 330, 0]
		DstBlock		"cfblk9"
		DstPort			1
	      }
	      Branch {
		ZOrder			9
		Points			[0, 35; -720, 0]
		DstBlock		"cfblk2"
		DstPort			1
	      }
	    }
	    Line {
	      ZOrder		      13
	      SrcBlock		      "cfblk7"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		ZOrder			12
		Points			[0, -45; -560, 0]
		DstBlock		"cfblk4"
		DstPort			1
	      }
	      Branch {
		ZOrder			14
		Points			[75, 0; 0, -35; 325, 0]
		DstBlock		"cfblk10"
		DstPort			1
	      }
	    }
	    Line {
	      ZOrder		      6
	      SrcBlock		      "cfblk4"
	      SrcPort		      1
	      Points		      [85, 0; 0, -35; 475, 0]
	      DstBlock		      "cfblk8"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      7
	      SrcBlock		      "cfblk3"
	      SrcPort		      1
	      Points		      [70, 0; 0, 35; 330, 0]
	      DstBlock		      "cfblk6"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      15
	      SrcBlock		      "cfblk10"
	      SrcPort		      1
	      Points		      [0, -35; -880, 0]
	      DstBlock		      "cfblk5"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk19"
	  SID			  "299"
	  Ports			  [1, 1]
	  Position		  [1310, 180, 1370, 240]
	  ZOrder		  19
	  InputPortMap		  "u0"
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "cfblk20"
	  SID			  "506"
	  Position		  [1470, 180, 1530, 240]
	  ZOrder		  20
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "cfblk21"
	  SID			  "507"
	  Position		  [30, 330, 90, 390]
	  ZOrder		  21
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  DiscreteFir
	  Name			  "cfblk3"
	  SID			  "251"
	  Ports			  [1, 1]
	  Position		  [350, 30, 410, 90]
	  ZOrder		  1
	  InputPortMap		  "u0"
	  OutputPortMap		  "o0"
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk4"
	  SID			  "252"
	  Ports			  [2, 1]
	  Position		  [510, 30, 570, 90]
	  ZOrder		  4
	  InputPortMap		  "u0,e6"
	  ShowEnablePort	  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "cfblk5"
	  SID			  "253"
	  Ports			  [1, 1]
	  Position		  [670, 30, 730, 90]
	  ZOrder		  5
	  LibraryVersion	  "1.441"
	  SourceBlock		  "simulink/Discrete/Transfer Fcn\nLead or Lag"
	  SourceType		  "Lead or Lag Compensator"
	  SourceProductName	  "Simulink"
	  SourceProductBaseCode	  "SL"
	  ContentPreviewEnabled	  off
	  PoleZ			  0.95
	  ZeroZ			  0.75
	  ICPrevOutput		  0.0
	  ICPrevInput		  0.0
	  RndMeth		  Floor
	  DoSatur		  off
	}
	Block {
	  BlockType		  DiscreteFilter
	  Name			  "cfblk6"
	  SID			  "254"
	  Ports			  [1, 1]
	  Position		  [830, 30, 890, 90]
	  ZOrder		  6
	  InputPortMap		  "u0"
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk7"
	  SID			  "255"
	  Ports			  [1, 1]
	  Position		  [990, 30, 1050, 90]
	  ZOrder		  7
	  InputPortMap		  "u0"
	}
	Block {
	  BlockType		  DiscreteFir
	  Name			  "cfblk8"
	  SID			  "256"
	  Ports			  [1, 1]
	  Position		  [1150, 30, 1210, 90]
	  ZOrder		  8
	  InputPortMap		  "u0"
	  OutputPortMap		  "o0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cfblk9"
	  SID			  "257"
	  Ports			  [1, 1]
	  Position		  [1310, 30, 1370, 90]
	  ZOrder		  9
	  LibraryVersion	  "1.441"
	  SourceBlock		  "simulink/Discrete/Tapped Delay"
	  SourceType		  "Tapped Delay Line"
	  SourceProductName	  "Simulink"
	  SourceProductBaseCode	  "SL"
	  MultiThreadCoSim	  auto
	  vinit			  0.0
	  samptime		  -1
	  NumDelays		  1
	  DelayOrder		  Oldest
	  includeCurrent	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk2"
	  SID			  "250"
	  Position		  [190, 30, 250, 90]
	  ZOrder		  -3
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk16"
	  SID			  "264"
	  Position		  [830, 180, 890, 240]
	  ZOrder		  16
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Line {
	  ZOrder		  2
	  SrcBlock		  "cfblk5"
	  SrcPort		  1
	  Points		  [0, 115; -240, 0]
	  DstBlock		  "cfblk14"
	  DstPort		  1
	}
	Line {
	  ZOrder		  3
	  SrcBlock		  "cfblk17"
	  SrcPort		  1
	  Points		  [90, 0; 0, -95; 150, 0]
	  DstBlock		  "cfblk9"
	  DstPort		  1
	}
	Line {
	  ZOrder		  4
	  SrcBlock		  "cfblk1"
	  SrcPort		  1
	  Points		  [85, 0; 0, 185; 955, 0]
	  DstBlock		  "cfblk18"
	  DstPort		  1
	}
	Line {
	  ZOrder		  5
	  SrcBlock		  "cfblk3"
	  SrcPort		  1
	  Points		  [0, -50; -400, 0]
	  DstBlock		  "cfblk11"
	  DstPort		  1
	}
	Line {
	  ZOrder		  6
	  SrcBlock		  "cfblk9"
	  SrcPort		  1
	  Points		  [0, 195; -1200, 0]
	  DstBlock		  "cfblk12"
	  DstPort		  1
	}
	Line {
	  ZOrder		  7
	  SrcBlock		  "cfblk18"
	  SrcPort		  1
	  Points		  [0, -95; -1040, 0]
	  DstBlock		  "cfblk2"
	  DstPort		  1
	}
	Line {
	  ZOrder		  9
	  SrcBlock		  "cfblk4"
	  SrcPort		  1
	  Points		  [85, 0; 0, 115; 155, 0]
	  DstBlock		  "cfblk16"
	  DstPort		  1
	}
	Line {
	  ZOrder		  10
	  SrcBlock		  "cfblk12"
	  SrcPort		  1
	  Points		  [85, 0; 0, -115; 635, 0]
	  DstBlock		  "cfblk7"
	  DstPort		  1
	}
	Line {
	  ZOrder		  11
	  SrcBlock		  "cfblk14"
	  SrcPort		  1
	  Points		  [0, -35; -240, 0]
	  DstBlock		  "cfblk13"
	  DstPort		  1
	}
	Line {
	  ZOrder		  12
	  SrcBlock		  "cfblk11"
	  SrcPort		  1
	  Points		  [75, 0; 0, -115; 965, 0]
	  DstBlock		  "cfblk8"
	  DstPort		  1
	}
	Line {
	  ZOrder		  14
	  SrcBlock		  "cfblk8"
	  SrcPort		  1
	  Points		  [0, -35; -560, 0]
	  DstBlock		  "cfblk5"
	  DstPort		  1
	}
	Line {
	  ZOrder		  16
	  SrcBlock		  "cfblk7"
	  SrcPort		  1
	  Points		  [0, -35; -560, 0]
	  DstBlock		  "cfblk4"
	  DstPort		  1
	}
	Line {
	  ZOrder		  17
	  SrcBlock		  "cfblk18"
	  SrcPort		  2
	  Points		  [5, 0; 0, -115; -725, 0]
	  DstBlock		  "cfblk4"
	  DstPort		  2
	}
	Line {
	  ZOrder		  18
	  SrcBlock		  "cfblk17"
	  SrcPort		  2
	  Points		  [75, 0; 0, -115; 325, 0]
	  DstBlock		  "cfblk10"
	  DstPort		  1
	}
	Line {
	  ZOrder		  19
	  SrcBlock		  "cfblk18"
	  SrcPort		  3
	  Points		  [0, 15; -240, 0]
	  DstBlock		  "cfblk17"
	  DstPort		  1
	}
	Line {
	  ZOrder		  20
	  SrcBlock		  "cfblk17"
	  SrcPort		  3
	  Points		  [5, 0; 0, -135; -725, 0]
	  DstBlock		  "cfblk3"
	  DstPort		  1
	}
	Line {
	  ZOrder		  21
	  SrcBlock		  "cfblk15"
	  SrcPort		  1
	  Points		  [90, 0; 0, -30]
	  DstBlock		  "cfblk17"
	  DstPort		  ifaction
	}
	Line {
	  ZOrder		  22
	  SrcBlock		  "cfblk15"
	  SrcPort		  2
	  Points		  [75, 0; 0, -65; 370, 0]
	  DstBlock		  "cfblk18"
	  DstPort		  ifaction
	}
	Line {
	  ZOrder		  23
	  SrcBlock		  "cfblk13"
	  SrcPort		  1
	  Points		  [75, 0; 0, 35; 805, 0]
	  DstBlock		  "cfblk19"
	  DstPort		  1
	}
	Line {
	  ZOrder		  24
	  SrcBlock		  "cfblk19"
	  SrcPort		  1
	  Points		  [0, 35; -720, 0]
	  DstBlock		  "cfblk15"
	  DstPort		  1
	}
	Line {
	  ZOrder		  25
	  SrcBlock		  "cfblk6"
	  SrcPort		  1
	  Points		  [75, 0; 0, 100; 485, 0]
	  DstBlock		  "cfblk20"
	  DstPort		  1
	}
	Line {
	  ZOrder		  26
	  SrcBlock		  "cfblk20"
	  SrcPort		  1
	  Points		  [0, 35; -1360, 0]
	  DstBlock		  "cfblk12"
	  DstPort		  2
	}
	Line {
	  ZOrder		  27
	  SrcBlock		  "cfblk10"
	  SrcPort		  1
	  Points		  [5, 0; 0, 265; -1525, 0]
	  DstBlock		  "cfblk21"
	  DstPort		  1
	}
	Line {
	  ZOrder		  28
	  SrcBlock		  "cfblk21"
	  SrcPort		  1
	  Points		  [715, 0; 0, -300]
	  DstBlock		  "cfblk6"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "cfblk47"
      SID		      "300"
      Ports		      [2, 2, 0, 0, 0, 0, 0, 1]
      Position		      [990, 630, 1050, 690]
      ZOrder		      47
      TreatAsAtomicUnit	      on
      RequestExecContextInheritance off
      System {
	Name			"cfblk47"
	Location		[342, 471, 840, 771]
	Open			off
	PortBlocksUseCompactNotation off
	SetDomainSpec		off
	DomainSpecType		"Deduce"
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "cfblk1"
	  SID			  "301"
	  Position		  [30, 30, 90, 90]
	  ZOrder		  -1
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "cfblk12"
	  SID			  "313"
	  Position		  [190, 180, 250, 240]
	  ZOrder		  10
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  ActionPort
	  Name			  "Action Port"
	  SID			  "302"
	  Position		  [170, 15, 229, 43]
	  ZOrder		  -2
	  ActionType		  "then"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cfblk10"
	  SID			  "311"
	  Ports			  [1, 1]
	  Position		  [1470, 30, 1530, 90]
	  ZOrder		  8
	  LibraryVersion	  "1.441"
	  SourceBlock		  "simulink/Continuous/PID Controller"
	  SourceType		  "PID 1dof"
	  SourceProductName	  "Simulink"
	  SourceProductBaseCode	  "SL"
	  ContentPreviewEnabled	  off
	  Controller		  PID
	  TimeDomain		  "Discrete-time"
	  SampleTime		  -1
	  IntegratorMethod	  "Forward Euler"
	  FilterMethod		  "Forward Euler"
	  Form			  Parallel
	  UseFilter		  on
	  ControllerParametersSource internal
	  P			  1
	  I			  1
	  D			  0
	  N			  100
	  InitialConditionSource  internal
	  InitialConditionForIntegrator	0
	  InitialConditionForFilter 0
	  ExternalReset		  none
	  IgnoreLimit		  off
	  ZeroCross		  on
	  LimitOutput		  off
	  UpperSaturationLimit	  inf
	  LowerSaturationLimit	  "-inf"
	  LinearizeAsGain	  off
	  AntiWindupMode	  none
	  Kb			  1
	  TrackingMode		  off
	  Kt			  1
	  RndMeth		  Floor
	  SaturateOnIntegerOverflow off
	  LockScale		  off
	  PParamMin		  []
	  PParamMax		  []
	  PParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  IParamMin		  []
	  IParamMax		  []
	  IParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  DParamMin		  []
	  DParamMax		  []
	  DParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  NParamMin		  []
	  NParamMax		  []
	  NParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  KbParamMin		  []
	  KbParamMax		  []
	  KbParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  KtParamMin		  []
	  KtParamMax		  []
	  KtParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  POutMin		  []
	  POutMax		  []
	  POutDataTypeStr	  "Inherit: Inherit via internal rule"
	  PGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  PProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  IOutMin		  []
	  IOutMax		  []
	  IOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  IGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  IProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  DOutMin		  []
	  DOutMax		  []
	  DOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  DGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  DProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  NOutMin		  []
	  NOutMax		  []
	  NOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  NGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  NProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  KbOutMin		  []
	  KbOutMax		  []
	  KbOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  KtOutMin		  []
	  KtOutMax		  []
	  KtOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  IntegratorOutMin	  []
	  IntegratorOutMax	  []
	  IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
	  FilterOutMin		  []
	  FilterOutMax		  []
	  FilterOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumOutMin		  []
	  SumOutMax		  []
	  SumOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI1OutMin		  []
	  SumI1OutMax		  []
	  SumI1OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI2OutMin		  []
	  SumI2OutMax		  []
	  SumI2OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI3OutMin		  []
	  SumI3OutMax		  []
	  SumI3OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumDOutMin		  []
	  SumDOutMax		  []
	  SumDOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumAccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI1AccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI2AccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI3AccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumDAccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturationOutMin	  []
	  SaturationOutMax	  []
	  SaturationOutDataTypeStr "Inherit: Same as input"
	  IntegratorContinuousStateAttributes "''"
	  IntegratorStateMustResolveToSignalObject off
	  IntegratorRTWStateStorageClass Auto
	  FilterContinuousStateAttributes "''"
	  FilterStateMustResolveToSignalObject off
	  FilterRTWStateStorageClass Auto
	  DifferentiatorICPrevScaledInput 0
	  DifferentiatorOutMin	  []
	  DifferentiatorOutMax	  []
	  DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
	  InitialConditionSetting Auto
	  FilterDiffNumProductOutputDataTypeStr	"Inherit: Inherit via internal rule"
	  FilterDiffDenProductOutputDataTypeStr	"Inherit: Inherit via internal rule"
	  FilterDiffNumAccumDataTypeStr	"Inherit: Inherit via internal rule"
	  FilterDiffDenAccumDataTypeStr	"Inherit: Inherit via internal rule"
	  FilterDiffOutCoefMin	  []
	  FilterDiffOutCoefMax	  []
	  FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
	  SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
	  SumDenOutMin		  []
	  SumDenOutMax		  []
	  SumDenOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
	  SumNumOutMin		  []
	  SumNumOutMax		  []
	  SumNumOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  ReciprocalOutMin	  []
	  ReciprocalOutMax	  []
	  ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
	  DivideOutMin		  []
	  DivideOutMax		  []
	  DivideOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  TunerSelectOption	  "Transfer Function Based (PID Tuner App)"
	}
	Block {
	  BlockType		  DiscreteFilter
	  Name			  "cfblk11"
	  SID			  "312"
	  Ports			  [1, 1]
	  Position		  [30, 180, 90, 240]
	  ZOrder		  9
	  InputPortMap		  "u0"
	}
	Block {
	  BlockType		  DiscreteZeroPole
	  Name			  "cfblk3"
	  SID			  "304"
	  Position		  [350, 30, 410, 90]
	  ZOrder		  1
	  Poles			  "[0 0.5]"
	  Gain			  "1"
	  SampleTime		  "-1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cfblk4"
	  SID			  "305"
	  Ports			  [1, 1]
	  Position		  [510, 30, 570, 90]
	  ZOrder		  2
	  LibraryVersion	  "1.441"
	  SourceBlock		  "simulink/Discrete/Tapped Delay"
	  SourceType		  "Tapped Delay Line"
	  SourceProductName	  "Simulink"
	  SourceProductBaseCode	  "SL"
	  MultiThreadCoSim	  auto
	  vinit			  0.0
	  samptime		  -1
	  NumDelays		  1
	  DelayOrder		  Oldest
	  includeCurrent	  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "cfblk5"
	  SID			  "306"
	  Ports			  [1, 1]
	  Position		  [670, 30, 730, 90]
	  ZOrder		  3
	  LibraryVersion	  "1.441"
	  SourceBlock		  "simulink/Discrete/Tapped Delay"
	  SourceType		  "Tapped Delay Line"
	  SourceProductName	  "Simulink"
	  SourceProductBaseCode	  "SL"
	  MultiThreadCoSim	  auto
	  vinit			  0.0
	  samptime		  -1
	  NumDelays		  1
	  DelayOrder		  Oldest
	  includeCurrent	  off
	}
	Block {
	  BlockType		  DiscreteTransferFcn
	  Name			  "cfblk6"
	  SID			  "307"
	  Ports			  [1, 1]
	  Position		  [830, 30, 890, 90]
	  ZOrder		  4
	  InputPortMap		  "u0"
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk7"
	  SID			  "308"
	  Ports			  [2, 1]
	  Position		  [990, 30, 1050, 90]
	  ZOrder		  5
	  InputPortMap		  "u0,p1"
	  DelayLengthSource	  "Input port"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cfblk8"
	  SID			  "309"
	  Ports			  [1, 1]
	  Position		  [1150, 30, 1210, 90]
	  ZOrder		  6
	  LibraryVersion	  "1.441"
	  SourceBlock		  "simulink/Discrete/Transfer Fcn\nFirst Order"
	  SourceType		  "First Order Transfer Fcn"
	  SourceProductName	  "Simulink"
	  SourceProductBaseCode	  "SL"
	  ContentPreviewEnabled	  off
	  PoleZ			  0.95
	  ICPrevOutput		  0.0
	  RndMeth		  Floor
	  DoSatur		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "cfblk9"
	  SID			  "310"
	  Ports			  [1, 1]
	  Position		  [1310, 30, 1370, 90]
	  ZOrder		  7
	  LibraryVersion	  "1.441"
	  SourceBlock		  "simulink/Discrete/Transfer Fcn\nFirst Order"
	  SourceType		  "First Order Transfer Fcn"
	  SourceProductName	  "Simulink"
	  SourceProductBaseCode	  "SL"
	  ContentPreviewEnabled	  off
	  PoleZ			  0.95
	  ICPrevOutput		  0.0
	  RndMeth		  Floor
	  DoSatur		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk2"
	  SID			  "303"
	  Position		  [190, 30, 250, 90]
	  ZOrder		  -3
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk13"
	  SID			  "314"
	  Position		  [350, 180, 410, 240]
	  ZOrder		  11
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Line {
	  ZOrder		  2
	  SrcBlock		  "cfblk6"
	  SrcPort		  1
	  Points		  [0, 35; -720, 0]
	  DstBlock		  "cfblk2"
	  DstPort		  1
	}
	Line {
	  ZOrder		  3
	  SrcBlock		  "cfblk9"
	  SrcPort		  1
	  Points		  [0, -35; -240, 0]
	  DstBlock		  "cfblk8"
	  DstPort		  1
	}
	Line {
	  ZOrder		  13
	  SrcBlock		  "cfblk11"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    4
	    Points		    [70, 0; 0, -200; 490, 0]
	    DstBlock		    "cfblk5"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    14
	    Points		    [90, 0; 0, -115; 790, 0]
	    DstBlock		    "cfblk7"
	    DstPort		    2
	  }
	}
	Line {
	  ZOrder		  5
	  SrcBlock		  "cfblk10"
	  SrcPort		  1
	  Points		  [0, -35; -1200, 0]
	  DstBlock		  "cfblk3"
	  DstPort		  1
	}
	Line {
	  ZOrder		  6
	  SrcBlock		  "cfblk5"
	  SrcPort		  1
	  Points		  [85, 0; 0, -35; 635, 0]
	  DstBlock		  "cfblk10"
	  DstPort		  1
	}
	Line {
	  ZOrder		  7
	  SrcBlock		  "cfblk12"
	  SrcPort		  1
	  Points		  [85, 0; 0, -115; 155, 0]
	  DstBlock		  "cfblk4"
	  DstPort		  1
	}
	Line {
	  ZOrder		  8
	  SrcBlock		  "cfblk8"
	  SrcPort		  1
	  Points		  [0, 185; -1200, 0]
	  DstBlock		  "cfblk11"
	  DstPort		  1
	}
	Line {
	  ZOrder		  9
	  SrcBlock		  "cfblk3"
	  SrcPort		  1
	  Points		  [75, 0; 0, -35; 485, 0]
	  DstBlock		  "cfblk7"
	  DstPort		  1
	}
	Line {
	  ZOrder		  10
	  SrcBlock		  "cfblk4"
	  SrcPort		  1
	  Points		  [75, 0; 0, -35; 165, 0]
	  DstBlock		  "cfblk6"
	  DstPort		  1
	}
	Line {
	  ZOrder		  11
	  SrcBlock		  "cfblk1"
	  SrcPort		  1
	  Points		  [75, 0; 0, 35; 1125, 0]
	  DstBlock		  "cfblk9"
	  DstPort		  1
	}
	Line {
	  ZOrder		  12
	  SrcBlock		  "cfblk7"
	  SrcPort		  1
	  Points		  [0, 115; -720, 0]
	  DstBlock		  "cfblk13"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "cfblk48"
      SID		      "315"
      Ports		      [1, 2, 0, 0, 0, 0, 0, 1]
      Position		      [1150, 630, 1210, 690]
      ZOrder		      48
      TreatAsAtomicUnit	      on
      RequestExecContextInheritance off
      System {
	Name			"cfblk48"
	Location		[342, 471, 840, 771]
	Open			off
	PortBlocksUseCompactNotation off
	SetDomainSpec		off
	DomainSpecType		"Deduce"
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "cfblk1"
	  SID			  "316"
	  Position		  [30, 30, 90, 90]
	  ZOrder		  -1
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  ActionPort
	  Name			  "Action Port"
	  SID			  "317"
	  Position		  [170, 15, 229, 43]
	  ZOrder		  -2
	  ActionType		  "else"
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk10"
	  SID			  "353"
	  Ports			  [1, 1]
	  Position		  [1470, 30, 1530, 90]
	  ZOrder		  11
	  InputPortMap		  "u0"
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk11"
	  SID			  "354"
	  Ports			  [1, 1]
	  Position		  [30, 180, 90, 240]
	  ZOrder		  12
	  InputPortMap		  "u0"
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk3"
	  SID			  "319"
	  Ports			  [2, 1]
	  Position		  [350, 30, 410, 90]
	  ZOrder		  4
	  InputPortMap		  "u0,e6"
	  ShowEnablePort	  on
	}
	Block {
	  BlockType		  DiscreteTransferFcn
	  Name			  "cfblk4"
	  SID			  "320"
	  Ports			  [1, 1]
	  Position		  [510, 30, 570, 90]
	  ZOrder		  5
	  InputPortMap		  "u0"
	}
	Block {
	  BlockType		  DiscreteFir
	  Name			  "cfblk5"
	  SID			  "321"
	  Ports			  [1, 1]
	  Position		  [670, 30, 730, 90]
	  ZOrder		  6
	  InputPortMap		  "u0"
	  OutputPortMap		  "o0"
	}
	Block {
	  BlockType		  If
	  Name			  "cfblk6"
	  SID			  "322"
	  Ports			  [1, 2]
	  Position		  [830, 30, 890, 90]
	  ZOrder		  7
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "cfblk8"
	  SID			  "324"
	  Ports			  [3, 3, 0, 0, 0, 0, 0, 1]
	  Position		  [1150, 30, 1210, 90]
	  ZOrder		  9
	  TreatAsAtomicUnit	  on
	  RequestExecContextInheritance	off
	  System {
	    Name		    "cfblk8"
	    Location		    [342, 471, 840, 771]
	    Open		    off
	    PortBlocksUseCompactNotation off
	    SetDomainSpec	    off
	    DomainSpecType	    "Deduce"
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "cfblk1"
	      SID		      "325"
	      Position		      [30, 30, 90, 90]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "cfblk7"
	      SID		      "332"
	      Position		      [990, 30, 1050, 90]
	      ZOrder		      5
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "cfblk8"
	      SID		      "333"
	      Position		      [1150, 30, 1210, 90]
	      ZOrder		      6
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      ActionPort
	      Name		      "Action Port"
	      SID		      "326"
	      Position		      [170, 15, 229, 43]
	      ZOrder		      -2
	      ActionType	      "then"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cfblk3"
	      SID		      "328"
	      Ports		      [1, 1]
	      Position		      [350, 30, 410, 90]
	      ZOrder		      1
	      LibraryVersion	      "1.441"
	      SourceBlock	      "simulink/Discrete/Transfer Fcn\nReal Zero"
	      SourceType	      "Transfer Fcn Real Zero"
	      SourceProductName	      "Simulink"
	      SourceProductBaseCode   "SL"
	      ContentPreviewEnabled   off
	      ZeroZ		      0.75
	      ICPrevInput	      0.0
	      InputProcessing	      "Elements as channels (sample based)"
	      RndMeth		      Floor
	      DoSatur		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cfblk4"
	      SID		      "329"
	      Ports		      [1, 1]
	      Position		      [510, 30, 570, 90]
	      ZOrder		      2
	      LibraryVersion	      "1.441"
	      SourceBlock	      "simulink/Discrete/Transfer Fcn\nReal Zero"
	      SourceType	      "Transfer Fcn Real Zero"
	      SourceProductName	      "Simulink"
	      SourceProductBaseCode   "SL"
	      ContentPreviewEnabled   off
	      ZeroZ		      0.75
	      ICPrevInput	      0.0
	      InputProcessing	      "Elements as channels (sample based)"
	      RndMeth		      Floor
	      DoSatur		      off
	    }
	    Block {
	      BlockType		      DiscreteZeroPole
	      Name		      "cfblk5"
	      SID		      "330"
	      Position		      [670, 30, 730, 90]
	      ZOrder		      3
	      Poles		      "[0 0.5]"
	      Gain		      "1"
	      SampleTime	      "-1"
	    }
	    Block {
	      BlockType		      Delay
	      Name		      "cfblk6"
	      SID		      "331"
	      Ports		      [2, 1]
	      Position		      [830, 30, 890, 90]
	      ZOrder		      4
	      InputPortMap	      "u0,e6"
	      ShowEnablePort	      on
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cfblk2"
	      SID		      "327"
	      Position		      [190, 30, 250, 90]
	      ZOrder		      -3
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cfblk9"
	      SID		      "334"
	      Position		      [1310, 30, 1370, 90]
	      ZOrder		      7
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cfblk10"
	      SID		      "335"
	      Position		      [1470, 30, 1530, 90]
	      ZOrder		      8
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      ZOrder		      2
	      SrcBlock		      "cfblk7"
	      SrcPort		      1
	      Points		      [90, 0; 0, -35; 310, 0]
	      DstBlock		      "cfblk10"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      3
	      SrcBlock		      "cfblk6"
	      SrcPort		      1
	      Points		      [90, 0; 0, 35; 310, 0]
	      DstBlock		      "cfblk9"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      4
	      SrcBlock		      "cfblk3"
	      SrcPort		      1
	      Points		      [85, 0; 0, -35; 315, 0]
	      DstBlock		      "cfblk6"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      9
	      SrcBlock		      "cfblk1"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		ZOrder			5
		Points			[85, 0; 0, 35; 635, 0]
		DstBlock		"cfblk6"
		DstPort			2
	      }
	      Branch {
		ZOrder			10
		Points			[75, 0; 0, 35; 165, 0]
		DstBlock		"cfblk3"
		DstPort			1
	      }
	    }
	    Line {
	      ZOrder		      6
	      SrcBlock		      "cfblk4"
	      SrcPort		      1
	      DstBlock		      "cfblk5"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      7
	      SrcBlock		      "cfblk8"
	      SrcPort		      1
	      Points		      [0, -35; -720, 0]
	      DstBlock		      "cfblk4"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      8
	      SrcBlock		      "cfblk5"
	      SrcPort		      1
	      Points		      [0, 35; -560, 0]
	      DstBlock		      "cfblk2"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "cfblk9"
	  SID			  "336"
	  Ports			  [2, 4, 0, 0, 0, 0, 0, 1]
	  Position		  [1310, 32, 1370, 93]
	  ZOrder		  10
	  TreatAsAtomicUnit	  on
	  RequestExecContextInheritance	off
	  System {
	    Name		    "cfblk9"
	    Location		    [342, 471, 840, 771]
	    Open		    off
	    PortBlocksUseCompactNotation off
	    SetDomainSpec	    off
	    DomainSpecType	    "Deduce"
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "cfblk1"
	      SID		      "337"
	      Position		      [30, 30, 90, 90]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "cfblk12"
	      SID		      "349"
	      Position		      [190, 180, 250, 240]
	      ZOrder		      10
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      ActionPort
	      Name		      "Action Port"
	      SID		      "338"
	      Position		      [170, 15, 229, 43]
	      ZOrder		      -2
	      ActionType	      "else"
	    }
	    Block {
	      BlockType		      Delay
	      Name		      "cfblk10"
	      SID		      "347"
	      Ports		      [2, 1]
	      Position		      [1470, 30, 1530, 90]
	      ZOrder		      8
	      InputPortMap	      "u0,e6"
	      ShowEnablePort	      on
	    }
	    Block {
	      BlockType		      DiscreteFir
	      Name		      "cfblk11"
	      SID		      "348"
	      Ports		      [1, 1]
	      Position		      [30, 180, 90, 240]
	      ZOrder		      9
	      InputPortMap	      "u0"
	      OutputPortMap	      "o0"
	    }
	    Block {
	      BlockType		      DiscreteIntegrator
	      Name		      "cfblk3"
	      SID		      "340"
	      Ports		      [1, 1]
	      Position		      [350, 30, 410, 90]
	      ZOrder		      1
	      InitialConditionSetting "Auto"
	      SampleTime	      "-1"
	      ICPrevOutput	      "DiscIntNeverNeededParam"
	      ICPrevScaledInput	      "DiscIntNeverNeededParam"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cfblk4"
	      SID		      "341"
	      Ports		      [1, 1]
	      Position		      [510, 30, 570, 90]
	      ZOrder		      2
	      LibraryVersion	      "1.441"
	      SourceBlock	      "simulink/Discrete/Tapped Delay"
	      SourceType	      "Tapped Delay Line"
	      SourceProductName	      "Simulink"
	      SourceProductBaseCode   "SL"
	      MultiThreadCoSim	      auto
	      vinit		      0.0
	      samptime		      -1
	      NumDelays		      1
	      DelayOrder	      Oldest
	      includeCurrent	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cfblk5"
	      SID		      "342"
	      Ports		      [1, 1]
	      Position		      [670, 30, 730, 90]
	      ZOrder		      3
	      LibraryVersion	      "1.441"
	      SourceBlock	      "simulink/Discrete/Transfer Fcn\nReal Zero"
	      SourceType	      "Transfer Fcn Real Zero"
	      SourceProductName	      "Simulink"
	      SourceProductBaseCode   "SL"
	      ContentPreviewEnabled   off
	      ZeroZ		      0.75
	      ICPrevInput	      0.0
	      InputProcessing	      "Elements as channels (sample based)"
	      RndMeth		      Floor
	      DoSatur		      off
	    }
	    Block {
	      BlockType		      DiscreteIntegrator
	      Name		      "cfblk6"
	      SID		      "343"
	      Ports		      [1, 1]
	      Position		      [830, 30, 890, 90]
	      ZOrder		      4
	      InitialConditionSetting "Auto"
	      SampleTime	      "-1"
	      ICPrevOutput	      "DiscIntNeverNeededParam"
	      ICPrevScaledInput	      "DiscIntNeverNeededParam"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cfblk7"
	      SID		      "344"
	      Ports		      [1, 1]
	      Position		      [990, 30, 1050, 90]
	      ZOrder		      5
	      LibraryVersion	      "1.441"
	      SourceBlock	      "simulink/Discrete/Transfer Fcn\nFirst Order"
	      SourceType	      "First Order Transfer Fcn"
	      SourceProductName	      "Simulink"
	      SourceProductBaseCode   "SL"
	      ContentPreviewEnabled   off
	      PoleZ		      0.95
	      ICPrevOutput	      0.0
	      RndMeth		      Floor
	      DoSatur		      off
	    }
	    Block {
	      BlockType		      DiscreteStateSpace
	      Name		      "cfblk8"
	      SID		      "345"
	      Position		      [1150, 30, 1210, 90]
	      ZOrder		      6
	      SampleTime	      "-1"
	    }
	    Block {
	      BlockType		      DiscreteIntegrator
	      Name		      "cfblk9"
	      SID		      "346"
	      Ports		      [1, 1]
	      Position		      [1310, 30, 1370, 90]
	      ZOrder		      7
	      InitialConditionSetting "Auto"
	      SampleTime	      "-1"
	      ICPrevOutput	      "DiscIntNeverNeededParam"
	      ICPrevScaledInput	      "DiscIntNeverNeededParam"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cfblk2"
	      SID		      "339"
	      Position		      [190, 30, 250, 90]
	      ZOrder		      -3
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cfblk13"
	      SID		      "350"
	      Position		      [350, 180, 410, 240]
	      ZOrder		      11
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cfblk14"
	      SID		      "351"
	      Position		      [510, 180, 570, 240]
	      ZOrder		      12
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cfblk15"
	      SID		      "352"
	      Position		      [670, 180, 730, 240]
	      ZOrder		      13
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      ZOrder		      17
	      SrcBlock		      "cfblk1"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		ZOrder			2
		Points			[85, 0; 0, 35; 475, 0]
		DstBlock		"cfblk5"
		DstPort			1
	      }
	      Branch {
		ZOrder			18
		Points			[75, 0; 0, 35; 165, 0]
		DstBlock		"cfblk3"
		DstPort			1
	      }
	    }
	    Line {
	      ZOrder		      3
	      SrcBlock		      "cfblk8"
	      SrcPort		      1
	      Points		      [0, 45; -1040, 0]
	      DstBlock		      "cfblk2"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      4
	      SrcBlock		      "cfblk5"
	      SrcPort		      1
	      Points		      [0, 115; -240, 0]
	      DstBlock		      "cfblk14"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      15
	      SrcBlock		      "cfblk3"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		ZOrder			5
		Points			[85, 0; 0, -35; 955, 0]
		DstBlock		"cfblk10"
		DstPort			1
	      }
	      Branch {
		ZOrder			16
		Points			[75, 0; 0, -35; 805, 0]
		DstBlock		"cfblk9"
		DstPort			1
	      }
	    }
	    Line {
	      ZOrder		      13
	      SrcBlock		      "cfblk9"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		ZOrder			6
		Points			[0, 185; -720, 0]
		DstBlock		"cfblk15"
		DstPort			1
	      }
	      Branch {
		ZOrder			14
		Points			[0, -35; -880, 0]
		DstBlock		"cfblk4"
		DstPort			1
	      }
	    }
	    Line {
	      ZOrder		      7
	      SrcBlock		      "cfblk11"
	      SrcPort		      1
	      Points		      [90, 0; 0, -115; 950, 0]
	      DstBlock		      "cfblk8"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      8
	      SrcBlock		      "cfblk4"
	      SrcPort		      1
	      Points		      [75, 0; 0, 35; 805, 0]
	      DstBlock		      "cfblk10"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      9
	      SrcBlock		      "cfblk12"
	      SrcPort		      1
	      Points		      [0, 35; -240, 0]
	      DstBlock		      "cfblk11"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      10
	      SrcBlock		      "cfblk10"
	      SrcPort		      1
	      Points		      [0, -35; -720, 0]
	      DstBlock		      "cfblk6"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      11
	      SrcBlock		      "cfblk6"
	      SrcPort		      1
	      DstBlock		      "cfblk7"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      12
	      SrcBlock		      "cfblk7"
	      SrcPort		      1
	      Points		      [0, 115; -720, 0]
	      DstBlock		      "cfblk13"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk2"
	  SID			  "318"
	  Position		  [190, 30, 250, 90]
	  ZOrder		  -3
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk7"
	  SID			  "323"
	  Position		  [990, 30, 1050, 90]
	  ZOrder		  8
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Line {
	  ZOrder		  2
	  SrcBlock		  "cfblk4"
	  SrcPort		  1
	  Points		  [85, 0; 0, -35; 315, 0]
	  DstBlock		  "cfblk7"
	  DstPort		  1
	}
	Line {
	  ZOrder		  3
	  SrcBlock		  "cfblk8"
	  SrcPort		  1
	  Points		  [40, 0; 0, 10]
	  DstBlock		  "cfblk9"
	  DstPort		  1
	}
	Line {
	  ZOrder		  5
	  SrcBlock		  "cfblk3"
	  SrcPort		  1
	  Points		  [0, 35; -240, 0]
	  DstBlock		  "cfblk2"
	  DstPort		  1
	}
	Line {
	  ZOrder		  6
	  SrcBlock		  "cfblk1"
	  SrcPort		  1
	  Points		  [70, 0; 0, 45; 490, 0]
	  DstBlock		  "cfblk5"
	  DstPort		  1
	}
	Line {
	  ZOrder		  7
	  SrcBlock		  "cfblk9"
	  SrcPort		  2
	  Points		  [5, 0; 0, -35; -885, 0]
	  DstBlock		  "cfblk4"
	  DstPort		  1
	}
	Line {
	  ZOrder		  8
	  SrcBlock		  "cfblk9"
	  SrcPort		  3
	  Points		  [5, 0; 0, -50; -1045, 0]
	  DstBlock		  "cfblk3"
	  DstPort		  1
	}
	Line {
	  ZOrder		  12
	  SrcBlock		  "cfblk5"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    9
	    Points		    [0, 35; -400, 0]
	    DstBlock		    "cfblk3"
	    DstPort		    2
	  }
	  Branch {
	    ZOrder		    13
	    Points		    [75, 0; 0, -35; 320, 0; 0, 35]
	    DstBlock		    "cfblk8"
	    DstPort		    2
	  }
	  Branch {
	    ZOrder		    14
	    Points		    [75, 0; 0, 35; 325, 0]
	    DstBlock		    "cfblk8"
	    DstPort		    3
	  }
	}
	Line {
	  ZOrder		  10
	  SrcBlock		  "cfblk8"
	  SrcPort		  2
	  Points		  [40, 0; 0, 20]
	  DstBlock		  "cfblk9"
	  DstPort		  2
	}
	Line {
	  ZOrder		  15
	  SrcBlock		  "cfblk6"
	  SrcPort		  1
	  Points		  [90, 0; 0, -30]
	  DstBlock		  "cfblk8"
	  DstPort		  ifaction
	}
	Line {
	  ZOrder		  16
	  SrcBlock		  "cfblk6"
	  SrcPort		  2
	  Points		  [75, 0; 0, -65; 370, 0]
	  DstBlock		  "cfblk9"
	  DstPort		  ifaction
	}
	Line {
	  ZOrder		  17
	  SrcBlock		  "cfblk9"
	  SrcPort		  1
	  Points		  [80, 0]
	  DstBlock		  "cfblk10"
	  DstPort		  1
	}
	Line {
	  ZOrder		  18
	  SrcBlock		  "cfblk10"
	  SrcPort		  1
	  Points		  [0, 40; -720, 0]
	  DstBlock		  "cfblk6"
	  DstPort		  1
	}
	Line {
	  ZOrder		  19
	  SrcBlock		  "cfblk9"
	  SrcPort		  4
	  Points		  [0, 90; -1360, 0]
	  DstBlock		  "cfblk11"
	  DstPort		  1
	}
	Line {
	  ZOrder		  20
	  SrcBlock		  "cfblk11"
	  SrcPort		  1
	  Points		  [1035, 0; 0, -170]
	  DstBlock		  "cfblk8"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "cfblk49"
      SID		      "355"
      Ports		      [3, 3, 0, 0, 0, 0, 0, 1]
      Position		      [1310, 630, 1370, 690]
      ZOrder		      49
      TreatAsAtomicUnit	      on
      RequestExecContextInheritance off
      System {
	Name			"cfblk49"
	Location		[342, 471, 840, 771]
	Open			off
	PortBlocksUseCompactNotation off
	SetDomainSpec		off
	DomainSpecType		"Deduce"
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "cfblk1"
	  SID			  "356"
	  Position		  [30, 30, 90, 90]
	  ZOrder		  -1
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "cfblk14"
	  SID			  "370"
	  Position		  [510, 180, 570, 240]
	  ZOrder		  13
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "cfblk15"
	  SID			  "371"
	  Position		  [670, 180, 730, 240]
	  ZOrder		  14
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  ActionPort
	  Name			  "Action Port"
	  SID			  "357"
	  Position		  [170, 15, 229, 43]
	  ZOrder		  -2
	  ActionType		  "then"
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk10"
	  SID			  "366"
	  Ports			  [2, 1]
	  Position		  [1470, 30, 1530, 90]
	  ZOrder		  9
	  InputPortMap		  "u0,e6"
	  ShowEnablePort	  on
	}
	Block {
	  BlockType		  DiscreteStateSpace
	  Name			  "cfblk11"
	  SID			  "367"
	  Position		  [30, 180, 90, 240]
	  ZOrder		  10
	  SampleTime		  "-1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cfblk12"
	  SID			  "368"
	  Ports			  [1, 1]
	  Position		  [190, 180, 250, 240]
	  ZOrder		  11
	  LibraryVersion	  "1.441"
	  SourceBlock		  "simulink/Continuous/PID Controller"
	  SourceType		  "PID 1dof"
	  SourceProductName	  "Simulink"
	  SourceProductBaseCode	  "SL"
	  ContentPreviewEnabled	  off
	  Controller		  PID
	  TimeDomain		  "Discrete-time"
	  SampleTime		  -1
	  IntegratorMethod	  "Forward Euler"
	  FilterMethod		  "Forward Euler"
	  Form			  Parallel
	  UseFilter		  on
	  ControllerParametersSource internal
	  P			  1
	  I			  1
	  D			  0
	  N			  100
	  InitialConditionSource  internal
	  InitialConditionForIntegrator	0
	  InitialConditionForFilter 0
	  ExternalReset		  none
	  IgnoreLimit		  off
	  ZeroCross		  on
	  LimitOutput		  off
	  UpperSaturationLimit	  inf
	  LowerSaturationLimit	  "-inf"
	  LinearizeAsGain	  off
	  AntiWindupMode	  none
	  Kb			  1
	  TrackingMode		  off
	  Kt			  1
	  RndMeth		  Floor
	  SaturateOnIntegerOverflow off
	  LockScale		  off
	  PParamMin		  []
	  PParamMax		  []
	  PParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  IParamMin		  []
	  IParamMax		  []
	  IParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  DParamMin		  []
	  DParamMax		  []
	  DParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  NParamMin		  []
	  NParamMax		  []
	  NParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  KbParamMin		  []
	  KbParamMax		  []
	  KbParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  KtParamMin		  []
	  KtParamMax		  []
	  KtParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  POutMin		  []
	  POutMax		  []
	  POutDataTypeStr	  "Inherit: Inherit via internal rule"
	  PGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  PProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  IOutMin		  []
	  IOutMax		  []
	  IOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  IGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  IProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  DOutMin		  []
	  DOutMax		  []
	  DOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  DGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  DProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  NOutMin		  []
	  NOutMax		  []
	  NOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  NGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  NProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  KbOutMin		  []
	  KbOutMax		  []
	  KbOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  KtOutMin		  []
	  KtOutMax		  []
	  KtOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  IntegratorOutMin	  []
	  IntegratorOutMax	  []
	  IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
	  FilterOutMin		  []
	  FilterOutMax		  []
	  FilterOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumOutMin		  []
	  SumOutMax		  []
	  SumOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI1OutMin		  []
	  SumI1OutMax		  []
	  SumI1OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI2OutMin		  []
	  SumI2OutMax		  []
	  SumI2OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI3OutMin		  []
	  SumI3OutMax		  []
	  SumI3OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumDOutMin		  []
	  SumDOutMax		  []
	  SumDOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumAccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI1AccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI2AccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI3AccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumDAccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturationOutMin	  []
	  SaturationOutMax	  []
	  SaturationOutDataTypeStr "Inherit: Same as input"
	  IntegratorContinuousStateAttributes "''"
	  IntegratorStateMustResolveToSignalObject off
	  IntegratorRTWStateStorageClass Auto
	  FilterContinuousStateAttributes "''"
	  FilterStateMustResolveToSignalObject off
	  FilterRTWStateStorageClass Auto
	  DifferentiatorICPrevScaledInput 0
	  DifferentiatorOutMin	  []
	  DifferentiatorOutMax	  []
	  DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
	  InitialConditionSetting Auto
	  FilterDiffNumProductOutputDataTypeStr	"Inherit: Inherit via internal rule"
	  FilterDiffDenProductOutputDataTypeStr	"Inherit: Inherit via internal rule"
	  FilterDiffNumAccumDataTypeStr	"Inherit: Inherit via internal rule"
	  FilterDiffDenAccumDataTypeStr	"Inherit: Inherit via internal rule"
	  FilterDiffOutCoefMin	  []
	  FilterDiffOutCoefMax	  []
	  FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
	  SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
	  SumDenOutMin		  []
	  SumDenOutMax		  []
	  SumDenOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
	  SumNumOutMin		  []
	  SumNumOutMax		  []
	  SumNumOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  ReciprocalOutMin	  []
	  ReciprocalOutMax	  []
	  ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
	  DivideOutMin		  []
	  DivideOutMax		  []
	  DivideOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  TunerSelectOption	  "Transfer Function Based (PID Tuner App)"
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk13"
	  SID			  "369"
	  Ports			  [2, 1]
	  Position		  [350, 180, 410, 240]
	  ZOrder		  12
	  InputPortMap		  "u0,e6"
	  ShowEnablePort	  on
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk18"
	  SID			  "374"
	  Ports			  [1, 1]
	  Position		  [1150, 180, 1210, 240]
	  ZOrder		  17
	  InputPortMap		  "u0"
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk19"
	  SID			  "375"
	  Ports			  [1, 1]
	  Position		  [1310, 180, 1370, 240]
	  ZOrder		  18
	  InputPortMap		  "u0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cfblk3"
	  SID			  "359"
	  Ports			  [1, 1]
	  Position		  [350, 30, 410, 90]
	  ZOrder		  1
	  LibraryVersion	  "1.441"
	  SourceBlock		  "simulink/Discrete/Transfer Fcn\nLead or Lag"
	  SourceType		  "Lead or Lag Compensator"
	  SourceProductName	  "Simulink"
	  SourceProductBaseCode	  "SL"
	  ContentPreviewEnabled	  off
	  PoleZ			  0.95
	  ZeroZ			  0.75
	  ICPrevOutput		  0.0
	  ICPrevInput		  0.0
	  RndMeth		  Floor
	  DoSatur		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "cfblk4"
	  SID			  "360"
	  Ports			  [1, 1]
	  Position		  [510, 30, 570, 90]
	  ZOrder		  2
	  LibraryVersion	  "1.441"
	  SourceBlock		  "simulink/Discrete/Transfer Fcn\nReal Zero"
	  SourceType		  "Transfer Fcn Real Zero"
	  SourceProductName	  "Simulink"
	  SourceProductBaseCode	  "SL"
	  ContentPreviewEnabled	  off
	  ZeroZ			  0.75
	  ICPrevInput		  0.0
	  InputProcessing	  "Elements as channels (sample based)"
	  RndMeth		  Floor
	  DoSatur		  off
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk5"
	  SID			  "361"
	  Ports			  [2, 1]
	  Position		  [670, 30, 730, 90]
	  ZOrder		  4
	  InputPortMap		  "u0,e6"
	  ShowEnablePort	  on
	}
	Block {
	  BlockType		  DiscreteFir
	  Name			  "cfblk6"
	  SID			  "362"
	  Ports			  [1, 1]
	  Position		  [830, 30, 890, 90]
	  ZOrder		  5
	  InputPortMap		  "u0"
	  OutputPortMap		  "o0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cfblk7"
	  SID			  "363"
	  Ports			  [1, 1]
	  Position		  [990, 30, 1050, 90]
	  ZOrder		  6
	  LibraryVersion	  "1.441"
	  SourceBlock		  "simulink/Discrete/Transfer Fcn\nLead or Lag"
	  SourceType		  "Lead or Lag Compensator"
	  SourceProductName	  "Simulink"
	  SourceProductBaseCode	  "SL"
	  ContentPreviewEnabled	  off
	  PoleZ			  0.95
	  ZeroZ			  0.75
	  ICPrevOutput		  0.0
	  ICPrevInput		  0.0
	  RndMeth		  Floor
	  DoSatur		  off
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk8"
	  SID			  "364"
	  Ports			  [1, 1]
	  Position		  [1150, 30, 1210, 90]
	  ZOrder		  7
	  InputPortMap		  "u0"
	}
	Block {
	  BlockType		  DiscreteZeroPole
	  Name			  "cfblk9"
	  SID			  "365"
	  Position		  [1310, 30, 1370, 90]
	  ZOrder		  8
	  Poles			  "[0 0.5]"
	  Gain			  "1"
	  SampleTime		  "-1"
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk2"
	  SID			  "358"
	  Position		  [190, 30, 250, 90]
	  ZOrder		  -3
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk16"
	  SID			  "372"
	  Position		  [830, 180, 890, 240]
	  ZOrder		  15
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk17"
	  SID			  "373"
	  Position		  [990, 180, 1050, 240]
	  ZOrder		  16
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Line {
	  ZOrder		  2
	  SrcBlock		  "cfblk1"
	  SrcPort		  1
	  Points		  [85, 0; 0, 35; 155, 0]
	  DstBlock		  "cfblk3"
	  DstPort		  1
	}
	Line {
	  ZOrder		  3
	  SrcBlock		  "cfblk11"
	  SrcPort		  1
	  Points		  [85, 0; 0, -105; 1275, 0]
	  DstBlock		  "cfblk10"
	  DstPort		  1
	}
	Line {
	  ZOrder		  4
	  SrcBlock		  "cfblk3"
	  SrcPort		  1
	  Points		  [85, 0; 0, -35; 635, 0]
	  DstBlock		  "cfblk8"
	  DstPort		  1
	}
	Line {
	  ZOrder		  25
	  SrcBlock		  "cfblk12"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    24
	    Points		    [85, 0; 0, -115; 635, 0]
	    DstBlock		    "cfblk7"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    26
	    Points		    [75, 0; 0, -35; 965, 0]
	    DstBlock		    "cfblk19"
	    DstPort		    1
	  }
	}
	Line {
	  ZOrder		  7
	  SrcBlock		  "cfblk10"
	  SrcPort		  1
	  Points		  [0, 185; -1360, 0]
	  DstBlock		  "cfblk12"
	  DstPort		  1
	}
	Line {
	  ZOrder		  16
	  SrcBlock		  "cfblk9"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    8
	    Points		    [0, -35; -720, 0]
	    DstBlock		    "cfblk5"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    17
	    Points		    [0, 115; -1040, 0]
	    DstBlock		    "cfblk13"
	    DstPort		    1
	  }
	}
	Line {
	  ZOrder		  18
	  SrcBlock		  "cfblk15"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    9
	    Points		    [0, -115; -560, 0]
	    DstBlock		    "cfblk2"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    19
	    Points		    [0, 35; -400, 0]
	    DstBlock		    "cfblk13"
	    DstPort		    2
	  }
	}
	Line {
	  ZOrder		  10
	  SrcBlock		  "cfblk14"
	  SrcPort		  1
	  Points		  [90, 0; 0, -35; 310, 0]
	  DstBlock		  "cfblk17"
	  DstPort		  1
	}
	Line {
	  ZOrder		  11
	  SrcBlock		  "cfblk8"
	  SrcPort		  1
	  Points		  [0, 115; -400, 0]
	  DstBlock		  "cfblk16"
	  DstPort		  1
	}
	Line {
	  ZOrder		  12
	  SrcBlock		  "cfblk4"
	  SrcPort		  1
	  Points		  [85, 0; 0, 35; 635, 0]
	  DstBlock		  "cfblk9"
	  DstPort		  1
	}
	Line {
	  ZOrder		  13
	  SrcBlock		  "cfblk13"
	  SrcPort		  1
	  Points		  [90, 0; 0, -115; 950, 0]
	  DstBlock		  "cfblk10"
	  DstPort		  2
	}
	Line {
	  ZOrder		  14
	  SrcBlock		  "cfblk5"
	  SrcPort		  1
	  DstBlock		  "cfblk6"
	  DstPort		  1
	}
	Line {
	  ZOrder		  15
	  SrcBlock		  "cfblk6"
	  SrcPort		  1
	  Points		  [0, 115; -880, 0]
	  DstBlock		  "cfblk11"
	  DstPort		  1
	}
	Line {
	  ZOrder		  22
	  SrcBlock		  "cfblk7"
	  SrcPort		  1
	  Points		  [75, 0; 0, 150]
	  DstBlock		  "cfblk18"
	  DstPort		  1
	}
	Line {
	  ZOrder		  23
	  SrcBlock		  "cfblk18"
	  SrcPort		  1
	  Points		  [0, -115; -720, 0]
	  DstBlock		  "cfblk4"
	  DstPort		  1
	}
	Line {
	  ZOrder		  27
	  SrcBlock		  "cfblk19"
	  SrcPort		  1
	  Points		  [0, -115; -720, 0]
	  DstBlock		  "cfblk5"
	  DstPort		  2
	}
      }
    }
    Block {
      BlockType		      Delay
      Name		      "cfblk5"
      SID		      "5"
      Ports		      [2, 1]
      Position		      [670, 30, 730, 90]
      ZOrder		      5
      InputPortMap	      "u0,p1"
      DelayLengthSource	      "Input port"
      SampleTime	      "1"
    }
    Block {
      BlockType		      SubSystem
      Name		      "cfblk50"
      SID		      "376"
      Ports		      [2, 3, 0, 0, 0, 0, 0, 1]
      Position		      [1470, 630, 1530, 690]
      ZOrder		      50
      TreatAsAtomicUnit	      on
      RequestExecContextInheritance off
      System {
	Name			"cfblk50"
	Location		[342, 471, 840, 771]
	Open			off
	PortBlocksUseCompactNotation off
	SetDomainSpec		off
	DomainSpecType		"Deduce"
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "cfblk1"
	  SID			  "377"
	  Position		  [30, 30, 90, 90]
	  ZOrder		  -1
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "cfblk12"
	  SID			  "389"
	  Position		  [190, 180, 250, 240]
	  ZOrder		  10
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  ActionPort
	  Name			  "Action Port"
	  SID			  "378"
	  Position		  [170, 15, 229, 43]
	  ZOrder		  -2
	  ActionType		  "else"
	}
	Block {
	  BlockType		  DiscreteZeroPole
	  Name			  "cfblk10"
	  SID			  "387"
	  Position		  [1470, 30, 1530, 90]
	  ZOrder		  8
	  Poles			  "[0 0.5]"
	  Gain			  "1"
	  SampleTime		  "-1"
	}
	Block {
	  BlockType		  DiscreteFilter
	  Name			  "cfblk11"
	  SID			  "388"
	  Ports			  [1, 1]
	  Position		  [30, 180, 90, 240]
	  ZOrder		  9
	  InputPortMap		  "u0"
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "cfblk15"
	  SID			  "502"
	  Position		  [670, 180, 730, 240]
	  ZOrder		  13
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "cfblk16"
	  SID			  "503"
	  Position		  [830, 180, 890, 240]
	  ZOrder		  14
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  DiscreteTransferFcn
	  Name			  "cfblk3"
	  SID			  "380"
	  Ports			  [1, 1]
	  Position		  [350, 30, 410, 90]
	  ZOrder		  1
	  InputPortMap		  "u0"
	}
	Block {
	  BlockType		  DiscreteIntegrator
	  Name			  "cfblk4"
	  SID			  "381"
	  Ports			  [1, 1]
	  Position		  [510, 30, 570, 90]
	  ZOrder		  2
	  InitialConditionSetting "Auto"
	  SampleTime		  "-1"
	  ICPrevOutput		  "DiscIntNeverNeededParam"
	  ICPrevScaledInput	  "DiscIntNeverNeededParam"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cfblk5"
	  SID			  "382"
	  Ports			  [1, 1]
	  Position		  [670, 30, 730, 90]
	  ZOrder		  3
	  LibraryVersion	  "1.441"
	  SourceBlock		  "simulink/Discrete/Transfer Fcn\nReal Zero"
	  SourceType		  "Transfer Fcn Real Zero"
	  SourceProductName	  "Simulink"
	  SourceProductBaseCode	  "SL"
	  ContentPreviewEnabled	  off
	  ZeroZ			  0.75
	  ICPrevInput		  0.0
	  InputProcessing	  "Elements as channels (sample based)"
	  RndMeth		  Floor
	  DoSatur		  off
	}
	Block {
	  BlockType		  DiscreteFilter
	  Name			  "cfblk6"
	  SID			  "383"
	  Ports			  [1, 1]
	  Position		  [830, 30, 890, 90]
	  ZOrder		  4
	  InputPortMap		  "u0"
	}
	Block {
	  BlockType		  DiscreteFir
	  Name			  "cfblk7"
	  SID			  "384"
	  Ports			  [1, 1]
	  Position		  [990, 30, 1050, 90]
	  ZOrder		  5
	  InputPortMap		  "u0"
	  OutputPortMap		  "o0"
	}
	Block {
	  BlockType		  DiscreteStateSpace
	  Name			  "cfblk8"
	  SID			  "385"
	  Position		  [1150, 30, 1210, 90]
	  ZOrder		  6
	  SampleTime		  "-1"
	}
	Block {
	  BlockType		  DiscreteTransferFcn
	  Name			  "cfblk9"
	  SID			  "386"
	  Ports			  [1, 1]
	  Position		  [1310, 30, 1370, 90]
	  ZOrder		  7
	  InputPortMap		  "u0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk2"
	  SID			  "379"
	  Position		  [190, 30, 250, 90]
	  ZOrder		  -3
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk13"
	  SID			  "390"
	  Position		  [350, 180, 410, 240]
	  ZOrder		  11
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk14"
	  SID			  "391"
	  Position		  [510, 180, 570, 240]
	  ZOrder		  12
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Line {
	  ZOrder		  2
	  SrcBlock		  "cfblk11"
	  SrcPort		  1
	  Points		  [90, 0; 0, -115; 1270, 0]
	  DstBlock		  "cfblk10"
	  DstPort		  1
	}
	Line {
	  ZOrder		  3
	  SrcBlock		  "cfblk9"
	  SrcPort		  1
	  Points		  [0, -35; -400, 0]
	  DstBlock		  "cfblk7"
	  DstPort		  1
	}
	Line {
	  ZOrder		  4
	  SrcBlock		  "cfblk7"
	  SrcPort		  1
	  Points		  [0, -35; -720, 0]
	  DstBlock		  "cfblk3"
	  DstPort		  1
	}
	Line {
	  ZOrder		  5
	  SrcBlock		  "cfblk3"
	  SrcPort		  1
	  DstBlock		  "cfblk4"
	  DstPort		  1
	}
	Line {
	  ZOrder		  13
	  SrcBlock		  "cfblk8"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    6
	    DstBlock		    "cfblk9"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    14
	    Points		    [0, 115; -880, 0]
	    DstBlock		    "cfblk13"
	    DstPort		    1
	  }
	}
	Line {
	  ZOrder		  7
	  SrcBlock		  "cfblk4"
	  SrcPort		  1
	  DstBlock		  "cfblk5"
	  DstPort		  1
	}
	Line {
	  ZOrder		  8
	  SrcBlock		  "cfblk10"
	  SrcPort		  1
	  Points		  [0, -35; -400, 0]
	  DstBlock		  "cfblk8"
	  DstPort		  1
	}
	Line {
	  ZOrder		  9
	  SrcBlock		  "cfblk1"
	  SrcPort		  1
	  DstBlock		  "cfblk2"
	  DstPort		  1
	}
	Line {
	  ZOrder		  10
	  SrcBlock		  "cfblk5"
	  SrcPort		  1
	  Points		  [0, 115; -240, 0]
	  DstBlock		  "cfblk14"
	  DstPort		  1
	}
	Line {
	  ZOrder		  15
	  SrcBlock		  "cfblk6"
	  SrcPort		  1
	  Points		  [0, 115; -240, 0]
	  DstBlock		  "cfblk15"
	  DstPort		  1
	}
	Line {
	  ZOrder		  16
	  SrcBlock		  "cfblk15"
	  SrcPort		  1
	  Points		  [0, 35; -720, 0]
	  DstBlock		  "cfblk11"
	  DstPort		  1
	}
	Line {
	  ZOrder		  17
	  SrcBlock		  "cfblk12"
	  SrcPort		  1
	  Points		  [75, 0; 0, -35; 485, 0]
	  DstBlock		  "cfblk16"
	  DstPort		  1
	}
	Line {
	  ZOrder		  18
	  SrcBlock		  "cfblk16"
	  SrcPort		  1
	  Points		  [0, -115; -80, 0]
	  DstBlock		  "cfblk6"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "cfblk51"
      SID		      "392"
      Ports		      [2, 3, 0, 0, 0, 0, 0, 1]
      Position		      [30, 780, 90, 840]
      ZOrder		      51
      TreatAsAtomicUnit	      on
      RequestExecContextInheritance off
      System {
	Name			"cfblk51"
	Location		[342, 471, 840, 771]
	Open			off
	PortBlocksUseCompactNotation off
	SetDomainSpec		off
	DomainSpecType		"Deduce"
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "cfblk1"
	  SID			  "393"
	  Position		  [30, 30, 90, 90]
	  ZOrder		  -1
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "cfblk14"
	  SID			  "407"
	  Position		  [510, 180, 570, 240]
	  ZOrder		  13
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  ActionPort
	  Name			  "Action Port"
	  SID			  "394"
	  Position		  [170, 15, 229, 43]
	  ZOrder		  -2
	  ActionType		  "then"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cfblk10"
	  SID			  "403"
	  Ports			  [1, 1]
	  Position		  [1470, 30, 1530, 90]
	  ZOrder		  9
	  LibraryVersion	  "1.441"
	  SourceBlock		  "simulink/Discrete/Difference"
	  SourceType		  "Difference"
	  SourceProductName	  "Simulink"
	  SourceProductBaseCode	  "SL"
	  ContentPreviewEnabled	  off
	  ICPrevInput		  0.0
	  InputProcessing	  "Elements as channels (sample based)"
	  OutMin		  []
	  OutMax		  []
	  OutDataTypeStr	  "Inherit: Inherit via back propagation"
	  OutputDataTypeScalingMode "Inherit via back propagation"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^-10"
	  LockScale		  off
	  RndMeth		  Floor
	  DoSatur		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "cfblk11"
	  SID			  "404"
	  Ports			  [1, 1]
	  Position		  [30, 180, 90, 240]
	  ZOrder		  10
	  LibraryVersion	  "1.441"
	  SourceBlock		  "simulink/Discrete/Difference"
	  SourceType		  "Difference"
	  SourceProductName	  "Simulink"
	  SourceProductBaseCode	  "SL"
	  ContentPreviewEnabled	  off
	  ICPrevInput		  0.0
	  InputProcessing	  "Elements as channels (sample based)"
	  OutMin		  []
	  OutMax		  []
	  OutDataTypeStr	  "Inherit: Inherit via back propagation"
	  OutputDataTypeScalingMode "Inherit via back propagation"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^-10"
	  LockScale		  off
	  RndMeth		  Floor
	  DoSatur		  off
	}
	Block {
	  BlockType		  DiscreteStateSpace
	  Name			  "cfblk12"
	  SID			  "405"
	  Position		  [190, 180, 250, 240]
	  ZOrder		  11
	  SampleTime		  "-1"
	}
	Block {
	  BlockType		  If
	  Name			  "cfblk13"
	  SID			  "406"
	  Ports			  [1, 2]
	  Position		  [350, 180, 410, 240]
	  ZOrder		  12
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "cfblk17"
	  SID			  "410"
	  Ports			  [3, 2, 0, 0, 0, 0, 0, 1]
	  Position		  [990, 180, 1050, 240]
	  ZOrder		  16
	  TreatAsAtomicUnit	  on
	  RequestExecContextInheritance	off
	  System {
	    Name		    "cfblk17"
	    Location		    [342, 471, 840, 771]
	    Open		    off
	    PortBlocksUseCompactNotation off
	    SetDomainSpec	    off
	    DomainSpecType	    "Deduce"
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "cfblk1"
	      SID		      "411"
	      Position		      [30, 30, 90, 90]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "cfblk13"
	      SID		      "424"
	      Position		      [350, 180, 410, 240]
	      ZOrder		      11
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "cfblk14"
	      SID		      "425"
	      Position		      [510, 180, 570, 240]
	      ZOrder		      12
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      ActionPort
	      Name		      "Action Port"
	      SID		      "412"
	      Position		      [170, 15, 229, 43]
	      ZOrder		      -2
	      ActionType	      "then"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cfblk10"
	      SID		      "421"
	      Ports		      [1, 1]
	      Position		      [1470, 30, 1530, 90]
	      ZOrder		      8
	      LibraryVersion	      "1.441"
	      SourceBlock	      "simulink/Discrete/Transfer Fcn\nReal Zero"
	      SourceType	      "Transfer Fcn Real Zero"
	      SourceProductName	      "Simulink"
	      SourceProductBaseCode   "SL"
	      ContentPreviewEnabled   off
	      ZeroZ		      0.75
	      ICPrevInput	      0.0
	      InputProcessing	      "Elements as channels (sample based)"
	      RndMeth		      Floor
	      DoSatur		      off
	    }
	    Block {
	      BlockType		      DiscreteZeroPole
	      Name		      "cfblk11"
	      SID		      "422"
	      Position		      [30, 180, 90, 240]
	      ZOrder		      9
	      Poles		      "[0 0.5]"
	      Gain		      "1"
	      SampleTime	      "-1"
	    }
	    Block {
	      BlockType		      Delay
	      Name		      "cfblk12"
	      SID		      "423"
	      Ports		      [2, 1]
	      Position		      [190, 180, 250, 240]
	      ZOrder		      10
	      InputPortMap	      "u0,e6"
	      ShowEnablePort	      on
	    }
	    Block {
	      BlockType		      Delay
	      Name		      "cfblk16"
	      SID		      "427"
	      Ports		      [1, 1]
	      Position		      [830, 180, 890, 240]
	      ZOrder		      14
	      InputPortMap	      "u0"
	    }
	    Block {
	      BlockType		      Delay
	      Name		      "cfblk3"
	      SID		      "414"
	      Ports		      [1, 1]
	      Position		      [350, 30, 410, 90]
	      ZOrder		      1
	      InputPortMap	      "u0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cfblk4"
	      SID		      "415"
	      Ports		      [1, 1]
	      Position		      [510, 30, 570, 90]
	      ZOrder		      2
	      LibraryVersion	      "1.441"
	      SourceBlock	      "simulink/Discrete/Transfer Fcn\nFirst Order"
	      SourceType	      "First Order Transfer Fcn"
	      SourceProductName	      "Simulink"
	      SourceProductBaseCode   "SL"
	      ContentPreviewEnabled   off
	      PoleZ		      0.95
	      ICPrevOutput	      0.0
	      RndMeth		      Floor
	      DoSatur		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cfblk5"
	      SID		      "416"
	      Ports		      [1, 1]
	      Position		      [670, 30, 730, 90]
	      ZOrder		      3
	      LibraryVersion	      "1.441"
	      SourceBlock	      "simulink/Discrete/Transfer Fcn\nLead or Lag"
	      SourceType	      "Lead or Lag Compensator"
	      SourceProductName	      "Simulink"
	      SourceProductBaseCode   "SL"
	      ContentPreviewEnabled   off
	      PoleZ		      0.95
	      ZeroZ		      0.75
	      ICPrevOutput	      0.0
	      ICPrevInput	      0.0
	      RndMeth		      Floor
	      DoSatur		      off
	    }
	    Block {
	      BlockType		      Delay
	      Name		      "cfblk6"
	      SID		      "417"
	      Ports		      [2, 1]
	      Position		      [830, 30, 890, 90]
	      ZOrder		      4
	      InputPortMap	      "u0,p1"
	      DelayLengthSource	      "Input port"
	    }
	    Block {
	      BlockType		      DiscreteStateSpace
	      Name		      "cfblk7"
	      SID		      "418"
	      Position		      [990, 30, 1050, 90]
	      ZOrder		      5
	      SampleTime	      "-1"
	    }
	    Block {
	      BlockType		      DiscreteTransferFcn
	      Name		      "cfblk8"
	      SID		      "419"
	      Ports		      [1, 1]
	      Position		      [1150, 30, 1210, 90]
	      ZOrder		      6
	      InputPortMap	      "u0"
	    }
	    Block {
	      BlockType		      DiscreteIntegrator
	      Name		      "cfblk9"
	      SID		      "420"
	      Ports		      [1, 1]
	      Position		      [1310, 30, 1370, 90]
	      ZOrder		      7
	      InitialConditionSetting "Auto"
	      SampleTime	      "-1"
	      ICPrevOutput	      "DiscIntNeverNeededParam"
	      ICPrevScaledInput	      "DiscIntNeverNeededParam"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cfblk2"
	      SID		      "413"
	      Position		      [190, 30, 250, 90]
	      ZOrder		      -3
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cfblk15"
	      SID		      "426"
	      Position		      [670, 180, 730, 240]
	      ZOrder		      13
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      ZOrder		      2
	      SrcBlock		      "cfblk9"
	      SrcPort		      1
	      Points		      [0, 115; -1200, 0]
	      DstBlock		      "cfblk12"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      3
	      SrcBlock		      "cfblk11"
	      SrcPort		      1
	      Points		      [40, 0; 0, 15]
	      DstBlock		      "cfblk12"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      4
	      SrcBlock		      "cfblk5"
	      SrcPort		      1
	      Points		      [0, 35; -560, 0]
	      DstBlock		      "cfblk2"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      5
	      SrcBlock		      "cfblk13"
	      SrcPort		      1
	      Points		      [90, 0; 0, -115; 790, 0]
	      DstBlock		      "cfblk9"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      6
	      SrcBlock		      "cfblk4"
	      SrcPort		      1
	      Points		      [85, 0; 0, -35; 795, 0]
	      DstBlock		      "cfblk10"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      7
	      SrcBlock		      "cfblk7"
	      SrcPort		      1
	      Points		      [0, 115; -1040, 0]
	      DstBlock		      "cfblk11"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      8
	      SrcBlock		      "cfblk3"
	      SrcPort		      1
	      Points		      [85, 0; 0, 115; 155, 0]
	      DstBlock		      "cfblk15"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      9
	      SrcBlock		      "cfblk14"
	      SrcPort		      1
	      Points		      [0, -115; -240, 0]
	      DstBlock		      "cfblk3"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      15
	      SrcBlock		      "cfblk10"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		ZOrder			10
		Points			[0, -35; -560, 0]
		DstBlock		"cfblk7"
		DstPort			1
	      }
	      Branch {
		ZOrder			16
		Points			[0, 35; -720, 0]
		DstBlock		"cfblk6"
		DstPort			2
	      }
	    }
	    Line {
	      ZOrder		      11
	      SrcBlock		      "cfblk6"
	      SrcPort		      1
	      Points		      [75, 0; 0, -35; 165, 0]
	      DstBlock		      "cfblk8"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      12
	      SrcBlock		      "cfblk12"
	      SrcPort		      1
	      Points		      [90, 0; 0, -115; 310, 0]
	      DstBlock		      "cfblk5"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      14
	      SrcBlock		      "cfblk1"
	      SrcPort		      1
	      Points		      [70, 0; 0, -50; 330, 0]
	      DstBlock		      "cfblk4"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      17
	      SrcBlock		      "cfblk8"
	      SrcPort		      1
	      Points		      [0, 115; -400, 0]
	      DstBlock		      "cfblk16"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      18
	      SrcBlock		      "cfblk16"
	      SrcPort		      1
	      Points		      [0, -115; -85, 0; 0, -50]
	      DstBlock		      "cfblk6"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "cfblk18"
	  SID			  "428"
	  Ports			  [1, 4, 0, 0, 0, 0, 0, 1]
	  Position		  [1150, 182, 1210, 243]
	  ZOrder		  17
	  TreatAsAtomicUnit	  on
	  RequestExecContextInheritance	off
	  System {
	    Name		    "cfblk18"
	    Location		    [342, 471, 840, 771]
	    Open		    off
	    PortBlocksUseCompactNotation off
	    SetDomainSpec	    off
	    DomainSpecType	    "Deduce"
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "cfblk1"
	      SID		      "429"
	      Position		      [30, 30, 90, 90]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      ActionPort
	      Name		      "Action Port"
	      SID		      "430"
	      Position		      [170, 15, 229, 43]
	      ZOrder		      -2
	      ActionType	      "else"
	    }
	    Block {
	      BlockType		      Delay
	      Name		      "cfblk11"
	      SID		      "440"
	      Ports		      [1, 1]
	      Position		      [30, 180, 90, 240]
	      ZOrder		      9
	      InputPortMap	      "u0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cfblk3"
	      SID		      "432"
	      Ports		      [1, 1]
	      Position		      [350, 30, 410, 90]
	      ZOrder		      1
	      LibraryVersion	      "1.441"
	      SourceBlock	      "simulink/Discrete/Transfer Fcn\nFirst Order"
	      SourceType	      "First Order Transfer Fcn"
	      SourceProductName	      "Simulink"
	      SourceProductBaseCode   "SL"
	      ContentPreviewEnabled   off
	      PoleZ		      0.95
	      ICPrevOutput	      0.0
	      RndMeth		      Floor
	      DoSatur		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cfblk4"
	      SID		      "433"
	      Ports		      [1, 1]
	      Position		      [510, 30, 570, 90]
	      ZOrder		      2
	      LibraryVersion	      "1.441"
	      SourceBlock	      "simulink/Discrete/Difference"
	      SourceType	      "Difference"
	      SourceProductName	      "Simulink"
	      SourceProductBaseCode   "SL"
	      ContentPreviewEnabled   off
	      ICPrevInput	      0.0
	      InputProcessing	      "Elements as channels (sample based)"
	      OutMin		      []
	      OutMax		      []
	      OutDataTypeStr	      "Inherit: Inherit via back propagation"
	      OutputDataTypeScalingMode	"Inherit via back propagation"
	      OutDataType	      "fixdt(1, 16)"
	      OutScaling	      "2^-10"
	      LockScale		      off
	      RndMeth		      Floor
	      DoSatur		      off
	    }
	    Block {
	      BlockType		      DiscreteTransferFcn
	      Name		      "cfblk5"
	      SID		      "434"
	      Ports		      [1, 1]
	      Position		      [670, 30, 730, 90]
	      ZOrder		      3
	      InputPortMap	      "u0"
	    }
	    Block {
	      BlockType		      DiscreteFir
	      Name		      "cfblk6"
	      SID		      "435"
	      Ports		      [1, 1]
	      Position		      [830, 30, 890, 90]
	      ZOrder		      4
	      InputPortMap	      "u0"
	      OutputPortMap	      "o0"
	    }
	    Block {
	      BlockType		      DiscreteTransferFcn
	      Name		      "cfblk7"
	      SID		      "436"
	      Ports		      [1, 1]
	      Position		      [990, 30, 1050, 90]
	      ZOrder		      5
	      InputPortMap	      "u0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cfblk2"
	      SID		      "431"
	      Position		      [190, 30, 250, 90]
	      ZOrder		      -3
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cfblk8"
	      SID		      "437"
	      Position		      [1150, 30, 1210, 90]
	      ZOrder		      6
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cfblk9"
	      SID		      "438"
	      Position		      [1310, 30, 1370, 90]
	      ZOrder		      7
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cfblk10"
	      SID		      "439"
	      Position		      [1470, 30, 1530, 90]
	      ZOrder		      8
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      ZOrder		      2
	      SrcBlock		      "cfblk4"
	      SrcPort		      1
	      Points		      [85, 0; 0, -35; 635, 0]
	      DstBlock		      "cfblk9"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      3
	      SrcBlock		      "cfblk7"
	      SrcPort		      1
	      Points		      [0, 35; -400, 0]
	      DstBlock		      "cfblk5"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      4
	      SrcBlock		      "cfblk3"
	      SrcPort		      1
	      Points		      [85, 0; 0, -35; 475, 0]
	      DstBlock		      "cfblk7"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      14
	      SrcBlock		      "cfblk6"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		ZOrder			13
		Points			[75, 0; 0, -35; 165, 0]
		DstBlock		"cfblk8"
		DstPort			1
	      }
	      Branch {
		ZOrder			15
		Points			[0, 115; -880, 0]
		DstBlock		"cfblk11"
		DstPort			1
	      }
	    }
	    Line {
	      ZOrder		      8
	      SrcBlock		      "cfblk5"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		ZOrder			6
		DstBlock		"cfblk6"
		DstPort			1
	      }
	      Branch {
		ZOrder			9
		Points			[0, -35; -240, 0]
		DstBlock		"cfblk4"
		DstPort			1
	      }
	      Branch {
		ZOrder			12
		Points			[0, 35; -560, 0]
		DstBlock		"cfblk2"
		DstPort			1
	      }
	    }
	    Line {
	      ZOrder		      7
	      SrcBlock		      "cfblk1"
	      SrcPort		      1
	      Points		      [85, 0; 0, 45; 1275, 0]
	      DstBlock		      "cfblk10"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      16
	      SrcBlock		      "cfblk11"
	      SrcPort		      1
	      Points		      [240, 0]
	      DstBlock		      "cfblk3"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk19"
	  SID			  "441"
	  Ports			  [1, 1]
	  Position		  [1310, 180, 1370, 240]
	  ZOrder		  18
	  InputPortMap		  "u0"
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk20"
	  SID			  "442"
	  Ports			  [1, 1]
	  Position		  [1470, 180, 1530, 240]
	  ZOrder		  19
	  InputPortMap		  "u0"
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk21"
	  SID			  "443"
	  Ports			  [1, 1]
	  Position		  [30, 330, 90, 390]
	  ZOrder		  20
	  InputPortMap		  "u0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cfblk3"
	  SID			  "396"
	  Ports			  [1, 1]
	  Position		  [350, 30, 410, 90]
	  ZOrder		  1
	  LibraryVersion	  "1.441"
	  SourceBlock		  "simulink/Discrete/Transfer Fcn\nLead or Lag"
	  SourceType		  "Lead or Lag Compensator"
	  SourceProductName	  "Simulink"
	  SourceProductBaseCode	  "SL"
	  ContentPreviewEnabled	  off
	  PoleZ			  0.95
	  ZeroZ			  0.75
	  ICPrevOutput		  0.0
	  ICPrevInput		  0.0
	  RndMeth		  Floor
	  DoSatur		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "cfblk4"
	  SID			  "397"
	  Ports			  [1, 1]
	  Position		  [510, 30, 570, 90]
	  ZOrder		  2
	  LibraryVersion	  "1.441"
	  SourceBlock		  "simulink/Discrete/Tapped Delay"
	  SourceType		  "Tapped Delay Line"
	  SourceProductName	  "Simulink"
	  SourceProductBaseCode	  "SL"
	  MultiThreadCoSim	  auto
	  vinit			  0.0
	  samptime		  -1
	  NumDelays		  1
	  DelayOrder		  Oldest
	  includeCurrent	  off
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk5"
	  SID			  "398"
	  Ports			  [2, 1]
	  Position		  [670, 30, 730, 90]
	  ZOrder		  4
	  InputPortMap		  "u0,e6"
	  ShowEnablePort	  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "cfblk6"
	  SID			  "399"
	  Ports			  [1, 1]
	  Position		  [830, 30, 890, 90]
	  ZOrder		  5
	  LibraryVersion	  "1.441"
	  SourceBlock		  "simulink/Discrete/Difference"
	  SourceType		  "Difference"
	  SourceProductName	  "Simulink"
	  SourceProductBaseCode	  "SL"
	  ContentPreviewEnabled	  off
	  ICPrevInput		  0.0
	  InputProcessing	  "Elements as channels (sample based)"
	  OutMin		  []
	  OutMax		  []
	  OutDataTypeStr	  "Inherit: Inherit via back propagation"
	  OutputDataTypeScalingMode "Inherit via back propagation"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^-10"
	  LockScale		  off
	  RndMeth		  Floor
	  DoSatur		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "cfblk7"
	  SID			  "400"
	  Ports			  [1, 1]
	  Position		  [990, 30, 1050, 90]
	  ZOrder		  6
	  LibraryVersion	  "1.441"
	  SourceBlock		  "simulink/Discrete/Difference"
	  SourceType		  "Difference"
	  SourceProductName	  "Simulink"
	  SourceProductBaseCode	  "SL"
	  ContentPreviewEnabled	  off
	  ICPrevInput		  0.0
	  InputProcessing	  "Elements as channels (sample based)"
	  OutMin		  []
	  OutMax		  []
	  OutDataTypeStr	  "Inherit: Inherit via back propagation"
	  OutputDataTypeScalingMode "Inherit via back propagation"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^-10"
	  LockScale		  off
	  RndMeth		  Floor
	  DoSatur		  off
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk8"
	  SID			  "401"
	  Ports			  [2, 1]
	  Position		  [1150, 30, 1210, 90]
	  ZOrder		  7
	  InputPortMap		  "u0,e6"
	  ShowEnablePort	  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "cfblk9"
	  SID			  "402"
	  Ports			  [1, 1]
	  Position		  [1310, 30, 1370, 90]
	  ZOrder		  8
	  LibraryVersion	  "1.441"
	  SourceBlock		  "simulink/Discrete/Difference"
	  SourceType		  "Difference"
	  SourceProductName	  "Simulink"
	  SourceProductBaseCode	  "SL"
	  ContentPreviewEnabled	  off
	  ICPrevInput		  0.0
	  InputProcessing	  "Elements as channels (sample based)"
	  OutMin		  []
	  OutMax		  []
	  OutDataTypeStr	  "Inherit: Inherit via back propagation"
	  OutputDataTypeScalingMode "Inherit via back propagation"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^-10"
	  LockScale		  off
	  RndMeth		  Floor
	  DoSatur		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk2"
	  SID			  "395"
	  Position		  [190, 30, 250, 90]
	  ZOrder		  -3
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk15"
	  SID			  "408"
	  Position		  [670, 180, 730, 240]
	  ZOrder		  14
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk16"
	  SID			  "409"
	  Position		  [830, 180, 890, 240]
	  ZOrder		  15
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Line {
	  ZOrder		  2
	  SrcBlock		  "cfblk14"
	  SrcPort		  1
	  Points		  [0, -35; -240, 0]
	  DstBlock		  "cfblk13"
	  DstPort		  1
	}
	Line {
	  ZOrder		  3
	  SrcBlock		  "cfblk18"
	  SrcPort		  1
	  Points		  [240, 0]
	  DstBlock		  "cfblk10"
	  DstPort		  1
	}
	Line {
	  ZOrder		  4
	  SrcBlock		  "cfblk9"
	  SrcPort		  1
	  Points		  [0, -35; -720, 0]
	  DstBlock		  "cfblk5"
	  DstPort		  1
	}
	Line {
	  ZOrder		  5
	  SrcBlock		  "cfblk7"
	  SrcPort		  1
	  Points		  [0, 105; -880, 0]
	  DstBlock		  "cfblk12"
	  DstPort		  1
	}
	Line {
	  ZOrder		  6
	  SrcBlock		  "cfblk3"
	  SrcPort		  1
	  Points		  [0, 95; -400, 0]
	  DstBlock		  "cfblk11"
	  DstPort		  1
	}
	Line {
	  ZOrder		  7
	  SrcBlock		  "cfblk4"
	  SrcPort		  1
	  Points		  [85, 0; 0, 35; 155, 0]
	  DstBlock		  "cfblk6"
	  DstPort		  1
	}
	Line {
	  ZOrder		  8
	  SrcBlock		  "cfblk1"
	  SrcPort		  1
	  Points		  [85, 0; 0, 35; 955, 0]
	  DstBlock		  "cfblk8"
	  DstPort		  1
	}
	Line {
	  ZOrder		  9
	  SrcBlock		  "cfblk17"
	  SrcPort		  1
	  Points		  [90, 0; 0, -100; 150, 0]
	  DstBlock		  "cfblk9"
	  DstPort		  1
	}
	Line {
	  ZOrder		  10
	  SrcBlock		  "cfblk17"
	  SrcPort		  2
	  Points		  [5, 0; 0, -130; -725, 0]
	  DstBlock		  "cfblk3"
	  DstPort		  1
	}
	Line {
	  ZOrder		  11
	  SrcBlock		  "cfblk18"
	  SrcPort		  2
	  Points		  [5, 0; 0, 45; -245, 0]
	  DstBlock		  "cfblk17"
	  DstPort		  1
	}
	Line {
	  ZOrder		  12
	  SrcBlock		  "cfblk18"
	  SrcPort		  3
	  Points		  [5, 0; 0, -125; -1045, 0]
	  DstBlock		  "cfblk2"
	  DstPort		  1
	}
	Line {
	  ZOrder		  13
	  SrcBlock		  "cfblk10"
	  SrcPort		  1
	  Points		  [0, -35; -560, 0]
	  DstBlock		  "cfblk7"
	  DstPort		  1
	}
	Line {
	  ZOrder		  14
	  SrcBlock		  "cfblk12"
	  SrcPort		  1
	  Points		  [70, 0; 0, 35; 490, 0]
	  DstBlock		  "cfblk16"
	  DstPort		  1
	}
	Line {
	  ZOrder		  22
	  SrcBlock		  "cfblk18"
	  SrcPort		  4
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    17
	    Points		    [5, 0; 0, -140; -565, 0]
	    DstBlock		    "cfblk5"
	    DstPort		    2
	  }
	  Branch {
	    ZOrder		    23
	    Points		    [0, 15; -240, 0]
	    DstBlock		    "cfblk17"
	    DstPort		    3
	  }
	}
	Line {
	  ZOrder		  18
	  SrcBlock		  "cfblk8"
	  SrcPort		  1
	  Points		  [0, 110; -80, 0]
	  DstBlock		  "cfblk18"
	  DstPort		  1
	}
	Line {
	  ZOrder		  27
	  SrcBlock		  "cfblk5"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    26
	    Points		    [0, 115; -80, 0]
	    DstBlock		    "cfblk15"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    28
	    Points		    [75, 0; 0, 100; 485, 0]
	    DstBlock		    "cfblk19"
	    DstPort		    1
	  }
	}
	Line {
	  ZOrder		  24
	  SrcBlock		  "cfblk13"
	  SrcPort		  1
	  Points		  [90, 0; 0, -30]
	  DstBlock		  "cfblk17"
	  DstPort		  ifaction
	}
	Line {
	  ZOrder		  25
	  SrcBlock		  "cfblk13"
	  SrcPort		  2
	  Points		  [90, 0; 0, -65; 675, 0]
	  DstBlock		  "cfblk18"
	  DstPort		  ifaction
	}
	Line {
	  ZOrder		  29
	  SrcBlock		  "cfblk19"
	  SrcPort		  1
	  Points		  [0, 40; -405, 0; 0, -40]
	  DstBlock		  "cfblk17"
	  DstPort		  2
	}
	Line {
	  ZOrder		  30
	  SrcBlock		  "cfblk11"
	  SrcPort		  1
	  Points		  [70, 0; 0, 50; 1290, 0]
	  DstBlock		  "cfblk20"
	  DstPort		  1
	}
	Line {
	  ZOrder		  31
	  SrcBlock		  "cfblk20"
	  SrcPort		  1
	  Points		  [0, -115; -400, 0]
	  DstBlock		  "cfblk8"
	  DstPort		  2
	}
	Line {
	  ZOrder		  32
	  SrcBlock		  "cfblk6"
	  SrcPort		  1
	  Points		  [0, 265; -880, 0]
	  DstBlock		  "cfblk21"
	  DstPort		  1
	}
	Line {
	  ZOrder		  33
	  SrcBlock		  "cfblk21"
	  SrcPort		  1
	  Points		  [400, 0]
	  DstBlock		  "cfblk4"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "cfblk52"
      SID		      "444"
      Ports		      [2, 4, 0, 0, 0, 0, 0, 1]
      Position		      [190, 782, 250, 843]
      ZOrder		      52
      TreatAsAtomicUnit	      on
      RequestExecContextInheritance off
      System {
	Name			"cfblk52"
	Location		[342, 471, 840, 771]
	Open			off
	PortBlocksUseCompactNotation off
	SetDomainSpec		off
	DomainSpecType		"Deduce"
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "cfblk1"
	  SID			  "445"
	  Position		  [30, 30, 90, 90]
	  ZOrder		  -1
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "cfblk7"
	  SID			  "452"
	  Position		  [990, 30, 1050, 90]
	  ZOrder		  5
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  ActionPort
	  Name			  "Action Port"
	  SID			  "446"
	  Position		  [170, 15, 229, 43]
	  ZOrder		  -2
	  ActionType		  "else"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "cfblk11"
	  SID			  "456"
	  Ports			  [1, 1, 0, 0, 0, 0, 0, 1]
	  Position		  [30, 180, 90, 240]
	  ZOrder		  9
	  TreatAsAtomicUnit	  on
	  RequestExecContextInheritance	off
	  System {
	    Name		    "cfblk11"
	    Location		    [342, 471, 840, 771]
	    Open		    off
	    PortBlocksUseCompactNotation off
	    SetDomainSpec	    off
	    DomainSpecType	    "Deduce"
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "cfblk1"
	      SID		      "457"
	      Position		      [30, 30, 90, 90]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      ActionPort
	      Name		      "Action Port"
	      SID		      "458"
	      Position		      [170, 15, 229, 43]
	      ZOrder		      -2
	      ActionType	      "then"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cfblk3"
	      SID		      "460"
	      Ports		      [1, 1]
	      Position		      [350, 30, 410, 90]
	      ZOrder		      1
	      LibraryVersion	      "1.441"
	      SourceBlock	      "simulink/Continuous/PID Controller"
	      SourceType	      "PID 1dof"
	      SourceProductName	      "Simulink"
	      SourceProductBaseCode   "SL"
	      ContentPreviewEnabled   off
	      Controller	      PID
	      TimeDomain	      "Discrete-time"
	      SampleTime	      -1
	      IntegratorMethod	      "Forward Euler"
	      FilterMethod	      "Forward Euler"
	      Form		      Parallel
	      UseFilter		      on
	      ControllerParametersSource internal
	      P			      1
	      I			      1
	      D			      0
	      N			      100
	      InitialConditionSource  internal
	      InitialConditionForIntegrator 0
	      InitialConditionForFilter	0
	      ExternalReset	      none
	      IgnoreLimit	      off
	      ZeroCross		      on
	      LimitOutput	      off
	      UpperSaturationLimit    inf
	      LowerSaturationLimit    "-inf"
	      LinearizeAsGain	      off
	      AntiWindupMode	      none
	      Kb		      1
	      TrackingMode	      off
	      Kt		      1
	      RndMeth		      Floor
	      SaturateOnIntegerOverflow	off
	      LockScale		      off
	      PParamMin		      []
	      PParamMax		      []
	      PParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      IParamMin		      []
	      IParamMax		      []
	      IParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      DParamMin		      []
	      DParamMax		      []
	      DParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      NParamMin		      []
	      NParamMax		      []
	      NParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      KbParamMin	      []
	      KbParamMax	      []
	      KbParamDataTypeStr      "Inherit: Inherit via internal rule"
	      KtParamMin	      []
	      KtParamMax	      []
	      KtParamDataTypeStr      "Inherit: Inherit via internal rule"
	      POutMin		      []
	      POutMax		      []
	      POutDataTypeStr	      "Inherit: Inherit via internal rule"
	      PGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      PProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      IOutMin		      []
	      IOutMax		      []
	      IOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      IGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      IProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      DOutMin		      []
	      DOutMax		      []
	      DOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      DGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      DProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      NOutMin		      []
	      NOutMax		      []
	      NOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      NGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      NProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      KbOutMin		      []
	      KbOutMax		      []
	      KbOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      KtOutMin		      []
	      KtOutMax		      []
	      KtOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      IntegratorOutMin	      []
	      IntegratorOutMax	      []
	      IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
	      FilterOutMin	      []
	      FilterOutMax	      []
	      FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
	      SumOutMin		      []
	      SumOutMax		      []
	      SumOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SumI1OutMin	      []
	      SumI1OutMax	      []
	      SumI1OutDataTypeStr     "Inherit: Inherit via internal rule"
	      SumI2OutMin	      []
	      SumI2OutMax	      []
	      SumI2OutDataTypeStr     "Inherit: Inherit via internal rule"
	      SumI3OutMin	      []
	      SumI3OutMax	      []
	      SumI3OutDataTypeStr     "Inherit: Inherit via internal rule"
	      SumDOutMin	      []
	      SumDOutMax	      []
	      SumDOutDataTypeStr      "Inherit: Inherit via internal rule"
	      SumAccumDataTypeStr     "Inherit: Inherit via internal rule"
	      SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
	      SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
	      SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
	      SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
	      SaturationOutMin	      []
	      SaturationOutMax	      []
	      SaturationOutDataTypeStr "Inherit: Same as input"
	      IntegratorContinuousStateAttributes "''"
	      IntegratorStateMustResolveToSignalObject off
	      IntegratorRTWStateStorageClass Auto
	      FilterContinuousStateAttributes "''"
	      FilterStateMustResolveToSignalObject off
	      FilterRTWStateStorageClass Auto
	      DifferentiatorICPrevScaledInput 0
	      DifferentiatorOutMin    []
	      DifferentiatorOutMax    []
	      DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
	      InitialConditionSetting Auto
	      FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
	      FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
	      FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
	      FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
	      FilterDiffOutCoefMin    []
	      FilterDiffOutCoefMax    []
	      FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
	      SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
	      SumDenOutMin	      []
	      SumDenOutMax	      []
	      SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
	      SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
	      SumNumOutMin	      []
	      SumNumOutMax	      []
	      SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
	      ReciprocalOutMin	      []
	      ReciprocalOutMax	      []
	      ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
	      DivideOutMin	      []
	      DivideOutMax	      []
	      DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
	      TunerSelectOption	      "Transfer Function Based (PID Tuner App)"
	    }
	    Block {
	      BlockType		      Delay
	      Name		      "cfblk4"
	      SID		      "461"
	      Ports		      [2, 1]
	      Position		      [510, 30, 570, 90]
	      ZOrder		      4
	      InputPortMap	      "u0,e6"
	      ShowEnablePort	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cfblk5"
	      SID		      "462"
	      Ports		      [1, 1]
	      Position		      [670, 30, 730, 90]
	      ZOrder		      5
	      LibraryVersion	      "1.441"
	      SourceBlock	      "simulink/Discrete/Tapped Delay"
	      SourceType	      "Tapped Delay Line"
	      SourceProductName	      "Simulink"
	      SourceProductBaseCode   "SL"
	      MultiThreadCoSim	      auto
	      vinit		      0.0
	      samptime		      -1
	      NumDelays		      1
	      DelayOrder	      Oldest
	      includeCurrent	      off
	    }
	    Block {
	      BlockType		      UnitDelay
	      Name		      "cfblk6"
	      SID		      "463"
	      Position		      [830, 30, 890, 90]
	      ZOrder		      6
	      InputProcessing	      "Elements as channels (sample based)"
	      SampleTime	      "-1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cfblk7"
	      SID		      "464"
	      Ports		      [1, 1]
	      Position		      [990, 30, 1050, 90]
	      ZOrder		      7
	      LibraryVersion	      "1.441"
	      SourceBlock	      "simulink/Continuous/PID Controller"
	      SourceType	      "PID 1dof"
	      SourceProductName	      "Simulink"
	      SourceProductBaseCode   "SL"
	      ContentPreviewEnabled   off
	      Controller	      PID
	      TimeDomain	      "Discrete-time"
	      SampleTime	      -1
	      IntegratorMethod	      "Forward Euler"
	      FilterMethod	      "Forward Euler"
	      Form		      Parallel
	      UseFilter		      on
	      ControllerParametersSource internal
	      P			      1
	      I			      1
	      D			      0
	      N			      100
	      InitialConditionSource  internal
	      InitialConditionForIntegrator 0
	      InitialConditionForFilter	0
	      ExternalReset	      none
	      IgnoreLimit	      off
	      ZeroCross		      on
	      LimitOutput	      off
	      UpperSaturationLimit    inf
	      LowerSaturationLimit    "-inf"
	      LinearizeAsGain	      off
	      AntiWindupMode	      none
	      Kb		      1
	      TrackingMode	      off
	      Kt		      1
	      RndMeth		      Floor
	      SaturateOnIntegerOverflow	off
	      LockScale		      off
	      PParamMin		      []
	      PParamMax		      []
	      PParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      IParamMin		      []
	      IParamMax		      []
	      IParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      DParamMin		      []
	      DParamMax		      []
	      DParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      NParamMin		      []
	      NParamMax		      []
	      NParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      KbParamMin	      []
	      KbParamMax	      []
	      KbParamDataTypeStr      "Inherit: Inherit via internal rule"
	      KtParamMin	      []
	      KtParamMax	      []
	      KtParamDataTypeStr      "Inherit: Inherit via internal rule"
	      POutMin		      []
	      POutMax		      []
	      POutDataTypeStr	      "Inherit: Inherit via internal rule"
	      PGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      PProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      IOutMin		      []
	      IOutMax		      []
	      IOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      IGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      IProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      DOutMin		      []
	      DOutMax		      []
	      DOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      DGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      DProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      NOutMin		      []
	      NOutMax		      []
	      NOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      NGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      NProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      KbOutMin		      []
	      KbOutMax		      []
	      KbOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      KtOutMin		      []
	      KtOutMax		      []
	      KtOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      IntegratorOutMin	      []
	      IntegratorOutMax	      []
	      IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
	      FilterOutMin	      []
	      FilterOutMax	      []
	      FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
	      SumOutMin		      []
	      SumOutMax		      []
	      SumOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SumI1OutMin	      []
	      SumI1OutMax	      []
	      SumI1OutDataTypeStr     "Inherit: Inherit via internal rule"
	      SumI2OutMin	      []
	      SumI2OutMax	      []
	      SumI2OutDataTypeStr     "Inherit: Inherit via internal rule"
	      SumI3OutMin	      []
	      SumI3OutMax	      []
	      SumI3OutDataTypeStr     "Inherit: Inherit via internal rule"
	      SumDOutMin	      []
	      SumDOutMax	      []
	      SumDOutDataTypeStr      "Inherit: Inherit via internal rule"
	      SumAccumDataTypeStr     "Inherit: Inherit via internal rule"
	      SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
	      SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
	      SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
	      SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
	      SaturationOutMin	      []
	      SaturationOutMax	      []
	      SaturationOutDataTypeStr "Inherit: Same as input"
	      IntegratorContinuousStateAttributes "''"
	      IntegratorStateMustResolveToSignalObject off
	      IntegratorRTWStateStorageClass Auto
	      FilterContinuousStateAttributes "''"
	      FilterStateMustResolveToSignalObject off
	      FilterRTWStateStorageClass Auto
	      DifferentiatorICPrevScaledInput 0
	      DifferentiatorOutMin    []
	      DifferentiatorOutMax    []
	      DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
	      InitialConditionSetting Auto
	      FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
	      FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
	      FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
	      FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
	      FilterDiffOutCoefMin    []
	      FilterDiffOutCoefMax    []
	      FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
	      SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
	      SumDenOutMin	      []
	      SumDenOutMax	      []
	      SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
	      SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
	      SumNumOutMin	      []
	      SumNumOutMax	      []
	      SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
	      ReciprocalOutMin	      []
	      ReciprocalOutMax	      []
	      ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
	      DivideOutMin	      []
	      DivideOutMax	      []
	      DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
	      TunerSelectOption	      "Transfer Function Based (PID Tuner App)"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cfblk2"
	      SID		      "459"
	      Position		      [190, 30, 250, 90]
	      ZOrder		      -3
	      IconDisplay	      "Port number"
	    }
	    Line {
	      ZOrder		      2
	      SrcBlock		      "cfblk4"
	      SrcPort		      1
	      Points		      [0, 35; -400, 0]
	      DstBlock		      "cfblk2"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      3
	      SrcBlock		      "cfblk6"
	      SrcPort		      1
	      Points		      [0, -35; -240, 0]
	      DstBlock		      "cfblk5"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      4
	      SrcBlock		      "cfblk1"
	      SrcPort		      1
	      Points		      [70, 0; 0, -50; 170, 0]
	      DstBlock		      "cfblk3"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      5
	      SrcBlock		      "cfblk5"
	      SrcPort		      1
	      Points		      [85, 0; 0, 35; 155, 0]
	      DstBlock		      "cfblk7"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      8
	      SrcBlock		      "cfblk3"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		ZOrder			6
		Points			[40, 0; 0, -15]
		DstBlock		"cfblk4"
		DstPort			1
	      }
	      Branch {
		ZOrder			9
		Points			[75, 0; 0, -35; 325, 0]
		DstBlock		"cfblk6"
		DstPort			1
	      }
	    }
	    Line {
	      ZOrder		      7
	      SrcBlock		      "cfblk7"
	      SrcPort		      1
	      Points		      [0, 35; -560, 0]
	      DstBlock		      "cfblk4"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "cfblk12"
	  SID			  "465"
	  Ports			  [1, 3, 0, 0, 0, 0, 0, 1]
	  Position		  [190, 180, 250, 240]
	  ZOrder		  10
	  TreatAsAtomicUnit	  on
	  RequestExecContextInheritance	off
	  System {
	    Name		    "cfblk12"
	    Location		    [342, 471, 840, 771]
	    Open		    off
	    PortBlocksUseCompactNotation off
	    SetDomainSpec	    off
	    DomainSpecType	    "Deduce"
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "cfblk1"
	      SID		      "466"
	      Position		      [30, 30, 90, 90]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      ActionPort
	      Name		      "Action Port"
	      SID		      "467"
	      Position		      [170, 15, 229, 43]
	      ZOrder		      -2
	      ActionType	      "else"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cfblk10"
	      SID		      "476"
	      Ports		      [1, 1]
	      Position		      [1470, 30, 1530, 90]
	      ZOrder		      9
	      LibraryVersion	      "1.441"
	      SourceBlock	      "simulink/Continuous/PID Controller"
	      SourceType	      "PID 1dof"
	      SourceProductName	      "Simulink"
	      SourceProductBaseCode   "SL"
	      ContentPreviewEnabled   off
	      Controller	      PID
	      TimeDomain	      "Discrete-time"
	      SampleTime	      -1
	      IntegratorMethod	      "Forward Euler"
	      FilterMethod	      "Forward Euler"
	      Form		      Parallel
	      UseFilter		      on
	      ControllerParametersSource internal
	      P			      1
	      I			      1
	      D			      0
	      N			      100
	      InitialConditionSource  internal
	      InitialConditionForIntegrator 0
	      InitialConditionForFilter	0
	      ExternalReset	      none
	      IgnoreLimit	      off
	      ZeroCross		      on
	      LimitOutput	      off
	      UpperSaturationLimit    inf
	      LowerSaturationLimit    "-inf"
	      LinearizeAsGain	      off
	      AntiWindupMode	      none
	      Kb		      1
	      TrackingMode	      off
	      Kt		      1
	      RndMeth		      Floor
	      SaturateOnIntegerOverflow	off
	      LockScale		      off
	      PParamMin		      []
	      PParamMax		      []
	      PParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      IParamMin		      []
	      IParamMax		      []
	      IParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      DParamMin		      []
	      DParamMax		      []
	      DParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      NParamMin		      []
	      NParamMax		      []
	      NParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      KbParamMin	      []
	      KbParamMax	      []
	      KbParamDataTypeStr      "Inherit: Inherit via internal rule"
	      KtParamMin	      []
	      KtParamMax	      []
	      KtParamDataTypeStr      "Inherit: Inherit via internal rule"
	      POutMin		      []
	      POutMax		      []
	      POutDataTypeStr	      "Inherit: Inherit via internal rule"
	      PGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      PProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      IOutMin		      []
	      IOutMax		      []
	      IOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      IGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      IProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      DOutMin		      []
	      DOutMax		      []
	      DOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      DGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      DProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      NOutMin		      []
	      NOutMax		      []
	      NOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      NGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      NProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      KbOutMin		      []
	      KbOutMax		      []
	      KbOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      KtOutMin		      []
	      KtOutMax		      []
	      KtOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      IntegratorOutMin	      []
	      IntegratorOutMax	      []
	      IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
	      FilterOutMin	      []
	      FilterOutMax	      []
	      FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
	      SumOutMin		      []
	      SumOutMax		      []
	      SumOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SumI1OutMin	      []
	      SumI1OutMax	      []
	      SumI1OutDataTypeStr     "Inherit: Inherit via internal rule"
	      SumI2OutMin	      []
	      SumI2OutMax	      []
	      SumI2OutDataTypeStr     "Inherit: Inherit via internal rule"
	      SumI3OutMin	      []
	      SumI3OutMax	      []
	      SumI3OutDataTypeStr     "Inherit: Inherit via internal rule"
	      SumDOutMin	      []
	      SumDOutMax	      []
	      SumDOutDataTypeStr      "Inherit: Inherit via internal rule"
	      SumAccumDataTypeStr     "Inherit: Inherit via internal rule"
	      SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
	      SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
	      SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
	      SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
	      SaturationOutMin	      []
	      SaturationOutMax	      []
	      SaturationOutDataTypeStr "Inherit: Same as input"
	      IntegratorContinuousStateAttributes "''"
	      IntegratorStateMustResolveToSignalObject off
	      IntegratorRTWStateStorageClass Auto
	      FilterContinuousStateAttributes "''"
	      FilterStateMustResolveToSignalObject off
	      FilterRTWStateStorageClass Auto
	      DifferentiatorICPrevScaledInput 0
	      DifferentiatorOutMin    []
	      DifferentiatorOutMax    []
	      DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
	      InitialConditionSetting Auto
	      FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
	      FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
	      FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
	      FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
	      FilterDiffOutCoefMin    []
	      FilterDiffOutCoefMax    []
	      FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
	      SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
	      SumDenOutMin	      []
	      SumDenOutMax	      []
	      SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
	      SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
	      SumNumOutMin	      []
	      SumNumOutMax	      []
	      SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
	      ReciprocalOutMin	      []
	      ReciprocalOutMax	      []
	      ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
	      DivideOutMin	      []
	      DivideOutMax	      []
	      DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
	      TunerSelectOption	      "Transfer Function Based (PID Tuner App)"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cfblk11"
	      SID		      "477"
	      Ports		      [2, 1]
	      Position		      [30, 180, 90, 240]
	      ZOrder		      10
	      LibraryVersion	      "1.441"
	      SourceBlock	      "simulink/Continuous/PID Controller (2DOF)"
	      SourceType	      "PID 2dof"
	      SourceProductName	      "Simulink"
	      SourceProductBaseCode   "SL"
	      ContentPreviewEnabled   off
	      Controller	      PID
	      TimeDomain	      "Discrete-time"
	      SampleTime	      -1
	      IntegratorMethod	      "Forward Euler"
	      FilterMethod	      "Forward Euler"
	      Form		      Parallel
	      UseFilter		      on
	      ControllerParametersSource internal
	      P			      1
	      I			      1
	      D			      0
	      N			      100
	      b			      1
	      c			      1
	      InitialConditionSource  internal
	      InitialConditionForIntegrator 0
	      InitialConditionForFilter	0
	      ExternalReset	      none
	      IgnoreLimit	      off
	      ZeroCross		      on
	      LimitOutput	      off
	      UpperSaturationLimit    inf
	      LowerSaturationLimit    "-inf"
	      LinearizeAsGain	      off
	      AntiWindupMode	      none
	      Kb		      1
	      TrackingMode	      off
	      Kt		      1
	      RndMeth		      Floor
	      SaturateOnIntegerOverflow	off
	      LockScale		      off
	      PParamMin		      []
	      PParamMax		      []
	      PParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      IParamMin		      []
	      IParamMax		      []
	      IParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      DParamMin		      []
	      DParamMax		      []
	      DParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      NParamMin		      []
	      NParamMax		      []
	      NParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      bParamMin		      []
	      bParamMax		      []
	      bParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      cParamMin		      []
	      cParamMax		      []
	      cParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      KbParamMin	      []
	      KbParamMax	      []
	      KbParamDataTypeStr      "Inherit: Inherit via internal rule"
	      KtParamMin	      []
	      KtParamMax	      []
	      KtParamDataTypeStr      "Inherit: Inherit via internal rule"
	      POutMin		      []
	      POutMax		      []
	      POutDataTypeStr	      "Inherit: Inherit via internal rule"
	      PGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      PProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      IOutMin		      []
	      IOutMax		      []
	      IOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      IGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      IProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      DOutMin		      []
	      DOutMax		      []
	      DOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      DGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      DProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      NOutMin		      []
	      NOutMax		      []
	      NOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      NGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      NProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      bOutMin		      []
	      bOutMax		      []
	      bOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      bGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      bProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      cOutMin		      []
	      cOutMax		      []
	      cOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      cGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      cProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      KbOutMin		      []
	      KbOutMax		      []
	      KbOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      KtOutMin		      []
	      KtOutMax		      []
	      KtOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      IntegratorOutMin	      []
	      IntegratorOutMax	      []
	      IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
	      FilterOutMin	      []
	      FilterOutMax	      []
	      FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
	      SumOutMin		      []
	      SumOutMax		      []
	      SumOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      Sum1OutMin	      []
	      Sum1OutMax	      []
	      Sum1OutDataTypeStr      "Inherit: Inherit via internal rule"
	      Sum2OutMin	      []
	      Sum2OutMax	      []
	      Sum2OutDataTypeStr      "Inherit: Inherit via internal rule"
	      Sum3OutMin	      []
	      Sum3OutMax	      []
	      Sum3OutDataTypeStr      "Inherit: Inherit via internal rule"
	      SumI1OutMin	      []
	      SumI1OutMax	      []
	      SumI1OutDataTypeStr     "Inherit: Inherit via internal rule"
	      SumI2OutMin	      []
	      SumI2OutMax	      []
	      SumI2OutDataTypeStr     "Inherit: Inherit via internal rule"
	      SumI3OutMin	      []
	      SumI3OutMax	      []
	      SumI3OutDataTypeStr     "Inherit: Inherit via internal rule"
	      SumDOutMin	      []
	      SumDOutMax	      []
	      SumDOutDataTypeStr      "Inherit: Inherit via internal rule"
	      SumAccumDataTypeStr     "Inherit: Inherit via internal rule"
	      Sum1AccumDataTypeStr    "Inherit: Inherit via internal rule"
	      Sum2AccumDataTypeStr    "Inherit: Inherit via internal rule"
	      Sum3AccumDataTypeStr    "Inherit: Inherit via internal rule"
	      SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
	      SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
	      SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
	      SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
	      SaturationOutMin	      []
	      SaturationOutMax	      []
	      SaturationOutDataTypeStr "Inherit: Same as input"
	      IntegratorContinuousStateAttributes "''"
	      IntegratorStateMustResolveToSignalObject off
	      IntegratorRTWStateStorageClass Auto
	      FilterContinuousStateAttributes "''"
	      FilterStateMustResolveToSignalObject off
	      FilterRTWStateStorageClass Auto
	      DifferentiatorICPrevScaledInput 0
	      DifferentiatorOutMin    []
	      DifferentiatorOutMax    []
	      DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
	      InitialConditionSetting Auto
	      FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
	      FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
	      FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
	      FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
	      FilterDiffOutCoefMin    []
	      FilterDiffOutCoefMax    []
	      FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
	      SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
	      SumDenOutMin	      []
	      SumDenOutMax	      []
	      SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
	      SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
	      SumNumOutMin	      []
	      SumNumOutMax	      []
	      SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
	      ReciprocalOutMin	      []
	      ReciprocalOutMax	      []
	      ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
	      DivideOutMin	      []
	      DivideOutMax	      []
	      DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
	      TunerSelectOption	      "Transfer Function Based (PID Tuner App)"
	    }
	    Block {
	      BlockType		      Delay
	      Name		      "cfblk12"
	      SID		      "478"
	      Ports		      [1, 1]
	      Position		      [190, 180, 250, 240]
	      ZOrder		      11
	      InputPortMap	      "u0"
	    }
	    Block {
	      BlockType		      Delay
	      Name		      "cfblk13"
	      SID		      "479"
	      Ports		      [2, 1]
	      Position		      [350, 180, 410, 240]
	      ZOrder		      12
	      InputPortMap	      "u0,e6"
	      ShowEnablePort	      on
	    }
	    Block {
	      BlockType		      Delay
	      Name		      "cfblk16"
	      SID		      "482"
	      Ports		      [1, 1]
	      Position		      [830, 180, 890, 240]
	      ZOrder		      15
	      InputPortMap	      "u0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cfblk3"
	      SID		      "469"
	      Ports		      [2, 1]
	      Position		      [350, 30, 410, 90]
	      ZOrder		      1
	      LibraryVersion	      "1.441"
	      SourceBlock	      "simulink/Continuous/PID Controller (2DOF)"
	      SourceType	      "PID 2dof"
	      SourceProductName	      "Simulink"
	      SourceProductBaseCode   "SL"
	      ContentPreviewEnabled   off
	      Controller	      PID
	      TimeDomain	      "Discrete-time"
	      SampleTime	      -1
	      IntegratorMethod	      "Forward Euler"
	      FilterMethod	      "Forward Euler"
	      Form		      Parallel
	      UseFilter		      on
	      ControllerParametersSource internal
	      P			      1
	      I			      1
	      D			      0
	      N			      100
	      b			      1
	      c			      1
	      InitialConditionSource  internal
	      InitialConditionForIntegrator 0
	      InitialConditionForFilter	0
	      ExternalReset	      none
	      IgnoreLimit	      off
	      ZeroCross		      on
	      LimitOutput	      off
	      UpperSaturationLimit    inf
	      LowerSaturationLimit    "-inf"
	      LinearizeAsGain	      off
	      AntiWindupMode	      none
	      Kb		      1
	      TrackingMode	      off
	      Kt		      1
	      RndMeth		      Floor
	      SaturateOnIntegerOverflow	off
	      LockScale		      off
	      PParamMin		      []
	      PParamMax		      []
	      PParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      IParamMin		      []
	      IParamMax		      []
	      IParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      DParamMin		      []
	      DParamMax		      []
	      DParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      NParamMin		      []
	      NParamMax		      []
	      NParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      bParamMin		      []
	      bParamMax		      []
	      bParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      cParamMin		      []
	      cParamMax		      []
	      cParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      KbParamMin	      []
	      KbParamMax	      []
	      KbParamDataTypeStr      "Inherit: Inherit via internal rule"
	      KtParamMin	      []
	      KtParamMax	      []
	      KtParamDataTypeStr      "Inherit: Inherit via internal rule"
	      POutMin		      []
	      POutMax		      []
	      POutDataTypeStr	      "Inherit: Inherit via internal rule"
	      PGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      PProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      IOutMin		      []
	      IOutMax		      []
	      IOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      IGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      IProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      DOutMin		      []
	      DOutMax		      []
	      DOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      DGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      DProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      NOutMin		      []
	      NOutMax		      []
	      NOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      NGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      NProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      bOutMin		      []
	      bOutMax		      []
	      bOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      bGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      bProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      cOutMin		      []
	      cOutMax		      []
	      cOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      cGainOutDataTypeStr     "Inherit: Inherit via internal rule"
	      cProdOutDataTypeStr     "Inherit: Inherit via internal rule"
	      KbOutMin		      []
	      KbOutMax		      []
	      KbOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      KtOutMin		      []
	      KtOutMax		      []
	      KtOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      IntegratorOutMin	      []
	      IntegratorOutMax	      []
	      IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
	      FilterOutMin	      []
	      FilterOutMax	      []
	      FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
	      SumOutMin		      []
	      SumOutMax		      []
	      SumOutDataTypeStr	      "Inherit: Inherit via internal rule"
	      Sum1OutMin	      []
	      Sum1OutMax	      []
	      Sum1OutDataTypeStr      "Inherit: Inherit via internal rule"
	      Sum2OutMin	      []
	      Sum2OutMax	      []
	      Sum2OutDataTypeStr      "Inherit: Inherit via internal rule"
	      Sum3OutMin	      []
	      Sum3OutMax	      []
	      Sum3OutDataTypeStr      "Inherit: Inherit via internal rule"
	      SumI1OutMin	      []
	      SumI1OutMax	      []
	      SumI1OutDataTypeStr     "Inherit: Inherit via internal rule"
	      SumI2OutMin	      []
	      SumI2OutMax	      []
	      SumI2OutDataTypeStr     "Inherit: Inherit via internal rule"
	      SumI3OutMin	      []
	      SumI3OutMax	      []
	      SumI3OutDataTypeStr     "Inherit: Inherit via internal rule"
	      SumDOutMin	      []
	      SumDOutMax	      []
	      SumDOutDataTypeStr      "Inherit: Inherit via internal rule"
	      SumAccumDataTypeStr     "Inherit: Inherit via internal rule"
	      Sum1AccumDataTypeStr    "Inherit: Inherit via internal rule"
	      Sum2AccumDataTypeStr    "Inherit: Inherit via internal rule"
	      Sum3AccumDataTypeStr    "Inherit: Inherit via internal rule"
	      SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
	      SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
	      SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
	      SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
	      SaturationOutMin	      []
	      SaturationOutMax	      []
	      SaturationOutDataTypeStr "Inherit: Same as input"
	      IntegratorContinuousStateAttributes "''"
	      IntegratorStateMustResolveToSignalObject off
	      IntegratorRTWStateStorageClass Auto
	      FilterContinuousStateAttributes "''"
	      FilterStateMustResolveToSignalObject off
	      FilterRTWStateStorageClass Auto
	      DifferentiatorICPrevScaledInput 0
	      DifferentiatorOutMin    []
	      DifferentiatorOutMax    []
	      DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
	      InitialConditionSetting Auto
	      FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
	      FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
	      FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
	      FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
	      FilterDiffOutCoefMin    []
	      FilterDiffOutCoefMax    []
	      FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
	      SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
	      SumDenOutMin	      []
	      SumDenOutMax	      []
	      SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
	      SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
	      SumNumOutMin	      []
	      SumNumOutMax	      []
	      SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
	      ReciprocalOutMin	      []
	      ReciprocalOutMax	      []
	      ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
	      DivideOutMin	      []
	      DivideOutMax	      []
	      DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
	      TunerSelectOption	      "Transfer Function Based (PID Tuner App)"
	    }
	    Block {
	      BlockType		      DiscreteTransferFcn
	      Name		      "cfblk4"
	      SID		      "470"
	      Ports		      [1, 1]
	      Position		      [510, 30, 570, 90]
	      ZOrder		      2
	      InputPortMap	      "u0"
	    }
	    Block {
	      BlockType		      Delay
	      Name		      "cfblk5"
	      SID		      "471"
	      Ports		      [2, 1]
	      Position		      [670, 30, 730, 90]
	      ZOrder		      4
	      InputPortMap	      "u0,e6"
	      ShowEnablePort	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cfblk6"
	      SID		      "472"
	      Ports		      [1, 1]
	      Position		      [830, 30, 890, 90]
	      ZOrder		      5
	      LibraryVersion	      "1.441"
	      SourceBlock	      "simulink/Discrete/Tapped Delay"
	      SourceType	      "Tapped Delay Line"
	      SourceProductName	      "Simulink"
	      SourceProductBaseCode   "SL"
	      MultiThreadCoSim	      auto
	      vinit		      0.0
	      samptime		      -1
	      NumDelays		      1
	      DelayOrder	      Oldest
	      includeCurrent	      off
	    }
	    Block {
	      BlockType		      DiscreteFir
	      Name		      "cfblk7"
	      SID		      "473"
	      Ports		      [1, 1]
	      Position		      [990, 30, 1050, 90]
	      ZOrder		      6
	      InputPortMap	      "u0"
	      OutputPortMap	      "o0"
	    }
	    Block {
	      BlockType		      DiscreteFir
	      Name		      "cfblk8"
	      SID		      "474"
	      Ports		      [1, 1]
	      Position		      [1150, 30, 1210, 90]
	      ZOrder		      7
	      InputPortMap	      "u0"
	      OutputPortMap	      "o0"
	    }
	    Block {
	      BlockType		      Delay
	      Name		      "cfblk9"
	      SID		      "475"
	      Ports		      [2, 1]
	      Position		      [1310, 30, 1370, 90]
	      ZOrder		      8
	      InputPortMap	      "u0,e6"
	      ShowEnablePort	      on
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cfblk2"
	      SID		      "468"
	      Position		      [190, 30, 250, 90]
	      ZOrder		      -3
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cfblk14"
	      SID		      "480"
	      Position		      [510, 180, 570, 240]
	      ZOrder		      13
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cfblk15"
	      SID		      "481"
	      Position		      [670, 180, 730, 240]
	      ZOrder		      14
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      ZOrder		      18
	      SrcBlock		      "cfblk1"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		ZOrder			2
		Points			[85, 0; 0, 35; 1275, 0]
		DstBlock		"cfblk10"
		DstPort			1
	      }
	      Branch {
		ZOrder			19
		Points			[75, 0; 0, 35; 645, 0]
		DstBlock		"cfblk6"
		DstPort			1
	      }
	    }
	    Line {
	      ZOrder		      22
	      SrcBlock		      "cfblk9"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		ZOrder			3
		Points			[70, 0; 0, -35; 95, 0; 0, 150; -1365, 0]
		DstBlock		"cfblk12"
		DstPort			1
	      }
	      Branch {
		ZOrder			23
		Points			[0, -35; -240, 0]
		DstBlock		"cfblk8"
		DstPort			1
	      }
	    }
	    Line {
	      ZOrder		      4
	      SrcBlock		      "cfblk4"
	      SrcPort		      1
	      Points		      [85, 0; 0, -35; 315, 0]
	      DstBlock		      "cfblk7"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      27
	      SrcBlock		      "cfblk8"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		ZOrder			26
		Points			[0, -45; -560, 0]
		DstBlock		"cfblk5"
		DstPort			1
	      }
	      Branch {
		ZOrder			28
		Points			[0, 115; -400, 0]
		DstBlock		"cfblk16"
		DstPort			1
	      }
	    }
	    Line {
	      ZOrder		      6
	      SrcBlock		      "cfblk10"
	      SrcPort		      1
	      Points		      [0, 115; -1200, 0]
	      DstBlock		      "cfblk13"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      7
	      SrcBlock		      "cfblk11"
	      SrcPort		      1
	      Points		      [70, 0; 0, -145; 10, 0]
	      DstBlock		      "cfblk2"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      8
	      SrcBlock		      "cfblk12"
	      SrcPort		      1
	      Points		      [40, 0; 0, 15]
	      DstBlock		      "cfblk13"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      9
	      SrcBlock		      "cfblk3"
	      SrcPort		      1
	      Points		      [85, 0; 0, 115; 155, 0]
	      DstBlock		      "cfblk15"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      10
	      SrcBlock		      "cfblk7"
	      SrcPort		      1
	      Points		      [0, 115; -1040, 0]
	      DstBlock		      "cfblk11"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      16
	      SrcBlock		      "cfblk6"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		ZOrder			11
		Points			[75, 0; 0, -35; 325, 0]
		DstBlock		"cfblk9"
		DstPort			1
	      }
	      Branch {
		ZOrder			17
		Points			[0, -35; -400, 0]
		DstBlock		"cfblk4"
		DstPort			1
	      }
	    }
	    Line {
	      ZOrder		      14
	      SrcBlock		      "cfblk13"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		ZOrder			12
		Points			[0, 35; -400, 0]
		DstBlock		"cfblk11"
		DstPort			2
	      }
	      Branch {
		ZOrder			15
		Points			[85, 0; 0, -115; 155, 0]
		DstBlock		"cfblk5"
		DstPort			2
	      }
	      Branch {
		ZOrder			20
		Points			[0, -115; -80, 0]
		DstBlock		"cfblk3"
		DstPort			2
	      }
	      Branch {
		ZOrder			21
		DstBlock		"cfblk14"
		DstPort			1
	      }
	    }
	    Line {
	      ZOrder		      13
	      SrcBlock		      "cfblk5"
	      SrcPort		      1
	      Points		      [0, -35; -400, 0]
	      DstBlock		      "cfblk3"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      29
	      SrcBlock		      "cfblk16"
	      SrcPort		      1
	      Points		      [400, 0]
	      DstBlock		      "cfblk9"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk13"
	  SID			  "483"
	  Ports			  [1, 1]
	  Position		  [350, 180, 410, 240]
	  ZOrder		  11
	  InputPortMap		  "u0"
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk14"
	  SID			  "484"
	  Ports			  [1, 1]
	  Position		  [510, 180, 570, 240]
	  ZOrder		  12
	  InputPortMap		  "u0"
	}
	Block {
	  BlockType		  DiscreteZeroPole
	  Name			  "cfblk3"
	  SID			  "448"
	  Position		  [350, 30, 410, 90]
	  ZOrder		  1
	  Poles			  "[0 0.5]"
	  Gain			  "1"
	  SampleTime		  "-1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cfblk4"
	  SID			  "449"
	  Ports			  [1, 1]
	  Position		  [510, 30, 570, 90]
	  ZOrder		  2
	  LibraryVersion	  "1.441"
	  SourceBlock		  "simulink/Discrete/Transfer Fcn\nLead or Lag"
	  SourceType		  "Lead or Lag Compensator"
	  SourceProductName	  "Simulink"
	  SourceProductBaseCode	  "SL"
	  ContentPreviewEnabled	  off
	  PoleZ			  0.95
	  ZeroZ			  0.75
	  ICPrevOutput		  0.0
	  ICPrevInput		  0.0
	  RndMeth		  Floor
	  DoSatur		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "cfblk5"
	  SID			  "450"
	  Ports			  [1, 1]
	  Position		  [670, 30, 730, 90]
	  ZOrder		  3
	  LibraryVersion	  "1.441"
	  SourceBlock		  "simulink/Discrete/Difference"
	  SourceType		  "Difference"
	  SourceProductName	  "Simulink"
	  SourceProductBaseCode	  "SL"
	  ContentPreviewEnabled	  off
	  ICPrevInput		  0.0
	  InputProcessing	  "Elements as channels (sample based)"
	  OutMin		  []
	  OutMax		  []
	  OutDataTypeStr	  "Inherit: Inherit via back propagation"
	  OutputDataTypeScalingMode "Inherit via back propagation"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^-10"
	  LockScale		  off
	  RndMeth		  Floor
	  DoSatur		  off
	}
	Block {
	  BlockType		  If
	  Name			  "cfblk6"
	  SID			  "451"
	  Ports			  [1, 2]
	  Position		  [830, 30, 890, 90]
	  ZOrder		  4
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk2"
	  SID			  "447"
	  Position		  [190, 30, 250, 90]
	  ZOrder		  -3
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk8"
	  SID			  "453"
	  Position		  [1150, 30, 1210, 90]
	  ZOrder		  6
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk9"
	  SID			  "454"
	  Position		  [1310, 30, 1370, 90]
	  ZOrder		  7
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk10"
	  SID			  "455"
	  Position		  [1470, 30, 1530, 90]
	  ZOrder		  8
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Line {
	  ZOrder		  2
	  SrcBlock		  "cfblk12"
	  SrcPort		  1
	  Points		  [880, 0]
	  DstBlock		  "cfblk8"
	  DstPort		  1
	}
	Line {
	  ZOrder		  4
	  SrcBlock		  "cfblk12"
	  SrcPort		  2
	  Points		  [80, 0]
	  DstBlock		  "cfblk3"
	  DstPort		  1
	}
	Line {
	  ZOrder		  11
	  SrcBlock		  "cfblk3"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    5
	    Points		    [0, -50; -250, 0; 0, 50]
	    DstBlock		    "cfblk2"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    12
	    Points		    [75, 0; 0, -35; 965, 0]
	    DstBlock		    "cfblk10"
	    DstPort		    1
	  }
	}
	Line {
	  ZOrder		  7
	  SrcBlock		  "cfblk4"
	  SrcPort		  1
	  DstBlock		  "cfblk5"
	  DstPort		  1
	}
	Line {
	  ZOrder		  8
	  SrcBlock		  "cfblk11"
	  SrcPort		  1
	  DstBlock		  "cfblk12"
	  DstPort		  1
	}
	Line {
	  ZOrder		  9
	  SrcBlock		  "cfblk1"
	  SrcPort		  1
	  Points		  [0, 110; -80, 0]
	  DstBlock		  "cfblk11"
	  DstPort		  1
	}
	Line {
	  ZOrder		  10
	  SrcBlock		  "cfblk7"
	  SrcPort		  1
	  Points		  [70, 0; 0, -35; 170, 0]
	  DstBlock		  "cfblk9"
	  DstPort		  1
	}
	Line {
	  ZOrder		  13
	  SrcBlock		  "cfblk6"
	  SrcPort		  1
	  Points		  [5, 0; 0, 120]
	  DstBlock		  "cfblk11"
	  DstPort		  ifaction
	}
	Line {
	  ZOrder		  14
	  SrcBlock		  "cfblk6"
	  SrcPort		  2
	  Points		  [0, 90]
	  DstBlock		  "cfblk12"
	  DstPort		  ifaction
	}
	Line {
	  ZOrder		  15
	  SrcBlock		  "cfblk12"
	  SrcPort		  3
	  Points		  [80, 0]
	  DstBlock		  "cfblk13"
	  DstPort		  1
	}
	Line {
	  ZOrder		  16
	  SrcBlock		  "cfblk13"
	  SrcPort		  1
	  Points		  [400, 0]
	  DstBlock		  "cfblk6"
	  DstPort		  1
	}
	Line {
	  ZOrder		  17
	  SrcBlock		  "cfblk5"
	  SrcPort		  1
	  Points		  [0, 115; -240, 0]
	  DstBlock		  "cfblk14"
	  DstPort		  1
	}
	Line {
	  ZOrder		  18
	  SrcBlock		  "cfblk14"
	  SrcPort		  1
	  Points		  [0, -115; -80, 0]
	  DstBlock		  "cfblk4"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Delay
      Name		      "cfblk53"
      SID		      "485"
      Ports		      [1, 1]
      Position		      [350, 780, 410, 840]
      ZOrder		      53
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Block {
      BlockType		      Delay
      Name		      "cfblk54"
      SID		      "486"
      Ports		      [1, 1]
      Position		      [510, 780, 570, 840]
      ZOrder		      54
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Block {
      BlockType		      Delay
      Name		      "cfblk55"
      SID		      "487"
      Ports		      [1, 1]
      Position		      [670, 780, 730, 840]
      ZOrder		      55
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Block {
      BlockType		      Delay
      Name		      "cfblk56"
      SID		      "488"
      Ports		      [1, 1]
      Position		      [830, 780, 890, 840]
      ZOrder		      56
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Block {
      BlockType		      Delay
      Name		      "cfblk57"
      SID		      "489"
      Ports		      [1, 1]
      Position		      [990, 780, 1050, 840]
      ZOrder		      57
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Block {
      BlockType		      Delay
      Name		      "cfblk58"
      SID		      "490"
      Ports		      [1, 1]
      Position		      [1150, 780, 1210, 840]
      ZOrder		      58
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Block {
      BlockType		      Delay
      Name		      "cfblk59"
      SID		      "491"
      Ports		      [1, 1]
      Position		      [1310, 780, 1370, 840]
      ZOrder		      59
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Block {
      BlockType		      DiscreteTransferFcn
      Name		      "cfblk6"
      SID		      "6"
      Ports		      [1, 1]
      Position		      [830, 30, 890, 90]
      ZOrder		      6
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Block {
      BlockType		      Delay
      Name		      "cfblk60"
      SID		      "492"
      Ports		      [1, 1]
      Position		      [1470, 780, 1530, 840]
      ZOrder		      60
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Block {
      BlockType		      Delay
      Name		      "cfblk61"
      SID		      "493"
      Ports		      [1, 1]
      Position		      [30, 930, 90, 990]
      ZOrder		      61
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Block {
      BlockType		      Delay
      Name		      "cfblk62"
      SID		      "494"
      Ports		      [1, 1]
      Position		      [190, 930, 250, 990]
      ZOrder		      62
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Block {
      BlockType		      Delay
      Name		      "cfblk63"
      SID		      "495"
      Ports		      [1, 1]
      Position		      [350, 930, 410, 990]
      ZOrder		      63
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Block {
      BlockType		      Delay
      Name		      "cfblk64"
      SID		      "496"
      Ports		      [1, 1]
      Position		      [510, 930, 570, 990]
      ZOrder		      64
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Block {
      BlockType		      Delay
      Name		      "cfblk65"
      SID		      "497"
      Ports		      [1, 1]
      Position		      [670, 930, 730, 990]
      ZOrder		      65
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Block {
      BlockType		      Delay
      Name		      "cfblk66"
      SID		      "498"
      Ports		      [1, 1]
      Position		      [830, 930, 890, 990]
      ZOrder		      66
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Block {
      BlockType		      Delay
      Name		      "cfblk67"
      SID		      "499"
      Ports		      [1, 1]
      Position		      [990, 930, 1050, 990]
      ZOrder		      67
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Block {
      BlockType		      Delay
      Name		      "cfblk68"
      SID		      "500"
      Ports		      [1, 1]
      Position		      [1150, 930, 1210, 990]
      ZOrder		      68
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Block {
      BlockType		      Delay
      Name		      "cfblk69"
      SID		      "501"
      Ports		      [1, 1]
      Position		      [1310, 930, 1370, 990]
      ZOrder		      69
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Block {
      BlockType		      Reference
      Name		      "cfblk7"
      SID		      "7"
      Ports		      [1, 1]
      Position		      [990, 30, 1050, 90]
      ZOrder		      7
      LibraryVersion	      "1.441"
      SourceBlock	      "simulink/Continuous/PID Controller"
      SourceType	      "PID 1dof"
      SourceProductName	      "Simulink"
      SourceProductBaseCode   "SL"
      ContentPreviewEnabled   off
      Controller	      "PID"
      TimeDomain	      "Discrete-time"
      SampleTime	      "1"
      IntegratorMethod	      "Forward Euler"
      FilterMethod	      "Forward Euler"
      Form		      "Parallel"
      UseFilter		      on
      ControllerParametersSource "internal"
      P			      "1"
      I			      "1"
      D			      "0"
      N			      "100"
      InitialConditionSource  "internal"
      InitialConditionForIntegrator "0"
      InitialConditionForFilter	"0"
      ExternalReset	      "none"
      IgnoreLimit	      off
      ZeroCross		      on
      LimitOutput	      off
      UpperSaturationLimit    "inf"
      LowerSaturationLimit    "-inf"
      LinearizeAsGain	      off
      AntiWindupMode	      "none"
      Kb		      "1"
      TrackingMode	      off
      Kt		      "1"
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
      LockScale		      off
      PParamMin		      "[]"
      PParamMax		      "[]"
      PParamDataTypeStr	      "Inherit: Inherit via internal rule"
      IParamMin		      "[]"
      IParamMax		      "[]"
      IParamDataTypeStr	      "Inherit: Inherit via internal rule"
      DParamMin		      "[]"
      DParamMax		      "[]"
      DParamDataTypeStr	      "Inherit: Inherit via internal rule"
      NParamMin		      "[]"
      NParamMax		      "[]"
      NParamDataTypeStr	      "Inherit: Inherit via internal rule"
      KbParamMin	      "[]"
      KbParamMax	      "[]"
      KbParamDataTypeStr      "Inherit: Inherit via internal rule"
      KtParamMin	      "[]"
      KtParamMax	      "[]"
      KtParamDataTypeStr      "Inherit: Inherit via internal rule"
      POutMin		      "[]"
      POutMax		      "[]"
      POutDataTypeStr	      "Inherit: Inherit via internal rule"
      PGainOutDataTypeStr     "Inherit: Inherit via internal rule"
      PProdOutDataTypeStr     "Inherit: Inherit via internal rule"
      IOutMin		      "[]"
      IOutMax		      "[]"
      IOutDataTypeStr	      "Inherit: Inherit via internal rule"
      IGainOutDataTypeStr     "Inherit: Inherit via internal rule"
      IProdOutDataTypeStr     "Inherit: Inherit via internal rule"
      DOutMin		      "[]"
      DOutMax		      "[]"
      DOutDataTypeStr	      "Inherit: Inherit via internal rule"
      DGainOutDataTypeStr     "Inherit: Inherit via internal rule"
      DProdOutDataTypeStr     "Inherit: Inherit via internal rule"
      NOutMin		      "[]"
      NOutMax		      "[]"
      NOutDataTypeStr	      "Inherit: Inherit via internal rule"
      NGainOutDataTypeStr     "Inherit: Inherit via internal rule"
      NProdOutDataTypeStr     "Inherit: Inherit via internal rule"
      KbOutMin		      "[]"
      KbOutMax		      "[]"
      KbOutDataTypeStr	      "Inherit: Inherit via internal rule"
      KtOutMin		      "[]"
      KtOutMax		      "[]"
      KtOutDataTypeStr	      "Inherit: Inherit via internal rule"
      IntegratorOutMin	      "[]"
      IntegratorOutMax	      "[]"
      IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
      FilterOutMin	      "[]"
      FilterOutMax	      "[]"
      FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
      SumOutMin		      "[]"
      SumOutMax		      "[]"
      SumOutDataTypeStr	      "Inherit: Inherit via internal rule"
      SumI1OutMin	      "[]"
      SumI1OutMax	      "[]"
      SumI1OutDataTypeStr     "Inherit: Inherit via internal rule"
      SumI2OutMin	      "[]"
      SumI2OutMax	      "[]"
      SumI2OutDataTypeStr     "Inherit: Inherit via internal rule"
      SumI3OutMin	      "[]"
      SumI3OutMax	      "[]"
      SumI3OutDataTypeStr     "Inherit: Inherit via internal rule"
      SumDOutMin	      "[]"
      SumDOutMax	      "[]"
      SumDOutDataTypeStr      "Inherit: Inherit via internal rule"
      SumAccumDataTypeStr     "Inherit: Inherit via internal rule"
      SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
      SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
      SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
      SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
      SaturationOutMin	      "[]"
      SaturationOutMax	      "[]"
      SaturationOutDataTypeStr "Inherit: Same as input"
      IntegratorContinuousStateAttributes "''"
      IntegratorStateMustResolveToSignalObject off
      IntegratorRTWStateStorageClass "Auto"
      FilterContinuousStateAttributes "''"
      FilterStateMustResolveToSignalObject off
      FilterRTWStateStorageClass "Auto"
      DifferentiatorICPrevScaledInput "0"
      DifferentiatorOutMin    "[]"
      DifferentiatorOutMax    "[]"
      DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
      InitialConditionSetting "Auto"
      FilterDiffNumProductOutputDataTypeStr "Inherit: Inherit via internal rule"
      FilterDiffDenProductOutputDataTypeStr "Inherit: Inherit via internal rule"
      FilterDiffNumAccumDataTypeStr "Inherit: Inherit via internal rule"
      FilterDiffDenAccumDataTypeStr "Inherit: Inherit via internal rule"
      FilterDiffOutCoefMin    "[]"
      FilterDiffOutCoefMax    "[]"
      FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
      SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
      SumDenOutMin	      "[]"
      SumDenOutMax	      "[]"
      SumDenOutDataTypeStr    "Inherit: Inherit via internal rule"
      SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
      SumNumOutMin	      "[]"
      SumNumOutMax	      "[]"
      SumNumOutDataTypeStr    "Inherit: Inherit via internal rule"
      ReciprocalOutMin	      "[]"
      ReciprocalOutMax	      "[]"
      ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
      DivideOutMin	      "[]"
      DivideOutMax	      "[]"
      DivideOutDataTypeStr    "Inherit: Inherit via internal rule"
      TunerSelectOption	      "Transfer Function Based (PID Tuner App)"
    }
    Block {
      BlockType		      DataTypeConversion
      Name		      "cfblk70"
      SID		      "504"
      Position		      [1470, 930, 1530, 990]
      ZOrder		      70
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      DataTypeConversion
      Name		      "cfblk71"
      SID		      "505"
      Position		      [30, 1080, 90, 1140]
      ZOrder		      71
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      DiscreteTransferFcn
      Name		      "cfblk8"
      SID		      "8"
      Ports		      [1, 1]
      Position		      [1150, 30, 1210, 90]
      ZOrder		      8
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Block {
      BlockType		      Reference
      Name		      "cfblk9"
      SID		      "9"
      Ports		      [1, 1]
      Position		      [1310, 30, 1370, 90]
      ZOrder		      9
      LibraryVersion	      "1.441"
      SourceBlock	      "simulink/Discrete/Transfer Fcn\nLead or Lag"
      SourceType	      "Lead or Lag Compensator"
      SourceProductName	      "Simulink"
      SourceProductBaseCode   "SL"
      ContentPreviewEnabled   off
      PoleZ		      "0.95"
      ZeroZ		      "0.75"
      ICPrevOutput	      "0.0"
      ICPrevInput	      "0.0"
      RndMeth		      "Floor"
      DoSatur		      off
    }
    Line {
      ZOrder		      1
      SrcBlock		      "cfblk34"
      SrcPort		      1
      DstBlock		      "cfblk24"
      DstPort		      1
    }
    Line {
      ZOrder		      2
      SrcBlock		      "cfblk51"
      SrcPort		      1
      Points		      [90, 0; 0, -95; 310, 0]
      DstBlock		      "cfblk44"
      DstPort		      1
    }
    Line {
      ZOrder		      3
      SrcBlock		      "cfblk27"
      SrcPort		      1
      Points		      [0, 115; -475, 0; 0, 375; -405, 0]
      DstBlock		      "cfblk52"
      DstPort		      1
    }
    Line {
      ZOrder		      5
      SrcBlock		      "cfblk3"
      SrcPort		      1
      Points		      [85, 0; 0, 115; 635, 0]
      DstBlock		      "cfblk18"
      DstPort		      1
    }
    Line {
      ZOrder		      120
      SrcBlock		      "cfblk15"
      SrcPort		      1
      Points		      [40, 0]
      Branch {
	ZOrder			119
	Points			[0, 750]
	DstBlock		"cfblk66"
	DstPort			1
      }
      Branch {
	ZOrder			121
	Points			[35, 0; 0, 715; 165, 0]
	DstBlock		"cfblk67"
	DstPort			1
      }
    }
    Line {
      ZOrder		      7
      SrcBlock		      "cfblk47"
      SrcPort		      1
      Points		      [0, -100; -240, 0]
      DstBlock		      "cfblk16"
      DstPort		      1
    }
    Line {
      ZOrder		      8
      SrcBlock		      "cfblk30"
      SrcPort		      1
      Points		      [0, -115; -720, 0]
      DstBlock		      "cfblk16"
      DstPort		      2
    }
    Line {
      ZOrder		      10
      SrcBlock		      "cfblk13"
      SrcPort		      1
      Points		      [0, 265; -400, 0]
      DstBlock		      "cfblk41"
      DstPort		      1
    }
    Line {
      ZOrder		      124
      SrcBlock		      "cfblk7"
      SrcPort		      1
      Points		      [0, 0]
      Branch {
	ZOrder			123
	Points			[0, 115; -400, 0]
	DstBlock		"cfblk15"
	DstPort			1
      }
      Branch {
	ZOrder			125
	Points			[40, 0; 0, 900]
	DstBlock		"cfblk68"
	DstPort			1
      }
    }
    Line {
      ZOrder		      13
      SrcBlock		      "cfblk47"
      SrcPort		      2
      Points		      [0, 185; -1040, 0]
      DstBlock		      "cfblk51"
      DstPort		      1
    }
    Line {
      ZOrder		      65
      SrcBlock		      "cfblk33"
      SrcPort		      1
      Points		      [0, -115]
      Branch {
	ZOrder			14
	Points			[0, -150; -400, 0]
	DstBlock		"cfblk11"
	DstPort			1
      }
      Branch {
	ZOrder			66
	Points			[-400, 0]
	DstBlock		"cfblk21"
	DstPort			2
      }
    }
    Line {
      ZOrder		      15
      SrcBlock		      "cfblk31"
      SrcPort		      1
      Points		      [0, -115; -80, 0]
      DstBlock		      "cfblk21"
      DstPort		      1
    }
    Line {
      ZOrder		      63
      SrcBlock		      "cfblk29"
      SrcPort		      1
      Points		      [0, 0]
      Branch {
	ZOrder			16
	Points			[75, 0; 0, 315]
	DstBlock		"cfblk50"
	DstPort			2
      }
      Branch {
	ZOrder			64
	Points			[0, 115; -885, 0; 0, 210]
	DstBlock		"cfblk44"
	DstPort			4
      }
    }
    Line {
      ZOrder		      17
      SrcBlock		      "cfblk52"
      SrcPort		      1
      Points		      [880, 0]
      DstBlock		      "cfblk18"
      DstPort		      2
    }
    Line {
      ZOrder		      18
      SrcBlock		      "cfblk14"
      SrcPort		      1
      Points		      [75, 0; 0, 300]
      DstBlock		      "cfblk35"
      DstPort		      1
    }
    Line {
      ZOrder		      106
      SrcBlock		      "cfblk10"
      SrcPort		      1
      Points		      [0, 115]
      Branch {
	ZOrder			105
	Points			[-1040, 0]
	DstBlock		"cfblk14"
	DstPort			1
      }
      Branch {
	ZOrder			107
	Points			[0, 150; -1275, 0; 0, 600; -85, 0]
	DstBlock		"cfblk62"
	DstPort			1
      }
    }
    Line {
      ZOrder		      20
      SrcBlock		      "cfblk6"
      SrcPort		      1
      Points		      [0, -35; -400, 0]
      DstBlock		      "cfblk4"
      DstPort		      1
    }
    Line {
      ZOrder		      21
      SrcBlock		      "cfblk2"
      SrcPort		      1
      Points		      [85, 0; 0, 560; 635, 0]
      DstBlock		      "cfblk47"
      DstPort		      1
    }
    Line {
      ZOrder		      22
      SrcBlock		      "cfblk11"
      SrcPort		      1
      Points		      [0, -115; -80, 0]
      DstBlock		      "cfblk1"
      DstPort		      1
    }
    Line {
      ZOrder		      23
      SrcBlock		      "cfblk48"
      SrcPort		      2
      Points		      [5, 0; 0, -280; -885, 0]
      DstBlock		      "cfblk23"
      DstPort		      1
    }
    Line {
      ZOrder		      24
      SrcBlock		      "cfblk49"
      SrcPort		      1
      Points		      [0, -20; -720, 0]
      DstBlock		      "cfblk45"
      DstPort		      1
    }
    Line {
      ZOrder		      82
      SrcBlock		      "cfblk42"
      SrcPort		      1
      Points		      [40, 0]
      Branch {
	ZOrder			81
	Points			[45, 0; 0, -265; 955, 0]
	DstBlock		"cfblk19"
	DstPort			1
      }
      Branch {
	ZOrder			83
	Points			[0, 150]
	DstBlock		"cfblk53"
	DstPort			1
      }
    }
    Line {
      ZOrder		      27
      SrcBlock		      "cfblk50"
      SrcPort		      1
      Points		      [0, -95; -1360, 0]
      DstBlock		      "cfblk22"
      DstPort		      1
    }
    Line {
      ZOrder		      28
      SrcBlock		      "cfblk51"
      SrcPort		      3
      Points		      [75, 0; 0, -285; 805, 0]
      DstBlock		      "cfblk37"
      DstPort		      1
    }
    Line {
      ZOrder		      29
      SrcBlock		      "cfblk28"
      SrcPort		      1
      Points		      [0, 115; -400, 0]
      DstBlock		      "cfblk36"
      DstPort		      1
    }
    Line {
      ZOrder		      30
      SrcBlock		      "cfblk50"
      SrcPort		      2
      Points		      [10, 0; 0, -635; -570, 0]
      DstBlock		      "cfblk7"
      DstPort		      1
    }
    Line {
      ZOrder		      31
      SrcBlock		      "cfblk49"
      SrcPort		      2
      Points		      [5, 0; 0, -565; -725, 0]
      DstBlock		      "cfblk5"
      DstPort		      1
    }
    Line {
      ZOrder		      33
      SrcBlock		      "cfblk50"
      SrcPort		      3
      Points		      [0, 20; -1360, 0]
      DstBlock		      "cfblk42"
      DstPort		      1
    }
    Line {
      ZOrder		      34
      SrcBlock		      "cfblk45"
      SrcPort		      1
      Points		      [75, 0; 0, -580]
      DstBlock		      "cfblk6"
      DstPort		      1
    }
    Line {
      ZOrder		      35
      SrcBlock		      "cfblk1"
      SrcPort		      1
      Points		      [75, 0; 0, 560; 165, 0]
      DstBlock		      "cfblk43"
      DstPort		      1
    }
    Line {
      ZOrder		      36
      SrcBlock		      "cfblk52"
      SrcPort		      2
      Points		      [1195, 0; 0, -745]
      DstBlock		      "cfblk10"
      DstPort		      1
    }
    Line {
      ZOrder		      90
      SrcBlock		      "cfblk4"
      SrcPort		      1
      Points		      [5, 0]
      Branch {
	ZOrder			89
	Points			[0, 715; -85, 0]
	DstBlock		"cfblk54"
	DstPort			1
      }
      Branch {
	ZOrder			91
	Points			[35, 0; 0, 750]
	DstBlock		"cfblk55"
	DstPort			1
      }
    }
    Line {
      ZOrder		      39
      SrcBlock		      "cfblk43"
      SrcPort		      1
      Points		      [0, 35; -240, 0]
      DstBlock		      "cfblk42"
      DstPort		      2
    }
    Line {
      ZOrder		      40
      SrcBlock		      "cfblk52"
      SrcPort		      3
      Points		      [75, 0; 0, -760]
      DstBlock		      "cfblk3"
      DstPort		      1
    }
    Line {
      ZOrder		      42
      SrcBlock		      "cfblk32"
      SrcPort		      1
      Points		      [90, 0; 0, -115; 630, 0]
      DstBlock		      "cfblk17"
      DstPort		      1
    }
    Line {
      ZOrder		      45
      SrcBlock		      "cfblk52"
      SrcPort		      4
      Points		      [5, 0; 0, -590; -85, 0]
      DstBlock		      "cfblk12"
      DstPort		      1
    }
    Line {
      ZOrder		      46
      SrcBlock		      "cfblk45"
      SrcPort		      3
      Points		      [5, 0; 0, -425; -405, 0]
      DstBlock		      "cfblk13"
      DstPort		      1
    }
    Line {
      ZOrder		      47
      SrcBlock		      "cfblk49"
      SrcPort		      3
      Points		      [5, 0; 0, -585; -85, 0]
      DstBlock		      "cfblk9"
      DstPort		      1
    }
    Line {
      ZOrder		      49
      SrcBlock		      "cfblk45"
      SrcPort		      4
      Points		      [75, 0; 0, -325]
      DstBlock		      "cfblk26"
      DstPort		      1
    }
    Line {
      ZOrder		      51
      SrcBlock		      "cfblk44"
      SrcPort		      2
      Points		      [75, 0; 0, -410; 805, 0]
      DstBlock		      "cfblk20"
      DstPort		      1
    }
    Line {
      ZOrder		      52
      SrcBlock		      "cfblk44"
      SrcPort		      3
      Points		      [80, 0]
      DstBlock		      "cfblk45"
      DstPort		      2
    }
    Line {
      ZOrder		      53
      SrcBlock		      "cfblk44"
      SrcPort		      4
      Points		      [75, 0; 0, -610]
      DstBlock		      "cfblk5"
      DstPort		      2
    }
    Line {
      ZOrder		      69
      SrcBlock		      "cfblk35"
      SrcPort		      1
      Points		      [5, 0; 0, 120]
      DstBlock		      "cfblk41"
      DstPort		      ifaction
    }
    Line {
      ZOrder		      70
      SrcBlock		      "cfblk35"
      SrcPort		      2
      Points		      [0, 90]
      DstBlock		      "cfblk42"
      DstPort		      ifaction
    }
    Line {
      ZOrder		      71
      SrcBlock		      "cfblk36"
      SrcPort		      1
      Points		      [5, 0; 0, 120]
      DstBlock		      "cfblk43"
      DstPort		      ifaction
    }
    Line {
      ZOrder		      72
      SrcBlock		      "cfblk36"
      SrcPort		      2
      Points		      [0, 92]
      DstBlock		      "cfblk44"
      DstPort		      ifaction
    }
    Line {
      ZOrder		      73
      SrcBlock		      "cfblk37"
      SrcPort		      1
      Points		      [5, 0; 0, 120]
      DstBlock		      "cfblk45"
      DstPort		      ifaction
    }
    Line {
      ZOrder		      74
      SrcBlock		      "cfblk37"
      SrcPort		      2
      Points		      [0, 90]
      DstBlock		      "cfblk46"
      DstPort		      ifaction
    }
    Line {
      ZOrder		      75
      SrcBlock		      "cfblk38"
      SrcPort		      1
      Points		      [5, 0; 0, 120]
      DstBlock		      "cfblk47"
      DstPort		      ifaction
    }
    Line {
      ZOrder		      76
      SrcBlock		      "cfblk38"
      SrcPort		      2
      Points		      [0, 90]
      DstBlock		      "cfblk48"
      DstPort		      ifaction
    }
    Line {
      ZOrder		      77
      SrcBlock		      "cfblk39"
      SrcPort		      1
      Points		      [5, 0; 0, 120]
      DstBlock		      "cfblk49"
      DstPort		      ifaction
    }
    Line {
      ZOrder		      78
      SrcBlock		      "cfblk39"
      SrcPort		      2
      Points		      [90, 0; 0, 90]
      DstBlock		      "cfblk50"
      DstPort		      ifaction
    }
    Line {
      ZOrder		      79
      SrcBlock		      "cfblk40"
      SrcPort		      1
      Points		      [5, 0; 0, 270]
      DstBlock		      "cfblk51"
      DstPort		      ifaction
    }
    Line {
      ZOrder		      80
      SrcBlock		      "cfblk40"
      SrcPort		      2
      Points		      [0, 85; -1275, 0; 0, 155]
      DstBlock		      "cfblk52"
      DstPort		      ifaction
    }
    Line {
      ZOrder		      84
      SrcBlock		      "cfblk53"
      SrcPort		      1
      Points		      [0, -115; -80, 0]
      DstBlock		      "cfblk43"
      DstPort		      3
    }
    Line {
      ZOrder		      88
      SrcBlock		      "cfblk54"
      SrcPort		      1
      Points		      [0, -110; -245, 0; 0, -40]
      DstBlock		      "cfblk43"
      DstPort		      2
    }
    Line {
      ZOrder		      92
      SrcBlock		      "cfblk55"
      SrcPort		      1
      Points		      [240, 0]
      DstBlock		      "cfblk47"
      DstPort		      2
    }
    Line {
      ZOrder		      93
      SrcBlock		      "cfblk45"
      SrcPort		      2
      Points		      [75, 0; 0, 155]
      DstBlock		      "cfblk56"
      DstPort		      1
    }
    Line {
      ZOrder		      94
      SrcBlock		      "cfblk56"
      SrcPort		      1
      Points		      [240, 0]
      DstBlock		      "cfblk48"
      DstPort		      1
    }
    Line {
      ZOrder		      95
      SrcBlock		      "cfblk48"
      SrcPort		      1
      Points		      [5, 0; 0, 130; -245, 0]
      DstBlock		      "cfblk57"
      DstPort		      1
    }
    Line {
      ZOrder		      96
      SrcBlock		      "cfblk57"
      SrcPort		      1
      Points		      [395, 0; 0, -300]
      DstBlock		      "cfblk40"
      DstPort		      1
    }
    Line {
      ZOrder		      97
      SrcBlock		      "cfblk41"
      SrcPort		      1
      Points		      [75, 0; 0, 115; 965, 0]
      DstBlock		      "cfblk58"
      DstPort		      1
    }
    Line {
      ZOrder		      98
      SrcBlock		      "cfblk58"
      SrcPort		      1
      Points		      [0, -115; -475, 0; 0, -450; -245, 0]
      DstBlock		      "cfblk14"
      DstPort		      2
    }
    Line {
      ZOrder		      99
      SrcBlock		      "cfblk41"
      SrcPort		      2
      Points		      [0, 80; -95, 0; 0, 115; 1295, 0]
      DstBlock		      "cfblk59"
      DstPort		      1
    }
    Line {
      ZOrder		      100
      SrcBlock		      "cfblk59"
      SrcPort		      1
      Points		      [0, -115; -560, 0]
      DstBlock		      "cfblk46"
      DstPort		      1
    }
    Line {
      ZOrder		      101
      SrcBlock		      "cfblk46"
      SrcPort		      1
      Points		      [75, 0; 0, 130; 485, 0]
      DstBlock		      "cfblk60"
      DstPort		      1
    }
    Line {
      ZOrder		      102
      SrcBlock		      "cfblk60"
      SrcPort		      1
      Points		      [0, 40; -1520, 0]
      DstBlock		      "cfblk51"
      DstPort		      2
    }
    Line {
      ZOrder		      103
      SrcBlock		      "cfblk46"
      SrcPort		      2
      Points		      [0, 100; -635, 0; 0, 150; -245, 0]
      DstBlock		      "cfblk61"
      DstPort		      1
    }
    Line {
      ZOrder		      104
      SrcBlock		      "cfblk61"
      SrcPort		      1
      Points		      [1195, 0; 0, -320]
      DstBlock		      "cfblk49"
      DstPort		      1
    }
    Line {
      ZOrder		      108
      SrcBlock		      "cfblk62"
      SrcPort		      1
      Points		      [0, -110; -80, 0]
      DstBlock		      "cfblk52"
      DstPort		      2
    }
    Line {
      ZOrder		      109
      SrcBlock		      "cfblk12"
      SrcPort		      1
      Points		      [75, 0; 0, 750]
      DstBlock		      "cfblk63"
      DstPort		      1
    }
    Line {
      ZOrder		      110
      SrcBlock		      "cfblk63"
      SrcPort		      1
      Points		      [75, 0; 0, -305]
      DstBlock		      "cfblk44"
      DstPort		      2
    }
    Line {
      ZOrder		      111
      SrcBlock		      "cfblk5"
      SrcPort		      1
      Points		      [0, 115; -155, 0; 0, 750; -85, 0]
      DstBlock		      "cfblk64"
      DstPort		      1
    }
    Line {
      ZOrder		      112
      SrcBlock		      "cfblk64"
      SrcPort		      1
      Points		      [555, 0; 0, -450]
      DstBlock		      "cfblk38"
      DstPort		      1
    }
    Line {
      ZOrder		      113
      SrcBlock		      "cfblk9"
      SrcPort		      1
      Points		      [0, 265; -635, 0; 0, 600; -85, 0]
      DstBlock		      "cfblk65"
      DstPort		      1
    }
    Line {
      ZOrder		      114
      SrcBlock		      "cfblk65"
      SrcPort		      1
      Points		      [715, 0; 0, -315]
      DstBlock		      "cfblk50"
      DstPort		      1
    }
    Line {
      ZOrder		      118
      SrcBlock		      "cfblk66"
      SrcPort		      1
      Points		      [395, 0; 0, -450]
      DstBlock		      "cfblk39"
      DstPort		      1
    }
    Line {
      ZOrder		      122
      SrcBlock		      "cfblk67"
      SrcPort		      1
      Points		      [235, 0; 0, -280]
      DstBlock		      "cfblk49"
      DstPort		      3
    }
    Line {
      ZOrder		      126
      SrcBlock		      "cfblk68"
      SrcPort		      1
      Points		      [0, -115; -725, 0; 0, -175]
      DstBlock		      "cfblk44"
      DstPort		      3
    }
    Line {
      ZOrder		      127
      SrcBlock		      "cfblk51"
      SrcPort		      2
      Points		      [75, 0; 0, 115; 1125, 0]
      DstBlock		      "cfblk69"
      DstPort		      1
    }
    Line {
      ZOrder		      128
      SrcBlock		      "cfblk69"
      SrcPort		      1
      Points		      [0, 5; 175, 0; 0, -950; -1375, 0]
      DstBlock		      "cfblk2"
      DstPort		      1
    }
    Line {
      ZOrder		      129
      SrcBlock		      "cfblk8"
      SrcPort		      1
      Points		      [75, 0; 0, 865; 165, 0]
      DstBlock		      "cfblk70"
      DstPort		      1
    }
    Line {
      ZOrder		      130
      SrcBlock		      "cfblk70"
      SrcPort		      1
      Points		      [0, -115; -245, 0; 0, -185]
      DstBlock		      "cfblk49"
      DstPort		      2
    }
    Line {
      ZOrder		      131
      SrcBlock		      "cfblk44"
      SrcPort		      1
      Points		      [5, 0; 0, 435; -565, 0]
      DstBlock		      "cfblk71"
      DstPort		      1
    }
    Line {
      ZOrder		      132
      SrcBlock		      "cfblk71"
      SrcPort		      1
      Points		      [1035, 0; 0, -1050]
      DstBlock		      "cfblk8"
      DstPort		      1
    }
  }
}
