# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Progetto_Reti.srcs/sources_1/new/10709856.vhd" \
"../../../../../../tb_6.vhd" \

# Do not sort compile order
nosort
