\hypertarget{group___r_c_c_ex___a_d_c12___clock___source}{}\doxysection{ADC12 Clock Source}
\label{group___r_c_c_ex___a_d_c12___clock___source}\index{ADC12 Clock Source@{ADC12 Clock Source}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___r_c_c_ex___a_d_c12___clock___source_ga61ce09e6ffc28c58b4df8080c8ece958}\label{group___r_c_c_ex___a_d_c12___clock___source_ga61ce09e6ffc28c58b4df8080c8ece958}} 
\#define {\bfseries RCC\+\_\+\+ADC12\+CLKSOURCE\+\_\+\+NONE}~0x00000000U
\item 
\mbox{\Hypertarget{group___r_c_c_ex___a_d_c12___clock___source_gaf5078ea7579aabaa750b00f36f381f77}\label{group___r_c_c_ex___a_d_c12___clock___source_gaf5078ea7579aabaa750b00f36f381f77}} 
\#define {\bfseries RCC\+\_\+\+ADC12\+CLKSOURCE\+\_\+\+PLL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20ddb3cd4d1fd5d96332afe3ae38d8f4}{RCC\+\_\+\+CCIPR\+\_\+\+ADC12\+SEL\+\_\+0}}
\item 
\mbox{\Hypertarget{group___r_c_c_ex___a_d_c12___clock___source_ga01636f75c20c23ddac3f8f36ca695421}\label{group___r_c_c_ex___a_d_c12___clock___source_ga01636f75c20c23ddac3f8f36ca695421}} 
\#define {\bfseries RCC\+\_\+\+ADC12\+CLKSOURCE\+\_\+\+SYSCLK}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6ad9ad01be4f7e68ef4109afec3df8f}{RCC\+\_\+\+CCIPR\+\_\+\+ADC12\+SEL\+\_\+1}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
