{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701926511320 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701926511320 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec  7 14:21:51 2023 " "Processing started: Thu Dec  7 14:21:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701926511320 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701926511320 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SMU_RV32I_System -c SMU_RV32I_System " "Command: quartus_map --read_settings_files=on --write_settings_files=off SMU_RV32I_System -c SMU_RV32I_System" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701926511320 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701926511425 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701926511425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "10peripheral_tbman/01.tbman/tbman_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file 10peripheral_tbman/01.tbman/tbman_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 tbman_wrap " "Found entity 1: tbman_wrap" {  } { { "10peripheral_tbman/01.tbman/tbman_wrap.v" "" { Text "/home/user/project/lab_cpu/3j_cpu_design_2023/FPGA/10peripheral_tbman/01.tbman/tbman_wrap.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701926516258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701926516258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "10peripheral_tbman/01.tbman/tbman_regs.v 1 1 " "Found 1 design units, including 1 entities, in source file 10peripheral_tbman/01.tbman/tbman_regs.v" { { "Info" "ISGN_ENTITY_NAME" "1 tbman_regs " "Found entity 1: tbman_regs" {  } { { "10peripheral_tbman/01.tbman/tbman_regs.v" "" { Text "/home/user/project/lab_cpu/3j_cpu_design_2023/FPGA/10peripheral_tbman/01.tbman/tbman_regs.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701926516259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701926516259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "10peripheral_tbman/01.tbman/tbman_apbs.v 1 1 " "Found 1 design units, including 1 entities, in source file 10peripheral_tbman/01.tbman/tbman_apbs.v" { { "Info" "ISGN_ENTITY_NAME" "1 tbman_apbs " "Found entity 1: tbman_apbs" {  } { { "10peripheral_tbman/01.tbman/tbman_apbs.v" "" { Text "/home/user/project/lab_cpu/3j_cpu_design_2023/FPGA/10peripheral_tbman/01.tbman/tbman_apbs.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701926516259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701926516259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "11peripheral_gpio/SEG7_LUT.v 1 1 " "Found 1 design units, including 1 entities, in source file 11peripheral_gpio/SEG7_LUT.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "11peripheral_gpio/SEG7_LUT.v" "" { Text "/home/user/project/lab_cpu/3j_cpu_design_2023/FPGA/11peripheral_gpio/SEG7_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701926516259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701926516259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "11peripheral_gpio/GPIO.v 2 2 " "Found 2 design units, including 2 entities, in source file 11peripheral_gpio/GPIO.v" { { "Info" "ISGN_ENTITY_NAME" "1 GPIO " "Found entity 1: GPIO" {  } { { "11peripheral_gpio/GPIO.v" "" { Text "/home/user/project/lab_cpu/3j_cpu_design_2023/FPGA/11peripheral_gpio/GPIO.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701926516260 ""} { "Info" "ISGN_ENTITY_NAME" "2 pulse_gen " "Found entity 2: pulse_gen" {  } { { "11peripheral_gpio/GPIO.v" "" { Text "/home/user/project/lab_cpu/3j_cpu_design_2023/FPGA/11peripheral_gpio/GPIO.v" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701926516260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701926516260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "12peripheral_timer/TimerCounter.v 1 1 " "Found 1 design units, including 1 entities, in source file 12peripheral_timer/TimerCounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 TimerCounter " "Found entity 1: TimerCounter" {  } { { "12peripheral_timer/TimerCounter.v" "" { Text "/home/user/project/lab_cpu/3j_cpu_design_2023/FPGA/12peripheral_timer/TimerCounter.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701926516261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701926516261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "13peripheral_uart/uart_transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file 13peripheral_uart/uart_transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_transmitter " "Found entity 1: uart_transmitter" {  } { { "13peripheral_uart/uart_transmitter.v" "" { Text "/home/user/project/lab_cpu/3j_cpu_design_2023/FPGA/13peripheral_uart/uart_transmitter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701926516261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701926516261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "13peripheral_uart/uart_receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file 13peripheral_uart/uart_receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_receiver " "Found entity 1: uart_receiver" {  } { { "13peripheral_uart/uart_receiver.v" "" { Text "/home/user/project/lab_cpu/3j_cpu_design_2023/FPGA/13peripheral_uart/uart_receiver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701926516262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701926516262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "13peripheral_uart/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file 13peripheral_uart/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "13peripheral_uart/uart.v" "" { Text "/home/user/project/lab_cpu/3j_cpu_design_2023/FPGA/13peripheral_uart/uart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701926516262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701926516262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "13peripheral_uart/uart_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file 13peripheral_uart/uart_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_wrap " "Found entity 1: uart_wrap" {  } { { "13peripheral_uart/uart_wrap.v" "" { Text "/home/user/project/lab_cpu/3j_cpu_design_2023/FPGA/13peripheral_uart/uart_wrap.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701926516262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701926516262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "building_blocks/mux2_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file building_blocks/mux2_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_2 " "Found entity 1: mux2_2" {  } { { "building_blocks/mux2_2.sv" "" { Text "/home/user/project/lab_cpu/3j_cpu_design_2023/FPGA/building_blocks/mux2_2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701926516263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701926516263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "building_blocks/mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file building_blocks/mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "building_blocks/mux2.sv" "" { Text "/home/user/project/lab_cpu/3j_cpu_design_2023/FPGA/building_blocks/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701926516263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701926516263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "building_blocks/flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file building_blocks/flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "building_blocks/flopr.sv" "" { Text "/home/user/project/lab_cpu/3j_cpu_design_2023/FPGA/building_blocks/flopr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701926516264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701926516264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "building_blocks/flopenr_clr.sv 1 1 " "Found 1 design units, including 1 entities, in source file building_blocks/flopenr_clr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopenr_clr " "Found entity 1: flopenr_clr" {  } { { "building_blocks/flopenr_clr.sv" "" { Text "/home/user/project/lab_cpu/3j_cpu_design_2023/FPGA/building_blocks/flopenr_clr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701926516264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701926516264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "building_blocks/flopenr.sv 1 1 " "Found 1 design units, including 1 entities, in source file building_blocks/flopenr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopenr " "Found entity 1: flopenr" {  } { { "building_blocks/flopenr.sv" "" { Text "/home/user/project/lab_cpu/3j_cpu_design_2023/FPGA/building_blocks/flopenr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701926516264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701926516264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "building_blocks/extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file building_blocks/extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "building_blocks/extend.sv" "" { Text "/home/user/project/lab_cpu/3j_cpu_design_2023/FPGA/building_blocks/extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701926516265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701926516265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "building_blocks/be_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file building_blocks/be_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 be_logic " "Found entity 1: be_logic" {  } { { "building_blocks/be_logic.sv" "" { Text "/home/user/project/lab_cpu/3j_cpu_design_2023/FPGA/building_blocks/be_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701926516265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701926516265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "building_blocks/adder.sv 4 4 " "Found 4 design units, including 4 entities, in source file building_blocks/adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "building_blocks/adder.sv" "" { Text "/home/user/project/lab_cpu/3j_cpu_design_2023/FPGA/building_blocks/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701926516266 ""} { "Info" "ISGN_ENTITY_NAME" "2 cla_8bit " "Found entity 2: cla_8bit" {  } { { "building_blocks/adder.sv" "" { Text "/home/user/project/lab_cpu/3j_cpu_design_2023/FPGA/building_blocks/adder.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701926516266 ""} { "Info" "ISGN_ENTITY_NAME" "3 cla_unit_8bit " "Found entity 3: cla_unit_8bit" {  } { { "building_blocks/adder.sv" "" { Text "/home/user/project/lab_cpu/3j_cpu_design_2023/FPGA/building_blocks/adder.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701926516266 ""} { "Info" "ISGN_ENTITY_NAME" "4 full_adder " "Found entity 4: full_adder" {  } { { "building_blocks/adder.sv" "" { Text "/home/user/project/lab_cpu/3j_cpu_design_2023/FPGA/building_blocks/adder.sv" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701926516266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701926516266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "building_blocks/mux3.sv 1 1 " "Found 1 design units, including 1 entities, in source file building_blocks/mux3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "building_blocks/mux3.sv" "" { Text "/home/user/project/lab_cpu/3j_cpu_design_2023/FPGA/building_blocks/mux3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701926516266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701926516266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Addr_Decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file Addr_Decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Addr_Decoder " "Found entity 1: Addr_Decoder" {  } { { "Addr_Decoder.v" "" { Text "/home/user/project/lab_cpu/3j_cpu_design_2023/FPGA/Addr_Decoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701926516267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701926516267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "/home/user/project/lab_cpu/3j_cpu_design_2023/FPGA/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701926516267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701926516267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aludec.sv 1 1 " "Found 1 design units, including 1 entities, in source file aludec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aludec " "Found entity 1: aludec" {  } { { "aludec.sv" "" { Text "/home/user/project/lab_cpu/3j_cpu_design_2023/FPGA/aludec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701926516268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701926516268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file branch_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branch_logic " "Found entity 1: branch_logic" {  } { { "branch_logic.sv" "" { Text "/home/user/project/lab_cpu/3j_cpu_design_2023/FPGA/branch_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701926516268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701926516268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "/home/user/project/lab_cpu/3j_cpu_design_2023/FPGA/controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701926516269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701926516269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file data_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_mux " "Found entity 1: data_mux" {  } { { "data_mux.v" "" { Text "/home/user/project/lab_cpu/3j_cpu_design_2023/FPGA/data_mux.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701926516269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701926516269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "/home/user/project/lab_cpu/3j_cpu_design_2023/FPGA/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701926516270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701926516270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dualport_mem_synch_rw_dualclk.sv 1 1 " "Found 1 design units, including 1 entities, in source file dualport_mem_synch_rw_dualclk.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dualport_mem_synch_rw_dualclk " "Found entity 1: dualport_mem_synch_rw_dualclk" {  } { { "dualport_mem_synch_rw_dualclk.sv" "" { Text "/home/user/project/lab_cpu/3j_cpu_design_2023/FPGA/dualport_mem_synch_rw_dualclk.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701926516270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701926516270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file hazard_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_unit " "Found entity 1: hazard_unit" {  } { { "hazard_unit.sv" "" { Text "/home/user/project/lab_cpu/3j_cpu_design_2023/FPGA/hazard_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701926516271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701926516271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maindec.sv 1 1 " "Found 1 design units, including 1 entities, in source file maindec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 maindec " "Found entity 1: maindec" {  } { { "maindec.sv" "" { Text "/home/user/project/lab_cpu/3j_cpu_design_2023/FPGA/maindec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701926516271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701926516271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PCSrc_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file PCSrc_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PCSrc_logic " "Found entity 1: PCSrc_logic" {  } { { "PCSrc_logic.sv" "" { Text "/home/user/project/lab_cpu/3j_cpu_design_2023/FPGA/PCSrc_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701926516272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701926516272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file_async.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_file_async.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file_async " "Found entity 1: reg_file_async" {  } { { "reg_file_async.v" "" { Text "/home/user/project/lab_cpu/3j_cpu_design_2023/FPGA/reg_file_async.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701926516272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701926516272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv32i_cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file rv32i_cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rv32i_cpu " "Found entity 1: rv32i_cpu" {  } { { "rv32i_cpu.sv" "" { Text "/home/user/project/lab_cpu/3j_cpu_design_2023/FPGA/rv32i_cpu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701926516272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701926516272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SMU_RV32I_System.v 1 1 " "Found 1 design units, including 1 entities, in source file SMU_RV32I_System.v" { { "Info" "ISGN_ENTITY_NAME" "1 SMU_RV32I_System " "Found entity 1: SMU_RV32I_System" {  } { { "SMU_RV32I_System.v" "" { Text "/home/user/project/lab_cpu/3j_cpu_design_2023/FPGA/SMU_RV32I_System.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701926516273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701926516273 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SMU_RV32I_System " "Elaborating entity \"SMU_RV32I_System\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701926516299 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clkb SMU_RV32I_System.v(59) " "Verilog HDL or VHDL warning at SMU_RV32I_System.v(59): object \"clkb\" assigned a value but never read" {  } { { "SMU_RV32I_System.v" "" { Text "/home/user/project/lab_cpu/3j_cpu_design_2023/FPGA/SMU_RV32I_System.v" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701926516301 "|SMU_RV32I_System"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rv32i_cpu rv32i_cpu:icpu " "Elaborating entity \"rv32i_cpu\" for hierarchy \"rv32i_cpu:icpu\"" {  } { { "SMU_RV32I_System.v" "icpu" { Text "/home/user/project/lab_cpu/3j_cpu_design_2023/FPGA/SMU_RV32I_System.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701926516302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr rv32i_cpu:icpu\|flopr:u_Instr_1d " "Elaborating entity \"flopr\" for hierarchy \"rv32i_cpu:icpu\|flopr:u_Instr_1d\"" {  } { { "rv32i_cpu.sv" "u_Instr_1d" { Text "/home/user/project/lab_cpu/3j_cpu_design_2023/FPGA/rv32i_cpu.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701926516309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr rv32i_cpu:icpu\|flopr:u_StallD_1d " "Elaborating entity \"flopr\" for hierarchy \"rv32i_cpu:icpu\|flopr:u_StallD_1d\"" {  } { { "rv32i_cpu.sv" "u_StallD_1d" { Text "/home/user/project/lab_cpu/3j_cpu_design_2023/FPGA/rv32i_cpu.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701926516310 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 flopr.sv(20) " "Verilog HDL assignment warning at flopr.sv(20): truncated value with size 32 to match size of target (1)" {  } { { "building_blocks/flopr.sv" "" { Text "/home/user/project/lab_cpu/3j_cpu_design_2023/FPGA/building_blocks/flopr.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701926516310 "|SMU_RV32I_System|rv32i_cpu:icpu|flopr:u_StallD_1d"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_2 rv32i_cpu:icpu\|mux2_2:mux_InstrD " "Elaborating entity \"mux2_2\" for hierarchy \"rv32i_cpu:icpu\|mux2_2:mux_InstrD\"" {  } { { "rv32i_cpu.sv" "mux_InstrD" { Text "/home/user/project/lab_cpu/3j_cpu_design_2023/FPGA/rv32i_cpu.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701926516310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller rv32i_cpu:icpu\|controller:i_controller " "Elaborating entity \"controller\" for hierarchy \"rv32i_cpu:icpu\|controller:i_controller\"" {  } { { "rv32i_cpu.sv" "i_controller" { Text "/home/user/project/lab_cpu/3j_cpu_design_2023/FPGA/rv32i_cpu.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701926516311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maindec rv32i_cpu:icpu\|controller:i_controller\|maindec:mdec " "Elaborating entity \"maindec\" for hierarchy \"rv32i_cpu:icpu\|controller:i_controller\|maindec:mdec\"" {  } { { "controller.sv" "mdec" { Text "/home/user/project/lab_cpu/3j_cpu_design_2023/FPGA/controller.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701926516312 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 14 maindec.sv(61) " "Verilog HDL assignment warning at maindec.sv(61): truncated value with size 15 to match size of target (14)" {  } { { "maindec.sv" "" { Text "/home/user/project/lab_cpu/3j_cpu_design_2023/FPGA/maindec.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701926516312 "|SMU_RV32I_System|rv32i_cpu:icpu|controller:u_controller|maindec:mdec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Csr maindec.sv(50) " "Verilog HDL Always Construct warning at maindec.sv(50): inferring latch(es) for variable \"Csr\", which holds its previous value in one or more paths through the always construct" {  } { { "maindec.sv" "" { Text "/home/user/project/lab_cpu/3j_cpu_design_2023/FPGA/maindec.sv" 50 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701926516312 "|SMU_RV32I_System|rv32i_cpu:icpu|controller:u_controller|maindec:mdec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Csr maindec.sv(50) " "Inferred latch for \"Csr\" at maindec.sv(50)" {  } { { "maindec.sv" "" { Text "/home/user/project/lab_cpu/3j_cpu_design_2023/FPGA/maindec.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701926516312 "|SMU_RV32I_System|rv32i_cpu:icpu|controller:u_controller|maindec:mdec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr_clr rv32i_cpu:icpu\|controller:i_controller\|flopenr_clr:u_ALUSA_E " "Elaborating entity \"flopenr_clr\" for hierarchy \"rv32i_cpu:icpu\|controller:i_controller\|flopenr_clr:u_ALUSA_E\"" {  } { { "controller.sv" "u_ALUSA_E" { Text "/home/user/project/lab_cpu/3j_cpu_design_2023/FPGA/controller.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701926516312 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 flopenr_clr.sv(19) " "Verilog HDL assignment warning at flopenr_clr.sv(19): truncated value with size 32 to match size of target (2)" {  } { { "building_blocks/flopenr_clr.sv" "" { Text "/home/user/project/lab_cpu/3j_cpu_design_2023/FPGA/building_blocks/flopenr_clr.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701926516313 "|SMU_RV32I_System|rv32i_cpu:icpu|controller:u_controller|flopenr_clr:u_ALUSA_E"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 flopenr_clr.sv(22) " "Verilog HDL assignment warning at flopenr_clr.sv(22): truncated value with size 32 to match size of target (2)" {  } { { "building_blocks/flopenr_clr.sv" "" { Text "/home/user/project/lab_cpu/3j_cpu_design_2023/FPGA/building_blocks/flopenr_clr.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701926516313 "|SMU_RV32I_System|rv32i_cpu:icpu|controller:u_controller|flopenr_clr:u_ALUSA_E"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr_clr rv32i_cpu:icpu\|controller:i_controller\|flopenr_clr:u_ALUSB_E " "Elaborating entity \"flopenr_clr\" for hierarchy \"rv32i_cpu:icpu\|controller:i_controller\|flopenr_clr:u_ALUSB_E\"" {  } { { "controller.sv" "u_ALUSB_E" { Text "/home/user/project/lab_cpu/3j_cpu_design_2023/FPGA/controller.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701926516313 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 flopenr_clr.sv(19) " "Verilog HDL assignment warning at flopenr_clr.sv(19): truncated value with size 32 to match size of target (1)" {  } { { "building_blocks/flopenr_clr.sv" "" { Text "/home/user/project/lab_cpu/3j_cpu_design_2023/FPGA/building_blocks/flopenr_clr.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701926516313 "|SMU_RV32I_System|rv32i_cpu:icpu|controller:u_controller|flopenr_clr:u_ALUSB_E"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 flopenr_clr.sv(22) " "Verilog HDL assignment warning at flopenr_clr.sv(22): truncated value with size 32 to match size of target (1)" {  } { { "building_blocks/flopenr_clr.sv" "" { Text "/home/user/project/lab_cpu/3j_cpu_design_2023/FPGA/building_blocks/flopenr_clr.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701926516313 "|SMU_RV32I_System|rv32i_cpu:icpu|controller:u_controller|flopenr_clr:u_ALUSB_E"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr_clr rv32i_cpu:icpu\|controller:i_controller\|flopenr_clr:u_funct3_DE " "Elaborating entity \"flopenr_clr\" for hierarchy \"rv32i_cpu:icpu\|controller:i_controller\|flopenr_clr:u_funct3_DE\"" {  } { { "controller.sv" "u_funct3_DE" { Text "/home/user/project/lab_cpu/3j_cpu_design_2023/FPGA/controller.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701926516314 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 flopenr_clr.sv(19) " "Verilog HDL assignment warning at flopenr_clr.sv(19): truncated value with size 32 to match size of target (3)" {  } { { "building_blocks/flopenr_clr.sv" "" { Text "/home/user/project/lab_cpu/3j_cpu_design_2023/FPGA/building_blocks/flopenr_clr.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701926516314 "|SMU_RV32I_System|rv32i_cpu:icpu|controller:u_controller|flopenr_clr:u_funct3_DE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 flopenr_clr.sv(22) " "Verilog HDL assignment warning at flopenr_clr.sv(22): truncated value with size 32 to match size of target (3)" {  } { { "building_blocks/flopenr_clr.sv" "" { Text "/home/user/project/lab_cpu/3j_cpu_design_2023/FPGA/building_blocks/flopenr_clr.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701926516314 "|SMU_RV32I_System|rv32i_cpu:icpu|controller:u_controller|flopenr_clr:u_funct3_DE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr rv32i_cpu:icpu\|controller:i_controller\|flopr:u_funct3_EM " "Elaborating entity \"flopr\" for hierarchy \"rv32i_cpu:icpu\|controller:i_controller\|flopr:u_funct3_EM\"" {  } { { "controller.sv" "u_funct3_EM" { Text "/home/user/project/lab_cpu/3j_cpu_design_2023/FPGA/controller.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701926516314 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 flopr.sv(20) " "Verilog HDL assignment warning at flopr.sv(20): truncated value with size 32 to match size of target (3)" {  } { { "building_blocks/flopr.sv" "" { Text "/home/user/project/lab_cpu/3j_cpu_design_2023/FPGA/building_blocks/flopr.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701926516314 "|SMU_RV32I_System|rv32i_cpu:icpu|controller:u_controller|flopr:u_funct3_EM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr_clr rv32i_cpu:icpu\|controller:i_controller\|flopenr_clr:u_opcode_E " "Elaborating entity \"flopenr_clr\" for hierarchy \"rv32i_cpu:icpu\|controller:i_controller\|flopenr_clr:u_opcode_E\"" {  } { { "controller.sv" "u_opcode_E" { Text "/home/user/project/lab_cpu/3j_cpu_design_2023/FPGA/controller.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701926516315 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 flopenr_clr.sv(19) " "Verilog HDL assignment warning at flopenr_clr.sv(19): truncated value with size 32 to match size of target (7)" {  } { { "building_blocks/flopenr_clr.sv" "" { Text "/home/user/project/lab_cpu/3j_cpu_design_2023/FPGA/building_blocks/flopenr_clr.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701926516315 "|SMU_RV32I_System|rv32i_cpu:icpu|controller:u_controller|flopenr_clr:u_opcode_E"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 flopenr_clr.sv(22) " "Verilog HDL assignment warning at flopenr_clr.sv(22): truncated value with size 32 to match size of target (7)" {  } { { "building_blocks/flopenr_clr.sv" "" { Text "/home/user/project/lab_cpu/3j_cpu_design_2023/FPGA/building_blocks/flopenr_clr.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701926516315 "|SMU_RV32I_System|rv32i_cpu:icpu|controller:u_controller|flopenr_clr:u_opcode_E"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr rv32i_cpu:icpu\|controller:i_controller\|flopr:u_RSC_M " "Elaborating entity \"flopr\" for hierarchy \"rv32i_cpu:icpu\|controller:i_controller\|flopr:u_RSC_M\"" {  } { { "controller.sv" "u_RSC_M" { Text "/home/user/project/lab_cpu/3j_cpu_design_2023/FPGA/controller.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701926516316 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 flopr.sv(20) " "Verilog HDL assignment warning at flopr.sv(20): truncated value with size 32 to match size of target (2)" {  } { { "building_blocks/flopr.sv" "" { Text "/home/user/project/lab_cpu/3j_cpu_design_2023/FPGA/building_blocks/flopr.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701926516316 "|SMU_RV32I_System|rv32i_cpu:icpu|controller:u_controller|flopr:u_RSC_M"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aludec rv32i_cpu:icpu\|controller:i_controller\|aludec:adec " "Elaborating entity \"aludec\" for hierarchy \"rv32i_cpu:icpu\|controller:i_controller\|aludec:adec\"" {  } { { "controller.sv" "adec" { Text "/home/user/project/lab_cpu/3j_cpu_design_2023/FPGA/controller.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701926516318 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUControl aludec.sv(17) " "Verilog HDL Always Construct warning at aludec.sv(17): inferring latch(es) for variable \"ALUControl\", which holds its previous value in one or more paths through the always construct" {  } { { "aludec.sv" "" { Text "/home/user/project/lab_cpu/3j_cpu_design_2023/FPGA/aludec.sv" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701926516319 "|SMU_RV32I_System|rv32i_cpu:icpu|controller:u_controller|aludec:adec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[0\] aludec.sv(19) " "Inferred latch for \"ALUControl\[0\]\" at aludec.sv(19)" {  } { { "aludec.sv" "" { Text "/home/user/project/lab_cpu/3j_cpu_design_2023/FPGA/aludec.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701926516319 "|SMU_RV32I_System|rv32i_cpu:icpu|controller:u_controller|aludec:adec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[1\] aludec.sv(19) " "Inferred latch for \"ALUControl\[1\]\" at aludec.sv(19)" {  } { { "aludec.sv" "" { Text "/home/user/project/lab_cpu/3j_cpu_design_2023/FPGA/aludec.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701926516319 "|SMU_RV32I_System|rv32i_cpu:icpu|controller:u_controller|aludec:adec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[2\] aludec.sv(19) " "Inferred latch for \"ALUControl\[2\]\" at aludec.sv(19)" {  } { { "aludec.sv" "" { Text "/home/user/project/lab_cpu/3j_cpu_design_2023/FPGA/aludec.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701926516319 "|SMU_RV32I_System|rv32i_cpu:icpu|controller:u_controller|aludec:adec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[3\] aludec.sv(19) " "Inferred latch for \"ALUControl\[3\]\" at aludec.sv(19)" {  } { { "aludec.sv" "" { Text "/home/user/project/lab_cpu/3j_cpu_design_2023/FPGA/aludec.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701926516319 "|SMU_RV32I_System|rv32i_cpu:icpu|controller:u_controller|aludec:adec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[4\] aludec.sv(19) " "Inferred latch for \"ALUControl\[4\]\" at aludec.sv(19)" {  } { { "aludec.sv" "" { Text "/home/user/project/lab_cpu/3j_cpu_design_2023/FPGA/aludec.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701926516319 "|SMU_RV32I_System|rv32i_cpu:icpu|controller:u_controller|aludec:adec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr_clr rv32i_cpu:icpu\|controller:i_controller\|flopenr_clr:u_ALUC_E " "Elaborating entity \"flopenr_clr\" for hierarchy \"rv32i_cpu:icpu\|controller:i_controller\|flopenr_clr:u_ALUC_E\"" {  } { { "controller.sv" "u_ALUC_E" { Text "/home/user/project/lab_cpu/3j_cpu_design_2023/FPGA/controller.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701926516319 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 flopenr_clr.sv(19) " "Verilog HDL assignment warning at flopenr_clr.sv(19): truncated value with size 32 to match size of target (5)" {  } { { "building_blocks/flopenr_clr.sv" "" { Text "/home/user/project/lab_cpu/3j_cpu_design_2023/FPGA/building_blocks/flopenr_clr.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701926516319 "|SMU_RV32I_System|rv32i_cpu:icpu|controller:u_controller|flopenr_clr:u_ALUC_E"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 flopenr_clr.sv(22) " "Verilog HDL assignment warning at flopenr_clr.sv(22): truncated value with size 32 to match size of target (5)" {  } { { "building_blocks/flopenr_clr.sv" "" { Text "/home/user/project/lab_cpu/3j_cpu_design_2023/FPGA/building_blocks/flopenr_clr.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701926516319 "|SMU_RV32I_System|rv32i_cpu:icpu|controller:u_controller|flopenr_clr:u_ALUC_E"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_logic rv32i_cpu:icpu\|controller:i_controller\|branch_logic:brlg " "Elaborating entity \"branch_logic\" for hierarchy \"rv32i_cpu:icpu\|controller:i_controller\|branch_logic:brlg\"" {  } { { "controller.sv" "brlg" { Text "/home/user/project/lab_cpu/3j_cpu_design_2023/FPGA/controller.sv" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701926516320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCSrc_logic rv32i_cpu:icpu\|controller:i_controller\|PCSrc_logic:u_PCSrc_logic " "Elaborating entity \"PCSrc_logic\" for hierarchy \"rv32i_cpu:icpu\|controller:i_controller\|PCSrc_logic:u_PCSrc_logic\"" {  } { { "controller.sv" "u_PCSrc_logic" { Text "/home/user/project/lab_cpu/3j_cpu_design_2023/FPGA/controller.sv" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701926516320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath rv32i_cpu:icpu\|datapath:i_datapath " "Elaborating entity \"datapath\" for hierarchy \"rv32i_cpu:icpu\|datapath:i_datapath\"" {  } { { "rv32i_cpu.sv" "i_datapath" { Text "/home/user/project/lab_cpu/3j_cpu_design_2023/FPGA/rv32i_cpu.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701926516321 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tohost_csr datapath.sv(348) " "Verilog HDL or VHDL warning at datapath.sv(348): object \"tohost_csr\" assigned a value but never read" {  } { { "datapath.sv" "" { Text "/home/user/project/lab_cpu/3j_cpu_design_2023/FPGA/datapath.sv" 348 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701926516322 "|SMU_RV32I_System|rv32i_cpu:icpu|datapath:i_datapath"}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "datapath.sv(351) " "Verilog HDL Conditional Statement error at datapath.sv(351): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "datapath.sv" "" { Text "/home/user/project/lab_cpu/3j_cpu_design_2023/FPGA/datapath.sv" 351 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701926516326 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "rv32i_cpu:icpu\|datapath:i_datapath " "Can't elaborate user hierarchy \"rv32i_cpu:icpu\|datapath:i_datapath\"" {  } { { "rv32i_cpu.sv" "i_datapath" { Text "/home/user/project/lab_cpu/3j_cpu_design_2023/FPGA/rv32i_cpu.sv" 144 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701926516330 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 19 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "472 " "Peak virtual memory: 472 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701926516362 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec  7 14:21:56 2023 " "Processing ended: Thu Dec  7 14:21:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701926516362 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701926516362 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701926516362 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701926516362 ""}
