read_verilog -sv <<EOF
/* This module is generated by using "simple-mux.ys" + "write_verilog -noattr simple-mux.v". Delete this once you find the problem(most likely due to attributes). */
module test(a, out);
  wire _0_;
  input [2:0] a;
  wire [2:0] a;
  output [2:0] out;
  wire [2:0] out;
  assign _0_ = a[0] & a[1];
  assign out[1] = ~(a[1] | a[2]);
  assign out[0] = a[2] | _0_;
  assign out[2] = 1'h0;
endmodule
EOF
write_lakeroad
