module counter_decade (
    input clk,
    input reset,        // Synchronous active-high reset
    output reg [3:0] q);
    always @(posedge clk)begin
        if(~reset && q < 9)begin
            q <= q+1;     
        end
        else if(~reset && q>=9)begin
            q <= q+7;
        end
        else if(reset)begin
            q <= 0;
        end
    end
endmodule
