// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _digitrec_HH_
#define _digitrec_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "knn_vote.h"
#include "update_knn.h"
#include "digitrec_trainingbkb.h"
#include "digitrec_knn_set_V.h"

namespace ap_rtl {

struct digitrec : public sc_module {
    // Port declarations 8
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<49> > input_V;
    sc_out< sc_lv<4> > ap_return;


    // Module declarations
    digitrec(sc_module_name name);
    SC_HAS_PROCESS(digitrec);

    ~digitrec();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    digitrec_trainingbkb* training_data_V_U;
    digitrec_knn_set_V* knn_set_V_U;
    knn_vote* grp_knn_vote_fu_154;
    update_knn* grp_update_knn_fu_159;
    sc_signal< sc_lv<8> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<15> > training_data_V_address0;
    sc_signal< sc_logic > training_data_V_ce0;
    sc_signal< sc_lv<48> > training_data_V_q0;
    sc_signal< sc_lv<4> > i_2_fu_175_p2;
    sc_signal< sc_lv<4> > i_2_reg_277;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<6> > tmp_8_fu_193_p2;
    sc_signal< sc_lv<6> > tmp_8_reg_282;
    sc_signal< sc_lv<1> > exitcond1_fu_169_p2;
    sc_signal< sc_lv<2> > k_1_fu_205_p2;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<15> > i4_cast3_fu_225_p1;
    sc_signal< sc_lv<15> > i4_cast3_reg_295;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<11> > i_3_fu_235_p2;
    sc_signal< sc_lv<11> > i_3_reg_303;
    sc_signal< sc_lv<4> > j_2_fu_247_p2;
    sc_signal< sc_lv<4> > j_2_reg_311;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<15> > next_mul_fu_253_p2;
    sc_signal< sc_lv<15> > next_mul_reg_316;
    sc_signal< sc_lv<1> > exitcond_fu_241_p2;
    sc_signal< sc_lv<48> > training_instance_V_reg_326;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<5> > knn_set_V_address0;
    sc_signal< sc_logic > knn_set_V_ce0;
    sc_signal< sc_logic > knn_set_V_we0;
    sc_signal< sc_lv<6> > knn_set_V_d0;
    sc_signal< sc_lv<6> > knn_set_V_q0;
    sc_signal< sc_logic > knn_set_V_ce1;
    sc_signal< sc_logic > knn_set_V_we1;
    sc_signal< sc_logic > grp_knn_vote_fu_154_ap_start;
    sc_signal< sc_logic > grp_knn_vote_fu_154_ap_done;
    sc_signal< sc_logic > grp_knn_vote_fu_154_ap_idle;
    sc_signal< sc_logic > grp_knn_vote_fu_154_ap_ready;
    sc_signal< sc_lv<5> > grp_knn_vote_fu_154_knn_set_V_address0;
    sc_signal< sc_logic > grp_knn_vote_fu_154_knn_set_V_ce0;
    sc_signal< sc_lv<4> > grp_knn_vote_fu_154_ap_return;
    sc_signal< sc_logic > grp_update_knn_fu_159_ap_start;
    sc_signal< sc_logic > grp_update_knn_fu_159_ap_done;
    sc_signal< sc_logic > grp_update_knn_fu_159_ap_idle;
    sc_signal< sc_logic > grp_update_knn_fu_159_ap_ready;
    sc_signal< sc_lv<5> > grp_update_knn_fu_159_min_distances_V_address0;
    sc_signal< sc_logic > grp_update_knn_fu_159_min_distances_V_ce0;
    sc_signal< sc_logic > grp_update_knn_fu_159_min_distances_V_we0;
    sc_signal< sc_lv<6> > grp_update_knn_fu_159_min_distances_V_d0;
    sc_signal< sc_lv<5> > grp_update_knn_fu_159_min_distances_V_address1;
    sc_signal< sc_logic > grp_update_knn_fu_159_min_distances_V_ce1;
    sc_signal< sc_logic > grp_update_knn_fu_159_min_distances_V_we1;
    sc_signal< sc_lv<6> > grp_update_knn_fu_159_min_distances_V_d1;
    sc_signal< sc_lv<4> > i_reg_98;
    sc_signal< sc_lv<1> > exitcond3_fu_199_p2;
    sc_signal< sc_lv<2> > k_reg_109;
    sc_signal< sc_lv<11> > i4_reg_120;
    sc_signal< sc_lv<4> > j_reg_131;
    sc_signal< sc_lv<1> > exitcond2_fu_229_p2;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<15> > phi_mul_reg_143;
    sc_signal< sc_logic > ap_reg_grp_knn_vote_fu_154_ap_start;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_logic > ap_reg_grp_update_knn_fu_159_ap_start;
    sc_signal< sc_lv<64> > tmp_9_cast_fu_220_p1;
    sc_signal< sc_lv<64> > tmp_6_fu_264_p1;
    sc_signal< sc_lv<6> > tmp_7_fu_185_p3;
    sc_signal< sc_lv<6> > tmp_cast_fu_181_p1;
    sc_signal< sc_lv<6> > tmp_cast_6_fu_211_p1;
    sc_signal< sc_lv<6> > tmp_9_fu_215_p2;
    sc_signal< sc_lv<15> > tmp_5_fu_259_p2;
    sc_signal< sc_lv<8> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<8> ap_ST_fsm_state1;
    static const sc_lv<8> ap_ST_fsm_state2;
    static const sc_lv<8> ap_ST_fsm_state3;
    static const sc_lv<8> ap_ST_fsm_state4;
    static const sc_lv<8> ap_ST_fsm_state5;
    static const sc_lv<8> ap_ST_fsm_state6;
    static const sc_lv<8> ap_ST_fsm_state7;
    static const sc_lv<8> ap_ST_fsm_state8;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<15> ap_const_lv15_0;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<6> ap_const_lv6_32;
    static const sc_lv<4> ap_const_lv4_A;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<11> ap_const_lv11_708;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<15> ap_const_lv15_708;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_return();
    void thread_exitcond1_fu_169_p2();
    void thread_exitcond2_fu_229_p2();
    void thread_exitcond3_fu_199_p2();
    void thread_exitcond_fu_241_p2();
    void thread_grp_knn_vote_fu_154_ap_start();
    void thread_grp_update_knn_fu_159_ap_start();
    void thread_i4_cast3_fu_225_p1();
    void thread_i_2_fu_175_p2();
    void thread_i_3_fu_235_p2();
    void thread_j_2_fu_247_p2();
    void thread_k_1_fu_205_p2();
    void thread_knn_set_V_address0();
    void thread_knn_set_V_ce0();
    void thread_knn_set_V_ce1();
    void thread_knn_set_V_d0();
    void thread_knn_set_V_we0();
    void thread_knn_set_V_we1();
    void thread_next_mul_fu_253_p2();
    void thread_tmp_5_fu_259_p2();
    void thread_tmp_6_fu_264_p1();
    void thread_tmp_7_fu_185_p3();
    void thread_tmp_8_fu_193_p2();
    void thread_tmp_9_cast_fu_220_p1();
    void thread_tmp_9_fu_215_p2();
    void thread_tmp_cast_6_fu_211_p1();
    void thread_tmp_cast_fu_181_p1();
    void thread_training_data_V_address0();
    void thread_training_data_V_ce0();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
