;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* RX */
RX__0__DM__MASK EQU 0x07
RX__0__DM__SHIFT EQU 0
RX__0__DR EQU CYREG_PRT4_DR
RX__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
RX__0__HSIOM_GPIO EQU 0
RX__0__HSIOM_I2C EQU 14
RX__0__HSIOM_I2C_SCL EQU 14
RX__0__HSIOM_MASK EQU 0x0000000F
RX__0__HSIOM_SHIFT EQU 0
RX__0__HSIOM_SPI EQU 15
RX__0__HSIOM_SPI_MOSI EQU 15
RX__0__HSIOM_UART EQU 9
RX__0__HSIOM_UART_RX EQU 9
RX__0__INTCFG EQU CYREG_PRT4_INTCFG
RX__0__INTSTAT EQU CYREG_PRT4_INTSTAT
RX__0__MASK EQU 0x01
RX__0__PC EQU CYREG_PRT4_PC
RX__0__PC2 EQU CYREG_PRT4_PC2
RX__0__PORT EQU 4
RX__0__PS EQU CYREG_PRT4_PS
RX__0__SHIFT EQU 0
RX__DR EQU CYREG_PRT4_DR
RX__INTCFG EQU CYREG_PRT4_INTCFG
RX__INTSTAT EQU CYREG_PRT4_INTSTAT
RX__MASK EQU 0x01
RX__PC EQU CYREG_PRT4_PC
RX__PC2 EQU CYREG_PRT4_PC2
RX__PORT EQU 4
RX__PS EQU CYREG_PRT4_PS
RX__SHIFT EQU 0

/* TX */
TX__0__DM__MASK EQU 0x38
TX__0__DM__SHIFT EQU 3
TX__0__DR EQU CYREG_PRT4_DR
TX__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
TX__0__HSIOM_GPIO EQU 0
TX__0__HSIOM_I2C EQU 14
TX__0__HSIOM_I2C_SDA EQU 14
TX__0__HSIOM_MASK EQU 0x000000F0
TX__0__HSIOM_SHIFT EQU 4
TX__0__HSIOM_SPI EQU 15
TX__0__HSIOM_SPI_MISO EQU 15
TX__0__HSIOM_UART EQU 9
TX__0__HSIOM_UART_TX EQU 9
TX__0__INTCFG EQU CYREG_PRT4_INTCFG
TX__0__INTSTAT EQU CYREG_PRT4_INTSTAT
TX__0__MASK EQU 0x02
TX__0__PC EQU CYREG_PRT4_PC
TX__0__PC2 EQU CYREG_PRT4_PC2
TX__0__PORT EQU 4
TX__0__PS EQU CYREG_PRT4_PS
TX__0__SHIFT EQU 1
TX__DR EQU CYREG_PRT4_DR
TX__INTCFG EQU CYREG_PRT4_INTCFG
TX__INTSTAT EQU CYREG_PRT4_INTSTAT
TX__MASK EQU 0x02
TX__PC EQU CYREG_PRT4_PC
TX__PC2 EQU CYREG_PRT4_PC2
TX__PORT EQU 4
TX__PS EQU CYREG_PRT4_PS
TX__SHIFT EQU 1

/* MS1 */
MS1__0__DM__MASK EQU 0x07
MS1__0__DM__SHIFT EQU 0
MS1__0__DR EQU CYREG_PRT3_DR
MS1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
MS1__0__HSIOM_MASK EQU 0x0000000F
MS1__0__HSIOM_SHIFT EQU 0
MS1__0__INTCFG EQU CYREG_PRT3_INTCFG
MS1__0__INTSTAT EQU CYREG_PRT3_INTSTAT
MS1__0__MASK EQU 0x01
MS1__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
MS1__0__OUT_SEL_SHIFT EQU 0
MS1__0__OUT_SEL_VAL EQU 1
MS1__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
MS1__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
MS1__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
MS1__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
MS1__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
MS1__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
MS1__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
MS1__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
MS1__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
MS1__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
MS1__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
MS1__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
MS1__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
MS1__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
MS1__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
MS1__0__PC EQU CYREG_PRT3_PC
MS1__0__PC2 EQU CYREG_PRT3_PC2
MS1__0__PORT EQU 3
MS1__0__PS EQU CYREG_PRT3_PS
MS1__0__SHIFT EQU 0
MS1__DR EQU CYREG_PRT3_DR
MS1__INTCFG EQU CYREG_PRT3_INTCFG
MS1__INTSTAT EQU CYREG_PRT3_INTSTAT
MS1__MASK EQU 0x01
MS1__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
MS1__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
MS1__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
MS1__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
MS1__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
MS1__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
MS1__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
MS1__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
MS1__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
MS1__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
MS1__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
MS1__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
MS1__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
MS1__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
MS1__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
MS1__PC EQU CYREG_PRT3_PC
MS1__PC2 EQU CYREG_PRT3_PC2
MS1__PORT EQU 3
MS1__PS EQU CYREG_PRT3_PS
MS1__SHIFT EQU 0

/* MS2 */
MS2__0__DM__MASK EQU 0xE00000
MS2__0__DM__SHIFT EQU 21
MS2__0__DR EQU CYREG_PRT3_DR
MS2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
MS2__0__HSIOM_MASK EQU 0xF0000000
MS2__0__HSIOM_SHIFT EQU 28
MS2__0__INTCFG EQU CYREG_PRT3_INTCFG
MS2__0__INTSTAT EQU CYREG_PRT3_INTSTAT
MS2__0__MASK EQU 0x80
MS2__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
MS2__0__OUT_SEL_SHIFT EQU 14
MS2__0__OUT_SEL_VAL EQU 1
MS2__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
MS2__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
MS2__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
MS2__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
MS2__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
MS2__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
MS2__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
MS2__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
MS2__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
MS2__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
MS2__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
MS2__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
MS2__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
MS2__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
MS2__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
MS2__0__PC EQU CYREG_PRT3_PC
MS2__0__PC2 EQU CYREG_PRT3_PC2
MS2__0__PORT EQU 3
MS2__0__PS EQU CYREG_PRT3_PS
MS2__0__SHIFT EQU 7
MS2__DR EQU CYREG_PRT3_DR
MS2__INTCFG EQU CYREG_PRT3_INTCFG
MS2__INTSTAT EQU CYREG_PRT3_INTSTAT
MS2__MASK EQU 0x80
MS2__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
MS2__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
MS2__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
MS2__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
MS2__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
MS2__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
MS2__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
MS2__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
MS2__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
MS2__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
MS2__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
MS2__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
MS2__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
MS2__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
MS2__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
MS2__PC EQU CYREG_PRT3_PC
MS2__PC2 EQU CYREG_PRT3_PC2
MS2__PORT EQU 3
MS2__PS EQU CYREG_PRT3_PS
MS2__SHIFT EQU 7

/* MS3 */
MS3__0__DM__MASK EQU 0x1C0000
MS3__0__DM__SHIFT EQU 18
MS3__0__DR EQU CYREG_PRT1_DR
MS3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
MS3__0__HSIOM_MASK EQU 0x0F000000
MS3__0__HSIOM_SHIFT EQU 24
MS3__0__INTCFG EQU CYREG_PRT1_INTCFG
MS3__0__INTSTAT EQU CYREG_PRT1_INTSTAT
MS3__0__MASK EQU 0x40
MS3__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
MS3__0__OUT_SEL_SHIFT EQU 12
MS3__0__OUT_SEL_VAL EQU 0
MS3__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
MS3__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
MS3__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
MS3__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
MS3__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
MS3__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
MS3__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
MS3__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
MS3__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
MS3__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
MS3__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
MS3__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
MS3__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
MS3__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
MS3__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
MS3__0__PC EQU CYREG_PRT1_PC
MS3__0__PC2 EQU CYREG_PRT1_PC2
MS3__0__PORT EQU 1
MS3__0__PS EQU CYREG_PRT1_PS
MS3__0__SHIFT EQU 6
MS3__DR EQU CYREG_PRT1_DR
MS3__INTCFG EQU CYREG_PRT1_INTCFG
MS3__INTSTAT EQU CYREG_PRT1_INTSTAT
MS3__MASK EQU 0x40
MS3__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
MS3__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
MS3__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
MS3__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
MS3__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
MS3__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
MS3__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
MS3__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
MS3__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
MS3__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
MS3__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
MS3__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
MS3__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
MS3__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
MS3__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
MS3__PC EQU CYREG_PRT1_PC
MS3__PC2 EQU CYREG_PRT1_PC2
MS3__PORT EQU 1
MS3__PS EQU CYREG_PRT1_PS
MS3__SHIFT EQU 6

/* SPI */
SPI_miso_m__0__DM__MASK EQU 0x38000
SPI_miso_m__0__DM__SHIFT EQU 15
SPI_miso_m__0__DR EQU CYREG_PRT0_DR
SPI_miso_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
SPI_miso_m__0__HSIOM_GPIO EQU 0
SPI_miso_m__0__HSIOM_I2C EQU 14
SPI_miso_m__0__HSIOM_I2C_SDA EQU 14
SPI_miso_m__0__HSIOM_MASK EQU 0x00F00000
SPI_miso_m__0__HSIOM_SHIFT EQU 20
SPI_miso_m__0__HSIOM_SPI EQU 15
SPI_miso_m__0__HSIOM_SPI_MISO EQU 15
SPI_miso_m__0__HSIOM_UART EQU 9
SPI_miso_m__0__HSIOM_UART_TX EQU 9
SPI_miso_m__0__INTCFG EQU CYREG_PRT0_INTCFG
SPI_miso_m__0__INTSTAT EQU CYREG_PRT0_INTSTAT
SPI_miso_m__0__MASK EQU 0x20
SPI_miso_m__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SPI_miso_m__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SPI_miso_m__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SPI_miso_m__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SPI_miso_m__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SPI_miso_m__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SPI_miso_m__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SPI_miso_m__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SPI_miso_m__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SPI_miso_m__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SPI_miso_m__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SPI_miso_m__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SPI_miso_m__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SPI_miso_m__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SPI_miso_m__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SPI_miso_m__0__PC EQU CYREG_PRT0_PC
SPI_miso_m__0__PC2 EQU CYREG_PRT0_PC2
SPI_miso_m__0__PORT EQU 0
SPI_miso_m__0__PS EQU CYREG_PRT0_PS
SPI_miso_m__0__SHIFT EQU 5
SPI_miso_m__DR EQU CYREG_PRT0_DR
SPI_miso_m__INTCFG EQU CYREG_PRT0_INTCFG
SPI_miso_m__INTSTAT EQU CYREG_PRT0_INTSTAT
SPI_miso_m__MASK EQU 0x20
SPI_miso_m__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SPI_miso_m__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SPI_miso_m__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SPI_miso_m__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SPI_miso_m__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SPI_miso_m__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SPI_miso_m__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SPI_miso_m__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SPI_miso_m__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SPI_miso_m__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SPI_miso_m__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SPI_miso_m__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SPI_miso_m__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SPI_miso_m__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SPI_miso_m__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SPI_miso_m__PC EQU CYREG_PRT0_PC
SPI_miso_m__PC2 EQU CYREG_PRT0_PC2
SPI_miso_m__PORT EQU 0
SPI_miso_m__PS EQU CYREG_PRT0_PS
SPI_miso_m__SHIFT EQU 5
SPI_mosi_m__0__DM__MASK EQU 0x7000
SPI_mosi_m__0__DM__SHIFT EQU 12
SPI_mosi_m__0__DR EQU CYREG_PRT0_DR
SPI_mosi_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
SPI_mosi_m__0__HSIOM_GPIO EQU 0
SPI_mosi_m__0__HSIOM_I2C EQU 14
SPI_mosi_m__0__HSIOM_I2C_SCL EQU 14
SPI_mosi_m__0__HSIOM_MASK EQU 0x000F0000
SPI_mosi_m__0__HSIOM_SHIFT EQU 16
SPI_mosi_m__0__HSIOM_SPI EQU 15
SPI_mosi_m__0__HSIOM_SPI_MOSI EQU 15
SPI_mosi_m__0__HSIOM_UART EQU 9
SPI_mosi_m__0__HSIOM_UART_RX EQU 9
SPI_mosi_m__0__INTCFG EQU CYREG_PRT0_INTCFG
SPI_mosi_m__0__INTSTAT EQU CYREG_PRT0_INTSTAT
SPI_mosi_m__0__MASK EQU 0x10
SPI_mosi_m__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
SPI_mosi_m__0__OUT_SEL_SHIFT EQU 8
SPI_mosi_m__0__OUT_SEL_VAL EQU -1
SPI_mosi_m__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SPI_mosi_m__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SPI_mosi_m__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SPI_mosi_m__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SPI_mosi_m__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SPI_mosi_m__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SPI_mosi_m__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SPI_mosi_m__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SPI_mosi_m__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SPI_mosi_m__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SPI_mosi_m__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SPI_mosi_m__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SPI_mosi_m__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SPI_mosi_m__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SPI_mosi_m__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SPI_mosi_m__0__PC EQU CYREG_PRT0_PC
SPI_mosi_m__0__PC2 EQU CYREG_PRT0_PC2
SPI_mosi_m__0__PORT EQU 0
SPI_mosi_m__0__PS EQU CYREG_PRT0_PS
SPI_mosi_m__0__SHIFT EQU 4
SPI_mosi_m__DR EQU CYREG_PRT0_DR
SPI_mosi_m__INTCFG EQU CYREG_PRT0_INTCFG
SPI_mosi_m__INTSTAT EQU CYREG_PRT0_INTSTAT
SPI_mosi_m__MASK EQU 0x10
SPI_mosi_m__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SPI_mosi_m__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SPI_mosi_m__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SPI_mosi_m__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SPI_mosi_m__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SPI_mosi_m__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SPI_mosi_m__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SPI_mosi_m__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SPI_mosi_m__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SPI_mosi_m__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SPI_mosi_m__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SPI_mosi_m__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SPI_mosi_m__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SPI_mosi_m__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SPI_mosi_m__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SPI_mosi_m__PC EQU CYREG_PRT0_PC
SPI_mosi_m__PC2 EQU CYREG_PRT0_PC2
SPI_mosi_m__PORT EQU 0
SPI_mosi_m__PS EQU CYREG_PRT0_PS
SPI_mosi_m__SHIFT EQU 4
SPI_SCB__BIST_CONTROL EQU CYREG_SCB1_BIST_CONTROL
SPI_SCB__BIST_DATA EQU CYREG_SCB1_BIST_DATA
SPI_SCB__CTRL EQU CYREG_SCB1_CTRL
SPI_SCB__EZ_DATA00 EQU CYREG_SCB1_EZ_DATA00
SPI_SCB__EZ_DATA01 EQU CYREG_SCB1_EZ_DATA01
SPI_SCB__EZ_DATA02 EQU CYREG_SCB1_EZ_DATA02
SPI_SCB__EZ_DATA03 EQU CYREG_SCB1_EZ_DATA03
SPI_SCB__EZ_DATA04 EQU CYREG_SCB1_EZ_DATA04
SPI_SCB__EZ_DATA05 EQU CYREG_SCB1_EZ_DATA05
SPI_SCB__EZ_DATA06 EQU CYREG_SCB1_EZ_DATA06
SPI_SCB__EZ_DATA07 EQU CYREG_SCB1_EZ_DATA07
SPI_SCB__EZ_DATA08 EQU CYREG_SCB1_EZ_DATA08
SPI_SCB__EZ_DATA09 EQU CYREG_SCB1_EZ_DATA09
SPI_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
SPI_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
SPI_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
SPI_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
SPI_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
SPI_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
SPI_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
SPI_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
SPI_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
SPI_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
SPI_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
SPI_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
SPI_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
SPI_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
SPI_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
SPI_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
SPI_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
SPI_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
SPI_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
SPI_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
SPI_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
SPI_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
SPI_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
SPI_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
SPI_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
SPI_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
SPI_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
SPI_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
SPI_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
SPI_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
SPI_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
SPI_SCB__INTR_M EQU CYREG_SCB1_INTR_M
SPI_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
SPI_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
SPI_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
SPI_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
SPI_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
SPI_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
SPI_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
SPI_SCB__INTR_S EQU CYREG_SCB1_INTR_S
SPI_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
SPI_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
SPI_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
SPI_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
SPI_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
SPI_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
SPI_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
SPI_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
SPI_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
SPI_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
SPI_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
SPI_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
SPI_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
SPI_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
SPI_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
SPI_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
SPI_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
SPI_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
SPI_SCB__SS0_POSISTION EQU 0
SPI_SCB__SS1_POSISTION EQU 1
SPI_SCB__SS2_POSISTION EQU 2
SPI_SCB__SS3_POSISTION EQU 3
SPI_SCB__STATUS EQU CYREG_SCB1_STATUS
SPI_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
SPI_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
SPI_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
SPI_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
SPI_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
SPI_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
SPI_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
SPI_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL
SPI_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
SPI_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
SPI_SCB_IRQ__INTC_MASK EQU 0x800
SPI_SCB_IRQ__INTC_NUMBER EQU 11
SPI_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC0000000
SPI_SCB_IRQ__INTC_PRIOR_NUM EQU 3
SPI_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
SPI_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
SPI_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
SPI_sclk_m__0__DM__MASK EQU 0x1C0000
SPI_sclk_m__0__DM__SHIFT EQU 18
SPI_sclk_m__0__DR EQU CYREG_PRT0_DR
SPI_sclk_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
SPI_sclk_m__0__HSIOM_GPIO EQU 0
SPI_sclk_m__0__HSIOM_MASK EQU 0x0F000000
SPI_sclk_m__0__HSIOM_SHIFT EQU 24
SPI_sclk_m__0__HSIOM_SPI EQU 15
SPI_sclk_m__0__HSIOM_SPI_CLK EQU 15
SPI_sclk_m__0__INTCFG EQU CYREG_PRT0_INTCFG
SPI_sclk_m__0__INTSTAT EQU CYREG_PRT0_INTSTAT
SPI_sclk_m__0__MASK EQU 0x40
SPI_sclk_m__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
SPI_sclk_m__0__OUT_SEL_SHIFT EQU 12
SPI_sclk_m__0__OUT_SEL_VAL EQU -1
SPI_sclk_m__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SPI_sclk_m__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SPI_sclk_m__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SPI_sclk_m__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SPI_sclk_m__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SPI_sclk_m__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SPI_sclk_m__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SPI_sclk_m__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SPI_sclk_m__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SPI_sclk_m__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SPI_sclk_m__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SPI_sclk_m__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SPI_sclk_m__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SPI_sclk_m__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SPI_sclk_m__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SPI_sclk_m__0__PC EQU CYREG_PRT0_PC
SPI_sclk_m__0__PC2 EQU CYREG_PRT0_PC2
SPI_sclk_m__0__PORT EQU 0
SPI_sclk_m__0__PS EQU CYREG_PRT0_PS
SPI_sclk_m__0__SHIFT EQU 6
SPI_sclk_m__DR EQU CYREG_PRT0_DR
SPI_sclk_m__INTCFG EQU CYREG_PRT0_INTCFG
SPI_sclk_m__INTSTAT EQU CYREG_PRT0_INTSTAT
SPI_sclk_m__MASK EQU 0x40
SPI_sclk_m__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SPI_sclk_m__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SPI_sclk_m__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SPI_sclk_m__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SPI_sclk_m__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SPI_sclk_m__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SPI_sclk_m__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SPI_sclk_m__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SPI_sclk_m__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SPI_sclk_m__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SPI_sclk_m__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SPI_sclk_m__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SPI_sclk_m__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SPI_sclk_m__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SPI_sclk_m__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SPI_sclk_m__PC EQU CYREG_PRT0_PC
SPI_sclk_m__PC2 EQU CYREG_PRT0_PC2
SPI_sclk_m__PORT EQU 0
SPI_sclk_m__PS EQU CYREG_PRT0_PS
SPI_sclk_m__SHIFT EQU 6
SPI_ss0_m__0__DM__MASK EQU 0xE00000
SPI_ss0_m__0__DM__SHIFT EQU 21
SPI_ss0_m__0__DR EQU CYREG_PRT0_DR
SPI_ss0_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
SPI_ss0_m__0__HSIOM_GPIO EQU 0
SPI_ss0_m__0__HSIOM_MASK EQU 0xF0000000
SPI_ss0_m__0__HSIOM_SHIFT EQU 28
SPI_ss0_m__0__HSIOM_SPI EQU 15
SPI_ss0_m__0__HSIOM_SPI_SSEL0 EQU 15
SPI_ss0_m__0__INTCFG EQU CYREG_PRT0_INTCFG
SPI_ss0_m__0__INTSTAT EQU CYREG_PRT0_INTSTAT
SPI_ss0_m__0__MASK EQU 0x80
SPI_ss0_m__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
SPI_ss0_m__0__OUT_SEL_SHIFT EQU 14
SPI_ss0_m__0__OUT_SEL_VAL EQU -1
SPI_ss0_m__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SPI_ss0_m__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SPI_ss0_m__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SPI_ss0_m__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SPI_ss0_m__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SPI_ss0_m__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SPI_ss0_m__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SPI_ss0_m__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SPI_ss0_m__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SPI_ss0_m__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SPI_ss0_m__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SPI_ss0_m__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SPI_ss0_m__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SPI_ss0_m__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SPI_ss0_m__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SPI_ss0_m__0__PC EQU CYREG_PRT0_PC
SPI_ss0_m__0__PC2 EQU CYREG_PRT0_PC2
SPI_ss0_m__0__PORT EQU 0
SPI_ss0_m__0__PS EQU CYREG_PRT0_PS
SPI_ss0_m__0__SHIFT EQU 7
SPI_ss0_m__DR EQU CYREG_PRT0_DR
SPI_ss0_m__INTCFG EQU CYREG_PRT0_INTCFG
SPI_ss0_m__INTSTAT EQU CYREG_PRT0_INTSTAT
SPI_ss0_m__MASK EQU 0x80
SPI_ss0_m__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SPI_ss0_m__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SPI_ss0_m__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SPI_ss0_m__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SPI_ss0_m__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SPI_ss0_m__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SPI_ss0_m__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SPI_ss0_m__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SPI_ss0_m__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SPI_ss0_m__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SPI_ss0_m__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SPI_ss0_m__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SPI_ss0_m__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SPI_ss0_m__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SPI_ss0_m__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SPI_ss0_m__PC EQU CYREG_PRT0_PC
SPI_ss0_m__PC2 EQU CYREG_PRT0_PC2
SPI_ss0_m__PORT EQU 0
SPI_ss0_m__PS EQU CYREG_PRT0_PS
SPI_ss0_m__SHIFT EQU 7
SPI_ss1_m__0__DM__MASK EQU 0x1C0000
SPI_ss1_m__0__DM__SHIFT EQU 18
SPI_ss1_m__0__DR EQU CYREG_PRT3_DR
SPI_ss1_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
SPI_ss1_m__0__HSIOM_GPIO EQU 0
SPI_ss1_m__0__HSIOM_MASK EQU 0x0F000000
SPI_ss1_m__0__HSIOM_SHIFT EQU 24
SPI_ss1_m__0__HSIOM_SPI EQU 15
SPI_ss1_m__0__HSIOM_SPI_SSEL3 EQU 15
SPI_ss1_m__0__INTCFG EQU CYREG_PRT3_INTCFG
SPI_ss1_m__0__INTSTAT EQU CYREG_PRT3_INTSTAT
SPI_ss1_m__0__MASK EQU 0x40
SPI_ss1_m__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
SPI_ss1_m__0__OUT_SEL_SHIFT EQU 12
SPI_ss1_m__0__OUT_SEL_VAL EQU -1
SPI_ss1_m__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
SPI_ss1_m__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
SPI_ss1_m__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
SPI_ss1_m__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
SPI_ss1_m__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
SPI_ss1_m__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
SPI_ss1_m__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
SPI_ss1_m__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
SPI_ss1_m__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
SPI_ss1_m__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
SPI_ss1_m__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
SPI_ss1_m__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
SPI_ss1_m__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
SPI_ss1_m__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
SPI_ss1_m__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
SPI_ss1_m__0__PC EQU CYREG_PRT3_PC
SPI_ss1_m__0__PC2 EQU CYREG_PRT3_PC2
SPI_ss1_m__0__PORT EQU 3
SPI_ss1_m__0__PS EQU CYREG_PRT3_PS
SPI_ss1_m__0__SHIFT EQU 6
SPI_ss1_m__DR EQU CYREG_PRT3_DR
SPI_ss1_m__INTCFG EQU CYREG_PRT3_INTCFG
SPI_ss1_m__INTSTAT EQU CYREG_PRT3_INTSTAT
SPI_ss1_m__MASK EQU 0x40
SPI_ss1_m__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
SPI_ss1_m__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
SPI_ss1_m__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
SPI_ss1_m__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
SPI_ss1_m__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
SPI_ss1_m__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
SPI_ss1_m__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
SPI_ss1_m__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
SPI_ss1_m__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
SPI_ss1_m__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
SPI_ss1_m__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
SPI_ss1_m__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
SPI_ss1_m__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
SPI_ss1_m__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
SPI_ss1_m__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
SPI_ss1_m__PC EQU CYREG_PRT3_PC
SPI_ss1_m__PC2 EQU CYREG_PRT3_PC2
SPI_ss1_m__PORT EQU 3
SPI_ss1_m__PS EQU CYREG_PRT3_PS
SPI_ss1_m__SHIFT EQU 6

/* ADC0 */
ADC0__0__DM__MASK EQU 0x38000
ADC0__0__DM__SHIFT EQU 15
ADC0__0__DR EQU CYREG_PRT3_DR
ADC0__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
ADC0__0__HSIOM_MASK EQU 0x00F00000
ADC0__0__HSIOM_SHIFT EQU 20
ADC0__0__INTCFG EQU CYREG_PRT3_INTCFG
ADC0__0__INTSTAT EQU CYREG_PRT3_INTSTAT
ADC0__0__MASK EQU 0x20
ADC0__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
ADC0__0__OUT_SEL_SHIFT EQU 10
ADC0__0__OUT_SEL_VAL EQU 0
ADC0__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
ADC0__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
ADC0__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
ADC0__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
ADC0__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
ADC0__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
ADC0__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
ADC0__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
ADC0__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
ADC0__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
ADC0__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
ADC0__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
ADC0__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
ADC0__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
ADC0__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
ADC0__0__PC EQU CYREG_PRT3_PC
ADC0__0__PC2 EQU CYREG_PRT3_PC2
ADC0__0__PORT EQU 3
ADC0__0__PS EQU CYREG_PRT3_PS
ADC0__0__SHIFT EQU 5
ADC0__DR EQU CYREG_PRT3_DR
ADC0__INTCFG EQU CYREG_PRT3_INTCFG
ADC0__INTSTAT EQU CYREG_PRT3_INTSTAT
ADC0__MASK EQU 0x20
ADC0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
ADC0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
ADC0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
ADC0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
ADC0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
ADC0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
ADC0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
ADC0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
ADC0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
ADC0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
ADC0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
ADC0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
ADC0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
ADC0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
ADC0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
ADC0__PC EQU CYREG_PRT3_PC
ADC0__PC2 EQU CYREG_PRT3_PC2
ADC0__PORT EQU 3
ADC0__PS EQU CYREG_PRT3_PS
ADC0__SHIFT EQU 5

/* UART */
UART_SCB__BIST_CONTROL EQU CYREG_SCB0_BIST_CONTROL
UART_SCB__BIST_DATA EQU CYREG_SCB0_BIST_DATA
UART_SCB__CTRL EQU CYREG_SCB0_CTRL
UART_SCB__EZ_DATA00 EQU CYREG_SCB0_EZ_DATA00
UART_SCB__EZ_DATA01 EQU CYREG_SCB0_EZ_DATA01
UART_SCB__EZ_DATA02 EQU CYREG_SCB0_EZ_DATA02
UART_SCB__EZ_DATA03 EQU CYREG_SCB0_EZ_DATA03
UART_SCB__EZ_DATA04 EQU CYREG_SCB0_EZ_DATA04
UART_SCB__EZ_DATA05 EQU CYREG_SCB0_EZ_DATA05
UART_SCB__EZ_DATA06 EQU CYREG_SCB0_EZ_DATA06
UART_SCB__EZ_DATA07 EQU CYREG_SCB0_EZ_DATA07
UART_SCB__EZ_DATA08 EQU CYREG_SCB0_EZ_DATA08
UART_SCB__EZ_DATA09 EQU CYREG_SCB0_EZ_DATA09
UART_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
UART_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
UART_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
UART_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
UART_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
UART_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
UART_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
UART_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
UART_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
UART_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
UART_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
UART_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
UART_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
UART_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
UART_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
UART_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
UART_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
UART_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
UART_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
UART_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
UART_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
UART_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
UART_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
UART_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
UART_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
UART_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
UART_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
UART_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
UART_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
UART_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
UART_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
UART_SCB__INTR_M EQU CYREG_SCB0_INTR_M
UART_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
UART_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
UART_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
UART_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
UART_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
UART_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
UART_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
UART_SCB__INTR_S EQU CYREG_SCB0_INTR_S
UART_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
UART_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
UART_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
UART_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
UART_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
UART_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
UART_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
UART_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
UART_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
UART_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
UART_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
UART_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
UART_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
UART_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
UART_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
UART_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
UART_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
UART_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
UART_SCB__SS0_POSISTION EQU 0
UART_SCB__SS1_POSISTION EQU 1
UART_SCB__SS2_POSISTION EQU 2
UART_SCB__SS3_POSISTION EQU 3
UART_SCB__STATUS EQU CYREG_SCB0_STATUS
UART_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
UART_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
UART_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
UART_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
UART_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
UART_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
UART_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
UART_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL
UART_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
UART_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
UART_SCB_IRQ__INTC_MASK EQU 0x400
UART_SCB_IRQ__INTC_NUMBER EQU 10
UART_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC00000
UART_SCB_IRQ__INTC_PRIOR_NUM EQU 3
UART_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
UART_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
UART_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* ADC12 */
ADC12_cy_psoc4_sar__SAR_ANA_TRIM EQU CYREG_SAR_ANA_TRIM
ADC12_cy_psoc4_sar__SAR_AVG_STAT EQU CYREG_SAR_AVG_STAT
ADC12_cy_psoc4_sar__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG00
ADC12_cy_psoc4_sar__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG01
ADC12_cy_psoc4_sar__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG02
ADC12_cy_psoc4_sar__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG03
ADC12_cy_psoc4_sar__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG04
ADC12_cy_psoc4_sar__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG05
ADC12_cy_psoc4_sar__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG06
ADC12_cy_psoc4_sar__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG07
ADC12_cy_psoc4_sar__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC12_cy_psoc4_sar__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC12_cy_psoc4_sar__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT00
ADC12_cy_psoc4_sar__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT01
ADC12_cy_psoc4_sar__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT02
ADC12_cy_psoc4_sar__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT03
ADC12_cy_psoc4_sar__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT04
ADC12_cy_psoc4_sar__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT05
ADC12_cy_psoc4_sar__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT06
ADC12_cy_psoc4_sar__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT07
ADC12_cy_psoc4_sar__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC12_cy_psoc4_sar__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK00
ADC12_cy_psoc4_sar__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK01
ADC12_cy_psoc4_sar__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK02
ADC12_cy_psoc4_sar__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK03
ADC12_cy_psoc4_sar__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK04
ADC12_cy_psoc4_sar__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK05
ADC12_cy_psoc4_sar__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK06
ADC12_cy_psoc4_sar__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK07
ADC12_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
ADC12_cy_psoc4_sar__SAR_DFT_CTRL EQU CYREG_SAR_DFT_CTRL
ADC12_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
ADC12_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC12_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC12_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC12_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC12_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR0 EQU CYREG_SAR_MUX_SWITCH_CLEAR0
ADC12_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR1 EQU CYREG_SAR_MUX_SWITCH_CLEAR1
ADC12_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
ADC12_cy_psoc4_sar__SAR_MUX_SWITCH_STATUS EQU CYREG_SAR_MUX_SWITCH_STATUS
ADC12_cy_psoc4_sar__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
ADC12_cy_psoc4_sar__SAR_MUX_SWITCH1 EQU CYREG_SAR_MUX_SWITCH1
ADC12_cy_psoc4_sar__SAR_NUMBER EQU 0
ADC12_cy_psoc4_sar__SAR_PUMP_CTRL EQU CYREG_SAR_PUMP_CTRL
ADC12_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC12_cy_psoc4_sar__SAR_RANGE_INTR EQU CYREG_SAR_RANGE_INTR
ADC12_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC12_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC12_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC12_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC12_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC12_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC12_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC12_cy_psoc4_sar__SAR_SATURATE_INTR EQU CYREG_SAR_SATURATE_INTR
ADC12_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC12_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC12_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
ADC12_cy_psoc4_sar__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
ADC12_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS
ADC12_cy_psoc4_sar__SAR_WOUNDING EQU CYREG_SAR_WOUNDING
ADC12_intClock__DIVIDER_MASK EQU 0x0000FFFF
ADC12_intClock__ENABLE EQU CYREG_CLK_DIVIDER_B00
ADC12_intClock__ENABLE_MASK EQU 0x80000000
ADC12_intClock__MASK EQU 0x80000000
ADC12_intClock__REGISTER EQU CYREG_CLK_DIVIDER_B00
ADC12_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC12_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC12_IRQ__INTC_MASK EQU 0x4000
ADC12_IRQ__INTC_NUMBER EQU 14
ADC12_IRQ__INTC_PRIOR_MASK EQU 0xC00000
ADC12_IRQ__INTC_PRIOR_NUM EQU 3
ADC12_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
ADC12_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC12_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* PWM_0 */
PWM_0_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT2_CC
PWM_0_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT2_CC_BUFF
PWM_0_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT2_COUNTER
PWM_0_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT2_CTRL
PWM_0_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT2_INTR
PWM_0_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT2_INTR_MASK
PWM_0_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT2_INTR_MASKED
PWM_0_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT2_INTR_SET
PWM_0_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT2_PERIOD
PWM_0_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT2_PERIOD_BUFF
PWM_0_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT2_STATUS
PWM_0_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_0_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x04
PWM_0_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 2
PWM_0_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x400
PWM_0_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 10
PWM_0_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x4000000
PWM_0_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 26
PWM_0_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x40000
PWM_0_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 18
PWM_0_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_0_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x04
PWM_0_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 2
PWM_0_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_0_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x04
PWM_0_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 2
PWM_0_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 2
PWM_0_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT2_TR_CTRL0
PWM_0_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT2_TR_CTRL1
PWM_0_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT2_TR_CTRL2

/* Servo */
Servo_Ctrl__0__DM__MASK EQU 0x1C0
Servo_Ctrl__0__DM__SHIFT EQU 6
Servo_Ctrl__0__DR EQU CYREG_PRT1_DR
Servo_Ctrl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Servo_Ctrl__0__HSIOM_MASK EQU 0x00000F00
Servo_Ctrl__0__HSIOM_SHIFT EQU 8
Servo_Ctrl__0__INTCFG EQU CYREG_PRT1_INTCFG
Servo_Ctrl__0__INTSTAT EQU CYREG_PRT1_INTSTAT
Servo_Ctrl__0__MASK EQU 0x04
Servo_Ctrl__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
Servo_Ctrl__0__OUT_SEL_SHIFT EQU 4
Servo_Ctrl__0__OUT_SEL_VAL EQU -1
Servo_Ctrl__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Servo_Ctrl__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Servo_Ctrl__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Servo_Ctrl__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Servo_Ctrl__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Servo_Ctrl__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Servo_Ctrl__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Servo_Ctrl__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Servo_Ctrl__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Servo_Ctrl__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Servo_Ctrl__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Servo_Ctrl__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Servo_Ctrl__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Servo_Ctrl__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Servo_Ctrl__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Servo_Ctrl__0__PC EQU CYREG_PRT1_PC
Servo_Ctrl__0__PC2 EQU CYREG_PRT1_PC2
Servo_Ctrl__0__PORT EQU 1
Servo_Ctrl__0__PS EQU CYREG_PRT1_PS
Servo_Ctrl__0__SHIFT EQU 2
Servo_Ctrl__DR EQU CYREG_PRT1_DR
Servo_Ctrl__INTCFG EQU CYREG_PRT1_INTCFG
Servo_Ctrl__INTSTAT EQU CYREG_PRT1_INTSTAT
Servo_Ctrl__MASK EQU 0x04
Servo_Ctrl__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Servo_Ctrl__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Servo_Ctrl__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Servo_Ctrl__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Servo_Ctrl__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Servo_Ctrl__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Servo_Ctrl__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Servo_Ctrl__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Servo_Ctrl__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Servo_Ctrl__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Servo_Ctrl__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Servo_Ctrl__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Servo_Ctrl__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Servo_Ctrl__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Servo_Ctrl__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Servo_Ctrl__PC EQU CYREG_PRT1_PC
Servo_Ctrl__PC2 EQU CYREG_PRT1_PC2
Servo_Ctrl__PORT EQU 1
Servo_Ctrl__PS EQU CYREG_PRT1_PS
Servo_Ctrl__SHIFT EQU 2
Servo_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT3_CC
Servo_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT3_CC_BUFF
Servo_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT3_COUNTER
Servo_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT3_CTRL
Servo_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT3_INTR
Servo_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT3_INTR_MASK
Servo_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT3_INTR_MASKED
Servo_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT3_INTR_SET
Servo_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT3_PERIOD
Servo_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT3_PERIOD_BUFF
Servo_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT3_STATUS
Servo_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Servo_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x08
Servo_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 3
Servo_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x800
Servo_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 11
Servo_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x8000000
Servo_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 27
Servo_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x80000
Servo_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 19
Servo_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Servo_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x08
Servo_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 3
Servo_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Servo_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x08
Servo_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 3
Servo_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 3
Servo_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT3_TR_CTRL0
Servo_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT3_TR_CTRL1
Servo_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT3_TR_CTRL2
Servo_PWR__0__DM__MASK EQU 0x1C0
Servo_PWR__0__DM__SHIFT EQU 6
Servo_PWR__0__DR EQU CYREG_PRT4_DR
Servo_PWR__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
Servo_PWR__0__HSIOM_MASK EQU 0x00000F00
Servo_PWR__0__HSIOM_SHIFT EQU 8
Servo_PWR__0__INTCFG EQU CYREG_PRT4_INTCFG
Servo_PWR__0__INTSTAT EQU CYREG_PRT4_INTSTAT
Servo_PWR__0__MASK EQU 0x04
Servo_PWR__0__PC EQU CYREG_PRT4_PC
Servo_PWR__0__PC2 EQU CYREG_PRT4_PC2
Servo_PWR__0__PORT EQU 4
Servo_PWR__0__PS EQU CYREG_PRT4_PS
Servo_PWR__0__SHIFT EQU 2
Servo_PWR__DR EQU CYREG_PRT4_DR
Servo_PWR__INTCFG EQU CYREG_PRT4_INTCFG
Servo_PWR__INTSTAT EQU CYREG_PRT4_INTSTAT
Servo_PWR__MASK EQU 0x04
Servo_PWR__PC EQU CYREG_PRT4_PC
Servo_PWR__PC2 EQU CYREG_PRT4_PC2
Servo_PWR__PORT EQU 4
Servo_PWR__PS EQU CYREG_PRT4_PS
Servo_PWR__SHIFT EQU 2

/* Step0 */
Step0__0__DM__MASK EQU 0x38
Step0__0__DM__SHIFT EQU 3
Step0__0__DR EQU CYREG_PRT1_DR
Step0__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Step0__0__HSIOM_MASK EQU 0x000000F0
Step0__0__HSIOM_SHIFT EQU 4
Step0__0__INTCFG EQU CYREG_PRT1_INTCFG
Step0__0__INTSTAT EQU CYREG_PRT1_INTSTAT
Step0__0__MASK EQU 0x02
Step0__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
Step0__0__OUT_SEL_SHIFT EQU 2
Step0__0__OUT_SEL_VAL EQU 1
Step0__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Step0__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Step0__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Step0__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Step0__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Step0__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Step0__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Step0__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Step0__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Step0__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Step0__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Step0__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Step0__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Step0__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Step0__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Step0__0__PC EQU CYREG_PRT1_PC
Step0__0__PC2 EQU CYREG_PRT1_PC2
Step0__0__PORT EQU 1
Step0__0__PS EQU CYREG_PRT1_PS
Step0__0__SHIFT EQU 1
Step0__DR EQU CYREG_PRT1_DR
Step0__INTCFG EQU CYREG_PRT1_INTCFG
Step0__INTSTAT EQU CYREG_PRT1_INTSTAT
Step0__MASK EQU 0x02
Step0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Step0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Step0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Step0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Step0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Step0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Step0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Step0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Step0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Step0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Step0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Step0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Step0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Step0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Step0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Step0__PC EQU CYREG_PRT1_PC
Step0__PC2 EQU CYREG_PRT1_PC2
Step0__PORT EQU 1
Step0__PS EQU CYREG_PRT1_PS
Step0__SHIFT EQU 1

/* Button */
Button__0__DM__MASK EQU 0x38
Button__0__DM__SHIFT EQU 3
Button__0__DR EQU CYREG_PRT0_DR
Button__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Button__0__HSIOM_MASK EQU 0x000000F0
Button__0__HSIOM_SHIFT EQU 4
Button__0__INTCFG EQU CYREG_PRT0_INTCFG
Button__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Button__0__MASK EQU 0x02
Button__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Button__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Button__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Button__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Button__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Button__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Button__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Button__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Button__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Button__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Button__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Button__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Button__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Button__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Button__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Button__0__PC EQU CYREG_PRT0_PC
Button__0__PC2 EQU CYREG_PRT0_PC2
Button__0__PORT EQU 0
Button__0__PS EQU CYREG_PRT0_PS
Button__0__SHIFT EQU 1
Button__DR EQU CYREG_PRT0_DR
Button__INTCFG EQU CYREG_PRT0_INTCFG
Button__INTSTAT EQU CYREG_PRT0_INTSTAT
Button__MASK EQU 0x02
Button__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Button__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Button__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Button__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Button__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Button__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Button__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Button__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Button__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Button__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Button__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Button__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Button__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Button__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Button__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Button__PC EQU CYREG_PRT0_PC
Button__PC2 EQU CYREG_PRT0_PC2
Button__PORT EQU 0
Button__PS EQU CYREG_PRT0_PS
Button__SHIFT EQU 1

/* EEP_CS */
EEP_CS__0__DM__MASK EQU 0xE00
EEP_CS__0__DM__SHIFT EQU 9
EEP_CS__0__DR EQU CYREG_PRT4_DR
EEP_CS__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
EEP_CS__0__HSIOM_MASK EQU 0x0000F000
EEP_CS__0__HSIOM_SHIFT EQU 12
EEP_CS__0__INTCFG EQU CYREG_PRT4_INTCFG
EEP_CS__0__INTSTAT EQU CYREG_PRT4_INTSTAT
EEP_CS__0__MASK EQU 0x08
EEP_CS__0__PC EQU CYREG_PRT4_PC
EEP_CS__0__PC2 EQU CYREG_PRT4_PC2
EEP_CS__0__PORT EQU 4
EEP_CS__0__PS EQU CYREG_PRT4_PS
EEP_CS__0__SHIFT EQU 3
EEP_CS__DR EQU CYREG_PRT4_DR
EEP_CS__INTCFG EQU CYREG_PRT4_INTCFG
EEP_CS__INTSTAT EQU CYREG_PRT4_INTSTAT
EEP_CS__MASK EQU 0x08
EEP_CS__PC EQU CYREG_PRT4_PC
EEP_CS__PC2 EQU CYREG_PRT4_PC2
EEP_CS__PORT EQU 4
EEP_CS__PS EQU CYREG_PRT4_PS
EEP_CS__SHIFT EQU 3

/* DISP_CD */
DISP_CD__0__DM__MASK EQU 0xE00
DISP_CD__0__DM__SHIFT EQU 9
DISP_CD__0__DR EQU CYREG_PRT0_DR
DISP_CD__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
DISP_CD__0__HSIOM_MASK EQU 0x0000F000
DISP_CD__0__HSIOM_SHIFT EQU 12
DISP_CD__0__INTCFG EQU CYREG_PRT0_INTCFG
DISP_CD__0__INTSTAT EQU CYREG_PRT0_INTSTAT
DISP_CD__0__MASK EQU 0x08
DISP_CD__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
DISP_CD__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
DISP_CD__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
DISP_CD__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
DISP_CD__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
DISP_CD__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
DISP_CD__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
DISP_CD__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
DISP_CD__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
DISP_CD__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
DISP_CD__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
DISP_CD__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
DISP_CD__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
DISP_CD__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
DISP_CD__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
DISP_CD__0__PC EQU CYREG_PRT0_PC
DISP_CD__0__PC2 EQU CYREG_PRT0_PC2
DISP_CD__0__PORT EQU 0
DISP_CD__0__PS EQU CYREG_PRT0_PS
DISP_CD__0__SHIFT EQU 3
DISP_CD__DR EQU CYREG_PRT0_DR
DISP_CD__INTCFG EQU CYREG_PRT0_INTCFG
DISP_CD__INTSTAT EQU CYREG_PRT0_INTSTAT
DISP_CD__MASK EQU 0x08
DISP_CD__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
DISP_CD__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
DISP_CD__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
DISP_CD__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
DISP_CD__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
DISP_CD__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
DISP_CD__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
DISP_CD__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
DISP_CD__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
DISP_CD__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
DISP_CD__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
DISP_CD__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
DISP_CD__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
DISP_CD__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
DISP_CD__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
DISP_CD__PC EQU CYREG_PRT0_PC
DISP_CD__PC2 EQU CYREG_PRT0_PC2
DISP_CD__PORT EQU 0
DISP_CD__PS EQU CYREG_PRT0_PS
DISP_CD__SHIFT EQU 3

/* PWM_FAN */
PWM_FAN__0__DM__MASK EQU 0x07
PWM_FAN__0__DM__SHIFT EQU 0
PWM_FAN__0__DR EQU CYREG_PRT1_DR
PWM_FAN__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
PWM_FAN__0__HSIOM_MASK EQU 0x0000000F
PWM_FAN__0__HSIOM_SHIFT EQU 0
PWM_FAN__0__INTCFG EQU CYREG_PRT1_INTCFG
PWM_FAN__0__INTSTAT EQU CYREG_PRT1_INTSTAT
PWM_FAN__0__MASK EQU 0x01
PWM_FAN__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
PWM_FAN__0__OUT_SEL_SHIFT EQU 0
PWM_FAN__0__OUT_SEL_VAL EQU -1
PWM_FAN__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
PWM_FAN__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
PWM_FAN__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
PWM_FAN__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
PWM_FAN__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
PWM_FAN__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
PWM_FAN__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
PWM_FAN__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
PWM_FAN__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
PWM_FAN__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
PWM_FAN__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
PWM_FAN__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
PWM_FAN__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
PWM_FAN__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
PWM_FAN__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
PWM_FAN__0__PC EQU CYREG_PRT1_PC
PWM_FAN__0__PC2 EQU CYREG_PRT1_PC2
PWM_FAN__0__PORT EQU 1
PWM_FAN__0__PS EQU CYREG_PRT1_PS
PWM_FAN__0__SHIFT EQU 0
PWM_FAN__DR EQU CYREG_PRT1_DR
PWM_FAN__INTCFG EQU CYREG_PRT1_INTCFG
PWM_FAN__INTSTAT EQU CYREG_PRT1_INTSTAT
PWM_FAN__MASK EQU 0x01
PWM_FAN__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
PWM_FAN__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
PWM_FAN__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
PWM_FAN__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
PWM_FAN__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
PWM_FAN__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
PWM_FAN__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
PWM_FAN__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
PWM_FAN__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
PWM_FAN__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
PWM_FAN__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
PWM_FAN__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
PWM_FAN__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
PWM_FAN__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
PWM_FAN__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
PWM_FAN__PC EQU CYREG_PRT1_PC
PWM_FAN__PC2 EQU CYREG_PRT1_PC2
PWM_FAN__PORT EQU 1
PWM_FAN__PS EQU CYREG_PRT1_PS
PWM_FAN__SHIFT EQU 0

/* StepDir */
StepDir__0__DM__MASK EQU 0x07
StepDir__0__DM__SHIFT EQU 0
StepDir__0__DR EQU CYREG_PRT0_DR
StepDir__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
StepDir__0__HSIOM_MASK EQU 0x0000000F
StepDir__0__HSIOM_SHIFT EQU 0
StepDir__0__INTCFG EQU CYREG_PRT0_INTCFG
StepDir__0__INTSTAT EQU CYREG_PRT0_INTSTAT
StepDir__0__MASK EQU 0x01
StepDir__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
StepDir__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
StepDir__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
StepDir__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
StepDir__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
StepDir__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
StepDir__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
StepDir__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
StepDir__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
StepDir__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
StepDir__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
StepDir__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
StepDir__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
StepDir__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
StepDir__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
StepDir__0__PC EQU CYREG_PRT0_PC
StepDir__0__PC2 EQU CYREG_PRT0_PC2
StepDir__0__PORT EQU 0
StepDir__0__PS EQU CYREG_PRT0_PS
StepDir__0__SHIFT EQU 0
StepDir__DR EQU CYREG_PRT0_DR
StepDir__INTCFG EQU CYREG_PRT0_INTCFG
StepDir__INTSTAT EQU CYREG_PRT0_INTSTAT
StepDir__MASK EQU 0x01
StepDir__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
StepDir__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
StepDir__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
StepDir__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
StepDir__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
StepDir__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
StepDir__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
StepDir__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
StepDir__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
StepDir__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
StepDir__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
StepDir__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
StepDir__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
StepDir__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
StepDir__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
StepDir__PC EQU CYREG_PRT0_PC
StepDir__PC2 EQU CYREG_PRT0_PC2
StepDir__PORT EQU 0
StepDir__PS EQU CYREG_PRT0_PS
StepDir__SHIFT EQU 0

/* WireSns */
WireSns__0__DM__MASK EQU 0x38
WireSns__0__DM__SHIFT EQU 3
WireSns__0__DR EQU CYREG_PRT3_DR
WireSns__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
WireSns__0__HSIOM_MASK EQU 0x000000F0
WireSns__0__HSIOM_SHIFT EQU 4
WireSns__0__INTCFG EQU CYREG_PRT3_INTCFG
WireSns__0__INTSTAT EQU CYREG_PRT3_INTSTAT
WireSns__0__MASK EQU 0x02
WireSns__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
WireSns__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
WireSns__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
WireSns__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
WireSns__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
WireSns__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
WireSns__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
WireSns__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
WireSns__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
WireSns__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
WireSns__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
WireSns__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
WireSns__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
WireSns__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
WireSns__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
WireSns__0__PC EQU CYREG_PRT3_PC
WireSns__0__PC2 EQU CYREG_PRT3_PC2
WireSns__0__PORT EQU 3
WireSns__0__PS EQU CYREG_PRT3_PS
WireSns__0__SHIFT EQU 1
WireSns__DR EQU CYREG_PRT3_DR
WireSns__INTCFG EQU CYREG_PRT3_INTCFG
WireSns__INTSTAT EQU CYREG_PRT3_INTSTAT
WireSns__MASK EQU 0x02
WireSns__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
WireSns__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
WireSns__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
WireSns__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
WireSns__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
WireSns__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
WireSns__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
WireSns__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
WireSns__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
WireSns__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
WireSns__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
WireSns__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
WireSns__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
WireSns__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
WireSns__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
WireSns__PC EQU CYREG_PRT3_PC
WireSns__PC2 EQU CYREG_PRT3_PC2
WireSns__PORT EQU 3
WireSns__PS EQU CYREG_PRT3_PS
WireSns__SHIFT EQU 1

/* BuzzClock */
BuzzClock__DIVIDER_MASK EQU 0x0000FFFF
BuzzClock__ENABLE EQU CYREG_CLK_DIVIDER_B01
BuzzClock__ENABLE_MASK EQU 0x80000000
BuzzClock__MASK EQU 0x80000000
BuzzClock__REGISTER EQU CYREG_CLK_DIVIDER_B01

/* Clock_SPI */
Clock_SPI__DIVIDER_MASK EQU 0x0000FFFF
Clock_SPI__ENABLE EQU CYREG_CLK_DIVIDER_A00
Clock_SPI__ENABLE_MASK EQU 0x80000000
Clock_SPI__MASK EQU 0x80000000
Clock_SPI__REGISTER EQU CYREG_CLK_DIVIDER_A00

/* BuzzDriver */
BuzzDriver_bSR_sC8_BShiftRegDp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_01
BuzzDriver_bSR_sC8_BShiftRegDp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_01
BuzzDriver_bSR_sC8_BShiftRegDp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_01
BuzzDriver_bSR_sC8_BShiftRegDp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_01
BuzzDriver_bSR_sC8_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
BuzzDriver_bSR_sC8_BShiftRegDp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_01
BuzzDriver_bSR_sC8_BShiftRegDp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_01
BuzzDriver_bSR_sC8_BShiftRegDp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_01
BuzzDriver_bSR_sC8_BShiftRegDp_u0__A0_REG EQU CYREG_UDB_W8_A0_01
BuzzDriver_bSR_sC8_BShiftRegDp_u0__A1_REG EQU CYREG_UDB_W8_A1_01
BuzzDriver_bSR_sC8_BShiftRegDp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_01
BuzzDriver_bSR_sC8_BShiftRegDp_u0__D0_REG EQU CYREG_UDB_W8_D0_01
BuzzDriver_bSR_sC8_BShiftRegDp_u0__D1_REG EQU CYREG_UDB_W8_D1_01
BuzzDriver_bSR_sC8_BShiftRegDp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
BuzzDriver_bSR_sC8_BShiftRegDp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_01
BuzzDriver_bSR_sC8_BShiftRegDp_u0__F0_REG EQU CYREG_UDB_W8_F0_01
BuzzDriver_bSR_sC8_BShiftRegDp_u0__F1_REG EQU CYREG_UDB_W8_F1_01
BuzzDriver_bSR_sC8_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
BuzzDriver_bSR_sC8_BShiftRegDp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
BuzzDriver_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
BuzzDriver_bSR_StsReg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_01
BuzzDriver_bSR_StsReg__3__MASK EQU 0x08
BuzzDriver_bSR_StsReg__3__POS EQU 3
BuzzDriver_bSR_StsReg__4__MASK EQU 0x10
BuzzDriver_bSR_StsReg__4__POS EQU 4
BuzzDriver_bSR_StsReg__5__MASK EQU 0x20
BuzzDriver_bSR_StsReg__5__POS EQU 5
BuzzDriver_bSR_StsReg__6__MASK EQU 0x40
BuzzDriver_bSR_StsReg__6__POS EQU 6
BuzzDriver_bSR_StsReg__MASK EQU 0x78
BuzzDriver_bSR_StsReg__MASK_REG EQU CYREG_UDB_W8_MSK_01
BuzzDriver_bSR_StsReg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
BuzzDriver_bSR_StsReg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
BuzzDriver_bSR_StsReg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
BuzzDriver_bSR_StsReg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST_01
BuzzDriver_bSR_StsReg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST_01
BuzzDriver_bSR_StsReg__STATUS_REG EQU CYREG_UDB_W8_ST_01
BuzzDriver_bSR_SyncCtl_CtrlReg__0__MASK EQU 0x01
BuzzDriver_bSR_SyncCtl_CtrlReg__0__POS EQU 0
BuzzDriver_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
BuzzDriver_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_01
BuzzDriver_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_01
BuzzDriver_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_01
BuzzDriver_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_01
BuzzDriver_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_01
BuzzDriver_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_01
BuzzDriver_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_01
BuzzDriver_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_01
BuzzDriver_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
BuzzDriver_bSR_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_UDB_W8_CTL_01
BuzzDriver_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_01
BuzzDriver_bSR_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_UDB_W8_CTL_01
BuzzDriver_bSR_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_01
BuzzDriver_bSR_SyncCtl_CtrlReg__MASK EQU 0x01
BuzzDriver_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
BuzzDriver_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
BuzzDriver_bSR_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_UDB_W8_MSK_01

/* Buzzer_out */
Buzzer_out__0__DM__MASK EQU 0x7000
Buzzer_out__0__DM__SHIFT EQU 12
Buzzer_out__0__DR EQU CYREG_PRT3_DR
Buzzer_out__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Buzzer_out__0__HSIOM_MASK EQU 0x000F0000
Buzzer_out__0__HSIOM_SHIFT EQU 16
Buzzer_out__0__INTCFG EQU CYREG_PRT3_INTCFG
Buzzer_out__0__INTSTAT EQU CYREG_PRT3_INTSTAT
Buzzer_out__0__MASK EQU 0x10
Buzzer_out__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
Buzzer_out__0__OUT_SEL_SHIFT EQU 8
Buzzer_out__0__OUT_SEL_VAL EQU 3
Buzzer_out__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Buzzer_out__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Buzzer_out__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Buzzer_out__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Buzzer_out__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Buzzer_out__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Buzzer_out__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Buzzer_out__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Buzzer_out__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Buzzer_out__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Buzzer_out__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Buzzer_out__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Buzzer_out__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Buzzer_out__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Buzzer_out__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Buzzer_out__0__PC EQU CYREG_PRT3_PC
Buzzer_out__0__PC2 EQU CYREG_PRT3_PC2
Buzzer_out__0__PORT EQU 3
Buzzer_out__0__PS EQU CYREG_PRT3_PS
Buzzer_out__0__SHIFT EQU 4
Buzzer_out__DR EQU CYREG_PRT3_DR
Buzzer_out__INTCFG EQU CYREG_PRT3_INTCFG
Buzzer_out__INTSTAT EQU CYREG_PRT3_INTSTAT
Buzzer_out__MASK EQU 0x10
Buzzer_out__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Buzzer_out__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Buzzer_out__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Buzzer_out__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Buzzer_out__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Buzzer_out__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Buzzer_out__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Buzzer_out__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Buzzer_out__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Buzzer_out__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Buzzer_out__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Buzzer_out__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Buzzer_out__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Buzzer_out__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Buzzer_out__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Buzzer_out__PC EQU CYREG_PRT3_PC
Buzzer_out__PC2 EQU CYREG_PRT3_PC2
Buzzer_out__PORT EQU 3
Buzzer_out__PS EQU CYREG_PRT3_PS
Buzzer_out__SHIFT EQU 4

/* Clock_Btns */
Clock_Btns__DIVIDER_MASK EQU 0x0000FFFF
Clock_Btns__ENABLE EQU CYREG_CLK_DIVIDER_B02
Clock_Btns__ENABLE_MASK EQU 0x80000000
Clock_Btns__MASK EQU 0x80000000
Clock_Btns__REGISTER EQU CYREG_CLK_DIVIDER_B02

/* Clock_UART */
Clock_UART__DIVIDER_MASK EQU 0x0000FFFF
Clock_UART__ENABLE EQU CYREG_CLK_DIVIDER_FRAC_B00
Clock_UART__ENABLE_MASK EQU 0x80000000
Clock_UART__FRAC_MASK EQU 0x001F0000
Clock_UART__MASK EQU 0x80000000
Clock_UART__REGISTER EQU CYREG_CLK_DIVIDER_FRAC_B00

/* DISP_RESET */
DISP_RESET__0__DM__MASK EQU 0x1C0
DISP_RESET__0__DM__SHIFT EQU 6
DISP_RESET__0__DR EQU CYREG_PRT0_DR
DISP_RESET__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
DISP_RESET__0__HSIOM_MASK EQU 0x00000F00
DISP_RESET__0__HSIOM_SHIFT EQU 8
DISP_RESET__0__INTCFG EQU CYREG_PRT0_INTCFG
DISP_RESET__0__INTSTAT EQU CYREG_PRT0_INTSTAT
DISP_RESET__0__MASK EQU 0x04
DISP_RESET__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
DISP_RESET__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
DISP_RESET__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
DISP_RESET__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
DISP_RESET__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
DISP_RESET__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
DISP_RESET__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
DISP_RESET__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
DISP_RESET__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
DISP_RESET__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
DISP_RESET__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
DISP_RESET__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
DISP_RESET__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
DISP_RESET__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
DISP_RESET__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
DISP_RESET__0__PC EQU CYREG_PRT0_PC
DISP_RESET__0__PC2 EQU CYREG_PRT0_PC2
DISP_RESET__0__PORT EQU 0
DISP_RESET__0__PS EQU CYREG_PRT0_PS
DISP_RESET__0__SHIFT EQU 2
DISP_RESET__DR EQU CYREG_PRT0_DR
DISP_RESET__INTCFG EQU CYREG_PRT0_INTCFG
DISP_RESET__INTSTAT EQU CYREG_PRT0_INTSTAT
DISP_RESET__MASK EQU 0x04
DISP_RESET__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
DISP_RESET__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
DISP_RESET__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
DISP_RESET__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
DISP_RESET__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
DISP_RESET__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
DISP_RESET__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
DISP_RESET__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
DISP_RESET__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
DISP_RESET__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
DISP_RESET__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
DISP_RESET__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
DISP_RESET__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
DISP_RESET__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
DISP_RESET__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
DISP_RESET__PC EQU CYREG_PRT0_PC
DISP_RESET__PC2 EQU CYREG_PRT0_PC2
DISP_RESET__PORT EQU 0
DISP_RESET__PS EQU CYREG_PRT0_PS
DISP_RESET__SHIFT EQU 2

/* StepPulser */
StepPulser_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_UDB_W16_A0_02
StepPulser_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_UDB_W16_A1_02
StepPulser_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_UDB_W16_D0_02
StepPulser_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_UDB_W16_D1_02
StepPulser_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
StepPulser_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_UDB_W16_F0_02
StepPulser_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_UDB_W16_F1_02
StepPulser_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_UDB_CAT16_A_02
StepPulser_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_UDB_W8_A0_02
StepPulser_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_UDB_W8_A1_02
StepPulser_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_UDB_CAT16_D_02
StepPulser_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_UDB_W8_D0_02
StepPulser_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_UDB_W8_D1_02
StepPulser_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
StepPulser_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_UDB_CAT16_F_02
StepPulser_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_UDB_W8_F0_02
StepPulser_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_UDB_W8_F1_02
StepPulser_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
StepPulser_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
StepPulser_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_00
StepPulser_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_00
StepPulser_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_00
StepPulser_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_00
StepPulser_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
StepPulser_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_00
StepPulser_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_00
StepPulser_BUART_sTX_TxShifter_u0__32BIT_A0_REG EQU CYREG_UDB_W32_A0_00
StepPulser_BUART_sTX_TxShifter_u0__32BIT_A1_REG EQU CYREG_UDB_W32_A1_00
StepPulser_BUART_sTX_TxShifter_u0__32BIT_D0_REG EQU CYREG_UDB_W32_D0_00
StepPulser_BUART_sTX_TxShifter_u0__32BIT_D1_REG EQU CYREG_UDB_W32_D1_00
StepPulser_BUART_sTX_TxShifter_u0__32BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
StepPulser_BUART_sTX_TxShifter_u0__32BIT_F0_REG EQU CYREG_UDB_W32_F0_00
StepPulser_BUART_sTX_TxShifter_u0__32BIT_F1_REG EQU CYREG_UDB_W32_F1_00
StepPulser_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_00
StepPulser_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_UDB_W8_A0_00
StepPulser_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_UDB_W8_A1_00
StepPulser_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_00
StepPulser_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_UDB_W8_D0_00
StepPulser_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_UDB_W8_D1_00
StepPulser_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
StepPulser_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_00
StepPulser_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_UDB_W8_F0_00
StepPulser_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_UDB_W8_F1_00
StepPulser_BUART_sTX_TxSts__0__MASK EQU 0x01
StepPulser_BUART_sTX_TxSts__0__POS EQU 0
StepPulser_BUART_sTX_TxSts__1__MASK EQU 0x02
StepPulser_BUART_sTX_TxSts__1__POS EQU 1
StepPulser_BUART_sTX_TxSts__2__MASK EQU 0x04
StepPulser_BUART_sTX_TxSts__2__POS EQU 2
StepPulser_BUART_sTX_TxSts__3__MASK EQU 0x08
StepPulser_BUART_sTX_TxSts__3__POS EQU 3
StepPulser_BUART_sTX_TxSts__MASK EQU 0x0F
StepPulser_BUART_sTX_TxSts__MASK_REG EQU CYREG_UDB_W8_MSK_03
StepPulser_BUART_sTX_TxSts__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
StepPulser_BUART_sTX_TxSts__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
StepPulser_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
StepPulser_BUART_sTX_TxSts__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST_03
StepPulser_BUART_sTX_TxSts__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST_03
StepPulser_BUART_sTX_TxSts__STATUS_REG EQU CYREG_UDB_W8_ST_03
StepPulser_TXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
StepPulser_TXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
StepPulser_TXInternalInterrupt__INTC_MASK EQU 0x04
StepPulser_TXInternalInterrupt__INTC_NUMBER EQU 2
StepPulser_TXInternalInterrupt__INTC_PRIOR_MASK EQU 0xC00000
StepPulser_TXInternalInterrupt__INTC_PRIOR_NUM EQU 3
StepPulser_TXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
StepPulser_TXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_CM0_ISER
StepPulser_TXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Clock_Servo */
Clock_Servo__DIVIDER_MASK EQU 0x0000FFFF
Clock_Servo__ENABLE EQU CYREG_CLK_DIVIDER_FRAC_A00
Clock_Servo__ENABLE_MASK EQU 0x80000000
Clock_Servo__FRAC_MASK EQU 0x001F0000
Clock_Servo__MASK EQU 0x80000000
Clock_Servo__REGISTER EQU CYREG_CLK_DIVIDER_FRAC_A00

/* TMC2130_PWR */
TMC2130_PWR__0__DM__MASK EQU 0xE00
TMC2130_PWR__0__DM__SHIFT EQU 9
TMC2130_PWR__0__DR EQU CYREG_PRT1_DR
TMC2130_PWR__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
TMC2130_PWR__0__HSIOM_MASK EQU 0x0000F000
TMC2130_PWR__0__HSIOM_SHIFT EQU 12
TMC2130_PWR__0__INTCFG EQU CYREG_PRT1_INTCFG
TMC2130_PWR__0__INTSTAT EQU CYREG_PRT1_INTSTAT
TMC2130_PWR__0__MASK EQU 0x08
TMC2130_PWR__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
TMC2130_PWR__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
TMC2130_PWR__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
TMC2130_PWR__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
TMC2130_PWR__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
TMC2130_PWR__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
TMC2130_PWR__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
TMC2130_PWR__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
TMC2130_PWR__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
TMC2130_PWR__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
TMC2130_PWR__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
TMC2130_PWR__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
TMC2130_PWR__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
TMC2130_PWR__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
TMC2130_PWR__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
TMC2130_PWR__0__PC EQU CYREG_PRT1_PC
TMC2130_PWR__0__PC2 EQU CYREG_PRT1_PC2
TMC2130_PWR__0__PORT EQU 1
TMC2130_PWR__0__PS EQU CYREG_PRT1_PS
TMC2130_PWR__0__SHIFT EQU 3
TMC2130_PWR__DR EQU CYREG_PRT1_DR
TMC2130_PWR__INTCFG EQU CYREG_PRT1_INTCFG
TMC2130_PWR__INTSTAT EQU CYREG_PRT1_INTSTAT
TMC2130_PWR__MASK EQU 0x08
TMC2130_PWR__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
TMC2130_PWR__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
TMC2130_PWR__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
TMC2130_PWR__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
TMC2130_PWR__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
TMC2130_PWR__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
TMC2130_PWR__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
TMC2130_PWR__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
TMC2130_PWR__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
TMC2130_PWR__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
TMC2130_PWR__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
TMC2130_PWR__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
TMC2130_PWR__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
TMC2130_PWR__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
TMC2130_PWR__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
TMC2130_PWR__PC EQU CYREG_PRT1_PC
TMC2130_PWR__PC2 EQU CYREG_PRT1_PC2
TMC2130_PWR__PORT EQU 1
TMC2130_PWR__PS EQU CYREG_PRT1_PS
TMC2130_PWR__SHIFT EQU 3

/* isr_ServoOV */
isr_ServoOV__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_ServoOV__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_ServoOV__INTC_MASK EQU 0x100
isr_ServoOV__INTC_NUMBER EQU 8
isr_ServoOV__INTC_PRIOR_MASK EQU 0xC0
isr_ServoOV__INTC_PRIOR_NUM EQU 3
isr_ServoOV__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
isr_ServoOV__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_ServoOV__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* MatrixKeypad */
MatrixKeypad_Columns__0__DM__MASK EQU 0x07
MatrixKeypad_Columns__0__DM__SHIFT EQU 0
MatrixKeypad_Columns__0__DR EQU CYREG_PRT2_DR
MatrixKeypad_Columns__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
MatrixKeypad_Columns__0__HSIOM_MASK EQU 0x0000000F
MatrixKeypad_Columns__0__HSIOM_SHIFT EQU 0
MatrixKeypad_Columns__0__INTCFG EQU CYREG_PRT2_INTCFG
MatrixKeypad_Columns__0__INTSTAT EQU CYREG_PRT2_INTSTAT
MatrixKeypad_Columns__0__MASK EQU 0x01
MatrixKeypad_Columns__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
MatrixKeypad_Columns__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
MatrixKeypad_Columns__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
MatrixKeypad_Columns__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
MatrixKeypad_Columns__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
MatrixKeypad_Columns__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
MatrixKeypad_Columns__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
MatrixKeypad_Columns__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
MatrixKeypad_Columns__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
MatrixKeypad_Columns__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
MatrixKeypad_Columns__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
MatrixKeypad_Columns__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
MatrixKeypad_Columns__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
MatrixKeypad_Columns__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
MatrixKeypad_Columns__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
MatrixKeypad_Columns__0__PC EQU CYREG_PRT2_PC
MatrixKeypad_Columns__0__PC2 EQU CYREG_PRT2_PC2
MatrixKeypad_Columns__0__PORT EQU 2
MatrixKeypad_Columns__0__PS EQU CYREG_PRT2_PS
MatrixKeypad_Columns__0__SHIFT EQU 0
MatrixKeypad_Columns__1__DM__MASK EQU 0x38
MatrixKeypad_Columns__1__DM__SHIFT EQU 3
MatrixKeypad_Columns__1__DR EQU CYREG_PRT2_DR
MatrixKeypad_Columns__1__HSIOM EQU CYREG_HSIOM_PORT_SEL2
MatrixKeypad_Columns__1__HSIOM_MASK EQU 0x000000F0
MatrixKeypad_Columns__1__HSIOM_SHIFT EQU 4
MatrixKeypad_Columns__1__INTCFG EQU CYREG_PRT2_INTCFG
MatrixKeypad_Columns__1__INTSTAT EQU CYREG_PRT2_INTSTAT
MatrixKeypad_Columns__1__MASK EQU 0x02
MatrixKeypad_Columns__1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
MatrixKeypad_Columns__1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
MatrixKeypad_Columns__1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
MatrixKeypad_Columns__1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
MatrixKeypad_Columns__1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
MatrixKeypad_Columns__1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
MatrixKeypad_Columns__1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
MatrixKeypad_Columns__1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
MatrixKeypad_Columns__1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
MatrixKeypad_Columns__1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
MatrixKeypad_Columns__1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
MatrixKeypad_Columns__1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
MatrixKeypad_Columns__1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
MatrixKeypad_Columns__1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
MatrixKeypad_Columns__1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
MatrixKeypad_Columns__1__PC EQU CYREG_PRT2_PC
MatrixKeypad_Columns__1__PC2 EQU CYREG_PRT2_PC2
MatrixKeypad_Columns__1__PORT EQU 2
MatrixKeypad_Columns__1__PS EQU CYREG_PRT2_PS
MatrixKeypad_Columns__1__SHIFT EQU 1
MatrixKeypad_Columns__2__DM__MASK EQU 0x1C0
MatrixKeypad_Columns__2__DM__SHIFT EQU 6
MatrixKeypad_Columns__2__DR EQU CYREG_PRT2_DR
MatrixKeypad_Columns__2__HSIOM EQU CYREG_HSIOM_PORT_SEL2
MatrixKeypad_Columns__2__HSIOM_MASK EQU 0x00000F00
MatrixKeypad_Columns__2__HSIOM_SHIFT EQU 8
MatrixKeypad_Columns__2__INTCFG EQU CYREG_PRT2_INTCFG
MatrixKeypad_Columns__2__INTSTAT EQU CYREG_PRT2_INTSTAT
MatrixKeypad_Columns__2__MASK EQU 0x04
MatrixKeypad_Columns__2__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
MatrixKeypad_Columns__2__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
MatrixKeypad_Columns__2__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
MatrixKeypad_Columns__2__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
MatrixKeypad_Columns__2__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
MatrixKeypad_Columns__2__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
MatrixKeypad_Columns__2__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
MatrixKeypad_Columns__2__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
MatrixKeypad_Columns__2__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
MatrixKeypad_Columns__2__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
MatrixKeypad_Columns__2__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
MatrixKeypad_Columns__2__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
MatrixKeypad_Columns__2__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
MatrixKeypad_Columns__2__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
MatrixKeypad_Columns__2__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
MatrixKeypad_Columns__2__PC EQU CYREG_PRT2_PC
MatrixKeypad_Columns__2__PC2 EQU CYREG_PRT2_PC2
MatrixKeypad_Columns__2__PORT EQU 2
MatrixKeypad_Columns__2__PS EQU CYREG_PRT2_PS
MatrixKeypad_Columns__2__SHIFT EQU 2
MatrixKeypad_Columns__3__DM__MASK EQU 0xE00
MatrixKeypad_Columns__3__DM__SHIFT EQU 9
MatrixKeypad_Columns__3__DR EQU CYREG_PRT2_DR
MatrixKeypad_Columns__3__HSIOM EQU CYREG_HSIOM_PORT_SEL2
MatrixKeypad_Columns__3__HSIOM_MASK EQU 0x0000F000
MatrixKeypad_Columns__3__HSIOM_SHIFT EQU 12
MatrixKeypad_Columns__3__INTCFG EQU CYREG_PRT2_INTCFG
MatrixKeypad_Columns__3__INTSTAT EQU CYREG_PRT2_INTSTAT
MatrixKeypad_Columns__3__MASK EQU 0x08
MatrixKeypad_Columns__3__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
MatrixKeypad_Columns__3__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
MatrixKeypad_Columns__3__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
MatrixKeypad_Columns__3__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
MatrixKeypad_Columns__3__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
MatrixKeypad_Columns__3__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
MatrixKeypad_Columns__3__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
MatrixKeypad_Columns__3__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
MatrixKeypad_Columns__3__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
MatrixKeypad_Columns__3__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
MatrixKeypad_Columns__3__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
MatrixKeypad_Columns__3__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
MatrixKeypad_Columns__3__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
MatrixKeypad_Columns__3__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
MatrixKeypad_Columns__3__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
MatrixKeypad_Columns__3__PC EQU CYREG_PRT2_PC
MatrixKeypad_Columns__3__PC2 EQU CYREG_PRT2_PC2
MatrixKeypad_Columns__3__PORT EQU 2
MatrixKeypad_Columns__3__PS EQU CYREG_PRT2_PS
MatrixKeypad_Columns__3__SHIFT EQU 3
MatrixKeypad_Columns__DR EQU CYREG_PRT2_DR
MatrixKeypad_Columns__INTCFG EQU CYREG_PRT2_INTCFG
MatrixKeypad_Columns__INTSTAT EQU CYREG_PRT2_INTSTAT
MatrixKeypad_Columns__MASK EQU 0x0F
MatrixKeypad_Columns__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
MatrixKeypad_Columns__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
MatrixKeypad_Columns__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
MatrixKeypad_Columns__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
MatrixKeypad_Columns__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
MatrixKeypad_Columns__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
MatrixKeypad_Columns__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
MatrixKeypad_Columns__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
MatrixKeypad_Columns__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
MatrixKeypad_Columns__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
MatrixKeypad_Columns__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
MatrixKeypad_Columns__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
MatrixKeypad_Columns__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
MatrixKeypad_Columns__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
MatrixKeypad_Columns__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
MatrixKeypad_Columns__PC EQU CYREG_PRT2_PC
MatrixKeypad_Columns__PC2 EQU CYREG_PRT2_PC2
MatrixKeypad_Columns__PORT EQU 2
MatrixKeypad_Columns__PS EQU CYREG_PRT2_PS
MatrixKeypad_Columns__SHIFT EQU 0
MatrixKeypad_KbdControl_Sync_ctrl_reg__0__MASK EQU 0x01
MatrixKeypad_KbdControl_Sync_ctrl_reg__0__POS EQU 0
MatrixKeypad_KbdControl_Sync_ctrl_reg__1__MASK EQU 0x02
MatrixKeypad_KbdControl_Sync_ctrl_reg__1__POS EQU 1
MatrixKeypad_KbdControl_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
MatrixKeypad_KbdControl_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_02
MatrixKeypad_KbdControl_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_02
MatrixKeypad_KbdControl_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_02
MatrixKeypad_KbdControl_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_02
MatrixKeypad_KbdControl_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_02
MatrixKeypad_KbdControl_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_02
MatrixKeypad_KbdControl_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_02
MatrixKeypad_KbdControl_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_02
MatrixKeypad_KbdControl_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
MatrixKeypad_KbdControl_Sync_ctrl_reg__CONTROL_REG EQU CYREG_UDB_W8_CTL_02
MatrixKeypad_KbdControl_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_02
MatrixKeypad_KbdControl_Sync_ctrl_reg__COUNT_REG EQU CYREG_UDB_W8_CTL_02
MatrixKeypad_KbdControl_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_02
MatrixKeypad_KbdControl_Sync_ctrl_reg__MASK EQU 0x03
MatrixKeypad_KbdControl_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
MatrixKeypad_KbdControl_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
MatrixKeypad_KbdControl_Sync_ctrl_reg__PERIOD_REG EQU CYREG_UDB_W8_MSK_02
MatrixKeypad_KbdScan_Int__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
MatrixKeypad_KbdScan_Int__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
MatrixKeypad_KbdScan_Int__INTC_MASK EQU 0x01
MatrixKeypad_KbdScan_Int__INTC_NUMBER EQU 0
MatrixKeypad_KbdScan_Int__INTC_PRIOR_MASK EQU 0xC0
MatrixKeypad_KbdScan_Int__INTC_PRIOR_NUM EQU 3
MatrixKeypad_KbdScan_Int__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
MatrixKeypad_KbdScan_Int__INTC_SET_EN_REG EQU CYREG_CM0_ISER
MatrixKeypad_KbdScan_Int__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
MatrixKeypad_Rows__0__DM__MASK EQU 0x7000
MatrixKeypad_Rows__0__DM__SHIFT EQU 12
MatrixKeypad_Rows__0__DR EQU CYREG_PRT2_DR
MatrixKeypad_Rows__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
MatrixKeypad_Rows__0__HSIOM_MASK EQU 0x000F0000
MatrixKeypad_Rows__0__HSIOM_SHIFT EQU 16
MatrixKeypad_Rows__0__INTCFG EQU CYREG_PRT2_INTCFG
MatrixKeypad_Rows__0__INTSTAT EQU CYREG_PRT2_INTSTAT
MatrixKeypad_Rows__0__MASK EQU 0x10
MatrixKeypad_Rows__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
MatrixKeypad_Rows__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
MatrixKeypad_Rows__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
MatrixKeypad_Rows__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
MatrixKeypad_Rows__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
MatrixKeypad_Rows__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
MatrixKeypad_Rows__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
MatrixKeypad_Rows__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
MatrixKeypad_Rows__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
MatrixKeypad_Rows__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
MatrixKeypad_Rows__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
MatrixKeypad_Rows__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
MatrixKeypad_Rows__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
MatrixKeypad_Rows__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
MatrixKeypad_Rows__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
MatrixKeypad_Rows__0__PC EQU CYREG_PRT2_PC
MatrixKeypad_Rows__0__PC2 EQU CYREG_PRT2_PC2
MatrixKeypad_Rows__0__PORT EQU 2
MatrixKeypad_Rows__0__PS EQU CYREG_PRT2_PS
MatrixKeypad_Rows__0__SHIFT EQU 4
MatrixKeypad_Rows__1__DM__MASK EQU 0x38000
MatrixKeypad_Rows__1__DM__SHIFT EQU 15
MatrixKeypad_Rows__1__DR EQU CYREG_PRT2_DR
MatrixKeypad_Rows__1__HSIOM EQU CYREG_HSIOM_PORT_SEL2
MatrixKeypad_Rows__1__HSIOM_MASK EQU 0x00F00000
MatrixKeypad_Rows__1__HSIOM_SHIFT EQU 20
MatrixKeypad_Rows__1__INTCFG EQU CYREG_PRT2_INTCFG
MatrixKeypad_Rows__1__INTSTAT EQU CYREG_PRT2_INTSTAT
MatrixKeypad_Rows__1__MASK EQU 0x20
MatrixKeypad_Rows__1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
MatrixKeypad_Rows__1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
MatrixKeypad_Rows__1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
MatrixKeypad_Rows__1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
MatrixKeypad_Rows__1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
MatrixKeypad_Rows__1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
MatrixKeypad_Rows__1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
MatrixKeypad_Rows__1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
MatrixKeypad_Rows__1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
MatrixKeypad_Rows__1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
MatrixKeypad_Rows__1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
MatrixKeypad_Rows__1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
MatrixKeypad_Rows__1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
MatrixKeypad_Rows__1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
MatrixKeypad_Rows__1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
MatrixKeypad_Rows__1__PC EQU CYREG_PRT2_PC
MatrixKeypad_Rows__1__PC2 EQU CYREG_PRT2_PC2
MatrixKeypad_Rows__1__PORT EQU 2
MatrixKeypad_Rows__1__PS EQU CYREG_PRT2_PS
MatrixKeypad_Rows__1__SHIFT EQU 5
MatrixKeypad_Rows__2__DM__MASK EQU 0x1C0000
MatrixKeypad_Rows__2__DM__SHIFT EQU 18
MatrixKeypad_Rows__2__DR EQU CYREG_PRT2_DR
MatrixKeypad_Rows__2__HSIOM EQU CYREG_HSIOM_PORT_SEL2
MatrixKeypad_Rows__2__HSIOM_MASK EQU 0x0F000000
MatrixKeypad_Rows__2__HSIOM_SHIFT EQU 24
MatrixKeypad_Rows__2__INTCFG EQU CYREG_PRT2_INTCFG
MatrixKeypad_Rows__2__INTSTAT EQU CYREG_PRT2_INTSTAT
MatrixKeypad_Rows__2__MASK EQU 0x40
MatrixKeypad_Rows__2__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
MatrixKeypad_Rows__2__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
MatrixKeypad_Rows__2__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
MatrixKeypad_Rows__2__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
MatrixKeypad_Rows__2__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
MatrixKeypad_Rows__2__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
MatrixKeypad_Rows__2__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
MatrixKeypad_Rows__2__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
MatrixKeypad_Rows__2__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
MatrixKeypad_Rows__2__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
MatrixKeypad_Rows__2__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
MatrixKeypad_Rows__2__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
MatrixKeypad_Rows__2__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
MatrixKeypad_Rows__2__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
MatrixKeypad_Rows__2__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
MatrixKeypad_Rows__2__PC EQU CYREG_PRT2_PC
MatrixKeypad_Rows__2__PC2 EQU CYREG_PRT2_PC2
MatrixKeypad_Rows__2__PORT EQU 2
MatrixKeypad_Rows__2__PS EQU CYREG_PRT2_PS
MatrixKeypad_Rows__2__SHIFT EQU 6
MatrixKeypad_Rows__3__DM__MASK EQU 0xE00000
MatrixKeypad_Rows__3__DM__SHIFT EQU 21
MatrixKeypad_Rows__3__DR EQU CYREG_PRT2_DR
MatrixKeypad_Rows__3__HSIOM EQU CYREG_HSIOM_PORT_SEL2
MatrixKeypad_Rows__3__HSIOM_MASK EQU 0xF0000000
MatrixKeypad_Rows__3__HSIOM_SHIFT EQU 28
MatrixKeypad_Rows__3__INTCFG EQU CYREG_PRT2_INTCFG
MatrixKeypad_Rows__3__INTSTAT EQU CYREG_PRT2_INTSTAT
MatrixKeypad_Rows__3__MASK EQU 0x80
MatrixKeypad_Rows__3__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
MatrixKeypad_Rows__3__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
MatrixKeypad_Rows__3__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
MatrixKeypad_Rows__3__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
MatrixKeypad_Rows__3__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
MatrixKeypad_Rows__3__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
MatrixKeypad_Rows__3__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
MatrixKeypad_Rows__3__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
MatrixKeypad_Rows__3__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
MatrixKeypad_Rows__3__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
MatrixKeypad_Rows__3__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
MatrixKeypad_Rows__3__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
MatrixKeypad_Rows__3__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
MatrixKeypad_Rows__3__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
MatrixKeypad_Rows__3__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
MatrixKeypad_Rows__3__PC EQU CYREG_PRT2_PC
MatrixKeypad_Rows__3__PC2 EQU CYREG_PRT2_PC2
MatrixKeypad_Rows__3__PORT EQU 2
MatrixKeypad_Rows__3__PS EQU CYREG_PRT2_PS
MatrixKeypad_Rows__3__SHIFT EQU 7
MatrixKeypad_Rows__DR EQU CYREG_PRT2_DR
MatrixKeypad_Rows__INTCFG EQU CYREG_PRT2_INTCFG
MatrixKeypad_Rows__INTSTAT EQU CYREG_PRT2_INTSTAT
MatrixKeypad_Rows__MASK EQU 0xF0
MatrixKeypad_Rows__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
MatrixKeypad_Rows__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
MatrixKeypad_Rows__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
MatrixKeypad_Rows__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
MatrixKeypad_Rows__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
MatrixKeypad_Rows__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
MatrixKeypad_Rows__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
MatrixKeypad_Rows__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
MatrixKeypad_Rows__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
MatrixKeypad_Rows__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
MatrixKeypad_Rows__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
MatrixKeypad_Rows__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
MatrixKeypad_Rows__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
MatrixKeypad_Rows__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
MatrixKeypad_Rows__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
MatrixKeypad_Rows__PC EQU CYREG_PRT2_PC
MatrixKeypad_Rows__PC2 EQU CYREG_PRT2_PC2
MatrixKeypad_Rows__PORT EQU 2
MatrixKeypad_Rows__PS EQU CYREG_PRT2_PS
MatrixKeypad_Rows__SHIFT EQU 4

/* Clock_Stepper */
Clock_Stepper__DIVIDER_MASK EQU 0x0000FFFF
Clock_Stepper__ENABLE EQU CYREG_CLK_DIVIDER_FRAC_C00
Clock_Stepper__ENABLE_MASK EQU 0x80000000
Clock_Stepper__FRAC_MASK EQU 0x001F0000
Clock_Stepper__MASK EQU 0x80000000
Clock_Stepper__REGISTER EQU CYREG_CLK_DIVIDER_FRAC_C00

/* isr_ADC12done */
isr_ADC12done__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_ADC12done__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_ADC12done__INTC_MASK EQU 0x08
isr_ADC12done__INTC_NUMBER EQU 3
isr_ADC12done__INTC_PRIOR_MASK EQU 0xC0000000
isr_ADC12done__INTC_PRIOR_NUM EQU 3
isr_ADC12done__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
isr_ADC12done__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_ADC12done__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* TMC2130_diag01 */
TMC2130_diag01__0__DM__MASK EQU 0x7000
TMC2130_diag01__0__DM__SHIFT EQU 12
TMC2130_diag01__0__DR EQU CYREG_PRT1_DR
TMC2130_diag01__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
TMC2130_diag01__0__HSIOM_MASK EQU 0x000F0000
TMC2130_diag01__0__HSIOM_SHIFT EQU 16
TMC2130_diag01__0__INTCFG EQU CYREG_PRT1_INTCFG
TMC2130_diag01__0__INTSTAT EQU CYREG_PRT1_INTSTAT
TMC2130_diag01__0__MASK EQU 0x10
TMC2130_diag01__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
TMC2130_diag01__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
TMC2130_diag01__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
TMC2130_diag01__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
TMC2130_diag01__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
TMC2130_diag01__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
TMC2130_diag01__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
TMC2130_diag01__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
TMC2130_diag01__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
TMC2130_diag01__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
TMC2130_diag01__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
TMC2130_diag01__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
TMC2130_diag01__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
TMC2130_diag01__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
TMC2130_diag01__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
TMC2130_diag01__0__PC EQU CYREG_PRT1_PC
TMC2130_diag01__0__PC2 EQU CYREG_PRT1_PC2
TMC2130_diag01__0__PORT EQU 1
TMC2130_diag01__0__PS EQU CYREG_PRT1_PS
TMC2130_diag01__0__SHIFT EQU 4
TMC2130_diag01__1__DM__MASK EQU 0x38000
TMC2130_diag01__1__DM__SHIFT EQU 15
TMC2130_diag01__1__DR EQU CYREG_PRT1_DR
TMC2130_diag01__1__HSIOM EQU CYREG_HSIOM_PORT_SEL1
TMC2130_diag01__1__HSIOM_MASK EQU 0x00F00000
TMC2130_diag01__1__HSIOM_SHIFT EQU 20
TMC2130_diag01__1__INTCFG EQU CYREG_PRT1_INTCFG
TMC2130_diag01__1__INTSTAT EQU CYREG_PRT1_INTSTAT
TMC2130_diag01__1__MASK EQU 0x20
TMC2130_diag01__1__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
TMC2130_diag01__1__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
TMC2130_diag01__1__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
TMC2130_diag01__1__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
TMC2130_diag01__1__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
TMC2130_diag01__1__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
TMC2130_diag01__1__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
TMC2130_diag01__1__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
TMC2130_diag01__1__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
TMC2130_diag01__1__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
TMC2130_diag01__1__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
TMC2130_diag01__1__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
TMC2130_diag01__1__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
TMC2130_diag01__1__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
TMC2130_diag01__1__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
TMC2130_diag01__1__PC EQU CYREG_PRT1_PC
TMC2130_diag01__1__PC2 EQU CYREG_PRT1_PC2
TMC2130_diag01__1__PORT EQU 1
TMC2130_diag01__1__PS EQU CYREG_PRT1_PS
TMC2130_diag01__1__SHIFT EQU 5
TMC2130_diag01__DR EQU CYREG_PRT1_DR
TMC2130_diag01__INTCFG EQU CYREG_PRT1_INTCFG
TMC2130_diag01__INTSTAT EQU CYREG_PRT1_INTSTAT
TMC2130_diag01__MASK EQU 0x30
TMC2130_diag01__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
TMC2130_diag01__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
TMC2130_diag01__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
TMC2130_diag01__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
TMC2130_diag01__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
TMC2130_diag01__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
TMC2130_diag01__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
TMC2130_diag01__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
TMC2130_diag01__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
TMC2130_diag01__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
TMC2130_diag01__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
TMC2130_diag01__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
TMC2130_diag01__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
TMC2130_diag01__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
TMC2130_diag01__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
TMC2130_diag01__PC EQU CYREG_PRT1_PC
TMC2130_diag01__PC2 EQU CYREG_PRT1_PC2
TMC2130_diag01__PORT EQU 1
TMC2130_diag01__PS EQU CYREG_PRT1_PS
TMC2130_diag01__SHIFT EQU 4
TMC2130_diag01__SNAP EQU CYREG_PRT1_INTSTAT

/* WireSnsTimeout */
WireSnsTimeout_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT1_CC
WireSnsTimeout_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT1_CC_BUFF
WireSnsTimeout_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT1_COUNTER
WireSnsTimeout_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT1_CTRL
WireSnsTimeout_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT1_INTR
WireSnsTimeout_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT1_INTR_MASK
WireSnsTimeout_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT1_INTR_MASKED
WireSnsTimeout_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT1_INTR_SET
WireSnsTimeout_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT1_PERIOD
WireSnsTimeout_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT1_PERIOD_BUFF
WireSnsTimeout_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT1_STATUS
WireSnsTimeout_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
WireSnsTimeout_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x02
WireSnsTimeout_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 1
WireSnsTimeout_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x200
WireSnsTimeout_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 9
WireSnsTimeout_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x2000000
WireSnsTimeout_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 25
WireSnsTimeout_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x20000
WireSnsTimeout_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 17
WireSnsTimeout_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
WireSnsTimeout_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x02
WireSnsTimeout_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 1
WireSnsTimeout_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
WireSnsTimeout_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x02
WireSnsTimeout_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 1
WireSnsTimeout_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 1
WireSnsTimeout_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT1_TR_CTRL0
WireSnsTimeout_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT1_TR_CTRL1
WireSnsTimeout_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT1_TR_CTRL2

/* isr_KeyPressed */
isr_KeyPressed__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_KeyPressed__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_KeyPressed__INTC_MASK EQU 0x40
isr_KeyPressed__INTC_NUMBER EQU 6
isr_KeyPressed__INTC_PRIOR_MASK EQU 0xC00000
isr_KeyPressed__INTC_PRIOR_NUM EQU 3
isr_KeyPressed__INTC_PRIOR_REG EQU CYREG_CM0_IPR1
isr_KeyPressed__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_KeyPressed__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Stepper_CtrlReg */
Stepper_CtrlReg_Sync_ctrl_reg__0__MASK EQU 0x01
Stepper_CtrlReg_Sync_ctrl_reg__0__POS EQU 0
Stepper_CtrlReg_Sync_ctrl_reg__1__MASK EQU 0x02
Stepper_CtrlReg_Sync_ctrl_reg__1__POS EQU 1
Stepper_CtrlReg_Sync_ctrl_reg__2__MASK EQU 0x04
Stepper_CtrlReg_Sync_ctrl_reg__2__POS EQU 2
Stepper_CtrlReg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
Stepper_CtrlReg_Sync_ctrl_reg__CONTROL_REG EQU CYREG_UDB_W8_CTL_03
Stepper_CtrlReg_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_03
Stepper_CtrlReg_Sync_ctrl_reg__COUNT_REG EQU CYREG_UDB_W8_CTL_03
Stepper_CtrlReg_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_03
Stepper_CtrlReg_Sync_ctrl_reg__MASK EQU 0x07
Stepper_CtrlReg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
Stepper_CtrlReg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
Stepper_CtrlReg_Sync_ctrl_reg__PERIOD_REG EQU CYREG_UDB_W8_MSK_03

/* isr_BtnLongPress */
isr_BtnLongPress__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_BtnLongPress__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_BtnLongPress__INTC_MASK EQU 0x10
isr_BtnLongPress__INTC_NUMBER EQU 4
isr_BtnLongPress__INTC_PRIOR_MASK EQU 0xC0
isr_BtnLongPress__INTC_PRIOR_NUM EQU 3
isr_BtnLongPress__INTC_PRIOR_REG EQU CYREG_CM0_IPR1
isr_BtnLongPress__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_BtnLongPress__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* isr_TMC2130_fail */
isr_TMC2130_fail__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_TMC2130_fail__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_TMC2130_fail__INTC_MASK EQU 0x02
isr_TMC2130_fail__INTC_NUMBER EQU 1
isr_TMC2130_fail__INTC_PRIOR_MASK EQU 0xC000
isr_TMC2130_fail__INTC_PRIOR_NUM EQU 3
isr_TMC2130_fail__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
isr_TMC2130_fail__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_TMC2130_fail__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* isr_WireNotFound */
isr_WireNotFound__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_WireNotFound__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_WireNotFound__INTC_MASK EQU 0x1000
isr_WireNotFound__INTC_NUMBER EQU 12
isr_WireNotFound__INTC_PRIOR_MASK EQU 0xC0
isr_WireNotFound__INTC_PRIOR_NUM EQU 3
isr_WireNotFound__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
isr_WireNotFound__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_WireNotFound__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* isr_BtnShortPress */
isr_BtnShortPress__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_BtnShortPress__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_BtnShortPress__INTC_MASK EQU 0x20
isr_BtnShortPress__INTC_NUMBER EQU 5
isr_BtnShortPress__INTC_PRIOR_MASK EQU 0xC000
isr_BtnShortPress__INTC_PRIOR_NUM EQU 3
isr_BtnShortPress__INTC_PRIOR_REG EQU CYREG_CM0_IPR1
isr_BtnShortPress__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_BtnShortPress__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* isr_KeyPressedLong */
isr_KeyPressedLong__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_KeyPressedLong__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_KeyPressedLong__INTC_MASK EQU 0x80
isr_KeyPressedLong__INTC_NUMBER EQU 7
isr_KeyPressedLong__INTC_PRIOR_MASK EQU 0xC0000000
isr_KeyPressedLong__INTC_PRIOR_NUM EQU 3
isr_KeyPressedLong__INTC_PRIOR_REG EQU CYREG_CM0_IPR1
isr_KeyPressedLong__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_KeyPressedLong__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* BtnLongPressDetector */
BtnLongPressDetector_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
BtnLongPressDetector_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
BtnLongPressDetector_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
BtnLongPressDetector_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
BtnLongPressDetector_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
BtnLongPressDetector_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
BtnLongPressDetector_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
BtnLongPressDetector_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
BtnLongPressDetector_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
BtnLongPressDetector_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
BtnLongPressDetector_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
BtnLongPressDetector_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
BtnLongPressDetector_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
BtnLongPressDetector_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
BtnLongPressDetector_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
BtnLongPressDetector_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
BtnLongPressDetector_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
BtnLongPressDetector_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
BtnLongPressDetector_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
BtnLongPressDetector_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
BtnLongPressDetector_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
BtnLongPressDetector_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
BtnLongPressDetector_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
BtnLongPressDetector_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
BtnLongPressDetector_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
BtnLongPressDetector_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
BtnLongPressDetector_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
BtnLongPressDetector_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
BtnLongPressDetector_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
BtnLongPressDetector_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

/* FNbutton_inputStateReg */
FNbutton_inputStateReg_sts_sts_reg__0__MASK EQU 0x01
FNbutton_inputStateReg_sts_sts_reg__0__POS EQU 0
FNbutton_inputStateReg_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
FNbutton_inputStateReg_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_00
FNbutton_inputStateReg_sts_sts_reg__32BIT_MASK_REG EQU CYREG_UDB_W32_MSK_00
FNbutton_inputStateReg_sts_sts_reg__32BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
FNbutton_inputStateReg_sts_sts_reg__32BIT_STATUS_REG EQU CYREG_UDB_W32_ST_00
FNbutton_inputStateReg_sts_sts_reg__MASK EQU 0x01
FNbutton_inputStateReg_sts_sts_reg__MASK_REG EQU CYREG_UDB_W8_MSK_00
FNbutton_inputStateReg_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
FNbutton_inputStateReg_sts_sts_reg__STATUS_REG EQU CYREG_UDB_W8_ST_00

/* isr_StepPulserFifoNotEmpty */
isr_StepPulserFifoNotEmpty__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_StepPulserFifoNotEmpty__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_StepPulserFifoNotEmpty__INTC_MASK EQU 0x200
isr_StepPulserFifoNotEmpty__INTC_NUMBER EQU 9
isr_StepPulserFifoNotEmpty__INTC_PRIOR_MASK EQU 0xC000
isr_StepPulserFifoNotEmpty__INTC_PRIOR_NUM EQU 3
isr_StepPulserFifoNotEmpty__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
isr_StepPulserFifoNotEmpty__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_StepPulserFifoNotEmpty__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 44000000
CYDEV_BCLK__HFCLK__KHZ EQU 44000
CYDEV_BCLK__HFCLK__MHZ EQU 44
CYDEV_BCLK__SYSCLK__HZ EQU 44000000
CYDEV_BCLK__SYSCLK__KHZ EQU 44000
CYDEV_BCLK__SYSCLK__MHZ EQU 44
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0600
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
