<root><simulation><result_generated_time />2023-11-08 03:25:10<layer><layer_spec />{'B': 1, 'K': 24, 'C': 512, 'OY': 5, 'OX': 5, 'IY': 5, 'IX': 5, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />307200<total_data_size_element />{'W': 12288, 'I': 12800, 'O': 600}<total_data_reuse />{'W': 25, 'I': 24.0, 'O': 512}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />greedy mapping with hint<spatial_utilization_threshold />0.0<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />1120</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1, 1, 1], 'I': [1024, 1, 1], 'O': [1024, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OX', 32)], [('OY', 32)]], [], [], []]<I />[[], [[('OX', 32)], [('OY', 32)]], [], []]<O />[[], [[('OX', 32)], [('OY', 32)]], [], []]<greedy_mapping />True<footer_info />{'B': 0, 'K': 0, 'C': 0, 'OY': 5, 'OX': 5, 'FY': 0, 'FX': 0}</spatial_unrolling><temporal_mapping><W />[[('K', 2), ('K', 12)], [('C', 512)], []]<I />[[('K', 2), ('K', 12)], [('C', 512)], []]<O />[[('K', 2), ('K', 12), ('C', 512)], [], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [25.0, 1, 1, 1], 'I': [1.0, 24.0, 1.0, 1.0], 'O': [1.0, 512, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [192, 98304, 98304], 'I': [8, 102400, 102400], 'O': [192, 4800, 4800], 'O_partial': [192, 0, 0], 'O_final': [0, 4800, 4800]}<actual_mem_utilization_individual />{'W': [0.38, 0.0, 0.0], 'I': [0.02, 0.12, 0.0], 'O': [0.38, 0.01, 0.0]}<actual_mem_utilization_shared />{'W': [0.38, 0.13, 0.0], 'I': [0.02, 0.13, 0.0], 'O': [0.38, 0.13, 0.0]}<effective_mem_size_bit />{'W': [96, 192, 98304], 'I': [8, 200, 102400], 'O': [192, 4800, 4800], 'O_partial': [192, 0, 0], 'O_final': [0, 4800, 4800]}<total_unit_count />{'W': [1024, 1, 1, 1], 'I': [1024, 1024, 1, 1], 'O': [1024, 1024, 1, 1]}<unique_unit_count />{'W': [1, 1, 1, 1], 'I': [1024, 1024, 1, 1], 'O': [1024, 1024, 1, 1]}<duplicate_unit_count />{'W': [1024.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[12288, 12288], [12288, 12288], [12288, 0]]<I />[[12800, 12800], [524288, 12800], [12800, 0]]<O />[[(306600, 307200), (600, 0)], [(0, 24576), (600, 0)], [(0, 600), (0, 0)]]<O_partial />[[(306600, 307200), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (600, 0)], [(0, 24576), (600, 0)], [(0, 600), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[1536, 1536], [192, 192], [48, 0]]<I />[[1600, 1600], [8192, 200], [50, 0]]<O />[[(38325, 38400), (75, 0)], [(0, 384), (9, 0)], [(0, 2), (0, 0)]]<O_partial />[([38325, 38400], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [75, 0]), ([0, 384], [9, 0]), ([0, 2], [0, 0])]</mem_access_count_word><mac_count><active />307200<idle />12275712</mac_count></basic_info><energy><total_energy />1286443.3<mem_energy_breakdown><W />[1.1, 38.1, 63.9]<I />[1.1, 881.0, 66.6]<O />[26.9, 36.7, 3.1]</mem_energy_breakdown><MAC_energy><active_MAC />671539.2<idle_MAC />613785.6<total />1285324.7999999998</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.0145<utilization_without_data_loading />0.0244<utilization_spatial />0.0244<utilization_temporal_with_data_loading />0.5943<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />20675<latency_cycle_without_data_loading />12288<ideal_computing_cycle />12288<data_loading><load_cycle_total />8387<load_cycle_individual />{'W': [3, 192, 0], 'I': [16, 8192, 0]}<load_cycle_combined />{'W': 192, 'I': 8192}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-12287], [-10731, -12264], [-12288, -12288]], 'I': [[-12287], [-12264, -4088], [-12288, -12288]], 'O': [[-12288], [-12285, -11904], [-11904, -12192]]}<mem_stall_cycle_shared />{'W': [[-12287], [-10731, 0], [0, 0]], 'I': [[-12287], [-12264, 0], [0, 0]], 'O': [[-12288], [-12285, -11904], [-11904, -12192]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [192, 98304, 98304], 'I': [8, 102400, 102400], 'O': [192, 4800, 4800], 'O_partial': [192, 0, 0], 'O_final': [0, 4800, 4800]}<data_size_each_level_total />{'W': [192, 98304, 98304], 'I': [8192, 102400, 102400], 'O': [196608, 4800, 4800]}<loop_cycles_each_level />{'W': [24, 12288, 12288], 'I': [24, 12288, 12288], 'O': [12288, 12288, 12288]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [24, 1, 1], 'O': [512, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [8.0, 8.0], [8.0, 8.0]], 'I': [[8.0, 0.3], [341.3, 341.3], [341.3, 341.3]], 'O': [[8.0, 0.0], [16.0, 16.0], [16.0, 16.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [8.0, 8.0], [8.0, 8.0]], 'I': [[8.0, 8.0], [8192.0, 341.3], [341.3, 341.3]], 'O': [[8.0, 8.0], [8192.0, 16.0], [16.0, 16.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [8.0, 8.0], [8.0, 0]], 'I': [[8.0, 0.3], [341.3, 341.3], [341.3, 0]], 'O': [[8.0, 0.0], [16.0, 16.0], [16.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [365.3, 365.3], [349.3, 16.0]], 'I': [[8.0, 0.3], [365.3, 365.3], [349.3, 16.0]], 'O': [[8.0, 0.0], [365.3, 365.3], [349.3, 16.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 12288], [24, 24, 512], [12288, 12288, 1]], 'I': [[1, 1, 12288], [24, 24, 512], [12288, 12288, 1]], 'O': [[1, 1, 12288], [12288, 12288, 1], [12288, 12288, 1]]}<trans_time_real />{'W': [[0, 1, 12288], [[3, 24, 512], [0, 24, 512]], [[192, 12288, 1], [48, 12288, 1]]], 'I': [[0, 1, 12288], [[0, 24, 512], [16, 24, 512]], [[8192, 12288, 1], [2048, 12288, 1]]], 'O': [[0, 1, 12288], [[3, 12288, 1], [384, 12288, 1]], [[384, 12288, 1], [96, 12288, 1]]]}<single_stall_cycle />{'W': [[-1], [-21, -24], [-12096, -12240]], 'I': [[-1], [-24, -8], [-4096, -10240]], 'O': [[-1], [-12285, -11904], [-11904, -12192]]}<single_stall_count />{'W': [12287, 511, 0], 'I': [12287, 511, 0], 'O': [12288, 1, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [384, 0]}, 1: {'W': [1533, 0], 'I': [8176, 0], 'O': [384, 384]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-12288, -12288], [-11904, -12288]], 1: [[-2579, -12288], [-11904, -11904]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />178.5<mem_area />121.7<mem_area_percentage />68.2 %</area></results><elapsed_time_second />0</simulation></root>