#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Nov  8 03:58:04 2024
# Process ID: 19984
# Current directory: D:/KNU_design_contest_2024/KNU_CNN_verilog
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19860 D:\KNU_design_contest_2024\KNU_CNN_verilog\KNU_CNN_verilog.xpr
# Log file: D:/KNU_design_contest_2024/KNU_CNN_verilog/vivado.log
# Journal file: D:/KNU_design_contest_2024/KNU_CNN_verilog\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/opqrs/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_netlist' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_netlist_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.sim/sim_1/behav/xsim'
"xelab -wto f56de015da3246728a8e513befab3aea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_netlist_behav xil_defaultlib.tb_netlist xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f56de015da3246728a8e513befab3aea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_netlist_behav xil_defaultlib.tb_netlist xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'bias_idx' [D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/sim_1/new/tb_netlist.v:151]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/1_synth.v" Line 3. Module netlist doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/fc_weight_ROM.v" Line 1. Module fc_weight_ROM(WEIGHT_FILE="./data/fc_weight_transposed.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/fc_bias_ROM.v" Line 1. Module fc_bias_ROM(BIAS_FILE="./data/fc_bias.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/ROM_Weight.v" Line 1. Module ROM_Weight(WEIGHT_FILE_conv1_1="./data/conv1_weight_1.txt",WEIGHT_FILE_conv1_2="./data/conv1_weight_2.txt",WEIGHT_FILE_conv1_3="./data/conv1_weight_3.txt",WEIGHT_FILE_conv2_11="./data/conv2_weight_11.txt",WEIGHT_FILE_conv2_12="./data/conv2_weight_12.txt",WEIGHT_FILE_conv2_13="./data/conv2_weight_13.txt",WEIGHT_FILE_conv2_21="./data/conv2_weight_21.txt",WEIGHT_FILE_conv2_22="./data/conv2_weight_22.txt",WEIGHT_FILE_conv2_23="./data/conv2_weight_23.txt",WEIGHT_FILE_conv2_31="./data/conv2_weight_31.txt",WEIGHT_FILE_conv2_32="./data/conv2_weight_32.txt",WEIGHT_FILE_conv2_33="./data/conv2_weight_33.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.srcs/source_1/ROM_Bias.v" Line 1. Module ROM_Bias(WEIGHT_FILE_bias_1="./data/conv1_bias.txt",WEIGHT_FILE_bias_2="./data/conv2_bias.txt") doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.INVx1_ASAP7_75t_R
Compiling module xil_defaultlib.NAND2x1_ASAP7_75t_R
Compiling module xil_defaultlib.OA211x2_ASAP7_75t_R
Compiling module xil_defaultlib.AO21x1_ASAP7_75t_R
Compiling module xil_defaultlib.OR3x1_ASAP7_75t_R
Compiling module xil_defaultlib.OA21x2_ASAP7_75t_R
Compiling module xil_defaultlib.OR2x2_ASAP7_75t_R
Compiling module xil_defaultlib.OAI21x1_ASAP7_75t_R
Compiling module xil_defaultlib.AND2x2_ASAP7_75t_R
Compiling module xil_defaultlib.AND3x1_ASAP7_75t_R
Compiling module xil_defaultlib.BUFx2_ASAP7_75t_R
Compiling module xil_defaultlib.XOR2x2_ASAP7_75t_R
Compiling module xil_defaultlib.XNOR2x2_ASAP7_75t_R
Compiling module xil_defaultlib.NOR2x1_ASAP7_75t_R
Compiling module xil_defaultlib.AOI21x1_ASAP7_75t_R
Compiling module xil_defaultlib.OAI22x1_ASAP7_75t_R
Compiling module xil_defaultlib.OA22x2_ASAP7_75t_R
Compiling module xil_defaultlib.AND4x1_ASAP7_75t_R
Compiling module xil_defaultlib.AO22x1_ASAP7_75t_R
Compiling module xil_defaultlib.OR4x1_ASAP7_75t_R
Compiling module xil_defaultlib.AOI211x1_ASAP7_75t_R
Compiling module xil_defaultlib.OR5x1_ASAP7_75t_R
Compiling module xil_defaultlib.AO221x1_ASAP7_75t_R
Compiling module xil_defaultlib.AO32x1_ASAP7_75t_R
Compiling module xil_defaultlib.AND5x1_ASAP7_75t_R
Compiling module xil_defaultlib.MAJx2_ASAP7_75t_R
Compiling module xil_defaultlib.BUFx4f_ASAP7_75t_R
Compiling module xil_defaultlib.XOR2x1_ASAP7_75t_R
Compiling module xil_defaultlib.XNOR2x1_ASAP7_75t_R
Compiling module xil_defaultlib.AND3x2_ASAP7_75t_R
Compiling module xil_defaultlib.AOI221x1_ASAP7_75t_R
Compiling module xil_defaultlib.BUFx3_ASAP7_75t_R
Compiling module xil_defaultlib.OA31x2_ASAP7_75t_R
Compiling module xil_defaultlib.NOR3x1_ASAP7_75t_R
Compiling module xil_defaultlib.AO31x2_ASAP7_75t_R
Compiling module xil_defaultlib.OR3x2_ASAP7_75t_R
Compiling module xil_defaultlib.BUFx6f_ASAP7_75t_R
Compiling module xil_defaultlib.OA33x2_ASAP7_75t_R
Compiling module xil_defaultlib.AO221x2_ASAP7_75t_R
Compiling module xil_defaultlib.AOI22x1_ASAP7_75t_R
Compiling module xil_defaultlib.AO211x2_ASAP7_75t_R
Compiling module xil_defaultlib.NAND3x1_ASAP7_75t_R
Compiling module xil_defaultlib.AO33x2_ASAP7_75t_R
Compiling module xil_defaultlib.BUFx12f_ASAP7_75t_R
Compiling module xil_defaultlib.FAx1_ASAP7_75t_R
Compiling module xil_defaultlib.HAxp5_ASAP7_75t_R
Compiling module xil_defaultlib.TIELOx1_ASAP7_75t_R
Compiling module xil_defaultlib.DFFHQNx1_ASAP7_75t_R
Compiling module xil_defaultlib.DLLx1_ASAP7_75t_R
Compiling module xil_defaultlib.netlist
Compiling module xil_defaultlib.fc_weight_ROM(WEIGHT_FILE="./dat...
Compiling module xil_defaultlib.fc_bias_ROM(BIAS_FILE="./data/fc...
Compiling module xil_defaultlib.ROM_Weight(WEIGHT_FILE_conv1_1="...
Compiling module xil_defaultlib.ROM_Bias(WEIGHT_FILE_bias_1="./d...
Compiling module xil_defaultlib.tb_netlist
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_netlist_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:34 . Memory (MB): peak = 1258.332 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '34' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/KNU_design_contest_2024/KNU_CNN_verilog/KNU_CNN_verilog.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_netlist_behav -key {Behavioral:sim_1:Functional:tb_netlist} -tclbatch {tb_netlist.tcl} -view {D:/KNU_design_contest_2024/KNU_CNN_verilog/tb_top_behav.wcfg} -view {D:/KNU_design_contest_2024/KNU_CNN_verilog/tb_top_1000_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/KNU_design_contest_2024/KNU_CNN_verilog/tb_top_behav.wcfg
WARNING: Simulation object /tb_top/clk was not found in the design.
WARNING: Simulation object /tb_top/rstn was not found in the design.
WARNING: Simulation object /tb_top/start_i was not found in the design.
WARNING: Simulation object /tb_top/pixels was not found in the design.
WARNING: Simulation object /tb_top/conv1_weight_1 was not found in the design.
WARNING: Simulation object /tb_top/conv1_weight_2 was not found in the design.
WARNING: Simulation object /tb_top/conv1_weight_3 was not found in the design.
WARNING: Simulation object /tb_top/conv2_weight_11 was not found in the design.
WARNING: Simulation object /tb_top/conv2_weight_12 was not found in the design.
WARNING: Simulation object /tb_top/conv2_weight_13 was not found in the design.
WARNING: Simulation object /tb_top/conv2_weight_21 was not found in the design.
WARNING: Simulation object /tb_top/conv2_weight_22 was not found in the design.
WARNING: Simulation object /tb_top/conv2_weight_23 was not found in the design.
WARNING: Simulation object /tb_top/conv2_weight_31 was not found in the design.
WARNING: Simulation object /tb_top/conv2_weight_32 was not found in the design.
WARNING: Simulation object /tb_top/conv2_weight_33 was not found in the design.
WARNING: Simulation object /tb_top/image_6rows was not found in the design.
WARNING: Simulation object /tb_top/zero_bias was not found in the design.
WARNING: Simulation object /tb_top/cycle was not found in the design.
WARNING: Simulation object /tb_top/image_idx was not found in the design.
WARNING: Simulation object /tb_top/weight_sel was not found in the design.
WARNING: Simulation object /tb_top/bias_sel was not found in the design.
WARNING: Simulation object /tb_top/image_rom_en was not found in the design.
WARNING: Simulation object /tb_top/weight_input_packed was not found in the design.
WARNING: Simulation object /tb_top/weight_enable was not found in the design.
WARNING: Simulation object /tb_top/weight_indexing was not found in the design.
WARNING: Simulation object /tb_top/fc_bias was not found in the design.
WARNING: Simulation object /tb_top/bias_in was not found in the design.
WARNING: Simulation object /tb_top/conv1_bias was not found in the design.
WARNING: Simulation object /tb_top/conv2_bias was not found in the design.
WARNING: Simulation object /tb_top/conv_weight_in1 was not found in the design.
WARNING: Simulation object /tb_top/conv_weight_in2 was not found in the design.
WARNING: Simulation object /tb_top/conv_weight_in3 was not found in the design.
WARNING: Simulation object /tb_top/done was not found in the design.
WARNING: Simulation object /tb_top/ready was not found in the design.
WARNING: Simulation object /tb_top/result was not found in the design.
WARNING: Simulation object /tb_top/i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/data_in was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/filter1_weights was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/filter2_weights was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/filter3_weights was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/bias_in was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/acc_full_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/conv_out1 was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/conv_out2 was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/conv_out3 was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch1/data_in_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch1/valid_in_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch1/data_out_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch1/shift_reg was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch1/max_value was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch2/data_in_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch2/valid_in_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch2/data_out_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch3/data_in_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch3/valid_in_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/FIFO_Ch3/data_out_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/MaxPooling_Ch1/data_in was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/MaxPooling_Ch1/data_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/MaxPooling_Ch1/data_out was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/MaxPooling_Ch1/max_value was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/MaxPooling_Ch2/data_in was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/MaxPooling_Ch2/data_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/MaxPooling_Ch3/data_in was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/MaxPooling_Ch3/data_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF1/din_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF1/dout_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF1/mem was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF2/din_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF2/dout_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF2/mem was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF3/din_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF3/dout_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/BUF3/mem was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch1/acc_full_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch1/bias_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch1/signed_bias was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch1/conv_in was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch1/conv_sum was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch1/acc was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch1/wr_ptr was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch1/rd_ptr was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch1/cycle_count was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch2/bias_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch2/signed_bias was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch2/conv_in was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch2/conv_sum was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch2/acc_full_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch2/acc was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch2/wr_ptr was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch2/rd_ptr was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch2/cycle_count was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch3/bias_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch3/conv_in was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch3/conv_sum was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch3/acc_full_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch3/acc was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch3/wr_ptr was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch3/rd_ptr was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch3/cycle_count was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/PE_inst/ACC_Ch3/signed_bias was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/shiftBuffer1/register was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/shiftBuffer2/register was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/shiftBuffer3/register was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/flatten_input_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/weight_input_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/data_out was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/bias_input_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/matmul_inst/data_out_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/result_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/max_finder_inst/valid_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/max_finder_inst/inputs_i was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/max_finder_inst/result_o was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/max_finder_inst/input_wires was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/max_finder_inst/max_value was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/max_finder_inst/max_index was not found in the design.
WARNING: Simulation object /tb_top/TOP_inst/fc_layer/max_finder_inst/i was not found in the design.
open_wave_config D:/KNU_design_contest_2024/KNU_CNN_verilog/tb_top_1000_behav.wcfg
WARNING: Simulation object /tb_top_1000/clk was not found in the design.
WARNING: Simulation object /tb_top_1000/rstn was not found in the design.
WARNING: Simulation object /tb_top_1000/start_i was not found in the design.
WARNING: Simulation object /tb_top_1000/true_labels was not found in the design.
WARNING: Simulation object /tb_top_1000/conv1_weight_1 was not found in the design.
WARNING: Simulation object /tb_top_1000/conv1_weight_2 was not found in the design.
WARNING: Simulation object /tb_top_1000/conv1_weight_3 was not found in the design.
WARNING: Simulation object /tb_top_1000/bias_1 was not found in the design.
WARNING: Simulation object /tb_top_1000/conv2_weight_11 was not found in the design.
WARNING: Simulation object /tb_top_1000/conv2_weight_12 was not found in the design.
WARNING: Simulation object /tb_top_1000/conv2_weight_13 was not found in the design.
WARNING: Simulation object /tb_top_1000/conv2_weight_21 was not found in the design.
WARNING: Simulation object /tb_top_1000/conv2_weight_22 was not found in the design.
WARNING: Simulation object /tb_top_1000/conv2_weight_23 was not found in the design.
WARNING: Simulation object /tb_top_1000/conv2_weight_31 was not found in the design.
WARNING: Simulation object /tb_top_1000/conv2_weight_32 was not found in the design.
WARNING: Simulation object /tb_top_1000/conv2_weight_33 was not found in the design.
WARNING: Simulation object /tb_top_1000/bias_2 was not found in the design.
WARNING: Simulation object /tb_top_1000/image_6rows was not found in the design.
WARNING: Simulation object /tb_top_1000/done_z was not found in the design.
WARNING: Simulation object /tb_top_1000/cycle was not found in the design.
WARNING: Simulation object /tb_top_1000/image_idx was not found in the design.
WARNING: Simulation object /tb_top_1000/weight_sel was not found in the design.
WARNING: Simulation object /tb_top_1000/bias_sel was not found in the design.
WARNING: Simulation object /tb_top_1000/image_rom_en was not found in the design.
WARNING: Simulation object /tb_top_1000/weight_input_packed was not found in the design.
WARNING: Simulation object /tb_top_1000/weight_enable was not found in the design.
WARNING: Simulation object /tb_top_1000/weight_indexing was not found in the design.
WARNING: Simulation object /tb_top_1000/fc_bias was not found in the design.
WARNING: Simulation object /tb_top_1000/zero_bias was not found in the design.
WARNING: Simulation object /tb_top_1000/bias_in was not found in the design.
WARNING: Simulation object /tb_top_1000/conv1_bias was not found in the design.
WARNING: Simulation object /tb_top_1000/conv2_bias was not found in the design.
WARNING: Simulation object /tb_top_1000/conv_weight_in1 was not found in the design.
WARNING: Simulation object /tb_top_1000/conv_weight_in2 was not found in the design.
WARNING: Simulation object /tb_top_1000/conv_weight_in3 was not found in the design.
WARNING: Simulation object /tb_top_1000/done was not found in the design.
WARNING: Simulation object /tb_top_1000/ready was not found in the design.
WARNING: Simulation object /tb_top_1000/result was not found in the design.
WARNING: Simulation object /tb_top_1000/img_offset was not found in the design.
WARNING: Simulation object /tb_top_1000/accuracy was not found in the design.
WARNING: Simulation object /tb_top_1000/img_count was not found in the design.
WARNING: Simulation object /tb_top_1000/i was not found in the design.
WARNING: Simulation object /tb_top_1000/TOP_inst/controller/current_state was not found in the design.
source tb_netlist.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_netlist_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:41 . Memory (MB): peak = 1906.527 ; gain = 648.195
current_wave_config {tb_top_1000_behav.wcfg}
tb_top_1000_behav.wcfg
add_wave {{/tb_netlist}} 
WARNING: [Wavedata 42-489] Can't add object "/tb_netlist/pixels" to the wave window because it has 6272000 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
relaunch_sim
