<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Openocd-development] [patch 2/5] ARM: ADIv5 symbol docs
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/openocd-development/2010-January/index.html" >
   <LINK REL="made" HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20%5Bpatch%202/5%5D%20ARM%3A%20ADIv5%20symbol%20docs&In-Reply-To=%3C201001021015.24456.david-b%40pacbell.net%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="013939.html">
   <LINK REL="Next"  HREF="013940.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Openocd-development] [patch 2/5] ARM: ADIv5 symbol docs</H1>
    <B>David Brownell</B> 
    <A HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20%5Bpatch%202/5%5D%20ARM%3A%20ADIv5%20symbol%20docs&In-Reply-To=%3C201001021015.24456.david-b%40pacbell.net%3E"
       TITLE="[Openocd-development] [patch 2/5] ARM: ADIv5 symbol docs">david-b at pacbell.net
       </A><BR>
    <I>Sat Jan  2 19:15:24 CET 2010</I>
    <P><UL>
        <LI>Previous message: <A HREF="013939.html">[Openocd-development] [patch 1/5] Cortex-M3: minor breakpoint	cleanup
</A></li>
        <LI>Next message: <A HREF="013940.html">[Openocd-development] [patch 3/5] ARM: ADIv5 export cleanup
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#13938">[ date ]</a>
              <a href="thread.html#13938">[ thread ]</a>
              <a href="subject.html#13938">[ subject ]</a>
              <a href="author.html#13938">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>Instead of magic numbers, use their AP_REG_* constants.  Rename
the ROM address symbol as BASE to match ARM's documentation.

Comment various other symbols in the header; add some missing ones.
Remove an unused struct.  Add some doxygen for the DAP structure
and DAP initialization.
---
 src/target/arm_adi_v5.c |   35 ++++++++++++++++++++++++++++-------
 src/target/arm_adi_v5.h |   41 ++++++++++++++++++++++++++++++-----------
 2 files changed, 58 insertions(+), 18 deletions(-)

--- a/src/target/arm_adi_v5.c
+++ b/src/target/arm_adi_v5.c
@@ -950,6 +950,13 @@ int mem_ap_read_buf_u8(struct swjdp_comm
 	return retval;
 }
 
+/**
+ * Initialize a DAP.
+ *
+ * @todo Rename this.  We also need an initialization scheme which account
+ * for SWD transports not just JTAG; that will need to address differences
+ * in layering.  (JTAG is useful without any debug target; but not SWD.)
+ */
 int ahbap_debugport_init(struct swjdp_common *swjdp)
 {
 	uint32_t idreg, romaddr, dummy;
@@ -959,9 +966,17 @@ int ahbap_debugport_init(struct swjdp_co
 
 	LOG_DEBUG(&quot; &quot;);
 
+	/* Default MEM-AP setup.
+	 *
+	 * REVISIT AP #0 may be an inappropriate default for this.
+	 * Should we probe, or receve a hint from the caller?
+	 * Presumably we can ignore the possibility of multiple APs.
+	 */
 	swjdp-&gt;apsel = 0;
 	swjdp-&gt;ap_csw_value = -1;
 	swjdp-&gt;ap_tar_value = -1;
+
+	/* DP initialization */
 	swjdp-&gt;trans_mode = TRANS_MODE_ATOMIC;
 	dap_dp_read_reg(swjdp, &amp;dummy, DP_CTRL_STAT);
 	dap_dp_write_reg(swjdp, SSTICKYERR, DP_CTRL_STAT);
@@ -999,8 +1014,14 @@ int ahbap_debugport_init(struct swjdp_co
 	dap_dp_write_reg(swjdp, swjdp-&gt;dp_ctrl_stat, DP_CTRL_STAT);
 	dap_dp_read_reg(swjdp, &amp;dummy, DP_CTRL_STAT);
 
-	dap_ap_read_reg_u32(swjdp, 0xFC, &amp;idreg);
-	dap_ap_read_reg_u32(swjdp, 0xF8, &amp;romaddr);
+	/*
+	 * REVISIT this isn't actually *initializing* anything in an AP,
+	 * and doesn't care if it's a MEM-AP at all (much less AHB-AP).
+	 * Should it?  If the ROM address is valid, is this the right
+	 * place to scan the table and do any topology detection?
+	 */
+	dap_ap_read_reg_u32(swjdp, AP_REG_IDR, &amp;idreg);
+	dap_ap_read_reg_u32(swjdp, AP_REG_BASE, &amp;romaddr);
 
 	LOG_DEBUG(&quot;AHB-AP ID Register 0x%&quot; PRIx32 &quot;, Debug ROM Address 0x%&quot; PRIx32 &quot;&quot;, idreg, romaddr);
 
@@ -1035,8 +1056,8 @@ int dap_info_command(struct command_cont
 
 	apselold = swjdp-&gt;apsel;
 	dap_ap_select(swjdp, apsel);
-	dap_ap_read_reg_u32(swjdp, 0xF8, &amp;dbgbase);
-	dap_ap_read_reg_u32(swjdp, 0xFC, &amp;apid);
+	dap_ap_read_reg_u32(swjdp, AP_REG_BASE, &amp;dbgbase);
+	dap_ap_read_reg_u32(swjdp, AP_REG_IDR, &amp;apid);
 	swjdp_transaction_endcheck(swjdp);
 	/* Now we read ROM table ID registers, ref. ARM IHI 0029B sec  */
 	mem_ap = ((apid&amp;0x10000) &amp;&amp; ((apid&amp;0x0F) != 0));
@@ -1387,7 +1408,7 @@ DAP_COMMAND_HANDLER(dap_baseaddr_command
 	if (apselsave != apsel)
 		dap_ap_select(swjdp, apsel);
 
-	dap_ap_read_reg_u32(swjdp, 0xF8, &amp;baseaddr);
+	dap_ap_read_reg_u32(swjdp, AP_REG_BASE, &amp;baseaddr);
 	retval = swjdp_transaction_endcheck(swjdp);
 	command_print(CMD_CTX, &quot;0x%8.8&quot; PRIx32, baseaddr);
 
@@ -1436,7 +1457,7 @@ DAP_COMMAND_HANDLER(dap_apsel_command)
 	}
 
 	dap_ap_select(swjdp, apsel);
-	dap_ap_read_reg_u32(swjdp, 0xFC, &amp;apid);
+	dap_ap_read_reg_u32(swjdp, AP_REG_IDR, &amp;apid);
 	retval = swjdp_transaction_endcheck(swjdp);
 	command_print(CMD_CTX, &quot;ap %&quot; PRIi32 &quot; selected, identification register 0x%8.8&quot; PRIx32,
 			apsel, apid);
@@ -1464,7 +1485,7 @@ DAP_COMMAND_HANDLER(dap_apid_command)
 	if (apselsave != apsel)
 		dap_ap_select(swjdp, apsel);
 
-	dap_ap_read_reg_u32(swjdp, 0xFC, &amp;apid);
+	dap_ap_read_reg_u32(swjdp, AP_REG_IDR, &amp;apid);
 	retval = swjdp_transaction_endcheck(swjdp);
 	command_print(CMD_CTX, &quot;0x%8.8&quot; PRIx32, apid);
 	if (apselsave != apsel)
--- a/src/target/arm_adi_v5.h
+++ b/src/target/arm_adi_v5.h
@@ -30,14 +30,22 @@
 
 #define DPAP_WRITE		0
 #define DPAP_READ		1
+
+/* JTAG-DP addresses in DPACC A[3:2] for DP registers  */
 #define DP_ZERO			0
 #define DP_CTRL_STAT	0x4
 #define DP_SELECT		0x8
 #define DP_RDBUFF		0xC
 
+/* Fields of the DP's CTRL/STAT register */
 #define CORUNDETECT		(1 &lt;&lt; 0)
 #define SSTICKYORUN		(1 &lt;&lt; 1)
+/* 3:2 - transaction mode (e.g. pushed compare) */
 #define SSTICKYERR		(1 &lt;&lt; 5)
+#define READOK			(1 &lt;&lt; 6)
+#define WDATAERR		(1 &lt;&lt; 7)
+/* 11:8 - mask lanes for pushed compare or verify ops */
+/* 21:12 - transaction counter */
 #define CDBGRSTREQ		(1 &lt;&lt; 26)
 #define CDBGRSTACK		(1 &lt;&lt; 27)
 #define CDBGPWRUPREQ	(1 &lt;&lt; 28)
@@ -45,26 +53,35 @@
 #define CSYSPWRUPREQ	(1 &lt;&lt; 30)
 #define CSYSPWRUPACK	(1 &lt;&lt; 31)
 
-#define	AP_REG_CSW		0x00
+/* MEM-AP register addresses */
+/* TODO: rename as MEM_AP_REG_* */
+#define AP_REG_CSW		0x00
 #define AP_REG_TAR		0x04
 #define AP_REG_DRW		0x0C
 #define AP_REG_BD0		0x10
 #define AP_REG_BD1		0x14
 #define AP_REG_BD2		0x18
 #define AP_REG_BD3		0x1C
-#define AP_REG_DBGROMA	0xF8
+#define AP_REG_CFG		0xF4		/* big endian? */
+#define AP_REG_BASE		0xF8
+
+/* Generic AP register address */
 #define AP_REG_IDR		0xFC
 
+/* Fields of the MEM-AP's CSW register */
 #define CSW_8BIT		0
 #define CSW_16BIT		1
 #define CSW_32BIT		2
-
 #define CSW_ADDRINC_MASK	(3 &lt;&lt; 4)
 #define CSW_ADDRINC_OFF		0
 #define CSW_ADDRINC_SINGLE	(1 &lt;&lt; 4)
 #define CSW_ADDRINC_PACKED	(2 &lt;&lt; 4)
-#define CSW_HPROT			(1 &lt;&lt; 25)
-#define CSW_MASTER_DEBUG	(1 &lt;&lt; 29)
+#define CSW_DEVICE_EN		(1 &lt;&lt; 6)
+#define CSW_TRIN_PROG		(1 &lt;&lt; 7)
+#define CSW_SPIDEN			(1 &lt;&lt; 23)
+/* 30:24 - implementation-defined! */
+#define CSW_HPROT			(1 &lt;&lt; 25)		/* ? */
+#define CSW_MASTER_DEBUG	(1 &lt;&lt; 29)		/* ? */
 #define CSW_DBGSWENABLE		(1 &lt;&lt; 31)
 
 /* transaction mode */
@@ -74,12 +91,14 @@
 /* Freerunning transactions with delays and overrun checking */
 #define TRANS_MODE_COMPOSITE	2
 
-struct swjdp_reg
-{
-	int addr;
-	struct arm_jtag *jtag_info;
-};
-
+/**
+ * This represents an ARM Debug Interface (v5) Debug Access Port (DAP).
+ * A DAP has two types of component:  one Debug Port (DP), which is a
+ * transport agent; and at least one Access Port (AP), controlling
+ * resource access.  Most common is a MEM-AP, for memory access.
+ *
+ * @todo Rename &quot;swjdp_common&quot; as &quot;dap&quot;.  Use of SWJ-DP is optional!
+ */
 struct swjdp_common
 {
 	struct arm_jtag *jtag_info;

</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="013939.html">[Openocd-development] [patch 1/5] Cortex-M3: minor breakpoint	cleanup
</A></li>
	<LI>Next message: <A HREF="013940.html">[Openocd-development] [patch 3/5] ARM: ADIv5 export cleanup
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#13938">[ date ]</a>
              <a href="thread.html#13938">[ thread ]</a>
              <a href="subject.html#13938">[ subject ]</a>
              <a href="author.html#13938">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/openocd-development">More information about the Openocd-development
mailing list</a><br>
</body></html>
