// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Copyright 2022 NXP
 */

/dts-v1/;

#include <dt-bindings/usb/pd.h>
#include "imx93.dtsi"

&ele_mu {
	memory-region = <&ele_reserved>;
};

/ {
	model = "Embedded Artists i.MX93 uCOM";
	compatible = "fsl,imx93ea-ucom", "fsl,imx93";

	chosen {
		stdout-path = &lpuart1;
	};

	reserved-memory {
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		linux,cma {
			compatible = "shared-dma-pool";
			reusable;
			alloc-ranges = <0 0x80000000 0 0x40000000>;
			size = <0 0x4000000>;
			linux,cma-default;
		};

		ethosu_mem: ethosu_region@88000000 {
			compatible = "shared-dma-pool";
			reusable;
			reg = <0x0 0x88000000 0x0 0x8000000>;
		};

		vdev0vring0: vdev0vring0@87ee0000 {
			reg = <0 0x87ee0000 0 0x8000>;
			no-map;
		};

		vdev0vring1: vdev0vring1@87ee8000 {
			reg = <0 0x87ee8000 0 0x8000>;
			no-map;
		};

		vdev1vring0: vdev1vring0@87ef0000 {
			reg = <0 0x87ef0000 0 0x8000>;
			no-map;
		};

		vdev1vring1: vdev1vring1@87ef8000 {
			reg = <0 0x87ef8000 0 0x8000>;
			no-map;
		};

		rsc_table: rsc-table@2021f000 {
			reg = <0 0x2021f000 0 0x1000>;
			no-map;
		};

		vdevbuffer: vdevbuffer@87f00000 {
			compatible = "shared-dma-pool";
			reg = <0 0x87f00000 0 0x100000>;
			no-map;
		};

		ele_reserved: ele-reserved@a4120000 {
			compatible = "shared-dma-pool";
			reg = <0 0xa4120000 0 0x100000>;
			no-map;
		};
	};

	cm33: imx93-cm33 {
		compatible = "fsl,imx93-cm33";
		mbox-names = "tx", "rx", "rxdb";
		mboxes = <&mu1 0 1
			  &mu1 1 1
			  &mu1 3 1>;
		memory-region = <&vdevbuffer>, <&vdev0vring0>, <&vdev0vring1>,
				<&vdev1vring0>, <&vdev1vring1>, <&rsc_table>;
		fsl,startup-delay-ms = <500>;
	};

	ethosu {
		compatible = "arm,ethosu";
		fsl,cm33-proc = <&cm33>;
		memory-region = <&ethosu_mem>;
		power-domains = <&mlmix>;
	};

	reg_usbotg1_vbus: regulator-usbotg1 {
		compatible = "regulator-fixed";
		regulator-name = "usbotg_vbus";
		regulator-min-microvolt = <5000000>;
		regulator-max-microvolt = <5000000>;
		gpio = <&pcal6524 21 GPIO_ACTIVE_HIGH>;
		off-on-delay = <20000>;
		enable-active-high;
	};

	reg_usbotg2_vbus: regulator-usbotg2 {
		compatible = "regulator-fixed";
		regulator-name = "usbotg_vbus";
		regulator-min-microvolt = <5000000>;
		regulator-max-microvolt = <5000000>;
		gpio = <&pcal6524 22 GPIO_ACTIVE_HIGH>;
		off-on-delay = <20000>;
		enable-active-high;
	};

	reg_vref_1v8: regulator-adc-vref { /*ANDLI*/
		compatible = "regulator-fixed";
		regulator-name = "vref_1v8";
		regulator-min-microvolt = <1800000>;
		regulator-max-microvolt = <1800000>;
	};
};

	
&adc1 { /*ANDLI*/
	vref-supply = <&reg_vref_1v8>;
	status = "okay";
};

&dphy {
	status = "okay";
};

&dsi {
	status = "okay";

	ports {
		port@1 {
			reg = <1>;

			dsi_to_adv7535: endpoint {
				remote-endpoint = <&adv7535_to_dsi>;
			};
		};
	};
};

/* Using connector J25 on uCOM Carrier Board */
&eqos {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_eqos>;
	phy-mode = "rgmii-id";
	phy-handle = <&ethphy1>;
	status = "okay";

	mdio {
		compatible = "snps,dwmac-mdio";
		#address-cells = <1>;
		#size-cells = <0>;
		clock-frequency = <5000000>;

		ethphy1: ethernet-phy@1 {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <1>;
			eee-broken-1000t;
		};
	};
};

/* Using 1Gbit adapter is not supported */
&fec {
	status = "disabled";
};

&lcdif {
	status = "okay";
	assigned-clock-rates = <445333333>, <148444444>, <400000000>, <133333333>;
};

&lpm {
	soc-supply = <&buck1>;
	status = "okay";
};

&lpi2c1 {
	#address-cells = <1>;
	#size-cells = <0>;
	clock-frequency = <400000>;
	pinctrl-names = "default", "sleep";
	pinctrl-0 = <&pinctrl_lpi2c1>;
	pinctrl-1 = <&pinctrl_lpi2c1>;
	status = "okay";

	at24@55 {
		compatible = "at,24c64";
		pagesize = <32>;
		reg = <0x55>;
	};

        gpio_buff1: pca9698@20 {
                compatible = "nxp,pca9698";
                reg = <0x20>;
                gpio-controller;
                #gpio-cells = <2>;
        };
        gpio_buff2: pca9698@21 {
                compatible = "nxp,pca9698";
                reg = <0x21>;
                gpio-controller;
                #gpio-cells = <2>;
        };
        gpio_buff3: pca9698@22 {
                compatible = "nxp,pca9698";
                reg = <0x22>;
                gpio-controller;
                #gpio-cells = <2>;
        };
        gpio_buff4: pca9698@23 {
                compatible = "nxp,pca9698";
                reg = <0x23>;
                gpio-controller;
                #gpio-cells = <2>;
        };
        gpio_buff5: pca9698@24 {
                compatible = "nxp,pca9698";
                reg = <0x24>;
                gpio-controller;
                #gpio-cells = <2>;
        };
};

&lpi2c2 {
	#address-cells = <1>;
	#size-cells = <0>;
	clock-frequency = <400000>;
	pinctrl-names = "default", "sleep";
	pinctrl-0 = <&pinctrl_lpi2c2>;
	pinctrl-1 = <&pinctrl_lpi2c2>;
	status = "okay";

	pmic@25 {
		compatible = "nxp,pca9451a";
		reg = <0x25>;
		interrupt-parent = <&pcal6524>;
		interrupts = <11 IRQ_TYPE_LEVEL_LOW>;

		regulators {
			buck1: BUCK1 {
				regulator-name = "BUCK1";
				regulator-min-microvolt = <600000>;
				regulator-max-microvolt = <2187500>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <3125>;
			};

			buck2: BUCK2 {
				regulator-name = "BUCK2";
				regulator-min-microvolt = <600000>;
				regulator-max-microvolt = <2187500>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <3125>;
			};

			buck4: BUCK4{
				regulator-name = "BUCK4";
				regulator-min-microvolt = <600000>;
				regulator-max-microvolt = <3400000>;
				regulator-boot-on;
				regulator-always-on;
			};

			buck5: BUCK5{
				regulator-name = "BUCK5";
				regulator-min-microvolt = <600000>;
				regulator-max-microvolt = <3400000>;
				regulator-boot-on;
				regulator-always-on;
			};

			buck6: BUCK6 {
				regulator-name = "BUCK6";
				regulator-min-microvolt = <600000>;
				regulator-max-microvolt = <3400000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo1: LDO1 {
				regulator-name = "LDO1";
				regulator-min-microvolt = <1600000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo4: LDO4 {
				regulator-name = "LDO4";
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo5: LDO5 {
				regulator-name = "LDO5";
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
			};
		};
	};

	pcal6524: gpio@22 {
		compatible = "nxp,pcal6524";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_pcal6524>;
		reg = <0x22>;
		gpio-controller;
		#gpio-cells = <2>;
		interrupt-controller;
		#interrupt-cells = <2>;
		interrupt-parent = <&gpio3>;
		interrupts = <27 IRQ_TYPE_LEVEL_LOW>;
	};

	adv7535: hdmi@3d {
		compatible = "adi,adv7535";
		reg = <0x3d>;
		adi,addr-cec = <0x3b>;
		adi,dsi-lanes = <4>;
		status = "okay";

		port {
			adv7535_to_dsi: endpoint {
				remote-endpoint = <&dsi_to_adv7535>;
			};
		};
	};
};

&lpi2c3 {
	status = "disabled";
};

&lpspi3 {
	status = "disabled";
};

&lpuart1 { /* console */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	status = "okay";
};

&lpuart5 {
	/* BT */
	status = "disabled";
};

&media_blk_ctrl {
	status = "okay";
};

&mu1 {
	status = "okay";
};

&mu2 {
	status = "okay";
};

&usbotg1 {
	dr_mode = "otg";
	disable-over-current;
	samsung,picophy-pre-emp-curr-control = <3>;
	samsung,picophy-dc-vol-level-adjust = <7>;
	status = "okay";

	vbus-supply = <&reg_usbotg1_vbus>;
};

&usbotg2 {
	dr_mode = "host";
	samsung,picophy-pre-emp-curr-control = <3>;
	samsung,picophy-dc-vol-level-adjust = <7>;
	status = "okay";

	vbus-supply = <&reg_usbotg2_vbus>;
};

/* eMMC */
&usdhc1 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc1>;
	pinctrl-1 = <&pinctrl_usdhc1>;
	pinctrl-2 = <&pinctrl_usdhc1>;
	bus-width = <8>;
	non-removable;
	status = "okay";
};

/* uSD connector on carrier board */
&usdhc2 {
	status = "disabled";
};

&usdhc3 {
	status = "disabled";
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_test>;

	pinctrl_lpi2c1: lpi2c1grp {
		fsl,pins = <
			MX93_PAD_I2C1_SCL__LPI2C1_SCL			0x40000b9e
			MX93_PAD_I2C1_SDA__LPI2C1_SDA			0x40000b9e
		>;
	};

	pinctrl_lpi2c2: lpi2c2grp {
		fsl,pins = <
			MX93_PAD_I2C2_SCL__LPI2C2_SCL			0x40000b9e
			MX93_PAD_I2C2_SDA__LPI2C2_SDA			0x40000b9e
		>;
	};

	pinctrl_pcal6524: pcal6524grp {
		fsl,pins = <
			MX93_PAD_CCM_CLKO2__GPIO3_IO27			0x31e     /* PullUp enabled */
		>;
	};

	pinctrl_eqos: eqosgrp {
		fsl,pins = <
			MX93_PAD_ENET1_MDC__ENET_QOS_MDC			0x57e
			MX93_PAD_ENET1_MDIO__ENET_QOS_MDIO			0x57e
			MX93_PAD_ENET1_RD0__ENET_QOS_RGMII_RD0			0x57e
			MX93_PAD_ENET1_RD1__ENET_QOS_RGMII_RD1			0x57e
			MX93_PAD_ENET1_RD2__ENET_QOS_RGMII_RD2			0x57e
			MX93_PAD_ENET1_RD3__ENET_QOS_RGMII_RD3			0x57e
			MX93_PAD_ENET1_RXC__CCM_ENET_QOS_CLOCK_GENERATE_RX_CLK	0x5fe
			MX93_PAD_ENET1_RX_CTL__ENET_QOS_RGMII_RX_CTL		0x57e
			MX93_PAD_ENET1_TD0__ENET_QOS_RGMII_TD0			0x57e
			MX93_PAD_ENET1_TD1__ENET_QOS_RGMII_TD1			0x57e
			MX93_PAD_ENET1_TD2__ENET_QOS_RGMII_TD2			0x57e
			MX93_PAD_ENET1_TD3__ENET_QOS_RGMII_TD3			0x57e
			MX93_PAD_ENET1_TXC__CCM_ENET_QOS_CLOCK_GENERATE_TX_CLK	0x5fe
			MX93_PAD_ENET1_TX_CTL__ENET_QOS_RGMII_TX_CTL		0x57e
		>;
	};

	pinctrl_uart1: uart1grp {
		fsl,pins = <
			MX93_PAD_UART1_RXD__LPUART1_RX			0x31e
			MX93_PAD_UART1_TXD__LPUART1_TX			0x31e
		>;
	};

	pinctrl_usdhc1: usdhc1grp {
		fsl,pins = <
			MX93_PAD_SD1_CLK__USDHC1_CLK		0x15be
			MX93_PAD_SD1_CMD__USDHC1_CMD		0x13fe
			MX93_PAD_SD1_DATA0__USDHC1_DATA0	0x13fe
			MX93_PAD_SD1_DATA1__USDHC1_DATA1	0x13fe
			MX93_PAD_SD1_DATA2__USDHC1_DATA2	0x13fe
			MX93_PAD_SD1_DATA3__USDHC1_DATA3	0x13fe
			MX93_PAD_SD1_DATA4__USDHC1_DATA4	0x13fe
			MX93_PAD_SD1_DATA5__USDHC1_DATA5	0x13fe
			MX93_PAD_SD1_DATA6__USDHC1_DATA6	0x13fe
			MX93_PAD_SD1_DATA7__USDHC1_DATA7	0x13fe
			MX93_PAD_SD1_STROBE__USDHC1_STROBE	0x15fe
		>;
	};

	pinctrl_test: testgrp {
		fsl,pins = <
			/* From: was not in original dts */

			/* From: pinctrl_lpi2c3: lpi2c3grp */
			MX93_PAD_GPIO_IO28__GPIO2_IO28			0x31e
			MX93_PAD_GPIO_IO29__GPIO2_IO29			0x31e

			/* From: pinctrl_reg_usdhc2_vmmc: regusdhc2vmmcgrp */
			MX93_PAD_SD2_RESET_B__GPIO3_IO07		0x31e

			/* From: pinctrl_usdhc2_gpio: usdhc2gpiogrp */
			MX93_PAD_SD2_CD_B__GPIO3_IO00			0x31e

			/* From: pinctrl_usdhc2: usdhc2grp */
			MX93_PAD_SD2_CLK__GPIO3_IO01			0x31e
			MX93_PAD_SD2_CMD__GPIO3_IO02			0x31e
			MX93_PAD_SD2_DATA0__GPIO3_IO03			0x31e
			MX93_PAD_SD2_DATA1__GPIO3_IO04			0x31e
			MX93_PAD_SD2_DATA2__GPIO3_IO05			0x31e
			MX93_PAD_SD2_DATA3__GPIO3_IO06			0x31e
			MX93_PAD_SD2_VSELECT__GPIO3_IO19		0x31e

			/* From: pinctrl_usdhc3: usdhc3grp */
			MX93_PAD_SD3_CLK__GPIO3_IO20			0x31e
			MX93_PAD_SD3_CMD__GPIO3_IO21			0x31e
			MX93_PAD_SD3_DATA0__GPIO3_IO22			0x31e
			MX93_PAD_SD3_DATA1__GPIO3_IO23			0x31e
			MX93_PAD_SD3_DATA2__GPIO3_IO24			0x31e
			MX93_PAD_SD3_DATA3__GPIO3_IO25			0x31e

			/* From: pinctrl_usdhc3_wlan: usdhc3wlangrp */
			MX93_PAD_CCM_CLKO1__GPIO3_IO26			0x31e	/* M.2 pin 21 */

			/* From: Priviously not declared */
			MX93_PAD_SD2_CD_B__GPIO3_IO00			0x31e
			MX93_PAD_PDM_CLK__GPIO1_IO08			0x31e
			MX93_PAD_PDM_BIT_STREAM0__GPIO1_IO09		0x31e
			MX93_PAD_PDM_BIT_STREAM1__GPIO1_IO10		0x31e
			MX93_PAD_GPIO_IO00__GPIO2_IO00			0x31e
			MX93_PAD_GPIO_IO01__GPIO2_IO01			0x31e
			MX93_PAD_GPIO_IO02__GPIO2_IO02			0x31e
			MX93_PAD_GPIO_IO03__GPIO2_IO03			0x31e
			MX93_PAD_GPIO_IO04__GPIO2_IO04			0x31e
			MX93_PAD_GPIO_IO05__GPIO2_IO05			0x31e
			MX93_PAD_GPIO_IO06__GPIO2_IO06			0x31e
			MX93_PAD_GPIO_IO07__GPIO2_IO07			0x31e
			MX93_PAD_GPIO_IO08__GPIO2_IO08			0x31e
			MX93_PAD_GPIO_IO09__GPIO2_IO09			0x31e
			MX93_PAD_GPIO_IO10__GPIO2_IO10			0x31e
			MX93_PAD_GPIO_IO11__GPIO2_IO11			0x31e
			MX93_PAD_GPIO_IO12__GPIO2_IO12			0x31e
			MX93_PAD_GPIO_IO13__GPIO2_IO13			0x31e
			MX93_PAD_GPIO_IO14__GPIO2_IO14			0x31e
			MX93_PAD_GPIO_IO15__GPIO2_IO15			0x31e
			MX93_PAD_GPIO_IO16__GPIO2_IO16			0x31e
			MX93_PAD_GPIO_IO17__GPIO2_IO17			0x31e
			MX93_PAD_GPIO_IO18__GPIO2_IO18			0x31e
			MX93_PAD_GPIO_IO19__GPIO2_IO19			0x31e
			MX93_PAD_GPIO_IO20__GPIO2_IO20			0x31e
			MX93_PAD_GPIO_IO21__GPIO2_IO21			0x31e
			MX93_PAD_GPIO_IO22__GPIO2_IO22			0x31e
			MX93_PAD_GPIO_IO23__GPIO2_IO23			0x31e
			MX93_PAD_GPIO_IO24__GPIO2_IO24			0x31e
			MX93_PAD_GPIO_IO25__GPIO2_IO25			0x31e
			MX93_PAD_GPIO_IO26__GPIO2_IO26			0x31e
			MX93_PAD_GPIO_IO27__GPIO2_IO27			0x31e
		>;
	};
};

&epxp {
	status = "okay";
};

