// Seed: 4269205526
module module_0 (
    input wor id_0,
    input supply0 id_1,
    input wire id_2,
    input wand id_3,
    input tri id_4
    , id_8,
    input uwire id_5,
    output supply1 id_6
);
  assign id_6 = -1;
  assign id_8 = id_4;
  wire id_9, id_10;
  assign module_1.id_0 = 0;
  always_latch id_8 <= {id_4, 1};
  wire id_11, id_12, id_13, id_14;
  wire id_15, id_16, id_17;
endmodule
module module_1 #(
    parameter id_3 = 32'd23
) (
    input wor id_0,
    input supply0 id_1
    , id_8,
    output uwire id_2,
    input tri0 _id_3,
    output supply0 id_4,
    output wire id_5,
    output tri0 id_6
);
  wire [1 : (  -1  )] id_9;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_6
  );
  wire id_10;
  ;
  logic id_11;
  wire [id_3 : ""] id_12, id_13;
endmodule
