// Seed: 4104108151
module module_0 (
    output tri0  id_0,
    input  tri0  id_1,
    output tri   id_2,
    output wire  id_3,
    output uwire id_4,
    input  uwire id_5
);
  assign id_0 = id_5;
  wire id_7;
  wire id_8;
  logic [7:0][-1 'h0 : 1]
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30;
  parameter id_31 = -1;
  assign id_30[1] = 1;
endmodule
module module_1 (
    input  wand id_0,
    input  tri0 id_1,
    output wand id_2
);
  assign id_2 = 1'b0;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_2,
      id_2,
      id_2,
      id_1
  );
endmodule
