{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1532630730299 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1532630730301 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 26 15:45:30 2018 " "Processing started: Thu Jul 26 15:45:30 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1532630730301 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1532630730301 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Relogio -c Relogio " "Command: quartus_map --read_settings_files=on --write_settings_files=off Relogio -c Relogio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1532630730301 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1532630730662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seg7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Seg7-mostra " "Found design unit 1: Seg7-mostra" {  } { { "Seg7.vhd" "" { Text "C:/Users/Aluno/Documents/RelogioBeta4/Seg7.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532630731029 ""} { "Info" "ISGN_ENTITY_NAME" "1 Seg7 " "Found entity 1: Seg7" {  } { { "Seg7.vhd" "" { Text "C:/Users/Aluno/Documents/RelogioBeta4/Seg7.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532630731029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532630731029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Divider-arc_Divider " "Found design unit 1: Divider-arc_Divider" {  } { { "Divider.vhd" "" { Text "C:/Users/Aluno/Documents/RelogioBeta4/Divider.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532630731038 ""} { "Info" "ISGN_ENTITY_NAME" "1 Divider " "Found entity 1: Divider" {  } { { "Divider.vhd" "" { Text "C:/Users/Aluno/Documents/RelogioBeta4/Divider.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532630731038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532630731038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador3bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador3bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador3Bits-conta " "Found design unit 1: contador3Bits-conta" {  } { { "contador3Bits.vhd" "" { Text "C:/Users/Aluno/Documents/RelogioBeta4/contador3Bits.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532630731042 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador3Bits " "Found entity 1: contador3Bits" {  } { { "contador3Bits.vhd" "" { Text "C:/Users/Aluno/Documents/RelogioBeta4/contador3Bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532630731042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532630731042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador4Bits-conta " "Found design unit 1: contador4Bits-conta" {  } { { "contador4Bits.vhd" "" { Text "C:/Users/Aluno/Documents/RelogioBeta4/contador4Bits.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532630731042 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador4Bits " "Found entity 1: contador4Bits" {  } { { "contador4Bits.vhd" "" { Text "C:/Users/Aluno/Documents/RelogioBeta4/contador4Bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532630731042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532630731042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relogio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file relogio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Relogio-control " "Found design unit 1: Relogio-control" {  } { { "Relogio.vhd" "" { Text "C:/Users/Aluno/Documents/RelogioBeta4/Relogio.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532630731048 ""} { "Info" "ISGN_ENTITY_NAME" "1 Relogio " "Found entity 1: Relogio" {  } { { "Relogio.vhd" "" { Text "C:/Users/Aluno/Documents/RelogioBeta4/Relogio.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532630731048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532630731048 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Relogio " "Elaborating entity \"Relogio\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1532630731082 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load5 Relogio.vhd(476) " "VHDL Process Statement warning at Relogio.vhd(476): signal \"load5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Relogio.vhd" "" { Text "C:/Users/Aluno/Documents/RelogioBeta4/Relogio.vhd" 476 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1532630731092 "|Relogio"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load6 Relogio.vhd(477) " "VHDL Process Statement warning at Relogio.vhd(477): signal \"load6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Relogio.vhd" "" { Text "C:/Users/Aluno/Documents/RelogioBeta4/Relogio.vhd" 477 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1532630731092 "|Relogio"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "selOp Relogio.vhd(501) " "VHDL Process Statement warning at Relogio.vhd(501): signal \"selOp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Relogio.vhd" "" { Text "C:/Users/Aluno/Documents/RelogioBeta4/Relogio.vhd" 501 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1532630731099 "|Relogio"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "setRelogio Relogio.vhd(505) " "VHDL Process Statement warning at Relogio.vhd(505): signal \"setRelogio\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Relogio.vhd" "" { Text "C:/Users/Aluno/Documents/RelogioBeta4/Relogio.vhd" 505 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1532630731099 "|Relogio"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "setRelogio Relogio.vhd(507) " "VHDL Process Statement warning at Relogio.vhd(507): signal \"setRelogio\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Relogio.vhd" "" { Text "C:/Users/Aluno/Documents/RelogioBeta4/Relogio.vhd" 507 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1532630731099 "|Relogio"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "setRelogio Relogio.vhd(511) " "VHDL Process Statement warning at Relogio.vhd(511): signal \"setRelogio\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Relogio.vhd" "" { Text "C:/Users/Aluno/Documents/RelogioBeta4/Relogio.vhd" 511 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1532630731099 "|Relogio"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load5 Relogio.vhd(514) " "VHDL Process Statement warning at Relogio.vhd(514): signal \"load5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Relogio.vhd" "" { Text "C:/Users/Aluno/Documents/RelogioBeta4/Relogio.vhd" 514 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1532630731099 "|Relogio"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load6 Relogio.vhd(514) " "VHDL Process Statement warning at Relogio.vhd(514): signal \"load6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Relogio.vhd" "" { Text "C:/Users/Aluno/Documents/RelogioBeta4/Relogio.vhd" 514 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1532630731099 "|Relogio"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "setRelogio Relogio.vhd(514) " "VHDL Process Statement warning at Relogio.vhd(514): signal \"setRelogio\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Relogio.vhd" "" { Text "C:/Users/Aluno/Documents/RelogioBeta4/Relogio.vhd" 514 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1532630731099 "|Relogio"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divider Divider:DivisorFreq " "Elaborating entity \"Divider\" for hierarchy \"Divider:DivisorFreq\"" {  } { { "Relogio.vhd" "DivisorFreq" { Text "C:/Users/Aluno/Documents/RelogioBeta4/Relogio.vhd" 524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532630731129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador4Bits contador4Bits:contadorSeg1 " "Elaborating entity \"contador4Bits\" for hierarchy \"contador4Bits:contadorSeg1\"" {  } { { "Relogio.vhd" "contadorSeg1" { Text "C:/Users/Aluno/Documents/RelogioBeta4/Relogio.vhd" 527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532630731129 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hasLoad contador4Bits.vhd(23) " "VHDL Process Statement warning at contador4Bits.vhd(23): signal \"hasLoad\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador4Bits.vhd" "" { Text "C:/Users/Aluno/Documents/RelogioBeta4/contador4Bits.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1532630731129 "|Relogio|contador4Bits:contadorSeg1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load contador4Bits.vhd(24) " "VHDL Process Statement warning at contador4Bits.vhd(24): signal \"load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador4Bits.vhd" "" { Text "C:/Users/Aluno/Documents/RelogioBeta4/contador4Bits.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1532630731129 "|Relogio|contador4Bits:contadorSeg1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador3Bits contador3Bits:contadorSeg2 " "Elaborating entity \"contador3Bits\" for hierarchy \"contador3Bits:contadorSeg2\"" {  } { { "Relogio.vhd" "contadorSeg2" { Text "C:/Users/Aluno/Documents/RelogioBeta4/Relogio.vhd" 530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532630731129 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hasLoad contador3Bits.vhd(25) " "VHDL Process Statement warning at contador3Bits.vhd(25): signal \"hasLoad\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador3Bits.vhd" "" { Text "C:/Users/Aluno/Documents/RelogioBeta4/contador3Bits.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1532630731129 "|Relogio|contador3Bits:contadorSeg2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load contador3Bits.vhd(26) " "VHDL Process Statement warning at contador3Bits.vhd(26): signal \"load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador3Bits.vhd" "" { Text "C:/Users/Aluno/Documents/RelogioBeta4/contador3Bits.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1532630731129 "|Relogio|contador3Bits:contadorSeg2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seg7 Seg7:DisplaySeg1 " "Elaborating entity \"Seg7\" for hierarchy \"Seg7:DisplaySeg1\"" {  } { { "Relogio.vhd" "DisplaySeg1" { Text "C:/Users/Aluno/Documents/RelogioBeta4/Relogio.vhd" 545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532630731142 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[0\] Seg7.vhd(19) " "Inferred latch for \"display\[0\]\" at Seg7.vhd(19)" {  } { { "Seg7.vhd" "" { Text "C:/Users/Aluno/Documents/RelogioBeta4/Seg7.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532630731142 "|Relogio|Seg7:DisplaySeg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[1\] Seg7.vhd(19) " "Inferred latch for \"display\[1\]\" at Seg7.vhd(19)" {  } { { "Seg7.vhd" "" { Text "C:/Users/Aluno/Documents/RelogioBeta4/Seg7.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532630731142 "|Relogio|Seg7:DisplaySeg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[2\] Seg7.vhd(19) " "Inferred latch for \"display\[2\]\" at Seg7.vhd(19)" {  } { { "Seg7.vhd" "" { Text "C:/Users/Aluno/Documents/RelogioBeta4/Seg7.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532630731142 "|Relogio|Seg7:DisplaySeg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[3\] Seg7.vhd(19) " "Inferred latch for \"display\[3\]\" at Seg7.vhd(19)" {  } { { "Seg7.vhd" "" { Text "C:/Users/Aluno/Documents/RelogioBeta4/Seg7.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532630731142 "|Relogio|Seg7:DisplaySeg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[4\] Seg7.vhd(19) " "Inferred latch for \"display\[4\]\" at Seg7.vhd(19)" {  } { { "Seg7.vhd" "" { Text "C:/Users/Aluno/Documents/RelogioBeta4/Seg7.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532630731142 "|Relogio|Seg7:DisplaySeg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[5\] Seg7.vhd(19) " "Inferred latch for \"display\[5\]\" at Seg7.vhd(19)" {  } { { "Seg7.vhd" "" { Text "C:/Users/Aluno/Documents/RelogioBeta4/Seg7.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532630731142 "|Relogio|Seg7:DisplaySeg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[6\] Seg7.vhd(19) " "Inferred latch for \"display\[6\]\" at Seg7.vhd(19)" {  } { { "Seg7.vhd" "" { Text "C:/Users/Aluno/Documents/RelogioBeta4/Seg7.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532630731142 "|Relogio|Seg7:DisplaySeg1"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1532630732668 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "contador4Bits:contadorSeg1\|count\[3\] contador4Bits:contadorSeg1\|count\[3\]~_emulated contador4Bits:contadorSeg1\|count\[3\]~1 " "Register \"contador4Bits:contadorSeg1\|count\[3\]\" is converted into an equivalent circuit using register \"contador4Bits:contadorSeg1\|count\[3\]~_emulated\" and latch \"contador4Bits:contadorSeg1\|count\[3\]~1\"" {  } { { "contador4Bits.vhd" "" { Text "C:/Users/Aluno/Documents/RelogioBeta4/contador4Bits.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1532630732714 "|Relogio|contador4Bits:contadorSeg1|count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "contador4Bits:contadorSeg1\|count\[2\] contador4Bits:contadorSeg1\|count\[2\]~_emulated contador4Bits:contadorSeg1\|count\[2\]~5 " "Register \"contador4Bits:contadorSeg1\|count\[2\]\" is converted into an equivalent circuit using register \"contador4Bits:contadorSeg1\|count\[2\]~_emulated\" and latch \"contador4Bits:contadorSeg1\|count\[2\]~5\"" {  } { { "contador4Bits.vhd" "" { Text "C:/Users/Aluno/Documents/RelogioBeta4/contador4Bits.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1532630732714 "|Relogio|contador4Bits:contadorSeg1|count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "contador4Bits:contadorSeg1\|count\[1\] contador4Bits:contadorSeg1\|count\[1\]~_emulated contador4Bits:contadorSeg1\|count\[1\]~9 " "Register \"contador4Bits:contadorSeg1\|count\[1\]\" is converted into an equivalent circuit using register \"contador4Bits:contadorSeg1\|count\[1\]~_emulated\" and latch \"contador4Bits:contadorSeg1\|count\[1\]~9\"" {  } { { "contador4Bits.vhd" "" { Text "C:/Users/Aluno/Documents/RelogioBeta4/contador4Bits.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1532630732714 "|Relogio|contador4Bits:contadorSeg1|count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "contador4Bits:contadorSeg1\|count\[0\] contador4Bits:contadorSeg1\|count\[0\]~_emulated contador4Bits:contadorSeg1\|count\[0\]~13 " "Register \"contador4Bits:contadorSeg1\|count\[0\]\" is converted into an equivalent circuit using register \"contador4Bits:contadorSeg1\|count\[0\]~_emulated\" and latch \"contador4Bits:contadorSeg1\|count\[0\]~13\"" {  } { { "contador4Bits.vhd" "" { Text "C:/Users/Aluno/Documents/RelogioBeta4/contador4Bits.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1532630732714 "|Relogio|contador4Bits:contadorSeg1|count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "contador3Bits:contadorSeg2\|count\[3\] contador3Bits:contadorSeg2\|count\[3\]~_emulated contador3Bits:contadorSeg2\|count\[3\]~1 " "Register \"contador3Bits:contadorSeg2\|count\[3\]\" is converted into an equivalent circuit using register \"contador3Bits:contadorSeg2\|count\[3\]~_emulated\" and latch \"contador3Bits:contadorSeg2\|count\[3\]~1\"" {  } { { "contador3Bits.vhd" "" { Text "C:/Users/Aluno/Documents/RelogioBeta4/contador3Bits.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1532630732714 "|Relogio|contador3Bits:contadorSeg2|count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "contador3Bits:contadorSeg2\|count\[0\] contador3Bits:contadorSeg2\|count\[0\]~_emulated contador3Bits:contadorSeg2\|count\[0\]~5 " "Register \"contador3Bits:contadorSeg2\|count\[0\]\" is converted into an equivalent circuit using register \"contador3Bits:contadorSeg2\|count\[0\]~_emulated\" and latch \"contador3Bits:contadorSeg2\|count\[0\]~5\"" {  } { { "contador3Bits.vhd" "" { Text "C:/Users/Aluno/Documents/RelogioBeta4/contador3Bits.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1532630732714 "|Relogio|contador3Bits:contadorSeg2|count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "contador3Bits:contadorSeg2\|count\[1\] contador3Bits:contadorSeg2\|count\[1\]~_emulated contador3Bits:contadorSeg2\|count\[1\]~9 " "Register \"contador3Bits:contadorSeg2\|count\[1\]\" is converted into an equivalent circuit using register \"contador3Bits:contadorSeg2\|count\[1\]~_emulated\" and latch \"contador3Bits:contadorSeg2\|count\[1\]~9\"" {  } { { "contador3Bits.vhd" "" { Text "C:/Users/Aluno/Documents/RelogioBeta4/contador3Bits.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1532630732714 "|Relogio|contador3Bits:contadorSeg2|count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "contador3Bits:contadorSeg2\|count\[2\] contador3Bits:contadorSeg2\|count\[2\]~_emulated contador3Bits:contadorSeg2\|count\[2\]~13 " "Register \"contador3Bits:contadorSeg2\|count\[2\]\" is converted into an equivalent circuit using register \"contador3Bits:contadorSeg2\|count\[2\]~_emulated\" and latch \"contador3Bits:contadorSeg2\|count\[2\]~13\"" {  } { { "contador3Bits.vhd" "" { Text "C:/Users/Aluno/Documents/RelogioBeta4/contador3Bits.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1532630732714 "|Relogio|contador3Bits:contadorSeg2|count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "contador4Bits:contadorMin1\|count\[3\] contador4Bits:contadorMin1\|count\[3\]~_emulated contador4Bits:contadorMin1\|count\[3\]~1 " "Register \"contador4Bits:contadorMin1\|count\[3\]\" is converted into an equivalent circuit using register \"contador4Bits:contadorMin1\|count\[3\]~_emulated\" and latch \"contador4Bits:contadorMin1\|count\[3\]~1\"" {  } { { "contador4Bits.vhd" "" { Text "C:/Users/Aluno/Documents/RelogioBeta4/contador4Bits.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1532630732714 "|Relogio|contador4Bits:contadorMin1|count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "contador4Bits:contadorMin1\|count\[2\] contador4Bits:contadorMin1\|count\[2\]~_emulated contador4Bits:contadorMin1\|count\[2\]~5 " "Register \"contador4Bits:contadorMin1\|count\[2\]\" is converted into an equivalent circuit using register \"contador4Bits:contadorMin1\|count\[2\]~_emulated\" and latch \"contador4Bits:contadorMin1\|count\[2\]~5\"" {  } { { "contador4Bits.vhd" "" { Text "C:/Users/Aluno/Documents/RelogioBeta4/contador4Bits.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1532630732714 "|Relogio|contador4Bits:contadorMin1|count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "contador4Bits:contadorMin1\|count\[1\] contador4Bits:contadorMin1\|count\[1\]~_emulated contador4Bits:contadorMin1\|count\[1\]~9 " "Register \"contador4Bits:contadorMin1\|count\[1\]\" is converted into an equivalent circuit using register \"contador4Bits:contadorMin1\|count\[1\]~_emulated\" and latch \"contador4Bits:contadorMin1\|count\[1\]~9\"" {  } { { "contador4Bits.vhd" "" { Text "C:/Users/Aluno/Documents/RelogioBeta4/contador4Bits.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1532630732714 "|Relogio|contador4Bits:contadorMin1|count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "contador4Bits:contadorMin1\|count\[0\] contador4Bits:contadorMin1\|count\[0\]~_emulated contador4Bits:contadorMin1\|count\[0\]~13 " "Register \"contador4Bits:contadorMin1\|count\[0\]\" is converted into an equivalent circuit using register \"contador4Bits:contadorMin1\|count\[0\]~_emulated\" and latch \"contador4Bits:contadorMin1\|count\[0\]~13\"" {  } { { "contador4Bits.vhd" "" { Text "C:/Users/Aluno/Documents/RelogioBeta4/contador4Bits.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1532630732714 "|Relogio|contador4Bits:contadorMin1|count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "contador3Bits:contadorMin2\|count\[3\] contador3Bits:contadorMin2\|count\[3\]~_emulated contador3Bits:contadorMin2\|count\[3\]~1 " "Register \"contador3Bits:contadorMin2\|count\[3\]\" is converted into an equivalent circuit using register \"contador3Bits:contadorMin2\|count\[3\]~_emulated\" and latch \"contador3Bits:contadorMin2\|count\[3\]~1\"" {  } { { "contador3Bits.vhd" "" { Text "C:/Users/Aluno/Documents/RelogioBeta4/contador3Bits.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1532630732714 "|Relogio|contador3Bits:contadorMin2|count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "contador3Bits:contadorMin2\|count\[0\] contador3Bits:contadorMin2\|count\[0\]~_emulated contador3Bits:contadorMin2\|count\[0\]~5 " "Register \"contador3Bits:contadorMin2\|count\[0\]\" is converted into an equivalent circuit using register \"contador3Bits:contadorMin2\|count\[0\]~_emulated\" and latch \"contador3Bits:contadorMin2\|count\[0\]~5\"" {  } { { "contador3Bits.vhd" "" { Text "C:/Users/Aluno/Documents/RelogioBeta4/contador3Bits.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1532630732714 "|Relogio|contador3Bits:contadorMin2|count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "contador3Bits:contadorMin2\|count\[1\] contador3Bits:contadorMin2\|count\[1\]~_emulated contador3Bits:contadorMin2\|count\[1\]~9 " "Register \"contador3Bits:contadorMin2\|count\[1\]\" is converted into an equivalent circuit using register \"contador3Bits:contadorMin2\|count\[1\]~_emulated\" and latch \"contador3Bits:contadorMin2\|count\[1\]~9\"" {  } { { "contador3Bits.vhd" "" { Text "C:/Users/Aluno/Documents/RelogioBeta4/contador3Bits.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1532630732714 "|Relogio|contador3Bits:contadorMin2|count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "contador3Bits:contadorMin2\|count\[2\] contador3Bits:contadorMin2\|count\[2\]~_emulated contador3Bits:contadorMin2\|count\[2\]~13 " "Register \"contador3Bits:contadorMin2\|count\[2\]\" is converted into an equivalent circuit using register \"contador3Bits:contadorMin2\|count\[2\]~_emulated\" and latch \"contador3Bits:contadorMin2\|count\[2\]~13\"" {  } { { "contador3Bits.vhd" "" { Text "C:/Users/Aluno/Documents/RelogioBeta4/contador3Bits.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1532630732714 "|Relogio|contador3Bits:contadorMin2|count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "contador4Bits:contadorHour1\|count\[3\] contador4Bits:contadorHour1\|count\[3\]~_emulated contador4Bits:contadorHour1\|count\[3\]~1 " "Register \"contador4Bits:contadorHour1\|count\[3\]\" is converted into an equivalent circuit using register \"contador4Bits:contadorHour1\|count\[3\]~_emulated\" and latch \"contador4Bits:contadorHour1\|count\[3\]~1\"" {  } { { "contador4Bits.vhd" "" { Text "C:/Users/Aluno/Documents/RelogioBeta4/contador4Bits.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1532630732714 "|Relogio|contador4Bits:contadorHour1|count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "contador4Bits:contadorHour1\|count\[2\] contador4Bits:contadorHour1\|count\[2\]~_emulated contador4Bits:contadorHour1\|count\[2\]~5 " "Register \"contador4Bits:contadorHour1\|count\[2\]\" is converted into an equivalent circuit using register \"contador4Bits:contadorHour1\|count\[2\]~_emulated\" and latch \"contador4Bits:contadorHour1\|count\[2\]~5\"" {  } { { "contador4Bits.vhd" "" { Text "C:/Users/Aluno/Documents/RelogioBeta4/contador4Bits.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1532630732714 "|Relogio|contador4Bits:contadorHour1|count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "contador4Bits:contadorHour1\|count\[1\] contador4Bits:contadorHour1\|count\[1\]~_emulated contador4Bits:contadorHour1\|count\[1\]~9 " "Register \"contador4Bits:contadorHour1\|count\[1\]\" is converted into an equivalent circuit using register \"contador4Bits:contadorHour1\|count\[1\]~_emulated\" and latch \"contador4Bits:contadorHour1\|count\[1\]~9\"" {  } { { "contador4Bits.vhd" "" { Text "C:/Users/Aluno/Documents/RelogioBeta4/contador4Bits.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1532630732714 "|Relogio|contador4Bits:contadorHour1|count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "contador4Bits:contadorHour1\|count\[0\] contador4Bits:contadorHour1\|count\[0\]~_emulated contador4Bits:contadorHour1\|count\[0\]~13 " "Register \"contador4Bits:contadorHour1\|count\[0\]\" is converted into an equivalent circuit using register \"contador4Bits:contadorHour1\|count\[0\]~_emulated\" and latch \"contador4Bits:contadorHour1\|count\[0\]~13\"" {  } { { "contador4Bits.vhd" "" { Text "C:/Users/Aluno/Documents/RelogioBeta4/contador4Bits.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1532630732714 "|Relogio|contador4Bits:contadorHour1|count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "contador3Bits:contadorHour2\|count\[3\] contador3Bits:contadorHour2\|count\[3\]~_emulated contador3Bits:contadorHour2\|count\[3\]~1 " "Register \"contador3Bits:contadorHour2\|count\[3\]\" is converted into an equivalent circuit using register \"contador3Bits:contadorHour2\|count\[3\]~_emulated\" and latch \"contador3Bits:contadorHour2\|count\[3\]~1\"" {  } { { "contador3Bits.vhd" "" { Text "C:/Users/Aluno/Documents/RelogioBeta4/contador3Bits.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1532630732714 "|Relogio|contador3Bits:contadorHour2|count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "contador3Bits:contadorHour2\|count\[0\] contador3Bits:contadorHour2\|count\[0\]~_emulated contador3Bits:contadorHour2\|count\[0\]~5 " "Register \"contador3Bits:contadorHour2\|count\[0\]\" is converted into an equivalent circuit using register \"contador3Bits:contadorHour2\|count\[0\]~_emulated\" and latch \"contador3Bits:contadorHour2\|count\[0\]~5\"" {  } { { "contador3Bits.vhd" "" { Text "C:/Users/Aluno/Documents/RelogioBeta4/contador3Bits.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1532630732714 "|Relogio|contador3Bits:contadorHour2|count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "contador3Bits:contadorHour2\|count\[1\] contador3Bits:contadorHour2\|count\[1\]~_emulated contador3Bits:contadorHour2\|count\[1\]~9 " "Register \"contador3Bits:contadorHour2\|count\[1\]\" is converted into an equivalent circuit using register \"contador3Bits:contadorHour2\|count\[1\]~_emulated\" and latch \"contador3Bits:contadorHour2\|count\[1\]~9\"" {  } { { "contador3Bits.vhd" "" { Text "C:/Users/Aluno/Documents/RelogioBeta4/contador3Bits.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1532630732714 "|Relogio|contador3Bits:contadorHour2|count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "contador3Bits:contadorHour2\|count\[2\] contador3Bits:contadorHour2\|count\[2\]~_emulated contador3Bits:contadorHour2\|count\[2\]~13 " "Register \"contador3Bits:contadorHour2\|count\[2\]\" is converted into an equivalent circuit using register \"contador3Bits:contadorHour2\|count\[2\]~_emulated\" and latch \"contador3Bits:contadorHour2\|count\[2\]~13\"" {  } { { "contador3Bits.vhd" "" { Text "C:/Users/Aluno/Documents/RelogioBeta4/contador3Bits.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1532630732714 "|Relogio|contador3Bits:contadorHour2|count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "valueHour2\[3\] valueHour2\[3\]~_emulated valueHour2\[3\]~1 " "Register \"valueHour2\[3\]\" is converted into an equivalent circuit using register \"valueHour2\[3\]~_emulated\" and latch \"valueHour2\[3\]~1\"" {  } { { "Relogio.vhd" "" { Text "C:/Users/Aluno/Documents/RelogioBeta4/Relogio.vhd" 479 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1532630732714 "|Relogio|valueHour2[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "valueHour2\[2\] valueHour2\[2\]~_emulated valueHour2\[2\]~5 " "Register \"valueHour2\[2\]\" is converted into an equivalent circuit using register \"valueHour2\[2\]~_emulated\" and latch \"valueHour2\[2\]~5\"" {  } { { "Relogio.vhd" "" { Text "C:/Users/Aluno/Documents/RelogioBeta4/Relogio.vhd" 479 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1532630732714 "|Relogio|valueHour2[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "valueHour2\[1\] valueHour2\[1\]~_emulated valueHour2\[1\]~9 " "Register \"valueHour2\[1\]\" is converted into an equivalent circuit using register \"valueHour2\[1\]~_emulated\" and latch \"valueHour2\[1\]~9\"" {  } { { "Relogio.vhd" "" { Text "C:/Users/Aluno/Documents/RelogioBeta4/Relogio.vhd" 479 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1532630732714 "|Relogio|valueHour2[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "valueHour2\[0\] valueHour2\[0\]~_emulated valueHour2\[0\]~13 " "Register \"valueHour2\[0\]\" is converted into an equivalent circuit using register \"valueHour2\[0\]~_emulated\" and latch \"valueHour2\[0\]~13\"" {  } { { "Relogio.vhd" "" { Text "C:/Users/Aluno/Documents/RelogioBeta4/Relogio.vhd" 479 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1532630732714 "|Relogio|valueHour2[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "valueHour1\[1\] valueHour1\[1\]~_emulated valueHour1\[1\]~1 " "Register \"valueHour1\[1\]\" is converted into an equivalent circuit using register \"valueHour1\[1\]~_emulated\" and latch \"valueHour1\[1\]~1\"" {  } { { "Relogio.vhd" "" { Text "C:/Users/Aluno/Documents/RelogioBeta4/Relogio.vhd" 479 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1532630732714 "|Relogio|valueHour1[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "valueHour1\[0\] valueHour1\[0\]~_emulated valueHour1\[0\]~5 " "Register \"valueHour1\[0\]\" is converted into an equivalent circuit using register \"valueHour1\[0\]~_emulated\" and latch \"valueHour1\[0\]~5\"" {  } { { "Relogio.vhd" "" { Text "C:/Users/Aluno/Documents/RelogioBeta4/Relogio.vhd" 479 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1532630732714 "|Relogio|valueHour1[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "valueHour1\[2\] valueHour1\[2\]~_emulated valueHour1\[2\]~9 " "Register \"valueHour1\[2\]\" is converted into an equivalent circuit using register \"valueHour1\[2\]~_emulated\" and latch \"valueHour1\[2\]~9\"" {  } { { "Relogio.vhd" "" { Text "C:/Users/Aluno/Documents/RelogioBeta4/Relogio.vhd" 479 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1532630732714 "|Relogio|valueHour1[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "valueHour1\[3\] valueHour1\[3\]~_emulated valueHour1\[3\]~13 " "Register \"valueHour1\[3\]\" is converted into an equivalent circuit using register \"valueHour1\[3\]~_emulated\" and latch \"valueHour1\[3\]~13\"" {  } { { "Relogio.vhd" "" { Text "C:/Users/Aluno/Documents/RelogioBeta4/Relogio.vhd" 479 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1532630732714 "|Relogio|valueHour1[3]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1532630732714 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1532630735421 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532630735421 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "689 " "Implemented 689 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1532630736010 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1532630736010 ""} { "Info" "ICUT_CUT_TM_LCELLS" "635 " "Implemented 635 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1532630736010 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1532630736010 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4672 " "Peak virtual memory: 4672 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1532630736073 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 26 15:45:36 2018 " "Processing ended: Thu Jul 26 15:45:36 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1532630736073 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1532630736073 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1532630736073 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1532630736073 ""}
