#Build: Synplify Pro G-2012.09M-SP1 , Build 013R, Feb 15 2013
#install: C:\Microsemi\Libero_v11.0\Synopsys\synplify_G201209MSP1
#OS: Windows 7 6.1
#Hostname: EECS373-03

#Implementation: synthesis

$ Start of Compile
#Sun Nov 24 14:43:51 2013

Synopsys Verilog Compiler, version comp201209rcp1, Build 245R, built Feb 20 2013
@N|Running in 64-bit mode
Copyright (C) 1994-2012 Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.

@I::"C:\Microsemi\Libero_v11.0\Synopsys\synplify_G201209MSP1\lib\proasic\smartfusion.v"
@I::"C:\Microsemi\Libero_v11.0\Synopsys\synplify_G201209MSP1\lib\vlog\umr_capim.v"
@I::"C:\Microsemi\Libero_v11.0\Synopsys\synplify_G201209MSP1\lib\vlog\scemi_objects.v"
@I::"C:\Microsemi\Libero_v11.0\Synopsys\synplify_G201209MSP1\lib\vlog\scemi_pipes.svh"
@I::"C:\Microsemi\Libero_v11.0\Synopsys\synplify_G201209MSP1\lib\vlog\hypermods.v"
@I::"C:\Users\mttschlt\UMKarts\gc\hdl\APB_IR.v"
@I::"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\Clock_gen.v"
@I::"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\Tx_async.v"
@I::"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\Rx_async.v"
@I::"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\fifo_256x8_smartfusion.v"
@I::"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUART.v"
@I::"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUARTapb.v"
@I::"C:\Users\mttschlt\UMKarts\gc\component\work\gc_MSS\mss_tshell.v"
@I::"C:\Users\mttschlt\UMKarts\gc\component\Actel\SmartFusionMSS\MSS\2.5.106\mss_comps.v"
@I::"C:\Users\mttschlt\UMKarts\gc\component\work\gc_MSS\MSS_CCC_0\gc_MSS_tmp_MSS_CCC_0_MSS_CCC.v"
@I::"C:\Users\mttschlt\UMKarts\gc\component\work\gc_MSS\gc_MSS.v"
@I::"C:\Users\mttschlt\UMKarts\gc\hdl\receive.v"
@I::"C:\Users\mttschlt\UMKarts\gc\hdl\query.v"
@I::"C:\Users\mttschlt\UMKarts\gc\hdl\clockdivider.v"
@I::"C:\Users\mttschlt\UMKarts\gc\hdl\IR_LED.v"
@I::"C:\Users\mttschlt\UMKarts\gc\smartgen\IR_QUEUE\IR_QUEUE.v"
@I::"C:\Users\mttschlt\UMKarts\gc\hdl\LED_PULSE.v"
@I::"C:\Users\mttschlt\UMKarts\gc\hdl\IR_RECV.v"
@I::"C:\Users\mttschlt\UMKarts\gc\hdl\motor.v"
@I::"C:\Users\mttschlt\UMKarts\gc\hdl\motorWrapper.v"
@I::"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3_muxptob3.v"
@I::"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3_iaddr_reg.v"
@I::"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v"
@I::"C:\Users\mttschlt\UMKarts\gc\component\work\gc\gc.v"
@W: CG775 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":13:0:13:7|Found Component CoreAPB3 in library COREAPB3_LIB
Verilog syntax check successful!
Selecting top level module gc
@N: CG364 :"C:\Users\mttschlt\UMKarts\gc\hdl\APB_IR.v":3:7:3:12|Synthesizing module APB_IR

@W: CL189 :"C:\Users\mttschlt\UMKarts\gc\hdl\APB_IR.v":38:1:38:6|Register bit PRDATA[31] is always 0, optimizing ...
@W: CL189 :"C:\Users\mttschlt\UMKarts\gc\hdl\APB_IR.v":38:1:38:6|Register bit PRDATA[30] is always 0, optimizing ...
@W: CL189 :"C:\Users\mttschlt\UMKarts\gc\hdl\APB_IR.v":38:1:38:6|Register bit PRDATA[29] is always 0, optimizing ...
@W: CL189 :"C:\Users\mttschlt\UMKarts\gc\hdl\APB_IR.v":38:1:38:6|Register bit PRDATA[28] is always 0, optimizing ...
@W: CL189 :"C:\Users\mttschlt\UMKarts\gc\hdl\APB_IR.v":38:1:38:6|Register bit PRDATA[27] is always 0, optimizing ...
@W: CL189 :"C:\Users\mttschlt\UMKarts\gc\hdl\APB_IR.v":38:1:38:6|Register bit PRDATA[26] is always 0, optimizing ...
@W: CL189 :"C:\Users\mttschlt\UMKarts\gc\hdl\APB_IR.v":38:1:38:6|Register bit PRDATA[25] is always 0, optimizing ...
@W: CL189 :"C:\Users\mttschlt\UMKarts\gc\hdl\APB_IR.v":38:1:38:6|Register bit PRDATA[24] is always 0, optimizing ...
@W: CL189 :"C:\Users\mttschlt\UMKarts\gc\hdl\APB_IR.v":38:1:38:6|Register bit PRDATA[23] is always 0, optimizing ...
@W: CL189 :"C:\Users\mttschlt\UMKarts\gc\hdl\APB_IR.v":38:1:38:6|Register bit PRDATA[22] is always 0, optimizing ...
@W: CL189 :"C:\Users\mttschlt\UMKarts\gc\hdl\APB_IR.v":38:1:38:6|Register bit PRDATA[21] is always 0, optimizing ...
@W: CL189 :"C:\Users\mttschlt\UMKarts\gc\hdl\APB_IR.v":38:1:38:6|Register bit PRDATA[20] is always 0, optimizing ...
@W: CL189 :"C:\Users\mttschlt\UMKarts\gc\hdl\APB_IR.v":38:1:38:6|Register bit PRDATA[19] is always 0, optimizing ...
@W: CL189 :"C:\Users\mttschlt\UMKarts\gc\hdl\APB_IR.v":38:1:38:6|Register bit PRDATA[18] is always 0, optimizing ...
@W: CL189 :"C:\Users\mttschlt\UMKarts\gc\hdl\APB_IR.v":38:1:38:6|Register bit PRDATA[17] is always 0, optimizing ...
@W: CL189 :"C:\Users\mttschlt\UMKarts\gc\hdl\APB_IR.v":38:1:38:6|Register bit PRDATA[16] is always 0, optimizing ...
@W: CL189 :"C:\Users\mttschlt\UMKarts\gc\hdl\APB_IR.v":38:1:38:6|Register bit PRDATA[15] is always 0, optimizing ...
@W: CL189 :"C:\Users\mttschlt\UMKarts\gc\hdl\APB_IR.v":38:1:38:6|Register bit PRDATA[14] is always 0, optimizing ...
@W: CL189 :"C:\Users\mttschlt\UMKarts\gc\hdl\APB_IR.v":38:1:38:6|Register bit PRDATA[13] is always 0, optimizing ...
@W: CL189 :"C:\Users\mttschlt\UMKarts\gc\hdl\APB_IR.v":38:1:38:6|Register bit PRDATA[12] is always 0, optimizing ...
@W: CL189 :"C:\Users\mttschlt\UMKarts\gc\hdl\APB_IR.v":38:1:38:6|Register bit PRDATA[11] is always 0, optimizing ...
@W: CL189 :"C:\Users\mttschlt\UMKarts\gc\hdl\APB_IR.v":38:1:38:6|Register bit PRDATA[10] is always 0, optimizing ...
@W: CL189 :"C:\Users\mttschlt\UMKarts\gc\hdl\APB_IR.v":38:1:38:6|Register bit PRDATA[9] is always 0, optimizing ...
@W: CL279 :"C:\Users\mttschlt\UMKarts\gc\hdl\APB_IR.v":38:1:38:6|Pruning register bits 31 to 9 of PRDATA[31:0] 

@W: CG775 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":13:0:13:7|Found Component CoreAPB3 in library COREAPB3_LIB
@N: CG364 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3_muxptob3.v":13:0:13:5|Synthesizing module CAPB3l

@N: CG364 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":13:0:13:7|Synthesizing module CoreAPB3

	APB_DWIDTH=6'b100000
	IADDR_OPTION=32'b00000000000000000000000000000000
	APBSLOT0ENABLE=1'b1
	APBSLOT1ENABLE=1'b1
	APBSLOT2ENABLE=1'b1
	APBSLOT3ENABLE=1'b1
	APBSLOT4ENABLE=1'b0
	APBSLOT5ENABLE=1'b0
	APBSLOT6ENABLE=1'b0
	APBSLOT7ENABLE=1'b0
	APBSLOT8ENABLE=1'b0
	APBSLOT9ENABLE=1'b0
	APBSLOT10ENABLE=1'b0
	APBSLOT11ENABLE=1'b0
	APBSLOT12ENABLE=1'b0
	APBSLOT13ENABLE=1'b0
	APBSLOT14ENABLE=1'b0
	APBSLOT15ENABLE=1'b0
	SC_0=1'b0
	SC_1=1'b0
	SC_2=1'b0
	SC_3=1'b0
	SC_4=1'b0
	SC_5=1'b0
	SC_6=1'b0
	SC_7=1'b0
	SC_8=1'b0
	SC_9=1'b0
	SC_10=1'b0
	SC_11=1'b0
	SC_12=1'b0
	SC_13=1'b0
	SC_14=1'b0
	SC_15=1'b0
	MADDR_BITS=6'b001100
	UPR_NIBBLE_POSN=4'b0010
	CAPB3I1I=32'b00000000000000000000000000000000
	CAPB3l1I=32'b00000000000000000000000000000001
	CAPB3OOl=32'b00000000000000000000000000000010
	CAPB3IOl=32'b00000000000000000000000000000011
	CAPB3lOl=32'b00000000000000000000000000000100
	CAPB3OIl=32'b00000000000000000000000000000101
	CAPB3IIl=32'b00000000000000000000000000000110
	CAPB3lIl=32'b00000000000000000000000000000111
	CAPB3Oll=32'b00000000000000000000000000001000
	CAPB3Ill=32'b00000000000000000000000000001001
	CAPB3lll=32'b00000000000000000000000000001010
	CAPB3O0l=32'b00000000000000000000000000001011
	CAPB3I0l=32'b00000000000000000000000000001100
	CAPB3l0l=32'b00000000000000000000000000001101
	CAPB3O1l=32'b00000000000000000000000000001110
	CAPB3I1l=32'b00000000000000000000000000001111
	CAPB3l1l=32'b00000000000000000000000000010000
	CAPB3OO0=32'b00000000000000000000000000010001
	CAPB3IO0=16'b0000000000000001
	CAPB3lO0=16'b0000000000000010
	CAPB3OI0=16'b0000000000000100
	CAPB3II0=16'b0000000000001000
	CAPB3lI0=16'b0000000000000000
	CAPB3Ol0=16'b0000000000000000
	CAPB3Il0=16'b0000000000000000
	CAPB3ll0=16'b0000000000000000
	CAPB3O00=16'b0000000000000000
	CAPB3I00=16'b0000000000000000
	CAPB3l00=16'b0000000000000000
	CAPB3O10=16'b0000000000000000
	CAPB3I10=16'b0000000000000000
	CAPB3l10=16'b0000000000000000
	CAPB3OO1=16'b0000000000000000
	CAPB3IO1=16'b0000000000000000
	CAPB3lO1=16'b0000000000000000
	CAPB3OI1=16'b0000000000000000
   Generated name = CoreAPB3_Z1

@W: CG360 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":1477:0:1477:8|No assignment to wire CAPB3lIOI

@N: CG364 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\Clock_gen.v":30:0:30:25|Synthesizing module gc_CoreUARTapb_0_Clock_gen

	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
   Generated name = gc_CoreUARTapb_0_Clock_gen_0s

@N: CG364 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\Tx_async.v":14:0:14:24|Synthesizing module gc_CoreUARTapb_0_Tx_async

	TX_FIFO=32'b00000000000000000000000000000000
	CUARTlIll=32'b00000000000000000000000000000000
	CUARTOlll=32'b00000000000000000000000000000001
	CUARTIlll=32'b00000000000000000000000000000010
	CUARTllll=32'b00000000000000000000000000000011
	CUARTO0ll=32'b00000000000000000000000000000100
	CUARTI0ll=32'b00000000000000000000000000000101
	CUARTl0ll=32'b00000000000000000000000000000110
   Generated name = gc_CoreUARTapb_0_Tx_async_0s_0s_1s_2s_3s_4s_5s_6s

@N: CG179 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\Tx_async.v":794:0:794:8|Removing redundant assignment
@W: CL190 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\Tx_async.v":253:0:253:5|Optimizing register bit CUARTlO0l to a constant 1
@W: CL169 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\Tx_async.v":253:0:253:5|Pruning register CUARTlO0l 

@N: CG364 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\Rx_async.v":14:0:14:24|Synthesizing module gc_CoreUARTapb_0_Rx_async

	RX_FIFO=32'b00000000000000000000000000000000
	CUARTllIl=32'b00000000000000000000000000000000
	CUARTO0Il=32'b00000000000000000000000000000001
	CUARTI0Il=32'b00000000000000000000000000000010
   Generated name = gc_CoreUARTapb_0_Rx_async_0s_0s_1s_2s

@N: CG179 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\Rx_async.v":654:0:654:7|Removing redundant assignment
@N: CL177 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\Rx_async.v":1414:0:1414:5|Sharing sequential element CUARTl0l.
@N: CG364 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUART.v":14:0:14:24|Synthesizing module gc_CoreUARTapb_0_COREUART

	TX_FIFO=32'b00000000000000000000000000000000
	RX_FIFO=32'b00000000000000000000000000000000
	RX_LEGACY_MODE=32'b00000000000000000000000000000000
	FAMILY=32'b00000000000000000000000000001111
	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
   Generated name = gc_CoreUARTapb_0_COREUART_0s_0s_0s_15s_0s

@N: CG179 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUART.v":1209:0:1209:7|Removing redundant assignment
@W: CG360 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUART.v":234:0:234:7|No assignment to wire CUARTl0I

@W: CG360 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUART.v":242:0:242:7|No assignment to wire CUARTO1I

@W: CG360 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUART.v":272:0:272:7|No assignment to wire CUARTlOl

@W: CG360 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUART.v":275:0:275:7|No assignment to wire CUARTOIl

@W: CG360 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUART.v":287:0:287:7|No assignment to wire CUARTIll

@W: CG360 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUART.v":290:0:290:7|No assignment to wire CUARTlll

@W: CG133 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUART.v":320:0:320:7|No assignment to CUARTOI0
@W: CL169 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUART.v":1143:0:1143:5|Pruning register CUARTI00 

@W: CL169 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUART.v":1062:0:1062:5|Pruning register CUARTII0 

@W: CL169 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUART.v":1062:0:1062:5|Pruning register CUARTlI0 

@W: CL169 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUART.v":1013:0:1013:5|Pruning register CUARTl1I[7:0] 

@W: CL169 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUART.v":895:0:895:5|Pruning register CUARTOl0[1:0] 

@W: CL169 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUART.v":851:0:851:5|Pruning register CUARTIO0 

@W: CL169 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUART.v":851:0:851:5|Pruning register CUARTOO0 

@W: CL169 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUART.v":807:0:807:5|Pruning register CUARTI1l 

@W: CL169 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUART.v":807:0:807:5|Pruning register CUARTO1l 

@W: CL169 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUART.v":356:0:356:5|Pruning register CUARTlIl 

@N: CG364 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUARTapb.v":14:0:14:27|Synthesizing module gc_CoreUARTapb_0_CoreUARTapb

	FAMILY=32'b00000000000000000000000000010010
	TX_FIFO=32'b00000000000000000000000000000000
	RX_FIFO=32'b00000000000000000000000000000000
	BAUD_VALUE=32'b00000000000000000000000000000001
	FIXEDMODE=32'b00000000000000000000000000000000
	PRG_BIT8=32'b00000000000000000000000000000000
	PRG_PARITY=32'b00000000000000000000000000000000
	RX_LEGACY_MODE=32'b00000000000000000000000000000000
	BAUD_VAL_FRCTN=32'b00000000000000000000000000000000
	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
   Generated name = gc_CoreUARTapb_0_CoreUARTapb_18s_0s_0s_1s_0s_0s_0s_0s_0s_0s

@N: CG179 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUARTapb.v":700:0:700:8|Removing redundant assignment
@N: CG179 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUARTapb.v":776:0:776:8|Removing redundant assignment
@W: CG133 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUARTapb.v":270:0:270:8|No assignment to CUARTl0OI
@N: CG364 :"C:\Microsemi\Libero_v11.0\Synopsys\synplify_G201209MSP1\lib\proasic\smartfusion.v":2668:7:2668:14|Synthesizing module OUTBUF_A

@N: CG364 :"C:\Microsemi\Libero_v11.0\Synopsys\synplify_G201209MSP1\lib\proasic\smartfusion.v":2663:7:2663:13|Synthesizing module INBUF_A

@N: CG364 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc_MSS\mss_tshell.v":1:7:1:13|Synthesizing module MSS_APB

@N: CG364 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\SmartFusionMSS\MSS\2.5.106\mss_comps.v":151:7:151:13|Synthesizing module MSS_CCC

@N: CG364 :"C:\Microsemi\Libero_v11.0\Synopsys\synplify_G201209MSP1\lib\proasic\smartfusion.v":2620:7:2620:11|Synthesizing module RCOSC

@N: CG364 :"C:\Microsemi\Libero_v11.0\Synopsys\synplify_G201209MSP1\lib\proasic\smartfusion.v":1141:7:1141:9|Synthesizing module GND

@N: CG364 :"C:\Microsemi\Libero_v11.0\Synopsys\synplify_G201209MSP1\lib\proasic\smartfusion.v":1868:7:1868:9|Synthesizing module VCC

@N: CG364 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc_MSS\MSS_CCC_0\gc_MSS_tmp_MSS_CCC_0_MSS_CCC.v":5:7:5:34|Synthesizing module gc_MSS_tmp_MSS_CCC_0_MSS_CCC

@N: CG364 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\SmartFusionMSS\MSS\2.5.106\mss_comps.v":23:7:23:15|Synthesizing module INBUF_MSS

@N: CG364 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\SmartFusionMSS\MSS\2.5.106\mss_comps.v":67:7:67:15|Synthesizing module BIBUF_MSS

@N: CG364 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\SmartFusionMSS\MSS\2.5.106\mss_comps.v":51:7:51:17|Synthesizing module TRIBUFF_MSS

@N: CG364 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\SmartFusionMSS\MSS\2.5.106\mss_comps.v":37:7:37:16|Synthesizing module OUTBUF_MSS

@N: CG364 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\SmartFusionMSS\MSS\2.5.106\mss_comps.v":145:7:145:12|Synthesizing module MSSINT

@N: CG364 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc_MSS\gc_MSS.v":9:7:9:12|Synthesizing module gc_MSS

@N: CG364 :"C:\Users\mttschlt\UMKarts\gc\hdl\receive.v":1:7:1:16|Synthesizing module gc_receive

@W: CL265 :"C:\Users\mttschlt\UMKarts\gc\hdl\receive.v":19:0:19:5|Pruning bit 63 of next_response_5[63:0] -- not in use ...

@N: CG364 :"C:\Users\mttschlt\UMKarts\gc\hdl\receive.v":64:7:64:21|Synthesizing module gc_response_apb

@N: CG364 :"C:\Users\mttschlt\UMKarts\gc\hdl\query.v":1:7:1:14|Synthesizing module gc_state

@N: CG364 :"C:\Users\mttschlt\UMKarts\gc\hdl\clockdivider.v":3:7:3:13|Synthesizing module clk_div

	period=32'b00000000000000000100111000100000
	half=32'b00000000000000000010011100010000
   Generated name = clk_div_20000_10000

@N: CG364 :"C:\Users\mttschlt\UMKarts\gc\hdl\IR_LED.v":3:7:3:12|Synthesizing module IR_LED

@N: CG364 :"C:\Microsemi\Libero_v11.0\Synopsys\synplify_G201209MSP1\lib\proasic\smartfusion.v":1913:7:1913:11|Synthesizing module XNOR3

@N: CG364 :"C:\Microsemi\Libero_v11.0\Synopsys\synplify_G201209MSP1\lib\proasic\smartfusion.v":909:7:909:12|Synthesizing module DFN1C0

@N: CG364 :"C:\Microsemi\Libero_v11.0\Synopsys\synplify_G201209MSP1\lib\proasic\smartfusion.v":2:7:2:10|Synthesizing module AND2

@N: CG364 :"C:\Microsemi\Libero_v11.0\Synopsys\synplify_G201209MSP1\lib\proasic\smartfusion.v":79:7:79:9|Synthesizing module AO1

@N: CG364 :"C:\Microsemi\Libero_v11.0\Synopsys\synplify_G201209MSP1\lib\proasic\smartfusion.v":1931:7:1931:10|Synthesizing module XOR2

@N: CG364 :"C:\Microsemi\Libero_v11.0\Synopsys\synplify_G201209MSP1\lib\proasic\smartfusion.v":1908:7:1908:11|Synthesizing module XNOR2

@N: CG364 :"C:\Microsemi\Libero_v11.0\Synopsys\synplify_G201209MSP1\lib\proasic\smartfusion.v":957:7:957:14|Synthesizing module DFN1E1C0

@N: CG364 :"C:\Microsemi\Libero_v11.0\Synopsys\synplify_G201209MSP1\lib\proasic\smartfusion.v":1954:7:1954:10|Synthesizing module BUFF

@N: CG364 :"C:\Microsemi\Libero_v11.0\Synopsys\synplify_G201209MSP1\lib\proasic\smartfusion.v":17:7:17:10|Synthesizing module AND3

@N: CG364 :"C:\Microsemi\Libero_v11.0\Synopsys\synplify_G201209MSP1\lib\proasic\smartfusion.v":1289:7:1289:9|Synthesizing module INV

@N: CG364 :"C:\Microsemi\Libero_v11.0\Synopsys\synplify_G201209MSP1\lib\proasic\smartfusion.v":1936:7:1936:10|Synthesizing module XOR3

@N: CG364 :"C:\Microsemi\Libero_v11.0\Synopsys\synplify_G201209MSP1\lib\proasic\smartfusion.v":2092:8:2092:13|Synthesizing module RAM4K9

@N: CG364 :"C:\Microsemi\Libero_v11.0\Synopsys\synplify_G201209MSP1\lib\proasic\smartfusion.v":1353:7:1353:11|Synthesizing module NAND2

@N: CG364 :"C:\Microsemi\Libero_v11.0\Synopsys\synplify_G201209MSP1\lib\proasic\smartfusion.v":7:7:7:11|Synthesizing module AND2A

@N: CG364 :"C:\Microsemi\Libero_v11.0\Synopsys\synplify_G201209MSP1\lib\proasic\smartfusion.v":981:7:981:12|Synthesizing module DFN1P0

@N: CG364 :"C:\Users\mttschlt\UMKarts\gc\smartgen\IR_QUEUE\IR_QUEUE.v":5:7:5:14|Synthesizing module IR_QUEUE

@W: CL168 :"C:\Users\mttschlt\UMKarts\gc\smartgen\IR_QUEUE\IR_QUEUE.v":481:9:481:15|Pruning instance AND2_25 -- not in use ...

@W: CL168 :"C:\Users\mttschlt\UMKarts\gc\smartgen\IR_QUEUE\IR_QUEUE.v":465:9:465:14|Pruning instance XOR2_0 -- not in use ...

@W: CL168 :"C:\Users\mttschlt\UMKarts\gc\smartgen\IR_QUEUE\IR_QUEUE.v":400:8:400:13|Pruning instance AO1_13 -- not in use ...

@W: CL168 :"C:\Users\mttschlt\UMKarts\gc\smartgen\IR_QUEUE\IR_QUEUE.v":394:9:394:14|Pruning instance AND2_0 -- not in use ...

@W: CL168 :"C:\Users\mttschlt\UMKarts\gc\smartgen\IR_QUEUE\IR_QUEUE.v":362:9:362:15|Pruning instance XOR2_29 -- not in use ...

@W: CL168 :"C:\Users\mttschlt\UMKarts\gc\smartgen\IR_QUEUE\IR_QUEUE.v":350:9:350:15|Pruning instance AND2_27 -- not in use ...

@W: CL168 :"C:\Users\mttschlt\UMKarts\gc\smartgen\IR_QUEUE\IR_QUEUE.v":344:8:344:12|Pruning instance AO1_9 -- not in use ...

@W: CL168 :"C:\Users\mttschlt\UMKarts\gc\smartgen\IR_QUEUE\IR_QUEUE.v":338:9:338:15|Pruning instance XOR2_32 -- not in use ...

@W: CL168 :"C:\Users\mttschlt\UMKarts\gc\smartgen\IR_QUEUE\IR_QUEUE.v":296:9:296:15|Pruning instance AND2_13 -- not in use ...

@W: CL168 :"C:\Users\mttschlt\UMKarts\gc\smartgen\IR_QUEUE\IR_QUEUE.v":295:9:295:15|Pruning instance AND2_16 -- not in use ...

@W: CL168 :"C:\Users\mttschlt\UMKarts\gc\smartgen\IR_QUEUE\IR_QUEUE.v":265:9:265:15|Pruning instance AND2_23 -- not in use ...

@W: CL168 :"C:\Users\mttschlt\UMKarts\gc\smartgen\IR_QUEUE\IR_QUEUE.v":234:9:234:15|Pruning instance AND2_26 -- not in use ...

@W: CL168 :"C:\Users\mttschlt\UMKarts\gc\smartgen\IR_QUEUE\IR_QUEUE.v":218:9:218:14|Pruning instance AND2_3 -- not in use ...

@W: CL168 :"C:\Users\mttschlt\UMKarts\gc\smartgen\IR_QUEUE\IR_QUEUE.v":189:9:189:15|Pruning instance AND2_31 -- not in use ...

@W: CL168 :"C:\Users\mttschlt\UMKarts\gc\smartgen\IR_QUEUE\IR_QUEUE.v":186:9:186:15|Pruning instance AND2_24 -- not in use ...

@W: CL168 :"C:\Users\mttschlt\UMKarts\gc\smartgen\IR_QUEUE\IR_QUEUE.v":170:9:170:14|Pruning instance AND2_6 -- not in use ...

@W: CL168 :"C:\Users\mttschlt\UMKarts\gc\smartgen\IR_QUEUE\IR_QUEUE.v":144:9:144:15|Pruning instance AND2_12 -- not in use ...

@W: CL168 :"C:\Users\mttschlt\UMKarts\gc\smartgen\IR_QUEUE\IR_QUEUE.v":139:9:139:15|Pruning instance AND2_10 -- not in use ...

@W: CL168 :"C:\Users\mttschlt\UMKarts\gc\smartgen\IR_QUEUE\IR_QUEUE.v":102:9:102:15|Pruning instance XOR2_19 -- not in use ...

@W: CL168 :"C:\Users\mttschlt\UMKarts\gc\smartgen\IR_QUEUE\IR_QUEUE.v":94:9:94:15|Pruning instance AND2_11 -- not in use ...

@N: CG364 :"C:\Users\mttschlt\UMKarts\gc\hdl\clockdivider.v":3:7:3:13|Synthesizing module clk_div

	period=32'b00000000000000000000011011111010
	half=32'b00000000000000000000001101111101
   Generated name = clk_div_1786_893

@N: CG364 :"C:\Users\mttschlt\UMKarts\gc\hdl\LED_PULSE.v":2:7:2:15|Synthesizing module LED_PULSE

@N: CG364 :"C:\Users\mttschlt\UMKarts\gc\hdl\IR_RECV.v":2:7:2:14|Synthesizing module LED_RECV

@N: CG364 :"C:\Users\mttschlt\UMKarts\gc\hdl\motor.v":1:7:1:11|Synthesizing module motor

@N: CG364 :"C:\Users\mttschlt\UMKarts\gc\hdl\motorWrapper.v":2:7:2:18|Synthesizing module motorWrapper

@N: CG364 :"C:\Users\mttschlt\UMKarts\gc\hdl\query.v":55:7:55:16|Synthesizing module send_query

@N: CG179 :"C:\Users\mttschlt\UMKarts\gc\hdl\query.v":92:11:92:15|Removing redundant assignment
@W: CG360 :"C:\Users\mttschlt\UMKarts\gc\hdl\query.v":69:5:69:7|No assignment to wire clk

@W: CL169 :"C:\Users\mttschlt\UMKarts\gc\hdl\query.v":87:0:87:5|Pruning register data_cl 

@N: CL177 :"C:\Users\mttschlt\UMKarts\gc\hdl\query.v":98:5:114:49|Sharing sequential element data.
@N: CG364 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc\gc.v":9:7:9:8|Synthesizing module gc

@W: CL246 :"C:\Users\mttschlt\UMKarts\gc\hdl\query.v":55:76:55:86|Input port bits 23 to 16 of wavebird_id[23:0] are unused

@W: CL157 :"C:\Users\mttschlt\UMKarts\gc\hdl\motorWrapper.v":36:13:36:15|*Output TPS has undriven bits -- simulation mismatch possible.
@W: CL246 :"C:\Users\mttschlt\UMKarts\gc\hdl\motor.v":20:12:20:19|Input port bits 7 to 5 of bus_addr[7:0] are unused

@W: CL246 :"C:\Users\mttschlt\UMKarts\gc\hdl\motor.v":20:12:20:19|Input port bits 1 to 0 of bus_addr[7:0] are unused

@N: CL201 :"C:\Users\mttschlt\UMKarts\gc\hdl\IR_LED.v":57:1:57:6|Trying to extract state machine for register state
Extracted state machine for register state
State machine has 12 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
@W: CL246 :"C:\Users\mttschlt\UMKarts\gc\hdl\query.v":1:50:1:60|Input port bits 15 to 0 of wavebird_id[23:0] are unused

@W: CL246 :"C:\Users\mttschlt\UMKarts\gc\hdl\receive.v":74:13:74:17|Input port bits 31 to 4 of PADDR[31:0] are unused

@W: CL246 :"C:\Users\mttschlt\UMKarts\gc\hdl\receive.v":74:13:74:17|Input port bits 1 to 0 of PADDR[31:0] are unused

@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\hdl\receive.v":68:6:68:12|Input PRESERN is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\hdl\receive.v":75:18:75:23|Input PWDATA is unused
@W: CL189 :"C:\Users\mttschlt\UMKarts\gc\hdl\receive.v":19:0:19:5|Register bit next_response_count[6] is always 0, optimizing ...
@W: CL189 :"C:\Users\mttschlt\UMKarts\gc\hdl\receive.v":19:0:19:5|Register bit next_response_count[7] is always 0, optimizing ...
@W: CL279 :"C:\Users\mttschlt\UMKarts\gc\hdl\receive.v":19:0:19:5|Pruning register bits 7 to 6 of next_response_count[7:0] 

@W: CL157 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc_MSS\MSS_CCC_0\gc_MSS_tmp_MSS_CCC_0_MSS_CCC.v":62:7:62:18|*Output RCOSC_CLKOUT has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc_MSS\MSS_CCC_0\gc_MSS_tmp_MSS_CCC_0_MSS_CCC.v":63:7:63:20|*Output MAINXIN_CLKOUT has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc_MSS\MSS_CCC_0\gc_MSS_tmp_MSS_CCC_0_MSS_CCC.v":64:7:64:18|*Output LPXIN_CLKOUT has undriven bits -- simulation mismatch possible.
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc_MSS\MSS_CCC_0\gc_MSS_tmp_MSS_CCC_0_MSS_CCC.v":36:7:36:10|Input CLKA is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc_MSS\MSS_CCC_0\gc_MSS_tmp_MSS_CCC_0_MSS_CCC.v":37:7:37:14|Input CLKA_PAD is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc_MSS\MSS_CCC_0\gc_MSS_tmp_MSS_CCC_0_MSS_CCC.v":38:7:38:15|Input CLKA_PADP is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc_MSS\MSS_CCC_0\gc_MSS_tmp_MSS_CCC_0_MSS_CCC.v":39:7:39:15|Input CLKA_PADN is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc_MSS\MSS_CCC_0\gc_MSS_tmp_MSS_CCC_0_MSS_CCC.v":40:7:40:10|Input CLKB is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc_MSS\MSS_CCC_0\gc_MSS_tmp_MSS_CCC_0_MSS_CCC.v":41:7:41:14|Input CLKB_PAD is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc_MSS\MSS_CCC_0\gc_MSS_tmp_MSS_CCC_0_MSS_CCC.v":42:7:42:15|Input CLKB_PADP is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc_MSS\MSS_CCC_0\gc_MSS_tmp_MSS_CCC_0_MSS_CCC.v":43:7:43:15|Input CLKB_PADN is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc_MSS\MSS_CCC_0\gc_MSS_tmp_MSS_CCC_0_MSS_CCC.v":44:7:44:10|Input CLKC is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc_MSS\MSS_CCC_0\gc_MSS_tmp_MSS_CCC_0_MSS_CCC.v":45:7:45:14|Input CLKC_PAD is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc_MSS\MSS_CCC_0\gc_MSS_tmp_MSS_CCC_0_MSS_CCC.v":46:7:46:15|Input CLKC_PADP is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc_MSS\MSS_CCC_0\gc_MSS_tmp_MSS_CCC_0_MSS_CCC.v":47:7:47:15|Input CLKC_PADN is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc_MSS\MSS_CCC_0\gc_MSS_tmp_MSS_CCC_0_MSS_CCC.v":48:7:48:13|Input MAINXIN is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc_MSS\MSS_CCC_0\gc_MSS_tmp_MSS_CCC_0_MSS_CCC.v":49:7:49:11|Input LPXIN is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc_MSS\MSS_CCC_0\gc_MSS_tmp_MSS_CCC_0_MSS_CCC.v":50:7:50:13|Input MAC_CLK is unused
@W: CL246 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUARTapb.v":113:0:113:4|Input port bits 1 to 0 of PADDR[4:0] are unused

@A: CL153 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUARTapb.v":270:0:270:8|*Unassigned bits of CUARTl0OI[2:0] are referenced and tied to 0 -- simulation mismatch possible.
@W: CL156 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUART.v":234:0:234:7|*Input CUARTl0I[7:0] to expression [instance] has undriven bits that are tied to 0 -- simulation mismatch possible.
@W: CL156 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUART.v":272:0:272:7|*Input CUARTlOl to expression [instance] has undriven bits that are tied to 0 -- simulation mismatch possible.
@W: CL156 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUART.v":287:0:287:7|*Input CUARTIll to expression [instance] has undriven bits that are tied to 0 -- simulation mismatch possible.
@N: CL201 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\Rx_async.v":723:0:723:5|Trying to extract state machine for register CUARTOl0
Extracted state machine for register CUARTOl0
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL201 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\Tx_async.v":253:0:253:5|Trying to extract state machine for register CUARTO1ll
Extracted state machine for register CUARTO1ll
State machine has 6 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
   00000000000000000000000000000011
   00000000000000000000000000000100
   00000000000000000000000000000101
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\Tx_async.v":76:0:76:7|Input CUARTl0I is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\Tx_async.v":79:0:79:7|Input CUARTOO1 is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\Tx_async.v":82:0:82:7|Input CUARTIO1 is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\Clock_gen.v":70:0:70:16|Input BAUD_VAL_FRACTION is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":378:0:378:4|Input IADDR is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":380:0:380:6|Input PRESETN is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":382:0:382:3|Input PCLK is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":524:0:524:7|Input PRDATAS4 is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":531:0:531:7|Input PRDATAS5 is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":538:0:538:7|Input PRDATAS6 is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":545:0:545:7|Input PRDATAS7 is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":552:0:552:7|Input PRDATAS8 is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":559:0:559:7|Input PRDATAS9 is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":566:0:566:8|Input PRDATAS10 is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":573:0:573:8|Input PRDATAS11 is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":580:0:580:8|Input PRDATAS12 is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":587:0:587:8|Input PRDATAS13 is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":594:0:594:8|Input PRDATAS14 is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":601:0:601:8|Input PRDATAS15 is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":618:0:618:7|Input PREADYS4 is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":620:0:620:7|Input PREADYS5 is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":622:0:622:7|Input PREADYS6 is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":624:0:624:7|Input PREADYS7 is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":626:0:626:7|Input PREADYS8 is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":628:0:628:7|Input PREADYS9 is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":630:0:630:8|Input PREADYS10 is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":632:0:632:8|Input PREADYS11 is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":634:0:634:8|Input PREADYS12 is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":636:0:636:8|Input PREADYS13 is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":638:0:638:8|Input PREADYS14 is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":640:0:640:8|Input PREADYS15 is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":652:0:652:8|Input PSLVERRS4 is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":654:0:654:8|Input PSLVERRS5 is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":656:0:656:8|Input PSLVERRS6 is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":658:0:658:8|Input PSLVERRS7 is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":660:0:660:8|Input PSLVERRS8 is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":662:0:662:8|Input PSLVERRS9 is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":664:0:664:9|Input PSLVERRS10 is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":666:0:666:9|Input PSLVERRS11 is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":668:0:668:9|Input PSLVERRS12 is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":670:0:670:9|Input PSLVERRS13 is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":672:0:672:9|Input PSLVERRS14 is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":674:0:674:9|Input PSLVERRS15 is unused
@W: CL246 :"C:\Users\mttschlt\UMKarts\gc\hdl\APB_IR.v":12:19:12:24|Input port bits 31 to 8 of PWDATA[31:0] are unused

@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\hdl\APB_IR.v":11:14:11:18|Input PADDR is unused
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 14:43:52 2013

###########################################################]
Premap Report

Synopsys Microsemi Technology Pre-mapping, Version mapact, Build 904R, Built Feb 15 2013 10:53:22
Copyright (C) 1994-2012, Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.
Product Version G-2012.09M-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)

Reading constraint file: C:\Users\mttschlt\UMKarts\gc\component\work\gc_MSS\mss_tshell_syn.sdc
@L: C:\Users\mttschlt\UMKarts\gc\synthesis\gc_scck.rpt 
Printing clock  summary report in "C:\Users\mttschlt\UMKarts\gc\synthesis\gc_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 95MB peak: 96MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 95MB peak: 96MB)

@W: BN522 |Property syn_clock_priority is not supported for this target technology
Finished Pre Mapping Phase.@N: BN225 |Writing default property annotation file C:\Users\mttschlt\UMKarts\gc\synthesis\gc.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 42MB peak: 107MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 14:43:54 2013

###########################################################]
Map & Optimize Report

Synopsys Microsemi Technology Mapper, Version mapact, Build 904R, Built Feb 15 2013 10:53:22
Copyright (C) 1994-2012, Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.
Product Version G-2012.09M-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)

@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 104MB)

@W: MO111 :"c:\users\mttschlt\umkarts\gc\component\work\gc_mss\mss_ccc_0\gc_mss_tmp_mss_ccc_0_mss_ccc.v":64:7:64:18|Tristate driver LPXIN_CLKOUT on net LPXIN_CLKOUT has its enable tied to GND (module gc_MSS_tmp_MSS_CCC_0_MSS_CCC) 
@W: MO111 :"c:\users\mttschlt\umkarts\gc\component\work\gc_mss\mss_ccc_0\gc_mss_tmp_mss_ccc_0_mss_ccc.v":63:7:63:20|Tristate driver MAINXIN_CLKOUT on net MAINXIN_CLKOUT has its enable tied to GND (module gc_MSS_tmp_MSS_CCC_0_MSS_CCC) 
@W: MO111 :"c:\users\mttschlt\umkarts\gc\component\work\gc_mss\mss_ccc_0\gc_mss_tmp_mss_ccc_0_mss_ccc.v":62:7:62:18|Tristate driver RCOSC_CLKOUT on net RCOSC_CLKOUT has its enable tied to GND (module gc_MSS_tmp_MSS_CCC_0_MSS_CCC) 
@W: MO111 :"c:\users\mttschlt\umkarts\gc\hdl\motorwrapper.v":36:13:36:15|Tristate driver TPS_1 on net TPS_1 has its enable tied to GND (module motorWrapper) 
@W: MO111 :"c:\users\mttschlt\umkarts\gc\hdl\motorwrapper.v":36:13:36:15|Tristate driver TPS_2 on net TPS_2 has its enable tied to GND (module motorWrapper) 
@W: MO111 :"c:\users\mttschlt\umkarts\gc\hdl\motorwrapper.v":36:13:36:15|Tristate driver TPS_3 on net TPS_3 has its enable tied to GND (module motorWrapper) 
@W: MO111 :"c:\users\mttschlt\umkarts\gc\hdl\motorwrapper.v":36:13:36:15|Tristate driver TPS_4 on net TPS_4 has its enable tied to GND (module motorWrapper) 
@W: MO111 :"c:\users\mttschlt\umkarts\gc\hdl\motorwrapper.v":36:13:36:15|Tristate driver TPS_5 on net TPS_5 has its enable tied to GND (module motorWrapper) 

Available hyper_sources - for debug and ip models
	None Found

@W: BN522 |Property syn_clock_priority is not supported for this target technology

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 106MB)

@N:"c:\users\mttschlt\umkarts\gc\component\work\gc\coreuartapb_0\rtl\vlog\core_obfuscated\clock_gen.v":962:0:962:5|Found counter in view:work.gc_CoreUARTapb_0_Clock_gen_0s(verilog) inst genblk1\.genblk2\.CUARTO0[12:0]
@N:"c:\users\mttschlt\umkarts\gc\component\work\gc\coreuartapb_0\rtl\vlog\core_obfuscated\clock_gen.v":1039:0:1039:5|Found counter in view:work.gc_CoreUARTapb_0_Clock_gen_0s(verilog) inst CUARTO1[3:0]
@N:"c:\users\mttschlt\umkarts\gc\component\work\gc\coreuartapb_0\rtl\vlog\core_obfuscated\tx_async.v":550:0:550:5|Found counter in view:work.gc_CoreUARTapb_0_Tx_async_0s_0s_1s_2s_3s_4s_5s_6s(verilog) inst CUARTOO0l[3:0]
Encoding state machine CUARTO1ll[5:0] (view:work.gc_CoreUARTapb_0_Tx_async_0s_0s_1s_2s_3s_4s_5s_6s(verilog))
original code -> new code
   00000000000000000000000000000000 -> 000001
   00000000000000000000000000000001 -> 000010
   00000000000000000000000000000010 -> 000100
   00000000000000000000000000000011 -> 001000
   00000000000000000000000000000100 -> 010000
   00000000000000000000000000000101 -> 100000
@N:"c:\users\mttschlt\umkarts\gc\component\work\gc\coreuartapb_0\rtl\vlog\core_obfuscated\rx_async.v":967:0:967:5|Found counter in view:work.gc_CoreUARTapb_0_Rx_async_0s_0s_1s_2s(verilog) inst CUARTOOIl[3:0]
@N:"c:\users\mttschlt\umkarts\gc\component\work\gc\coreuartapb_0\rtl\vlog\core_obfuscated\rx_async.v":422:0:422:5|Found counter in view:work.gc_CoreUARTapb_0_Rx_async_0s_0s_1s_2s(verilog) inst CUARTl0Ol[3:0]
Encoding state machine CUARTOl0[2:0] (view:work.gc_CoreUARTapb_0_Rx_async_0s_0s_1s_2s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N:"c:\users\mttschlt\umkarts\gc\hdl\receive.v":19:0:19:5|Found counter in view:work.gc_receive(verilog) inst next_response_count[5:0]
@N:"c:\users\mttschlt\umkarts\gc\hdl\query.v":13:0:13:5|Found counter in view:work.gc_state(verilog) inst last_response[31:0]
@N:"c:\users\mttschlt\umkarts\gc\hdl\ir_led.v":57:1:57:6|Found counter in view:work.IR_LED(verilog) inst size[7:0]
Encoding state machine state[11:0] (view:work.IR_LED(verilog))
original code -> new code
   0000 -> 000000000000
   0001 -> 000000000011
   0010 -> 000000000101
   0011 -> 000000001001
   0100 -> 000000010001
   0101 -> 000000100001
   0110 -> 000001000001
   0111 -> 000010000001
   1000 -> 000100000001
   1001 -> 001000000001
   1010 -> 010000000001
   1011 -> 100000000001
@N:"c:\users\mttschlt\umkarts\gc\hdl\clockdivider.v":13:1:13:6|Found counter in view:work.clk_div_20000_10000(verilog) inst counter[31:0]
@N:"c:\users\mttschlt\umkarts\gc\hdl\clockdivider.v":13:1:13:6|Found counter in view:work.clk_div_1786_893(verilog) inst counter[31:0]
@N:"c:\users\mttschlt\umkarts\gc\hdl\ir_recv.v":52:2:52:7|Found counter in view:work.LED_RECV(verilog) inst COUNTER[31:0]
@N:"c:\users\mttschlt\umkarts\gc\hdl\ir_recv.v":60:2:60:7|Found counter in view:work.LED_RECV(verilog) inst SIZE[3:0]
@N:"c:\users\mttschlt\umkarts\gc\hdl\motor.v":208:0:208:5|Found counter in view:work.motor(verilog) inst counterReg[31:0]
@N:"c:\users\mttschlt\umkarts\gc\hdl\query.v":87:0:87:5|Found counter in view:work.send_query(verilog) inst count[12:0]
@N: MF238 :"c:\users\mttschlt\umkarts\gc\hdl\query.v":93:13:93:24|Found 7-bit incrementor, 'un3_c_count_1[6:0]'

Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 113MB peak: 114MB)

@N: BN362 :"c:\users\mttschlt\umkarts\gc\hdl\motor.v":75:0:75:5|Removing sequential instance motorWrapper_0.motor_0.fabint of view:PrimLib.dff(prim) in hierarchy view:work.gc(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\mttschlt\umkarts\gc\hdl\motor.v":208:0:208:5|Removing sequential instance motorWrapper_0.motor_0.timer_interrupt of view:PrimLib.dff(prim) in hierarchy view:work.gc(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\mttschlt\umkarts\gc\hdl\motor.v":267:0:267:5|Removing sequential instance motorWrapper_0.motor_0.capture_interrupt of view:PrimLib.dffr(prim) in hierarchy view:work.gc(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\mttschlt\umkarts\gc\component\work\gc\coreuartapb_0\rtl\vlog\core_obfuscated\rx_async.v":1414:0:1414:5|Removing sequential instance CoreUARTapb_0.CUARTOOlI.CUARTIl1.CUARTllI of view:PrimLib.dffs(prim) in hierarchy view:work.gc(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\mttschlt\umkarts\gc\component\work\gc\coreuartapb_0\rtl\vlog\core_obfuscated\rx_async.v":1414:0:1414:5|Removing sequential instance CoreUARTapb_0.CUARTOOlI.CUARTIl1.CUARTl1l_1 of view:PrimLib.dffr(prim) in hierarchy view:work.gc(verilog) because there are no references to its outputs 

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 111MB peak: 115MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 113MB peak: 117MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 114MB peak: 117MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 121MB peak: 122MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 120MB peak: 122MB)


Finished preparing to map (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 120MB peak: 122MB)


High Fanout Net Report
**********************

Driver Instance / Pin Name                                       Fanout, notes                   
-------------------------------------------------------------------------------------------------
gc_MSS_0.MSS_ADLIB_INST / M2FRESETn                              284 : 115 asynchronous set/reset
gc_MSS_0.MSS_ADLIB_INST / MSSPADDR[2]                            82                              
gc_MSS_0.MSS_ADLIB_INST / MSSPADDR[3]                            115                             
gc_MSS_0.MSS_ADLIB_INST / MSSPADDR[4]                            137                             
gc_state_0.controller_init / Q                                   74                              
IR_QUEUE_0.DFN1C0_WRITE_RESET_P / Q                              30 : 30 asynchronous set/reset  
IR_QUEUE_0.DFN1C0_READ_RESET_P / Q                               39 : 39 asynchronous set/reset  
motorWrapper_0.motor_0.reset_capture_sync / Q                    34 : 33 asynchronous set/reset  
motorWrapper_0.motor_0.capture_status_async8_i_a2 / Y            33 : 33 asynchronous set/reset  
LED_RECV_0.COUNTER7_0_o3 / Y                                     33                              
LED_PULSE_0.pulse.un1_reset_i_i_o2 / Y                           32                              
IR_LED_0.div.un1_reset_i_i_o3 / Y                                32                              
gc_receive_0.response_m2_e / Y                                   44                              
gc_receive_0.wavebird_id_1_sqmuxa_0_a4 / Y                       25                              
CoreUARTapb_0.CUARTOOlI.CUARTI10.genblk1.genblk2.CUARTI0 / Q     29                              
gc_receive_0.count14_0_o2 / Y                                    67                              
gc_receive_0.un1_next_response_count_0_sqmuxa_0_a2 / Y           27                              
motorWrapper_0.motor_0.captureSyncReg_1_sqmuxa / Y               33                              
motorWrapper_0.motor_0.un1_fabint9_i_a2 / Y                      33                              
motorWrapper_0.motor_0.capture_status_async4 / Y                 32                              
motorWrapper_0.motor_0.counterReglde_0 / Y                       32                              
motorWrapper_0.motor_0.overflowReset_0_sqmuxa_0_a2 / Y           33                              
motorWrapper_0.motor_0.controlReg_1_sqmuxa_0_a2 / Y              32                              
motorWrapper_0.motor_0.compareReg_1_sqmuxa_0_a2 / Y              32                              
motorWrapper_0.motor_0.un1_nreset_1_i_0_0 / Y                    32                              
CoreAPB3_0.CAPB3O0OI[0] / Y                                      33                              
CoreAPB3_0.CAPB3O0OI[1] / Y                                      34                              
motorWrapper_0.motor_0.directionReg_1_sqmuxa_0_a2 / Y            32                              
gc_state_0.last_response_n2_i_0_o3 / Y                           33                              
=================================================================================================

@N: FP130 |Promoting Net gc_MSS_0_M2F_RESET_N on CLKINT  I_322 
@N: FP130 |Promoting Net CoreAPB3_0_APBmslave0_PADDR[4] on CLKINT  I_323 
@N: FP130 |Promoting Net CoreAPB3_0_APBmslave0_PADDR[3] on CLKINT  I_324 

Finished technology mapping (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 134MB peak: 137MB)


Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 135MB peak: 137MB)

Replicating Combinational Instance gc_state_0.last_response_n2_i_0_o3, fanout 33 segments 2
Replicating Combinational Instance motorWrapper_0.motor_0.directionReg_1_sqmuxa_0_a2, fanout 32 segments 2
Replicating Combinational Instance CoreAPB3_0.CAPB3O0OI[1], fanout 34 segments 2
Replicating Combinational Instance CoreAPB3_0.CAPB3O0OI[0], fanout 33 segments 2
Replicating Combinational Instance motorWrapper_0.motor_0.un1_nreset_1_i_0_0, fanout 32 segments 2
Replicating Combinational Instance motorWrapper_0.motor_0.compareReg_1_sqmuxa_0_a2, fanout 32 segments 2
Replicating Combinational Instance motorWrapper_0.motor_0.controlReg_1_sqmuxa_0_a2, fanout 32 segments 2
Replicating Combinational Instance motorWrapper_0.motor_0.overflowReset_0_sqmuxa_0_a2, fanout 33 segments 2
Replicating Combinational Instance motorWrapper_0.motor_0.counterReglde_0, fanout 32 segments 2
Replicating Combinational Instance motorWrapper_0.motor_0.capture_status_async4, fanout 32 segments 2
Replicating Combinational Instance motorWrapper_0.motor_0.un1_fabint9_i_a2, fanout 33 segments 2
Replicating Combinational Instance motorWrapper_0.motor_0.captureSyncReg_1_sqmuxa, fanout 33 segments 2
Replicating Combinational Instance gc_receive_0.un1_next_response_count_0_sqmuxa_0_a2, fanout 27 segments 2
Replicating Combinational Instance gc_receive_0.count14_0_o2, fanout 68 segments 3
Buffering CAPTURE_SWITCH_c, fanout 36 segments 2
Replicating Sequential Instance CoreUARTapb_0.CUARTOOlI.CUARTI10.genblk1.genblk2.CUARTI0, fanout 29 segments 2
Replicating Combinational Instance gc_receive_0.wavebird_id_1_sqmuxa_0_a4, fanout 25 segments 2
Replicating Combinational Instance gc_receive_0.response_m2_e, fanout 44 segments 2
Replicating Combinational Instance IR_LED_0.div.un1_reset_i_i_o3, fanout 32 segments 2
Replicating Combinational Instance LED_PULSE_0.pulse.un1_reset_i_i_o2, fanout 32 segments 2
Replicating Combinational Instance LED_RECV_0.COUNTER7_0_o3, fanout 33 segments 2
Replicating Combinational Instance motorWrapper_0.motor_0.capture_status_async8_i_a2, fanout 33 segments 2
Replicating Sequential Instance motorWrapper_0.motor_0.reset_capture_sync, fanout 34 segments 2
Replicating Sequential Instance IR_QUEUE_0.DFN1C0_READ_RESET_P, fanout 39 segments 2
Replicating Sequential Instance IR_QUEUE_0.DFN1C0_WRITE_RESET_P, fanout 30 segments 2
Replicating Sequential Instance gc_state_0.controller_init, fanout 75 segments 4
Buffering CoreAPB3_0_APBmslave0_PADDR[2], fanout 84 segments 4

Added 4 Buffers
Added 28 Cells via replication
	Added 7 Sequential Cells via replication
	Added 21 Combinational Cells via replication

Finished restoring hierarchy (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 135MB peak: 137MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
2 non-gated/non-generated clock tree(s) driving 810 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 72 clock pin(s) of sequential element(s)
0 instances converted, 72 sequential instances remain driven by gated/generated clocks

========================================= Non-Gated/Non-Generated Clocks ==========================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                            
-------------------------------------------------------------------------------------------------------------------
@K:CKID0002       CAPTURE_SWITCH      port                   33         motorWrapper_0.motor_0.capture_status_async
@K:CKID0003       gc_MSS_0            hierarchy              777        send_query_0.wavebird_id_sent              
===================================================================================================================
========================================================================= Gated/Generated Clocks ==========================================================================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance        Explanation                                                             
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       IR_LED_0.div.clkOut     DFN1                   72         IR_LED_0.state[11]     No generated or derived clock directive on output of sequential instance
===========================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base C:\Users\mttschlt\UMKarts\gc\synthesis\gc.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 133MB peak: 137MB)

Writing EDIF Netlist and constraint files
G-2012.09M-SP1 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 134MB peak: 137MB)

@W: MT246 :"c:\users\mttschlt\umkarts\gc\component\work\gc_mss\gc_mss.v":592:7:592:18|Blackbox MSSINT is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\users\mttschlt\umkarts\gc\component\work\gc_mss\gc_mss.v":509:0:509:11|Blackbox TRIBUFF_MSS is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock gc|CAPTURE_SWITCH with period 10.00ns. Please declare a user-defined clock on object "p:CAPTURE_SWITCH"

@W: MT420 |Found inferred clock clk_div_20000_10000|clkOut_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:IR_LED_0.div.clkOut"

Found clock FAB_CLK with period 10.00ns 
Found clock FCLK with period 10.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Nov 24 14:44:04 2013
#


Top view:               gc
Library name:           smartfusion
Operating conditions:   COMWC-1 ( T = 70.0, V = 1.42, P = 1.48, tree_type = balanced_tree )
Requested Frequency:    100.0 MHz
Wire load mode:         top
Wire load model:        smartfusion
Paths requested:        5
Constraint File(s):    C:\Users\mttschlt\UMKarts\gc\component\work\gc_MSS\mss_tshell_syn.sdc
                       
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -5.434

                                              Requested     Estimated     Requested     Estimated                Clock        Clock              
Starting Clock                                Frequency     Frequency     Period        Period        Slack      Type         Group              
-------------------------------------------------------------------------------------------------------------------------------------------------
FAB_CLK                                       100.0 MHz     73.7 MHz      10.000        13.560        -3.560     declared     clk_group_0        
FCLK                                          100.0 MHz     NA            10.000        NA            NA         declared     clk_group_0        
clk_div_20000_10000|clkOut_inferred_clock     100.0 MHz     92.7 MHz      10.000        10.783        -0.783     inferred     Inferred_clkgroup_0
gc|CAPTURE_SWITCH                             100.0 MHz     238.2 MHz     10.000        4.199         5.801      inferred     Inferred_clkgroup_1
System                                        100.0 MHz     131.9 MHz     10.000        7.583         2.417      system       system_clkgroup    
=================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                   Ending                                     |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                     System                                     |  10.000      2.417   |  No paths    -      |  No paths    -      |  No paths    -    
System                                     FAB_CLK                                    |  10.000      -5.434  |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                    System                                     |  10.000      6.556   |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                    FAB_CLK                                    |  10.000      -3.560  |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                    clk_div_20000_10000|clkOut_inferred_clock  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                    gc|CAPTURE_SWITCH                          |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
clk_div_20000_10000|clkOut_inferred_clock  FAB_CLK                                    |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
clk_div_20000_10000|clkOut_inferred_clock  clk_div_20000_10000|clkOut_inferred_clock  |  10.000      -0.783  |  No paths    -      |  No paths    -      |  No paths    -    
gc|CAPTURE_SWITCH                          FAB_CLK                                    |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
gc|CAPTURE_SWITCH                          gc|CAPTURE_SWITCH                          |  10.000      5.801   |  No paths    -      |  No paths    -      |  No paths    -    
=============================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: FAB_CLK
====================================



Starting Points with Worst Slack
********************************

                                  Starting                                       Arrival           
Instance                          Reference     Type     Pin     Net             Time        Slack 
                                  Clock                                                            
---------------------------------------------------------------------------------------------------
LED_PULSE_0.pulse.counter[9]      FAB_CLK       DFN1     Q       counter[9]      0.627       -3.560
LED_PULSE_0.pulse.counter[6]      FAB_CLK       DFN1     Q       counter[6]      0.627       -3.335
LED_PULSE_0.pulse.counter[10]     FAB_CLK       DFN1     Q       counter[10]     0.627       -3.308
LED_PULSE_0.pulse.counter[11]     FAB_CLK       DFN1     Q       counter[11]     0.627       -3.239
LED_PULSE_0.pulse.counter[5]      FAB_CLK       DFN1     Q       counter[5]      0.627       -3.199
LED_PULSE_0.pulse.counter[0]      FAB_CLK       DFN1     Q       counter[0]      0.627       -2.826
gc_receive_0.count[4]             FAB_CLK       DFN1     Q       count[4]        0.627       -2.695
gc_receive_0.count[0]             FAB_CLK       DFN1     Q       count[0]        0.627       -2.644
LED_PULSE_0.pulse.counter[7]      FAB_CLK       DFN1     Q       counter[7]      0.627       -2.623
gc_receive_0.count[2]             FAB_CLK       DFN1     Q       count[2]        0.627       -2.610
===================================================================================================


Ending Points with Worst Slack
******************************

                                          Starting                                            Required           
Instance                                  Reference     Type       Pin     Net                Time         Slack 
                                          Clock                                                                  
-----------------------------------------------------------------------------------------------------------------
LED_PULSE_0.pulse.counter[29]             FAB_CLK       DFN1       D       counter_n29        9.512        -3.560
LED_PULSE_0.pulse.counter[20]             FAB_CLK       DFN1       D       counter_n20        9.512        -2.915
LED_PULSE_0.pulse.counter[28]             FAB_CLK       DFN1       D       counter_n28        9.512        -2.848
gc_receive_0.count[7]                     FAB_CLK       DFN1       D       N_11               9.542        -2.695
IR_QUEUE_0.DFN1C0_FULL                    FAB_CLK       DFN1C0     D       FULLINT            9.542        -2.603
LED_PULSE_0.pulse.counter[19]             FAB_CLK       DFN1       D       counter_n19        9.512        -2.204
motorWrapper_0.motor_0.counterReg[27]     FAB_CLK       DFN1E1     D       counterReg_n27     9.512        -2.192
motorWrapper_0.motor_0.counterReg[26]     FAB_CLK       DFN1E1     D       counterReg_n26     9.512        -2.103
motorWrapper_0.motor_0.counterReg[28]     FAB_CLK       DFN1E1     D       N_1198             9.512        -2.103
LED_PULSE_0.pulse.counter[27]             FAB_CLK       DFN1       D       counter_n27        9.512        -2.082
=================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.488
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.512

    - Propagation time:                      13.072
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.560

    Number of logic level(s):                12
    Starting point:                          LED_PULSE_0.pulse.counter[9] / Q
    Ending point:                            LED_PULSE_0.pulse.counter[29] / D
    The start point is clocked by            FAB_CLK [rising] on pin CLK
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                       Type      Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
LED_PULSE_0.pulse.counter[9]               DFN1      Q        Out     0.627     0.627       -         
counter[9]                                 Net       -        -       1.299     -           7         
LED_PULSE_0.pulse.counter_RNIBCV21[11]     NOR3C     C        In      -         1.926       -         
LED_PULSE_0.pulse.counter_RNIBCV21[11]     NOR3C     Y        Out     0.546     2.471       -         
counter_m6_0_a2_4                          Net       -        -       0.274     -           1         
LED_PULSE_0.pulse.counter_RNICF3P1[7]      NOR3C     C        In      -         2.745       -         
LED_PULSE_0.pulse.counter_RNICF3P1[7]      NOR3C     Y        Out     0.546     3.291       -         
counter_m6_0_a2_6                          Net       -        -       0.274     -           1         
LED_PULSE_0.pulse.counter_RNIS3A84[4]      NOR3B     A        In      -         3.564       -         
LED_PULSE_0.pulse.counter_RNIS3A84[4]      NOR3B     Y        Out     0.546     4.110       -         
counter_c11                                Net       -        -       1.007     -           4         
LED_PULSE_0.pulse.counter_RNI8F5L4[12]     NOR2B     A        In      -         5.117       -         
LED_PULSE_0.pulse.counter_RNI8F5L4[12]     NOR2B     Y        Out     0.438     5.555       -         
counter_c12                                Net       -        -       0.686     -           3         
LED_PULSE_0.pulse.counter_RNILR025[13]     NOR2B     A        In      -         6.241       -         
LED_PULSE_0.pulse.counter_RNILR025[13]     NOR2B     Y        Out     0.438     6.679       -         
counter_c13                                Net       -        -       1.089     -           5         
LED_PULSE_0.pulse.counter_RNIAFN29[23]     NOR3C     A        In      -         7.767       -         
LED_PULSE_0.pulse.counter_RNIAFN29[23]     NOR3C     Y        Out     0.395     8.162       -         
counter_c23                                Net       -        -       0.328     -           2         
LED_PULSE_0.pulse.counter_RNIPUJF9[24]     NOR2B     A        In      -         8.490       -         
LED_PULSE_0.pulse.counter_RNIPUJF9[24]     NOR2B     Y        Out     0.438     8.928       -         
counter_c24                                Net       -        -       0.328     -           2         
LED_PULSE_0.pulse.counter_RNI9FGS9[25]     NOR2B     A        In      -         9.256       -         
LED_PULSE_0.pulse.counter_RNI9FGS9[25]     NOR2B     Y        Out     0.438     9.694       -         
counter_c25                                Net       -        -       0.328     -           2         
LED_PULSE_0.pulse.counter_RNIQ0D9A[26]     NOR2B     A        In      -         10.022      -         
LED_PULSE_0.pulse.counter_RNIQ0D9A[26]     NOR2B     Y        Out     0.438     10.460      -         
counter_c26                                Net       -        -       0.328     -           2         
LED_PULSE_0.pulse.counter_RNICJ9MA[27]     NOR2B     A        In      -         10.788      -         
LED_PULSE_0.pulse.counter_RNICJ9MA[27]     NOR2B     Y        Out     0.438     11.226      -         
counter_c27                                Net       -        -       0.328     -           2         
LED_PULSE_0.pulse.counter_RNO_0[29]        NOR2B     A        In      -         11.554      -         
LED_PULSE_0.pulse.counter_RNO_0[29]        NOR2B     Y        Out     0.438     11.992      -         
counter_c28                                Net       -        -       0.274     -           1         
LED_PULSE_0.pulse.counter_RNO[29]          XA1B      B        In      -         12.266      -         
LED_PULSE_0.pulse.counter_RNO[29]          XA1B      Y        Out     0.532     12.798      -         
counter_n29                                Net       -        -       0.274     -           1         
LED_PULSE_0.pulse.counter[29]              DFN1      D        In      -         13.072      -         
======================================================================================================
Total path delay (propagation time + setup) of 13.560 is 6.743(49.7%) logic and 6.816(50.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.488
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.512

    - Propagation time:                      12.847
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.335

    Number of logic level(s):                12
    Starting point:                          LED_PULSE_0.pulse.counter[6] / Q
    Ending point:                            LED_PULSE_0.pulse.counter[29] / D
    The start point is clocked by            FAB_CLK [rising] on pin CLK
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                       Type      Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
LED_PULSE_0.pulse.counter[6]               DFN1      Q        Out     0.627     0.627       -         
counter[6]                                 Net       -        -       1.211     -           6         
LED_PULSE_0.pulse.counter_RNI99TN[10]      NOR2B     A        In      -         1.838       -         
LED_PULSE_0.pulse.counter_RNI99TN[10]      NOR2B     Y        Out     0.438     2.276       -         
counter_m6_0_a2_2                          Net       -        -       0.274     -           1         
LED_PULSE_0.pulse.counter_RNI241E1[4]      NOR3C     C        In      -         2.550       -         
LED_PULSE_0.pulse.counter_RNI241E1[4]      NOR3C     Y        Out     0.546     3.095       -         
counter_m6_0_a2_5                          Net       -        -       0.274     -           1         
LED_PULSE_0.pulse.counter_RNIS3A84[4]      NOR3B     B        In      -         3.369       -         
LED_PULSE_0.pulse.counter_RNIS3A84[4]      NOR3B     Y        Out     0.516     3.885       -         
counter_c11                                Net       -        -       1.007     -           4         
LED_PULSE_0.pulse.counter_RNI8F5L4[12]     NOR2B     A        In      -         4.892       -         
LED_PULSE_0.pulse.counter_RNI8F5L4[12]     NOR2B     Y        Out     0.438     5.330       -         
counter_c12                                Net       -        -       0.686     -           3         
LED_PULSE_0.pulse.counter_RNILR025[13]     NOR2B     A        In      -         6.016       -         
LED_PULSE_0.pulse.counter_RNILR025[13]     NOR2B     Y        Out     0.438     6.454       -         
counter_c13                                Net       -        -       1.089     -           5         
LED_PULSE_0.pulse.counter_RNIAFN29[23]     NOR3C     A        In      -         7.542       -         
LED_PULSE_0.pulse.counter_RNIAFN29[23]     NOR3C     Y        Out     0.395     7.937       -         
counter_c23                                Net       -        -       0.328     -           2         
LED_PULSE_0.pulse.counter_RNIPUJF9[24]     NOR2B     A        In      -         8.265       -         
LED_PULSE_0.pulse.counter_RNIPUJF9[24]     NOR2B     Y        Out     0.438     8.703       -         
counter_c24                                Net       -        -       0.328     -           2         
LED_PULSE_0.pulse.counter_RNI9FGS9[25]     NOR2B     A        In      -         9.031       -         
LED_PULSE_0.pulse.counter_RNI9FGS9[25]     NOR2B     Y        Out     0.438     9.469       -         
counter_c25                                Net       -        -       0.328     -           2         
LED_PULSE_0.pulse.counter_RNIQ0D9A[26]     NOR2B     A        In      -         9.797       -         
LED_PULSE_0.pulse.counter_RNIQ0D9A[26]     NOR2B     Y        Out     0.438     10.235      -         
counter_c26                                Net       -        -       0.328     -           2         
LED_PULSE_0.pulse.counter_RNICJ9MA[27]     NOR2B     A        In      -         10.563      -         
LED_PULSE_0.pulse.counter_RNICJ9MA[27]     NOR2B     Y        Out     0.438     11.001      -         
counter_c27                                Net       -        -       0.328     -           2         
LED_PULSE_0.pulse.counter_RNO_0[29]        NOR2B     A        In      -         11.329      -         
LED_PULSE_0.pulse.counter_RNO_0[29]        NOR2B     Y        Out     0.438     11.767      -         
counter_c28                                Net       -        -       0.274     -           1         
LED_PULSE_0.pulse.counter_RNO[29]          XA1B      B        In      -         12.041      -         
LED_PULSE_0.pulse.counter_RNO[29]          XA1B      Y        Out     0.532     12.573      -         
counter_n29                                Net       -        -       0.274     -           1         
LED_PULSE_0.pulse.counter[29]              DFN1      D        In      -         12.847      -         
======================================================================================================
Total path delay (propagation time + setup) of 13.335 is 6.606(49.5%) logic and 6.729(50.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.488
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.512

    - Propagation time:                      12.820
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.308

    Number of logic level(s):                12
    Starting point:                          LED_PULSE_0.pulse.counter[10] / Q
    Ending point:                            LED_PULSE_0.pulse.counter[29] / D
    The start point is clocked by            FAB_CLK [rising] on pin CLK
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                       Type      Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
LED_PULSE_0.pulse.counter[10]              DFN1      Q        Out     0.627     0.627       -         
counter[10]                                Net       -        -       1.089     -           5         
LED_PULSE_0.pulse.counter_RNI99TN[10]      NOR2B     B        In      -         1.716       -         
LED_PULSE_0.pulse.counter_RNI99TN[10]      NOR2B     Y        Out     0.534     2.249       -         
counter_m6_0_a2_2                          Net       -        -       0.274     -           1         
LED_PULSE_0.pulse.counter_RNI241E1[4]      NOR3C     C        In      -         2.523       -         
LED_PULSE_0.pulse.counter_RNI241E1[4]      NOR3C     Y        Out     0.546     3.069       -         
counter_m6_0_a2_5                          Net       -        -       0.274     -           1         
LED_PULSE_0.pulse.counter_RNIS3A84[4]      NOR3B     B        In      -         3.342       -         
LED_PULSE_0.pulse.counter_RNIS3A84[4]      NOR3B     Y        Out     0.516     3.858       -         
counter_c11                                Net       -        -       1.007     -           4         
LED_PULSE_0.pulse.counter_RNI8F5L4[12]     NOR2B     A        In      -         4.866       -         
LED_PULSE_0.pulse.counter_RNI8F5L4[12]     NOR2B     Y        Out     0.438     5.303       -         
counter_c12                                Net       -        -       0.686     -           3         
LED_PULSE_0.pulse.counter_RNILR025[13]     NOR2B     A        In      -         5.990       -         
LED_PULSE_0.pulse.counter_RNILR025[13]     NOR2B     Y        Out     0.438     6.427       -         
counter_c13                                Net       -        -       1.089     -           5         
LED_PULSE_0.pulse.counter_RNIAFN29[23]     NOR3C     A        In      -         7.516       -         
LED_PULSE_0.pulse.counter_RNIAFN29[23]     NOR3C     Y        Out     0.395     7.911       -         
counter_c23                                Net       -        -       0.328     -           2         
LED_PULSE_0.pulse.counter_RNIPUJF9[24]     NOR2B     A        In      -         8.239       -         
LED_PULSE_0.pulse.counter_RNIPUJF9[24]     NOR2B     Y        Out     0.438     8.677       -         
counter_c24                                Net       -        -       0.328     -           2         
LED_PULSE_0.pulse.counter_RNI9FGS9[25]     NOR2B     A        In      -         9.005       -         
LED_PULSE_0.pulse.counter_RNI9FGS9[25]     NOR2B     Y        Out     0.438     9.443       -         
counter_c25                                Net       -        -       0.328     -           2         
LED_PULSE_0.pulse.counter_RNIQ0D9A[26]     NOR2B     A        In      -         9.771       -         
LED_PULSE_0.pulse.counter_RNIQ0D9A[26]     NOR2B     Y        Out     0.438     10.209      -         
counter_c26                                Net       -        -       0.328     -           2         
LED_PULSE_0.pulse.counter_RNICJ9MA[27]     NOR2B     A        In      -         10.537      -         
LED_PULSE_0.pulse.counter_RNICJ9MA[27]     NOR2B     Y        Out     0.438     10.975      -         
counter_c27                                Net       -        -       0.328     -           2         
LED_PULSE_0.pulse.counter_RNO_0[29]        NOR2B     A        In      -         11.303      -         
LED_PULSE_0.pulse.counter_RNO_0[29]        NOR2B     Y        Out     0.438     11.741      -         
counter_c28                                Net       -        -       0.274     -           1         
LED_PULSE_0.pulse.counter_RNO[29]          XA1B      B        In      -         12.014      -         
LED_PULSE_0.pulse.counter_RNO[29]          XA1B      Y        Out     0.532     12.547      -         
counter_n29                                Net       -        -       0.274     -           1         
LED_PULSE_0.pulse.counter[29]              DFN1      D        In      -         12.820      -         
======================================================================================================
Total path delay (propagation time + setup) of 13.308 is 6.702(50.4%) logic and 6.606(49.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.488
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.512

    - Propagation time:                      12.751
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.239

    Number of logic level(s):                12
    Starting point:                          LED_PULSE_0.pulse.counter[11] / Q
    Ending point:                            LED_PULSE_0.pulse.counter[29] / D
    The start point is clocked by            FAB_CLK [rising] on pin CLK
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                       Type      Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
LED_PULSE_0.pulse.counter[11]              DFN1      Q        Out     0.627     0.627       -         
counter[11]                                Net       -        -       1.007     -           4         
LED_PULSE_0.pulse.counter_RNIBCV21[11]     NOR3C     B        In      -         1.634       -         
LED_PULSE_0.pulse.counter_RNIBCV21[11]     NOR3C     Y        Out     0.516     2.150       -         
counter_m6_0_a2_4                          Net       -        -       0.274     -           1         
LED_PULSE_0.pulse.counter_RNICF3P1[7]      NOR3C     C        In      -         2.424       -         
LED_PULSE_0.pulse.counter_RNICF3P1[7]      NOR3C     Y        Out     0.546     2.970       -         
counter_m6_0_a2_6                          Net       -        -       0.274     -           1         
LED_PULSE_0.pulse.counter_RNIS3A84[4]      NOR3B     A        In      -         3.243       -         
LED_PULSE_0.pulse.counter_RNIS3A84[4]      NOR3B     Y        Out     0.546     3.789       -         
counter_c11                                Net       -        -       1.007     -           4         
LED_PULSE_0.pulse.counter_RNI8F5L4[12]     NOR2B     A        In      -         4.796       -         
LED_PULSE_0.pulse.counter_RNI8F5L4[12]     NOR2B     Y        Out     0.438     5.234       -         
counter_c12                                Net       -        -       0.686     -           3         
LED_PULSE_0.pulse.counter_RNILR025[13]     NOR2B     A        In      -         5.920       -         
LED_PULSE_0.pulse.counter_RNILR025[13]     NOR2B     Y        Out     0.438     6.358       -         
counter_c13                                Net       -        -       1.089     -           5         
LED_PULSE_0.pulse.counter_RNIAFN29[23]     NOR3C     A        In      -         7.446       -         
LED_PULSE_0.pulse.counter_RNIAFN29[23]     NOR3C     Y        Out     0.395     7.841       -         
counter_c23                                Net       -        -       0.328     -           2         
LED_PULSE_0.pulse.counter_RNIPUJF9[24]     NOR2B     A        In      -         8.169       -         
LED_PULSE_0.pulse.counter_RNIPUJF9[24]     NOR2B     Y        Out     0.438     8.607       -         
counter_c24                                Net       -        -       0.328     -           2         
LED_PULSE_0.pulse.counter_RNI9FGS9[25]     NOR2B     A        In      -         8.935       -         
LED_PULSE_0.pulse.counter_RNI9FGS9[25]     NOR2B     Y        Out     0.438     9.373       -         
counter_c25                                Net       -        -       0.328     -           2         
LED_PULSE_0.pulse.counter_RNIQ0D9A[26]     NOR2B     A        In      -         9.701       -         
LED_PULSE_0.pulse.counter_RNIQ0D9A[26]     NOR2B     Y        Out     0.438     10.139      -         
counter_c26                                Net       -        -       0.328     -           2         
LED_PULSE_0.pulse.counter_RNICJ9MA[27]     NOR2B     A        In      -         10.467      -         
LED_PULSE_0.pulse.counter_RNICJ9MA[27]     NOR2B     Y        Out     0.438     10.905      -         
counter_c27                                Net       -        -       0.328     -           2         
LED_PULSE_0.pulse.counter_RNO_0[29]        NOR2B     A        In      -         11.233      -         
LED_PULSE_0.pulse.counter_RNO_0[29]        NOR2B     Y        Out     0.438     11.671      -         
counter_c28                                Net       -        -       0.274     -           1         
LED_PULSE_0.pulse.counter_RNO[29]          XA1B      B        In      -         11.945      -         
LED_PULSE_0.pulse.counter_RNO[29]          XA1B      Y        Out     0.532     12.477      -         
counter_n29                                Net       -        -       0.274     -           1         
LED_PULSE_0.pulse.counter[29]              DFN1      D        In      -         12.751      -         
======================================================================================================
Total path delay (propagation time + setup) of 13.239 is 6.714(50.7%) logic and 6.525(49.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.488
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.512

    - Propagation time:                      12.711
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.199

    Number of logic level(s):                12
    Starting point:                          LED_PULSE_0.pulse.counter[5] / Q
    Ending point:                            LED_PULSE_0.pulse.counter[29] / D
    The start point is clocked by            FAB_CLK [rising] on pin CLK
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                       Type      Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
LED_PULSE_0.pulse.counter[5]               DFN1      Q        Out     0.627     0.627       -         
counter[5]                                 Net       -        -       1.089     -           5         
LED_PULSE_0.pulse.counter_RNIBCV21[11]     NOR3C     A        In      -         1.716       -         
LED_PULSE_0.pulse.counter_RNIBCV21[11]     NOR3C     Y        Out     0.395     2.110       -         
counter_m6_0_a2_4                          Net       -        -       0.274     -           1         
LED_PULSE_0.pulse.counter_RNICF3P1[7]      NOR3C     C        In      -         2.384       -         
LED_PULSE_0.pulse.counter_RNICF3P1[7]      NOR3C     Y        Out     0.546     2.930       -         
counter_m6_0_a2_6                          Net       -        -       0.274     -           1         
LED_PULSE_0.pulse.counter_RNIS3A84[4]      NOR3B     A        In      -         3.203       -         
LED_PULSE_0.pulse.counter_RNIS3A84[4]      NOR3B     Y        Out     0.546     3.749       -         
counter_c11                                Net       -        -       1.007     -           4         
LED_PULSE_0.pulse.counter_RNI8F5L4[12]     NOR2B     A        In      -         4.756       -         
LED_PULSE_0.pulse.counter_RNI8F5L4[12]     NOR2B     Y        Out     0.438     5.194       -         
counter_c12                                Net       -        -       0.686     -           3         
LED_PULSE_0.pulse.counter_RNILR025[13]     NOR2B     A        In      -         5.880       -         
LED_PULSE_0.pulse.counter_RNILR025[13]     NOR2B     Y        Out     0.438     6.318       -         
counter_c13                                Net       -        -       1.089     -           5         
LED_PULSE_0.pulse.counter_RNIAFN29[23]     NOR3C     A        In      -         7.406       -         
LED_PULSE_0.pulse.counter_RNIAFN29[23]     NOR3C     Y        Out     0.395     7.801       -         
counter_c23                                Net       -        -       0.328     -           2         
LED_PULSE_0.pulse.counter_RNIPUJF9[24]     NOR2B     A        In      -         8.129       -         
LED_PULSE_0.pulse.counter_RNIPUJF9[24]     NOR2B     Y        Out     0.438     8.567       -         
counter_c24                                Net       -        -       0.328     -           2         
LED_PULSE_0.pulse.counter_RNI9FGS9[25]     NOR2B     A        In      -         8.895       -         
LED_PULSE_0.pulse.counter_RNI9FGS9[25]     NOR2B     Y        Out     0.438     9.333       -         
counter_c25                                Net       -        -       0.328     -           2         
LED_PULSE_0.pulse.counter_RNIQ0D9A[26]     NOR2B     A        In      -         9.661       -         
LED_PULSE_0.pulse.counter_RNIQ0D9A[26]     NOR2B     Y        Out     0.438     10.099      -         
counter_c26                                Net       -        -       0.328     -           2         
LED_PULSE_0.pulse.counter_RNICJ9MA[27]     NOR2B     A        In      -         10.427      -         
LED_PULSE_0.pulse.counter_RNICJ9MA[27]     NOR2B     Y        Out     0.438     10.865      -         
counter_c27                                Net       -        -       0.328     -           2         
LED_PULSE_0.pulse.counter_RNO_0[29]        NOR2B     A        In      -         11.193      -         
LED_PULSE_0.pulse.counter_RNO_0[29]        NOR2B     Y        Out     0.438     11.631      -         
counter_c28                                Net       -        -       0.274     -           1         
LED_PULSE_0.pulse.counter_RNO[29]          XA1B      B        In      -         11.905      -         
LED_PULSE_0.pulse.counter_RNO[29]          XA1B      Y        Out     0.532     12.437      -         
counter_n29                                Net       -        -       0.274     -           1         
LED_PULSE_0.pulse.counter[29]              DFN1      D        In      -         12.711      -         
======================================================================================================
Total path delay (propagation time + setup) of 13.199 is 6.592(49.9%) logic and 6.606(50.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: clk_div_20000_10000|clkOut_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                     Starting                                                                                  Arrival           
Instance                             Reference                                     Type       Pin     Net                      Time        Slack 
                                     Clock                                                                                                       
-------------------------------------------------------------------------------------------------------------------------------------------------
IR_QUEUE_0.DFN1C0_MEM_RADDR\[1\]     clk_div_20000_10000|clkOut_inferred_clock     DFN1C0     Q       MEM_RADDR\[1\]           0.627       -0.783
IR_QUEUE_0.DFN1P0_EMPTY              clk_div_20000_10000|clkOut_inferred_clock     DFN1P0     Q       EMPTY_OUT_PRE_INV0_0     0.627       -0.417
IR_LED_0.state[1]                    clk_div_20000_10000|clkOut_inferred_clock     DFN1       Q       IR_LED_0_IR_READY        0.627       -0.193
IR_QUEUE_0.DFN1C0_MEM_RADDR\[0\]     clk_div_20000_10000|clkOut_inferred_clock     DFN1C0     Q       MEM_RADDR\[0\]           0.627       -0.022
IR_QUEUE_0.DFN1C0_MEM_RADDR\[2\]     clk_div_20000_10000|clkOut_inferred_clock     DFN1C0     Q       MEM_RADDR\[2\]           0.627       0.591 
IR_QUEUE_0.DFN1C0_MEM_RADDR\[3\]     clk_div_20000_10000|clkOut_inferred_clock     DFN1C0     Q       MEM_RADDR\[3\]           0.627       0.616 
IR_QUEUE_0.DFN1C0_MEM_RADDR\[4\]     clk_div_20000_10000|clkOut_inferred_clock     DFN1C0     Q       MEM_RADDR\[4\]           0.627       1.823 
IR_QUEUE_0.DFN1C0_MEM_RADDR\[5\]     clk_div_20000_10000|clkOut_inferred_clock     DFN1C0     Q       MEM_RADDR\[5\]           0.627       1.848 
IR_QUEUE_0.DFN1C0_WGRYSYNC\[4\]      clk_div_20000_10000|clkOut_inferred_clock     DFN1C0     Q       WGRYSYNC\[4\]            0.627       2.311 
IR_QUEUE_0.DFN1C0_WGRYSYNC\[5\]      clk_div_20000_10000|clkOut_inferred_clock     DFN1C0     Q       WGRYSYNC\[5\]            0.627       2.486 
=================================================================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                                               Required           
Instance                             Reference                                     Type       Pin     Net                   Time         Slack 
                                     Clock                                                                                                     
-----------------------------------------------------------------------------------------------------------------------------------------------
IR_QUEUE_0.DFN1P0_EMPTY              clk_div_20000_10000|clkOut_inferred_clock     DFN1P0     D       EMPTYINT              9.512        -0.783
IR_QUEUE_0.DFN1C0_RGRY\[5\]          clk_div_20000_10000|clkOut_inferred_clock     DFN1C0     D       XOR2_39_Y             9.542        0.130 
IR_QUEUE_0.DFN1C0_RGRY\[4\]          clk_div_20000_10000|clkOut_inferred_clock     DFN1C0     D       XOR2_36_Y             9.542        0.511 
IR_QUEUE_0.DFN1C0_RGRY\[6\]          clk_div_20000_10000|clkOut_inferred_clock     DFN1C0     D       XOR2_31_Y             9.542        0.551 
IR_QUEUE_0.DFN1C0_RGRY\[3\]          clk_div_20000_10000|clkOut_inferred_clock     DFN1C0     D       XOR2_24_Y             9.542        0.885 
IR_QUEUE_0.DFN1C0_MEM_RADDR\[5\]     clk_div_20000_10000|clkOut_inferred_clock     DFN1C0     D       RBINNXTSHIFT\[5\]     9.542        1.200 
IR_QUEUE_0.DFN1C0_MEM_RADDR\[6\]     clk_div_20000_10000|clkOut_inferred_clock     DFN1C0     D       RBINNXTSHIFT\[6\]     9.542        1.240 
IR_QUEUE_0.DFN1C0_RGRY\[2\]          clk_div_20000_10000|clkOut_inferred_clock     DFN1C0     D       XOR2_23_Y             9.542        1.564 
IR_QUEUE_0.DFN1C0_MEM_RADDR\[4\]     clk_div_20000_10000|clkOut_inferred_clock     DFN1C0     D       RBINNXTSHIFT\[4\]     9.542        1.956 
IR_QUEUE_0.DFN1C0_RGRY\[1\]          clk_div_20000_10000|clkOut_inferred_clock     DFN1C0     D       XOR2_11_Y             9.542        2.375 
===============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.488
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.512

    - Propagation time:                      10.295
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.783

    Number of logic level(s):                8
    Starting point:                          IR_QUEUE_0.DFN1C0_MEM_RADDR\[1\] / Q
    Ending point:                            IR_QUEUE_0.DFN1P0_EMPTY / D
    The start point is clocked by            clk_div_20000_10000|clkOut_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clk_div_20000_10000|clkOut_inferred_clock [rising] on pin CLK

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                                 Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
IR_QUEUE_0.DFN1C0_MEM_RADDR\[1\]     DFN1C0     Q        Out     0.627     0.627       -         
MEM_RADDR\[1\]                       Net        -        -       1.007     -           4         
IR_QUEUE_0.XOR2_2                    XOR2       A        In      -         1.634       -         
IR_QUEUE_0.XOR2_2                    XOR2       Y        Out     0.415     2.050       -         
XOR2_2_Y                             Net        -        -       0.274     -           1         
IR_QUEUE_0.XOR2_2_RNIOVDD            NOR3C      C        In      -         2.323       -         
IR_QUEUE_0.XOR2_2_RNIOVDD            NOR3C      Y        Out     0.566     2.890       -         
G_24_1                               Net        -        -       0.274     -           1         
IR_QUEUE_0.AND2_17_RNIVV121          AO1        A        In      -         3.163       -         
IR_QUEUE_0.AND2_17_RNIVV121          AO1        Y        Out     0.442     3.606       -         
AO1_5_Y                              Net        -        -       1.007     -           4         
IR_QUEUE_0.XOR2_1_RNI1UQL1           AO1        B        In      -         4.613       -         
IR_QUEUE_0.XOR2_1_RNI1UQL1           AO1        Y        Out     0.482     5.095       -         
AO1_15_Y                             Net        -        -       0.686     -           3         
IR_QUEUE_0.XOR2_20_RNI97UR1          XOR2       B        In      -         5.781       -         
IR_QUEUE_0.XOR2_20_RNI97UR1          XOR2       Y        Out     0.797     6.578       -         
RBINNXTSHIFT\[4\]                    Net        -        -       1.007     -           4         
IR_QUEUE_0.DFN1P0_EMPTY_RNO_5        XOR2       B        In      -         7.585       -         
IR_QUEUE_0.DFN1P0_EMPTY_RNO_5        XOR2       Y        Out     0.797     8.383       -         
N_1_7                                Net        -        -       0.274     -           1         
IR_QUEUE_0.DFN1P0_EMPTY_RNO_0        NOR3A      C        In      -         8.656       -         
IR_QUEUE_0.DFN1P0_EMPTY_RNO_0        NOR3A      Y        Out     0.546     9.202       -         
G_4_3                                Net        -        -       0.274     -           1         
IR_QUEUE_0.DFN1P0_EMPTY_RNO          NOR3A      A        In      -         9.475       -         
IR_QUEUE_0.DFN1P0_EMPTY_RNO          NOR3A      Y        Out     0.546     10.021      -         
EMPTYINT                             Net        -        -       0.274     -           1         
IR_QUEUE_0.DFN1P0_EMPTY              DFN1P0     D        In      -         10.295      -         
=================================================================================================
Total path delay (propagation time + setup) of 10.783 is 5.707(52.9%) logic and 5.076(47.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.488
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.512

    - Propagation time:                      10.191
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.679

    Number of logic level(s):                8
    Starting point:                          IR_QUEUE_0.DFN1C0_MEM_RADDR\[1\] / Q
    Ending point:                            IR_QUEUE_0.DFN1P0_EMPTY / D
    The start point is clocked by            clk_div_20000_10000|clkOut_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clk_div_20000_10000|clkOut_inferred_clock [rising] on pin CLK

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                                 Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
IR_QUEUE_0.DFN1C0_MEM_RADDR\[1\]     DFN1C0     Q        Out     0.627     0.627       -         
MEM_RADDR\[1\]                       Net        -        -       1.007     -           4         
IR_QUEUE_0.XOR2_2                    XOR2       A        In      -         1.634       -         
IR_QUEUE_0.XOR2_2                    XOR2       Y        Out     0.415     2.050       -         
XOR2_2_Y                             Net        -        -       0.274     -           1         
IR_QUEUE_0.XOR2_2_RNIOVDD            NOR3C      C        In      -         2.323       -         
IR_QUEUE_0.XOR2_2_RNIOVDD            NOR3C      Y        Out     0.566     2.890       -         
G_24_1                               Net        -        -       0.274     -           1         
IR_QUEUE_0.AND2_17_RNIVV121          AO1        A        In      -         3.163       -         
IR_QUEUE_0.AND2_17_RNIVV121          AO1        Y        Out     0.442     3.606       -         
AO1_5_Y                              Net        -        -       1.007     -           4         
IR_QUEUE_0.XOR2_1_RNI1UQL1           AO1        B        In      -         4.613       -         
IR_QUEUE_0.XOR2_1_RNI1UQL1           AO1        Y        Out     0.482     5.095       -         
AO1_15_Y                             Net        -        -       0.686     -           3         
IR_QUEUE_0.AO1_4_RNIRJT52            AO1        A        In      -         5.781       -         
IR_QUEUE_0.AO1_4_RNIRJT52            AO1        Y        Out     0.442     6.223       -         
AO1_12_Y                             Net        -        -       0.274     -           1         
IR_QUEUE_0.XOR2_28_RNIBT0C2          XOR2       B        In      -         6.497       -         
IR_QUEUE_0.XOR2_28_RNIBT0C2          XOR2       Y        Out     0.797     7.294       -         
RBINNXTSHIFT\[6\]                    Net        -        -       1.007     -           4         
IR_QUEUE_0.DFN1P0_EMPTY_RNO_2        XOR2       B        In      -         8.301       -         
IR_QUEUE_0.DFN1P0_EMPTY_RNO_2        XOR2       Y        Out     0.797     9.098       -         
N_1_2                                Net        -        -       0.274     -           1         
IR_QUEUE_0.DFN1P0_EMPTY_RNO          NOR3A      C        In      -         9.372       -         
IR_QUEUE_0.DFN1P0_EMPTY_RNO          NOR3A      Y        Out     0.546     9.918       -         
EMPTYINT                             Net        -        -       0.274     -           1         
IR_QUEUE_0.DFN1P0_EMPTY              DFN1P0     D        In      -         10.191      -         
=================================================================================================
Total path delay (propagation time + setup) of 10.679 is 5.603(52.5%) logic and 5.076(47.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.488
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.512

    - Propagation time:                      9.992
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.479

    Number of logic level(s):                8
    Starting point:                          IR_QUEUE_0.DFN1C0_MEM_RADDR\[1\] / Q
    Ending point:                            IR_QUEUE_0.DFN1P0_EMPTY / D
    The start point is clocked by            clk_div_20000_10000|clkOut_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clk_div_20000_10000|clkOut_inferred_clock [rising] on pin CLK

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                                 Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
IR_QUEUE_0.DFN1C0_MEM_RADDR\[1\]     DFN1C0     Q        Out     0.627     0.627       -         
MEM_RADDR\[1\]                       Net        -        -       1.007     -           4         
IR_QUEUE_0.XOR2_2                    XOR2       A        In      -         1.634       -         
IR_QUEUE_0.XOR2_2                    XOR2       Y        Out     0.415     2.050       -         
XOR2_2_Y                             Net        -        -       0.274     -           1         
IR_QUEUE_0.XOR2_2_RNIOVDD            NOR3C      C        In      -         2.323       -         
IR_QUEUE_0.XOR2_2_RNIOVDD            NOR3C      Y        Out     0.566     2.890       -         
G_24_1                               Net        -        -       0.274     -           1         
IR_QUEUE_0.AND2_17_RNIVV121          AO1        A        In      -         3.163       -         
IR_QUEUE_0.AND2_17_RNIVV121          AO1        Y        Out     0.442     3.606       -         
AO1_5_Y                              Net        -        -       1.007     -           4         
IR_QUEUE_0.XOR2_1_RNI1UQL1           AO1        B        In      -         4.613       -         
IR_QUEUE_0.XOR2_1_RNI1UQL1           AO1        Y        Out     0.482     5.095       -         
AO1_15_Y                             Net        -        -       0.686     -           3         
IR_QUEUE_0.AND2_1_RNICR6Q1           AO1        B        In      -         5.781       -         
IR_QUEUE_0.AND2_1_RNICR6Q1           AO1        Y        Out     0.482     6.263       -         
AO1_3_Y                              Net        -        -       0.274     -           1         
IR_QUEUE_0.XOR2_18_RNIR3A02          XOR2       B        In      -         6.537       -         
IR_QUEUE_0.XOR2_18_RNIR3A02          XOR2       Y        Out     0.797     7.334       -         
RBINNXTSHIFT\[5\]                    Net        -        -       1.007     -           4         
IR_QUEUE_0.DFN1P0_EMPTY_RNO_1        XOR2       B        In      -         8.341       -         
IR_QUEUE_0.DFN1P0_EMPTY_RNO_1        XOR2       Y        Out     0.797     9.138       -         
N_1_3                                Net        -        -       0.274     -           1         
IR_QUEUE_0.DFN1P0_EMPTY_RNO          NOR3A      B        In      -         9.412       -         
IR_QUEUE_0.DFN1P0_EMPTY_RNO          NOR3A      Y        Out     0.306     9.718       -         
EMPTYINT                             Net        -        -       0.274     -           1         
IR_QUEUE_0.DFN1P0_EMPTY              DFN1P0     D        In      -         9.992       -         
=================================================================================================
Total path delay (propagation time + setup) of 10.480 is 5.404(51.6%) logic and 5.076(48.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.488
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.512

    - Propagation time:                      9.930
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.418

    Number of logic level(s):                7
    Starting point:                          IR_QUEUE_0.DFN1P0_EMPTY / Q
    Ending point:                            IR_QUEUE_0.DFN1P0_EMPTY / D
    The start point is clocked by            clk_div_20000_10000|clkOut_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clk_div_20000_10000|clkOut_inferred_clock [rising] on pin CLK

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                              Type       Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
IR_QUEUE_0.DFN1P0_EMPTY           DFN1P0     Q        Out     0.627     0.627       -         
EMPTY_OUT_PRE_INV0_0              Net        -        -       1.007     -           4         
IR_QUEUE_0.NAND2_1                NAND2      A        In      -         1.634       -         
IR_QUEUE_0.NAND2_1                NAND2      Y        Out     0.438     2.072       -         
NAND2_1_Y                         Net        -        -       0.686     -           3         
IR_QUEUE_0.AND2_17_RNIVV121       AO1        B        In      -         2.758       -         
IR_QUEUE_0.AND2_17_RNIVV121       AO1        Y        Out     0.482     3.240       -         
AO1_5_Y                           Net        -        -       1.007     -           4         
IR_QUEUE_0.XOR2_1_RNI1UQL1        AO1        B        In      -         4.247       -         
IR_QUEUE_0.XOR2_1_RNI1UQL1        AO1        Y        Out     0.482     4.730       -         
AO1_15_Y                          Net        -        -       0.686     -           3         
IR_QUEUE_0.XOR2_20_RNI97UR1       XOR2       B        In      -         5.416       -         
IR_QUEUE_0.XOR2_20_RNI97UR1       XOR2       Y        Out     0.797     6.213       -         
RBINNXTSHIFT\[4\]                 Net        -        -       1.007     -           4         
IR_QUEUE_0.DFN1P0_EMPTY_RNO_5     XOR2       B        In      -         7.220       -         
IR_QUEUE_0.DFN1P0_EMPTY_RNO_5     XOR2       Y        Out     0.797     8.017       -         
N_1_7                             Net        -        -       0.274     -           1         
IR_QUEUE_0.DFN1P0_EMPTY_RNO_0     NOR3A      C        In      -         8.291       -         
IR_QUEUE_0.DFN1P0_EMPTY_RNO_0     NOR3A      Y        Out     0.546     8.837       -         
G_4_3                             Net        -        -       0.274     -           1         
IR_QUEUE_0.DFN1P0_EMPTY_RNO       NOR3A      A        In      -         9.110       -         
IR_QUEUE_0.DFN1P0_EMPTY_RNO       NOR3A      Y        Out     0.546     9.656       -         
EMPTYINT                          Net        -        -       0.274     -           1         
IR_QUEUE_0.DFN1P0_EMPTY           DFN1P0     D        In      -         9.930       -         
==============================================================================================
Total path delay (propagation time + setup) of 10.418 is 5.202(49.9%) logic and 5.215(50.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.488
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.512

    - Propagation time:                      9.826
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.314

    Number of logic level(s):                7
    Starting point:                          IR_QUEUE_0.DFN1P0_EMPTY / Q
    Ending point:                            IR_QUEUE_0.DFN1P0_EMPTY / D
    The start point is clocked by            clk_div_20000_10000|clkOut_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clk_div_20000_10000|clkOut_inferred_clock [rising] on pin CLK

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                              Type       Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
IR_QUEUE_0.DFN1P0_EMPTY           DFN1P0     Q        Out     0.627     0.627       -         
EMPTY_OUT_PRE_INV0_0              Net        -        -       1.007     -           4         
IR_QUEUE_0.NAND2_1                NAND2      A        In      -         1.634       -         
IR_QUEUE_0.NAND2_1                NAND2      Y        Out     0.438     2.072       -         
NAND2_1_Y                         Net        -        -       0.686     -           3         
IR_QUEUE_0.AND2_17_RNIVV121       AO1        B        In      -         2.758       -         
IR_QUEUE_0.AND2_17_RNIVV121       AO1        Y        Out     0.482     3.240       -         
AO1_5_Y                           Net        -        -       1.007     -           4         
IR_QUEUE_0.XOR2_1_RNI1UQL1        AO1        B        In      -         4.247       -         
IR_QUEUE_0.XOR2_1_RNI1UQL1        AO1        Y        Out     0.482     4.730       -         
AO1_15_Y                          Net        -        -       0.686     -           3         
IR_QUEUE_0.AO1_4_RNIRJT52         AO1        A        In      -         5.416       -         
IR_QUEUE_0.AO1_4_RNIRJT52         AO1        Y        Out     0.442     5.858       -         
AO1_12_Y                          Net        -        -       0.274     -           1         
IR_QUEUE_0.XOR2_28_RNIBT0C2       XOR2       B        In      -         6.132       -         
IR_QUEUE_0.XOR2_28_RNIBT0C2       XOR2       Y        Out     0.797     6.929       -         
RBINNXTSHIFT\[6\]                 Net        -        -       1.007     -           4         
IR_QUEUE_0.DFN1P0_EMPTY_RNO_2     XOR2       B        In      -         7.936       -         
IR_QUEUE_0.DFN1P0_EMPTY_RNO_2     XOR2       Y        Out     0.797     8.733       -         
N_1_2                             Net        -        -       0.274     -           1         
IR_QUEUE_0.DFN1P0_EMPTY_RNO       NOR3A      C        In      -         9.007       -         
IR_QUEUE_0.DFN1P0_EMPTY_RNO       NOR3A      Y        Out     0.546     9.552       -         
EMPTYINT                          Net        -        -       0.274     -           1         
IR_QUEUE_0.DFN1P0_EMPTY           DFN1P0     D        In      -         9.826       -         
==============================================================================================
Total path delay (propagation time + setup) of 10.314 is 5.099(49.4%) logic and 5.215(50.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: gc|CAPTURE_SWITCH
====================================



Starting Points with Worst Slack
********************************

                                                Starting                                                          Arrival          
Instance                                        Reference             Type       Pin     Net                      Time        Slack
                                                Clock                                                                              
-----------------------------------------------------------------------------------------------------------------------------------
motorWrapper_0.motor_0.capture_status_async     gc|CAPTURE_SWITCH     DFN1C0     Q       capture_status_async     0.627       5.801
===================================================================================================================================


Ending Points with Worst Slack
******************************

                                              Starting                                                               Required          
Instance                                      Reference             Type         Pin     Net                         Time         Slack
                                              Clock                                                                                    
---------------------------------------------------------------------------------------------------------------------------------------
motorWrapper_0.motor_0.captureAsyncReg[0]     gc|CAPTURE_SWITCH     DFN1E1C0     E       capture_status_async4_0     9.630        5.801
motorWrapper_0.motor_0.captureAsyncReg[1]     gc|CAPTURE_SWITCH     DFN1E1C0     E       capture_status_async4_0     9.630        5.801
motorWrapper_0.motor_0.captureAsyncReg[2]     gc|CAPTURE_SWITCH     DFN1E1C0     E       capture_status_async4_0     9.630        5.801
motorWrapper_0.motor_0.captureAsyncReg[3]     gc|CAPTURE_SWITCH     DFN1E1C0     E       capture_status_async4_0     9.630        5.801
motorWrapper_0.motor_0.captureAsyncReg[4]     gc|CAPTURE_SWITCH     DFN1E1C0     E       capture_status_async4_0     9.630        5.801
motorWrapper_0.motor_0.captureAsyncReg[5]     gc|CAPTURE_SWITCH     DFN1E1C0     E       capture_status_async4_0     9.630        5.801
motorWrapper_0.motor_0.captureAsyncReg[6]     gc|CAPTURE_SWITCH     DFN1E1C0     E       capture_status_async4_0     9.630        5.801
motorWrapper_0.motor_0.captureAsyncReg[7]     gc|CAPTURE_SWITCH     DFN1E1C0     E       capture_status_async4_0     9.630        5.801
motorWrapper_0.motor_0.captureAsyncReg[8]     gc|CAPTURE_SWITCH     DFN1E1C0     E       capture_status_async4_0     9.630        5.801
motorWrapper_0.motor_0.captureAsyncReg[9]     gc|CAPTURE_SWITCH     DFN1E1C0     E       capture_status_async4_0     9.630        5.801
=======================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.370
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.630

    - Propagation time:                      3.829
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 5.801

    Number of logic level(s):                1
    Starting point:                          motorWrapper_0.motor_0.capture_status_async / Q
    Ending point:                            motorWrapper_0.motor_0.captureAsyncReg[16] / E
    The start point is clocked by            gc|CAPTURE_SWITCH [rising] on pin CLK
    The end   point is clocked by            gc|CAPTURE_SWITCH [rising] on pin CLK

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                                                    Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
motorWrapper_0.motor_0.capture_status_async             DFN1C0       Q        Out     0.627     0.627       -         
capture_status_async                                    Net          -        -       1.007     -           4         
motorWrapper_0.motor_0.capture_status_async_RNIQKRC     NOR2A        B        In      -         1.634       -         
motorWrapper_0.motor_0.capture_status_async_RNIQKRC     NOR2A        Y        Out     0.346     1.980       -         
capture_status_async4                                   Net          -        -       1.849     -           16        
motorWrapper_0.motor_0.captureAsyncReg[16]              DFN1E1C0     E        In      -         3.829       -         
======================================================================================================================
Total path delay (propagation time + setup) of 4.199 is 1.343(32.0%) logic and 2.856(68.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                            Starting                                                                       Arrival           
Instance                    Reference     Type        Pin              Net                                 Time        Slack 
                            Clock                                                                                            
-----------------------------------------------------------------------------------------------------------------------------
gc_MSS_0.MSS_ADLIB_INST     System        MSS_APB     MSSPADDR[8]      CoreAPB3_0_APBmslave0_PADDR[8]      0.000       -5.434
gc_MSS_0.MSS_ADLIB_INST     System        MSS_APB     MSSPADDR[9]      CoreAPB3_0_APBmslave0_PADDR[9]      0.000       -5.338
gc_MSS_0.MSS_ADLIB_INST     System        MSS_APB     MSSPADDR[11]     CoreAPB3_0_APBmslave0_PADDR[11]     0.000       -4.947
gc_MSS_0.MSS_ADLIB_INST     System        MSS_APB     MSSPSEL          gc_MSS_0_MSS_MASTER_APB_PSELx       0.000       -4.947
gc_MSS_0.MSS_ADLIB_INST     System        MSS_APB     MSSPADDR[10]     CoreAPB3_0_APBmslave0_PADDR[10]     0.000       -4.708
gc_MSS_0.MSS_ADLIB_INST     System        MSS_APB     M2FRESETn        MSS_ADLIB_INST_M2FRESETn            0.000       -4.211
gc_MSS_0.MSS_ADLIB_INST     System        MSS_APB     MSSPWRITE        CoreAPB3_0_APBmslave0_PWRITE        0.000       -3.630
gc_MSS_0.MSS_ADLIB_INST     System        MSS_APB     MSSPENABLE       CoreAPB3_0_APBmslave0_PENABLE       0.000       -3.557
gc_MSS_0.MSS_ADLIB_INST     System        MSS_APB     MSSPADDR[2]      CoreAPB3_0_APBmslave0_PADDR[2]      0.000       0.226 
gc_MSS_0.MSS_ADLIB_INST     System        MSS_APB     MSSPADDR[3]      MSS_ADLIB_INST_MSSPADDR[3]          0.000       1.100 
=============================================================================================================================


Ending Points with Worst Slack
******************************

                                           Starting                                                 Required           
Instance                                   Reference     Type       Pin     Net                     Time         Slack 
                                           Clock                                                                       
-----------------------------------------------------------------------------------------------------------------------
IR_QUEUE_0.DFN1C0_FULL                     System        DFN1C0     D       FULLINT                 9.542        -5.434
motorWrapper_0.motor_0.overflowReset       System        DFN1       D       overflowReset_RNO       9.512        -3.605
motorWrapper_0.motor_0.overflowReg[10]     System        DFN1       D       overflowReg_RNO[10]     9.542        -3.392
motorWrapper_0.motor_0.overflowReg[11]     System        DFN1       D       overflowReg_RNO[11]     9.542        -3.392
motorWrapper_0.motor_0.overflowReg[12]     System        DFN1       D       overflowReg_RNO[12]     9.542        -3.392
motorWrapper_0.motor_0.overflowReg[13]     System        DFN1       D       overflowReg_RNO[13]     9.542        -3.392
motorWrapper_0.motor_0.overflowReg[14]     System        DFN1       D       overflowReg_RNO[14]     9.542        -3.392
motorWrapper_0.motor_0.overflowReg[15]     System        DFN1       D       overflowReg_RNO[15]     9.542        -3.392
motorWrapper_0.motor_0.overflowReg[16]     System        DFN1       D       N_107                   9.542        -3.392
motorWrapper_0.motor_0.overflowReg[17]     System        DFN1       D       N_109                   9.542        -3.392
=======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.458
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.542

    - Propagation time:                      14.976
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -5.434

    Number of logic level(s):                13
    Starting point:                          gc_MSS_0.MSS_ADLIB_INST / MSSPADDR[8]
    Ending point:                            IR_QUEUE_0.DFN1C0_FULL / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                            Pin             Pin               Arrival     No. of    
Name                                          Type        Name            Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
gc_MSS_0.MSS_ADLIB_INST                       MSS_APB     MSSPADDR[8]     Out     0.000     0.000       -         
CoreAPB3_0_APBmslave0_PADDR[8]                Net         -               -       1.007     -           4         
CoreAPB3_0.CAPB3O0OI_2[3]                     NOR2B       B               In      -         1.007       -         
CoreAPB3_0.CAPB3O0OI_2[3]                     NOR2B       Y               Out     0.534     1.541       -         
CAPB3I0I30_2                                  Net         -               -       1.454     -           10        
APB_IR_0.ENQUEUE_1                            NOR3C       B               In      -         2.995       -         
APB_IR_0.ENQUEUE_1                            NOR3C       Y               Out     0.516     3.511       -         
ENQUEUE_1                                     Net         -               -       0.274     -           1         
APB_IR_0.ENQUEUE                              NOR3B       A               In      -         3.785       -         
APB_IR_0.ENQUEUE                              NOR3B       Y               Out     0.546     4.330       -         
APB_IR_0_ENQUEUE                              Net         -               -       0.274     -           1         
IR_QUEUE_0.NAND2_0_RNI8DHJ1                   AND2        B               In      -         4.604       -         
IR_QUEUE_0.NAND2_0_RNI8DHJ1                   AND2        Y               Out     0.534     5.138       -         
MEMORYWE                                      Net         -               -       0.686     -           3         
IR_QUEUE_0.DFN1C0_MEM_WADDR\[0\]_RNIN1DS1     AND2        B               In      -         5.824       -         
IR_QUEUE_0.DFN1C0_MEM_WADDR\[0\]_RNIN1DS1     AND2        Y               Out     0.534     6.358       -         
AND2_14_Y                                     Net         -               -       0.328     -           2         
IR_QUEUE_0.XOR2_16_RNI6BMC2                   AO1         B               In      -         6.686       -         
IR_QUEUE_0.XOR2_16_RNI6BMC2                   AO1         Y               Out     0.509     7.195       -         
AO1_0_Y                                       Net         -               -       0.686     -           3         
IR_QUEUE_0.AND2_2_RNIAB1V2                    AO1         B               In      -         7.881       -         
IR_QUEUE_0.AND2_2_RNIAB1V2                    AO1         Y               Out     0.509     8.390       -         
AO1_2_Y                                       Net         -               -       0.686     -           3         
IR_QUEUE_0.XOR2_35_RNISMAF3                   AO1         B               In      -         9.076       -         
IR_QUEUE_0.XOR2_35_RNISMAF3                   AO1         Y               Out     0.509     9.585       -         
AO1_10_Y                                      Net         -               -       0.274     -           1         
IR_QUEUE_0.XOR2_5_RNIN6UH3                    XOR2        B               In      -         9.859       -         
IR_QUEUE_0.XOR2_5_RNIN6UH3                    XOR2        Y               Out     0.797     10.656      -         
WBINNXTSHIFT\[5\]                             Net         -               -       1.007     -           4         
IR_QUEUE_0.DFN1C0_FULL_RNO_7                  XNOR2       B               In      -         11.663      -         
IR_QUEUE_0.DFN1C0_FULL_RNO_7                  XNOR2       Y               Out     0.797     12.460      -         
XNOR2_2_Y                                     Net         -               -       0.274     -           1         
IR_QUEUE_0.DFN1C0_FULL_RNO_4                  AND2        B               In      -         12.734      -         
IR_QUEUE_0.DFN1C0_FULL_RNO_4                  AND2        Y               Out     0.439     13.173      -         
AND2_15_Y                                     Net         -               -       0.274     -           1         
IR_QUEUE_0.DFN1C0_FULL_RNO_0                  AND3        C               In      -         13.447      -         
IR_QUEUE_0.DFN1C0_FULL_RNO_0                  AND3        Y               Out     0.566     14.013      -         
AND3_0_Y                                      Net         -               -       0.274     -           1         
IR_QUEUE_0.DFN1C0_FULL_RNO                    AND2        A               In      -         14.287      -         
IR_QUEUE_0.DFN1C0_FULL_RNO                    AND2        Y               Out     0.415     14.702      -         
FULLINT                                       Net         -               -       0.274     -           1         
IR_QUEUE_0.DFN1C0_FULL                        DFN1C0      D               In      -         14.976      -         
==================================================================================================================
Total path delay (propagation time + setup) of 15.434 is 7.663(49.7%) logic and 7.771(50.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.458
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.542

    - Propagation time:                      14.879
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -5.338

    Number of logic level(s):                13
    Starting point:                          gc_MSS_0.MSS_ADLIB_INST / MSSPADDR[9]
    Ending point:                            IR_QUEUE_0.DFN1C0_FULL / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                            Pin             Pin               Arrival     No. of    
Name                                          Type        Name            Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
gc_MSS_0.MSS_ADLIB_INST                       MSS_APB     MSSPADDR[9]     Out     0.000     0.000       -         
CoreAPB3_0_APBmslave0_PADDR[9]                Net         -               -       1.007     -           4         
CoreAPB3_0.CAPB3O0OI_2[3]                     NOR2B       A               In      -         1.007       -         
CoreAPB3_0.CAPB3O0OI_2[3]                     NOR2B       Y               Out     0.438     1.445       -         
CAPB3I0I30_2                                  Net         -               -       1.454     -           10        
APB_IR_0.ENQUEUE_1                            NOR3C       B               In      -         2.899       -         
APB_IR_0.ENQUEUE_1                            NOR3C       Y               Out     0.516     3.415       -         
ENQUEUE_1                                     Net         -               -       0.274     -           1         
APB_IR_0.ENQUEUE                              NOR3B       A               In      -         3.688       -         
APB_IR_0.ENQUEUE                              NOR3B       Y               Out     0.546     4.234       -         
APB_IR_0_ENQUEUE                              Net         -               -       0.274     -           1         
IR_QUEUE_0.NAND2_0_RNI8DHJ1                   AND2        B               In      -         4.508       -         
IR_QUEUE_0.NAND2_0_RNI8DHJ1                   AND2        Y               Out     0.534     5.042       -         
MEMORYWE                                      Net         -               -       0.686     -           3         
IR_QUEUE_0.DFN1C0_MEM_WADDR\[0\]_RNIN1DS1     AND2        B               In      -         5.728       -         
IR_QUEUE_0.DFN1C0_MEM_WADDR\[0\]_RNIN1DS1     AND2        Y               Out     0.534     6.262       -         
AND2_14_Y                                     Net         -               -       0.328     -           2         
IR_QUEUE_0.XOR2_16_RNI6BMC2                   AO1         B               In      -         6.590       -         
IR_QUEUE_0.XOR2_16_RNI6BMC2                   AO1         Y               Out     0.509     7.099       -         
AO1_0_Y                                       Net         -               -       0.686     -           3         
IR_QUEUE_0.AND2_2_RNIAB1V2                    AO1         B               In      -         7.785       -         
IR_QUEUE_0.AND2_2_RNIAB1V2                    AO1         Y               Out     0.509     8.294       -         
AO1_2_Y                                       Net         -               -       0.686     -           3         
IR_QUEUE_0.XOR2_35_RNISMAF3                   AO1         B               In      -         8.980       -         
IR_QUEUE_0.XOR2_35_RNISMAF3                   AO1         Y               Out     0.509     9.489       -         
AO1_10_Y                                      Net         -               -       0.274     -           1         
IR_QUEUE_0.XOR2_5_RNIN6UH3                    XOR2        B               In      -         9.762       -         
IR_QUEUE_0.XOR2_5_RNIN6UH3                    XOR2        Y               Out     0.797     10.560      -         
WBINNXTSHIFT\[5\]                             Net         -               -       1.007     -           4         
IR_QUEUE_0.DFN1C0_FULL_RNO_7                  XNOR2       B               In      -         11.567      -         
IR_QUEUE_0.DFN1C0_FULL_RNO_7                  XNOR2       Y               Out     0.797     12.364      -         
XNOR2_2_Y                                     Net         -               -       0.274     -           1         
IR_QUEUE_0.DFN1C0_FULL_RNO_4                  AND2        B               In      -         12.637      -         
IR_QUEUE_0.DFN1C0_FULL_RNO_4                  AND2        Y               Out     0.439     13.077      -         
AND2_15_Y                                     Net         -               -       0.274     -           1         
IR_QUEUE_0.DFN1C0_FULL_RNO_0                  AND3        C               In      -         13.350      -         
IR_QUEUE_0.DFN1C0_FULL_RNO_0                  AND3        Y               Out     0.566     13.917      -         
AND3_0_Y                                      Net         -               -       0.274     -           1         
IR_QUEUE_0.DFN1C0_FULL_RNO                    AND2        A               In      -         14.190      -         
IR_QUEUE_0.DFN1C0_FULL_RNO                    AND2        Y               Out     0.415     14.606      -         
FULLINT                                       Net         -               -       0.274     -           1         
IR_QUEUE_0.DFN1C0_FULL                        DFN1C0      D               In      -         14.879      -         
==================================================================================================================
Total path delay (propagation time + setup) of 15.338 is 7.567(49.3%) logic and 7.771(50.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.458
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.542

    - Propagation time:                      14.489
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -4.947

    Number of logic level(s):                13
    Starting point:                          gc_MSS_0.MSS_ADLIB_INST / MSSPADDR[11]
    Ending point:                            IR_QUEUE_0.DFN1C0_FULL / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                            Pin              Pin               Arrival     No. of    
Name                                          Type        Name             Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
gc_MSS_0.MSS_ADLIB_INST                       MSS_APB     MSSPADDR[11]     Out     0.000     0.000       -         
CoreAPB3_0_APBmslave0_PADDR[11]               Net         -                -       0.274     -           1         
CoreAPB3_0.CAPB3O0OI_1[0]                     NOR3A       C                In      -         0.274       -         
CoreAPB3_0.CAPB3O0OI_1[0]                     NOR3A       Y                Out     0.546     0.819       -         
CoreAPB3_0_APBmslave2_PSELx_1                 Net         -                -       1.810     -           15        
APB_IR_0.ENQUEUE_1                            NOR3C       A                In      -         2.630       -         
APB_IR_0.ENQUEUE_1                            NOR3C       Y                Out     0.395     3.024       -         
ENQUEUE_1                                     Net         -                -       0.274     -           1         
APB_IR_0.ENQUEUE                              NOR3B       A                In      -         3.298       -         
APB_IR_0.ENQUEUE                              NOR3B       Y                Out     0.546     3.844       -         
APB_IR_0_ENQUEUE                              Net         -                -       0.274     -           1         
IR_QUEUE_0.NAND2_0_RNI8DHJ1                   AND2        B                In      -         4.117       -         
IR_QUEUE_0.NAND2_0_RNI8DHJ1                   AND2        Y                Out     0.534     4.651       -         
MEMORYWE                                      Net         -                -       0.686     -           3         
IR_QUEUE_0.DFN1C0_MEM_WADDR\[0\]_RNIN1DS1     AND2        B                In      -         5.338       -         
IR_QUEUE_0.DFN1C0_MEM_WADDR\[0\]_RNIN1DS1     AND2        Y                Out     0.534     5.871       -         
AND2_14_Y                                     Net         -                -       0.328     -           2         
IR_QUEUE_0.XOR2_16_RNI6BMC2                   AO1         B                In      -         6.200       -         
IR_QUEUE_0.XOR2_16_RNI6BMC2                   AO1         Y                Out     0.509     6.708       -         
AO1_0_Y                                       Net         -                -       0.686     -           3         
IR_QUEUE_0.AND2_2_RNIAB1V2                    AO1         B                In      -         7.395       -         
IR_QUEUE_0.AND2_2_RNIAB1V2                    AO1         Y                Out     0.509     7.903       -         
AO1_2_Y                                       Net         -                -       0.686     -           3         
IR_QUEUE_0.XOR2_35_RNISMAF3                   AO1         B                In      -         8.590       -         
IR_QUEUE_0.XOR2_35_RNISMAF3                   AO1         Y                Out     0.509     9.098       -         
AO1_10_Y                                      Net         -                -       0.274     -           1         
IR_QUEUE_0.XOR2_5_RNIN6UH3                    XOR2        B                In      -         9.372       -         
IR_QUEUE_0.XOR2_5_RNIN6UH3                    XOR2        Y                Out     0.797     10.169      -         
WBINNXTSHIFT\[5\]                             Net         -                -       1.007     -           4         
IR_QUEUE_0.DFN1C0_FULL_RNO_7                  XNOR2       B                In      -         11.176      -         
IR_QUEUE_0.DFN1C0_FULL_RNO_7                  XNOR2       Y                Out     0.797     11.973      -         
XNOR2_2_Y                                     Net         -                -       0.274     -           1         
IR_QUEUE_0.DFN1C0_FULL_RNO_4                  AND2        B                In      -         12.247      -         
IR_QUEUE_0.DFN1C0_FULL_RNO_4                  AND2        Y                Out     0.439     12.686      -         
AND2_15_Y                                     Net         -                -       0.274     -           1         
IR_QUEUE_0.DFN1C0_FULL_RNO_0                  AND3        C                In      -         12.960      -         
IR_QUEUE_0.DFN1C0_FULL_RNO_0                  AND3        Y                Out     0.566     13.526      -         
AND3_0_Y                                      Net         -                -       0.274     -           1         
IR_QUEUE_0.DFN1C0_FULL_RNO                    AND2        A                In      -         13.800      -         
IR_QUEUE_0.DFN1C0_FULL_RNO                    AND2        Y                Out     0.415     14.215      -         
FULLINT                                       Net         -                -       0.274     -           1         
IR_QUEUE_0.DFN1C0_FULL                        DFN1C0      D                In      -         14.489      -         
===================================================================================================================
Total path delay (propagation time + setup) of 14.947 is 7.554(50.5%) logic and 7.394(49.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.458
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.542

    - Propagation time:                      14.489
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -4.947

    Number of logic level(s):                13
    Starting point:                          gc_MSS_0.MSS_ADLIB_INST / MSSPSEL
    Ending point:                            IR_QUEUE_0.DFN1C0_FULL / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                            Pin         Pin               Arrival     No. of    
Name                                          Type        Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
gc_MSS_0.MSS_ADLIB_INST                       MSS_APB     MSSPSEL     Out     0.000     0.000       -         
gc_MSS_0_MSS_MASTER_APB_PSELx                 Net         -           -       0.274     -           1         
CoreAPB3_0.CAPB3O0OI_1[0]                     NOR3A       A           In      -         0.274       -         
CoreAPB3_0.CAPB3O0OI_1[0]                     NOR3A       Y           Out     0.546     0.819       -         
CoreAPB3_0_APBmslave2_PSELx_1                 Net         -           -       1.810     -           15        
APB_IR_0.ENQUEUE_1                            NOR3C       A           In      -         2.630       -         
APB_IR_0.ENQUEUE_1                            NOR3C       Y           Out     0.395     3.024       -         
ENQUEUE_1                                     Net         -           -       0.274     -           1         
APB_IR_0.ENQUEUE                              NOR3B       A           In      -         3.298       -         
APB_IR_0.ENQUEUE                              NOR3B       Y           Out     0.546     3.844       -         
APB_IR_0_ENQUEUE                              Net         -           -       0.274     -           1         
IR_QUEUE_0.NAND2_0_RNI8DHJ1                   AND2        B           In      -         4.117       -         
IR_QUEUE_0.NAND2_0_RNI8DHJ1                   AND2        Y           Out     0.534     4.651       -         
MEMORYWE                                      Net         -           -       0.686     -           3         
IR_QUEUE_0.DFN1C0_MEM_WADDR\[0\]_RNIN1DS1     AND2        B           In      -         5.338       -         
IR_QUEUE_0.DFN1C0_MEM_WADDR\[0\]_RNIN1DS1     AND2        Y           Out     0.534     5.871       -         
AND2_14_Y                                     Net         -           -       0.328     -           2         
IR_QUEUE_0.XOR2_16_RNI6BMC2                   AO1         B           In      -         6.200       -         
IR_QUEUE_0.XOR2_16_RNI6BMC2                   AO1         Y           Out     0.509     6.708       -         
AO1_0_Y                                       Net         -           -       0.686     -           3         
IR_QUEUE_0.AND2_2_RNIAB1V2                    AO1         B           In      -         7.395       -         
IR_QUEUE_0.AND2_2_RNIAB1V2                    AO1         Y           Out     0.509     7.903       -         
AO1_2_Y                                       Net         -           -       0.686     -           3         
IR_QUEUE_0.XOR2_35_RNISMAF3                   AO1         B           In      -         8.590       -         
IR_QUEUE_0.XOR2_35_RNISMAF3                   AO1         Y           Out     0.509     9.098       -         
AO1_10_Y                                      Net         -           -       0.274     -           1         
IR_QUEUE_0.XOR2_5_RNIN6UH3                    XOR2        B           In      -         9.372       -         
IR_QUEUE_0.XOR2_5_RNIN6UH3                    XOR2        Y           Out     0.797     10.169      -         
WBINNXTSHIFT\[5\]                             Net         -           -       1.007     -           4         
IR_QUEUE_0.DFN1C0_FULL_RNO_7                  XNOR2       B           In      -         11.176      -         
IR_QUEUE_0.DFN1C0_FULL_RNO_7                  XNOR2       Y           Out     0.797     11.973      -         
XNOR2_2_Y                                     Net         -           -       0.274     -           1         
IR_QUEUE_0.DFN1C0_FULL_RNO_4                  AND2        B           In      -         12.247      -         
IR_QUEUE_0.DFN1C0_FULL_RNO_4                  AND2        Y           Out     0.439     12.686      -         
AND2_15_Y                                     Net         -           -       0.274     -           1         
IR_QUEUE_0.DFN1C0_FULL_RNO_0                  AND3        C           In      -         12.960      -         
IR_QUEUE_0.DFN1C0_FULL_RNO_0                  AND3        Y           Out     0.566     13.526      -         
AND3_0_Y                                      Net         -           -       0.274     -           1         
IR_QUEUE_0.DFN1C0_FULL_RNO                    AND2        A           In      -         13.800      -         
IR_QUEUE_0.DFN1C0_FULL_RNO                    AND2        Y           Out     0.415     14.215      -         
FULLINT                                       Net         -           -       0.274     -           1         
IR_QUEUE_0.DFN1C0_FULL                        DFN1C0      D           In      -         14.489      -         
==============================================================================================================
Total path delay (propagation time + setup) of 14.947 is 7.554(50.5%) logic and 7.394(49.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.458
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.542

    - Propagation time:                      14.249
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -4.708

    Number of logic level(s):                13
    Starting point:                          gc_MSS_0.MSS_ADLIB_INST / MSSPADDR[10]
    Ending point:                            IR_QUEUE_0.DFN1C0_FULL / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                            Pin              Pin               Arrival     No. of    
Name                                          Type        Name             Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
gc_MSS_0.MSS_ADLIB_INST                       MSS_APB     MSSPADDR[10]     Out     0.000     0.000       -         
CoreAPB3_0_APBmslave0_PADDR[10]               Net         -                -       0.274     -           1         
CoreAPB3_0.CAPB3O0OI_1[0]                     NOR3A       B                In      -         0.274       -         
CoreAPB3_0.CAPB3O0OI_1[0]                     NOR3A       Y                Out     0.306     0.580       -         
CoreAPB3_0_APBmslave2_PSELx_1                 Net         -                -       1.810     -           15        
APB_IR_0.ENQUEUE_1                            NOR3C       A                In      -         2.390       -         
APB_IR_0.ENQUEUE_1                            NOR3C       Y                Out     0.395     2.785       -         
ENQUEUE_1                                     Net         -                -       0.274     -           1         
APB_IR_0.ENQUEUE                              NOR3B       A                In      -         3.058       -         
APB_IR_0.ENQUEUE                              NOR3B       Y                Out     0.546     3.604       -         
APB_IR_0_ENQUEUE                              Net         -                -       0.274     -           1         
IR_QUEUE_0.NAND2_0_RNI8DHJ1                   AND2        B                In      -         3.878       -         
IR_QUEUE_0.NAND2_0_RNI8DHJ1                   AND2        Y                Out     0.534     4.412       -         
MEMORYWE                                      Net         -                -       0.686     -           3         
IR_QUEUE_0.DFN1C0_MEM_WADDR\[0\]_RNIN1DS1     AND2        B                In      -         5.098       -         
IR_QUEUE_0.DFN1C0_MEM_WADDR\[0\]_RNIN1DS1     AND2        Y                Out     0.534     5.632       -         
AND2_14_Y                                     Net         -                -       0.328     -           2         
IR_QUEUE_0.XOR2_16_RNI6BMC2                   AO1         B                In      -         5.960       -         
IR_QUEUE_0.XOR2_16_RNI6BMC2                   AO1         Y                Out     0.509     6.469       -         
AO1_0_Y                                       Net         -                -       0.686     -           3         
IR_QUEUE_0.AND2_2_RNIAB1V2                    AO1         B                In      -         7.155       -         
IR_QUEUE_0.AND2_2_RNIAB1V2                    AO1         Y                Out     0.509     7.664       -         
AO1_2_Y                                       Net         -                -       0.686     -           3         
IR_QUEUE_0.XOR2_35_RNISMAF3                   AO1         B                In      -         8.350       -         
IR_QUEUE_0.XOR2_35_RNISMAF3                   AO1         Y                Out     0.509     8.859       -         
AO1_10_Y                                      Net         -                -       0.274     -           1         
IR_QUEUE_0.XOR2_5_RNIN6UH3                    XOR2        B                In      -         9.132       -         
IR_QUEUE_0.XOR2_5_RNIN6UH3                    XOR2        Y                Out     0.797     9.930       -         
WBINNXTSHIFT\[5\]                             Net         -                -       1.007     -           4         
IR_QUEUE_0.DFN1C0_FULL_RNO_7                  XNOR2       B                In      -         10.937      -         
IR_QUEUE_0.DFN1C0_FULL_RNO_7                  XNOR2       Y                Out     0.797     11.734      -         
XNOR2_2_Y                                     Net         -                -       0.274     -           1         
IR_QUEUE_0.DFN1C0_FULL_RNO_4                  AND2        B                In      -         12.007      -         
IR_QUEUE_0.DFN1C0_FULL_RNO_4                  AND2        Y                Out     0.439     12.447      -         
AND2_15_Y                                     Net         -                -       0.274     -           1         
IR_QUEUE_0.DFN1C0_FULL_RNO_0                  AND3        C                In      -         12.720      -         
IR_QUEUE_0.DFN1C0_FULL_RNO_0                  AND3        Y                Out     0.566     13.287      -         
AND3_0_Y                                      Net         -                -       0.274     -           1         
IR_QUEUE_0.DFN1C0_FULL_RNO                    AND2        A                In      -         13.560      -         
IR_QUEUE_0.DFN1C0_FULL_RNO                    AND2        Y                Out     0.415     13.976      -         
FULLINT                                       Net         -                -       0.274     -           1         
IR_QUEUE_0.DFN1C0_FULL                        DFN1C0      D                In      -         14.249      -         
===================================================================================================================
Total path delay (propagation time + setup) of 14.708 is 7.314(49.7%) logic and 7.394(50.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

--------------------------------------------------------------------------------
Target Part: A2F200M3F_FBGA484_-1
Report for cell gc.verilog
  Core Cell usage:
              cell count     area count*area
              AND2    22      1.0       22.0
             AND2A     1      1.0        1.0
              AND3     6      1.0        6.0
               AO1    70      1.0       70.0
              AO18     1      1.0        1.0
              AO1A     6      1.0        6.0
              AO1B     6      1.0        6.0
              AO1C     6      1.0        6.0
              AO1D     2      1.0        2.0
              AOI1    18      1.0       18.0
             AOI1B     2      1.0        2.0
              AOI5     1      1.0        1.0
               AX1     6      1.0        6.0
              AX1A     8      1.0        8.0
              AX1B     2      1.0        2.0
              AX1C    10      1.0       10.0
              AX1D     3      1.0        3.0
              AX1E     3      1.0        3.0
              AXO1     1      1.0        1.0
             AXOI7     1      1.0        1.0
              BUFF     6      1.0        6.0
            CLKINT     3      0.0        0.0
               GND    23      0.0        0.0
               INV     4      1.0        4.0
              MIN3     1      1.0        1.0
            MSSINT     3      0.0        0.0
           MSS_APB     1      0.0        0.0
           MSS_CCC     1      0.0        0.0
               MX2   431      1.0      431.0
              MX2A    27      1.0       27.0
              MX2B     3      1.0        3.0
             NAND2     2      1.0        2.0
              NOR2    63      1.0       63.0
             NOR2A   166      1.0      166.0
             NOR2B   352      1.0      352.0
              NOR3    31      1.0       31.0
             NOR3A    69      1.0       69.0
             NOR3B    63      1.0       63.0
             NOR3C   106      1.0      106.0
               OA1     4      1.0        4.0
              OA1A     7      1.0        7.0
              OA1B     8      1.0        8.0
              OA1C    25      1.0       25.0
              OAI1     1      1.0        1.0
               OR2    46      1.0       46.0
              OR2A    82      1.0       82.0
              OR2B    34      1.0       34.0
               OR3    49      1.0       49.0
              OR3A    12      1.0       12.0
              OR3B    21      1.0       21.0
              OR3C    15      1.0       15.0
             RCOSC     1      0.0        0.0
               VCC    23      0.0        0.0
               XA1     4      1.0        4.0
              XA1A     7      1.0        7.0
              XA1B    49      1.0       49.0
              XA1C    68      1.0       68.0
             XNOR2    22      1.0       22.0
             XNOR3    13      1.0       13.0
               XO1    20      1.0       20.0
              XOR2   131      1.0      131.0
              XOR3     8      1.0        8.0


              DFN1   412      1.0      412.0
            DFN1C0    97      1.0       97.0
            DFN1E0    87      1.0       87.0
          DFN1E0C0    16      1.0       16.0
          DFN1E0C1    33      1.0       33.0
          DFN1E0P0     1      1.0        1.0
            DFN1E1   126      1.0      126.0
          DFN1E1C0   103      1.0      103.0
          DFN1E1P0     1      1.0        1.0
            DFN1P0     4      1.0        4.0
            RAM4K9     1      0.0        0.0
                   -----          ----------
             TOTAL  3061              3005.0


  IO Cell usage:
              cell count
             BIBUF     1
         BIBUF_MSS     2
             INBUF     4
           INBUF_A     1
         INBUF_MSS     4
            OUTBUF     7
          OUTBUF_A     1
        OUTBUF_MSS     2
       TRIBUFF_MSS     1
                   -----
             TOTAL    23


Core Cells         : 3005 of 4608 (65%)
IO Cells           : 23

  RAM/ROM Usage Summary
Block Rams : 1 of 8 (12%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 44MB peak: 137MB)

Process took 0h:00m:09s realtime, 0h:00m:09s cputime
# Sun Nov 24 14:44:04 2013

###########################################################]
