{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1531888114482 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1531888114498 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 18 13:28:33 2018 " "Processing started: Wed Jul 18 13:28:33 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1531888114498 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1531888114498 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh --ip_upgrade -variation_files SYS_GCLK.qsys;SYS_PLL.v;DAT_FIFO.v;TestRO.qsys;ADC_PLL.v;ADCINCLKCTRL.qsys;SPICMD_FIFO.v dmb1test " "Command: quartus_sh --ip_upgrade -variation_files SYS_GCLK.qsys;SYS_PLL.v;DAT_FIFO.v;TestRO.qsys;ADC_PLL.v;ADCINCLKCTRL.qsys;SPICMD_FIFO.v dmb1test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1531888114513 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "-variation_files \{SYS_GCLK.qsys;SYS_PLL.v;DAT_FIFO.v;TestRO.qsys;ADC_PLL.v;ADCINCLKCTRL.qsys;SPICMD_FIFO.v\} dmb1test " "Quartus(args): -variation_files \{SYS_GCLK.qsys;SYS_PLL.v;DAT_FIFO.v;TestRO.qsys;ADC_PLL.v;ADCINCLKCTRL.qsys;SPICMD_FIFO.v\} dmb1test" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1531888114513 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "SYS_GCLK.qsys SYS_GCLK.BAK.qsys " "Backing up file \"SYS_GCLK.qsys\" to \"SYS_GCLK.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1531888125584 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "SYS_GCLK/synthesis/SYS_GCLK.v SYS_GCLK.BAK.v " "Backing up file \"SYS_GCLK/synthesis/SYS_GCLK.v\" to \"SYS_GCLK.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1531888125584 ""}
{ "Info" "IIPMAN_IPRGEN_START" "altclkctrl SYS_GCLK.qsys " "Started upgrading IP component altclkctrl with file \"SYS_GCLK.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1531888125584 ""}
{ "Info" "" "" "2018.07.18.13:28:51 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2018.07.18.13:28:51 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1531888131598 ""}
{ "Info" "" "" "2018.07.18.13:28:51 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2018.07.18.13:28:51 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1531888131614 ""}
{ "Info" "SYS_GCLK_generation.rpt" "" "2018.07.18.13:28:57 Info: Saving generation log to C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/SYS_GCLK" {  } {  } 0 0 "2018.07.18.13:28:57 Info: Saving generation log to C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/SYS_GCLK" 0 0 "Shell" 0 -1 1531888137643 ""}
{ "Info" "" "" "2018.07.18.13:28:57 Info: Starting: Create simulation model" {  } {  } 0 0 "2018.07.18.13:28:57 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1531888137643 ""}
{ "Info" "" "" "2018.07.18.13:28:57 Info: qsys-generate C:\\Users\\icecube\\WorkSpace\\Altera\\D-Egg_fw\\CommTest_2ADC_dev\\SYS_GCLK.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\\Users\\icecube\\WorkSpace\\Altera\\D-Egg_fw\\CommTest_2ADC_dev\\SYS_GCLK\\simulation --family=\"Cyclone V\" --part=5CEFA7F23I7" {  } {  } 0 0 "2018.07.18.13:28:57 Info: qsys-generate C:\\Users\\icecube\\WorkSpace\\Altera\\D-Egg_fw\\CommTest_2ADC_dev\\SYS_GCLK.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\\Users\\icecube\\WorkSpace\\Altera\\D-Egg_fw\\CommTest_2ADC_dev\\SYS_GCLK\\simulation --family=\"Cyclone V\" --part=5CEFA7F23I7" 0 0 "Shell" 0 -1 1531888137643 ""}
{ "Info" "SYS_GCLK.qsys" "" "2018.07.18.13:28:57 Info: Loading CommTest_2ADC_dev" {  } {  } 0 0 "2018.07.18.13:28:57 Info: Loading CommTest_2ADC_dev" 0 0 "Shell" 0 -1 1531888137737 ""}
{ "Info" "" "" "2018.07.18.13:28:57 Info: Reading input file" {  } {  } 0 0 "2018.07.18.13:28:57 Info: Reading input file" 0 0 "Shell" 0 -1 1531888137800 ""}
{ "Info" "" "" "2018.07.18.13:28:57 Info: Adding altclkctrl_0 \[altclkctrl 18.0\]" {  } {  } 0 0 "2018.07.18.13:28:57 Info: Adding altclkctrl_0 \[altclkctrl 18.0\]" 0 0 "Shell" 0 -1 1531888137800 ""}
{ "Info" "" "" "2018.07.18.13:28:57 Info: Parameterizing module altclkctrl_0" {  } {  } 0 0 "2018.07.18.13:28:57 Info: Parameterizing module altclkctrl_0" 0 0 "Shell" 0 -1 1531888137800 ""}
{ "Info" "" "" "2018.07.18.13:28:57 Info: Building connections" {  } {  } 0 0 "2018.07.18.13:28:57 Info: Building connections" 0 0 "Shell" 0 -1 1531888137800 ""}
{ "Info" "" "" "2018.07.18.13:28:57 Info: Parameterizing connections" {  } {  } 0 0 "2018.07.18.13:28:57 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1531888137800 ""}
{ "Info" "" "" "2018.07.18.13:28:57 Info: Validating" {  } {  } 0 0 "2018.07.18.13:28:57 Info: Validating" 0 0 "Shell" 0 -1 1531888137800 ""}
{ "Info" "" "" "2018.07.18.13:28:57 Info: Done reading input file" {  } {  } 0 0 "2018.07.18.13:28:57 Info: Done reading input file" 0 0 "Shell" 0 -1 1531888137815 ""}
{ "Info" "" "" "2018.07.18.13:28:57 Info: SYS_GCLK.altclkctrl_0: Targeting device family: Cyclone V." {  } {  } 0 0 "2018.07.18.13:28:57 Info: SYS_GCLK.altclkctrl_0: Targeting device family: Cyclone V." 0 0 "Shell" 0 -1 1531888137972 ""}
{ "Info" "" "" "2018.07.18.13:28:57 Info: SYS_GCLK.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs." {  } {  } 0 0 "2018.07.18.13:28:57 Info: SYS_GCLK.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs." 0 0 "Shell" 0 -1 1531888137972 ""}
{ "Info" "" "" "2018.07.18.13:28:57 Info: SYS_GCLK.altclkctrl_0: The register mode of port 'ena' is unavailable while 'ena' port not added." {  } {  } 0 0 "2018.07.18.13:28:57 Info: SYS_GCLK.altclkctrl_0: The register mode of port 'ena' is unavailable while 'ena' port not added." 0 0 "Shell" 0 -1 1531888137972 ""}
{ "Info" "" "" "2018.07.18.13:28:58 Info: SYS_GCLK: Generating SYS_GCLK \"SYS_GCLK\" for SIM_VERILOG" {  } {  } 0 0 "2018.07.18.13:28:58 Info: SYS_GCLK: Generating SYS_GCLK \"SYS_GCLK\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1531888138112 ""}
{ "Info" "" "" "2018.07.18.13:28:58 Info: altclkctrl_0: Generating top-level entity SYS_GCLK_altclkctrl_0." {  } {  } 0 0 "2018.07.18.13:28:58 Info: altclkctrl_0: Generating top-level entity SYS_GCLK_altclkctrl_0." 0 0 "Shell" 0 -1 1531888138610 ""}
{ "Info" "" "" "2018.07.18.13:28:59 Info: altclkctrl_0: \"SYS_GCLK\" instantiated altclkctrl \"altclkctrl_0\"" {  } {  } 0 0 "2018.07.18.13:28:59 Info: altclkctrl_0: \"SYS_GCLK\" instantiated altclkctrl \"altclkctrl_0\"" 0 0 "Shell" 0 -1 1531888139532 ""}
{ "Info" "" "" "2018.07.18.13:28:59 Info: SYS_GCLK: Done \"SYS_GCLK\" with 2 modules, 2 files" {  } {  } 0 0 "2018.07.18.13:28:59 Info: SYS_GCLK: Done \"SYS_GCLK\" with 2 modules, 2 files" 0 0 "Shell" 0 -1 1531888139547 ""}
{ "Info" "" "" "2018.07.18.13:28:59 Info: qsys-generate succeeded." {  } {  } 0 0 "2018.07.18.13:28:59 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1531888139672 ""}
{ "Info" "" "" "2018.07.18.13:28:59 Info: Finished: Create simulation model" {  } {  } 0 0 "2018.07.18.13:28:59 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1531888139672 ""}
{ "Info" "" "" "2018.07.18.13:28:59 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2018.07.18.13:28:59 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1531888139672 ""}
{ "Info" " --use-relative-paths=true" "" "2018.07.18.13:28:59 Info: sim-script-gen --spd=C:\\Users\\icecube\\WorkSpace\\Altera\\D-Egg_fw\\CommTest_2ADC_dev\\SYS_GCLK\\SYS_GCLK.spd --output-directory=C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/SYS_GCLK/simulation" {  } {  } 0 0 "2018.07.18.13:28:59 Info: sim-script-gen --spd=C:\\Users\\icecube\\WorkSpace\\Altera\\D-Egg_fw\\CommTest_2ADC_dev\\SYS_GCLK\\SYS_GCLK.spd --output-directory=C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/SYS_GCLK/simulation" 0 0 "Shell" 0 -1 1531888139672 ""}
{ "Info" " --use-relative-paths=true" "" "2018.07.18.13:28:59 Info: Doing: ip-make-simscript --spd=C:\\Users\\icecube\\WorkSpace\\Altera\\D-Egg_fw\\CommTest_2ADC_dev\\SYS_GCLK\\SYS_GCLK.spd --output-directory=C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/SYS_GCLK/simulation" {  } {  } 0 0 "2018.07.18.13:28:59 Info: Doing: ip-make-simscript --spd=C:\\Users\\icecube\\WorkSpace\\Altera\\D-Egg_fw\\CommTest_2ADC_dev\\SYS_GCLK\\SYS_GCLK.spd --output-directory=C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/SYS_GCLK/simulation" 0 0 "Shell" 0 -1 1531888139672 ""}
{ "Info" " directory:" "" "2018.07.18.13:29:03 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/SYS_GCLK/simulation" {  } {  } 0 0 "2018.07.18.13:29:03 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/SYS_GCLK/simulation" 0 0 "Shell" 0 -1 1531888143468 ""}
{ "Info" "msim_setup.tcl" "" "2018.07.18.13:29:03 Info:     mentor" {  } {  } 0 0 "2018.07.18.13:29:03 Info:     mentor" 0 0 "Shell" 0 -1 1531888143468 ""}
{ "Info" " directory:" "" "2018.07.18.13:29:03 Info: Generating the following file(s) for VCS simulator in C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/SYS_GCLK/simulation" {  } {  } 0 0 "2018.07.18.13:29:03 Info: Generating the following file(s) for VCS simulator in C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/SYS_GCLK/simulation" 0 0 "Shell" 0 -1 1531888143484 ""}
{ "Info" "vcs_setup.sh" "" "2018.07.18.13:29:03 Info:     synopsys/vcs" {  } {  } 0 0 "2018.07.18.13:29:03 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1531888143484 ""}
{ "Info" " directory:" "" "2018.07.18.13:29:03 Info: Generating the following file(s) for VCSMX simulator in C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/SYS_GCLK/simulation" {  } {  } 0 0 "2018.07.18.13:29:03 Info: Generating the following file(s) for VCSMX simulator in C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/SYS_GCLK/simulation" 0 0 "Shell" 0 -1 1531888143484 ""}
{ "Info" "synopsys_sim.setup" "" "2018.07.18.13:29:03 Info:     synopsys/vcsmx" {  } {  } 0 0 "2018.07.18.13:29:03 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1531888143484 ""}
{ "Info" "vcsmx_setup.sh" "" "2018.07.18.13:29:03 Info:     synopsys/vcsmx" {  } {  } 0 0 "2018.07.18.13:29:03 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1531888143500 ""}
{ "Info" " directory:" "" "2018.07.18.13:29:03 Info: Generating the following file(s) for NCSIM simulator in C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/SYS_GCLK/simulation" {  } {  } 0 0 "2018.07.18.13:29:03 Info: Generating the following file(s) for NCSIM simulator in C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/SYS_GCLK/simulation" 0 0 "Shell" 0 -1 1531888143515 ""}
{ "Info" "cds.lib" "" "2018.07.18.13:29:03 Info:     cadence" {  } {  } 0 0 "2018.07.18.13:29:03 Info:     cadence" 0 0 "Shell" 0 -1 1531888143531 ""}
{ "Info" "hdl.var" "" "2018.07.18.13:29:03 Info:     cadence" {  } {  } 0 0 "2018.07.18.13:29:03 Info:     cadence" 0 0 "Shell" 0 -1 1531888143531 ""}
{ "Info" "ncsim_setup.sh" "" "2018.07.18.13:29:03 Info:     cadence" {  } {  } 0 0 "2018.07.18.13:29:03 Info:     cadence" 0 0 "Shell" 0 -1 1531888143531 ""}
{ "Info" " directory" "" "2018.07.18.13:29:03 Info:     1 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2018.07.18.13:29:03 Info:     1 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1531888143531 ""}
{ "Info" " directory:" "" "2018.07.18.13:29:03 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/SYS_GCLK/simulation" {  } {  } 0 0 "2018.07.18.13:29:03 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/SYS_GCLK/simulation" 0 0 "Shell" 0 -1 1531888143531 ""}
{ "Info" "rivierapro_setup.tcl" "" "2018.07.18.13:29:03 Info:     aldec" {  } {  } 0 0 "2018.07.18.13:29:03 Info:     aldec" 0 0 "Shell" 0 -1 1531888143578 ""}
{ "Info" "." "" "2018.07.18.13:29:03 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/SYS_GCLK/simulation" {  } {  } 0 0 "2018.07.18.13:29:03 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/SYS_GCLK/simulation" 0 0 "Shell" 0 -1 1531888143578 ""}
{ "Info" "" "" "2018.07.18.13:29:03 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2018.07.18.13:29:03 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1531888143578 ""}
{ "Info" "" "" "2018.07.18.13:29:03 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2018.07.18.13:29:03 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1531888143578 ""}
{ "Info" "" "" "2018.07.18.13:29:03 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2018.07.18.13:29:03 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1531888143578 ""}
{ "Info" "" "" "2018.07.18.13:29:03 Info: qsys-generate C:\\Users\\icecube\\WorkSpace\\Altera\\D-Egg_fw\\CommTest_2ADC_dev\\SYS_GCLK.qsys --block-symbol-file --output-directory=C:\\Users\\icecube\\WorkSpace\\Altera\\D-Egg_fw\\CommTest_2ADC_dev\\SYS_GCLK --family=\"Cyclone V\" --part=5CEFA7F23I7" {  } {  } 0 0 "2018.07.18.13:29:03 Info: qsys-generate C:\\Users\\icecube\\WorkSpace\\Altera\\D-Egg_fw\\CommTest_2ADC_dev\\SYS_GCLK.qsys --block-symbol-file --output-directory=C:\\Users\\icecube\\WorkSpace\\Altera\\D-Egg_fw\\CommTest_2ADC_dev\\SYS_GCLK --family=\"Cyclone V\" --part=5CEFA7F23I7" 0 0 "Shell" 0 -1 1531888143578 ""}
{ "Info" "SYS_GCLK.qsys" "" "2018.07.18.13:29:03 Info: Loading CommTest_2ADC_dev" {  } {  } 0 0 "2018.07.18.13:29:03 Info: Loading CommTest_2ADC_dev" 0 0 "Shell" 0 -1 1531888143578 ""}
{ "Info" "" "" "2018.07.18.13:29:03 Info: Reading input file" {  } {  } 0 0 "2018.07.18.13:29:03 Info: Reading input file" 0 0 "Shell" 0 -1 1531888143671 ""}
{ "Info" "" "" "2018.07.18.13:29:03 Info: Adding altclkctrl_0 \[altclkctrl 18.0\]" {  } {  } 0 0 "2018.07.18.13:29:03 Info: Adding altclkctrl_0 \[altclkctrl 18.0\]" 0 0 "Shell" 0 -1 1531888143671 ""}
{ "Info" "" "" "2018.07.18.13:29:03 Info: Parameterizing module altclkctrl_0" {  } {  } 0 0 "2018.07.18.13:29:03 Info: Parameterizing module altclkctrl_0" 0 0 "Shell" 0 -1 1531888143671 ""}
{ "Info" "" "" "2018.07.18.13:29:03 Info: Building connections" {  } {  } 0 0 "2018.07.18.13:29:03 Info: Building connections" 0 0 "Shell" 0 -1 1531888143671 ""}
{ "Info" "" "" "2018.07.18.13:29:03 Info: Parameterizing connections" {  } {  } 0 0 "2018.07.18.13:29:03 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1531888143671 ""}
{ "Info" "" "" "2018.07.18.13:29:03 Info: Validating" {  } {  } 0 0 "2018.07.18.13:29:03 Info: Validating" 0 0 "Shell" 0 -1 1531888143671 ""}
{ "Info" "" "" "2018.07.18.13:29:03 Info: Done reading input file" {  } {  } 0 0 "2018.07.18.13:29:03 Info: Done reading input file" 0 0 "Shell" 0 -1 1531888143671 ""}
{ "Info" "" "" "2018.07.18.13:29:04 Info: SYS_GCLK.altclkctrl_0: Targeting device family: Cyclone V." {  } {  } 0 0 "2018.07.18.13:29:04 Info: SYS_GCLK.altclkctrl_0: Targeting device family: Cyclone V." 0 0 "Shell" 0 -1 1531888144031 ""}
{ "Info" "" "" "2018.07.18.13:29:04 Info: SYS_GCLK.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs." {  } {  } 0 0 "2018.07.18.13:29:04 Info: SYS_GCLK.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs." 0 0 "Shell" 0 -1 1531888144031 ""}
{ "Info" "" "" "2018.07.18.13:29:04 Info: SYS_GCLK.altclkctrl_0: The register mode of port 'ena' is unavailable while 'ena' port not added." {  } {  } 0 0 "2018.07.18.13:29:04 Info: SYS_GCLK.altclkctrl_0: The register mode of port 'ena' is unavailable while 'ena' port not added." 0 0 "Shell" 0 -1 1531888144031 ""}
{ "Info" "" "" "2018.07.18.13:29:04 Info: qsys-generate succeeded." {  } {  } 0 0 "2018.07.18.13:29:04 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1531888144968 ""}
{ "Info" "" "" "2018.07.18.13:29:04 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2018.07.18.13:29:04 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1531888144968 ""}
{ "Info" "" "" "2018.07.18.13:29:04 Info:" {  } {  } 0 0 "2018.07.18.13:29:04 Info:" 0 0 "Shell" 0 -1 1531888144968 ""}
{ "Info" "" "" "2018.07.18.13:29:04 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2018.07.18.13:29:04 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1531888144968 ""}
{ "Info" "" "" "2018.07.18.13:29:04 Info: qsys-generate C:\\Users\\icecube\\WorkSpace\\Altera\\D-Egg_fw\\CommTest_2ADC_dev\\SYS_GCLK.qsys --synthesis=VERILOG --output-directory=C:\\Users\\icecube\\WorkSpace\\Altera\\D-Egg_fw\\CommTest_2ADC_dev\\SYS_GCLK\\synthesis --family=\"Cyclone V\" --part=5CEFA7F23I7" {  } {  } 0 0 "2018.07.18.13:29:04 Info: qsys-generate C:\\Users\\icecube\\WorkSpace\\Altera\\D-Egg_fw\\CommTest_2ADC_dev\\SYS_GCLK.qsys --synthesis=VERILOG --output-directory=C:\\Users\\icecube\\WorkSpace\\Altera\\D-Egg_fw\\CommTest_2ADC_dev\\SYS_GCLK\\synthesis --family=\"Cyclone V\" --part=5CEFA7F23I7" 0 0 "Shell" 0 -1 1531888144968 ""}
{ "Info" "SYS_GCLK.qsys" "" "2018.07.18.13:29:04 Info: Loading CommTest_2ADC_dev" {  } {  } 0 0 "2018.07.18.13:29:04 Info: Loading CommTest_2ADC_dev" 0 0 "Shell" 0 -1 1531888144968 ""}
{ "Info" "" "" "2018.07.18.13:29:05 Info: Reading input file" {  } {  } 0 0 "2018.07.18.13:29:05 Info: Reading input file" 0 0 "Shell" 0 -1 1531888145046 ""}
{ "Info" "" "" "2018.07.18.13:29:05 Info: Adding altclkctrl_0 \[altclkctrl 18.0\]" {  } {  } 0 0 "2018.07.18.13:29:05 Info: Adding altclkctrl_0 \[altclkctrl 18.0\]" 0 0 "Shell" 0 -1 1531888145046 ""}
{ "Info" "" "" "2018.07.18.13:29:05 Info: Parameterizing module altclkctrl_0" {  } {  } 0 0 "2018.07.18.13:29:05 Info: Parameterizing module altclkctrl_0" 0 0 "Shell" 0 -1 1531888145046 ""}
{ "Info" "" "" "2018.07.18.13:29:05 Info: Building connections" {  } {  } 0 0 "2018.07.18.13:29:05 Info: Building connections" 0 0 "Shell" 0 -1 1531888145046 ""}
{ "Info" "" "" "2018.07.18.13:29:05 Info: Parameterizing connections" {  } {  } 0 0 "2018.07.18.13:29:05 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1531888145046 ""}
{ "Info" "" "" "2018.07.18.13:29:05 Info: Validating" {  } {  } 0 0 "2018.07.18.13:29:05 Info: Validating" 0 0 "Shell" 0 -1 1531888145046 ""}
{ "Info" "" "" "2018.07.18.13:29:05 Info: Done reading input file" {  } {  } 0 0 "2018.07.18.13:29:05 Info: Done reading input file" 0 0 "Shell" 0 -1 1531888145062 ""}
{ "Info" "" "" "2018.07.18.13:29:05 Info: SYS_GCLK.altclkctrl_0: Targeting device family: Cyclone V." {  } {  } 0 0 "2018.07.18.13:29:05 Info: SYS_GCLK.altclkctrl_0: Targeting device family: Cyclone V." 0 0 "Shell" 0 -1 1531888145155 ""}
{ "Info" "" "" "2018.07.18.13:29:05 Info: SYS_GCLK.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs." {  } {  } 0 0 "2018.07.18.13:29:05 Info: SYS_GCLK.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs." 0 0 "Shell" 0 -1 1531888145155 ""}
{ "Info" "" "" "2018.07.18.13:29:05 Info: SYS_GCLK.altclkctrl_0: The register mode of port 'ena' is unavailable while 'ena' port not added." {  } {  } 0 0 "2018.07.18.13:29:05 Info: SYS_GCLK.altclkctrl_0: The register mode of port 'ena' is unavailable while 'ena' port not added." 0 0 "Shell" 0 -1 1531888145155 ""}
{ "Info" "" "" "2018.07.18.13:29:05 Info: SYS_GCLK: Generating SYS_GCLK \"SYS_GCLK\" for QUARTUS_SYNTH" {  } {  } 0 0 "2018.07.18.13:29:05 Info: SYS_GCLK: Generating SYS_GCLK \"SYS_GCLK\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1531888145171 ""}
{ "Info" "" "" "2018.07.18.13:29:05 Info: altclkctrl_0: Generating top-level entity SYS_GCLK_altclkctrl_0." {  } {  } 0 0 "2018.07.18.13:29:05 Info: altclkctrl_0: Generating top-level entity SYS_GCLK_altclkctrl_0." 0 0 "Shell" 0 -1 1531888145321 ""}
{ "Info" "" "" "2018.07.18.13:29:05 Info: altclkctrl_0: \"SYS_GCLK\" instantiated altclkctrl \"altclkctrl_0\"" {  } {  } 0 0 "2018.07.18.13:29:05 Info: altclkctrl_0: \"SYS_GCLK\" instantiated altclkctrl \"altclkctrl_0\"" 0 0 "Shell" 0 -1 1531888145633 ""}
{ "Info" "" "" "2018.07.18.13:29:05 Info: SYS_GCLK: Done \"SYS_GCLK\" with 2 modules, 2 files" {  } {  } 0 0 "2018.07.18.13:29:05 Info: SYS_GCLK: Done \"SYS_GCLK\" with 2 modules, 2 files" 0 0 "Shell" 0 -1 1531888145633 ""}
{ "Info" "" "" "2018.07.18.13:29:05 Info: qsys-generate succeeded." {  } {  } 0 0 "2018.07.18.13:29:05 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1531888145774 ""}
{ "Info" "" "" "2018.07.18.13:29:05 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2018.07.18.13:29:05 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1531888145774 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "SYS_PLL.v SYS_PLL.BAK.v " "Backing up file \"SYS_PLL.v\" to \"SYS_PLL.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1531888145899 ""}
{ "Info" "IIPMAN_IPRGEN_START" "altera_pll SYS_PLL.v " "Started upgrading IP component altera_pll with file \"SYS_PLL.v\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1531888145899 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "DAT_FIFO.v DAT_FIFO.BAK.v " "Backing up file \"DAT_FIFO.v\" to \"DAT_FIFO.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1531888186186 ""}
{ "Info" "IIPMAN_IPRGEN_START" "FIFO DAT_FIFO.v " "Started upgrading IP component FIFO with file \"DAT_FIFO.v\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1531888186186 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "TestRO.qsys TestRO.BAK.qsys " "Backing up file \"TestRO.qsys\" to \"TestRO.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1531888189201 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "TestRO/synthesis/TestRO.v TestRO.BAK.v " "Backing up file \"TestRO/synthesis/TestRO.v\" to \"TestRO.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1531888189264 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys TestRO.qsys " "Started upgrading IP component Qsys with file \"TestRO.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1531888189264 ""}
{ "Info" "" "" "2018.07.18.13:29:55 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2018.07.18.13:29:55 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1531888195825 ""}
{ "Info" "" "" "2018.07.18.13:29:55 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2018.07.18.13:29:55 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1531888195825 ""}
{ "Info" "TestRO_generation.rpt" "" "2018.07.18.13:30:01 Info: Saving generation log to C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO" {  } {  } 0 0 "2018.07.18.13:30:01 Info: Saving generation log to C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO" 0 0 "Shell" 0 -1 1531888201799 ""}
{ "Info" "" "" "2018.07.18.13:30:01 Info: Starting: Create simulation model" {  } {  } 0 0 "2018.07.18.13:30:01 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1531888201799 ""}
{ "Info" "" "" "2018.07.18.13:30:01 Info: qsys-generate C:\\Users\\icecube\\WorkSpace\\Altera\\D-Egg_fw\\CommTest_2ADC_dev\\TestRO.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\\Users\\icecube\\WorkSpace\\Altera\\D-Egg_fw\\CommTest_2ADC_dev\\TestRO\\simulation --family=\"Cyclone V\" --part=5CEFA7F23I7" {  } {  } 0 0 "2018.07.18.13:30:01 Info: qsys-generate C:\\Users\\icecube\\WorkSpace\\Altera\\D-Egg_fw\\CommTest_2ADC_dev\\TestRO.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\\Users\\icecube\\WorkSpace\\Altera\\D-Egg_fw\\CommTest_2ADC_dev\\TestRO\\simulation --family=\"Cyclone V\" --part=5CEFA7F23I7" 0 0 "Shell" 0 -1 1531888201815 ""}
{ "Info" "TestRO.qsys" "" "2018.07.18.13:30:01 Info: Loading CommTest_2ADC_dev" {  } {  } 0 0 "2018.07.18.13:30:01 Info: Loading CommTest_2ADC_dev" 0 0 "Shell" 0 -1 1531888201846 ""}
{ "Info" "" "" "2018.07.18.13:30:01 Info: Reading input file" {  } {  } 0 0 "2018.07.18.13:30:01 Info: Reading input file" 0 0 "Shell" 0 -1 1531888201924 ""}
{ "Info" "" "" "2018.07.18.13:30:01 Info: Adding clk_0 \[clock_source 18.0\]" {  } {  } 0 0 "2018.07.18.13:30:01 Info: Adding clk_0 \[clock_source 18.0\]" 0 0 "Shell" 0 -1 1531888201924 ""}
{ "Info" "" "" "2018.07.18.13:30:01 Info: Parameterizing module clk_0" {  } {  } 0 0 "2018.07.18.13:30:01 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1531888201924 ""}
{ "Info" "" "" "2018.07.18.13:30:01 Info: Adding dacctrl \[altera_avalon_pio 18.0\]" {  } {  } 0 0 "2018.07.18.13:30:01 Info: Adding dacctrl \[altera_avalon_pio 18.0\]" 0 0 "Shell" 0 -1 1531888201924 ""}
{ "Info" "" "" "2018.07.18.13:30:01 Info: Parameterizing module dacctrl" {  } {  } 0 0 "2018.07.18.13:30:01 Info: Parameterizing module dacctrl" 0 0 "Shell" 0 -1 1531888201924 ""}
{ "Info" "" "" "2018.07.18.13:30:01 Info: Adding ext_rst \[altera_avalon_pio 18.0\]" {  } {  } 0 0 "2018.07.18.13:30:01 Info: Adding ext_rst \[altera_avalon_pio 18.0\]" 0 0 "Shell" 0 -1 1531888201924 ""}
{ "Info" "" "" "2018.07.18.13:30:01 Info: Parameterizing module ext_rst" {  } {  } 0 0 "2018.07.18.13:30:01 Info: Parameterizing module ext_rst" 0 0 "Shell" 0 -1 1531888201940 ""}
{ "Info" "" "" "2018.07.18.13:30:01 Info: Adding exttrg_0 \[altera_avalon_pio 18.0\]" {  } {  } 0 0 "2018.07.18.13:30:01 Info: Adding exttrg_0 \[altera_avalon_pio 18.0\]" 0 0 "Shell" 0 -1 1531888201940 ""}
{ "Info" "" "" "2018.07.18.13:30:01 Info: Parameterizing module exttrg_0" {  } {  } 0 0 "2018.07.18.13:30:01 Info: Parameterizing module exttrg_0" 0 0 "Shell" 0 -1 1531888201940 ""}
{ "Info" "" "" "2018.07.18.13:30:01 Info: Adding fifo_0 \[altera_avalon_fifo 18.0\]" {  } {  } 0 0 "2018.07.18.13:30:01 Info: Adding fifo_0 \[altera_avalon_fifo 18.0\]" 0 0 "Shell" 0 -1 1531888201940 ""}
{ "Info" "" "" "2018.07.18.13:30:01 Info: Parameterizing module fifo_0" {  } {  } 0 0 "2018.07.18.13:30:01 Info: Parameterizing module fifo_0" 0 0 "Shell" 0 -1 1531888201940 ""}
{ "Info" "" "" "2018.07.18.13:30:01 Info: Adding fifo_1 \[altera_avalon_fifo 18.0\]" {  } {  } 0 0 "2018.07.18.13:30:01 Info: Adding fifo_1 \[altera_avalon_fifo 18.0\]" 0 0 "Shell" 0 -1 1531888201940 ""}
{ "Info" "" "" "2018.07.18.13:30:01 Info: Parameterizing module fifo_1" {  } {  } 0 0 "2018.07.18.13:30:01 Info: Parameterizing module fifo_1" 0 0 "Shell" 0 -1 1531888201940 ""}
{ "Info" "" "" "2018.07.18.13:30:01 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.0\]" {  } {  } 0 0 "2018.07.18.13:30:01 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.0\]" 0 0 "Shell" 0 -1 1531888201940 ""}
{ "Info" "" "" "2018.07.18.13:30:01 Info: Parameterizing module jtag_uart_0" {  } {  } 0 0 "2018.07.18.13:30:01 Info: Parameterizing module jtag_uart_0" 0 0 "Shell" 0 -1 1531888201940 ""}
{ "Info" "" "" "2018.07.18.13:30:01 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 18.0\]" {  } {  } 0 0 "2018.07.18.13:30:01 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 18.0\]" 0 0 "Shell" 0 -1 1531888201940 ""}
{ "Info" "" "" "2018.07.18.13:30:01 Info: Parameterizing module nios2_gen2_0" {  } {  } 0 0 "2018.07.18.13:30:01 Info: Parameterizing module nios2_gen2_0" 0 0 "Shell" 0 -1 1531888201940 ""}
{ "Info" "" "" "2018.07.18.13:30:01 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.0\]" {  } {  } 0 0 "2018.07.18.13:30:01 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.0\]" 0 0 "Shell" 0 -1 1531888201940 ""}
{ "Info" "" "" "2018.07.18.13:30:01 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2018.07.18.13:30:01 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1531888201940 ""}
{ "Info" "" "" "2018.07.18.13:30:01 Info: Adding version_info \[altera_avalon_pio 18.0\]" {  } {  } 0 0 "2018.07.18.13:30:01 Info: Adding version_info \[altera_avalon_pio 18.0\]" 0 0 "Shell" 0 -1 1531888201940 ""}
{ "Info" "" "" "2018.07.18.13:30:01 Info: Parameterizing module version_info" {  } {  } 0 0 "2018.07.18.13:30:01 Info: Parameterizing module version_info" 0 0 "Shell" 0 -1 1531888201940 ""}
{ "Info" "" "" "2018.07.18.13:30:01 Info: Adding write_en_pio \[altera_avalon_pio 18.0\]" {  } {  } 0 0 "2018.07.18.13:30:01 Info: Adding write_en_pio \[altera_avalon_pio 18.0\]" 0 0 "Shell" 0 -1 1531888201940 ""}
{ "Info" "" "" "2018.07.18.13:30:01 Info: Parameterizing module write_en_pio" {  } {  } 0 0 "2018.07.18.13:30:01 Info: Parameterizing module write_en_pio" 0 0 "Shell" 0 -1 1531888201940 ""}
{ "Info" "" "" "2018.07.18.13:30:01 Info: Building connections" {  } {  } 0 0 "2018.07.18.13:30:01 Info: Building connections" 0 0 "Shell" 0 -1 1531888201940 ""}
{ "Info" "" "" "2018.07.18.13:30:01 Info: Parameterizing connections" {  } {  } 0 0 "2018.07.18.13:30:01 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1531888201940 ""}
{ "Info" "" "" "2018.07.18.13:30:01 Info: Validating" {  } {  } 0 0 "2018.07.18.13:30:01 Info: Validating" 0 0 "Shell" 0 -1 1531888201940 ""}
{ "Info" "" "" "2018.07.18.13:30:02 Info: Done reading input file" {  } {  } 0 0 "2018.07.18.13:30:02 Info: Done reading input file" 0 0 "Shell" 0 -1 1531888202206 ""}
{ "Info" "" "" "2018.07.18.13:30:02 Info: TestRO.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2018.07.18.13:30:02 Info: TestRO.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1531888202581 ""}
{ "Info" "" "" "2018.07.18.13:30:02 Info: TestRO.version_info: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2018.07.18.13:30:02 Info: TestRO.version_info: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1531888202581 ""}
{ "Info" "" "" "2018.07.18.13:30:02 Info: TestRO: Generating TestRO \"TestRO\" for SIM_VERILOG" {  } {  } 0 0 "2018.07.18.13:30:02 Info: TestRO: Generating TestRO \"TestRO\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1531888202877 ""}
{ "Info" "" "" "2018.07.18.13:30:07 Info: dacctrl: Starting RTL generation for module 'TestRO_dacctrl'" {  } {  } 0 0 "2018.07.18.13:30:07 Info: dacctrl: Starting RTL generation for module 'TestRO_dacctrl'" 0 0 "Shell" 0 -1 1531888207487 ""}
{ "Info" "  ]" "" "2018.07.18.13:30:07 Info: dacctrl:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=TestRO_dacctrl --dir=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0002_dacctrl_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0002_dacctrl_gen//TestRO_dacctrl_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0002_dacctrl_gen" {  } {  } 0 0 "2018.07.18.13:30:07 Info: dacctrl:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=TestRO_dacctrl --dir=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0002_dacctrl_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0002_dacctrl_gen//TestRO_dacctrl_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0002_dacctrl_gen" 0 0 "Shell" 0 -1 1531888207487 ""}
{ "Info" "" "" "2018.07.18.13:30:08 Info: dacctrl: Done RTL generation for module 'TestRO_dacctrl'" {  } {  } 0 0 "2018.07.18.13:30:08 Info: dacctrl: Done RTL generation for module 'TestRO_dacctrl'" 0 0 "Shell" 0 -1 1531888208877 ""}
{ "Info" "" "" "2018.07.18.13:30:08 Info: dacctrl: \"TestRO\" instantiated altera_avalon_pio \"dacctrl\"" {  } {  } 0 0 "2018.07.18.13:30:08 Info: dacctrl: \"TestRO\" instantiated altera_avalon_pio \"dacctrl\"" 0 0 "Shell" 0 -1 1531888208877 ""}
{ "Info" "" "" "2018.07.18.13:30:08 Info: ext_rst: Starting RTL generation for module 'TestRO_ext_rst'" {  } {  } 0 0 "2018.07.18.13:30:08 Info: ext_rst: Starting RTL generation for module 'TestRO_ext_rst'" 0 0 "Shell" 0 -1 1531888208971 ""}
{ "Info" "  ]" "" "2018.07.18.13:30:08 Info: ext_rst:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=TestRO_ext_rst --dir=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0003_ext_rst_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0003_ext_rst_gen//TestRO_ext_rst_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0003_ext_rst_gen" {  } {  } 0 0 "2018.07.18.13:30:08 Info: ext_rst:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=TestRO_ext_rst --dir=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0003_ext_rst_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0003_ext_rst_gen//TestRO_ext_rst_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0003_ext_rst_gen" 0 0 "Shell" 0 -1 1531888208971 ""}
{ "Info" "" "" "2018.07.18.13:30:09 Info: ext_rst: Done RTL generation for module 'TestRO_ext_rst'" {  } {  } 0 0 "2018.07.18.13:30:09 Info: ext_rst: Done RTL generation for module 'TestRO_ext_rst'" 0 0 "Shell" 0 -1 1531888209143 ""}
{ "Info" "" "" "2018.07.18.13:30:09 Info: ext_rst: \"TestRO\" instantiated altera_avalon_pio \"ext_rst\"" {  } {  } 0 0 "2018.07.18.13:30:09 Info: ext_rst: \"TestRO\" instantiated altera_avalon_pio \"ext_rst\"" 0 0 "Shell" 0 -1 1531888209143 ""}
{ "Info" "" "" "2018.07.18.13:30:09 Info: fifo_0: Starting RTL generation for module 'TestRO_fifo_0'" {  } {  } 0 0 "2018.07.18.13:30:09 Info: fifo_0: Starting RTL generation for module 'TestRO_fifo_0'" 0 0 "Shell" 0 -1 1531888209236 ""}
{ "Info" "  ]" "" "2018.07.18.13:30:09 Info: fifo_0:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=TestRO_fifo_0 --dir=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0004_fifo_0_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0004_fifo_0_gen//TestRO_fifo_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0004_fifo_0_gen" {  } {  } 0 0 "2018.07.18.13:30:09 Info: fifo_0:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=TestRO_fifo_0 --dir=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0004_fifo_0_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0004_fifo_0_gen//TestRO_fifo_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0004_fifo_0_gen" 0 0 "Shell" 0 -1 1531888209236 ""}
{ "Info" "" "" "2018.07.18.13:30:09 Info: fifo_0: Done RTL generation for module 'TestRO_fifo_0'" {  } {  } 0 0 "2018.07.18.13:30:09 Info: fifo_0: Done RTL generation for module 'TestRO_fifo_0'" 0 0 "Shell" 0 -1 1531888209627 ""}
{ "Info" "" "" "2018.07.18.13:30:09 Info: fifo_0: \"TestRO\" instantiated altera_avalon_fifo \"fifo_0\"" {  } {  } 0 0 "2018.07.18.13:30:09 Info: fifo_0: \"TestRO\" instantiated altera_avalon_fifo \"fifo_0\"" 0 0 "Shell" 0 -1 1531888209627 ""}
{ "Info" "" "" "2018.07.18.13:30:09 Info: jtag_uart_0: Starting RTL generation for module 'TestRO_jtag_uart_0'" {  } {  } 0 0 "2018.07.18.13:30:09 Info: jtag_uart_0: Starting RTL generation for module 'TestRO_jtag_uart_0'" 0 0 "Shell" 0 -1 1531888209752 ""}
{ "Info" "  ]" "" "2018.07.18.13:30:09 Info: jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=TestRO_jtag_uart_0 --dir=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0005_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0005_jtag_uart_0_gen//TestRO_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0005_jtag_uart_0_gen" {  } {  } 0 0 "2018.07.18.13:30:09 Info: jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=TestRO_jtag_uart_0 --dir=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0005_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0005_jtag_uart_0_gen//TestRO_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0005_jtag_uart_0_gen" 0 0 "Shell" 0 -1 1531888209752 ""}
{ "Info" "" "" "2018.07.18.13:30:10 Info: jtag_uart_0: Done RTL generation for module 'TestRO_jtag_uart_0'" {  } {  } 0 0 "2018.07.18.13:30:10 Info: jtag_uart_0: Done RTL generation for module 'TestRO_jtag_uart_0'" 0 0 "Shell" 0 -1 1531888210096 ""}
{ "Info" "" "" "2018.07.18.13:30:10 Info: jtag_uart_0: \"TestRO\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 0 "2018.07.18.13:30:10 Info: jtag_uart_0: \"TestRO\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" 0 0 "Shell" 0 -1 1531888210096 ""}
{ "Info" "" "" "2018.07.18.13:30:10 Info: nios2_gen2_0: \"TestRO\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 0 "2018.07.18.13:30:10 Info: nios2_gen2_0: \"TestRO\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" 0 0 "Shell" 0 -1 1531888210262 ""}
{ "Info" "" "" "2018.07.18.13:30:10 Info: onchip_memory2_0: Starting RTL generation for module 'TestRO_onchip_memory2_0'" {  } {  } 0 0 "2018.07.18.13:30:10 Info: onchip_memory2_0: Starting RTL generation for module 'TestRO_onchip_memory2_0'" 0 0 "Shell" 0 -1 1531888210340 ""}
{ "Info" "  ]" "" "2018.07.18.13:30:10 Info: onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=TestRO_onchip_memory2_0 --dir=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0006_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0006_onchip_memory2_0_gen//TestRO_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0006_onchip_memory2_0_gen" {  } {  } 0 0 "2018.07.18.13:30:10 Info: onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=TestRO_onchip_memory2_0 --dir=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0006_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0006_onchip_memory2_0_gen//TestRO_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0006_onchip_memory2_0_gen" 0 0 "Shell" 0 -1 1531888210340 ""}
{ "Info" "" "" "2018.07.18.13:30:11 Info: onchip_memory2_0: Done RTL generation for module 'TestRO_onchip_memory2_0'" {  } {  } 0 0 "2018.07.18.13:30:11 Info: onchip_memory2_0: Done RTL generation for module 'TestRO_onchip_memory2_0'" 0 0 "Shell" 0 -1 1531888211543 ""}
{ "Info" "" "" "2018.07.18.13:30:11 Info: onchip_memory2_0: \"TestRO\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 0 "2018.07.18.13:30:11 Info: onchip_memory2_0: \"TestRO\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" 0 0 "Shell" 0 -1 1531888211543 ""}
{ "Info" "" "" "2018.07.18.13:30:11 Info: version_info: Starting RTL generation for module 'TestRO_version_info'" {  } {  } 0 0 "2018.07.18.13:30:11 Info: version_info: Starting RTL generation for module 'TestRO_version_info'" 0 0 "Shell" 0 -1 1531888211637 ""}
{ "Info" "  ]" "" "2018.07.18.13:30:11 Info: version_info:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=TestRO_version_info --dir=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0007_version_info_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0007_version_info_gen//TestRO_version_info_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0007_version_info_gen" {  } {  } 0 0 "2018.07.18.13:30:11 Info: version_info:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=TestRO_version_info --dir=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0007_version_info_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0007_version_info_gen//TestRO_version_info_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0007_version_info_gen" 0 0 "Shell" 0 -1 1531888211637 ""}
{ "Info" "" "" "2018.07.18.13:30:11 Info: version_info: Done RTL generation for module 'TestRO_version_info'" {  } {  } 0 0 "2018.07.18.13:30:11 Info: version_info: Done RTL generation for module 'TestRO_version_info'" 0 0 "Shell" 0 -1 1531888211808 ""}
{ "Info" "" "" "2018.07.18.13:30:11 Info: version_info: \"TestRO\" instantiated altera_avalon_pio \"version_info\"" {  } {  } 0 0 "2018.07.18.13:30:11 Info: version_info: \"TestRO\" instantiated altera_avalon_pio \"version_info\"" 0 0 "Shell" 0 -1 1531888211808 ""}
{ "Info" "" "" "2018.07.18.13:30:13 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.07.18.13:30:13 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1531888213754 ""}
{ "Info" "" "" "2018.07.18.13:30:13 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.07.18.13:30:13 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1531888213879 ""}
{ "Info" "" "" "2018.07.18.13:30:13 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.07.18.13:30:13 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1531888213973 ""}
{ "Info" "" "" "2018.07.18.13:30:14 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.07.18.13:30:14 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1531888214082 ""}
{ "Info" "" "" "2018.07.18.13:30:14 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.07.18.13:30:14 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1531888214176 ""}
{ "Info" "" "" "2018.07.18.13:30:14 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.07.18.13:30:14 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1531888214301 ""}
{ "Info" "" "" "2018.07.18.13:30:14 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.07.18.13:30:14 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1531888214395 ""}
{ "Info" "" "" "2018.07.18.13:30:14 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.07.18.13:30:14 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1531888214489 ""}
{ "Info" "" "" "2018.07.18.13:30:14 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.07.18.13:30:14 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1531888214582 ""}
{ "Info" "" "" "2018.07.18.13:30:14 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.07.18.13:30:14 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1531888214676 ""}
{ "Info" "" "" "2018.07.18.13:30:14 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.07.18.13:30:14 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1531888214785 ""}
{ "Info" "" "" "2018.07.18.13:30:14 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.07.18.13:30:14 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1531888214895 ""}
{ "Info" "" "" "2018.07.18.13:30:16 Info: mm_interconnect_0: \"TestRO\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2018.07.18.13:30:16 Info: mm_interconnect_0: \"TestRO\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1531888216210 ""}
{ "Info" "" "" "2018.07.18.13:30:16 Info: irq_mapper: \"TestRO\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2018.07.18.13:30:16 Info: irq_mapper: \"TestRO\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1531888216242 ""}
{ "Info" "" "" "2018.07.18.13:30:16 Info: rst_controller: \"TestRO\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2018.07.18.13:30:16 Info: rst_controller: \"TestRO\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1531888216273 ""}
{ "Info" "" "" "2018.07.18.13:30:16 Info: cpu: Starting RTL generation for module 'TestRO_nios2_gen2_0_cpu'" {  } {  } 0 0 "2018.07.18.13:30:16 Info: cpu: Starting RTL generation for module 'TestRO_nios2_gen2_0_cpu'" 0 0 "Shell" 0 -1 1531888216320 ""}
{ "Info" "  ]" "" "2018.07.18.13:30:16 Info: cpu:   Generation command is \[exec C:/intelFPGA_lite/18.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=TestRO_nios2_gen2_0_cpu --dir=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0010_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.0/quartus/bin64/ --verilog --config=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0010_cpu_gen//TestRO_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0010_cpu_gen" {  } {  } 0 0 "2018.07.18.13:30:16 Info: cpu:   Generation command is \[exec C:/intelFPGA_lite/18.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=TestRO_nios2_gen2_0_cpu --dir=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0010_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.0/quartus/bin64/ --verilog --config=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0010_cpu_gen//TestRO_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0010_cpu_gen" 0 0 "Shell" 0 -1 1531888216320 ""}
{ "Info" "" "" "2018.07.18.13:30:20 Info: cpu: # 2018.07.18 13:30:17 (*) Starting Nios II generation" {  } {  } 0 0 "2018.07.18.13:30:20 Info: cpu: # 2018.07.18 13:30:17 (*) Starting Nios II generation" 0 0 "Shell" 0 -1 1531888220038 ""}
{ "Info" "" "" "2018.07.18.13:30:20 Info: cpu: # 2018.07.18 13:30:17 (*)   Checking for plaintext license." {  } {  } 0 0 "2018.07.18.13:30:20 Info: cpu: # 2018.07.18 13:30:17 (*)   Checking for plaintext license." 0 0 "Shell" 0 -1 1531888220038 ""}
{ "Info" "" "" "2018.07.18.13:30:20 Info: cpu: # 2018.07.18 13:30:18 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.0/quartus/bin64" {  } {  } 0 0 "2018.07.18.13:30:20 Info: cpu: # 2018.07.18 13:30:18 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.0/quartus/bin64" 0 0 "Shell" 0 -1 1531888220038 ""}
{ "Info" "" "" "2018.07.18.13:30:20 Info: cpu: # 2018.07.18 13:30:18 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 0 "2018.07.18.13:30:20 Info: cpu: # 2018.07.18 13:30:18 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" 0 0 "Shell" 0 -1 1531888220038 ""}
{ "Info" "" "" "2018.07.18.13:30:20 Info: cpu: # 2018.07.18 13:30:18 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 0 "2018.07.18.13:30:20 Info: cpu: # 2018.07.18 13:30:18 (*)   LM_LICENSE_FILE environment variable is empty" 0 0 "Shell" 0 -1 1531888220038 ""}
{ "Info" "" "" "2018.07.18.13:30:20 Info: cpu: # 2018.07.18 13:30:18 (*)   Plaintext license not found." {  } {  } 0 0 "2018.07.18.13:30:20 Info: cpu: # 2018.07.18 13:30:18 (*)   Plaintext license not found." 0 0 "Shell" 0 -1 1531888220038 ""}
{ "Info" "e." "" "2018.07.18.13:30:20 Info: cpu: # 2018.07.18 13:30:18 (*)   No license required to generate encrypted Nios II" {  } {  } 0 0 "2018.07.18.13:30:20 Info: cpu: # 2018.07.18 13:30:18 (*)   No license required to generate encrypted Nios II" 0 0 "Shell" 0 -1 1531888220038 ""}
{ "Info" "" "" "2018.07.18.13:30:20 Info: cpu: # 2018.07.18 13:30:18 (*)   Elaborating CPU configuration settings" {  } {  } 0 0 "2018.07.18.13:30:20 Info: cpu: # 2018.07.18 13:30:18 (*)   Elaborating CPU configuration settings" 0 0 "Shell" 0 -1 1531888220038 ""}
{ "Info" "" "" "2018.07.18.13:30:20 Info: cpu: # 2018.07.18 13:30:18 (*)   Creating all objects for CPU" {  } {  } 0 0 "2018.07.18.13:30:20 Info: cpu: # 2018.07.18 13:30:18 (*)   Creating all objects for CPU" 0 0 "Shell" 0 -1 1531888220038 ""}
{ "Info" "TestRO_nios2_gen2_0_cpu_nios2_waves.do'" "" "2018.07.18.13:30:20 Info: cpu: # 2018.07.18 13:30:19 (*)   Creating 'C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0010_cpu_gen/" {  } {  } 0 0 "2018.07.18.13:30:20 Info: cpu: # 2018.07.18 13:30:19 (*)   Creating 'C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0010_cpu_gen/" 0 0 "Shell" 0 -1 1531888220038 ""}
{ "Info" "" "" "2018.07.18.13:30:20 Info: cpu: # 2018.07.18 13:30:19 (*)   Generating RTL from CPU objects" {  } {  } 0 0 "2018.07.18.13:30:20 Info: cpu: # 2018.07.18 13:30:19 (*)   Generating RTL from CPU objects" 0 0 "Shell" 0 -1 1531888220038 ""}
{ "Info" "" "" "2018.07.18.13:30:20 Info: cpu: # 2018.07.18 13:30:19 (*)   Creating plain-text RTL" {  } {  } 0 0 "2018.07.18.13:30:20 Info: cpu: # 2018.07.18 13:30:19 (*)   Creating plain-text RTL" 0 0 "Shell" 0 -1 1531888220038 ""}
{ "Info" "" "" "2018.07.18.13:30:20 Info: cpu: # 2018.07.18 13:30:20 (*) Done Nios II generation" {  } {  } 0 0 "2018.07.18.13:30:20 Info: cpu: # 2018.07.18 13:30:20 (*) Done Nios II generation" 0 0 "Shell" 0 -1 1531888220038 ""}
{ "Info" "" "" "2018.07.18.13:30:20 Info: cpu: Done RTL generation for module 'TestRO_nios2_gen2_0_cpu'" {  } {  } 0 0 "2018.07.18.13:30:20 Info: cpu: Done RTL generation for module 'TestRO_nios2_gen2_0_cpu'" 0 0 "Shell" 0 -1 1531888220038 ""}
{ "Info" "" "" "2018.07.18.13:30:20 Info: cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 0 "2018.07.18.13:30:20 Info: cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" 0 0 "Shell" 0 -1 1531888220053 ""}
{ "Info" "" "" "2018.07.18.13:30:20 Info: nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 0 "2018.07.18.13:30:20 Info: nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" 0 0 "Shell" 0 -1 1531888220116 ""}
{ "Info" "" "" "2018.07.18.13:30:20 Info: jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 0 "2018.07.18.13:30:20 Info: jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" 0 0 "Shell" 0 -1 1531888220131 ""}
{ "Info" "" "" "2018.07.18.13:30:20 Info: nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 0 "2018.07.18.13:30:20 Info: nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" 0 0 "Shell" 0 -1 1531888220147 ""}
{ "Info" "" "" "2018.07.18.13:30:20 Info: jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 0 "2018.07.18.13:30:20 Info: jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" 0 0 "Shell" 0 -1 1531888220162 ""}
{ "Info" "" "" "2018.07.18.13:30:20 Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 0 "2018.07.18.13:30:20 Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1531888220194 ""}
{ "Info" "" "" "2018.07.18.13:30:20 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2018.07.18.13:30:20 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1531888220209 ""}
{ "Info" "" "" "2018.07.18.13:30:20 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2018.07.18.13:30:20 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1531888220241 ""}
{ "Info" "" "" "2018.07.18.13:30:20 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2018.07.18.13:30:20 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1531888220287 ""}
{ "Info" "" "" "2018.07.18.13:30:20 Info: router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\"" {  } {  } 0 0 "2018.07.18.13:30:20 Info: router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\"" 0 0 "Shell" 0 -1 1531888220303 ""}
{ "Info" "" "" "2018.07.18.13:30:20 Info: router_009: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_009\"" {  } {  } 0 0 "2018.07.18.13:30:20 Info: router_009: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_009\"" 0 0 "Shell" 0 -1 1531888220319 ""}
{ "Info" "" "" "2018.07.18.13:30:20 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2018.07.18.13:30:20 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1531888220350 ""}
{ "Info" "" "" "2018.07.18.13:30:20 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 0 "2018.07.18.13:30:20 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" 0 0 "Shell" 0 -1 1531888220350 ""}
{ "Info" "" "" "2018.07.18.13:30:20 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2018.07.18.13:30:20 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1531888220381 ""}
{ "Info" "" "" "2018.07.18.13:30:20 Info: cmd_mux_007: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_007\"" {  } {  } 0 0 "2018.07.18.13:30:20 Info: cmd_mux_007: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_007\"" 0 0 "Shell" 0 -1 1531888220412 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.07.18.13:30:20 Info: Reusing file C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/simulation/submodules" {  } {  } 0 0 "2018.07.18.13:30:20 Info: Reusing file C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/simulation/submodules" 0 0 "Shell" 0 -1 1531888220428 ""}
{ "Info" "" "" "2018.07.18.13:30:20 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2018.07.18.13:30:20 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1531888220428 ""}
{ "Info" "" "" "2018.07.18.13:30:20 Info: rsp_demux_007: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_007\"" {  } {  } 0 0 "2018.07.18.13:30:20 Info: rsp_demux_007: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_007\"" 0 0 "Shell" 0 -1 1531888220444 ""}
{ "Info" "" "" "2018.07.18.13:30:20 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2018.07.18.13:30:20 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1531888220459 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.07.18.13:30:20 Info: Reusing file C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/simulation/submodules" {  } {  } 0 0 "2018.07.18.13:30:20 Info: Reusing file C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/simulation/submodules" 0 0 "Shell" 0 -1 1531888220475 ""}
{ "Info" "" "" "2018.07.18.13:30:20 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 0 "2018.07.18.13:30:20 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" 0 0 "Shell" 0 -1 1531888220475 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.07.18.13:30:20 Info: Reusing file C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/simulation/submodules" {  } {  } 0 0 "2018.07.18.13:30:20 Info: Reusing file C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/simulation/submodules" 0 0 "Shell" 0 -1 1531888220491 ""}
{ "Info" "" "" "2018.07.18.13:30:20 Info: onchip_memory2_0_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"onchip_memory2_0_s1_cmd_width_adapter\"" {  } {  } 0 0 "2018.07.18.13:30:20 Info: onchip_memory2_0_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"onchip_memory2_0_s1_cmd_width_adapter\"" 0 0 "Shell" 0 -1 1531888220522 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2018.07.18.13:30:20 Info: Reusing file C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/simulation/submodules" {  } {  } 0 0 "2018.07.18.13:30:20 Info: Reusing file C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/simulation/submodules" 0 0 "Shell" 0 -1 1531888220537 ""}
{ "Info" "" "" "2018.07.18.13:30:20 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2018.07.18.13:30:20 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1531888220701 ""}
{ "Info" "" "" "2018.07.18.13:30:20 Info: avalon_st_adapter_006: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_006\"" {  } {  } 0 0 "2018.07.18.13:30:20 Info: avalon_st_adapter_006: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_006\"" 0 0 "Shell" 0 -1 1531888220869 ""}
{ "Info" "" "" "2018.07.18.13:30:20 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2018.07.18.13:30:20 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1531888220901 ""}
{ "Info" "" "" "2018.07.18.13:30:20 Info: error_adapter_0: \"avalon_st_adapter_006\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2018.07.18.13:30:20 Info: error_adapter_0: \"avalon_st_adapter_006\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1531888220901 ""}
{ "Info" "" "" "2018.07.18.13:30:20 Info: TestRO: Done \"TestRO\" with 35 modules, 57 files" {  } {  } 0 0 "2018.07.18.13:30:20 Info: TestRO: Done \"TestRO\" with 35 modules, 57 files" 0 0 "Shell" 0 -1 1531888220901 ""}
{ "Info" "" "" "2018.07.18.13:30:20 Info: qsys-generate succeeded." {  } {  } 0 0 "2018.07.18.13:30:20 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1531888220947 ""}
{ "Info" "" "" "2018.07.18.13:30:20 Info: Finished: Create simulation model" {  } {  } 0 0 "2018.07.18.13:30:20 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1531888220947 ""}
{ "Info" "" "" "2018.07.18.13:30:20 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2018.07.18.13:30:20 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1531888220947 ""}
{ "Info" " --use-relative-paths=true" "" "2018.07.18.13:30:20 Info: sim-script-gen --spd=C:\\Users\\icecube\\WorkSpace\\Altera\\D-Egg_fw\\CommTest_2ADC_dev\\TestRO\\TestRO.spd --output-directory=C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/simulation" {  } {  } 0 0 "2018.07.18.13:30:20 Info: sim-script-gen --spd=C:\\Users\\icecube\\WorkSpace\\Altera\\D-Egg_fw\\CommTest_2ADC_dev\\TestRO\\TestRO.spd --output-directory=C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/simulation" 0 0 "Shell" 0 -1 1531888220947 ""}
{ "Info" " --use-relative-paths=true" "" "2018.07.18.13:30:20 Info: Doing: ip-make-simscript --spd=C:\\Users\\icecube\\WorkSpace\\Altera\\D-Egg_fw\\CommTest_2ADC_dev\\TestRO\\TestRO.spd --output-directory=C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/simulation" {  } {  } 0 0 "2018.07.18.13:30:20 Info: Doing: ip-make-simscript --spd=C:\\Users\\icecube\\WorkSpace\\Altera\\D-Egg_fw\\CommTest_2ADC_dev\\TestRO\\TestRO.spd --output-directory=C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/simulation" 0 0 "Shell" 0 -1 1531888220963 ""}
{ "Info" " directory:" "" "2018.07.18.13:30:21 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/simulation" {  } {  } 0 0 "2018.07.18.13:30:21 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/simulation" 0 0 "Shell" 0 -1 1531888221713 ""}
{ "Info" "msim_setup.tcl" "" "2018.07.18.13:30:21 Info:     mentor" {  } {  } 0 0 "2018.07.18.13:30:21 Info:     mentor" 0 0 "Shell" 0 -1 1531888221713 ""}
{ "Info" " directory:" "" "2018.07.18.13:30:21 Info: Generating the following file(s) for VCS simulator in C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/simulation" {  } {  } 0 0 "2018.07.18.13:30:21 Info: Generating the following file(s) for VCS simulator in C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/simulation" 0 0 "Shell" 0 -1 1531888221729 ""}
{ "Info" "vcs_setup.sh" "" "2018.07.18.13:30:21 Info:     synopsys/vcs" {  } {  } 0 0 "2018.07.18.13:30:21 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1531888221729 ""}
{ "Info" " directory:" "" "2018.07.18.13:30:21 Info: Generating the following file(s) for VCSMX simulator in C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/simulation" {  } {  } 0 0 "2018.07.18.13:30:21 Info: Generating the following file(s) for VCSMX simulator in C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/simulation" 0 0 "Shell" 0 -1 1531888221729 ""}
{ "Info" "synopsys_sim.setup" "" "2018.07.18.13:30:21 Info:     synopsys/vcsmx" {  } {  } 0 0 "2018.07.18.13:30:21 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1531888221729 ""}
{ "Info" "vcsmx_setup.sh" "" "2018.07.18.13:30:21 Info:     synopsys/vcsmx" {  } {  } 0 0 "2018.07.18.13:30:21 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1531888221744 ""}
{ "Info" " directory:" "" "2018.07.18.13:30:21 Info: Generating the following file(s) for NCSIM simulator in C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/simulation" {  } {  } 0 0 "2018.07.18.13:30:21 Info: Generating the following file(s) for NCSIM simulator in C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/simulation" 0 0 "Shell" 0 -1 1531888221744 ""}
{ "Info" "cds.lib" "" "2018.07.18.13:30:21 Info:     cadence" {  } {  } 0 0 "2018.07.18.13:30:21 Info:     cadence" 0 0 "Shell" 0 -1 1531888221760 ""}
{ "Info" "hdl.var" "" "2018.07.18.13:30:21 Info:     cadence" {  } {  } 0 0 "2018.07.18.13:30:21 Info:     cadence" 0 0 "Shell" 0 -1 1531888221900 ""}
{ "Info" "ncsim_setup.sh" "" "2018.07.18.13:30:21 Info:     cadence" {  } {  } 0 0 "2018.07.18.13:30:21 Info:     cadence" 0 0 "Shell" 0 -1 1531888221900 ""}
{ "Info" " directory" "" "2018.07.18.13:30:21 Info:     33 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2018.07.18.13:30:21 Info:     33 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1531888221900 ""}
{ "Info" " directory:" "" "2018.07.18.13:30:21 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/simulation" {  } {  } 0 0 "2018.07.18.13:30:21 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/simulation" 0 0 "Shell" 0 -1 1531888221900 ""}
{ "Info" "rivierapro_setup.tcl" "" "2018.07.18.13:30:21 Info:     aldec" {  } {  } 0 0 "2018.07.18.13:30:21 Info:     aldec" 0 0 "Shell" 0 -1 1531888221916 ""}
{ "Info" "." "" "2018.07.18.13:30:21 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/simulation" {  } {  } 0 0 "2018.07.18.13:30:21 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/simulation" 0 0 "Shell" 0 -1 1531888221916 ""}
{ "Info" "" "" "2018.07.18.13:30:21 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2018.07.18.13:30:21 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1531888221916 ""}
{ "Info" "" "" "2018.07.18.13:30:21 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2018.07.18.13:30:21 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1531888221916 ""}
{ "Info" "" "" "2018.07.18.13:30:21 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2018.07.18.13:30:21 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1531888221916 ""}
{ "Info" "" "" "2018.07.18.13:30:21 Info: qsys-generate C:\\Users\\icecube\\WorkSpace\\Altera\\D-Egg_fw\\CommTest_2ADC_dev\\TestRO.qsys --block-symbol-file --output-directory=C:\\Users\\icecube\\WorkSpace\\Altera\\D-Egg_fw\\CommTest_2ADC_dev\\TestRO --family=\"Cyclone V\" --part=5CEFA7F23I7" {  } {  } 0 0 "2018.07.18.13:30:21 Info: qsys-generate C:\\Users\\icecube\\WorkSpace\\Altera\\D-Egg_fw\\CommTest_2ADC_dev\\TestRO.qsys --block-symbol-file --output-directory=C:\\Users\\icecube\\WorkSpace\\Altera\\D-Egg_fw\\CommTest_2ADC_dev\\TestRO --family=\"Cyclone V\" --part=5CEFA7F23I7" 0 0 "Shell" 0 -1 1531888221916 ""}
{ "Info" "TestRO.qsys" "" "2018.07.18.13:30:21 Info: Loading CommTest_2ADC_dev" {  } {  } 0 0 "2018.07.18.13:30:21 Info: Loading CommTest_2ADC_dev" 0 0 "Shell" 0 -1 1531888221916 ""}
{ "Info" "" "" "2018.07.18.13:30:21 Info: Reading input file" {  } {  } 0 0 "2018.07.18.13:30:21 Info: Reading input file" 0 0 "Shell" 0 -1 1531888221978 ""}
{ "Info" "" "" "2018.07.18.13:30:21 Info: Adding clk_0 \[clock_source 18.0\]" {  } {  } 0 0 "2018.07.18.13:30:21 Info: Adding clk_0 \[clock_source 18.0\]" 0 0 "Shell" 0 -1 1531888221978 ""}
{ "Info" "" "" "2018.07.18.13:30:21 Info: Parameterizing module clk_0" {  } {  } 0 0 "2018.07.18.13:30:21 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1531888221978 ""}
{ "Info" "" "" "2018.07.18.13:30:21 Info: Adding dacctrl \[altera_avalon_pio 18.0\]" {  } {  } 0 0 "2018.07.18.13:30:21 Info: Adding dacctrl \[altera_avalon_pio 18.0\]" 0 0 "Shell" 0 -1 1531888221978 ""}
{ "Info" "" "" "2018.07.18.13:30:21 Info: Parameterizing module dacctrl" {  } {  } 0 0 "2018.07.18.13:30:21 Info: Parameterizing module dacctrl" 0 0 "Shell" 0 -1 1531888221978 ""}
{ "Info" "" "" "2018.07.18.13:30:21 Info: Adding ext_rst \[altera_avalon_pio 18.0\]" {  } {  } 0 0 "2018.07.18.13:30:21 Info: Adding ext_rst \[altera_avalon_pio 18.0\]" 0 0 "Shell" 0 -1 1531888221978 ""}
{ "Info" "" "" "2018.07.18.13:30:21 Info: Parameterizing module ext_rst" {  } {  } 0 0 "2018.07.18.13:30:21 Info: Parameterizing module ext_rst" 0 0 "Shell" 0 -1 1531888221978 ""}
{ "Info" "" "" "2018.07.18.13:30:21 Info: Adding exttrg_0 \[altera_avalon_pio 18.0\]" {  } {  } 0 0 "2018.07.18.13:30:21 Info: Adding exttrg_0 \[altera_avalon_pio 18.0\]" 0 0 "Shell" 0 -1 1531888221978 ""}
{ "Info" "" "" "2018.07.18.13:30:21 Info: Parameterizing module exttrg_0" {  } {  } 0 0 "2018.07.18.13:30:21 Info: Parameterizing module exttrg_0" 0 0 "Shell" 0 -1 1531888221978 ""}
{ "Info" "" "" "2018.07.18.13:30:21 Info: Adding fifo_0 \[altera_avalon_fifo 18.0\]" {  } {  } 0 0 "2018.07.18.13:30:21 Info: Adding fifo_0 \[altera_avalon_fifo 18.0\]" 0 0 "Shell" 0 -1 1531888221978 ""}
{ "Info" "" "" "2018.07.18.13:30:21 Info: Parameterizing module fifo_0" {  } {  } 0 0 "2018.07.18.13:30:21 Info: Parameterizing module fifo_0" 0 0 "Shell" 0 -1 1531888221978 ""}
{ "Info" "" "" "2018.07.18.13:30:21 Info: Adding fifo_1 \[altera_avalon_fifo 18.0\]" {  } {  } 0 0 "2018.07.18.13:30:21 Info: Adding fifo_1 \[altera_avalon_fifo 18.0\]" 0 0 "Shell" 0 -1 1531888221978 ""}
{ "Info" "" "" "2018.07.18.13:30:21 Info: Parameterizing module fifo_1" {  } {  } 0 0 "2018.07.18.13:30:21 Info: Parameterizing module fifo_1" 0 0 "Shell" 0 -1 1531888221978 ""}
{ "Info" "" "" "2018.07.18.13:30:21 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.0\]" {  } {  } 0 0 "2018.07.18.13:30:21 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.0\]" 0 0 "Shell" 0 -1 1531888221978 ""}
{ "Info" "" "" "2018.07.18.13:30:21 Info: Parameterizing module jtag_uart_0" {  } {  } 0 0 "2018.07.18.13:30:21 Info: Parameterizing module jtag_uart_0" 0 0 "Shell" 0 -1 1531888221978 ""}
{ "Info" "" "" "2018.07.18.13:30:21 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 18.0\]" {  } {  } 0 0 "2018.07.18.13:30:21 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 18.0\]" 0 0 "Shell" 0 -1 1531888221978 ""}
{ "Info" "" "" "2018.07.18.13:30:21 Info: Parameterizing module nios2_gen2_0" {  } {  } 0 0 "2018.07.18.13:30:21 Info: Parameterizing module nios2_gen2_0" 0 0 "Shell" 0 -1 1531888221978 ""}
{ "Info" "" "" "2018.07.18.13:30:21 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.0\]" {  } {  } 0 0 "2018.07.18.13:30:21 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.0\]" 0 0 "Shell" 0 -1 1531888221978 ""}
{ "Info" "" "" "2018.07.18.13:30:21 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2018.07.18.13:30:21 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1531888221978 ""}
{ "Info" "" "" "2018.07.18.13:30:21 Info: Adding version_info \[altera_avalon_pio 18.0\]" {  } {  } 0 0 "2018.07.18.13:30:21 Info: Adding version_info \[altera_avalon_pio 18.0\]" 0 0 "Shell" 0 -1 1531888221978 ""}
{ "Info" "" "" "2018.07.18.13:30:21 Info: Parameterizing module version_info" {  } {  } 0 0 "2018.07.18.13:30:21 Info: Parameterizing module version_info" 0 0 "Shell" 0 -1 1531888221978 ""}
{ "Info" "" "" "2018.07.18.13:30:21 Info: Adding write_en_pio \[altera_avalon_pio 18.0\]" {  } {  } 0 0 "2018.07.18.13:30:21 Info: Adding write_en_pio \[altera_avalon_pio 18.0\]" 0 0 "Shell" 0 -1 1531888221994 ""}
{ "Info" "" "" "2018.07.18.13:30:21 Info: Parameterizing module write_en_pio" {  } {  } 0 0 "2018.07.18.13:30:21 Info: Parameterizing module write_en_pio" 0 0 "Shell" 0 -1 1531888221994 ""}
{ "Info" "" "" "2018.07.18.13:30:21 Info: Building connections" {  } {  } 0 0 "2018.07.18.13:30:21 Info: Building connections" 0 0 "Shell" 0 -1 1531888221994 ""}
{ "Info" "" "" "2018.07.18.13:30:21 Info: Parameterizing connections" {  } {  } 0 0 "2018.07.18.13:30:21 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1531888221994 ""}
{ "Info" "" "" "2018.07.18.13:30:21 Info: Validating" {  } {  } 0 0 "2018.07.18.13:30:21 Info: Validating" 0 0 "Shell" 0 -1 1531888221994 ""}
{ "Info" "" "" "2018.07.18.13:30:22 Info: Done reading input file" {  } {  } 0 0 "2018.07.18.13:30:22 Info: Done reading input file" 0 0 "Shell" 0 -1 1531888222150 ""}
{ "Info" "" "" "2018.07.18.13:30:22 Info: TestRO.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2018.07.18.13:30:22 Info: TestRO.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1531888222432 ""}
{ "Info" "" "" "2018.07.18.13:30:22 Info: TestRO.version_info: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2018.07.18.13:30:22 Info: TestRO.version_info: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1531888222432 ""}
{ "Info" "" "" "2018.07.18.13:30:22 Info: qsys-generate succeeded." {  } {  } 0 0 "2018.07.18.13:30:22 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1531888222822 ""}
{ "Info" "" "" "2018.07.18.13:30:22 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2018.07.18.13:30:22 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1531888222822 ""}
{ "Info" "" "" "2018.07.18.13:30:22 Info:" {  } {  } 0 0 "2018.07.18.13:30:22 Info:" 0 0 "Shell" 0 -1 1531888222822 ""}
{ "Info" "" "" "2018.07.18.13:30:22 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2018.07.18.13:30:22 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1531888222822 ""}
{ "Info" "" "" "2018.07.18.13:30:22 Info: qsys-generate C:\\Users\\icecube\\WorkSpace\\Altera\\D-Egg_fw\\CommTest_2ADC_dev\\TestRO.qsys --synthesis=VERILOG --output-directory=C:\\Users\\icecube\\WorkSpace\\Altera\\D-Egg_fw\\CommTest_2ADC_dev\\TestRO\\synthesis --family=\"Cyclone V\" --part=5CEFA7F23I7" {  } {  } 0 0 "2018.07.18.13:30:22 Info: qsys-generate C:\\Users\\icecube\\WorkSpace\\Altera\\D-Egg_fw\\CommTest_2ADC_dev\\TestRO.qsys --synthesis=VERILOG --output-directory=C:\\Users\\icecube\\WorkSpace\\Altera\\D-Egg_fw\\CommTest_2ADC_dev\\TestRO\\synthesis --family=\"Cyclone V\" --part=5CEFA7F23I7" 0 0 "Shell" 0 -1 1531888222822 ""}
{ "Info" "TestRO.qsys" "" "2018.07.18.13:30:22 Info: Loading CommTest_2ADC_dev" {  } {  } 0 0 "2018.07.18.13:30:22 Info: Loading CommTest_2ADC_dev" 0 0 "Shell" 0 -1 1531888222822 ""}
{ "Info" "" "" "2018.07.18.13:30:22 Info: Reading input file" {  } {  } 0 0 "2018.07.18.13:30:22 Info: Reading input file" 0 0 "Shell" 0 -1 1531888222900 ""}
{ "Info" "" "" "2018.07.18.13:30:22 Info: Adding clk_0 \[clock_source 18.0\]" {  } {  } 0 0 "2018.07.18.13:30:22 Info: Adding clk_0 \[clock_source 18.0\]" 0 0 "Shell" 0 -1 1531888222900 ""}
{ "Info" "" "" "2018.07.18.13:30:22 Info: Parameterizing module clk_0" {  } {  } 0 0 "2018.07.18.13:30:22 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1531888222900 ""}
{ "Info" "" "" "2018.07.18.13:30:22 Info: Adding dacctrl \[altera_avalon_pio 18.0\]" {  } {  } 0 0 "2018.07.18.13:30:22 Info: Adding dacctrl \[altera_avalon_pio 18.0\]" 0 0 "Shell" 0 -1 1531888222900 ""}
{ "Info" "" "" "2018.07.18.13:30:22 Info: Parameterizing module dacctrl" {  } {  } 0 0 "2018.07.18.13:30:22 Info: Parameterizing module dacctrl" 0 0 "Shell" 0 -1 1531888222900 ""}
{ "Info" "" "" "2018.07.18.13:30:22 Info: Adding ext_rst \[altera_avalon_pio 18.0\]" {  } {  } 0 0 "2018.07.18.13:30:22 Info: Adding ext_rst \[altera_avalon_pio 18.0\]" 0 0 "Shell" 0 -1 1531888222900 ""}
{ "Info" "" "" "2018.07.18.13:30:22 Info: Parameterizing module ext_rst" {  } {  } 0 0 "2018.07.18.13:30:22 Info: Parameterizing module ext_rst" 0 0 "Shell" 0 -1 1531888222900 ""}
{ "Info" "" "" "2018.07.18.13:30:22 Info: Adding exttrg_0 \[altera_avalon_pio 18.0\]" {  } {  } 0 0 "2018.07.18.13:30:22 Info: Adding exttrg_0 \[altera_avalon_pio 18.0\]" 0 0 "Shell" 0 -1 1531888222900 ""}
{ "Info" "" "" "2018.07.18.13:30:22 Info: Parameterizing module exttrg_0" {  } {  } 0 0 "2018.07.18.13:30:22 Info: Parameterizing module exttrg_0" 0 0 "Shell" 0 -1 1531888222900 ""}
{ "Info" "" "" "2018.07.18.13:30:22 Info: Adding fifo_0 \[altera_avalon_fifo 18.0\]" {  } {  } 0 0 "2018.07.18.13:30:22 Info: Adding fifo_0 \[altera_avalon_fifo 18.0\]" 0 0 "Shell" 0 -1 1531888222900 ""}
{ "Info" "" "" "2018.07.18.13:30:22 Info: Parameterizing module fifo_0" {  } {  } 0 0 "2018.07.18.13:30:22 Info: Parameterizing module fifo_0" 0 0 "Shell" 0 -1 1531888222900 ""}
{ "Info" "" "" "2018.07.18.13:30:22 Info: Adding fifo_1 \[altera_avalon_fifo 18.0\]" {  } {  } 0 0 "2018.07.18.13:30:22 Info: Adding fifo_1 \[altera_avalon_fifo 18.0\]" 0 0 "Shell" 0 -1 1531888222900 ""}
{ "Info" "" "" "2018.07.18.13:30:22 Info: Parameterizing module fifo_1" {  } {  } 0 0 "2018.07.18.13:30:22 Info: Parameterizing module fifo_1" 0 0 "Shell" 0 -1 1531888222900 ""}
{ "Info" "" "" "2018.07.18.13:30:22 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.0\]" {  } {  } 0 0 "2018.07.18.13:30:22 Info: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.0\]" 0 0 "Shell" 0 -1 1531888222900 ""}
{ "Info" "" "" "2018.07.18.13:30:22 Info: Parameterizing module jtag_uart_0" {  } {  } 0 0 "2018.07.18.13:30:22 Info: Parameterizing module jtag_uart_0" 0 0 "Shell" 0 -1 1531888222900 ""}
{ "Info" "" "" "2018.07.18.13:30:22 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 18.0\]" {  } {  } 0 0 "2018.07.18.13:30:22 Info: Adding nios2_gen2_0 \[altera_nios2_gen2 18.0\]" 0 0 "Shell" 0 -1 1531888222900 ""}
{ "Info" "" "" "2018.07.18.13:30:22 Info: Parameterizing module nios2_gen2_0" {  } {  } 0 0 "2018.07.18.13:30:22 Info: Parameterizing module nios2_gen2_0" 0 0 "Shell" 0 -1 1531888222900 ""}
{ "Info" "" "" "2018.07.18.13:30:22 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.0\]" {  } {  } 0 0 "2018.07.18.13:30:22 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.0\]" 0 0 "Shell" 0 -1 1531888222900 ""}
{ "Info" "" "" "2018.07.18.13:30:22 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2018.07.18.13:30:22 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1531888222900 ""}
{ "Info" "" "" "2018.07.18.13:30:22 Info: Adding version_info \[altera_avalon_pio 18.0\]" {  } {  } 0 0 "2018.07.18.13:30:22 Info: Adding version_info \[altera_avalon_pio 18.0\]" 0 0 "Shell" 0 -1 1531888222900 ""}
{ "Info" "" "" "2018.07.18.13:30:22 Info: Parameterizing module version_info" {  } {  } 0 0 "2018.07.18.13:30:22 Info: Parameterizing module version_info" 0 0 "Shell" 0 -1 1531888222900 ""}
{ "Info" "" "" "2018.07.18.13:30:22 Info: Adding write_en_pio \[altera_avalon_pio 18.0\]" {  } {  } 0 0 "2018.07.18.13:30:22 Info: Adding write_en_pio \[altera_avalon_pio 18.0\]" 0 0 "Shell" 0 -1 1531888222900 ""}
{ "Info" "" "" "2018.07.18.13:30:22 Info: Parameterizing module write_en_pio" {  } {  } 0 0 "2018.07.18.13:30:22 Info: Parameterizing module write_en_pio" 0 0 "Shell" 0 -1 1531888222900 ""}
{ "Info" "" "" "2018.07.18.13:30:22 Info: Building connections" {  } {  } 0 0 "2018.07.18.13:30:22 Info: Building connections" 0 0 "Shell" 0 -1 1531888222900 ""}
{ "Info" "" "" "2018.07.18.13:30:22 Info: Parameterizing connections" {  } {  } 0 0 "2018.07.18.13:30:22 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1531888222900 ""}
{ "Info" "" "" "2018.07.18.13:30:22 Info: Validating" {  } {  } 0 0 "2018.07.18.13:30:22 Info: Validating" 0 0 "Shell" 0 -1 1531888222900 ""}
{ "Info" "" "" "2018.07.18.13:30:23 Info: Done reading input file" {  } {  } 0 0 "2018.07.18.13:30:23 Info: Done reading input file" 0 0 "Shell" 0 -1 1531888223056 ""}
{ "Info" "" "" "2018.07.18.13:30:23 Info: TestRO.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2018.07.18.13:30:23 Info: TestRO.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1531888223338 ""}
{ "Info" "" "" "2018.07.18.13:30:23 Info: TestRO.version_info: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2018.07.18.13:30:23 Info: TestRO.version_info: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1531888223338 ""}
{ "Info" "" "" "2018.07.18.13:30:23 Info: TestRO: Generating TestRO \"TestRO\" for QUARTUS_SYNTH" {  } {  } 0 0 "2018.07.18.13:30:23 Info: TestRO: Generating TestRO \"TestRO\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1531888223712 ""}
{ "Info" "" "" "2018.07.18.13:30:26 Info: dacctrl: Starting RTL generation for module 'TestRO_dacctrl'" {  } {  } 0 0 "2018.07.18.13:30:26 Info: dacctrl: Starting RTL generation for module 'TestRO_dacctrl'" 0 0 "Shell" 0 -1 1531888226586 ""}
{ "Info" "TestRO_dacctrl_component_configuration.pl  --do_build_sim=0  ]" "" "2018.07.18.13:30:26 Info: dacctrl:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=TestRO_dacctrl --dir=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0033_dacctrl_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0033_dacctrl_gen/" {  } {  } 0 0 "2018.07.18.13:30:26 Info: dacctrl:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=TestRO_dacctrl --dir=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0033_dacctrl_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0033_dacctrl_gen/" 0 0 "Shell" 0 -1 1531888226586 ""}
{ "Info" "" "" "2018.07.18.13:30:26 Info: dacctrl: Done RTL generation for module 'TestRO_dacctrl'" {  } {  } 0 0 "2018.07.18.13:30:26 Info: dacctrl: Done RTL generation for module 'TestRO_dacctrl'" 0 0 "Shell" 0 -1 1531888226805 ""}
{ "Info" "" "" "2018.07.18.13:30:26 Info: dacctrl: \"TestRO\" instantiated altera_avalon_pio \"dacctrl\"" {  } {  } 0 0 "2018.07.18.13:30:26 Info: dacctrl: \"TestRO\" instantiated altera_avalon_pio \"dacctrl\"" 0 0 "Shell" 0 -1 1531888226805 ""}
{ "Info" "" "" "2018.07.18.13:30:26 Info: ext_rst: Starting RTL generation for module 'TestRO_ext_rst'" {  } {  } 0 0 "2018.07.18.13:30:26 Info: ext_rst: Starting RTL generation for module 'TestRO_ext_rst'" 0 0 "Shell" 0 -1 1531888226851 ""}
{ "Info" "TestRO_ext_rst_component_configuration.pl  --do_build_sim=0  ]" "" "2018.07.18.13:30:26 Info: ext_rst:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=TestRO_ext_rst --dir=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0034_ext_rst_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0034_ext_rst_gen/" {  } {  } 0 0 "2018.07.18.13:30:26 Info: ext_rst:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=TestRO_ext_rst --dir=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0034_ext_rst_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0034_ext_rst_gen/" 0 0 "Shell" 0 -1 1531888226851 ""}
{ "Info" "" "" "2018.07.18.13:30:27 Info: ext_rst: Done RTL generation for module 'TestRO_ext_rst'" {  } {  } 0 0 "2018.07.18.13:30:27 Info: ext_rst: Done RTL generation for module 'TestRO_ext_rst'" 0 0 "Shell" 0 -1 1531888227054 ""}
{ "Info" "" "" "2018.07.18.13:30:27 Info: ext_rst: \"TestRO\" instantiated altera_avalon_pio \"ext_rst\"" {  } {  } 0 0 "2018.07.18.13:30:27 Info: ext_rst: \"TestRO\" instantiated altera_avalon_pio \"ext_rst\"" 0 0 "Shell" 0 -1 1531888227070 ""}
{ "Info" "" "" "2018.07.18.13:30:27 Info: fifo_0: Starting RTL generation for module 'TestRO_fifo_0'" {  } {  } 0 0 "2018.07.18.13:30:27 Info: fifo_0: Starting RTL generation for module 'TestRO_fifo_0'" 0 0 "Shell" 0 -1 1531888227148 ""}
{ "Info" "TestRO_fifo_0_component_configuration.pl  --do_build_sim=0  ]" "" "2018.07.18.13:30:27 Info: fifo_0:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=TestRO_fifo_0 --dir=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0035_fifo_0_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0035_fifo_0_gen/" {  } {  } 0 0 "2018.07.18.13:30:27 Info: fifo_0:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=TestRO_fifo_0 --dir=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0035_fifo_0_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0035_fifo_0_gen/" 0 0 "Shell" 0 -1 1531888227148 ""}
{ "Info" "" "" "2018.07.18.13:30:27 Info: fifo_0: Done RTL generation for module 'TestRO_fifo_0'" {  } {  } 0 0 "2018.07.18.13:30:27 Info: fifo_0: Done RTL generation for module 'TestRO_fifo_0'" 0 0 "Shell" 0 -1 1531888227414 ""}
{ "Info" "" "" "2018.07.18.13:30:27 Info: fifo_0: \"TestRO\" instantiated altera_avalon_fifo \"fifo_0\"" {  } {  } 0 0 "2018.07.18.13:30:27 Info: fifo_0: \"TestRO\" instantiated altera_avalon_fifo \"fifo_0\"" 0 0 "Shell" 0 -1 1531888227414 ""}
{ "Info" "" "" "2018.07.18.13:30:27 Info: jtag_uart_0: Starting RTL generation for module 'TestRO_jtag_uart_0'" {  } {  } 0 0 "2018.07.18.13:30:27 Info: jtag_uart_0: Starting RTL generation for module 'TestRO_jtag_uart_0'" 0 0 "Shell" 0 -1 1531888227461 ""}
{ "Info" "TestRO_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]" "" "2018.07.18.13:30:27 Info: jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=TestRO_jtag_uart_0 --dir=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0036_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0036_jtag_uart_0_gen/" {  } {  } 0 0 "2018.07.18.13:30:27 Info: jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=TestRO_jtag_uart_0 --dir=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0036_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0036_jtag_uart_0_gen/" 0 0 "Shell" 0 -1 1531888227461 ""}
{ "Info" "" "" "2018.07.18.13:30:27 Info: jtag_uart_0: Done RTL generation for module 'TestRO_jtag_uart_0'" {  } {  } 0 0 "2018.07.18.13:30:27 Info: jtag_uart_0: Done RTL generation for module 'TestRO_jtag_uart_0'" 0 0 "Shell" 0 -1 1531888227711 ""}
{ "Info" "" "" "2018.07.18.13:30:27 Info: jtag_uart_0: \"TestRO\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 0 "2018.07.18.13:30:27 Info: jtag_uart_0: \"TestRO\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" 0 0 "Shell" 0 -1 1531888227711 ""}
{ "Info" "" "" "2018.07.18.13:30:27 Info: nios2_gen2_0: \"TestRO\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 0 "2018.07.18.13:30:27 Info: nios2_gen2_0: \"TestRO\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" 0 0 "Shell" 0 -1 1531888227887 ""}
{ "Info" "" "" "2018.07.18.13:30:27 Info: onchip_memory2_0: Starting RTL generation for module 'TestRO_onchip_memory2_0'" {  } {  } 0 0 "2018.07.18.13:30:27 Info: onchip_memory2_0: Starting RTL generation for module 'TestRO_onchip_memory2_0'" 0 0 "Shell" 0 -1 1531888227934 ""}
{ "Info" "TestRO_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]" "" "2018.07.18.13:30:27 Info: onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=TestRO_onchip_memory2_0 --dir=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0037_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0037_onchip_memory2_0_gen/" {  } {  } 0 0 "2018.07.18.13:30:27 Info: onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=TestRO_onchip_memory2_0 --dir=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0037_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0037_onchip_memory2_0_gen/" 0 0 "Shell" 0 -1 1531888227934 ""}
{ "Info" "" "" "2018.07.18.13:30:29 Info: onchip_memory2_0: Done RTL generation for module 'TestRO_onchip_memory2_0'" {  } {  } 0 0 "2018.07.18.13:30:29 Info: onchip_memory2_0: Done RTL generation for module 'TestRO_onchip_memory2_0'" 0 0 "Shell" 0 -1 1531888229034 ""}
{ "Info" "" "" "2018.07.18.13:30:29 Info: onchip_memory2_0: \"TestRO\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 0 "2018.07.18.13:30:29 Info: onchip_memory2_0: \"TestRO\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" 0 0 "Shell" 0 -1 1531888229034 ""}
{ "Info" "" "" "2018.07.18.13:30:29 Info: version_info: Starting RTL generation for module 'TestRO_version_info'" {  } {  } 0 0 "2018.07.18.13:30:29 Info: version_info: Starting RTL generation for module 'TestRO_version_info'" 0 0 "Shell" 0 -1 1531888229081 ""}
{ "Info" "TestRO_version_info_component_configuration.pl  --do_build_sim=0  ]" "" "2018.07.18.13:30:29 Info: version_info:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=TestRO_version_info --dir=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0038_version_info_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0038_version_info_gen/" {  } {  } 0 0 "2018.07.18.13:30:29 Info: version_info:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=TestRO_version_info --dir=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0038_version_info_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0038_version_info_gen/" 0 0 "Shell" 0 -1 1531888229081 ""}
{ "Info" "" "" "2018.07.18.13:30:29 Info: version_info: Done RTL generation for module 'TestRO_version_info'" {  } {  } 0 0 "2018.07.18.13:30:29 Info: version_info: Done RTL generation for module 'TestRO_version_info'" 0 0 "Shell" 0 -1 1531888229253 ""}
{ "Info" "" "" "2018.07.18.13:30:29 Info: version_info: \"TestRO\" instantiated altera_avalon_pio \"version_info\"" {  } {  } 0 0 "2018.07.18.13:30:29 Info: version_info: \"TestRO\" instantiated altera_avalon_pio \"version_info\"" 0 0 "Shell" 0 -1 1531888229253 ""}
{ "Info" "" "" "2018.07.18.13:30:31 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.07.18.13:30:31 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1531888231093 ""}
{ "Info" "" "" "2018.07.18.13:30:31 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.07.18.13:30:31 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1531888231187 ""}
{ "Info" "" "" "2018.07.18.13:30:31 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.07.18.13:30:31 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1531888231280 ""}
{ "Info" "" "" "2018.07.18.13:30:31 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.07.18.13:30:31 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1531888231374 ""}
{ "Info" "" "" "2018.07.18.13:30:31 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.07.18.13:30:31 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1531888231468 ""}
{ "Info" "" "" "2018.07.18.13:30:31 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.07.18.13:30:31 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1531888231562 ""}
{ "Info" "" "" "2018.07.18.13:30:31 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.07.18.13:30:31 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1531888231671 ""}
{ "Info" "" "" "2018.07.18.13:30:31 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.07.18.13:30:31 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1531888231749 ""}
{ "Info" "" "" "2018.07.18.13:30:31 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.07.18.13:30:31 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1531888231843 ""}
{ "Info" "" "" "2018.07.18.13:30:31 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.07.18.13:30:31 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1531888231952 ""}
{ "Info" "" "" "2018.07.18.13:30:32 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.07.18.13:30:32 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1531888232061 ""}
{ "Info" "" "" "2018.07.18.13:30:32 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.07.18.13:30:32 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1531888232155 ""}
{ "Info" "" "" "2018.07.18.13:30:33 Info: mm_interconnect_0: \"TestRO\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2018.07.18.13:30:33 Info: mm_interconnect_0: \"TestRO\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1531888233779 ""}
{ "Info" "" "" "2018.07.18.13:30:33 Info: irq_mapper: \"TestRO\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2018.07.18.13:30:33 Info: irq_mapper: \"TestRO\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1531888233794 ""}
{ "Info" "" "" "2018.07.18.13:30:33 Info: rst_controller: \"TestRO\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2018.07.18.13:30:33 Info: rst_controller: \"TestRO\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1531888233810 ""}
{ "Info" "" "" "2018.07.18.13:30:33 Info: cpu: Starting RTL generation for module 'TestRO_nios2_gen2_0_cpu'" {  } {  } 0 0 "2018.07.18.13:30:33 Info: cpu: Starting RTL generation for module 'TestRO_nios2_gen2_0_cpu'" 0 0 "Shell" 0 -1 1531888233826 ""}
{ "Info" "TestRO_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]" "" "2018.07.18.13:30:33 Info: cpu:   Generation command is \[exec C:/intelFPGA_lite/18.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=TestRO_nios2_gen2_0_cpu --dir=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0041_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.0/quartus/bin64/ --verilog --config=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0041_cpu_gen/" {  } {  } 0 0 "2018.07.18.13:30:33 Info: cpu:   Generation command is \[exec C:/intelFPGA_lite/18.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=TestRO_nios2_gen2_0_cpu --dir=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0041_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.0/quartus/bin64/ --verilog --config=C:/Users/icecube/AppData/Local/Temp/alt7730_8673959732420798086.dir/0041_cpu_gen/" 0 0 "Shell" 0 -1 1531888233826 ""}
{ "Info" "" "" "2018.07.18.13:30:36 Info: cpu: # 2018.07.18 13:30:34 (*) Starting Nios II generation" {  } {  } 0 0 "2018.07.18.13:30:36 Info: cpu: # 2018.07.18 13:30:34 (*) Starting Nios II generation" 0 0 "Shell" 0 -1 1531888236247 ""}
{ "Info" "" "" "2018.07.18.13:30:36 Info: cpu: # 2018.07.18 13:30:34 (*)   Checking for plaintext license." {  } {  } 0 0 "2018.07.18.13:30:36 Info: cpu: # 2018.07.18 13:30:34 (*)   Checking for plaintext license." 0 0 "Shell" 0 -1 1531888236247 ""}
{ "Info" "" "" "2018.07.18.13:30:36 Info: cpu: # 2018.07.18 13:30:34 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.0/quartus/bin64" {  } {  } 0 0 "2018.07.18.13:30:36 Info: cpu: # 2018.07.18 13:30:34 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.0/quartus/bin64" 0 0 "Shell" 0 -1 1531888236247 ""}
{ "Info" "" "" "2018.07.18.13:30:36 Info: cpu: # 2018.07.18 13:30:34 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 0 "2018.07.18.13:30:36 Info: cpu: # 2018.07.18 13:30:34 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" 0 0 "Shell" 0 -1 1531888236247 ""}
{ "Info" "" "" "2018.07.18.13:30:36 Info: cpu: # 2018.07.18 13:30:34 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 0 "2018.07.18.13:30:36 Info: cpu: # 2018.07.18 13:30:34 (*)   LM_LICENSE_FILE environment variable is empty" 0 0 "Shell" 0 -1 1531888236247 ""}
{ "Info" "" "" "2018.07.18.13:30:36 Info: cpu: # 2018.07.18 13:30:34 (*)   Plaintext license not found." {  } {  } 0 0 "2018.07.18.13:30:36 Info: cpu: # 2018.07.18 13:30:34 (*)   Plaintext license not found." 0 0 "Shell" 0 -1 1531888236247 ""}
{ "Info" "e." "" "2018.07.18.13:30:36 Info: cpu: # 2018.07.18 13:30:34 (*)   No license required to generate encrypted Nios II" {  } {  } 0 0 "2018.07.18.13:30:36 Info: cpu: # 2018.07.18 13:30:34 (*)   No license required to generate encrypted Nios II" 0 0 "Shell" 0 -1 1531888236247 ""}
{ "Info" "" "" "2018.07.18.13:30:36 Info: cpu: # 2018.07.18 13:30:34 (*)   Elaborating CPU configuration settings" {  } {  } 0 0 "2018.07.18.13:30:36 Info: cpu: # 2018.07.18 13:30:34 (*)   Elaborating CPU configuration settings" 0 0 "Shell" 0 -1 1531888236247 ""}
{ "Info" "" "" "2018.07.18.13:30:36 Info: cpu: # 2018.07.18 13:30:34 (*)   Creating all objects for CPU" {  } {  } 0 0 "2018.07.18.13:30:36 Info: cpu: # 2018.07.18 13:30:34 (*)   Creating all objects for CPU" 0 0 "Shell" 0 -1 1531888236247 ""}
{ "Info" "" "" "2018.07.18.13:30:36 Info: cpu: # 2018.07.18 13:30:35 (*)   Generating RTL from CPU objects" {  } {  } 0 0 "2018.07.18.13:30:36 Info: cpu: # 2018.07.18 13:30:35 (*)   Generating RTL from CPU objects" 0 0 "Shell" 0 -1 1531888236247 ""}
{ "Info" "" "" "2018.07.18.13:30:36 Info: cpu: # 2018.07.18 13:30:35 (*)   Creating plain-text RTL" {  } {  } 0 0 "2018.07.18.13:30:36 Info: cpu: # 2018.07.18 13:30:35 (*)   Creating plain-text RTL" 0 0 "Shell" 0 -1 1531888236247 ""}
{ "Info" "" "" "2018.07.18.13:30:36 Info: cpu: # 2018.07.18 13:30:36 (*) Done Nios II generation" {  } {  } 0 0 "2018.07.18.13:30:36 Info: cpu: # 2018.07.18 13:30:36 (*) Done Nios II generation" 0 0 "Shell" 0 -1 1531888236247 ""}
{ "Info" "" "" "2018.07.18.13:30:36 Info: cpu: Done RTL generation for module 'TestRO_nios2_gen2_0_cpu'" {  } {  } 0 0 "2018.07.18.13:30:36 Info: cpu: Done RTL generation for module 'TestRO_nios2_gen2_0_cpu'" 0 0 "Shell" 0 -1 1531888236247 ""}
{ "Info" "" "" "2018.07.18.13:30:36 Info: cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 0 "2018.07.18.13:30:36 Info: cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" 0 0 "Shell" 0 -1 1531888236247 ""}
{ "Info" "" "" "2018.07.18.13:30:36 Info: nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 0 "2018.07.18.13:30:36 Info: nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" 0 0 "Shell" 0 -1 1531888236263 ""}
{ "Info" "" "" "2018.07.18.13:30:36 Info: jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 0 "2018.07.18.13:30:36 Info: jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" 0 0 "Shell" 0 -1 1531888236278 ""}
{ "Info" "" "" "2018.07.18.13:30:36 Info: nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 0 "2018.07.18.13:30:36 Info: nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" 0 0 "Shell" 0 -1 1531888236278 ""}
{ "Info" "" "" "2018.07.18.13:30:36 Info: jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 0 "2018.07.18.13:30:36 Info: jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" 0 0 "Shell" 0 -1 1531888236294 ""}
{ "Info" "" "" "2018.07.18.13:30:36 Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 0 "2018.07.18.13:30:36 Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1531888236294 ""}
{ "Info" "" "" "2018.07.18.13:30:36 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2018.07.18.13:30:36 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1531888236325 ""}
{ "Info" "" "" "2018.07.18.13:30:36 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2018.07.18.13:30:36 Info: router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1531888236341 ""}
{ "Info" "" "" "2018.07.18.13:30:36 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2018.07.18.13:30:36 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1531888236356 ""}
{ "Info" "" "" "2018.07.18.13:30:36 Info: router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\"" {  } {  } 0 0 "2018.07.18.13:30:36 Info: router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\"" 0 0 "Shell" 0 -1 1531888236356 ""}
{ "Info" "" "" "2018.07.18.13:30:36 Info: router_009: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_009\"" {  } {  } 0 0 "2018.07.18.13:30:36 Info: router_009: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_009\"" 0 0 "Shell" 0 -1 1531888236372 ""}
{ "Info" "" "" "2018.07.18.13:30:36 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2018.07.18.13:30:36 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1531888236372 ""}
{ "Info" "" "" "2018.07.18.13:30:36 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 0 "2018.07.18.13:30:36 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" 0 0 "Shell" 0 -1 1531888236372 ""}
{ "Info" "" "" "2018.07.18.13:30:36 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2018.07.18.13:30:36 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1531888236387 ""}
{ "Info" "" "" "2018.07.18.13:30:36 Info: cmd_mux_007: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_007\"" {  } {  } 0 0 "2018.07.18.13:30:36 Info: cmd_mux_007: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_007\"" 0 0 "Shell" 0 -1 1531888236403 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.07.18.13:30:36 Info: Reusing file C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules" {  } {  } 0 0 "2018.07.18.13:30:36 Info: Reusing file C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules" 0 0 "Shell" 0 -1 1531888236403 ""}
{ "Info" "" "" "2018.07.18.13:30:36 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2018.07.18.13:30:36 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1531888236403 ""}
{ "Info" "" "" "2018.07.18.13:30:36 Info: rsp_demux_007: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_007\"" {  } {  } 0 0 "2018.07.18.13:30:36 Info: rsp_demux_007: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_007\"" 0 0 "Shell" 0 -1 1531888236419 ""}
{ "Info" "" "" "2018.07.18.13:30:36 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2018.07.18.13:30:36 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1531888236419 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.07.18.13:30:36 Info: Reusing file C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules" {  } {  } 0 0 "2018.07.18.13:30:36 Info: Reusing file C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules" 0 0 "Shell" 0 -1 1531888236434 ""}
{ "Info" "" "" "2018.07.18.13:30:36 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 0 "2018.07.18.13:30:36 Info: rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" 0 0 "Shell" 0 -1 1531888236434 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.07.18.13:30:36 Info: Reusing file C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules" {  } {  } 0 0 "2018.07.18.13:30:36 Info: Reusing file C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules" 0 0 "Shell" 0 -1 1531888236450 ""}
{ "Info" "" "" "2018.07.18.13:30:36 Info: onchip_memory2_0_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"onchip_memory2_0_s1_cmd_width_adapter\"" {  } {  } 0 0 "2018.07.18.13:30:36 Info: onchip_memory2_0_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"onchip_memory2_0_s1_cmd_width_adapter\"" 0 0 "Shell" 0 -1 1531888236450 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2018.07.18.13:30:36 Info: Reusing file C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules" {  } {  } 0 0 "2018.07.18.13:30:36 Info: Reusing file C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/TestRO/synthesis/submodules" 0 0 "Shell" 0 -1 1531888236466 ""}
{ "Info" "" "" "2018.07.18.13:30:36 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2018.07.18.13:30:36 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1531888236613 ""}
{ "Info" "" "" "2018.07.18.13:30:36 Info: avalon_st_adapter_006: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_006\"" {  } {  } 0 0 "2018.07.18.13:30:36 Info: avalon_st_adapter_006: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_006\"" 0 0 "Shell" 0 -1 1531888236757 ""}
{ "Info" "" "" "2018.07.18.13:30:36 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2018.07.18.13:30:36 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1531888236757 ""}
{ "Info" "" "" "2018.07.18.13:30:36 Info: error_adapter_0: \"avalon_st_adapter_006\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2018.07.18.13:30:36 Info: error_adapter_0: \"avalon_st_adapter_006\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1531888236757 ""}
{ "Info" "" "" "2018.07.18.13:30:36 Info: TestRO: Done \"TestRO\" with 35 modules, 50 files" {  } {  } 0 0 "2018.07.18.13:30:36 Info: TestRO: Done \"TestRO\" with 35 modules, 50 files" 0 0 "Shell" 0 -1 1531888236757 ""}
{ "Info" "" "" "2018.07.18.13:30:37 Info: qsys-generate succeeded." {  } {  } 0 0 "2018.07.18.13:30:37 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1531888237054 ""}
{ "Info" "" "" "2018.07.18.13:30:37 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2018.07.18.13:30:37 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1531888237054 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "ADC_PLL.v ADC_PLL.BAK.v " "Backing up file \"ADC_PLL.v\" to \"ADC_PLL.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1531888237382 ""}
{ "Info" "IIPMAN_IPRGEN_START" "altera_pll ADC_PLL.v " "Started upgrading IP component altera_pll with file \"ADC_PLL.v\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1531888237382 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "ADCINCLKCTRL.qsys ADCINCLKCTRL.BAK.qsys " "Backing up file \"ADCINCLKCTRL.qsys\" to \"ADCINCLKCTRL.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1531888262805 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "ADCINCLKCTRL/synthesis/ADCINCLKCTRL.v ADCINCLKCTRL.BAK.v " "Backing up file \"ADCINCLKCTRL/synthesis/ADCINCLKCTRL.v\" to \"ADCINCLKCTRL.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1531888262805 ""}
{ "Info" "IIPMAN_IPRGEN_START" "altclkctrl ADCINCLKCTRL.qsys " "Started upgrading IP component altclkctrl with file \"ADCINCLKCTRL.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1531888262805 ""}
{ "Info" "" "" "2018.07.18.13:31:07 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2018.07.18.13:31:07 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1531888267757 ""}
{ "Info" "" "" "2018.07.18.13:31:07 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2018.07.18.13:31:07 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1531888267757 ""}
{ "Info" "ADCINCLKCTRL_generation.rpt" "" "2018.07.18.13:31:12 Info: Saving generation log to C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/ADCINCLKCTRL" {  } {  } 0 0 "2018.07.18.13:31:12 Info: Saving generation log to C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/ADCINCLKCTRL" 0 0 "Shell" 0 -1 1531888272506 ""}
{ "Info" "" "" "2018.07.18.13:31:12 Info: Starting: Create simulation model" {  } {  } 0 0 "2018.07.18.13:31:12 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1531888272506 ""}
{ "Info" "" "" "2018.07.18.13:31:12 Info: qsys-generate C:\\Users\\icecube\\WorkSpace\\Altera\\D-Egg_fw\\CommTest_2ADC_dev\\ADCINCLKCTRL.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\\Users\\icecube\\WorkSpace\\Altera\\D-Egg_fw\\CommTest_2ADC_dev\\ADCINCLKCTRL\\simulation --family=\"Cyclone V\" --part=5CEFA7F23I7" {  } {  } 0 0 "2018.07.18.13:31:12 Info: qsys-generate C:\\Users\\icecube\\WorkSpace\\Altera\\D-Egg_fw\\CommTest_2ADC_dev\\ADCINCLKCTRL.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\\Users\\icecube\\WorkSpace\\Altera\\D-Egg_fw\\CommTest_2ADC_dev\\ADCINCLKCTRL\\simulation --family=\"Cyclone V\" --part=5CEFA7F23I7" 0 0 "Shell" 0 -1 1531888272506 ""}
{ "Info" "ADCINCLKCTRL.qsys" "" "2018.07.18.13:31:12 Info: Loading CommTest_2ADC_dev" {  } {  } 0 0 "2018.07.18.13:31:12 Info: Loading CommTest_2ADC_dev" 0 0 "Shell" 0 -1 1531888272537 ""}
{ "Info" "" "" "2018.07.18.13:31:12 Info: Reading input file" {  } {  } 0 0 "2018.07.18.13:31:12 Info: Reading input file" 0 0 "Shell" 0 -1 1531888272631 ""}
{ "Info" "" "" "2018.07.18.13:31:12 Info: Adding altclkctrl_0 \[altclkctrl 18.0\]" {  } {  } 0 0 "2018.07.18.13:31:12 Info: Adding altclkctrl_0 \[altclkctrl 18.0\]" 0 0 "Shell" 0 -1 1531888272631 ""}
{ "Info" "" "" "2018.07.18.13:31:12 Info: Parameterizing module altclkctrl_0" {  } {  } 0 0 "2018.07.18.13:31:12 Info: Parameterizing module altclkctrl_0" 0 0 "Shell" 0 -1 1531888272631 ""}
{ "Info" "" "" "2018.07.18.13:31:12 Info: Building connections" {  } {  } 0 0 "2018.07.18.13:31:12 Info: Building connections" 0 0 "Shell" 0 -1 1531888272631 ""}
{ "Info" "" "" "2018.07.18.13:31:12 Info: Parameterizing connections" {  } {  } 0 0 "2018.07.18.13:31:12 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1531888272631 ""}
{ "Info" "" "" "2018.07.18.13:31:12 Info: Validating" {  } {  } 0 0 "2018.07.18.13:31:12 Info: Validating" 0 0 "Shell" 0 -1 1531888272631 ""}
{ "Info" "" "" "2018.07.18.13:31:12 Info: Done reading input file" {  } {  } 0 0 "2018.07.18.13:31:12 Info: Done reading input file" 0 0 "Shell" 0 -1 1531888272646 ""}
{ "Info" "" "" "2018.07.18.13:31:12 Info: ADCINCLKCTRL.altclkctrl_0: Targeting device family: Cyclone V." {  } {  } 0 0 "2018.07.18.13:31:12 Info: ADCINCLKCTRL.altclkctrl_0: Targeting device family: Cyclone V." 0 0 "Shell" 0 -1 1531888272756 ""}
{ "Info" "" "" "2018.07.18.13:31:12 Info: ADCINCLKCTRL.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs." {  } {  } 0 0 "2018.07.18.13:31:12 Info: ADCINCLKCTRL.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs." 0 0 "Shell" 0 -1 1531888272756 ""}
{ "Info" "" "" "2018.07.18.13:31:12 Info: ADCINCLKCTRL.altclkctrl_0: The register mode of port 'ena' is unavailable while 'ena' port not added." {  } {  } 0 0 "2018.07.18.13:31:12 Info: ADCINCLKCTRL.altclkctrl_0: The register mode of port 'ena' is unavailable while 'ena' port not added." 0 0 "Shell" 0 -1 1531888272756 ""}
{ "Info" "" "" "2018.07.18.13:31:12 Info: ADCINCLKCTRL: Generating ADCINCLKCTRL \"ADCINCLKCTRL\" for SIM_VERILOG" {  } {  } 0 0 "2018.07.18.13:31:12 Info: ADCINCLKCTRL: Generating ADCINCLKCTRL \"ADCINCLKCTRL\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1531888272834 ""}
{ "Info" "" "" "2018.07.18.13:31:13 Info: altclkctrl_0: Generating top-level entity ADCINCLKCTRL_altclkctrl_0." {  } {  } 0 0 "2018.07.18.13:31:13 Info: altclkctrl_0: Generating top-level entity ADCINCLKCTRL_altclkctrl_0." 0 0 "Shell" 0 -1 1531888273136 ""}
{ "Info" "" "" "2018.07.18.13:31:13 Info: altclkctrl_0: \"ADCINCLKCTRL\" instantiated altclkctrl \"altclkctrl_0\"" {  } {  } 0 0 "2018.07.18.13:31:13 Info: altclkctrl_0: \"ADCINCLKCTRL\" instantiated altclkctrl \"altclkctrl_0\"" 0 0 "Shell" 0 -1 1531888273386 ""}
{ "Info" "" "" "2018.07.18.13:31:13 Info: ADCINCLKCTRL: Done \"ADCINCLKCTRL\" with 2 modules, 2 files" {  } {  } 0 0 "2018.07.18.13:31:13 Info: ADCINCLKCTRL: Done \"ADCINCLKCTRL\" with 2 modules, 2 files" 0 0 "Shell" 0 -1 1531888273386 ""}
{ "Info" "" "" "2018.07.18.13:31:13 Info: qsys-generate succeeded." {  } {  } 0 0 "2018.07.18.13:31:13 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1531888273417 ""}
{ "Info" "" "" "2018.07.18.13:31:13 Info: Finished: Create simulation model" {  } {  } 0 0 "2018.07.18.13:31:13 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1531888273417 ""}
{ "Info" "" "" "2018.07.18.13:31:13 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2018.07.18.13:31:13 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1531888273417 ""}
{ "Info" " --use-relative-paths=true" "" "2018.07.18.13:31:13 Info: sim-script-gen --spd=C:\\Users\\icecube\\WorkSpace\\Altera\\D-Egg_fw\\CommTest_2ADC_dev\\ADCINCLKCTRL\\ADCINCLKCTRL.spd --output-directory=C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/ADCINCLKCTRL/simulation" {  } {  } 0 0 "2018.07.18.13:31:13 Info: sim-script-gen --spd=C:\\Users\\icecube\\WorkSpace\\Altera\\D-Egg_fw\\CommTest_2ADC_dev\\ADCINCLKCTRL\\ADCINCLKCTRL.spd --output-directory=C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/ADCINCLKCTRL/simulation" 0 0 "Shell" 0 -1 1531888273417 ""}
{ "Info" " --use-relative-paths=true" "" "2018.07.18.13:31:13 Info: Doing: ip-make-simscript --spd=C:\\Users\\icecube\\WorkSpace\\Altera\\D-Egg_fw\\CommTest_2ADC_dev\\ADCINCLKCTRL\\ADCINCLKCTRL.spd --output-directory=C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/ADCINCLKCTRL/simulation" {  } {  } 0 0 "2018.07.18.13:31:13 Info: Doing: ip-make-simscript --spd=C:\\Users\\icecube\\WorkSpace\\Altera\\D-Egg_fw\\CommTest_2ADC_dev\\ADCINCLKCTRL\\ADCINCLKCTRL.spd --output-directory=C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/ADCINCLKCTRL/simulation" 0 0 "Shell" 0 -1 1531888273417 ""}
{ "Info" " directory:" "" "2018.07.18.13:31:14 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/ADCINCLKCTRL/simulation" {  } {  } 0 0 "2018.07.18.13:31:14 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/ADCINCLKCTRL/simulation" 0 0 "Shell" 0 -1 1531888274183 ""}
{ "Info" "msim_setup.tcl" "" "2018.07.18.13:31:14 Info:     mentor" {  } {  } 0 0 "2018.07.18.13:31:14 Info:     mentor" 0 0 "Shell" 0 -1 1531888274183 ""}
{ "Info" " directory:" "" "2018.07.18.13:31:14 Info: Generating the following file(s) for VCS simulator in C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/ADCINCLKCTRL/simulation" {  } {  } 0 0 "2018.07.18.13:31:14 Info: Generating the following file(s) for VCS simulator in C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/ADCINCLKCTRL/simulation" 0 0 "Shell" 0 -1 1531888274198 ""}
{ "Info" "vcs_setup.sh" "" "2018.07.18.13:31:14 Info:     synopsys/vcs" {  } {  } 0 0 "2018.07.18.13:31:14 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1531888274198 ""}
{ "Info" " directory:" "" "2018.07.18.13:31:14 Info: Generating the following file(s) for VCSMX simulator in C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/ADCINCLKCTRL/simulation" {  } {  } 0 0 "2018.07.18.13:31:14 Info: Generating the following file(s) for VCSMX simulator in C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/ADCINCLKCTRL/simulation" 0 0 "Shell" 0 -1 1531888274198 ""}
{ "Info" "synopsys_sim.setup" "" "2018.07.18.13:31:14 Info:     synopsys/vcsmx" {  } {  } 0 0 "2018.07.18.13:31:14 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1531888274214 ""}
{ "Info" "vcsmx_setup.sh" "" "2018.07.18.13:31:14 Info:     synopsys/vcsmx" {  } {  } 0 0 "2018.07.18.13:31:14 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1531888274214 ""}
{ "Info" " directory:" "" "2018.07.18.13:31:14 Info: Generating the following file(s) for NCSIM simulator in C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/ADCINCLKCTRL/simulation" {  } {  } 0 0 "2018.07.18.13:31:14 Info: Generating the following file(s) for NCSIM simulator in C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/ADCINCLKCTRL/simulation" 0 0 "Shell" 0 -1 1531888274214 ""}
{ "Info" "cds.lib" "" "2018.07.18.13:31:14 Info:     cadence" {  } {  } 0 0 "2018.07.18.13:31:14 Info:     cadence" 0 0 "Shell" 0 -1 1531888274229 ""}
{ "Info" "hdl.var" "" "2018.07.18.13:31:14 Info:     cadence" {  } {  } 0 0 "2018.07.18.13:31:14 Info:     cadence" 0 0 "Shell" 0 -1 1531888274229 ""}
{ "Info" "ncsim_setup.sh" "" "2018.07.18.13:31:14 Info:     cadence" {  } {  } 0 0 "2018.07.18.13:31:14 Info:     cadence" 0 0 "Shell" 0 -1 1531888274229 ""}
{ "Info" " directory" "" "2018.07.18.13:31:14 Info:     1 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2018.07.18.13:31:14 Info:     1 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1531888274229 ""}
{ "Info" " directory:" "" "2018.07.18.13:31:14 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/ADCINCLKCTRL/simulation" {  } {  } 0 0 "2018.07.18.13:31:14 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/ADCINCLKCTRL/simulation" 0 0 "Shell" 0 -1 1531888274229 ""}
{ "Info" "rivierapro_setup.tcl" "" "2018.07.18.13:31:14 Info:     aldec" {  } {  } 0 0 "2018.07.18.13:31:14 Info:     aldec" 0 0 "Shell" 0 -1 1531888274245 ""}
{ "Info" "." "" "2018.07.18.13:31:14 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/ADCINCLKCTRL/simulation" {  } {  } 0 0 "2018.07.18.13:31:14 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/icecube/WorkSpace/Altera/D-Egg_fw/CommTest_2ADC_dev/ADCINCLKCTRL/simulation" 0 0 "Shell" 0 -1 1531888274245 ""}
{ "Info" "" "" "2018.07.18.13:31:14 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2018.07.18.13:31:14 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1531888274245 ""}
{ "Info" "" "" "2018.07.18.13:31:14 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2018.07.18.13:31:14 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1531888274245 ""}
{ "Info" "" "" "2018.07.18.13:31:14 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2018.07.18.13:31:14 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1531888274245 ""}
{ "Info" "" "" "2018.07.18.13:31:14 Info: qsys-generate C:\\Users\\icecube\\WorkSpace\\Altera\\D-Egg_fw\\CommTest_2ADC_dev\\ADCINCLKCTRL.qsys --block-symbol-file --output-directory=C:\\Users\\icecube\\WorkSpace\\Altera\\D-Egg_fw\\CommTest_2ADC_dev\\ADCINCLKCTRL --family=\"Cyclone V\" --part=5CEFA7F23I7" {  } {  } 0 0 "2018.07.18.13:31:14 Info: qsys-generate C:\\Users\\icecube\\WorkSpace\\Altera\\D-Egg_fw\\CommTest_2ADC_dev\\ADCINCLKCTRL.qsys --block-symbol-file --output-directory=C:\\Users\\icecube\\WorkSpace\\Altera\\D-Egg_fw\\CommTest_2ADC_dev\\ADCINCLKCTRL --family=\"Cyclone V\" --part=5CEFA7F23I7" 0 0 "Shell" 0 -1 1531888274245 ""}
{ "Info" "ADCINCLKCTRL.qsys" "" "2018.07.18.13:31:14 Info: Loading CommTest_2ADC_dev" {  } {  } 0 0 "2018.07.18.13:31:14 Info: Loading CommTest_2ADC_dev" 0 0 "Shell" 0 -1 1531888274245 ""}
{ "Info" "" "" "2018.07.18.13:31:14 Info: Reading input file" {  } {  } 0 0 "2018.07.18.13:31:14 Info: Reading input file" 0 0 "Shell" 0 -1 1531888274308 ""}
{ "Info" "" "" "2018.07.18.13:31:14 Info: Adding altclkctrl_0 \[altclkctrl 18.0\]" {  } {  } 0 0 "2018.07.18.13:31:14 Info: Adding altclkctrl_0 \[altclkctrl 18.0\]" 0 0 "Shell" 0 -1 1531888274308 ""}
{ "Info" "" "" "2018.07.18.13:31:14 Info: Parameterizing module altclkctrl_0" {  } {  } 0 0 "2018.07.18.13:31:14 Info: Parameterizing module altclkctrl_0" 0 0 "Shell" 0 -1 1531888274308 ""}
{ "Info" "" "" "2018.07.18.13:31:14 Info: Building connections" {  } {  } 0 0 "2018.07.18.13:31:14 Info: Building connections" 0 0 "Shell" 0 -1 1531888274308 ""}
{ "Info" "" "" "2018.07.18.13:31:14 Info: Parameterizing connections" {  } {  } 0 0 "2018.07.18.13:31:14 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1531888274308 ""}
{ "Info" "" "" "2018.07.18.13:31:14 Info: Validating" {  } {  } 0 0 "2018.07.18.13:31:14 Info: Validating" 0 0 "Shell" 0 -1 1531888274308 ""}
{ "Info" "" "" "2018.07.18.13:31:14 Info: Done reading input file" {  } {  } 0 0 "2018.07.18.13:31:14 Info: Done reading input file" 0 0 "Shell" 0 -1 1531888274323 ""}
{ "Info" "" "" "2018.07.18.13:31:14 Info: ADCINCLKCTRL.altclkctrl_0: Targeting device family: Cyclone V." {  } {  } 0 0 "2018.07.18.13:31:14 Info: ADCINCLKCTRL.altclkctrl_0: Targeting device family: Cyclone V." 0 0 "Shell" 0 -1 1531888274417 ""}
{ "Info" "" "" "2018.07.18.13:31:14 Info: ADCINCLKCTRL.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs." {  } {  } 0 0 "2018.07.18.13:31:14 Info: ADCINCLKCTRL.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs." 0 0 "Shell" 0 -1 1531888274417 ""}
{ "Info" "" "" "2018.07.18.13:31:14 Info: ADCINCLKCTRL.altclkctrl_0: The register mode of port 'ena' is unavailable while 'ena' port not added." {  } {  } 0 0 "2018.07.18.13:31:14 Info: ADCINCLKCTRL.altclkctrl_0: The register mode of port 'ena' is unavailable while 'ena' port not added." 0 0 "Shell" 0 -1 1531888274417 ""}
{ "Info" "" "" "2018.07.18.13:31:14 Info: qsys-generate succeeded." {  } {  } 0 0 "2018.07.18.13:31:14 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1531888274823 ""}
{ "Info" "" "" "2018.07.18.13:31:14 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2018.07.18.13:31:14 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1531888274823 ""}
{ "Info" "" "" "2018.07.18.13:31:14 Info:" {  } {  } 0 0 "2018.07.18.13:31:14 Info:" 0 0 "Shell" 0 -1 1531888274823 ""}
{ "Info" "" "" "2018.07.18.13:31:14 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2018.07.18.13:31:14 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1531888274823 ""}
{ "Info" "" "" "2018.07.18.13:31:14 Info: qsys-generate C:\\Users\\icecube\\WorkSpace\\Altera\\D-Egg_fw\\CommTest_2ADC_dev\\ADCINCLKCTRL.qsys --synthesis=VERILOG --output-directory=C:\\Users\\icecube\\WorkSpace\\Altera\\D-Egg_fw\\CommTest_2ADC_dev\\ADCINCLKCTRL\\synthesis --family=\"Cyclone V\" --part=5CEFA7F23I7" {  } {  } 0 0 "2018.07.18.13:31:14 Info: qsys-generate C:\\Users\\icecube\\WorkSpace\\Altera\\D-Egg_fw\\CommTest_2ADC_dev\\ADCINCLKCTRL.qsys --synthesis=VERILOG --output-directory=C:\\Users\\icecube\\WorkSpace\\Altera\\D-Egg_fw\\CommTest_2ADC_dev\\ADCINCLKCTRL\\synthesis --family=\"Cyclone V\" --part=5CEFA7F23I7" 0 0 "Shell" 0 -1 1531888274823 ""}
{ "Info" "ADCINCLKCTRL.qsys" "" "2018.07.18.13:31:14 Info: Loading CommTest_2ADC_dev" {  } {  } 0 0 "2018.07.18.13:31:14 Info: Loading CommTest_2ADC_dev" 0 0 "Shell" 0 -1 1531888274823 ""}
{ "Info" "" "" "2018.07.18.13:31:14 Info: Reading input file" {  } {  } 0 0 "2018.07.18.13:31:14 Info: Reading input file" 0 0 "Shell" 0 -1 1531888274886 ""}
{ "Info" "" "" "2018.07.18.13:31:14 Info: Adding altclkctrl_0 \[altclkctrl 18.0\]" {  } {  } 0 0 "2018.07.18.13:31:14 Info: Adding altclkctrl_0 \[altclkctrl 18.0\]" 0 0 "Shell" 0 -1 1531888274886 ""}
{ "Info" "" "" "2018.07.18.13:31:14 Info: Parameterizing module altclkctrl_0" {  } {  } 0 0 "2018.07.18.13:31:14 Info: Parameterizing module altclkctrl_0" 0 0 "Shell" 0 -1 1531888274886 ""}
{ "Info" "" "" "2018.07.18.13:31:14 Info: Building connections" {  } {  } 0 0 "2018.07.18.13:31:14 Info: Building connections" 0 0 "Shell" 0 -1 1531888274886 ""}
{ "Info" "" "" "2018.07.18.13:31:14 Info: Parameterizing connections" {  } {  } 0 0 "2018.07.18.13:31:14 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1531888274886 ""}
{ "Info" "" "" "2018.07.18.13:31:14 Info: Validating" {  } {  } 0 0 "2018.07.18.13:31:14 Info: Validating" 0 0 "Shell" 0 -1 1531888274886 ""}
{ "Info" "" "" "2018.07.18.13:31:14 Info: Done reading input file" {  } {  } 0 0 "2018.07.18.13:31:14 Info: Done reading input file" 0 0 "Shell" 0 -1 1531888274901 ""}
{ "Info" "" "" "2018.07.18.13:31:14 Info: ADCINCLKCTRL.altclkctrl_0: Targeting device family: Cyclone V." {  } {  } 0 0 "2018.07.18.13:31:14 Info: ADCINCLKCTRL.altclkctrl_0: Targeting device family: Cyclone V." 0 0 "Shell" 0 -1 1531888274979 ""}
{ "Info" "" "" "2018.07.18.13:31:14 Info: ADCINCLKCTRL.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs." {  } {  } 0 0 "2018.07.18.13:31:14 Info: ADCINCLKCTRL.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs." 0 0 "Shell" 0 -1 1531888274979 ""}
{ "Info" "" "" "2018.07.18.13:31:14 Info: ADCINCLKCTRL.altclkctrl_0: The register mode of port 'ena' is unavailable while 'ena' port not added." {  } {  } 0 0 "2018.07.18.13:31:14 Info: ADCINCLKCTRL.altclkctrl_0: The register mode of port 'ena' is unavailable while 'ena' port not added." 0 0 "Shell" 0 -1 1531888274979 ""}
{ "Info" "" "" "2018.07.18.13:31:15 Info: ADCINCLKCTRL: Generating ADCINCLKCTRL \"ADCINCLKCTRL\" for QUARTUS_SYNTH" {  } {  } 0 0 "2018.07.18.13:31:15 Info: ADCINCLKCTRL: Generating ADCINCLKCTRL \"ADCINCLKCTRL\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1531888275011 ""}
{ "Info" "" "" "2018.07.18.13:31:15 Info: altclkctrl_0: Generating top-level entity ADCINCLKCTRL_altclkctrl_0." {  } {  } 0 0 "2018.07.18.13:31:15 Info: altclkctrl_0: Generating top-level entity ADCINCLKCTRL_altclkctrl_0." 0 0 "Shell" 0 -1 1531888275182 ""}
{ "Info" "" "" "2018.07.18.13:31:15 Info: altclkctrl_0: \"ADCINCLKCTRL\" instantiated altclkctrl \"altclkctrl_0\"" {  } {  } 0 0 "2018.07.18.13:31:15 Info: altclkctrl_0: \"ADCINCLKCTRL\" instantiated altclkctrl \"altclkctrl_0\"" 0 0 "Shell" 0 -1 1531888275229 ""}
{ "Info" "" "" "2018.07.18.13:31:15 Info: ADCINCLKCTRL: Done \"ADCINCLKCTRL\" with 2 modules, 2 files" {  } {  } 0 0 "2018.07.18.13:31:15 Info: ADCINCLKCTRL: Done \"ADCINCLKCTRL\" with 2 modules, 2 files" 0 0 "Shell" 0 -1 1531888275229 ""}
{ "Info" "" "" "2018.07.18.13:31:15 Info: qsys-generate succeeded." {  } {  } 0 0 "2018.07.18.13:31:15 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1531888275276 ""}
{ "Info" "" "" "2018.07.18.13:31:15 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2018.07.18.13:31:15 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1531888275276 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "SPICMD_FIFO.v SPICMD_FIFO.BAK.v " "Backing up file \"SPICMD_FIFO.v\" to \"SPICMD_FIFO.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1531888275323 ""}
{ "Info" "IIPMAN_IPRGEN_START" "FIFO SPICMD_FIFO.v " "Started upgrading IP component FIFO with file \"SPICMD_FIFO.v\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1531888275323 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "altclkctrl SYS_GCLK.qsys " "Completed upgrading IP component altclkctrl with file \"SYS_GCLK.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1531888276620 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "altera_pll SYS_PLL.v " "Completed upgrading IP component altera_pll with file \"SYS_PLL.v\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1531888276620 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "FIFO DAT_FIFO.v " "Completed upgrading IP component FIFO with file \"DAT_FIFO.v\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1531888276620 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "Qsys TestRO.qsys " "Completed upgrading IP component Qsys with file \"TestRO.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1531888276620 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "altera_pll ADC_PLL.v " "Completed upgrading IP component altera_pll with file \"ADC_PLL.v\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1531888276620 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "altclkctrl ADCINCLKCTRL.qsys " "Completed upgrading IP component altclkctrl with file \"ADCINCLKCTRL.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1531888276620 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "FIFO SPICMD_FIFO.v " "Completed upgrading IP component FIFO with file \"SPICMD_FIFO.v\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1531888276620 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/18.0/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script c:/intelfpga_lite/18.0/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1531888277291 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 0 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4871 " "Peak virtual memory: 4871 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1531888277291 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 18 13:31:17 2018 " "Processing ended: Wed Jul 18 13:31:17 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1531888277291 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:44 " "Elapsed time: 00:02:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1531888277291 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:09 " "Total CPU time (on all processors): 00:03:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1531888277291 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1531888277291 ""}
