

================================================================
== Vitis HLS Report for 'kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4'
================================================================
* Date:           Thu Oct 19 11:50:54 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        proj_kernel_attention
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  36.500 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    15683|    15683|  0.784 ms|  0.784 ms|  15683|  15683|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4  |    15681|    15681|         3|          1|          1|  15680|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       41|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       54|     -|
|Register             |        -|      -|       52|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       52|       95|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln17_fu_115_p2                |         +|   0|  0|  21|          14|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln17_fu_109_p2               |      icmp|   0|  0|  12|          14|          11|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  41|          32|          17|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                   |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten2242_load  |   9|          2|   14|         28|
    |gmem1_blk_n_R                             |   9|          2|    1|          2|
    |gmem_blk_n_W                              |   9|          2|    1|          2|
    |indvar_flatten2242_fu_64                  |   9|          2|   14|         28|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     |  54|         12|   32|         64|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |gmem1_addr_read_reg_163           |  32|   0|   32|          0|
    |icmp_ln17_reg_154                 |   1|   0|    1|          0|
    |indvar_flatten2242_fu_64          |  14|   0|   14|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  52|   0|   52|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                               Source Object                               |    C Type    |
+----------------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4|  return value|
|m_axi_gmem1_AWVALID   |  out|    1|       m_axi|                                                                      gmem1|       pointer|
|m_axi_gmem1_AWREADY   |   in|    1|       m_axi|                                                                      gmem1|       pointer|
|m_axi_gmem1_AWADDR    |  out|   64|       m_axi|                                                                      gmem1|       pointer|
|m_axi_gmem1_AWID      |  out|    1|       m_axi|                                                                      gmem1|       pointer|
|m_axi_gmem1_AWLEN     |  out|   32|       m_axi|                                                                      gmem1|       pointer|
|m_axi_gmem1_AWSIZE    |  out|    3|       m_axi|                                                                      gmem1|       pointer|
|m_axi_gmem1_AWBURST   |  out|    2|       m_axi|                                                                      gmem1|       pointer|
|m_axi_gmem1_AWLOCK    |  out|    2|       m_axi|                                                                      gmem1|       pointer|
|m_axi_gmem1_AWCACHE   |  out|    4|       m_axi|                                                                      gmem1|       pointer|
|m_axi_gmem1_AWPROT    |  out|    3|       m_axi|                                                                      gmem1|       pointer|
|m_axi_gmem1_AWQOS     |  out|    4|       m_axi|                                                                      gmem1|       pointer|
|m_axi_gmem1_AWREGION  |  out|    4|       m_axi|                                                                      gmem1|       pointer|
|m_axi_gmem1_AWUSER    |  out|    1|       m_axi|                                                                      gmem1|       pointer|
|m_axi_gmem1_WVALID    |  out|    1|       m_axi|                                                                      gmem1|       pointer|
|m_axi_gmem1_WREADY    |   in|    1|       m_axi|                                                                      gmem1|       pointer|
|m_axi_gmem1_WDATA     |  out|   32|       m_axi|                                                                      gmem1|       pointer|
|m_axi_gmem1_WSTRB     |  out|    4|       m_axi|                                                                      gmem1|       pointer|
|m_axi_gmem1_WLAST     |  out|    1|       m_axi|                                                                      gmem1|       pointer|
|m_axi_gmem1_WID       |  out|    1|       m_axi|                                                                      gmem1|       pointer|
|m_axi_gmem1_WUSER     |  out|    1|       m_axi|                                                                      gmem1|       pointer|
|m_axi_gmem1_ARVALID   |  out|    1|       m_axi|                                                                      gmem1|       pointer|
|m_axi_gmem1_ARREADY   |   in|    1|       m_axi|                                                                      gmem1|       pointer|
|m_axi_gmem1_ARADDR    |  out|   64|       m_axi|                                                                      gmem1|       pointer|
|m_axi_gmem1_ARID      |  out|    1|       m_axi|                                                                      gmem1|       pointer|
|m_axi_gmem1_ARLEN     |  out|   32|       m_axi|                                                                      gmem1|       pointer|
|m_axi_gmem1_ARSIZE    |  out|    3|       m_axi|                                                                      gmem1|       pointer|
|m_axi_gmem1_ARBURST   |  out|    2|       m_axi|                                                                      gmem1|       pointer|
|m_axi_gmem1_ARLOCK    |  out|    2|       m_axi|                                                                      gmem1|       pointer|
|m_axi_gmem1_ARCACHE   |  out|    4|       m_axi|                                                                      gmem1|       pointer|
|m_axi_gmem1_ARPROT    |  out|    3|       m_axi|                                                                      gmem1|       pointer|
|m_axi_gmem1_ARQOS     |  out|    4|       m_axi|                                                                      gmem1|       pointer|
|m_axi_gmem1_ARREGION  |  out|    4|       m_axi|                                                                      gmem1|       pointer|
|m_axi_gmem1_ARUSER    |  out|    1|       m_axi|                                                                      gmem1|       pointer|
|m_axi_gmem1_RVALID    |   in|    1|       m_axi|                                                                      gmem1|       pointer|
|m_axi_gmem1_RREADY    |  out|    1|       m_axi|                                                                      gmem1|       pointer|
|m_axi_gmem1_RDATA     |   in|   32|       m_axi|                                                                      gmem1|       pointer|
|m_axi_gmem1_RLAST     |   in|    1|       m_axi|                                                                      gmem1|       pointer|
|m_axi_gmem1_RID       |   in|    1|       m_axi|                                                                      gmem1|       pointer|
|m_axi_gmem1_RFIFONUM  |   in|    9|       m_axi|                                                                      gmem1|       pointer|
|m_axi_gmem1_RUSER     |   in|    1|       m_axi|                                                                      gmem1|       pointer|
|m_axi_gmem1_RRESP     |   in|    2|       m_axi|                                                                      gmem1|       pointer|
|m_axi_gmem1_BVALID    |   in|    1|       m_axi|                                                                      gmem1|       pointer|
|m_axi_gmem1_BREADY    |  out|    1|       m_axi|                                                                      gmem1|       pointer|
|m_axi_gmem1_BRESP     |   in|    2|       m_axi|                                                                      gmem1|       pointer|
|m_axi_gmem1_BID       |   in|    1|       m_axi|                                                                      gmem1|       pointer|
|m_axi_gmem1_BUSER     |   in|    1|       m_axi|                                                                      gmem1|       pointer|
|m_axi_gmem_AWVALID    |  out|    1|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_AWREADY    |   in|    1|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_AWADDR     |  out|   64|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_AWID       |  out|    1|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_AWLEN      |  out|   32|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_AWSIZE     |  out|    3|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_AWBURST    |  out|    2|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_AWLOCK     |  out|    2|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_AWCACHE    |  out|    4|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_AWPROT     |  out|    3|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_AWQOS      |  out|    4|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_AWREGION   |  out|    4|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_AWUSER     |  out|    1|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_WVALID     |  out|    1|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_WREADY     |   in|    1|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_WDATA      |  out|   32|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_WSTRB      |  out|    4|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_WLAST      |  out|    1|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_WID        |  out|    1|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_WUSER      |  out|    1|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_ARVALID    |  out|    1|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_ARREADY    |   in|    1|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_ARADDR     |  out|   64|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_ARID       |  out|    1|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_ARLEN      |  out|   32|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_ARSIZE     |  out|    3|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_ARBURST    |  out|    2|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_ARLOCK     |  out|    2|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_ARCACHE    |  out|    4|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_ARPROT     |  out|    3|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_ARQOS      |  out|    4|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_ARREGION   |  out|    4|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_ARUSER     |  out|    1|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_RVALID     |   in|    1|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_RREADY     |  out|    1|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_RDATA      |   in|   32|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_RLAST      |   in|    1|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_RID        |   in|    1|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_RFIFONUM   |   in|    9|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_RUSER      |   in|    1|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_RRESP      |   in|    2|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_BVALID     |   in|    1|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_BREADY     |  out|    1|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_BRESP      |   in|    2|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_BID        |   in|    1|       m_axi|                                                                       gmem|       pointer|
|m_axi_gmem_BUSER      |   in|    1|       m_axi|                                                                       gmem|       pointer|
|sext_ln17             |   in|   62|     ap_none|                                                                  sext_ln17|        scalar|
|sext_ln371_1          |   in|   62|     ap_none|                                                               sext_ln371_1|        scalar|
+----------------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.15>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvar_flatten2242 = alloca i32 1"   --->   Operation 6 'alloca' 'indvar_flatten2242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln371_1_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln371_1"   --->   Operation 7 'read' 'sext_ln371_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln17_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln17"   --->   Operation 8 'read' 'sext_ln17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln371_1_cast = sext i62 %sext_ln371_1_read"   --->   Operation 9 'sext' 'sext_ln371_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln17_cast = sext i62 %sext_ln17_read"   --->   Operation 10 'sext' 'sext_ln17_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_10, i32 0, i32 0, void @empty_18, i32 0, i32 80, void @empty_12, void @empty_9, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_10, i32 0, i32 0, void @empty_18, i32 0, i32 15680, void @empty_13, void @empty_9, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten2242"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i73"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten2242_load = load i14 %indvar_flatten2242" [kernel_attention.cpp:17]   --->   Operation 15 'load' 'indvar_flatten2242_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.65ns)   --->   "%icmp_ln17 = icmp_eq  i14 %indvar_flatten2242_load, i14 15680" [kernel_attention.cpp:17]   --->   Operation 16 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.76ns)   --->   "%add_ln17 = add i14 %indvar_flatten2242_load, i14 1" [kernel_attention.cpp:17]   --->   Operation 17 'add' 'add_ln17' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %icmp_ln17, void %for.inc52.loopexit.i, void %_Z5pad_fPfS_PiS0_.exit.exitStub" [kernel_attention.cpp:17]   --->   Operation 18 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%store_ln19 = store i14 %add_ln17, i14 %indvar_flatten2242" [kernel_attention.cpp:19]   --->   Operation 19 'store' 'store_ln19' <Predicate = (!icmp_ln17)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 36.5>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem1"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln17_cast" [kernel_attention.cpp:17]   --->   Operation 22 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i32 %gmem1, i64 %sext_ln371_1_cast" [kernel_attention.cpp:371]   --->   Operation 23 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 24 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (36.5ns)   --->   "%gmem1_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem1_addr" [kernel_attention.cpp:20]   --->   Operation 25 'read' 'gmem1_addr_read' <Predicate = (!icmp_ln17)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 34 'ret' 'ret_ln0' <Predicate = (icmp_ln17)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 36.5>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_str"   --->   Operation 26 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 15680, i64 15680, i64 15680"   --->   Operation 27 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 28 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_18_3_VITIS_LOOP_19_4_str"   --->   Operation 29 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 30 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_40" [kernel_attention.cpp:19]   --->   Operation 31 'specloopname' 'specloopname_ln19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (36.5ns)   --->   "%write_ln20 = write void @_ssdm_op_Write.m_axi.p1i32, i64 %gmem_addr, i32 %gmem1_addr_read, i4 15" [kernel_attention.cpp:20]   --->   Operation 32 'write' 'write_ln20' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln19 = br void %for.inc.i73" [kernel_attention.cpp:19]   --->   Operation 33 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln371_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvar_flatten2242      (alloca           ) [ 0100]
sext_ln371_1_read       (read             ) [ 0000]
sext_ln17_read          (read             ) [ 0000]
sext_ln371_1_cast       (sext             ) [ 0110]
sext_ln17_cast          (sext             ) [ 0110]
specinterface_ln0       (specinterface    ) [ 0000]
specinterface_ln0       (specinterface    ) [ 0000]
store_ln0               (store            ) [ 0000]
br_ln0                  (br               ) [ 0000]
indvar_flatten2242_load (load             ) [ 0000]
icmp_ln17               (icmp             ) [ 0110]
add_ln17                (add              ) [ 0000]
br_ln17                 (br               ) [ 0000]
store_ln19              (store            ) [ 0000]
specbitsmap_ln0         (specbitsmap      ) [ 0000]
specbitsmap_ln0         (specbitsmap      ) [ 0000]
gmem_addr               (getelementptr    ) [ 0101]
gmem1_addr              (getelementptr    ) [ 0000]
specpipeline_ln0        (specpipeline     ) [ 0000]
gmem1_addr_read         (read             ) [ 0101]
specloopname_ln0        (specloopname     ) [ 0000]
empty                   (speclooptripcount) [ 0000]
specpipeline_ln0        (specpipeline     ) [ 0000]
specloopname_ln0        (specloopname     ) [ 0000]
specpipeline_ln0        (specpipeline     ) [ 0000]
specloopname_ln19       (specloopname     ) [ 0000]
write_ln20              (write            ) [ 0000]
br_ln19                 (br               ) [ 0000]
ret_ln0                 (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sext_ln17">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln17"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sext_ln371_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln371_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_18_3_VITIS_LOOP_19_4_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_40"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="indvar_flatten2242_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten2242/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="sext_ln371_1_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="62" slack="0"/>
<pin id="70" dir="0" index="1" bw="62" slack="0"/>
<pin id="71" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln371_1_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="sext_ln17_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="62" slack="0"/>
<pin id="76" dir="0" index="1" bw="62" slack="0"/>
<pin id="77" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln17_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="gmem1_addr_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem1_addr_read/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="write_ln20_write_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="0" slack="0"/>
<pin id="87" dir="0" index="1" bw="32" slack="1"/>
<pin id="88" dir="0" index="2" bw="32" slack="1"/>
<pin id="89" dir="0" index="3" bw="1" slack="0"/>
<pin id="90" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln20/3 "/>
</bind>
</comp>

<comp id="93" class="1004" name="sext_ln371_1_cast_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="62" slack="0"/>
<pin id="95" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln371_1_cast/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="sext_ln17_cast_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="62" slack="0"/>
<pin id="99" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln17_cast/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="store_ln0_store_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="0"/>
<pin id="103" dir="0" index="1" bw="14" slack="0"/>
<pin id="104" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="indvar_flatten2242_load_load_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="14" slack="0"/>
<pin id="108" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten2242_load/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="icmp_ln17_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="14" slack="0"/>
<pin id="111" dir="0" index="1" bw="14" slack="0"/>
<pin id="112" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="add_ln17_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="14" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="store_ln19_store_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="14" slack="0"/>
<pin id="123" dir="0" index="1" bw="14" slack="0"/>
<pin id="124" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="gmem_addr_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="0"/>
<pin id="128" dir="0" index="1" bw="64" slack="1"/>
<pin id="129" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="gmem1_addr_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="64" slack="0"/>
<pin id="133" dir="0" index="1" bw="64" slack="1"/>
<pin id="134" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr/2 "/>
</bind>
</comp>

<comp id="137" class="1005" name="indvar_flatten2242_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="14" slack="0"/>
<pin id="139" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten2242 "/>
</bind>
</comp>

<comp id="144" class="1005" name="sext_ln371_1_cast_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="64" slack="1"/>
<pin id="146" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln371_1_cast "/>
</bind>
</comp>

<comp id="149" class="1005" name="sext_ln17_cast_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="64" slack="1"/>
<pin id="151" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln17_cast "/>
</bind>
</comp>

<comp id="154" class="1005" name="icmp_ln17_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="1"/>
<pin id="156" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln17 "/>
</bind>
</comp>

<comp id="158" class="1005" name="gmem_addr_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="1"/>
<pin id="160" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="163" class="1005" name="gmem1_addr_read_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="1"/>
<pin id="165" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="8" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="72"><net_src comp="10" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="10" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="46" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="91"><net_src comp="60" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="92"><net_src comp="62" pin="0"/><net_sink comp="85" pin=3"/></net>

<net id="96"><net_src comp="68" pin="2"/><net_sink comp="93" pin=0"/></net>

<net id="100"><net_src comp="74" pin="2"/><net_sink comp="97" pin=0"/></net>

<net id="105"><net_src comp="34" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="113"><net_src comp="106" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="36" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="119"><net_src comp="106" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="38" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="125"><net_src comp="115" pin="2"/><net_sink comp="121" pin=0"/></net>

<net id="130"><net_src comp="0" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="135"><net_src comp="2" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="131" pin="2"/><net_sink comp="80" pin=1"/></net>

<net id="140"><net_src comp="64" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="142"><net_src comp="137" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="143"><net_src comp="137" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="147"><net_src comp="93" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="152"><net_src comp="97" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="157"><net_src comp="109" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="126" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="166"><net_src comp="80" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="85" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {3 }
	Port: gmem1 | {}
 - Input state : 
	Port: kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4 : gmem | {}
	Port: kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4 : gmem1 | {2 }
	Port: kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4 : sext_ln17 | {1 }
	Port: kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4 : sext_ln371_1 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		indvar_flatten2242_load : 1
		icmp_ln17 : 2
		add_ln17 : 2
		br_ln17 : 3
		store_ln19 : 3
	State 2
		gmem1_addr_read : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|    add   |        add_ln17_fu_115       |    0    |    21   |
|----------|------------------------------|---------|---------|
|   icmp   |       icmp_ln17_fu_109       |    0    |    12   |
|----------|------------------------------|---------|---------|
|          | sext_ln371_1_read_read_fu_68 |    0    |    0    |
|   read   |   sext_ln17_read_read_fu_74  |    0    |    0    |
|          |  gmem1_addr_read_read_fu_80  |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |    write_ln20_write_fu_85    |    0    |    0    |
|----------|------------------------------|---------|---------|
|   sext   |    sext_ln371_1_cast_fu_93   |    0    |    0    |
|          |     sext_ln17_cast_fu_97     |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |    33   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|  gmem1_addr_read_reg_163 |   32   |
|     gmem_addr_reg_158    |   32   |
|     icmp_ln17_reg_154    |    1   |
|indvar_flatten2242_reg_137|   14   |
|  sext_ln17_cast_reg_149  |   64   |
| sext_ln371_1_cast_reg_144|   64   |
+--------------------------+--------+
|           Total          |   207  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   33   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   207  |    -   |
+-----------+--------+--------+
|   Total   |   207  |   33   |
+-----------+--------+--------+
