
*** Running vivado
    with args -log F.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source F.tcl

awk: cmd. line:1: warning: command line argument `/etc/upstream-release' is a directory: skipped

****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source F.tcl -notrace
Command: synth_design -top F -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5945 
awk: cmd. line:1: warning: command line argument `/etc/upstream-release' is a directory: skipped
WARNING: [Synth 8-2611] redeclaration of ansi port q is not allowed [/home/deniz/lab_3/lab_3.srcs/sources_1/new/Behavioral_MUX2.sv:27]
WARNING: [Synth 8-976] q has already been declared [/home/deniz/lab_3/lab_3.srcs/sources_1/new/Behavioral_MUX2.sv:27]
WARNING: [Synth 8-2654] second declaration of q ignored [/home/deniz/lab_3/lab_3.srcs/sources_1/new/Behavioral_MUX2.sv:27]
INFO: [Synth 8-994] q is declared here [/home/deniz/lab_3/lab_3.srcs/sources_1/new/Behavioral_MUX2.sv:25]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1038.281 ; gain = 132.312 ; free physical = 1764 ; free virtual = 6561
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'F' [/home/deniz/lab_3/lab_3.srcs/sources_1/new/F.sv:23]
INFO: [Synth 8-638] synthesizing module 'Structural_MUX8' [/home/deniz/lab_3/lab_3.srcs/sources_1/new/Structural_MUX8.sv:23]
INFO: [Synth 8-638] synthesizing module 'Structural_MUX4' [/home/deniz/lab_3/lab_3.srcs/sources_1/new/Structural_MUX4.sv:23]
INFO: [Synth 8-638] synthesizing module 'Behavioral_MUX2' [/home/deniz/lab_3/lab_3.srcs/sources_1/new/Behavioral_MUX2.sv:23]
INFO: [Synth 8-256] done synthesizing module 'Behavioral_MUX2' (1#1) [/home/deniz/lab_3/lab_3.srcs/sources_1/new/Behavioral_MUX2.sv:23]
INFO: [Synth 8-256] done synthesizing module 'Structural_MUX4' (2#1) [/home/deniz/lab_3/lab_3.srcs/sources_1/new/Structural_MUX4.sv:23]
INFO: [Synth 8-256] done synthesizing module 'Structural_MUX8' (3#1) [/home/deniz/lab_3/lab_3.srcs/sources_1/new/Structural_MUX8.sv:23]
INFO: [Synth 8-256] done synthesizing module 'F' (4#1) [/home/deniz/lab_3/lab_3.srcs/sources_1/new/F.sv:23]
WARNING: [Synth 8-3331] design F has unconnected port d
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1062.531 ; gain = 156.562 ; free physical = 1739 ; free virtual = 6537
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1062.531 ; gain = 156.562 ; free physical = 1739 ; free virtual = 6537
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/deniz/lab_3/lab_3.srcs/constrs_1/new/Structural_Decoder4.xdc]
WARNING: [Vivado 12-584] No ports matched 'e'. [/home/deniz/lab_3/lab_3.srcs/constrs_1/new/Structural_Decoder4.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/deniz/lab_3/lab_3.srcs/constrs_1/new/Structural_Decoder4.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'q3'. [/home/deniz/lab_3/lab_3.srcs/constrs_1/new/Structural_Decoder4.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/deniz/lab_3/lab_3.srcs/constrs_1/new/Structural_Decoder4.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'q2'. [/home/deniz/lab_3/lab_3.srcs/constrs_1/new/Structural_Decoder4.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/deniz/lab_3/lab_3.srcs/constrs_1/new/Structural_Decoder4.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'q1'. [/home/deniz/lab_3/lab_3.srcs/constrs_1/new/Structural_Decoder4.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/deniz/lab_3/lab_3.srcs/constrs_1/new/Structural_Decoder4.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'q0'. [/home/deniz/lab_3/lab_3.srcs/constrs_1/new/Structural_Decoder4.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/deniz/lab_3/lab_3.srcs/constrs_1/new/Structural_Decoder4.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/deniz/lab_3/lab_3.srcs/constrs_1/new/Structural_Decoder4.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/deniz/lab_3/lab_3.srcs/constrs_1/new/Structural_Decoder4.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/F_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/F_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/deniz/lab_3/lab_3.srcs/constrs_1/new/F.xdc]
Finished Parsing XDC File [/home/deniz/lab_3/lab_3.srcs/constrs_1/new/F.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/deniz/lab_3/lab_3.srcs/constrs_1/new/F.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/F_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/F_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1323.188 ; gain = 0.000 ; free physical = 1582 ; free virtual = 6379
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1323.188 ; gain = 417.219 ; free physical = 1581 ; free virtual = 6378
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1323.188 ; gain = 417.219 ; free physical = 1581 ; free virtual = 6378
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1323.188 ; gain = 417.219 ; free physical = 1581 ; free virtual = 6378
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1323.188 ; gain = 417.219 ; free physical = 1573 ; free virtual = 6370
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Behavioral_MUX2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design F has unconnected port d
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1323.188 ; gain = 417.219 ; free physical = 1557 ; free virtual = 6354
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1323.188 ; gain = 417.219 ; free physical = 1520 ; free virtual = 6317
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1323.188 ; gain = 417.219 ; free physical = 1520 ; free virtual = 6317
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1332.203 ; gain = 426.234 ; free physical = 1511 ; free virtual = 6308
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1332.203 ; gain = 426.234 ; free physical = 1511 ; free virtual = 6308
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1332.203 ; gain = 426.234 ; free physical = 1511 ; free virtual = 6308
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1332.203 ; gain = 426.234 ; free physical = 1511 ; free virtual = 6308
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1332.203 ; gain = 426.234 ; free physical = 1511 ; free virtual = 6308
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1332.203 ; gain = 426.234 ; free physical = 1510 ; free virtual = 6307
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1332.203 ; gain = 426.234 ; free physical = 1510 ; free virtual = 6307
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
|2     |IBUF |     2|
|3     |OBUF |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     4|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1332.203 ; gain = 426.234 ; free physical = 1510 ; free virtual = 6307
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1332.203 ; gain = 85.484 ; free physical = 1510 ; free virtual = 6307
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1332.211 ; gain = 426.242 ; free physical = 1510 ; free virtual = 6307
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 10 Warnings, 5 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1340.203 ; gain = 366.746 ; free physical = 1503 ; free virtual = 6300
INFO: [Common 17-1381] The checkpoint '/home/deniz/lab_3/lab_3.runs/synth_1/F.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1340.203 ; gain = 0.000 ; free physical = 1500 ; free virtual = 6297
INFO: [Common 17-206] Exiting Vivado at Sun Oct 30 11:57:55 2022...
