{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 31 17:04:31 2017 " "Info: Processing started: Tue Oct 31 17:04:31 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MeasureLevel -c MeasureLevel " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MeasureLevel -c MeasureLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../EdgeToLevel/EdgeToLevel.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../EdgeToLevel/EdgeToLevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EdgeToLevel-ETL " "Info: Found design unit 1: EdgeToLevel-ETL" {  } { { "../EdgeToLevel/EdgeToLevel.vhd" "" { Text "D:/quartus/bike/EdgeToLevel/EdgeToLevel.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 EdgeToLevel " "Info: Found entity 1: EdgeToLevel" {  } { { "../EdgeToLevel/EdgeToLevel.vhd" "" { Text "D:/quartus/bike/EdgeToLevel/EdgeToLevel.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MeasureLevel.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file MeasureLevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MeasureLevel-Measurer " "Info: Found design unit 1: MeasureLevel-Measurer" {  } { { "MeasureLevel.vhd" "" { Text "D:/quartus/bike/MeasureLevel/MeasureLevel.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MeasureLevel " "Info: Found entity 1: MeasureLevel" {  } { { "MeasureLevel.vhd" "" { Text "D:/quartus/bike/MeasureLevel/MeasureLevel.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "MeasureLevel " "Info: Elaborating entity \"MeasureLevel\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EdgeToLevel EdgeToLevel:ToUpLevel " "Info: Elaborating entity \"EdgeToLevel\" for hierarchy \"EdgeToLevel:ToUpLevel\"" {  } { { "MeasureLevel.vhd" "ToUpLevel" { Text "D:/quartus/bike/MeasureLevel/MeasureLevel.vhd" 22 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "St EdgeToLevel.vhd(21) " "Warning (10631): VHDL Process Statement warning at EdgeToLevel.vhd(21): inferring latch(es) for signal or variable \"St\", which holds its previous value in one or more paths through the process" {  } { { "../EdgeToLevel/EdgeToLevel.vhd" "" { Text "D:/quartus/bike/EdgeToLevel/EdgeToLevel.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "So EdgeToLevel.vhd(21) " "Warning (10631): VHDL Process Statement warning at EdgeToLevel.vhd(21): inferring latch(es) for signal or variable \"So\", which holds its previous value in one or more paths through the process" {  } { { "../EdgeToLevel/EdgeToLevel.vhd" "" { Text "D:/quartus/bike/EdgeToLevel/EdgeToLevel.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "So EdgeToLevel.vhd(21) " "Info (10041): Inferred latch for \"So\" at EdgeToLevel.vhd(21)" {  } { { "../EdgeToLevel/EdgeToLevel.vhd" "" { Text "D:/quartus/bike/EdgeToLevel/EdgeToLevel.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "St EdgeToLevel.vhd(21) " "Info (10041): Inferred latch for \"St\" at EdgeToLevel.vhd(21)" {  } { { "../EdgeToLevel/EdgeToLevel.vhd" "" { Text "D:/quartus/bike/EdgeToLevel/EdgeToLevel.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "35 " "Info: Implemented 35 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Info: Implemented 14 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "18 " "Info: Implemented 18 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "300 " "Info: Peak virtual memory: 300 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 31 17:04:32 2017 " "Info: Processing ended: Tue Oct 31 17:04:32 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
