<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>WINC1500 Weather Client Demo for SAME70 Xplained: ssc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">WINC1500 Weather Client Demo for SAME70 Xplained
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_7dbb3f8d9b3c7f1bbfe241818c433d10.html">utils</a></li><li class="navelem"><a class="el" href="dir_903ea45345aa10adf0347c1f0518c9d5.html">cmsis</a></li><li class="navelem"><a class="el" href="dir_ce31852ed2135ff3a989ef6e2cbff7f5.html">same70</a></li><li class="navelem"><a class="el" href="dir_aa47084d0f13b69a05b7aeca4035fbf6.html">include</a></li><li class="navelem"><a class="el" href="dir_4f3393c793fa0c7bbb111015866fc9aa.html">component</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">component/ssc.h</div></div>
</div><!--header-->
<div class="contents">
<a href="component_2ssc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment">/*</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment"> * Support and FAQ: visit &lt;a href=&quot;https://www.microchip.com/support/&quot;&gt;Microchip Support&lt;/a&gt;</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment"> */</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span> </div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="preprocessor">#ifndef _SAME70_SSC_COMPONENT_</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="preprocessor">#define _SAME70_SSC_COMPONENT_</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span> </div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment">/* ============================================================================= */</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment">/* ============================================================================= */</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span> </div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="struct_ssc.html">   46</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="struct_ssc.html#aa0b0c6253e27ca39b8edb766bc24a330">   47</a></span>  __O  uint32_t <a class="code hl_variable" href="struct_ssc.html#aa0b0c6253e27ca39b8edb766bc24a330">SSC_CR</a>;        </div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="struct_ssc.html#ae020d7fe7643d133f47e6509765f175c">   48</a></span>  __IO uint32_t <a class="code hl_variable" href="struct_ssc.html#ae020d7fe7643d133f47e6509765f175c">SSC_CMR</a>;       </div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="struct_ssc.html#ac467794340691646fe5471f059a53929">   49</a></span>  __I  uint32_t Reserved1[2];</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="struct_ssc.html#ab9f896ca819c340112e7aa6a0fbecb92">   50</a></span>  __IO uint32_t <a class="code hl_variable" href="struct_ssc.html#ab9f896ca819c340112e7aa6a0fbecb92">SSC_RCMR</a>;      </div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="struct_ssc.html#a4f8af45d30b9df1ac42270b97d03a25c">   51</a></span>  __IO uint32_t <a class="code hl_variable" href="struct_ssc.html#a4f8af45d30b9df1ac42270b97d03a25c">SSC_RFMR</a>;      </div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="struct_ssc.html#a83c90b00a7e5a2c3debf0527480412fe">   52</a></span>  __IO uint32_t <a class="code hl_variable" href="struct_ssc.html#a83c90b00a7e5a2c3debf0527480412fe">SSC_TCMR</a>;      </div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="struct_ssc.html#a629eac5a799d4d05627a3bb22adeac42">   53</a></span>  __IO uint32_t <a class="code hl_variable" href="struct_ssc.html#a629eac5a799d4d05627a3bb22adeac42">SSC_TFMR</a>;      </div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="struct_ssc.html#aeca086ddf1a55ee91daa8734c1e79f77">   54</a></span>  __I  uint32_t <a class="code hl_variable" href="struct_ssc.html#aeca086ddf1a55ee91daa8734c1e79f77">SSC_RHR</a>;       </div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="struct_ssc.html#a3feb3405d8e8dd362ee0664797271b80">   55</a></span>  __O  uint32_t <a class="code hl_variable" href="struct_ssc.html#a3feb3405d8e8dd362ee0664797271b80">SSC_THR</a>;       </div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="struct_ssc.html#a54b08faf277f4bfff9434fe7df59460c">   56</a></span>  __I  uint32_t Reserved2[2];</div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="struct_ssc.html#a151c552116441e04803fa485684190c0">   57</a></span>  __I  uint32_t <a class="code hl_variable" href="struct_ssc.html#a151c552116441e04803fa485684190c0">SSC_RSHR</a>;      </div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="struct_ssc.html#a68cc6d35597beda980c50197d8268019">   58</a></span>  __IO uint32_t <a class="code hl_variable" href="struct_ssc.html#a68cc6d35597beda980c50197d8268019">SSC_TSHR</a>;      </div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="struct_ssc.html#ab4809f5d5aac8507c5c7e185a19f9160">   59</a></span>  __IO uint32_t <a class="code hl_variable" href="struct_ssc.html#ab4809f5d5aac8507c5c7e185a19f9160">SSC_RC0R</a>;      </div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="struct_ssc.html#af09b6b1c0b36701c618d3218ecfe5b9b">   60</a></span>  __IO uint32_t <a class="code hl_variable" href="struct_ssc.html#af09b6b1c0b36701c618d3218ecfe5b9b">SSC_RC1R</a>;      </div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="struct_ssc.html#ad6e65ac1d9d1a72880bde888f3132f6b">   61</a></span>  __I  uint32_t <a class="code hl_variable" href="struct_ssc.html#ad6e65ac1d9d1a72880bde888f3132f6b">SSC_SR</a>;        </div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="struct_ssc.html#af90bcd5f9073d836b1d8e62e5e67923a">   62</a></span>  __O  uint32_t <a class="code hl_variable" href="struct_ssc.html#af90bcd5f9073d836b1d8e62e5e67923a">SSC_IER</a>;       </div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="struct_ssc.html#a0856539f0968b173e3562cfc6314957e">   63</a></span>  __O  uint32_t <a class="code hl_variable" href="struct_ssc.html#a0856539f0968b173e3562cfc6314957e">SSC_IDR</a>;       </div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="struct_ssc.html#ad38f8cd131f62443ff5cd14e25602994">   64</a></span>  __I  uint32_t <a class="code hl_variable" href="struct_ssc.html#ad38f8cd131f62443ff5cd14e25602994">SSC_IMR</a>;       </div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="struct_ssc.html#a45d8ad51d61b3a2e9f5440feb3704d7d">   65</a></span>  __I  uint32_t Reserved3[37];</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="struct_ssc.html#a963fdab03750806b6ef321149e8d6082">   66</a></span>  __IO uint32_t <a class="code hl_variable" href="struct_ssc.html#a963fdab03750806b6ef321149e8d6082">SSC_WPMR</a>;      </div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="struct_ssc.html#a8fd85699562e502be5ed95802e3a8f54">   67</a></span>  __I  uint32_t <a class="code hl_variable" href="struct_ssc.html#a8fd85699562e502be5ed95802e3a8f54">SSC_WPSR</a>;      </div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="struct_ssc.html#a85d4593c545f11757314615a2bccaaca">   68</a></span>  __I  uint32_t Reserved4[4];</div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="struct_ssc.html#aed7ed4dfafb83518da7cce96e3d2c60d">   69</a></span>  __I  uint32_t <a class="code hl_variable" href="struct_ssc.html#aed7ed4dfafb83518da7cce96e3d2c60d">SSC_VERSION</a>;   </div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>} <a class="code hl_struct" href="struct_ssc.html">Ssc</a>;</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="comment">/* -------- SSC_CR : (SSC Offset: 0x0) Control Register -------- */</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a7595acb1cdb3449a180ce73a5cad6ae1">   73</a></span><span class="preprocessor">#define SSC_CR_RXEN (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a9ec4d8d9af2fb7f26577a6ab092f0204">   74</a></span><span class="preprocessor">#define SSC_CR_RXDIS (0x1u &lt;&lt; 1) </span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a6a7f20128838dd3df608890cc38606a4">   75</a></span><span class="preprocessor">#define SSC_CR_TXEN (0x1u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a05497659a49b097a3d51cfde04251256">   76</a></span><span class="preprocessor">#define SSC_CR_TXDIS (0x1u &lt;&lt; 9) </span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a0d1132493efe8596cb3daa6ea549b7d5">   77</a></span><span class="preprocessor">#define SSC_CR_SWRST (0x1u &lt;&lt; 15) </span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="comment">/* -------- SSC_CMR : (SSC Offset: 0x4) Clock Mode Register -------- */</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a3f701a9f0819a573dc4d048c47a45f94">   79</a></span><span class="preprocessor">#define SSC_CMR_DIV_Pos 0</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a8f5ed60052bac141f2a1851fd8824347">   80</a></span><span class="preprocessor">#define SSC_CMR_DIV_Msk (0xfffu &lt;&lt; SSC_CMR_DIV_Pos) </span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#ae2d3244231ee654599c3636908207c5c">   81</a></span><span class="preprocessor">#define SSC_CMR_DIV(value) ((SSC_CMR_DIV_Msk &amp; ((value) &lt;&lt; SSC_CMR_DIV_Pos)))</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="comment">/* -------- SSC_RCMR : (SSC Offset: 0x10) Receive Clock Mode Register -------- */</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a3f5918dd169d1bbc1ee331ed9f569ac0">   83</a></span><span class="preprocessor">#define SSC_RCMR_CKS_Pos 0</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a69d2e07e3536ac3c7135edbbdce044ee">   84</a></span><span class="preprocessor">#define SSC_RCMR_CKS_Msk (0x3u &lt;&lt; SSC_RCMR_CKS_Pos) </span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a5087122bdcd27cf7ff705fcf58f0875b">   85</a></span><span class="preprocessor">#define SSC_RCMR_CKS(value) ((SSC_RCMR_CKS_Msk &amp; ((value) &lt;&lt; SSC_RCMR_CKS_Pos)))</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#ac8dcd77b8afc60511c8a0b93f949ce4b">   86</a></span><span class="preprocessor">#define   SSC_RCMR_CKS_MCK (0x0u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a6a35bb440481e72a4cdb5f258e73f81a">   87</a></span><span class="preprocessor">#define   SSC_RCMR_CKS_TK (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a6a6a03020179bb03b544e2d00f7fe791">   88</a></span><span class="preprocessor">#define   SSC_RCMR_CKS_RK (0x2u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#ad598d8b37b64aae3f87368e62ce90851">   89</a></span><span class="preprocessor">#define SSC_RCMR_CKO_Pos 2</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a35f3467254bf5f94f0d32fe49ea1ecee">   90</a></span><span class="preprocessor">#define SSC_RCMR_CKO_Msk (0x7u &lt;&lt; SSC_RCMR_CKO_Pos) </span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a9fe9dad9c7cc1fe8b0192d8dfe498727">   91</a></span><span class="preprocessor">#define SSC_RCMR_CKO(value) ((SSC_RCMR_CKO_Msk &amp; ((value) &lt;&lt; SSC_RCMR_CKO_Pos)))</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#af1af78d764d64d5273c400c732626e6a">   92</a></span><span class="preprocessor">#define   SSC_RCMR_CKO_NONE (0x0u &lt;&lt; 2) </span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#aa3136fb5b9bcceacf6762c4bd96d7c17">   93</a></span><span class="preprocessor">#define   SSC_RCMR_CKO_CONTINUOUS (0x1u &lt;&lt; 2) </span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a20dc6012a427587bd9f416252e8199bd">   94</a></span><span class="preprocessor">#define   SSC_RCMR_CKO_TRANSFER (0x2u &lt;&lt; 2) </span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#af195476c7a084158753562b8c7530c13">   95</a></span><span class="preprocessor">#define SSC_RCMR_CKI (0x1u &lt;&lt; 5) </span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#ab616082db5c5e2d39d632ee1ae2468fe">   96</a></span><span class="preprocessor">#define SSC_RCMR_CKG_Pos 6</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a0eba5966f4847bb3e4f29c36e74ce36c">   97</a></span><span class="preprocessor">#define SSC_RCMR_CKG_Msk (0x3u &lt;&lt; SSC_RCMR_CKG_Pos) </span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a464deae6bda3de02469e58c4cc8fee57">   98</a></span><span class="preprocessor">#define SSC_RCMR_CKG(value) ((SSC_RCMR_CKG_Msk &amp; ((value) &lt;&lt; SSC_RCMR_CKG_Pos)))</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a3b2c52c765635833ac74c6d21363faf2">   99</a></span><span class="preprocessor">#define   SSC_RCMR_CKG_CONTINUOUS (0x0u &lt;&lt; 6) </span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a5391f51385209dfd4e34902a317ea141">  100</a></span><span class="preprocessor">#define   SSC_RCMR_CKG_EN_RF_LOW (0x1u &lt;&lt; 6) </span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#abdc75a8b5214ca918f5bae593ac3d76c">  101</a></span><span class="preprocessor">#define   SSC_RCMR_CKG_EN_RF_HIGH (0x2u &lt;&lt; 6) </span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#aabdf8ffc3006412877600ff7d335bf97">  102</a></span><span class="preprocessor">#define SSC_RCMR_START_Pos 8</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a83543244871dd9ab8b42ede8e4042da9">  103</a></span><span class="preprocessor">#define SSC_RCMR_START_Msk (0xfu &lt;&lt; SSC_RCMR_START_Pos) </span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a84f733caf0f35626a8e9fdafe86c86cd">  104</a></span><span class="preprocessor">#define SSC_RCMR_START(value) ((SSC_RCMR_START_Msk &amp; ((value) &lt;&lt; SSC_RCMR_START_Pos)))</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a024593dd8ba4a9a2356f024a8a40153d">  105</a></span><span class="preprocessor">#define   SSC_RCMR_START_CONTINUOUS (0x0u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#ae77138b37e3bada4e5964fba65b5b098">  106</a></span><span class="preprocessor">#define   SSC_RCMR_START_TRANSMIT (0x1u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a75df2e66841b6f684566c25ba0dcb79e">  107</a></span><span class="preprocessor">#define   SSC_RCMR_START_RF_LOW (0x2u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a2197b595919575f3b3e6ca23a6c50619">  108</a></span><span class="preprocessor">#define   SSC_RCMR_START_RF_HIGH (0x3u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a127822d8f0cea0ac4f11f5c2335ffe0d">  109</a></span><span class="preprocessor">#define   SSC_RCMR_START_RF_FALLING (0x4u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a56ab9cb07f582301ac0ef5e5376b7c2a">  110</a></span><span class="preprocessor">#define   SSC_RCMR_START_RF_RISING (0x5u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a16de2d677f3754151b9b5a7c2f38a4d2">  111</a></span><span class="preprocessor">#define   SSC_RCMR_START_RF_LEVEL (0x6u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#aa39c295e25b98a0d1d5fe116bf9d520b">  112</a></span><span class="preprocessor">#define   SSC_RCMR_START_RF_EDGE (0x7u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a77bdaf11b447e8b2b646087a6b882734">  113</a></span><span class="preprocessor">#define   SSC_RCMR_START_CMP_0 (0x8u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a587fbbb6211fb02a95b11cb8e0b3b9c8">  114</a></span><span class="preprocessor">#define SSC_RCMR_STOP (0x1u &lt;&lt; 12) </span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#ad8731c22e525a002dd8cce069c22d4ae">  115</a></span><span class="preprocessor">#define SSC_RCMR_STTDLY_Pos 16</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#ae24b9f6b8fefe1a474d92d0a1f32f03e">  116</a></span><span class="preprocessor">#define SSC_RCMR_STTDLY_Msk (0xffu &lt;&lt; SSC_RCMR_STTDLY_Pos) </span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a55b0acc7cd2d3745df4562614d603f12">  117</a></span><span class="preprocessor">#define SSC_RCMR_STTDLY(value) ((SSC_RCMR_STTDLY_Msk &amp; ((value) &lt;&lt; SSC_RCMR_STTDLY_Pos)))</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#adb6af7dbe35e3d02585b3bda844675fb">  118</a></span><span class="preprocessor">#define SSC_RCMR_PERIOD_Pos 24</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a4625d0dbb12b0c706acd0dcc46662775">  119</a></span><span class="preprocessor">#define SSC_RCMR_PERIOD_Msk (0xffu &lt;&lt; SSC_RCMR_PERIOD_Pos) </span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a0da871f61193233e98522eaa4024164a">  120</a></span><span class="preprocessor">#define SSC_RCMR_PERIOD(value) ((SSC_RCMR_PERIOD_Msk &amp; ((value) &lt;&lt; SSC_RCMR_PERIOD_Pos)))</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="comment">/* -------- SSC_RFMR : (SSC Offset: 0x14) Receive Frame Mode Register -------- */</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a74953a4b34205131a5a48f376e08c68a">  122</a></span><span class="preprocessor">#define SSC_RFMR_DATLEN_Pos 0</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#aca434251b9cf5c95de7599b5ba446bbe">  123</a></span><span class="preprocessor">#define SSC_RFMR_DATLEN_Msk (0x1fu &lt;&lt; SSC_RFMR_DATLEN_Pos) </span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#adac7d50f3f63687b064a5ae6a9ec1976">  124</a></span><span class="preprocessor">#define SSC_RFMR_DATLEN(value) ((SSC_RFMR_DATLEN_Msk &amp; ((value) &lt;&lt; SSC_RFMR_DATLEN_Pos)))</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a31b89142343ee680b1037f62b463e956">  125</a></span><span class="preprocessor">#define SSC_RFMR_LOOP (0x1u &lt;&lt; 5) </span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a05ac3810bff08514bdda4a6d1fdb4a88">  126</a></span><span class="preprocessor">#define SSC_RFMR_MSBF (0x1u &lt;&lt; 7) </span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#af24d7981a1aa1e9eaf0ed5a02ee32b53">  127</a></span><span class="preprocessor">#define SSC_RFMR_DATNB_Pos 8</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a60d42f9379abbda72d81b4ff83b18db0">  128</a></span><span class="preprocessor">#define SSC_RFMR_DATNB_Msk (0xfu &lt;&lt; SSC_RFMR_DATNB_Pos) </span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a7f74aff828737ac5a064b3c0519f2755">  129</a></span><span class="preprocessor">#define SSC_RFMR_DATNB(value) ((SSC_RFMR_DATNB_Msk &amp; ((value) &lt;&lt; SSC_RFMR_DATNB_Pos)))</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#aecc243dd0ea4e2ac072608448f4ab38a">  130</a></span><span class="preprocessor">#define SSC_RFMR_FSLEN_Pos 16</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#aa95a0040d6a32aa485a1e33acb302226">  131</a></span><span class="preprocessor">#define SSC_RFMR_FSLEN_Msk (0xfu &lt;&lt; SSC_RFMR_FSLEN_Pos) </span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a144fd0efa1c48e1b890fe9e1c890e48c">  132</a></span><span class="preprocessor">#define SSC_RFMR_FSLEN(value) ((SSC_RFMR_FSLEN_Msk &amp; ((value) &lt;&lt; SSC_RFMR_FSLEN_Pos)))</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a29fe8a2f08626e37f83913504009e0ea">  133</a></span><span class="preprocessor">#define SSC_RFMR_FSOS_Pos 20</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a9ff89e2c177a09e39b66ef0ebaab0910">  134</a></span><span class="preprocessor">#define SSC_RFMR_FSOS_Msk (0x7u &lt;&lt; SSC_RFMR_FSOS_Pos) </span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a7fcf28d7b04a3a9c5b7e1026ef253654">  135</a></span><span class="preprocessor">#define SSC_RFMR_FSOS(value) ((SSC_RFMR_FSOS_Msk &amp; ((value) &lt;&lt; SSC_RFMR_FSOS_Pos)))</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#acec7c9fa9f9ec25f1d1b5c7543b7ae6f">  136</a></span><span class="preprocessor">#define   SSC_RFMR_FSOS_NONE (0x0u &lt;&lt; 20) </span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a1438db9598857f32f171d12c81a9ffe7">  137</a></span><span class="preprocessor">#define   SSC_RFMR_FSOS_NEGATIVE (0x1u &lt;&lt; 20) </span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a59bcd626cbbd3e14d7c7959c1db8a7a0">  138</a></span><span class="preprocessor">#define   SSC_RFMR_FSOS_POSITIVE (0x2u &lt;&lt; 20) </span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a7402d73234db4c6a5b8d0563e9fdd08b">  139</a></span><span class="preprocessor">#define   SSC_RFMR_FSOS_LOW (0x3u &lt;&lt; 20) </span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a0159c546b9cee5796ec298b4d03518d3">  140</a></span><span class="preprocessor">#define   SSC_RFMR_FSOS_HIGH (0x4u &lt;&lt; 20) </span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a86615ceba54258c4af3b70f6fb4c9482">  141</a></span><span class="preprocessor">#define   SSC_RFMR_FSOS_TOGGLING (0x5u &lt;&lt; 20) </span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#abbcbdd0b91ca49ab447e3eef096011ea">  142</a></span><span class="preprocessor">#define SSC_RFMR_FSEDGE (0x1u &lt;&lt; 24) </span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a26cfd35fe040177701bc4013792a456c">  143</a></span><span class="preprocessor">#define   SSC_RFMR_FSEDGE_POSITIVE (0x0u &lt;&lt; 24) </span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a8f398d082b3c84407ea304185059614f">  144</a></span><span class="preprocessor">#define   SSC_RFMR_FSEDGE_NEGATIVE (0x1u &lt;&lt; 24) </span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#ac650b0d5553ebc3d21f05230aca30fb1">  145</a></span><span class="preprocessor">#define SSC_RFMR_FSLEN_EXT_Pos 28</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a570b34d865acc703b40380921b776136">  146</a></span><span class="preprocessor">#define SSC_RFMR_FSLEN_EXT_Msk (0xfu &lt;&lt; SSC_RFMR_FSLEN_EXT_Pos) </span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a3e95875d0c89275f910fc165a1521a05">  147</a></span><span class="preprocessor">#define SSC_RFMR_FSLEN_EXT(value) ((SSC_RFMR_FSLEN_EXT_Msk &amp; ((value) &lt;&lt; SSC_RFMR_FSLEN_EXT_Pos)))</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="comment">/* -------- SSC_TCMR : (SSC Offset: 0x18) Transmit Clock Mode Register -------- */</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a94115d4f5bd6ecd14f57595072b15d3e">  149</a></span><span class="preprocessor">#define SSC_TCMR_CKS_Pos 0</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#ae089b90796e49eebab2e04ea3e38a7ac">  150</a></span><span class="preprocessor">#define SSC_TCMR_CKS_Msk (0x3u &lt;&lt; SSC_TCMR_CKS_Pos) </span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#ac9409078cf0875bce7f8fd53b2fd74fe">  151</a></span><span class="preprocessor">#define SSC_TCMR_CKS(value) ((SSC_TCMR_CKS_Msk &amp; ((value) &lt;&lt; SSC_TCMR_CKS_Pos)))</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a9fc4c9b6861d3a09197e40b9d9bed722">  152</a></span><span class="preprocessor">#define   SSC_TCMR_CKS_MCK (0x0u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a591c367f8f47aafe313b9024687ee2bc">  153</a></span><span class="preprocessor">#define   SSC_TCMR_CKS_RK (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#aabba655f85505e698732175260a509de">  154</a></span><span class="preprocessor">#define   SSC_TCMR_CKS_TK (0x2u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#adc382f2afcd6c482f71be4875d476eca">  155</a></span><span class="preprocessor">#define SSC_TCMR_CKO_Pos 2</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#af1db19aa9bbf6b92eefc4dc1a94332ef">  156</a></span><span class="preprocessor">#define SSC_TCMR_CKO_Msk (0x7u &lt;&lt; SSC_TCMR_CKO_Pos) </span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a385f54caa2bb610c140aebe0ad150600">  157</a></span><span class="preprocessor">#define SSC_TCMR_CKO(value) ((SSC_TCMR_CKO_Msk &amp; ((value) &lt;&lt; SSC_TCMR_CKO_Pos)))</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a0e50ef2ad6415badf2fa6092bacfc877">  158</a></span><span class="preprocessor">#define   SSC_TCMR_CKO_NONE (0x0u &lt;&lt; 2) </span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a6fb9e67ed110c6508c752d1141cf0604">  159</a></span><span class="preprocessor">#define   SSC_TCMR_CKO_CONTINUOUS (0x1u &lt;&lt; 2) </span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#af4b3bc09db36b00f20543365c665189e">  160</a></span><span class="preprocessor">#define   SSC_TCMR_CKO_TRANSFER (0x2u &lt;&lt; 2) </span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a4679388624809de4234de3dd62b8314b">  161</a></span><span class="preprocessor">#define SSC_TCMR_CKI (0x1u &lt;&lt; 5) </span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a773762e8d160a8d64abf9b022cf48222">  162</a></span><span class="preprocessor">#define SSC_TCMR_CKG_Pos 6</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a264bf18e5a5c5aa262b5de484879d5a5">  163</a></span><span class="preprocessor">#define SSC_TCMR_CKG_Msk (0x3u &lt;&lt; SSC_TCMR_CKG_Pos) </span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#ac90df2e11ed2c29b7af9dd3eecc8a090">  164</a></span><span class="preprocessor">#define SSC_TCMR_CKG(value) ((SSC_TCMR_CKG_Msk &amp; ((value) &lt;&lt; SSC_TCMR_CKG_Pos)))</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a40dee35fdbff46890c1127c8e0f34993">  165</a></span><span class="preprocessor">#define   SSC_TCMR_CKG_CONTINUOUS (0x0u &lt;&lt; 6) </span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a40b1007300ee84d25f8e25ebc902f123">  166</a></span><span class="preprocessor">#define   SSC_TCMR_CKG_EN_TF_LOW (0x1u &lt;&lt; 6) </span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#aca4f02577e7ea72ab6d0de512a8619a9">  167</a></span><span class="preprocessor">#define   SSC_TCMR_CKG_EN_TF_HIGH (0x2u &lt;&lt; 6) </span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a62a1f5fd94f93f53ead0056ccef6c3ea">  168</a></span><span class="preprocessor">#define SSC_TCMR_START_Pos 8</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a98e970b3c9086ca47652dff2c6617622">  169</a></span><span class="preprocessor">#define SSC_TCMR_START_Msk (0xfu &lt;&lt; SSC_TCMR_START_Pos) </span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a9791b37eb5440a882a7ded565e3fbe48">  170</a></span><span class="preprocessor">#define SSC_TCMR_START(value) ((SSC_TCMR_START_Msk &amp; ((value) &lt;&lt; SSC_TCMR_START_Pos)))</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#ab12d647f18d0f194c02984a30a82f254">  171</a></span><span class="preprocessor">#define   SSC_TCMR_START_CONTINUOUS (0x0u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#ac536853e5f98db75be32c91d8d7e1f6c">  172</a></span><span class="preprocessor">#define   SSC_TCMR_START_RECEIVE (0x1u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a6f8a2de9793f7ce747149266e48ee7af">  173</a></span><span class="preprocessor">#define   SSC_TCMR_START_TF_LOW (0x2u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a43b75f43a7410d9679d3d6719ac44cd2">  174</a></span><span class="preprocessor">#define   SSC_TCMR_START_TF_HIGH (0x3u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a570c751009dfe4050f43a0ef7782462b">  175</a></span><span class="preprocessor">#define   SSC_TCMR_START_TF_FALLING (0x4u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a3138df6fea35eda28afe5b4dc380ef28">  176</a></span><span class="preprocessor">#define   SSC_TCMR_START_TF_RISING (0x5u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a5f405dcd7f2c76ed561d85bf9cbc2bee">  177</a></span><span class="preprocessor">#define   SSC_TCMR_START_TF_LEVEL (0x6u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#adc855fb659b2a084bf71f365c31db2d9">  178</a></span><span class="preprocessor">#define   SSC_TCMR_START_TF_EDGE (0x7u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a977e83009552c82bbb241397b37f5a5a">  179</a></span><span class="preprocessor">#define SSC_TCMR_STTDLY_Pos 16</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a386d8a3fd0fba70a103f9bf198a9a873">  180</a></span><span class="preprocessor">#define SSC_TCMR_STTDLY_Msk (0xffu &lt;&lt; SSC_TCMR_STTDLY_Pos) </span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a30e8af004f346016e144d0c38091acee">  181</a></span><span class="preprocessor">#define SSC_TCMR_STTDLY(value) ((SSC_TCMR_STTDLY_Msk &amp; ((value) &lt;&lt; SSC_TCMR_STTDLY_Pos)))</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a8d3daa7e87b601bc07cd2b852590bffe">  182</a></span><span class="preprocessor">#define SSC_TCMR_PERIOD_Pos 24</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a986b8749bbe20060ceabb9d29e2e0b58">  183</a></span><span class="preprocessor">#define SSC_TCMR_PERIOD_Msk (0xffu &lt;&lt; SSC_TCMR_PERIOD_Pos) </span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#ad90938d7adcedb40808ad5cf8448deb5">  184</a></span><span class="preprocessor">#define SSC_TCMR_PERIOD(value) ((SSC_TCMR_PERIOD_Msk &amp; ((value) &lt;&lt; SSC_TCMR_PERIOD_Pos)))</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="comment">/* -------- SSC_TFMR : (SSC Offset: 0x1C) Transmit Frame Mode Register -------- */</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a073575abfa778655cba30e8d9babf39a">  186</a></span><span class="preprocessor">#define SSC_TFMR_DATLEN_Pos 0</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a1bda5c854310d5ce9d2c6eccdd9f0a0d">  187</a></span><span class="preprocessor">#define SSC_TFMR_DATLEN_Msk (0x1fu &lt;&lt; SSC_TFMR_DATLEN_Pos) </span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a89f12676d1a8ddf51791b4e191732d6f">  188</a></span><span class="preprocessor">#define SSC_TFMR_DATLEN(value) ((SSC_TFMR_DATLEN_Msk &amp; ((value) &lt;&lt; SSC_TFMR_DATLEN_Pos)))</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a3b2e5a43351537bdeff72b97a187764b">  189</a></span><span class="preprocessor">#define SSC_TFMR_DATDEF (0x1u &lt;&lt; 5) </span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a3116a071a03980bd37c37b17638e7e39">  190</a></span><span class="preprocessor">#define SSC_TFMR_MSBF (0x1u &lt;&lt; 7) </span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#ada12620186d8a7388d073e8c6dcfe27c">  191</a></span><span class="preprocessor">#define SSC_TFMR_DATNB_Pos 8</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a4c790138df7ce44ea5f2228cb8d73aa4">  192</a></span><span class="preprocessor">#define SSC_TFMR_DATNB_Msk (0xfu &lt;&lt; SSC_TFMR_DATNB_Pos) </span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a79e871b80fcf5db86c08fa3fc3e67036">  193</a></span><span class="preprocessor">#define SSC_TFMR_DATNB(value) ((SSC_TFMR_DATNB_Msk &amp; ((value) &lt;&lt; SSC_TFMR_DATNB_Pos)))</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#ae9a1d19f1b7c725309037ee8a91692dc">  194</a></span><span class="preprocessor">#define SSC_TFMR_FSLEN_Pos 16</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a2f1301642ac21f7002625a41bf8afd5e">  195</a></span><span class="preprocessor">#define SSC_TFMR_FSLEN_Msk (0xfu &lt;&lt; SSC_TFMR_FSLEN_Pos) </span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a807323258b3dcfa0def1421f07ca795d">  196</a></span><span class="preprocessor">#define SSC_TFMR_FSLEN(value) ((SSC_TFMR_FSLEN_Msk &amp; ((value) &lt;&lt; SSC_TFMR_FSLEN_Pos)))</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a06ba2dd9581e5f97a4703097aff65ce3">  197</a></span><span class="preprocessor">#define SSC_TFMR_FSOS_Pos 20</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a006a6f6e3b4d58e7e09b7b0a40bb508b">  198</a></span><span class="preprocessor">#define SSC_TFMR_FSOS_Msk (0x7u &lt;&lt; SSC_TFMR_FSOS_Pos) </span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#aefc4b3f786b9403fbdf309f32d7c9647">  199</a></span><span class="preprocessor">#define SSC_TFMR_FSOS(value) ((SSC_TFMR_FSOS_Msk &amp; ((value) &lt;&lt; SSC_TFMR_FSOS_Pos)))</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#aed68a856afde49933672c19a153af79f">  200</a></span><span class="preprocessor">#define   SSC_TFMR_FSOS_NONE (0x0u &lt;&lt; 20) </span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a2e3272011e178adc13110c27f3c1aba2">  201</a></span><span class="preprocessor">#define   SSC_TFMR_FSOS_NEGATIVE (0x1u &lt;&lt; 20) </span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a29db224088bb339b20c9e2d0dc3de969">  202</a></span><span class="preprocessor">#define   SSC_TFMR_FSOS_POSITIVE (0x2u &lt;&lt; 20) </span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a06c9b6ae7c4622bac258807c3950ab66">  203</a></span><span class="preprocessor">#define   SSC_TFMR_FSOS_LOW (0x3u &lt;&lt; 20) </span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a8f5606bcb77d8ee259746f2b7f30fcda">  204</a></span><span class="preprocessor">#define   SSC_TFMR_FSOS_HIGH (0x4u &lt;&lt; 20) </span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#aaf74cf512f28da61731c3adbafcff26f">  205</a></span><span class="preprocessor">#define   SSC_TFMR_FSOS_TOGGLING (0x5u &lt;&lt; 20) </span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a3a0ed6a4edcacf98e080e8a8550216ed">  206</a></span><span class="preprocessor">#define SSC_TFMR_FSDEN (0x1u &lt;&lt; 23) </span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#ac769e710998fa8eeb877643ec9afd551">  207</a></span><span class="preprocessor">#define SSC_TFMR_FSEDGE (0x1u &lt;&lt; 24) </span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a81f00f85f623b0a2791f8c79fa857078">  208</a></span><span class="preprocessor">#define   SSC_TFMR_FSEDGE_POSITIVE (0x0u &lt;&lt; 24) </span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a276008f5edffc356e8990a20272c3cbc">  209</a></span><span class="preprocessor">#define   SSC_TFMR_FSEDGE_NEGATIVE (0x1u &lt;&lt; 24) </span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a05bfa1f2279d7c38abd4fe729e753cdb">  210</a></span><span class="preprocessor">#define SSC_TFMR_FSLEN_EXT_Pos 28</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a2466e43895155ced65596e40c86ea1fc">  211</a></span><span class="preprocessor">#define SSC_TFMR_FSLEN_EXT_Msk (0xfu &lt;&lt; SSC_TFMR_FSLEN_EXT_Pos) </span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a57c88ffc21ad8f905ce78de7bbb85538">  212</a></span><span class="preprocessor">#define SSC_TFMR_FSLEN_EXT(value) ((SSC_TFMR_FSLEN_EXT_Msk &amp; ((value) &lt;&lt; SSC_TFMR_FSLEN_EXT_Pos)))</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="comment">/* -------- SSC_RHR : (SSC Offset: 0x20) Receive Holding Register -------- */</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#aaaa8844418fcfab22981bef56c91faef">  214</a></span><span class="preprocessor">#define SSC_RHR_RDAT_Pos 0</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a864ae9935bdca4a85399ff3049a7c37f">  215</a></span><span class="preprocessor">#define SSC_RHR_RDAT_Msk (0xffffffffu &lt;&lt; SSC_RHR_RDAT_Pos) </span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="comment">/* -------- SSC_THR : (SSC Offset: 0x24) Transmit Holding Register -------- */</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#aed10f8abd702bef62021152b82988b06">  217</a></span><span class="preprocessor">#define SSC_THR_TDAT_Pos 0</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a8a8b999d53d8c64c5c07c4d358e50a72">  218</a></span><span class="preprocessor">#define SSC_THR_TDAT_Msk (0xffffffffu &lt;&lt; SSC_THR_TDAT_Pos) </span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#aca6ad095b9e6eb256b67be4d0e05f020">  219</a></span><span class="preprocessor">#define SSC_THR_TDAT(value) ((SSC_THR_TDAT_Msk &amp; ((value) &lt;&lt; SSC_THR_TDAT_Pos)))</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="comment">/* -------- SSC_RSHR : (SSC Offset: 0x30) Receive Sync. Holding Register -------- */</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#ae499ee5569b22839b3ca9ca21e3a2eab">  221</a></span><span class="preprocessor">#define SSC_RSHR_RSDAT_Pos 0</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#ab4558ba00369529a19a522bd5c24dfdf">  222</a></span><span class="preprocessor">#define SSC_RSHR_RSDAT_Msk (0xffffu &lt;&lt; SSC_RSHR_RSDAT_Pos) </span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="comment">/* -------- SSC_TSHR : (SSC Offset: 0x34) Transmit Sync. Holding Register -------- */</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#ab0b15e06f8705eb4dde007d63db671b1">  224</a></span><span class="preprocessor">#define SSC_TSHR_TSDAT_Pos 0</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#aeb5dd76f4c46359c292c845739e597af">  225</a></span><span class="preprocessor">#define SSC_TSHR_TSDAT_Msk (0xffffu &lt;&lt; SSC_TSHR_TSDAT_Pos) </span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#ac1f10fe7a748542690ef47260fb33902">  226</a></span><span class="preprocessor">#define SSC_TSHR_TSDAT(value) ((SSC_TSHR_TSDAT_Msk &amp; ((value) &lt;&lt; SSC_TSHR_TSDAT_Pos)))</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="comment">/* -------- SSC_RC0R : (SSC Offset: 0x38) Receive Compare 0 Register -------- */</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#ad1e0baafa2488c0e454b897a582c40f2">  228</a></span><span class="preprocessor">#define SSC_RC0R_CP0_Pos 0</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a64aabafb8ac205832de9b681d0639e57">  229</a></span><span class="preprocessor">#define SSC_RC0R_CP0_Msk (0xffffu &lt;&lt; SSC_RC0R_CP0_Pos) </span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#adf06bb787771a83bb7fd6db091ba2465">  230</a></span><span class="preprocessor">#define SSC_RC0R_CP0(value) ((SSC_RC0R_CP0_Msk &amp; ((value) &lt;&lt; SSC_RC0R_CP0_Pos)))</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="comment">/* -------- SSC_RC1R : (SSC Offset: 0x3C) Receive Compare 1 Register -------- */</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#af6efcb9d1c46d0b38220b4d1ad1eec39">  232</a></span><span class="preprocessor">#define SSC_RC1R_CP1_Pos 0</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a519e1be06b4771463b6ec39a2bb34aa3">  233</a></span><span class="preprocessor">#define SSC_RC1R_CP1_Msk (0xffffu &lt;&lt; SSC_RC1R_CP1_Pos) </span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a367977d6b152f419add981188e460fc3">  234</a></span><span class="preprocessor">#define SSC_RC1R_CP1(value) ((SSC_RC1R_CP1_Msk &amp; ((value) &lt;&lt; SSC_RC1R_CP1_Pos)))</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="comment">/* -------- SSC_SR : (SSC Offset: 0x40) Status Register -------- */</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a794117122a72c63dbb8c60d46e661ecd">  236</a></span><span class="preprocessor">#define SSC_SR_TXRDY (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a63eb031c1926ba0fd237b26ca3df6827">  237</a></span><span class="preprocessor">#define SSC_SR_TXEMPTY (0x1u &lt;&lt; 1) </span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a4afbe5c8232b909f4f120eeab42e44b0">  238</a></span><span class="preprocessor">#define SSC_SR_RXRDY (0x1u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a86a15f406f24a01ccb3eac6a1181e57a">  239</a></span><span class="preprocessor">#define SSC_SR_OVRUN (0x1u &lt;&lt; 5) </span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a5dbd90c3dc6c1d19f563f5f40907d11b">  240</a></span><span class="preprocessor">#define SSC_SR_CP0 (0x1u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a480ed11e0f38842d931e8ae048dabbda">  241</a></span><span class="preprocessor">#define SSC_SR_CP1 (0x1u &lt;&lt; 9) </span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a3664f10ee97ffcec4ab5ba6ee3d1ee58">  242</a></span><span class="preprocessor">#define SSC_SR_TXSYN (0x1u &lt;&lt; 10) </span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#af4aded90315eed01d0444ff6c4db20e5">  243</a></span><span class="preprocessor">#define SSC_SR_RXSYN (0x1u &lt;&lt; 11) </span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a01655b9556a9ca0d8ae74c1b92fc2883">  244</a></span><span class="preprocessor">#define SSC_SR_TXEN (0x1u &lt;&lt; 16) </span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#acdc9dc326bc747260c8c8ea35fb2653c">  245</a></span><span class="preprocessor">#define SSC_SR_RXEN (0x1u &lt;&lt; 17) </span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span><span class="comment">/* -------- SSC_IER : (SSC Offset: 0x44) Interrupt Enable Register -------- */</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a9ea2a67733fc84f756a99a37b44c9b4b">  247</a></span><span class="preprocessor">#define SSC_IER_TXRDY (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#aeb7c8a6fb7ccd67620db9af5b60d4b61">  248</a></span><span class="preprocessor">#define SSC_IER_TXEMPTY (0x1u &lt;&lt; 1) </span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a74605365152872946dd199bffcf36132">  249</a></span><span class="preprocessor">#define SSC_IER_RXRDY (0x1u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a597c0c2b920b8a7570140904336ad553">  250</a></span><span class="preprocessor">#define SSC_IER_OVRUN (0x1u &lt;&lt; 5) </span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a2cd1af90ccc4eba863a22e6d49fc59ea">  251</a></span><span class="preprocessor">#define SSC_IER_CP0 (0x1u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a514cf159e3a3f4d869c39d025a64133c">  252</a></span><span class="preprocessor">#define SSC_IER_CP1 (0x1u &lt;&lt; 9) </span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#adad56d3168fa39685836acfe1efcb455">  253</a></span><span class="preprocessor">#define SSC_IER_TXSYN (0x1u &lt;&lt; 10) </span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#ab4e404d443294ff6f5643c498658acf7">  254</a></span><span class="preprocessor">#define SSC_IER_RXSYN (0x1u &lt;&lt; 11) </span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="comment">/* -------- SSC_IDR : (SSC Offset: 0x48) Interrupt Disable Register -------- */</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a9b76b95f6e3e699b1cf99e774ab8ac2a">  256</a></span><span class="preprocessor">#define SSC_IDR_TXRDY (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a5288b0edd0ca2738a040748643bb54c2">  257</a></span><span class="preprocessor">#define SSC_IDR_TXEMPTY (0x1u &lt;&lt; 1) </span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a299356039a863855c7ad6e021bed4dd7">  258</a></span><span class="preprocessor">#define SSC_IDR_RXRDY (0x1u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a0a37f2a51c3b766afc8b5e6e10e5bfcc">  259</a></span><span class="preprocessor">#define SSC_IDR_OVRUN (0x1u &lt;&lt; 5) </span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a812b0dafef18cd516155a29f119fbf16">  260</a></span><span class="preprocessor">#define SSC_IDR_CP0 (0x1u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#ae8d3514143d21b01497b70e82ff92910">  261</a></span><span class="preprocessor">#define SSC_IDR_CP1 (0x1u &lt;&lt; 9) </span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#af7f2c2b638652bc48c3bc6e27928c707">  262</a></span><span class="preprocessor">#define SSC_IDR_TXSYN (0x1u &lt;&lt; 10) </span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a6f17f73d70f75d5c1fb5da7a514becd8">  263</a></span><span class="preprocessor">#define SSC_IDR_RXSYN (0x1u &lt;&lt; 11) </span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="comment">/* -------- SSC_IMR : (SSC Offset: 0x4C) Interrupt Mask Register -------- */</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a9657890cef5ac456158d2164b089322e">  265</a></span><span class="preprocessor">#define SSC_IMR_TXRDY (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a5f579fa94af7339bf90e1041b1b257d2">  266</a></span><span class="preprocessor">#define SSC_IMR_TXEMPTY (0x1u &lt;&lt; 1) </span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#abcbf15a70b2dd93442fa113b1a7e972d">  267</a></span><span class="preprocessor">#define SSC_IMR_RXRDY (0x1u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a14c42e0f5a65ab4e0978525e57379d0b">  268</a></span><span class="preprocessor">#define SSC_IMR_OVRUN (0x1u &lt;&lt; 5) </span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#af74d990edb2c956b987e236b5d1f0bf9">  269</a></span><span class="preprocessor">#define SSC_IMR_CP0 (0x1u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a82b039173ca9b44601e8eb45f6818184">  270</a></span><span class="preprocessor">#define SSC_IMR_CP1 (0x1u &lt;&lt; 9) </span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#acd6813a6fc4437c251835addc5885a05">  271</a></span><span class="preprocessor">#define SSC_IMR_TXSYN (0x1u &lt;&lt; 10) </span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a758afe23a9b6e09d00cc2adb58cb68d3">  272</a></span><span class="preprocessor">#define SSC_IMR_RXSYN (0x1u &lt;&lt; 11) </span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span><span class="comment">/* -------- SSC_WPMR : (SSC Offset: 0xE4) Write Protection Mode Register -------- */</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a7e0e980d697f7407f79c73c9555a1a1a">  274</a></span><span class="preprocessor">#define SSC_WPMR_WPEN (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#aadc2a8570ee82a6d912defbd1c0d04d4">  275</a></span><span class="preprocessor">#define SSC_WPMR_WPKEY_Pos 8</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a7be187a275ddfe23b8a1858da272aacc">  276</a></span><span class="preprocessor">#define SSC_WPMR_WPKEY_Msk (0xffffffu &lt;&lt; SSC_WPMR_WPKEY_Pos) </span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a128f625e6400b39d5fa4ec976da56666">  277</a></span><span class="preprocessor">#define SSC_WPMR_WPKEY(value) ((SSC_WPMR_WPKEY_Msk &amp; ((value) &lt;&lt; SSC_WPMR_WPKEY_Pos)))</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a4bac2da515b27c22389630b3e99a9f78">  278</a></span><span class="preprocessor">#define   SSC_WPMR_WPKEY_PASSWD (0x535343u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="comment">/* -------- SSC_WPSR : (SSC Offset: 0xE8) Write Protection Status Register -------- */</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a842b1f6249a5c171786a2ae3881db56c">  280</a></span><span class="preprocessor">#define SSC_WPSR_WPVS (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a1c4da89fbe8aa1d737f1f41bec925bdb">  281</a></span><span class="preprocessor">#define SSC_WPSR_WPVSRC_Pos 8</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a6dbf65973e943e7e2653cc10687ae629">  282</a></span><span class="preprocessor">#define SSC_WPSR_WPVSRC_Msk (0xffffu &lt;&lt; SSC_WPSR_WPVSRC_Pos) </span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="comment">/* -------- SSC_VERSION : (SSC Offset: 0xFC) Version Register -------- */</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a0a626a46ed97942c9cb288c1ccd9c9bb">  284</a></span><span class="preprocessor">#define SSC_VERSION_VERSION_Pos 0</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a0da81f469a8d1223acfecccd671ebde7">  285</a></span><span class="preprocessor">#define SSC_VERSION_VERSION_Msk (0xffffu &lt;&lt; SSC_VERSION_VERSION_Pos) </span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a6e3d40acea9c31e8aa6eae23eb020d1f">  286</a></span><span class="preprocessor">#define SSC_VERSION_MFN_Pos 16</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno"><a class="line" href="component_2ssc_8h.html#a2c8d98c82d254f07c306ec4618901394">  287</a></span><span class="preprocessor">#define SSC_VERSION_MFN_Msk (0x7u &lt;&lt; SSC_VERSION_MFN_Pos) </span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span> </div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span> </div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="preprocessor">#endif </span><span class="comment">/* _SAME70_SSC_COMPONENT_ */</span><span class="preprocessor"></span></div>
<div class="ttc" id="astruct_ssc_html"><div class="ttname"><a href="struct_ssc.html">Ssc</a></div><div class="ttdoc">Ssc hardware registers.</div><div class="ttdef"><b>Definition:</b> <a href="component_2ssc_8h_source.html#l00046">component/ssc.h:46</a></div></div>
<div class="ttc" id="astruct_ssc_html_a0856539f0968b173e3562cfc6314957e"><div class="ttname"><a href="struct_ssc.html#a0856539f0968b173e3562cfc6314957e">Ssc::SSC_IDR</a></div><div class="ttdeci">__O uint32_t SSC_IDR</div><div class="ttdoc">(Ssc Offset: 0x48) Interrupt Disable Register</div><div class="ttdef"><b>Definition:</b> <a href="component_2ssc_8h_source.html#l00063">component/ssc.h:63</a></div></div>
<div class="ttc" id="astruct_ssc_html_a151c552116441e04803fa485684190c0"><div class="ttname"><a href="struct_ssc.html#a151c552116441e04803fa485684190c0">Ssc::SSC_RSHR</a></div><div class="ttdeci">__I uint32_t SSC_RSHR</div><div class="ttdoc">(Ssc Offset: 0x30) Receive Sync.</div><div class="ttdef"><b>Definition:</b> <a href="component_2ssc_8h_source.html#l00057">component/ssc.h:57</a></div></div>
<div class="ttc" id="astruct_ssc_html_a3feb3405d8e8dd362ee0664797271b80"><div class="ttname"><a href="struct_ssc.html#a3feb3405d8e8dd362ee0664797271b80">Ssc::SSC_THR</a></div><div class="ttdeci">__O uint32_t SSC_THR</div><div class="ttdoc">(Ssc Offset: 0x24) Transmit Holding Register</div><div class="ttdef"><b>Definition:</b> <a href="component_2ssc_8h_source.html#l00055">component/ssc.h:55</a></div></div>
<div class="ttc" id="astruct_ssc_html_a4f8af45d30b9df1ac42270b97d03a25c"><div class="ttname"><a href="struct_ssc.html#a4f8af45d30b9df1ac42270b97d03a25c">Ssc::SSC_RFMR</a></div><div class="ttdeci">__IO uint32_t SSC_RFMR</div><div class="ttdoc">(Ssc Offset: 0x14) Receive Frame Mode Register</div><div class="ttdef"><b>Definition:</b> <a href="component_2ssc_8h_source.html#l00051">component/ssc.h:51</a></div></div>
<div class="ttc" id="astruct_ssc_html_a629eac5a799d4d05627a3bb22adeac42"><div class="ttname"><a href="struct_ssc.html#a629eac5a799d4d05627a3bb22adeac42">Ssc::SSC_TFMR</a></div><div class="ttdeci">__IO uint32_t SSC_TFMR</div><div class="ttdoc">(Ssc Offset: 0x1C) Transmit Frame Mode Register</div><div class="ttdef"><b>Definition:</b> <a href="component_2ssc_8h_source.html#l00053">component/ssc.h:53</a></div></div>
<div class="ttc" id="astruct_ssc_html_a68cc6d35597beda980c50197d8268019"><div class="ttname"><a href="struct_ssc.html#a68cc6d35597beda980c50197d8268019">Ssc::SSC_TSHR</a></div><div class="ttdeci">__IO uint32_t SSC_TSHR</div><div class="ttdoc">(Ssc Offset: 0x34) Transmit Sync.</div><div class="ttdef"><b>Definition:</b> <a href="component_2ssc_8h_source.html#l00058">component/ssc.h:58</a></div></div>
<div class="ttc" id="astruct_ssc_html_a83c90b00a7e5a2c3debf0527480412fe"><div class="ttname"><a href="struct_ssc.html#a83c90b00a7e5a2c3debf0527480412fe">Ssc::SSC_TCMR</a></div><div class="ttdeci">__IO uint32_t SSC_TCMR</div><div class="ttdoc">(Ssc Offset: 0x18) Transmit Clock Mode Register</div><div class="ttdef"><b>Definition:</b> <a href="component_2ssc_8h_source.html#l00052">component/ssc.h:52</a></div></div>
<div class="ttc" id="astruct_ssc_html_a8fd85699562e502be5ed95802e3a8f54"><div class="ttname"><a href="struct_ssc.html#a8fd85699562e502be5ed95802e3a8f54">Ssc::SSC_WPSR</a></div><div class="ttdeci">__I uint32_t SSC_WPSR</div><div class="ttdoc">(Ssc Offset: 0xE8) Write Protection Status Register</div><div class="ttdef"><b>Definition:</b> <a href="component_2ssc_8h_source.html#l00067">component/ssc.h:67</a></div></div>
<div class="ttc" id="astruct_ssc_html_a963fdab03750806b6ef321149e8d6082"><div class="ttname"><a href="struct_ssc.html#a963fdab03750806b6ef321149e8d6082">Ssc::SSC_WPMR</a></div><div class="ttdeci">__IO uint32_t SSC_WPMR</div><div class="ttdoc">(Ssc Offset: 0xE4) Write Protection Mode Register</div><div class="ttdef"><b>Definition:</b> <a href="component_2ssc_8h_source.html#l00066">component/ssc.h:66</a></div></div>
<div class="ttc" id="astruct_ssc_html_aa0b0c6253e27ca39b8edb766bc24a330"><div class="ttname"><a href="struct_ssc.html#aa0b0c6253e27ca39b8edb766bc24a330">Ssc::SSC_CR</a></div><div class="ttdeci">__O uint32_t SSC_CR</div><div class="ttdoc">(Ssc Offset: 0x0) Control Register</div><div class="ttdef"><b>Definition:</b> <a href="component_2ssc_8h_source.html#l00047">component/ssc.h:47</a></div></div>
<div class="ttc" id="astruct_ssc_html_ab4809f5d5aac8507c5c7e185a19f9160"><div class="ttname"><a href="struct_ssc.html#ab4809f5d5aac8507c5c7e185a19f9160">Ssc::SSC_RC0R</a></div><div class="ttdeci">__IO uint32_t SSC_RC0R</div><div class="ttdoc">(Ssc Offset: 0x38) Receive Compare 0 Register</div><div class="ttdef"><b>Definition:</b> <a href="component_2ssc_8h_source.html#l00059">component/ssc.h:59</a></div></div>
<div class="ttc" id="astruct_ssc_html_ab9f896ca819c340112e7aa6a0fbecb92"><div class="ttname"><a href="struct_ssc.html#ab9f896ca819c340112e7aa6a0fbecb92">Ssc::SSC_RCMR</a></div><div class="ttdeci">__IO uint32_t SSC_RCMR</div><div class="ttdoc">(Ssc Offset: 0x10) Receive Clock Mode Register</div><div class="ttdef"><b>Definition:</b> <a href="component_2ssc_8h_source.html#l00050">component/ssc.h:50</a></div></div>
<div class="ttc" id="astruct_ssc_html_ad38f8cd131f62443ff5cd14e25602994"><div class="ttname"><a href="struct_ssc.html#ad38f8cd131f62443ff5cd14e25602994">Ssc::SSC_IMR</a></div><div class="ttdeci">__I uint32_t SSC_IMR</div><div class="ttdoc">(Ssc Offset: 0x4C) Interrupt Mask Register</div><div class="ttdef"><b>Definition:</b> <a href="component_2ssc_8h_source.html#l00064">component/ssc.h:64</a></div></div>
<div class="ttc" id="astruct_ssc_html_ad6e65ac1d9d1a72880bde888f3132f6b"><div class="ttname"><a href="struct_ssc.html#ad6e65ac1d9d1a72880bde888f3132f6b">Ssc::SSC_SR</a></div><div class="ttdeci">__I uint32_t SSC_SR</div><div class="ttdoc">(Ssc Offset: 0x40) Status Register</div><div class="ttdef"><b>Definition:</b> <a href="component_2ssc_8h_source.html#l00061">component/ssc.h:61</a></div></div>
<div class="ttc" id="astruct_ssc_html_ae020d7fe7643d133f47e6509765f175c"><div class="ttname"><a href="struct_ssc.html#ae020d7fe7643d133f47e6509765f175c">Ssc::SSC_CMR</a></div><div class="ttdeci">__IO uint32_t SSC_CMR</div><div class="ttdoc">(Ssc Offset: 0x4) Clock Mode Register</div><div class="ttdef"><b>Definition:</b> <a href="component_2ssc_8h_source.html#l00048">component/ssc.h:48</a></div></div>
<div class="ttc" id="astruct_ssc_html_aeca086ddf1a55ee91daa8734c1e79f77"><div class="ttname"><a href="struct_ssc.html#aeca086ddf1a55ee91daa8734c1e79f77">Ssc::SSC_RHR</a></div><div class="ttdeci">__I uint32_t SSC_RHR</div><div class="ttdoc">(Ssc Offset: 0x20) Receive Holding Register</div><div class="ttdef"><b>Definition:</b> <a href="component_2ssc_8h_source.html#l00054">component/ssc.h:54</a></div></div>
<div class="ttc" id="astruct_ssc_html_aed7ed4dfafb83518da7cce96e3d2c60d"><div class="ttname"><a href="struct_ssc.html#aed7ed4dfafb83518da7cce96e3d2c60d">Ssc::SSC_VERSION</a></div><div class="ttdeci">__I uint32_t SSC_VERSION</div><div class="ttdoc">(Ssc Offset: 0xFC) Version Register</div><div class="ttdef"><b>Definition:</b> <a href="component_2ssc_8h_source.html#l00069">component/ssc.h:69</a></div></div>
<div class="ttc" id="astruct_ssc_html_af09b6b1c0b36701c618d3218ecfe5b9b"><div class="ttname"><a href="struct_ssc.html#af09b6b1c0b36701c618d3218ecfe5b9b">Ssc::SSC_RC1R</a></div><div class="ttdeci">__IO uint32_t SSC_RC1R</div><div class="ttdoc">(Ssc Offset: 0x3C) Receive Compare 1 Register</div><div class="ttdef"><b>Definition:</b> <a href="component_2ssc_8h_source.html#l00060">component/ssc.h:60</a></div></div>
<div class="ttc" id="astruct_ssc_html_af90bcd5f9073d836b1d8e62e5e67923a"><div class="ttname"><a href="struct_ssc.html#af90bcd5f9073d836b1d8e62e5e67923a">Ssc::SSC_IER</a></div><div class="ttdeci">__O uint32_t SSC_IER</div><div class="ttdoc">(Ssc Offset: 0x44) Interrupt Enable Register</div><div class="ttdef"><b>Definition:</b> <a href="component_2ssc_8h_source.html#l00062">component/ssc.h:62</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Mar 11 2023 23:19:37 for WINC1500 Weather Client Demo for SAME70 Xplained by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
