# RISC_V_PIPELINE_CORE_BRANCH_PREDICTOR

# ğŸš€ RV32I Single-Cycle CPU with Branch Prediction

An optimized **RISC-V RV32I** single-cycle CPU featuring **branch prediction**, built using **Verilog** and simulated in **Vivado 2023.1**.

![Architecture](https://upload.wikimedia.org/wikipedia/commons/3/3d/RISCV_Instruction_Formats.svg)  
<sup>Example RISC-V Instruction Formats (Source: Wikipedia)</sup>  

---

## ğŸ“œ Table of Contents
- [ğŸ“œ Table of Contents](#-table-of-contents)
- [ğŸ“Œ About the Project](#-about-the-project)
- [ğŸ› ï¸ Features](#ï¸-features)
- [ğŸ§  Instruction Set Architecture (ISA)](#-instruction-set-architecture-isa)
- [ğŸ“‚ Project Structure](#-project-structure)
- [âš¡ Getting Started](#-getting-started)
- [ğŸš€ Simulation & Testing](#-simulation--testing)
- [ğŸ“Œ Roadmap](#-roadmap)
- [ğŸ‘¨â€ğŸ’» Contributing](#-contributing)
- [ğŸ“œ License](#-license)
- [ğŸ“ Contact](#-contact)

---

## ğŸ“Œ About the Project
This project implements a **single-cycle RISC-V CPU** based on the **RV32I instruction set**, featuring:

âœ… A **fully functional ALU**  
âœ… Support for **load, store, arithmetic, and branch** instructions  
âœ… A **branch predictor** to improve performance  
âœ… Simulation and testing in **Vivado 2023.1**  

The goal of this project is to **design and optimize a single-cycle processor** that follows the **RISC-V RV32I standard**, enabling efficient instruction execution with a branch predictor.

---

## ğŸ› ï¸ Features
âœ” **Fully implemented RV32I ISA** with all primary instructions  
âœ” **Single-cycle execution** for all instructions  
âœ” **Branch predictor** to minimize stalls  
âœ” **Optimized data path** for high performance  
âœ” **Vivado testbench & waveform simulation**  

---

## ğŸ§  Instruction Set Architecture (ISA)
The CPU supports **all major RV32I instruction formats**:

| Type  | Format          | Description |
|-------|---------------|-------------|
| **R-Type** | `rd, rs1, rs2` | Register-to-register operations |
| **I-Type** | `rd, rs1, imm` | Immediate operations & loads |
| **S-Type** | `rs1, rs2, imm` | Store instructions |
| **B-Type** | `rs1, rs2, label` | Branch instructions |
| **U-Type** | `rd, imm` | Upper immediate instructions |
| **J-Type** | `rd, label` | Jump instructions |

âœ” **Full instruction list can be found [here](docs/instructions.md)**  

---

## ğŸ“‚ Project Structure
