--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml tcu_top.twx tcu_top.ncd -o tcu_top.twr tcu_top.pcf

Design file:              tcu_top.ncd
Physical constraint file: tcu_top.pcf
Device,package,speed:     xc6slx150t,fgg676,C,-4 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk = PERIOD TIMEGRP "TM_sys_clk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk = PERIOD TIMEGRP "TM_sys_clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_clk_wiz_v3_6/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: Inst_clk_wiz_v3_6/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN2
  Clock network: Inst_clk_wiz_v3_6/clkin1
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_clk_wiz_v3_6/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: Inst_clk_wiz_v3_6/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN2
  Clock network: Inst_clk_wiz_v3_6/clkin1
--------------------------------------------------------------------------------
Slack: 8.148ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: Inst_clk_wiz_v3_6/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: Inst_clk_wiz_v3_6/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN2
  Clock network: Inst_clk_wiz_v3_6/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_clk_wiz_v3_6_clkout3_0 = PERIOD TIMEGRP 
"Inst_clk_wiz_v3_6_clkout3_0"         TS_sys_clk / 0.04 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1585 paths analyzed, 70 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.964ns.
--------------------------------------------------------------------------------

Paths for end point count_4MHz_24 (SLICE_X38Y102.A2), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     246.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_4MHz_31 (FF)
  Destination:          count_4MHz_24 (FF)
  Requirement:          250.000ns
  Data Path Delay:      3.787ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.233 - 0.245)
  Source Clock:         clk_4MHz rising at 0.000ns
  Destination Clock:    clk_4MHz rising at 250.000ns
  Clock Uncertainty:    0.165ns

  Clock Uncertainty:          0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.321ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_4MHz_31 to count_4MHz_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.391   count_4MHz<31>
                                                       count_4MHz_31
    SLICE_X38Y99.B6      net (fanout=4)        0.832   count_4MHz<31>
    SLICE_X38Y99.B       Tilo                  0.205   N9
                                                       count_4MHz[31]_GND_5_o_equal_9_o<31>5_SW0
    SLICE_X41Y100.A2     net (fanout=2)        0.789   N9
    SLICE_X41Y100.A      Tilo                  0.259   count_4MHz<19>
                                                       count_4MHz[31]_GND_5_o_equal_9_o<31>7_1
    SLICE_X38Y102.A2     net (fanout=15)       0.970   count_4MHz[31]_GND_5_o_equal_9_o<31>7
    SLICE_X38Y102.CLK    Tas                   0.341   count_4MHz<27>
                                                       count_4MHz_24_rstpot
                                                       count_4MHz_24
    -------------------------------------------------  ---------------------------
    Total                                      3.787ns (1.196ns logic, 2.591ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     246.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_4MHz_2 (FF)
  Destination:          count_4MHz_24 (FF)
  Requirement:          250.000ns
  Data Path Delay:      3.625ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.145 - 0.164)
  Source Clock:         clk_4MHz rising at 0.000ns
  Destination Clock:    clk_4MHz rising at 250.000ns
  Clock Uncertainty:    0.165ns

  Clock Uncertainty:          0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.321ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_4MHz_2 to count_4MHz_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y97.AQ      Tcko                  0.408   count_4MHz<5>
                                                       count_4MHz_2
    SLICE_X38Y99.B2      net (fanout=3)        0.653   count_4MHz<2>
    SLICE_X38Y99.B       Tilo                  0.205   N9
                                                       count_4MHz[31]_GND_5_o_equal_9_o<31>5_SW0
    SLICE_X41Y100.A2     net (fanout=2)        0.789   N9
    SLICE_X41Y100.A      Tilo                  0.259   count_4MHz<19>
                                                       count_4MHz[31]_GND_5_o_equal_9_o<31>7_1
    SLICE_X38Y102.A2     net (fanout=15)       0.970   count_4MHz[31]_GND_5_o_equal_9_o<31>7
    SLICE_X38Y102.CLK    Tas                   0.341   count_4MHz<27>
                                                       count_4MHz_24_rstpot
                                                       count_4MHz_24
    -------------------------------------------------  ---------------------------
    Total                                      3.625ns (1.213ns logic, 2.412ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     246.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_4MHz_0 (FF)
  Destination:          count_4MHz_24 (FF)
  Requirement:          250.000ns
  Data Path Delay:      3.546ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.233 - 0.254)
  Source Clock:         clk_4MHz rising at 0.000ns
  Destination Clock:    clk_4MHz rising at 250.000ns
  Clock Uncertainty:    0.165ns

  Clock Uncertainty:          0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.321ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_4MHz_0 to count_4MHz_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y99.AQ      Tcko                  0.391   count_4MHz<1>
                                                       count_4MHz_0
    SLICE_X41Y98.B1      net (fanout=2)        0.696   count_4MHz<0>
    SLICE_X41Y98.B       Tilo                  0.259   count_4MHz[31]_GND_5_o_equal_9_o<31>
                                                       count_4MHz[31]_GND_5_o_equal_9_o<31>1
    SLICE_X41Y100.A1     net (fanout=3)        0.630   count_4MHz[31]_GND_5_o_equal_9_o<31>
    SLICE_X41Y100.A      Tilo                  0.259   count_4MHz<19>
                                                       count_4MHz[31]_GND_5_o_equal_9_o<31>7_1
    SLICE_X38Y102.A2     net (fanout=15)       0.970   count_4MHz[31]_GND_5_o_equal_9_o<31>7
    SLICE_X38Y102.CLK    Tas                   0.341   count_4MHz<27>
                                                       count_4MHz_24_rstpot
                                                       count_4MHz_24
    -------------------------------------------------  ---------------------------
    Total                                      3.546ns (1.250ns logic, 2.296ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------

Paths for end point count_4MHz_30 (SLICE_X41Y103.C2), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     246.065ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_4MHz_31 (FF)
  Destination:          count_4MHz_30 (FF)
  Requirement:          250.000ns
  Data Path Delay:      3.770ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_4MHz rising at 0.000ns
  Destination Clock:    clk_4MHz rising at 250.000ns
  Clock Uncertainty:    0.165ns

  Clock Uncertainty:          0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.321ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_4MHz_31 to count_4MHz_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.391   count_4MHz<31>
                                                       count_4MHz_31
    SLICE_X38Y99.B6      net (fanout=4)        0.832   count_4MHz<31>
    SLICE_X38Y99.B       Tilo                  0.205   N9
                                                       count_4MHz[31]_GND_5_o_equal_9_o<31>5_SW0
    SLICE_X41Y100.A2     net (fanout=2)        0.789   N9
    SLICE_X41Y100.A      Tilo                  0.259   count_4MHz<19>
                                                       count_4MHz[31]_GND_5_o_equal_9_o<31>7_1
    SLICE_X41Y103.C2     net (fanout=15)       0.972   count_4MHz[31]_GND_5_o_equal_9_o<31>7
    SLICE_X41Y103.CLK    Tas                   0.322   count_4MHz<31>
                                                       count_4MHz_30_rstpot
                                                       count_4MHz_30
    -------------------------------------------------  ---------------------------
    Total                                      3.770ns (1.177ns logic, 2.593ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     246.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_4MHz_2 (FF)
  Destination:          count_4MHz_30 (FF)
  Requirement:          250.000ns
  Data Path Delay:      3.608ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.231 - 0.257)
  Source Clock:         clk_4MHz rising at 0.000ns
  Destination Clock:    clk_4MHz rising at 250.000ns
  Clock Uncertainty:    0.165ns

  Clock Uncertainty:          0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.321ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_4MHz_2 to count_4MHz_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y97.AQ      Tcko                  0.408   count_4MHz<5>
                                                       count_4MHz_2
    SLICE_X38Y99.B2      net (fanout=3)        0.653   count_4MHz<2>
    SLICE_X38Y99.B       Tilo                  0.205   N9
                                                       count_4MHz[31]_GND_5_o_equal_9_o<31>5_SW0
    SLICE_X41Y100.A2     net (fanout=2)        0.789   N9
    SLICE_X41Y100.A      Tilo                  0.259   count_4MHz<19>
                                                       count_4MHz[31]_GND_5_o_equal_9_o<31>7_1
    SLICE_X41Y103.C2     net (fanout=15)       0.972   count_4MHz[31]_GND_5_o_equal_9_o<31>7
    SLICE_X41Y103.CLK    Tas                   0.322   count_4MHz<31>
                                                       count_4MHz_30_rstpot
                                                       count_4MHz_30
    -------------------------------------------------  ---------------------------
    Total                                      3.608ns (1.194ns logic, 2.414ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     246.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_4MHz_0 (FF)
  Destination:          count_4MHz_30 (FF)
  Requirement:          250.000ns
  Data Path Delay:      3.529ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.143 - 0.161)
  Source Clock:         clk_4MHz rising at 0.000ns
  Destination Clock:    clk_4MHz rising at 250.000ns
  Clock Uncertainty:    0.165ns

  Clock Uncertainty:          0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.321ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_4MHz_0 to count_4MHz_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y99.AQ      Tcko                  0.391   count_4MHz<1>
                                                       count_4MHz_0
    SLICE_X41Y98.B1      net (fanout=2)        0.696   count_4MHz<0>
    SLICE_X41Y98.B       Tilo                  0.259   count_4MHz[31]_GND_5_o_equal_9_o<31>
                                                       count_4MHz[31]_GND_5_o_equal_9_o<31>1
    SLICE_X41Y100.A1     net (fanout=3)        0.630   count_4MHz[31]_GND_5_o_equal_9_o<31>
    SLICE_X41Y100.A      Tilo                  0.259   count_4MHz<19>
                                                       count_4MHz[31]_GND_5_o_equal_9_o<31>7_1
    SLICE_X41Y103.C2     net (fanout=15)       0.972   count_4MHz[31]_GND_5_o_equal_9_o<31>7
    SLICE_X41Y103.CLK    Tas                   0.322   count_4MHz<31>
                                                       count_4MHz_30_rstpot
                                                       count_4MHz_30
    -------------------------------------------------  ---------------------------
    Total                                      3.529ns (1.231ns logic, 2.298ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------

Paths for end point count_4MHz_26 (SLICE_X38Y102.C4), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     246.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_4MHz_31 (FF)
  Destination:          count_4MHz_26 (FF)
  Requirement:          250.000ns
  Data Path Delay:      3.733ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.233 - 0.245)
  Source Clock:         clk_4MHz rising at 0.000ns
  Destination Clock:    clk_4MHz rising at 250.000ns
  Clock Uncertainty:    0.165ns

  Clock Uncertainty:          0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.321ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_4MHz_31 to count_4MHz_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.391   count_4MHz<31>
                                                       count_4MHz_31
    SLICE_X38Y99.B6      net (fanout=4)        0.832   count_4MHz<31>
    SLICE_X38Y99.B       Tilo                  0.205   N9
                                                       count_4MHz[31]_GND_5_o_equal_9_o<31>5_SW0
    SLICE_X41Y100.A2     net (fanout=2)        0.789   N9
    SLICE_X41Y100.A      Tilo                  0.259   count_4MHz<19>
                                                       count_4MHz[31]_GND_5_o_equal_9_o<31>7_1
    SLICE_X38Y102.C4     net (fanout=15)       0.916   count_4MHz[31]_GND_5_o_equal_9_o<31>7
    SLICE_X38Y102.CLK    Tas                   0.341   count_4MHz<27>
                                                       count_4MHz_26_rstpot
                                                       count_4MHz_26
    -------------------------------------------------  ---------------------------
    Total                                      3.733ns (1.196ns logic, 2.537ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     246.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_4MHz_2 (FF)
  Destination:          count_4MHz_26 (FF)
  Requirement:          250.000ns
  Data Path Delay:      3.571ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.145 - 0.164)
  Source Clock:         clk_4MHz rising at 0.000ns
  Destination Clock:    clk_4MHz rising at 250.000ns
  Clock Uncertainty:    0.165ns

  Clock Uncertainty:          0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.321ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_4MHz_2 to count_4MHz_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y97.AQ      Tcko                  0.408   count_4MHz<5>
                                                       count_4MHz_2
    SLICE_X38Y99.B2      net (fanout=3)        0.653   count_4MHz<2>
    SLICE_X38Y99.B       Tilo                  0.205   N9
                                                       count_4MHz[31]_GND_5_o_equal_9_o<31>5_SW0
    SLICE_X41Y100.A2     net (fanout=2)        0.789   N9
    SLICE_X41Y100.A      Tilo                  0.259   count_4MHz<19>
                                                       count_4MHz[31]_GND_5_o_equal_9_o<31>7_1
    SLICE_X38Y102.C4     net (fanout=15)       0.916   count_4MHz[31]_GND_5_o_equal_9_o<31>7
    SLICE_X38Y102.CLK    Tas                   0.341   count_4MHz<27>
                                                       count_4MHz_26_rstpot
                                                       count_4MHz_26
    -------------------------------------------------  ---------------------------
    Total                                      3.571ns (1.213ns logic, 2.358ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     246.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_4MHz_0 (FF)
  Destination:          count_4MHz_26 (FF)
  Requirement:          250.000ns
  Data Path Delay:      3.492ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.233 - 0.254)
  Source Clock:         clk_4MHz rising at 0.000ns
  Destination Clock:    clk_4MHz rising at 250.000ns
  Clock Uncertainty:    0.165ns

  Clock Uncertainty:          0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.321ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_4MHz_0 to count_4MHz_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y99.AQ      Tcko                  0.391   count_4MHz<1>
                                                       count_4MHz_0
    SLICE_X41Y98.B1      net (fanout=2)        0.696   count_4MHz<0>
    SLICE_X41Y98.B       Tilo                  0.259   count_4MHz[31]_GND_5_o_equal_9_o<31>
                                                       count_4MHz[31]_GND_5_o_equal_9_o<31>1
    SLICE_X41Y100.A1     net (fanout=3)        0.630   count_4MHz[31]_GND_5_o_equal_9_o<31>
    SLICE_X41Y100.A      Tilo                  0.259   count_4MHz<19>
                                                       count_4MHz[31]_GND_5_o_equal_9_o<31>7_1
    SLICE_X38Y102.C4     net (fanout=15)       0.916   count_4MHz[31]_GND_5_o_equal_9_o<31>7
    SLICE_X38Y102.CLK    Tas                   0.341   count_4MHz<27>
                                                       count_4MHz_26_rstpot
                                                       count_4MHz_26
    -------------------------------------------------  ---------------------------
    Total                                      3.492ns (1.250ns logic, 2.242ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_clk_wiz_v3_6_clkout3_0 = PERIOD TIMEGRP "Inst_clk_wiz_v3_6_clkout3_0"
        TS_sys_clk / 0.04 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point pri_out_4MHz (SLICE_X41Y102.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pri_out_4MHz (FF)
  Destination:          pri_out_4MHz (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.440ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_4MHz rising at 250.000ns
  Destination Clock:    clk_4MHz rising at 250.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pri_out_4MHz to pri_out_4MHz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y102.AQ     Tcko                  0.198   pri_out_4MHz
                                                       pri_out_4MHz
    SLICE_X41Y102.A6     net (fanout=2)        0.027   pri_out_4MHz
    SLICE_X41Y102.CLK    Tah         (-Th)    -0.215   pri_out_4MHz
                                                       pri_out_4MHz_rstpot
                                                       pri_out_4MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.440ns (0.413ns logic, 0.027ns route)
                                                       (93.9% logic, 6.1% route)

--------------------------------------------------------------------------------

Paths for end point pri_out_4MHz (SLICE_X41Y102.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.671ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_4MHz_31 (FF)
  Destination:          pri_out_4MHz (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.675ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (0.034 - 0.030)
  Source Clock:         clk_4MHz rising at 250.000ns
  Destination Clock:    clk_4MHz rising at 250.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_4MHz_31 to pri_out_4MHz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.DQ     Tcko                  0.198   count_4MHz<31>
                                                       count_4MHz_31
    SLICE_X41Y102.A3     net (fanout=4)        0.262   count_4MHz<31>
    SLICE_X41Y102.CLK    Tah         (-Th)    -0.215   pri_out_4MHz
                                                       pri_out_4MHz_rstpot
                                                       pri_out_4MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.675ns (0.413ns logic, 0.262ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------

Paths for end point pri_out_4MHz (SLICE_X41Y102.A5), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.769ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_4MHz_27 (FF)
  Destination:          pri_out_4MHz (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.773ns (Levels of Logic = 2)
  Clock Path Skew:      0.004ns (0.067 - 0.063)
  Source Clock:         clk_4MHz rising at 250.000ns
  Destination Clock:    clk_4MHz rising at 250.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_4MHz_27 to pri_out_4MHz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y102.DQ     Tcko                  0.200   count_4MHz<27>
                                                       count_4MHz_27
    SLICE_X41Y102.B6     net (fanout=2)        0.129   count_4MHz<27>
    SLICE_X41Y102.B      Tilo                  0.156   pri_out_4MHz
                                                       count_4MHz[31]_GND_5_o_equal_9_o<31>6
    SLICE_X41Y102.A5     net (fanout=4)        0.073   count_4MHz[31]_GND_5_o_equal_9_o<31>5
    SLICE_X41Y102.CLK    Tah         (-Th)    -0.215   pri_out_4MHz
                                                       pri_out_4MHz_rstpot
                                                       pri_out_4MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.773ns (0.571ns logic, 0.202ns route)
                                                       (73.9% logic, 26.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.807ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_4MHz_28 (FF)
  Destination:          pri_out_4MHz (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.811ns (Levels of Logic = 2)
  Clock Path Skew:      0.004ns (0.034 - 0.030)
  Source Clock:         clk_4MHz rising at 250.000ns
  Destination Clock:    clk_4MHz rising at 250.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_4MHz_28 to pri_out_4MHz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.AQ     Tcko                  0.198   count_4MHz<31>
                                                       count_4MHz_28
    SLICE_X41Y102.B5     net (fanout=2)        0.169   count_4MHz<28>
    SLICE_X41Y102.B      Tilo                  0.156   pri_out_4MHz
                                                       count_4MHz[31]_GND_5_o_equal_9_o<31>6
    SLICE_X41Y102.A5     net (fanout=4)        0.073   count_4MHz[31]_GND_5_o_equal_9_o<31>5
    SLICE_X41Y102.CLK    Tah         (-Th)    -0.215   pri_out_4MHz
                                                       pri_out_4MHz_rstpot
                                                       pri_out_4MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.811ns (0.569ns logic, 0.242ns route)
                                                       (70.2% logic, 29.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.845ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_4MHz_29 (FF)
  Destination:          pri_out_4MHz (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.849ns (Levels of Logic = 2)
  Clock Path Skew:      0.004ns (0.034 - 0.030)
  Source Clock:         clk_4MHz rising at 250.000ns
  Destination Clock:    clk_4MHz rising at 250.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_4MHz_29 to pri_out_4MHz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y103.BQ     Tcko                  0.198   count_4MHz<31>
                                                       count_4MHz_29
    SLICE_X41Y102.B4     net (fanout=2)        0.207   count_4MHz<29>
    SLICE_X41Y102.B      Tilo                  0.156   pri_out_4MHz
                                                       count_4MHz[31]_GND_5_o_equal_9_o<31>6
    SLICE_X41Y102.A5     net (fanout=4)        0.073   count_4MHz[31]_GND_5_o_equal_9_o<31>5
    SLICE_X41Y102.CLK    Tah         (-Th)    -0.215   pri_out_4MHz
                                                       pri_out_4MHz_rstpot
                                                       pri_out_4MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.849ns (0.569ns logic, 0.280ns route)
                                                       (67.0% logic, 33.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_clk_wiz_v3_6_clkout3_0 = PERIOD TIMEGRP "Inst_clk_wiz_v3_6_clkout3_0"
        TS_sys_clk / 0.04 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 248.270ns (period - min period limit)
  Period: 250.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_clk_wiz_v3_6/clkout4_buf/I0
  Logical resource: Inst_clk_wiz_v3_6/clkout4_buf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: Inst_clk_wiz_v3_6/clkout3
--------------------------------------------------------------------------------
Slack: 249.570ns (period - min period limit)
  Period: 250.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: count_4MHz<5>/CLK
  Logical resource: count_4MHz_2/CK
  Location pin: SLICE_X38Y97.CLK
  Clock network: clk_4MHz
--------------------------------------------------------------------------------
Slack: 249.570ns (period - min period limit)
  Period: 250.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: count_4MHz<5>/CLK
  Logical resource: count_4MHz_3/CK
  Location pin: SLICE_X38Y97.CLK
  Clock network: clk_4MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_clk_wiz_v3_6_clkout1_0 = PERIOD TIMEGRP 
"Inst_clk_wiz_v3_6_clkout1_0"         TS_sys_clk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1585 paths analyzed, 70 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.050ns.
--------------------------------------------------------------------------------

Paths for end point count_100MHz_29 (SLICE_X37Y104.B1), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_100MHz_0 (FF)
  Destination:          count_100MHz_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.937ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.230 - 0.251)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.170ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_100MHz_0 to count_100MHz_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y100.AQ     Tcko                  0.408   count_100MHz<1>
                                                       count_100MHz_0
    SLICE_X35Y98.A1      net (fanout=2)        0.801   count_100MHz<0>
    SLICE_X35Y98.A       Tilo                  0.259   count_100MHz[31]_GND_5_o_equal_1_o<31>
                                                       count_100MHz[31]_GND_5_o_equal_1_o<31>1
    SLICE_X35Y101.A1     net (fanout=3)        0.964   count_100MHz[31]_GND_5_o_equal_1_o<31>
    SLICE_X35Y101.A      Tilo                  0.259   count_100MHz<19>
                                                       count_100MHz[31]_GND_5_o_equal_1_o<31>7_1
    SLICE_X37Y104.B1     net (fanout=15)       0.924   count_100MHz[31]_GND_5_o_equal_1_o<31>7
    SLICE_X37Y104.CLK    Tas                   0.322   count_100MHz<31>
                                                       count_100MHz_29_rstpot
                                                       count_100MHz_29
    -------------------------------------------------  ---------------------------
    Total                                      3.937ns (1.248ns logic, 2.689ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_100MHz_1 (FF)
  Destination:          count_100MHz_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.772ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.230 - 0.251)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.170ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_100MHz_1 to count_100MHz_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y100.CQ     Tcko                  0.408   count_100MHz<1>
                                                       count_100MHz_1
    SLICE_X35Y98.A2      net (fanout=2)        0.636   count_100MHz<1>
    SLICE_X35Y98.A       Tilo                  0.259   count_100MHz[31]_GND_5_o_equal_1_o<31>
                                                       count_100MHz[31]_GND_5_o_equal_1_o<31>1
    SLICE_X35Y101.A1     net (fanout=3)        0.964   count_100MHz[31]_GND_5_o_equal_1_o<31>
    SLICE_X35Y101.A      Tilo                  0.259   count_100MHz<19>
                                                       count_100MHz[31]_GND_5_o_equal_1_o<31>7_1
    SLICE_X37Y104.B1     net (fanout=15)       0.924   count_100MHz[31]_GND_5_o_equal_1_o<31>7
    SLICE_X37Y104.CLK    Tas                   0.322   count_100MHz<31>
                                                       count_100MHz_29_rstpot
                                                       count_100MHz_29
    -------------------------------------------------  ---------------------------
    Total                                      3.772ns (1.248ns logic, 2.524ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_100MHz_10 (FF)
  Destination:          count_100MHz_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.664ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.230 - 0.251)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.170ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_100MHz_10 to count_100MHz_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y100.AQ     Tcko                  0.391   count_100MHz<13>
                                                       count_100MHz_10
    SLICE_X35Y98.A6      net (fanout=2)        0.545   count_100MHz<10>
    SLICE_X35Y98.A       Tilo                  0.259   count_100MHz[31]_GND_5_o_equal_1_o<31>
                                                       count_100MHz[31]_GND_5_o_equal_1_o<31>1
    SLICE_X35Y101.A1     net (fanout=3)        0.964   count_100MHz[31]_GND_5_o_equal_1_o<31>
    SLICE_X35Y101.A      Tilo                  0.259   count_100MHz<19>
                                                       count_100MHz[31]_GND_5_o_equal_1_o<31>7_1
    SLICE_X37Y104.B1     net (fanout=15)       0.924   count_100MHz[31]_GND_5_o_equal_1_o<31>7
    SLICE_X37Y104.CLK    Tas                   0.322   count_100MHz<31>
                                                       count_100MHz_29_rstpot
                                                       count_100MHz_29
    -------------------------------------------------  ---------------------------
    Total                                      3.664ns (1.231ns logic, 2.433ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

Paths for end point count_100MHz_31 (SLICE_X37Y104.D3), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_100MHz_0 (FF)
  Destination:          count_100MHz_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.833ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.230 - 0.251)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.170ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_100MHz_0 to count_100MHz_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y100.AQ     Tcko                  0.408   count_100MHz<1>
                                                       count_100MHz_0
    SLICE_X35Y98.A1      net (fanout=2)        0.801   count_100MHz<0>
    SLICE_X35Y98.A       Tilo                  0.259   count_100MHz[31]_GND_5_o_equal_1_o<31>
                                                       count_100MHz[31]_GND_5_o_equal_1_o<31>1
    SLICE_X35Y101.A1     net (fanout=3)        0.964   count_100MHz[31]_GND_5_o_equal_1_o<31>
    SLICE_X35Y101.A      Tilo                  0.259   count_100MHz<19>
                                                       count_100MHz[31]_GND_5_o_equal_1_o<31>7_1
    SLICE_X37Y104.D3     net (fanout=15)       0.820   count_100MHz[31]_GND_5_o_equal_1_o<31>7
    SLICE_X37Y104.CLK    Tas                   0.322   count_100MHz<31>
                                                       count_100MHz_31_rstpot
                                                       count_100MHz_31
    -------------------------------------------------  ---------------------------
    Total                                      3.833ns (1.248ns logic, 2.585ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_100MHz_1 (FF)
  Destination:          count_100MHz_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.668ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.230 - 0.251)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.170ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_100MHz_1 to count_100MHz_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y100.CQ     Tcko                  0.408   count_100MHz<1>
                                                       count_100MHz_1
    SLICE_X35Y98.A2      net (fanout=2)        0.636   count_100MHz<1>
    SLICE_X35Y98.A       Tilo                  0.259   count_100MHz[31]_GND_5_o_equal_1_o<31>
                                                       count_100MHz[31]_GND_5_o_equal_1_o<31>1
    SLICE_X35Y101.A1     net (fanout=3)        0.964   count_100MHz[31]_GND_5_o_equal_1_o<31>
    SLICE_X35Y101.A      Tilo                  0.259   count_100MHz<19>
                                                       count_100MHz[31]_GND_5_o_equal_1_o<31>7_1
    SLICE_X37Y104.D3     net (fanout=15)       0.820   count_100MHz[31]_GND_5_o_equal_1_o<31>7
    SLICE_X37Y104.CLK    Tas                   0.322   count_100MHz<31>
                                                       count_100MHz_31_rstpot
                                                       count_100MHz_31
    -------------------------------------------------  ---------------------------
    Total                                      3.668ns (1.248ns logic, 2.420ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.327ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_100MHz_10 (FF)
  Destination:          count_100MHz_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.560ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.230 - 0.251)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.170ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_100MHz_10 to count_100MHz_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y100.AQ     Tcko                  0.391   count_100MHz<13>
                                                       count_100MHz_10
    SLICE_X35Y98.A6      net (fanout=2)        0.545   count_100MHz<10>
    SLICE_X35Y98.A       Tilo                  0.259   count_100MHz[31]_GND_5_o_equal_1_o<31>
                                                       count_100MHz[31]_GND_5_o_equal_1_o<31>1
    SLICE_X35Y101.A1     net (fanout=3)        0.964   count_100MHz[31]_GND_5_o_equal_1_o<31>
    SLICE_X35Y101.A      Tilo                  0.259   count_100MHz<19>
                                                       count_100MHz[31]_GND_5_o_equal_1_o<31>7_1
    SLICE_X37Y104.D3     net (fanout=15)       0.820   count_100MHz[31]_GND_5_o_equal_1_o<31>7
    SLICE_X37Y104.CLK    Tas                   0.322   count_100MHz<31>
                                                       count_100MHz_31_rstpot
                                                       count_100MHz_31
    -------------------------------------------------  ---------------------------
    Total                                      3.560ns (1.231ns logic, 2.329ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------

Paths for end point count_100MHz_30 (SLICE_X37Y104.C3), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_100MHz_0 (FF)
  Destination:          count_100MHz_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.807ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.230 - 0.251)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.170ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_100MHz_0 to count_100MHz_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y100.AQ     Tcko                  0.408   count_100MHz<1>
                                                       count_100MHz_0
    SLICE_X35Y98.A1      net (fanout=2)        0.801   count_100MHz<0>
    SLICE_X35Y98.A       Tilo                  0.259   count_100MHz[31]_GND_5_o_equal_1_o<31>
                                                       count_100MHz[31]_GND_5_o_equal_1_o<31>1
    SLICE_X35Y101.A1     net (fanout=3)        0.964   count_100MHz[31]_GND_5_o_equal_1_o<31>
    SLICE_X35Y101.A      Tilo                  0.259   count_100MHz<19>
                                                       count_100MHz[31]_GND_5_o_equal_1_o<31>7_1
    SLICE_X37Y104.C3     net (fanout=15)       0.794   count_100MHz[31]_GND_5_o_equal_1_o<31>7
    SLICE_X37Y104.CLK    Tas                   0.322   count_100MHz<31>
                                                       count_100MHz_30_rstpot
                                                       count_100MHz_30
    -------------------------------------------------  ---------------------------
    Total                                      3.807ns (1.248ns logic, 2.559ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_100MHz_1 (FF)
  Destination:          count_100MHz_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.642ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.230 - 0.251)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.170ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_100MHz_1 to count_100MHz_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y100.CQ     Tcko                  0.408   count_100MHz<1>
                                                       count_100MHz_1
    SLICE_X35Y98.A2      net (fanout=2)        0.636   count_100MHz<1>
    SLICE_X35Y98.A       Tilo                  0.259   count_100MHz[31]_GND_5_o_equal_1_o<31>
                                                       count_100MHz[31]_GND_5_o_equal_1_o<31>1
    SLICE_X35Y101.A1     net (fanout=3)        0.964   count_100MHz[31]_GND_5_o_equal_1_o<31>
    SLICE_X35Y101.A      Tilo                  0.259   count_100MHz<19>
                                                       count_100MHz[31]_GND_5_o_equal_1_o<31>7_1
    SLICE_X37Y104.C3     net (fanout=15)       0.794   count_100MHz[31]_GND_5_o_equal_1_o<31>7
    SLICE_X37Y104.CLK    Tas                   0.322   count_100MHz<31>
                                                       count_100MHz_30_rstpot
                                                       count_100MHz_30
    -------------------------------------------------  ---------------------------
    Total                                      3.642ns (1.248ns logic, 2.394ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_100MHz_10 (FF)
  Destination:          count_100MHz_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.534ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.230 - 0.251)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.170ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_100MHz_10 to count_100MHz_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y100.AQ     Tcko                  0.391   count_100MHz<13>
                                                       count_100MHz_10
    SLICE_X35Y98.A6      net (fanout=2)        0.545   count_100MHz<10>
    SLICE_X35Y98.A       Tilo                  0.259   count_100MHz[31]_GND_5_o_equal_1_o<31>
                                                       count_100MHz[31]_GND_5_o_equal_1_o<31>1
    SLICE_X35Y101.A1     net (fanout=3)        0.964   count_100MHz[31]_GND_5_o_equal_1_o<31>
    SLICE_X35Y101.A      Tilo                  0.259   count_100MHz<19>
                                                       count_100MHz[31]_GND_5_o_equal_1_o<31>7_1
    SLICE_X37Y104.C3     net (fanout=15)       0.794   count_100MHz[31]_GND_5_o_equal_1_o<31>7
    SLICE_X37Y104.CLK    Tas                   0.322   count_100MHz<31>
                                                       count_100MHz_30_rstpot
                                                       count_100MHz_30
    -------------------------------------------------  ---------------------------
    Total                                      3.534ns (1.231ns logic, 2.303ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_clk_wiz_v3_6_clkout1_0 = PERIOD TIMEGRP "Inst_clk_wiz_v3_6_clkout1_0"
        TS_sys_clk HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point pri_out_100MHz (SLICE_X34Y103.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pri_out_100MHz (FF)
  Destination:          pri_out_100MHz (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100MHz rising at 10.000ns
  Destination Clock:    clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pri_out_100MHz to pri_out_100MHz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y103.AQ     Tcko                  0.200   pri_out_100MHz
                                                       pri_out_100MHz
    SLICE_X34Y103.A6     net (fanout=2)        0.025   pri_out_100MHz
    SLICE_X34Y103.CLK    Tah         (-Th)    -0.190   pri_out_100MHz
                                                       pri_out_100MHz_rstpot
                                                       pri_out_100MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Paths for end point pri_out_100MHz (SLICE_X34Y103.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.726ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_100MHz_31 (FF)
  Destination:          pri_out_100MHz (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.730ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (0.064 - 0.060)
  Source Clock:         clk_100MHz rising at 10.000ns
  Destination Clock:    clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_100MHz_31 to pri_out_100MHz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y104.DQ     Tcko                  0.198   count_100MHz<31>
                                                       count_100MHz_31
    SLICE_X34Y103.A4     net (fanout=4)        0.342   count_100MHz<31>
    SLICE_X34Y103.CLK    Tah         (-Th)    -0.190   pri_out_100MHz
                                                       pri_out_100MHz_rstpot
                                                       pri_out_100MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.730ns (0.388ns logic, 0.342ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------

Paths for end point count_100MHz_0 (SLICE_X34Y100.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.737ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_100MHz_31 (FF)
  Destination:          count_100MHz_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.748ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.071 - 0.060)
  Source Clock:         clk_100MHz rising at 10.000ns
  Destination Clock:    clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_100MHz_31 to count_100MHz_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y104.DQ     Tcko                  0.198   count_100MHz<31>
                                                       count_100MHz_31
    SLICE_X34Y100.A4     net (fanout=4)        0.360   count_100MHz<31>
    SLICE_X34Y100.CLK    Tah         (-Th)    -0.190   count_100MHz<1>
                                                       count_100MHz_0_rstpot
                                                       count_100MHz_0
    -------------------------------------------------  ---------------------------
    Total                                      0.748ns (0.388ns logic, 0.360ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_clk_wiz_v3_6_clkout1_0 = PERIOD TIMEGRP "Inst_clk_wiz_v3_6_clkout1_0"
        TS_sys_clk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_clk_wiz_v3_6/clkout2_buf/I0
  Logical resource: Inst_clk_wiz_v3_6/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: Inst_clk_wiz_v3_6/clkout1
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: count_100MHz<1>/CLK
  Logical resource: count_100MHz_0/CK
  Location pin: SLICE_X34Y100.CLK
  Clock network: clk_100MHz
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: count_100MHz<1>/CLK
  Logical resource: count_100MHz_1/CK
  Location pin: SLICE_X34Y100.CLK
  Clock network: clk_100MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_clk_wiz_v3_6_clkout2_0 = PERIOD TIMEGRP 
"Inst_clk_wiz_v3_6_clkout2_0"         TS_sys_clk / 0.1 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1585 paths analyzed, 70 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.856ns.
--------------------------------------------------------------------------------

Paths for end point count_10MHz_25 (SLICE_X44Y98.B3), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     96.144ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_10MHz_6 (FF)
  Destination:          count_10MHz_25 (FF)
  Requirement:          100.000ns
  Data Path Delay:      3.687ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (1.010 - 1.040)
  Source Clock:         clk_10MHz rising at 0.000ns
  Destination Clock:    clk_10MHz rising at 100.000ns
  Clock Uncertainty:    0.139ns

  Clock Uncertainty:          0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.268ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_10MHz_6 to count_10MHz_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y94.AQ      Tcko                  0.391   count_10MHz<9>
                                                       count_10MHz_6
    SLICE_X43Y94.A1      net (fanout=2)        0.630   count_10MHz<6>
    SLICE_X43Y94.A       Tilo                  0.259   count_10MHz[31]_GND_5_o_equal_5_o<31>1
                                                       count_10MHz[31]_GND_5_o_equal_5_o<31>1
    SLICE_X41Y96.A2      net (fanout=3)        0.890   count_10MHz[31]_GND_5_o_equal_5_o<31>
    SLICE_X41Y96.A       Tilo                  0.259   count_10MHz<19>
                                                       count_10MHz[31]_GND_5_o_equal_5_o<31>7_1
    SLICE_X44Y98.B3      net (fanout=15)       0.969   count_10MHz[31]_GND_5_o_equal_5_o<31>7
    SLICE_X44Y98.CLK     Tas                   0.289   count_10MHz<27>
                                                       count_10MHz_25_rstpot
                                                       count_10MHz_25
    -------------------------------------------------  ---------------------------
    Total                                      3.687ns (1.198ns logic, 2.489ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     96.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_10MHz_11 (FF)
  Destination:          count_10MHz_25 (FF)
  Requirement:          100.000ns
  Data Path Delay:      3.661ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (1.010 - 1.041)
  Source Clock:         clk_10MHz rising at 0.000ns
  Destination Clock:    clk_10MHz rising at 100.000ns
  Clock Uncertainty:    0.139ns

  Clock Uncertainty:          0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.268ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_10MHz_11 to count_10MHz_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y95.BQ      Tcko                  0.391   count_10MHz<13>
                                                       count_10MHz_11
    SLICE_X43Y94.A2      net (fanout=2)        0.604   count_10MHz<11>
    SLICE_X43Y94.A       Tilo                  0.259   count_10MHz[31]_GND_5_o_equal_5_o<31>1
                                                       count_10MHz[31]_GND_5_o_equal_5_o<31>1
    SLICE_X41Y96.A2      net (fanout=3)        0.890   count_10MHz[31]_GND_5_o_equal_5_o<31>
    SLICE_X41Y96.A       Tilo                  0.259   count_10MHz<19>
                                                       count_10MHz[31]_GND_5_o_equal_5_o<31>7_1
    SLICE_X44Y98.B3      net (fanout=15)       0.969   count_10MHz[31]_GND_5_o_equal_5_o<31>7
    SLICE_X44Y98.CLK     Tas                   0.289   count_10MHz<27>
                                                       count_10MHz_25_rstpot
                                                       count_10MHz_25
    -------------------------------------------------  ---------------------------
    Total                                      3.661ns (1.198ns logic, 2.463ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     96.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_10MHz_26 (FF)
  Destination:          count_10MHz_25 (FF)
  Requirement:          100.000ns
  Data Path Delay:      3.598ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_10MHz rising at 0.000ns
  Destination Clock:    clk_10MHz rising at 100.000ns
  Clock Uncertainty:    0.139ns

  Clock Uncertainty:          0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.268ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_10MHz_26 to count_10MHz_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y98.CQ      Tcko                  0.447   count_10MHz<27>
                                                       count_10MHz_26
    SLICE_X43Y98.B4      net (fanout=2)        0.700   count_10MHz<26>
    SLICE_X43Y98.B       Tilo                  0.259   pri_out_10MHz
                                                       count_10MHz[31]_GND_5_o_equal_5_o<31>6
    SLICE_X41Y96.A3      net (fanout=4)        0.675   count_10MHz[31]_GND_5_o_equal_5_o<31>5
    SLICE_X41Y96.A       Tilo                  0.259   count_10MHz<19>
                                                       count_10MHz[31]_GND_5_o_equal_5_o<31>7_1
    SLICE_X44Y98.B3      net (fanout=15)       0.969   count_10MHz[31]_GND_5_o_equal_5_o<31>7
    SLICE_X44Y98.CLK     Tas                   0.289   count_10MHz<27>
                                                       count_10MHz_25_rstpot
                                                       count_10MHz_25
    -------------------------------------------------  ---------------------------
    Total                                      3.598ns (1.254ns logic, 2.344ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------

Paths for end point count_10MHz_11 (SLICE_X43Y95.B3), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     96.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_10MHz_7 (FF)
  Destination:          count_10MHz_11 (FF)
  Requirement:          100.000ns
  Data Path Delay:      3.666ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.243 - 0.256)
  Source Clock:         clk_10MHz rising at 0.000ns
  Destination Clock:    clk_10MHz rising at 100.000ns
  Clock Uncertainty:    0.139ns

  Clock Uncertainty:          0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.268ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_10MHz_7 to count_10MHz_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y94.BQ      Tcko                  0.391   count_10MHz<9>
                                                       count_10MHz_7
    SLICE_X43Y94.B2      net (fanout=2)        0.633   count_10MHz<7>
    SLICE_X43Y94.B       Tilo                  0.259   count_10MHz[31]_GND_5_o_equal_5_o<31>1
                                                       count_10MHz[31]_GND_5_o_equal_5_o<31>2
    SLICE_X38Y96.D2      net (fanout=3)        1.039   count_10MHz[31]_GND_5_o_equal_5_o<31>1
    SLICE_X38Y96.D       Tilo                  0.205   count_10MHz<1>
                                                       count_10MHz[31]_GND_5_o_equal_5_o<31>7
    SLICE_X43Y95.B3      net (fanout=16)       0.817   count_10MHz[31]_GND_5_o_equal_5_o
    SLICE_X43Y95.CLK     Tas                   0.322   count_10MHz<13>
                                                       count_10MHz_11_rstpot
                                                       count_10MHz_11
    -------------------------------------------------  ---------------------------
    Total                                      3.666ns (1.177ns logic, 2.489ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     96.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_10MHz_2 (FF)
  Destination:          count_10MHz_11 (FF)
  Requirement:          100.000ns
  Data Path Delay:      3.619ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.154 - 0.161)
  Source Clock:         clk_10MHz rising at 0.000ns
  Destination Clock:    clk_10MHz rising at 100.000ns
  Clock Uncertainty:    0.139ns

  Clock Uncertainty:          0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.268ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_10MHz_2 to count_10MHz_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y93.AQ      Tcko                  0.391   count_10MHz<5>
                                                       count_10MHz_2
    SLICE_X43Y94.B1      net (fanout=2)        0.586   count_10MHz<2>
    SLICE_X43Y94.B       Tilo                  0.259   count_10MHz[31]_GND_5_o_equal_5_o<31>1
                                                       count_10MHz[31]_GND_5_o_equal_5_o<31>2
    SLICE_X38Y96.D2      net (fanout=3)        1.039   count_10MHz[31]_GND_5_o_equal_5_o<31>1
    SLICE_X38Y96.D       Tilo                  0.205   count_10MHz<1>
                                                       count_10MHz[31]_GND_5_o_equal_5_o<31>7
    SLICE_X43Y95.B3      net (fanout=16)       0.817   count_10MHz[31]_GND_5_o_equal_5_o
    SLICE_X43Y95.CLK     Tas                   0.322   count_10MHz<13>
                                                       count_10MHz_11_rstpot
                                                       count_10MHz_11
    -------------------------------------------------  ---------------------------
    Total                                      3.619ns (1.177ns logic, 2.442ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     96.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_10MHz_8 (FF)
  Destination:          count_10MHz_11 (FF)
  Requirement:          100.000ns
  Data Path Delay:      3.524ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.243 - 0.256)
  Source Clock:         clk_10MHz rising at 0.000ns
  Destination Clock:    clk_10MHz rising at 100.000ns
  Clock Uncertainty:    0.139ns

  Clock Uncertainty:          0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.268ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_10MHz_8 to count_10MHz_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y94.CQ      Tcko                  0.391   count_10MHz<9>
                                                       count_10MHz_8
    SLICE_X43Y94.B3      net (fanout=2)        0.491   count_10MHz<8>
    SLICE_X43Y94.B       Tilo                  0.259   count_10MHz[31]_GND_5_o_equal_5_o<31>1
                                                       count_10MHz[31]_GND_5_o_equal_5_o<31>2
    SLICE_X38Y96.D2      net (fanout=3)        1.039   count_10MHz[31]_GND_5_o_equal_5_o<31>1
    SLICE_X38Y96.D       Tilo                  0.205   count_10MHz<1>
                                                       count_10MHz[31]_GND_5_o_equal_5_o<31>7
    SLICE_X43Y95.B3      net (fanout=16)       0.817   count_10MHz[31]_GND_5_o_equal_5_o
    SLICE_X43Y95.CLK     Tas                   0.322   count_10MHz<13>
                                                       count_10MHz_11_rstpot
                                                       count_10MHz_11
    -------------------------------------------------  ---------------------------
    Total                                      3.524ns (1.177ns logic, 2.347ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------

Paths for end point count_10MHz_10 (SLICE_X43Y95.A3), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     96.190ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_10MHz_7 (FF)
  Destination:          count_10MHz_10 (FF)
  Requirement:          100.000ns
  Data Path Delay:      3.658ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.243 - 0.256)
  Source Clock:         clk_10MHz rising at 0.000ns
  Destination Clock:    clk_10MHz rising at 100.000ns
  Clock Uncertainty:    0.139ns

  Clock Uncertainty:          0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.268ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_10MHz_7 to count_10MHz_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y94.BQ      Tcko                  0.391   count_10MHz<9>
                                                       count_10MHz_7
    SLICE_X43Y94.B2      net (fanout=2)        0.633   count_10MHz<7>
    SLICE_X43Y94.B       Tilo                  0.259   count_10MHz[31]_GND_5_o_equal_5_o<31>1
                                                       count_10MHz[31]_GND_5_o_equal_5_o<31>2
    SLICE_X38Y96.D2      net (fanout=3)        1.039   count_10MHz[31]_GND_5_o_equal_5_o<31>1
    SLICE_X38Y96.D       Tilo                  0.205   count_10MHz<1>
                                                       count_10MHz[31]_GND_5_o_equal_5_o<31>7
    SLICE_X43Y95.A3      net (fanout=16)       0.809   count_10MHz[31]_GND_5_o_equal_5_o
    SLICE_X43Y95.CLK     Tas                   0.322   count_10MHz<13>
                                                       count_10MHz_10_rstpot
                                                       count_10MHz_10
    -------------------------------------------------  ---------------------------
    Total                                      3.658ns (1.177ns logic, 2.481ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     96.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_10MHz_2 (FF)
  Destination:          count_10MHz_10 (FF)
  Requirement:          100.000ns
  Data Path Delay:      3.611ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.154 - 0.161)
  Source Clock:         clk_10MHz rising at 0.000ns
  Destination Clock:    clk_10MHz rising at 100.000ns
  Clock Uncertainty:    0.139ns

  Clock Uncertainty:          0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.268ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_10MHz_2 to count_10MHz_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y93.AQ      Tcko                  0.391   count_10MHz<5>
                                                       count_10MHz_2
    SLICE_X43Y94.B1      net (fanout=2)        0.586   count_10MHz<2>
    SLICE_X43Y94.B       Tilo                  0.259   count_10MHz[31]_GND_5_o_equal_5_o<31>1
                                                       count_10MHz[31]_GND_5_o_equal_5_o<31>2
    SLICE_X38Y96.D2      net (fanout=3)        1.039   count_10MHz[31]_GND_5_o_equal_5_o<31>1
    SLICE_X38Y96.D       Tilo                  0.205   count_10MHz<1>
                                                       count_10MHz[31]_GND_5_o_equal_5_o<31>7
    SLICE_X43Y95.A3      net (fanout=16)       0.809   count_10MHz[31]_GND_5_o_equal_5_o
    SLICE_X43Y95.CLK     Tas                   0.322   count_10MHz<13>
                                                       count_10MHz_10_rstpot
                                                       count_10MHz_10
    -------------------------------------------------  ---------------------------
    Total                                      3.611ns (1.177ns logic, 2.434ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     96.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_10MHz_8 (FF)
  Destination:          count_10MHz_10 (FF)
  Requirement:          100.000ns
  Data Path Delay:      3.516ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.243 - 0.256)
  Source Clock:         clk_10MHz rising at 0.000ns
  Destination Clock:    clk_10MHz rising at 100.000ns
  Clock Uncertainty:    0.139ns

  Clock Uncertainty:          0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.268ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_10MHz_8 to count_10MHz_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y94.CQ      Tcko                  0.391   count_10MHz<9>
                                                       count_10MHz_8
    SLICE_X43Y94.B3      net (fanout=2)        0.491   count_10MHz<8>
    SLICE_X43Y94.B       Tilo                  0.259   count_10MHz[31]_GND_5_o_equal_5_o<31>1
                                                       count_10MHz[31]_GND_5_o_equal_5_o<31>2
    SLICE_X38Y96.D2      net (fanout=3)        1.039   count_10MHz[31]_GND_5_o_equal_5_o<31>1
    SLICE_X38Y96.D       Tilo                  0.205   count_10MHz<1>
                                                       count_10MHz[31]_GND_5_o_equal_5_o<31>7
    SLICE_X43Y95.A3      net (fanout=16)       0.809   count_10MHz[31]_GND_5_o_equal_5_o
    SLICE_X43Y95.CLK     Tas                   0.322   count_10MHz<13>
                                                       count_10MHz_10_rstpot
                                                       count_10MHz_10
    -------------------------------------------------  ---------------------------
    Total                                      3.516ns (1.177ns logic, 2.339ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_clk_wiz_v3_6_clkout2_0 = PERIOD TIMEGRP "Inst_clk_wiz_v3_6_clkout2_0"
        TS_sys_clk / 0.1 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point pri_out_10MHz (SLICE_X43Y98.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pri_out_10MHz (FF)
  Destination:          pri_out_10MHz (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_10MHz rising at 100.000ns
  Destination Clock:    clk_10MHz rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pri_out_10MHz to pri_out_10MHz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y98.AQ      Tcko                  0.198   pri_out_10MHz
                                                       pri_out_10MHz
    SLICE_X43Y98.A6      net (fanout=2)        0.025   pri_out_10MHz
    SLICE_X43Y98.CLK     Tah         (-Th)    -0.215   pri_out_10MHz
                                                       pri_out_10MHz_rstpot
                                                       pri_out_10MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Paths for end point count_10MHz_0 (SLICE_X38Y96.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.658ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_10MHz_31 (FF)
  Destination:          count_10MHz_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.664ns (Levels of Logic = 1)
  Clock Path Skew:      0.006ns (0.076 - 0.070)
  Source Clock:         clk_10MHz rising at 100.000ns
  Destination Clock:    clk_10MHz rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_10MHz_31 to count_10MHz_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y99.DQ      Tcko                  0.198   count_10MHz<31>
                                                       count_10MHz_31
    SLICE_X38Y96.A6      net (fanout=4)        0.276   count_10MHz<31>
    SLICE_X38Y96.CLK     Tah         (-Th)    -0.190   count_10MHz<1>
                                                       count_10MHz_0_rstpot
                                                       count_10MHz_0
    -------------------------------------------------  ---------------------------
    Total                                      0.664ns (0.388ns logic, 0.276ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------

Paths for end point pri_out_10MHz (SLICE_X43Y98.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.675ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_10MHz_31 (FF)
  Destination:          pri_out_10MHz (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.679ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (0.042 - 0.038)
  Source Clock:         clk_10MHz rising at 100.000ns
  Destination Clock:    clk_10MHz rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_10MHz_31 to pri_out_10MHz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y99.DQ      Tcko                  0.198   count_10MHz<31>
                                                       count_10MHz_31
    SLICE_X43Y98.A3      net (fanout=4)        0.266   count_10MHz<31>
    SLICE_X43Y98.CLK     Tah         (-Th)    -0.215   pri_out_10MHz
                                                       pri_out_10MHz_rstpot
                                                       pri_out_10MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.679ns (0.413ns logic, 0.266ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_clk_wiz_v3_6_clkout2_0 = PERIOD TIMEGRP "Inst_clk_wiz_v3_6_clkout2_0"
        TS_sys_clk / 0.1 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 98.270ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_clk_wiz_v3_6/clkout3_buf/I0
  Logical resource: Inst_clk_wiz_v3_6/clkout3_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: Inst_clk_wiz_v3_6/clkout2
--------------------------------------------------------------------------------
Slack: 99.570ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: count_10MHz<1>/CLK
  Logical resource: count_10MHz_0/CK
  Location pin: SLICE_X38Y96.CLK
  Clock network: clk_10MHz
--------------------------------------------------------------------------------
Slack: 99.570ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: count_10MHz<1>/CLK
  Logical resource: count_10MHz_1/CK
  Location pin: SLICE_X38Y96.CLK
  Clock network: clk_10MHz
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk                     |     10.000ns|      3.334ns|      4.050ns|            0|            0|            0|         4755|
| TS_Inst_clk_wiz_v3_6_clkout3_0|    250.000ns|      3.964ns|          N/A|            0|            0|         1585|            0|
| TS_Inst_clk_wiz_v3_6_clkout1_0|     10.000ns|      4.050ns|          N/A|            0|            0|         1585|            0|
| TS_Inst_clk_wiz_v3_6_clkout2_0|    100.000ns|      3.856ns|          N/A|            0|            0|         1585|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock sys_clk_100MHz_int_n_IN
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
sys_clk_100MHz_int_n_IN|    4.050|         |         |         |
sys_clk_100MHz_int_p_IN|    4.050|         |         |         |
-----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys_clk_100MHz_int_p_IN
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
sys_clk_100MHz_int_n_IN|    4.050|         |         |         |
sys_clk_100MHz_int_p_IN|    4.050|         |         |         |
-----------------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 4755 paths, 0 nets, and 513 connections

Design statistics:
   Minimum period:   4.050ns{1}   (Maximum frequency: 246.914MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Feb 22 18:01:08 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 565 MB



