LIBRARY ieee;
USE ieee.std_logic_1164.ALL;

ENTITY 4bitAddSub IS
	PORT (
		A, B : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
		CTRL : IN STD_LOGIC;
		CARRY : OUT STD_LOGIC;
		SUM, OVERFLOW : OUT STD_LOGIC_VECTOR(7 DOWNTO 0)
	);
END 4bitAddSub;

ARCHITECTURE rtl OF 4bitAddSub IS
	SIGNAL int_Sum, int_CarryOut, int_ControlA, int_ControlB, int_carryIn, int_Control : STD_LOGIC_VECTOR(7 DOWNTO 0);
	SIGNAL gnd : STD_LOGIC;
	COMPONENT oneBitAdder
		PORT (
			i_CarryIn : IN STD_LOGIC;
			A, B : IN STD_LOGIC;
			o_Sum, o_CarryOut : OUT STD_LOGIC
		);
	END COMPONENT;

	BEGIN
		gnd <= '0';
		int_carryIn(7 DOWNTO 1) <= int_CarryOut(6 DOWNTO 0);
		int_carryIn(0) <= i_Control;
		int_Control <= (OTHERS => i_Control);
		int_ControlA <= A;
		int_ControlB <= B XOR int_Control;
		
		loop1 : FOR i IN 7 DOWNTO 0 GENERATE
			add : oneBitAdder
			PORT MAP(
				i_CarryIn => int_carryIn(i), 
				A => int_ControlA(i), 
				B => int_ControlB(i), 
				o_Sum => int_Sum(i), 
				o_CarryOut => int_CarryOut(i)
			);
	END GENERATE;
	-- Output Driver
	o_Sum <= int_Sum;
	o_CarryOut <= int_CarryOut(7);
END rtl;