{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1534844175200 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1534844175201 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 21 11:36:14 2018 " "Processing started: Tue Aug 21 11:36:14 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1534844175201 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1534844175201 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off demo -c demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off demo -c demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1534844175201 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1534844176244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmitter_clock.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file transmitter_clock.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 transmitter_clock-rtl " "Found design unit 1: transmitter_clock-rtl" {  } { { "transmitter_clock.vhdl" "" { Text "C:/Users/Alexandre/vhdl-quick-start-code/Demo/transmitter_clock.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534844177311 ""} { "Info" "ISGN_ENTITY_NAME" "1 transmitter_clock " "Found entity 1: transmitter_clock" {  } { { "transmitter_clock.vhdl" "" { Text "C:/Users/Alexandre/vhdl-quick-start-code/Demo/transmitter_clock.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534844177311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534844177311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmitter.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file transmitter.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 transmitter-rtl " "Found design unit 1: transmitter-rtl" {  } { { "transmitter.vhdl" "" { Text "C:/Users/Alexandre/vhdl-quick-start-code/Demo/transmitter.vhdl" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534844177320 ""} { "Info" "ISGN_ENTITY_NAME" "1 transmitter " "Found entity 1: transmitter" {  } { { "transmitter.vhdl" "" { Text "C:/Users/Alexandre/vhdl-quick-start-code/Demo/transmitter.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534844177320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534844177320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer-rtl " "Found design unit 1: timer-rtl" {  } { { "timer.vhdl" "" { Text "C:/Users/Alexandre/vhdl-quick-start-code/Demo/timer.vhdl" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534844177331 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.vhdl" "" { Text "C:/Users/Alexandre/vhdl-quick-start-code/Demo/timer.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534844177331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534844177331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_machine.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file state_machine.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 state_machine-rtl " "Found design unit 1: state_machine-rtl" {  } { { "state_machine.vhdl" "" { Text "C:/Users/Alexandre/vhdl-quick-start-code/Demo/state_machine.vhdl" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534844177342 ""} { "Info" "ISGN_ENTITY_NAME" "1 state_machine " "Found entity 1: state_machine" {  } { { "state_machine.vhdl" "" { Text "C:/Users/Alexandre/vhdl-quick-start-code/Demo/state_machine.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534844177342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534844177342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiver.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file receiver.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 receiver-rtl " "Found design unit 1: receiver-rtl" {  } { { "receiver.vhdl" "" { Text "C:/Users/Alexandre/vhdl-quick-start-code/Demo/receiver.vhdl" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534844177352 ""} { "Info" "ISGN_ENTITY_NAME" "1 receiver " "Found entity 1: receiver" {  } { { "receiver.vhdl" "" { Text "C:/Users/Alexandre/vhdl-quick-start-code/Demo/receiver.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534844177352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534844177352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demo-rtl " "Found design unit 1: demo-rtl" {  } { { "demo.vhd" "" { Text "C:/Users/Alexandre/vhdl-quick-start-code/Demo/demo.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534844177356 ""} { "Info" "ISGN_ENTITY_NAME" "1 demo " "Found entity 1: demo" {  } { { "demo.vhd" "" { Text "C:/Users/Alexandre/vhdl-quick-start-code/Demo/demo.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534844177356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534844177356 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "demo " "Elaborating entity \"demo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1534844177458 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "received_signal_link demo.vhd(93) " "VHDL Signal Declaration warning at demo.vhd(93): used implicit default value for signal \"received_signal_link\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "demo.vhd" "" { Text "C:/Users/Alexandre/vhdl-quick-start-code/Demo/demo.vhd" 93 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1534844177473 "|demo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "send_signal_link demo.vhd(100) " "VHDL Signal Declaration warning at demo.vhd(100): used implicit default value for signal \"send_signal_link\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "demo.vhd" "" { Text "C:/Users/Alexandre/vhdl-quick-start-code/Demo/demo.vhd" 100 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1534844177473 "|demo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_machine state_machine:state_machine_port " "Elaborating entity \"state_machine\" for hierarchy \"state_machine:state_machine_port\"" {  } { { "demo.vhd" "state_machine_port" { Text "C:/Users/Alexandre/vhdl-quick-start-code/Demo/demo.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534844177477 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "start_timer_reset state_machine.vhdl(28) " "VHDL Signal Declaration warning at state_machine.vhdl(28): used implicit default value for signal \"start_timer_reset\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "state_machine.vhdl" "" { Text "C:/Users/Alexandre/vhdl-quick-start-code/Demo/state_machine.vhdl" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1534844177493 "|demo|state_machine:state_machine_port"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "start_timer_timeout state_machine.vhdl(28) " "VHDL Signal Declaration warning at state_machine.vhdl(28): used implicit default value for signal \"start_timer_timeout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "state_machine.vhdl" "" { Text "C:/Users/Alexandre/vhdl-quick-start-code/Demo/state_machine.vhdl" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1534844177493 "|demo|state_machine:state_machine_port"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_timer state_machine.vhdl(28) " "VHDL Signal Declaration warning at state_machine.vhdl(28): used implicit default value for signal \"reset_timer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "state_machine.vhdl" "" { Text "C:/Users/Alexandre/vhdl-quick-start-code/Demo/state_machine.vhdl" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1534844177493 "|demo|state_machine:state_machine_port"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state state_machine.vhdl(85) " "VHDL Process Statement warning at state_machine.vhdl(85): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "state_machine.vhdl" "" { Text "C:/Users/Alexandre/vhdl-quick-start-code/Demo/state_machine.vhdl" 85 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1534844177493 "|demo|state_machine:state_machine_port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.communicating state_machine.vhdl(85) " "Inferred latch for \"next_state.communicating\" at state_machine.vhdl(85)" {  } { { "state_machine.vhdl" "" { Text "C:/Users/Alexandre/vhdl-quick-start-code/Demo/state_machine.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534844177493 "|demo|state_machine:state_machine_port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.starting state_machine.vhdl(85) " "Inferred latch for \"next_state.starting\" at state_machine.vhdl(85)" {  } { { "state_machine.vhdl" "" { Text "C:/Users/Alexandre/vhdl-quick-start-code/Demo/state_machine.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534844177493 "|demo|state_machine:state_machine_port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.reset_state state_machine.vhdl(85) " "Inferred latch for \"next_state.reset_state\" at state_machine.vhdl(85)" {  } { { "state_machine.vhdl" "" { Text "C:/Users/Alexandre/vhdl-quick-start-code/Demo/state_machine.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534844177493 "|demo|state_machine:state_machine_port"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmitter transmitter:transmitter_port " "Elaborating entity \"transmitter\" for hierarchy \"transmitter:transmitter_port\"" {  } { { "demo.vhd" "transmitter_port" { Text "C:/Users/Alexandre/vhdl-quick-start-code/Demo/demo.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534844177498 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_flag transmitter.vhdl(42) " "VHDL Process Statement warning at transmitter.vhdl(42): signal \"count_flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "transmitter.vhdl" "" { Text "C:/Users/Alexandre/vhdl-quick-start-code/Demo/transmitter.vhdl" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534844177516 "|demo|transmitter:transmitter_port"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_count transmitter.vhdl(43) " "VHDL Process Statement warning at transmitter.vhdl(43): signal \"current_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "transmitter.vhdl" "" { Text "C:/Users/Alexandre/vhdl-quick-start-code/Demo/transmitter.vhdl" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534844177516 "|demo|transmitter:transmitter_port"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "signal_sent transmitter.vhdl(34) " "VHDL Process Statement warning at transmitter.vhdl(34): inferring latch(es) for signal or variable \"signal_sent\", which holds its previous value in one or more paths through the process" {  } { { "transmitter.vhdl" "" { Text "C:/Users/Alexandre/vhdl-quick-start-code/Demo/transmitter.vhdl" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1534844177516 "|demo|transmitter:transmitter_port"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "count_flag transmitter.vhdl(34) " "VHDL Process Statement warning at transmitter.vhdl(34): inferring latch(es) for signal or variable \"count_flag\", which holds its previous value in one or more paths through the process" {  } { { "transmitter.vhdl" "" { Text "C:/Users/Alexandre/vhdl-quick-start-code/Demo/transmitter.vhdl" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1534844177516 "|demo|transmitter:transmitter_port"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_count transmitter.vhdl(34) " "VHDL Process Statement warning at transmitter.vhdl(34): inferring latch(es) for signal or variable \"next_count\", which holds its previous value in one or more paths through the process" {  } { { "transmitter.vhdl" "" { Text "C:/Users/Alexandre/vhdl-quick-start-code/Demo/transmitter.vhdl" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1534844177516 "|demo|transmitter:transmitter_port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal_sent transmitter.vhdl(34) " "Inferred latch for \"signal_sent\" at transmitter.vhdl(34)" {  } { { "transmitter.vhdl" "" { Text "C:/Users/Alexandre/vhdl-quick-start-code/Demo/transmitter.vhdl" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534844177516 "|demo|transmitter:transmitter_port"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmitter_clock transmitter_clock:tx_clock_port " "Elaborating entity \"transmitter_clock\" for hierarchy \"transmitter_clock:tx_clock_port\"" {  } { { "demo.vhd" "tx_clock_port" { Text "C:/Users/Alexandre/vhdl-quick-start-code/Demo/demo.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534844177518 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "division_factor transmitter_clock.vhdl(21) " "VHDL Signal Declaration warning at transmitter_clock.vhdl(21): used explicit default value for signal \"division_factor\" because signal was never assigned a value" {  } { { "transmitter_clock.vhdl" "" { Text "C:/Users/Alexandre/vhdl-quick-start-code/Demo/transmitter_clock.vhdl" 21 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1534844177531 "|demo|transmitter_clock:tx_clock_port"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_clock_temp transmitter_clock.vhdl(46) " "VHDL Process Statement warning at transmitter_clock.vhdl(46): signal \"new_clock_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "transmitter_clock.vhdl" "" { Text "C:/Users/Alexandre/vhdl-quick-start-code/Demo/transmitter_clock.vhdl" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534844177531 "|demo|transmitter_clock:tx_clock_port"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "receiver receiver:receiver_port " "Elaborating entity \"receiver\" for hierarchy \"receiver:receiver_port\"" {  } { { "demo.vhd" "receiver_port" { Text "C:/Users/Alexandre/vhdl-quick-start-code/Demo/demo.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534844177534 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "received_signal receiver.vhdl(19) " "VHDL Signal Declaration warning at receiver.vhdl(19): used implicit default value for signal \"received_signal\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "receiver.vhdl" "" { Text "C:/Users/Alexandre/vhdl-quick-start-code/Demo/receiver.vhdl" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1534844177545 "|demo|receiver:receiver_port"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:timer_port " "Elaborating entity \"timer\" for hierarchy \"timer:timer_port\"" {  } { { "demo.vhd" "timer_port" { Text "C:/Users/Alexandre/vhdl-quick-start-code/Demo/demo.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534844177547 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "no_signal_timeout timer.vhdl(17) " "VHDL Signal Declaration warning at timer.vhdl(17): used implicit default value for signal \"no_signal_timeout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "timer.vhdl" "" { Text "C:/Users/Alexandre/vhdl-quick-start-code/Demo/timer.vhdl" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1534844177570 "|demo|timer:timer_port"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tick_1_us timer.vhdl(29) " "VHDL Signal Declaration warning at timer.vhdl(29): used explicit default value for signal \"tick_1_us\" because signal was never assigned a value" {  } { { "timer.vhdl" "" { Text "C:/Users/Alexandre/vhdl-quick-start-code/Demo/timer.vhdl" 29 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1534844177570 "|demo|timer:timer_port"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ticks timer.vhdl(56) " "VHDL Process Statement warning at timer.vhdl(56): signal \"ticks\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "timer.vhdl" "" { Text "C:/Users/Alexandre/vhdl-quick-start-code/Demo/timer.vhdl" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534844177570 "|demo|timer:timer_port"}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "state_machine:state_machine_port\|next_state.starting_83 " "LATCH primitive \"state_machine:state_machine_port\|next_state.starting_83\" is permanently disabled" {  } { { "state_machine.vhdl" "" { Text "C:/Users/Alexandre/vhdl-quick-start-code/Demo/state_machine.vhdl" 85 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1534844178077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "state_machine:state_machine_port\|next_state.reset_state_94 " "LATCH primitive \"state_machine:state_machine_port\|next_state.reset_state_94\" is permanently disabled" {  } { { "state_machine.vhdl" "" { Text "C:/Users/Alexandre/vhdl-quick-start-code/Demo/state_machine.vhdl" 85 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1534844178077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "state_machine:state_machine_port\|next_state.communicating_72 " "LATCH primitive \"state_machine:state_machine_port\|next_state.communicating_72\" is permanently disabled" {  } { { "state_machine.vhdl" "" { Text "C:/Users/Alexandre/vhdl-quick-start-code/Demo/state_machine.vhdl" 85 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1534844178077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "state_machine:state_machine_port\|next_state.starting_83 " "LATCH primitive \"state_machine:state_machine_port\|next_state.starting_83\" is permanently disabled" {  } { { "state_machine.vhdl" "" { Text "C:/Users/Alexandre/vhdl-quick-start-code/Demo/state_machine.vhdl" 85 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1534844178079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "state_machine:state_machine_port\|next_state.reset_state_94 " "LATCH primitive \"state_machine:state_machine_port\|next_state.reset_state_94\" is permanently disabled" {  } { { "state_machine.vhdl" "" { Text "C:/Users/Alexandre/vhdl-quick-start-code/Demo/state_machine.vhdl" 85 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1534844178079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "state_machine:state_machine_port\|next_state.communicating_72 " "LATCH primitive \"state_machine:state_machine_port\|next_state.communicating_72\" is permanently disabled" {  } { { "state_machine.vhdl" "" { Text "C:/Users/Alexandre/vhdl-quick-start-code/Demo/state_machine.vhdl" 85 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1534844178079 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "signal_sent GND " "Pin \"signal_sent\" is stuck at GND" {  } { { "demo.vhd" "" { Text "C:/Users/Alexandre/vhdl-quick-start-code/Demo/demo.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1534844178464 "|demo|signal_sent"} { "Warning" "WMLS_MLS_STUCK_PIN" "timer_out\[0\] GND " "Pin \"timer_out\[0\]\" is stuck at GND" {  } { { "demo.vhd" "" { Text "C:/Users/Alexandre/vhdl-quick-start-code/Demo/demo.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1534844178464 "|demo|timer_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "timer_out\[1\] GND " "Pin \"timer_out\[1\]\" is stuck at GND" {  } { { "demo.vhd" "" { Text "C:/Users/Alexandre/vhdl-quick-start-code/Demo/demo.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1534844178464 "|demo|timer_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "timer_out\[2\] GND " "Pin \"timer_out\[2\]\" is stuck at GND" {  } { { "demo.vhd" "" { Text "C:/Users/Alexandre/vhdl-quick-start-code/Demo/demo.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1534844178464 "|demo|timer_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "timer_out\[3\] GND " "Pin \"timer_out\[3\]\" is stuck at GND" {  } { { "demo.vhd" "" { Text "C:/Users/Alexandre/vhdl-quick-start-code/Demo/demo.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1534844178464 "|demo|timer_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "timer_out\[4\] GND " "Pin \"timer_out\[4\]\" is stuck at GND" {  } { { "demo.vhd" "" { Text "C:/Users/Alexandre/vhdl-quick-start-code/Demo/demo.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1534844178464 "|demo|timer_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "timer_out\[5\] GND " "Pin \"timer_out\[5\]\" is stuck at GND" {  } { { "demo.vhd" "" { Text "C:/Users/Alexandre/vhdl-quick-start-code/Demo/demo.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1534844178464 "|demo|timer_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "timer_out\[6\] GND " "Pin \"timer_out\[6\]\" is stuck at GND" {  } { { "demo.vhd" "" { Text "C:/Users/Alexandre/vhdl-quick-start-code/Demo/demo.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1534844178464 "|demo|timer_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "timer_out\[7\] GND " "Pin \"timer_out\[7\]\" is stuck at GND" {  } { { "demo.vhd" "" { Text "C:/Users/Alexandre/vhdl-quick-start-code/Demo/demo.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1534844178464 "|demo|timer_out[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1534844178464 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "36 " "36 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1534844178517 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1534844178844 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534844178844 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_signal " "No output dependent on input pin \"input_signal\"" {  } { { "demo.vhd" "" { Text "C:/Users/Alexandre/vhdl-quick-start-code/Demo/demo.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534844179071 "|demo|input_signal"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "demo.vhd" "" { Text "C:/Users/Alexandre/vhdl-quick-start-code/Demo/demo.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534844179071 "|demo|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "demo.vhd" "" { Text "C:/Users/Alexandre/vhdl-quick-start-code/Demo/demo.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534844179071 "|demo|clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1534844179071 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12 " "Implemented 12 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1534844179073 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1534844179073 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1534844179073 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4696 " "Peak virtual memory: 4696 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1534844179122 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 21 11:36:19 2018 " "Processing ended: Tue Aug 21 11:36:19 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1534844179122 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1534844179122 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1534844179122 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1534844179122 ""}
