<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="System" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element $${FILENAME}
   {
   }
   element clk
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
   element pio_led
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
   }
   element pio_sw
   {
      datum _sortIndex
      {
         value = "3";
         type = "int";
      }
   }
   element pio_led.s1
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "65024";
         type = "String";
      }
   }
   element pio_sw.s1
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "65040";
         type = "String";
      }
   }
   element s4pu_ebab
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="EP2C35F672C6" />
 <parameter name="deviceFamily" value="Cyclone II" />
 <parameter name="deviceSpeedGrade" value="6" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="projectName" value="S4PU-16.qpf" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="1" />
 <parameter name="timeStamp" value="1540611249283" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface name="clk" internal="clk.clk_in" type="clock" dir="end" />
 <interface name="reset" internal="clk.clk_in_reset" type="reset" dir="end" />
 <interface
   name="ebab"
   internal="s4pu_ebab.external_interface"
   type="conduit"
   dir="end" />
 <interface
   name="led"
   internal="pio_led.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="sw"
   internal="pio_sw.external_connection"
   type="conduit"
   dir="end" />
 <module kind="clock_source" version="13.0" enabled="1" name="clk">
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module
   kind="altera_up_external_bus_to_avalon_bridge"
   version="13.0"
   enabled="1"
   name="s4pu_ebab">
  <parameter name="addr_size" value="64" />
  <parameter name="addr_size_multiplier" value="Kbytes" />
  <parameter name="data_size" value="16" />
  <parameter name="AUTO_CLOCK_RESET_CLOCK_RATE" value="50000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="pio_led">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="12598" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="16" />
  <parameter name="clockRate" value="50000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="pio_sw">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="16" />
  <parameter name="clockRate" value="50000000" />
 </module>
 <connection
   kind="clock"
   version="13.0"
   start="clk.clk"
   end="s4pu_ebab.clock_reset" />
 <connection
   kind="reset"
   version="13.0"
   start="clk.clk_reset"
   end="s4pu_ebab.clock_reset_reset" />
 <connection kind="clock" version="13.0" start="clk.clk" end="pio_led.clk" />
 <connection kind="reset" version="13.0" start="clk.clk_reset" end="pio_led.reset" />
 <connection kind="clock" version="13.0" start="clk.clk" end="pio_sw.clk" />
 <connection kind="reset" version="13.0" start="clk.clk_reset" end="pio_sw.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="s4pu_ebab.avalon_master"
   end="pio_led.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0xfe00" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="s4pu_ebab.avalon_master"
   end="pio_sw.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0xfe10" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
</system>
