Authors,Title,Year,Source title,Volume,Issue,Art. No.,Page start,Page end,Page count,Cited by,DOI,Link,Document Type,Source,EID
"Ma, Y., Cao, Y., Vrudhula, S., Seo, J.-S.","Optimizing loop operation and dataflow in FPGA acceleration of deep convolutional neural networks",2017,"FPGA 2017 - Proceedings of the 2017 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays",,,,"45","54",,1,10.1145/3020078.3021736,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85016023112&doi=10.1145%2f3020078.3021736&partnerID=40&md5=7554ec9b9e34864044ee8c4dc6c3a47f",Conference Paper,Scopus,2-s2.0-85016023112
"Ma, Y., Suda, N., Cao, Y., Seo, J.-S., Vrudhula, S.","Scalable and modularized RTL compilation of Convolutional Neural Networks onto FPGA",2016,"FPL 2016 - 26th International Conference on Field-Programmable Logic and Applications",,, 7577356,"","",,2,10.1109/FPL.2016.7577356,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84994891079&doi=10.1109%2fFPL.2016.7577356&partnerID=40&md5=1381511b40e771fd0bb6a399ced9d52f",Conference Paper,Scopus,2-s2.0-84994891079
"Kulkarni, N., Yang, J., Seo, J.-S., Vrudhula, S.","Reducing Power, Leakage, and Area of Standard-Cell ASICs Using Threshold Logic Flip-Flops",2016,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","24","9", 7430367,"2873","2886",,2,10.1109/TVLSI.2016.2527783,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84960540666&doi=10.1109%2fTVLSI.2016.2527783&partnerID=40&md5=0ae843cd2b37677fe3ae69b1f8937e3c",Article,Scopus,2-s2.0-84960540666
"Mohanty, A., Suda, N., Kim, M., Vrudhula, S., Seo, J.-S., Cao, Y.","High-performance face detection with CPU-FPGA acceleration",2016,"Proceedings - IEEE International Symposium on Circuits and Systems","2016-July",, 7527184,"117","120",,,10.1109/ISCAS.2016.7527184,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84983399733&doi=10.1109%2fISCAS.2016.7527184&partnerID=40&md5=1732ad69edb8d025ea6be9ad13392750",Conference Paper,Scopus,2-s2.0-84983399733
"Mahalanabis, D., Sivaraj, M., Chen, W., Shah, S., Barnaby, H.J., Kozicki, M.N., Christen, J.B., Vrudhula, S.","Demonstration of spike timing dependent plasticity in CBRAM devices with silicon neurons",2016,"Proceedings - IEEE International Symposium on Circuits and Systems","2016-July",, 7539047,"2314","2317",,1,10.1109/ISCAS.2016.7539047,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84983429167&doi=10.1109%2fISCAS.2016.7539047&partnerID=40&md5=4d9b2274213570a3bbd1aed3c63959e5",Conference Paper,Scopus,2-s2.0-84983429167
"Davis, J., Kulkarni, N., Yang, J., Dengi, A., Vrudhula, S.","Digital IP protection using threshold voltage control",2016,"Proceedings - International Symposium on Quality Electronic Design, ISQED","2016-May",, 7479225,"344","349",,,10.1109/ISQED.2016.7479225,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84973867083&doi=10.1109%2fISQED.2016.7479225&partnerID=40&md5=48627f7532f81fc4edff87465d30f304",Conference Paper,Scopus,2-s2.0-84973867083
"Gaudette, B., Wu, C.-J., Vrudhula, S.","Improving smartphone user experience by balancing performance and energy with probabilistic QoS guarantee",2016,"Proceedings - International Symposium on High-Performance Computer Architecture","2016-April",, 7446053,"52","63",,1,10.1109/HPCA.2016.7446053,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84965025754&doi=10.1109%2fHPCA.2016.7446053&partnerID=40&md5=c07fe53ffbdb00d2b3bd339b4030a402",Conference Paper,Scopus,2-s2.0-84965025754
"Suda, N., Chandra, V., Dasika, G., Mohanty, A., Ma, Y., Vrudhula, S., Seo, J.-S., Cao, Y.","Throughput-optimized openCL-based FPGA accelerator for large-scale convolutional neural networks",2016,"FPGA 2016 - Proceedings of the 2016 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays",,,,"16","25",,26,10.1145/2847263.2847276,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84966471227&doi=10.1145%2f2847263.2847276&partnerID=40&md5=16a7805ae842f290f8e7af76e654b182",Conference Paper,Scopus,2-s2.0-84966471227
"Chen, P.-Y., Lin, B., Wang, I.-T., Hou, T.-H., Ye, J., Vrudhula, S., Seo, J.-S., Cao, Y., Yu, S.","Mitigating effects of non-ideal synaptic device characteristics for on-chip learning",2016,"2015 IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2015",,, 7372570,"194","199",,10,10.1109/ICCAD.2015.7372570,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84964556162&doi=10.1109%2fICCAD.2015.7372570&partnerID=40&md5=2b35dcafdc142ea619034a7998bb96ac",Conference Paper,Scopus,2-s2.0-84964556162
"Ma, Y., Kim, M., Cao, Y., Seo, J.-S., Vrudhula, S.","Energy-efficient reconstruction of compressively sensed bioelectrical signals with stochastic computing circuits",2015,"Proceedings of the 33rd IEEE International Conference on Computer Design, ICCD 2015",,, 7357144,"443","446",,1,10.1109/ICCD.2015.7357144,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84962456201&doi=10.1109%2fICCD.2015.7357144&partnerID=40&md5=1d633a54b51f30c7ce6e7831d154004a",Conference Paper,Scopus,2-s2.0-84962456201
"Yang, J., Davis, J., Kulkarni, N., Seo, J.-S., Vrudhula, S.","Dynamic and leakage power reduction of ASICs using configurable threshold logic gates",2015,"Proceedings of the Custom Integrated Circuits Conference","2015-November",, 7338369,"","",,,10.1109/CICC.2015.7338369,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84959214424&doi=10.1109%2fCICC.2015.7338369&partnerID=40&md5=e25526b36f869a74727ab6b2631c9d9b",Conference Paper,Scopus,2-s2.0-84959214424
"Gao, L., Wang, I.-T., Chen, P.-Y., Vrudhula, S., Seo, J., Cao, Y., Hou, T.-H., Yu, S.","Fully parallel write/read in resistive synaptic array for accelerating on-chip learning",2015,"Nanotechnology","26","45",,"455204","",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84979796621&partnerID=40&md5=61161e56a918e002de15eef67565cca2",Article,Scopus,2-s2.0-84979796621
"Winther, A.T., Liu, W., Nannarelli, A., Vrudhula, S.","Thermal aware floorplanning incorporating temperature dependent wire delay estimation",2015,"Microprocessors and Microsystems","39","8",,"807","815",,2,10.1016/j.micpro.2015.09.013,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84946559813&doi=10.1016%2fj.micpro.2015.09.013&partnerID=40&md5=d92fb383b2d493159e67df32bec9e407",Article,Scopus,2-s2.0-84946559813
"Seo, J.-S., Lin, B., Kim, M., Chen, P.-Y., Kadetotad, D., Xu, Z., Mohanty, A., Vrudhula, S., Yu, S., Ye, J., Cao, Y.","On-Chip Sparse Learning Acceleration With CMOS and Resistive Synaptic Devices",2015,"IEEE Transactions on Nanotechnology","14","6", 7268884,"969","979",,2,10.1109/TNANO.2015.2478861,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84947777810&doi=10.1109%2fTNANO.2015.2478861&partnerID=40&md5=405647e2bf38a035da3b92d40caff2ab",Article,Scopus,2-s2.0-84947777810
"Gao, L., Wang, I.-T., Chen, P.-Y., Vrudhula, S., Seo, J.-S., Cao, Y., Hou, T.-H., Yu, S.","Fully parallel write/read in resistive synaptic array for accelerating on-chip learning",2015,"Nanotechnology","26","45", 455204,"","",,4,10.1088/0957-4484/26/45/455204,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84946013859&doi=10.1088%2f0957-4484%2f26%2f45%2f455204&partnerID=40&md5=9d5281fc44ed27e405d8108bb790b3f8",Article,Scopus,2-s2.0-84946013859
"Kadetotad, D., Xu, Z., Mohanty, A., Chen, P., Lin, B., Ye, J., Vrudhula, S., Yu, S., Cao, Y., Seo, J.","Parallel Architecture With Resistive Crosspoint Array for Dictionary Learning Acceleration",2015,"IEEE Journal on Emerging and Selected Topics in Circuits and Systems",,,,"","",,1,10.1109/JETCAS.2015.2426495,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84930453254&doi=10.1109%2fJETCAS.2015.2426495&partnerID=40&md5=b3ce1e15226dad514c8100c6c8405c2e",Article in Press,Scopus,2-s2.0-84930453254
"Mahalanabis, D., Bharadwaj, V., Barnaby, H.J., Vrudhula, S., Kozicki, M.N.","A nonvolatile sense amplifier flip-flop using programmable metallization cells",2015,"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","5","2", 7113919,"205","213",,5,10.1109/JETCAS.2015.2433571,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84934269712&doi=10.1109%2fJETCAS.2015.2433571&partnerID=40&md5=0e5f6b1a6bf042477447001a2f6e033d",Article,Scopus,2-s2.0-84934269712
"Kadetotad, D., Xu, Z., Mohanty, A., Chen, P.-Y., Lin, B., Ye, J., Vrudhula, S., Yu, S., Cao, Y., Seo, J.-S.","Parallel architecture with resistive crosspoint array for dictionary learning acceleration",2015,"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","5","2", 07116611,"194","204",,9,10.1109/JETCAS.2015.2426495,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84934279333&doi=10.1109%2fJETCAS.2015.2426495&partnerID=40&md5=d16d9a9268ea0ed222ca6f6b24eb33e3",Article,Scopus,2-s2.0-84934279333
"Kulkarni, N., Yang, J., Vrudhula, S.","A fast, energy efficient, field programmable threshold-logic array",2015,"Proceedings of the 2014 International Conference on Field-Programmable Technology, FPT 2014",,, 7082804,"300","305",,,10.1109/FPT.2014.7082804,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84928729995&doi=10.1109%2fFPT.2014.7082804&partnerID=40&md5=a437dc494fced8ffab3afa0803c096f9",Conference Paper,Scopus,2-s2.0-84928729995
"Yang, J., Kulkarni, N., Davis, J., Vrudhula, S.","Fast and robust differential flipflops and their extension to multi-input threshold gates",2015,"Proceedings - IEEE International Symposium on Circuits and Systems","2015-July",, 7168760,"822","825",,,10.1109/ISCAS.2015.7168760,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84946238903&doi=10.1109%2fISCAS.2015.7168760&partnerID=40&md5=20386209788a1a20bbccef93167545e8",Conference Paper,Scopus,2-s2.0-84946238903
"Vrudhula, S., Kulkami, N., Yang, J.","Design of threshold logic gates using emerging devices",2015,"Proceedings - IEEE International Symposium on Circuits and Systems","2015-July",, 7168648,"373","376",,2,10.1109/ISCAS.2015.7168648,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84946231823&doi=10.1109%2fISCAS.2015.7168648&partnerID=40&md5=4b71f541b5225dd2c28076ce20c171ca",Conference Paper,Scopus,2-s2.0-84946231823
"Chen, P.-Y., Kadetotad, D., Xu, Z., Mohanty, A., Lin, B., Ye, J., Vrudhula, S., Seo, J.-S., Cao, Y., Yu, S.","Technology-design co-optimization of resistive cross-point array for accelerating learning algorithms on chip",2015,"Proceedings -Design, Automation and Test in Europe, DATE","2015-April",, 7092504,"854","859",,17,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84945955645&partnerID=40&md5=5c38278f8077896d938c37ee8b3b9705",Conference Paper,Scopus,2-s2.0-84945955645
"Mahalanabis, D., Gonzalez-Velo, Y., Barnaby, H.J., Kozicki, M.N., Dandamudi, P., Vrudhula, S.","Impedance measurement and characterization of Ag-Ge<inf>30</inf>Se<inf>70</inf>-based programmable metallization cells",2014,"IEEE Transactions on Electron Devices","61","11", 6912973,"3723","3730",,7,10.1109/TED.2014.2358573,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84908455879&doi=10.1109%2fTED.2014.2358573&partnerID=40&md5=a4926c365da42c175ac4e3df95712324",Article,Scopus,2-s2.0-84908455879
"Gaudette, B., Hanumaiah, V., Krunz, M., Vrudhula, S.","Maximizing quality of coverage under connectivity constraints in solar-powered active wireless sensor networks",2014,"ACM Transactions on Sensor Networks","10","4", 59,"","",,1,10.1145/2594792,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84995614843&doi=10.1145%2f2594792&partnerID=40&md5=066bffc1a8d890bc148b0bae3faac41f",Article,Scopus,2-s2.0-84995614843
"Hanumaiah, V., Vrudhula, S.","Energy-efficient operation of multicore processors by DVFS, task migration, and active cooling",2014,"IEEE Transactions on Computers","63","2", 6291714,"349","360",,35,10.1109/TC.2012.213,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84892391479&doi=10.1109%2fTC.2012.213&partnerID=40&md5=da0387e1b3aafbe6ffadf81a1306808d",Article,Scopus,2-s2.0-84892391479
"Yang, J., Kulkarni, N., Yu, S., Vrudhula, S.","Integration of threshold logic gates with RRAM devices for energy efficient and robust operation",2014,"Proceedings of the 2014 IEEE/ACM International Symposium on Nanoscale Architectures, NANOARCH 2014",,, 6880500,"39","44",,2,10.1109/NANOARCH.2014.6880500,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84906734726&doi=10.1109%2fNANOARCH.2014.6880500&partnerID=40&md5=0d26bcb74be8811fadb7a456d6025b2a",Conference Paper,Scopus,2-s2.0-84906734726
"Nukala, N.S., Kulkarni, N., Vrudhula, S.","Spintronic Threshold Logic Array (STLA) - A compact, low leakage, non-volatile gate array architecture",2014,"Journal of Parallel and Distributed Computing","74","6",,"2452","2460",,1,10.1016/j.jpdc.2013.09.013,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84898835090&doi=10.1016%2fj.jpdc.2013.09.013&partnerID=40&md5=678ed1acf83e9991323e780e2227f710",Article,Scopus,2-s2.0-84898835090
"Hamzeh, M., Shrivastava, A., Vrudhula, S.","Branch-aware loop mapping on CGRAs",2014,"Proceedings - Design Automation Conference",,, 2593100,"","",,6,10.1145/2593069.2593100,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84903184945&doi=10.1145%2f2593069.2593100&partnerID=40&md5=81426c27e1a3e49ff540429e50c82ba8",Conference Paper,Scopus,2-s2.0-84903184945
"Xu, Z., Cavaliere, M., An, P., Vrudhula, S., Cao, Y.","The stochastic loss of spikes in spiking neural P systems: Design and implementation of reliable arithmetic circuits",2014,"Fundamenta Informaticae","134","1-2",,"183","200",,1,10.3233/FI-2014-1098,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84912060159&doi=10.3233%2fFI-2014-1098&partnerID=40&md5=9ff4edaf040cb32a6b12eb038cd39267",Article,Scopus,2-s2.0-84912060159
"Hanumaiah, V., Desai, D., Gaudette, B., Wu, C.-J., Vrudhula, S.","STEAM: A smart temperature and energy aware multicore controller",2014,"ACM Transactions on Embedded Computing Systems","13",, 151,"","",,5,10.1145/2661430,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84908221896&doi=10.1145%2f2661430&partnerID=40&md5=e0e03dc1b80653b8ec2d474abce2f8ec",Article,Scopus,2-s2.0-84908221896
"Mahalanabis, D., Barnaby, H.J., Gonzalez-Velo, Y., Kozicki, M.N., Vrudhula, S., Dandamudi, P.","Incremental resistance programming of programmable metallization cells for use as electronic synapses",2014,"Solid-State Electronics","100",,,"39","44",,16,10.1016/j.sse.2014.07.002,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84905010314&doi=10.1016%2fj.sse.2014.07.002&partnerID=40&md5=ba3050850050267eb738d1eb3b14ba67",Article,Scopus,2-s2.0-84905010314
"Xu, Z., Mohanty, A., Chen, P.-Y., Kadetotad, D., Lin, B., Ye, J., Vrudhula, S., Yu, S., Seo, J.-S., Cao, Y.","Parallel programming of resistive cross-point array for synaptic plasticity",2014,"Procedia Computer Science","41",,,"126","133",,2,10.1016/j.procs.2014.11.094,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84939225102&doi=10.1016%2fj.procs.2014.11.094&partnerID=40&md5=f0f7be5052126b9cef67daf927eafc46",Conference Paper,Scopus,2-s2.0-84939225102
"Xu, Z., Mohanty, A., Chen, P.-Y., Kadetotad, D., Lin, B., Ye, J., Vrudhula, S., Yu, S., Seo, J.-S., Cao, Y.","Parallel programming of resistive cross-point array for synaptic plasticity",2014,"Energy Procedia","41","C",,"126","133",,2,10.1016/j.procs.2014.11.094,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84922366588&doi=10.1016%2fj.procs.2014.11.094&partnerID=40&md5=9e1dd283938b0824693ae18ef6c11e0b",Conference Paper,Scopus,2-s2.0-84922366588
"Kadetotad, D., Xu, Z., Mohanty, A., Chen, P.-Y., Lin, B., Ye, J., Vrudhula, S., Yu, S., Cao, Y., Seo, J.-S.","Neurophysics-inspired parallel architecture with resistive crosspoint array for dictionary learning",2014,"IEEE 2014 Biomedical Circuits and Systems Conference, BioCAS 2014 - Proceedings",,, 6981781,"536","539",,6,10.1109/BioCAS.2014.6981781,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84920545941&doi=10.1109%2fBioCAS.2014.6981781&partnerID=40&md5=04aace8ada98aec0595fe4d339106988",Conference Paper,Scopus,2-s2.0-84920545941
"Hamzeh, M., Shrivastava, A., Vrudhula, S.","REGIMap: Register-aware application mapping on coarse-grained reconfigurable architectures (CGRAs)",2013,"Proceedings - Design Automation Conference",,, 18,"","",,28,10.1145/2463209.2488756,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84879852172&doi=10.1145%2f2463209.2488756&partnerID=40&md5=b26a2b93eaf57ecd5699ee89bb30f324",Conference Paper,Scopus,2-s2.0-84879852172
"Kulkarni, N., Nukala, N., Vrudhula, S.","Minimizing area and power of sequential CMOS circuits using threshold decomposition",2012,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 6386734,"605","612",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84872331411&partnerID=40&md5=9fd9801009ae8e8a3304421246b4a161",Conference Paper,Scopus,2-s2.0-84872331411
"Nukala, N.S., Kulkarni, N., Vrudhula, S.","Spintronic Threshold Logic Array (STLA) - A compact, low leakage, non-volatile gate array architecture",2012,"Proceedings of the 2012 IEEE/ACM International Symposium on Nanoscale Architectures, NANOARCH 2012",,, 6464162,"188","195",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84874762348&partnerID=40&md5=faa5d56e4b67c4701aa88ff63c3a1dc8",Conference Paper,Scopus,2-s2.0-84874762348
"Hanumaiah, V., Vrudhula, S.","Temperature-aware DVFS for hard real-time applications on multicore processors",2012,"IEEE Transactions on Computers","61","10", 5999658,"1484","1494",,31,10.1109/TC.2011.156,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84865700815&doi=10.1109%2fTC.2011.156&partnerID=40&md5=f897a84f89bd0ed10c3e007a7bb36f6e",Article,Scopus,2-s2.0-84865700815
"Hamzeh, M., Shrivastava, A., Vrudhula, S.","EPIMap: Using epimorphism to map applications on CGRAs",2012,"Proceedings - Design Automation Conference",,,,"1284","1291",,50,10.1145/2228360.2228600,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84863558335&doi=10.1145%2f2228360.2228600&partnerID=40&md5=9dfb44f8f06a351fd3431d0a776cdd72",Conference Paper,Scopus,2-s2.0-84863558335
"Gaudette, B., Hanumaiah, V., Vrudhula, S., Krunz, M.","Optimal range assignment in solar powered active wireless sensor networks",2012,"Proceedings - IEEE INFOCOM",,, 6195623,"2354","2362",,17,10.1109/INFCOM.2012.6195623,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84861608749&doi=10.1109%2fINFCOM.2012.6195623&partnerID=40&md5=7aa90b5c803471078b0f0c297574ccc2",Conference Paper,Scopus,2-s2.0-84861608749
"Winther, A.T., Liu, W., Nannarelli, A., Vrudhula, S.","Temperature dependent wire delay estimation in floorplanning",2011,"2011 NORCHIP",,, 6126741,"","",,4,10.1109/NORCHP.2011.6126741,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84863040838&doi=10.1109%2fNORCHP.2011.6126741&partnerID=40&md5=ac1a57e92648c074d91b904a237ab5c2",Conference Paper,Scopus,2-s2.0-84863040838
"Shrivastava, A., Pager, J., Jeyapaul, R., Hamzeh, M., Vrudhula, S.","Enabling multithreading on CGRAs",2011,"Proceedings of the International Conference on Parallel Processing",,, 6047194,"255","264",,3,10.1109/ICPP.2011.77,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80155154325&doi=10.1109%2fICPP.2011.77&partnerID=40&md5=55d01a82d541cf7cbf51f87f01cb4564",Conference Paper,Scopus,2-s2.0-80155154325
"Hanumaiah, V., Vrudhula, S., Chatha, K.S.","Performance optimal online DVFS and task migration techniques for thermally constrained multi-core processors",2011,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","30","11", 6046183,"1677","1690",,35,10.1109/TCAD.2011.2161308,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80054813906&doi=10.1109%2fTCAD.2011.2161308&partnerID=40&md5=bbd00441877adf4b3f2007d3572bf654",Article,Scopus,2-s2.0-80054813906
"Chalivendra, G., Hanumaiah, V., Vrudhula, S.","A new balanced 4-moduli set {2k, 2n - 1, 2 n + 1, 2n+1-1} and its reverse converter design for efficient FIR filter implementation",2011,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",,,,"139","144",,10,10.1145/1973009.1973038,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79957725808&doi=10.1145%2f1973009.1973038&partnerID=40&md5=d4c1cd1853f43313eafd1db4d6f34f74",Conference Paper,Scopus,2-s2.0-79957725808
"Hanumaiah, V., Vrudhula, S.","Reliability-aware thermal management for hard real-time applications on multi-core processors",2011,"Proceedings -Design, Automation and Test in Europe, DATE",,, 5763032,"137","142",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79957557730&partnerID=40&md5=4933a7da2d692b64f17398f1b6e5ac89",Conference Paper,Scopus,2-s2.0-79957557730
"Gowda, T., Vrudhula, S., Kulkarni, N., Berezowski, K.","Identification of threshold functions and synthesis of threshold networks",2011,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","30","5", 5752412,"665","677",,22,10.1109/TCAD.2010.2100232,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79955398101&doi=10.1109%2fTCAD.2010.2100232&partnerID=40&md5=758e97def24eb40741be79097deb7c69",Article,Scopus,2-s2.0-79955398101
"Leshner, S., Kulkarni, N., Vrudhula, S., Berezowski, K.","Design of a robust, high performance standard cell threshold logic family for DSM technology",2010,"Proceedings of the International Conference on Microelectronics, ICM",,, 5696203,"52","55",,3,10.1109/ICM.2010.5696203,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79951700852&doi=10.1109%2fICM.2010.5696203&partnerID=40&md5=71aa34abdf246b815f7561a9e84d9946",Conference Paper,Scopus,2-s2.0-79951700852
"Leshner, S., Berezowski, K., Yao, X., Chalivendra, G., Patel, S., Vrudhula, S.","A low power, high performance threshold logic-based standard cell multiplier in 65 nm CMOS",2010,"Proceedings - IEEE Annual Symposium on VLSI, ISVLSI 2010",,, 5572773,"210","215",,2,10.1109/ISVLSI.2010.32,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77957914869&doi=10.1109%2fISVLSI.2010.32&partnerID=40&md5=b96c9a8c0c3fab4c2198b782e38d77c9",Conference Paper,Scopus,2-s2.0-77957914869
"Shrivastava, A., Kannan, D., Bhardwaj, S., Vrudhula, S.","Reducing functional unit power consumption and its variation using leakage sensors",2010,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","18","6", 5337907,"988","997",,3,10.1109/TVLSI.2009.2019082,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77952954405&doi=10.1109%2fTVLSI.2009.2019082&partnerID=40&md5=ce976be6c41d2f8b7fbaa421f3100c7a",Article,Scopus,2-s2.0-77952954405
"Wang, W., Yang, S., Bhardwaj, S., Vrudhula, S., Liu, F., Cao, Y.","The impact of NBTI effect on combinational circuit: Modeling, simulation, and analysis",2010,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","18","2", 5031899,"173","183",,151,10.1109/TVLSI.2008.2008810,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-75549089060&doi=10.1109%2fTVLSI.2008.2008810&partnerID=40&md5=41346b1a8d45150e42e8dc2f27d6c17f",Article,Scopus,2-s2.0-75549089060
"Baker, M.A., Dalale, P., Chatha, K.S., Vrudhula, S.B.K.","A scalable parallel H.264 decoder on the cell broadband engine architecture",2009,"Embedded Systems Week 2009 - 7th IEEE/ACM International Conference on Hardware/Software-Co-Design and System Synthesis, CODES+ISSS 2009",,,,"353","362",,17,10.1145/1629435.1629484,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-72149094030&doi=10.1145%2f1629435.1629484&partnerID=40&md5=1d9f3c4be9922efe3801d8b5ea7add8b",Conference Paper,Scopus,2-s2.0-72149094030
"Hanumaiah, V., Vrudhula, S., Chatha, K.S.","Maximizing performance of thermally constrained multi-core processors by dynamic voltage and frequency control",2009,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 5361276,"310","313",,23,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-76349119881&partnerID=40&md5=f8001aa330c7b94ea21ba7086306d28e",Conference Paper,Scopus,2-s2.0-76349119881
"Hanumaiah, V., Rao, R., Vrudhula, S., Chatha, K.S.","Throughput optimal task allocation under thermal constraints for multi-core processors",2009,"Proceedings - Design Automation Conference",,, 5227071,"776","781",,25,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70350721931&partnerID=40&md5=f7dbc6904048849f09958c3e3514b43d",Conference Paper,Scopus,2-s2.0-70350721931
"Hanumaiah, V., Vrudhula, S., Chatha, K.S.","Performance optimal speed control of multi-core processors under thermal constraints",2009,"Proceedings -Design, Automation and Test in Europe, DATE",,, 5090908,"1548","1551",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70350044899&partnerID=40&md5=5e36d05a8b5f7956bf1aaacdb27c38a9",Conference Paper,Scopus,2-s2.0-70350044899
"Rao, R., Vrudhula, S.","Fast and accurate prediction of the steady-state throughput of multicore processors under thermal constraints",2009,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","28","10", 5247119,"1559","1572",,16,10.1109/TCAD.2009.2026361,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70349752905&doi=10.1109%2fTCAD.2009.2026361&partnerID=40&md5=30acffc2f0315f11ec2e2f9c8d1646fd",Article,Scopus,2-s2.0-70349752905
"Gowda, T., Vrudhula, S., Kim, S.","Prediction of pairwise gene interaction using threshold logic",2009,"Annals of the New York Academy of Sciences","1158",,,"276","286",,3,10.1111/j.1749-6632.2008.03763.x,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-64049095999&doi=10.1111%2fj.1749-6632.2008.03763.x&partnerID=40&md5=ad766ecf649c434824ba898b9c747030",Article,Scopus,2-s2.0-64049095999
"Gowda, T., Vrudhula, S., Kim, S.","Modeling of gene regulatory network dynamics using threshold logic",2009,"Annals of the New York Academy of Sciences","1158",,,"71","81",,3,10.1111/j.1749-6632.2008.03754.x,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-64049085588&doi=10.1111%2fj.1749-6632.2008.03754.x&partnerID=40&md5=293bca47b641b9fc3ba54e20c37c4aae",Article,Scopus,2-s2.0-64049085588
"Goel, A., Vrudhula Sr., S., Taraporevala, F., Ghanta, P.","Statistical timing models for large macro cells and IP blocks considering process variations",2009,"IEEE Transactions on Semiconductor Manufacturing","22","1", 4773473,"3","11",,5,10.1109/TSM.2008.2011629,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-59849124094&doi=10.1109%2fTSM.2008.2011629&partnerID=40&md5=fd363103dd29a1729c14375497d56672",Conference Paper,Scopus,2-s2.0-59849124094
"Rao, R., Vrudhula, S.","Fast and accurate prediction of the steady-state throughput of multicore processors under thermal constraints",2009,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","28","1",,"1559","1572",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77955205881&partnerID=40&md5=c0723e3858ac769fe164e273a313847d",Article,Scopus,2-s2.0-77955205881
"Zhuo, J., Chakrabarti, C., Lee, K., Chang, N., Vrudhula, S.","Maximizing the lifetime of embedded systems powered by fuel cell-battery hybrids",2009,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","17","1", 4703181,"22","32",,17,10.1109/TVLSI.2008.2008432,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-58849130283&doi=10.1109%2fTVLSI.2008.2008432&partnerID=40&md5=ab1e234c2a77fddb2e8e4fa526b3bf53",Article,Scopus,2-s2.0-58849130283
"Rao, R., Vrudhula, S., Berezowski, K.","Analytical results for design space exploration of multi-core processors employing thread migration",2008,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"229","232",,6,10.1145/1393921.1393981,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-57549092060&doi=10.1145%2f1393921.1393981&partnerID=40&md5=173913ce4575a1b77861454c10c13c95",Conference Paper,Scopus,2-s2.0-57549092060
"Gowda, T., Leshner, S., Vrudhula, S., Kim, S.","Threshold logic gene regulatory model - Prediction of dorsal-ventral patterning and hardware-based simulation of drosophila",2008,"BIODEVICES 2008 - Proceedings of the 1st International Conference on Biomedical Electronics and Devices","1",,,"212","219",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70350459162&partnerID=40&md5=d43b998390d4e39aceeac452c32210c3",Conference Paper,Scopus,2-s2.0-70350459162
"Bhardwaj, S., Vrudhula, S., Goel, A.","A unified approach for full chip statistical timing and leakage analysis of nanoscale circuits considering intradie process variations",2008,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","27","10", 4627541,"1812","1825",,19,10.1109/TCAD.2008.927671,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-52649160778&doi=10.1109%2fTCAD.2008.927671&partnerID=40&md5=fed8de4dfd30fb03e5ec6b5372776b5c",Article,Scopus,2-s2.0-52649160778
"Goel, A., Vrudhula, S.","Statistical waveform and current source based standard cell models for accurate timing analysis",2008,"Proceedings - Design Automation Conference",,, 4555813,"227","230",,17,10.1109/DAC.2008.4555813,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-51549113022&doi=10.1109%2fDAC.2008.4555813&partnerID=40&md5=9e6a016088f8e6f6af64ac8a8d71b0a4",Conference Paper,Scopus,2-s2.0-51549113022
"Goel, A., Vrudhula, S.","Current source based standard cell model for accurate signal integrity and timing analysis",2008,"Proceedings -Design, Automation and Test in Europe, DATE",,, 4484738,"574","579",,10,10.1109/DATE.2008.4484738,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-49749100737&doi=10.1109%2fDATE.2008.4484738&partnerID=40&md5=9384249b761a2352356494fc99c97a45",Conference Paper,Scopus,2-s2.0-49749100737
"Goel, A., Vrudhula, S., Taraporevala, F., Ghanta, P.","A methodology for characterization of large macro cells and IP blocks considering process variations",2008,"Proceedings of the 9th International Symposium on Quality Electronic Design, ISQED 2008",,, 4479726,"200","206",,5,10.1109/ISQED.2008.4479726,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-49749125059&doi=10.1109%2fISQED.2008.4479726&partnerID=40&md5=c4344c1c57304ecaa8d09d3c32cb47fd",Conference Paper,Scopus,2-s2.0-49749125059
"Gowda, T., Leshner, S., Vrudhula, S., Konjevod, G.","Synthesis of threshold logic circuits using tree matching",2008,"European Conference on Circuit Theory and Design 2007, ECCTD 2007",,, 4529730,"850","853",,2,10.1109/ECCTD.2007.4529730,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-49749145230&doi=10.1109%2fECCTD.2007.4529730&partnerID=40&md5=8d5211be0f8c7366f1fe5ea091fe5e75",Conference Paper,Scopus,2-s2.0-49749145230
"Ramamoorthy, S., Wang, H., Vrudhula, S.","A low-power double-edge-triggered address pointer circuit for FIFO memory design",2008,"Proceedings of the 9th International Symposium on Quality Electronic Design, ISQED 2008",,, 4479711,"123","126",,,10.1109/ISQED.2008.4479711,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-49749120051&doi=10.1109%2fISQED.2008.4479711&partnerID=40&md5=bac4c24d1b3e0311bd7131f01aa5e011",Conference Paper,Scopus,2-s2.0-49749120051
"Gowda, T., Vrudhula, S.","Decomposition based approach for synthesis of multi-level threshold logic circuits",2008,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 4483925,"125","130",,16,10.1109/ASPDAC.2008.4483925,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-49549123332&doi=10.1109%2fASPDAC.2008.4483925&partnerID=40&md5=d3d23a28e5eb0c0874a84a1600dbc296",Conference Paper,Scopus,2-s2.0-49549123332
"Bhardwaj, S., Wang, W., Vattikonda, R., Cao, Y., Vrudhula, S.","Scalable model for predicting the effect of negative bias temperature instability for reliable design",2008,"IET Circuits, Devices and Systems","2","4",,"361","371",,22,10.1049/iet-cds:20070225,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-49149121230&doi=10.1049%2fiet-cds%3a20070225&partnerID=40&md5=fdf84c5c3419c1e285bb1b0fbdbd0a25",Article,Scopus,2-s2.0-49149121230
"Kannan, D., Shrivastava, A., Bhardwaj, S., Vrudhula, S.","Power reduction of functional units considering temperature and process variations",2008,"Proceedings of the IEEE International Frequency Control Symposium and Exposition",,, 4450554,"533","538",,1,10.1109/VLSI.2008.81,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-47649085412&doi=10.1109%2fVLSI.2008.81&partnerID=40&md5=7006af72fb82999d88355121ff2b3e96",Conference Paper,Scopus,2-s2.0-47649085412
"Kannan, D., Shrivastava, A., Mohan, V., Bhardwaj, S., Vrudhula, S.","Temperature and process variations aware power gating of functional units",2008,"Proceedings of the IEEE International Frequency Control Symposium and Exposition",,, 4450551,"515","520",,6,10.1109/VLSI.2008.83,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-47649120563&doi=10.1109%2fVLSI.2008.83&partnerID=40&md5=2dee9d53b5a10ba2c35da0afb5607e18",Conference Paper,Scopus,2-s2.0-47649120563
"Bhardwaj, S., Vrudhula, S.","Multi-attribute optimization with application to leakage-delay trade-offs using utility theory",2008,"Journal of Low Power Electronics","4","1",,"68","80",,,10.1166/jolpe.2008.147,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-62349119312&doi=10.1166%2fjolpe.2008.147&partnerID=40&md5=8c281a43d61adbc7917b3d3dde93f620",Article,Scopus,2-s2.0-62349119312
"Bhardwaj, S., Vrudhula, S.","Leakage minimization of digital circuits using gate sizing in the presence of process variations",2008,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","27","3", 4454006,"445","455",,9,10.1109/TCAD.2008.916341,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-39749095938&doi=10.1109%2fTCAD.2008.916341&partnerID=40&md5=115912f13b6df0feab5d489b79317291",Article,Scopus,2-s2.0-39749095938
"Lee, K., Chang, N., Zhuo, J., Chakrabarti, C., Kadri, S., Vrudhula, S.","A fuel-cell-battery hybrid for portable embedded systems",2008,"ACM Transactions on Design Automation of Electronic Systems","13","1", 19,"","",,9,10.1145/1297666.1297685,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-40049088776&doi=10.1145%2f1297666.1297685&partnerID=40&md5=14a5205dd58a049f94db21eff377cea9",Article,Scopus,2-s2.0-40049088776
"Rao, R., Vrudhula, S., Chakrabarti, C.","Throughput of multi-core processors under thermal constraints",2007,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"201","206",,30,10.1145/1283780.1283824,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-36949038698&doi=10.1145%2f1283780.1283824&partnerID=40&md5=5b2a5efadfda671d35eca0aaf32e7bc6",Conference Paper,Scopus,2-s2.0-36949038698
"Bhardwaj, S., Vrudhula, S.","A fast and accurate approach for full chip leakage analysis of nano-scale circuits considering intra-die correlations",2007,"Proceedings of the IEEE International Conference on VLSI Design",,, 4092106,"589","594",,5,10.1109/VLSID.2007.11,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-48349142209&doi=10.1109%2fVLSID.2007.11&partnerID=40&md5=a45d004481d31d7701d2218aacf9cafe",Conference Paper,Scopus,2-s2.0-48349142209
"Rao, R., Vrudhula, S.","Performance optimal processor throttling under thermal constraints",2007,"CASES'07: Proceedings of the 2007 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems",,,,"257","266",,34,10.1145/1289881.1289925,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-38849163446&doi=10.1145%2f1289881.1289925&partnerID=40&md5=cab1aa29e1636a186127dfeaa948a7e5",Conference Paper,Scopus,2-s2.0-38849163446
"Goel, A., Bhardwaj, S., Ghanta, P., Vrudhula, S.","Computation of joint timing yield of sequential networks considering process variations",2007,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","4644 LNCS",,,"125","137",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-37849026136&partnerID=40&md5=3f41a0651a0b7958acf9c8a5065f8790",Conference Paper,Scopus,2-s2.0-37849026136
"Gowda, T., Leshner, S., Vrudhula, S., Kim, S.","Threshold logic gene regulatory networks",2007,"GENSIPS'07 - 5th IEEE International Workshop on Genomic Signal Processing and Statistics",,, 4365826,"","",,5,10.1109/GENSIPS.2007.4365826,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-47049129928&doi=10.1109%2fGENSIPS.2007.4365826&partnerID=40&md5=a77c54cc30f78da5cd54714ee9a04735",Conference Paper,Scopus,2-s2.0-47049129928
"Berezowski, K.S., Vrudhula, S.B.K.","Multiple-valued logic circuits design using negative differential resistance devices",2007,"Journal of Multiple-Valued Logic and Soft Computing","13","4-6",,"447","466",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-36348971675&partnerID=40&md5=b27eedb34f89ba9f0e9d261f0bcb05ec",Conference Paper,Scopus,2-s2.0-36348971675
"Gowda, T., Vrudhula, S., Konjevod, G.","Combinational equivalence checking for threshold logic circuits",2007,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",,, 1228813,"102","107",,13,10.1145/1228784.1228813,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34748907118&doi=10.1145%2f1228784.1228813&partnerID=40&md5=24c2848fd87a9e2a2acf4c9652a8e599",Conference Paper,Scopus,2-s2.0-34748907118
"Berezowski, K.S., Vrudhula, S.B.K.","Multiple-valued logic ciruits design using negative differential resistance devices",2007,"Proceedings of The International Symposium on Multiple-Valued Logic",,, 4215947,"","",,,10.1109/ISMVL.2007.36,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548271403&doi=10.1109%2fISMVL.2007.36&partnerID=40&md5=54723fa9f38db3cf47b7f5a8591cc8d1",Conference Paper,Scopus,2-s2.0-34548271403
"Wang, W., Yang, S., Bhardwaj, S., Vattikonda, R., Vrudhula, S., Liu, F., Cao, Y.","The impact of NBTI on the performance of combinational and sequential circuits",2007,"Proceedings - Design Automation Conference",,, 4261207,"364","369",,147,10.1109/DAC.2007.375188,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547342641&doi=10.1109%2fDAC.2007.375188&partnerID=40&md5=6e85c889c6789a0572d08c5053cc5582",Conference Paper,Scopus,2-s2.0-34547342641
"Ghanta, P., Vrudhula, S.","Analysis of power supply noise in the presence of process variations",2007,"IEEE Design and Test of Computers","24","3",,"256","266",,3,10.1109/MDT.2007.61,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548284025&doi=10.1109%2fMDT.2007.61&partnerID=40&md5=86fb19e52226ed93b042b8b2e3aa1d33",Article,Scopus,2-s2.0-34548284025
"Rao, R., Vrudhula, S.","Energy Optimal Speed Control of a Producer—Consumer Device Pair",2007,"ACM Transactions on Embedded Computing Systems","6","4",,"30","",,,10.1145/1274858.1274868,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85025397843&doi=10.1145%2f1274858.1274868&partnerID=40&md5=832fedec1376289e2506c85d1037f37b",Article,Scopus,2-s2.0-85025397843
"Rao, R., Vrudhula, S.","Energy-optimal speed control of a generic device",2006,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","25","12",,"2737","2746",,,10.1109/TCAD.2006.882598,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33845669120&doi=10.1109%2fTCAD.2006.882598&partnerID=40&md5=c5bbd6c385aae45fda01661903a3854e",Article,Scopus,2-s2.0-33845669120
"Ghanta, P., Vrudhula, S.","Variational interconnect delay metrics for statistical timing analysis",2006,"Proceedings - International Symposium on Quality Electronic Design, ISQED",,, 1613108,"19","24",,7,10.1109/ISQED.2006.143,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548346740&doi=10.1109%2fISQED.2006.143&partnerID=40&md5=82dbcdec7dd6e26e1fa7b3a2b5d1fa58",Conference Paper,Scopus,2-s2.0-34548346740
"Chopra, K., Vrudhula, S.","Efficient symbolic algorithms for computing the minimum and bounded leakage states",2006,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","25","12",,"2820","2832",,,10.1109/TCAD.2006.882603,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33845636183&doi=10.1109%2fTCAD.2006.882603&partnerID=40&md5=9cfb2ae9d22b8ba614cdeab93e153997",Article,Scopus,2-s2.0-33845636183
"Bhardwaj, S., Vrudhula, S., Cao, Y.","LOTUS: Leakage optimization under timing uncertainty for standard-cell designs",2006,"Proceedings - International Symposium on Quality Electronic Design, ISQED",,, 1613221,"717","722",,4,10.1109/ISQED.2006.83,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84886744801&doi=10.1109%2fISQED.2006.83&partnerID=40&md5=8a9ced534fa12141d710c8cb2133319d",Conference Paper,Scopus,2-s2.0-84886744801
"Cho, Y., Chang, N., Chakrabarti, C., Vrudhula, S.","High-level power management of embedded systems with application-specific energy cost functions",2006,"Proceedings - Design Automation Conference",,,,"568","573",,18,10.1145/1146909.1147057,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547211996&doi=10.1145%2f1146909.1147057&partnerID=40&md5=81de0022aa3a3a54d25dd38ad916ec12",Conference Paper,Scopus,2-s2.0-34547211996
"Rao, R., Vrudhula, S., Chakrabarti, C., Chang, N.","An optimal analytical solution for processor speed control with thermal constraints",2006,"Proceedings of the International Symposium on Low Power Electronics and Design","2006",,,"292","297",,27,10.1145/1165573.1165643,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34247249821&doi=10.1145%2f1165573.1165643&partnerID=40&md5=3c3034a0d165646773efb47efc2fb2f6",Conference Paper,Scopus,2-s2.0-34247249821
"Bhardwaj, S., Vrudhula, S., Ghanta, P., Cao, Y.","Modeling of intra-die process variations for accurate analysis and optimization of nano-scale circuits",2006,"Proceedings - Design Automation Conference",,,,"791","796",,32,10.1145/1146909.1147109,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547152233&doi=10.1145%2f1146909.1147109&partnerID=40&md5=ee342aa5305502fef2cfd02785fd20a8",Conference Paper,Scopus,2-s2.0-34547152233
"Ghanta, P., Vrudhula, S., Bhardwaj, S., Panda, R.","Stochastic variational analysis of large power grids considering intra-die correlations",2006,"Proceedings - Design Automation Conference",,,,"211","216",,12,10.1145/1146909.1146966,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547222678&doi=10.1145%2f1146909.1146966&partnerID=40&md5=fe20596235bdbdc7926f7038544ec680",Conference Paper,Scopus,2-s2.0-34547222678
"Bhardwaj, S., Ghanta, P., Vrudhula, S.","A framework for statistical timing analysis using non-linear delay and slew models",2006,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 4110178,"225","230",,43,10.1109/ICCAD.2006.320140,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-37849018711&doi=10.1109%2fICCAD.2006.320140&partnerID=40&md5=3065fa4d47c593ce30d0c928e4fbb090",Conference Paper,Scopus,2-s2.0-37849018711
"Zhuo, J., Chakrabarti, C., Chang, N., Vrudhula, S.","Maximizing the lifetime of embedded systems powered by fuel cell-battery hybrids",2006,"Proceedings of the International Symposium on Low Power Electronics and Design","2006",,,"424","429",,8,10.1145/1165573.1165676,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34247250734&doi=10.1145%2f1165573.1165676&partnerID=40&md5=f2d9c4ed7970e4557ea1db9e8fa7e89c",Conference Paper,Scopus,2-s2.0-34247250734
"Zhuo, J., Chakrabarti, C., Chang, N., Vrudhula, S.","Extending the lifetime of fuel cell based hybrid systems",2006,"Proceedings - Design Automation Conference",,,,"562","567",,14,10.1145/1146909.1147056,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547226729&doi=10.1145%2f1146909.1147056&partnerID=40&md5=5d153f4ebd91b8d8185d80c125eb194a",Conference Paper,Scopus,2-s2.0-34547226729
"Bhardwaj, S., Wang, W., Vattikonda, R., Cao, Y., Vrudhula, S.","Predictive modeling of the NBTI effect for reliable design",2006,"Proceedings of the Custom Integrated Circuits Conference",,, 4114936,"189","192",,261,10.1109/CICC.2006.320885,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547293316&doi=10.1109%2fCICC.2006.320885&partnerID=40&md5=a500fed691f05dd1660c6118a798c17a",Conference Paper,Scopus,2-s2.0-34547293316
"Shu, T., Krunz, M., Vrudhula, S.","Joint optimization of transmit power-time and bit energy efficiency in CDMA wireless sensor networks",2006,"IEEE Transactions on Wireless Communications","5","11",,"3109","3118",,27,10.1109/TWC.2006.04738,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33846225651&doi=10.1109%2fTWC.2006.04738&partnerID=40&md5=eccc012af8a4b8ecaaea1a2e6721d458",Article,Scopus,2-s2.0-33846225651
"Vrudhula, S., Wang, J.M., Ghanta, P.","Hermite polynomial based interconnect analysis in the presence of process variations",2006,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","25","10", 1677686,"2001","2010",,57,10.1109/TCAD.2005.862734,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33748310757&doi=10.1109%2fTCAD.2005.862734&partnerID=40&md5=01432eff38e54aee49a3b77605dca001",Article,Scopus,2-s2.0-33748310757
"Bhardwaj, S., Caot, Y., Vrudhula, S.","Statistical leakage minimization through joint selection of gate sizes, gate lengths and threshold voltage",2006,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC","2006",, 1594809,"953","958",,15,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33748595524&partnerID=40&md5=baae07df183a4f44fdc467ff2bdf48a6",Conference Paper,Scopus,2-s2.0-33748595524
"Berezowski, K.S., Vrudhula, S.B.K.","Automatic design of binary and multiple-valued logic gates on RTD series",2005,"Proceedings - DSD'2005: 8th Euromicro Conference on Digital System Design - Architectures, Methods and Tools","2005",, 1559791,"139","142",,4,10.1109/DSD.2005.21,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33845327130&doi=10.1109%2fDSD.2005.21&partnerID=40&md5=7a91283dc64a88d69bb40ea02f1e2228",Conference Paper,Scopus,2-s2.0-33845327130
"Bhardwaj, S., Vrudhula, S.","Formalizing designer's preferences for multiattribute optimization with application to leakage-delay tradeoffs",2005,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD","2005",, 1560158,"712","717",,3,10.1109/ICCAD.2005.1560158,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33751423350&doi=10.1109%2fICCAD.2005.1560158&partnerID=40&md5=fb021fe06e745d1dd55bacb816464bf5",Conference Paper,Scopus,2-s2.0-33751423350
"Bhardwaj, S., Vrudhula, S.B.K.","Leakage minimization of nano-scale circuits in the presence of systematic and random variations",2005,"Proceedings - Design Automation Conference",,, 32.4,"541","546",,25,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27944502914&partnerID=40&md5=4f815b1c8a6786ed8c115e7486d8f045",Conference Paper,Scopus,2-s2.0-27944502914
"Rao, R., Vrudhula, S.","Energy optimal speed control of devices with discrete speed sets",2005,"Proceedings - Design Automation Conference",,, 53.3,"901","904",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27944489640&partnerID=40&md5=d86ad30550998398b7a791e2eebbe88d",Conference Paper,Scopus,2-s2.0-27944489640
"Ghanta, P., Vrudhula, S., Panda, R., Wang, J.","Stochastic power grid analysis considering process variations",2005,"Proceedings -Design, Automation and Test in Europe, DATE '05","II",, 1395712,"964","969",,35,10.1109/DATE.2005.282,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33646902680&doi=10.1109%2fDATE.2005.282&partnerID=40&md5=266e4a64274facfb6ba95aa0f088a4e2",Conference Paper,Scopus,2-s2.0-33646902680
"Rao, R., Vrudhula, S., Chang, N.","Battery optimization vs energy optimization: Which to choose and when?",2005,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD","2005",, 1560108,"438","444",,42,10.1109/ICCAD.2005.1560108,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33751430247&doi=10.1109%2fICCAD.2005.1560108&partnerID=40&md5=698ca686f0deb57d63d92aac4c9611fa",Conference Paper,Scopus,2-s2.0-33751430247
"Shu, T., Krunz, M., Vrudhula, S.","Power balanced coverage-time optimization for clustered wireless sensor networks",2005,"Proceedings of the International Symposium on Mobile Ad Hoc Networking and Computing (MobiHoc)",,,,"111","120",,72,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-29844445783&partnerID=40&md5=b97e835234cb27340952f90c0ce998f0",Conference Paper,Scopus,2-s2.0-29844445783
"Bhardwaj, S., Vrudhula, S., Blaauw, D.","Probability distribution of signal arrival times using Bayesian networks",2005,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","24","11",,"1784","1794",,1,10.1109/TCAD.2005.852436,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27744597124&doi=10.1109%2fTCAD.2005.852436&partnerID=40&md5=f2705ee6fccd98a4e4ae097117bbbfd8",Article,Scopus,2-s2.0-27744597124
"Hoang, A.T., Motani, M., Jain, E., Liang, Q., Dasika, S., Vrudhula, S., Chopra, K., Jurdak, R., Lopes, C.V., Baldi, P.","Power Management",2005,"Sensor Network Operations",,,,"337","420",,,10.1002/9780471784173.ch6,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84891341136&doi=10.1002%2f9780471784173.ch6&partnerID=40&md5=5c708caa72e43f34ab027e3395c56583",Book Chapter,Scopus,2-s2.0-84891341136
"Rao, R., Vrudhula, S.","Energy optimization for a two-device data flow chain",2004,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 4B.1,"268","274",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-16244364363&partnerID=40&md5=59bfbc0dcb14b94265cc1f65f03821c3",Conference Paper,Scopus,2-s2.0-16244364363
"Wang, J., Ghanta, P., Vrudhula, S.","Stochastic analysis of interconnect performance in the presence of process variations",2004,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 11A.2,"880","886",,76,10.1109/ICCAD.2004.1382698,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-16244379528&doi=10.1109%2fICCAD.2004.1382698&partnerID=40&md5=e6942e33c64fec45a102df7263331fd9",Conference Paper,Scopus,2-s2.0-16244379528
"Rao, R., Vrudhula, S., Krishnan, M.S.","Disk drive energy optimization for audio-video applications",2004,"CASES 2004: International Conference on Compilers, Architecture, and Synthesis for Embedded Systems",,,,"93","103",,9,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27944486534&partnerID=40&md5=e7b669418487f76186467f0d475e0d4c",Conference Paper,Scopus,2-s2.0-27944486534
"Chopra, K., Vrudhula, S.B.K.","Implicit pseudo boolean enumeration algorithms for input vector control",2004,"Proceedings - Design Automation Conference",,,,"767","772",,17,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-4444296151&partnerID=40&md5=63e44707737729a5d7f33167090c82b1",Conference Paper,Scopus,2-s2.0-4444296151
"Raj, S., Vrudhula, S.B.K., Wang, J.","A methodology to improve timing yield in the presence of process variations",2004,"Proceedings - Design Automation Conference",,,,"448","453",,55,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-4444333242&partnerID=40&md5=5b9536227344560f89753205b8e2cfc8",Conference Paper,Scopus,2-s2.0-4444333242
"Agarwal, K., Sylvester, D., Blaauw, D., Liu, F., Nassif, S., Vrudhula, S.","Variational delay metrics for interconnect timing analysis",2004,"Proceedings - Design Automation Conference",,,,"381","384",,70,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-4444343172&partnerID=40&md5=15b81ce77e2deb35705901e0e595a06f",Conference Paper,Scopus,2-s2.0-4444343172
"Dasika, S., Vrudhula, S., Chopra, K., Srinivasan, R.","A framework for battery-aware sensor management",2004,"Proceedings - Design, Automation and Test in Europe Conference and Exhibition","2",,,"962","967",,25,10.1109/DATE.2004.1269017,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-3042522838&doi=10.1109%2fDATE.2004.1269017&partnerID=40&md5=8432447672df30a830c03c71ab105f52",Conference Paper,Scopus,2-s2.0-3042522838
"Sreeramaneni, R., Vrudhula, S.B.K.","Energy profiler for hardware/software Co-design",2004,"Proceedings of the IEEE International Conference on VLSI Design","17",,,"335","340",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2342594491&partnerID=40&md5=60021dbdce7ad397335473be2118c01b",Conference Paper,Scopus,2-s2.0-2342594491
"Chopra, K., Vrudhula, S.B.K., Bhardwaj, S.","Efficient algorithms for identifying the minimum leakage states in CMOS combinational logic",2004,"Proceedings of the IEEE International Conference on VLSI Design","17",,,"240","245",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2342640177&partnerID=40&md5=9fb4a645d9296eee827e3d182e5200a5",Conference Paper,Scopus,2-s2.0-2342640177
"Znamirowski, L., Palusinski, O.A., Vrudhula, S.B.K.","Programmable Analog/Digital Arryas in Control and Simulation",2004,"Analog Integrated Circuits and Signal Processing","39","1",,"55","73",,17,10.1023/B:ALOG.0000016643.65431.b8,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-1642603948&doi=10.1023%2fB%3aALOG.0000016643.65431.b8&partnerID=40&md5=8a5320e07918355f21158483c163a6a1",Article,Scopus,2-s2.0-1642603948
"Bhardwaj, S., Vrudhula, S.B.K., Blaauw, D.","τAU: Timing Analysis under Uncertainty",2003,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"615","620",,43,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0347409182&partnerID=40&md5=d14f757f81937dac684ab8fad490f5a5",Conference Paper,Scopus,2-s2.0-0347409182
"Rakhmatov, D., Vrudhula, S., Wallach, D.A.","A model for battery lifetime analysis for organizing applications on a pocket computer",2003,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","11","6",,"1019","1030",,113,10.1109/TVLSI.2003.819320,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0346634157&doi=10.1109%2fTVLSI.2003.819320&partnerID=40&md5=3bd0a4335b8e45e5e29f9593b68e2fc5",Article,Scopus,2-s2.0-0346634157
"Agarwal, A., Blaauw, D., Zolotov, V., Vrudhula, S.","Statistical timing analysis using bounds",2003,"Proceedings -Design, Automation and Test in Europe, DATE",,, 1253588,"62","67",,37,10.1109/DATE.2003.1253588,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-18144420677&doi=10.1109%2fDATE.2003.1253588&partnerID=40&md5=b008503c1cae4746535367333c55112c",Conference Paper,Scopus,2-s2.0-18144420677
"Rao, R., Vrudhula, S., Rakhmatov, D.N.","Battery Modeling for Energy-Aware System Design",2003,"Computer","36","12",,"77","87+4",,222,10.1109/MC.2003.1250886,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0346750528&doi=10.1109%2fMC.2003.1250886&partnerID=40&md5=2961a592f73dd90b71adebfa41788830",Article,Scopus,2-s2.0-0346750528
"Rao, R., Vrudhula, S., Rakhmatov, D.","Analysis of Discharge Techniques for Multiple Battery Systems",2003,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"44","47",,19,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0346003032&partnerID=40&md5=12b0442690c60a943dd11d79d3965465",Conference Paper,Scopus,2-s2.0-0346003032
"Vrudhula, S., Blaauw, D.T., Sirichotiyakul, S.","Probabilistic analysis of interconnect coupling noise",2003,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","22","9",,"1188","1203",,3,10.1109/TCAD.2003.816212,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0141628933&doi=10.1109%2fTCAD.2003.816212&partnerID=40&md5=9507f47194c38554aa1f8f22b15d08c1",Article,Scopus,2-s2.0-0141628933
"Agarwal, A., Blaauw, D., Zolotov, V., Vrudhula, S.","Computation and refinement of statistical bounds on circuit delay",2003,"Proceedings - Design Automation Conference",,,,"348","353",,62,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0041633857&partnerID=40&md5=6934c6a35975a847ff80c5653563b23d",Conference Paper,Scopus,2-s2.0-0041633857
"Rakhmatov, D., Vrudhula, S., Wallach, D.A.","Battery lifetime prediction for energy-aware computing",2002,"Proceedings of the International Symposium on Low Power Electronics and Design, Digest of Technical Papers",,,,"154","159",,46,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036954215&partnerID=40&md5=ff48629c31c82a153f7cf4bd1bd18189",Conference Paper,Scopus,2-s2.0-0036954215
"Bhardwaj, S., Vrudhula, S.B.K., Blaauw, D.","Estimation of signal arrival times in the presence of delay noise",2002,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"418","422",,5,10.1145/774572.774634,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036907311&doi=10.1145%2f774572.774634&partnerID=40&md5=dee2475f96fb71a02bd2e720b2356c89",Conference Paper,Scopus,2-s2.0-0036907311
"Agarwal, A., Blaauw, D., Zolotov, V., Vrudhula, S.","Statistical Timing Analysis using Bounds and Selective Enumeration",2002,"ACM/IEEE International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems",,,,"29","36",,12,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0141761433&partnerID=40&md5=9b4d57675cdd55174d23e20ee1cfcc54",Conference Paper,Scopus,2-s2.0-0141761433
"Wang, H., Vrudhula, S.B.K.","Behavioral synthesis of field programmable analog array circuits",2002,"ACM Transactions on Design Automation of Electronic Systems","7","4",,"563","604",,9,10.1145/605440.605445,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036826797&doi=10.1145%2f605440.605445&partnerID=40&md5=04090aba524f394849185d5163b59cd0",Article,Scopus,2-s2.0-0036826797
"Wang, Q., Vrudhula, S.B.K.","Algorithms for minimizing standby power in deep submicrometer, dual - V <inf>t</inf> CMOS circuits",2002,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","21","3",,"306","318",,59,10.1109/43.986424,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036494388&doi=10.1109%2f43.986424&partnerID=40&md5=ebe7415bc4cf87320243411412272dfa",Article,Scopus,2-s2.0-0036494388
"Rakhmatov, D.N., Vrudhula, S.B.K.","Hardware-software bipartitioning for dynamically reconfigurable systems",2002,"Hardware/Software Codesign - Proceedings of the International Workshop",,,,"145","150",,16,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036045932&partnerID=40&md5=32ad4562180bc22e334522de891af8e1",Conference Paper,Scopus,2-s2.0-0036045932
"Vrudhula, S.B.K., Blaauw, D., Sirichotiyakul, S.","Estimation of the likelihood of capacitive coupling noise",2002,"Proceedings-Design Automation Conference",,,,"653","658",,14,10.1109/DAC.2002.1012706,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036044638&doi=10.1109%2fDAC.2002.1012706&partnerID=40&md5=bf3b392d20133f363bd06adfb1c2a614",Article,Scopus,2-s2.0-0036044638
"Rakhmatov, D., Vrudhula, S., Chakrabarti, C.","Battery-Conscious task sequencing for portable devices including Voltage/Clock scaling",2002,"Proceedings - Design Automation Conference",,,,"189","194",,33,10.1109/DAC.2002.1012618,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036057327&doi=10.1109%2fDAC.2002.1012618&partnerID=40&md5=28a28f9424f0f90335fd5ccde5340d54",Article,Scopus,2-s2.0-0036057327
"Palusinski, O.A., Vrudhula, S., Znamirowski, L., Humbert, D.","Process control for microreactors",2001,"Chemical Engineering Progress","97","8",,"60","66",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-5844292298&partnerID=40&md5=fe2d9aa11cc737d4eaca6eda0409c142",Article,Scopus,2-s2.0-5844292298
"Rakhmatov, D., Vrudhula, S.B.K.","Time-to-failure estimation for batteries in portable electronic systems",2001,"Proceedings of the International Symposium on Low Power Electronics and Design, Digest of Technical Papers",,,,"88","91",,40,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034876221&partnerID=40&md5=6a411e8df2a049fdbad0c00a179fdf21",Conference Paper,Scopus,2-s2.0-0034876221
"Rakhmatov, D., Vrudhula, S.B.K.","Minimizing routing configuration cost in dynamically reconfigurable FPGAs",2001,"Proceedings - 15th International Parallel and Distributed Processing Symposium, IPDPS 2001",,, 925132,"1481","1488",,4,10.1109/IPDPS.2001.925132,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27944462361&doi=10.1109%2fIPDPS.2001.925132&partnerID=40&md5=f9d5f6ee53b6e86e06d77c87af3b05cd",Conference Paper,Scopus,2-s2.0-27944462361
"Rakhmatov, D.N., Vrudhula, S.B.K.","An analytical high-level battery model for use in energy management of portable electronic systems",2001,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"488","493",,117,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035209103&partnerID=40&md5=dfd2c9323b4dfe3aa884b6b8409ce017",Conference Paper,Scopus,2-s2.0-0035209103
"Rakhmatov, D.N., Vrudhula, S.B.K., Brown, T.J., Nagarandal, A.","Adaptive multiuser online reconfigurable engine",2000,"IEEE Design and Test of Computers","17","1",,"53","67",,3,10.1109/54.825677,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033877247&doi=10.1109%2f54.825677&partnerID=40&md5=586881d7a0d81b13cc51bed0448ec265",Article,Scopus,2-s2.0-0033877247
"Wang, Qi, Vrudhula, Sarma B.K.","Investigation of power delay trade-offs for dual Vt CMOS circuits",1999,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"556","562",,10,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033299098&partnerID=40&md5=cecc7b7383a10ad8050bf74282bb470a",Article,Scopus,2-s2.0-0033299098
"Wang, Q.I., Vrudhula, S.B.K., Yeap, G., Ganguly, S.","Power reduction and power-Delay trade-offs using logic tranformations",1999,"ACM Transactions on Design Automation of Electronic Systems","4","1",,"97","121",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0006261761&partnerID=40&md5=2900834a5fb8ebb69b251daef242a78c",Article,Scopus,2-s2.0-0006261761
"Xie, H.-Y., Vrudhula, S.B.K.","A technique for estimating signal activity in logic circuits",1998,"Integrated Computer-Aided Engineering","5","2",,"141","151",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031682839&partnerID=40&md5=7e65102d9b47497c5d9052b33fa4df50",Article,Scopus,2-s2.0-0031682839
"Wang, Qi, Vrudhula, Sarma B.K.","On short circuit power estimation of CMOS inverters",1998,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"70","75",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032298333&partnerID=40&md5=72e218d94ffa27a7256f1a08d0395c21",Conference Paper,Scopus,2-s2.0-0032298333
"Wang, Qi, Vrudhula, Sarma B.K.","Static power optimization of deep submicron CMOS circuits for dual VT technology",1998,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"490","494",,66,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032319165&partnerID=40&md5=368e7da869410eecae88a4465ceafbdb",Conference Paper,Scopus,2-s2.0-0032319165
"Wang, Q., Vrudhula, S.B.K.","Data driven power optimization of sequential circuits",1998,"Proceedings -Design, Automation and Test in Europe, DATE",,, 655932,"686","691",,2,10.1109/DATE.1998.655932,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84893744734&doi=10.1109%2fDATE.1998.655932&partnerID=40&md5=a8f00485b2b42e64e604b0ba279e0a7f",Conference Paper,Scopus,2-s2.0-84893744734
"Tsun, Edwin, Vrudhula, Sarma B.K.","Rapid prototyping of networks of asynchronous multiple functional units",1997,"Proceedings of the International Workshop on Rapid System Prototyping",,,,"157","166",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030683148&partnerID=40&md5=2aa4d13393aa3f03b23014f670e1c60f",Conference Paper,Scopus,2-s2.0-0030683148
"McCarley, Kendel, Vrudhula, Sarma B.K.","Macro-instruction generation for dynamic logic caching",1997,"Proceedings of the International Workshop on Rapid System Prototyping",,,,"63","69",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030651556&partnerID=40&md5=acc57ab0a6f5bcc6a77524af99ded5f2",Conference Paper,Scopus,2-s2.0-0030651556
"Wang, Qi, Vrudhula, Sarma B.K., Ganguly, Shantanu","Investigation of power delay trade-offs on powerPC circuits",1997,"Proceedings - Design Automation Conference",,,,"425","428",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030681186&partnerID=40&md5=d54e5f86c4f3805b3aa0898c36c6f42f",Conference Paper,Scopus,2-s2.0-0030681186
"Wang, Qi, Vrudhula, Sarma B.K.","Multi-level logic optimization for low power using local logic transformations",1996,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"270","277",,12,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030406539&partnerID=40&md5=bf8a76a65b6b66f9ca5c0a168e000425",Conference Paper,Scopus,2-s2.0-0030406539
"Lai, Y.-T., Pedram, M., Vrudhula, S.B.K.","Formal verification using edge-valued binary decision diagrams",1996,"IEEE Transactions on Computers","45","2",,"247","255",,20,10.1109/12.485378,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2342578484&doi=10.1109%2f12.485378&partnerID=40&md5=11ed1afce244a54f1155e47b38551767",Article,Scopus,2-s2.0-2342578484
"Mackey, R.P., Rodríguez, J.J., Carothers, J.D., Vrudhula, S.B.K.","Asynchronous VLSI architecture for adaptive echo cancellation",1996,"Electronics Letters","32","8",,"710","711",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-3042979941&partnerID=40&md5=c186a06262b7699fa589298b962778ec",Article,Scopus,2-s2.0-3042979941
"Mackey, Richard P., Rodriguez, Jeffrey J., Carothers, Jo Dale, Vrudhula, Sarma B.K.","Single-chip, asynchronous echo canceller for high-speed data communication",1995,"Proceedings of the Annual IEEE International ASIC Conference and Exhibit",,,,"181","184",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029539521&partnerID=40&md5=05fb9adbd2fc96646ab77a325c8908e4",Conference Paper,Scopus,2-s2.0-0029539521
"Majumdar, A., Vrudhula, S.B.K.","Fault Coverage and Test Length Estimation for Random Pattern Testing",1995,"IEEE Transactions on Computers","44","2",,"234","247",,14,10.1109/12.364535,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029254427&doi=10.1109%2f12.364535&partnerID=40&md5=fe8ae2623b0588446519ac0f804f86b1",Article,Scopus,2-s2.0-0029254427
"Lai, Yung-Te, Pedram, Massoud, Vrudhula, Sarma B.K.","EVBDD-based algorithms for integer linear programming, spectral transformation, and function decomposition",1994,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","13","8",,"959","975",,63,10.1109/43.298033,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028483037&doi=10.1109%2f43.298033&partnerID=40&md5=cfc0af93a8707756ca006f614eeaaa3e",Article,Scopus,2-s2.0-0028483037
"Majumdar, A., Vrudhula, S.B.K.","Techniques for estimating test length under random test",1994,"Journal of Electronic Testing","5","2-3",,"285","297",,,10.1007/BF00972088,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028424319&doi=10.1007%2fBF00972088&partnerID=40&md5=dbff4476cba4d160d8afd79d0c451fd0",Article,Scopus,2-s2.0-0028424319
"Ho, K.C., Vrudhula, S.B.K.","Interval Graph Algorithms for Two-Dimensional Multiple Folding of Array-Based VLSI Layouts",1994,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","13","10",,"1201","1222",,3,10.1109/43.317463,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028516585&doi=10.1109%2f43.317463&partnerID=40&md5=9bb72adf79cebf40bed0351c4455ca16",Article,Scopus,2-s2.0-0028516585
"Lai, Yung-Te, Pedram, Massoud, Vrudhula, Sarma B.K.","FGILP: An integer linear program solver based on function graphs",1993,,,,,"685","689",,12,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027868262&partnerID=40&md5=4f5723e487232fcfb30bd9d1524ae62b",Conference Paper,Scopus,2-s2.0-0027868262
"Majumdar, A., Vrudhula, S.B.","Analysis of Signal Probability in Logic Circuits Using Stochastic Models",1993,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","1","3",,"365","379",,8,10.1109/92.238448,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027666397&doi=10.1109%2f92.238448&partnerID=40&md5=b43d1572330cbd51de32622212cf24d6",Article,Scopus,2-s2.0-0027666397
"Wuu, T.-Y., Vrudhula, S.B.K.","A Design of a Fast and Area Efficient Multi-Input Muller C-element",1993,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","1","2",,"215","219",,24,10.1109/92.238414,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027612041&doi=10.1109%2f92.238414&partnerID=40&md5=3eafa75f1109cdd27debdfffdaef6e57",Article,Scopus,2-s2.0-0027612041
"Lai, Yung-Te, Pedram, Massoud, Vrudhula, Sarma B.K.","BDD based decomposition of logic functions with application to FPGA synthesis",1993,"Proceedings - Design Automation Conference",,,,"642","647",,55,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027271156&partnerID=40&md5=8bd60496fe7404ce81eadfcdaa35db53",Conference Paper,Scopus,2-s2.0-0027271156
