

================================================================
== Vitis HLS Report for 'frame_building_e_p_c_Pipeline_VITIS_LOOP_324_1'
================================================================
* Date:           Tue Dec 19 07:23:46 2023

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        FPGA_simulator_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.616 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       19|       19|  0.190 us|  0.190 us|   19|   19|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_324_1  |       17|       17|         4|          1|          1|    15|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.44>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_tmp = alloca i32 1" [piloting.cpp:322->piloting.cpp:346]   --->   Operation 7 'alloca' 'data_tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [piloting.cpp:324->piloting.cpp:346]   --->   Operation 8 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln323_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln323"   --->   Operation 9 'read' 'zext_ln323_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln323_cast = zext i6 %zext_ln323_read"   --->   Operation 10 'zext' 'zext_ln323_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.03ns)   --->   "%store_ln324 = store i5 1, i5 %j" [piloting.cpp:324->piloting.cpp:346]   --->   Operation 11 'store' 'store_ln324' <Predicate = true> <Delay = 1.03>
ST_1 : Operation 12 [1/1] (1.03ns)   --->   "%store_ln322 = store i178 %zext_ln323_cast, i178 %data_tmp" [piloting.cpp:322->piloting.cpp:346]   --->   Operation 12 'store' 'store_ln322' <Predicate = true> <Delay = 1.03>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%j_1 = load i5 %j" [piloting.cpp:324->piloting.cpp:346]   --->   Operation 14 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.36ns)   --->   "%icmp_ln324 = icmp_eq  i5 %j_1, i5 16" [piloting.cpp:324->piloting.cpp:346]   --->   Operation 15 'icmp' 'icmp_ln324' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln324 = br i1 %icmp_ln324, void %for.body.i.split, void %_Z19NMEA_frame_buildingPiRN3hls6streamI7ap_uintILi178EELi0EEES5_.exit.exitStub" [piloting.cpp:324->piloting.cpp:346]   --->   Operation 16 'br' 'br_ln324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln324 = zext i5 %j_1" [piloting.cpp:324->piloting.cpp:346]   --->   Operation 17 'zext' 'zext_ln324' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%list_nb_bits_addr = getelementptr i5 %list_nb_bits, i64 0, i64 %zext_ln324" [piloting.cpp:327->piloting.cpp:346]   --->   Operation 18 'getelementptr' 'list_nb_bits_addr' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (1.42ns)   --->   "%tmp_list_nb_bits = load i4 %list_nb_bits_addr" [piloting.cpp:327->piloting.cpp:346]   --->   Operation 19 'load' 'tmp_list_nb_bits' <Predicate = (!icmp_ln324)> <Delay = 1.42> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 16> <ROM>
ST_1 : Operation 20 [1/1] (1.36ns)   --->   "%add_ln324 = add i5 %j_1, i5 1" [piloting.cpp:324->piloting.cpp:346]   --->   Operation 20 'add' 'add_ln324' <Predicate = (!icmp_ln324)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.03ns)   --->   "%store_ln324 = store i5 %add_ln324, i5 %j" [piloting.cpp:324->piloting.cpp:346]   --->   Operation 21 'store' 'store_ln324' <Predicate = (!icmp_ln324)> <Delay = 1.03>

State 2 <SV = 1> <Delay = 1.42>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%mes_l_addr = getelementptr i30 %mes_l, i64 0, i64 %zext_ln324" [piloting.cpp:326->piloting.cpp:346]   --->   Operation 22 'getelementptr' 'mes_l_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (1.42ns)   --->   "%tmp = load i4 %mes_l_addr" [piloting.cpp:326->piloting.cpp:346]   --->   Operation 23 'load' 'tmp' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 30> <Depth = 16> <RAM>
ST_2 : Operation 24 [1/2] (1.42ns)   --->   "%tmp_list_nb_bits = load i4 %list_nb_bits_addr" [piloting.cpp:327->piloting.cpp:346]   --->   Operation 24 'load' 'tmp_list_nb_bits' <Predicate = true> <Delay = 1.42> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 16> <ROM>

State 3 <SV = 2> <Delay = 6.61>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%data_tmp_load_1 = load i178 %data_tmp" [piloting.cpp:334->piloting.cpp:346]   --->   Operation 25 'load' 'data_tmp_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/2] (1.42ns)   --->   "%tmp = load i4 %mes_l_addr" [piloting.cpp:326->piloting.cpp:346]   --->   Operation 26 'load' 'tmp' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 30> <Depth = 16> <RAM>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln334 = zext i5 %tmp_list_nb_bits" [piloting.cpp:334->piloting.cpp:346]   --->   Operation 27 'zext' 'zext_ln334' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (2.93ns)   --->   "%data_tmp_1 = shl i178 %data_tmp_load_1, i178 %zext_ln334" [piloting.cpp:334->piloting.cpp:346]   --->   Operation 28 'shl' 'data_tmp_1' <Predicate = true> <Delay = 2.93> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln335 = zext i30 %tmp" [piloting.cpp:335->piloting.cpp:346]   --->   Operation 29 'zext' 'zext_ln335' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (3.67ns)   --->   "%data_tmp_2 = add i178 %data_tmp_1, i178 %zext_ln335" [piloting.cpp:335->piloting.cpp:346]   --->   Operation 30 'add' 'data_tmp_2' <Predicate = true> <Delay = 3.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%data_tmp_load = load i178 %data_tmp"   --->   Operation 36 'load' 'data_tmp_load' <Predicate = (icmp_ln324)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i178P0A, i178 %data_tmp_1_out, i178 %data_tmp_load"   --->   Operation 37 'write' 'write_ln0' <Predicate = (icmp_ln324)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 38 'ret' 'ret_ln0' <Predicate = (icmp_ln324)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.03>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%specpipeline_ln322 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_8" [piloting.cpp:322->piloting.cpp:346]   --->   Operation 31 'specpipeline' 'specpipeline_ln322' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%speclooptripcount_ln322 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15" [piloting.cpp:322->piloting.cpp:346]   --->   Operation 32 'speclooptripcount' 'speclooptripcount_ln322' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln324 = specloopname void @_ssdm_op_SpecLoopName, void @empty_40" [piloting.cpp:324->piloting.cpp:346]   --->   Operation 33 'specloopname' 'specloopname_ln324' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (1.03ns)   --->   "%store_ln322 = store i178 %data_tmp_2, i178 %data_tmp" [piloting.cpp:322->piloting.cpp:346]   --->   Operation 34 'store' 'store_ln322' <Predicate = true> <Delay = 1.03>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln324 = br void %for.body.i" [piloting.cpp:324->piloting.cpp:346]   --->   Operation 35 'br' 'br_ln324' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln323]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mes_l]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_tmp_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ list_nb_bits]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_tmp                (alloca           ) [ 01111]
j                       (alloca           ) [ 01000]
zext_ln323_read         (read             ) [ 00000]
zext_ln323_cast         (zext             ) [ 00000]
store_ln324             (store            ) [ 00000]
store_ln322             (store            ) [ 00000]
br_ln0                  (br               ) [ 00000]
j_1                     (load             ) [ 00000]
icmp_ln324              (icmp             ) [ 01110]
br_ln324                (br               ) [ 00000]
zext_ln324              (zext             ) [ 01100]
list_nb_bits_addr       (getelementptr    ) [ 01100]
add_ln324               (add              ) [ 00000]
store_ln324             (store            ) [ 00000]
mes_l_addr              (getelementptr    ) [ 01010]
tmp_list_nb_bits        (load             ) [ 01010]
data_tmp_load_1         (load             ) [ 00000]
tmp                     (load             ) [ 00000]
zext_ln334              (zext             ) [ 00000]
data_tmp_1              (shl              ) [ 00000]
zext_ln335              (zext             ) [ 00000]
data_tmp_2              (add              ) [ 01001]
specpipeline_ln322      (specpipeline     ) [ 00000]
speclooptripcount_ln322 (speclooptripcount) [ 00000]
specloopname_ln324      (specloopname     ) [ 00000]
store_ln322             (store            ) [ 00000]
br_ln324                (br               ) [ 00000]
data_tmp_load           (load             ) [ 00000]
write_ln0               (write            ) [ 00000]
ret_ln0                 (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln323">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln323"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mes_l">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mes_l"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_tmp_1_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_tmp_1_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="list_nb_bits">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="list_nb_bits"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_40"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i178P0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="data_tmp_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="178" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_tmp/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="j_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="zext_ln323_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="6" slack="0"/>
<pin id="46" dir="0" index="1" bw="6" slack="0"/>
<pin id="47" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln323_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="write_ln0_write_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="0" slack="0"/>
<pin id="52" dir="0" index="1" bw="178" slack="0"/>
<pin id="53" dir="0" index="2" bw="178" slack="0"/>
<pin id="54" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/3 "/>
</bind>
</comp>

<comp id="57" class="1004" name="list_nb_bits_addr_gep_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="5" slack="0"/>
<pin id="59" dir="0" index="1" bw="1" slack="0"/>
<pin id="60" dir="0" index="2" bw="5" slack="0"/>
<pin id="61" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="list_nb_bits_addr/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_access_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="4" slack="0"/>
<pin id="66" dir="0" index="1" bw="5" slack="2147483647"/>
<pin id="67" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="68" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_list_nb_bits/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="mes_l_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="30" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="5" slack="1"/>
<pin id="74" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mes_l_addr/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="4" slack="0"/>
<pin id="79" dir="0" index="1" bw="30" slack="2147483647"/>
<pin id="80" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="zext_ln323_cast_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="6" slack="0"/>
<pin id="85" dir="1" index="1" bw="178" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln323_cast/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="store_ln324_store_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="1" slack="0"/>
<pin id="89" dir="0" index="1" bw="5" slack="0"/>
<pin id="90" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln324/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="store_ln322_store_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="6" slack="0"/>
<pin id="94" dir="0" index="1" bw="178" slack="0"/>
<pin id="95" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln322/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="j_1_load_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="5" slack="0"/>
<pin id="99" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="icmp_ln324_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="5" slack="0"/>
<pin id="102" dir="0" index="1" bw="5" slack="0"/>
<pin id="103" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln324/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="zext_ln324_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="5" slack="0"/>
<pin id="108" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln324/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="add_ln324_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="5" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln324/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="store_ln324_store_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="5" slack="0"/>
<pin id="119" dir="0" index="1" bw="5" slack="0"/>
<pin id="120" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln324/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="data_tmp_load_1_load_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="178" slack="2"/>
<pin id="124" dir="1" index="1" bw="178" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_tmp_load_1/3 "/>
</bind>
</comp>

<comp id="125" class="1004" name="zext_ln334_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="5" slack="1"/>
<pin id="127" dir="1" index="1" bw="178" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln334/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="data_tmp_1_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="178" slack="0"/>
<pin id="130" dir="0" index="1" bw="5" slack="0"/>
<pin id="131" dir="1" index="2" bw="178" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="data_tmp_1/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="zext_ln335_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="30" slack="0"/>
<pin id="136" dir="1" index="1" bw="178" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln335/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="data_tmp_2_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="178" slack="0"/>
<pin id="140" dir="0" index="1" bw="30" slack="0"/>
<pin id="141" dir="1" index="2" bw="178" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="data_tmp_2/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="store_ln322_store_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="178" slack="1"/>
<pin id="146" dir="0" index="1" bw="178" slack="3"/>
<pin id="147" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln322/4 "/>
</bind>
</comp>

<comp id="148" class="1004" name="data_tmp_load_load_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="178" slack="2"/>
<pin id="150" dir="1" index="1" bw="178" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_tmp_load/3 "/>
</bind>
</comp>

<comp id="152" class="1005" name="data_tmp_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="178" slack="0"/>
<pin id="154" dir="1" index="1" bw="178" slack="0"/>
</pin_list>
<bind>
<opset="data_tmp "/>
</bind>
</comp>

<comp id="160" class="1005" name="j_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="5" slack="0"/>
<pin id="162" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="167" class="1005" name="icmp_ln324_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="2"/>
<pin id="169" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln324 "/>
</bind>
</comp>

<comp id="171" class="1005" name="zext_ln324_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="64" slack="1"/>
<pin id="173" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln324 "/>
</bind>
</comp>

<comp id="176" class="1005" name="list_nb_bits_addr_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="4" slack="1"/>
<pin id="178" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="list_nb_bits_addr "/>
</bind>
</comp>

<comp id="181" class="1005" name="mes_l_addr_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="4" slack="1"/>
<pin id="183" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="mes_l_addr "/>
</bind>
</comp>

<comp id="186" class="1005" name="tmp_list_nb_bits_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="5" slack="1"/>
<pin id="188" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_list_nb_bits "/>
</bind>
</comp>

<comp id="191" class="1005" name="data_tmp_2_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="178" slack="1"/>
<pin id="193" dir="1" index="1" bw="178" slack="1"/>
</pin_list>
<bind>
<opset="data_tmp_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="8" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="43"><net_src comp="8" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="48"><net_src comp="10" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="0" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="55"><net_src comp="34" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="4" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="62"><net_src comp="6" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="63"><net_src comp="16" pin="0"/><net_sink comp="57" pin=1"/></net>

<net id="69"><net_src comp="57" pin="3"/><net_sink comp="64" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="16" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="70" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="86"><net_src comp="44" pin="2"/><net_sink comp="83" pin=0"/></net>

<net id="91"><net_src comp="12" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="96"><net_src comp="83" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="104"><net_src comp="97" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="14" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="109"><net_src comp="97" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="110"><net_src comp="106" pin="1"/><net_sink comp="57" pin=2"/></net>

<net id="115"><net_src comp="97" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="12" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="121"><net_src comp="111" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="132"><net_src comp="122" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="125" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="137"><net_src comp="77" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="128" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="134" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="151"><net_src comp="148" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="155"><net_src comp="36" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="157"><net_src comp="152" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="158"><net_src comp="152" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="159"><net_src comp="152" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="163"><net_src comp="40" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="165"><net_src comp="160" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="166"><net_src comp="160" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="170"><net_src comp="100" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="174"><net_src comp="106" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="179"><net_src comp="57" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="184"><net_src comp="70" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="189"><net_src comp="64" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="194"><net_src comp="138" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="144" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_tmp_1_out | {3 }
 - Input state : 
	Port: frame_building_e_p_c_Pipeline_VITIS_LOOP_324_1 : zext_ln323 | {1 }
	Port: frame_building_e_p_c_Pipeline_VITIS_LOOP_324_1 : mes_l | {2 3 }
	Port: frame_building_e_p_c_Pipeline_VITIS_LOOP_324_1 : list_nb_bits | {1 2 }
  - Chain level:
	State 1
		store_ln324 : 1
		store_ln322 : 1
		j_1 : 1
		icmp_ln324 : 2
		br_ln324 : 3
		zext_ln324 : 2
		list_nb_bits_addr : 3
		tmp_list_nb_bits : 4
		add_ln324 : 2
		store_ln324 : 3
	State 2
		tmp : 1
	State 3
		data_tmp_1 : 1
		zext_ln335 : 1
		data_tmp_2 : 2
		write_ln0 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|    shl   |      data_tmp_1_fu_128     |    0    |   628   |
|----------|----------------------------|---------|---------|
|    add   |      add_ln324_fu_111      |    0    |    13   |
|          |      data_tmp_2_fu_138     |    0    |   185   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln324_fu_100     |    0    |    13   |
|----------|----------------------------|---------|---------|
|   read   | zext_ln323_read_read_fu_44 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |    write_ln0_write_fu_50   |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |    zext_ln323_cast_fu_83   |    0    |    0    |
|   zext   |      zext_ln324_fu_106     |    0    |    0    |
|          |      zext_ln334_fu_125     |    0    |    0    |
|          |      zext_ln335_fu_134     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   839   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    data_tmp_2_reg_191   |   178  |
|     data_tmp_reg_152    |   178  |
|    icmp_ln324_reg_167   |    1   |
|        j_reg_160        |    5   |
|list_nb_bits_addr_reg_176|    4   |
|    mes_l_addr_reg_181   |    4   |
| tmp_list_nb_bits_reg_186|    5   |
|    zext_ln324_reg_171   |   64   |
+-------------------------+--------+
|          Total          |   439  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_64 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_77 |  p0  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   16   ||  2.076  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   839  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   18   |
|  Register |    -   |   439  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   439  |   857  |
+-----------+--------+--------+--------+
