verilog xil_defaultlib  \
"../../../../riscv_cpu_pipeline.srcs/sources_1/ip/dist_mem_gen_1/sim/dist_mem_gen_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
