; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 4
; Test long double atomic loads. Expect libcall without natural alignment.
;
; RUN: llc < %s -mtriple=s390x-linux-gnu | FileCheck %s
; RUN: llc < %s -mtriple=s390x-linux-gnu -mcpu=z14 | FileCheck %s --check-prefix=Z14

define void @fun1(ptr %ret, ptr %src) {
; CHECK-LABEL: fun1:
; CHECK:       # %bb.0:
; CHECK-NEXT:    lpq %r0, 0(%r3)
; CHECK-NEXT:    stg %r1, 8(%r2)
; CHECK-NEXT:    stg %r0, 0(%r2)
; CHECK-NEXT:    br %r14
;
; Z14-LABEL: fun1:
; Z14:       # %bb.0:
; Z14-NEXT:    lpq %r0, 0(%r3)
; Z14-NEXT:    stg %r1, 8(%r2)
; Z14-NEXT:    stg %r0, 0(%r2)
; Z14-NEXT:    br %r14
  %val = load atomic fp128, ptr %src seq_cst, align 16
  store fp128 %val, ptr %ret, align 8
  ret void
}

define void @fun2(ptr %ret, ptr %src) {
; CHECK-LABEL: fun2:
; CHECK:       # %bb.0:
; CHECK-NEXT:    stmg %r13, %r15, 104(%r15)
; CHECK-NEXT:    .cfi_offset %r13, -56
; CHECK-NEXT:    .cfi_offset %r14, -48
; CHECK-NEXT:    .cfi_offset %r15, -40
; CHECK-NEXT:    aghi %r15, -176
; CHECK-NEXT:    .cfi_def_cfa_offset 336
; CHECK-NEXT:    lgr %r13, %r2
; CHECK-NEXT:    la %r4, 160(%r15)
; CHECK-NEXT:    lghi %r2, 16
; CHECK-NEXT:    lhi %r5, 5
; CHECK-NEXT:    brasl %r14, __atomic_load@PLT
; CHECK-NEXT:    ld %f0, 160(%r15)
; CHECK-NEXT:    ld %f2, 168(%r15)
; CHECK-NEXT:    std %f0, 0(%r13)
; CHECK-NEXT:    std %f2, 8(%r13)
; CHECK-NEXT:    lmg %r13, %r15, 280(%r15)
; CHECK-NEXT:    br %r14
;
; Z14-LABEL: fun2:
; Z14:       # %bb.0:
; Z14-NEXT:    stmg %r13, %r15, 104(%r15)
; Z14-NEXT:    .cfi_offset %r13, -56
; Z14-NEXT:    .cfi_offset %r14, -48
; Z14-NEXT:    .cfi_offset %r15, -40
; Z14-NEXT:    aghi %r15, -176
; Z14-NEXT:    .cfi_def_cfa_offset 336
; Z14-NEXT:    lgr %r13, %r2
; Z14-NEXT:    la %r4, 160(%r15)
; Z14-NEXT:    lghi %r2, 16
; Z14-NEXT:    lhi %r5, 5
; Z14-NEXT:    brasl %r14, __atomic_load@PLT
; Z14-NEXT:    vl %v0, 160(%r15), 3
; Z14-NEXT:    vst %v0, 0(%r13), 3
; Z14-NEXT:    lmg %r13, %r15, 280(%r15)
; Z14-NEXT:    br %r14
  %val = load atomic fp128, ptr %src seq_cst, align 8
  store fp128 %val, ptr %ret, align 8
  ret void
}
