#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Tue Apr 23 22:30:51 2019
# Process ID: 15848
# Current directory: /home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.runs/synth_1
# Command line: vivado -log Simulate_HW.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Simulate_HW.tcl
# Log file: /home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.runs/synth_1/Simulate_HW.vds
# Journal file: /home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source Simulate_HW.tcl -notrace
Command: synth_design -top Simulate_HW -part xc7z020clg484-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15851 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1114.531 ; gain = 179.086 ; free physical = 979 ; free virtual = 12911
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Simulate_HW' [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/Simulate_HW.v:12]
INFO: [Synth 8-638] synthesizing module 'Simulate_HW_AXILiteS_s_axi' [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/Simulate_HW_AXILiteS_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/Simulate_HW_AXILiteS_s_axi.v:194]
INFO: [Synth 8-256] done synthesizing module 'Simulate_HW_AXILiteS_s_axi' (1#1) [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/Simulate_HW_AXILiteS_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'Loop_ROW_LOOP_proc' [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/Loop_ROW_LOOP_proc.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/Loop_ROW_LOOP_proc.v:416]
INFO: [Synth 8-638] synthesizing module 'Simulate_HW_faddfbkb' [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/Simulate_HW_faddfbkb.v:11]
INFO: [Synth 8-638] synthesizing module 'Simulate_HW_ap_faddfsub_8_full_dsp_32' [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_faddfsub_8_full_dsp_32/synth/Simulate_HW_ap_faddfsub_8_full_dsp_32.vhd:74]
INFO: [Synth 8-3491] module 'floating_point_v7_1_3' declared at '/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_3' [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_faddfsub_8_full_dsp_32/synth/Simulate_HW_ap_faddfsub_8_full_dsp_32.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'Simulate_HW_ap_faddfsub_8_full_dsp_32' (19#1) [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_faddfsub_8_full_dsp_32/synth/Simulate_HW_ap_faddfsub_8_full_dsp_32.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'Simulate_HW_faddfbkb' (20#1) [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/Simulate_HW_faddfbkb.v:11]
INFO: [Synth 8-638] synthesizing module 'Simulate_HW_fsub_cud' [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/Simulate_HW_fsub_cud.v:11]
INFO: [Synth 8-638] synthesizing module 'Simulate_HW_ap_fsub_8_full_dsp_32' [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/synth/Simulate_HW_ap_fsub_8_full_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_3' declared at '/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_3' [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/synth/Simulate_HW_ap_fsub_8_full_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'Simulate_HW_ap_fsub_8_full_dsp_32' (21#1) [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/synth/Simulate_HW_ap_fsub_8_full_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'Simulate_HW_fsub_cud' (22#1) [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/Simulate_HW_fsub_cud.v:11]
INFO: [Synth 8-638] synthesizing module 'Simulate_HW_fmul_dEe' [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/Simulate_HW_fmul_dEe.v:11]
INFO: [Synth 8-638] synthesizing module 'Simulate_HW_ap_fmul_5_max_dsp_32' [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fmul_5_max_dsp_32/synth/Simulate_HW_ap_fmul_5_max_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_3' declared at '/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_3' [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fmul_5_max_dsp_32/synth/Simulate_HW_ap_fmul_5_max_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'Simulate_HW_ap_fmul_5_max_dsp_32' (30#1) [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fmul_5_max_dsp_32/synth/Simulate_HW_ap_fmul_5_max_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'Simulate_HW_fmul_dEe' (31#1) [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/Simulate_HW_fmul_dEe.v:11]
INFO: [Synth 8-638] synthesizing module 'Simulate_HW_fptrueOg' [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/Simulate_HW_fptrueOg.v:11]
INFO: [Synth 8-638] synthesizing module 'Simulate_HW_ap_fptrunc_3_no_dsp_64' [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fptrunc_3_no_dsp_64/synth/Simulate_HW_ap_fptrunc_3_no_dsp_64.vhd:70]
INFO: [Synth 8-3491] module 'floating_point_v7_1_3' declared at '/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_3' [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fptrunc_3_no_dsp_64/synth/Simulate_HW_ap_fptrunc_3_no_dsp_64.vhd:193]
INFO: [Synth 8-256] done synthesizing module 'Simulate_HW_ap_fptrunc_3_no_dsp_64' (37#1) [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fptrunc_3_no_dsp_64/synth/Simulate_HW_ap_fptrunc_3_no_dsp_64.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'Simulate_HW_fptrueOg' (38#1) [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/Simulate_HW_fptrueOg.v:11]
INFO: [Synth 8-638] synthesizing module 'Simulate_HW_fpextfYi' [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/Simulate_HW_fpextfYi.v:11]
INFO: [Synth 8-638] synthesizing module 'Simulate_HW_ap_fpext_1_no_dsp_32' [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fpext_1_no_dsp_32/synth/Simulate_HW_ap_fpext_1_no_dsp_32.vhd:70]
INFO: [Synth 8-3491] module 'floating_point_v7_1_3' declared at '/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_3' [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fpext_1_no_dsp_32/synth/Simulate_HW_ap_fpext_1_no_dsp_32.vhd:193]
INFO: [Synth 8-256] done synthesizing module 'Simulate_HW_ap_fpext_1_no_dsp_32' (39#1) [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fpext_1_no_dsp_32/synth/Simulate_HW_ap_fpext_1_no_dsp_32.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'Simulate_HW_fpextfYi' (40#1) [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/Simulate_HW_fpextfYi.v:11]
INFO: [Synth 8-638] synthesizing module 'Simulate_HW_fexp_g8j' [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/Simulate_HW_fexp_g8j.v:11]
INFO: [Synth 8-638] synthesizing module 'Simulate_HW_ap_fexp_29_full_dsp_32' [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fexp_29_full_dsp_32/synth/Simulate_HW_ap_fexp_29_full_dsp_32.vhd:70]
INFO: [Synth 8-3491] module 'floating_point_v7_1_3' declared at '/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_3' [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fexp_29_full_dsp_32/synth/Simulate_HW_ap_fexp_29_full_dsp_32.vhd:193]
INFO: [Synth 8-256] done synthesizing module 'Simulate_HW_ap_fexp_29_full_dsp_32' (52#1) [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fexp_29_full_dsp_32/synth/Simulate_HW_ap_fexp_29_full_dsp_32.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'Simulate_HW_fexp_g8j' (53#1) [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/Simulate_HW_fexp_g8j.v:11]
INFO: [Synth 8-638] synthesizing module 'Simulate_HW_dadd_hbi' [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/Simulate_HW_dadd_hbi.v:11]
INFO: [Synth 8-638] synthesizing module 'Simulate_HW_ap_dadd_14_full_dsp_64' [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_dadd_14_full_dsp_64/synth/Simulate_HW_ap_dadd_14_full_dsp_64.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_3' declared at '/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_3' [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_dadd_14_full_dsp_64/synth/Simulate_HW_ap_dadd_14_full_dsp_64.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'Simulate_HW_ap_dadd_14_full_dsp_64' (64#1) [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_dadd_14_full_dsp_64/synth/Simulate_HW_ap_dadd_14_full_dsp_64.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'Simulate_HW_dadd_hbi' (65#1) [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/Simulate_HW_dadd_hbi.v:11]
INFO: [Synth 8-638] synthesizing module 'Simulate_HW_dmul_ibs' [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/Simulate_HW_dmul_ibs.v:11]
INFO: [Synth 8-638] synthesizing module 'Simulate_HW_ap_dmul_15_max_dsp_64' [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_dmul_15_max_dsp_64/synth/Simulate_HW_ap_dmul_15_max_dsp_64.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_3' declared at '/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_3' [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_dmul_15_max_dsp_64/synth/Simulate_HW_ap_dmul_15_max_dsp_64.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'Simulate_HW_ap_dmul_15_max_dsp_64' (67#1) [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_dmul_15_max_dsp_64/synth/Simulate_HW_ap_dmul_15_max_dsp_64.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'Simulate_HW_dmul_ibs' (68#1) [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/Simulate_HW_dmul_ibs.v:11]
INFO: [Synth 8-638] synthesizing module 'Simulate_HW_mux_8jbC' [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/Simulate_HW_mux_8jbC.v:11]
INFO: [Synth 8-256] done synthesizing module 'Simulate_HW_mux_8jbC' (69#1) [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/Simulate_HW_mux_8jbC.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/Loop_ROW_LOOP_proc.v:7297]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/Loop_ROW_LOOP_proc.v:7299]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/Loop_ROW_LOOP_proc.v:7301]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/Loop_ROW_LOOP_proc.v:7303]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/Loop_ROW_LOOP_proc.v:7305]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/Loop_ROW_LOOP_proc.v:7307]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/Loop_ROW_LOOP_proc.v:7309]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/Loop_ROW_LOOP_proc.v:7311]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/Loop_ROW_LOOP_proc.v:7389]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/Loop_ROW_LOOP_proc.v:7391]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/Loop_ROW_LOOP_proc.v:7393]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/Loop_ROW_LOOP_proc.v:7395]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/Loop_ROW_LOOP_proc.v:7397]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/Loop_ROW_LOOP_proc.v:7399]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/Loop_ROW_LOOP_proc.v:7401]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/Loop_ROW_LOOP_proc.v:7403]
INFO: [Synth 8-256] done synthesizing module 'Loop_ROW_LOOP_proc' (70#1) [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/Loop_ROW_LOOP_proc.v:10]
INFO: [Synth 8-256] done synthesizing module 'Simulate_HW' (71#1) [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/Simulate_HW.v:12]
WARNING: [Synth 8-3331] design flt_dec_op_lat__parameterized0 has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op_lat__parameterized0 has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op_lat__parameterized0 has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op_lat__parameterized0 has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op_lat__parameterized0 has unconnected port DIVIDE_BY_ZERO_IN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1351 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1351 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1351 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1351 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1351 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1349 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1349 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1349 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1349 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1349 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1353 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1353 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1353 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized39 has unconnected port B[18]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1345 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1345 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1345 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1345 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1345 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1343 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1343 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1343 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1343 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1343 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1347 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1347 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1347 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized38 has unconnected port B[18]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1341 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1341 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1341 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1339 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1339 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1339 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1339 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1339 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1337 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1337 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1337 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1337 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1337 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1335 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1335 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1335 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1335 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1335 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1333 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1333 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1333 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1333 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1333 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1331 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1331 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1331 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1331 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1331 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1329 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1329 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1329 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1329 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1329 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1327 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1327 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1327 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1327 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1327 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1315 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1315 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1315 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1313 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1313 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1313 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1311 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1311 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1311 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1309 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1309 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1309 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1325 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1325 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1325 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1325 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1325 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1323 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1323 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1323 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1323 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1323 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_round_bit__parameterized2 has unconnected port NORMALIZE[1]
WARNING: [Synth 8-3331] design flt_round_bit__parameterized2 has unconnected port FIXED_POINT
WARNING: [Synth 8-3331] design flt_round_bit__parameterized2 has unconnected port FIX_MANT_SIGN
WARNING: [Synth 8-3331] design flt_round_bit__parameterized2 has unconnected port SIGN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1321 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1321 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1321 has unconnected port SINIT
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1351.570 ; gain = 416.125 ; free physical = 723 ; free virtual = 12673
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1351.570 ; gain = 416.125 ; free physical = 744 ; free virtual = 12673
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 3329 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/Simulate_HW.xdc]
Finished Parsing XDC File [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/Simulate_HW.xdc]
Parsing XDC File [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 277 instances were transformed.
  FDE => FDRE: 277 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.56 . Memory (MB): peak = 1816.086 ; gain = 19.000 ; free physical = 357 ; free virtual = 12344
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:47 ; elapsed = 00:00:44 . Memory (MB): peak = 1816.086 ; gain = 880.641 ; free physical = 360 ; free virtual = 12341
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:47 ; elapsed = 00:00:44 . Memory (MB): peak = 1816.086 ; gain = 880.641 ; free physical = 360 ; free virtual = 12341
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for Loop_ROW_LOOP_proc_U0/Simulate_HW_dadd_hbi_U38/Simulate_HW_ap_dadd_14_full_dsp_64_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Loop_ROW_LOOP_proc_U0/Simulate_HW_dmul_ibs_U39/Simulate_HW_ap_dmul_15_max_dsp_64_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Loop_ROW_LOOP_proc_U0/Simulate_HW_dmul_ibs_U40/Simulate_HW_ap_dmul_15_max_dsp_64_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Loop_ROW_LOOP_proc_U0/Simulate_HW_faddfbkb_U1/Simulate_HW_ap_faddfsub_8_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Loop_ROW_LOOP_proc_U0/Simulate_HW_faddfbkb_U2/Simulate_HW_ap_faddfsub_8_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Loop_ROW_LOOP_proc_U0/Simulate_HW_faddfbkb_U3/Simulate_HW_ap_faddfsub_8_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Loop_ROW_LOOP_proc_U0/Simulate_HW_faddfbkb_U4/Simulate_HW_ap_faddfsub_8_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Loop_ROW_LOOP_proc_U0/Simulate_HW_faddfbkb_U5/Simulate_HW_ap_faddfsub_8_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Loop_ROW_LOOP_proc_U0/Simulate_HW_faddfbkb_U6/Simulate_HW_ap_faddfsub_8_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Loop_ROW_LOOP_proc_U0/Simulate_HW_faddfbkb_U7/Simulate_HW_ap_faddfsub_8_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U28/Simulate_HW_ap_fexp_29_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U29/Simulate_HW_ap_fexp_29_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U30/Simulate_HW_ap_fexp_29_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U31/Simulate_HW_ap_fexp_29_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U33/Simulate_HW_ap_fexp_29_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U34/Simulate_HW_ap_fexp_29_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U35/Simulate_HW_ap_fexp_29_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U36/Simulate_HW_ap_fexp_29_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U37/Simulate_HW_ap_fexp_29_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Loop_ROW_LOOP_proc_U0/Simulate_HW_fmul_dEe_U12/Simulate_HW_ap_fmul_5_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Loop_ROW_LOOP_proc_U0/Simulate_HW_fmul_dEe_U13/Simulate_HW_ap_fmul_5_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Loop_ROW_LOOP_proc_U0/Simulate_HW_fmul_dEe_U14/Simulate_HW_ap_fmul_5_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Loop_ROW_LOOP_proc_U0/Simulate_HW_fmul_dEe_U15/Simulate_HW_ap_fmul_5_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Loop_ROW_LOOP_proc_U0/Simulate_HW_fmul_dEe_U16/Simulate_HW_ap_fmul_5_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Loop_ROW_LOOP_proc_U0/Simulate_HW_fmul_dEe_U17/Simulate_HW_ap_fmul_5_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Loop_ROW_LOOP_proc_U0/Simulate_HW_fmul_dEe_U18/Simulate_HW_ap_fmul_5_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Loop_ROW_LOOP_proc_U0/Simulate_HW_fmul_dEe_U19/Simulate_HW_ap_fmul_5_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Loop_ROW_LOOP_proc_U0/Simulate_HW_fmul_dEe_U20/Simulate_HW_ap_fmul_5_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Loop_ROW_LOOP_proc_U0/Simulate_HW_fmul_dEe_U21/Simulate_HW_ap_fmul_5_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Loop_ROW_LOOP_proc_U0/Simulate_HW_fmul_dEe_U22/Simulate_HW_ap_fmul_5_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Loop_ROW_LOOP_proc_U0/Simulate_HW_fmul_dEe_U23/Simulate_HW_ap_fmul_5_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Loop_ROW_LOOP_proc_U0/Simulate_HW_fmul_dEe_U24/Simulate_HW_ap_fmul_5_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Loop_ROW_LOOP_proc_U0/Simulate_HW_fpextfYi_U26/Simulate_HW_ap_fpext_1_no_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Loop_ROW_LOOP_proc_U0/Simulate_HW_fpextfYi_U27/Simulate_HW_ap_fpext_1_no_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Loop_ROW_LOOP_proc_U0/Simulate_HW_fptrueOg_U25/Simulate_HW_ap_fptrunc_3_no_dsp_64_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Loop_ROW_LOOP_proc_U0/Simulate_HW_fsub_cud_U10/Simulate_HW_ap_fsub_8_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Loop_ROW_LOOP_proc_U0/Simulate_HW_fsub_cud_U11/Simulate_HW_ap_fsub_8_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Loop_ROW_LOOP_proc_U0/Simulate_HW_fsub_cud_U8/Simulate_HW_ap_fsub_8_full_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Loop_ROW_LOOP_proc_U0/Simulate_HW_fsub_cud_U9/Simulate_HW_ap_fsub_8_full_dsp_32_u. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:00:45 . Memory (MB): peak = 1816.086 ; gain = 880.641 ; free physical = 360 ; free virtual = 12341
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond_fu_1705_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "tmp_3_fu_1334_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_4_fu_1339_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "tmp_last_V_fu_1823_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_1705_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "tmp_3_fu_1334_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_4_fu_1339_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "tmp_last_V_fu_1823_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:57 ; elapsed = 00:00:55 . Memory (MB): peak = 1816.086 ; gain = 880.641 ; free physical = 162 ; free virtual = 12339
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |Loop_ROW_LOOP_proc__GB0 |           1|     46943|
|2     |Loop_ROW_LOOP_proc__GB1 |           1|     10667|
|3     |Loop_ROW_LOOP_proc__GB2 |           1|     11713|
|4     |Loop_ROW_LOOP_proc__GB3 |           1|     14887|
|5     |Loop_ROW_LOOP_proc__GB4 |           1|     21891|
|6     |Loop_ROW_LOOP_proc__GB5 |           1|     25599|
|7     |Loop_ROW_LOOP_proc__GB6 |           1|     30719|
|8     |Loop_ROW_LOOP_proc__GB7 |           1|     30607|
|9     |Simulate_HW__GC0        |           1|       422|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'Simulate_HW_fmul_dEe_U19/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]' (FDE) to 'Simulate_HW_fmul_dEe_U19/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_fmul_dEe_U19/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'Simulate_HW_fmul_dEe_U19/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_fmul_dEe_U19/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]' (FDE) to 'Simulate_HW_fmul_dEe_U19/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_fmul_dEe_U19/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[11]' (FDE) to 'Simulate_HW_fmul_dEe_U19/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_fmul_dEe_U19/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]' (FDE) to 'Simulate_HW_fmul_dEe_U19/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_fmul_dEe_U19/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[12]' (FDE) to 'Simulate_HW_fmul_dEe_U19/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_fmul_dEe_U19/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]' (FDE) to 'Simulate_HW_fmul_dEe_U19/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_fmul_dEe_U19/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]' (FDE) to 'Simulate_HW_fmul_dEe_U19/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fmul_dEe_U19/Simulate_HW_ap_fmul_5_max_dsp_32_u /U0/i_synth/\MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[7] )
INFO: [Synth 8-3332] Sequential element (MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized3__14.
INFO: [Synth 8-3332] Sequential element (MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized3__14.
INFO: [Synth 8-3886] merging instance 'Simulate_HW_fmul_dEe_U20/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]' (FDE) to 'Simulate_HW_fmul_dEe_U20/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_fmul_dEe_U20/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'Simulate_HW_fmul_dEe_U20/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_fmul_dEe_U20/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]' (FDE) to 'Simulate_HW_fmul_dEe_U20/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_fmul_dEe_U20/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[11]' (FDE) to 'Simulate_HW_fmul_dEe_U20/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_fmul_dEe_U20/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]' (FDE) to 'Simulate_HW_fmul_dEe_U20/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_fmul_dEe_U20/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[12]' (FDE) to 'Simulate_HW_fmul_dEe_U20/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_fmul_dEe_U20/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]' (FDE) to 'Simulate_HW_fmul_dEe_U20/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_fmul_dEe_U20/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]' (FDE) to 'Simulate_HW_fmul_dEe_U20/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fmul_dEe_U20/Simulate_HW_ap_fmul_5_max_dsp_32_u /U0/i_synth/\MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[7] )
INFO: [Synth 8-3332] Sequential element (MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized3__13.
INFO: [Synth 8-3332] Sequential element (MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized3__13.
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '8' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '8' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'Simulate_HW_fmul_dEe_U17/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]' (FDE) to 'Simulate_HW_fmul_dEe_U17/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_fmul_dEe_U17/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'Simulate_HW_fmul_dEe_U17/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_fmul_dEe_U17/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]' (FDE) to 'Simulate_HW_fmul_dEe_U17/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_fmul_dEe_U17/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[11]' (FDE) to 'Simulate_HW_fmul_dEe_U17/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_fmul_dEe_U17/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]' (FDE) to 'Simulate_HW_fmul_dEe_U17/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_fmul_dEe_U17/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[12]' (FDE) to 'Simulate_HW_fmul_dEe_U17/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_fmul_dEe_U17/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]' (FDE) to 'Simulate_HW_fmul_dEe_U17/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_fmul_dEe_U17/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]' (FDE) to 'Simulate_HW_fmul_dEe_U17/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fmul_dEe_U17/Simulate_HW_ap_fmul_5_max_dsp_32_u /U0/i_synth/\MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[7] )
INFO: [Synth 8-3332] Sequential element (MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized3__15.
INFO: [Synth 8-3332] Sequential element (MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized3__15.
INFO: [Synth 8-3886] merging instance 'Simulate_HW_faddfbkb_U7/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'Simulate_HW_faddfbkb_U7/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_faddfbkb_U7/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'Simulate_HW_faddfbkb_U7/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_faddfbkb_U7/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]' (FDE) to 'Simulate_HW_faddfbkb_U7/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_faddfbkb_U7/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]' (FDE) to 'Simulate_HW_faddfbkb_U7/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_faddfbkb_U7/Simulate_HW_ap_faddfsub_8_full_dsp_32_u /U0/i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7] )
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_3_viv__8.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]) is unused and will be removed from module floating_point_v7_1_3_viv__8.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.mux_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]) is unused and will be removed from module floating_point_v7_1_3_viv__8.
INFO: [Synth 8-3886] merging instance 'Simulate_HW_faddfbkb_U3/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'Simulate_HW_faddfbkb_U3/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_faddfbkb_U3/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'Simulate_HW_faddfbkb_U3/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_faddfbkb_U3/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]' (FDE) to 'Simulate_HW_faddfbkb_U3/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_faddfbkb_U3/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]' (FDE) to 'Simulate_HW_faddfbkb_U3/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_faddfbkb_U3/Simulate_HW_ap_faddfsub_8_full_dsp_32_u /U0/i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7] )
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_3_viv__7.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]) is unused and will be removed from module floating_point_v7_1_3_viv__7.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.mux_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]) is unused and will be removed from module floating_point_v7_1_3_viv__7.
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ZERO_DET_DIST_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '5' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/MUX_LOOP[0].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '8' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/MUX_LOOP[1].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '4' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/MUX_LOOP[2].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '1' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '36' to '35' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "EXP_OP.i_sp_or_dp.OP/i_special_detect/detector/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EXP_OP.i_sp_or_dp.OP/i_special_detect/detector/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '8' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '8' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'Simulate_HW_fsub_cud_U9/din1_buf1_reg[31:0]' into 'Simulate_HW_fsub_cud_U11/din1_buf1_reg[31:0]' [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/Simulate_HW_fsub_cud.v:54]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U30/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/SIGN_P0_REG/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U30/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].g_rom_table_lat1.mem_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U30/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].g_rom_table_lat1.mem_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U30/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].g_rom_table_lat1.mem_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U30/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U30/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U30/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U30/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U30/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[4] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ZERO_DET_DIST_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '5' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/MUX_LOOP[0].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '8' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/MUX_LOOP[1].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '4' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/MUX_LOOP[2].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '1' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '36' to '35' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "EXP_OP.i_sp_or_dp.OP/i_special_detect/detector/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EXP_OP.i_sp_or_dp.OP/i_special_detect/detector/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '8' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U34/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/SIGN_P0_REG/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U34/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].g_rom_table_lat1.mem_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U34/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].g_rom_table_lat1.mem_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U34/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].g_rom_table_lat1.mem_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U34/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U34/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U34/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U34/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U34/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U34/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[5] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '8' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3886] merging instance 'Simulate_HW_fmul_dEe_U13/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]' (FDE) to 'Simulate_HW_fmul_dEe_U13/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_fmul_dEe_U13/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'Simulate_HW_fmul_dEe_U13/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_fmul_dEe_U13/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]' (FDE) to 'Simulate_HW_fmul_dEe_U13/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_fmul_dEe_U13/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[11]' (FDE) to 'Simulate_HW_fmul_dEe_U13/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_fmul_dEe_U13/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]' (FDE) to 'Simulate_HW_fmul_dEe_U13/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_fmul_dEe_U13/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[12]' (FDE) to 'Simulate_HW_fmul_dEe_U13/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_fmul_dEe_U13/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]' (FDE) to 'Simulate_HW_fmul_dEe_U13/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_fmul_dEe_U13/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]' (FDE) to 'Simulate_HW_fmul_dEe_U13/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fmul_dEe_U13/Simulate_HW_ap_fmul_5_max_dsp_32_u /U0/i_synth/\MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[7] )
INFO: [Synth 8-3332] Sequential element (MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized3__23.
INFO: [Synth 8-3332] Sequential element (MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized3__23.
INFO: [Synth 8-3886] merging instance 'Simulate_HW_fmul_dEe_U12/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]' (FDE) to 'Simulate_HW_fmul_dEe_U12/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_fmul_dEe_U12/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'Simulate_HW_fmul_dEe_U12/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_fmul_dEe_U12/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]' (FDE) to 'Simulate_HW_fmul_dEe_U12/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_fmul_dEe_U12/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[11]' (FDE) to 'Simulate_HW_fmul_dEe_U12/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_fmul_dEe_U12/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]' (FDE) to 'Simulate_HW_fmul_dEe_U12/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_fmul_dEe_U12/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[12]' (FDE) to 'Simulate_HW_fmul_dEe_U12/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_fmul_dEe_U12/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]' (FDE) to 'Simulate_HW_fmul_dEe_U12/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_fmul_dEe_U12/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]' (FDE) to 'Simulate_HW_fmul_dEe_U12/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fmul_dEe_U12/Simulate_HW_ap_fmul_5_max_dsp_32_u /U0/i_synth/\MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[7] )
INFO: [Synth 8-3332] Sequential element (MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized3__22.
INFO: [Synth 8-3332] Sequential element (MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized3__22.
INFO: [Synth 8-3886] merging instance 'Simulate_HW_faddfbkb_U4/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'Simulate_HW_faddfbkb_U4/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_faddfbkb_U4/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'Simulate_HW_faddfbkb_U4/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_faddfbkb_U4/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]' (FDE) to 'Simulate_HW_faddfbkb_U4/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_faddfbkb_U4/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]' (FDE) to 'Simulate_HW_faddfbkb_U4/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_faddfbkb_U4/Simulate_HW_ap_faddfsub_8_full_dsp_32_u /U0/i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7] )
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_3_viv__10.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]) is unused and will be removed from module floating_point_v7_1_3_viv__10.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.mux_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]) is unused and will be removed from module floating_point_v7_1_3_viv__10.
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ZERO_DET_DIST_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '5' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/MUX_LOOP[0].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '8' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/MUX_LOOP[1].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '4' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/MUX_LOOP[2].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '1' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '36' to '35' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ZERO_DET_DIST_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '5' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/MUX_LOOP[0].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '8' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/MUX_LOOP[1].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '4' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/MUX_LOOP[2].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '1' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '36' to '35' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FDE) to 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]' (FDE) to 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]' (FDE) to 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]' (FDE) to 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]' (FDE) to 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][0]' (FDE) to 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_Xi/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_DIST_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_DIST_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][0]' (FDE) to 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_Xi/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[9].pipe_reg[9][0]' (FDE) to 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_Xi/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ZERO_DET_DIST_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_DIST_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/SIGN_P0_REG/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3886] merging instance 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][0]' (FDE) to 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_Xi/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][0]' (FDE) to 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_Xi/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].g_rom_table_lat1.mem_reg[13]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[28]' (FDE) to 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[29]' (FDE) to 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[30]' (FDE) to 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[31]' (FDE) to 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[32]' (FDE) to 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].g_rom_table_lat1.mem_reg[14]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.first_q_reg[2]' (FDE) to 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].g_rom_table_lat1.mem_reg[15]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.first_q_reg[4]' (FDE) to 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.first_q_reg[5]' (FDE) to 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.first_q_reg[6]' (FDE) to 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.first_q_reg[7]' (FDE) to 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[12].pipe_reg[12][0]' (FDE) to 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_sign_delay/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][28]' (FDE) to 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][29]' (FDE) to 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][30]' (FDE) to 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][31]' (FDE) to 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][32]' (FDE) to 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]' (FDE) to 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]' (FDE) to 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]' (FDE) to 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]' (FDE) to 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND_BYPASS_DEL/i_pipe/opt_has_pipe.first_q_reg[33]' (FDE) to 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/DEL_SIGN/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][4]' (FDE) to 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].g_rom_table_lat1.mem_reg[3]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][5]' (FDE) to 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].g_rom_table_lat1.mem_reg[18]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][6]' (FDE) to 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].g_rom_table_lat1.mem_reg[19]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_Xf/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_sign_delay/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_sign_delay/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_sign_delay/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FDE) to 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_sign_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].g_rom_table_lat1.mem_reg[23]' (FDE) to 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].g_rom_table_lat1.mem_reg[30]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].g_rom_table_lat1.mem_reg[3]' (FDE) to 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].g_rom_table_lat1.mem_reg[4]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].g_rom_table_lat1.mem_reg[4]' (FDE) to 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].g_rom_table_lat1.mem_reg[5]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].g_rom_table_lat1.mem_reg[5]' (FDE) to 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].g_rom_table_lat1.mem_reg[6]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_sign_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FDE) to 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[13].pipe_reg[13][0]'
INFO: [Synth 8-3886] merging instance 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_Xf/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]' (FDE) to 'Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_sign_delay/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].g_rom_table_lat1.mem_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].g_rom_table_lat1.mem_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].g_rom_table_lat1.mem_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/CARRY_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_INC_RND1_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/CARRY_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/DEL_SIGN/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/COND_DET/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized9__13.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/SIGN_P0_REG/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized9__13.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/OVERFLOW_P1_REG/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized9__13.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/OVERFLOW_P1_REG/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized9__13.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/OVERFLOW_P1_REG/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized9__13.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[33]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized9__13.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[32]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized9__13.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[31]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized9__13.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[30]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized9__13.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[29]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized9__13.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[28]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized9__13.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[27]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized9__13.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[26]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized9__13.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[25]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized9__13.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized9__13.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized9__13.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[22]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized9__13.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized9__13.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized9__13.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[19]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized9__13.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[18]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized9__13.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[17]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized9__13.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[16]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized9__13.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[15]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized9__13.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[14]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized9__13.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[13]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized9__13.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[12]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized9__13.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[11]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized9__13.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[10]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized9__13.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[9]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized9__13.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized9__13.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[7]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized9__13.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[6]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized9__13.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized9__13.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[4]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized9__13.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized9__13.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[2]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized9__13.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[1]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized9__13.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized9__13.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized9__13.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized9__13.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized9__13.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/DEL_SIGN/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized9__13.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/result_i_reg[33]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized9__13.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].g_rom_table_lat1.mem_reg[2]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized9__13.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].g_rom_table_lat1.mem_reg[1]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized9__13.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].g_rom_table_lat1.mem_reg[0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized9__13.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_INC_RND1_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized9__13.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[31]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized9__13.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/CARRY_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized9__13.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/CARRY_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized9__13.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[15]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized9__13.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[14]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized9__13.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized9__13.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[12]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized9__13.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[11]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized9__13.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized9__13.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized9__13.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized9__13.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized9__13.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized9__13.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized9__13.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized9__13.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized9__13.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized9__13.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized9__13.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized9__13.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][15]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized9__13.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][14]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized9__13.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][13]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized9__13.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][12]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized9__13.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][11]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized9__13.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][10]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized9__13.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][9]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized9__13.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][8]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized9__13.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized9__13.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized9__13.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized9__13.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized9__13.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized9__13.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]) is unused and will be removed from module floating_point_v7_1_3_viv__parameterized9__13.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U29/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/SIGN_P0_REG/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U29/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].g_rom_table_lat1.mem_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U29/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].g_rom_table_lat1.mem_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U29/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].g_rom_table_lat1.mem_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U29/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U29/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U29/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U29/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U29/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U29/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U29/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U29/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U29/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U29/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U29/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U29/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U29/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U29/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U29/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U29/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U29/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/CARRY_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U29/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_INC_RND1_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U29/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U29/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U29/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U29/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U29/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U29/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Simulate_HW_fexp_g8j_U29/Simulate_HW_ap_fexp_29_full_dsp_32_u /U0/i_synth/\EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/C_IN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ZERO_DET_DIST_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '5' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/MUX_LOOP[0].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '8' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/MUX_LOOP[1].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '4' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/MUX_LOOP[2].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '1' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '36' to '35' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ZERO_DET_DIST_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '5' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/MUX_LOOP[0].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '8' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/MUX_LOOP[1].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '4' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/MUX_LOOP[2].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '1' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '36' to '35' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '8' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '8' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '8' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '1' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8]' and it is trimmed from '12' to '11' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7]' and it is trimmed from '12' to '11' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6]' and it is trimmed from '12' to '11' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5]' and it is trimmed from '12' to '11' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4]' and it is trimmed from '12' to '11' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '12' to '11' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '12' to '11' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '11' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ZERO_DET_DIST_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '5' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/MUX_LOOP[0].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '8' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/MUX_LOOP[1].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '4' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/MUX_LOOP[2].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '1' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '36' to '35' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ZERO_DET_DIST_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '5' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/MUX_LOOP[0].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '8' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/MUX_LOOP[1].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '4' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/MUX_LOOP[2].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '1' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '36' to '35' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ZERO_DET_DIST_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '5' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/MUX_LOOP[0].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '8' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/MUX_LOOP[1].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '4' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/MUX_LOOP[2].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '1' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '36' to '35' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ZERO_DET_DIST_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '5' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/MUX_LOOP[0].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '8' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/MUX_LOOP[1].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '4' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/MUX_LOOP[2].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '1' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '36' to '35' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '8' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '8' bits. [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.srcs/sources_1/ip/Simulate_HW_ap_fsub_8_full_dsp_32/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'Simulate_HW_fsub_cud_U8/din1_buf1_reg[31:0]' into 'Simulate_HW_fsub_cud_U10/din1_buf1_reg[31:0]' [/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/Simulate_HW_fsub_cud.v:54]
INFO: [Synth 8-5545] ROM "tmp_4_fu_1339_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_3_fu_1334_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:23 ; elapsed = 00:02:21 . Memory (MB): peak = 1820.008 ; gain = 884.562 ; free physical = 547 ; free virtual = 10182
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |Loop_ROW_LOOP_proc__GB0 |           1|     46639|
|2     |Loop_ROW_LOOP_proc__GB1 |           1|     10426|
|3     |Loop_ROW_LOOP_proc__GB2 |           1|     10952|
|4     |Loop_ROW_LOOP_proc__GB3 |           1|     11166|
|5     |Loop_ROW_LOOP_proc__GB4 |           1|     22254|
|6     |Loop_ROW_LOOP_proc__GB5 |           1|     23643|
|7     |Loop_ROW_LOOP_proc__GB6 |           1|     29181|
|8     |Loop_ROW_LOOP_proc__GB7 |           1|     24671|
|9     |Simulate_HW__GC0        |           1|       316|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:38 ; elapsed = 00:02:36 . Memory (MB): peak = 1963.438 ; gain = 1027.992 ; free physical = 377 ; free virtual = 9787
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:37 ; elapsed = 00:05:37 . Memory (MB): peak = 2306.352 ; gain = 1370.906 ; free physical = 1282 ; free virtual = 10291
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------------+------------+----------+
|      |RTL Partition                          |Replication |Instances |
+------+---------------------------------------+------------+----------+
|1     |Loop_ROW_LOOP_proc__GB1                |           1|     10426|
|2     |Simulate_HW__GC0                       |           1|       316|
|3     |Simulate_HW_ap_fmul_5_max_dsp_32__13   |           1|       523|
|4     |Simulate_HW_GT1                        |           1|      2976|
|5     |Simulate_HW_GT2                        |           1|      2976|
|6     |Simulate_HW_GT3                        |           1|      8346|
|7     |Simulate_HW_GT4                        |           1|       619|
|8     |Simulate_HW_GT5                        |           1|      2274|
|9     |Simulate_HW_GT7                        |           1|      2976|
|10    |Simulate_HW_GT8                        |           1|      1139|
|11    |Simulate_HW_GT9                        |           1|        32|
|12    |Simulate_HW_GT10                       |           1|        40|
|13    |Simulate_HW_GT12                       |           1|       160|
|14    |Simulate_HW_GT14                       |           1|       128|
|15    |Simulate_HW_GT15                       |           1|        64|
|16    |Simulate_HW_GT16                       |           1|        64|
|17    |Simulate_HW_GT17                       |           1|        64|
|18    |Simulate_HW_GT18                       |           1|        64|
|19    |Simulate_HW_GT19                       |           1|        64|
|20    |Simulate_HW_GT20                       |           1|       619|
|21    |Simulate_HW_GT0                        |           1|     23088|
|22    |Simulate_HW_GT1__1                     |           1|      6016|
|23    |Simulate_HW_GT4__1                     |           1|      1139|
|24    |Simulate_HW_GT5__1                     |           1|      1139|
|25    |Simulate_HW_GT6__1                     |           1|       587|
|26    |Simulate_HW_GT7__1                     |           1|         3|
|27    |Simulate_HW_GT9__1                     |           1|        32|
|28    |Simulate_HW_GT10__1                    |           1|        64|
|29    |Simulate_HW_GT11                       |           1|        96|
|30    |Simulate_HW_GT13                       |           1|         6|
|31    |Simulate_HW_GT15__1                    |           1|       619|
|32    |Simulate_HW_GT0__1                     |           1|        96|
|33    |Simulate_HW_GT1__2                     |           1|       160|
|34    |Simulate_HW_GT2__2                     |           1|        79|
|35    |Simulate_HW_ap_fexp_29_full_dsp_32__12 |           1|      2944|
|36    |Simulate_HW_GT4__2                     |           1|     10888|
|37    |Simulate_HW_GT5__2                     |           1|       907|
|38    |Simulate_HW_GT6__2                     |           1|        96|
|39    |Simulate_HW_GT7__2                     |           1|        96|
|40    |Simulate_HW_GT8__2                     |           1|        64|
|41    |Simulate_HW_GT4__3                     |           1|      2976|
|42    |Simulate_HW_GT0__2                     |           1|        32|
|43    |Simulate_HW_GT1__4                     |           1|        32|
|44    |Simulate_HW_GT2__4                     |           1|       652|
|45    |Simulate_HW_GT3__3                     |           1|        35|
|46    |Simulate_HW_GT4__4                     |           1|       715|
|47    |Simulate_HW_GT7__3                     |           1|      3104|
|48    |Simulate_HW_GT0__4                     |           1|     89436|
+------+---------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:07 ; elapsed = 00:06:25 . Memory (MB): peak = 2318.277 ; gain = 1382.832 ; free physical = 210 ; free virtual = 8831
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |Loop_ROW_LOOP_proc__GB1 |           1|      2676|
|2     |Simulate_HW_GT0         |           1|      6660|
|3     |Simulate_HW_GT4__2      |           1|      7946|
|4     |Simulate_HW_GT0__4      |           1|     11759|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.mux_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] is being inverted and renamed to ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.mux_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_inv.
INFO: [Synth 8-5365] Flop ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.mux_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] is being inverted and renamed to ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.mux_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_inv.
INFO: [Synth 8-5365] Flop ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.mux_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] is being inverted and renamed to ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.mux_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_inv.
INFO: [Synth 8-5365] Flop ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.mux_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] is being inverted and renamed to ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.mux_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_inv.
INFO: [Synth 8-5365] Flop ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.mux_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] is being inverted and renamed to ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.mux_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_inv.
INFO: [Synth 8-5365] Flop ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.mux_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] is being inverted and renamed to ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.mux_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_inv.
INFO: [Synth 8-5365] Flop ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.mux_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] is being inverted and renamed to ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.mux_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_inv.
INFO: [Synth 8-5365] Flop ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.mux_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] is being inverted and renamed to ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.mux_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_inv.
INFO: [Synth 8-5365] Flop ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.mux_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] is being inverted and renamed to ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.mux_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_inv.
INFO: [Synth 8-5365] Flop ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.mux_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] is being inverted and renamed to ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.mux_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_inv.
INFO: [Synth 8-5365] Flop ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.mux_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] is being inverted and renamed to ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/merged_sub_mux.mux_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:16 ; elapsed = 00:06:35 . Memory (MB): peak = 2318.277 ; gain = 1382.832 ; free physical = 208 ; free virtual = 8767
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:16 ; elapsed = 00:06:35 . Memory (MB): peak = 2318.277 ; gain = 1382.832 ; free physical = 208 ; free virtual = 8766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:24 ; elapsed = 00:06:44 . Memory (MB): peak = 2318.277 ; gain = 1382.832 ; free physical = 206 ; free virtual = 8766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:25 ; elapsed = 00:06:44 . Memory (MB): peak = 2318.277 ; gain = 1382.832 ; free physical = 206 ; free virtual = 8766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:26 ; elapsed = 00:06:45 . Memory (MB): peak = 2318.277 ; gain = 1382.832 ; free physical = 206 ; free virtual = 8766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:26 ; elapsed = 00:06:46 . Memory (MB): peak = 2318.277 ; gain = 1382.832 ; free physical = 206 ; free virtual = 8766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    80|
|2     |DSP48E1    |    13|
|3     |DSP48E1_1  |    13|
|4     |DSP48E1_10 |     4|
|5     |DSP48E1_11 |     4|
|6     |DSP48E1_12 |     6|
|7     |DSP48E1_13 |     1|
|8     |DSP48E1_2  |    13|
|9     |DSP48E1_3  |    11|
|10    |DSP48E1_4  |    11|
|11    |DSP48E1_5  |    51|
|12    |DSP48E1_6  |    13|
|13    |DSP48E1_7  |    10|
|14    |DSP48E1_8  |     2|
|15    |DSP48E1_9  |     4|
|16    |LUT1       |   258|
|17    |LUT2       |  1400|
|18    |LUT3       |  2991|
|19    |LUT4       |  2018|
|20    |LUT5       |  3302|
|21    |LUT6       | 15401|
|22    |MUXCY      |  1826|
|23    |MUXF7      |  2028|
|24    |MUXF8      |    21|
|25    |SRL16E     |   868|
|26    |SRLC32E    |    52|
|27    |XORCY      |   573|
|28    |FDE        |   267|
|29    |FDRE       | 23658|
|30    |FDSE       |    72|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:26 ; elapsed = 00:06:46 . Memory (MB): peak = 2318.277 ; gain = 1382.832 ; free physical = 206 ; free virtual = 8766
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 401 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:05 ; elapsed = 00:06:32 . Memory (MB): peak = 2318.277 ; gain = 816.230 ; free physical = 3681 ; free virtual = 12242
Synthesis Optimization Complete : Time (s): cpu = 00:05:27 ; elapsed = 00:06:50 . Memory (MB): peak = 2318.277 ; gain = 1382.832 ; free physical = 3691 ; free virtual = 12241
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2902 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 855 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 587 instances
  FDE => FDRE: 267 instances
  SRLC32E => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
803 Infos, 116 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:37 ; elapsed = 00:07:01 . Memory (MB): peak = 2330.363 ; gain = 1306.414 ; free physical = 3697 ; free virtual = 12263
INFO: [Common 17-1381] The checkpoint '/home/marco/Documents/tesis/project_again/HLS/solution1/solution1/impl/verilog/project.runs/synth_1/Simulate_HW.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2354.375 ; gain = 24.012 ; free physical = 3695 ; free virtual = 12260
report_utilization: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2354.375 ; gain = 0.000 ; free physical = 3696 ; free virtual = 12260
INFO: [Common 17-206] Exiting Vivado at Tue Apr 23 22:38:08 2019...
