library ieee;

use ieee.std_logic_1164.all;

entity memory is
	
	port(
	
		clk : in std_logic;
	
	);
	
end memory;

architecture memory_behave of memory is 
end memory_behave;