<HTML>
		<HEAD>
		<meta http-equiv="content-type" content="text/html;charset=iso-8859-1">
		<meta name="Copyright" content="Copyright 2001 Apple Computer, Inc. All Rights Reserved.">
        <title>Memory Controller and Bus Bridge </title>
		</HEAD>
	<BODY bgcolor="#ffffff">
<!-- start of header -->
<!--#include virtual="/includes/framesetheader" -->
<!-- end of header -->

<!-- start of path -->
<table cellspacing=0 border=0 width=600 valign="left">
<tr>
<td scope="row"><font face="Geneva,Helvetica,Arial" size="1"><b>PATH<spacer type="horizontal" size="5">&nbsp;</b><a href="../../../../../index.html" target="_top">Documentation</a> <b>></b> <a href="../../../../hardware.html" target="_top">Hardware</a></font></td>
</tr>
</table><br>
<!-- end of path -->




<a href="Microprocessor_and_Cache.html" target="_right"><img src="../images/previous.gif" border="0"></a><a href="I_O_Controller_.html" target="_right"><img src="../images/next.gif" border="0"></a>&nbsp;<br>

<!-- apple_doc: pageHeadingStart --><a name = "TPXREF108"></a><h2><font face="Lucida Grande,Helvetica,Arial">Memory Controller and Bus Bridge </font></h2><!-- apple_doc: pageHeadingEnd -->

<p>The Uni-N memory controller and bus bridge IC provides cost
and performance benefits by combining several functions into a single
IC. It contains the memory controller, the PCI bus bridge, the Ethernet
and FireWire interfaces, and the AGP interface. </p>
<p>Each of the separate communication channels in the Uni-N IC
can operate at its full capacity without degrading the performance
of the other channels. </p>
<p>In addition to the four buses listed in Table 2-1, the Uni-N
IC also has separate interfaces to the physical layer (PHY) ICs
for Ethernet and FireWire, and an I2C interface that is used for
configuring the memory subsystem. </p><br><table border = "1">
<a name = "TPXREF127"></a><p><b><font face="Geneva,Helvetica,Arial" size="2">Table
2-1 Buses supported by the Uni-N IC </font></b></p><br>
<b><font face="Geneva,Helvetica,Arial" size="1">
<tr>
<td scope="row">Name of bus</td>
<td>Destinations</td>
<td>Width of data path</td>
<td>Bus clock speed </td>
</tr>
</b></font>

<tr>
<td scope="row">MaxBus bus</td>
<td>Microprocessor</td>
<td>64 bits</td>
<td>133 or 100 MHz</td>
</tr>
<tr>
<td scope="row">Memory bus</td>
<td>System RAM</td>
<td>64 bits</td>
<td>133 or 100 MHz</td>
</tr>
<tr>
<td scope="row">PCI bus</td>
<td>KeyLargo IC
and Boot ROM</td>
<td>32 bits</td>
<td>33 MHz</td>
</tr>
<tr>
<td scope="row">AGP bus</td>
<td>Graphics IC</td>
<td>32 bits</td>
<td>66 MHz</td>
</tr>

</table><br>
<p>The microprocessor and the I/O controller IC are described
in their own sections. The following sections describe the other
subsystems that are connected to the Uni-N IC. </p>

<dl><dd> <a href="#TPXREF109">"System RAM"</a></dd>
<dd> <a href="#TPXREF110">"Boot ROM"</a></dd>
<dd> <a href="#TPXREF111">"FireWire Controller"</a></dd>
<dd> <a href="#TPXREF112">"Ethernet Controller"</a></dd>
<dd> <a href="#TPXREF113">"Video Display Subsystem"</a></dd></dl>
<br><a name = "TPXREF109"></a><h3><font face="Lucida Grande,Helvetica,Arial">System RAM</font></h3>
<p>The memory subsystem in the PowerBook G4 computer supports
two slots for 144-pin SO-DIMMs (small-outline dual inline memory
modules). The data bus to the RAM and DIMM is 64 bits wide, and
the memory interface is synchronized to the MaxBus bus interface
at 133 or 100 MHz. See  <a sector="mod" href="../4Expansion/iRAM_Expansion_Slots.html" target="_top">"RAM Expansion Slots"</a>.</p>
<br><a name = "TPXREF110"></a><h3><font face="Lucida Grande,Helvetica,Arial">Boot ROM</font></h3>
<p>The boot ROM is connected to the Uni-N IC by way of the high
byte of the PCI bus plus three additional control signals: chip
select, write enable, and output enable. The boot ROM is a 1 M by
8 bit device. </p>
<br><a name = "TPXREF111"></a><h3><font face="Lucida Grande,Helvetica,Arial">FireWire Controller</font></h3>
<p>The Uni-N IC includes an IEEE 1394a FireWire controller with
a maximum data rate of 400 Mbits (50MB) per second. The Uni-N IC
provides DMA (direct memory access) support for the FireWire interface. </p>
<p>The controller in the Uni-N IC implements the FireWire link
layer. A physical layer IC, called a PHY, implements the electrical
signalling protocol of the FireWire interface and provides the electrical
signals to the port. For more information, see  <a sector="mod" href="../3Input-Output/iFireWire_Port.html" target="_top">"FireWire Connector"</a>. </p>
<br><a name = "TPXREF112"></a><h3><font face="Lucida Grande,Helvetica,Arial">Ethernet Controller </font></h3>
<p>The Uni-N IC includes an Ethernet media access controller
(MAC) that implements the Link layer. The Uni-N IC provides DB-DMA
support for the Ethernet interface. </p>
<p>The Ethernet controller in the Uni-N IC is connected to a
PHY interface IC that provides the electrical signals to the port.
The PHY is capable of operating in either 10Base-T, 100Base-TX,
or 1000Base-T mode: The actual speed of the link is automatically
negotiated by the PHY and the bridge or router to which it is connected,
in compliance with IEEE 802.3u-1995. For more information, see  <a sector="mod" href="../3Input-Output/iEthernet_Port_.html" target="_top">"Ethernet Port"</a>. </p>
<p>The PHY supports Auto-MDIX, which allows the use of straight-through
cables in crossover situations (and conversely). For more information,
see  <a sector="mod" href="../3Input-Output/iEthernet_Port_.html" target="_top">"Ethernet Port"</a>. </p>
<br><a name = "TPXREF113"></a><h3><font face="Lucida Grande,Helvetica,Arial">Video Display Subsystem </font></h3>
<p>The graphics controller IC is an ATI Mobility Radeon. Along
with 16 MB of on-chip DDR memory, the graphics IC contains 2D and
3D acceleration engines, front-end and back-end scalers, a CRT controller,
and an AGP 4X bus interface with bus master capability. </p>
<p>The features of the Mobility Radeon include</p>
<ul><li>support for
16 MB of DDR video memory</font></li>
<li>2D and 3D graphics acceleration</font></li>
<li>video acceleration </font></li>
<li>support for MPEG decoding</font></li>
<li>support for video mirror mode</font></li>
<li>support for dual-display mode</font></li>
<li>S-video output for a TV monitor</font></li></ul>
<p>The interface between the graphics IC and the rest of the
system is an AGP 4x (accelerated graphics port, quadruple speed)
bus on the Uni-N IC. To give the graphics IC fast access to system
memory, the AGP bus has separate address and data lines and supports
deeply pipelined read and write operations. The AGP bus has 32 data
lines and a clock speed of 66 MHz.   </p>
<p>The graphics IC uses a graphics address remapping table (GART)
to translate AGP logical addresses into physical addresses. The
graphics driver software can allocate memory in both the on-chip
SDRAM and the main memory. </p>
<p>The graphics IC supports the built-in flat-panel display and
an external monitor. The external monitor can either mirror the
built-in display or show additional desktop space (dual-display
mode). For information about the displays and supported resolutions,
see  <a sector="mod" href="../3Input-Output/iFlat_Panel_Display.html" target="_top">"Flat Panel Display"</a> and  <a sector="mod" href="../3Input-Output/iExternal_Monitors_.html" target="_top">"External Monitors"</a>. </p>

<br>
    <br><a href="Microprocessor_and_Cache.html" target="_right"><img src="../images/previous.gif" border="0"></a><a href="I_O_Controller_.html" target="_right"><img src="../images/next.gif" border="0"></a>&nbsp;
<br><br><p><hr><font face="Geneva,Helvetica,Arial" size="2">&#169; 2001 Apple Computer, Inc. (Last Updated October 11, 2001)</font></p>

<!-- start of footer -->
<!--#include virtual="/includes/framesetfooter-front" -->
<!-- end of footer -->
</body>
</html>
