game|Sample game using state machine|Verilog|GW1N-4|D|GW1N-UV4PG256C6/I5|Y|Y|Y|N|N|N
cpu|Achieve state jump, and realize the CPU construction|System Verilog|GW1N-2|C|GW1N-UV2LQ144XC6/I5|Y|Y|Y|Y|N|N
vga_text_generator|A basic VGA text generator for printing text from FPGA to Monitor via VGA|VHDL|GW1N-9|C|GW1N-LV9LQ100C6/I5|Y|Y|Y|N|N|N
can|Can design, ciphertext source code|Verilog|GW2A-18|C|GW2A-LV18PG256C8/I7|Y|Y|Y|N|Y|N
FIFO_HS|FIFO HS IP design, ciphertext source code|Verilog|GW1N-9|C|GW1N-LV9LQ144C6/I5|Y|Y|Y|Y|Y|Y
FFT|FFT IP design, ciphertext source code|Verilog|GW2A-18|C|GW2A-LV18PG256C8/I7|Y|Y|Y|N|Y|N
mjb_npu|NPU IP design|Verilog|GW2AR-18|C|GW2AR-LV18QN88PC8/I7|Y|Y|N|N|Y|N
led_water|Led water design|Verilog|GW1NSR-4C||GW1NSR-LV4CQN48PC6/I5|Y|N|N|N|N|N
jesd204b_demo|Invoked serial port to bus, DDS, Apb2local, local2reg, JESD204B modules to interact with serdes.|Verilog|GW5AST-138|B|GW5AST-LV138FPG676AES|Y|Y|Y|N|Y|N
