============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  12:44:39 pm
  Module:                 dsc_serial_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

         Pin                Type       Fanout Load Slew Delay Arrival   
                                              (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------
(clock clk)               launch                                    0 R 
TOP
  stoch2bin
    countval_reg[1]/CLK                               0             0 R 
    countval_reg[1]/Q     DFFSR             1  1.5   10  +115     115 F 
    drc_bufs237/A                                          +0     115   
    drc_bufs237/Y         BUFX2             3 16.6   22   +48     162 F 
    g178/A                                                 +0     162   
    g178/YC               HAX1              1  3.4   20   +54     217 F 
    g174/B                                                 +0     217   
    g174/YC               HAX1              1  3.4   20   +50     267 F 
    g170/B                                                 +0     267   
    g170/YC               HAX1              1  3.4   20   +50     317 F 
    g166/B                                                 +0     317   
    g166/YC               HAX1              1  3.4   20   +50     368 F 
    g162/B                                                 +0     368   
    g162/YC               HAX1              1  3.4   20   +50     418 F 
    g158/B                                                 +0     418   
    g158/YC               HAX1              1  3.4   20   +50     468 F 
    g154/B                                                 +0     468   
    g154/YC               HAX1              1  1.8   15   +47     515 F 
    g3/B                                                   +0     515   
    g3/Y                  AND2X1            1  5.0   25   +50     565 F 
    g253/A                                                 +0     565   
    g253/Y                XOR2X1            1  2.0   42   +34     599 R 
    countval_reg[8]/D     DFFSR                            +0     599   
    countval_reg[8]/CLK   setup                       0   +84     683 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)               capture                                5000 R 
                          uncertainty                     -50    4950 R 
------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4267ps 
Start-point  : TOP/stoch2bin/countval_reg[1]/CLK
End-point    : TOP/stoch2bin/countval_reg[8]/D
