
*** Running vivado
    with args -log TOP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source TOP.tcl -notrace
Command: synth_design -top TOP -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14312 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 690.477 ; gain = 177.922
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/TOP_Nexys.vhd:68]
	Parameter N_LEDs_OUT bound to: 8 - type: integer 
	Parameter N_DIPs bound to: 16 - type: integer 
	Parameter N_PBs bound to: 3 - type: integer 
	Parameter N_SEVEN_SEG_DIGITs bound to: 8 - type: integer 
	Parameter N_LEDs_OUT bound to: 8 - type: integer 
	Parameter N_DIPs bound to: 16 - type: integer 
	Parameter N_PBs bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'Wrapper' declared at 'F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Wrapper.v:29' bound to instance 'Wrapper1' of component 'Wrapper' [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/TOP_Nexys.vhd:198]
INFO: [Synth 8-6157] synthesizing module 'Wrapper' [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Wrapper.v:29]
	Parameter N_LEDs_OUT bound to: 8 - type: integer 
	Parameter N_DIPs bound to: 16 - type: integer 
	Parameter N_PBs bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ARM' [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/ARM.v:39]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/RegFile.v:35]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (1#1) [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/RegFile.v:35]
INFO: [Synth 8-6157] synthesizing module 'Extend' [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Extend.v:35]
INFO: [Synth 8-6155] done synthesizing module 'Extend' (2#1) [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Extend.v:35]
INFO: [Synth 8-6157] synthesizing module 'Decoder' [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Decoder.v:35]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (3#1) [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Decoder.v:35]
INFO: [Synth 8-6157] synthesizing module 'CondLogic' [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/CondLogic.v:35]
INFO: [Synth 8-6155] done synthesizing module 'CondLogic' (4#1) [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/CondLogic.v:35]
INFO: [Synth 8-6157] synthesizing module 'Shifter' [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Shifter.v:35]
INFO: [Synth 8-6157] synthesizing module 'shiftByNPowerOf2' [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Shifter.v:59]
	Parameter i bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftByNPowerOf2' (5#1) [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Shifter.v:59]
INFO: [Synth 8-6157] synthesizing module 'shiftByNPowerOf2__parameterized0' [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Shifter.v:59]
	Parameter i bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftByNPowerOf2__parameterized0' (5#1) [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Shifter.v:59]
INFO: [Synth 8-6157] synthesizing module 'shiftByNPowerOf2__parameterized1' [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Shifter.v:59]
	Parameter i bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftByNPowerOf2__parameterized1' (5#1) [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Shifter.v:59]
INFO: [Synth 8-6157] synthesizing module 'shiftByNPowerOf2__parameterized2' [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Shifter.v:59]
	Parameter i bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftByNPowerOf2__parameterized2' (5#1) [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Shifter.v:59]
INFO: [Synth 8-6157] synthesizing module 'shiftByNPowerOf2__parameterized3' [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Shifter.v:59]
	Parameter i bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftByNPowerOf2__parameterized3' (5#1) [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Shifter.v:59]
INFO: [Synth 8-6155] done synthesizing module 'Shifter' (6#1) [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Shifter.v:35]
INFO: [Synth 8-6157] synthesizing module 'ALU' [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/ALU.v:30]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (7#1) [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/ALU.v:30]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/ProgramCounter.v:35]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (8#1) [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/ProgramCounter.v:35]
WARNING: [Synth 8-3848] Net WriteData in module/entity ARM does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/ARM.v:48]
WARNING: [Synth 8-3848] Net Cond in module/entity ARM does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/ARM.v:89]
WARNING: [Synth 8-3848] Net PC_IN in module/entity ARM does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/ARM.v:112]
WARNING: [Synth 8-3848] Net Src_A in module/entity ARM does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/ARM.v:102]
WARNING: [Synth 8-3848] Net Src_B in module/entity ARM does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/ARM.v:103]
WARNING: [Synth 8-3848] Net Rd in module/entity ARM does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/ARM.v:68]
WARNING: [Synth 8-3848] Net Op in module/entity ARM does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/ARM.v:69]
WARNING: [Synth 8-3848] Net Funct in module/entity ARM does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/ARM.v:70]
WARNING: [Synth 8-3848] Net WE3 in module/entity ARM does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/ARM.v:53]
WARNING: [Synth 8-3848] Net A1 in module/entity ARM does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/ARM.v:54]
WARNING: [Synth 8-3848] Net A2 in module/entity ARM does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/ARM.v:55]
WARNING: [Synth 8-3848] Net A3 in module/entity ARM does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/ARM.v:56]
WARNING: [Synth 8-3848] Net WD3 in module/entity ARM does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/ARM.v:57]
WARNING: [Synth 8-3848] Net R15 in module/entity ARM does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/ARM.v:58]
WARNING: [Synth 8-3848] Net InstrImm in module/entity ARM does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/ARM.v:64]
WARNING: [Synth 8-3848] Net Sh in module/entity ARM does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/ARM.v:96]
WARNING: [Synth 8-3848] Net Shamt5 in module/entity ARM does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/ARM.v:97]
WARNING: [Synth 8-3848] Net ShIn in module/entity ARM does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/ARM.v:98]
INFO: [Synth 8-6155] done synthesizing module 'ARM' (9#1) [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/ARM.v:39]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net INSTR_MEM in module/entity Wrapper does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Wrapper.v:84]
WARNING: [Synth 8-3848] Net INSTR_MEM in module/entity Wrapper does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Wrapper.v:84]
WARNING: [Synth 8-3848] Net INSTR_MEM in module/entity Wrapper does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Wrapper.v:84]
WARNING: [Synth 8-3848] Net INSTR_MEM in module/entity Wrapper does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Wrapper.v:84]
WARNING: [Synth 8-3848] Net INSTR_MEM in module/entity Wrapper does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Wrapper.v:84]
WARNING: [Synth 8-3848] Net INSTR_MEM in module/entity Wrapper does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Wrapper.v:84]
WARNING: [Synth 8-3848] Net INSTR_MEM in module/entity Wrapper does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Wrapper.v:84]
WARNING: [Synth 8-3848] Net INSTR_MEM in module/entity Wrapper does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Wrapper.v:84]
WARNING: [Synth 8-3848] Net INSTR_MEM in module/entity Wrapper does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Wrapper.v:84]
WARNING: [Synth 8-3848] Net INSTR_MEM in module/entity Wrapper does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Wrapper.v:84]
WARNING: [Synth 8-3848] Net INSTR_MEM in module/entity Wrapper does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Wrapper.v:84]
WARNING: [Synth 8-3848] Net INSTR_MEM in module/entity Wrapper does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Wrapper.v:84]
WARNING: [Synth 8-3848] Net INSTR_MEM in module/entity Wrapper does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Wrapper.v:84]
WARNING: [Synth 8-3848] Net INSTR_MEM in module/entity Wrapper does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Wrapper.v:84]
WARNING: [Synth 8-3848] Net INSTR_MEM in module/entity Wrapper does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Wrapper.v:84]
WARNING: [Synth 8-3848] Net INSTR_MEM in module/entity Wrapper does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Wrapper.v:84]
WARNING: [Synth 8-3848] Net INSTR_MEM in module/entity Wrapper does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Wrapper.v:84]
WARNING: [Synth 8-3848] Net INSTR_MEM in module/entity Wrapper does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Wrapper.v:84]
WARNING: [Synth 8-3848] Net INSTR_MEM in module/entity Wrapper does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Wrapper.v:84]
WARNING: [Synth 8-3848] Net INSTR_MEM in module/entity Wrapper does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Wrapper.v:84]
WARNING: [Synth 8-3848] Net INSTR_MEM in module/entity Wrapper does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Wrapper.v:84]
WARNING: [Synth 8-3848] Net INSTR_MEM in module/entity Wrapper does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Wrapper.v:84]
WARNING: [Synth 8-3848] Net INSTR_MEM in module/entity Wrapper does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Wrapper.v:84]
WARNING: [Synth 8-3848] Net INSTR_MEM in module/entity Wrapper does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Wrapper.v:84]
WARNING: [Synth 8-3848] Net INSTR_MEM in module/entity Wrapper does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Wrapper.v:84]
WARNING: [Synth 8-3848] Net INSTR_MEM in module/entity Wrapper does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Wrapper.v:84]
WARNING: [Synth 8-3848] Net INSTR_MEM in module/entity Wrapper does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Wrapper.v:84]
WARNING: [Synth 8-3848] Net INSTR_MEM in module/entity Wrapper does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Wrapper.v:84]
WARNING: [Synth 8-3848] Net INSTR_MEM in module/entity Wrapper does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Wrapper.v:84]
WARNING: [Synth 8-3848] Net INSTR_MEM in module/entity Wrapper does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Wrapper.v:84]
WARNING: [Synth 8-3848] Net INSTR_MEM in module/entity Wrapper does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Wrapper.v:84]
WARNING: [Synth 8-3848] Net INSTR_MEM in module/entity Wrapper does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Wrapper.v:84]
WARNING: [Synth 8-3848] Net INSTR_MEM in module/entity Wrapper does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Wrapper.v:84]
WARNING: [Synth 8-3848] Net INSTR_MEM in module/entity Wrapper does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Wrapper.v:84]
WARNING: [Synth 8-3848] Net INSTR_MEM in module/entity Wrapper does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Wrapper.v:84]
WARNING: [Synth 8-3848] Net INSTR_MEM in module/entity Wrapper does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Wrapper.v:84]
WARNING: [Synth 8-3848] Net INSTR_MEM in module/entity Wrapper does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Wrapper.v:84]
WARNING: [Synth 8-3848] Net INSTR_MEM in module/entity Wrapper does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Wrapper.v:84]
WARNING: [Synth 8-3848] Net INSTR_MEM in module/entity Wrapper does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Wrapper.v:84]
WARNING: [Synth 8-3848] Net INSTR_MEM in module/entity Wrapper does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Wrapper.v:84]
WARNING: [Synth 8-3848] Net INSTR_MEM in module/entity Wrapper does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Wrapper.v:84]
WARNING: [Synth 8-3848] Net INSTR_MEM in module/entity Wrapper does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Wrapper.v:84]
WARNING: [Synth 8-3848] Net INSTR_MEM in module/entity Wrapper does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Wrapper.v:84]
WARNING: [Synth 8-3848] Net INSTR_MEM in module/entity Wrapper does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Wrapper.v:84]
WARNING: [Synth 8-3848] Net INSTR_MEM in module/entity Wrapper does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Wrapper.v:84]
WARNING: [Synth 8-3848] Net INSTR_MEM in module/entity Wrapper does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Wrapper.v:84]
WARNING: [Synth 8-3848] Net INSTR_MEM in module/entity Wrapper does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Wrapper.v:84]
WARNING: [Synth 8-3848] Net INSTR_MEM in module/entity Wrapper does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Wrapper.v:84]
WARNING: [Synth 8-3848] Net INSTR_MEM in module/entity Wrapper does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Wrapper.v:84]
WARNING: [Synth 8-3848] Net INSTR_MEM in module/entity Wrapper does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Wrapper.v:84]
WARNING: [Synth 8-3848] Net INSTR_MEM in module/entity Wrapper does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Wrapper.v:84]
WARNING: [Synth 8-3848] Net INSTR_MEM in module/entity Wrapper does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Wrapper.v:84]
WARNING: [Synth 8-3848] Net INSTR_MEM in module/entity Wrapper does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Wrapper.v:84]
WARNING: [Synth 8-3848] Net INSTR_MEM in module/entity Wrapper does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Wrapper.v:84]
WARNING: [Synth 8-3848] Net INSTR_MEM in module/entity Wrapper does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Wrapper.v:84]
WARNING: [Synth 8-3848] Net INSTR_MEM in module/entity Wrapper does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Wrapper.v:84]
WARNING: [Synth 8-3848] Net INSTR_MEM in module/entity Wrapper does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Wrapper.v:84]
WARNING: [Synth 8-3848] Net INSTR_MEM in module/entity Wrapper does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Wrapper.v:84]
WARNING: [Synth 8-3848] Net INSTR_MEM in module/entity Wrapper does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Wrapper.v:84]
WARNING: [Synth 8-3848] Net INSTR_MEM in module/entity Wrapper does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Wrapper.v:84]
WARNING: [Synth 8-3848] Net INSTR_MEM in module/entity Wrapper does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Wrapper.v:84]
WARNING: [Synth 8-3848] Net INSTR_MEM in module/entity Wrapper does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Wrapper.v:84]
WARNING: [Synth 8-3848] Net INSTR_MEM in module/entity Wrapper does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Wrapper.v:84]
WARNING: [Synth 8-3848] Net INSTR_MEM in module/entity Wrapper does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Wrapper.v:84]
WARNING: [Synth 8-3848] Net INSTR_MEM in module/entity Wrapper does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Wrapper.v:84]
WARNING: [Synth 8-3848] Net INSTR_MEM in module/entity Wrapper does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Wrapper.v:84]
WARNING: [Synth 8-3848] Net INSTR_MEM in module/entity Wrapper does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Wrapper.v:84]
WARNING: [Synth 8-3848] Net INSTR_MEM in module/entity Wrapper does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Wrapper.v:84]
WARNING: [Synth 8-3848] Net INSTR_MEM in module/entity Wrapper does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Wrapper.v:84]
WARNING: [Synth 8-3848] Net INSTR_MEM in module/entity Wrapper does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Wrapper.v:84]
WARNING: [Synth 8-3848] Net INSTR_MEM in module/entity Wrapper does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Wrapper.v:84]
WARNING: [Synth 8-3848] Net INSTR_MEM in module/entity Wrapper does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Wrapper.v:84]
WARNING: [Synth 8-3848] Net INSTR_MEM in module/entity Wrapper does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Wrapper.v:84]
WARNING: [Synth 8-3848] Net INSTR_MEM in module/entity Wrapper does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Wrapper.v:84]
WARNING: [Synth 8-3848] Net INSTR_MEM in module/entity Wrapper does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Wrapper.v:84]
WARNING: [Synth 8-3848] Net INSTR_MEM in module/entity Wrapper does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Wrapper.v:84]
WARNING: [Synth 8-3848] Net INSTR_MEM in module/entity Wrapper does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Wrapper.v:84]
WARNING: [Synth 8-3848] Net INSTR_MEM in module/entity Wrapper does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Wrapper.v:84]
WARNING: [Synth 8-3848] Net INSTR_MEM in module/entity Wrapper does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Wrapper.v:84]
WARNING: [Synth 8-3848] Net INSTR_MEM in module/entity Wrapper does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Wrapper.v:84]
WARNING: [Synth 8-3848] Net INSTR_MEM in module/entity Wrapper does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Wrapper.v:84]
WARNING: [Synth 8-3848] Net INSTR_MEM in module/entity Wrapper does not have driver. [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Wrapper.v:84]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'Wrapper' (10#1) [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/Wrapper.v:29]
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLOCK_FREQUENCY bound to: 100000000 - type: integer 
INFO: [Synth 8-3491] module 'UART' declared at 'F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/uart.vhd:28' bound to instance 'UART1' of component 'UART' [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/TOP_Nexys.vhd:218]
INFO: [Synth 8-638] synthesizing module 'UART' [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/uart.vhd:70]
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLOCK_FREQUENCY bound to: 100000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'UART' (11#1) [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/uart.vhd:70]
WARNING: [Synth 8-6014] Unused sequential element indices_reg was removed.  [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/TOP_Nexys.vhd:319]
INFO: [Synth 8-256] done synthesizing module 'TOP' (12#1) [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/TOP_Nexys.vhd:68]
WARNING: [Synth 8-3331] design CondLogic has unconnected port NoWrite
WARNING: [Synth 8-3331] design ARM has unconnected port WriteData[31]
WARNING: [Synth 8-3331] design ARM has unconnected port WriteData[30]
WARNING: [Synth 8-3331] design ARM has unconnected port WriteData[29]
WARNING: [Synth 8-3331] design ARM has unconnected port WriteData[28]
WARNING: [Synth 8-3331] design ARM has unconnected port WriteData[27]
WARNING: [Synth 8-3331] design ARM has unconnected port WriteData[26]
WARNING: [Synth 8-3331] design ARM has unconnected port WriteData[25]
WARNING: [Synth 8-3331] design ARM has unconnected port WriteData[24]
WARNING: [Synth 8-3331] design ARM has unconnected port WriteData[23]
WARNING: [Synth 8-3331] design ARM has unconnected port WriteData[22]
WARNING: [Synth 8-3331] design ARM has unconnected port WriteData[21]
WARNING: [Synth 8-3331] design ARM has unconnected port WriteData[20]
WARNING: [Synth 8-3331] design ARM has unconnected port WriteData[19]
WARNING: [Synth 8-3331] design ARM has unconnected port WriteData[18]
WARNING: [Synth 8-3331] design ARM has unconnected port WriteData[17]
WARNING: [Synth 8-3331] design ARM has unconnected port WriteData[16]
WARNING: [Synth 8-3331] design ARM has unconnected port WriteData[15]
WARNING: [Synth 8-3331] design ARM has unconnected port WriteData[14]
WARNING: [Synth 8-3331] design ARM has unconnected port WriteData[13]
WARNING: [Synth 8-3331] design ARM has unconnected port WriteData[12]
WARNING: [Synth 8-3331] design ARM has unconnected port WriteData[11]
WARNING: [Synth 8-3331] design ARM has unconnected port WriteData[10]
WARNING: [Synth 8-3331] design ARM has unconnected port WriteData[9]
WARNING: [Synth 8-3331] design ARM has unconnected port WriteData[8]
WARNING: [Synth 8-3331] design ARM has unconnected port WriteData[7]
WARNING: [Synth 8-3331] design ARM has unconnected port WriteData[6]
WARNING: [Synth 8-3331] design ARM has unconnected port WriteData[5]
WARNING: [Synth 8-3331] design ARM has unconnected port WriteData[4]
WARNING: [Synth 8-3331] design ARM has unconnected port WriteData[3]
WARNING: [Synth 8-3331] design ARM has unconnected port WriteData[2]
WARNING: [Synth 8-3331] design ARM has unconnected port WriteData[1]
WARNING: [Synth 8-3331] design ARM has unconnected port WriteData[0]
WARNING: [Synth 8-3331] design ARM has unconnected port Instr[31]
WARNING: [Synth 8-3331] design ARM has unconnected port Instr[30]
WARNING: [Synth 8-3331] design ARM has unconnected port Instr[29]
WARNING: [Synth 8-3331] design ARM has unconnected port Instr[28]
WARNING: [Synth 8-3331] design ARM has unconnected port Instr[27]
WARNING: [Synth 8-3331] design ARM has unconnected port Instr[26]
WARNING: [Synth 8-3331] design ARM has unconnected port Instr[25]
WARNING: [Synth 8-3331] design ARM has unconnected port Instr[24]
WARNING: [Synth 8-3331] design ARM has unconnected port Instr[23]
WARNING: [Synth 8-3331] design ARM has unconnected port Instr[22]
WARNING: [Synth 8-3331] design ARM has unconnected port Instr[21]
WARNING: [Synth 8-3331] design ARM has unconnected port Instr[20]
WARNING: [Synth 8-3331] design ARM has unconnected port Instr[19]
WARNING: [Synth 8-3331] design ARM has unconnected port Instr[18]
WARNING: [Synth 8-3331] design ARM has unconnected port Instr[17]
WARNING: [Synth 8-3331] design ARM has unconnected port Instr[16]
WARNING: [Synth 8-3331] design ARM has unconnected port Instr[15]
WARNING: [Synth 8-3331] design ARM has unconnected port Instr[14]
WARNING: [Synth 8-3331] design ARM has unconnected port Instr[13]
WARNING: [Synth 8-3331] design ARM has unconnected port Instr[12]
WARNING: [Synth 8-3331] design ARM has unconnected port Instr[11]
WARNING: [Synth 8-3331] design ARM has unconnected port Instr[10]
WARNING: [Synth 8-3331] design ARM has unconnected port Instr[9]
WARNING: [Synth 8-3331] design ARM has unconnected port Instr[8]
WARNING: [Synth 8-3331] design ARM has unconnected port Instr[7]
WARNING: [Synth 8-3331] design ARM has unconnected port Instr[6]
WARNING: [Synth 8-3331] design ARM has unconnected port Instr[5]
WARNING: [Synth 8-3331] design ARM has unconnected port Instr[4]
WARNING: [Synth 8-3331] design ARM has unconnected port Instr[3]
WARNING: [Synth 8-3331] design ARM has unconnected port Instr[2]
WARNING: [Synth 8-3331] design ARM has unconnected port Instr[1]
WARNING: [Synth 8-3331] design ARM has unconnected port Instr[0]
WARNING: [Synth 8-3331] design ARM has unconnected port ReadData[31]
WARNING: [Synth 8-3331] design ARM has unconnected port ReadData[30]
WARNING: [Synth 8-3331] design ARM has unconnected port ReadData[29]
WARNING: [Synth 8-3331] design ARM has unconnected port ReadData[28]
WARNING: [Synth 8-3331] design ARM has unconnected port ReadData[27]
WARNING: [Synth 8-3331] design ARM has unconnected port ReadData[26]
WARNING: [Synth 8-3331] design ARM has unconnected port ReadData[25]
WARNING: [Synth 8-3331] design ARM has unconnected port ReadData[24]
WARNING: [Synth 8-3331] design ARM has unconnected port ReadData[23]
WARNING: [Synth 8-3331] design ARM has unconnected port ReadData[22]
WARNING: [Synth 8-3331] design ARM has unconnected port ReadData[21]
WARNING: [Synth 8-3331] design ARM has unconnected port ReadData[20]
WARNING: [Synth 8-3331] design ARM has unconnected port ReadData[19]
WARNING: [Synth 8-3331] design ARM has unconnected port ReadData[18]
WARNING: [Synth 8-3331] design ARM has unconnected port ReadData[17]
WARNING: [Synth 8-3331] design ARM has unconnected port ReadData[16]
WARNING: [Synth 8-3331] design ARM has unconnected port ReadData[15]
WARNING: [Synth 8-3331] design ARM has unconnected port ReadData[14]
WARNING: [Synth 8-3331] design ARM has unconnected port ReadData[13]
WARNING: [Synth 8-3331] design ARM has unconnected port ReadData[12]
WARNING: [Synth 8-3331] design ARM has unconnected port ReadData[11]
WARNING: [Synth 8-3331] design ARM has unconnected port ReadData[10]
WARNING: [Synth 8-3331] design ARM has unconnected port ReadData[9]
WARNING: [Synth 8-3331] design ARM has unconnected port ReadData[8]
WARNING: [Synth 8-3331] design ARM has unconnected port ReadData[7]
WARNING: [Synth 8-3331] design ARM has unconnected port ReadData[6]
WARNING: [Synth 8-3331] design ARM has unconnected port ReadData[5]
WARNING: [Synth 8-3331] design ARM has unconnected port ReadData[4]
WARNING: [Synth 8-3331] design ARM has unconnected port ReadData[3]
WARNING: [Synth 8-3331] design ARM has unconnected port ReadData[2]
WARNING: [Synth 8-3331] design ARM has unconnected port ReadData[1]
WARNING: [Synth 8-3331] design ARM has unconnected port ReadData[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 755.477 ; gain = 242.922
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 755.477 ; gain = 242.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 755.477 ; gain = 242.922
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/TOP_Nexys4.xdc]
Finished Parsing XDC File [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/TOP_Nexys4.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/TOP_Nexys4.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 844.430 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 844.430 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 844.430 ; gain = 331.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 844.430 ; gain = 331.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 844.430 ; gain = 331.875
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'uart_tx_state_reg' in module 'UART'
INFO: [Synth 8-802] inferred FSM for state register 'uart_rx_state_reg' in module 'UART'
INFO: [Synth 8-4471] merging register 'CONSOLE_IN_valid_reg' into 'recv_state_reg' [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/TOP_Nexys.vhd:209]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
           wait_for_tick |                              001 |                              001
          send_start_bit |                              010 |                              010
           transmit_data |                              011 |                              011
           send_stop_bit |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'uart_tx_state_reg' using encoding 'sequential' in module 'UART'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
rx_wait_start_synchronise |                               00 |                               00
        rx_get_start_bit |                               01 |                               01
             rx_get_data |                               10 |                               10
         rx_get_stop_bit |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'uart_rx_state_reg' using encoding 'sequential' in module 'UART'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 844.430 ; gain = 331.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 7     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 21    
+---RAMs : 
	               4K Bit         RAMs := 1     
	              512 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   4 Input     32 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 15    
	   5 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TOP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module RegFile 
Detailed RTL Component Info : 
+---RAMs : 
	              512 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Extend 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module CondLogic 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 4     
Module shiftByNPowerOf2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
Module shiftByNPowerOf2__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module shiftByNPowerOf2__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module shiftByNPowerOf2__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module shiftByNPowerOf2__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module ProgramCounter 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module Wrapper 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module UART 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'CondLogic1/N_reg' into 'CondLogic1/Z_reg' [F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/Lab_2_Template/CondLogic.v:88]
WARNING: [Synth 8-6014] Unused sequential element RegFile1/RegBank_reg was removed. 
WARNING: [Synth 8-3331] design ARM has unconnected port WriteData[31]
WARNING: [Synth 8-3331] design ARM has unconnected port WriteData[30]
WARNING: [Synth 8-3331] design ARM has unconnected port WriteData[29]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Wrapper1/ARM1/\CondLogic1/Z_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Wrapper1/\CONSOLE_OUT_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Wrapper1/\CONSOLE_OUT_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Wrapper1/\CONSOLE_OUT_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Wrapper1/\CONSOLE_OUT_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Wrapper1/\CONSOLE_OUT_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Wrapper1/\CONSOLE_OUT_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Wrapper1/\CONSOLE_OUT_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Wrapper1/\CONSOLE_OUT_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Wrapper1/CONSOLE_OUT_valid_reg)
INFO: [Synth 8-3886] merging instance 'SevenSegCat_reg[0]' (FD) to 'SevenSegCat_reg[1]'
INFO: [Synth 8-3886] merging instance 'SevenSegCat_reg[1]' (FD) to 'SevenSegCat_reg[2]'
INFO: [Synth 8-3886] merging instance 'SevenSegCat_reg[2]' (FD) to 'SevenSegCat_reg[3]'
INFO: [Synth 8-3886] merging instance 'SevenSegCat_reg[3]' (FD) to 'SevenSegCat_reg[4]'
INFO: [Synth 8-3886] merging instance 'SevenSegCat_reg[4]' (FD) to 'SevenSegCat_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SevenSegCat_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\SevenSegCat_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\UART1/uart_tx_data_block_reg[7] )
WARNING: [Synth 8-3332] Sequential element (UART1/FSM_sequential_uart_rx_state_reg[1]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (UART1/FSM_sequential_uart_rx_state_reg[0]) is unused and will be removed from module TOP.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 844.430 ; gain = 331.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 853.902 ; gain = 341.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 863.508 ; gain = 350.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 873.539 ; gain = 360.984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4649] Removing BlackBox instance \Wrapper1/ARM1/Decoder1  of module Decoder having unconnected or no output ports
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 879.332 ; gain = 366.777
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 879.332 ; gain = 366.777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 879.332 ; gain = 366.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 879.332 ; gain = 366.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 879.332 ; gain = 366.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 879.332 ; gain = 366.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    10|
|3     |LUT1   |     5|
|4     |LUT2   |     3|
|5     |LUT3   |    12|
|6     |LUT4   |     6|
|7     |LUT5   |     6|
|8     |LUT6   |     7|
|9     |FDCE   |     9|
|10    |FDPE   |     9|
|11    |FDRE   |    34|
|12    |IBUF   |     3|
|13    |OBUF   |    32|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   137|
|2     |  UART1  |UART   |    41|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 879.332 ; gain = 366.777
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 99 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 879.332 ; gain = 277.824
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 879.332 ; gain = 366.777
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 895.598 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
73 Infos, 204 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 895.598 ; gain = 614.266
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 895.598 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/Notes/CG3207/project/CG3207Lab/verilog_lab2/project_1.runs/synth_1/TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_utilization_synth.rpt -pb TOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Sep 20 16:02:13 2020...
