Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Jun 10 18:09:39 2024
| Host         : LAPTOP-LCA5B7K9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k160t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree           2           
TIMING-17  Critical Warning  Non-clocked sequential cell     663         
LUTAR-1    Warning           LUT drives async reset alert    7           
TIMING-16  Warning           Large setup violation           56          
TIMING-18  Warning           Missing input or output delay   18          
TIMING-20  Warning           Non-clocked latch               1           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (728)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (5221)
5. checking no_input_delay (3)
6. checking no_output_delay (29)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (728)
--------------------------
 There are 639 register/latch pins with no clock driven by root clock pin: divider/clk25MHZ_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: timer/clk1/clk_1s_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/load/Load_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/FD64/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift1/FD1/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift1/FD2/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift1/FD3/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift1/FD4/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift1/FD5/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift1/FD6/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift1/FD7/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift2/FD1/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift2/FD2/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift2/FD3/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift2/FD4/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift2/FD5/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift2/FD6/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift2/FD7/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift2/FD8/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift3/FD1/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift3/FD2/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift3/FD3/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift3/FD4/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift3/FD5/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift3/FD6/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift3/FD7/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift3/FD8/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift4/FD1/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift4/FD2/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift4/FD3/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift4/FD4/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift4/FD5/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift4/FD6/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift4/FD7/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift4/FD8/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift5/FD1/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift5/FD2/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift5/FD3/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift5/FD4/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift5/FD5/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift5/FD6/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift5/FD7/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift5/FD8/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift6/FD1/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift6/FD2/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift6/FD3/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift6/FD4/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift6/FD5/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift6/FD6/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift6/FD7/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift6/FD8/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift7/FD1/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift7/FD2/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift7/FD3/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift7/FD4/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift7/FD5/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift7/FD6/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift7/FD7/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift7/FD8/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift8/FD1/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift8/FD2/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift8/FD3/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift8/FD4/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift8/FD5/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift8/FD6/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift8/FD7/Q_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/seg1/s2/shift8/FD8/Q_reg_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (5221)
---------------------------------------------------
 There are 5221 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (29)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.210     -170.091                     56                 1040        0.146        0.000                      0                 1040        4.600        0.000                       0                   545  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -3.210     -170.091                     56                 1040        0.146        0.000                      0                 1040        4.600        0.000                       0                   545  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           56  Failing Endpoints,  Worst Slack       -3.210ns,  Total Violation     -170.091ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.210ns  (required time - arrival time)
  Source:                 game0/gamestart/score_reg[0]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game0/gamestart/count_time_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.835ns  (logic 7.703ns (60.017%)  route 5.132ns (39.983%))
  Logic Levels:           45  (CARRY4=35 DSP48E1=1 LUT1=1 LUT2=4 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.034ns = ( 14.034 - 10.000 ) 
    Source Clock Delay      (SCD):    4.398ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         1.383     4.398    game0/gamestart/clk_IBUF_BUFG
    SLICE_X71Y76         FDRE                                         r  game0/gamestart/score_reg[0]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y76         FDRE (Prop_fdre_C_Q)         0.223     4.621 r  game0/gamestart/score_reg[0]_replica_2/Q
                         net (fo=2, routed)           0.221     4.842    game0/gamestart/score[0]_repN_2
    SLICE_X70Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     5.139 r  game0/gamestart/state2_i_148/CO[3]
                         net (fo=1, routed)           0.007     5.146    game0/gamestart/state2_i_148_n_1
    SLICE_X70Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.200 r  game0/gamestart/state2_i_115/CO[3]
                         net (fo=1, routed)           0.000     5.200    game0/gamestart/state2_i_115_n_1
    SLICE_X70Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.254 r  game0/gamestart/state2_i_80/CO[3]
                         net (fo=1, routed)           0.000     5.254    game0/gamestart/state2_i_80_n_1
    SLICE_X70Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     5.362 f  game0/gamestart/state2_i_45/O[0]
                         net (fo=7, routed)           0.354     5.717    game0/gamestart/state5[13]
    SLICE_X71Y77         LUT1 (Prop_lut1_I0_O)        0.123     5.840 r  game0/gamestart/state2_i_43/O
                         net (fo=1, routed)           0.000     5.840    game0/gamestart/state2_i_43_n_1
    SLICE_X71Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.107 r  game0/gamestart/state2_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.107    game0/gamestart/state2_i_14_n_1
    SLICE_X71Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     6.184 r  game0/gamestart/state2_i_8/CO[1]
                         net (fo=22, routed)          0.454     6.638    game0/gamestart/state4[5]
    SLICE_X69Y74         LUT2 (Prop_lut2_I0_O)        0.122     6.760 r  game0/gamestart/state2_i_151/O
                         net (fo=1, routed)           0.000     6.760    game0/gamestart/state2_i_151_n_1
    SLICE_X69Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.027 r  game0/gamestart/state2_i_116/CO[3]
                         net (fo=1, routed)           0.007     7.034    game0/gamestart/state2_i_116_n_1
    SLICE_X69Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.087 r  game0/gamestart/state2_i_81/CO[3]
                         net (fo=1, routed)           0.000     7.087    game0/gamestart/state2_i_81_n_1
    SLICE_X69Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.140 r  game0/gamestart/state2_i_46/CO[3]
                         net (fo=1, routed)           0.000     7.140    game0/gamestart/state2_i_46_n_1
    SLICE_X69Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.193 r  game0/gamestart/state2_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.193    game0/gamestart/state2_i_17_n_1
    SLICE_X69Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     7.303 r  game0/gamestart/state2_i_9/CO[2]
                         net (fo=24, routed)          0.477     7.780    game0/gamestart/state4[4]
    SLICE_X68Y74         LUT2 (Prop_lut2_I1_O)        0.129     7.909 r  game0/gamestart/state2_i_155/O
                         net (fo=1, routed)           0.000     7.909    game0/gamestart/state2_i_155_n_1
    SLICE_X68Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.165 r  game0/gamestart/state2_i_121/CO[3]
                         net (fo=1, routed)           0.007     8.173    game0/gamestart/state2_i_121_n_1
    SLICE_X68Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.227 r  game0/gamestart/state2_i_86/CO[3]
                         net (fo=1, routed)           0.000     8.227    game0/gamestart/state2_i_86_n_1
    SLICE_X68Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.281 r  game0/gamestart/state2_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.281    game0/gamestart/state2_i_51_n_1
    SLICE_X68Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.335 r  game0/gamestart/state2_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.335    game0/gamestart/state2_i_21_n_1
    SLICE_X68Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     8.445 r  game0/gamestart/state2_i_10/CO[2]
                         net (fo=25, routed)          0.476     8.921    game0/gamestart/state4[3]
    SLICE_X67Y74         LUT2 (Prop_lut2_I1_O)        0.128     9.049 r  game0/gamestart/state2_i_162/O
                         net (fo=1, routed)           0.000     9.049    game0/gamestart/state2_i_162_n_1
    SLICE_X67Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.316 r  game0/gamestart/state2_i_127/CO[3]
                         net (fo=1, routed)           0.007     9.323    game0/gamestart/state2_i_127_n_1
    SLICE_X67Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.376 r  game0/gamestart/state2_i_92/CO[3]
                         net (fo=1, routed)           0.000     9.376    game0/gamestart/state2_i_92_n_1
    SLICE_X67Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.429 r  game0/gamestart/state2_i_57/CO[3]
                         net (fo=1, routed)           0.000     9.429    game0/gamestart/state2_i_57_n_1
    SLICE_X67Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.482 r  game0/gamestart/state2_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.482    game0/gamestart/state2_i_26_n_1
    SLICE_X67Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     9.592 r  game0/gamestart/state2_i_13/CO[2]
                         net (fo=25, routed)          0.438    10.030    game0/gamestart/state4[2]
    SLICE_X66Y74         LUT2 (Prop_lut2_I0_O)        0.129    10.159 r  game0/gamestart/state2_i_158/O
                         net (fo=1, routed)           0.000    10.159    game0/gamestart/state2_i_158_n_1
    SLICE_X66Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.415 r  game0/gamestart/state2_i_126/CO[3]
                         net (fo=1, routed)           0.007    10.423    game0/gamestart/state2_i_126_n_1
    SLICE_X66Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.477 r  game0/gamestart/state2_i_91/CO[3]
                         net (fo=1, routed)           0.000    10.477    game0/gamestart/state2_i_91_n_1
    SLICE_X66Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.531 r  game0/gamestart/state2_i_56/CO[3]
                         net (fo=1, routed)           0.000    10.531    game0/gamestart/state2_i_56_n_1
    SLICE_X66Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.585 r  game0/gamestart/state2_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.585    game0/gamestart/state2_i_25_n_1
    SLICE_X66Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    10.695 r  game0/gamestart/state2_i_11/CO[2]
                         net (fo=27, routed)          0.491    11.185    game0/gamestart/state4[1]
    SLICE_X65Y74         LUT3 (Prop_lut3_I0_O)        0.128    11.313 r  game0/gamestart/state2_i_166/O
                         net (fo=1, routed)           0.000    11.313    game0/gamestart/state2_i_166_n_1
    SLICE_X65Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.580 r  game0/gamestart/state2_i_136/CO[3]
                         net (fo=1, routed)           0.007    11.588    game0/gamestart/state2_i_136_n_1
    SLICE_X65Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.641 r  game0/gamestart/state2_i_101/CO[3]
                         net (fo=1, routed)           0.000    11.641    game0/gamestart/state2_i_101_n_1
    SLICE_X65Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.694 r  game0/gamestart/state2_i_66/CO[3]
                         net (fo=1, routed)           0.000    11.694    game0/gamestart/state2_i_66_n_1
    SLICE_X65Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.747 r  game0/gamestart/state2_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.747    game0/gamestart/state2_i_30_n_1
    SLICE_X65Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    11.824 r  game0/gamestart/state2_i_12/CO[1]
                         net (fo=7, routed)           0.391    12.214    game0/gamestart/state4[0]
    SLICE_X66Y80         LUT5 (Prop_lut5_I2_O)        0.122    12.336 r  game0/gamestart/state2_i_3/O
                         net (fo=1, routed)           0.231    12.568    game0/gamestart/B[4]
    DSP48_X3Y32          DSP48E1 (Prop_dsp48e1_B[4]_P[2])
                                                      2.607    15.175 r  game0/gamestart/state2/P[2]
                         net (fo=2, routed)           0.644    15.819    game0/gamestart/state2_n_104
    SLICE_X58Y80         LUT4 (Prop_lut4_I2_O)        0.043    15.862 r  game0/gamestart/count_time[31]_i_38/O
                         net (fo=1, routed)           0.000    15.862    game0/gamestart/count_time[31]_i_38_n_1
    SLICE_X58Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    16.118 r  game0/gamestart/count_time_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.118    game0/gamestart/count_time_reg[31]_i_23_n_1
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.172 r  game0/gamestart/count_time_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000    16.172    game0/gamestart/count_time_reg[31]_i_14_n_1
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.226 r  game0/gamestart/count_time_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.226    game0/gamestart/count_time_reg[31]_i_7_n_1
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.280 f  game0/gamestart/count_time_reg[31]_i_5/CO[3]
                         net (fo=4, routed)           0.492    16.772    game0/gamestart/CO[0]
    SLICE_X62Y83         LUT5 (Prop_lut5_I3_O)        0.043    16.815 r  game0/gamestart/count_time[31]_i_1/O
                         net (fo=31, routed)          0.418    17.233    game0/gamestart/count_time[31]_i_1_n_1
    SLICE_X65Y83         FDRE                                         r  game0/gamestart/count_time_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         1.259    14.034    game0/gamestart/clk_IBUF_BUFG
    SLICE_X65Y83         FDRE                                         r  game0/gamestart/count_time_reg[10]/C
                         clock pessimism              0.328    14.362    
                         clock uncertainty           -0.035    14.327    
    SLICE_X65Y83         FDRE (Setup_fdre_C_R)       -0.304    14.023    game0/gamestart/count_time_reg[10]
  -------------------------------------------------------------------
                         required time                         14.023    
                         arrival time                         -17.233    
  -------------------------------------------------------------------
                         slack                                 -3.210    

Slack (VIOLATED) :        -3.210ns  (required time - arrival time)
  Source:                 game0/gamestart/score_reg[0]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game0/gamestart/count_time_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.835ns  (logic 7.703ns (60.017%)  route 5.132ns (39.983%))
  Logic Levels:           45  (CARRY4=35 DSP48E1=1 LUT1=1 LUT2=4 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.034ns = ( 14.034 - 10.000 ) 
    Source Clock Delay      (SCD):    4.398ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         1.383     4.398    game0/gamestart/clk_IBUF_BUFG
    SLICE_X71Y76         FDRE                                         r  game0/gamestart/score_reg[0]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y76         FDRE (Prop_fdre_C_Q)         0.223     4.621 r  game0/gamestart/score_reg[0]_replica_2/Q
                         net (fo=2, routed)           0.221     4.842    game0/gamestart/score[0]_repN_2
    SLICE_X70Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     5.139 r  game0/gamestart/state2_i_148/CO[3]
                         net (fo=1, routed)           0.007     5.146    game0/gamestart/state2_i_148_n_1
    SLICE_X70Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.200 r  game0/gamestart/state2_i_115/CO[3]
                         net (fo=1, routed)           0.000     5.200    game0/gamestart/state2_i_115_n_1
    SLICE_X70Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.254 r  game0/gamestart/state2_i_80/CO[3]
                         net (fo=1, routed)           0.000     5.254    game0/gamestart/state2_i_80_n_1
    SLICE_X70Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     5.362 f  game0/gamestart/state2_i_45/O[0]
                         net (fo=7, routed)           0.354     5.717    game0/gamestart/state5[13]
    SLICE_X71Y77         LUT1 (Prop_lut1_I0_O)        0.123     5.840 r  game0/gamestart/state2_i_43/O
                         net (fo=1, routed)           0.000     5.840    game0/gamestart/state2_i_43_n_1
    SLICE_X71Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.107 r  game0/gamestart/state2_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.107    game0/gamestart/state2_i_14_n_1
    SLICE_X71Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     6.184 r  game0/gamestart/state2_i_8/CO[1]
                         net (fo=22, routed)          0.454     6.638    game0/gamestart/state4[5]
    SLICE_X69Y74         LUT2 (Prop_lut2_I0_O)        0.122     6.760 r  game0/gamestart/state2_i_151/O
                         net (fo=1, routed)           0.000     6.760    game0/gamestart/state2_i_151_n_1
    SLICE_X69Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.027 r  game0/gamestart/state2_i_116/CO[3]
                         net (fo=1, routed)           0.007     7.034    game0/gamestart/state2_i_116_n_1
    SLICE_X69Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.087 r  game0/gamestart/state2_i_81/CO[3]
                         net (fo=1, routed)           0.000     7.087    game0/gamestart/state2_i_81_n_1
    SLICE_X69Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.140 r  game0/gamestart/state2_i_46/CO[3]
                         net (fo=1, routed)           0.000     7.140    game0/gamestart/state2_i_46_n_1
    SLICE_X69Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.193 r  game0/gamestart/state2_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.193    game0/gamestart/state2_i_17_n_1
    SLICE_X69Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     7.303 r  game0/gamestart/state2_i_9/CO[2]
                         net (fo=24, routed)          0.477     7.780    game0/gamestart/state4[4]
    SLICE_X68Y74         LUT2 (Prop_lut2_I1_O)        0.129     7.909 r  game0/gamestart/state2_i_155/O
                         net (fo=1, routed)           0.000     7.909    game0/gamestart/state2_i_155_n_1
    SLICE_X68Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.165 r  game0/gamestart/state2_i_121/CO[3]
                         net (fo=1, routed)           0.007     8.173    game0/gamestart/state2_i_121_n_1
    SLICE_X68Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.227 r  game0/gamestart/state2_i_86/CO[3]
                         net (fo=1, routed)           0.000     8.227    game0/gamestart/state2_i_86_n_1
    SLICE_X68Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.281 r  game0/gamestart/state2_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.281    game0/gamestart/state2_i_51_n_1
    SLICE_X68Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.335 r  game0/gamestart/state2_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.335    game0/gamestart/state2_i_21_n_1
    SLICE_X68Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     8.445 r  game0/gamestart/state2_i_10/CO[2]
                         net (fo=25, routed)          0.476     8.921    game0/gamestart/state4[3]
    SLICE_X67Y74         LUT2 (Prop_lut2_I1_O)        0.128     9.049 r  game0/gamestart/state2_i_162/O
                         net (fo=1, routed)           0.000     9.049    game0/gamestart/state2_i_162_n_1
    SLICE_X67Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.316 r  game0/gamestart/state2_i_127/CO[3]
                         net (fo=1, routed)           0.007     9.323    game0/gamestart/state2_i_127_n_1
    SLICE_X67Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.376 r  game0/gamestart/state2_i_92/CO[3]
                         net (fo=1, routed)           0.000     9.376    game0/gamestart/state2_i_92_n_1
    SLICE_X67Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.429 r  game0/gamestart/state2_i_57/CO[3]
                         net (fo=1, routed)           0.000     9.429    game0/gamestart/state2_i_57_n_1
    SLICE_X67Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.482 r  game0/gamestart/state2_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.482    game0/gamestart/state2_i_26_n_1
    SLICE_X67Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     9.592 r  game0/gamestart/state2_i_13/CO[2]
                         net (fo=25, routed)          0.438    10.030    game0/gamestart/state4[2]
    SLICE_X66Y74         LUT2 (Prop_lut2_I0_O)        0.129    10.159 r  game0/gamestart/state2_i_158/O
                         net (fo=1, routed)           0.000    10.159    game0/gamestart/state2_i_158_n_1
    SLICE_X66Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.415 r  game0/gamestart/state2_i_126/CO[3]
                         net (fo=1, routed)           0.007    10.423    game0/gamestart/state2_i_126_n_1
    SLICE_X66Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.477 r  game0/gamestart/state2_i_91/CO[3]
                         net (fo=1, routed)           0.000    10.477    game0/gamestart/state2_i_91_n_1
    SLICE_X66Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.531 r  game0/gamestart/state2_i_56/CO[3]
                         net (fo=1, routed)           0.000    10.531    game0/gamestart/state2_i_56_n_1
    SLICE_X66Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.585 r  game0/gamestart/state2_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.585    game0/gamestart/state2_i_25_n_1
    SLICE_X66Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    10.695 r  game0/gamestart/state2_i_11/CO[2]
                         net (fo=27, routed)          0.491    11.185    game0/gamestart/state4[1]
    SLICE_X65Y74         LUT3 (Prop_lut3_I0_O)        0.128    11.313 r  game0/gamestart/state2_i_166/O
                         net (fo=1, routed)           0.000    11.313    game0/gamestart/state2_i_166_n_1
    SLICE_X65Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.580 r  game0/gamestart/state2_i_136/CO[3]
                         net (fo=1, routed)           0.007    11.588    game0/gamestart/state2_i_136_n_1
    SLICE_X65Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.641 r  game0/gamestart/state2_i_101/CO[3]
                         net (fo=1, routed)           0.000    11.641    game0/gamestart/state2_i_101_n_1
    SLICE_X65Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.694 r  game0/gamestart/state2_i_66/CO[3]
                         net (fo=1, routed)           0.000    11.694    game0/gamestart/state2_i_66_n_1
    SLICE_X65Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.747 r  game0/gamestart/state2_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.747    game0/gamestart/state2_i_30_n_1
    SLICE_X65Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    11.824 r  game0/gamestart/state2_i_12/CO[1]
                         net (fo=7, routed)           0.391    12.214    game0/gamestart/state4[0]
    SLICE_X66Y80         LUT5 (Prop_lut5_I2_O)        0.122    12.336 r  game0/gamestart/state2_i_3/O
                         net (fo=1, routed)           0.231    12.568    game0/gamestart/B[4]
    DSP48_X3Y32          DSP48E1 (Prop_dsp48e1_B[4]_P[2])
                                                      2.607    15.175 r  game0/gamestart/state2/P[2]
                         net (fo=2, routed)           0.644    15.819    game0/gamestart/state2_n_104
    SLICE_X58Y80         LUT4 (Prop_lut4_I2_O)        0.043    15.862 r  game0/gamestart/count_time[31]_i_38/O
                         net (fo=1, routed)           0.000    15.862    game0/gamestart/count_time[31]_i_38_n_1
    SLICE_X58Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    16.118 r  game0/gamestart/count_time_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.118    game0/gamestart/count_time_reg[31]_i_23_n_1
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.172 r  game0/gamestart/count_time_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000    16.172    game0/gamestart/count_time_reg[31]_i_14_n_1
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.226 r  game0/gamestart/count_time_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.226    game0/gamestart/count_time_reg[31]_i_7_n_1
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.280 f  game0/gamestart/count_time_reg[31]_i_5/CO[3]
                         net (fo=4, routed)           0.492    16.772    game0/gamestart/CO[0]
    SLICE_X62Y83         LUT5 (Prop_lut5_I3_O)        0.043    16.815 r  game0/gamestart/count_time[31]_i_1/O
                         net (fo=31, routed)          0.418    17.233    game0/gamestart/count_time[31]_i_1_n_1
    SLICE_X65Y83         FDRE                                         r  game0/gamestart/count_time_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         1.259    14.034    game0/gamestart/clk_IBUF_BUFG
    SLICE_X65Y83         FDRE                                         r  game0/gamestart/count_time_reg[11]/C
                         clock pessimism              0.328    14.362    
                         clock uncertainty           -0.035    14.327    
    SLICE_X65Y83         FDRE (Setup_fdre_C_R)       -0.304    14.023    game0/gamestart/count_time_reg[11]
  -------------------------------------------------------------------
                         required time                         14.023    
                         arrival time                         -17.233    
  -------------------------------------------------------------------
                         slack                                 -3.210    

Slack (VIOLATED) :        -3.210ns  (required time - arrival time)
  Source:                 game0/gamestart/score_reg[0]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game0/gamestart/count_time_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.835ns  (logic 7.703ns (60.017%)  route 5.132ns (39.983%))
  Logic Levels:           45  (CARRY4=35 DSP48E1=1 LUT1=1 LUT2=4 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.034ns = ( 14.034 - 10.000 ) 
    Source Clock Delay      (SCD):    4.398ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         1.383     4.398    game0/gamestart/clk_IBUF_BUFG
    SLICE_X71Y76         FDRE                                         r  game0/gamestart/score_reg[0]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y76         FDRE (Prop_fdre_C_Q)         0.223     4.621 r  game0/gamestart/score_reg[0]_replica_2/Q
                         net (fo=2, routed)           0.221     4.842    game0/gamestart/score[0]_repN_2
    SLICE_X70Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     5.139 r  game0/gamestart/state2_i_148/CO[3]
                         net (fo=1, routed)           0.007     5.146    game0/gamestart/state2_i_148_n_1
    SLICE_X70Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.200 r  game0/gamestart/state2_i_115/CO[3]
                         net (fo=1, routed)           0.000     5.200    game0/gamestart/state2_i_115_n_1
    SLICE_X70Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.254 r  game0/gamestart/state2_i_80/CO[3]
                         net (fo=1, routed)           0.000     5.254    game0/gamestart/state2_i_80_n_1
    SLICE_X70Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     5.362 f  game0/gamestart/state2_i_45/O[0]
                         net (fo=7, routed)           0.354     5.717    game0/gamestart/state5[13]
    SLICE_X71Y77         LUT1 (Prop_lut1_I0_O)        0.123     5.840 r  game0/gamestart/state2_i_43/O
                         net (fo=1, routed)           0.000     5.840    game0/gamestart/state2_i_43_n_1
    SLICE_X71Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.107 r  game0/gamestart/state2_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.107    game0/gamestart/state2_i_14_n_1
    SLICE_X71Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     6.184 r  game0/gamestart/state2_i_8/CO[1]
                         net (fo=22, routed)          0.454     6.638    game0/gamestart/state4[5]
    SLICE_X69Y74         LUT2 (Prop_lut2_I0_O)        0.122     6.760 r  game0/gamestart/state2_i_151/O
                         net (fo=1, routed)           0.000     6.760    game0/gamestart/state2_i_151_n_1
    SLICE_X69Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.027 r  game0/gamestart/state2_i_116/CO[3]
                         net (fo=1, routed)           0.007     7.034    game0/gamestart/state2_i_116_n_1
    SLICE_X69Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.087 r  game0/gamestart/state2_i_81/CO[3]
                         net (fo=1, routed)           0.000     7.087    game0/gamestart/state2_i_81_n_1
    SLICE_X69Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.140 r  game0/gamestart/state2_i_46/CO[3]
                         net (fo=1, routed)           0.000     7.140    game0/gamestart/state2_i_46_n_1
    SLICE_X69Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.193 r  game0/gamestart/state2_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.193    game0/gamestart/state2_i_17_n_1
    SLICE_X69Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     7.303 r  game0/gamestart/state2_i_9/CO[2]
                         net (fo=24, routed)          0.477     7.780    game0/gamestart/state4[4]
    SLICE_X68Y74         LUT2 (Prop_lut2_I1_O)        0.129     7.909 r  game0/gamestart/state2_i_155/O
                         net (fo=1, routed)           0.000     7.909    game0/gamestart/state2_i_155_n_1
    SLICE_X68Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.165 r  game0/gamestart/state2_i_121/CO[3]
                         net (fo=1, routed)           0.007     8.173    game0/gamestart/state2_i_121_n_1
    SLICE_X68Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.227 r  game0/gamestart/state2_i_86/CO[3]
                         net (fo=1, routed)           0.000     8.227    game0/gamestart/state2_i_86_n_1
    SLICE_X68Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.281 r  game0/gamestart/state2_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.281    game0/gamestart/state2_i_51_n_1
    SLICE_X68Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.335 r  game0/gamestart/state2_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.335    game0/gamestart/state2_i_21_n_1
    SLICE_X68Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     8.445 r  game0/gamestart/state2_i_10/CO[2]
                         net (fo=25, routed)          0.476     8.921    game0/gamestart/state4[3]
    SLICE_X67Y74         LUT2 (Prop_lut2_I1_O)        0.128     9.049 r  game0/gamestart/state2_i_162/O
                         net (fo=1, routed)           0.000     9.049    game0/gamestart/state2_i_162_n_1
    SLICE_X67Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.316 r  game0/gamestart/state2_i_127/CO[3]
                         net (fo=1, routed)           0.007     9.323    game0/gamestart/state2_i_127_n_1
    SLICE_X67Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.376 r  game0/gamestart/state2_i_92/CO[3]
                         net (fo=1, routed)           0.000     9.376    game0/gamestart/state2_i_92_n_1
    SLICE_X67Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.429 r  game0/gamestart/state2_i_57/CO[3]
                         net (fo=1, routed)           0.000     9.429    game0/gamestart/state2_i_57_n_1
    SLICE_X67Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.482 r  game0/gamestart/state2_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.482    game0/gamestart/state2_i_26_n_1
    SLICE_X67Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     9.592 r  game0/gamestart/state2_i_13/CO[2]
                         net (fo=25, routed)          0.438    10.030    game0/gamestart/state4[2]
    SLICE_X66Y74         LUT2 (Prop_lut2_I0_O)        0.129    10.159 r  game0/gamestart/state2_i_158/O
                         net (fo=1, routed)           0.000    10.159    game0/gamestart/state2_i_158_n_1
    SLICE_X66Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.415 r  game0/gamestart/state2_i_126/CO[3]
                         net (fo=1, routed)           0.007    10.423    game0/gamestart/state2_i_126_n_1
    SLICE_X66Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.477 r  game0/gamestart/state2_i_91/CO[3]
                         net (fo=1, routed)           0.000    10.477    game0/gamestart/state2_i_91_n_1
    SLICE_X66Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.531 r  game0/gamestart/state2_i_56/CO[3]
                         net (fo=1, routed)           0.000    10.531    game0/gamestart/state2_i_56_n_1
    SLICE_X66Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.585 r  game0/gamestart/state2_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.585    game0/gamestart/state2_i_25_n_1
    SLICE_X66Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    10.695 r  game0/gamestart/state2_i_11/CO[2]
                         net (fo=27, routed)          0.491    11.185    game0/gamestart/state4[1]
    SLICE_X65Y74         LUT3 (Prop_lut3_I0_O)        0.128    11.313 r  game0/gamestart/state2_i_166/O
                         net (fo=1, routed)           0.000    11.313    game0/gamestart/state2_i_166_n_1
    SLICE_X65Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.580 r  game0/gamestart/state2_i_136/CO[3]
                         net (fo=1, routed)           0.007    11.588    game0/gamestart/state2_i_136_n_1
    SLICE_X65Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.641 r  game0/gamestart/state2_i_101/CO[3]
                         net (fo=1, routed)           0.000    11.641    game0/gamestart/state2_i_101_n_1
    SLICE_X65Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.694 r  game0/gamestart/state2_i_66/CO[3]
                         net (fo=1, routed)           0.000    11.694    game0/gamestart/state2_i_66_n_1
    SLICE_X65Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.747 r  game0/gamestart/state2_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.747    game0/gamestart/state2_i_30_n_1
    SLICE_X65Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    11.824 r  game0/gamestart/state2_i_12/CO[1]
                         net (fo=7, routed)           0.391    12.214    game0/gamestart/state4[0]
    SLICE_X66Y80         LUT5 (Prop_lut5_I2_O)        0.122    12.336 r  game0/gamestart/state2_i_3/O
                         net (fo=1, routed)           0.231    12.568    game0/gamestart/B[4]
    DSP48_X3Y32          DSP48E1 (Prop_dsp48e1_B[4]_P[2])
                                                      2.607    15.175 r  game0/gamestart/state2/P[2]
                         net (fo=2, routed)           0.644    15.819    game0/gamestart/state2_n_104
    SLICE_X58Y80         LUT4 (Prop_lut4_I2_O)        0.043    15.862 r  game0/gamestart/count_time[31]_i_38/O
                         net (fo=1, routed)           0.000    15.862    game0/gamestart/count_time[31]_i_38_n_1
    SLICE_X58Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    16.118 r  game0/gamestart/count_time_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.118    game0/gamestart/count_time_reg[31]_i_23_n_1
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.172 r  game0/gamestart/count_time_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000    16.172    game0/gamestart/count_time_reg[31]_i_14_n_1
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.226 r  game0/gamestart/count_time_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.226    game0/gamestart/count_time_reg[31]_i_7_n_1
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.280 f  game0/gamestart/count_time_reg[31]_i_5/CO[3]
                         net (fo=4, routed)           0.492    16.772    game0/gamestart/CO[0]
    SLICE_X62Y83         LUT5 (Prop_lut5_I3_O)        0.043    16.815 r  game0/gamestart/count_time[31]_i_1/O
                         net (fo=31, routed)          0.418    17.233    game0/gamestart/count_time[31]_i_1_n_1
    SLICE_X65Y83         FDRE                                         r  game0/gamestart/count_time_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         1.259    14.034    game0/gamestart/clk_IBUF_BUFG
    SLICE_X65Y83         FDRE                                         r  game0/gamestart/count_time_reg[12]/C
                         clock pessimism              0.328    14.362    
                         clock uncertainty           -0.035    14.327    
    SLICE_X65Y83         FDRE (Setup_fdre_C_R)       -0.304    14.023    game0/gamestart/count_time_reg[12]
  -------------------------------------------------------------------
                         required time                         14.023    
                         arrival time                         -17.233    
  -------------------------------------------------------------------
                         slack                                 -3.210    

Slack (VIOLATED) :        -3.210ns  (required time - arrival time)
  Source:                 game0/gamestart/score_reg[0]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game0/gamestart/count_time_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.835ns  (logic 7.703ns (60.017%)  route 5.132ns (39.983%))
  Logic Levels:           45  (CARRY4=35 DSP48E1=1 LUT1=1 LUT2=4 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.034ns = ( 14.034 - 10.000 ) 
    Source Clock Delay      (SCD):    4.398ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         1.383     4.398    game0/gamestart/clk_IBUF_BUFG
    SLICE_X71Y76         FDRE                                         r  game0/gamestart/score_reg[0]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y76         FDRE (Prop_fdre_C_Q)         0.223     4.621 r  game0/gamestart/score_reg[0]_replica_2/Q
                         net (fo=2, routed)           0.221     4.842    game0/gamestart/score[0]_repN_2
    SLICE_X70Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     5.139 r  game0/gamestart/state2_i_148/CO[3]
                         net (fo=1, routed)           0.007     5.146    game0/gamestart/state2_i_148_n_1
    SLICE_X70Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.200 r  game0/gamestart/state2_i_115/CO[3]
                         net (fo=1, routed)           0.000     5.200    game0/gamestart/state2_i_115_n_1
    SLICE_X70Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.254 r  game0/gamestart/state2_i_80/CO[3]
                         net (fo=1, routed)           0.000     5.254    game0/gamestart/state2_i_80_n_1
    SLICE_X70Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     5.362 f  game0/gamestart/state2_i_45/O[0]
                         net (fo=7, routed)           0.354     5.717    game0/gamestart/state5[13]
    SLICE_X71Y77         LUT1 (Prop_lut1_I0_O)        0.123     5.840 r  game0/gamestart/state2_i_43/O
                         net (fo=1, routed)           0.000     5.840    game0/gamestart/state2_i_43_n_1
    SLICE_X71Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.107 r  game0/gamestart/state2_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.107    game0/gamestart/state2_i_14_n_1
    SLICE_X71Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     6.184 r  game0/gamestart/state2_i_8/CO[1]
                         net (fo=22, routed)          0.454     6.638    game0/gamestart/state4[5]
    SLICE_X69Y74         LUT2 (Prop_lut2_I0_O)        0.122     6.760 r  game0/gamestart/state2_i_151/O
                         net (fo=1, routed)           0.000     6.760    game0/gamestart/state2_i_151_n_1
    SLICE_X69Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.027 r  game0/gamestart/state2_i_116/CO[3]
                         net (fo=1, routed)           0.007     7.034    game0/gamestart/state2_i_116_n_1
    SLICE_X69Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.087 r  game0/gamestart/state2_i_81/CO[3]
                         net (fo=1, routed)           0.000     7.087    game0/gamestart/state2_i_81_n_1
    SLICE_X69Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.140 r  game0/gamestart/state2_i_46/CO[3]
                         net (fo=1, routed)           0.000     7.140    game0/gamestart/state2_i_46_n_1
    SLICE_X69Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.193 r  game0/gamestart/state2_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.193    game0/gamestart/state2_i_17_n_1
    SLICE_X69Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     7.303 r  game0/gamestart/state2_i_9/CO[2]
                         net (fo=24, routed)          0.477     7.780    game0/gamestart/state4[4]
    SLICE_X68Y74         LUT2 (Prop_lut2_I1_O)        0.129     7.909 r  game0/gamestart/state2_i_155/O
                         net (fo=1, routed)           0.000     7.909    game0/gamestart/state2_i_155_n_1
    SLICE_X68Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.165 r  game0/gamestart/state2_i_121/CO[3]
                         net (fo=1, routed)           0.007     8.173    game0/gamestart/state2_i_121_n_1
    SLICE_X68Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.227 r  game0/gamestart/state2_i_86/CO[3]
                         net (fo=1, routed)           0.000     8.227    game0/gamestart/state2_i_86_n_1
    SLICE_X68Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.281 r  game0/gamestart/state2_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.281    game0/gamestart/state2_i_51_n_1
    SLICE_X68Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.335 r  game0/gamestart/state2_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.335    game0/gamestart/state2_i_21_n_1
    SLICE_X68Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     8.445 r  game0/gamestart/state2_i_10/CO[2]
                         net (fo=25, routed)          0.476     8.921    game0/gamestart/state4[3]
    SLICE_X67Y74         LUT2 (Prop_lut2_I1_O)        0.128     9.049 r  game0/gamestart/state2_i_162/O
                         net (fo=1, routed)           0.000     9.049    game0/gamestart/state2_i_162_n_1
    SLICE_X67Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.316 r  game0/gamestart/state2_i_127/CO[3]
                         net (fo=1, routed)           0.007     9.323    game0/gamestart/state2_i_127_n_1
    SLICE_X67Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.376 r  game0/gamestart/state2_i_92/CO[3]
                         net (fo=1, routed)           0.000     9.376    game0/gamestart/state2_i_92_n_1
    SLICE_X67Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.429 r  game0/gamestart/state2_i_57/CO[3]
                         net (fo=1, routed)           0.000     9.429    game0/gamestart/state2_i_57_n_1
    SLICE_X67Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.482 r  game0/gamestart/state2_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.482    game0/gamestart/state2_i_26_n_1
    SLICE_X67Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     9.592 r  game0/gamestart/state2_i_13/CO[2]
                         net (fo=25, routed)          0.438    10.030    game0/gamestart/state4[2]
    SLICE_X66Y74         LUT2 (Prop_lut2_I0_O)        0.129    10.159 r  game0/gamestart/state2_i_158/O
                         net (fo=1, routed)           0.000    10.159    game0/gamestart/state2_i_158_n_1
    SLICE_X66Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.415 r  game0/gamestart/state2_i_126/CO[3]
                         net (fo=1, routed)           0.007    10.423    game0/gamestart/state2_i_126_n_1
    SLICE_X66Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.477 r  game0/gamestart/state2_i_91/CO[3]
                         net (fo=1, routed)           0.000    10.477    game0/gamestart/state2_i_91_n_1
    SLICE_X66Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.531 r  game0/gamestart/state2_i_56/CO[3]
                         net (fo=1, routed)           0.000    10.531    game0/gamestart/state2_i_56_n_1
    SLICE_X66Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.585 r  game0/gamestart/state2_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.585    game0/gamestart/state2_i_25_n_1
    SLICE_X66Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    10.695 r  game0/gamestart/state2_i_11/CO[2]
                         net (fo=27, routed)          0.491    11.185    game0/gamestart/state4[1]
    SLICE_X65Y74         LUT3 (Prop_lut3_I0_O)        0.128    11.313 r  game0/gamestart/state2_i_166/O
                         net (fo=1, routed)           0.000    11.313    game0/gamestart/state2_i_166_n_1
    SLICE_X65Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.580 r  game0/gamestart/state2_i_136/CO[3]
                         net (fo=1, routed)           0.007    11.588    game0/gamestart/state2_i_136_n_1
    SLICE_X65Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.641 r  game0/gamestart/state2_i_101/CO[3]
                         net (fo=1, routed)           0.000    11.641    game0/gamestart/state2_i_101_n_1
    SLICE_X65Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.694 r  game0/gamestart/state2_i_66/CO[3]
                         net (fo=1, routed)           0.000    11.694    game0/gamestart/state2_i_66_n_1
    SLICE_X65Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.747 r  game0/gamestart/state2_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.747    game0/gamestart/state2_i_30_n_1
    SLICE_X65Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    11.824 r  game0/gamestart/state2_i_12/CO[1]
                         net (fo=7, routed)           0.391    12.214    game0/gamestart/state4[0]
    SLICE_X66Y80         LUT5 (Prop_lut5_I2_O)        0.122    12.336 r  game0/gamestart/state2_i_3/O
                         net (fo=1, routed)           0.231    12.568    game0/gamestart/B[4]
    DSP48_X3Y32          DSP48E1 (Prop_dsp48e1_B[4]_P[2])
                                                      2.607    15.175 r  game0/gamestart/state2/P[2]
                         net (fo=2, routed)           0.644    15.819    game0/gamestart/state2_n_104
    SLICE_X58Y80         LUT4 (Prop_lut4_I2_O)        0.043    15.862 r  game0/gamestart/count_time[31]_i_38/O
                         net (fo=1, routed)           0.000    15.862    game0/gamestart/count_time[31]_i_38_n_1
    SLICE_X58Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    16.118 r  game0/gamestart/count_time_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.118    game0/gamestart/count_time_reg[31]_i_23_n_1
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.172 r  game0/gamestart/count_time_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000    16.172    game0/gamestart/count_time_reg[31]_i_14_n_1
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.226 r  game0/gamestart/count_time_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.226    game0/gamestart/count_time_reg[31]_i_7_n_1
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.280 f  game0/gamestart/count_time_reg[31]_i_5/CO[3]
                         net (fo=4, routed)           0.492    16.772    game0/gamestart/CO[0]
    SLICE_X62Y83         LUT5 (Prop_lut5_I3_O)        0.043    16.815 r  game0/gamestart/count_time[31]_i_1/O
                         net (fo=31, routed)          0.418    17.233    game0/gamestart/count_time[31]_i_1_n_1
    SLICE_X65Y83         FDRE                                         r  game0/gamestart/count_time_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         1.259    14.034    game0/gamestart/clk_IBUF_BUFG
    SLICE_X65Y83         FDRE                                         r  game0/gamestart/count_time_reg[28]/C
                         clock pessimism              0.328    14.362    
                         clock uncertainty           -0.035    14.327    
    SLICE_X65Y83         FDRE (Setup_fdre_C_R)       -0.304    14.023    game0/gamestart/count_time_reg[28]
  -------------------------------------------------------------------
                         required time                         14.023    
                         arrival time                         -17.233    
  -------------------------------------------------------------------
                         slack                                 -3.210    

Slack (VIOLATED) :        -3.210ns  (required time - arrival time)
  Source:                 game0/gamestart/score_reg[0]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game0/gamestart/count_time_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.835ns  (logic 7.703ns (60.017%)  route 5.132ns (39.983%))
  Logic Levels:           45  (CARRY4=35 DSP48E1=1 LUT1=1 LUT2=4 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.034ns = ( 14.034 - 10.000 ) 
    Source Clock Delay      (SCD):    4.398ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         1.383     4.398    game0/gamestart/clk_IBUF_BUFG
    SLICE_X71Y76         FDRE                                         r  game0/gamestart/score_reg[0]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y76         FDRE (Prop_fdre_C_Q)         0.223     4.621 r  game0/gamestart/score_reg[0]_replica_2/Q
                         net (fo=2, routed)           0.221     4.842    game0/gamestart/score[0]_repN_2
    SLICE_X70Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     5.139 r  game0/gamestart/state2_i_148/CO[3]
                         net (fo=1, routed)           0.007     5.146    game0/gamestart/state2_i_148_n_1
    SLICE_X70Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.200 r  game0/gamestart/state2_i_115/CO[3]
                         net (fo=1, routed)           0.000     5.200    game0/gamestart/state2_i_115_n_1
    SLICE_X70Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.254 r  game0/gamestart/state2_i_80/CO[3]
                         net (fo=1, routed)           0.000     5.254    game0/gamestart/state2_i_80_n_1
    SLICE_X70Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     5.362 f  game0/gamestart/state2_i_45/O[0]
                         net (fo=7, routed)           0.354     5.717    game0/gamestart/state5[13]
    SLICE_X71Y77         LUT1 (Prop_lut1_I0_O)        0.123     5.840 r  game0/gamestart/state2_i_43/O
                         net (fo=1, routed)           0.000     5.840    game0/gamestart/state2_i_43_n_1
    SLICE_X71Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.107 r  game0/gamestart/state2_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.107    game0/gamestart/state2_i_14_n_1
    SLICE_X71Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     6.184 r  game0/gamestart/state2_i_8/CO[1]
                         net (fo=22, routed)          0.454     6.638    game0/gamestart/state4[5]
    SLICE_X69Y74         LUT2 (Prop_lut2_I0_O)        0.122     6.760 r  game0/gamestart/state2_i_151/O
                         net (fo=1, routed)           0.000     6.760    game0/gamestart/state2_i_151_n_1
    SLICE_X69Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.027 r  game0/gamestart/state2_i_116/CO[3]
                         net (fo=1, routed)           0.007     7.034    game0/gamestart/state2_i_116_n_1
    SLICE_X69Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.087 r  game0/gamestart/state2_i_81/CO[3]
                         net (fo=1, routed)           0.000     7.087    game0/gamestart/state2_i_81_n_1
    SLICE_X69Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.140 r  game0/gamestart/state2_i_46/CO[3]
                         net (fo=1, routed)           0.000     7.140    game0/gamestart/state2_i_46_n_1
    SLICE_X69Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.193 r  game0/gamestart/state2_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.193    game0/gamestart/state2_i_17_n_1
    SLICE_X69Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     7.303 r  game0/gamestart/state2_i_9/CO[2]
                         net (fo=24, routed)          0.477     7.780    game0/gamestart/state4[4]
    SLICE_X68Y74         LUT2 (Prop_lut2_I1_O)        0.129     7.909 r  game0/gamestart/state2_i_155/O
                         net (fo=1, routed)           0.000     7.909    game0/gamestart/state2_i_155_n_1
    SLICE_X68Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.165 r  game0/gamestart/state2_i_121/CO[3]
                         net (fo=1, routed)           0.007     8.173    game0/gamestart/state2_i_121_n_1
    SLICE_X68Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.227 r  game0/gamestart/state2_i_86/CO[3]
                         net (fo=1, routed)           0.000     8.227    game0/gamestart/state2_i_86_n_1
    SLICE_X68Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.281 r  game0/gamestart/state2_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.281    game0/gamestart/state2_i_51_n_1
    SLICE_X68Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.335 r  game0/gamestart/state2_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.335    game0/gamestart/state2_i_21_n_1
    SLICE_X68Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     8.445 r  game0/gamestart/state2_i_10/CO[2]
                         net (fo=25, routed)          0.476     8.921    game0/gamestart/state4[3]
    SLICE_X67Y74         LUT2 (Prop_lut2_I1_O)        0.128     9.049 r  game0/gamestart/state2_i_162/O
                         net (fo=1, routed)           0.000     9.049    game0/gamestart/state2_i_162_n_1
    SLICE_X67Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.316 r  game0/gamestart/state2_i_127/CO[3]
                         net (fo=1, routed)           0.007     9.323    game0/gamestart/state2_i_127_n_1
    SLICE_X67Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.376 r  game0/gamestart/state2_i_92/CO[3]
                         net (fo=1, routed)           0.000     9.376    game0/gamestart/state2_i_92_n_1
    SLICE_X67Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.429 r  game0/gamestart/state2_i_57/CO[3]
                         net (fo=1, routed)           0.000     9.429    game0/gamestart/state2_i_57_n_1
    SLICE_X67Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.482 r  game0/gamestart/state2_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.482    game0/gamestart/state2_i_26_n_1
    SLICE_X67Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     9.592 r  game0/gamestart/state2_i_13/CO[2]
                         net (fo=25, routed)          0.438    10.030    game0/gamestart/state4[2]
    SLICE_X66Y74         LUT2 (Prop_lut2_I0_O)        0.129    10.159 r  game0/gamestart/state2_i_158/O
                         net (fo=1, routed)           0.000    10.159    game0/gamestart/state2_i_158_n_1
    SLICE_X66Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.415 r  game0/gamestart/state2_i_126/CO[3]
                         net (fo=1, routed)           0.007    10.423    game0/gamestart/state2_i_126_n_1
    SLICE_X66Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.477 r  game0/gamestart/state2_i_91/CO[3]
                         net (fo=1, routed)           0.000    10.477    game0/gamestart/state2_i_91_n_1
    SLICE_X66Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.531 r  game0/gamestart/state2_i_56/CO[3]
                         net (fo=1, routed)           0.000    10.531    game0/gamestart/state2_i_56_n_1
    SLICE_X66Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.585 r  game0/gamestart/state2_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.585    game0/gamestart/state2_i_25_n_1
    SLICE_X66Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    10.695 r  game0/gamestart/state2_i_11/CO[2]
                         net (fo=27, routed)          0.491    11.185    game0/gamestart/state4[1]
    SLICE_X65Y74         LUT3 (Prop_lut3_I0_O)        0.128    11.313 r  game0/gamestart/state2_i_166/O
                         net (fo=1, routed)           0.000    11.313    game0/gamestart/state2_i_166_n_1
    SLICE_X65Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.580 r  game0/gamestart/state2_i_136/CO[3]
                         net (fo=1, routed)           0.007    11.588    game0/gamestart/state2_i_136_n_1
    SLICE_X65Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.641 r  game0/gamestart/state2_i_101/CO[3]
                         net (fo=1, routed)           0.000    11.641    game0/gamestart/state2_i_101_n_1
    SLICE_X65Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.694 r  game0/gamestart/state2_i_66/CO[3]
                         net (fo=1, routed)           0.000    11.694    game0/gamestart/state2_i_66_n_1
    SLICE_X65Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.747 r  game0/gamestart/state2_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.747    game0/gamestart/state2_i_30_n_1
    SLICE_X65Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    11.824 r  game0/gamestart/state2_i_12/CO[1]
                         net (fo=7, routed)           0.391    12.214    game0/gamestart/state4[0]
    SLICE_X66Y80         LUT5 (Prop_lut5_I2_O)        0.122    12.336 r  game0/gamestart/state2_i_3/O
                         net (fo=1, routed)           0.231    12.568    game0/gamestart/B[4]
    DSP48_X3Y32          DSP48E1 (Prop_dsp48e1_B[4]_P[2])
                                                      2.607    15.175 r  game0/gamestart/state2/P[2]
                         net (fo=2, routed)           0.644    15.819    game0/gamestart/state2_n_104
    SLICE_X58Y80         LUT4 (Prop_lut4_I2_O)        0.043    15.862 r  game0/gamestart/count_time[31]_i_38/O
                         net (fo=1, routed)           0.000    15.862    game0/gamestart/count_time[31]_i_38_n_1
    SLICE_X58Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    16.118 r  game0/gamestart/count_time_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.118    game0/gamestart/count_time_reg[31]_i_23_n_1
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.172 r  game0/gamestart/count_time_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000    16.172    game0/gamestart/count_time_reg[31]_i_14_n_1
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.226 r  game0/gamestart/count_time_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.226    game0/gamestart/count_time_reg[31]_i_7_n_1
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.280 f  game0/gamestart/count_time_reg[31]_i_5/CO[3]
                         net (fo=4, routed)           0.492    16.772    game0/gamestart/CO[0]
    SLICE_X62Y83         LUT5 (Prop_lut5_I3_O)        0.043    16.815 r  game0/gamestart/count_time[31]_i_1/O
                         net (fo=31, routed)          0.418    17.233    game0/gamestart/count_time[31]_i_1_n_1
    SLICE_X65Y83         FDRE                                         r  game0/gamestart/count_time_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         1.259    14.034    game0/gamestart/clk_IBUF_BUFG
    SLICE_X65Y83         FDRE                                         r  game0/gamestart/count_time_reg[8]/C
                         clock pessimism              0.328    14.362    
                         clock uncertainty           -0.035    14.327    
    SLICE_X65Y83         FDRE (Setup_fdre_C_R)       -0.304    14.023    game0/gamestart/count_time_reg[8]
  -------------------------------------------------------------------
                         required time                         14.023    
                         arrival time                         -17.233    
  -------------------------------------------------------------------
                         slack                                 -3.210    

Slack (VIOLATED) :        -3.210ns  (required time - arrival time)
  Source:                 game0/gamestart/score_reg[0]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game0/gamestart/count_time_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.835ns  (logic 7.703ns (60.017%)  route 5.132ns (39.983%))
  Logic Levels:           45  (CARRY4=35 DSP48E1=1 LUT1=1 LUT2=4 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.034ns = ( 14.034 - 10.000 ) 
    Source Clock Delay      (SCD):    4.398ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         1.383     4.398    game0/gamestart/clk_IBUF_BUFG
    SLICE_X71Y76         FDRE                                         r  game0/gamestart/score_reg[0]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y76         FDRE (Prop_fdre_C_Q)         0.223     4.621 r  game0/gamestart/score_reg[0]_replica_2/Q
                         net (fo=2, routed)           0.221     4.842    game0/gamestart/score[0]_repN_2
    SLICE_X70Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     5.139 r  game0/gamestart/state2_i_148/CO[3]
                         net (fo=1, routed)           0.007     5.146    game0/gamestart/state2_i_148_n_1
    SLICE_X70Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.200 r  game0/gamestart/state2_i_115/CO[3]
                         net (fo=1, routed)           0.000     5.200    game0/gamestart/state2_i_115_n_1
    SLICE_X70Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.254 r  game0/gamestart/state2_i_80/CO[3]
                         net (fo=1, routed)           0.000     5.254    game0/gamestart/state2_i_80_n_1
    SLICE_X70Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     5.362 f  game0/gamestart/state2_i_45/O[0]
                         net (fo=7, routed)           0.354     5.717    game0/gamestart/state5[13]
    SLICE_X71Y77         LUT1 (Prop_lut1_I0_O)        0.123     5.840 r  game0/gamestart/state2_i_43/O
                         net (fo=1, routed)           0.000     5.840    game0/gamestart/state2_i_43_n_1
    SLICE_X71Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.107 r  game0/gamestart/state2_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.107    game0/gamestart/state2_i_14_n_1
    SLICE_X71Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     6.184 r  game0/gamestart/state2_i_8/CO[1]
                         net (fo=22, routed)          0.454     6.638    game0/gamestart/state4[5]
    SLICE_X69Y74         LUT2 (Prop_lut2_I0_O)        0.122     6.760 r  game0/gamestart/state2_i_151/O
                         net (fo=1, routed)           0.000     6.760    game0/gamestart/state2_i_151_n_1
    SLICE_X69Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.027 r  game0/gamestart/state2_i_116/CO[3]
                         net (fo=1, routed)           0.007     7.034    game0/gamestart/state2_i_116_n_1
    SLICE_X69Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.087 r  game0/gamestart/state2_i_81/CO[3]
                         net (fo=1, routed)           0.000     7.087    game0/gamestart/state2_i_81_n_1
    SLICE_X69Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.140 r  game0/gamestart/state2_i_46/CO[3]
                         net (fo=1, routed)           0.000     7.140    game0/gamestart/state2_i_46_n_1
    SLICE_X69Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.193 r  game0/gamestart/state2_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.193    game0/gamestart/state2_i_17_n_1
    SLICE_X69Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     7.303 r  game0/gamestart/state2_i_9/CO[2]
                         net (fo=24, routed)          0.477     7.780    game0/gamestart/state4[4]
    SLICE_X68Y74         LUT2 (Prop_lut2_I1_O)        0.129     7.909 r  game0/gamestart/state2_i_155/O
                         net (fo=1, routed)           0.000     7.909    game0/gamestart/state2_i_155_n_1
    SLICE_X68Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.165 r  game0/gamestart/state2_i_121/CO[3]
                         net (fo=1, routed)           0.007     8.173    game0/gamestart/state2_i_121_n_1
    SLICE_X68Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.227 r  game0/gamestart/state2_i_86/CO[3]
                         net (fo=1, routed)           0.000     8.227    game0/gamestart/state2_i_86_n_1
    SLICE_X68Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.281 r  game0/gamestart/state2_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.281    game0/gamestart/state2_i_51_n_1
    SLICE_X68Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.335 r  game0/gamestart/state2_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.335    game0/gamestart/state2_i_21_n_1
    SLICE_X68Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     8.445 r  game0/gamestart/state2_i_10/CO[2]
                         net (fo=25, routed)          0.476     8.921    game0/gamestart/state4[3]
    SLICE_X67Y74         LUT2 (Prop_lut2_I1_O)        0.128     9.049 r  game0/gamestart/state2_i_162/O
                         net (fo=1, routed)           0.000     9.049    game0/gamestart/state2_i_162_n_1
    SLICE_X67Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.316 r  game0/gamestart/state2_i_127/CO[3]
                         net (fo=1, routed)           0.007     9.323    game0/gamestart/state2_i_127_n_1
    SLICE_X67Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.376 r  game0/gamestart/state2_i_92/CO[3]
                         net (fo=1, routed)           0.000     9.376    game0/gamestart/state2_i_92_n_1
    SLICE_X67Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.429 r  game0/gamestart/state2_i_57/CO[3]
                         net (fo=1, routed)           0.000     9.429    game0/gamestart/state2_i_57_n_1
    SLICE_X67Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.482 r  game0/gamestart/state2_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.482    game0/gamestart/state2_i_26_n_1
    SLICE_X67Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     9.592 r  game0/gamestart/state2_i_13/CO[2]
                         net (fo=25, routed)          0.438    10.030    game0/gamestart/state4[2]
    SLICE_X66Y74         LUT2 (Prop_lut2_I0_O)        0.129    10.159 r  game0/gamestart/state2_i_158/O
                         net (fo=1, routed)           0.000    10.159    game0/gamestart/state2_i_158_n_1
    SLICE_X66Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.415 r  game0/gamestart/state2_i_126/CO[3]
                         net (fo=1, routed)           0.007    10.423    game0/gamestart/state2_i_126_n_1
    SLICE_X66Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.477 r  game0/gamestart/state2_i_91/CO[3]
                         net (fo=1, routed)           0.000    10.477    game0/gamestart/state2_i_91_n_1
    SLICE_X66Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.531 r  game0/gamestart/state2_i_56/CO[3]
                         net (fo=1, routed)           0.000    10.531    game0/gamestart/state2_i_56_n_1
    SLICE_X66Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.585 r  game0/gamestart/state2_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.585    game0/gamestart/state2_i_25_n_1
    SLICE_X66Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    10.695 r  game0/gamestart/state2_i_11/CO[2]
                         net (fo=27, routed)          0.491    11.185    game0/gamestart/state4[1]
    SLICE_X65Y74         LUT3 (Prop_lut3_I0_O)        0.128    11.313 r  game0/gamestart/state2_i_166/O
                         net (fo=1, routed)           0.000    11.313    game0/gamestart/state2_i_166_n_1
    SLICE_X65Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.580 r  game0/gamestart/state2_i_136/CO[3]
                         net (fo=1, routed)           0.007    11.588    game0/gamestart/state2_i_136_n_1
    SLICE_X65Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.641 r  game0/gamestart/state2_i_101/CO[3]
                         net (fo=1, routed)           0.000    11.641    game0/gamestart/state2_i_101_n_1
    SLICE_X65Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.694 r  game0/gamestart/state2_i_66/CO[3]
                         net (fo=1, routed)           0.000    11.694    game0/gamestart/state2_i_66_n_1
    SLICE_X65Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.747 r  game0/gamestart/state2_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.747    game0/gamestart/state2_i_30_n_1
    SLICE_X65Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    11.824 r  game0/gamestart/state2_i_12/CO[1]
                         net (fo=7, routed)           0.391    12.214    game0/gamestart/state4[0]
    SLICE_X66Y80         LUT5 (Prop_lut5_I2_O)        0.122    12.336 r  game0/gamestart/state2_i_3/O
                         net (fo=1, routed)           0.231    12.568    game0/gamestart/B[4]
    DSP48_X3Y32          DSP48E1 (Prop_dsp48e1_B[4]_P[2])
                                                      2.607    15.175 r  game0/gamestart/state2/P[2]
                         net (fo=2, routed)           0.644    15.819    game0/gamestart/state2_n_104
    SLICE_X58Y80         LUT4 (Prop_lut4_I2_O)        0.043    15.862 r  game0/gamestart/count_time[31]_i_38/O
                         net (fo=1, routed)           0.000    15.862    game0/gamestart/count_time[31]_i_38_n_1
    SLICE_X58Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    16.118 r  game0/gamestart/count_time_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.118    game0/gamestart/count_time_reg[31]_i_23_n_1
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.172 r  game0/gamestart/count_time_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000    16.172    game0/gamestart/count_time_reg[31]_i_14_n_1
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.226 r  game0/gamestart/count_time_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.226    game0/gamestart/count_time_reg[31]_i_7_n_1
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.280 f  game0/gamestart/count_time_reg[31]_i_5/CO[3]
                         net (fo=4, routed)           0.492    16.772    game0/gamestart/CO[0]
    SLICE_X62Y83         LUT5 (Prop_lut5_I3_O)        0.043    16.815 r  game0/gamestart/count_time[31]_i_1/O
                         net (fo=31, routed)          0.418    17.233    game0/gamestart/count_time[31]_i_1_n_1
    SLICE_X65Y83         FDRE                                         r  game0/gamestart/count_time_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         1.259    14.034    game0/gamestart/clk_IBUF_BUFG
    SLICE_X65Y83         FDRE                                         r  game0/gamestart/count_time_reg[9]/C
                         clock pessimism              0.328    14.362    
                         clock uncertainty           -0.035    14.327    
    SLICE_X65Y83         FDRE (Setup_fdre_C_R)       -0.304    14.023    game0/gamestart/count_time_reg[9]
  -------------------------------------------------------------------
                         required time                         14.023    
                         arrival time                         -17.233    
  -------------------------------------------------------------------
                         slack                                 -3.210    

Slack (VIOLATED) :        -3.187ns  (required time - arrival time)
  Source:                 game0/gamestart/score_reg[0]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game0/gamestart/count_time_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.835ns  (logic 7.703ns (60.017%)  route 5.132ns (39.983%))
  Logic Levels:           45  (CARRY4=35 DSP48E1=1 LUT1=1 LUT2=4 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.034ns = ( 14.034 - 10.000 ) 
    Source Clock Delay      (SCD):    4.398ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         1.383     4.398    game0/gamestart/clk_IBUF_BUFG
    SLICE_X71Y76         FDRE                                         r  game0/gamestart/score_reg[0]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y76         FDRE (Prop_fdre_C_Q)         0.223     4.621 r  game0/gamestart/score_reg[0]_replica_2/Q
                         net (fo=2, routed)           0.221     4.842    game0/gamestart/score[0]_repN_2
    SLICE_X70Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     5.139 r  game0/gamestart/state2_i_148/CO[3]
                         net (fo=1, routed)           0.007     5.146    game0/gamestart/state2_i_148_n_1
    SLICE_X70Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.200 r  game0/gamestart/state2_i_115/CO[3]
                         net (fo=1, routed)           0.000     5.200    game0/gamestart/state2_i_115_n_1
    SLICE_X70Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.254 r  game0/gamestart/state2_i_80/CO[3]
                         net (fo=1, routed)           0.000     5.254    game0/gamestart/state2_i_80_n_1
    SLICE_X70Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     5.362 f  game0/gamestart/state2_i_45/O[0]
                         net (fo=7, routed)           0.354     5.717    game0/gamestart/state5[13]
    SLICE_X71Y77         LUT1 (Prop_lut1_I0_O)        0.123     5.840 r  game0/gamestart/state2_i_43/O
                         net (fo=1, routed)           0.000     5.840    game0/gamestart/state2_i_43_n_1
    SLICE_X71Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.107 r  game0/gamestart/state2_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.107    game0/gamestart/state2_i_14_n_1
    SLICE_X71Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     6.184 r  game0/gamestart/state2_i_8/CO[1]
                         net (fo=22, routed)          0.454     6.638    game0/gamestart/state4[5]
    SLICE_X69Y74         LUT2 (Prop_lut2_I0_O)        0.122     6.760 r  game0/gamestart/state2_i_151/O
                         net (fo=1, routed)           0.000     6.760    game0/gamestart/state2_i_151_n_1
    SLICE_X69Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.027 r  game0/gamestart/state2_i_116/CO[3]
                         net (fo=1, routed)           0.007     7.034    game0/gamestart/state2_i_116_n_1
    SLICE_X69Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.087 r  game0/gamestart/state2_i_81/CO[3]
                         net (fo=1, routed)           0.000     7.087    game0/gamestart/state2_i_81_n_1
    SLICE_X69Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.140 r  game0/gamestart/state2_i_46/CO[3]
                         net (fo=1, routed)           0.000     7.140    game0/gamestart/state2_i_46_n_1
    SLICE_X69Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.193 r  game0/gamestart/state2_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.193    game0/gamestart/state2_i_17_n_1
    SLICE_X69Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     7.303 r  game0/gamestart/state2_i_9/CO[2]
                         net (fo=24, routed)          0.477     7.780    game0/gamestart/state4[4]
    SLICE_X68Y74         LUT2 (Prop_lut2_I1_O)        0.129     7.909 r  game0/gamestart/state2_i_155/O
                         net (fo=1, routed)           0.000     7.909    game0/gamestart/state2_i_155_n_1
    SLICE_X68Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.165 r  game0/gamestart/state2_i_121/CO[3]
                         net (fo=1, routed)           0.007     8.173    game0/gamestart/state2_i_121_n_1
    SLICE_X68Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.227 r  game0/gamestart/state2_i_86/CO[3]
                         net (fo=1, routed)           0.000     8.227    game0/gamestart/state2_i_86_n_1
    SLICE_X68Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.281 r  game0/gamestart/state2_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.281    game0/gamestart/state2_i_51_n_1
    SLICE_X68Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.335 r  game0/gamestart/state2_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.335    game0/gamestart/state2_i_21_n_1
    SLICE_X68Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     8.445 r  game0/gamestart/state2_i_10/CO[2]
                         net (fo=25, routed)          0.476     8.921    game0/gamestart/state4[3]
    SLICE_X67Y74         LUT2 (Prop_lut2_I1_O)        0.128     9.049 r  game0/gamestart/state2_i_162/O
                         net (fo=1, routed)           0.000     9.049    game0/gamestart/state2_i_162_n_1
    SLICE_X67Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.316 r  game0/gamestart/state2_i_127/CO[3]
                         net (fo=1, routed)           0.007     9.323    game0/gamestart/state2_i_127_n_1
    SLICE_X67Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.376 r  game0/gamestart/state2_i_92/CO[3]
                         net (fo=1, routed)           0.000     9.376    game0/gamestart/state2_i_92_n_1
    SLICE_X67Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.429 r  game0/gamestart/state2_i_57/CO[3]
                         net (fo=1, routed)           0.000     9.429    game0/gamestart/state2_i_57_n_1
    SLICE_X67Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.482 r  game0/gamestart/state2_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.482    game0/gamestart/state2_i_26_n_1
    SLICE_X67Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     9.592 r  game0/gamestart/state2_i_13/CO[2]
                         net (fo=25, routed)          0.438    10.030    game0/gamestart/state4[2]
    SLICE_X66Y74         LUT2 (Prop_lut2_I0_O)        0.129    10.159 r  game0/gamestart/state2_i_158/O
                         net (fo=1, routed)           0.000    10.159    game0/gamestart/state2_i_158_n_1
    SLICE_X66Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.415 r  game0/gamestart/state2_i_126/CO[3]
                         net (fo=1, routed)           0.007    10.423    game0/gamestart/state2_i_126_n_1
    SLICE_X66Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.477 r  game0/gamestart/state2_i_91/CO[3]
                         net (fo=1, routed)           0.000    10.477    game0/gamestart/state2_i_91_n_1
    SLICE_X66Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.531 r  game0/gamestart/state2_i_56/CO[3]
                         net (fo=1, routed)           0.000    10.531    game0/gamestart/state2_i_56_n_1
    SLICE_X66Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.585 r  game0/gamestart/state2_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.585    game0/gamestart/state2_i_25_n_1
    SLICE_X66Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    10.695 r  game0/gamestart/state2_i_11/CO[2]
                         net (fo=27, routed)          0.491    11.185    game0/gamestart/state4[1]
    SLICE_X65Y74         LUT3 (Prop_lut3_I0_O)        0.128    11.313 r  game0/gamestart/state2_i_166/O
                         net (fo=1, routed)           0.000    11.313    game0/gamestart/state2_i_166_n_1
    SLICE_X65Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.580 r  game0/gamestart/state2_i_136/CO[3]
                         net (fo=1, routed)           0.007    11.588    game0/gamestart/state2_i_136_n_1
    SLICE_X65Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.641 r  game0/gamestart/state2_i_101/CO[3]
                         net (fo=1, routed)           0.000    11.641    game0/gamestart/state2_i_101_n_1
    SLICE_X65Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.694 r  game0/gamestart/state2_i_66/CO[3]
                         net (fo=1, routed)           0.000    11.694    game0/gamestart/state2_i_66_n_1
    SLICE_X65Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.747 r  game0/gamestart/state2_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.747    game0/gamestart/state2_i_30_n_1
    SLICE_X65Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    11.824 r  game0/gamestart/state2_i_12/CO[1]
                         net (fo=7, routed)           0.391    12.214    game0/gamestart/state4[0]
    SLICE_X66Y80         LUT5 (Prop_lut5_I2_O)        0.122    12.336 r  game0/gamestart/state2_i_3/O
                         net (fo=1, routed)           0.231    12.568    game0/gamestart/B[4]
    DSP48_X3Y32          DSP48E1 (Prop_dsp48e1_B[4]_P[2])
                                                      2.607    15.175 r  game0/gamestart/state2/P[2]
                         net (fo=2, routed)           0.644    15.819    game0/gamestart/state2_n_104
    SLICE_X58Y80         LUT4 (Prop_lut4_I2_O)        0.043    15.862 r  game0/gamestart/count_time[31]_i_38/O
                         net (fo=1, routed)           0.000    15.862    game0/gamestart/count_time[31]_i_38_n_1
    SLICE_X58Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    16.118 r  game0/gamestart/count_time_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.118    game0/gamestart/count_time_reg[31]_i_23_n_1
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.172 r  game0/gamestart/count_time_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000    16.172    game0/gamestart/count_time_reg[31]_i_14_n_1
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.226 r  game0/gamestart/count_time_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.226    game0/gamestart/count_time_reg[31]_i_7_n_1
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.280 f  game0/gamestart/count_time_reg[31]_i_5/CO[3]
                         net (fo=4, routed)           0.492    16.772    game0/gamestart/CO[0]
    SLICE_X62Y83         LUT5 (Prop_lut5_I3_O)        0.043    16.815 r  game0/gamestart/count_time[31]_i_1/O
                         net (fo=31, routed)          0.418    17.233    game0/gamestart/count_time[31]_i_1_n_1
    SLICE_X64Y83         FDRE                                         r  game0/gamestart/count_time_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         1.259    14.034    game0/gamestart/clk_IBUF_BUFG
    SLICE_X64Y83         FDRE                                         r  game0/gamestart/count_time_reg[21]/C
                         clock pessimism              0.328    14.362    
                         clock uncertainty           -0.035    14.327    
    SLICE_X64Y83         FDRE (Setup_fdre_C_R)       -0.281    14.046    game0/gamestart/count_time_reg[21]
  -------------------------------------------------------------------
                         required time                         14.046    
                         arrival time                         -17.233    
  -------------------------------------------------------------------
                         slack                                 -3.187    

Slack (VIOLATED) :        -3.187ns  (required time - arrival time)
  Source:                 game0/gamestart/score_reg[0]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game0/gamestart/count_time_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.835ns  (logic 7.703ns (60.017%)  route 5.132ns (39.983%))
  Logic Levels:           45  (CARRY4=35 DSP48E1=1 LUT1=1 LUT2=4 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.034ns = ( 14.034 - 10.000 ) 
    Source Clock Delay      (SCD):    4.398ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         1.383     4.398    game0/gamestart/clk_IBUF_BUFG
    SLICE_X71Y76         FDRE                                         r  game0/gamestart/score_reg[0]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y76         FDRE (Prop_fdre_C_Q)         0.223     4.621 r  game0/gamestart/score_reg[0]_replica_2/Q
                         net (fo=2, routed)           0.221     4.842    game0/gamestart/score[0]_repN_2
    SLICE_X70Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     5.139 r  game0/gamestart/state2_i_148/CO[3]
                         net (fo=1, routed)           0.007     5.146    game0/gamestart/state2_i_148_n_1
    SLICE_X70Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.200 r  game0/gamestart/state2_i_115/CO[3]
                         net (fo=1, routed)           0.000     5.200    game0/gamestart/state2_i_115_n_1
    SLICE_X70Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.254 r  game0/gamestart/state2_i_80/CO[3]
                         net (fo=1, routed)           0.000     5.254    game0/gamestart/state2_i_80_n_1
    SLICE_X70Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     5.362 f  game0/gamestart/state2_i_45/O[0]
                         net (fo=7, routed)           0.354     5.717    game0/gamestart/state5[13]
    SLICE_X71Y77         LUT1 (Prop_lut1_I0_O)        0.123     5.840 r  game0/gamestart/state2_i_43/O
                         net (fo=1, routed)           0.000     5.840    game0/gamestart/state2_i_43_n_1
    SLICE_X71Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.107 r  game0/gamestart/state2_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.107    game0/gamestart/state2_i_14_n_1
    SLICE_X71Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     6.184 r  game0/gamestart/state2_i_8/CO[1]
                         net (fo=22, routed)          0.454     6.638    game0/gamestart/state4[5]
    SLICE_X69Y74         LUT2 (Prop_lut2_I0_O)        0.122     6.760 r  game0/gamestart/state2_i_151/O
                         net (fo=1, routed)           0.000     6.760    game0/gamestart/state2_i_151_n_1
    SLICE_X69Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.027 r  game0/gamestart/state2_i_116/CO[3]
                         net (fo=1, routed)           0.007     7.034    game0/gamestart/state2_i_116_n_1
    SLICE_X69Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.087 r  game0/gamestart/state2_i_81/CO[3]
                         net (fo=1, routed)           0.000     7.087    game0/gamestart/state2_i_81_n_1
    SLICE_X69Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.140 r  game0/gamestart/state2_i_46/CO[3]
                         net (fo=1, routed)           0.000     7.140    game0/gamestart/state2_i_46_n_1
    SLICE_X69Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.193 r  game0/gamestart/state2_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.193    game0/gamestart/state2_i_17_n_1
    SLICE_X69Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     7.303 r  game0/gamestart/state2_i_9/CO[2]
                         net (fo=24, routed)          0.477     7.780    game0/gamestart/state4[4]
    SLICE_X68Y74         LUT2 (Prop_lut2_I1_O)        0.129     7.909 r  game0/gamestart/state2_i_155/O
                         net (fo=1, routed)           0.000     7.909    game0/gamestart/state2_i_155_n_1
    SLICE_X68Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.165 r  game0/gamestart/state2_i_121/CO[3]
                         net (fo=1, routed)           0.007     8.173    game0/gamestart/state2_i_121_n_1
    SLICE_X68Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.227 r  game0/gamestart/state2_i_86/CO[3]
                         net (fo=1, routed)           0.000     8.227    game0/gamestart/state2_i_86_n_1
    SLICE_X68Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.281 r  game0/gamestart/state2_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.281    game0/gamestart/state2_i_51_n_1
    SLICE_X68Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.335 r  game0/gamestart/state2_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.335    game0/gamestart/state2_i_21_n_1
    SLICE_X68Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     8.445 r  game0/gamestart/state2_i_10/CO[2]
                         net (fo=25, routed)          0.476     8.921    game0/gamestart/state4[3]
    SLICE_X67Y74         LUT2 (Prop_lut2_I1_O)        0.128     9.049 r  game0/gamestart/state2_i_162/O
                         net (fo=1, routed)           0.000     9.049    game0/gamestart/state2_i_162_n_1
    SLICE_X67Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.316 r  game0/gamestart/state2_i_127/CO[3]
                         net (fo=1, routed)           0.007     9.323    game0/gamestart/state2_i_127_n_1
    SLICE_X67Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.376 r  game0/gamestart/state2_i_92/CO[3]
                         net (fo=1, routed)           0.000     9.376    game0/gamestart/state2_i_92_n_1
    SLICE_X67Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.429 r  game0/gamestart/state2_i_57/CO[3]
                         net (fo=1, routed)           0.000     9.429    game0/gamestart/state2_i_57_n_1
    SLICE_X67Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.482 r  game0/gamestart/state2_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.482    game0/gamestart/state2_i_26_n_1
    SLICE_X67Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     9.592 r  game0/gamestart/state2_i_13/CO[2]
                         net (fo=25, routed)          0.438    10.030    game0/gamestart/state4[2]
    SLICE_X66Y74         LUT2 (Prop_lut2_I0_O)        0.129    10.159 r  game0/gamestart/state2_i_158/O
                         net (fo=1, routed)           0.000    10.159    game0/gamestart/state2_i_158_n_1
    SLICE_X66Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.415 r  game0/gamestart/state2_i_126/CO[3]
                         net (fo=1, routed)           0.007    10.423    game0/gamestart/state2_i_126_n_1
    SLICE_X66Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.477 r  game0/gamestart/state2_i_91/CO[3]
                         net (fo=1, routed)           0.000    10.477    game0/gamestart/state2_i_91_n_1
    SLICE_X66Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.531 r  game0/gamestart/state2_i_56/CO[3]
                         net (fo=1, routed)           0.000    10.531    game0/gamestart/state2_i_56_n_1
    SLICE_X66Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.585 r  game0/gamestart/state2_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.585    game0/gamestart/state2_i_25_n_1
    SLICE_X66Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    10.695 r  game0/gamestart/state2_i_11/CO[2]
                         net (fo=27, routed)          0.491    11.185    game0/gamestart/state4[1]
    SLICE_X65Y74         LUT3 (Prop_lut3_I0_O)        0.128    11.313 r  game0/gamestart/state2_i_166/O
                         net (fo=1, routed)           0.000    11.313    game0/gamestart/state2_i_166_n_1
    SLICE_X65Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.580 r  game0/gamestart/state2_i_136/CO[3]
                         net (fo=1, routed)           0.007    11.588    game0/gamestart/state2_i_136_n_1
    SLICE_X65Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.641 r  game0/gamestart/state2_i_101/CO[3]
                         net (fo=1, routed)           0.000    11.641    game0/gamestart/state2_i_101_n_1
    SLICE_X65Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.694 r  game0/gamestart/state2_i_66/CO[3]
                         net (fo=1, routed)           0.000    11.694    game0/gamestart/state2_i_66_n_1
    SLICE_X65Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.747 r  game0/gamestart/state2_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.747    game0/gamestart/state2_i_30_n_1
    SLICE_X65Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    11.824 r  game0/gamestart/state2_i_12/CO[1]
                         net (fo=7, routed)           0.391    12.214    game0/gamestart/state4[0]
    SLICE_X66Y80         LUT5 (Prop_lut5_I2_O)        0.122    12.336 r  game0/gamestart/state2_i_3/O
                         net (fo=1, routed)           0.231    12.568    game0/gamestart/B[4]
    DSP48_X3Y32          DSP48E1 (Prop_dsp48e1_B[4]_P[2])
                                                      2.607    15.175 r  game0/gamestart/state2/P[2]
                         net (fo=2, routed)           0.644    15.819    game0/gamestart/state2_n_104
    SLICE_X58Y80         LUT4 (Prop_lut4_I2_O)        0.043    15.862 r  game0/gamestart/count_time[31]_i_38/O
                         net (fo=1, routed)           0.000    15.862    game0/gamestart/count_time[31]_i_38_n_1
    SLICE_X58Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    16.118 r  game0/gamestart/count_time_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.118    game0/gamestart/count_time_reg[31]_i_23_n_1
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.172 r  game0/gamestart/count_time_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000    16.172    game0/gamestart/count_time_reg[31]_i_14_n_1
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.226 r  game0/gamestart/count_time_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.226    game0/gamestart/count_time_reg[31]_i_7_n_1
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.280 f  game0/gamestart/count_time_reg[31]_i_5/CO[3]
                         net (fo=4, routed)           0.492    16.772    game0/gamestart/CO[0]
    SLICE_X62Y83         LUT5 (Prop_lut5_I3_O)        0.043    16.815 r  game0/gamestart/count_time[31]_i_1/O
                         net (fo=31, routed)          0.418    17.233    game0/gamestart/count_time[31]_i_1_n_1
    SLICE_X64Y83         FDRE                                         r  game0/gamestart/count_time_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         1.259    14.034    game0/gamestart/clk_IBUF_BUFG
    SLICE_X64Y83         FDRE                                         r  game0/gamestart/count_time_reg[22]/C
                         clock pessimism              0.328    14.362    
                         clock uncertainty           -0.035    14.327    
    SLICE_X64Y83         FDRE (Setup_fdre_C_R)       -0.281    14.046    game0/gamestart/count_time_reg[22]
  -------------------------------------------------------------------
                         required time                         14.046    
                         arrival time                         -17.233    
  -------------------------------------------------------------------
                         slack                                 -3.187    

Slack (VIOLATED) :        -3.187ns  (required time - arrival time)
  Source:                 game0/gamestart/score_reg[0]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game0/gamestart/count_time_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.835ns  (logic 7.703ns (60.017%)  route 5.132ns (39.983%))
  Logic Levels:           45  (CARRY4=35 DSP48E1=1 LUT1=1 LUT2=4 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.034ns = ( 14.034 - 10.000 ) 
    Source Clock Delay      (SCD):    4.398ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         1.383     4.398    game0/gamestart/clk_IBUF_BUFG
    SLICE_X71Y76         FDRE                                         r  game0/gamestart/score_reg[0]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y76         FDRE (Prop_fdre_C_Q)         0.223     4.621 r  game0/gamestart/score_reg[0]_replica_2/Q
                         net (fo=2, routed)           0.221     4.842    game0/gamestart/score[0]_repN_2
    SLICE_X70Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     5.139 r  game0/gamestart/state2_i_148/CO[3]
                         net (fo=1, routed)           0.007     5.146    game0/gamestart/state2_i_148_n_1
    SLICE_X70Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.200 r  game0/gamestart/state2_i_115/CO[3]
                         net (fo=1, routed)           0.000     5.200    game0/gamestart/state2_i_115_n_1
    SLICE_X70Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.254 r  game0/gamestart/state2_i_80/CO[3]
                         net (fo=1, routed)           0.000     5.254    game0/gamestart/state2_i_80_n_1
    SLICE_X70Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     5.362 f  game0/gamestart/state2_i_45/O[0]
                         net (fo=7, routed)           0.354     5.717    game0/gamestart/state5[13]
    SLICE_X71Y77         LUT1 (Prop_lut1_I0_O)        0.123     5.840 r  game0/gamestart/state2_i_43/O
                         net (fo=1, routed)           0.000     5.840    game0/gamestart/state2_i_43_n_1
    SLICE_X71Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.107 r  game0/gamestart/state2_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.107    game0/gamestart/state2_i_14_n_1
    SLICE_X71Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     6.184 r  game0/gamestart/state2_i_8/CO[1]
                         net (fo=22, routed)          0.454     6.638    game0/gamestart/state4[5]
    SLICE_X69Y74         LUT2 (Prop_lut2_I0_O)        0.122     6.760 r  game0/gamestart/state2_i_151/O
                         net (fo=1, routed)           0.000     6.760    game0/gamestart/state2_i_151_n_1
    SLICE_X69Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.027 r  game0/gamestart/state2_i_116/CO[3]
                         net (fo=1, routed)           0.007     7.034    game0/gamestart/state2_i_116_n_1
    SLICE_X69Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.087 r  game0/gamestart/state2_i_81/CO[3]
                         net (fo=1, routed)           0.000     7.087    game0/gamestart/state2_i_81_n_1
    SLICE_X69Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.140 r  game0/gamestart/state2_i_46/CO[3]
                         net (fo=1, routed)           0.000     7.140    game0/gamestart/state2_i_46_n_1
    SLICE_X69Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.193 r  game0/gamestart/state2_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.193    game0/gamestart/state2_i_17_n_1
    SLICE_X69Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     7.303 r  game0/gamestart/state2_i_9/CO[2]
                         net (fo=24, routed)          0.477     7.780    game0/gamestart/state4[4]
    SLICE_X68Y74         LUT2 (Prop_lut2_I1_O)        0.129     7.909 r  game0/gamestart/state2_i_155/O
                         net (fo=1, routed)           0.000     7.909    game0/gamestart/state2_i_155_n_1
    SLICE_X68Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.165 r  game0/gamestart/state2_i_121/CO[3]
                         net (fo=1, routed)           0.007     8.173    game0/gamestart/state2_i_121_n_1
    SLICE_X68Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.227 r  game0/gamestart/state2_i_86/CO[3]
                         net (fo=1, routed)           0.000     8.227    game0/gamestart/state2_i_86_n_1
    SLICE_X68Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.281 r  game0/gamestart/state2_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.281    game0/gamestart/state2_i_51_n_1
    SLICE_X68Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.335 r  game0/gamestart/state2_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.335    game0/gamestart/state2_i_21_n_1
    SLICE_X68Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     8.445 r  game0/gamestart/state2_i_10/CO[2]
                         net (fo=25, routed)          0.476     8.921    game0/gamestart/state4[3]
    SLICE_X67Y74         LUT2 (Prop_lut2_I1_O)        0.128     9.049 r  game0/gamestart/state2_i_162/O
                         net (fo=1, routed)           0.000     9.049    game0/gamestart/state2_i_162_n_1
    SLICE_X67Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.316 r  game0/gamestart/state2_i_127/CO[3]
                         net (fo=1, routed)           0.007     9.323    game0/gamestart/state2_i_127_n_1
    SLICE_X67Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.376 r  game0/gamestart/state2_i_92/CO[3]
                         net (fo=1, routed)           0.000     9.376    game0/gamestart/state2_i_92_n_1
    SLICE_X67Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.429 r  game0/gamestart/state2_i_57/CO[3]
                         net (fo=1, routed)           0.000     9.429    game0/gamestart/state2_i_57_n_1
    SLICE_X67Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.482 r  game0/gamestart/state2_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.482    game0/gamestart/state2_i_26_n_1
    SLICE_X67Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     9.592 r  game0/gamestart/state2_i_13/CO[2]
                         net (fo=25, routed)          0.438    10.030    game0/gamestart/state4[2]
    SLICE_X66Y74         LUT2 (Prop_lut2_I0_O)        0.129    10.159 r  game0/gamestart/state2_i_158/O
                         net (fo=1, routed)           0.000    10.159    game0/gamestart/state2_i_158_n_1
    SLICE_X66Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.415 r  game0/gamestart/state2_i_126/CO[3]
                         net (fo=1, routed)           0.007    10.423    game0/gamestart/state2_i_126_n_1
    SLICE_X66Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.477 r  game0/gamestart/state2_i_91/CO[3]
                         net (fo=1, routed)           0.000    10.477    game0/gamestart/state2_i_91_n_1
    SLICE_X66Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.531 r  game0/gamestart/state2_i_56/CO[3]
                         net (fo=1, routed)           0.000    10.531    game0/gamestart/state2_i_56_n_1
    SLICE_X66Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.585 r  game0/gamestart/state2_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.585    game0/gamestart/state2_i_25_n_1
    SLICE_X66Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    10.695 r  game0/gamestart/state2_i_11/CO[2]
                         net (fo=27, routed)          0.491    11.185    game0/gamestart/state4[1]
    SLICE_X65Y74         LUT3 (Prop_lut3_I0_O)        0.128    11.313 r  game0/gamestart/state2_i_166/O
                         net (fo=1, routed)           0.000    11.313    game0/gamestart/state2_i_166_n_1
    SLICE_X65Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.580 r  game0/gamestart/state2_i_136/CO[3]
                         net (fo=1, routed)           0.007    11.588    game0/gamestart/state2_i_136_n_1
    SLICE_X65Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.641 r  game0/gamestart/state2_i_101/CO[3]
                         net (fo=1, routed)           0.000    11.641    game0/gamestart/state2_i_101_n_1
    SLICE_X65Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.694 r  game0/gamestart/state2_i_66/CO[3]
                         net (fo=1, routed)           0.000    11.694    game0/gamestart/state2_i_66_n_1
    SLICE_X65Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.747 r  game0/gamestart/state2_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.747    game0/gamestart/state2_i_30_n_1
    SLICE_X65Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    11.824 r  game0/gamestart/state2_i_12/CO[1]
                         net (fo=7, routed)           0.391    12.214    game0/gamestart/state4[0]
    SLICE_X66Y80         LUT5 (Prop_lut5_I2_O)        0.122    12.336 r  game0/gamestart/state2_i_3/O
                         net (fo=1, routed)           0.231    12.568    game0/gamestart/B[4]
    DSP48_X3Y32          DSP48E1 (Prop_dsp48e1_B[4]_P[2])
                                                      2.607    15.175 r  game0/gamestart/state2/P[2]
                         net (fo=2, routed)           0.644    15.819    game0/gamestart/state2_n_104
    SLICE_X58Y80         LUT4 (Prop_lut4_I2_O)        0.043    15.862 r  game0/gamestart/count_time[31]_i_38/O
                         net (fo=1, routed)           0.000    15.862    game0/gamestart/count_time[31]_i_38_n_1
    SLICE_X58Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    16.118 r  game0/gamestart/count_time_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.118    game0/gamestart/count_time_reg[31]_i_23_n_1
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.172 r  game0/gamestart/count_time_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000    16.172    game0/gamestart/count_time_reg[31]_i_14_n_1
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.226 r  game0/gamestart/count_time_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.226    game0/gamestart/count_time_reg[31]_i_7_n_1
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.280 f  game0/gamestart/count_time_reg[31]_i_5/CO[3]
                         net (fo=4, routed)           0.492    16.772    game0/gamestart/CO[0]
    SLICE_X62Y83         LUT5 (Prop_lut5_I3_O)        0.043    16.815 r  game0/gamestart/count_time[31]_i_1/O
                         net (fo=31, routed)          0.418    17.233    game0/gamestart/count_time[31]_i_1_n_1
    SLICE_X64Y83         FDRE                                         r  game0/gamestart/count_time_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         1.259    14.034    game0/gamestart/clk_IBUF_BUFG
    SLICE_X64Y83         FDRE                                         r  game0/gamestart/count_time_reg[23]/C
                         clock pessimism              0.328    14.362    
                         clock uncertainty           -0.035    14.327    
    SLICE_X64Y83         FDRE (Setup_fdre_C_R)       -0.281    14.046    game0/gamestart/count_time_reg[23]
  -------------------------------------------------------------------
                         required time                         14.046    
                         arrival time                         -17.233    
  -------------------------------------------------------------------
                         slack                                 -3.187    

Slack (VIOLATED) :        -3.187ns  (required time - arrival time)
  Source:                 game0/gamestart/score_reg[0]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game0/gamestart/count_time_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.835ns  (logic 7.703ns (60.017%)  route 5.132ns (39.983%))
  Logic Levels:           45  (CARRY4=35 DSP48E1=1 LUT1=1 LUT2=4 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.034ns = ( 14.034 - 10.000 ) 
    Source Clock Delay      (SCD):    4.398ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         1.383     4.398    game0/gamestart/clk_IBUF_BUFG
    SLICE_X71Y76         FDRE                                         r  game0/gamestart/score_reg[0]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y76         FDRE (Prop_fdre_C_Q)         0.223     4.621 r  game0/gamestart/score_reg[0]_replica_2/Q
                         net (fo=2, routed)           0.221     4.842    game0/gamestart/score[0]_repN_2
    SLICE_X70Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     5.139 r  game0/gamestart/state2_i_148/CO[3]
                         net (fo=1, routed)           0.007     5.146    game0/gamestart/state2_i_148_n_1
    SLICE_X70Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.200 r  game0/gamestart/state2_i_115/CO[3]
                         net (fo=1, routed)           0.000     5.200    game0/gamestart/state2_i_115_n_1
    SLICE_X70Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.254 r  game0/gamestart/state2_i_80/CO[3]
                         net (fo=1, routed)           0.000     5.254    game0/gamestart/state2_i_80_n_1
    SLICE_X70Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     5.362 f  game0/gamestart/state2_i_45/O[0]
                         net (fo=7, routed)           0.354     5.717    game0/gamestart/state5[13]
    SLICE_X71Y77         LUT1 (Prop_lut1_I0_O)        0.123     5.840 r  game0/gamestart/state2_i_43/O
                         net (fo=1, routed)           0.000     5.840    game0/gamestart/state2_i_43_n_1
    SLICE_X71Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.107 r  game0/gamestart/state2_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.107    game0/gamestart/state2_i_14_n_1
    SLICE_X71Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     6.184 r  game0/gamestart/state2_i_8/CO[1]
                         net (fo=22, routed)          0.454     6.638    game0/gamestart/state4[5]
    SLICE_X69Y74         LUT2 (Prop_lut2_I0_O)        0.122     6.760 r  game0/gamestart/state2_i_151/O
                         net (fo=1, routed)           0.000     6.760    game0/gamestart/state2_i_151_n_1
    SLICE_X69Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.027 r  game0/gamestart/state2_i_116/CO[3]
                         net (fo=1, routed)           0.007     7.034    game0/gamestart/state2_i_116_n_1
    SLICE_X69Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.087 r  game0/gamestart/state2_i_81/CO[3]
                         net (fo=1, routed)           0.000     7.087    game0/gamestart/state2_i_81_n_1
    SLICE_X69Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.140 r  game0/gamestart/state2_i_46/CO[3]
                         net (fo=1, routed)           0.000     7.140    game0/gamestart/state2_i_46_n_1
    SLICE_X69Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.193 r  game0/gamestart/state2_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.193    game0/gamestart/state2_i_17_n_1
    SLICE_X69Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     7.303 r  game0/gamestart/state2_i_9/CO[2]
                         net (fo=24, routed)          0.477     7.780    game0/gamestart/state4[4]
    SLICE_X68Y74         LUT2 (Prop_lut2_I1_O)        0.129     7.909 r  game0/gamestart/state2_i_155/O
                         net (fo=1, routed)           0.000     7.909    game0/gamestart/state2_i_155_n_1
    SLICE_X68Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.165 r  game0/gamestart/state2_i_121/CO[3]
                         net (fo=1, routed)           0.007     8.173    game0/gamestart/state2_i_121_n_1
    SLICE_X68Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.227 r  game0/gamestart/state2_i_86/CO[3]
                         net (fo=1, routed)           0.000     8.227    game0/gamestart/state2_i_86_n_1
    SLICE_X68Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.281 r  game0/gamestart/state2_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.281    game0/gamestart/state2_i_51_n_1
    SLICE_X68Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.335 r  game0/gamestart/state2_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.335    game0/gamestart/state2_i_21_n_1
    SLICE_X68Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     8.445 r  game0/gamestart/state2_i_10/CO[2]
                         net (fo=25, routed)          0.476     8.921    game0/gamestart/state4[3]
    SLICE_X67Y74         LUT2 (Prop_lut2_I1_O)        0.128     9.049 r  game0/gamestart/state2_i_162/O
                         net (fo=1, routed)           0.000     9.049    game0/gamestart/state2_i_162_n_1
    SLICE_X67Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.316 r  game0/gamestart/state2_i_127/CO[3]
                         net (fo=1, routed)           0.007     9.323    game0/gamestart/state2_i_127_n_1
    SLICE_X67Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.376 r  game0/gamestart/state2_i_92/CO[3]
                         net (fo=1, routed)           0.000     9.376    game0/gamestart/state2_i_92_n_1
    SLICE_X67Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.429 r  game0/gamestart/state2_i_57/CO[3]
                         net (fo=1, routed)           0.000     9.429    game0/gamestart/state2_i_57_n_1
    SLICE_X67Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.482 r  game0/gamestart/state2_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.482    game0/gamestart/state2_i_26_n_1
    SLICE_X67Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     9.592 r  game0/gamestart/state2_i_13/CO[2]
                         net (fo=25, routed)          0.438    10.030    game0/gamestart/state4[2]
    SLICE_X66Y74         LUT2 (Prop_lut2_I0_O)        0.129    10.159 r  game0/gamestart/state2_i_158/O
                         net (fo=1, routed)           0.000    10.159    game0/gamestart/state2_i_158_n_1
    SLICE_X66Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.415 r  game0/gamestart/state2_i_126/CO[3]
                         net (fo=1, routed)           0.007    10.423    game0/gamestart/state2_i_126_n_1
    SLICE_X66Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.477 r  game0/gamestart/state2_i_91/CO[3]
                         net (fo=1, routed)           0.000    10.477    game0/gamestart/state2_i_91_n_1
    SLICE_X66Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.531 r  game0/gamestart/state2_i_56/CO[3]
                         net (fo=1, routed)           0.000    10.531    game0/gamestart/state2_i_56_n_1
    SLICE_X66Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.585 r  game0/gamestart/state2_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.585    game0/gamestart/state2_i_25_n_1
    SLICE_X66Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    10.695 r  game0/gamestart/state2_i_11/CO[2]
                         net (fo=27, routed)          0.491    11.185    game0/gamestart/state4[1]
    SLICE_X65Y74         LUT3 (Prop_lut3_I0_O)        0.128    11.313 r  game0/gamestart/state2_i_166/O
                         net (fo=1, routed)           0.000    11.313    game0/gamestart/state2_i_166_n_1
    SLICE_X65Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.580 r  game0/gamestart/state2_i_136/CO[3]
                         net (fo=1, routed)           0.007    11.588    game0/gamestart/state2_i_136_n_1
    SLICE_X65Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.641 r  game0/gamestart/state2_i_101/CO[3]
                         net (fo=1, routed)           0.000    11.641    game0/gamestart/state2_i_101_n_1
    SLICE_X65Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.694 r  game0/gamestart/state2_i_66/CO[3]
                         net (fo=1, routed)           0.000    11.694    game0/gamestart/state2_i_66_n_1
    SLICE_X65Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.747 r  game0/gamestart/state2_i_30/CO[3]
                         net (fo=1, routed)           0.000    11.747    game0/gamestart/state2_i_30_n_1
    SLICE_X65Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    11.824 r  game0/gamestart/state2_i_12/CO[1]
                         net (fo=7, routed)           0.391    12.214    game0/gamestart/state4[0]
    SLICE_X66Y80         LUT5 (Prop_lut5_I2_O)        0.122    12.336 r  game0/gamestart/state2_i_3/O
                         net (fo=1, routed)           0.231    12.568    game0/gamestart/B[4]
    DSP48_X3Y32          DSP48E1 (Prop_dsp48e1_B[4]_P[2])
                                                      2.607    15.175 r  game0/gamestart/state2/P[2]
                         net (fo=2, routed)           0.644    15.819    game0/gamestart/state2_n_104
    SLICE_X58Y80         LUT4 (Prop_lut4_I2_O)        0.043    15.862 r  game0/gamestart/count_time[31]_i_38/O
                         net (fo=1, routed)           0.000    15.862    game0/gamestart/count_time[31]_i_38_n_1
    SLICE_X58Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    16.118 r  game0/gamestart/count_time_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.118    game0/gamestart/count_time_reg[31]_i_23_n_1
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.172 r  game0/gamestart/count_time_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000    16.172    game0/gamestart/count_time_reg[31]_i_14_n_1
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.226 r  game0/gamestart/count_time_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.226    game0/gamestart/count_time_reg[31]_i_7_n_1
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.280 f  game0/gamestart/count_time_reg[31]_i_5/CO[3]
                         net (fo=4, routed)           0.492    16.772    game0/gamestart/CO[0]
    SLICE_X62Y83         LUT5 (Prop_lut5_I3_O)        0.043    16.815 r  game0/gamestart/count_time[31]_i_1/O
                         net (fo=31, routed)          0.418    17.233    game0/gamestart/count_time[31]_i_1_n_1
    SLICE_X64Y83         FDRE                                         r  game0/gamestart/count_time_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         1.259    14.034    game0/gamestart/clk_IBUF_BUFG
    SLICE_X64Y83         FDRE                                         r  game0/gamestart/count_time_reg[24]/C
                         clock pessimism              0.328    14.362    
                         clock uncertainty           -0.035    14.327    
    SLICE_X64Y83         FDRE (Setup_fdre_C_R)       -0.281    14.046    game0/gamestart/count_time_reg[24]
  -------------------------------------------------------------------
                         required time                         14.046    
                         arrival time                         -17.233    
  -------------------------------------------------------------------
                         slack                                 -3.187    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 divider/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/clk25MHZ_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.877%)  route 0.134ns (51.123%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         0.543     1.789    divider/clk_IBUF_BUFG
    SLICE_X53Y146        FDRE                                         r  divider/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y146        FDRE (Prop_fdre_C_Q)         0.100     1.889 r  divider/clkdiv_reg[1]/Q
                         net (fo=2, routed)           0.134     2.023    divider/clkdiv_reg[1]
    SLICE_X54Y146        LUT3 (Prop_lut3_I0_O)        0.028     2.051 r  divider/clk25MHZ_i_1/O
                         net (fo=1, routed)           0.000     2.051    divider/clk25MHZ_i_1_n_1
    SLICE_X54Y146        FDRE                                         r  divider/clk25MHZ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         0.740     2.225    divider/clk_IBUF_BUFG
    SLICE_X54Y146        FDRE                                         r  divider/clk25MHZ_reg/C
                         clock pessimism             -0.407     1.818    
    SLICE_X54Y146        FDRE (Hold_fdre_C_D)         0.087     1.905    divider/clk25MHZ_reg
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 timer/seg1/s2/shift4/FD1/Q_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/seg1/s2/shift4/FD2/Q_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.128ns (47.324%)  route 0.142ns (52.676%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.658ns
    Source Clock Delay      (SCD):    2.870ns
    Clock Pessimism Removal (CPR):    0.760ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     1.462    game0/gamestart/clk_IBUF
    SLICE_X56Y102        LUT5 (Prop_lut5_I4_O)        0.030     1.492 r  game0/gamestart/clk0_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.782     2.274    clk0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.066     2.340 r  clk0_BUFG_inst/O
                         net (fo=94, routed)          0.530     2.870    timer/seg1/s2/shift4/FD1/clk0_BUFG
    SLICE_X51Y124        FDRE                                         r  timer/seg1/s2/shift4/FD1/Q_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.100     2.970 r  timer/seg1/s2/shift4/FD1/Q_reg_reg/Q
                         net (fo=2, routed)           0.142     3.112    timer/My5/p_0_in[5]
    SLICE_X50Y125        LUT6 (Prop_lut6_I4_O)        0.028     3.140 r  timer/My5/Q_reg_i_1__26/O
                         net (fo=1, routed)           0.000     3.140    timer/seg1/s2/shift4/FD2/D2_5
    SLICE_X50Y125        FDRE                                         r  timer/seg1/s2/shift4/FD2/Q_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.580     1.892    game0/gamestart/clk_IBUF
    SLICE_X56Y102        LUT5 (Prop_lut5_I4_O)        0.037     1.929 r  game0/gamestart/clk0_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.923     2.852    clk0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     2.932 r  clk0_BUFG_inst/O
                         net (fo=94, routed)          0.726     3.658    timer/seg1/s2/shift4/FD2/clk0_BUFG
    SLICE_X50Y125        FDRE                                         r  timer/seg1/s2/shift4/FD2/Q_reg_reg/C
                         clock pessimism             -0.760     2.898    
    SLICE_X50Y125        FDRE (Hold_fdre_C_D)         0.087     2.985    timer/seg1/s2/shift4/FD2/Q_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.985    
                         arrival time                           3.140    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 timer/seg1/s2/shift7/FD2/Q_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/seg1/s2/shift7/FD3/Q_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.409%)  route 0.131ns (50.591%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.657ns
    Source Clock Delay      (SCD):    2.869ns
    Clock Pessimism Removal (CPR):    0.777ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     1.462    game0/gamestart/clk_IBUF
    SLICE_X56Y102        LUT5 (Prop_lut5_I4_O)        0.030     1.492 r  game0/gamestart/clk0_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.782     2.274    clk0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.066     2.340 r  clk0_BUFG_inst/O
                         net (fo=94, routed)          0.529     2.869    timer/seg1/s2/shift7/FD2/clk0_BUFG
    SLICE_X55Y123        FDRE                                         r  timer/seg1/s2/shift7/FD2/Q_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y123        FDRE (Prop_fdre_C_Q)         0.100     2.969 r  timer/seg1/s2/shift7/FD2/Q_reg_reg/Q
                         net (fo=2, routed)           0.131     3.100    timer/My2/p_0_in[4]
    SLICE_X54Y123        LUT6 (Prop_lut6_I5_O)        0.028     3.128 r  timer/My2/Q_reg_i_1__5/O
                         net (fo=1, routed)           0.000     3.128    timer/seg1/s2/shift7/FD3/D3_25
    SLICE_X54Y123        FDRE                                         r  timer/seg1/s2/shift7/FD3/Q_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.580     1.892    game0/gamestart/clk_IBUF
    SLICE_X56Y102        LUT5 (Prop_lut5_I4_O)        0.037     1.929 r  game0/gamestart/clk0_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.923     2.852    clk0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     2.932 r  clk0_BUFG_inst/O
                         net (fo=94, routed)          0.725     3.657    timer/seg1/s2/shift7/FD3/clk0_BUFG
    SLICE_X54Y123        FDRE                                         r  timer/seg1/s2/shift7/FD3/Q_reg_reg/C
                         clock pessimism             -0.777     2.880    
    SLICE_X54Y123        FDRE (Hold_fdre_C_D)         0.087     2.967    timer/seg1/s2/shift7/FD3/Q_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.967    
                         arrival time                           3.128    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 timer/seg1/s2/shift8/FD3/Q_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/seg1/s2/shift8/FD4/Q_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.409%)  route 0.131ns (50.591%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.656ns
    Source Clock Delay      (SCD):    2.868ns
    Clock Pessimism Removal (CPR):    0.777ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     1.462    game0/gamestart/clk_IBUF
    SLICE_X56Y102        LUT5 (Prop_lut5_I4_O)        0.030     1.492 r  game0/gamestart/clk0_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.782     2.274    clk0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.066     2.340 r  clk0_BUFG_inst/O
                         net (fo=94, routed)          0.528     2.868    timer/seg1/s2/shift8/FD3/clk0_BUFG
    SLICE_X55Y124        FDRE                                         r  timer/seg1/s2/shift8/FD3/Q_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y124        FDRE (Prop_fdre_C_Q)         0.100     2.968 r  timer/seg1/s2/shift8/FD3/Q_reg_reg/Q
                         net (fo=2, routed)           0.131     3.099    timer/My1/p_0_in[3]
    SLICE_X54Y124        LUT6 (Prop_lut6_I5_O)        0.028     3.127 r  timer/My1/Q_reg_i_1__1/O
                         net (fo=1, routed)           0.000     3.127    timer/seg1/s2/shift8/FD4/D4_31
    SLICE_X54Y124        FDRE                                         r  timer/seg1/s2/shift8/FD4/Q_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.580     1.892    game0/gamestart/clk_IBUF
    SLICE_X56Y102        LUT5 (Prop_lut5_I4_O)        0.037     1.929 r  game0/gamestart/clk0_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.923     2.852    clk0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     2.932 r  clk0_BUFG_inst/O
                         net (fo=94, routed)          0.724     3.656    timer/seg1/s2/shift8/FD4/clk0_BUFG
    SLICE_X54Y124        FDRE                                         r  timer/seg1/s2/shift8/FD4/Q_reg_reg/C
                         clock pessimism             -0.777     2.879    
    SLICE_X54Y124        FDRE (Hold_fdre_C_D)         0.087     2.966    timer/seg1/s2/shift8/FD4/Q_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.966    
                         arrival time                           3.127    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 timer/seg1/s2/shift7/FD1/Q_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/seg1/s2/shift7/FD2/Q_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.128ns (56.955%)  route 0.097ns (43.045%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.657ns
    Source Clock Delay      (SCD):    2.869ns
    Clock Pessimism Removal (CPR):    0.788ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     1.462    game0/gamestart/clk_IBUF
    SLICE_X56Y102        LUT5 (Prop_lut5_I4_O)        0.030     1.492 r  game0/gamestart/clk0_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.782     2.274    clk0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.066     2.340 r  clk0_BUFG_inst/O
                         net (fo=94, routed)          0.529     2.869    timer/seg1/s2/shift7/FD1/clk0_BUFG
    SLICE_X55Y123        FDRE                                         r  timer/seg1/s2/shift7/FD1/Q_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y123        FDRE (Prop_fdre_C_Q)         0.100     2.969 r  timer/seg1/s2/shift7/FD1/Q_reg_reg/Q
                         net (fo=2, routed)           0.097     3.065    timer/My2/p_0_in[5]
    SLICE_X55Y123        LUT6 (Prop_lut6_I5_O)        0.028     3.093 r  timer/My2/Q_reg_i_1__4/O
                         net (fo=1, routed)           0.000     3.093    timer/seg1/s2/shift7/FD2/D2_26
    SLICE_X55Y123        FDRE                                         r  timer/seg1/s2/shift7/FD2/Q_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.580     1.892    game0/gamestart/clk_IBUF
    SLICE_X56Y102        LUT5 (Prop_lut5_I4_O)        0.037     1.929 r  game0/gamestart/clk0_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.923     2.852    clk0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     2.932 r  clk0_BUFG_inst/O
                         net (fo=94, routed)          0.725     3.657    timer/seg1/s2/shift7/FD2/clk0_BUFG
    SLICE_X55Y123        FDRE                                         r  timer/seg1/s2/shift7/FD2/Q_reg_reg/C
                         clock pessimism             -0.788     2.869    
    SLICE_X55Y123        FDRE (Hold_fdre_C_D)         0.060     2.929    timer/seg1/s2/shift7/FD2/Q_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.929    
                         arrival time                           3.093    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 timer/seg1/s2/shift3/FD8/Q_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/seg1/s2/shift2/FD1/Q_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.107ns (55.719%)  route 0.085ns (44.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.658ns
    Source Clock Delay      (SCD):    2.870ns
    Clock Pessimism Removal (CPR):    0.788ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     1.462    game0/gamestart/clk_IBUF
    SLICE_X56Y102        LUT5 (Prop_lut5_I4_O)        0.030     1.492 r  game0/gamestart/clk0_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.782     2.274    clk0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.066     2.340 r  clk0_BUFG_inst/O
                         net (fo=94, routed)          0.530     2.870    timer/seg1/s2/shift3/FD8/clk0_BUFG
    SLICE_X50Y124        FDRE                                         r  timer/seg1/s2/shift3/FD8/Q_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y124        FDRE (Prop_fdre_C_Q)         0.107     2.977 r  timer/seg1/s2/shift3/FD8/Q_reg_reg/Q
                         net (fo=2, routed)           0.085     3.062    timer/seg1/s2/shift2/FD1/Q_reg_reg_2[0]
    SLICE_X50Y124        FDRE                                         r  timer/seg1/s2/shift2/FD1/Q_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.580     1.892    game0/gamestart/clk_IBUF
    SLICE_X56Y102        LUT5 (Prop_lut5_I4_O)        0.037     1.929 r  game0/gamestart/clk0_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.923     2.852    clk0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     2.932 r  clk0_BUFG_inst/O
                         net (fo=94, routed)          0.726     3.658    timer/seg1/s2/shift2/FD1/clk0_BUFG
    SLICE_X50Y124        FDRE                                         r  timer/seg1/s2/shift2/FD1/Q_reg_reg/C
                         clock pessimism             -0.788     2.870    
    SLICE_X50Y124        FDRE (Hold_fdre_C_D)         0.027     2.897    timer/seg1/s2/shift2/FD1/Q_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.897    
                         arrival time                           3.062    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 timer/seg1/s2/shift8/FD7/Q_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/seg1/s2/shift8/FD8/Q_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.118ns (53.521%)  route 0.102ns (46.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.659ns
    Source Clock Delay      (SCD):    2.869ns
    Clock Pessimism Removal (CPR):    0.777ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     1.462    game0/gamestart/clk_IBUF
    SLICE_X56Y102        LUT5 (Prop_lut5_I4_O)        0.030     1.492 r  game0/gamestart/clk0_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.782     2.274    clk0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.066     2.340 r  clk0_BUFG_inst/O
                         net (fo=94, routed)          0.529     2.869    timer/seg1/s2/shift8/FD7/clk0_BUFG
    SLICE_X54Y123        FDRE                                         r  timer/seg1/s2/shift8/FD7/Q_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y123        FDRE (Prop_fdre_C_Q)         0.118     2.987 r  timer/seg1/s2/shift8/FD7/Q_reg_reg/Q
                         net (fo=2, routed)           0.102     3.089    timer/seg1/s2/shift8/FD8/p_0_in[0]
    SLICE_X55Y122        FDRE                                         r  timer/seg1/s2/shift8/FD8/Q_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.580     1.892    game0/gamestart/clk_IBUF
    SLICE_X56Y102        LUT5 (Prop_lut5_I4_O)        0.037     1.929 r  game0/gamestart/clk0_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.923     2.852    clk0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     2.932 r  clk0_BUFG_inst/O
                         net (fo=94, routed)          0.727     3.659    timer/seg1/s2/shift8/FD8/clk0_BUFG
    SLICE_X55Y122        FDRE                                         r  timer/seg1/s2/shift8/FD8/Q_reg_reg/C
                         clock pessimism             -0.777     2.882    
    SLICE_X55Y122        FDRE (Hold_fdre_C_D)         0.040     2.922    timer/seg1/s2/shift8/FD8/Q_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.922    
                         arrival time                           3.089    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 timer/seg1/s2/shift2/FD3/Q_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/seg1/s2/shift2/FD4/Q_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.118ns (50.863%)  route 0.114ns (49.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.658ns
    Source Clock Delay      (SCD):    2.870ns
    Clock Pessimism Removal (CPR):    0.788ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.316     1.462    game0/gamestart/clk_IBUF
    SLICE_X56Y102        LUT5 (Prop_lut5_I4_O)        0.030     1.492 r  game0/gamestart/clk0_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.782     2.274    clk0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.066     2.340 r  clk0_BUFG_inst/O
                         net (fo=94, routed)          0.530     2.870    timer/seg1/s2/shift2/FD3/clk0_BUFG
    SLICE_X50Y124        FDRE                                         r  timer/seg1/s2/shift2/FD3/Q_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y124        FDRE (Prop_fdre_C_Q)         0.118     2.988 r  timer/seg1/s2/shift2/FD3/Q_reg_reg/Q
                         net (fo=2, routed)           0.114     3.102    timer/seg1/s2/shift2/FD4/p_0_in[0]
    SLICE_X50Y124        FDRE                                         r  timer/seg1/s2/shift2/FD4/Q_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.580     1.892    game0/gamestart/clk_IBUF
    SLICE_X56Y102        LUT5 (Prop_lut5_I4_O)        0.037     1.929 r  game0/gamestart/clk0_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.923     2.852    clk0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     2.932 r  clk0_BUFG_inst/O
                         net (fo=94, routed)          0.726     3.658    timer/seg1/s2/shift2/FD4/clk0_BUFG
    SLICE_X50Y124        FDRE                                         r  timer/seg1/s2/shift2/FD4/Q_reg_reg/C
                         clock pessimism             -0.788     2.870    
    SLICE_X50Y124        FDRE (Hold_fdre_C_D)         0.059     2.929    timer/seg1/s2/shift2/FD4/Q_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.929    
                         arrival time                           3.102    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 game0/gamestart/map_reg[187]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game0/gamestart/map_reg[187]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.146ns (56.077%)  route 0.114ns (43.923%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.296ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         0.594     1.840    game0/gamestart/clk_IBUF_BUFG
    SLICE_X64Y64         FDRE                                         r  game0/gamestart/map_reg[187]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDRE (Prop_fdre_C_Q)         0.118     1.958 r  game0/gamestart/map_reg[187]/Q
                         net (fo=12, routed)          0.114     2.072    game0/gamestart/map[187]
    SLICE_X64Y64         LUT6 (Prop_lut6_I5_O)        0.028     2.100 r  game0/gamestart/map[187]_i_1/O
                         net (fo=1, routed)           0.000     2.100    game0/gamestart/map[187]_i_1_n_1
    SLICE_X64Y64         FDRE                                         r  game0/gamestart/map_reg[187]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         0.811     2.296    game0/gamestart/clk_IBUF_BUFG
    SLICE_X64Y64         FDRE                                         r  game0/gamestart/map_reg[187]/C
                         clock pessimism             -0.456     1.840    
    SLICE_X64Y64         FDRE (Hold_fdre_C_D)         0.087     1.927    game0/gamestart/map_reg[187]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 game0/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game0/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.146ns (52.858%)  route 0.130ns (47.143%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         0.548     1.794    game0/clk_IBUF_BUFG
    SLICE_X72Y103        FDRE                                         r  game0/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y103        FDRE (Prop_fdre_C_Q)         0.118     1.912 r  game0/FSM_onehot_state_reg[0]/Q
                         net (fo=2, routed)           0.130     2.042    game0/gamestart/FSM_onehot_state_reg[2]_0[0]
    SLICE_X72Y102        LUT4 (Prop_lut4_I3_O)        0.028     2.070 r  game0/gamestart/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.070    game0/gamestart_n_47
    SLICE_X72Y102        FDRE                                         r  game0/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         0.748     2.233    game0/clk_IBUF_BUFG
    SLICE_X72Y102        FDRE                                         r  game0/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.424     1.809    
    SLICE_X72Y102        FDRE (Hold_fdre_C_D)         0.087     1.896    game0/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.408         10.000      8.591      BUFGCTRL_X0Y2  clk0_BUFG_inst/I
Min Period        n/a     BUFG/I   n/a            1.408         10.000      8.591      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I   n/a            1.408         10.000      8.591      BUFGCTRL_X0Y3  n_0_8210_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X72Y102  game0/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X82Y81   game0/gamestart/Fall_ready_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X58Y85   game0/gamestart/act_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X65Y83   game0/gamestart/count_time_reg[11]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X64Y82   game0/gamestart/count_time_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X62Y83   game0/gamestart/count_time_reg[25]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X62Y83   game0/gamestart/count_time_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X72Y102  game0/FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X72Y102  game0/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X82Y81   game0/gamestart/Fall_ready_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X82Y81   game0/gamestart/Fall_ready_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X58Y85   game0/gamestart/act_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X58Y85   game0/gamestart/act_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X65Y83   game0/gamestart/count_time_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X65Y83   game0/gamestart/count_time_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X64Y82   game0/gamestart/count_time_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X64Y82   game0/gamestart/count_time_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X69Y67   d0/display/cl/div_res_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X69Y67   d0/display/cl/div_res_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X69Y69   d0/display/cl/div_res_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X69Y69   d0/display/cl/div_res_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X69Y69   d0/display/cl/div_res_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X69Y69   d0/display/cl/div_res_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X69Y70   d0/display/cl/div_res_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X69Y70   d0/display/cl/div_res_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X69Y70   d0/display/cl/div_res_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X69Y70   d0/display/cl/div_res_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          5200 Endpoints
Min Delay          5200 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga0/row_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dis/color_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.363ns  (logic 5.754ns (29.717%)  route 13.609ns (70.283%))
  Logic Levels:           40  (CARRY4=22 FDRE=1 LUT2=2 LUT3=4 LUT4=3 LUT5=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y80         FDRE                         0.000     0.000 r  vga0/row_reg[1]/C
    SLICE_X92Y80         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  vga0/row_reg[1]/Q
                         net (fo=142, routed)         1.226     1.485    vga0/row[1]
    SLICE_X102Y83        LUT4 (Prop_lut4_I2_O)        0.051     1.536 r  vga0/color[2]_i_11/O
                         net (fo=27, routed)          0.471     2.007    vga0/color[2]_i_11_n_1
    SLICE_X104Y83        LUT4 (Prop_lut4_I3_O)        0.136     2.143 r  vga0/color[11]_i_624/O
                         net (fo=45, routed)          0.930     3.073    vga0/color[11]_i_415_n_1
    SLICE_X106Y85        LUT3 (Prop_lut3_I0_O)        0.051     3.124 r  vga0/color[11]_i_633/O
                         net (fo=8, routed)           0.688     3.812    vga0/color[11]_i_633_n_1
    SLICE_X101Y83        LUT6 (Prop_lut6_I0_O)        0.136     3.948 r  vga0/color[7]_i_1043/O
                         net (fo=1, routed)           0.000     3.948    vga0/color[7]_i_1043_n_1
    SLICE_X101Y83        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     4.143 r  vga0/color_reg[7]_i_958/CO[3]
                         net (fo=1, routed)           0.000     4.143    vga0/color_reg[7]_i_958_n_1
    SLICE_X101Y84        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     4.253 r  vga0/color_reg[7]_i_850/CO[2]
                         net (fo=46, routed)          1.041     5.294    vga0/color_reg[7]_i_850_n_2
    SLICE_X99Y92         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.373     5.667 r  vga0/color_reg[7]_i_736/CO[3]
                         net (fo=6, routed)           0.648     6.315    vga0/color_reg[7]_i_736_n_1
    SLICE_X103Y94        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.309     6.624 r  vga0/color_reg[7]_i_800/O[1]
                         net (fo=3, routed)           0.418     7.041    vga0/color_reg[7]_i_800_n_7
    SLICE_X102Y93        LUT2 (Prop_lut2_I1_O)        0.123     7.164 r  vga0/color[7]_i_803/O
                         net (fo=1, routed)           0.000     7.164    vga0/color[7]_i_803_n_1
    SLICE_X102Y93        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     7.423 r  vga0/color_reg[7]_i_639/CO[3]
                         net (fo=1, routed)           0.000     7.423    vga0/color_reg[7]_i_639_n_1
    SLICE_X102Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.476 r  vga0/color_reg[7]_i_563/CO[3]
                         net (fo=1, routed)           0.000     7.476    vga0/color_reg[7]_i_563_n_1
    SLICE_X102Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.529 r  vga0/color_reg[7]_i_534/CO[3]
                         net (fo=1, routed)           0.000     7.529    vga0/color_reg[7]_i_534_n_1
    SLICE_X102Y96        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.695 r  vga0/color_reg[7]_i_527/O[1]
                         net (fo=3, routed)           0.566     8.261    vga0/color_reg[7]_i_527_n_7
    SLICE_X101Y96        LUT3 (Prop_lut3_I0_O)        0.131     8.392 r  vga0/color[7]_i_530/O
                         net (fo=2, routed)           0.532     8.924    vga0/color[7]_i_530_n_1
    SLICE_X99Y94         LUT5 (Prop_lut5_I4_O)        0.144     9.068 r  vga0/color[7]_i_395/O
                         net (fo=2, routed)           0.418     9.486    vga0/color[7]_i_395_n_1
    SLICE_X100Y95        LUT6 (Prop_lut6_I0_O)        0.136     9.622 r  vga0/color[7]_i_399/O
                         net (fo=1, routed)           0.000     9.622    vga0/color[7]_i_399_n_1
    SLICE_X100Y95        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.296     9.918 r  vga0/color_reg[7]_i_270/O[3]
                         net (fo=7, routed)           0.701    10.619    vga0/color_reg[7]_i_270_n_5
    SLICE_X94Y100        LUT2 (Prop_lut2_I0_O)        0.120    10.739 r  vga0/color[7]_i_670/O
                         net (fo=1, routed)           0.000    10.739    vga0/color[7]_i_670_n_1
    SLICE_X94Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    10.922 r  vga0/color_reg[7]_i_515/CO[3]
                         net (fo=1, routed)           0.000    10.922    vga0/color_reg[7]_i_515_n_1
    SLICE_X94Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    11.030 r  vga0/color_reg[7]_i_384/O[0]
                         net (fo=3, routed)           0.473    11.504    vga0/color_reg[7]_i_384_n_8
    SLICE_X95Y101        LUT3 (Prop_lut3_I0_O)        0.123    11.627 r  vga0/color[7]_i_513/O
                         net (fo=1, routed)           0.000    11.627    vga0/color[7]_i_513_n_1
    SLICE_X95Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.894 r  vga0/color_reg[7]_i_381/CO[3]
                         net (fo=1, routed)           0.000    11.894    vga0/color_reg[7]_i_381_n_1
    SLICE_X95Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.033 f  vga0/color_reg[7]_i_265/CO[0]
                         net (fo=31, routed)          0.840    12.873    vga0/color_reg[7]_i_265_n_4
    SLICE_X88Y100        LUT3 (Prop_lut3_I0_O)        0.135    13.008 r  vga0/color[7]_i_269/O
                         net (fo=27, routed)          1.073    14.081    vga0/color[7]_i_269_n_1
    SLICE_X89Y94         LUT5 (Prop_lut5_I3_O)        0.134    14.215 r  vga0/color[7]_i_335/O
                         net (fo=1, routed)           0.000    14.215    vga0/color[7]_i_335_n_1
    SLICE_X89Y94         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    14.410 r  vga0/color_reg[7]_i_215/CO[3]
                         net (fo=1, routed)           0.000    14.410    vga0/color_reg[7]_i_215_n_1
    SLICE_X89Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.463 r  vga0/color_reg[7]_i_134/CO[3]
                         net (fo=1, routed)           0.000    14.463    vga0/color_reg[7]_i_134_n_1
    SLICE_X89Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.516 r  vga0/color_reg[7]_i_129/CO[3]
                         net (fo=1, routed)           0.000    14.516    vga0/color_reg[7]_i_129_n_1
    SLICE_X89Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.569 r  vga0/color_reg[7]_i_124/CO[3]
                         net (fo=1, routed)           0.000    14.569    vga0/color_reg[7]_i_124_n_1
    SLICE_X89Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.622 r  vga0/color_reg[7]_i_68/CO[3]
                         net (fo=1, routed)           0.000    14.622    vga0/color_reg[7]_i_68_n_1
    SLICE_X89Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    14.733 r  vga0/color_reg[7]_i_64/O[0]
                         net (fo=2, routed)           0.572    15.305    vga0/dis/color30_in[22]
    SLICE_X87Y98         LUT6 (Prop_lut6_I0_O)        0.124    15.429 r  vga0/color[7]_i_71/O
                         net (fo=1, routed)           0.000    15.429    vga0/color[7]_i_71_n_1
    SLICE_X87Y98         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282    15.711 r  vga0/color_reg[7]_i_33/O[2]
                         net (fo=4, routed)           0.766    16.478    game0/gamestart/color20_in[20]
    SLICE_X85Y96         LUT6 (Prop_lut6_I1_O)        0.122    16.600 r  game0/gamestart/color[7]_i_49/O
                         net (fo=1, routed)           0.000    16.600    game0/gamestart/color[7]_i_49_n_1
    SLICE_X85Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    16.793 r  game0/gamestart/color_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    16.793    game0/gamestart/color_reg[7]_i_22_n_1
    SLICE_X85Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    16.903 f  game0/gamestart/color_reg[7]_i_9/CO[2]
                         net (fo=3, routed)           0.638    17.541    game0/gamestart/dis/color12_out
    SLICE_X80Y97         LUT4 (Prop_lut4_I0_O)        0.129    17.670 r  game0/gamestart/color[6]_i_4/O
                         net (fo=3, routed)           1.253    18.923    game0/gamestart/color[6]_i_4_n_1
    SLICE_X55Y100        LUT5 (Prop_lut5_I1_O)        0.043    18.966 f  game0/gamestart/color[5]_i_2/O
                         net (fo=1, routed)           0.354    19.320    game0/gamestart/color[5]_i_2_n_1
    SLICE_X54Y100        LUT6 (Prop_lut6_I3_O)        0.043    19.363 r  game0/gamestart/color[5]_i_1/O
                         net (fo=1, routed)           0.000    19.363    dis/D[4]
    SLICE_X54Y100        FDRE                                         r  dis/color_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga0/row_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dis/color_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.291ns  (logic 5.754ns (29.828%)  route 13.537ns (70.172%))
  Logic Levels:           40  (CARRY4=22 FDRE=1 LUT2=2 LUT3=4 LUT4=3 LUT5=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y80         FDRE                         0.000     0.000 r  vga0/row_reg[1]/C
    SLICE_X92Y80         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  vga0/row_reg[1]/Q
                         net (fo=142, routed)         1.226     1.485    vga0/row[1]
    SLICE_X102Y83        LUT4 (Prop_lut4_I2_O)        0.051     1.536 r  vga0/color[2]_i_11/O
                         net (fo=27, routed)          0.471     2.007    vga0/color[2]_i_11_n_1
    SLICE_X104Y83        LUT4 (Prop_lut4_I3_O)        0.136     2.143 r  vga0/color[11]_i_624/O
                         net (fo=45, routed)          0.930     3.073    vga0/color[11]_i_415_n_1
    SLICE_X106Y85        LUT3 (Prop_lut3_I0_O)        0.051     3.124 r  vga0/color[11]_i_633/O
                         net (fo=8, routed)           0.688     3.812    vga0/color[11]_i_633_n_1
    SLICE_X101Y83        LUT6 (Prop_lut6_I0_O)        0.136     3.948 r  vga0/color[7]_i_1043/O
                         net (fo=1, routed)           0.000     3.948    vga0/color[7]_i_1043_n_1
    SLICE_X101Y83        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     4.143 r  vga0/color_reg[7]_i_958/CO[3]
                         net (fo=1, routed)           0.000     4.143    vga0/color_reg[7]_i_958_n_1
    SLICE_X101Y84        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     4.253 r  vga0/color_reg[7]_i_850/CO[2]
                         net (fo=46, routed)          1.041     5.294    vga0/color_reg[7]_i_850_n_2
    SLICE_X99Y92         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.373     5.667 r  vga0/color_reg[7]_i_736/CO[3]
                         net (fo=6, routed)           0.648     6.315    vga0/color_reg[7]_i_736_n_1
    SLICE_X103Y94        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.309     6.624 r  vga0/color_reg[7]_i_800/O[1]
                         net (fo=3, routed)           0.418     7.041    vga0/color_reg[7]_i_800_n_7
    SLICE_X102Y93        LUT2 (Prop_lut2_I1_O)        0.123     7.164 r  vga0/color[7]_i_803/O
                         net (fo=1, routed)           0.000     7.164    vga0/color[7]_i_803_n_1
    SLICE_X102Y93        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     7.423 r  vga0/color_reg[7]_i_639/CO[3]
                         net (fo=1, routed)           0.000     7.423    vga0/color_reg[7]_i_639_n_1
    SLICE_X102Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.476 r  vga0/color_reg[7]_i_563/CO[3]
                         net (fo=1, routed)           0.000     7.476    vga0/color_reg[7]_i_563_n_1
    SLICE_X102Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.529 r  vga0/color_reg[7]_i_534/CO[3]
                         net (fo=1, routed)           0.000     7.529    vga0/color_reg[7]_i_534_n_1
    SLICE_X102Y96        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.695 r  vga0/color_reg[7]_i_527/O[1]
                         net (fo=3, routed)           0.566     8.261    vga0/color_reg[7]_i_527_n_7
    SLICE_X101Y96        LUT3 (Prop_lut3_I0_O)        0.131     8.392 r  vga0/color[7]_i_530/O
                         net (fo=2, routed)           0.532     8.924    vga0/color[7]_i_530_n_1
    SLICE_X99Y94         LUT5 (Prop_lut5_I4_O)        0.144     9.068 r  vga0/color[7]_i_395/O
                         net (fo=2, routed)           0.418     9.486    vga0/color[7]_i_395_n_1
    SLICE_X100Y95        LUT6 (Prop_lut6_I0_O)        0.136     9.622 r  vga0/color[7]_i_399/O
                         net (fo=1, routed)           0.000     9.622    vga0/color[7]_i_399_n_1
    SLICE_X100Y95        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.296     9.918 r  vga0/color_reg[7]_i_270/O[3]
                         net (fo=7, routed)           0.701    10.619    vga0/color_reg[7]_i_270_n_5
    SLICE_X94Y100        LUT2 (Prop_lut2_I0_O)        0.120    10.739 r  vga0/color[7]_i_670/O
                         net (fo=1, routed)           0.000    10.739    vga0/color[7]_i_670_n_1
    SLICE_X94Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    10.922 r  vga0/color_reg[7]_i_515/CO[3]
                         net (fo=1, routed)           0.000    10.922    vga0/color_reg[7]_i_515_n_1
    SLICE_X94Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    11.030 r  vga0/color_reg[7]_i_384/O[0]
                         net (fo=3, routed)           0.473    11.504    vga0/color_reg[7]_i_384_n_8
    SLICE_X95Y101        LUT3 (Prop_lut3_I0_O)        0.123    11.627 r  vga0/color[7]_i_513/O
                         net (fo=1, routed)           0.000    11.627    vga0/color[7]_i_513_n_1
    SLICE_X95Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.894 r  vga0/color_reg[7]_i_381/CO[3]
                         net (fo=1, routed)           0.000    11.894    vga0/color_reg[7]_i_381_n_1
    SLICE_X95Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.033 f  vga0/color_reg[7]_i_265/CO[0]
                         net (fo=31, routed)          0.840    12.873    vga0/color_reg[7]_i_265_n_4
    SLICE_X88Y100        LUT3 (Prop_lut3_I0_O)        0.135    13.008 r  vga0/color[7]_i_269/O
                         net (fo=27, routed)          1.073    14.081    vga0/color[7]_i_269_n_1
    SLICE_X89Y94         LUT5 (Prop_lut5_I3_O)        0.134    14.215 r  vga0/color[7]_i_335/O
                         net (fo=1, routed)           0.000    14.215    vga0/color[7]_i_335_n_1
    SLICE_X89Y94         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    14.410 r  vga0/color_reg[7]_i_215/CO[3]
                         net (fo=1, routed)           0.000    14.410    vga0/color_reg[7]_i_215_n_1
    SLICE_X89Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.463 r  vga0/color_reg[7]_i_134/CO[3]
                         net (fo=1, routed)           0.000    14.463    vga0/color_reg[7]_i_134_n_1
    SLICE_X89Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.516 r  vga0/color_reg[7]_i_129/CO[3]
                         net (fo=1, routed)           0.000    14.516    vga0/color_reg[7]_i_129_n_1
    SLICE_X89Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.569 r  vga0/color_reg[7]_i_124/CO[3]
                         net (fo=1, routed)           0.000    14.569    vga0/color_reg[7]_i_124_n_1
    SLICE_X89Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.622 r  vga0/color_reg[7]_i_68/CO[3]
                         net (fo=1, routed)           0.000    14.622    vga0/color_reg[7]_i_68_n_1
    SLICE_X89Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    14.733 r  vga0/color_reg[7]_i_64/O[0]
                         net (fo=2, routed)           0.572    15.305    vga0/dis/color30_in[22]
    SLICE_X87Y98         LUT6 (Prop_lut6_I0_O)        0.124    15.429 r  vga0/color[7]_i_71/O
                         net (fo=1, routed)           0.000    15.429    vga0/color[7]_i_71_n_1
    SLICE_X87Y98         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282    15.711 r  vga0/color_reg[7]_i_33/O[2]
                         net (fo=4, routed)           0.766    16.478    game0/gamestart/color20_in[20]
    SLICE_X85Y96         LUT6 (Prop_lut6_I1_O)        0.122    16.600 r  game0/gamestart/color[7]_i_49/O
                         net (fo=1, routed)           0.000    16.600    game0/gamestart/color[7]_i_49_n_1
    SLICE_X85Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    16.793 r  game0/gamestart/color_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    16.793    game0/gamestart/color_reg[7]_i_22_n_1
    SLICE_X85Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    16.903 f  game0/gamestart/color_reg[7]_i_9/CO[2]
                         net (fo=3, routed)           0.638    17.541    game0/gamestart/dis/color12_out
    SLICE_X80Y97         LUT4 (Prop_lut4_I0_O)        0.129    17.670 r  game0/gamestart/color[6]_i_4/O
                         net (fo=3, routed)           1.258    18.928    game0/gamestart/color[6]_i_4_n_1
    SLICE_X55Y100        LUT5 (Prop_lut5_I1_O)        0.043    18.971 f  game0/gamestart/color[6]_i_2/O
                         net (fo=1, routed)           0.277    19.248    game0/gamestart/color[6]_i_2_n_1
    SLICE_X54Y100        LUT6 (Prop_lut6_I3_O)        0.043    19.291 r  game0/gamestart/color[6]_i_1/O
                         net (fo=1, routed)           0.000    19.291    dis/D[5]
    SLICE_X54Y100        FDRE                                         r  dis/color_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga0/row_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dis/color_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.157ns  (logic 5.754ns (30.037%)  route 13.403ns (69.963%))
  Logic Levels:           40  (CARRY4=22 FDRE=1 LUT2=2 LUT3=4 LUT4=3 LUT5=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y80         FDRE                         0.000     0.000 r  vga0/row_reg[1]/C
    SLICE_X92Y80         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  vga0/row_reg[1]/Q
                         net (fo=142, routed)         1.226     1.485    vga0/row[1]
    SLICE_X102Y83        LUT4 (Prop_lut4_I2_O)        0.051     1.536 r  vga0/color[2]_i_11/O
                         net (fo=27, routed)          0.471     2.007    vga0/color[2]_i_11_n_1
    SLICE_X104Y83        LUT4 (Prop_lut4_I3_O)        0.136     2.143 r  vga0/color[11]_i_624/O
                         net (fo=45, routed)          0.930     3.073    vga0/color[11]_i_415_n_1
    SLICE_X106Y85        LUT3 (Prop_lut3_I0_O)        0.051     3.124 r  vga0/color[11]_i_633/O
                         net (fo=8, routed)           0.688     3.812    vga0/color[11]_i_633_n_1
    SLICE_X101Y83        LUT6 (Prop_lut6_I0_O)        0.136     3.948 r  vga0/color[7]_i_1043/O
                         net (fo=1, routed)           0.000     3.948    vga0/color[7]_i_1043_n_1
    SLICE_X101Y83        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     4.143 r  vga0/color_reg[7]_i_958/CO[3]
                         net (fo=1, routed)           0.000     4.143    vga0/color_reg[7]_i_958_n_1
    SLICE_X101Y84        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     4.253 r  vga0/color_reg[7]_i_850/CO[2]
                         net (fo=46, routed)          1.041     5.294    vga0/color_reg[7]_i_850_n_2
    SLICE_X99Y92         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.373     5.667 r  vga0/color_reg[7]_i_736/CO[3]
                         net (fo=6, routed)           0.648     6.315    vga0/color_reg[7]_i_736_n_1
    SLICE_X103Y94        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.309     6.624 r  vga0/color_reg[7]_i_800/O[1]
                         net (fo=3, routed)           0.418     7.041    vga0/color_reg[7]_i_800_n_7
    SLICE_X102Y93        LUT2 (Prop_lut2_I1_O)        0.123     7.164 r  vga0/color[7]_i_803/O
                         net (fo=1, routed)           0.000     7.164    vga0/color[7]_i_803_n_1
    SLICE_X102Y93        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     7.423 r  vga0/color_reg[7]_i_639/CO[3]
                         net (fo=1, routed)           0.000     7.423    vga0/color_reg[7]_i_639_n_1
    SLICE_X102Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.476 r  vga0/color_reg[7]_i_563/CO[3]
                         net (fo=1, routed)           0.000     7.476    vga0/color_reg[7]_i_563_n_1
    SLICE_X102Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.529 r  vga0/color_reg[7]_i_534/CO[3]
                         net (fo=1, routed)           0.000     7.529    vga0/color_reg[7]_i_534_n_1
    SLICE_X102Y96        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.695 r  vga0/color_reg[7]_i_527/O[1]
                         net (fo=3, routed)           0.566     8.261    vga0/color_reg[7]_i_527_n_7
    SLICE_X101Y96        LUT3 (Prop_lut3_I0_O)        0.131     8.392 r  vga0/color[7]_i_530/O
                         net (fo=2, routed)           0.532     8.924    vga0/color[7]_i_530_n_1
    SLICE_X99Y94         LUT5 (Prop_lut5_I4_O)        0.144     9.068 r  vga0/color[7]_i_395/O
                         net (fo=2, routed)           0.418     9.486    vga0/color[7]_i_395_n_1
    SLICE_X100Y95        LUT6 (Prop_lut6_I0_O)        0.136     9.622 r  vga0/color[7]_i_399/O
                         net (fo=1, routed)           0.000     9.622    vga0/color[7]_i_399_n_1
    SLICE_X100Y95        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.296     9.918 r  vga0/color_reg[7]_i_270/O[3]
                         net (fo=7, routed)           0.701    10.619    vga0/color_reg[7]_i_270_n_5
    SLICE_X94Y100        LUT2 (Prop_lut2_I0_O)        0.120    10.739 r  vga0/color[7]_i_670/O
                         net (fo=1, routed)           0.000    10.739    vga0/color[7]_i_670_n_1
    SLICE_X94Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    10.922 r  vga0/color_reg[7]_i_515/CO[3]
                         net (fo=1, routed)           0.000    10.922    vga0/color_reg[7]_i_515_n_1
    SLICE_X94Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    11.030 r  vga0/color_reg[7]_i_384/O[0]
                         net (fo=3, routed)           0.473    11.504    vga0/color_reg[7]_i_384_n_8
    SLICE_X95Y101        LUT3 (Prop_lut3_I0_O)        0.123    11.627 r  vga0/color[7]_i_513/O
                         net (fo=1, routed)           0.000    11.627    vga0/color[7]_i_513_n_1
    SLICE_X95Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.894 r  vga0/color_reg[7]_i_381/CO[3]
                         net (fo=1, routed)           0.000    11.894    vga0/color_reg[7]_i_381_n_1
    SLICE_X95Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.033 f  vga0/color_reg[7]_i_265/CO[0]
                         net (fo=31, routed)          0.840    12.873    vga0/color_reg[7]_i_265_n_4
    SLICE_X88Y100        LUT3 (Prop_lut3_I0_O)        0.135    13.008 r  vga0/color[7]_i_269/O
                         net (fo=27, routed)          1.073    14.081    vga0/color[7]_i_269_n_1
    SLICE_X89Y94         LUT5 (Prop_lut5_I3_O)        0.134    14.215 r  vga0/color[7]_i_335/O
                         net (fo=1, routed)           0.000    14.215    vga0/color[7]_i_335_n_1
    SLICE_X89Y94         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    14.410 r  vga0/color_reg[7]_i_215/CO[3]
                         net (fo=1, routed)           0.000    14.410    vga0/color_reg[7]_i_215_n_1
    SLICE_X89Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.463 r  vga0/color_reg[7]_i_134/CO[3]
                         net (fo=1, routed)           0.000    14.463    vga0/color_reg[7]_i_134_n_1
    SLICE_X89Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.516 r  vga0/color_reg[7]_i_129/CO[3]
                         net (fo=1, routed)           0.000    14.516    vga0/color_reg[7]_i_129_n_1
    SLICE_X89Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.569 r  vga0/color_reg[7]_i_124/CO[3]
                         net (fo=1, routed)           0.000    14.569    vga0/color_reg[7]_i_124_n_1
    SLICE_X89Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.622 r  vga0/color_reg[7]_i_68/CO[3]
                         net (fo=1, routed)           0.000    14.622    vga0/color_reg[7]_i_68_n_1
    SLICE_X89Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    14.733 r  vga0/color_reg[7]_i_64/O[0]
                         net (fo=2, routed)           0.572    15.305    vga0/dis/color30_in[22]
    SLICE_X87Y98         LUT6 (Prop_lut6_I0_O)        0.124    15.429 r  vga0/color[7]_i_71/O
                         net (fo=1, routed)           0.000    15.429    vga0/color[7]_i_71_n_1
    SLICE_X87Y98         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282    15.711 r  vga0/color_reg[7]_i_33/O[2]
                         net (fo=4, routed)           0.766    16.478    game0/gamestart/color20_in[20]
    SLICE_X85Y96         LUT6 (Prop_lut6_I1_O)        0.122    16.600 r  game0/gamestart/color[7]_i_49/O
                         net (fo=1, routed)           0.000    16.600    game0/gamestart/color[7]_i_49_n_1
    SLICE_X85Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    16.793 r  game0/gamestart/color_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    16.793    game0/gamestart/color_reg[7]_i_22_n_1
    SLICE_X85Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    16.903 f  game0/gamestart/color_reg[7]_i_9/CO[2]
                         net (fo=3, routed)           0.638    17.541    game0/gamestart/dis/color12_out
    SLICE_X80Y97         LUT4 (Prop_lut4_I0_O)        0.129    17.670 r  game0/gamestart/color[6]_i_4/O
                         net (fo=3, routed)           1.047    18.717    game0/gamestart/color[6]_i_4_n_1
    SLICE_X55Y100        LUT5 (Prop_lut5_I1_O)        0.043    18.760 f  game0/gamestart/color[4]_i_2/O
                         net (fo=1, routed)           0.354    19.114    game0/gamestart/color[4]_i_2_n_1
    SLICE_X54Y100        LUT6 (Prop_lut6_I3_O)        0.043    19.157 r  game0/gamestart/color[4]_i_1/O
                         net (fo=1, routed)           0.000    19.157    dis/D[3]
    SLICE_X54Y100        FDRE                                         r  dis/color_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga0/row_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dis/color_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.886ns  (logic 5.812ns (30.774%)  route 13.074ns (69.226%))
  Logic Levels:           39  (CARRY4=22 FDRE=1 LUT2=2 LUT3=4 LUT4=2 LUT5=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y80         FDRE                         0.000     0.000 r  vga0/row_reg[1]/C
    SLICE_X92Y80         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  vga0/row_reg[1]/Q
                         net (fo=142, routed)         1.226     1.485    vga0/row[1]
    SLICE_X102Y83        LUT4 (Prop_lut4_I2_O)        0.051     1.536 r  vga0/color[2]_i_11/O
                         net (fo=27, routed)          0.471     2.007    vga0/color[2]_i_11_n_1
    SLICE_X104Y83        LUT4 (Prop_lut4_I3_O)        0.136     2.143 r  vga0/color[11]_i_624/O
                         net (fo=45, routed)          0.930     3.073    vga0/color[11]_i_415_n_1
    SLICE_X106Y85        LUT3 (Prop_lut3_I0_O)        0.051     3.124 r  vga0/color[11]_i_633/O
                         net (fo=8, routed)           0.688     3.812    vga0/color[11]_i_633_n_1
    SLICE_X101Y83        LUT6 (Prop_lut6_I0_O)        0.136     3.948 r  vga0/color[7]_i_1043/O
                         net (fo=1, routed)           0.000     3.948    vga0/color[7]_i_1043_n_1
    SLICE_X101Y83        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     4.143 r  vga0/color_reg[7]_i_958/CO[3]
                         net (fo=1, routed)           0.000     4.143    vga0/color_reg[7]_i_958_n_1
    SLICE_X101Y84        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     4.253 r  vga0/color_reg[7]_i_850/CO[2]
                         net (fo=46, routed)          1.041     5.294    vga0/color_reg[7]_i_850_n_2
    SLICE_X99Y92         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.373     5.667 r  vga0/color_reg[7]_i_736/CO[3]
                         net (fo=6, routed)           0.648     6.315    vga0/color_reg[7]_i_736_n_1
    SLICE_X103Y94        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.309     6.624 r  vga0/color_reg[7]_i_800/O[1]
                         net (fo=3, routed)           0.418     7.041    vga0/color_reg[7]_i_800_n_7
    SLICE_X102Y93        LUT2 (Prop_lut2_I1_O)        0.123     7.164 r  vga0/color[7]_i_803/O
                         net (fo=1, routed)           0.000     7.164    vga0/color[7]_i_803_n_1
    SLICE_X102Y93        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     7.423 r  vga0/color_reg[7]_i_639/CO[3]
                         net (fo=1, routed)           0.000     7.423    vga0/color_reg[7]_i_639_n_1
    SLICE_X102Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.476 r  vga0/color_reg[7]_i_563/CO[3]
                         net (fo=1, routed)           0.000     7.476    vga0/color_reg[7]_i_563_n_1
    SLICE_X102Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.529 r  vga0/color_reg[7]_i_534/CO[3]
                         net (fo=1, routed)           0.000     7.529    vga0/color_reg[7]_i_534_n_1
    SLICE_X102Y96        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.695 r  vga0/color_reg[7]_i_527/O[1]
                         net (fo=3, routed)           0.566     8.261    vga0/color_reg[7]_i_527_n_7
    SLICE_X101Y96        LUT3 (Prop_lut3_I0_O)        0.131     8.392 r  vga0/color[7]_i_530/O
                         net (fo=2, routed)           0.532     8.924    vga0/color[7]_i_530_n_1
    SLICE_X99Y94         LUT5 (Prop_lut5_I4_O)        0.144     9.068 r  vga0/color[7]_i_395/O
                         net (fo=2, routed)           0.418     9.486    vga0/color[7]_i_395_n_1
    SLICE_X100Y95        LUT6 (Prop_lut6_I0_O)        0.136     9.622 r  vga0/color[7]_i_399/O
                         net (fo=1, routed)           0.000     9.622    vga0/color[7]_i_399_n_1
    SLICE_X100Y95        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.296     9.918 r  vga0/color_reg[7]_i_270/O[3]
                         net (fo=7, routed)           0.701    10.619    vga0/color_reg[7]_i_270_n_5
    SLICE_X94Y100        LUT2 (Prop_lut2_I0_O)        0.120    10.739 r  vga0/color[7]_i_670/O
                         net (fo=1, routed)           0.000    10.739    vga0/color[7]_i_670_n_1
    SLICE_X94Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    10.922 r  vga0/color_reg[7]_i_515/CO[3]
                         net (fo=1, routed)           0.000    10.922    vga0/color_reg[7]_i_515_n_1
    SLICE_X94Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    11.030 r  vga0/color_reg[7]_i_384/O[0]
                         net (fo=3, routed)           0.473    11.504    vga0/color_reg[7]_i_384_n_8
    SLICE_X95Y101        LUT3 (Prop_lut3_I0_O)        0.123    11.627 r  vga0/color[7]_i_513/O
                         net (fo=1, routed)           0.000    11.627    vga0/color[7]_i_513_n_1
    SLICE_X95Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.894 r  vga0/color_reg[7]_i_381/CO[3]
                         net (fo=1, routed)           0.000    11.894    vga0/color_reg[7]_i_381_n_1
    SLICE_X95Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.033 f  vga0/color_reg[7]_i_265/CO[0]
                         net (fo=31, routed)          0.840    12.873    vga0/color_reg[7]_i_265_n_4
    SLICE_X88Y100        LUT3 (Prop_lut3_I0_O)        0.135    13.008 r  vga0/color[7]_i_269/O
                         net (fo=27, routed)          1.073    14.081    vga0/color[7]_i_269_n_1
    SLICE_X89Y94         LUT5 (Prop_lut5_I3_O)        0.134    14.215 r  vga0/color[7]_i_335/O
                         net (fo=1, routed)           0.000    14.215    vga0/color[7]_i_335_n_1
    SLICE_X89Y94         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    14.410 r  vga0/color_reg[7]_i_215/CO[3]
                         net (fo=1, routed)           0.000    14.410    vga0/color_reg[7]_i_215_n_1
    SLICE_X89Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.463 r  vga0/color_reg[7]_i_134/CO[3]
                         net (fo=1, routed)           0.000    14.463    vga0/color_reg[7]_i_134_n_1
    SLICE_X89Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.516 r  vga0/color_reg[7]_i_129/CO[3]
                         net (fo=1, routed)           0.000    14.516    vga0/color_reg[7]_i_129_n_1
    SLICE_X89Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.569 r  vga0/color_reg[7]_i_124/CO[3]
                         net (fo=1, routed)           0.000    14.569    vga0/color_reg[7]_i_124_n_1
    SLICE_X89Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.622 r  vga0/color_reg[7]_i_68/CO[3]
                         net (fo=1, routed)           0.000    14.622    vga0/color_reg[7]_i_68_n_1
    SLICE_X89Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    14.733 r  vga0/color_reg[7]_i_64/O[0]
                         net (fo=2, routed)           0.572    15.305    vga0/dis/color30_in[22]
    SLICE_X87Y98         LUT6 (Prop_lut6_I0_O)        0.124    15.429 r  vga0/color[7]_i_71/O
                         net (fo=1, routed)           0.000    15.429    vga0/color[7]_i_71_n_1
    SLICE_X87Y98         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282    15.711 r  vga0/color_reg[7]_i_33/O[2]
                         net (fo=4, routed)           0.766    16.478    game0/gamestart/color20_in[20]
    SLICE_X85Y96         LUT6 (Prop_lut6_I1_O)        0.122    16.600 r  game0/gamestart/color[7]_i_49/O
                         net (fo=1, routed)           0.000    16.600    game0/gamestart/color[7]_i_49_n_1
    SLICE_X85Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    16.793 r  game0/gamestart/color_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    16.793    game0/gamestart/color_reg[7]_i_22_n_1
    SLICE_X85Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    16.903 f  game0/gamestart/color_reg[7]_i_9/CO[2]
                         net (fo=3, routed)           0.638    17.541    game0/gamestart/dis/color12_out
    SLICE_X80Y97         LUT5 (Prop_lut5_I4_O)        0.137    17.678 f  game0/gamestart/color[2]_i_3/O
                         net (fo=3, routed)           1.072    18.750    vga0/color_reg[1]
    SLICE_X54Y99         LUT6 (Prop_lut6_I1_O)        0.136    18.886 r  vga0/color[1]_i_1/O
                         net (fo=1, routed)           0.000    18.886    dis/D[1]
    SLICE_X54Y99         FDRE                                         r  dis/color_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga0/row_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dis/color_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.785ns  (logic 5.833ns (31.052%)  route 12.952ns (68.948%))
  Logic Levels:           39  (CARRY4=22 FDRE=1 LUT2=2 LUT3=4 LUT4=2 LUT5=2 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y80         FDRE                         0.000     0.000 r  vga0/row_reg[1]/C
    SLICE_X92Y80         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  vga0/row_reg[1]/Q
                         net (fo=142, routed)         1.226     1.485    vga0/row[1]
    SLICE_X102Y83        LUT4 (Prop_lut4_I2_O)        0.051     1.536 r  vga0/color[2]_i_11/O
                         net (fo=27, routed)          0.471     2.007    vga0/color[2]_i_11_n_1
    SLICE_X104Y83        LUT4 (Prop_lut4_I3_O)        0.136     2.143 r  vga0/color[11]_i_624/O
                         net (fo=45, routed)          0.930     3.073    vga0/color[11]_i_415_n_1
    SLICE_X106Y85        LUT3 (Prop_lut3_I0_O)        0.051     3.124 r  vga0/color[11]_i_633/O
                         net (fo=8, routed)           0.688     3.812    vga0/color[11]_i_633_n_1
    SLICE_X101Y83        LUT6 (Prop_lut6_I0_O)        0.136     3.948 r  vga0/color[7]_i_1043/O
                         net (fo=1, routed)           0.000     3.948    vga0/color[7]_i_1043_n_1
    SLICE_X101Y83        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     4.143 r  vga0/color_reg[7]_i_958/CO[3]
                         net (fo=1, routed)           0.000     4.143    vga0/color_reg[7]_i_958_n_1
    SLICE_X101Y84        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     4.253 r  vga0/color_reg[7]_i_850/CO[2]
                         net (fo=46, routed)          1.041     5.294    vga0/color_reg[7]_i_850_n_2
    SLICE_X99Y92         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.373     5.667 r  vga0/color_reg[7]_i_736/CO[3]
                         net (fo=6, routed)           0.648     6.315    vga0/color_reg[7]_i_736_n_1
    SLICE_X103Y94        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.309     6.624 r  vga0/color_reg[7]_i_800/O[1]
                         net (fo=3, routed)           0.418     7.041    vga0/color_reg[7]_i_800_n_7
    SLICE_X102Y93        LUT2 (Prop_lut2_I1_O)        0.123     7.164 r  vga0/color[7]_i_803/O
                         net (fo=1, routed)           0.000     7.164    vga0/color[7]_i_803_n_1
    SLICE_X102Y93        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     7.423 r  vga0/color_reg[7]_i_639/CO[3]
                         net (fo=1, routed)           0.000     7.423    vga0/color_reg[7]_i_639_n_1
    SLICE_X102Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.476 r  vga0/color_reg[7]_i_563/CO[3]
                         net (fo=1, routed)           0.000     7.476    vga0/color_reg[7]_i_563_n_1
    SLICE_X102Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.529 r  vga0/color_reg[7]_i_534/CO[3]
                         net (fo=1, routed)           0.000     7.529    vga0/color_reg[7]_i_534_n_1
    SLICE_X102Y96        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.695 r  vga0/color_reg[7]_i_527/O[1]
                         net (fo=3, routed)           0.566     8.261    vga0/color_reg[7]_i_527_n_7
    SLICE_X101Y96        LUT3 (Prop_lut3_I0_O)        0.131     8.392 r  vga0/color[7]_i_530/O
                         net (fo=2, routed)           0.532     8.924    vga0/color[7]_i_530_n_1
    SLICE_X99Y94         LUT5 (Prop_lut5_I4_O)        0.144     9.068 r  vga0/color[7]_i_395/O
                         net (fo=2, routed)           0.418     9.486    vga0/color[7]_i_395_n_1
    SLICE_X100Y95        LUT6 (Prop_lut6_I0_O)        0.136     9.622 r  vga0/color[7]_i_399/O
                         net (fo=1, routed)           0.000     9.622    vga0/color[7]_i_399_n_1
    SLICE_X100Y95        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.296     9.918 r  vga0/color_reg[7]_i_270/O[3]
                         net (fo=7, routed)           0.701    10.619    vga0/color_reg[7]_i_270_n_5
    SLICE_X94Y100        LUT2 (Prop_lut2_I0_O)        0.120    10.739 r  vga0/color[7]_i_670/O
                         net (fo=1, routed)           0.000    10.739    vga0/color[7]_i_670_n_1
    SLICE_X94Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    10.922 r  vga0/color_reg[7]_i_515/CO[3]
                         net (fo=1, routed)           0.000    10.922    vga0/color_reg[7]_i_515_n_1
    SLICE_X94Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    11.030 r  vga0/color_reg[7]_i_384/O[0]
                         net (fo=3, routed)           0.473    11.504    vga0/color_reg[7]_i_384_n_8
    SLICE_X95Y101        LUT3 (Prop_lut3_I0_O)        0.123    11.627 r  vga0/color[7]_i_513/O
                         net (fo=1, routed)           0.000    11.627    vga0/color[7]_i_513_n_1
    SLICE_X95Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.894 r  vga0/color_reg[7]_i_381/CO[3]
                         net (fo=1, routed)           0.000    11.894    vga0/color_reg[7]_i_381_n_1
    SLICE_X95Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.033 f  vga0/color_reg[7]_i_265/CO[0]
                         net (fo=31, routed)          0.840    12.873    vga0/color_reg[7]_i_265_n_4
    SLICE_X88Y100        LUT3 (Prop_lut3_I0_O)        0.135    13.008 r  vga0/color[7]_i_269/O
                         net (fo=27, routed)          1.073    14.081    vga0/color[7]_i_269_n_1
    SLICE_X89Y94         LUT5 (Prop_lut5_I3_O)        0.134    14.215 r  vga0/color[7]_i_335/O
                         net (fo=1, routed)           0.000    14.215    vga0/color[7]_i_335_n_1
    SLICE_X89Y94         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    14.410 r  vga0/color_reg[7]_i_215/CO[3]
                         net (fo=1, routed)           0.000    14.410    vga0/color_reg[7]_i_215_n_1
    SLICE_X89Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.463 r  vga0/color_reg[7]_i_134/CO[3]
                         net (fo=1, routed)           0.000    14.463    vga0/color_reg[7]_i_134_n_1
    SLICE_X89Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.516 r  vga0/color_reg[7]_i_129/CO[3]
                         net (fo=1, routed)           0.000    14.516    vga0/color_reg[7]_i_129_n_1
    SLICE_X89Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.569 r  vga0/color_reg[7]_i_124/CO[3]
                         net (fo=1, routed)           0.000    14.569    vga0/color_reg[7]_i_124_n_1
    SLICE_X89Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.622 r  vga0/color_reg[7]_i_68/CO[3]
                         net (fo=1, routed)           0.000    14.622    vga0/color_reg[7]_i_68_n_1
    SLICE_X89Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    14.733 r  vga0/color_reg[7]_i_64/O[0]
                         net (fo=2, routed)           0.572    15.305    vga0/dis/color30_in[22]
    SLICE_X87Y98         LUT6 (Prop_lut6_I0_O)        0.124    15.429 r  vga0/color[7]_i_71/O
                         net (fo=1, routed)           0.000    15.429    vga0/color[7]_i_71_n_1
    SLICE_X87Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.696 r  vga0/color_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.696    vga0/color_reg[7]_i_33_n_1
    SLICE_X87Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    15.862 r  vga0/color_reg[7]_i_32/O[1]
                         net (fo=4, routed)           0.886    16.748    game0/gamestart/color20_in[23]
    SLICE_X84Y97         LUT6 (Prop_lut6_I1_O)        0.123    16.871 r  game0/gamestart/color[7]_i_21/O
                         net (fo=1, routed)           0.000    16.871    game0/gamestart/color[7]_i_21_n_1
    SLICE_X84Y97         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.273    17.144 f  game0/gamestart/color_reg[7]_i_8/CO[2]
                         net (fo=3, routed)           0.364    17.508    game0/gamestart/color_reg[7]_i_8_n_2
    SLICE_X80Y97         LUT6 (Prop_lut6_I4_O)        0.129    17.637 r  game0/gamestart/color[7]_i_5/O
                         net (fo=2, routed)           1.105    18.742    game0/gamestart/color[7]_i_5_n_1
    SLICE_X56Y103        LUT6 (Prop_lut6_I4_O)        0.043    18.785 r  game0/gamestart/color[7]_i_1/O
                         net (fo=1, routed)           0.000    18.785    dis/D[6]
    SLICE_X56Y103        FDRE                                         r  dis/color_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga0/row_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dis/color_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.749ns  (logic 5.812ns (30.999%)  route 12.937ns (69.001%))
  Logic Levels:           39  (CARRY4=22 FDRE=1 LUT2=2 LUT3=4 LUT4=2 LUT5=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y80         FDRE                         0.000     0.000 r  vga0/row_reg[1]/C
    SLICE_X92Y80         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  vga0/row_reg[1]/Q
                         net (fo=142, routed)         1.226     1.485    vga0/row[1]
    SLICE_X102Y83        LUT4 (Prop_lut4_I2_O)        0.051     1.536 r  vga0/color[2]_i_11/O
                         net (fo=27, routed)          0.471     2.007    vga0/color[2]_i_11_n_1
    SLICE_X104Y83        LUT4 (Prop_lut4_I3_O)        0.136     2.143 r  vga0/color[11]_i_624/O
                         net (fo=45, routed)          0.930     3.073    vga0/color[11]_i_415_n_1
    SLICE_X106Y85        LUT3 (Prop_lut3_I0_O)        0.051     3.124 r  vga0/color[11]_i_633/O
                         net (fo=8, routed)           0.688     3.812    vga0/color[11]_i_633_n_1
    SLICE_X101Y83        LUT6 (Prop_lut6_I0_O)        0.136     3.948 r  vga0/color[7]_i_1043/O
                         net (fo=1, routed)           0.000     3.948    vga0/color[7]_i_1043_n_1
    SLICE_X101Y83        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     4.143 r  vga0/color_reg[7]_i_958/CO[3]
                         net (fo=1, routed)           0.000     4.143    vga0/color_reg[7]_i_958_n_1
    SLICE_X101Y84        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     4.253 r  vga0/color_reg[7]_i_850/CO[2]
                         net (fo=46, routed)          1.041     5.294    vga0/color_reg[7]_i_850_n_2
    SLICE_X99Y92         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.373     5.667 r  vga0/color_reg[7]_i_736/CO[3]
                         net (fo=6, routed)           0.648     6.315    vga0/color_reg[7]_i_736_n_1
    SLICE_X103Y94        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.309     6.624 r  vga0/color_reg[7]_i_800/O[1]
                         net (fo=3, routed)           0.418     7.041    vga0/color_reg[7]_i_800_n_7
    SLICE_X102Y93        LUT2 (Prop_lut2_I1_O)        0.123     7.164 r  vga0/color[7]_i_803/O
                         net (fo=1, routed)           0.000     7.164    vga0/color[7]_i_803_n_1
    SLICE_X102Y93        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     7.423 r  vga0/color_reg[7]_i_639/CO[3]
                         net (fo=1, routed)           0.000     7.423    vga0/color_reg[7]_i_639_n_1
    SLICE_X102Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.476 r  vga0/color_reg[7]_i_563/CO[3]
                         net (fo=1, routed)           0.000     7.476    vga0/color_reg[7]_i_563_n_1
    SLICE_X102Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.529 r  vga0/color_reg[7]_i_534/CO[3]
                         net (fo=1, routed)           0.000     7.529    vga0/color_reg[7]_i_534_n_1
    SLICE_X102Y96        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.695 r  vga0/color_reg[7]_i_527/O[1]
                         net (fo=3, routed)           0.566     8.261    vga0/color_reg[7]_i_527_n_7
    SLICE_X101Y96        LUT3 (Prop_lut3_I0_O)        0.131     8.392 r  vga0/color[7]_i_530/O
                         net (fo=2, routed)           0.532     8.924    vga0/color[7]_i_530_n_1
    SLICE_X99Y94         LUT5 (Prop_lut5_I4_O)        0.144     9.068 r  vga0/color[7]_i_395/O
                         net (fo=2, routed)           0.418     9.486    vga0/color[7]_i_395_n_1
    SLICE_X100Y95        LUT6 (Prop_lut6_I0_O)        0.136     9.622 r  vga0/color[7]_i_399/O
                         net (fo=1, routed)           0.000     9.622    vga0/color[7]_i_399_n_1
    SLICE_X100Y95        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.296     9.918 r  vga0/color_reg[7]_i_270/O[3]
                         net (fo=7, routed)           0.701    10.619    vga0/color_reg[7]_i_270_n_5
    SLICE_X94Y100        LUT2 (Prop_lut2_I0_O)        0.120    10.739 r  vga0/color[7]_i_670/O
                         net (fo=1, routed)           0.000    10.739    vga0/color[7]_i_670_n_1
    SLICE_X94Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    10.922 r  vga0/color_reg[7]_i_515/CO[3]
                         net (fo=1, routed)           0.000    10.922    vga0/color_reg[7]_i_515_n_1
    SLICE_X94Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    11.030 r  vga0/color_reg[7]_i_384/O[0]
                         net (fo=3, routed)           0.473    11.504    vga0/color_reg[7]_i_384_n_8
    SLICE_X95Y101        LUT3 (Prop_lut3_I0_O)        0.123    11.627 r  vga0/color[7]_i_513/O
                         net (fo=1, routed)           0.000    11.627    vga0/color[7]_i_513_n_1
    SLICE_X95Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.894 r  vga0/color_reg[7]_i_381/CO[3]
                         net (fo=1, routed)           0.000    11.894    vga0/color_reg[7]_i_381_n_1
    SLICE_X95Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.033 f  vga0/color_reg[7]_i_265/CO[0]
                         net (fo=31, routed)          0.840    12.873    vga0/color_reg[7]_i_265_n_4
    SLICE_X88Y100        LUT3 (Prop_lut3_I0_O)        0.135    13.008 r  vga0/color[7]_i_269/O
                         net (fo=27, routed)          1.073    14.081    vga0/color[7]_i_269_n_1
    SLICE_X89Y94         LUT5 (Prop_lut5_I3_O)        0.134    14.215 r  vga0/color[7]_i_335/O
                         net (fo=1, routed)           0.000    14.215    vga0/color[7]_i_335_n_1
    SLICE_X89Y94         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    14.410 r  vga0/color_reg[7]_i_215/CO[3]
                         net (fo=1, routed)           0.000    14.410    vga0/color_reg[7]_i_215_n_1
    SLICE_X89Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.463 r  vga0/color_reg[7]_i_134/CO[3]
                         net (fo=1, routed)           0.000    14.463    vga0/color_reg[7]_i_134_n_1
    SLICE_X89Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.516 r  vga0/color_reg[7]_i_129/CO[3]
                         net (fo=1, routed)           0.000    14.516    vga0/color_reg[7]_i_129_n_1
    SLICE_X89Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.569 r  vga0/color_reg[7]_i_124/CO[3]
                         net (fo=1, routed)           0.000    14.569    vga0/color_reg[7]_i_124_n_1
    SLICE_X89Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.622 r  vga0/color_reg[7]_i_68/CO[3]
                         net (fo=1, routed)           0.000    14.622    vga0/color_reg[7]_i_68_n_1
    SLICE_X89Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    14.733 r  vga0/color_reg[7]_i_64/O[0]
                         net (fo=2, routed)           0.572    15.305    vga0/dis/color30_in[22]
    SLICE_X87Y98         LUT6 (Prop_lut6_I0_O)        0.124    15.429 r  vga0/color[7]_i_71/O
                         net (fo=1, routed)           0.000    15.429    vga0/color[7]_i_71_n_1
    SLICE_X87Y98         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282    15.711 r  vga0/color_reg[7]_i_33/O[2]
                         net (fo=4, routed)           0.766    16.478    game0/gamestart/color20_in[20]
    SLICE_X85Y96         LUT6 (Prop_lut6_I1_O)        0.122    16.600 r  game0/gamestart/color[7]_i_49/O
                         net (fo=1, routed)           0.000    16.600    game0/gamestart/color[7]_i_49_n_1
    SLICE_X85Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    16.793 r  game0/gamestart/color_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    16.793    game0/gamestart/color_reg[7]_i_22_n_1
    SLICE_X85Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    16.903 f  game0/gamestart/color_reg[7]_i_9/CO[2]
                         net (fo=3, routed)           0.638    17.541    game0/gamestart/dis/color12_out
    SLICE_X80Y97         LUT5 (Prop_lut5_I4_O)        0.137    17.678 f  game0/gamestart/color[2]_i_3/O
                         net (fo=3, routed)           0.935    18.613    dis/color_reg[2]_1
    SLICE_X54Y99         LUT6 (Prop_lut6_I2_O)        0.136    18.749 r  dis/color[2]_i_1/O
                         net (fo=1, routed)           0.000    18.749    dis/p_1_in__0[2]
    SLICE_X54Y99         FDRE                                         r  dis/color_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga0/row_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dis/color_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.743ns  (logic 5.812ns (31.009%)  route 12.931ns (68.991%))
  Logic Levels:           39  (CARRY4=22 FDRE=1 LUT2=2 LUT3=4 LUT4=2 LUT5=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y80         FDRE                         0.000     0.000 r  vga0/row_reg[1]/C
    SLICE_X92Y80         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  vga0/row_reg[1]/Q
                         net (fo=142, routed)         1.226     1.485    vga0/row[1]
    SLICE_X102Y83        LUT4 (Prop_lut4_I2_O)        0.051     1.536 r  vga0/color[2]_i_11/O
                         net (fo=27, routed)          0.471     2.007    vga0/color[2]_i_11_n_1
    SLICE_X104Y83        LUT4 (Prop_lut4_I3_O)        0.136     2.143 r  vga0/color[11]_i_624/O
                         net (fo=45, routed)          0.930     3.073    vga0/color[11]_i_415_n_1
    SLICE_X106Y85        LUT3 (Prop_lut3_I0_O)        0.051     3.124 r  vga0/color[11]_i_633/O
                         net (fo=8, routed)           0.688     3.812    vga0/color[11]_i_633_n_1
    SLICE_X101Y83        LUT6 (Prop_lut6_I0_O)        0.136     3.948 r  vga0/color[7]_i_1043/O
                         net (fo=1, routed)           0.000     3.948    vga0/color[7]_i_1043_n_1
    SLICE_X101Y83        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     4.143 r  vga0/color_reg[7]_i_958/CO[3]
                         net (fo=1, routed)           0.000     4.143    vga0/color_reg[7]_i_958_n_1
    SLICE_X101Y84        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     4.253 r  vga0/color_reg[7]_i_850/CO[2]
                         net (fo=46, routed)          1.041     5.294    vga0/color_reg[7]_i_850_n_2
    SLICE_X99Y92         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.373     5.667 r  vga0/color_reg[7]_i_736/CO[3]
                         net (fo=6, routed)           0.648     6.315    vga0/color_reg[7]_i_736_n_1
    SLICE_X103Y94        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.309     6.624 r  vga0/color_reg[7]_i_800/O[1]
                         net (fo=3, routed)           0.418     7.041    vga0/color_reg[7]_i_800_n_7
    SLICE_X102Y93        LUT2 (Prop_lut2_I1_O)        0.123     7.164 r  vga0/color[7]_i_803/O
                         net (fo=1, routed)           0.000     7.164    vga0/color[7]_i_803_n_1
    SLICE_X102Y93        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     7.423 r  vga0/color_reg[7]_i_639/CO[3]
                         net (fo=1, routed)           0.000     7.423    vga0/color_reg[7]_i_639_n_1
    SLICE_X102Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.476 r  vga0/color_reg[7]_i_563/CO[3]
                         net (fo=1, routed)           0.000     7.476    vga0/color_reg[7]_i_563_n_1
    SLICE_X102Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.529 r  vga0/color_reg[7]_i_534/CO[3]
                         net (fo=1, routed)           0.000     7.529    vga0/color_reg[7]_i_534_n_1
    SLICE_X102Y96        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.695 r  vga0/color_reg[7]_i_527/O[1]
                         net (fo=3, routed)           0.566     8.261    vga0/color_reg[7]_i_527_n_7
    SLICE_X101Y96        LUT3 (Prop_lut3_I0_O)        0.131     8.392 r  vga0/color[7]_i_530/O
                         net (fo=2, routed)           0.532     8.924    vga0/color[7]_i_530_n_1
    SLICE_X99Y94         LUT5 (Prop_lut5_I4_O)        0.144     9.068 r  vga0/color[7]_i_395/O
                         net (fo=2, routed)           0.418     9.486    vga0/color[7]_i_395_n_1
    SLICE_X100Y95        LUT6 (Prop_lut6_I0_O)        0.136     9.622 r  vga0/color[7]_i_399/O
                         net (fo=1, routed)           0.000     9.622    vga0/color[7]_i_399_n_1
    SLICE_X100Y95        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.296     9.918 r  vga0/color_reg[7]_i_270/O[3]
                         net (fo=7, routed)           0.701    10.619    vga0/color_reg[7]_i_270_n_5
    SLICE_X94Y100        LUT2 (Prop_lut2_I0_O)        0.120    10.739 r  vga0/color[7]_i_670/O
                         net (fo=1, routed)           0.000    10.739    vga0/color[7]_i_670_n_1
    SLICE_X94Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    10.922 r  vga0/color_reg[7]_i_515/CO[3]
                         net (fo=1, routed)           0.000    10.922    vga0/color_reg[7]_i_515_n_1
    SLICE_X94Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    11.030 r  vga0/color_reg[7]_i_384/O[0]
                         net (fo=3, routed)           0.473    11.504    vga0/color_reg[7]_i_384_n_8
    SLICE_X95Y101        LUT3 (Prop_lut3_I0_O)        0.123    11.627 r  vga0/color[7]_i_513/O
                         net (fo=1, routed)           0.000    11.627    vga0/color[7]_i_513_n_1
    SLICE_X95Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.894 r  vga0/color_reg[7]_i_381/CO[3]
                         net (fo=1, routed)           0.000    11.894    vga0/color_reg[7]_i_381_n_1
    SLICE_X95Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.033 f  vga0/color_reg[7]_i_265/CO[0]
                         net (fo=31, routed)          0.840    12.873    vga0/color_reg[7]_i_265_n_4
    SLICE_X88Y100        LUT3 (Prop_lut3_I0_O)        0.135    13.008 r  vga0/color[7]_i_269/O
                         net (fo=27, routed)          1.073    14.081    vga0/color[7]_i_269_n_1
    SLICE_X89Y94         LUT5 (Prop_lut5_I3_O)        0.134    14.215 r  vga0/color[7]_i_335/O
                         net (fo=1, routed)           0.000    14.215    vga0/color[7]_i_335_n_1
    SLICE_X89Y94         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    14.410 r  vga0/color_reg[7]_i_215/CO[3]
                         net (fo=1, routed)           0.000    14.410    vga0/color_reg[7]_i_215_n_1
    SLICE_X89Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.463 r  vga0/color_reg[7]_i_134/CO[3]
                         net (fo=1, routed)           0.000    14.463    vga0/color_reg[7]_i_134_n_1
    SLICE_X89Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.516 r  vga0/color_reg[7]_i_129/CO[3]
                         net (fo=1, routed)           0.000    14.516    vga0/color_reg[7]_i_129_n_1
    SLICE_X89Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.569 r  vga0/color_reg[7]_i_124/CO[3]
                         net (fo=1, routed)           0.000    14.569    vga0/color_reg[7]_i_124_n_1
    SLICE_X89Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.622 r  vga0/color_reg[7]_i_68/CO[3]
                         net (fo=1, routed)           0.000    14.622    vga0/color_reg[7]_i_68_n_1
    SLICE_X89Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    14.733 r  vga0/color_reg[7]_i_64/O[0]
                         net (fo=2, routed)           0.572    15.305    vga0/dis/color30_in[22]
    SLICE_X87Y98         LUT6 (Prop_lut6_I0_O)        0.124    15.429 r  vga0/color[7]_i_71/O
                         net (fo=1, routed)           0.000    15.429    vga0/color[7]_i_71_n_1
    SLICE_X87Y98         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282    15.711 r  vga0/color_reg[7]_i_33/O[2]
                         net (fo=4, routed)           0.766    16.478    game0/gamestart/color20_in[20]
    SLICE_X85Y96         LUT6 (Prop_lut6_I1_O)        0.122    16.600 r  game0/gamestart/color[7]_i_49/O
                         net (fo=1, routed)           0.000    16.600    game0/gamestart/color[7]_i_49_n_1
    SLICE_X85Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    16.793 r  game0/gamestart/color_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000    16.793    game0/gamestart/color_reg[7]_i_22_n_1
    SLICE_X85Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    16.903 f  game0/gamestart/color_reg[7]_i_9/CO[2]
                         net (fo=3, routed)           0.638    17.541    game0/gamestart/dis/color12_out
    SLICE_X80Y97         LUT5 (Prop_lut5_I4_O)        0.137    17.678 f  game0/gamestart/color[2]_i_3/O
                         net (fo=3, routed)           0.929    18.607    vga0/color_reg[1]
    SLICE_X55Y99         LUT6 (Prop_lut6_I1_O)        0.136    18.743 r  vga0/color[0]_i_1/O
                         net (fo=1, routed)           0.000    18.743    dis/D[0]
    SLICE_X55Y99         FDRE                                         r  dis/color_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga0/row_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dis/color_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.700ns  (logic 5.833ns (31.193%)  route 12.867ns (68.807%))
  Logic Levels:           39  (CARRY4=22 FDRE=1 LUT2=2 LUT3=4 LUT4=2 LUT5=2 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y80         FDRE                         0.000     0.000 r  vga0/row_reg[1]/C
    SLICE_X92Y80         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  vga0/row_reg[1]/Q
                         net (fo=142, routed)         1.226     1.485    vga0/row[1]
    SLICE_X102Y83        LUT4 (Prop_lut4_I2_O)        0.051     1.536 r  vga0/color[2]_i_11/O
                         net (fo=27, routed)          0.471     2.007    vga0/color[2]_i_11_n_1
    SLICE_X104Y83        LUT4 (Prop_lut4_I3_O)        0.136     2.143 r  vga0/color[11]_i_624/O
                         net (fo=45, routed)          0.930     3.073    vga0/color[11]_i_415_n_1
    SLICE_X106Y85        LUT3 (Prop_lut3_I0_O)        0.051     3.124 r  vga0/color[11]_i_633/O
                         net (fo=8, routed)           0.688     3.812    vga0/color[11]_i_633_n_1
    SLICE_X101Y83        LUT6 (Prop_lut6_I0_O)        0.136     3.948 r  vga0/color[7]_i_1043/O
                         net (fo=1, routed)           0.000     3.948    vga0/color[7]_i_1043_n_1
    SLICE_X101Y83        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     4.143 r  vga0/color_reg[7]_i_958/CO[3]
                         net (fo=1, routed)           0.000     4.143    vga0/color_reg[7]_i_958_n_1
    SLICE_X101Y84        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     4.253 r  vga0/color_reg[7]_i_850/CO[2]
                         net (fo=46, routed)          1.041     5.294    vga0/color_reg[7]_i_850_n_2
    SLICE_X99Y92         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.373     5.667 r  vga0/color_reg[7]_i_736/CO[3]
                         net (fo=6, routed)           0.648     6.315    vga0/color_reg[7]_i_736_n_1
    SLICE_X103Y94        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.309     6.624 r  vga0/color_reg[7]_i_800/O[1]
                         net (fo=3, routed)           0.418     7.041    vga0/color_reg[7]_i_800_n_7
    SLICE_X102Y93        LUT2 (Prop_lut2_I1_O)        0.123     7.164 r  vga0/color[7]_i_803/O
                         net (fo=1, routed)           0.000     7.164    vga0/color[7]_i_803_n_1
    SLICE_X102Y93        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     7.423 r  vga0/color_reg[7]_i_639/CO[3]
                         net (fo=1, routed)           0.000     7.423    vga0/color_reg[7]_i_639_n_1
    SLICE_X102Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.476 r  vga0/color_reg[7]_i_563/CO[3]
                         net (fo=1, routed)           0.000     7.476    vga0/color_reg[7]_i_563_n_1
    SLICE_X102Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.529 r  vga0/color_reg[7]_i_534/CO[3]
                         net (fo=1, routed)           0.000     7.529    vga0/color_reg[7]_i_534_n_1
    SLICE_X102Y96        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.695 r  vga0/color_reg[7]_i_527/O[1]
                         net (fo=3, routed)           0.566     8.261    vga0/color_reg[7]_i_527_n_7
    SLICE_X101Y96        LUT3 (Prop_lut3_I0_O)        0.131     8.392 r  vga0/color[7]_i_530/O
                         net (fo=2, routed)           0.532     8.924    vga0/color[7]_i_530_n_1
    SLICE_X99Y94         LUT5 (Prop_lut5_I4_O)        0.144     9.068 r  vga0/color[7]_i_395/O
                         net (fo=2, routed)           0.418     9.486    vga0/color[7]_i_395_n_1
    SLICE_X100Y95        LUT6 (Prop_lut6_I0_O)        0.136     9.622 r  vga0/color[7]_i_399/O
                         net (fo=1, routed)           0.000     9.622    vga0/color[7]_i_399_n_1
    SLICE_X100Y95        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.296     9.918 r  vga0/color_reg[7]_i_270/O[3]
                         net (fo=7, routed)           0.701    10.619    vga0/color_reg[7]_i_270_n_5
    SLICE_X94Y100        LUT2 (Prop_lut2_I0_O)        0.120    10.739 r  vga0/color[7]_i_670/O
                         net (fo=1, routed)           0.000    10.739    vga0/color[7]_i_670_n_1
    SLICE_X94Y100        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    10.922 r  vga0/color_reg[7]_i_515/CO[3]
                         net (fo=1, routed)           0.000    10.922    vga0/color_reg[7]_i_515_n_1
    SLICE_X94Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    11.030 r  vga0/color_reg[7]_i_384/O[0]
                         net (fo=3, routed)           0.473    11.504    vga0/color_reg[7]_i_384_n_8
    SLICE_X95Y101        LUT3 (Prop_lut3_I0_O)        0.123    11.627 r  vga0/color[7]_i_513/O
                         net (fo=1, routed)           0.000    11.627    vga0/color[7]_i_513_n_1
    SLICE_X95Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.894 r  vga0/color_reg[7]_i_381/CO[3]
                         net (fo=1, routed)           0.000    11.894    vga0/color_reg[7]_i_381_n_1
    SLICE_X95Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    12.033 f  vga0/color_reg[7]_i_265/CO[0]
                         net (fo=31, routed)          0.840    12.873    vga0/color_reg[7]_i_265_n_4
    SLICE_X88Y100        LUT3 (Prop_lut3_I0_O)        0.135    13.008 r  vga0/color[7]_i_269/O
                         net (fo=27, routed)          1.073    14.081    vga0/color[7]_i_269_n_1
    SLICE_X89Y94         LUT5 (Prop_lut5_I3_O)        0.134    14.215 r  vga0/color[7]_i_335/O
                         net (fo=1, routed)           0.000    14.215    vga0/color[7]_i_335_n_1
    SLICE_X89Y94         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    14.410 r  vga0/color_reg[7]_i_215/CO[3]
                         net (fo=1, routed)           0.000    14.410    vga0/color_reg[7]_i_215_n_1
    SLICE_X89Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.463 r  vga0/color_reg[7]_i_134/CO[3]
                         net (fo=1, routed)           0.000    14.463    vga0/color_reg[7]_i_134_n_1
    SLICE_X89Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.516 r  vga0/color_reg[7]_i_129/CO[3]
                         net (fo=1, routed)           0.000    14.516    vga0/color_reg[7]_i_129_n_1
    SLICE_X89Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.569 r  vga0/color_reg[7]_i_124/CO[3]
                         net (fo=1, routed)           0.000    14.569    vga0/color_reg[7]_i_124_n_1
    SLICE_X89Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.622 r  vga0/color_reg[7]_i_68/CO[3]
                         net (fo=1, routed)           0.000    14.622    vga0/color_reg[7]_i_68_n_1
    SLICE_X89Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    14.733 r  vga0/color_reg[7]_i_64/O[0]
                         net (fo=2, routed)           0.572    15.305    vga0/dis/color30_in[22]
    SLICE_X87Y98         LUT6 (Prop_lut6_I0_O)        0.124    15.429 r  vga0/color[7]_i_71/O
                         net (fo=1, routed)           0.000    15.429    vga0/color[7]_i_71_n_1
    SLICE_X87Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.696 r  vga0/color_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.696    vga0/color_reg[7]_i_33_n_1
    SLICE_X87Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    15.862 r  vga0/color_reg[7]_i_32/O[1]
                         net (fo=4, routed)           0.886    16.748    game0/gamestart/color20_in[23]
    SLICE_X84Y97         LUT6 (Prop_lut6_I1_O)        0.123    16.871 r  game0/gamestart/color[7]_i_21/O
                         net (fo=1, routed)           0.000    16.871    game0/gamestart/color[7]_i_21_n_1
    SLICE_X84Y97         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.273    17.144 f  game0/gamestart/color_reg[7]_i_8/CO[2]
                         net (fo=3, routed)           0.364    17.508    game0/gamestart/color_reg[7]_i_8_n_2
    SLICE_X80Y97         LUT6 (Prop_lut6_I4_O)        0.129    17.637 r  game0/gamestart/color[7]_i_5/O
                         net (fo=2, routed)           1.019    18.657    game0/gamestart/color[7]_i_5_n_1
    SLICE_X56Y102        LUT6 (Prop_lut6_I1_O)        0.043    18.700 r  game0/gamestart/color[3]_i_1/O
                         net (fo=1, routed)           0.000    18.700    dis/D[2]
    SLICE_X56Y102        FDRE                                         r  dis/color_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga0/row_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dis/color_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.439ns  (logic 5.218ns (28.298%)  route 13.221ns (71.702%))
  Logic Levels:           36  (CARRY4=16 FDRE=1 LUT2=2 LUT3=3 LUT4=3 LUT5=2 LUT6=5 MUXF7=2 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y80         FDRE                         0.000     0.000 r  vga0/row_reg[1]/C
    SLICE_X92Y80         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  vga0/row_reg[1]/Q
                         net (fo=142, routed)         1.226     1.485    vga0/row[1]
    SLICE_X102Y83        LUT4 (Prop_lut4_I2_O)        0.051     1.536 r  vga0/color[2]_i_11/O
                         net (fo=27, routed)          0.471     2.007    vga0/color[2]_i_11_n_1
    SLICE_X104Y83        LUT4 (Prop_lut4_I3_O)        0.136     2.143 r  vga0/color[11]_i_624/O
                         net (fo=45, routed)          0.930     3.073    vga0/color[11]_i_415_n_1
    SLICE_X106Y85        LUT3 (Prop_lut3_I0_O)        0.051     3.124 r  vga0/color[11]_i_633/O
                         net (fo=8, routed)           0.440     3.564    vga0/color[11]_i_633_n_1
    SLICE_X106Y81        LUT6 (Prop_lut6_I0_O)        0.136     3.700 r  vga0/color[11]_i_913/O
                         net (fo=1, routed)           0.000     3.700    vga0/color[11]_i_913_n_1
    SLICE_X106Y81        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     3.895 r  vga0/color_reg[11]_i_779/CO[3]
                         net (fo=1, routed)           0.000     3.895    vga0/color_reg[11]_i_779_n_1
    SLICE_X106Y82        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     4.005 r  vga0/color_reg[11]_i_594/CO[2]
                         net (fo=46, routed)          0.991     4.995    vga0/color_reg[11]_i_594_n_2
    SLICE_X103Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.373     5.368 r  vga0/color_reg[11]_i_405/CO[3]
                         net (fo=6, routed)           0.000     5.368    vga0/color_reg[11]_i_405_n_1
    SLICE_X103Y92        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.309     5.677 r  vga0/color_reg[11]_i_468/O[1]
                         net (fo=3, routed)           0.558     6.235    vga0/color_reg[11]_i_468_n_7
    SLICE_X104Y92        LUT2 (Prop_lut2_I1_O)        0.123     6.358 r  vga0/color[11]_i_471/O
                         net (fo=1, routed)           0.000     6.358    vga0/color[11]_i_471_n_1
    SLICE_X104Y92        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     6.604 r  vga0/color_reg[11]_i_297/CO[3]
                         net (fo=1, routed)           0.000     6.604    vga0/color_reg[11]_i_297_n_1
    SLICE_X104Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.658 r  vga0/color_reg[11]_i_892/CO[3]
                         net (fo=1, routed)           0.000     6.658    vga0/color_reg[11]_i_892_n_1
    SLICE_X104Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.712 r  vga0/color_reg[11]_i_754/CO[3]
                         net (fo=1, routed)           0.000     6.712    vga0/color_reg[11]_i_754_n_1
    SLICE_X104Y95        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     6.877 r  vga0/color_reg[11]_i_565/O[1]
                         net (fo=3, routed)           0.466     7.344    vga0/color_reg[11]_i_565_n_7
    SLICE_X106Y96        LUT3 (Prop_lut3_I0_O)        0.131     7.475 r  vga0/color[11]_i_567/O
                         net (fo=2, routed)           0.407     7.881    vga0/color[11]_i_567_n_1
    SLICE_X106Y95        LUT5 (Prop_lut5_I4_O)        0.148     8.029 r  vga0/color[11]_i_375/O
                         net (fo=2, routed)           0.469     8.498    vga0/color[11]_i_375_n_1
    SLICE_X107Y95        LUT6 (Prop_lut6_I0_O)        0.137     8.635 r  vga0/color[11]_i_379/O
                         net (fo=1, routed)           0.000     8.635    vga0/color[11]_i_379_n_1
    SLICE_X107Y95        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     8.894 r  vga0/color_reg[11]_i_256/CO[3]
                         net (fo=1, routed)           0.000     8.894    vga0/color_reg[11]_i_256_n_1
    SLICE_X107Y96        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     9.005 r  vga0/color_reg[11]_i_140/O[0]
                         net (fo=3, routed)           0.648     9.653    vga0/color_reg[11]_i_140_n_8
    SLICE_X108Y95        LUT2 (Prop_lut2_I0_O)        0.124     9.777 r  vga0/color[11]_i_367/O
                         net (fo=1, routed)           0.000     9.777    vga0/color[11]_i_367_n_1
    SLICE_X108Y95        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     9.957 r  vga0/color_reg[11]_i_252/CO[3]
                         net (fo=1, routed)           0.000     9.957    vga0/color_reg[11]_i_252_n_1
    SLICE_X108Y96        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    10.065 r  vga0/color_reg[11]_i_139/O[0]
                         net (fo=3, routed)           0.473    10.538    vga0/color_reg[11]_i_139_n_8
    SLICE_X109Y96        LUT3 (Prop_lut3_I0_O)        0.123    10.661 r  vga0/color[11]_i_250/O
                         net (fo=1, routed)           0.000    10.661    vga0/color[11]_i_250_n_1
    SLICE_X109Y96        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    10.928 r  vga0/color_reg[11]_i_136/CO[3]
                         net (fo=1, routed)           0.000    10.928    vga0/color_reg[11]_i_136_n_1
    SLICE_X109Y97        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    11.067 r  vga0/color_reg[11]_i_84/CO[0]
                         net (fo=7, routed)           0.840    11.907    vga0/color_reg[11]_i_84_n_4
    SLICE_X99Y89         LUT5 (Prop_lut5_I1_O)        0.131    12.038 r  vga0/color[11]_i_54/O
                         net (fo=1, routed)           0.000    12.038    vga0/dis/A[1]
    SLICE_X99Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124    12.162 r  vga0/color_reg[11]_i_21/O[0]
                         net (fo=2, routed)           0.543    12.705    vga0/dis/color3[2]
    SLICE_X99Y86         LUT6 (Prop_lut6_I0_O)        0.124    12.829 r  vga0/color[11]_i_43/O
                         net (fo=1, routed)           0.000    12.829    vga0/color[11]_i_43_n_1
    SLICE_X99Y86         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109    12.938 r  vga0/color_reg[11]_i_19/O[1]
                         net (fo=25, routed)          1.747    14.685    game0/gamestart/color_reg[11]_i_12_1[1]
    SLICE_X74Y65         MUXF7 (Prop_muxf7_S_O)       0.251    14.936 f  game0/gamestart/color_reg[11]_i_122/O
                         net (fo=1, routed)           0.000    14.936    game0/gamestart/color_reg[11]_i_122_n_1
    SLICE_X74Y65         MUXF8 (Prop_muxf8_I0_O)      0.046    14.982 f  game0/gamestart/color_reg[11]_i_67/O
                         net (fo=1, routed)           0.661    15.644    game0/gamestart/color_reg[11]_i_67_n_1
    SLICE_X80Y65         LUT6 (Prop_lut6_I0_O)        0.125    15.769 f  game0/gamestart/color[11]_i_27/O
                         net (fo=1, routed)           0.000    15.769    game0/gamestart/color[11]_i_27_n_1
    SLICE_X80Y65         MUXF7 (Prop_muxf7_I0_O)      0.107    15.876 f  game0/gamestart/color_reg[11]_i_12/O
                         net (fo=1, routed)           0.000    15.876    game0/gamestart/color_reg[11]_i_12_n_1
    SLICE_X80Y65         MUXF8 (Prop_muxf8_I1_O)      0.043    15.919 f  game0/gamestart/color_reg[11]_i_7/O
                         net (fo=6, routed)           1.744    17.662    vga0/color_reg[11]_0
    SLICE_X57Y103        LUT4 (Prop_lut4_I2_O)        0.126    17.788 r  vga0/color[11]_i_4/O
                         net (fo=1, routed)           0.608    18.396    game0/color_reg[11]
    SLICE_X56Y100        LUT6 (Prop_lut6_I3_O)        0.043    18.439 r  game0/color[11]_i_2/O
                         net (fo=1, routed)           0.000    18.439    dis/D[7]
    SLICE_X56Y100        FDRE                                         r  dis/color_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dis/play_addr_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dis/displayplay/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.727ns  (logic 0.259ns (2.663%)  route 9.468ns (97.337%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y108        FDRE                         0.000     0.000 r  dis/play_addr_reg[7]/C
    SLICE_X88Y108        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  dis/play_addr_reg[7]/Q
                         net (fo=105, routed)         9.468     9.727    dis/displayplay/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y38         RAMB36E1                                     r  dis/displayplay/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dis/displayplay/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dis/displayplay/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.214ns  (logic 0.118ns (55.173%)  route 0.096ns (44.827%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y165        FDRE                         0.000     0.000 r  dis/displayplay/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
    SLICE_X50Y165        FDRE (Prop_fdre_C_Q)         0.118     0.118 r  dis/displayplay/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.096     0.214    dis/displayplay/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X51Y165        FDRE                                         r  dis/displayplay/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dis/displayplay/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dis/displayplay/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.214ns  (logic 0.118ns (55.173%)  route 0.096ns (44.827%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y165        FDRE                         0.000     0.000 r  dis/displayplay/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
    SLICE_X50Y165        FDRE (Prop_fdre_C_Q)         0.118     0.118 r  dis/displayplay/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.096     0.214    dis/displayplay/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X50Y165        FDRE                                         r  dis/displayplay/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dis/displayover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dis/displayover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.225ns  (logic 0.118ns (52.390%)  route 0.107ns (47.610%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y48         FDRE                         0.000     0.000 r  dis/displayover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
    SLICE_X68Y48         FDRE (Prop_fdre_C_Q)         0.118     0.118 r  dis/displayover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.107     0.225    dis/displayover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X69Y48         FDRE                                         r  dis/displayover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dis/displayover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dis/displayover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.225ns  (logic 0.118ns (52.390%)  route 0.107ns (47.610%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y48         FDRE                         0.000     0.000 r  dis/displayover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
    SLICE_X68Y48         FDRE (Prop_fdre_C_Q)         0.118     0.118 r  dis/displayover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=1, routed)           0.107     0.225    dis/displayover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X68Y48         FDRE                                         r  dis/displayover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer/My6/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            timer/My6/Q_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.234ns  (logic 0.128ns (54.607%)  route 0.106ns (45.394%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y123        FDCE                         0.000     0.000 r  timer/My6/Q_reg_reg[0]/C
    SLICE_X48Y123        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  timer/My6/Q_reg_reg[0]/Q
                         net (fo=12, routed)          0.106     0.206    timer/My6/num_20[0]
    SLICE_X49Y123        LUT3 (Prop_lut3_I2_O)        0.028     0.234 r  timer/My6/Q_reg[2]_i_1__4/O
                         net (fo=1, routed)           0.000     0.234    timer/My6/Q_reg0__4[2]
    SLICE_X49Y123        FDCE                                         r  timer/My6/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer/My6/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            timer/My6/Q_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.133ns (55.555%)  route 0.106ns (44.445%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y123        FDCE                         0.000     0.000 r  timer/My6/Q_reg_reg[0]/C
    SLICE_X48Y123        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  timer/My6/Q_reg_reg[0]/Q
                         net (fo=12, routed)          0.106     0.206    timer/My6/num_20[0]
    SLICE_X49Y123        LUT4 (Prop_lut4_I2_O)        0.033     0.239 r  timer/My6/Q_reg[3]_i_2__4/O
                         net (fo=1, routed)           0.000     0.239    timer/My6/Q_reg0__4[3]
    SLICE_X49Y123        FDCE                                         r  timer/My6/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga0/v_count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga0/v_count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.171ns (69.593%)  route 0.075ns (30.407%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDCE                         0.000     0.000 r  vga0/v_count_reg[3]/C
    SLICE_X88Y74         FDCE (Prop_fdce_C_Q)         0.107     0.107 r  vga0/v_count_reg[3]/Q
                         net (fo=12, routed)          0.075     0.182    vga0/v_count_reg_n_1_[3]
    SLICE_X88Y74         LUT6 (Prop_lut6_I4_O)        0.064     0.246 r  vga0/v_count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.246    vga0/v_count[4]_i_1_n_1
    SLICE_X88Y74         FDCE                                         r  vga0/v_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga0/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga0/h_count_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.171ns (67.836%)  route 0.081ns (32.164%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y73         FDRE                         0.000     0.000 r  vga0/h_count_reg[8]/C
    SLICE_X92Y73         FDRE (Prop_fdre_C_Q)         0.107     0.107 r  vga0/h_count_reg[8]/Q
                         net (fo=8, routed)           0.081     0.188    vga0/h_count_reg[8]
    SLICE_X92Y73         LUT6 (Prop_lut6_I1_O)        0.064     0.252 r  vga0/h_count[9]_i_2/O
                         net (fo=1, routed)           0.000     0.252    vga0/h_count[9]_i_2_n_1
    SLICE_X92Y73         FDRE                                         r  vga0/h_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dis/start_addr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dis/displaystart/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.100ns (38.768%)  route 0.158ns (61.232%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y86         FDRE                         0.000     0.000 r  dis/start_addr_reg[1]/C
    SLICE_X89Y86         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  dis/start_addr_reg[1]/Q
                         net (fo=105, routed)         0.158     0.258    dis/displaystart/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_init.ram/addra[1]
    RAMB36_X5Y17         RAMB36E1                                     r  dis/displaystart/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dis/start_addr_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dis/displaystart/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[6]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.100ns (38.768%)  route 0.158ns (61.232%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y87         FDRE                         0.000     0.000 r  dis/start_addr_reg[6]/C
    SLICE_X89Y87         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  dis/start_addr_reg[6]/Q
                         net (fo=105, routed)         0.158     0.258    dis/displaystart/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_init.ram/addra[6]
    RAMB36_X5Y17         RAMB36E1                                     r  dis/displaystart/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay           106 Endpoints
Min Delay           106 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 timer/load/Load_out_reg/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_EN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.630ns  (logic 3.649ns (47.830%)  route 3.981ns (52.170%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     5.639 f  clk_IBUF_inst/O
                         net (fo=3, routed)           2.443     8.082    game0/gamestart/clk_IBUF
    SLICE_X56Y102        LUT5 (Prop_lut5_I4_O)        0.048     8.130 f  game0/gamestart/clk0_BUFG_inst_i_1/O
                         net (fo=2, routed)           1.521     9.651    clk0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.182     9.833 f  clk0_BUFG_inst/O
                         net (fo=94, routed)          1.206    11.039    timer/load/Load_out_reg_0
    SLICE_X54Y125        FDRE                                         r  timer/load/Load_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y125        FDRE (Prop_fdre_C_Q)         0.263    11.302 f  timer/load/Load_out_reg/Q
                         net (fo=2, routed)           0.272    11.574    timer/seg1/s2/shift4/FD6/start
    SLICE_X52Y125        LUT5 (Prop_lut5_I4_O)        0.049    11.623 r  timer/seg1/s2/shift4/FD6/SEG_EN_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.708    15.332    SEG_EN_OBUF
    R18                  OBUF (Prop_obuf_I_O)         3.337    18.669 r  SEG_EN_OBUF_inst/O
                         net (fo=0)                   0.000    18.669    SEG_EN
    R18                                                               r  SEG_EN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.054ns  (logic 4.213ns (41.907%)  route 5.841ns (58.093%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     5.639 f  clk_IBUF_inst/O
                         net (fo=3, routed)           2.443     8.082    game0/gamestart/clk_IBUF
    SLICE_X56Y102        LUT5 (Prop_lut5_I4_O)        0.048     8.130 f  game0/gamestart/clk0_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.821     8.951    timer/seg1/s2/shift4/FD6/clk0
    SLICE_X52Y125        LUT5 (Prop_lut5_I4_O)        0.143     9.094 r  timer/seg1/s2/shift4/FD6/SEG_CLK_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.577    11.671    SEG_CLK_OBUF
    M24                  OBUF (Prop_obuf_I_O)         3.383    15.054 r  SEG_CLK_OBUF_inst/O
                         net (fo=0)                   0.000    15.054    SEG_CLK
    M24                                                               r  SEG_CLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game0/gamestart/score_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.205ns  (logic 3.703ns (36.284%)  route 6.502ns (63.716%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         1.382     4.397    game0/gamestart/clk_IBUF_BUFG
    SLICE_X69Y75         FDRE                                         r  game0/gamestart/score_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y75         FDRE (Prop_fdre_C_Q)         0.223     4.620 r  game0/gamestart/score_reg[7]/Q
                         net (fo=8, routed)           0.923     5.543    game0/gamestart/score[7]
    SLICE_X71Y73         LUT6 (Prop_lut6_I3_O)        0.043     5.586 r  game0/gamestart/SEG_OBUF[6]_inst_i_22/O
                         net (fo=3, routed)           0.573     6.159    game0/gamestart/SEG_OBUF[6]_inst_i_22_n_1
    SLICE_X71Y72         LUT6 (Prop_lut6_I3_O)        0.043     6.202 r  game0/gamestart/SEG_OBUF[6]_inst_i_16/O
                         net (fo=3, routed)           0.369     6.570    game0/gamestart/SEG_OBUF[6]_inst_i_16_n_1
    SLICE_X70Y72         LUT6 (Prop_lut6_I1_O)        0.043     6.613 f  game0/gamestart/SEG_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.318     6.931    game0/gamestart/SEG_OBUF[6]_inst_i_6_n_1
    SLICE_X69Y72         LUT5 (Prop_lut5_I0_O)        0.043     6.974 f  game0/gamestart/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.684     7.658    game0/gamestart/SEG_OBUF[6]_inst_i_2_n_1
    SLICE_X62Y71         LUT4 (Prop_lut4_I2_O)        0.043     7.701 r  game0/gamestart/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.636    11.337    SEG_OBUF[0]
    AB22                 OBUF (Prop_obuf_I_O)         3.265    14.602 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.602    SEG[0]
    AB22                                                              r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game0/gamestart/score_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.135ns  (logic 3.792ns (37.415%)  route 6.343ns (62.585%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         1.382     4.397    game0/gamestart/clk_IBUF_BUFG
    SLICE_X69Y75         FDRE                                         r  game0/gamestart/score_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y75         FDRE (Prop_fdre_C_Q)         0.223     4.620 r  game0/gamestart/score_reg[7]/Q
                         net (fo=8, routed)           0.923     5.543    game0/gamestart/score[7]
    SLICE_X71Y73         LUT6 (Prop_lut6_I3_O)        0.043     5.586 r  game0/gamestart/SEG_OBUF[6]_inst_i_22/O
                         net (fo=3, routed)           0.573     6.159    game0/gamestart/SEG_OBUF[6]_inst_i_22_n_1
    SLICE_X71Y72         LUT6 (Prop_lut6_I3_O)        0.043     6.202 r  game0/gamestart/SEG_OBUF[6]_inst_i_16/O
                         net (fo=3, routed)           0.369     6.570    game0/gamestart/SEG_OBUF[6]_inst_i_16_n_1
    SLICE_X70Y72         LUT6 (Prop_lut6_I1_O)        0.043     6.613 r  game0/gamestart/SEG_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.318     6.931    game0/gamestart/SEG_OBUF[6]_inst_i_6_n_1
    SLICE_X69Y72         LUT5 (Prop_lut5_I0_O)        0.043     6.974 r  game0/gamestart/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.684     7.658    game0/gamestart/SEG_OBUF[6]_inst_i_2_n_1
    SLICE_X62Y71         LUT4 (Prop_lut4_I3_O)        0.051     7.709 r  game0/gamestart/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.477    11.186    SEG_OBUF[3]
    Y21                  OBUF (Prop_obuf_I_O)         3.346    14.532 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.532    SEG[3]
    Y21                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game0/gamestart/score_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.115ns  (logic 3.726ns (36.837%)  route 6.389ns (63.163%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         1.382     4.397    game0/gamestart/clk_IBUF_BUFG
    SLICE_X69Y75         FDRE                                         r  game0/gamestart/score_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y75         FDRE (Prop_fdre_C_Q)         0.223     4.620 r  game0/gamestart/score_reg[7]/Q
                         net (fo=8, routed)           0.923     5.543    game0/gamestart/score[7]
    SLICE_X71Y73         LUT6 (Prop_lut6_I3_O)        0.043     5.586 r  game0/gamestart/SEG_OBUF[6]_inst_i_22/O
                         net (fo=3, routed)           0.573     6.159    game0/gamestart/SEG_OBUF[6]_inst_i_22_n_1
    SLICE_X71Y72         LUT6 (Prop_lut6_I3_O)        0.043     6.202 r  game0/gamestart/SEG_OBUF[6]_inst_i_16/O
                         net (fo=3, routed)           0.369     6.570    game0/gamestart/SEG_OBUF[6]_inst_i_16_n_1
    SLICE_X70Y72         LUT6 (Prop_lut6_I1_O)        0.043     6.613 r  game0/gamestart/SEG_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.318     6.931    game0/gamestart/SEG_OBUF[6]_inst_i_6_n_1
    SLICE_X69Y72         LUT5 (Prop_lut5_I0_O)        0.043     6.974 r  game0/gamestart/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.685     7.659    game0/gamestart/SEG_OBUF[6]_inst_i_2_n_1
    SLICE_X62Y71         LUT3 (Prop_lut3_I1_O)        0.043     7.702 r  game0/gamestart/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.522    11.224    SEG_OBUF[1]
    AD24                 OBUF (Prop_obuf_I_O)         3.288    14.513 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.513    SEG[1]
    AD24                                                              r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game0/gamestart/score_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.085ns  (logic 3.813ns (37.809%)  route 6.272ns (62.191%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         1.382     4.397    game0/gamestart/clk_IBUF_BUFG
    SLICE_X69Y75         FDRE                                         r  game0/gamestart/score_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y75         FDRE (Prop_fdre_C_Q)         0.223     4.620 r  game0/gamestart/score_reg[7]/Q
                         net (fo=8, routed)           0.923     5.543    game0/gamestart/score[7]
    SLICE_X71Y73         LUT6 (Prop_lut6_I3_O)        0.043     5.586 r  game0/gamestart/SEG_OBUF[6]_inst_i_22/O
                         net (fo=3, routed)           0.573     6.159    game0/gamestart/SEG_OBUF[6]_inst_i_22_n_1
    SLICE_X71Y72         LUT6 (Prop_lut6_I3_O)        0.043     6.202 r  game0/gamestart/SEG_OBUF[6]_inst_i_16/O
                         net (fo=3, routed)           0.369     6.570    game0/gamestart/SEG_OBUF[6]_inst_i_16_n_1
    SLICE_X70Y72         LUT6 (Prop_lut6_I1_O)        0.043     6.613 r  game0/gamestart/SEG_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.318     6.931    game0/gamestart/SEG_OBUF[6]_inst_i_6_n_1
    SLICE_X69Y72         LUT5 (Prop_lut5_I0_O)        0.043     6.974 r  game0/gamestart/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.567     7.541    game0/gamestart/SEG_OBUF[6]_inst_i_2_n_1
    SLICE_X62Y71         LUT4 (Prop_lut4_I0_O)        0.050     7.591 r  game0/gamestart/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.523    11.114    SEG_OBUF[6]
    AC23                 OBUF (Prop_obuf_I_O)         3.368    14.482 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.482    SEG[6]
    AC23                                                              r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game0/gamestart/score_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.084ns  (logic 3.826ns (37.940%)  route 6.258ns (62.060%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         1.382     4.397    game0/gamestart/clk_IBUF_BUFG
    SLICE_X69Y75         FDRE                                         r  game0/gamestart/score_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y75         FDRE (Prop_fdre_C_Q)         0.223     4.620 r  game0/gamestart/score_reg[7]/Q
                         net (fo=8, routed)           0.923     5.543    game0/gamestart/score[7]
    SLICE_X71Y73         LUT6 (Prop_lut6_I3_O)        0.043     5.586 r  game0/gamestart/SEG_OBUF[6]_inst_i_22/O
                         net (fo=3, routed)           0.573     6.159    game0/gamestart/SEG_OBUF[6]_inst_i_22_n_1
    SLICE_X71Y72         LUT6 (Prop_lut6_I3_O)        0.043     6.202 r  game0/gamestart/SEG_OBUF[6]_inst_i_16/O
                         net (fo=3, routed)           0.369     6.570    game0/gamestart/SEG_OBUF[6]_inst_i_16_n_1
    SLICE_X70Y72         LUT6 (Prop_lut6_I1_O)        0.043     6.613 r  game0/gamestart/SEG_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.318     6.931    game0/gamestart/SEG_OBUF[6]_inst_i_6_n_1
    SLICE_X69Y72         LUT5 (Prop_lut5_I0_O)        0.043     6.974 r  game0/gamestart/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.685     7.659    game0/gamestart/SEG_OBUF[6]_inst_i_2_n_1
    SLICE_X62Y71         LUT3 (Prop_lut3_I0_O)        0.053     7.712 r  game0/gamestart/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.391    11.104    SEG_OBUF[2]
    AD23                 OBUF (Prop_obuf_I_O)         3.378    14.481 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.481    SEG[2]
    AD23                                                              r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game0/gamestart/score_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.971ns  (logic 3.720ns (37.314%)  route 6.250ns (62.686%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         1.382     4.397    game0/gamestart/clk_IBUF_BUFG
    SLICE_X69Y75         FDRE                                         r  game0/gamestart/score_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y75         FDRE (Prop_fdre_C_Q)         0.223     4.620 r  game0/gamestart/score_reg[7]/Q
                         net (fo=8, routed)           0.923     5.543    game0/gamestart/score[7]
    SLICE_X71Y73         LUT6 (Prop_lut6_I3_O)        0.043     5.586 r  game0/gamestart/SEG_OBUF[6]_inst_i_22/O
                         net (fo=3, routed)           0.573     6.159    game0/gamestart/SEG_OBUF[6]_inst_i_22_n_1
    SLICE_X71Y72         LUT6 (Prop_lut6_I3_O)        0.043     6.202 r  game0/gamestart/SEG_OBUF[6]_inst_i_16/O
                         net (fo=3, routed)           0.369     6.570    game0/gamestart/SEG_OBUF[6]_inst_i_16_n_1
    SLICE_X70Y72         LUT6 (Prop_lut6_I1_O)        0.043     6.613 r  game0/gamestart/SEG_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.318     6.931    game0/gamestart/SEG_OBUF[6]_inst_i_6_n_1
    SLICE_X69Y72         LUT5 (Prop_lut5_I0_O)        0.043     6.974 r  game0/gamestart/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.567     7.541    game0/gamestart/SEG_OBUF[6]_inst_i_2_n_1
    SLICE_X62Y71         LUT4 (Prop_lut4_I2_O)        0.043     7.584 r  game0/gamestart/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.501    11.086    SEG_OBUF[5]
    AC24                 OBUF (Prop_obuf_I_O)         3.282    14.368 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.368    SEG[5]
    AC24                                                              r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game0/gamestart/score_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.849ns  (logic 3.695ns (37.510%)  route 6.155ns (62.490%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         1.382     4.397    game0/gamestart/clk_IBUF_BUFG
    SLICE_X69Y75         FDRE                                         r  game0/gamestart/score_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y75         FDRE (Prop_fdre_C_Q)         0.223     4.620 r  game0/gamestart/score_reg[7]/Q
                         net (fo=8, routed)           0.923     5.543    game0/gamestart/score[7]
    SLICE_X71Y73         LUT6 (Prop_lut6_I3_O)        0.043     5.586 r  game0/gamestart/SEG_OBUF[6]_inst_i_22/O
                         net (fo=3, routed)           0.573     6.159    game0/gamestart/SEG_OBUF[6]_inst_i_22_n_1
    SLICE_X71Y72         LUT6 (Prop_lut6_I3_O)        0.043     6.202 r  game0/gamestart/SEG_OBUF[6]_inst_i_16/O
                         net (fo=3, routed)           0.369     6.570    game0/gamestart/SEG_OBUF[6]_inst_i_16_n_1
    SLICE_X70Y72         LUT6 (Prop_lut6_I1_O)        0.043     6.613 f  game0/gamestart/SEG_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.318     6.931    game0/gamestart/SEG_OBUF[6]_inst_i_6_n_1
    SLICE_X69Y72         LUT5 (Prop_lut5_I0_O)        0.043     6.974 f  game0/gamestart/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.652     7.626    game0/gamestart/SEG_OBUF[6]_inst_i_2_n_1
    SLICE_X62Y71         LUT3 (Prop_lut3_I0_O)        0.043     7.669 r  game0/gamestart/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.321    10.990    SEG_OBUF[4]
    W20                  OBUF (Prop_obuf_I_O)         3.257    14.247 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.247    SEG[4]
    W20                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer/seg1/s2/shift1/FD8/Q_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_DO
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.389ns  (logic 3.523ns (55.140%)  route 2.866ns (44.860%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.443     3.082    game0/gamestart/clk_IBUF
    SLICE_X56Y102        LUT5 (Prop_lut5_I4_O)        0.048     3.130 r  game0/gamestart/clk0_BUFG_inst_i_1/O
                         net (fo=2, routed)           1.521     4.651    clk0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.182     4.833 r  clk0_BUFG_inst/O
                         net (fo=94, routed)          1.208     6.041    timer/seg1/s2/shift1/FD8/clk0_BUFG
    SLICE_X51Y123        FDRE                                         r  timer/seg1/s2/shift1/FD8/Q_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y123        FDRE (Prop_fdre_C_Q)         0.223     6.264 r  timer/seg1/s2/shift1/FD8/Q_reg_reg/Q
                         net (fo=1, routed)           2.866     9.130    SEG_DO_OBUF
    L24                  OBUF (Prop_obuf_I_O)         3.300    12.430 r  SEG_DO_OBUF_inst/O
                         net (fo=0)                   0.000    12.430    SEG_DO
    L24                                                               r  SEG_DO (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game0/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/color_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.457ns  (logic 0.171ns (37.415%)  route 0.286ns (62.585%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         0.549     1.795    game0/clk_IBUF_BUFG
    SLICE_X72Y102        FDRE                                         r  game0/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y102        FDRE (Prop_fdre_C_Q)         0.107     1.902 r  game0/FSM_onehot_state_reg[2]/Q
                         net (fo=23, routed)          0.286     2.188    dis/Q[1]
    SLICE_X71Y93         LUT5 (Prop_lut5_I1_O)        0.064     2.252 r  dis/color[10]_i_1/O
                         net (fo=1, routed)           0.000     2.252    dis/p_1_in__0[10]
    SLICE_X71Y93         FDRE                                         r  dis/color_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game0/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/displayplay/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dis/displayplay/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_67_cooolDelFlop/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.615ns  (logic 0.146ns (23.744%)  route 0.469ns (76.256%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         0.549     1.795    game0/clk_IBUF_BUFG
    SLICE_X72Y102        FDRE                                         r  game0/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y102        FDRE (Prop_fdre_C_Q)         0.118     1.913 r  game0/FSM_onehot_state_reg[1]/Q
                         net (fo=26, routed)          0.151     2.064    game0/Q[0]
    SLICE_X72Y103        LUT3 (Prop_lut3_I2_O)        0.028     2.092 r  game0/play_addr[18]_i_1/O
                         net (fo=20, routed)          0.318     2.410    dis/displayplay/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X72Y120        FDCE                                         r  dis/displayplay/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dis/displayplay/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_67_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game0/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/play_addr_reg[16]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.688ns  (logic 0.146ns (21.212%)  route 0.542ns (78.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         0.549     1.795    game0/clk_IBUF_BUFG
    SLICE_X72Y102        FDRE                                         r  game0/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y102        FDRE (Prop_fdre_C_Q)         0.118     1.913 r  game0/FSM_onehot_state_reg[1]/Q
                         net (fo=26, routed)          0.151     2.064    game0/Q[0]
    SLICE_X72Y103        LUT3 (Prop_lut3_I2_O)        0.028     2.092 r  game0/play_addr[18]_i_1/O
                         net (fo=20, routed)          0.391     2.483    dis/play_addr_reg[18]_0[0]
    SLICE_X84Y109        FDRE                                         r  dis/play_addr_reg[16]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game0/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/play_addr_reg[17]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.688ns  (logic 0.146ns (21.212%)  route 0.542ns (78.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         0.549     1.795    game0/clk_IBUF_BUFG
    SLICE_X72Y102        FDRE                                         r  game0/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y102        FDRE (Prop_fdre_C_Q)         0.118     1.913 r  game0/FSM_onehot_state_reg[1]/Q
                         net (fo=26, routed)          0.151     2.064    game0/Q[0]
    SLICE_X72Y103        LUT3 (Prop_lut3_I2_O)        0.028     2.092 r  game0/play_addr[18]_i_1/O
                         net (fo=20, routed)          0.391     2.483    dis/play_addr_reg[18]_0[0]
    SLICE_X84Y109        FDRE                                         r  dis/play_addr_reg[17]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game0/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/play_addr_reg[18]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.688ns  (logic 0.146ns (21.212%)  route 0.542ns (78.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         0.549     1.795    game0/clk_IBUF_BUFG
    SLICE_X72Y102        FDRE                                         r  game0/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y102        FDRE (Prop_fdre_C_Q)         0.118     1.913 r  game0/FSM_onehot_state_reg[1]/Q
                         net (fo=26, routed)          0.151     2.064    game0/Q[0]
    SLICE_X72Y103        LUT3 (Prop_lut3_I2_O)        0.028     2.092 r  game0/play_addr[18]_i_1/O
                         net (fo=20, routed)          0.391     2.483    dis/play_addr_reg[18]_0[0]
    SLICE_X84Y109        FDRE                                         r  dis/play_addr_reg[18]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game0/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/color_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.734ns  (logic 0.146ns (19.894%)  route 0.588ns (80.106%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         0.549     1.795    game0/clk_IBUF_BUFG
    SLICE_X72Y102        FDRE                                         r  game0/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y102        FDRE (Prop_fdre_C_Q)         0.118     1.913 r  game0/FSM_onehot_state_reg[1]/Q
                         net (fo=26, routed)          0.588     2.501    dis/Q[0]
    SLICE_X56Y102        LUT5 (Prop_lut5_I4_O)        0.028     2.529 r  dis/color[9]_i_1/O
                         net (fo=1, routed)           0.000     2.529    dis/p_1_in__0[9]
    SLICE_X56Y102        FDRE                                         r  dis/color_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game0/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/color_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.757ns  (logic 0.171ns (22.601%)  route 0.586ns (77.399%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         0.549     1.795    game0/clk_IBUF_BUFG
    SLICE_X72Y102        FDRE                                         r  game0/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y102        FDRE (Prop_fdre_C_Q)         0.107     1.902 r  game0/FSM_onehot_state_reg[2]/Q
                         net (fo=23, routed)          0.586     2.487    game0/gamestart/FSM_onehot_state_reg[2]_0[2]
    SLICE_X54Y100        LUT6 (Prop_lut6_I1_O)        0.064     2.551 r  game0/gamestart/color[6]_i_1/O
                         net (fo=1, routed)           0.000     2.551    dis/D[5]
    SLICE_X54Y100        FDRE                                         r  dis/color_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game0/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/color_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.786ns  (logic 0.171ns (21.746%)  route 0.615ns (78.254%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         0.549     1.795    game0/clk_IBUF_BUFG
    SLICE_X72Y102        FDRE                                         r  game0/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y102        FDRE (Prop_fdre_C_Q)         0.107     1.902 r  game0/FSM_onehot_state_reg[2]/Q
                         net (fo=23, routed)          0.615     2.517    dis/Q[1]
    SLICE_X54Y102        LUT5 (Prop_lut5_I1_O)        0.064     2.581 r  dis/color[8]_i_1/O
                         net (fo=1, routed)           0.000     2.581    dis/p_1_in__0[8]
    SLICE_X54Y102        FDRE                                         r  dis/color_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game0/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/color_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.824ns  (logic 0.171ns (20.762%)  route 0.653ns (79.238%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         0.549     1.795    game0/clk_IBUF_BUFG
    SLICE_X72Y102        FDRE                                         r  game0/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y102        FDRE (Prop_fdre_C_Q)         0.107     1.902 r  game0/FSM_onehot_state_reg[2]/Q
                         net (fo=23, routed)          0.653     2.554    game0/gamestart/FSM_onehot_state_reg[2]_0[2]
    SLICE_X54Y100        LUT6 (Prop_lut6_I1_O)        0.064     2.618 r  game0/gamestart/color[4]_i_1/O
                         net (fo=1, routed)           0.000     2.618    dis/D[3]
    SLICE_X54Y100        FDRE                                         r  dis/color_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game0/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/color_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.836ns  (logic 0.199ns (23.791%)  route 0.637ns (76.209%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         0.549     1.795    game0/clk_IBUF_BUFG
    SLICE_X72Y102        FDRE                                         r  game0/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y102        FDRE (Prop_fdre_C_Q)         0.107     1.902 r  game0/FSM_onehot_state_reg[2]/Q
                         net (fo=23, routed)          0.584     2.486    dis/Q[1]
    SLICE_X54Y99         LUT4 (Prop_lut4_I1_O)        0.064     2.550 r  dis/color[1]_i_3/O
                         net (fo=1, routed)           0.054     2.603    vga0/color_reg[1]_2
    SLICE_X54Y99         LUT6 (Prop_lut6_I5_O)        0.028     2.631 r  vga0/color[1]_i_1/O
                         net (fo=1, routed)           0.000     2.631    dis/D[1]
    SLICE_X54Y99         FDRE                                         r  dis/color_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           714 Endpoints
Min Delay           714 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game0/gamestart/map_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.980ns  (logic 0.960ns (13.751%)  route 6.020ns (86.249%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        4.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 f  rst_IBUF_inst/O
                         net (fo=32, routed)          2.258     3.003    game0/gamestart/rst_IBUF
    SLICE_X81Y81         LUT3 (Prop_lut3_I0_O)        0.043     3.046 f  game0/gamestart/state[3]_i_1/O
                         net (fo=222, routed)         0.394     3.440    game0/gamestart/map1__0
    SLICE_X76Y81         LUT2 (Prop_lut2_I1_O)        0.043     3.483 r  game0/gamestart/i[4]_i_4/O
                         net (fo=10, routed)          1.262     4.745    game0/gamestart/state_reg[3]_0
    SLICE_X67Y68         LUT6 (Prop_lut6_I1_O)        0.043     4.788 f  game0/gamestart/map[69]_i_4/O
                         net (fo=30, routed)          1.497     6.285    game0/gamestart/map[69]_i_4_n_1
    SLICE_X79Y56         LUT6 (Prop_lut6_I1_O)        0.043     6.328 r  game0/gamestart/map[65]_i_2/O
                         net (fo=2, routed)           0.609     6.937    game0/gamestart/map[65]_i_2_n_1
    SLICE_X77Y56         LUT6 (Prop_lut6_I3_O)        0.043     6.980 r  game0/gamestart/map[64]_i_1/O
                         net (fo=1, routed)           0.000     6.980    game0/gamestart/map[64]_i_1_n_1
    SLICE_X77Y56         FDRE                                         r  game0/gamestart/map_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         1.268     4.043    game0/gamestart/clk_IBUF_BUFG
    SLICE_X77Y56         FDRE                                         r  game0/gamestart/map_reg[64]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game0/gamestart/map_reg[69]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.816ns  (logic 0.960ns (14.083%)  route 5.856ns (85.917%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        4.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.089ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 f  rst_IBUF_inst/O
                         net (fo=32, routed)          2.258     3.003    game0/gamestart/rst_IBUF
    SLICE_X81Y81         LUT3 (Prop_lut3_I0_O)        0.043     3.046 f  game0/gamestart/state[3]_i_1/O
                         net (fo=222, routed)         0.394     3.440    game0/gamestart/map1__0
    SLICE_X76Y81         LUT2 (Prop_lut2_I1_O)        0.043     3.483 r  game0/gamestart/i[4]_i_4/O
                         net (fo=10, routed)          1.262     4.745    game0/gamestart/state_reg[3]_0
    SLICE_X67Y68         LUT6 (Prop_lut6_I1_O)        0.043     4.788 f  game0/gamestart/map[69]_i_4/O
                         net (fo=30, routed)          1.410     6.198    game0/gamestart/map[69]_i_4_n_1
    SLICE_X79Y57         LUT6 (Prop_lut6_I1_O)        0.043     6.241 r  game0/gamestart/map[69]_i_2/O
                         net (fo=2, routed)           0.532     6.773    game0/gamestart/map[69]_i_2_n_1
    SLICE_X79Y58         LUT6 (Prop_lut6_I3_O)        0.043     6.816 r  game0/gamestart/map[69]_i_1/O
                         net (fo=1, routed)           0.000     6.816    game0/gamestart/map[69]_i_1_n_1
    SLICE_X79Y58         FDRE                                         r  game0/gamestart/map_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         1.314     4.089    game0/gamestart/clk_IBUF_BUFG
    SLICE_X79Y58         FDRE                                         r  game0/gamestart/map_reg[69]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game0/gamestart/map_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.707ns  (logic 1.061ns (15.817%)  route 5.646ns (84.183%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        4.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 f  rst_IBUF_inst/O
                         net (fo=32, routed)          2.258     3.003    game0/gamestart/rst_IBUF
    SLICE_X81Y81         LUT3 (Prop_lut3_I0_O)        0.043     3.046 f  game0/gamestart/state[3]_i_1/O
                         net (fo=222, routed)         0.394     3.440    game0/gamestart/map1__0
    SLICE_X76Y81         LUT2 (Prop_lut2_I1_O)        0.043     3.483 r  game0/gamestart/i[4]_i_4/O
                         net (fo=10, routed)          1.262     4.745    game0/gamestart/state_reg[3]_0
    SLICE_X67Y68         LUT6 (Prop_lut6_I1_O)        0.043     4.788 f  game0/gamestart/map[69]_i_4/O
                         net (fo=30, routed)          1.248     6.035    game0/gamestart/map[69]_i_4_n_1
    SLICE_X69Y59         LUT3 (Prop_lut3_I1_O)        0.051     6.086 r  game0/gamestart/map[23]_i_3/O
                         net (fo=2, routed)           0.485     6.571    game0/gamestart/map[23]_i_3_n_1
    SLICE_X67Y60         LUT6 (Prop_lut6_I3_O)        0.136     6.707 r  game0/gamestart/map[22]_i_1/O
                         net (fo=1, routed)           0.000     6.707    game0/gamestart/map[22]_i_1_n_1
    SLICE_X67Y60         FDRE                                         r  game0/gamestart/map_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         1.264     4.039    game0/gamestart/clk_IBUF_BUFG
    SLICE_X67Y60         FDRE                                         r  game0/gamestart/map_reg[22]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game0/gamestart/map_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.699ns  (logic 0.960ns (14.328%)  route 5.739ns (85.672%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        4.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 f  rst_IBUF_inst/O
                         net (fo=32, routed)          2.258     3.003    game0/gamestart/rst_IBUF
    SLICE_X81Y81         LUT3 (Prop_lut3_I0_O)        0.043     3.046 f  game0/gamestart/state[3]_i_1/O
                         net (fo=222, routed)         0.394     3.440    game0/gamestart/map1__0
    SLICE_X76Y81         LUT2 (Prop_lut2_I1_O)        0.043     3.483 r  game0/gamestart/i[4]_i_4/O
                         net (fo=10, routed)          1.262     4.745    game0/gamestart/state_reg[3]_0
    SLICE_X67Y68         LUT6 (Prop_lut6_I1_O)        0.043     4.788 f  game0/gamestart/map[69]_i_4/O
                         net (fo=30, routed)          1.497     6.285    game0/gamestart/map[69]_i_4_n_1
    SLICE_X79Y56         LUT6 (Prop_lut6_I1_O)        0.043     6.328 r  game0/gamestart/map[65]_i_2/O
                         net (fo=2, routed)           0.328     6.656    game0/gamestart/map[65]_i_2_n_1
    SLICE_X77Y55         LUT6 (Prop_lut6_I3_O)        0.043     6.699 r  game0/gamestart/map[65]_i_1/O
                         net (fo=1, routed)           0.000     6.699    game0/gamestart/map[65]_i_1_n_1
    SLICE_X77Y55         FDRE                                         r  game0/gamestart/map_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         1.269     4.044    game0/gamestart/clk_IBUF_BUFG
    SLICE_X77Y55         FDRE                                         r  game0/gamestart/map_reg[65]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game0/gamestart/map_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.679ns  (logic 1.061ns (15.883%)  route 5.618ns (84.117%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        4.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 f  rst_IBUF_inst/O
                         net (fo=32, routed)          2.258     3.003    game0/gamestart/rst_IBUF
    SLICE_X81Y81         LUT3 (Prop_lut3_I0_O)        0.043     3.046 f  game0/gamestart/state[3]_i_1/O
                         net (fo=222, routed)         0.394     3.440    game0/gamestart/map1__0
    SLICE_X76Y81         LUT2 (Prop_lut2_I1_O)        0.043     3.483 r  game0/gamestart/i[4]_i_4/O
                         net (fo=10, routed)          1.262     4.745    game0/gamestart/state_reg[3]_0
    SLICE_X67Y68         LUT6 (Prop_lut6_I1_O)        0.043     4.788 f  game0/gamestart/map[69]_i_4/O
                         net (fo=30, routed)          1.248     6.035    game0/gamestart/map[69]_i_4_n_1
    SLICE_X69Y59         LUT3 (Prop_lut3_I1_O)        0.051     6.086 r  game0/gamestart/map[23]_i_3/O
                         net (fo=2, routed)           0.457     6.543    game0/gamestart/map[23]_i_3_n_1
    SLICE_X67Y60         LUT6 (Prop_lut6_I4_O)        0.136     6.679 r  game0/gamestart/map[23]_i_1/O
                         net (fo=1, routed)           0.000     6.679    game0/gamestart/map[23]_i_1_n_1
    SLICE_X67Y60         FDRE                                         r  game0/gamestart/map_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         1.264     4.039    game0/gamestart/clk_IBUF_BUFG
    SLICE_X67Y60         FDRE                                         r  game0/gamestart/map_reg[23]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game0/gamestart/count_time_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.675ns  (logic 0.977ns (14.634%)  route 5.698ns (85.366%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=2)
  Clock Path Skew:        4.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 f  rst_IBUF_inst/O
                         net (fo=32, routed)          2.258     3.003    game0/gamestart/rst_IBUF
    SLICE_X81Y81         LUT3 (Prop_lut3_I0_O)        0.043     3.046 f  game0/gamestart/state[3]_i_1/O
                         net (fo=222, routed)         2.411     5.458    game0/gamestart/map1__0
    SLICE_X58Y84         LUT5 (Prop_lut5_I2_O)        0.051     5.509 r  game0/gamestart/count_time[31]_i_2/O
                         net (fo=33, routed)          0.610     6.119    game0/gamestart/count_time
    SLICE_X62Y83         LUT5 (Prop_lut5_I4_O)        0.138     6.257 r  game0/gamestart/count_time[31]_i_1/O
                         net (fo=31, routed)          0.418     6.675    game0/gamestart/count_time[31]_i_1_n_1
    SLICE_X65Y83         FDRE                                         r  game0/gamestart/count_time_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         1.259     4.034    game0/gamestart/clk_IBUF_BUFG
    SLICE_X65Y83         FDRE                                         r  game0/gamestart/count_time_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game0/gamestart/count_time_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.675ns  (logic 0.977ns (14.634%)  route 5.698ns (85.366%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=2)
  Clock Path Skew:        4.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 f  rst_IBUF_inst/O
                         net (fo=32, routed)          2.258     3.003    game0/gamestart/rst_IBUF
    SLICE_X81Y81         LUT3 (Prop_lut3_I0_O)        0.043     3.046 f  game0/gamestart/state[3]_i_1/O
                         net (fo=222, routed)         2.411     5.458    game0/gamestart/map1__0
    SLICE_X58Y84         LUT5 (Prop_lut5_I2_O)        0.051     5.509 r  game0/gamestart/count_time[31]_i_2/O
                         net (fo=33, routed)          0.610     6.119    game0/gamestart/count_time
    SLICE_X62Y83         LUT5 (Prop_lut5_I4_O)        0.138     6.257 r  game0/gamestart/count_time[31]_i_1/O
                         net (fo=31, routed)          0.418     6.675    game0/gamestart/count_time[31]_i_1_n_1
    SLICE_X65Y83         FDRE                                         r  game0/gamestart/count_time_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         1.259     4.034    game0/gamestart/clk_IBUF_BUFG
    SLICE_X65Y83         FDRE                                         r  game0/gamestart/count_time_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game0/gamestart/count_time_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.675ns  (logic 0.977ns (14.634%)  route 5.698ns (85.366%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=2)
  Clock Path Skew:        4.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 f  rst_IBUF_inst/O
                         net (fo=32, routed)          2.258     3.003    game0/gamestart/rst_IBUF
    SLICE_X81Y81         LUT3 (Prop_lut3_I0_O)        0.043     3.046 f  game0/gamestart/state[3]_i_1/O
                         net (fo=222, routed)         2.411     5.458    game0/gamestart/map1__0
    SLICE_X58Y84         LUT5 (Prop_lut5_I2_O)        0.051     5.509 r  game0/gamestart/count_time[31]_i_2/O
                         net (fo=33, routed)          0.610     6.119    game0/gamestart/count_time
    SLICE_X62Y83         LUT5 (Prop_lut5_I4_O)        0.138     6.257 r  game0/gamestart/count_time[31]_i_1/O
                         net (fo=31, routed)          0.418     6.675    game0/gamestart/count_time[31]_i_1_n_1
    SLICE_X65Y83         FDRE                                         r  game0/gamestart/count_time_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         1.259     4.034    game0/gamestart/clk_IBUF_BUFG
    SLICE_X65Y83         FDRE                                         r  game0/gamestart/count_time_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game0/gamestart/count_time_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.675ns  (logic 0.977ns (14.634%)  route 5.698ns (85.366%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=2)
  Clock Path Skew:        4.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 f  rst_IBUF_inst/O
                         net (fo=32, routed)          2.258     3.003    game0/gamestart/rst_IBUF
    SLICE_X81Y81         LUT3 (Prop_lut3_I0_O)        0.043     3.046 f  game0/gamestart/state[3]_i_1/O
                         net (fo=222, routed)         2.411     5.458    game0/gamestart/map1__0
    SLICE_X58Y84         LUT5 (Prop_lut5_I2_O)        0.051     5.509 r  game0/gamestart/count_time[31]_i_2/O
                         net (fo=33, routed)          0.610     6.119    game0/gamestart/count_time
    SLICE_X62Y83         LUT5 (Prop_lut5_I4_O)        0.138     6.257 r  game0/gamestart/count_time[31]_i_1/O
                         net (fo=31, routed)          0.418     6.675    game0/gamestart/count_time[31]_i_1_n_1
    SLICE_X64Y83         FDRE                                         r  game0/gamestart/count_time_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         1.259     4.034    game0/gamestart/clk_IBUF_BUFG
    SLICE_X64Y83         FDRE                                         r  game0/gamestart/count_time_reg[21]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            game0/gamestart/count_time_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.675ns  (logic 0.977ns (14.634%)  route 5.698ns (85.366%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=2)
  Clock Path Skew:        4.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 f  rst_IBUF_inst/O
                         net (fo=32, routed)          2.258     3.003    game0/gamestart/rst_IBUF
    SLICE_X81Y81         LUT3 (Prop_lut3_I0_O)        0.043     3.046 f  game0/gamestart/state[3]_i_1/O
                         net (fo=222, routed)         2.411     5.458    game0/gamestart/map1__0
    SLICE_X58Y84         LUT5 (Prop_lut5_I2_O)        0.051     5.509 r  game0/gamestart/count_time[31]_i_2/O
                         net (fo=33, routed)          0.610     6.119    game0/gamestart/count_time
    SLICE_X62Y83         LUT5 (Prop_lut5_I4_O)        0.138     6.257 r  game0/gamestart/count_time[31]_i_1/O
                         net (fo=31, routed)          0.418     6.675    game0/gamestart/count_time[31]_i_1_n_1
    SLICE_X64Y83         FDRE                                         r  game0/gamestart/count_time_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=387, routed)         1.259     4.034    game0/gamestart/clk_IBUF_BUFG
    SLICE_X64Y83         FDRE                                         r  game0/gamestart/count_time_reg[22]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 timer/My6/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            timer/seg1/s2/shift3/FD2/Q_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.267ns  (logic 0.128ns (47.895%)  route 0.139ns (52.105%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y123        FDCE                         0.000     0.000 r  timer/My6/Q_reg_reg[2]/C
    SLICE_X49Y123        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  timer/My6/Q_reg_reg[2]/Q
                         net (fo=10, routed)          0.139     0.239    timer/My6/num_20[2]
    SLICE_X49Y124        LUT6 (Prop_lut6_I3_O)        0.028     0.267 r  timer/My6/Q_reg_i_1__36/O
                         net (fo=1, routed)           0.000     0.267    timer/seg1/s2/shift3/FD2/D2
    SLICE_X49Y124        FDRE                                         r  timer/seg1/s2/shift3/FD2/Q_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.580     1.892    game0/gamestart/clk_IBUF
    SLICE_X56Y102        LUT5 (Prop_lut5_I4_O)        0.037     1.929 r  game0/gamestart/clk0_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.923     2.852    clk0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     2.932 r  clk0_BUFG_inst/O
                         net (fo=94, routed)          0.728     3.660    timer/seg1/s2/shift3/FD2/clk0_BUFG
    SLICE_X49Y124        FDRE                                         r  timer/seg1/s2/shift3/FD2/Q_reg_reg/C

Slack:                    inf
  Source:                 timer/My4/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            timer/seg1/s2/shift5/FD1/Q_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.267ns  (logic 0.146ns (54.613%)  route 0.121ns (45.387%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y123        FDCE                         0.000     0.000 r  timer/My4/Q_reg_reg[2]/C
    SLICE_X50Y123        FDCE (Prop_fdce_C_Q)         0.118     0.118 r  timer/My4/Q_reg_reg[2]/Q
                         net (fo=12, routed)          0.121     0.239    timer/My4/num_12[2]
    SLICE_X50Y122        LUT6 (Prop_lut6_I3_O)        0.028     0.267 r  timer/My4/Q_reg_i_1__22/O
                         net (fo=1, routed)           0.000     0.267    timer/seg1/s2/shift5/FD1/D1_13
    SLICE_X50Y122        FDRE                                         r  timer/seg1/s2/shift5/FD1/Q_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.580     1.892    game0/gamestart/clk_IBUF
    SLICE_X56Y102        LUT5 (Prop_lut5_I4_O)        0.037     1.929 r  game0/gamestart/clk0_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.923     2.852    clk0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     2.932 r  clk0_BUFG_inst/O
                         net (fo=94, routed)          0.729     3.661    timer/seg1/s2/shift5/FD1/clk0_BUFG
    SLICE_X50Y122        FDRE                                         r  timer/seg1/s2/shift5/FD1/Q_reg_reg/C

Slack:                    inf
  Source:                 timer/My6/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            timer/seg1/s2/shift3/FD1/Q_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.128ns (47.540%)  route 0.141ns (52.460%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y123        FDCE                         0.000     0.000 r  timer/My6/Q_reg_reg[2]/C
    SLICE_X49Y123        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  timer/My6/Q_reg_reg[2]/Q
                         net (fo=10, routed)          0.141     0.241    timer/My6/num_20[2]
    SLICE_X49Y124        LUT6 (Prop_lut6_I3_O)        0.028     0.269 r  timer/My6/Q_reg_i_1__32/O
                         net (fo=1, routed)           0.000     0.269    timer/seg1/s2/shift3/FD1/D1
    SLICE_X49Y124        FDRE                                         r  timer/seg1/s2/shift3/FD1/Q_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.580     1.892    game0/gamestart/clk_IBUF
    SLICE_X56Y102        LUT5 (Prop_lut5_I4_O)        0.037     1.929 r  game0/gamestart/clk0_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.923     2.852    clk0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     2.932 r  clk0_BUFG_inst/O
                         net (fo=94, routed)          0.728     3.660    timer/seg1/s2/shift3/FD1/clk0_BUFG
    SLICE_X49Y124        FDRE                                         r  timer/seg1/s2/shift3/FD1/Q_reg_reg/C

Slack:                    inf
  Source:                 timer/My6/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            timer/seg1/s2/shift3/FD5/Q_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.272ns  (logic 0.128ns (46.983%)  route 0.144ns (53.017%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y123        FDCE                         0.000     0.000 r  timer/My6/Q_reg_reg[2]/C
    SLICE_X49Y123        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  timer/My6/Q_reg_reg[2]/Q
                         net (fo=10, routed)          0.144     0.244    timer/My6/num_20[2]
    SLICE_X48Y124        LUT6 (Prop_lut6_I2_O)        0.028     0.272 r  timer/My6/Q_reg_i_1__39/O
                         net (fo=1, routed)           0.000     0.272    timer/seg1/s2/shift3/FD5/D5
    SLICE_X48Y124        FDRE                                         r  timer/seg1/s2/shift3/FD5/Q_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.580     1.892    game0/gamestart/clk_IBUF
    SLICE_X56Y102        LUT5 (Prop_lut5_I4_O)        0.037     1.929 r  game0/gamestart/clk0_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.923     2.852    clk0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     2.932 r  clk0_BUFG_inst/O
                         net (fo=94, routed)          0.728     3.660    timer/seg1/s2/shift3/FD5/clk0_BUFG
    SLICE_X48Y124        FDRE                                         r  timer/seg1/s2/shift3/FD5/Q_reg_reg/C

Slack:                    inf
  Source:                 timer/My3/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            timer/seg1/s2/shift6/FD7/Q_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.273ns  (logic 0.128ns (46.861%)  route 0.145ns (53.139%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y122        FDCE                         0.000     0.000 r  timer/My3/Q_reg_reg[0]/C
    SLICE_X52Y122        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  timer/My3/Q_reg_reg[0]/Q
                         net (fo=14, routed)          0.145     0.245    timer/My3/Q[0]
    SLICE_X52Y123        LUT6 (Prop_lut6_I3_O)        0.028     0.273 r  timer/My3/Q_reg_i_1__17/O
                         net (fo=1, routed)           0.000     0.273    timer/seg1/s2/shift6/FD7/D7_14
    SLICE_X52Y123        FDRE                                         r  timer/seg1/s2/shift6/FD7/Q_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.580     1.892    game0/gamestart/clk_IBUF
    SLICE_X56Y102        LUT5 (Prop_lut5_I4_O)        0.037     1.929 r  game0/gamestart/clk0_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.923     2.852    clk0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     2.932 r  clk0_BUFG_inst/O
                         net (fo=94, routed)          0.727     3.659    timer/seg1/s2/shift6/FD7/clk0_BUFG
    SLICE_X52Y123        FDRE                                         r  timer/seg1/s2/shift6/FD7/Q_reg_reg/C

Slack:                    inf
  Source:                 timer/My5/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            timer/seg1/s2/shift4/FD5/Q_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.128ns (46.233%)  route 0.149ns (53.767%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y125        FDCE                         0.000     0.000 r  timer/My5/Q_reg_reg[1]/C
    SLICE_X49Y125        FDCE (Prop_fdce_C_Q)         0.100     0.100 f  timer/My5/Q_reg_reg[1]/Q
                         net (fo=12, routed)          0.149     0.249    timer/My5/num_16[1]
    SLICE_X51Y125        LUT6 (Prop_lut6_I2_O)        0.028     0.277 r  timer/My5/Q_reg_i_1__29/O
                         net (fo=1, routed)           0.000     0.277    timer/seg1/s2/shift4/FD5/D5_2
    SLICE_X51Y125        FDRE                                         r  timer/seg1/s2/shift4/FD5/Q_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.580     1.892    game0/gamestart/clk_IBUF
    SLICE_X56Y102        LUT5 (Prop_lut5_I4_O)        0.037     1.929 r  game0/gamestart/clk0_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.923     2.852    clk0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     2.932 r  clk0_BUFG_inst/O
                         net (fo=94, routed)          0.726     3.658    timer/seg1/s2/shift4/FD5/clk0_BUFG
    SLICE_X51Y125        FDRE                                         r  timer/seg1/s2/shift4/FD5/Q_reg_reg/C

Slack:                    inf
  Source:                 timer/My4/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            timer/seg1/s2/shift5/FD5/Q_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.278ns  (logic 0.146ns (52.583%)  route 0.132ns (47.417%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y123        FDCE                         0.000     0.000 r  timer/My4/Q_reg_reg[2]/C
    SLICE_X50Y123        FDCE (Prop_fdce_C_Q)         0.118     0.118 r  timer/My4/Q_reg_reg[2]/Q
                         net (fo=12, routed)          0.132     0.250    timer/My4/num_12[2]
    SLICE_X49Y122        LUT6 (Prop_lut6_I2_O)        0.028     0.278 r  timer/My4/Q_reg_i_1__41/O
                         net (fo=1, routed)           0.000     0.278    timer/seg1/s2/shift5/FD5/D5_9
    SLICE_X49Y122        FDRE                                         r  timer/seg1/s2/shift5/FD5/Q_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.580     1.892    game0/gamestart/clk_IBUF
    SLICE_X56Y102        LUT5 (Prop_lut5_I4_O)        0.037     1.929 r  game0/gamestart/clk0_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.923     2.852    clk0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     2.932 r  clk0_BUFG_inst/O
                         net (fo=94, routed)          0.731     3.663    timer/seg1/s2/shift5/FD5/clk0_BUFG
    SLICE_X49Y122        FDRE                                         r  timer/seg1/s2/shift5/FD5/Q_reg_reg/C

Slack:                    inf
  Source:                 timer/My4/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            timer/seg1/s2/shift5/FD4/Q_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.146ns (52.164%)  route 0.134ns (47.836%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y123        FDCE                         0.000     0.000 r  timer/My4/Q_reg_reg[1]/C
    SLICE_X50Y123        FDCE (Prop_fdce_C_Q)         0.118     0.118 r  timer/My4/Q_reg_reg[1]/Q
                         net (fo=11, routed)          0.134     0.252    timer/My4/num_12[1]
    SLICE_X50Y122        LUT6 (Prop_lut6_I1_O)        0.028     0.280 r  timer/My4/Q_reg_i_1__21/O
                         net (fo=1, routed)           0.000     0.280    timer/seg1/s2/shift5/FD4/D4_10
    SLICE_X50Y122        FDRE                                         r  timer/seg1/s2/shift5/FD4/Q_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.580     1.892    game0/gamestart/clk_IBUF
    SLICE_X56Y102        LUT5 (Prop_lut5_I4_O)        0.037     1.929 r  game0/gamestart/clk0_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.923     2.852    clk0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     2.932 r  clk0_BUFG_inst/O
                         net (fo=94, routed)          0.729     3.661    timer/seg1/s2/shift5/FD4/clk0_BUFG
    SLICE_X50Y122        FDRE                                         r  timer/seg1/s2/shift5/FD4/Q_reg_reg/C

Slack:                    inf
  Source:                 timer/My4/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            timer/seg1/s2/shift5/FD2/Q_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.281ns  (logic 0.146ns (51.978%)  route 0.135ns (48.022%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y123        FDCE                         0.000     0.000 r  timer/My4/Q_reg_reg[1]/C
    SLICE_X50Y123        FDCE (Prop_fdce_C_Q)         0.118     0.118 r  timer/My4/Q_reg_reg[1]/Q
                         net (fo=11, routed)          0.135     0.253    timer/My4/num_12[1]
    SLICE_X50Y122        LUT6 (Prop_lut6_I3_O)        0.028     0.281 r  timer/My4/Q_reg_i_1__19/O
                         net (fo=1, routed)           0.000     0.281    timer/seg1/s2/shift5/FD2/D2_12
    SLICE_X50Y122        FDRE                                         r  timer/seg1/s2/shift5/FD2/Q_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.580     1.892    game0/gamestart/clk_IBUF
    SLICE_X56Y102        LUT5 (Prop_lut5_I4_O)        0.037     1.929 r  game0/gamestart/clk0_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.923     2.852    clk0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     2.932 r  clk0_BUFG_inst/O
                         net (fo=94, routed)          0.729     3.661    timer/seg1/s2/shift5/FD2/clk0_BUFG
    SLICE_X50Y122        FDRE                                         r  timer/seg1/s2/shift5/FD2/Q_reg_reg/C

Slack:                    inf
  Source:                 timer/My6/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            timer/seg1/s2/shift3/FD3/Q_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.298ns  (logic 0.157ns (52.656%)  route 0.141ns (47.344%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y123        FDCE                         0.000     0.000 r  timer/My6/Q_reg_reg[1]/C
    SLICE_X48Y123        FDCE (Prop_fdce_C_Q)         0.091     0.091 r  timer/My6/Q_reg_reg[1]/Q
                         net (fo=11, routed)          0.141     0.232    timer/My6/num_20[1]
    SLICE_X49Y124        LUT6 (Prop_lut6_I3_O)        0.066     0.298 r  timer/My6/Q_reg_i_1__31/O
                         net (fo=1, routed)           0.000     0.298    timer/seg1/s2/shift3/FD3/D3
    SLICE_X49Y124        FDRE                                         r  timer/seg1/s2/shift3/FD3/Q_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.580     1.892    game0/gamestart/clk_IBUF
    SLICE_X56Y102        LUT5 (Prop_lut5_I4_O)        0.037     1.929 r  game0/gamestart/clk0_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.923     2.852    clk0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     2.932 r  clk0_BUFG_inst/O
                         net (fo=94, routed)          0.728     3.660    timer/seg1/s2/shift3/FD3/clk0_BUFG
    SLICE_X49Y124        FDRE                                         r  timer/seg1/s2/shift3/FD3/Q_reg_reg/C





