# Multi-Bit-Comparator

**Author:** Soham Kapur
</br> </br>
**Description:** Variations of a multi-bit generalized comparator for low power applications and high performance applications.
</br></br>
**Tools Used:** Verilog HDL, Xilinx Vivado
</br> </br>
**Concepts Used:** Clock gating, Power gating, Area-Power-Timing trade-off, Comparator
</br> </br>
**Multi Bit Comparator Schematic:** 4-bit Comparator
</br>
![image](https://github.com/user-attachments/assets/83017971-f21f-4b3d-ba02-daf77f90432b)
</br> </br>
**Single Bit Comparator without Gating:**
</br>

</br> </br>
**Single Bit Comparator with Clock Gating:**
</br>

</br> </br>
**Single Bit Comparator with Power Gating:**
</br>
![image](https://github.com/user-attachments/assets/ba54a9f9-df3f-4b8d-9bd7-729253db7038)
