Warning: There are infeasible paths detected in your design that were ignored during optimization. Please run 'report_timing -attributes' and/or 'create_qor_snapshot/query_qor_snapshot -infeasible_paths' to identify these paths.  (OPT-1721)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10000
        -sort_by slack
Design : W4823_FIR
Version: O-2018.06-SP5-1
Date   : Tue Dec 14 19:11:32 2021
****************************************

Operating Conditions: tt_1p2v_25c   Library: scx3_cmos8rf_lpvt_tt_1p2v_25c
Wire Load Model Mode: top

  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.34       0.34 r
  U2124/Y (INVX8TS)                                       0.08       0.43 f
  U2386/Y (CLKINVX12TS)                                   0.06       0.49 r
  U1458/Y (NOR2X6TS)                                      0.06       0.55 f
  U1466/Y (CLKINVX12TS)                                   0.07       0.62 r
  U1390/Y (INVX12TS)                                      0.07       0.68 f
  U1439/Y (NAND2X8TS)                                     0.07       0.76 r
  U1432/Y (NAND4X4TS)                                     0.13       0.88 f
  U1441/Y (NAND2X4TS)                                     0.09       0.97 r
  U2788/Y (NAND4X2TS)                                     0.15       1.12 f
  U1409/Y (CLKINVX2TS)                                    0.09       1.21 r
  U1442/Y (NAND4X2TS)                                     0.15       1.36 f
  U2796/Y (NOR3X2TS)                                      0.21       1.57 r
  U2159/Y (NAND3BX2TS)                                    0.19       1.76 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.88 r
  U1426/Y (NAND2X6TS)                                     0.08       1.97 f
  U1405/Y (NAND2X8TS)                                     0.09       2.06 r
  U1404/Y (NOR2X6TS)                                      0.07       2.13 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.18 r
  U2447/Y (NAND3X2TS)                                     0.07       2.25 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.25 f
  data arrival time                                                  2.25

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.25
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.73


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_24_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.34       0.34 r
  U2124/Y (INVX8TS)                                       0.08       0.43 f
  U2386/Y (CLKINVX12TS)                                   0.06       0.49 r
  U1458/Y (NOR2X6TS)                                      0.06       0.55 f
  U1466/Y (CLKINVX12TS)                                   0.07       0.62 r
  U1390/Y (INVX12TS)                                      0.07       0.68 f
  U1439/Y (NAND2X8TS)                                     0.07       0.76 r
  U1432/Y (NAND4X4TS)                                     0.13       0.88 f
  U1441/Y (NAND2X4TS)                                     0.09       0.97 r
  U2788/Y (NAND4X2TS)                                     0.15       1.12 f
  U1409/Y (CLKINVX2TS)                                    0.09       1.21 r
  U1442/Y (NAND4X2TS)                                     0.15       1.36 f
  U2796/Y (NOR3X2TS)                                      0.21       1.57 r
  U2159/Y (NAND3BX2TS)                                    0.19       1.76 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.88 r
  U1426/Y (NAND2X6TS)                                     0.08       1.97 f
  U1405/Y (NAND2X8TS)                                     0.09       2.06 r
  U1407/Y (NOR2X6TS)                                      0.08       2.14 f
  U2112/Y (CLKINVX6TS)                                    0.06       2.20 r
  U2444/Y (NAND2X2TS)                                     0.05       2.25 f
  alumux_self_fp29i_r_reg_24_/D (DFFNSRX1TS)              0.00       2.25 f
  data arrival time                                                  2.25

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_24_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.47      -0.47
  data required time                                                -0.47
  --------------------------------------------------------------------------
  data required time                                                -0.47
  data arrival time                                                 -2.25
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.72


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1519/Y (INVX8TS)                                       0.07       1.04 r
  U1473/Y (NAND2X4TS)                                     0.07       1.10 f
  U2107/Y (OAI2BB1X4TS)                                   0.08       1.18 r
  U1635/Y (INVX4TS)                                       0.06       1.25 f
  U1397/Y (NAND2X4TS)                                     0.07       1.31 r
  U1381/Y (NAND2X2TS)                                     0.08       1.40 f
  U2801/Y (NAND4X2TS)                                     0.14       1.53 r
  U1455/Y (NOR3X2TS)                                      0.12       1.65 f
  U2159/Y (NAND3BX2TS)                                    0.15       1.80 r
  U2158/Y (CLKINVX6TS)                                    0.14       1.94 f
  U1426/Y (NAND2X6TS)                                     0.10       2.04 r
  U1405/Y (NAND2X8TS)                                     0.09       2.13 f
  U1407/Y (NOR2X6TS)                                      0.15       2.28 r
  U1399/Y (NOR2X4TS)                                      0.09       2.37 f
  U2171/Y (AOI22X2TS)                                     0.12       2.49 r
  alumux_dly_r_reg_24_/D (DFFHQX4TS)                      0.00       2.49 r
  data arrival time                                                  2.49

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_dly_r_reg_24_/CK (DFFHQX4TS)                     0.00       0.00 r
  library setup time                                     -0.23      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -2.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.72


  Startpoint: u_fpalu_s4_many_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_lzd_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_1_/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_1_/Q (DFFHQX4TS)                  0.31       0.31 f
  U1480/Y (NOR2X6TS)                                      0.13       0.45 r
  U2863/Y (NAND4BX2TS)                                    0.22       0.66 f
  U2865/Y (NOR2X4TS)                                      0.17       0.83 r
  U2867/Y (NAND2X4TS)                                     0.15       0.98 f
  U2874/Y (OAI21X4TS)                                     0.15       1.14 r
  U2875/Y (XNOR2X4TS)                                     0.18       1.32 f
  U2445/Y (CLKINVX6TS)                                    0.09       1.41 r
  U1496/Y (NAND2X6TS)                                     0.06       1.47 f
  U3181/Y (NOR3X2TS)                                      0.19       1.67 r
  U2153/Y (NAND3BX4TS)                                    0.18       1.84 f
  U1511/Y (INVX4TS)                                       0.09       1.93 r
  U3182/Y (OAI21X4TS)                                     0.09       2.02 f
  U3183/Y (NOR2X2TS)                                      0.17       2.19 r
  U2127/Y (OAI2BB1X4TS)                                   0.12       2.32 f
  U3207/Y (NAND2X2TS)                                     0.10       2.41 r
  U3208/Y (AOI21X2TS)                                     0.06       2.47 f
  u_fpalu_s5_lzd_r_reg_0_/D (DFFHQX8TS)                   0.00       2.47 f
  data arrival time                                                  2.47

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  library setup time                                     -0.24      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                 -2.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.72


  Startpoint: u_fpalu_s4_flipsign_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_lzd_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_flipsign_r_reg/CK (DFFHQX4TS)                0.00       0.00 r
  u_fpalu_s4_flipsign_r_reg/Q (DFFHQX4TS)                 0.30       0.30 f
  U2469/Y (INVX4TS)                                       0.11       0.42 r
  U1481/Y (INVX6TS)                                       0.08       0.50 f
  U3124/Y (XNOR2X4TS)                                     0.16       0.66 f
  U2712/Y (NOR2X4TS)                                      0.16       0.83 r
  U3125/Y (NAND3X4TS)                                     0.19       1.02 f
  U1644/Y (NAND3X4TS)                                     0.16       1.17 r
  U3174/Y (OAI21X2TS)                                     0.10       1.27 f
  U2453/Y (NAND2BX2TS)                                    0.19       1.46 f
  U3175/Y (INVX2TS)                                       0.08       1.54 r
  U3176/Y (NAND2X2TS)                                     0.07       1.61 f
  U3177/Y (NOR2BX2TS)                                     0.13       1.75 r
  U2153/Y (NAND3BX4TS)                                    0.18       1.92 r
  U1511/Y (INVX4TS)                                       0.08       2.00 f
  U3182/Y (OAI21X4TS)                                     0.08       2.08 r
  U3186/Y (AOI21X2TS)                                     0.09       2.17 f
  U1512/Y (NOR2X2TS)                                      0.14       2.31 r
  U1738/Y (NOR2BX2TS)                                     0.20       2.51 r
  u_fpalu_s5_lzd_r_reg_1_/D (DFFHQX8TS)                   0.00       2.51 r
  data arrival time                                                  2.51

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  library setup time                                     -0.21      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -2.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.72


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_27_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U1446/Y (BUFX4TS)                                       0.15       0.62 r
  U2087/CO (ADDHX2TS)                                     0.21       0.82 r
  U2877/S (CMPR22X2TS)                                    0.19       1.01 f
  U2181/Y (NOR2X4TS)                                      0.14       1.15 r
  U2179/Y (OAI21X2TS)                                     0.11       1.27 f
  U2876/Y (AOI21X2TS)                                     0.18       1.45 r
  U2891/Y (OAI21X1TS)                                     0.18       1.62 f
  U1518/Y (XNOR2X2TS)                                     0.20       1.82 f
  U2150/Y (OAI2BB1X4TS)                                   0.22       2.05 f
  U1743/Y (NOR2X4TS)                                      0.12       2.16 r
  U1742/Y (NAND2X2TS)                                     0.08       2.24 f
  alumux_self_fp29i_r_reg_27_/D (DFFNSRX1TS)              0.00       2.24 f
  data arrival time                                                  2.24

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_27_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.48      -0.48
  data required time                                                -0.48
  --------------------------------------------------------------------------
  data required time                                                -0.48
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.72


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_a_29i_r_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.34       0.34 r
  U2124/Y (INVX8TS)                                       0.08       0.43 f
  U2386/Y (CLKINVX12TS)                                   0.06       0.49 r
  U1458/Y (NOR2X6TS)                                      0.06       0.55 f
  U1466/Y (CLKINVX12TS)                                   0.07       0.62 r
  U1390/Y (INVX12TS)                                      0.07       0.68 f
  U1439/Y (NAND2X8TS)                                     0.07       0.76 r
  U1432/Y (NAND4X4TS)                                     0.13       0.88 f
  U1441/Y (NAND2X4TS)                                     0.09       0.97 r
  U2788/Y (NAND4X2TS)                                     0.15       1.12 f
  U1409/Y (CLKINVX2TS)                                    0.09       1.21 r
  U1442/Y (NAND4X2TS)                                     0.15       1.36 f
  U2796/Y (NOR3X2TS)                                      0.21       1.57 r
  U2159/Y (NAND3BX2TS)                                    0.19       1.76 f
  U1487/Y (CLKBUFX2TS)                                    0.22       1.98 f
  U2099/Y (OAI2BB1X4TS)                                   0.22       2.20 f
  U1741/Y (AOI22X2TS)                                     0.14       2.35 r
  U4172/Y (NAND2X1TS)                                     0.13       2.47 f
  alu_a_29i_r_reg_28_/D (DFFHQX8TS)                       0.00       2.47 f
  data arrival time                                                  2.47

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_28_/CK (DFFHQX8TS)                      0.00       0.00 r
  library setup time                                     -0.24      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                 -2.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.71


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_a_29i_r_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1519/Y (INVX8TS)                                       0.07       1.04 r
  U1473/Y (NAND2X4TS)                                     0.07       1.10 f
  U2107/Y (OAI2BB1X4TS)                                   0.08       1.18 r
  U1635/Y (INVX4TS)                                       0.06       1.25 f
  U1397/Y (NAND2X4TS)                                     0.07       1.31 r
  U1381/Y (NAND2X2TS)                                     0.08       1.40 f
  U2801/Y (NAND4X2TS)                                     0.14       1.53 r
  U1455/Y (NOR3X2TS)                                      0.12       1.65 f
  U2159/Y (NAND3BX2TS)                                    0.15       1.80 r
  U2158/Y (CLKINVX6TS)                                    0.14       1.94 f
  U1426/Y (NAND2X6TS)                                     0.10       2.04 r
  U1405/Y (NAND2X8TS)                                     0.09       2.13 f
  U1407/Y (NOR2X6TS)                                      0.15       2.28 r
  U1399/Y (NOR2X4TS)                                      0.09       2.37 f
  U2168/Y (OAI21X2TS)                                     0.12       2.49 r
  alu_a_29i_r_reg_24_/D (DFFHQX2TS)                       0.00       2.49 r
  data arrival time                                                  2.49

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_24_/CK (DFFHQX2TS)                      0.00       0.00 r
  library setup time                                     -0.23      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -2.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.71


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1519/Y (INVX8TS)                                       0.07       1.04 r
  U1473/Y (NAND2X4TS)                                     0.07       1.10 f
  U2107/Y (OAI2BB1X4TS)                                   0.08       1.18 r
  U1635/Y (INVX4TS)                                       0.06       1.25 f
  U1397/Y (NAND2X4TS)                                     0.07       1.31 r
  U1381/Y (NAND2X2TS)                                     0.08       1.40 f
  U2801/Y (NAND4X2TS)                                     0.14       1.53 r
  U1455/Y (NOR3X2TS)                                      0.12       1.65 f
  U2159/Y (NAND3BX2TS)                                    0.15       1.80 r
  U2158/Y (CLKINVX6TS)                                    0.14       1.94 f
  U1395/Y (NAND2X2TS)                                     0.12       2.06 r
  U1192/Y (NAND2BX2TS)                                    0.13       2.18 f
  U1177/Y (CLKINVX2TS)                                    0.08       2.27 r
  U2177/Y (NOR2X2TS)                                      0.06       2.32 f
  U3922/Y (AOI2BB2X1TS)                                   0.15       2.48 r
  alumux_dly_r_reg_23_/D (DFFHQX4TS)                      0.00       2.48 r
  data arrival time                                                  2.48

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_dly_r_reg_23_/CK (DFFHQX4TS)                     0.00       0.00 r
  library setup time                                     -0.23      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -2.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.71


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_22_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.34       0.34 r
  U2124/Y (INVX8TS)                                       0.08       0.43 f
  U2386/Y (CLKINVX12TS)                                   0.06       0.49 r
  U1458/Y (NOR2X6TS)                                      0.06       0.55 f
  U1466/Y (CLKINVX12TS)                                   0.07       0.62 r
  U1390/Y (INVX12TS)                                      0.07       0.68 f
  U1439/Y (NAND2X8TS)                                     0.07       0.76 r
  U1432/Y (NAND4X4TS)                                     0.13       0.88 f
  U1441/Y (NAND2X4TS)                                     0.09       0.97 r
  U2788/Y (NAND4X2TS)                                     0.15       1.12 f
  U1409/Y (CLKINVX2TS)                                    0.09       1.21 r
  U1442/Y (NAND4X2TS)                                     0.15       1.36 f
  U2796/Y (NOR3X2TS)                                      0.21       1.57 r
  U2159/Y (NAND3BX2TS)                                    0.19       1.76 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.88 r
  U1525/Y (NAND2X2TS)                                     0.09       1.98 f
  U2085/Y (NAND2X2TS)                                     0.12       2.10 r
  U1421/Y (NAND2BX4TS)                                    0.12       2.22 f
  alumux_self_fp29i_r_reg_22_/D (DFFNSRX1TS)              0.00       2.22 f
  data arrival time                                                  2.22

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_22_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.71


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1519/Y (INVX8TS)                                       0.07       1.04 r
  U1473/Y (NAND2X4TS)                                     0.07       1.10 f
  U2107/Y (OAI2BB1X4TS)                                   0.08       1.18 r
  U1635/Y (INVX4TS)                                       0.06       1.25 f
  U1397/Y (NAND2X4TS)                                     0.07       1.31 r
  U1381/Y (NAND2X2TS)                                     0.08       1.40 f
  U2801/Y (NAND4X2TS)                                     0.14       1.53 r
  U1455/Y (NOR3X2TS)                                      0.12       1.65 f
  U2159/Y (NAND3BX2TS)                                    0.15       1.80 r
  U2158/Y (CLKINVX6TS)                                    0.14       1.94 f
  U1525/Y (NAND2X2TS)                                     0.11       2.05 r
  U2085/Y (NAND2X2TS)                                     0.12       2.17 f
  U2701/Y (AND2X4TS)                                      0.19       2.36 f
  U2730/Y (AOI2BB2X2TS)                                   0.13       2.50 r
  alumux_dly_r_reg_22_/D (DFFHQX4TS)                      0.00       2.50 r
  data arrival time                                                  2.50

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_dly_r_reg_22_/CK (DFFHQX4TS)                     0.00       0.00 r
  library setup time                                     -0.21      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -2.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.71


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_a_29i_r_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1519/Y (INVX8TS)                                       0.07       1.04 r
  U1473/Y (NAND2X4TS)                                     0.07       1.10 f
  U2107/Y (OAI2BB1X4TS)                                   0.08       1.18 r
  U1635/Y (INVX4TS)                                       0.06       1.25 f
  U1397/Y (NAND2X4TS)                                     0.07       1.31 r
  U1381/Y (NAND2X2TS)                                     0.08       1.40 f
  U2801/Y (NAND4X2TS)                                     0.14       1.53 r
  U1455/Y (NOR3X2TS)                                      0.12       1.65 f
  U2159/Y (NAND3BX2TS)                                    0.15       1.80 r
  U2158/Y (CLKINVX6TS)                                    0.14       1.94 f
  U1426/Y (NAND2X6TS)                                     0.10       2.04 r
  U1405/Y (NAND2X8TS)                                     0.09       2.13 f
  U1404/Y (NOR2X6TS)                                      0.12       2.25 r
  U1516/Y (AOI21X1TS)                                     0.13       2.39 f
  U1376/Y (OAI2BB1X1TS)                                   0.11       2.50 r
  alu_a_29i_r_reg_26_/D (DFFHQX4TS)                       0.00       2.50 r
  data arrival time                                                  2.50

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFHQX4TS)                      0.00       0.00 r
  library setup time                                     -0.21      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -2.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.71


  Startpoint: u_fpalu_s5_ea_gte_eb_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_ea_gte_eb_r_reg/CK (DFFHQX4TS)               0.00       0.00 r
  u_fpalu_s5_ea_gte_eb_r_reg/Q (DFFHQX4TS)                0.30       0.30 r
  U1447/Y (INVX8TS)                                       0.07       0.37 f
  U1448/Y (INVX8TS)                                       0.07       0.44 r
  U1261/Y (MXI2X1TS)                                      0.30       0.74 r
  U2888/Y (XNOR2X1TS)                                     0.39       1.13 f
  U2889/Y (NOR2X1TS)                                      0.20       1.33 r
  U2918/Y (INVX1TS)                                       0.12       1.45 f
  U2919/Y (NAND2X1TS)                                     0.10       1.54 r
  U2920/Y (XOR2X1TS)                                      0.23       1.77 f
  U1291/Y (OAI2BB1X4TS)                                   0.23       2.00 f
  U1159/Y (NAND2BX2TS)                                    0.19       2.19 f
  U2455/Y (AOI2BB2X2TS)                                   0.27       2.46 f
  alumux_dly_r_reg_26_/D (DFFHQX4TS)                      0.00       2.46 f
  data arrival time                                                  2.46

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_dly_r_reg_26_/CK (DFFHQX4TS)                     0.00       0.00 r
  library setup time                                     -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -2.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.70


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_28_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.34       0.34 r
  U2124/Y (INVX8TS)                                       0.08       0.43 f
  U2386/Y (CLKINVX12TS)                                   0.06       0.49 r
  U1458/Y (NOR2X6TS)                                      0.06       0.55 f
  U1466/Y (CLKINVX12TS)                                   0.07       0.62 r
  U1390/Y (INVX12TS)                                      0.07       0.68 f
  U1439/Y (NAND2X8TS)                                     0.07       0.76 r
  U1432/Y (NAND4X4TS)                                     0.13       0.88 f
  U1441/Y (NAND2X4TS)                                     0.09       0.97 r
  U2788/Y (NAND4X2TS)                                     0.15       1.12 f
  U1409/Y (CLKINVX2TS)                                    0.09       1.21 r
  U1442/Y (NAND4X2TS)                                     0.15       1.36 f
  U2796/Y (NOR3X2TS)                                      0.21       1.57 r
  U2159/Y (NAND3BX2TS)                                    0.19       1.76 f
  U1487/Y (CLKBUFX2TS)                                    0.22       1.98 f
  U2099/Y (OAI2BB1X4TS)                                   0.22       2.20 f
  alumux_self_fp29i_r_reg_28_/D (DFFNSRX1TS)              0.00       2.20 f
  data arrival time                                                  2.20

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_28_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.50      -0.50
  data required time                                                -0.50
  --------------------------------------------------------------------------
  data required time                                                -0.50
  data arrival time                                                 -2.20
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.70


  Startpoint: u_fpalu_s2_br4_pp_r_reg_55_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_55_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_55_/Q (EDFFX1TS)                0.66       0.66 r
  U2199/S (ADDFHX2TS)                                     0.55       1.22 r
  U3266/Y (NOR2X2TS)                                      0.09       1.31 f
  U3267/Y (NOR2X1TS)                                      0.23       1.54 r
  U3268/Y (NAND2X1TS)                                     0.23       1.77 f
  U2397/Y (OAI21X1TS)                                     0.25       2.02 r
  U2577/Y (AOI21X1TS)                                     0.18       2.20 f
  U1567/Y (XOR2X1TS)                                      0.23       2.42 f
  u_fpalu_s3_ps1_r_reg_15_/D (DFFHQX4TS)                  0.00       2.42 f
  data arrival time                                                  2.42

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps1_r_reg_15_/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -2.42
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.70


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_25_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.34       0.34 r
  U2124/Y (INVX8TS)                                       0.08       0.43 f
  U2386/Y (CLKINVX12TS)                                   0.06       0.49 r
  U1458/Y (NOR2X6TS)                                      0.06       0.55 f
  U1466/Y (CLKINVX12TS)                                   0.07       0.62 r
  U1390/Y (INVX12TS)                                      0.07       0.68 f
  U1439/Y (NAND2X8TS)                                     0.07       0.76 r
  U1432/Y (NAND4X4TS)                                     0.13       0.88 f
  U1441/Y (NAND2X4TS)                                     0.09       0.97 r
  U2788/Y (NAND4X2TS)                                     0.15       1.12 f
  U1409/Y (CLKINVX2TS)                                    0.09       1.21 r
  U1442/Y (NAND4X2TS)                                     0.15       1.36 f
  U2796/Y (NOR3X2TS)                                      0.21       1.57 r
  U2159/Y (NAND3BX2TS)                                    0.19       1.76 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.88 r
  U1395/Y (NAND2X2TS)                                     0.11       1.99 f
  U1526/Y (NAND2X2TS)                                     0.13       2.12 r
  U1615/Y (NAND2X1TS)                                     0.10       2.21 f
  alumux_self_fp29i_r_reg_25_/D (DFFNSRX1TS)              0.00       2.21 f
  data arrival time                                                  2.21

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_25_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.48      -0.48
  data required time                                                -0.48
  --------------------------------------------------------------------------
  data required time                                                -0.48
  data arrival time                                                 -2.21
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.69


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1519/Y (INVX8TS)                                       0.07       1.04 r
  U1473/Y (NAND2X4TS)                                     0.07       1.10 f
  U2107/Y (OAI2BB1X4TS)                                   0.08       1.18 r
  U1635/Y (INVX4TS)                                       0.06       1.25 f
  U1397/Y (NAND2X4TS)                                     0.07       1.31 r
  U1381/Y (NAND2X2TS)                                     0.08       1.40 f
  U2801/Y (NAND4X2TS)                                     0.14       1.53 r
  U1455/Y (NOR3X2TS)                                      0.12       1.65 f
  U2159/Y (NAND3BX2TS)                                    0.15       1.80 r
  U2158/Y (CLKINVX6TS)                                    0.14       1.94 f
  U1395/Y (NAND2X2TS)                                     0.12       2.06 r
  U1526/Y (NAND2X2TS)                                     0.13       2.19 f
  U1391/Y (INVX4TS)                                       0.09       2.28 r
  U1420/Y (NOR2X4TS)                                      0.06       2.34 f
  U1378/Y (AOI2BB2X2TS)                                   0.14       2.48 r
  alumux_dly_r_reg_25_/D (DFFHQX4TS)                      0.00       2.48 r
  data arrival time                                                  2.48

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_dly_r_reg_25_/CK (DFFHQX4TS)                     0.00       0.00 r
  library setup time                                     -0.21      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -2.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.69


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_a_29i_r_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1519/Y (INVX8TS)                                       0.07       1.04 r
  U1473/Y (NAND2X4TS)                                     0.07       1.10 f
  U2107/Y (OAI2BB1X4TS)                                   0.08       1.18 r
  U1635/Y (INVX4TS)                                       0.06       1.25 f
  U1397/Y (NAND2X4TS)                                     0.07       1.31 r
  U1381/Y (NAND2X2TS)                                     0.08       1.40 f
  U2801/Y (NAND4X2TS)                                     0.14       1.53 r
  U1455/Y (NOR3X2TS)                                      0.12       1.65 f
  U2159/Y (NAND3BX2TS)                                    0.15       1.80 r
  U2158/Y (CLKINVX6TS)                                    0.14       1.94 f
  U1395/Y (NAND2X2TS)                                     0.12       2.06 r
  U1526/Y (NAND2X2TS)                                     0.13       2.19 f
  U1391/Y (INVX4TS)                                       0.09       2.28 r
  U1420/Y (NOR2X4TS)                                      0.06       2.34 f
  U1419/Y (OAI21X2TS)                                     0.13       2.47 r
  alu_a_29i_r_reg_25_/D (DFFHQX4TS)                       0.00       2.47 r
  data arrival time                                                  2.47

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_25_/CK (DFFHQX4TS)                      0.00       0.00 r
  library setup time                                     -0.21      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -2.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.69


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_23_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.34       0.34 r
  U2124/Y (INVX8TS)                                       0.08       0.43 f
  U2386/Y (CLKINVX12TS)                                   0.06       0.49 r
  U1458/Y (NOR2X6TS)                                      0.06       0.55 f
  U1466/Y (CLKINVX12TS)                                   0.07       0.62 r
  U1390/Y (INVX12TS)                                      0.07       0.68 f
  U1439/Y (NAND2X8TS)                                     0.07       0.76 r
  U1432/Y (NAND4X4TS)                                     0.13       0.88 f
  U1441/Y (NAND2X4TS)                                     0.09       0.97 r
  U2788/Y (NAND4X2TS)                                     0.15       1.12 f
  U1409/Y (CLKINVX2TS)                                    0.09       1.21 r
  U1442/Y (NAND4X2TS)                                     0.15       1.36 f
  U2796/Y (NOR3X2TS)                                      0.21       1.57 r
  U2159/Y (NAND3BX2TS)                                    0.19       1.76 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.88 r
  U1395/Y (NAND2X2TS)                                     0.11       1.99 f
  U1192/Y (NAND2BX2TS)                                    0.12       2.11 r
  U1418/Y (NAND2X1TS)                                     0.09       2.20 f
  alumux_self_fp29i_r_reg_23_/D (DFFNSRX1TS)              0.00       2.20 f
  data arrival time                                                  2.20

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_23_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.48      -0.48
  data required time                                                -0.48
  --------------------------------------------------------------------------
  data required time                                                -0.48
  data arrival time                                                 -2.20
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.68


  Startpoint: u_fpalu_s2_br4_pp_r_reg_55_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_55_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_55_/Q (EDFFX1TS)                0.66       0.66 r
  U2199/S (ADDFHX2TS)                                     0.55       1.22 r
  U3266/Y (NOR2X2TS)                                      0.09       1.31 f
  U3267/Y (NOR2X1TS)                                      0.23       1.54 r
  U3268/Y (NAND2X1TS)                                     0.23       1.77 f
  U2397/Y (OAI21X1TS)                                     0.25       2.02 r
  U3296/Y (AOI21X1TS)                                     0.16       2.18 f
  U1374/Y (XOR2X1TS)                                      0.23       2.41 f
  u_fpalu_s3_ps1_r_reg_11_/D (DFFHQX4TS)                  0.00       2.41 f
  data arrival time                                                  2.41

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps1_r_reg_11_/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -2.41
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.68


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[24]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1519/Y (INVX8TS)                                       0.07       1.04 r
  U1473/Y (NAND2X4TS)                                     0.07       1.10 f
  U2107/Y (OAI2BB1X4TS)                                   0.08       1.18 r
  U1635/Y (INVX4TS)                                       0.06       1.25 f
  U1397/Y (NAND2X4TS)                                     0.07       1.31 r
  U1381/Y (NAND2X2TS)                                     0.08       1.40 f
  U2801/Y (NAND4X2TS)                                     0.14       1.53 r
  U1455/Y (NOR3X2TS)                                      0.12       1.65 f
  U2159/Y (NAND3BX2TS)                                    0.15       1.80 r
  U2158/Y (CLKINVX6TS)                                    0.14       1.94 f
  U1426/Y (NAND2X6TS)                                     0.10       2.04 r
  U1405/Y (NAND2X8TS)                                     0.09       2.13 f
  U1407/Y (NOR2X6TS)                                      0.15       2.28 r
  U2112/Y (CLKINVX6TS)                                    0.09       2.37 f
  U1509/Y (NAND2XLTS)                                     0.26       2.63 r
  dout_29i[24] (out)                                      0.00       2.63 r
  data arrival time                                                  2.63

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -2.63
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.68


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U1446/Y (BUFX4TS)                                       0.15       0.62 r
  U2087/CO (ADDHX2TS)                                     0.21       0.82 r
  U2877/S (CMPR22X2TS)                                    0.19       1.01 f
  U2181/Y (NOR2X4TS)                                      0.14       1.15 r
  U2179/Y (OAI21X2TS)                                     0.11       1.27 f
  U2876/Y (AOI21X2TS)                                     0.18       1.45 r
  U2891/Y (OAI21X1TS)                                     0.18       1.62 f
  U1518/Y (XNOR2X2TS)                                     0.20       1.82 f
  U2150/Y (OAI2BB1X4TS)                                   0.22       2.05 f
  U4145/Y (NOR3X1TS)                                      0.20       2.25 r
  U2178/Y (AOI21X1TS)                                     0.14       2.39 f
  alumux_dly_r_reg_27_/D (DFFHQX1TS)                      0.00       2.39 f
  data arrival time                                                  2.39

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_dly_r_reg_27_/CK (DFFHQX1TS)                     0.00       0.00 r
  library setup time                                     -0.29      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -2.39
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.68


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.34       0.34 r
  U2124/Y (INVX8TS)                                       0.08       0.43 f
  U2386/Y (CLKINVX12TS)                                   0.06       0.49 r
  U1458/Y (NOR2X6TS)                                      0.06       0.55 f
  U1466/Y (CLKINVX12TS)                                   0.07       0.62 r
  U1390/Y (INVX12TS)                                      0.07       0.68 f
  U1439/Y (NAND2X8TS)                                     0.07       0.76 r
  U1432/Y (NAND4X4TS)                                     0.13       0.88 f
  U1441/Y (NAND2X4TS)                                     0.09       0.97 r
  U2788/Y (NAND4X2TS)                                     0.15       1.12 f
  U1409/Y (CLKINVX2TS)                                    0.09       1.21 r
  U1442/Y (NAND4X2TS)                                     0.15       1.36 f
  U2796/Y (NOR3X2TS)                                      0.21       1.57 r
  U2159/Y (NAND3BX2TS)                                    0.19       1.76 f
  U1487/Y (CLKBUFX2TS)                                    0.22       1.98 f
  U2099/Y (OAI2BB1X4TS)                                   0.22       2.20 f
  U1488/Y (NAND2BX1TS)                                    0.11       2.31 r
  U1152/Y (OAI2BB1X1TS)                                   0.11       2.42 f
  alumux_dly_r_reg_28_/D (DFFHQX8TS)                      0.00       2.42 f
  data arrival time                                                  2.42

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_dly_r_reg_28_/CK (DFFHQX8TS)                     0.00       0.00 r
  library setup time                                     -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -2.42
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.68


  Startpoint: u_fpalu_s2_br4_pp_r_reg_55_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_55_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_55_/Q (EDFFX1TS)                0.66       0.66 r
  U2199/S (ADDFHX2TS)                                     0.55       1.22 r
  U3266/Y (NOR2X2TS)                                      0.09       1.31 f
  U3267/Y (NOR2X1TS)                                      0.23       1.54 r
  U3268/Y (NAND2X1TS)                                     0.23       1.77 f
  U2396/Y (OAI21X2TS)                                     0.24       2.01 r
  U3292/Y (AOI21X1TS)                                     0.16       2.17 f
  U1365/Y (XOR2X1TS)                                      0.23       2.40 f
  u_fpalu_s3_ps1_r_reg_12_/D (DFFHQX4TS)                  0.00       2.40 f
  data arrival time                                                  2.40

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps1_r_reg_12_/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -2.40
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.67


  Startpoint: u_fpalu_s2_br4_pp_r_reg_55_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_55_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_55_/Q (EDFFX1TS)                0.66       0.66 r
  U2199/S (ADDFHX2TS)                                     0.55       1.22 r
  U3266/Y (NOR2X2TS)                                      0.09       1.31 f
  U3267/Y (NOR2X1TS)                                      0.23       1.54 r
  U3268/Y (NAND2X1TS)                                     0.23       1.77 f
  U2396/Y (OAI21X2TS)                                     0.24       2.01 r
  U3284/Y (AOI21X1TS)                                     0.16       2.17 f
  U1367/Y (XOR2X1TS)                                      0.23       2.40 f
  u_fpalu_s3_ps1_r_reg_14_/D (DFFHQX4TS)                  0.00       2.40 f
  data arrival time                                                  2.40

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps1_r_reg_14_/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -2.40
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.67


  Startpoint: u_fpalu_s2_br4_pp_r_reg_55_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_55_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_55_/Q (EDFFX1TS)                0.66       0.66 r
  U2199/S (ADDFHX2TS)                                     0.55       1.22 r
  U3266/Y (NOR2X2TS)                                      0.09       1.31 f
  U3267/Y (NOR2X1TS)                                      0.23       1.54 r
  U3268/Y (NAND2X1TS)                                     0.23       1.77 f
  U2396/Y (OAI21X2TS)                                     0.24       2.01 r
  U3289/Y (AOI21X1TS)                                     0.16       2.17 f
  U1366/Y (XOR2X1TS)                                      0.23       2.40 f
  u_fpalu_s3_ps1_r_reg_13_/D (DFFHQX4TS)                  0.00       2.40 f
  data arrival time                                                  2.40

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps1_r_reg_13_/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -2.40
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.67


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFHQX4TS)                       0.30       0.30 f
  U2184/Y (NOR2X4TS)                                      0.12       0.41 r
  U2716/Y (AND3X6TS)                                      0.25       0.67 r
  U2450/Y (INVX6TS)                                       0.10       0.76 f
  U2228/Y (MXI2X2TS)                                      0.22       0.98 f
  U2449/Y (INVX2TS)                                       0.13       1.11 r
  U1379/Y (NAND2X4TS)                                     0.09       1.21 f
  U2607/Y (NAND3X2TS)                                     0.15       1.36 r
  U2608/Y (INVX2TS)                                       0.10       1.45 f
  U2284/Y (MXI2XLTS)                                      0.21       1.66 r
  U2283/Y (NAND3XLTS)                                     0.20       1.86 f
  u_fpalu_s2_br4_pp_r_reg_24_/D (EDFFX2TS)                0.00       1.86 f
  data arrival time                                                  1.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_24_/CK (EDFFX2TS)               0.00       0.00 r
  library setup time                                     -0.81      -0.81
  data required time                                                -0.81
  --------------------------------------------------------------------------
  data required time                                                -0.81
  data arrival time                                                 -1.86
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.67


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFHQX4TS)                       0.30       0.30 f
  U2184/Y (NOR2X4TS)                                      0.12       0.41 r
  U2716/Y (AND3X6TS)                                      0.25       0.67 r
  U2450/Y (INVX6TS)                                       0.10       0.76 f
  U2228/Y (MXI2X2TS)                                      0.22       0.98 f
  U2449/Y (INVX2TS)                                       0.13       1.11 r
  U1379/Y (NAND2X4TS)                                     0.09       1.21 f
  U2607/Y (NAND3X2TS)                                     0.15       1.36 r
  U2608/Y (INVX2TS)                                       0.10       1.45 f
  U2290/Y (MXI2XLTS)                                      0.21       1.66 r
  U2289/Y (NAND3XLTS)                                     0.20       1.86 f
  u_fpalu_s2_br4_pp_r_reg_32_/D (EDFFX2TS)                0.00       1.86 f
  data arrival time                                                  1.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_32_/CK (EDFFX2TS)               0.00       0.00 r
  library setup time                                     -0.81      -0.81
  data required time                                                -0.81
  --------------------------------------------------------------------------
  data required time                                                -0.81
  data arrival time                                                 -1.86
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.67


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFHQX4TS)                       0.30       0.30 f
  U2184/Y (NOR2X4TS)                                      0.12       0.41 r
  U2716/Y (AND3X6TS)                                      0.25       0.67 r
  U2450/Y (INVX6TS)                                       0.10       0.76 f
  U2228/Y (MXI2X2TS)                                      0.22       0.98 f
  U2449/Y (INVX2TS)                                       0.13       1.11 r
  U1379/Y (NAND2X4TS)                                     0.09       1.21 f
  U2607/Y (NAND3X2TS)                                     0.15       1.36 r
  U2608/Y (INVX2TS)                                       0.10       1.45 f
  U2282/Y (MXI2XLTS)                                      0.21       1.66 r
  U2281/Y (NAND3XLTS)                                     0.20       1.86 f
  u_fpalu_s2_br4_pp_r_reg_30_/D (EDFFX2TS)                0.00       1.86 f
  data arrival time                                                  1.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_30_/CK (EDFFX2TS)               0.00       0.00 r
  library setup time                                     -0.81      -0.81
  data required time                                                -0.81
  --------------------------------------------------------------------------
  data required time                                                -0.81
  data arrival time                                                 -1.86
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.67


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_a_29i_r_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1519/Y (INVX8TS)                                       0.07       1.04 r
  U1473/Y (NAND2X4TS)                                     0.07       1.10 f
  U2107/Y (OAI2BB1X4TS)                                   0.08       1.18 r
  U1635/Y (INVX4TS)                                       0.06       1.25 f
  U1397/Y (NAND2X4TS)                                     0.07       1.31 r
  U1381/Y (NAND2X2TS)                                     0.08       1.40 f
  U2801/Y (NAND4X2TS)                                     0.14       1.53 r
  U1455/Y (NOR3X2TS)                                      0.12       1.65 f
  U2159/Y (NAND3BX2TS)                                    0.15       1.80 r
  U2158/Y (CLKINVX6TS)                                    0.14       1.94 f
  U1485/Y (OAI2BB1X2TS)                                   0.26       2.20 f
  U1503/Y (NAND2X2TS)                                     0.12       2.32 r
  U3194/Y (AND2X4TS)                                      0.16       2.48 r
  alu_a_29i_r_reg_27_/D (DFFHQX4TS)                       0.00       2.48 r
  data arrival time                                                  2.48

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_27_/CK (DFFHQX4TS)                      0.00       0.00 r
  library setup time                                     -0.19      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -2.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.67


  Startpoint: u_fpalu_s3_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_flipsign_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_opcode_r_reg_0_/CK (DFFHQX4TS)               0.00       0.00 r
  u_fpalu_s3_opcode_r_reg_0_/Q (DFFHQX4TS)                0.32       0.32 f
  U2523/Y (BUFX4TS)                                       0.17       0.50 f
  U1926/Y (OAI2BB1X1TS)                                   0.31       0.81 f
  U3055/Y (NAND2BX1TS)                                    0.32       1.13 f
  U3056/Y (NAND2BX1TS)                                    0.13       1.26 r
  U3060/Y (NAND2X1TS)                                     0.15       1.40 f
  U3065/Y (NAND2X1TS)                                     0.17       1.58 r
  U1368/Y (OAI21X2TS)                                     0.13       1.71 f
  U3068/CO (ACHCINX2TS)                                   0.17       1.88 r
  U3079/Y (NAND2BX1TS)                                    0.19       2.07 f
  U3080/Y (NAND4BX2TS)                                    0.18       2.25 r
  U3096/Y (NAND3X2TS)                                     0.15       2.39 f
  U3097/Y (INVX2TS)                                       0.08       2.48 r
  u_fpalu_s4_flipsign_r_reg/D (DFFHQX4TS)                 0.00       2.48 r
  data arrival time                                                  2.48

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_flipsign_r_reg/CK (DFFHQX4TS)                0.00       0.00 r
  library setup time                                     -0.19      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -2.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.66


  Startpoint: ss_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ss_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_1_/CK (DFFRX4TS)                0.00       0.00 r
  ss_r_reg_1_/Q (DFFRX4TS)                 0.70       0.70 f
  U3822/Y (NOR2X2TS)                       0.21       0.91 r
  U1353/Y (NAND2X4TS)                      0.15       1.06 f
  U1323/Y (NOR2X2TS)                       0.14       1.20 r
  U3823/Y (NAND2X2TS)                      0.12       1.32 f
  U2529/Y (NAND3X1TS)                      0.12       1.44 r
  U3865/Y (NAND3X1TS)                      0.16       1.60 f
  U3868/Y (NOR2X2TS)                       0.18       1.77 r
  U2680/Y (NOR2X4TS)                       0.11       1.89 f
  U3869/Y (MXI2X1TS)                       0.16       2.05 r
  U3870/Y (NAND2X1TS)                      0.13       2.17 f
  ss_r_reg_3_/D (DFFRX4TS)                 0.00       2.17 f
  data arrival time                                   2.17

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_3_/CK (DFFRX4TS)                0.00       0.00 r
  library setup time                      -0.48      -0.48
  data required time                                 -0.48
  -----------------------------------------------------------
  data required time                                 -0.48
  data arrival time                                  -2.17
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.65


  Startpoint: alu_a_29i_r_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_24_/CK (DFFHQX2TS)                      0.00       0.00 r
  alu_a_29i_r_reg_24_/Q (DFFHQX2TS)                       0.35       0.35 f
  U2736/Y (NOR2X2TS)                                      0.13       0.48 r
  U2739/Y (AND3X6TS)                                      0.25       0.73 r
  U1313/Y (INVX8TS)                                       0.08       0.81 f
  U1226/Y (MXI2X2TS)                                      0.25       1.06 r
  U1657/Y (INVX2TS)                                       0.23       1.29 f
  U2213/Y (INVX2TS)                                       0.14       1.43 r
  U2212/Y (INVX2TS)                                       0.11       1.54 f
  U4043/Y (MXI2X1TS)                                      0.17       1.71 r
  U1768/Y (NAND3X1TS)                                     0.15       1.86 f
  u_fpalu_s2_br4_pp_r_reg_27_/D (EDFFX2TS)                0.00       1.86 f
  data arrival time                                                  1.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_27_/CK (EDFFX2TS)               0.00       0.00 r
  library setup time                                     -0.80      -0.80
  data required time                                                -0.80
  --------------------------------------------------------------------------
  data required time                                                -0.80
  data arrival time                                                 -1.86
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.65


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFHQX4TS)                       0.30       0.30 f
  U2184/Y (NOR2X4TS)                                      0.12       0.41 r
  U2716/Y (AND3X6TS)                                      0.25       0.67 r
  U2450/Y (INVX6TS)                                       0.10       0.76 f
  U1499/Y (MXI2X4TS)                                      0.19       0.95 r
  U1238/Y (CLKINVX6TS)                                    0.17       1.12 f
  U1379/Y (NAND2X4TS)                                     0.11       1.23 r
  U2552/Y (INVX2TS)                                       0.09       1.32 f
  U1182/Y (NAND2X1TS)                                     0.17       1.49 r
  U3807/Y (INVX2TS)                                       0.14       1.63 f
  U2335/Y (INVX2TS)                                       0.10       1.72 r
  U1766/Y (NAND3X1TS)                                     0.12       1.84 f
  u_fpalu_s2_br4_pp_r_reg_26_/D (EDFFX2TS)                0.00       1.84 f
  data arrival time                                                  1.84

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_26_/CK (EDFFX2TS)               0.00       0.00 r
  library setup time                                     -0.80      -0.80
  data required time                                                -0.80
  --------------------------------------------------------------------------
  data required time                                                -0.80
  data arrival time                                                 -1.84
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.64


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFHQX4TS)                       0.30       0.30 f
  U2184/Y (NOR2X4TS)                                      0.12       0.41 r
  U2716/Y (AND3X6TS)                                      0.25       0.67 r
  U2450/Y (INVX6TS)                                       0.10       0.76 f
  U1499/Y (MXI2X4TS)                                      0.19       0.95 r
  U1238/Y (CLKINVX6TS)                                    0.17       1.12 f
  U1379/Y (NAND2X4TS)                                     0.11       1.23 r
  U2552/Y (INVX2TS)                                       0.09       1.32 f
  U1182/Y (NAND2X1TS)                                     0.17       1.49 r
  U3807/Y (INVX2TS)                                       0.14       1.63 f
  U2335/Y (INVX2TS)                                       0.10       1.72 r
  U1625/Y (NAND3X1TS)                                     0.12       1.84 f
  u_fpalu_s2_br4_pp_r_reg_29_/D (EDFFX2TS)                0.00       1.84 f
  data arrival time                                                  1.84

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_29_/CK (EDFFX2TS)               0.00       0.00 r
  library setup time                                     -0.80      -0.80
  data required time                                                -0.80
  --------------------------------------------------------------------------
  data required time                                                -0.80
  data arrival time                                                 -1.84
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.64


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFHQX4TS)                       0.30       0.30 f
  U2184/Y (NOR2X4TS)                                      0.12       0.41 r
  U2716/Y (AND3X6TS)                                      0.25       0.67 r
  U2450/Y (INVX6TS)                                       0.10       0.76 f
  U1499/Y (MXI2X4TS)                                      0.19       0.95 r
  U1238/Y (CLKINVX6TS)                                    0.17       1.12 f
  U1379/Y (NAND2X4TS)                                     0.11       1.23 r
  U2552/Y (INVX2TS)                                       0.09       1.32 f
  U1182/Y (NAND2X1TS)                                     0.17       1.49 r
  U3807/Y (INVX2TS)                                       0.14       1.63 f
  U4040/Y (INVX2TS)                                       0.10       1.72 r
  U1765/Y (NAND3X1TS)                                     0.12       1.84 f
  u_fpalu_s2_br4_pp_r_reg_31_/D (EDFFX2TS)                0.00       1.84 f
  data arrival time                                                  1.84

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_31_/CK (EDFFX2TS)               0.00       0.00 r
  library setup time                                     -0.80      -0.80
  data required time                                                -0.80
  --------------------------------------------------------------------------
  data required time                                                -0.80
  data arrival time                                                 -1.84
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.64


  Startpoint: cycle_cnt_r_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cycle_cnt_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cycle_cnt_r_reg_7_/CK (DFFRX4TS)         0.00       0.00 r
  cycle_cnt_r_reg_7_/Q (DFFRX4TS)          0.69       0.69 f
  U2673/Y (NOR3X2TS)                       0.22       0.91 r
  U2672/Y (NAND2X2TS)                      0.13       1.04 f
  U1235/Y (NOR2X1TS)                       0.22       1.25 r
  U2066/Y (OAI21X1TS)                      0.21       1.46 f
  U2402/Y (AOI21X2TS)                      0.22       1.68 r
  U2728/Y (NAND4BX2TS)                     0.22       1.90 f
  U1919/Y (INVX1TS)                        0.12       2.02 r
  U3885/Y (MXI2X1TS)                       0.11       2.13 f
  cycle_cnt_r_reg_0_/D (DFFRX4TS)          0.00       2.13 f
  data arrival time                                   2.13

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cycle_cnt_r_reg_0_/CK (DFFRX4TS)         0.00       0.00 r
  library setup time                      -0.50      -0.50
  data required time                                 -0.50
  -----------------------------------------------------------
  data required time                                 -0.50
  data arrival time                                  -2.13
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.64


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_36_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFHQX4TS)                       0.30       0.30 f
  U2184/Y (NOR2X4TS)                                      0.12       0.41 r
  U2716/Y (AND3X6TS)                                      0.25       0.67 r
  U2450/Y (INVX6TS)                                       0.10       0.76 f
  U2474/Y (MXI2X2TS)                                      0.20       0.96 r
  U1233/Y (INVX2TS)                                       0.14       1.10 f
  U1223/Y (NAND2X2TS)                                     0.12       1.23 r
  U2555/Y (INVX2TS)                                       0.11       1.34 f
  U1186/Y (NAND2X1TS)                                     0.18       1.52 r
  U4069/Y (INVX2TS)                                       0.13       1.65 f
  U2349/Y (INVX2TS)                                       0.09       1.74 r
  U2319/Y (NAND3XLTS)                                     0.14       1.87 f
  u_fpalu_s2_br4_pp_r_reg_36_/D (EDFFX1TS)                0.00       1.87 f
  data arrival time                                                  1.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_36_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.76      -0.76
  data required time                                                -0.76
  --------------------------------------------------------------------------
  data required time                                                -0.76
  data arrival time                                                 -1.87
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.64


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_40_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFHQX4TS)                       0.30       0.30 f
  U2184/Y (NOR2X4TS)                                      0.12       0.41 r
  U2716/Y (AND3X6TS)                                      0.25       0.67 r
  U2450/Y (INVX6TS)                                       0.10       0.76 f
  U2474/Y (MXI2X2TS)                                      0.20       0.96 r
  U1233/Y (INVX2TS)                                       0.14       1.10 f
  U1223/Y (NAND2X2TS)                                     0.12       1.23 r
  U2555/Y (INVX2TS)                                       0.11       1.34 f
  U1186/Y (NAND2X1TS)                                     0.18       1.52 r
  U4069/Y (INVX2TS)                                       0.13       1.65 f
  U2349/Y (INVX2TS)                                       0.09       1.74 r
  U2316/Y (NAND3XLTS)                                     0.13       1.87 f
  u_fpalu_s2_br4_pp_r_reg_40_/D (EDFFX1TS)                0.00       1.87 f
  data arrival time                                                  1.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_40_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.76      -0.76
  data required time                                                -0.76
  --------------------------------------------------------------------------
  data required time                                                -0.76
  data arrival time                                                 -1.87
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.63


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_41_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFHQX4TS)                       0.30       0.30 f
  U2184/Y (NOR2X4TS)                                      0.12       0.41 r
  U2716/Y (AND3X6TS)                                      0.25       0.67 r
  U2450/Y (INVX6TS)                                       0.10       0.76 f
  U2474/Y (MXI2X2TS)                                      0.20       0.96 r
  U1233/Y (INVX2TS)                                       0.14       1.10 f
  U1223/Y (NAND2X2TS)                                     0.12       1.23 r
  U2555/Y (INVX2TS)                                       0.11       1.34 f
  U1186/Y (NAND2X1TS)                                     0.18       1.52 r
  U4069/Y (INVX2TS)                                       0.13       1.65 f
  U2349/Y (INVX2TS)                                       0.09       1.74 r
  U2315/Y (NAND3XLTS)                                     0.13       1.87 f
  u_fpalu_s2_br4_pp_r_reg_41_/D (EDFFX1TS)                0.00       1.87 f
  data arrival time                                                  1.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_41_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.76      -0.76
  data required time                                                -0.76
  --------------------------------------------------------------------------
  data required time                                                -0.76
  data arrival time                                                 -1.87
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.63


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_42_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFHQX4TS)                       0.30       0.30 f
  U2184/Y (NOR2X4TS)                                      0.12       0.41 r
  U2716/Y (AND3X6TS)                                      0.25       0.67 r
  U2450/Y (INVX6TS)                                       0.10       0.76 f
  U2474/Y (MXI2X2TS)                                      0.20       0.96 r
  U1233/Y (INVX2TS)                                       0.14       1.10 f
  U1223/Y (NAND2X2TS)                                     0.12       1.23 r
  U2555/Y (INVX2TS)                                       0.11       1.34 f
  U1186/Y (NAND2X1TS)                                     0.18       1.52 r
  U4069/Y (INVX2TS)                                       0.13       1.65 f
  U2349/Y (INVX2TS)                                       0.09       1.74 r
  U2314/Y (NAND3XLTS)                                     0.13       1.87 f
  u_fpalu_s2_br4_pp_r_reg_42_/D (EDFFX1TS)                0.00       1.87 f
  data arrival time                                                  1.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_42_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.76      -0.76
  data required time                                                -0.76
  --------------------------------------------------------------------------
  data required time                                                -0.76
  data arrival time                                                 -1.87
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.63


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_46_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFHQX4TS)                       0.30       0.30 f
  U2184/Y (NOR2X4TS)                                      0.12       0.41 r
  U2716/Y (AND3X6TS)                                      0.25       0.67 r
  U2450/Y (INVX6TS)                                       0.10       0.76 f
  U2474/Y (MXI2X2TS)                                      0.20       0.96 r
  U1233/Y (INVX2TS)                                       0.14       1.10 f
  U1223/Y (NAND2X2TS)                                     0.12       1.23 r
  U2555/Y (INVX2TS)                                       0.11       1.34 f
  U1186/Y (NAND2X1TS)                                     0.18       1.52 r
  U4069/Y (INVX2TS)                                       0.13       1.65 f
  U4079/Y (INVX2TS)                                       0.09       1.74 r
  U2310/Y (NAND3XLTS)                                     0.13       1.87 f
  u_fpalu_s2_br4_pp_r_reg_46_/D (EDFFX1TS)                0.00       1.87 f
  data arrival time                                                  1.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_46_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.76      -0.76
  data required time                                                -0.76
  --------------------------------------------------------------------------
  data required time                                                -0.76
  data arrival time                                                 -1.87
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.63


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_43_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFHQX4TS)                       0.30       0.30 f
  U2184/Y (NOR2X4TS)                                      0.12       0.41 r
  U2716/Y (AND3X6TS)                                      0.25       0.67 r
  U2450/Y (INVX6TS)                                       0.10       0.76 f
  U2474/Y (MXI2X2TS)                                      0.20       0.96 r
  U1233/Y (INVX2TS)                                       0.14       1.10 f
  U1223/Y (NAND2X2TS)                                     0.12       1.23 r
  U2555/Y (INVX2TS)                                       0.11       1.34 f
  U1186/Y (NAND2X1TS)                                     0.18       1.52 r
  U4069/Y (INVX2TS)                                       0.13       1.65 f
  U4079/Y (INVX2TS)                                       0.09       1.74 r
  U2313/Y (NAND3XLTS)                                     0.13       1.87 f
  u_fpalu_s2_br4_pp_r_reg_43_/D (EDFFX1TS)                0.00       1.87 f
  data arrival time                                                  1.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_43_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.76      -0.76
  data required time                                                -0.76
  --------------------------------------------------------------------------
  data required time                                                -0.76
  data arrival time                                                 -1.87
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.63


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFHQX4TS)                       0.30       0.30 f
  U2184/Y (NOR2X4TS)                                      0.12       0.41 r
  U2716/Y (AND3X6TS)                                      0.25       0.67 r
  U2450/Y (INVX6TS)                                       0.10       0.76 f
  U2474/Y (MXI2X2TS)                                      0.20       0.96 r
  U1233/Y (INVX2TS)                                       0.14       1.10 f
  U1223/Y (NAND2X2TS)                                     0.12       1.23 r
  U2555/Y (INVX2TS)                                       0.11       1.34 f
  U1186/Y (NAND2X1TS)                                     0.18       1.52 r
  U4069/Y (INVX2TS)                                       0.13       1.65 f
  U4079/Y (INVX2TS)                                       0.09       1.74 r
  U2312/Y (NAND3XLTS)                                     0.13       1.87 f
  u_fpalu_s2_br4_pp_r_reg_44_/D (EDFFX1TS)                0.00       1.87 f
  data arrival time                                                  1.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_44_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.76      -0.76
  data required time                                                -0.76
  --------------------------------------------------------------------------
  data required time                                                -0.76
  data arrival time                                                 -1.87
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.63


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_45_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFHQX4TS)                       0.30       0.30 f
  U2184/Y (NOR2X4TS)                                      0.12       0.41 r
  U2716/Y (AND3X6TS)                                      0.25       0.67 r
  U2450/Y (INVX6TS)                                       0.10       0.76 f
  U2474/Y (MXI2X2TS)                                      0.20       0.96 r
  U1233/Y (INVX2TS)                                       0.14       1.10 f
  U1223/Y (NAND2X2TS)                                     0.12       1.23 r
  U2555/Y (INVX2TS)                                       0.11       1.34 f
  U1186/Y (NAND2X1TS)                                     0.18       1.52 r
  U4069/Y (INVX2TS)                                       0.13       1.65 f
  U4079/Y (INVX2TS)                                       0.09       1.74 r
  U2311/Y (NAND3XLTS)                                     0.13       1.87 f
  u_fpalu_s2_br4_pp_r_reg_45_/D (EDFFX1TS)                0.00       1.87 f
  data arrival time                                                  1.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_45_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.76      -0.76
  data required time                                                -0.76
  --------------------------------------------------------------------------
  data required time                                                -0.76
  data arrival time                                                 -1.87
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.63


  Startpoint: u_fpalu_s2_br4_pp_r_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_20_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_20_/Q (EDFFX1TS)                0.64       0.64 f
  U2671/CO (ADDFHX2TS)                                    0.57       1.21 f
  U1997/Y (NOR2X2TS)                                      0.20       1.41 r
  U2710/Y (OAI21X2TS)                                     0.17       1.58 f
  U1898/Y (AOI21X2TS)                                     0.22       1.79 r
  U3370/Y (OAI21X1TS)                                     0.16       1.95 f
  U2661/Y (AOI21X1TS)                                     0.16       2.11 r
  U1355/Y (XOR2X1TS)                                      0.25       2.35 f
  u_fpalu_s3_ps0_r_reg_15_/D (DFFHQX4TS)                  0.00       2.35 f
  data arrival time                                                  2.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps0_r_reg_15_/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -2.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.63


  Startpoint: u_fpalu_s2_br4_pp_r_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_20_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_20_/Q (EDFFX1TS)                0.64       0.64 f
  U2671/CO (ADDFHX2TS)                                    0.57       1.21 f
  U1997/Y (NOR2X2TS)                                      0.20       1.41 r
  U2710/Y (OAI21X2TS)                                     0.17       1.58 f
  U1898/Y (AOI21X2TS)                                     0.22       1.79 r
  U2294/Y (OAI21X1TS)                                     0.16       1.95 f
  U2677/Y (AOI21X1TS)                                     0.15       2.11 r
  U1790/Y (XOR2X1TS)                                      0.25       2.35 f
  u_fpalu_s3_ps0_r_reg_16_/D (DFFHQX4TS)                  0.00       2.35 f
  data arrival time                                                  2.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps0_r_reg_16_/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -2.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.63


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_49_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U2184/Y (NOR2X4TS)                                      0.07       0.36 f
  U2716/Y (AND3X6TS)                                      0.22       0.58 f
  U1246/Y (INVX4TS)                                       0.13       0.71 r
  U2475/Y (CLKINVX3TS)                                    0.14       0.85 f
  U2236/Y (NAND2X2TS)                                     0.12       0.98 r
  U2187/Y (NAND2X2TS)                                     0.11       1.09 f
  U2186/Y (NAND2X2TS)                                     0.12       1.21 r
  U2471/Y (INVX2TS)                                       0.09       1.30 f
  U2609/Y (NAND3X2TS)                                     0.13       1.43 r
  U2400/Y (INVX2TS)                                       0.11       1.55 f
  U4108/Y (MXI2X1TS)                                      0.17       1.72 r
  U1759/Y (NAND3X1TS)                                     0.15       1.86 f
  u_fpalu_s2_br4_pp_r_reg_49_/D (EDFFX1TS)                0.00       1.86 f
  data arrival time                                                  1.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_49_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.76      -0.76
  data required time                                                -0.76
  --------------------------------------------------------------------------
  data required time                                                -0.76
  data arrival time                                                 -1.86
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.62


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_50_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U2184/Y (NOR2X4TS)                                      0.07       0.36 f
  U2716/Y (AND3X6TS)                                      0.22       0.58 f
  U1246/Y (INVX4TS)                                       0.13       0.71 r
  U2475/Y (CLKINVX3TS)                                    0.14       0.85 f
  U2236/Y (NAND2X2TS)                                     0.12       0.98 r
  U2187/Y (NAND2X2TS)                                     0.11       1.09 f
  U2186/Y (NAND2X2TS)                                     0.12       1.21 r
  U2471/Y (INVX2TS)                                       0.09       1.30 f
  U2609/Y (NAND3X2TS)                                     0.13       1.43 r
  U2610/Y (INVX2TS)                                       0.11       1.55 f
  U4106/Y (MXI2X1TS)                                      0.17       1.72 r
  U1754/Y (NAND3X1TS)                                     0.15       1.86 f
  u_fpalu_s2_br4_pp_r_reg_50_/D (EDFFX1TS)                0.00       1.86 f
  data arrival time                                                  1.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_50_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.76      -0.76
  data required time                                                -0.76
  --------------------------------------------------------------------------
  data required time                                                -0.76
  data arrival time                                                 -1.86
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.62


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_51_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U2184/Y (NOR2X4TS)                                      0.07       0.36 f
  U2716/Y (AND3X6TS)                                      0.22       0.58 f
  U1246/Y (INVX4TS)                                       0.13       0.71 r
  U2475/Y (CLKINVX3TS)                                    0.14       0.85 f
  U2236/Y (NAND2X2TS)                                     0.12       0.98 r
  U2187/Y (NAND2X2TS)                                     0.11       1.09 f
  U2186/Y (NAND2X2TS)                                     0.12       1.21 r
  U2471/Y (INVX2TS)                                       0.09       1.30 f
  U2609/Y (NAND3X2TS)                                     0.13       1.43 r
  U2400/Y (INVX2TS)                                       0.11       1.55 f
  U4104/Y (MXI2X1TS)                                      0.17       1.72 r
  U1751/Y (NAND3X1TS)                                     0.15       1.86 f
  u_fpalu_s2_br4_pp_r_reg_51_/D (EDFFX1TS)                0.00       1.86 f
  data arrival time                                                  1.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_51_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.76      -0.76
  data required time                                                -0.76
  --------------------------------------------------------------------------
  data required time                                                -0.76
  data arrival time                                                 -1.86
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.62


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_52_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U2184/Y (NOR2X4TS)                                      0.07       0.36 f
  U2716/Y (AND3X6TS)                                      0.22       0.58 f
  U1246/Y (INVX4TS)                                       0.13       0.71 r
  U2475/Y (CLKINVX3TS)                                    0.14       0.85 f
  U2236/Y (NAND2X2TS)                                     0.12       0.98 r
  U2187/Y (NAND2X2TS)                                     0.11       1.09 f
  U2186/Y (NAND2X2TS)                                     0.12       1.21 r
  U2471/Y (INVX2TS)                                       0.09       1.30 f
  U2609/Y (NAND3X2TS)                                     0.13       1.43 r
  U2400/Y (INVX2TS)                                       0.11       1.55 f
  U4102/Y (MXI2X1TS)                                      0.17       1.72 r
  U1753/Y (NAND3X1TS)                                     0.15       1.86 f
  u_fpalu_s2_br4_pp_r_reg_52_/D (EDFFX1TS)                0.00       1.86 f
  data arrival time                                                  1.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_52_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.76      -0.76
  data required time                                                -0.76
  --------------------------------------------------------------------------
  data required time                                                -0.76
  data arrival time                                                 -1.86
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.62


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_53_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U2184/Y (NOR2X4TS)                                      0.07       0.36 f
  U2716/Y (AND3X6TS)                                      0.22       0.58 f
  U1246/Y (INVX4TS)                                       0.13       0.71 r
  U2475/Y (CLKINVX3TS)                                    0.14       0.85 f
  U2236/Y (NAND2X2TS)                                     0.12       0.98 r
  U2187/Y (NAND2X2TS)                                     0.11       1.09 f
  U2186/Y (NAND2X2TS)                                     0.12       1.21 r
  U2471/Y (INVX2TS)                                       0.09       1.30 f
  U2609/Y (NAND3X2TS)                                     0.13       1.43 r
  U2400/Y (INVX2TS)                                       0.11       1.55 f
  U4100/Y (MXI2X1TS)                                      0.17       1.72 r
  U1755/Y (NAND3X1TS)                                     0.15       1.86 f
  u_fpalu_s2_br4_pp_r_reg_53_/D (EDFFX1TS)                0.00       1.86 f
  data arrival time                                                  1.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_53_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.76      -0.76
  data required time                                                -0.76
  --------------------------------------------------------------------------
  data required time                                                -0.76
  data arrival time                                                 -1.86
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.62


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_54_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U2184/Y (NOR2X4TS)                                      0.07       0.36 f
  U2716/Y (AND3X6TS)                                      0.22       0.58 f
  U1246/Y (INVX4TS)                                       0.13       0.71 r
  U2475/Y (CLKINVX3TS)                                    0.14       0.85 f
  U2236/Y (NAND2X2TS)                                     0.12       0.98 r
  U2187/Y (NAND2X2TS)                                     0.11       1.09 f
  U2186/Y (NAND2X2TS)                                     0.12       1.21 r
  U2471/Y (INVX2TS)                                       0.09       1.30 f
  U2609/Y (NAND3X2TS)                                     0.13       1.43 r
  U2610/Y (INVX2TS)                                       0.11       1.55 f
  U4097/Y (MXI2X1TS)                                      0.17       1.72 r
  U1760/Y (NAND3X1TS)                                     0.15       1.86 f
  u_fpalu_s2_br4_pp_r_reg_54_/D (EDFFX1TS)                0.00       1.86 f
  data arrival time                                                  1.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_54_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.76      -0.76
  data required time                                                -0.76
  --------------------------------------------------------------------------
  data required time                                                -0.76
  data arrival time                                                 -1.86
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.62


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_56_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U2184/Y (NOR2X4TS)                                      0.07       0.36 f
  U2716/Y (AND3X6TS)                                      0.22       0.58 f
  U1246/Y (INVX4TS)                                       0.13       0.71 r
  U2475/Y (CLKINVX3TS)                                    0.14       0.85 f
  U2236/Y (NAND2X2TS)                                     0.12       0.98 r
  U2187/Y (NAND2X2TS)                                     0.11       1.09 f
  U2186/Y (NAND2X2TS)                                     0.12       1.21 r
  U2471/Y (INVX2TS)                                       0.09       1.30 f
  U2609/Y (NAND3X2TS)                                     0.13       1.43 r
  U2610/Y (INVX2TS)                                       0.11       1.55 f
  U4095/Y (MXI2X1TS)                                      0.17       1.72 r
  U1758/Y (NAND3X1TS)                                     0.15       1.86 f
  u_fpalu_s2_br4_pp_r_reg_56_/D (EDFFX1TS)                0.00       1.86 f
  data arrival time                                                  1.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_56_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.76      -0.76
  data required time                                                -0.76
  --------------------------------------------------------------------------
  data required time                                                -0.76
  data arrival time                                                 -1.86
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.62


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_57_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U2184/Y (NOR2X4TS)                                      0.07       0.36 f
  U2716/Y (AND3X6TS)                                      0.22       0.58 f
  U1246/Y (INVX4TS)                                       0.13       0.71 r
  U2475/Y (CLKINVX3TS)                                    0.14       0.85 f
  U2236/Y (NAND2X2TS)                                     0.12       0.98 r
  U2187/Y (NAND2X2TS)                                     0.11       1.09 f
  U2186/Y (NAND2X2TS)                                     0.12       1.21 r
  U2471/Y (INVX2TS)                                       0.09       1.30 f
  U2609/Y (NAND3X2TS)                                     0.13       1.43 r
  U2610/Y (INVX2TS)                                       0.11       1.55 f
  U4093/Y (MXI2X1TS)                                      0.17       1.72 r
  U1752/Y (NAND3X1TS)                                     0.15       1.86 f
  u_fpalu_s2_br4_pp_r_reg_57_/D (EDFFX1TS)                0.00       1.86 f
  data arrival time                                                  1.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_57_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.76      -0.76
  data required time                                                -0.76
  --------------------------------------------------------------------------
  data required time                                                -0.76
  data arrival time                                                 -1.86
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.62


  Startpoint: u_fpalu_s2_br4_pp_r_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_16_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_16_/Q (EDFFX1TS)                0.64       0.64 f
  U2708/CO (ADDFHX2TS)                                    0.59       1.23 f
  U1348/Y (NOR2X4TS)                                      0.17       1.40 r
  U3344/Y (OAI21X2TS)                                     0.14       1.54 f
  U2200/Y (AOI21X2TS)                                     0.22       1.76 r
  U2404/Y (OAI21X2TS)                                     0.16       1.92 f
  U2660/Y (AOI21X1TS)                                     0.18       2.10 r
  U1356/Y (XOR2X1TS)                                      0.25       2.35 f
  u_fpalu_s3_ps0_r_reg_14_/D (DFFHQX4TS)                  0.00       2.35 f
  data arrival time                                                  2.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps0_r_reg_14_/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -2.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.62


  Startpoint: u_fpalu_s2_br4_pp_r_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_16_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_16_/Q (EDFFX1TS)                0.64       0.64 f
  U2708/CO (ADDFHX2TS)                                    0.59       1.23 f
  U1348/Y (NOR2X4TS)                                      0.17       1.40 r
  U3344/Y (OAI21X2TS)                                     0.14       1.54 f
  U2200/Y (AOI21X2TS)                                     0.22       1.76 r
  U2404/Y (OAI21X2TS)                                     0.16       1.92 f
  U3378/Y (AOI21X1TS)                                     0.18       2.10 r
  U1357/Y (XOR2X1TS)                                      0.25       2.35 f
  u_fpalu_s3_ps0_r_reg_13_/D (DFFHQX4TS)                  0.00       2.35 f
  data arrival time                                                  2.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps0_r_reg_13_/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -2.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.62


  Startpoint: u_fpalu_s2_br4_pp_r_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_16_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_16_/Q (EDFFX1TS)                0.64       0.64 f
  U2708/CO (ADDFHX2TS)                                    0.59       1.23 f
  U1348/Y (NOR2X4TS)                                      0.17       1.40 r
  U3344/Y (OAI21X2TS)                                     0.14       1.54 f
  U2200/Y (AOI21X2TS)                                     0.22       1.76 r
  U2404/Y (OAI21X2TS)                                     0.16       1.92 f
  U3384/Y (AOI21X1TS)                                     0.18       2.10 r
  U1354/Y (XOR2X1TS)                                      0.25       2.35 f
  u_fpalu_s3_ps0_r_reg_11_/D (DFFHQX4TS)                  0.00       2.35 f
  data arrival time                                                  2.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps0_r_reg_11_/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -2.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.62


  Startpoint: u_fpalu_s2_br4_pp_r_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_16_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_16_/Q (EDFFX1TS)                0.64       0.64 f
  U2708/CO (ADDFHX2TS)                                    0.59       1.23 f
  U1348/Y (NOR2X4TS)                                      0.17       1.40 r
  U3344/Y (OAI21X2TS)                                     0.14       1.54 f
  U2200/Y (AOI21X2TS)                                     0.22       1.76 r
  U2403/Y (OAI21X2TS)                                     0.16       1.92 f
  U3380/Y (AOI21X1TS)                                     0.18       2.10 r
  U1803/Y (XOR2X1TS)                                      0.25       2.35 f
  u_fpalu_s3_ps0_r_reg_12_/D (DFFHQX4TS)                  0.00       2.35 f
  data arrival time                                                  2.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps0_r_reg_12_/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -2.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.62


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[26]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1519/Y (INVX8TS)                                       0.07       1.04 r
  U1473/Y (NAND2X4TS)                                     0.07       1.10 f
  U2107/Y (OAI2BB1X4TS)                                   0.08       1.18 r
  U1635/Y (INVX4TS)                                       0.06       1.25 f
  U1397/Y (NAND2X4TS)                                     0.07       1.31 r
  U1381/Y (NAND2X2TS)                                     0.08       1.40 f
  U2801/Y (NAND4X2TS)                                     0.14       1.53 r
  U1455/Y (NOR3X2TS)                                      0.12       1.65 f
  U2159/Y (NAND3BX2TS)                                    0.15       1.80 r
  U2158/Y (CLKINVX6TS)                                    0.14       1.94 f
  U1426/Y (NAND2X6TS)                                     0.10       2.04 r
  U1405/Y (NAND2X8TS)                                     0.09       2.13 f
  U1404/Y (NOR2X6TS)                                      0.12       2.25 r
  U1489/Y (CLKINVX1TS)                                    0.11       2.36 f
  U2452/Y (NAND3X1TS)                                     0.21       2.57 r
  dout_29i[26] (out)                                      0.00       2.57 r
  data arrival time                                                  2.57

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -2.57
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.62


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_38_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFHQX4TS)                       0.30       0.30 f
  U2184/Y (NOR2X4TS)                                      0.12       0.41 r
  U2716/Y (AND3X6TS)                                      0.25       0.67 r
  U2409/Y (INVX4TS)                                       0.11       0.78 f
  U2743/Y (MXI2X4TS)                                      0.17       0.95 r
  U1234/Y (INVX2TS)                                       0.13       1.08 f
  U3491/Y (NAND2X2TS)                                     0.12       1.21 r
  U2669/Y (INVX2TS)                                       0.09       1.30 f
  U4070/Y (NAND2X2TS)                                     0.11       1.41 r
  U1633/Y (INVX1TS)                                       0.11       1.52 f
  U4088/Y (MXI2X1TS)                                      0.16       1.68 r
  U2262/Y (NAND3XLTS)                                     0.18       1.86 f
  u_fpalu_s2_br4_pp_r_reg_38_/D (EDFFX1TS)                0.00       1.86 f
  data arrival time                                                  1.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_38_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.76      -0.76
  data required time                                                -0.76
  --------------------------------------------------------------------------
  data required time                                                -0.76
  data arrival time                                                 -1.86
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.62


  Startpoint: cycle_cnt_r_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cycle_cnt_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cycle_cnt_r_reg_7_/CK (DFFRX4TS)         0.00       0.00 r
  cycle_cnt_r_reg_7_/Q (DFFRX4TS)          0.69       0.69 f
  U2673/Y (NOR3X2TS)                       0.22       0.91 r
  U2672/Y (NAND2X2TS)                      0.13       1.04 f
  U1235/Y (NOR2X1TS)                       0.22       1.25 r
  U2066/Y (OAI21X1TS)                      0.21       1.46 f
  U2402/Y (AOI21X2TS)                      0.22       1.68 r
  U2728/Y (NAND4BX2TS)                     0.22       1.90 f
  U3853/Y (OAI2BB1X2TS)                    0.24       2.13 f
  cycle_cnt_r_reg_7_/D (DFFRX4TS)          0.00       2.13 f
  data arrival time                                   2.13

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cycle_cnt_r_reg_7_/CK (DFFRX4TS)         0.00       0.00 r
  library setup time                      -0.48      -0.48
  data required time                                 -0.48
  -----------------------------------------------------------
  data required time                                 -0.48
  data arrival time                                  -2.13
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.61


  Startpoint: alu_a_29i_r_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_55_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_24_/CK (DFFHQX2TS)                      0.00       0.00 r
  alu_a_29i_r_reg_24_/Q (DFFHQX2TS)                       0.35       0.35 f
  U2736/Y (NOR2X2TS)                                      0.13       0.48 r
  U2739/Y (AND3X6TS)                                      0.25       0.73 r
  U1228/Y (INVX2TS)                                       0.14       0.88 f
  U2751/Y (MXI2X2TS)                                      0.27       1.15 r
  U2340/Y (INVX2TS)                                       0.23       1.38 f
  U1338/Y (INVX6TS)                                       0.11       1.48 r
  U1337/Y (INVX4TS)                                       0.07       1.55 f
  U2151/Y (MXI2X1TS)                                      0.16       1.71 r
  U1749/Y (NAND3X1TS)                                     0.15       1.86 f
  u_fpalu_s2_br4_pp_r_reg_55_/D (EDFFX1TS)                0.00       1.86 f
  data arrival time                                                  1.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_55_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.76      -0.76
  data required time                                                -0.76
  --------------------------------------------------------------------------
  data required time                                                -0.76
  data arrival time                                                 -1.86
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.61


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_37_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFHQX4TS)                       0.30       0.30 f
  U2184/Y (NOR2X4TS)                                      0.12       0.41 r
  U2716/Y (AND3X6TS)                                      0.25       0.67 r
  U2409/Y (INVX4TS)                                       0.11       0.78 f
  U2743/Y (MXI2X4TS)                                      0.17       0.95 r
  U1234/Y (INVX2TS)                                       0.13       1.08 f
  U3491/Y (NAND2X2TS)                                     0.12       1.21 r
  U2669/Y (INVX2TS)                                       0.09       1.30 f
  U4070/Y (NAND2X2TS)                                     0.11       1.41 r
  U2420/Y (INVX2TS)                                       0.11       1.51 f
  U4090/Y (MXI2X1TS)                                      0.16       1.67 r
  U2318/Y (NAND3XLTS)                                     0.18       1.85 f
  u_fpalu_s2_br4_pp_r_reg_37_/D (EDFFX1TS)                0.00       1.85 f
  data arrival time                                                  1.85

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_37_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.76      -0.76
  data required time                                                -0.76
  --------------------------------------------------------------------------
  data required time                                                -0.76
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.61


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_39_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFHQX4TS)                       0.30       0.30 f
  U2184/Y (NOR2X4TS)                                      0.12       0.41 r
  U2716/Y (AND3X6TS)                                      0.25       0.67 r
  U2409/Y (INVX4TS)                                       0.11       0.78 f
  U2743/Y (MXI2X4TS)                                      0.17       0.95 r
  U1234/Y (INVX2TS)                                       0.13       1.08 f
  U3491/Y (NAND2X2TS)                                     0.12       1.21 r
  U2669/Y (INVX2TS)                                       0.09       1.30 f
  U4070/Y (NAND2X2TS)                                     0.11       1.41 r
  U2421/Y (INVX2TS)                                       0.11       1.51 f
  U4086/Y (MXI2X1TS)                                      0.16       1.67 r
  U2317/Y (NAND3XLTS)                                     0.18       1.85 f
  u_fpalu_s2_br4_pp_r_reg_39_/D (EDFFX1TS)                0.00       1.85 f
  data arrival time                                                  1.85

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_39_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.76      -0.76
  data required time                                                -0.76
  --------------------------------------------------------------------------
  data required time                                                -0.76
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.61


  Startpoint: alu_a_29i_r_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_24_/CK (DFFHQX2TS)                      0.00       0.00 r
  alu_a_29i_r_reg_24_/Q (DFFHQX2TS)                       0.35       0.35 f
  U2736/Y (NOR2X2TS)                                      0.13       0.48 r
  U2739/Y (AND3X6TS)                                      0.25       0.73 r
  U1228/Y (INVX2TS)                                       0.14       0.88 f
  U2578/Y (MXI2X4TS)                                      0.20       1.07 r
  U1658/Y (INVX2TS)                                       0.15       1.22 f
  U1175/Y (CLKBUFX2TS)                                    0.25       1.47 f
  U4047/Y (MXI2X1TS)                                      0.19       1.66 r
  U2280/Y (NAND3XLTS)                                     0.15       1.81 f
  u_fpalu_s2_br4_pp_r_reg_25_/D (EDFFX2TS)                0.00       1.81 f
  data arrival time                                                  1.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_25_/CK (EDFFX2TS)               0.00       0.00 r
  library setup time                                     -0.80      -0.80
  data required time                                                -0.80
  --------------------------------------------------------------------------
  data required time                                                -0.80
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.61


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U2184/Y (NOR2X4TS)                                      0.07       0.36 f
  U2716/Y (AND3X6TS)                                      0.22       0.58 f
  U1246/Y (INVX4TS)                                       0.13       0.71 r
  U2475/Y (CLKINVX3TS)                                    0.14       0.85 f
  U2236/Y (NAND2X2TS)                                     0.12       0.98 r
  U2187/Y (NAND2X2TS)                                     0.11       1.09 f
  U2186/Y (NAND2X2TS)                                     0.12       1.21 r
  U2471/Y (INVX2TS)                                       0.09       1.30 f
  U2609/Y (NAND3X2TS)                                     0.13       1.43 r
  U2611/Y (INVX2TS)                                       0.11       1.54 f
  U1772/Y (MXI2X1TS)                                      0.17       1.70 r
  U1750/Y (NAND3X1TS)                                     0.15       1.85 f
  u_fpalu_s2_br4_pp_r_reg_58_/D (EDFFX1TS)                0.00       1.85 f
  data arrival time                                                  1.85

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_58_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.76      -0.76
  data required time                                                -0.76
  --------------------------------------------------------------------------
  data required time                                                -0.76
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.61


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_48_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U2184/Y (NOR2X4TS)                                      0.07       0.36 f
  U2716/Y (AND3X6TS)                                      0.22       0.58 f
  U1246/Y (INVX4TS)                                       0.13       0.71 r
  U2475/Y (CLKINVX3TS)                                    0.14       0.85 f
  U2236/Y (NAND2X2TS)                                     0.12       0.98 r
  U2187/Y (NAND2X2TS)                                     0.11       1.09 f
  U2186/Y (NAND2X2TS)                                     0.12       1.21 r
  U2471/Y (INVX2TS)                                       0.09       1.30 f
  U2609/Y (NAND3X2TS)                                     0.13       1.43 r
  U2611/Y (INVX2TS)                                       0.11       1.54 f
  U2188/Y (MXI2X1TS)                                      0.17       1.70 r
  U1619/Y (NAND3X1TS)                                     0.15       1.85 f
  u_fpalu_s2_br4_pp_r_reg_48_/D (EDFFX1TS)                0.00       1.85 f
  data arrival time                                                  1.85

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_48_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.76      -0.76
  data required time                                                -0.76
  --------------------------------------------------------------------------
  data required time                                                -0.76
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.61


  Startpoint: ss_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ss_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_1_/CK (DFFRX4TS)                0.00       0.00 r
  ss_r_reg_1_/Q (DFFRX4TS)                 0.70       0.70 f
  U3822/Y (NOR2X2TS)                       0.21       0.91 r
  U1353/Y (NAND2X4TS)                      0.15       1.06 f
  U1323/Y (NOR2X2TS)                       0.14       1.20 r
  U3823/Y (NAND2X2TS)                      0.12       1.32 f
  U2529/Y (NAND3X1TS)                      0.12       1.44 r
  U3865/Y (NAND3X1TS)                      0.16       1.60 f
  U3868/Y (NOR2X2TS)                       0.18       1.77 r
  U2680/Y (NOR2X4TS)                       0.11       1.89 f
  U2398/Y (INVX2TS)                        0.08       1.97 r
  U1333/Y (INVX4TS)                        0.07       2.04 f
  U2327/Y (MXI2XLTS)                       0.18       2.22 f
  ss_r_reg_4_/D (DFFSX4TS)                 0.00       2.22 f
  data arrival time                                   2.22

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_4_/CK (DFFSX4TS)                0.00       0.00 r
  library setup time                      -0.39      -0.39
  data required time                                 -0.39
  -----------------------------------------------------------
  data required time                                 -0.39
  data arrival time                                  -2.22
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.61


  Startpoint: ss_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ss_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_1_/CK (DFFRX4TS)                0.00       0.00 r
  ss_r_reg_1_/Q (DFFRX4TS)                 0.70       0.70 f
  U3822/Y (NOR2X2TS)                       0.21       0.91 r
  U1353/Y (NAND2X4TS)                      0.15       1.06 f
  U1323/Y (NOR2X2TS)                       0.14       1.20 r
  U3823/Y (NAND2X2TS)                      0.12       1.32 f
  U2529/Y (NAND3X1TS)                      0.12       1.44 r
  U3865/Y (NAND3X1TS)                      0.16       1.60 f
  U3868/Y (NOR2X2TS)                       0.18       1.77 r
  U2680/Y (NOR2X4TS)                       0.11       1.89 f
  U2398/Y (INVX2TS)                        0.08       1.97 r
  U1333/Y (INVX4TS)                        0.07       2.04 f
  U2326/Y (MXI2XLTS)                       0.18       2.22 f
  ss_r_reg_5_/D (DFFSX4TS)                 0.00       2.22 f
  data arrival time                                   2.22

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFSX4TS)                0.00       0.00 r
  library setup time                      -0.39      -0.39
  data required time                                 -0.39
  -----------------------------------------------------------
  data required time                                 -0.39
  data arrival time                                  -2.22
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.61


  Startpoint: u_fpalu_s2_br4_pp_r_reg_51_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_51_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_51_/Q (EDFFX1TS)                0.66       0.66 r
  U2693/CO (ADDFHX2TS)                                    0.56       1.22 r
  U3269/Y (NAND2X2TS)                                     0.14       1.36 f
  U3271/Y (OAI21X2TS)                                     0.22       1.58 r
  U1923/Y (INVX1TS)                                       0.12       1.70 f
  U1542/Y (OAI21XLTS)                                     0.25       1.95 r
  U2298/Y (AOI21X1TS)                                     0.15       2.11 f
  U1341/Y (XOR2X1TS)                                      0.23       2.33 f
  u_fpalu_s3_ps1_r_reg_9_/D (DFFHQX4TS)                   0.00       2.33 f
  data arrival time                                                  2.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps1_r_reg_9_/CK (DFFHQX4TS)                  0.00       0.00 r
  library setup time                                     -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.60


  Startpoint: u_fpalu_s2_br4_pp_r_reg_48_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_48_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_48_/Q (EDFFX1TS)                0.63       0.63 f
  U2686/CO (ADDHX1TS)                                     0.34       0.97 f
  U2665/Y (OR2X4TS)                                       0.27       1.24 f
  U3259/Y (AOI21X2TS)                                     0.16       1.40 r
  U3260/Y (OAI21X2TS)                                     0.13       1.52 f
  U1576/Y (AOI21X2TS)                                     0.24       1.77 r
  U1640/Y (INVX2TS)                                       0.15       1.91 f
  U3302/Y (AOI21X1TS)                                     0.17       2.09 r
  U1342/Y (XOR2X1TS)                                      0.25       2.33 f
  u_fpalu_s3_ps1_r_reg_8_/D (DFFHQX4TS)                   0.00       2.33 f
  data arrival time                                                  2.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps1_r_reg_8_/CK (DFFHQX4TS)                  0.00       0.00 r
  library setup time                                     -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.60


  Startpoint: u_fpalu_s2_br4_pp_r_reg_48_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_48_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_48_/Q (EDFFX1TS)                0.63       0.63 f
  U2686/CO (ADDHX1TS)                                     0.34       0.97 f
  U2665/Y (OR2X4TS)                                       0.27       1.24 f
  U3259/Y (AOI21X2TS)                                     0.16       1.40 r
  U3260/Y (OAI21X2TS)                                     0.13       1.52 f
  U1576/Y (AOI21X2TS)                                     0.24       1.77 r
  U1640/Y (INVX2TS)                                       0.15       1.91 f
  U3307/Y (AOI21X1TS)                                     0.17       2.09 r
  U1340/Y (XOR2X1TS)                                      0.25       2.33 f
  u_fpalu_s3_ps1_r_reg_7_/D (DFFHQX4TS)                   0.00       2.33 f
  data arrival time                                                  2.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps1_r_reg_7_/CK (DFFHQX4TS)                  0.00       0.00 r
  library setup time                                     -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.60


  Startpoint: cycle_cnt_r_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cycle_cnt_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cycle_cnt_r_reg_7_/CK (DFFRX4TS)         0.00       0.00 r
  cycle_cnt_r_reg_7_/Q (DFFRX4TS)          0.69       0.69 f
  U2673/Y (NOR3X2TS)                       0.22       0.91 r
  U2672/Y (NAND2X2TS)                      0.13       1.04 f
  U1235/Y (NOR2X1TS)                       0.22       1.25 r
  U2066/Y (OAI21X1TS)                      0.21       1.46 f
  U2402/Y (AOI21X2TS)                      0.22       1.68 r
  U2728/Y (NAND4BX2TS)                     0.22       1.90 f
  U3880/Y (NAND2X1TS)                      0.13       2.03 r
  U2729/Y (OAI21XLTS)                      0.09       2.12 f
  cycle_cnt_r_reg_4_/D (DFFRX4TS)          0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cycle_cnt_r_reg_4_/CK (DFFRX4TS)         0.00       0.00 r
  library setup time                      -0.48      -0.48
  data required time                                 -0.48
  -----------------------------------------------------------
  data required time                                 -0.48
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.60


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFHQX4TS)                       0.30       0.30 f
  U2184/Y (NOR2X4TS)                                      0.12       0.41 r
  U2716/Y (AND3X6TS)                                      0.25       0.67 r
  U2450/Y (INVX6TS)                                       0.10       0.76 f
  U2228/Y (MXI2X2TS)                                      0.22       0.98 f
  U3495/Y (NAND2X2TS)                                     0.17       1.15 r
  U2204/Y (INVX2TS)                                       0.11       1.26 f
  U2419/Y (NAND2X4TS)                                     0.09       1.34 r
  U1171/Y (INVX1TS)                                       0.11       1.45 f
  U1561/Y (MXI2X1TS)                                      0.17       1.62 r
  U2286/Y (NAND3XLTS)                                     0.18       1.80 f
  u_fpalu_s2_br4_pp_r_reg_28_/D (EDFFX2TS)                0.00       1.80 f
  data arrival time                                                  1.80

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_28_/CK (EDFFX2TS)               0.00       0.00 r
  library setup time                                     -0.80      -0.80
  data required time                                                -0.80
  --------------------------------------------------------------------------
  data required time                                                -0.80
  data arrival time                                                 -1.80
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.60


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_34_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFHQX4TS)                       0.30       0.30 f
  U2184/Y (NOR2X4TS)                                      0.12       0.41 r
  U2716/Y (AND3X6TS)                                      0.25       0.67 r
  U2450/Y (INVX6TS)                                       0.10       0.76 f
  U1499/Y (MXI2X4TS)                                      0.19       0.95 r
  U1238/Y (CLKINVX6TS)                                    0.17       1.12 f
  U1379/Y (NAND2X4TS)                                     0.11       1.23 r
  U2552/Y (INVX2TS)                                       0.09       1.32 f
  U1182/Y (NAND2X1TS)                                     0.17       1.49 r
  U3807/Y (INVX2TS)                                       0.14       1.63 f
  U4040/Y (INVX2TS)                                       0.10       1.72 r
  U1762/Y (NAND3X1TS)                                     0.12       1.84 f
  u_fpalu_s2_br4_pp_r_reg_34_/D (EDFFX1TS)                0.00       1.84 f
  data arrival time                                                  1.84

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_34_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.76      -0.76
  data required time                                                -0.76
  --------------------------------------------------------------------------
  data required time                                                -0.76
  data arrival time                                                 -1.84
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.60


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[25]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1519/Y (INVX8TS)                                       0.07       1.04 r
  U1473/Y (NAND2X4TS)                                     0.07       1.10 f
  U2107/Y (OAI2BB1X4TS)                                   0.08       1.18 r
  U1635/Y (INVX4TS)                                       0.06       1.25 f
  U1397/Y (NAND2X4TS)                                     0.07       1.31 r
  U1381/Y (NAND2X2TS)                                     0.08       1.40 f
  U2801/Y (NAND4X2TS)                                     0.14       1.53 r
  U1455/Y (NOR3X2TS)                                      0.12       1.65 f
  U2159/Y (NAND3BX2TS)                                    0.15       1.80 r
  U2158/Y (CLKINVX6TS)                                    0.14       1.94 f
  U1395/Y (NAND2X2TS)                                     0.12       2.06 r
  U1526/Y (NAND2X2TS)                                     0.13       2.19 f
  U1391/Y (INVX4TS)                                       0.09       2.28 r
  U2446/Y (NAND2BX1TS)                                    0.26       2.54 r
  dout_29i[25] (out)                                      0.00       2.54 r
  data arrival time                                                  2.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -2.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.59


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_a_29i_r_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1519/Y (INVX8TS)                                       0.07       1.04 r
  U1473/Y (NAND2X4TS)                                     0.07       1.10 f
  U2107/Y (OAI2BB1X4TS)                                   0.08       1.18 r
  U1635/Y (INVX4TS)                                       0.06       1.25 f
  U1397/Y (NAND2X4TS)                                     0.07       1.31 r
  U1381/Y (NAND2X2TS)                                     0.08       1.40 f
  U2801/Y (NAND4X2TS)                                     0.14       1.53 r
  U1455/Y (NOR3X2TS)                                      0.12       1.65 f
  U2159/Y (NAND3BX2TS)                                    0.15       1.80 r
  U2158/Y (CLKINVX6TS)                                    0.14       1.94 f
  U1525/Y (NAND2X2TS)                                     0.11       2.05 r
  U2086/Y (NAND2X1TS)                                     0.12       2.17 f
  U1739/Y (OAI21X1TS)                                     0.19       2.36 r
  alu_a_29i_r_reg_23_/D (DFFHQX4TS)                       0.00       2.36 r
  data arrival time                                                  2.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_23_/CK (DFFHQX4TS)                      0.00       0.00 r
  library setup time                                     -0.23      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.59


  Startpoint: cycle_cnt_r_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cycle_cnt_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cycle_cnt_r_reg_7_/CK (DFFRX4TS)         0.00       0.00 r
  cycle_cnt_r_reg_7_/Q (DFFRX4TS)          0.69       0.69 f
  U2673/Y (NOR3X2TS)                       0.22       0.91 r
  U2672/Y (NAND2X2TS)                      0.13       1.04 f
  U1235/Y (NOR2X1TS)                       0.22       1.25 r
  U2066/Y (OAI21X1TS)                      0.21       1.46 f
  U2402/Y (AOI21X2TS)                      0.22       1.68 r
  U2401/Y (NAND4BX1TS)                     0.27       1.95 f
  U3841/Y (OAI2BB1X2TS)                    0.27       2.22 f
  cycle_cnt_r_reg_3_/D (DFFSX4TS)          0.00       2.22 f
  data arrival time                                   2.22

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cycle_cnt_r_reg_3_/CK (DFFSX4TS)         0.00       0.00 r
  library setup time                      -0.37      -0.37
  data required time                                 -0.37
  -----------------------------------------------------------
  data required time                                 -0.37
  data arrival time                                  -2.22
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.58


  Startpoint: cycle_cnt_r_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cycle_cnt_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cycle_cnt_r_reg_7_/CK (DFFRX4TS)         0.00       0.00 r
  cycle_cnt_r_reg_7_/Q (DFFRX4TS)          0.69       0.69 f
  U2673/Y (NOR3X2TS)                       0.22       0.91 r
  U2672/Y (NAND2X2TS)                      0.13       1.04 f
  U1235/Y (NOR2X1TS)                       0.22       1.25 r
  U2066/Y (OAI21X1TS)                      0.21       1.46 f
  U2402/Y (AOI21X2TS)                      0.22       1.68 r
  U2401/Y (NAND4BX1TS)                     0.27       1.95 f
  U3845/Y (OAI2BB1X2TS)                    0.27       2.22 f
  cycle_cnt_r_reg_5_/D (DFFSX4TS)          0.00       2.22 f
  data arrival time                                   2.22

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cycle_cnt_r_reg_5_/CK (DFFSX4TS)         0.00       0.00 r
  library setup time                      -0.37      -0.37
  data required time                                 -0.37
  -----------------------------------------------------------
  data required time                                 -0.37
  data arrival time                                  -2.22
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.58


  Startpoint: cycle_cnt_r_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cycle_cnt_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cycle_cnt_r_reg_7_/CK (DFFRX4TS)         0.00       0.00 r
  cycle_cnt_r_reg_7_/Q (DFFRX4TS)          0.69       0.69 f
  U2673/Y (NOR3X2TS)                       0.22       0.91 r
  U2672/Y (NAND2X2TS)                      0.13       1.04 f
  U1235/Y (NOR2X1TS)                       0.22       1.25 r
  U2066/Y (OAI21X1TS)                      0.21       1.46 f
  U2402/Y (AOI21X2TS)                      0.22       1.68 r
  U2401/Y (NAND4BX1TS)                     0.27       1.95 f
  U3849/Y (OAI2BB1X2TS)                    0.27       2.22 f
  cycle_cnt_r_reg_6_/D (DFFSX4TS)          0.00       2.22 f
  data arrival time                                   2.22

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cycle_cnt_r_reg_6_/CK (DFFSX4TS)         0.00       0.00 r
  library setup time                      -0.37      -0.37
  data required time                                 -0.37
  -----------------------------------------------------------
  data required time                                 -0.37
  data arrival time                                  -2.22
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.58


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFHQX4TS)                       0.30       0.30 f
  U2184/Y (NOR2X4TS)                                      0.12       0.41 r
  U2716/Y (AND3X6TS)                                      0.25       0.67 r
  U1246/Y (INVX4TS)                                       0.11       0.77 f
  U1241/Y (MXI2X2TS)                                      0.22       1.00 f
  U1237/Y (INVX2TS)                                       0.13       1.13 r
  U2509/Y (NAND2X4TS)                                     0.11       1.24 f
  U2425/Y (NAND3X2TS)                                     0.16       1.40 r
  U2422/Y (INVX2TS)                                       0.11       1.51 f
  U4031/Y (MXI2X1TS)                                      0.17       1.68 r
  U1773/Y (NAND3X1TS)                                     0.15       1.83 f
  u_fpalu_s2_br4_pp_r_reg_13_/D (EDFFX1TS)                0.00       1.83 f
  data arrival time                                                  1.83

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_13_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.76      -0.76
  data required time                                                -0.76
  --------------------------------------------------------------------------
  data required time                                                -0.76
  data arrival time                                                 -1.83
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.58


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFHQX4TS)                       0.30       0.30 f
  U2184/Y (NOR2X4TS)                                      0.12       0.41 r
  U2716/Y (AND3X6TS)                                      0.25       0.67 r
  U1246/Y (INVX4TS)                                       0.11       0.77 f
  U1241/Y (MXI2X2TS)                                      0.22       1.00 f
  U1237/Y (INVX2TS)                                       0.13       1.13 r
  U2509/Y (NAND2X4TS)                                     0.11       1.24 f
  U2425/Y (NAND3X2TS)                                     0.16       1.40 r
  U2422/Y (INVX2TS)                                       0.11       1.51 f
  U4027/Y (MXI2X1TS)                                      0.17       1.68 r
  U1769/Y (NAND3X1TS)                                     0.15       1.83 f
  u_fpalu_s2_br4_pp_r_reg_15_/D (EDFFX1TS)                0.00       1.83 f
  data arrival time                                                  1.83

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_15_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.76      -0.76
  data required time                                                -0.76
  --------------------------------------------------------------------------
  data required time                                                -0.76
  data arrival time                                                 -1.83
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.58


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFHQX4TS)                       0.30       0.30 f
  U2184/Y (NOR2X4TS)                                      0.12       0.41 r
  U2716/Y (AND3X6TS)                                      0.25       0.67 r
  U1246/Y (INVX4TS)                                       0.11       0.77 f
  U1241/Y (MXI2X2TS)                                      0.22       1.00 f
  U1237/Y (INVX2TS)                                       0.13       1.13 r
  U2509/Y (NAND2X4TS)                                     0.11       1.24 f
  U2425/Y (NAND3X2TS)                                     0.16       1.40 r
  U2423/Y (INVX2TS)                                       0.11       1.51 f
  U4025/Y (MXI2X1TS)                                      0.17       1.68 r
  U1776/Y (NAND3X1TS)                                     0.15       1.83 f
  u_fpalu_s2_br4_pp_r_reg_16_/D (EDFFX1TS)                0.00       1.83 f
  data arrival time                                                  1.83

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_16_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.76      -0.76
  data required time                                                -0.76
  --------------------------------------------------------------------------
  data required time                                                -0.76
  data arrival time                                                 -1.83
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.58


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFHQX4TS)                       0.30       0.30 f
  U2184/Y (NOR2X4TS)                                      0.12       0.41 r
  U2716/Y (AND3X6TS)                                      0.25       0.67 r
  U1246/Y (INVX4TS)                                       0.11       0.77 f
  U1241/Y (MXI2X2TS)                                      0.22       1.00 f
  U1237/Y (INVX2TS)                                       0.13       1.13 r
  U2509/Y (NAND2X4TS)                                     0.11       1.24 f
  U2425/Y (NAND3X2TS)                                     0.16       1.40 r
  U2423/Y (INVX2TS)                                       0.11       1.51 f
  U4020/Y (MXI2X1TS)                                      0.17       1.68 r
  U1774/Y (NAND3X1TS)                                     0.15       1.83 f
  u_fpalu_s2_br4_pp_r_reg_18_/D (EDFFX1TS)                0.00       1.83 f
  data arrival time                                                  1.83

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_18_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.76      -0.76
  data required time                                                -0.76
  --------------------------------------------------------------------------
  data required time                                                -0.76
  data arrival time                                                 -1.83
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.58


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFHQX4TS)                       0.30       0.30 f
  U2184/Y (NOR2X4TS)                                      0.12       0.41 r
  U2716/Y (AND3X6TS)                                      0.25       0.67 r
  U1246/Y (INVX4TS)                                       0.11       0.77 f
  U1241/Y (MXI2X2TS)                                      0.22       1.00 f
  U1237/Y (INVX2TS)                                       0.13       1.13 r
  U2509/Y (NAND2X4TS)                                     0.11       1.24 f
  U2425/Y (NAND3X2TS)                                     0.16       1.40 r
  U2422/Y (INVX2TS)                                       0.11       1.51 f
  U4018/Y (MXI2X1TS)                                      0.17       1.68 r
  U1770/Y (NAND3X1TS)                                     0.15       1.83 f
  u_fpalu_s2_br4_pp_r_reg_20_/D (EDFFX1TS)                0.00       1.83 f
  data arrival time                                                  1.83

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_20_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.76      -0.76
  data required time                                                -0.76
  --------------------------------------------------------------------------
  data required time                                                -0.76
  data arrival time                                                 -1.83
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.58


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFHQX4TS)                       0.30       0.30 f
  U2184/Y (NOR2X4TS)                                      0.12       0.41 r
  U2716/Y (AND3X6TS)                                      0.25       0.67 r
  U1246/Y (INVX4TS)                                       0.11       0.77 f
  U1241/Y (MXI2X2TS)                                      0.22       1.00 f
  U1237/Y (INVX2TS)                                       0.13       1.13 r
  U2509/Y (NAND2X4TS)                                     0.11       1.24 f
  U2425/Y (NAND3X2TS)                                     0.16       1.40 r
  U2423/Y (INVX2TS)                                       0.11       1.51 f
  U4016/Y (MXI2X1TS)                                      0.17       1.68 r
  U1767/Y (NAND3X1TS)                                     0.15       1.83 f
  u_fpalu_s2_br4_pp_r_reg_21_/D (EDFFX1TS)                0.00       1.83 f
  data arrival time                                                  1.83

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_21_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.76      -0.76
  data required time                                                -0.76
  --------------------------------------------------------------------------
  data required time                                                -0.76
  data arrival time                                                 -1.83
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.58


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFHQX4TS)                       0.30       0.30 f
  U2184/Y (NOR2X4TS)                                      0.12       0.41 r
  U2716/Y (AND3X6TS)                                      0.25       0.67 r
  U1246/Y (INVX4TS)                                       0.11       0.77 f
  U1241/Y (MXI2X2TS)                                      0.22       1.00 f
  U1237/Y (INVX2TS)                                       0.13       1.13 r
  U2509/Y (NAND2X4TS)                                     0.11       1.24 f
  U2425/Y (NAND3X2TS)                                     0.16       1.40 r
  U2423/Y (INVX2TS)                                       0.11       1.51 f
  U4029/Y (MXI2X1TS)                                      0.16       1.67 r
  U2309/Y (NAND3XLTS)                                     0.15       1.82 f
  u_fpalu_s2_br4_pp_r_reg_14_/D (EDFFX1TS)                0.00       1.82 f
  data arrival time                                                  1.82

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_14_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.76      -0.76
  data required time                                                -0.76
  --------------------------------------------------------------------------
  data required time                                                -0.76
  data arrival time                                                 -1.82
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.58


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFHQX4TS)                       0.30       0.30 f
  U2184/Y (NOR2X4TS)                                      0.12       0.41 r
  U2716/Y (AND3X6TS)                                      0.25       0.67 r
  U1246/Y (INVX4TS)                                       0.11       0.77 f
  U1241/Y (MXI2X2TS)                                      0.22       1.00 f
  U1237/Y (INVX2TS)                                       0.13       1.13 r
  U2509/Y (NAND2X4TS)                                     0.11       1.24 f
  U2425/Y (NAND3X2TS)                                     0.16       1.40 r
  U2422/Y (INVX2TS)                                       0.11       1.51 f
  U4023/Y (MXI2X1TS)                                      0.16       1.67 r
  U2308/Y (NAND3XLTS)                                     0.15       1.82 f
  u_fpalu_s2_br4_pp_r_reg_17_/D (EDFFX1TS)                0.00       1.82 f
  data arrival time                                                  1.82

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_17_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.76      -0.76
  data required time                                                -0.76
  --------------------------------------------------------------------------
  data required time                                                -0.76
  data arrival time                                                 -1.82
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.58


  Startpoint: cycle_cnt_r_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cycle_cnt_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cycle_cnt_r_reg_7_/CK (DFFRX4TS)         0.00       0.00 r
  cycle_cnt_r_reg_7_/Q (DFFRX4TS)          0.69       0.69 f
  U2673/Y (NOR3X2TS)                       0.22       0.91 r
  U2672/Y (NAND2X2TS)                      0.13       1.04 f
  U1235/Y (NOR2X1TS)                       0.22       1.25 r
  U2066/Y (OAI21X1TS)                      0.21       1.46 f
  U2402/Y (AOI21X2TS)                      0.22       1.68 r
  U2401/Y (NAND4BX1TS)                     0.27       1.95 f
  U3882/Y (NAND2X1TS)                      0.16       2.11 r
  U1322/Y (OAI21XLTS)                      0.10       2.21 f
  cycle_cnt_r_reg_2_/D (DFFSX4TS)          0.00       2.21 f
  data arrival time                                   2.21

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cycle_cnt_r_reg_2_/CK (DFFSX4TS)         0.00       0.00 r
  library setup time                      -0.37      -0.37
  data required time                                 -0.37
  -----------------------------------------------------------
  data required time                                 -0.37
  data arrival time                                  -2.21
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.58


  Startpoint: u_fpalu_s2_br4_pp_r_reg_55_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_55_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_55_/Q (EDFFX1TS)                0.66       0.66 r
  U2199/S (ADDFHX2TS)                                     0.55       1.22 r
  U3266/Y (NOR2X2TS)                                      0.09       1.31 f
  U3267/Y (NOR2X1TS)                                      0.23       1.54 r
  U3268/Y (NAND2X1TS)                                     0.23       1.77 f
  U2396/Y (OAI21X2TS)                                     0.24       2.01 r
  U3314/Y (XNOR2X1TS)                                     0.29       2.30 r
  u_fpalu_s3_ps1_r_reg_10_/D (DFFHQX4TS)                  0.00       2.30 r
  data arrival time                                                  2.30

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps1_r_reg_10_/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -2.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.58


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFHQX4TS)                       0.30       0.30 f
  U2184/Y (NOR2X4TS)                                      0.12       0.41 r
  U2716/Y (AND3X6TS)                                      0.25       0.67 r
  U2450/Y (INVX6TS)                                       0.10       0.76 f
  U2746/Y (MXI2X4TS)                                      0.17       0.93 r
  U1229/Y (INVX2TS)                                       0.13       1.07 f
  U1224/Y (NAND2X2TS)                                     0.12       1.19 r
  U4014/Y (INVX2TS)                                       0.11       1.30 f
  U1324/Y (NAND2X4TS)                                     0.09       1.38 r
  U1630/Y (INVX1TS)                                       0.09       1.47 f
  U4015/Y (MXI2X1TS)                                      0.16       1.63 r
  U2307/Y (NAND3XLTS)                                     0.18       1.81 f
  u_fpalu_s2_br4_pp_r_reg_22_/D (EDFFX1TS)                0.00       1.81 f
  data arrival time                                                  1.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_22_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.76      -0.76
  data required time                                                -0.76
  --------------------------------------------------------------------------
  data required time                                                -0.76
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.57


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFHQX4TS)                       0.30       0.30 f
  U2184/Y (NOR2X4TS)                                      0.12       0.41 r
  U2716/Y (AND3X6TS)                                      0.25       0.67 r
  U2450/Y (INVX6TS)                                       0.10       0.76 f
  U2746/Y (MXI2X4TS)                                      0.17       0.93 r
  U1229/Y (INVX2TS)                                       0.13       1.07 f
  U1224/Y (NAND2X2TS)                                     0.12       1.19 r
  U4014/Y (INVX2TS)                                       0.11       1.30 f
  U1324/Y (NAND2X4TS)                                     0.09       1.38 r
  U1630/Y (INVX1TS)                                       0.09       1.47 f
  U1784/Y (MXI2X1TS)                                      0.16       1.63 r
  U2287/Y (NAND3XLTS)                                     0.18       1.81 f
  u_fpalu_s2_br4_pp_r_reg_19_/D (EDFFX1TS)                0.00       1.81 f
  data arrival time                                                  1.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_19_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.76      -0.76
  data required time                                                -0.76
  --------------------------------------------------------------------------
  data required time                                                -0.76
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.57


  Startpoint: ss_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ss_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_1_/CK (DFFRX4TS)                0.00       0.00 r
  ss_r_reg_1_/Q (DFFRX4TS)                 0.70       0.70 f
  U3822/Y (NOR2X2TS)                       0.21       0.91 r
  U1353/Y (NAND2X4TS)                      0.15       1.06 f
  U1323/Y (NOR2X2TS)                       0.14       1.20 r
  U3823/Y (NAND2X2TS)                      0.12       1.32 f
  U2529/Y (NAND3X1TS)                      0.12       1.44 r
  U3865/Y (NAND3X1TS)                      0.16       1.60 f
  U3868/Y (NOR2X2TS)                       0.18       1.77 r
  U2680/Y (NOR2X4TS)                       0.11       1.89 f
  U2328/Y (MXI2XLTS)                       0.18       2.07 f
  ss_r_reg_1_/D (DFFRX4TS)                 0.00       2.07 f
  data arrival time                                   2.07

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_1_/CK (DFFRX4TS)                0.00       0.00 r
  library setup time                      -0.50      -0.50
  data required time                                 -0.50
  -----------------------------------------------------------
  data required time                                 -0.50
  data arrival time                                  -2.07
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.57


  Startpoint: u_fpalu_s2_br4_pp_r_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_12_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_12_/Q (EDFFX1TS)                0.63       0.63 f
  U2705/CO (ADDHX1TS)                                     0.34       0.97 f
  U2666/Y (OR2X4TS)                                       0.27       1.24 f
  U2682/Y (AOI21X2TS)                                     0.16       1.40 r
  U3337/Y (OAI21X2TS)                                     0.15       1.55 f
  U3341/Y (AOI21X4TS)                                     0.22       1.76 r
  U2206/Y (INVX2TS)                                       0.12       1.88 f
  U3393/Y (AOI21X1TS)                                     0.17       2.05 r
  U1800/Y (XOR2X1TS)                                      0.25       2.30 f
  u_fpalu_s3_ps0_r_reg_9_/D (DFFHQX4TS)                   0.00       2.30 f
  data arrival time                                                  2.30

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps0_r_reg_9_/CK (DFFHQX4TS)                  0.00       0.00 r
  library setup time                                     -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -2.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.57


  Startpoint: u_fpalu_s2_br4_pp_r_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_12_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_12_/Q (EDFFX1TS)                0.63       0.63 f
  U2705/CO (ADDHX1TS)                                     0.34       0.97 f
  U2666/Y (OR2X4TS)                                       0.27       1.24 f
  U2682/Y (AOI21X2TS)                                     0.16       1.40 r
  U3337/Y (OAI21X2TS)                                     0.15       1.55 f
  U3341/Y (AOI21X4TS)                                     0.22       1.76 r
  U2206/Y (INVX2TS)                                       0.12       1.88 f
  U3396/Y (AOI21X1TS)                                     0.17       2.05 r
  U2296/Y (XOR2X1TS)                                      0.25       2.30 f
  u_fpalu_s3_ps0_r_reg_8_/D (DFFHQX4TS)                   0.00       2.30 f
  data arrival time                                                  2.30

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps0_r_reg_8_/CK (DFFHQX4TS)                  0.00       0.00 r
  library setup time                                     -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -2.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.57


  Startpoint: u_fpalu_s2_br4_pp_r_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_12_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_12_/Q (EDFFX1TS)                0.63       0.63 f
  U2705/CO (ADDHX1TS)                                     0.34       0.97 f
  U2666/Y (OR2X4TS)                                       0.27       1.24 f
  U2682/Y (AOI21X2TS)                                     0.16       1.40 r
  U3337/Y (OAI21X2TS)                                     0.15       1.55 f
  U3341/Y (AOI21X4TS)                                     0.22       1.76 r
  U2206/Y (INVX2TS)                                       0.12       1.88 f
  U3401/Y (AOI21X1TS)                                     0.17       2.05 r
  U2297/Y (XOR2X1TS)                                      0.25       2.30 f
  u_fpalu_s3_ps0_r_reg_7_/D (DFFHQX4TS)                   0.00       2.30 f
  data arrival time                                                  2.30

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps0_r_reg_7_/CK (DFFHQX4TS)                  0.00       0.00 r
  library setup time                                     -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -2.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.57


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFHQX4TS)                       0.30       0.30 f
  U2184/Y (NOR2X4TS)                                      0.12       0.41 r
  U2716/Y (AND3X6TS)                                      0.25       0.67 r
  U1246/Y (INVX4TS)                                       0.11       0.77 f
  U1241/Y (MXI2X2TS)                                      0.22       1.00 f
  U1237/Y (INVX2TS)                                       0.13       1.13 r
  U2509/Y (NAND2X4TS)                                     0.11       1.24 f
  U2425/Y (NAND3X2TS)                                     0.16       1.40 r
  U2424/Y (INVX2TS)                                       0.11       1.50 f
  U1352/Y (MXI2X1TS)                                      0.15       1.66 r
  U2261/Y (NAND3XLTS)                                     0.15       1.81 f
  u_fpalu_s2_br4_pp_r_reg_12_/D (EDFFX1TS)                0.00       1.81 f
  data arrival time                                                  1.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_12_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.76      -0.76
  data required time                                                -0.76
  --------------------------------------------------------------------------
  data required time                                                -0.76
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.57


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_a_29i_r_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1519/Y (INVX8TS)                                       0.07       1.04 r
  U1473/Y (NAND2X4TS)                                     0.07       1.10 f
  U2107/Y (OAI2BB1X4TS)                                   0.08       1.18 r
  U1635/Y (INVX4TS)                                       0.06       1.25 f
  U1397/Y (NAND2X4TS)                                     0.07       1.31 r
  U1381/Y (NAND2X2TS)                                     0.08       1.40 f
  U2801/Y (NAND4X2TS)                                     0.14       1.53 r
  U1455/Y (NOR3X2TS)                                      0.12       1.65 f
  U2159/Y (NAND3BX2TS)                                    0.15       1.80 r
  U2158/Y (CLKINVX6TS)                                    0.14       1.94 f
  U1525/Y (NAND2X2TS)                                     0.11       2.05 r
  U2086/Y (NAND2X1TS)                                     0.12       2.17 f
  U1614/Y (OAI21X1TS)                                     0.17       2.34 r
  alu_a_29i_r_reg_22_/D (DFFHQX4TS)                       0.00       2.34 r
  data arrival time                                                  2.34

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  library setup time                                     -0.23      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -2.34
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.57


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[27]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1519/Y (INVX8TS)                                       0.07       1.04 r
  U1473/Y (NAND2X4TS)                                     0.07       1.10 f
  U2107/Y (OAI2BB1X4TS)                                   0.08       1.18 r
  U1635/Y (INVX4TS)                                       0.06       1.25 f
  U1397/Y (NAND2X4TS)                                     0.07       1.31 r
  U1381/Y (NAND2X2TS)                                     0.08       1.40 f
  U2801/Y (NAND4X2TS)                                     0.14       1.53 r
  U1455/Y (NOR3X2TS)                                      0.12       1.65 f
  U2159/Y (NAND3BX2TS)                                    0.15       1.80 r
  U2158/Y (CLKINVX6TS)                                    0.14       1.94 f
  U1485/Y (OAI2BB1X2TS)                                   0.26       2.20 f
  U1503/Y (NAND2X2TS)                                     0.12       2.32 r
  U1154/Y (CLKBUFX2TS)                                    0.20       2.52 r
  dout_29i[27] (out)                                      0.00       2.52 r
  data arrival time                                                  2.52

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -2.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.57


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1385/Y (INVX6TS)                                       0.08       1.05 r
  U1451/Y (NAND2X2TS)                                     0.08       1.13 f
  U2164/Y (NAND4X2TS)                                     0.11       1.25 r
  U2809/Y (NAND2X1TS)                                     0.15       1.40 f
  U2678/Y (NAND4X2TS)                                     0.18       1.59 r
  U3221/Y (INVX2TS)                                       0.10       1.68 f
  U2664/Y (NAND2X2TS)                                     0.09       1.78 r
  U1332/Y (NAND2X2TS)                                     0.12       1.89 f
  U1331/Y (NAND3X4TS)                                     0.13       2.03 r
  U1748/Y (INVX1TS)                                       0.10       2.12 f
  U3474/Y (MXI2X1TS)                                      0.14       2.26 r
  alumux_dly_r_reg_8_/D (DFFQX2TS)                        0.00       2.26 r
  data arrival time                                                  2.26

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_dly_r_reg_8_/CK (DFFQX2TS)                       0.00       0.00 r
  library setup time                                     -0.29      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -2.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.55


  Startpoint: ss_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ss_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_1_/CK (DFFRX4TS)                0.00       0.00 r
  ss_r_reg_1_/Q (DFFRX4TS)                 0.70       0.70 f
  U3822/Y (NOR2X2TS)                       0.21       0.91 r
  U1353/Y (NAND2X4TS)                      0.15       1.06 f
  U1323/Y (NOR2X2TS)                       0.14       1.20 r
  U3823/Y (NAND2X2TS)                      0.12       1.32 f
  U2529/Y (NAND3X1TS)                      0.12       1.44 r
  U3865/Y (NAND3X1TS)                      0.16       1.60 f
  U3868/Y (NOR2X2TS)                       0.18       1.77 r
  U2680/Y (NOR2X4TS)                       0.11       1.89 f
  U3886/Y (NAND2X1TS)                      0.09       1.98 r
  U3887/Y (NAND2X1TS)                      0.08       2.07 f
  ss_r_reg_0_/D (DFFRX4TS)                 0.00       2.07 f
  data arrival time                                   2.07

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_0_/CK (DFFRX4TS)                0.00       0.00 r
  library setup time                      -0.48      -0.48
  data required time                                 -0.48
  -----------------------------------------------------------
  data required time                                 -0.48
  data arrival time                                  -2.07
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.55


  Startpoint: ss_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dmem_addr_r_reg_5_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_0_/CK (DFFRX4TS)                0.00       0.00 r
  ss_r_reg_0_/Q (DFFRX4TS)                 0.71       0.71 f
  U1317/Y (CLKINVX6TS)                     0.09       0.80 r
  U1316/Y (INVX6TS)                        0.06       0.86 f
  U1359/Y (NOR3X4TS)                       0.13       0.99 r
  U2064/Y (NOR2X2TS)                       0.13       1.12 f
  U2859/Y (INVX2TS)                        0.10       1.22 r
  U2663/Y (AND2X4TS)                       0.18       1.40 r
  U1335/Y (NAND2X4TS)                      0.09       1.49 f
  U1334/Y (NOR2X4TS)                       0.12       1.61 r
  U2670/Y (NAND2X2TS)                      0.11       1.72 f
  U2860/Y (NOR2X2TS)                       0.11       1.82 r
  U1873/Y (XOR2XLTS)                       0.20       2.02 f
  dmem_addr_r_reg_5_/D (DFFNSRX1TS)        0.00       2.02 f
  data arrival time                                   2.02

  clock clk (fall edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dmem_addr_r_reg_5_/CKN (DFFNSRX1TS)      0.00       0.00 f
  library setup time                      -0.51      -0.51
  data required time                                 -0.51
  -----------------------------------------------------------
  data required time                                 -0.51
  data arrival time                                  -2.02
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.53


  Startpoint: ss_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dmem_addr_r_reg_3_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_1_/CK (DFFRX4TS)                0.00       0.00 r
  ss_r_reg_1_/QN (DFFRX4TS)                0.88       0.88 r
  U1359/Y (NOR3X4TS)                       0.09       0.97 f
  U2064/Y (NOR2X2TS)                       0.19       1.15 r
  U2859/Y (INVX2TS)                        0.14       1.30 f
  U2663/Y (AND2X4TS)                       0.18       1.48 f
  U1335/Y (NAND2X4TS)                      0.09       1.57 r
  U1334/Y (NOR2X4TS)                       0.07       1.64 f
  U3475/Y (OA21XLTS)                       0.39       2.03 f
  dmem_addr_r_reg_3_/D (DFFNSRX1TS)        0.00       2.03 f
  data arrival time                                   2.03

  clock clk (fall edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dmem_addr_r_reg_3_/CKN (DFFNSRX1TS)      0.00       0.00 f
  library setup time                      -0.50      -0.50
  data required time                                 -0.50
  -----------------------------------------------------------
  data required time                                 -0.50
  data arrival time                                  -2.03
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.53


  Startpoint: ss_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ss_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_1_/CK (DFFRX4TS)                0.00       0.00 r
  ss_r_reg_1_/Q (DFFRX4TS)                 0.70       0.70 f
  U3822/Y (NOR2X2TS)                       0.21       0.91 r
  U1353/Y (NAND2X4TS)                      0.15       1.06 f
  U1323/Y (NOR2X2TS)                       0.14       1.20 r
  U3823/Y (NAND2X2TS)                      0.12       1.32 f
  U2529/Y (NAND3X1TS)                      0.12       1.44 r
  U3865/Y (NAND3X1TS)                      0.16       1.60 f
  U3868/Y (NOR2X2TS)                       0.18       1.77 r
  U2680/Y (NOR2X4TS)                       0.11       1.89 f
  U2398/Y (INVX2TS)                        0.08       1.97 r
  U1333/Y (INVX4TS)                        0.07       2.04 f
  U3873/Y (MXI2X1TS)                       0.20       2.24 f
  ss_r_reg_2_/D (DFFRHQX2TS)               0.00       2.24 f
  data arrival time                                   2.24

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_2_/CK (DFFRHQX2TS)              0.00       0.00 r
  library setup time                      -0.29      -0.29
  data required time                                 -0.29
  -----------------------------------------------------------
  data required time                                 -0.29
  data arrival time                                  -2.24
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.53


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_47_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFHQX4TS)                       0.30       0.30 f
  U2184/Y (NOR2X4TS)                                      0.12       0.41 r
  U2716/Y (AND3X6TS)                                      0.25       0.67 r
  U2450/Y (INVX6TS)                                       0.10       0.76 f
  U2474/Y (MXI2X2TS)                                      0.20       0.96 r
  U1233/Y (INVX2TS)                                       0.14       1.10 f
  U1223/Y (NAND2X2TS)                                     0.12       1.23 r
  U2554/Y (INVX2TS)                                       0.11       1.33 f
  U1184/Y (INVX2TS)                                       0.09       1.42 r
  U2215/Y (INVX2TS)                                       0.07       1.49 f
  U3490/Y (MXI2X1TS)                                      0.16       1.65 r
  U3493/Y (NAND2X1TS)                                     0.13       1.78 f
  u_fpalu_s2_br4_pp_r_reg_47_/D (EDFFX1TS)                0.00       1.78 f
  data arrival time                                                  1.78

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_47_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.75      -0.75
  data required time                                                -0.75
  --------------------------------------------------------------------------
  data required time                                                -0.75
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.52


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1385/Y (INVX6TS)                                       0.08       1.05 r
  U2172/Y (NAND2X2TS)                                     0.11       1.16 f
  U2804/Y (NAND4X4TS)                                     0.13       1.29 r
  U2173/Y (NAND2X2TS)                                     0.10       1.39 f
  U2807/Y (NAND4X2TS)                                     0.13       1.52 r
  U2434/Y (CLKINVX1TS)                                    0.13       1.65 f
  U2435/Y (INVX2TS)                                       0.10       1.75 r
  U3236/Y (NAND2X1TS)                                     0.11       1.86 f
  U3238/Y (NAND2X2TS)                                     0.16       2.02 r
  U3941/Y (CLKMX2X2TS)                                    0.30       2.32 r
  alumux_dly_r_reg_15_/D (DFFHQX4TS)                      0.00       2.32 r
  data arrival time                                                  2.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_dly_r_reg_15_/CK (DFFHQX4TS)                     0.00       0.00 r
  library setup time                                     -0.20      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -2.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.52


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1385/Y (INVX6TS)                                       0.08       1.05 r
  U1451/Y (NAND2X2TS)                                     0.08       1.13 f
  U2164/Y (NAND4X2TS)                                     0.11       1.25 r
  U2809/Y (NAND2X1TS)                                     0.15       1.40 f
  U2678/Y (NAND4X2TS)                                     0.18       1.59 r
  U3221/Y (INVX2TS)                                       0.10       1.68 f
  U2664/Y (NAND2X2TS)                                     0.09       1.78 r
  U1328/Y (NAND2X2TS)                                     0.11       1.89 f
  U1327/Y (NAND2X4TS)                                     0.11       2.00 r
  U3905/Y (CLKMX2X2TS)                                    0.26       2.26 r
  alumux_dly_r_reg_19_/D (DFFQX1TS)                       0.00       2.26 r
  data arrival time                                                  2.26

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_dly_r_reg_19_/CK (DFFQX1TS)                      0.00       0.00 r
  library setup time                                     -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -2.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.51


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U1454/Y (INVX12TS)                                      0.10       0.48 r
  U1425/Y (CLKINVX12TS)                                   0.08       0.55 f
  U1464/Y (NOR2X6TS)                                      0.17       0.72 r
  U2161/Y (CLKINVX12TS)                                   0.11       0.83 f
  U1521/Y (INVX8TS)                                       0.09       0.92 r
  U2102/Y (NAND2X4TS)                                     0.08       1.00 f
  U2131/Y (NAND4X4TS)                                     0.12       1.13 r
  U2440/Y (NAND2X2TS)                                     0.10       1.22 f
  U2147/Y (NAND4X2TS)                                     0.11       1.33 r
  U2793/Y (CLKINVX2TS)                                    0.12       1.45 f
  U2377/Y (CLKBUFX2TS)                                    0.21       1.66 f
  U1307/Y (CLKINVX3TS)                                    0.09       1.75 r
  U1326/Y (NAND2X2TS)                                     0.10       1.85 f
  U1325/Y (NAND3X4TS)                                     0.13       1.98 r
  U1746/Y (INVX1TS)                                       0.10       2.08 f
  U3913/Y (MXI2X1TS)                                      0.14       2.22 r
  alumux_dly_r_reg_1_/D (DFFQX1TS)                        0.00       2.22 r
  data arrival time                                                  2.22

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_dly_r_reg_1_/CK (DFFQX1TS)                       0.00       0.00 r
  library setup time                                     -0.29      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -2.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.51


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1519/Y (INVX8TS)                                       0.07       1.04 r
  U1473/Y (NAND2X4TS)                                     0.07       1.10 f
  U2107/Y (OAI2BB1X4TS)                                   0.08       1.18 r
  U1635/Y (INVX4TS)                                       0.06       1.25 f
  U1397/Y (NAND2X4TS)                                     0.07       1.31 r
  U2182/Y (NAND2X2TS)                                     0.11       1.42 f
  U1401/Y (NAND4X4TS)                                     0.14       1.56 r
  U3223/Y (INVX2TS)                                       0.08       1.65 f
  U2659/Y (NAND2X2TS)                                     0.08       1.73 r
  U3224/Y (NAND2X1TS)                                     0.11       1.84 f
  U3227/Y (NAND2X2TS)                                     0.17       2.01 r
  U3482/Y (CLKMX2X2TS)                                    0.30       2.31 r
  alumux_dly_r_reg_9_/D (DFFHQX4TS)                       0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_dly_r_reg_9_/CK (DFFHQX4TS)                      0.00       0.00 r
  library setup time                                     -0.20      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.51


  Startpoint: alu_a_29i_r_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_24_/CK (DFFHQX2TS)                      0.00       0.00 r
  alu_a_29i_r_reg_24_/Q (DFFHQX2TS)                       0.35       0.35 f
  U2736/Y (NOR2X2TS)                                      0.13       0.48 r
  U2739/Y (AND3X6TS)                                      0.25       0.73 r
  U1313/Y (INVX8TS)                                       0.08       0.81 f
  U1226/Y (MXI2X2TS)                                      0.25       1.06 r
  U1657/Y (INVX2TS)                                       0.23       1.29 f
  U2213/Y (INVX2TS)                                       0.14       1.43 r
  U3754/Y (MXI2X1TS)                                      0.18       1.61 r
  U2600/Y (OAI21XLTS)                                     0.14       1.75 f
  u_fpalu_s2_br4_pp_r_reg_3_/D (EDFFX1TS)                 0.00       1.75 f
  data arrival time                                                  1.75

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_3_/CK (EDFFX1TS)                0.00       0.00 r
  library setup time                                     -0.75      -0.75
  data required time                                                -0.75
  --------------------------------------------------------------------------
  data required time                                                -0.75
  data arrival time                                                 -1.75
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.50


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_a_29i_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U1454/Y (INVX12TS)                                      0.10       0.48 r
  U2382/Y (NOR2X8TS)                                      0.09       0.56 f
  U2405/Y (CLKINVX12TS)                                   0.07       0.64 r
  U1384/Y (INVX16TS)                                      0.06       0.70 f
  U1472/Y (BUFX6TS)                                       0.15       0.84 f
  U1257/Y (NAND2X1TS)                                     0.09       0.94 r
  U2813/Y (NAND4X1TS)                                     0.18       1.12 f
  U2814/Y (NAND2X1TS)                                     0.15       1.27 r
  U2678/Y (NAND4X2TS)                                     0.19       1.47 f
  U3221/Y (INVX2TS)                                       0.11       1.58 r
  U2664/Y (NAND2X2TS)                                     0.10       1.67 f
  U1332/Y (NAND2X2TS)                                     0.12       1.79 r
  U1331/Y (NAND3X4TS)                                     0.14       1.93 f
  U3469/Y (AOI22X1TS)                                     0.18       2.12 r
  U3470/Y (NAND2X1TS)                                     0.14       2.26 f
  alu_a_29i_r_reg_8_/D (DFFHQX4TS)                        0.00       2.26 f
  data arrival time                                                  2.26

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_8_/CK (DFFHQX4TS)                       0.00       0.00 r
  library setup time                                     -0.24      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                 -2.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.50


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1519/Y (INVX8TS)                                       0.07       1.04 r
  U1473/Y (NAND2X4TS)                                     0.07       1.10 f
  U2107/Y (OAI2BB1X4TS)                                   0.08       1.18 r
  U1635/Y (INVX4TS)                                       0.06       1.25 f
  U1397/Y (NAND2X4TS)                                     0.07       1.31 r
  U2182/Y (NAND2X2TS)                                     0.11       1.42 f
  U1401/Y (NAND4X4TS)                                     0.14       1.56 r
  U3223/Y (INVX2TS)                                       0.08       1.65 f
  U2659/Y (NAND2X2TS)                                     0.08       1.73 r
  U3476/Y (NAND2X1TS)                                     0.11       1.84 f
  U3478/Y (NAND2X2TS)                                     0.16       2.00 r
  U3479/Y (CLKMX2X2TS)                                    0.29       2.29 r
  alumux_dly_r_reg_20_/D (DFFHQX2TS)                      0.00       2.29 r
  data arrival time                                                  2.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_dly_r_reg_20_/CK (DFFHQX2TS)                     0.00       0.00 r
  library setup time                                     -0.21      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -2.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.50


  Startpoint: u_fpalu_s2_br4_pp_r_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_18_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_18_/Q (EDFFX1TS)                0.66       0.66 r
  U2703/S (ADDFHX2TS)                                     0.59       1.25 r
  U1346/Y (NOR2X4TS)                                      0.10       1.35 f
  U3342/Y (NOR2X2TS)                                      0.14       1.48 r
  U1185/Y (NAND2X1TS)                                     0.21       1.69 f
  U2403/Y (OAI21X2TS)                                     0.26       1.95 r
  U3388/Y (XNOR2X1TS)                                     0.27       2.22 f
  u_fpalu_s3_ps0_r_reg_10_/D (DFFHQX4TS)                  0.00       2.22 f
  data arrival time                                                  2.22

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps0_r_reg_10_/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -2.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.50


  Startpoint: ss_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cycle_cnt_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_1_/CK (DFFRX4TS)                0.00       0.00 r
  ss_r_reg_1_/Q (DFFRX4TS)                 0.70       0.70 f
  U2551/Y (NAND2X2TS)                      0.11       0.81 r
  U1351/Y (BUFX4TS)                        0.15       0.97 r
  U1347/Y (NOR3X1TS)                       0.07       1.04 f
  U3820/Y (NAND2X1TS)                      0.15       1.19 r
  U3821/Y (NAND2X2TS)                      0.15       1.33 f
  U3839/Y (NOR2X1TS)                       0.16       1.49 r
  U1191/Y (NAND4X1TS)                      0.28       1.77 f
  U1158/Y (BUFX3TS)                        0.26       2.04 f
  U1894/Y (OAI21X1TS)                      0.15       2.19 r
  cycle_cnt_r_reg_1_/D (DFFSHQX4TS)        0.00       2.19 r
  data arrival time                                   2.19

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cycle_cnt_r_reg_1_/CK (DFFSHQX4TS)       0.00       0.00 r
  library setup time                      -0.30      -0.30
  data required time                                 -0.30
  -----------------------------------------------------------
  data required time                                 -0.30
  data arrival time                                  -2.19
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.48


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1396/Y (NOR2X6TS)                                      0.14       0.68 r
  U1469/Y (CLKINVX12TS)                                   0.12       0.80 f
  U1408/Y (INVX12TS)                                      0.10       0.90 r
  U1434/Y (NAND2X8TS)                                     0.09       0.99 f
  U1403/Y (NAND3X8TS)                                     0.11       1.10 r
  U1402/Y (NAND2X4TS)                                     0.08       1.19 f
  U2788/Y (NAND4X2TS)                                     0.11       1.30 r
  U1409/Y (CLKINVX2TS)                                    0.12       1.42 f
  U1474/Y (CLKBUFX2TS)                                    0.20       1.62 f
  U1219/Y (CLKINVX2TS)                                    0.08       1.70 r
  U3231/Y (NAND2X1TS)                                     0.11       1.81 f
  U3233/Y (NAND2X2TS)                                     0.16       1.97 r
  U3450/Y (INVX2TS)                                       0.11       2.08 f
  U3996/Y (MXI2X1TS)                                      0.15       2.23 r
  alumux_dly_r_reg_13_/D (DFFHQX2TS)                      0.00       2.23 r
  data arrival time                                                  2.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_dly_r_reg_13_/CK (DFFHQX2TS)                     0.00       0.00 r
  library setup time                                     -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -2.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.48


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_a_29i_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1519/Y (INVX8TS)                                       0.07       1.04 r
  U1473/Y (NAND2X4TS)                                     0.07       1.10 f
  U2107/Y (OAI2BB1X4TS)                                   0.08       1.18 r
  U1635/Y (INVX4TS)                                       0.06       1.25 f
  U1397/Y (NAND2X4TS)                                     0.07       1.31 r
  U2182/Y (NAND2X2TS)                                     0.11       1.42 f
  U1401/Y (NAND4X4TS)                                     0.14       1.56 r
  U3223/Y (INVX2TS)                                       0.08       1.65 f
  U2659/Y (NAND2X2TS)                                     0.08       1.73 r
  U3224/Y (NAND2X1TS)                                     0.11       1.84 f
  U3227/Y (NAND2X2TS)                                     0.17       2.01 r
  U3500/Y (AOI22X1TS)                                     0.14       2.15 f
  U3501/Y (NAND2X1TS)                                     0.12       2.27 r
  alu_a_29i_r_reg_9_/D (DFFHQX4TS)                        0.00       2.27 r
  data arrival time                                                  2.27

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_9_/CK (DFFHQX4TS)                       0.00       0.00 r
  library setup time                                     -0.21      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.48


  Startpoint: alu_a_29i_r_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_24_/CK (DFFHQX2TS)                      0.00       0.00 r
  alu_a_29i_r_reg_24_/Q (DFFHQX2TS)                       0.35       0.35 f
  U2736/Y (NOR2X2TS)                                      0.13       0.48 r
  U2739/Y (AND3X6TS)                                      0.25       0.73 r
  U1228/Y (INVX2TS)                                       0.14       0.88 f
  U2578/Y (MXI2X4TS)                                      0.22       1.10 f
  U1166/Y (CLKBUFX2TS)                                    0.29       1.39 f
  U3751/Y (MXI2X1TS)                                      0.20       1.59 r
  U2599/Y (OAI21XLTS)                                     0.14       1.73 f
  u_fpalu_s2_br4_pp_r_reg_1_/D (EDFFX1TS)                 0.00       1.73 f
  data arrival time                                                  1.73

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_1_/CK (EDFFX1TS)                0.00       0.00 r
  library setup time                                     -0.75      -0.75
  data required time                                                -0.75
  --------------------------------------------------------------------------
  data required time                                                -0.75
  data arrival time                                                 -1.73
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.48


  Startpoint: alu_a_29i_r_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_24_/CK (DFFHQX2TS)                      0.00       0.00 r
  alu_a_29i_r_reg_24_/Q (DFFHQX2TS)                       0.35       0.35 f
  U2736/Y (NOR2X2TS)                                      0.13       0.48 r
  U2739/Y (AND3X6TS)                                      0.25       0.73 r
  U1313/Y (INVX8TS)                                       0.08       0.81 f
  U3746/Y (MXI2X2TS)                                      0.22       1.04 f
  U2344/Y (INVX2TS)                                       0.16       1.20 r
  U1176/Y (CLKINVX2TS)                                    0.18       1.37 f
  U3753/Y (MXI2X1TS)                                      0.21       1.58 r
  U2602/Y (OAI21XLTS)                                     0.14       1.72 f
  u_fpalu_s2_br4_pp_r_reg_6_/D (EDFFX1TS)                 0.00       1.72 f
  data arrival time                                                  1.72

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_6_/CK (EDFFX1TS)                0.00       0.00 r
  library setup time                                     -0.75      -0.75
  data required time                                                -0.75
  --------------------------------------------------------------------------
  data required time                                                -0.75
  data arrival time                                                 -1.72
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.47


  Startpoint: alu_a_29i_r_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_24_/CK (DFFHQX2TS)                      0.00       0.00 r
  alu_a_29i_r_reg_24_/Q (DFFHQX2TS)                       0.35       0.35 f
  U2736/Y (NOR2X2TS)                                      0.13       0.48 r
  U2739/Y (AND3X6TS)                                      0.25       0.73 r
  U1228/Y (INVX2TS)                                       0.14       0.88 f
  U2358/Y (MXI2X2TS)                                      0.23       1.11 r
  U2359/Y (BUFX3TS)                                       0.26       1.36 r
  U3756/Y (MXI2X1TS)                                      0.17       1.54 r
  U1563/Y (OAI21XLTS)                                     0.14       1.68 f
  u_fpalu_s2_br4_pp_r_reg_2_/D (EDFFX2TS)                 0.00       1.68 f
  data arrival time                                                  1.68

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_2_/CK (EDFFX2TS)                0.00       0.00 r
  library setup time                                     -0.79      -0.79
  data required time                                                -0.79
  --------------------------------------------------------------------------
  data required time                                                -0.79
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.47


  Startpoint: alu_a_29i_r_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_24_/CK (DFFHQX2TS)                      0.00       0.00 r
  alu_a_29i_r_reg_24_/Q (DFFHQX2TS)                       0.35       0.35 f
  U2736/Y (NOR2X2TS)                                      0.13       0.48 r
  U2739/Y (AND3X6TS)                                      0.25       0.73 r
  U1313/Y (INVX8TS)                                       0.08       0.81 f
  U1204/Y (MXI2X2TS)                                      0.23       1.04 r
  U2343/Y (INVX2TS)                                       0.20       1.24 f
  U2534/Y (INVX2TS)                                       0.14       1.38 r
  U3748/Y (MXI2X1TS)                                      0.19       1.57 r
  U1631/Y (OAI21X1TS)                                     0.14       1.72 f
  u_fpalu_s2_br4_pp_r_reg_5_/D (EDFFX1TS)                 0.00       1.72 f
  data arrival time                                                  1.72

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_5_/CK (EDFFX1TS)                0.00       0.00 r
  library setup time                                     -0.75      -0.75
  data required time                                                -0.75
  --------------------------------------------------------------------------
  data required time                                                -0.75
  data arrival time                                                 -1.72
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.47


  Startpoint: u_fpalu_s2_br4_pp_r_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_16_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_16_/Q (EDFFX1TS)                0.64       0.64 f
  U2708/CO (ADDFHX2TS)                                    0.59       1.23 f
  U1348/Y (NOR2X4TS)                                      0.17       1.40 r
  U3344/Y (OAI21X2TS)                                     0.14       1.54 f
  U2200/Y (AOI21X2TS)                                     0.22       1.76 r
  U2403/Y (OAI21X2TS)                                     0.16       1.92 f
  U3368/Y (AOI21X1TS)                                     0.21       2.13 r
  U3407/Y (INVX1TS)                                       0.11       2.23 f
  u_fpalu_s3_ps0_r_reg_18_/D (DFFHQX4TS)                  0.00       2.23 f
  data arrival time                                                  2.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps0_r_reg_18_/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.23      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -2.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.47


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1396/Y (NOR2X6TS)                                      0.14       0.68 r
  U1469/Y (CLKINVX12TS)                                   0.12       0.80 f
  U1408/Y (INVX12TS)                                      0.10       0.90 r
  U1434/Y (NAND2X8TS)                                     0.09       0.99 f
  U1403/Y (NAND3X8TS)                                     0.11       1.10 r
  U1402/Y (NAND2X4TS)                                     0.08       1.19 f
  U2788/Y (NAND4X2TS)                                     0.11       1.30 r
  U1409/Y (CLKINVX2TS)                                    0.12       1.42 f
  U1474/Y (CLKBUFX2TS)                                    0.20       1.62 f
  U1219/Y (CLKINVX2TS)                                    0.08       1.70 r
  U1373/Y (NAND2X2TS)                                     0.10       1.81 f
  U1372/Y (NAND3X4TS)                                     0.13       1.94 r
  U1757/Y (INVX1TS)                                       0.10       2.04 f
  U3458/Y (MXI2X1TS)                                      0.14       2.17 r
  alumux_dly_r_reg_2_/D (DFFQX1TS)                        0.00       2.17 r
  data arrival time                                                  2.17

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_dly_r_reg_2_/CK (DFFQX1TS)                       0.00       0.00 r
  library setup time                                     -0.29      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.47


  Startpoint: u_fpalu_s2_br4_pp_r_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_18_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_18_/Q (EDFFX1TS)                0.66       0.66 r
  U2703/S (ADDFHX2TS)                                     0.59       1.25 r
  U1346/Y (NOR2X4TS)                                      0.10       1.35 f
  U3342/Y (NOR2X2TS)                                      0.14       1.48 r
  U1185/Y (NAND2X1TS)                                     0.21       1.69 f
  U2403/Y (OAI21X2TS)                                     0.26       1.95 r
  U3368/Y (AOI21X1TS)                                     0.18       2.13 f
  u_fpalu_s3_ps0_r_reg_17_/D (DFFQX1TS)                   0.00       2.13 f
  data arrival time                                                  2.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps0_r_reg_17_/CK (DFFQX1TS)                  0.00       0.00 r
  library setup time                                     -0.33      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -2.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.46


  Startpoint: ss_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dmem_addr_r_reg_4_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_1_/CK (DFFRX4TS)                0.00       0.00 r
  ss_r_reg_1_/QN (DFFRX4TS)                0.88       0.88 r
  U1359/Y (NOR3X4TS)                       0.09       0.97 f
  U2064/Y (NOR2X2TS)                       0.19       1.15 r
  U2859/Y (INVX2TS)                        0.14       1.30 f
  U2663/Y (AND2X4TS)                       0.18       1.48 f
  U1335/Y (NAND2X4TS)                      0.09       1.57 r
  U1334/Y (NOR2X4TS)                       0.07       1.64 f
  U2670/Y (NAND2X2TS)                      0.10       1.74 r
  U2305/Y (XOR2XLTS)                       0.21       1.95 f
  dmem_addr_r_reg_4_/D (DFFNSRX1TS)        0.00       1.95 f
  data arrival time                                   1.95

  clock clk (fall edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dmem_addr_r_reg_4_/CKN (DFFNSRX1TS)      0.00       0.00 f
  library setup time                      -0.51      -0.51
  data required time                                 -0.51
  -----------------------------------------------------------
  data required time                                 -0.51
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.46


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U1454/Y (INVX12TS)                                      0.10       0.48 r
  U1425/Y (CLKINVX12TS)                                   0.08       0.55 f
  U1464/Y (NOR2X6TS)                                      0.17       0.72 r
  U2161/Y (CLKINVX12TS)                                   0.11       0.83 f
  U2137/Y (NAND2BX4TS)                                    0.18       1.01 f
  U2142/Y (NAND4X4TS)                                     0.10       1.11 r
  U2791/Y (NAND2X2TS)                                     0.10       1.20 f
  U2141/Y (NAND3X2TS)                                     0.11       1.31 r
  U1498/Y (CLKINVX3TS)                                    0.09       1.40 f
  U1497/Y (CLKBUFX2TS)                                    0.19       1.59 f
  U1220/Y (CLKINVX2TS)                                    0.08       1.67 r
  U1364/Y (AOI22X2TS)                                     0.14       1.81 f
  U1363/Y (NAND2X4TS)                                     0.14       1.94 r
  U4064/Y (CLKMX2X2TS)                                    0.26       2.20 r
  alumux_dly_r_reg_7_/D (DFFQX1TS)                        0.00       2.20 r
  data arrival time                                                  2.20

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_dly_r_reg_7_/CK (DFFQX1TS)                       0.00       0.00 r
  library setup time                                     -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -2.20
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.46


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_a_29i_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1385/Y (INVX6TS)                                       0.08       1.05 r
  U2172/Y (NAND2X2TS)                                     0.11       1.16 f
  U2804/Y (NAND4X4TS)                                     0.13       1.29 r
  U2173/Y (NAND2X2TS)                                     0.10       1.39 f
  U2807/Y (NAND4X2TS)                                     0.13       1.52 r
  U2434/Y (CLKINVX1TS)                                    0.13       1.65 f
  U2435/Y (INVX2TS)                                       0.10       1.75 r
  U3236/Y (NAND2X1TS)                                     0.11       1.86 f
  U3238/Y (NAND2X2TS)                                     0.16       2.02 r
  U4133/Y (AND2X2TS)                                      0.23       2.26 r
  alu_a_29i_r_reg_15_/D (DFFHQX4TS)                       0.00       2.26 r
  data arrival time                                                  2.26

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_15_/CK (DFFHQX4TS)                      0.00       0.00 r
  library setup time                                     -0.20      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -2.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.45


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1519/Y (INVX8TS)                                       0.07       1.04 r
  U1473/Y (NAND2X4TS)                                     0.07       1.10 f
  U2107/Y (OAI2BB1X4TS)                                   0.08       1.18 r
  U1635/Y (INVX4TS)                                       0.06       1.25 f
  U1397/Y (NAND2X4TS)                                     0.07       1.31 r
  U1381/Y (NAND2X2TS)                                     0.08       1.40 f
  U2801/Y (NAND4X2TS)                                     0.14       1.53 r
  U1440/Y (CLKBUFX2TS)                                    0.20       1.73 r
  U1289/Y (NAND2X2TS)                                     0.10       1.83 f
  U1288/Y (NAND2X4TS)                                     0.11       1.94 r
  U3951/Y (CLKMX2X2TS)                                    0.26       2.20 r
  alumux_dly_r_reg_16_/D (DFFQX1TS)                       0.00       2.20 r
  data arrival time                                                  2.20

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_dly_r_reg_16_/CK (DFFQX1TS)                      0.00       0.00 r
  library setup time                                     -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -2.20
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.45


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U1454/Y (INVX12TS)                                      0.10       0.48 r
  U1425/Y (CLKINVX12TS)                                   0.08       0.55 f
  U1464/Y (NOR2X6TS)                                      0.17       0.72 r
  U2161/Y (CLKINVX12TS)                                   0.11       0.83 f
  U1521/Y (INVX8TS)                                       0.09       0.92 r
  U2104/Y (NAND2X2TS)                                     0.11       1.03 f
  U2108/Y (NAND4X4TS)                                     0.11       1.14 r
  U1300/Y (NAND2X2TS)                                     0.10       1.24 f
  U2787/Y (NAND4X2TS)                                     0.12       1.36 r
  U2123/Y (CLKINVX3TS)                                    0.10       1.46 f
  U1477/Y (CLKBUFX2TS)                                    0.20       1.66 f
  U1290/Y (CLKINVX3TS)                                    0.09       1.74 r
  U1315/Y (NAND2X2TS)                                     0.10       1.84 f
  U1314/Y (NAND3X4TS)                                     0.15       1.99 r
  U2225/Y (MX2X1TS)                                       0.25       2.23 r
  alumux_dly_r_reg_3_/D (DFFHQX2TS)                       0.00       2.23 r
  data arrival time                                                  2.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_dly_r_reg_3_/CK (DFFHQX2TS)                      0.00       0.00 r
  library setup time                                     -0.21      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -2.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.45


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_a_29i_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U1454/Y (INVX12TS)                                      0.10       0.48 r
  U1425/Y (CLKINVX12TS)                                   0.08       0.55 f
  U1464/Y (NOR2X6TS)                                      0.17       0.72 r
  U2161/Y (CLKINVX12TS)                                   0.11       0.83 f
  U1521/Y (INVX8TS)                                       0.09       0.92 r
  U2102/Y (NAND2X4TS)                                     0.08       1.00 f
  U2131/Y (NAND4X4TS)                                     0.12       1.13 r
  U2440/Y (NAND2X2TS)                                     0.10       1.22 f
  U2147/Y (NAND4X2TS)                                     0.11       1.33 r
  U2793/Y (CLKINVX2TS)                                    0.12       1.45 f
  U2377/Y (CLKBUFX2TS)                                    0.21       1.66 f
  U1307/Y (CLKINVX3TS)                                    0.09       1.75 r
  U1326/Y (NAND2X2TS)                                     0.10       1.85 f
  U1325/Y (NAND3X4TS)                                     0.13       1.98 r
  U4150/Y (AOI22X1TS)                                     0.13       2.12 f
  U4151/Y (NAND2X1TS)                                     0.12       2.23 r
  alu_a_29i_r_reg_1_/D (DFFHQX2TS)                        0.00       2.23 r
  data arrival time                                                  2.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_1_/CK (DFFHQX2TS)                       0.00       0.00 r
  library setup time                                     -0.22      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -2.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.45


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_8_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U1454/Y (INVX12TS)                                      0.10       0.48 r
  U2382/Y (NOR2X8TS)                                      0.09       0.56 f
  U2405/Y (CLKINVX12TS)                                   0.07       0.64 r
  U1384/Y (INVX16TS)                                      0.06       0.70 f
  U1472/Y (BUFX6TS)                                       0.15       0.84 f
  U1257/Y (NAND2X1TS)                                     0.09       0.94 r
  U2813/Y (NAND4X1TS)                                     0.18       1.12 f
  U2814/Y (NAND2X1TS)                                     0.15       1.27 r
  U2678/Y (NAND4X2TS)                                     0.19       1.47 f
  U3221/Y (INVX2TS)                                       0.11       1.58 r
  U2664/Y (NAND2X2TS)                                     0.10       1.67 f
  U1332/Y (NAND2X2TS)                                     0.12       1.79 r
  U1331/Y (NAND3X4TS)                                     0.14       1.93 f
  alumux_self_fp29i_r_reg_8_/D (DFFNSRX1TS)               0.00       1.93 f
  data arrival time                                                  1.93

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_8_/CKN (DFFNSRX1TS)             0.00       0.00 f
  library setup time                                     -0.51      -0.51
  data required time                                                -0.51
  --------------------------------------------------------------------------
  data required time                                                -0.51
  data arrival time                                                 -1.93
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.45


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1385/Y (INVX6TS)                                       0.08       1.05 r
  U2172/Y (NAND2X2TS)                                     0.11       1.16 f
  U2804/Y (NAND4X4TS)                                     0.13       1.29 r
  U2173/Y (NAND2X2TS)                                     0.10       1.39 f
  U2807/Y (NAND4X2TS)                                     0.13       1.52 r
  U2434/Y (CLKINVX1TS)                                    0.13       1.65 f
  U2435/Y (INVX2TS)                                       0.10       1.75 r
  U1298/Y (NAND2X2TS)                                     0.10       1.85 f
  U1297/Y (NAND3X4TS)                                     0.13       1.99 r
  U2303/Y (MX2X1TS)                                       0.25       2.24 r
  alumux_dly_r_reg_4_/D (DFFHQX4TS)                       0.00       2.24 r
  data arrival time                                                  2.24

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_dly_r_reg_4_/CK (DFFHQX4TS)                      0.00       0.00 r
  library setup time                                     -0.20      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.44


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[23]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1519/Y (INVX8TS)                                       0.07       1.04 r
  U1473/Y (NAND2X4TS)                                     0.07       1.10 f
  U2107/Y (OAI2BB1X4TS)                                   0.08       1.18 r
  U1635/Y (INVX4TS)                                       0.06       1.25 f
  U1397/Y (NAND2X4TS)                                     0.07       1.31 r
  U1381/Y (NAND2X2TS)                                     0.08       1.40 f
  U2801/Y (NAND4X2TS)                                     0.14       1.53 r
  U1455/Y (NOR3X2TS)                                      0.12       1.65 f
  U2159/Y (NAND3BX2TS)                                    0.15       1.80 r
  U2158/Y (CLKINVX6TS)                                    0.14       1.94 f
  U1395/Y (NAND2X2TS)                                     0.12       2.06 r
  U1192/Y (NAND2BX2TS)                                    0.13       2.18 f
  U1155/Y (NAND3X1TS)                                     0.21       2.39 r
  dout_29i[23] (out)                                      0.00       2.39 r
  data arrival time                                                  2.39

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -2.39
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.44


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_a_29i_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U1454/Y (INVX12TS)                                      0.10       0.48 r
  U1425/Y (CLKINVX12TS)                                   0.08       0.55 f
  U1464/Y (NOR2X6TS)                                      0.17       0.72 r
  U2161/Y (CLKINVX12TS)                                   0.11       0.83 f
  U1521/Y (INVX8TS)                                       0.09       0.92 r
  U2104/Y (NAND2X2TS)                                     0.11       1.03 f
  U2108/Y (NAND4X4TS)                                     0.11       1.14 r
  U1300/Y (NAND2X2TS)                                     0.10       1.24 f
  U2787/Y (NAND4X2TS)                                     0.12       1.36 r
  U2123/Y (CLKINVX3TS)                                    0.10       1.46 f
  U1477/Y (CLKBUFX2TS)                                    0.20       1.66 f
  U1290/Y (CLKINVX3TS)                                    0.09       1.74 r
  U1315/Y (NAND2X2TS)                                     0.10       1.84 f
  U1314/Y (NAND3X4TS)                                     0.15       1.99 r
  U4153/Y (AOI22X1TS)                                     0.12       2.11 f
  U4154/Y (NAND2X1TS)                                     0.12       2.23 r
  alu_a_29i_r_reg_3_/D (DFFHQX2TS)                        0.00       2.23 r
  data arrival time                                                  2.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_3_/CK (DFFHQX2TS)                       0.00       0.00 r
  library setup time                                     -0.22      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -2.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.44


  Startpoint: u_fpalu_s4_many_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_lzd_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_2_/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_2_/Q (DFFHQX4TS)                  0.33       0.33 f
  U2757/Y (NOR2X4TS)                                      0.13       0.45 r
  U2758/Y (NAND2X2TS)                                     0.11       0.56 f
  U2488/Y (NAND3BX4TS)                                    0.23       0.80 f
  U1492/Y (NOR2X4TS)                                      0.14       0.94 r
  U3099/Y (NAND2X4TS)                                     0.10       1.03 f
  U3122/Y (NAND2X2TS)                                     0.10       1.13 r
  U3123/Y (XNOR2X4TS)                                     0.19       1.32 f
  U1479/Y (NOR2X4TS)                                      0.16       1.48 r
  U1478/Y (NAND2X2TS)                                     0.11       1.59 f
  U3152/Y (NAND3BX4TS)                                    0.22       1.81 f
  U3153/Y (NOR2BX4TS)                                     0.15       1.96 r
  U2462/Y (AND2X8TS)                                      0.16       2.12 r
  U3183/Y (NOR2X2TS)                                      0.07       2.20 f
  u_fpalu_s5_lzd_r_reg_2_/D (DFFHQX4TS)                   0.00       2.20 f
  data arrival time                                                  2.20

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_2_/CK (DFFHQX4TS)                  0.00       0.00 r
  library setup time                                     -0.24      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                 -2.20
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.44


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_a_29i_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1385/Y (INVX6TS)                                       0.08       1.05 r
  U2172/Y (NAND2X2TS)                                     0.11       1.16 f
  U2804/Y (NAND4X4TS)                                     0.13       1.29 r
  U2173/Y (NAND2X2TS)                                     0.10       1.39 f
  U2807/Y (NAND4X2TS)                                     0.13       1.52 r
  U2434/Y (CLKINVX1TS)                                    0.13       1.65 f
  U2435/Y (INVX2TS)                                       0.10       1.75 r
  U1298/Y (NAND2X2TS)                                     0.10       1.85 f
  U1297/Y (NAND3X4TS)                                     0.13       1.99 r
  U4164/Y (AOI22X1TS)                                     0.12       2.11 f
  U4165/Y (NAND2X1TS)                                     0.12       2.22 r
  alu_a_29i_r_reg_4_/D (DFFHQX2TS)                        0.00       2.22 r
  data arrival time                                                  2.22

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_4_/CK (DFFHQX2TS)                       0.00       0.00 r
  library setup time                                     -0.22      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -2.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.44


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_a_29i_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.36       0.36 r
  U1454/Y (INVX12TS)                                      0.09       0.44 f
  U1425/Y (CLKINVX12TS)                                   0.06       0.51 r
  U1386/Y (NOR2X8TS)                                      0.07       0.57 f
  U2136/Y (CLKINVX12TS)                                   0.07       0.64 r
  U2088/Y (INVX12TS)                                      0.06       0.70 f
  U2100/Y (NAND2X8TS)                                     0.07       0.77 r
  U2143/Y (NAND4X4TS)                                     0.14       0.91 f
  U2790/Y (NAND2X2TS)                                     0.10       1.01 r
  U2141/Y (NAND3X2TS)                                     0.10       1.12 f
  U1498/Y (CLKINVX3TS)                                    0.09       1.20 r
  U1497/Y (CLKBUFX2TS)                                    0.15       1.36 r
  U1220/Y (CLKINVX2TS)                                    0.09       1.44 f
  U1364/Y (AOI22X2TS)                                     0.25       1.69 r
  U1363/Y (NAND2X4TS)                                     0.16       1.85 f
  U3517/Y (AOI22X1TS)                                     0.17       2.02 r
  U3518/Y (NAND2X1TS)                                     0.13       2.15 f
  alu_a_29i_r_reg_7_/D (DFFHQX1TS)                        0.00       2.15 f
  data arrival time                                                  2.15

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_7_/CK (DFFHQX1TS)                       0.00       0.00 r
  library setup time                                     -0.29      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -2.15
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.44


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U1454/Y (INVX12TS)                                      0.10       0.48 r
  U1425/Y (CLKINVX12TS)                                   0.08       0.55 f
  U1464/Y (NOR2X6TS)                                      0.17       0.72 r
  U2161/Y (CLKINVX12TS)                                   0.11       0.83 f
  U1521/Y (INVX8TS)                                       0.09       0.92 r
  U2102/Y (NAND2X4TS)                                     0.08       1.00 f
  U2131/Y (NAND4X4TS)                                     0.12       1.13 r
  U2440/Y (NAND2X2TS)                                     0.10       1.22 f
  U2147/Y (NAND4X2TS)                                     0.11       1.33 r
  U2793/Y (CLKINVX2TS)                                    0.12       1.45 f
  U2377/Y (CLKBUFX2TS)                                    0.21       1.66 f
  U1307/Y (CLKINVX3TS)                                    0.09       1.75 r
  U1309/Y (NAND2X2TS)                                     0.10       1.85 f
  U1308/Y (NAND2X4TS)                                     0.11       1.96 r
  U3452/Y (INVX2TS)                                       0.08       2.04 f
  U3933/Y (MXI2X1TS)                                      0.14       2.18 r
  alumux_dly_r_reg_12_/D (DFFHQX2TS)                      0.00       2.18 r
  data arrival time                                                  2.18

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_dly_r_reg_12_/CK (DFFHQX2TS)                     0.00       0.00 r
  library setup time                                     -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -2.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.44


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_62_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U2184/Y (NOR2X4TS)                                      0.07       0.36 f
  U2716/Y (AND3X6TS)                                      0.22       0.58 f
  U1246/Y (INVX4TS)                                       0.13       0.71 r
  U2475/Y (CLKINVX3TS)                                    0.14       0.85 f
  U2235/Y (NAND2X2TS)                                     0.11       0.97 r
  U2618/Y (NAND2X2TS)                                     0.12       1.08 f
  U1864/Y (OA21X2TS)                                      0.30       1.38 f
  U1792/Y (INVX2TS)                                       0.13       1.51 r
  U3811/Y (OAI22X1TS)                                     0.13       1.64 f
  u_fpalu_s2_br4_pp_r_reg_62_/D (EDFFX2TS)                0.00       1.64 f
  data arrival time                                                  1.64

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_62_/CK (EDFFX2TS)               0.00       0.00 r
  library setup time                                     -0.80      -0.80
  data required time                                                -0.80
  --------------------------------------------------------------------------
  data required time                                                -0.80
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.43


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_65_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U2184/Y (NOR2X4TS)                                      0.07       0.36 f
  U2716/Y (AND3X6TS)                                      0.22       0.58 f
  U1246/Y (INVX4TS)                                       0.13       0.71 r
  U2475/Y (CLKINVX3TS)                                    0.14       0.85 f
  U2235/Y (NAND2X2TS)                                     0.11       0.97 r
  U2618/Y (NAND2X2TS)                                     0.12       1.08 f
  U1864/Y (OA21X2TS)                                      0.30       1.38 f
  U1792/Y (INVX2TS)                                       0.13       1.51 r
  U3814/Y (OAI22X1TS)                                     0.13       1.64 f
  u_fpalu_s2_br4_pp_r_reg_65_/D (EDFFX2TS)                0.00       1.64 f
  data arrival time                                                  1.64

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_65_/CK (EDFFX2TS)               0.00       0.00 r
  library setup time                                     -0.80      -0.80
  data required time                                                -0.80
  --------------------------------------------------------------------------
  data required time                                                -0.80
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.43


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_63_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U2184/Y (NOR2X4TS)                                      0.07       0.36 f
  U2716/Y (AND3X6TS)                                      0.22       0.58 f
  U1246/Y (INVX4TS)                                       0.13       0.71 r
  U2475/Y (CLKINVX3TS)                                    0.14       0.85 f
  U2235/Y (NAND2X2TS)                                     0.11       0.97 r
  U2618/Y (NAND2X2TS)                                     0.12       1.08 f
  U1864/Y (OA21X2TS)                                      0.30       1.38 f
  U1792/Y (INVX2TS)                                       0.13       1.51 r
  U3812/Y (OAI22X1TS)                                     0.13       1.64 f
  u_fpalu_s2_br4_pp_r_reg_63_/D (EDFFX2TS)                0.00       1.64 f
  data arrival time                                                  1.64

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_63_/CK (EDFFX2TS)               0.00       0.00 r
  library setup time                                     -0.80      -0.80
  data required time                                                -0.80
  --------------------------------------------------------------------------
  data required time                                                -0.80
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.43


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_61_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U2184/Y (NOR2X4TS)                                      0.07       0.36 f
  U2716/Y (AND3X6TS)                                      0.22       0.58 f
  U1246/Y (INVX4TS)                                       0.13       0.71 r
  U2475/Y (CLKINVX3TS)                                    0.14       0.85 f
  U2235/Y (NAND2X2TS)                                     0.11       0.97 r
  U2618/Y (NAND2X2TS)                                     0.12       1.08 f
  U1864/Y (OA21X2TS)                                      0.30       1.38 f
  U1792/Y (INVX2TS)                                       0.13       1.51 r
  U3809/Y (OAI22X1TS)                                     0.13       1.64 f
  u_fpalu_s2_br4_pp_r_reg_61_/D (EDFFX2TS)                0.00       1.64 f
  data arrival time                                                  1.64

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_61_/CK (EDFFX2TS)               0.00       0.00 r
  library setup time                                     -0.80      -0.80
  data required time                                                -0.80
  --------------------------------------------------------------------------
  data required time                                                -0.80
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.43


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_64_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U2184/Y (NOR2X4TS)                                      0.07       0.36 f
  U2716/Y (AND3X6TS)                                      0.22       0.58 f
  U1246/Y (INVX4TS)                                       0.13       0.71 r
  U2475/Y (CLKINVX3TS)                                    0.14       0.85 f
  U2235/Y (NAND2X2TS)                                     0.11       0.97 r
  U2618/Y (NAND2X2TS)                                     0.12       1.08 f
  U1864/Y (OA21X2TS)                                      0.30       1.38 f
  U1804/Y (INVX2TS)                                       0.13       1.51 r
  U3813/Y (OAI22X1TS)                                     0.13       1.64 f
  u_fpalu_s2_br4_pp_r_reg_64_/D (EDFFX2TS)                0.00       1.64 f
  data arrival time                                                  1.64

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_64_/CK (EDFFX2TS)               0.00       0.00 r
  library setup time                                     -0.80      -0.80
  data required time                                                -0.80
  --------------------------------------------------------------------------
  data required time                                                -0.80
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.43


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_a_29i_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1396/Y (NOR2X6TS)                                      0.14       0.68 r
  U1469/Y (CLKINVX12TS)                                   0.12       0.80 f
  U1408/Y (INVX12TS)                                      0.10       0.90 r
  U1434/Y (NAND2X8TS)                                     0.09       0.99 f
  U1403/Y (NAND3X8TS)                                     0.11       1.10 r
  U1402/Y (NAND2X4TS)                                     0.08       1.19 f
  U2788/Y (NAND4X2TS)                                     0.11       1.30 r
  U1409/Y (CLKINVX2TS)                                    0.12       1.42 f
  U1474/Y (CLKBUFX2TS)                                    0.20       1.62 f
  U1219/Y (CLKINVX2TS)                                    0.08       1.70 r
  U3231/Y (NAND2X1TS)                                     0.11       1.81 f
  U3233/Y (NAND2X2TS)                                     0.16       1.97 r
  U3450/Y (INVX2TS)                                       0.11       2.08 f
  U3451/Y (NOR2X1TS)                                      0.12       2.20 r
  alu_a_29i_r_reg_13_/D (DFFHQX2TS)                       0.00       2.20 r
  data arrival time                                                  2.20

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_13_/CK (DFFHQX2TS)                      0.00       0.00 r
  library setup time                                     -0.23      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -2.20
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.43


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_59_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFHQX4TS)                       0.30       0.30 f
  U2184/Y (NOR2X4TS)                                      0.12       0.41 r
  U2716/Y (AND3X6TS)                                      0.25       0.67 r
  U1246/Y (INVX4TS)                                       0.11       0.77 f
  U1375/Y (MXI2X2TS)                                      0.21       0.98 r
  U1208/Y (INVX2TS)                                       0.14       1.12 f
  U1203/Y (NAND2X2TS)                                     0.14       1.26 r
  U2428/Y (INVX2TS)                                       0.12       1.39 f
  U3487/Y (MXI2X1TS)                                      0.17       1.55 r
  U3488/Y (NAND2X1TS)                                     0.13       1.68 f
  u_fpalu_s2_br4_pp_r_reg_59_/D (EDFFX1TS)                0.00       1.68 f
  data arrival time                                                  1.68

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_59_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.75      -0.75
  data required time                                                -0.75
  --------------------------------------------------------------------------
  data required time                                                -0.75
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.43


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_a_29i_r_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1519/Y (INVX8TS)                                       0.07       1.04 r
  U1473/Y (NAND2X4TS)                                     0.07       1.10 f
  U2107/Y (OAI2BB1X4TS)                                   0.08       1.18 r
  U1635/Y (INVX4TS)                                       0.06       1.25 f
  U1397/Y (NAND2X4TS)                                     0.07       1.31 r
  U2182/Y (NAND2X2TS)                                     0.11       1.42 f
  U1401/Y (NAND4X4TS)                                     0.14       1.56 r
  U3223/Y (INVX2TS)                                       0.08       1.65 f
  U2659/Y (NAND2X2TS)                                     0.08       1.73 r
  U3476/Y (NAND2X1TS)                                     0.11       1.84 f
  U3478/Y (NAND2X2TS)                                     0.16       2.00 r
  U3511/Y (AND2X2TS)                                      0.22       2.22 r
  alu_a_29i_r_reg_20_/D (DFFHQX2TS)                       0.00       2.22 r
  data arrival time                                                  2.22

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_20_/CK (DFFHQX2TS)                      0.00       0.00 r
  library setup time                                     -0.21      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -2.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.43


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U1454/Y (INVX12TS)                                      0.10       0.48 r
  U1425/Y (CLKINVX12TS)                                   0.08       0.55 f
  U1464/Y (NOR2X6TS)                                      0.17       0.72 r
  U2161/Y (CLKINVX12TS)                                   0.11       0.83 f
  U1521/Y (INVX8TS)                                       0.09       0.92 r
  U2104/Y (NAND2X2TS)                                     0.11       1.03 f
  U2108/Y (NAND4X4TS)                                     0.11       1.14 r
  U1300/Y (NAND2X2TS)                                     0.10       1.24 f
  U2787/Y (NAND4X2TS)                                     0.12       1.36 r
  U2123/Y (CLKINVX3TS)                                    0.10       1.46 f
  U1477/Y (CLKBUFX2TS)                                    0.20       1.66 f
  U1290/Y (CLKINVX3TS)                                    0.09       1.74 r
  U1302/Y (NAND2X2TS)                                     0.10       1.84 f
  U1301/Y (NAND2X4TS)                                     0.11       1.95 r
  U3454/Y (INVX2TS)                                       0.08       2.03 f
  U3990/Y (MXI2X1TS)                                      0.14       2.17 r
  alumux_dly_r_reg_14_/D (DFFHQX2TS)                      0.00       2.17 r
  data arrival time                                                  2.17

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_dly_r_reg_14_/CK (DFFHQX2TS)                     0.00       0.00 r
  library setup time                                     -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.43


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_33_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFHQX4TS)                       0.30       0.30 f
  U2184/Y (NOR2X4TS)                                      0.12       0.41 r
  U2716/Y (AND3X6TS)                                      0.25       0.67 r
  U2450/Y (INVX6TS)                                       0.10       0.76 f
  U1499/Y (MXI2X4TS)                                      0.19       0.95 r
  U1238/Y (CLKINVX6TS)                                    0.17       1.12 f
  U1379/Y (NAND2X4TS)                                     0.11       1.23 r
  U2552/Y (INVX2TS)                                       0.09       1.32 f
  U1182/Y (NAND2X1TS)                                     0.17       1.49 r
  U3807/Y (INVX2TS)                                       0.14       1.63 f
  U4040/Y (INVX2TS)                                       0.10       1.72 r
  U4037/Y (NAND3X1TS)                                     0.13       1.85 f
  u_fpalu_s2_br4_pp_r_reg_33_/D (EDFFHQX1TS)              0.00       1.85 f
  data arrival time                                                  1.85

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_33_/CK (EDFFHQX1TS)             0.00       0.00 r
  library setup time                                     -0.57      -0.57
  data required time                                                -0.57
  --------------------------------------------------------------------------
  data required time                                                -0.57
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.42


  Startpoint: alu_a_29i_r_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_24_/CK (DFFHQX2TS)                      0.00       0.00 r
  alu_a_29i_r_reg_24_/Q (DFFHQX2TS)                       0.35       0.35 f
  U2736/Y (NOR2X2TS)                                      0.13       0.48 r
  U2739/Y (AND3X6TS)                                      0.25       0.73 r
  U1677/Y (INVX2TS)                                       0.10       0.83 f
  U1201/Y (NAND2X1TS)                                     0.19       1.02 r
  U1578/Y (CLKBUFX2TS)                                    0.25       1.27 r
  U1892/Y (INVX2TS)                                       0.10       1.37 f
  U4010/Y (MXI2X1TS)                                      0.17       1.54 r
  U4011/Y (NAND2X1TS)                                     0.13       1.67 f
  u_fpalu_s2_br4_pp_r_reg_0_/D (EDFFX1TS)                 0.00       1.67 f
  data arrival time                                                  1.67

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_0_/CK (EDFFX1TS)                0.00       0.00 r
  library setup time                                     -0.75      -0.75
  data required time                                                -0.75
  --------------------------------------------------------------------------
  data required time                                                -0.75
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.42


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1385/Y (INVX6TS)                                       0.08       1.05 r
  U2172/Y (NAND2X2TS)                                     0.11       1.16 f
  U2804/Y (NAND4X4TS)                                     0.13       1.29 r
  U2819/Y (NAND2X1TS)                                     0.13       1.42 f
  U2714/Y (NAND2X2TS)                                     0.12       1.53 r
  U3209/Y (INVX2TS)                                       0.09       1.63 f
  U1303/Y (NAND2X4TS)                                     0.09       1.71 r
  U1321/Y (NAND2X2TS)                                     0.10       1.81 f
  U1320/Y (NAND2X4TS)                                     0.11       1.93 r
  U1745/Y (INVX1TS)                                       0.09       2.01 f
  U3473/Y (MXI2X1TS)                                      0.14       2.16 r
  alumux_dly_r_reg_0_/D (DFFHQX2TS)                       0.00       2.16 r
  data arrival time                                                  2.16

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_dly_r_reg_0_/CK (DFFHQX2TS)                      0.00       0.00 r
  library setup time                                     -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -2.16
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.41


  Startpoint: ss_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_b_29i_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_4_/CK (DFFSX4TS)                0.00       0.00 r
  ss_r_reg_4_/QN (DFFSX4TS)                0.89       0.89 r
  U2683/Y (NOR2X2TS)                       0.08       0.97 f
  U2530/Y (NOR2X2TS)                       0.14       1.11 r
  U1732/Y (INVX1TS)                        0.14       1.25 f
  U3888/Y (CLKBUFX2TS)                     0.25       1.49 f
  U3889/Y (CLKBUFX2TS)                     0.26       1.76 f
  U4065/Y (AOI22X1TS)                      0.25       2.00 r
  U4067/Y (NAND2X1TS)                      0.12       2.12 f
  alu_b_29i_r_reg_7_/D (DFFHQX1TS)         0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_7_/CK (DFFHQX1TS)        0.00       0.00 r
  library setup time                      -0.29      -0.29
  data required time                                 -0.29
  -----------------------------------------------------------
  data required time                                 -0.29
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.41


  Startpoint: ss_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_b_29i_r_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_4_/CK (DFFSX4TS)                0.00       0.00 r
  ss_r_reg_4_/QN (DFFSX4TS)                0.89       0.89 r
  U2683/Y (NOR2X2TS)                       0.08       0.97 f
  U2530/Y (NOR2X2TS)                       0.14       1.11 r
  U1732/Y (INVX1TS)                        0.14       1.25 f
  U3888/Y (CLKBUFX2TS)                     0.25       1.49 f
  U3889/Y (CLKBUFX2TS)                     0.26       1.76 f
  U4168/Y (AOI22X1TS)                      0.25       2.00 r
  U4170/Y (NAND2X1TS)                      0.12       2.12 f
  alu_b_29i_r_reg_28_/D (DFFHQX1TS)        0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_28_/CK (DFFHQX1TS)       0.00       0.00 r
  library setup time                      -0.29      -0.29
  data required time                                 -0.29
  -----------------------------------------------------------
  data required time                                 -0.29
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.41


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1519/Y (INVX8TS)                                       0.07       1.04 r
  U1473/Y (NAND2X4TS)                                     0.07       1.10 f
  U2107/Y (OAI2BB1X4TS)                                   0.08       1.18 r
  U1635/Y (INVX4TS)                                       0.06       1.25 f
  U1397/Y (NAND2X4TS)                                     0.07       1.31 r
  U1381/Y (NAND2X2TS)                                     0.08       1.40 f
  U2801/Y (NAND4X2TS)                                     0.14       1.53 r
  U3215/Y (NAND2X1TS)                                     0.15       1.68 f
  U3216/Y (NAND3X2TS)                                     0.18       1.86 r
  U3954/Y (CLKMX2X2TS)                                    0.30       2.16 r
  alumux_dly_r_reg_5_/D (DFFQX1TS)                        0.00       2.16 r
  data arrival time                                                  2.16

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_dly_r_reg_5_/CK (DFFQX1TS)                       0.00       0.00 r
  library setup time                                     -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -2.16
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.41


  Startpoint: u_fpalu_s2_br4_pp_r_reg_48_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_48_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_48_/Q (EDFFX1TS)                0.63       0.63 f
  U2686/CO (ADDHX1TS)                                     0.34       0.97 f
  U2665/Y (OR2X4TS)                                       0.27       1.24 f
  U3259/Y (AOI21X2TS)                                     0.16       1.40 r
  U3260/Y (OAI21X2TS)                                     0.13       1.52 f
  U1576/Y (AOI21X2TS)                                     0.24       1.77 r
  U1640/Y (INVX2TS)                                       0.15       1.91 f
  U3322/Y (XNOR2X1TS)                                     0.22       2.13 f
  u_fpalu_s3_ps1_r_reg_6_/D (DFFHQX4TS)                   0.00       2.13 f
  data arrival time                                                  2.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps1_r_reg_6_/CK (DFFHQX4TS)                  0.00       0.00 r
  library setup time                                     -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -2.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.41


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1519/Y (INVX8TS)                                       0.07       1.04 r
  U1296/Y (NAND2X4TS)                                     0.07       1.10 f
  U2170/Y (NAND4X2TS)                                     0.10       1.20 r
  U2166/Y (NAND2X2TS)                                     0.11       1.31 f
  U1410/Y (OAI2BB1X4TS)                                   0.10       1.41 r
  U1383/Y (NOR2X4TS)                                      0.07       1.48 f
  U3217/Y (BUFX3TS)                                       0.19       1.67 f
  U2526/Y (OAI21X4TS)                                     0.20       1.87 r
  U4058/Y (CLKMX2X2TS)                                    0.29       2.15 r
  alumux_dly_r_reg_17_/D (DFFQX1TS)                       0.00       2.15 r
  data arrival time                                                  2.15

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_dly_r_reg_17_/CK (DFFQX1TS)                      0.00       0.00 r
  library setup time                                     -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -2.15
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.40


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1385/Y (INVX6TS)                                       0.08       1.05 r
  U2172/Y (NAND2X2TS)                                     0.11       1.16 f
  U2804/Y (NAND4X4TS)                                     0.13       1.29 r
  U2819/Y (NAND2X1TS)                                     0.13       1.42 f
  U2714/Y (NAND2X2TS)                                     0.12       1.53 r
  U3209/Y (INVX2TS)                                       0.09       1.63 f
  U1303/Y (NAND2X4TS)                                     0.09       1.71 r
  U1306/Y (NAND2X2TS)                                     0.10       1.81 f
  U1305/Y (NAND2X4TS)                                     0.11       1.92 r
  U3466/Y (INVX2TS)                                       0.08       2.01 f
  U3472/Y (MXI2X1TS)                                      0.14       2.15 r
  alumux_dly_r_reg_11_/D (DFFHQX2TS)                      0.00       2.15 r
  data arrival time                                                  2.15

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_dly_r_reg_11_/CK (DFFHQX2TS)                     0.00       0.00 r
  library setup time                                     -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -2.15
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.40


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_a_29i_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1396/Y (NOR2X6TS)                                      0.14       0.68 r
  U1469/Y (CLKINVX12TS)                                   0.12       0.80 f
  U1408/Y (INVX12TS)                                      0.10       0.90 r
  U1434/Y (NAND2X8TS)                                     0.09       0.99 f
  U1403/Y (NAND3X8TS)                                     0.11       1.10 r
  U1402/Y (NAND2X4TS)                                     0.08       1.19 f
  U2788/Y (NAND4X2TS)                                     0.11       1.30 r
  U1409/Y (CLKINVX2TS)                                    0.12       1.42 f
  U1474/Y (CLKBUFX2TS)                                    0.20       1.62 f
  U1219/Y (CLKINVX2TS)                                    0.08       1.70 r
  U1373/Y (NAND2X2TS)                                     0.10       1.81 f
  U1372/Y (NAND3X4TS)                                     0.13       1.94 r
  U4161/Y (AOI22X1TS)                                     0.13       2.07 f
  U4162/Y (NAND2X1TS)                                     0.12       2.19 r
  alu_a_29i_r_reg_2_/D (DFFHQX2TS)                        0.00       2.19 r
  data arrival time                                                  2.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_2_/CK (DFFHQX2TS)                       0.00       0.00 r
  library setup time                                     -0.22      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -2.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.40


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_a_29i_r_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1385/Y (INVX6TS)                                       0.08       1.05 r
  U1451/Y (NAND2X2TS)                                     0.08       1.13 f
  U2164/Y (NAND4X2TS)                                     0.11       1.25 r
  U2809/Y (NAND2X1TS)                                     0.15       1.40 f
  U2678/Y (NAND4X2TS)                                     0.18       1.59 r
  U3221/Y (INVX2TS)                                       0.10       1.68 f
  U2664/Y (NAND2X2TS)                                     0.09       1.78 r
  U1328/Y (NAND2X2TS)                                     0.11       1.89 f
  U1327/Y (NAND2X4TS)                                     0.11       2.00 r
  U4116/Y (AND2X2TS)                                      0.20       2.20 r
  alu_a_29i_r_reg_19_/D (DFFHQX4TS)                       0.00       2.20 r
  data arrival time                                                  2.20

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_19_/CK (DFFHQX4TS)                      0.00       0.00 r
  library setup time                                     -0.20      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -2.20
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.40


  Startpoint: alu_a_29i_r_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_67_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_24_/CK (DFFHQX2TS)                      0.00       0.00 r
  alu_a_29i_r_reg_24_/Q (DFFHQX2TS)                       0.35       0.35 f
  U2736/Y (NOR2X2TS)                                      0.13       0.48 r
  U2739/Y (AND3X6TS)                                      0.25       0.73 r
  U1228/Y (INVX2TS)                                       0.14       0.88 f
  U2751/Y (MXI2X2TS)                                      0.27       1.14 f
  U2340/Y (INVX2TS)                                       0.20       1.34 r
  U1338/Y (INVX6TS)                                       0.10       1.44 f
  U1337/Y (INVX4TS)                                       0.08       1.53 r
  U3816/Y (OAI22X1TS)                                     0.12       1.64 f
  u_fpalu_s2_br4_pp_r_reg_67_/D (EDFFX1TS)                0.00       1.64 f
  data arrival time                                                  1.64

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_67_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.76      -0.76
  data required time                                                -0.76
  --------------------------------------------------------------------------
  data required time                                                -0.76
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.40


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1396/Y (NOR2X6TS)                                      0.14       0.68 r
  U1469/Y (CLKINVX12TS)                                   0.12       0.80 f
  U1408/Y (INVX12TS)                                      0.10       0.90 r
  U1429/Y (NAND2X8TS)                                     0.08       0.98 f
  U2118/Y (NAND4X4TS)                                     0.12       1.10 r
  U2387/Y (NAND2X2TS)                                     0.11       1.21 f
  U1435/Y (NAND3X2TS)                                     0.11       1.31 r
  U1398/Y (CLKINVX2TS)                                    0.11       1.42 f
  U2464/Y (CLKBUFX2TS)                                    0.21       1.63 f
  U1771/Y (INVX2TS)                                       0.08       1.71 r
  U1293/Y (NAND2X2TS)                                     0.09       1.80 f
  U1292/Y (OAI2BB1X4TS)                                   0.12       1.91 r
  U3448/Y (INVX2TS)                                       0.08       2.00 f
  U3973/Y (MXI2X1TS)                                      0.14       2.14 r
  alumux_dly_r_reg_10_/D (DFFHQX2TS)                      0.00       2.14 r
  data arrival time                                                  2.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_dly_r_reg_10_/CK (DFFHQX2TS)                     0.00       0.00 r
  library setup time                                     -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -2.14
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.40


  Startpoint: alu_a_29i_r_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_24_/CK (DFFHQX2TS)                      0.00       0.00 r
  alu_a_29i_r_reg_24_/Q (DFFHQX2TS)                       0.35       0.35 f
  U2736/Y (NOR2X2TS)                                      0.13       0.48 r
  U2739/Y (AND3X6TS)                                      0.25       0.73 r
  U1677/Y (INVX2TS)                                       0.10       0.83 f
  U1672/Y (MXI2X2TS)                                      0.19       1.03 r
  U2341/Y (INVX2TS)                                       0.15       1.18 f
  U2527/Y (INVX2TS)                                       0.13       1.31 r
  U3464/Y (MXI2X1TS)                                      0.19       1.50 r
  U1564/Y (OAI21X1TS)                                     0.14       1.64 f
  u_fpalu_s2_br4_pp_r_reg_4_/D (EDFFX1TS)                 0.00       1.64 f
  data arrival time                                                  1.64

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_4_/CK (EDFFX1TS)                0.00       0.00 r
  library setup time                                     -0.75      -0.75
  data required time                                                -0.75
  --------------------------------------------------------------------------
  data required time                                                -0.75
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.40


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_a_29i_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1519/Y (INVX8TS)                                       0.07       1.04 r
  U1473/Y (NAND2X4TS)                                     0.07       1.10 f
  U2107/Y (OAI2BB1X4TS)                                   0.08       1.18 r
  U1635/Y (INVX4TS)                                       0.06       1.25 f
  U1397/Y (NAND2X4TS)                                     0.07       1.31 r
  U1381/Y (NAND2X2TS)                                     0.08       1.40 f
  U2801/Y (NAND4X2TS)                                     0.14       1.53 r
  U1440/Y (CLKBUFX2TS)                                    0.20       1.73 r
  U1289/Y (NAND2X2TS)                                     0.10       1.83 f
  U1288/Y (NAND2X4TS)                                     0.11       1.94 r
  U2320/Y (CLKAND2X2TS)                                   0.25       2.19 r
  alu_a_29i_r_reg_16_/D (DFFHQX4TS)                       0.00       2.19 r
  data arrival time                                                  2.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_16_/CK (DFFHQX4TS)                      0.00       0.00 r
  library setup time                                     -0.20      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -2.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.39


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_19_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U1454/Y (INVX12TS)                                      0.10       0.48 r
  U2382/Y (NOR2X8TS)                                      0.09       0.56 f
  U2405/Y (CLKINVX12TS)                                   0.07       0.64 r
  U1384/Y (INVX16TS)                                      0.06       0.70 f
  U1472/Y (BUFX6TS)                                       0.15       0.84 f
  U1257/Y (NAND2X1TS)                                     0.09       0.94 r
  U2813/Y (NAND4X1TS)                                     0.18       1.12 f
  U2814/Y (NAND2X1TS)                                     0.15       1.27 r
  U2678/Y (NAND4X2TS)                                     0.19       1.47 f
  U3221/Y (INVX2TS)                                       0.11       1.58 r
  U2664/Y (NAND2X2TS)                                     0.10       1.67 f
  U1328/Y (NAND2X2TS)                                     0.12       1.79 r
  U1327/Y (NAND2X4TS)                                     0.11       1.90 f
  alumux_self_fp29i_r_reg_19_/D (DFFNSRX1TS)              0.00       1.90 f
  data arrival time                                                  1.90

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_19_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -1.90
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.39


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/CK (DFFHQX4TS)        0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/Q (DFFHQX4TS)         0.29       0.29 r
  U1719/Y (INVX2TS)                                       0.08       0.37 f
  U1696/Y (INVX2TS)                                       0.07       0.45 r
  U1681/Y (NOR2X2TS)                                      0.08       0.52 f
  U1239/Y (CLKBUFX2TS)                                    0.23       0.75 f
  U3693/Y (NAND2X1TS)                                     0.13       0.88 r
  U3694/Y (NAND4X1TS)                                     0.22       1.10 f
  U1806/Y (MXI2X1TS)                                      0.34       1.44 r
  U3713/Y (MXI2X1TS)                                      0.26       1.70 f
  U1626/Y (NAND4BX1TS)                                    0.17       1.87 r
  U1620/Y (XOR2X1TS)                                      0.25       2.11 f
  u_fpalu_s3_rhs_r_reg_1_/D (DFFHQX4TS)                   0.00       2.11 f
  data arrival time                                                  2.11

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_rhs_r_reg_1_/CK (DFFHQX4TS)                  0.00       0.00 r
  library setup time                                     -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -2.11
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.39


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFHQX4TS)                       0.30       0.30 f
  U2184/Y (NOR2X4TS)                                      0.12       0.41 r
  U2716/Y (AND3X6TS)                                      0.25       0.67 r
  U1246/Y (INVX4TS)                                       0.11       0.77 f
  U1241/Y (MXI2X2TS)                                      0.21       0.98 r
  U1237/Y (INVX2TS)                                       0.16       1.14 f
  U2509/Y (NAND2X4TS)                                     0.11       1.25 r
  U2613/Y (INVX2TS)                                       0.09       1.34 f
  U3502/Y (MXI2X1TS)                                      0.16       1.51 r
  U3503/Y (NAND2X1TS)                                     0.13       1.64 f
  u_fpalu_s2_br4_pp_r_reg_23_/D (EDFFX1TS)                0.00       1.64 f
  data arrival time                                                  1.64

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_23_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.75      -0.75
  data required time                                                -0.75
  --------------------------------------------------------------------------
  data required time                                                -0.75
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.39


  Startpoint: ss_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dmem_addr_r_reg_1_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_1_/CK (DFFRX4TS)                0.00       0.00 r
  ss_r_reg_1_/QN (DFFRX4TS)                0.88       0.88 r
  U1359/Y (NOR3X4TS)                       0.09       0.97 f
  U2064/Y (NOR2X2TS)                       0.19       1.15 r
  U2859/Y (INVX2TS)                        0.14       1.30 f
  U2663/Y (AND2X4TS)                       0.18       1.48 f
  U4181/Y (OA21XLTS)                       0.40       1.89 f
  dmem_addr_r_reg_1_/D (DFFNSRX1TS)        0.00       1.89 f
  data arrival time                                   1.89

  clock clk (fall edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dmem_addr_r_reg_1_/CKN (DFFNSRX1TS)      0.00       0.00 f
  library setup time                      -0.50      -0.50
  data required time                                 -0.50
  -----------------------------------------------------------
  data required time                                 -0.50
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.39


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_a_29i_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U1454/Y (INVX12TS)                                      0.10       0.48 r
  U1425/Y (CLKINVX12TS)                                   0.08       0.55 f
  U1464/Y (NOR2X6TS)                                      0.17       0.72 r
  U2161/Y (CLKINVX12TS)                                   0.11       0.83 f
  U1521/Y (INVX8TS)                                       0.09       0.92 r
  U2102/Y (NAND2X4TS)                                     0.08       1.00 f
  U2131/Y (NAND4X4TS)                                     0.12       1.13 r
  U2440/Y (NAND2X2TS)                                     0.10       1.22 f
  U2147/Y (NAND4X2TS)                                     0.11       1.33 r
  U2793/Y (CLKINVX2TS)                                    0.12       1.45 f
  U2377/Y (CLKBUFX2TS)                                    0.21       1.66 f
  U1307/Y (CLKINVX3TS)                                    0.09       1.75 r
  U1309/Y (NAND2X2TS)                                     0.10       1.85 f
  U1308/Y (NAND2X4TS)                                     0.11       1.96 r
  U3452/Y (INVX2TS)                                       0.08       2.04 f
  U3453/Y (NOR2X1TS)                                      0.12       2.16 r
  alu_a_29i_r_reg_12_/D (DFFHQX2TS)                       0.00       2.16 r
  data arrival time                                                  2.16

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_12_/CK (DFFHQX2TS)                      0.00       0.00 r
  library setup time                                     -0.23      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -2.16
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.38


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_70_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U2184/Y (NOR2X4TS)                                      0.07       0.36 f
  U2716/Y (AND3X6TS)                                      0.22       0.58 f
  U1246/Y (INVX4TS)                                       0.13       0.71 r
  U2475/Y (CLKINVX3TS)                                    0.14       0.85 f
  U2235/Y (NAND2X2TS)                                     0.11       0.97 r
  U2618/Y (NAND2X2TS)                                     0.12       1.08 f
  U1864/Y (OA21X2TS)                                      0.30       1.38 f
  U2553/Y (INVX2TS)                                       0.12       1.50 r
  U3808/Y (OAI22X1TS)                                     0.13       1.63 f
  u_fpalu_s2_br4_pp_r_reg_70_/D (EDFFX1TS)                0.00       1.63 f
  data arrival time                                                  1.63

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_70_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.76      -0.76
  data required time                                                -0.76
  --------------------------------------------------------------------------
  data required time                                                -0.76
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.38


  Startpoint: ss_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_b_29i_r_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_4_/CK (DFFSX4TS)                0.00       0.00 r
  ss_r_reg_4_/QN (DFFSX4TS)                0.89       0.89 r
  U2683/Y (NOR2X2TS)                       0.08       0.97 f
  U2530/Y (NOR2X2TS)                       0.14       1.11 r
  U1732/Y (INVX1TS)                        0.14       1.25 f
  U3888/Y (CLKBUFX2TS)                     0.25       1.49 f
  U3889/Y (CLKBUFX2TS)                     0.26       1.76 f
  U4142/Y (AOI22X1TS)                      0.25       2.00 r
  U4144/Y (NAND2X1TS)                      0.13       2.13 f
  alu_b_29i_r_reg_26_/D (DFFHQX4TS)        0.00       2.13 f
  data arrival time                                   2.13

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_26_/CK (DFFHQX4TS)       0.00       0.00 r
  library setup time                      -0.25      -0.25
  data required time                                 -0.25
  -----------------------------------------------------------
  data required time                                 -0.25
  data arrival time                                  -2.13
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.38


  Startpoint: ss_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_b_29i_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_4_/CK (DFFSX4TS)                0.00       0.00 r
  ss_r_reg_4_/QN (DFFSX4TS)                0.89       0.89 r
  U2683/Y (NOR2X2TS)                       0.08       0.97 f
  U2530/Y (NOR2X2TS)                       0.14       1.11 r
  U1732/Y (INVX1TS)                        0.14       1.25 f
  U3888/Y (CLKBUFX2TS)                     0.25       1.49 f
  U3889/Y (CLKBUFX2TS)                     0.26       1.76 f
  U3890/Y (AOI22X1TS)                      0.25       2.00 r
  U3892/Y (NAND2X1TS)                      0.13       2.13 f
  alu_b_29i_r_reg_0_/D (DFFHQX4TS)         0.00       2.13 f
  data arrival time                                   2.13

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_0_/CK (DFFHQX4TS)        0.00       0.00 r
  library setup time                      -0.25      -0.25
  data required time                                 -0.25
  -----------------------------------------------------------
  data required time                                 -0.25
  data arrival time                                  -2.13
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.38


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_66_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U2184/Y (NOR2X4TS)                                      0.07       0.36 f
  U2716/Y (AND3X6TS)                                      0.22       0.58 f
  U1246/Y (INVX4TS)                                       0.13       0.71 r
  U2475/Y (CLKINVX3TS)                                    0.14       0.85 f
  U2235/Y (NAND2X2TS)                                     0.11       0.97 r
  U2618/Y (NAND2X2TS)                                     0.12       1.08 f
  U1864/Y (OA21X2TS)                                      0.30       1.38 f
  U1804/Y (INVX2TS)                                       0.13       1.51 r
  U3815/Y (OAI22X1TS)                                     0.11       1.62 f
  u_fpalu_s2_br4_pp_r_reg_66_/D (EDFFX1TS)                0.00       1.62 f
  data arrival time                                                  1.62

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_66_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.76      -0.76
  data required time                                                -0.76
  --------------------------------------------------------------------------
  data required time                                                -0.76
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.38


  Startpoint: ss_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_b_29i_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_4_/CK (DFFSX4TS)                0.00       0.00 r
  ss_r_reg_4_/QN (DFFSX4TS)                0.89       0.89 r
  U2683/Y (NOR2X2TS)                       0.08       0.97 f
  U2530/Y (NOR2X2TS)                       0.14       1.11 r
  U1732/Y (INVX1TS)                        0.14       1.25 f
  U2068/Y (CLKBUFX2TS)                     0.22       1.46 f
  U3893/Y (CLKBUFX2TS)                     0.25       1.71 f
  U3894/Y (AOI22X1TS)                      0.25       1.96 r
  U3896/Y (NAND2X1TS)                      0.12       2.08 f
  alu_b_29i_r_reg_6_/D (DFFHQX2TS)         0.00       2.08 f
  data arrival time                                   2.08

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_6_/CK (DFFHQX2TS)        0.00       0.00 r
  library setup time                      -0.30      -0.30
  data required time                                 -0.30
  -----------------------------------------------------------
  data required time                                 -0.30
  data arrival time                                  -2.08
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.38


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/CK (DFFHQX4TS)        0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/Q (DFFHQX4TS)         0.30       0.30 f
  U1719/Y (INVX2TS)                                       0.10       0.40 r
  U1696/Y (INVX2TS)                                       0.07       0.47 f
  U1681/Y (NOR2X2TS)                                      0.15       0.62 r
  U1582/Y (CLKBUFX2TS)                                    0.22       0.84 r
  U3661/Y (NAND2X1TS)                                     0.10       0.95 f
  U3662/Y (NAND4X1TS)                                     0.21       1.16 r
  U3725/Y (OAI22X1TS)                                     0.19       1.35 f
  U1566/Y (NAND4BX1TS)                                    0.32       1.66 f
  U3731/Y (AOI2BB1X1TS)                                   0.18       1.84 r
  U2302/Y (XOR2XLTS)                                      0.21       2.05 r
  u_fpalu_s3_rhs_r_reg_2_/D (DFFHQX4TS)                   0.00       2.05 r
  data arrival time                                                  2.05

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_rhs_r_reg_2_/CK (DFFHQX4TS)                  0.00       0.00 r
  library setup time                                     -0.33      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -2.05
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.38


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_a_29i_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U1454/Y (INVX12TS)                                      0.10       0.48 r
  U1425/Y (CLKINVX12TS)                                   0.08       0.55 f
  U1464/Y (NOR2X6TS)                                      0.17       0.72 r
  U2161/Y (CLKINVX12TS)                                   0.11       0.83 f
  U1521/Y (INVX8TS)                                       0.09       0.92 r
  U2104/Y (NAND2X2TS)                                     0.11       1.03 f
  U2108/Y (NAND4X4TS)                                     0.11       1.14 r
  U1300/Y (NAND2X2TS)                                     0.10       1.24 f
  U2787/Y (NAND4X2TS)                                     0.12       1.36 r
  U2123/Y (CLKINVX3TS)                                    0.10       1.46 f
  U1477/Y (CLKBUFX2TS)                                    0.20       1.66 f
  U1290/Y (CLKINVX3TS)                                    0.09       1.74 r
  U1302/Y (NAND2X2TS)                                     0.10       1.84 f
  U1301/Y (NAND2X4TS)                                     0.11       1.95 r
  U3454/Y (INVX2TS)                                       0.08       2.03 f
  U3455/Y (NOR2X1TS)                                      0.12       2.15 r
  alu_a_29i_r_reg_14_/D (DFFHQX2TS)                       0.00       2.15 r
  data arrival time                                                  2.15

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_14_/CK (DFFHQX2TS)                      0.00       0.00 r
  library setup time                                     -0.23      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -2.15
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.38


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_a_29i_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U1454/Y (INVX12TS)                                      0.10       0.48 r
  U2382/Y (NOR2X8TS)                                      0.09       0.56 f
  U2114/Y (NAND2X2TS)                                     0.11       0.68 r
  U2483/Y (NAND4X2TS)                                     0.19       0.87 f
  U2482/Y (INVX2TS)                                       0.14       1.00 r
  U2781/Y (AOI2BB2X4TS)                                   0.20       1.20 r
  U2433/Y (AOI2BB2X1TS)                                   0.36       1.56 r
  U1295/Y (OAI21X4TS)                                     0.21       1.77 f
  U3514/Y (AOI22X1TS)                                     0.18       1.95 r
  U3515/Y (NAND2X1TS)                                     0.13       2.08 f
  alu_a_29i_r_reg_6_/D (DFFHQX2TS)                        0.00       2.08 f
  data arrival time                                                  2.08

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_6_/CK (DFFHQX2TS)                       0.00       0.00 r
  library setup time                                     -0.29      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.38


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_69_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U2184/Y (NOR2X4TS)                                      0.07       0.36 f
  U2716/Y (AND3X6TS)                                      0.22       0.58 f
  U1246/Y (INVX4TS)                                       0.13       0.71 r
  U2475/Y (CLKINVX3TS)                                    0.14       0.85 f
  U2235/Y (NAND2X2TS)                                     0.11       0.97 r
  U2618/Y (NAND2X2TS)                                     0.12       1.08 f
  U1864/Y (OA21X2TS)                                      0.30       1.38 f
  U2553/Y (INVX2TS)                                       0.12       1.50 r
  U3817/Y (OAI22X1TS)                                     0.12       1.62 f
  u_fpalu_s2_br4_pp_r_reg_69_/D (EDFFX1TS)                0.00       1.62 f
  data arrival time                                                  1.62

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_69_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.76      -0.76
  data required time                                                -0.76
  --------------------------------------------------------------------------
  data required time                                                -0.76
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.38


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_9_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.36       0.36 r
  U1454/Y (INVX12TS)                                      0.09       0.44 f
  U1425/Y (CLKINVX12TS)                                   0.06       0.51 r
  U1386/Y (NOR2X8TS)                                      0.07       0.57 f
  U2136/Y (CLKINVX12TS)                                   0.07       0.64 r
  U2088/Y (INVX12TS)                                      0.06       0.70 f
  U2103/Y (NAND2X2TS)                                     0.11       0.81 r
  U1452/Y (NAND4X1TS)                                     0.22       1.04 f
  U1443/Y (NAND2X2TS)                                     0.18       1.22 r
  U1401/Y (NAND4X4TS)                                     0.17       1.39 f
  U3223/Y (INVX2TS)                                       0.09       1.48 r
  U2659/Y (NAND2X2TS)                                     0.09       1.57 f
  U3224/Y (NAND2X1TS)                                     0.12       1.68 r
  U3227/Y (NAND2X2TS)                                     0.17       1.85 f
  alumux_self_fp29i_r_reg_9_/D (DFFNSRX1TS)               0.00       1.85 f
  data arrival time                                                  1.85

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_9_/CKN (DFFNSRX1TS)             0.00       0.00 f
  library setup time                                     -0.52      -0.52
  data required time                                                -0.52
  --------------------------------------------------------------------------
  data required time                                                -0.52
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.37


  Startpoint: u_fpalu_s2_br4_pp_r_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_12_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_12_/Q (EDFFX1TS)                0.63       0.63 f
  U2705/CO (ADDHX1TS)                                     0.34       0.97 f
  U2666/Y (OR2X4TS)                                       0.27       1.24 f
  U2682/Y (AOI21X2TS)                                     0.16       1.40 r
  U3337/Y (OAI21X2TS)                                     0.15       1.55 f
  U3341/Y (AOI21X4TS)                                     0.22       1.76 r
  U2206/Y (INVX2TS)                                       0.12       1.88 f
  U3414/Y (XNOR2X1TS)                                     0.21       2.10 f
  u_fpalu_s3_ps0_r_reg_6_/D (DFFHQX4TS)                   0.00       2.10 f
  data arrival time                                                  2.10

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps0_r_reg_6_/CK (DFFHQX4TS)                  0.00       0.00 r
  library setup time                                     -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -2.10
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.37


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_60_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U2184/Y (NOR2X4TS)                                      0.07       0.36 f
  U2716/Y (AND3X6TS)                                      0.22       0.58 f
  U1246/Y (INVX4TS)                                       0.13       0.71 r
  U2475/Y (CLKINVX3TS)                                    0.14       0.85 f
  U2235/Y (NAND2X2TS)                                     0.11       0.97 r
  U2618/Y (NAND2X2TS)                                     0.12       1.08 f
  U1864/Y (OA21X2TS)                                      0.30       1.38 f
  U1804/Y (INVX2TS)                                       0.13       1.51 r
  U1786/Y (NOR2X1TS)                                      0.08       1.59 f
  u_fpalu_s2_br4_pp_r_reg_60_/D (EDFFX2TS)                0.00       1.59 f
  data arrival time                                                  1.59

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_60_/CK (EDFFX2TS)               0.00       0.00 r
  library setup time                                     -0.78      -0.78
  data required time                                                -0.78
  --------------------------------------------------------------------------
  data required time                                                -0.78
  data arrival time                                                 -1.59
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.37


  Startpoint: alu_a_29i_r_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_24_/CK (DFFHQX2TS)                      0.00       0.00 r
  alu_a_29i_r_reg_24_/Q (DFFHQX2TS)                       0.35       0.35 f
  U2736/Y (NOR2X2TS)                                      0.13       0.48 r
  U2739/Y (AND3X6TS)                                      0.25       0.73 r
  U1677/Y (INVX2TS)                                       0.10       0.83 f
  U1664/Y (OR2X2TS)                                       0.32       1.15 f
  U2740/Y (INVX2TS)                                       0.14       1.30 r
  U3505/Y (MXI2X1TS)                                      0.18       1.48 r
  U3506/Y (OAI21XLTS)                                     0.14       1.62 f
  u_fpalu_s2_br4_pp_r_reg_10_/D (EDFFX1TS)                0.00       1.62 f
  data arrival time                                                  1.62

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_10_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.75      -0.75
  data required time                                                -0.75
  --------------------------------------------------------------------------
  data required time                                                -0.75
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.37


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_a_29i_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1385/Y (INVX6TS)                                       0.08       1.05 r
  U2172/Y (NAND2X2TS)                                     0.11       1.16 f
  U2804/Y (NAND4X4TS)                                     0.13       1.29 r
  U2819/Y (NAND2X1TS)                                     0.13       1.42 f
  U2714/Y (NAND2X2TS)                                     0.12       1.53 r
  U3209/Y (INVX2TS)                                       0.09       1.63 f
  U1303/Y (NAND2X4TS)                                     0.09       1.71 r
  U1321/Y (NAND2X2TS)                                     0.10       1.81 f
  U1320/Y (NAND2X4TS)                                     0.11       1.93 r
  U3508/Y (AOI22X1TS)                                     0.11       2.04 f
  U3509/Y (NAND2X1TS)                                     0.12       2.15 r
  alu_a_29i_r_reg_0_/D (DFFHQX2TS)                        0.00       2.15 r
  data arrival time                                                  2.15

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_0_/CK (DFFHQX2TS)                       0.00       0.00 r
  library setup time                                     -0.22      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -2.15
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.37


  Startpoint: alu_a_29i_r_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_35_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_24_/CK (DFFHQX2TS)                      0.00       0.00 r
  alu_a_29i_r_reg_24_/Q (DFFHQX2TS)                       0.35       0.35 f
  U2736/Y (NOR2X2TS)                                      0.13       0.48 r
  U2739/Y (AND3X6TS)                                      0.25       0.73 r
  U1677/Y (INVX2TS)                                       0.10       0.83 f
  U1664/Y (OR2X2TS)                                       0.32       1.15 f
  U2740/Y (INVX2TS)                                       0.14       1.30 r
  U3494/Y (MXI2X1TS)                                      0.19       1.49 r
  U3497/Y (NAND2X1TS)                                     0.13       1.62 f
  u_fpalu_s2_br4_pp_r_reg_35_/D (EDFFX1TS)                0.00       1.62 f
  data arrival time                                                  1.62

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_35_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.75      -0.75
  data required time                                                -0.75
  --------------------------------------------------------------------------
  data required time                                                -0.75
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.36


  Startpoint: u_fpalu_s2_mmux_rhs_r_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_rhs_r_reg_14_/CK (DFFQX1TS)             0.00       0.00 r
  u_fpalu_s2_mmux_rhs_r_reg_14_/Q (DFFQX1TS)              0.72       0.72 f
  U1715/Y (INVX2TS)                                       0.10       0.83 r
  U2010/Y (INVX2TS)                                       0.07       0.90 f
  U3676/Y (NAND2X1TS)                                     0.10       1.00 r
  U1648/Y (NAND4XLTS)                                     0.22       1.22 f
  U3679/Y (MXI2X1TS)                                      0.29       1.51 r
  U3739/Y (MXI2X1TS)                                      0.20       1.71 f
  U3741/Y (NAND2X1TS)                                     0.13       1.84 r
  U2293/Y (XOR2XLTS)                                      0.19       2.03 r
  u_fpalu_s3_rhs_r_reg_0_/D (DFFHQX4TS)                   0.00       2.03 r
  data arrival time                                                  2.03

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_rhs_r_reg_0_/CK (DFFHQX4TS)                  0.00       0.00 r
  library setup time                                     -0.33      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -2.03
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.36


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U1454/Y (INVX12TS)                                      0.10       0.48 r
  U2382/Y (NOR2X8TS)                                      0.09       0.56 f
  U2114/Y (NAND2X2TS)                                     0.11       0.68 r
  U2483/Y (NAND4X2TS)                                     0.19       0.87 f
  U2482/Y (INVX2TS)                                       0.14       1.00 r
  U2781/Y (AOI2BB2X4TS)                                   0.20       1.20 r
  U2433/Y (AOI2BB2X1TS)                                   0.36       1.56 r
  U1295/Y (OAI21X4TS)                                     0.21       1.77 f
  U1153/Y (MX2X2TS)                                       0.27       2.04 f
  alumux_dly_r_reg_6_/D (DFFQX4TS)                        0.00       2.04 f
  data arrival time                                                  2.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_dly_r_reg_6_/CK (DFFQX4TS)                       0.00       0.00 r
  library setup time                                     -0.32      -0.32
  data required time                                                -0.32
  --------------------------------------------------------------------------
  data required time                                                -0.32
  data arrival time                                                 -2.04
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.36


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_20_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.36       0.36 r
  U1454/Y (INVX12TS)                                      0.09       0.44 f
  U1425/Y (CLKINVX12TS)                                   0.06       0.51 r
  U1386/Y (NOR2X8TS)                                      0.07       0.57 f
  U2136/Y (CLKINVX12TS)                                   0.07       0.64 r
  U2088/Y (INVX12TS)                                      0.06       0.70 f
  U2103/Y (NAND2X2TS)                                     0.11       0.81 r
  U1452/Y (NAND4X1TS)                                     0.22       1.04 f
  U1443/Y (NAND2X2TS)                                     0.18       1.22 r
  U1401/Y (NAND4X4TS)                                     0.17       1.39 f
  U3223/Y (INVX2TS)                                       0.09       1.48 r
  U2659/Y (NAND2X2TS)                                     0.09       1.57 f
  U3476/Y (NAND2X1TS)                                     0.12       1.68 r
  U3478/Y (NAND2X2TS)                                     0.16       1.84 f
  alumux_self_fp29i_r_reg_20_/D (DFFNSRX1TS)              0.00       1.84 f
  data arrival time                                                  1.84

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_20_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.52      -0.52
  data required time                                                -0.52
  --------------------------------------------------------------------------
  data required time                                                -0.52
  data arrival time                                                 -1.84
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.36


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1519/Y (INVX8TS)                                       0.07       1.04 r
  U1296/Y (NAND2X4TS)                                     0.07       1.10 f
  U1259/Y (NAND4X1TS)                                     0.11       1.22 r
  U1541/Y (NAND2X1TS)                                     0.14       1.36 f
  U2688/Y (NAND4X2TS)                                     0.17       1.53 r
  U2687/Y (AOI2BB1X4TS)                                   0.12       1.65 f
  U2525/Y (OAI21X4TS)                                     0.20       1.85 r
  U2304/Y (MX2X1TS)                                       0.25       2.10 r
  alumux_dly_r_reg_21_/D (DFFQX1TS)                       0.00       2.10 r
  data arrival time                                                  2.10

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_dly_r_reg_21_/CK (DFFQX1TS)                      0.00       0.00 r
  library setup time                                     -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -2.10
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.35


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_7_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.36       0.36 r
  U1454/Y (INVX12TS)                                      0.09       0.44 f
  U1425/Y (CLKINVX12TS)                                   0.06       0.51 r
  U1386/Y (NOR2X8TS)                                      0.07       0.57 f
  U2136/Y (CLKINVX12TS)                                   0.07       0.64 r
  U2088/Y (INVX12TS)                                      0.06       0.70 f
  U2100/Y (NAND2X8TS)                                     0.07       0.77 r
  U2143/Y (NAND4X4TS)                                     0.14       0.91 f
  U2790/Y (NAND2X2TS)                                     0.10       1.01 r
  U2141/Y (NAND3X2TS)                                     0.10       1.12 f
  U1498/Y (CLKINVX3TS)                                    0.09       1.20 r
  U1497/Y (CLKBUFX2TS)                                    0.15       1.36 r
  U1220/Y (CLKINVX2TS)                                    0.09       1.44 f
  U1364/Y (AOI22X2TS)                                     0.25       1.69 r
  U1363/Y (NAND2X4TS)                                     0.16       1.85 f
  alumux_self_fp29i_r_reg_7_/D (DFFNSRX1TS)               0.00       1.85 f
  data arrival time                                                  1.85

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_7_/CKN (DFFNSRX1TS)             0.00       0.00 f
  library setup time                                     -0.50      -0.50
  data required time                                                -0.50
  --------------------------------------------------------------------------
  data required time                                                -0.50
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.35


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1385/Y (INVX6TS)                                       0.08       1.05 r
  U1406/Y (NAND2X4TS)                                     0.07       1.12 f
  U2430/Y (NAND4X2TS)                                     0.09       1.21 r
  U2784/Y (AOI22X2TS)                                     0.12       1.34 f
  U3219/Y (NAND3X1TS)                                     0.17       1.51 r
  U3742/Y (NAND2X1TS)                                     0.14       1.65 f
  U3744/Y (NAND2X2TS)                                     0.16       1.81 r
  U3897/Y (CLKMX2X2TS)                                    0.28       2.10 r
  alumux_dly_r_reg_18_/D (DFFQX1TS)                       0.00       2.10 r
  data arrival time                                                  2.10

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_dly_r_reg_18_/CK (DFFQX1TS)                      0.00       0.00 r
  library setup time                                     -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -2.10
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.35


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_a_29i_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1396/Y (NOR2X6TS)                                      0.14       0.68 r
  U1469/Y (CLKINVX12TS)                                   0.12       0.80 f
  U1408/Y (INVX12TS)                                      0.10       0.90 r
  U1429/Y (NAND2X8TS)                                     0.08       0.98 f
  U2118/Y (NAND4X4TS)                                     0.12       1.10 r
  U2387/Y (NAND2X2TS)                                     0.11       1.21 f
  U1435/Y (NAND3X2TS)                                     0.11       1.31 r
  U1398/Y (CLKINVX2TS)                                    0.11       1.42 f
  U2464/Y (CLKBUFX2TS)                                    0.21       1.63 f
  U1771/Y (INVX2TS)                                       0.08       1.71 r
  U1293/Y (NAND2X2TS)                                     0.09       1.80 f
  U1292/Y (OAI2BB1X4TS)                                   0.12       1.91 r
  U3448/Y (INVX2TS)                                       0.08       2.00 f
  U3449/Y (NOR2X1TS)                                      0.12       2.12 r
  alu_a_29i_r_reg_10_/D (DFFHQX2TS)                       0.00       2.12 r
  data arrival time                                                  2.12

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_10_/CK (DFFHQX2TS)                      0.00       0.00 r
  library setup time                                     -0.23      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -2.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.34


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFHQX4TS)                       0.30       0.30 f
  U2184/Y (NOR2X4TS)                                      0.12       0.41 r
  U2716/Y (AND3X6TS)                                      0.25       0.67 r
  U2409/Y (INVX4TS)                                       0.11       0.78 f
  U1197/Y (NAND2X1TS)                                     0.13       0.91 r
  U3462/Y (NOR2X1TS)                                      0.11       1.02 f
  U1571/Y (CLKBUFX2TS)                                    0.24       1.26 f
  U3752/Y (MXI2X1TS)                                      0.19       1.45 r
  U2603/Y (OAI21XLTS)                                     0.14       1.59 f
  u_fpalu_s2_br4_pp_r_reg_8_/D (EDFFX1TS)                 0.00       1.59 f
  data arrival time                                                  1.59

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_8_/CK (EDFFX1TS)                0.00       0.00 r
  library setup time                                     -0.75      -0.75
  data required time                                                -0.75
  --------------------------------------------------------------------------
  data required time                                                -0.75
  data arrival time                                                 -1.59
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.34


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFHQX4TS)                       0.30       0.30 f
  U2184/Y (NOR2X4TS)                                      0.12       0.41 r
  U2716/Y (AND3X6TS)                                      0.25       0.67 r
  U2409/Y (INVX4TS)                                       0.11       0.78 f
  U1197/Y (NAND2X1TS)                                     0.13       0.91 r
  U3462/Y (NOR2X1TS)                                      0.11       1.02 f
  U1653/Y (CLKBUFX2TS)                                    0.24       1.26 f
  U3747/Y (MXI2X1TS)                                      0.19       1.45 r
  U2604/Y (OAI21XLTS)                                     0.14       1.59 f
  u_fpalu_s2_br4_pp_r_reg_7_/D (EDFFX1TS)                 0.00       1.59 f
  data arrival time                                                  1.59

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_7_/CK (EDFFX1TS)                0.00       0.00 r
  library setup time                                     -0.75      -0.75
  data required time                                                -0.75
  --------------------------------------------------------------------------
  data required time                                                -0.75
  data arrival time                                                 -1.59
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.34


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFHQX4TS)                       0.30       0.30 f
  U2184/Y (NOR2X4TS)                                      0.12       0.41 r
  U2716/Y (AND3X6TS)                                      0.25       0.67 r
  U2409/Y (INVX4TS)                                       0.11       0.78 f
  U1197/Y (NAND2X1TS)                                     0.13       0.91 r
  U3462/Y (NOR2X1TS)                                      0.11       1.02 f
  U1653/Y (CLKBUFX2TS)                                    0.24       1.26 f
  U3755/Y (MXI2X1TS)                                      0.19       1.45 r
  U2601/Y (OAI21XLTS)                                     0.14       1.59 f
  u_fpalu_s2_br4_pp_r_reg_9_/D (EDFFX1TS)                 0.00       1.59 f
  data arrival time                                                  1.59

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_9_/CK (EDFFX1TS)                0.00       0.00 r
  library setup time                                     -0.75      -0.75
  data required time                                                -0.75
  --------------------------------------------------------------------------
  data required time                                                -0.75
  data arrival time                                                 -1.59
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.34


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_a_29i_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1385/Y (INVX6TS)                                       0.08       1.05 r
  U2172/Y (NAND2X2TS)                                     0.11       1.16 f
  U2804/Y (NAND4X4TS)                                     0.13       1.29 r
  U2819/Y (NAND2X1TS)                                     0.13       1.42 f
  U2714/Y (NAND2X2TS)                                     0.12       1.53 r
  U3209/Y (INVX2TS)                                       0.09       1.63 f
  U1303/Y (NAND2X4TS)                                     0.09       1.71 r
  U1306/Y (NAND2X2TS)                                     0.10       1.81 f
  U1305/Y (NAND2X4TS)                                     0.11       1.92 r
  U3466/Y (INVX2TS)                                       0.08       2.01 f
  U3467/Y (NOR2X1TS)                                      0.11       2.11 r
  alu_a_29i_r_reg_11_/D (DFFHQX2TS)                       0.00       2.11 r
  data arrival time                                                  2.11

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_11_/CK (DFFHQX2TS)                      0.00       0.00 r
  library setup time                                     -0.23      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -2.11
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.34


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/CK (DFFHQX4TS)        0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/Q (DFFHQX4TS)         0.30       0.30 f
  U1719/Y (INVX2TS)                                       0.10       0.40 r
  U1696/Y (INVX2TS)                                       0.07       0.47 f
  U1681/Y (NOR2X2TS)                                      0.15       0.62 r
  U1583/Y (BUFX3TS)                                       0.20       0.82 r
  U1903/Y (BUFX3TS)                                       0.17       0.98 r
  U3671/Y (NAND2X1TS)                                     0.10       1.08 f
  U3674/Y (NAND4X1TS)                                     0.16       1.24 r
  U3765/Y (NAND2X1TS)                                     0.13       1.37 f
  U2244/Y (OAI21XLTS)                                     0.11       1.48 r
  U2224/Y (AOI2BB1XLTS)                                   0.13       1.61 f
  U2223/Y (OAI21XLTS)                                     0.14       1.75 r
  U2222/Y (XOR2XLTS)                                      0.26       2.01 r
  u_fpalu_s3_rhs_r_reg_4_/D (DFFHQX4TS)                   0.00       2.01 r
  data arrival time                                                  2.01

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_rhs_r_reg_4_/CK (DFFHQX4TS)                  0.00       0.00 r
  library setup time                                     -0.33      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -2.01
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.34


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[22]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1519/Y (INVX8TS)                                       0.07       1.04 r
  U1473/Y (NAND2X4TS)                                     0.07       1.10 f
  U2107/Y (OAI2BB1X4TS)                                   0.08       1.18 r
  U1635/Y (INVX4TS)                                       0.06       1.25 f
  U1397/Y (NAND2X4TS)                                     0.07       1.31 r
  U1381/Y (NAND2X2TS)                                     0.08       1.40 f
  U2801/Y (NAND4X2TS)                                     0.14       1.53 r
  U1455/Y (NOR3X2TS)                                      0.12       1.65 f
  U2159/Y (NAND3BX2TS)                                    0.15       1.80 r
  U2158/Y (CLKINVX6TS)                                    0.14       1.94 f
  U1525/Y (NAND2X2TS)                                     0.11       2.05 r
  U2085/Y (NAND2X2TS)                                     0.12       2.17 f
  U1421/Y (NAND2BX4TS)                                    0.12       2.29 r
  dout_29i[22] (out)                                      0.00       2.29 r
  data arrival time                                                  2.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -2.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.34


  Startpoint: ss_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_b_29i_r_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_4_/CK (DFFSX4TS)                0.00       0.00 r
  ss_r_reg_4_/QN (DFFSX4TS)                0.89       0.89 r
  U2683/Y (NOR2X2TS)                       0.08       0.97 f
  U2530/Y (NOR2X2TS)                       0.14       1.11 r
  U1732/Y (INVX1TS)                        0.14       1.25 f
  U2068/Y (CLKBUFX2TS)                     0.22       1.46 f
  U3914/Y (CLKBUFX2TS)                     0.25       1.71 f
  U3926/Y (AOI22X1TS)                      0.25       1.96 r
  U3928/Y (NAND2X1TS)                      0.13       2.09 f
  alu_b_29i_r_reg_22_/D (DFFHQX4TS)        0.00       2.09 f
  data arrival time                                   2.09

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)       0.00       0.00 r
  library setup time                      -0.25      -0.25
  data required time                                 -0.25
  -----------------------------------------------------------
  data required time                                 -0.25
  data arrival time                                  -2.09
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.34


  Startpoint: ss_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_b_29i_r_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_4_/CK (DFFSX4TS)                0.00       0.00 r
  ss_r_reg_4_/QN (DFFSX4TS)                0.89       0.89 r
  U2683/Y (NOR2X2TS)                       0.08       0.97 f
  U2530/Y (NOR2X2TS)                       0.14       1.11 r
  U1732/Y (INVX1TS)                        0.14       1.25 f
  U2068/Y (CLKBUFX2TS)                     0.22       1.46 f
  U3914/Y (CLKBUFX2TS)                     0.25       1.71 f
  U3923/Y (AOI22X1TS)                      0.25       1.96 r
  U3925/Y (NAND2X1TS)                      0.13       2.09 f
  alu_b_29i_r_reg_23_/D (DFFHQX4TS)        0.00       2.09 f
  data arrival time                                   2.09

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)       0.00       0.00 r
  library setup time                      -0.25      -0.25
  data required time                                 -0.25
  -----------------------------------------------------------
  data required time                                 -0.25
  data arrival time                                  -2.09
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.34


  Startpoint: ss_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_b_29i_r_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_4_/CK (DFFSX4TS)                0.00       0.00 r
  ss_r_reg_4_/QN (DFFSX4TS)                0.89       0.89 r
  U2683/Y (NOR2X2TS)                       0.08       0.97 f
  U2530/Y (NOR2X2TS)                       0.14       1.11 r
  U1732/Y (INVX1TS)                        0.14       1.25 f
  U2068/Y (CLKBUFX2TS)                     0.22       1.46 f
  U3914/Y (CLKBUFX2TS)                     0.25       1.71 f
  U3918/Y (AOI22X1TS)                      0.25       1.96 r
  U3920/Y (NAND2X1TS)                      0.13       2.09 f
  alu_b_29i_r_reg_24_/D (DFFHQX4TS)        0.00       2.09 f
  data arrival time                                   2.09

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_24_/CK (DFFHQX4TS)       0.00       0.00 r
  library setup time                      -0.25      -0.25
  data required time                                 -0.25
  -----------------------------------------------------------
  data required time                                 -0.25
  data arrival time                                  -2.09
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.34


  Startpoint: ss_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_b_29i_r_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_4_/CK (DFFSX4TS)                0.00       0.00 r
  ss_r_reg_4_/QN (DFFSX4TS)                0.89       0.89 r
  U2683/Y (NOR2X2TS)                       0.08       0.97 f
  U2530/Y (NOR2X2TS)                       0.14       1.11 r
  U1732/Y (INVX1TS)                        0.14       1.25 f
  U2068/Y (CLKBUFX2TS)                     0.22       1.46 f
  U3893/Y (CLKBUFX2TS)                     0.25       1.71 f
  U4139/Y (AOI22X1TS)                      0.25       1.96 r
  U4141/Y (NAND2X1TS)                      0.13       2.09 f
  alu_b_29i_r_reg_25_/D (DFFHQX4TS)        0.00       2.09 f
  data arrival time                                   2.09

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_25_/CK (DFFHQX4TS)       0.00       0.00 r
  library setup time                      -0.25      -0.25
  data required time                                 -0.25
  -----------------------------------------------------------
  data required time                                 -0.25
  data arrival time                                  -2.09
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.34


  Startpoint: ss_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_b_29i_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_4_/CK (DFFSX4TS)                0.00       0.00 r
  ss_r_reg_4_/QN (DFFSX4TS)                0.89       0.89 r
  U2683/Y (NOR2X2TS)                       0.08       0.97 f
  U2530/Y (NOR2X2TS)                       0.14       1.11 r
  U1732/Y (INVX1TS)                        0.14       1.25 f
  U2068/Y (CLKBUFX2TS)                     0.22       1.46 f
  U3893/Y (CLKBUFX2TS)                     0.25       1.71 f
  U3945/Y (AOI22X1TS)                      0.25       1.96 r
  U3947/Y (NAND2X1TS)                      0.13       2.09 f
  alu_b_29i_r_reg_8_/D (DFFHQX4TS)         0.00       2.09 f
  data arrival time                                   2.09

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_8_/CK (DFFHQX4TS)        0.00       0.00 r
  library setup time                      -0.25      -0.25
  data required time                                 -0.25
  -----------------------------------------------------------
  data required time                                 -0.25
  data arrival time                                  -2.09
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.34


  Startpoint: ss_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_b_29i_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_4_/CK (DFFSX4TS)                0.00       0.00 r
  ss_r_reg_4_/QN (DFFSX4TS)                0.89       0.89 r
  U2683/Y (NOR2X2TS)                       0.08       0.97 f
  U2530/Y (NOR2X2TS)                       0.14       1.11 r
  U1732/Y (INVX1TS)                        0.14       1.25 f
  U2068/Y (CLKBUFX2TS)                     0.22       1.46 f
  U3914/Y (CLKBUFX2TS)                     0.25       1.71 f
  U3915/Y (AOI22X1TS)                      0.25       1.96 r
  U3917/Y (NAND2X1TS)                      0.13       2.09 f
  alu_b_29i_r_reg_1_/D (DFFHQX4TS)         0.00       2.09 f
  data arrival time                                   2.09

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_1_/CK (DFFHQX4TS)        0.00       0.00 r
  library setup time                      -0.25      -0.25
  data required time                                 -0.25
  -----------------------------------------------------------
  data required time                                 -0.25
  data arrival time                                  -2.09
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.34


  Startpoint: ss_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_b_29i_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_4_/CK (DFFSX4TS)                0.00       0.00 r
  ss_r_reg_4_/QN (DFFSX4TS)                0.89       0.89 r
  U2683/Y (NOR2X2TS)                       0.08       0.97 f
  U2530/Y (NOR2X2TS)                       0.14       1.11 r
  U1732/Y (INVX1TS)                        0.14       1.25 f
  U2068/Y (CLKBUFX2TS)                     0.22       1.46 f
  U3893/Y (CLKBUFX2TS)                     0.25       1.71 f
  U3929/Y (AOI22X1TS)                      0.25       1.96 r
  U3931/Y (NAND2X1TS)                      0.13       2.09 f
  alu_b_29i_r_reg_9_/D (DFFHQX4TS)         0.00       2.09 f
  data arrival time                                   2.09

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_9_/CK (DFFHQX4TS)        0.00       0.00 r
  library setup time                      -0.25      -0.25
  data required time                                 -0.25
  -----------------------------------------------------------
  data required time                                 -0.25
  data arrival time                                  -2.09
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.34


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_a_29i_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1519/Y (INVX8TS)                                       0.07       1.04 r
  U1473/Y (NAND2X4TS)                                     0.07       1.10 f
  U2107/Y (OAI2BB1X4TS)                                   0.08       1.18 r
  U1635/Y (INVX4TS)                                       0.06       1.25 f
  U1397/Y (NAND2X4TS)                                     0.07       1.31 r
  U1381/Y (NAND2X2TS)                                     0.08       1.40 f
  U2801/Y (NAND4X2TS)                                     0.14       1.53 r
  U3215/Y (NAND2X1TS)                                     0.15       1.68 f
  U3216/Y (NAND3X2TS)                                     0.18       1.86 r
  U4156/Y (AOI22X1TS)                                     0.15       2.00 f
  U4157/Y (NAND2X1TS)                                     0.12       2.13 r
  alu_a_29i_r_reg_5_/D (DFFHQX4TS)                        0.00       2.13 r
  data arrival time                                                  2.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_5_/CK (DFFHQX4TS)                       0.00       0.00 r
  library setup time                                     -0.21      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -2.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.33


  Startpoint: u_fpalu_s2_mmux_rhs_r_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_rhs_r_reg_14_/CK (DFFQX1TS)             0.00       0.00 r
  u_fpalu_s2_mmux_rhs_r_reg_14_/Q (DFFQX1TS)              0.72       0.72 f
  U1715/Y (INVX2TS)                                       0.10       0.83 r
  U2010/Y (INVX2TS)                                       0.07       0.90 f
  U3676/Y (NAND2X1TS)                                     0.10       1.00 r
  U1648/Y (NAND4XLTS)                                     0.22       1.22 f
  U3699/Y (MXI2X1TS)                                      0.27       1.49 r
  U3700/Y (MXI2X1TS)                                      0.20       1.69 f
  U3701/Y (NAND2X1TS)                                     0.14       1.82 r
  U1621/Y (XOR2X1TS)                                      0.23       2.05 f
  u_fpalu_s3_rhs_r_reg_12_/D (DFFHQX4TS)                  0.00       2.05 f
  data arrival time                                                  2.05

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_rhs_r_reg_12_/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -2.05
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.32


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_15_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U1454/Y (INVX12TS)                                      0.10       0.48 r
  U2382/Y (NOR2X8TS)                                      0.09       0.56 f
  U2410/Y (CLKINVX12TS)                                   0.07       0.63 r
  U1417/Y (INVX4TS)                                       0.08       0.71 f
  U2806/Y (NAND2X1TS)                                     0.13       0.84 r
  U2164/Y (NAND4X2TS)                                     0.17       1.01 f
  U2375/Y (NAND2X2TS)                                     0.12       1.13 r
  U2807/Y (NAND4X2TS)                                     0.18       1.31 f
  U2434/Y (CLKINVX1TS)                                    0.13       1.44 r
  U2435/Y (INVX2TS)                                       0.08       1.52 f
  U3236/Y (NAND2X1TS)                                     0.11       1.63 r
  U3238/Y (NAND2X2TS)                                     0.16       1.80 f
  alumux_self_fp29i_r_reg_15_/D (DFFNSRX1TS)              0.00       1.80 f
  data arrival time                                                  1.80

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_15_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.52      -0.52
  data required time                                                -0.52
  --------------------------------------------------------------------------
  data required time                                                -0.52
  data arrival time                                                 -1.80
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.32


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[15]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1385/Y (INVX6TS)                                       0.08       1.05 r
  U2172/Y (NAND2X2TS)                                     0.11       1.16 f
  U2804/Y (NAND4X4TS)                                     0.13       1.29 r
  U2173/Y (NAND2X2TS)                                     0.10       1.39 f
  U2807/Y (NAND4X2TS)                                     0.13       1.52 r
  U2434/Y (CLKINVX1TS)                                    0.13       1.65 f
  U2435/Y (INVX2TS)                                       0.10       1.75 r
  U3236/Y (NAND2X1TS)                                     0.11       1.86 f
  U3238/Y (NAND2X2TS)                                     0.16       2.02 r
  U3239/Y (CLKBUFX2TS)                                    0.24       2.26 r
  dout_29i[15] (out)                                      0.00       2.26 r
  data arrival time                                                  2.26

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -2.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.31


  Startpoint: ss_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_b_29i_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_4_/CK (DFFSX4TS)                0.00       0.00 r
  ss_r_reg_4_/QN (DFFSX4TS)                0.89       0.89 r
  U2683/Y (NOR2X2TS)                       0.08       0.97 f
  U2530/Y (NOR2X2TS)                       0.14       1.11 r
  U2768/Y (AND2X4TS)                       0.23       1.34 r
  U1312/Y (BUFX12TS)                       0.15       1.48 r
  U1311/Y (INVX8TS)                        0.05       1.53 f
  U2019/Y (OR2X4TS)                        0.22       1.76 f
  U1960/Y (INVX2TS)                        0.11       1.87 r
  U3958/Y (AOI22X1TS)                      0.12       1.99 f
  U3960/Y (NAND2X1TS)                      0.11       2.10 r
  alu_b_29i_r_reg_4_/D (DFFHQX4TS)         0.00       2.10 r
  data arrival time                                   2.10

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_4_/CK (DFFHQX4TS)        0.00       0.00 r
  library setup time                      -0.21      -0.21
  data required time                                 -0.21
  -----------------------------------------------------------
  data required time                                 -0.21
  data arrival time                                  -2.10
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.31


  Startpoint: ss_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_b_29i_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_4_/CK (DFFSX4TS)                0.00       0.00 r
  ss_r_reg_4_/QN (DFFSX4TS)                0.89       0.89 r
  U2683/Y (NOR2X2TS)                       0.08       0.97 f
  U2530/Y (NOR2X2TS)                       0.14       1.11 r
  U2768/Y (AND2X4TS)                       0.23       1.34 r
  U1312/Y (BUFX12TS)                       0.15       1.48 r
  U1311/Y (INVX8TS)                        0.05       1.53 f
  U2019/Y (OR2X4TS)                        0.22       1.76 f
  U1959/Y (INVX2TS)                        0.11       1.87 r
  U3955/Y (AOI22X1TS)                      0.12       1.99 f
  U3957/Y (NAND2X1TS)                      0.11       2.10 r
  alu_b_29i_r_reg_5_/D (DFFHQX4TS)         0.00       2.10 r
  data arrival time                                   2.10

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_5_/CK (DFFHQX4TS)        0.00       0.00 r
  library setup time                      -0.21      -0.21
  data required time                                 -0.21
  -----------------------------------------------------------
  data required time                                 -0.21
  data arrival time                                  -2.10
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.31


  Startpoint: ss_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_b_29i_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_4_/CK (DFFSX4TS)                0.00       0.00 r
  ss_r_reg_4_/QN (DFFSX4TS)                0.89       0.89 r
  U2683/Y (NOR2X2TS)                       0.08       0.97 f
  U2530/Y (NOR2X2TS)                       0.14       1.11 r
  U2768/Y (AND2X4TS)                       0.23       1.34 r
  U1312/Y (BUFX12TS)                       0.15       1.48 r
  U1311/Y (INVX8TS)                        0.05       1.53 f
  U2019/Y (OR2X4TS)                        0.22       1.76 f
  U1961/Y (INVX2TS)                        0.11       1.87 r
  U3961/Y (AOI22X1TS)                      0.12       1.99 f
  U3963/Y (NAND2X1TS)                      0.11       2.10 r
  alu_b_29i_r_reg_3_/D (DFFHQX4TS)         0.00       2.10 r
  data arrival time                                   2.10

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_3_/CK (DFFHQX4TS)        0.00       0.00 r
  library setup time                      -0.21      -0.21
  data required time                                 -0.21
  -----------------------------------------------------------
  data required time                                 -0.21
  data arrival time                                  -2.10
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.31


  Startpoint: ss_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_b_29i_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_4_/CK (DFFSX4TS)                0.00       0.00 r
  ss_r_reg_4_/QN (DFFSX4TS)                0.89       0.89 r
  U2683/Y (NOR2X2TS)                       0.08       0.97 f
  U2530/Y (NOR2X2TS)                       0.14       1.11 r
  U2768/Y (AND2X4TS)                       0.23       1.34 r
  U1312/Y (BUFX12TS)                       0.15       1.48 r
  U1311/Y (INVX8TS)                        0.05       1.53 f
  U2019/Y (OR2X4TS)                        0.22       1.76 f
  U1960/Y (INVX2TS)                        0.11       1.87 r
  U3965/Y (AOI22X1TS)                      0.12       1.99 f
  U3967/Y (NAND2X1TS)                      0.11       2.10 r
  alu_b_29i_r_reg_2_/D (DFFHQX4TS)         0.00       2.10 r
  data arrival time                                   2.10

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_2_/CK (DFFHQX4TS)        0.00       0.00 r
  library setup time                      -0.21      -0.21
  data required time                                 -0.21
  -----------------------------------------------------------
  data required time                                 -0.21
  data arrival time                                  -2.10
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.31


  Startpoint: u_fpalu_s2_br4_pp_r_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_12_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_12_/Q (EDFFX1TS)                0.65       0.65 r
  U2705/CO (ADDHX1TS)                                     0.27       0.93 r
  U2666/Y (OR2X4TS)                                       0.19       1.12 r
  U3330/Y (NAND2X1TS)                                     0.13       1.24 f
  U3337/Y (OAI21X2TS)                                     0.24       1.48 r
  U3409/Y (INVX2TS)                                       0.14       1.62 f
  U3415/Y (OAI21X1TS)                                     0.16       1.78 r
  U3418/Y (XNOR2X1TS)                                     0.25       2.03 f
  u_fpalu_s3_ps0_r_reg_5_/D (DFFHQX4TS)                   0.00       2.03 f
  data arrival time                                                  2.03

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps0_r_reg_5_/CK (DFFHQX4TS)                  0.00       0.00 r
  library setup time                                     -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -2.03
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.30


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[9]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1519/Y (INVX8TS)                                       0.07       1.04 r
  U1473/Y (NAND2X4TS)                                     0.07       1.10 f
  U2107/Y (OAI2BB1X4TS)                                   0.08       1.18 r
  U1635/Y (INVX4TS)                                       0.06       1.25 f
  U1397/Y (NAND2X4TS)                                     0.07       1.31 r
  U2182/Y (NAND2X2TS)                                     0.11       1.42 f
  U1401/Y (NAND4X4TS)                                     0.14       1.56 r
  U3223/Y (INVX2TS)                                       0.08       1.65 f
  U2659/Y (NAND2X2TS)                                     0.08       1.73 r
  U3224/Y (NAND2X1TS)                                     0.11       1.84 f
  U3227/Y (NAND2X2TS)                                     0.17       2.01 r
  U2259/Y (CLKBUFX2TS)                                    0.24       2.25 r
  dout_29i[9] (out)                                       0.00       2.25 r
  data arrival time                                                  2.25

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -2.25
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.30


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[8]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1385/Y (INVX6TS)                                       0.08       1.05 r
  U1451/Y (NAND2X2TS)                                     0.08       1.13 f
  U2164/Y (NAND4X2TS)                                     0.11       1.25 r
  U2809/Y (NAND2X1TS)                                     0.15       1.40 f
  U2678/Y (NAND4X2TS)                                     0.18       1.59 r
  U3221/Y (INVX2TS)                                       0.10       1.68 f
  U2664/Y (NAND2X2TS)                                     0.09       1.78 r
  U1332/Y (NAND2X2TS)                                     0.12       1.89 f
  U1331/Y (NAND3X4TS)                                     0.13       2.03 r
  U1616/Y (CLKBUFX2TS)                                    0.22       2.25 r
  dout_29i[8] (out)                                       0.00       2.25 r
  data arrival time                                                  2.25

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -2.25
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.30


  Startpoint: alu_a_29i_r_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_68_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_24_/CK (DFFHQX2TS)                      0.00       0.00 r
  alu_a_29i_r_reg_24_/Q (DFFHQX2TS)                       0.35       0.35 f
  U2736/Y (NOR2X2TS)                                      0.13       0.48 r
  U2739/Y (AND3X6TS)                                      0.25       0.73 r
  U1228/Y (INVX2TS)                                       0.14       0.88 f
  U2751/Y (MXI2X2TS)                                      0.27       1.14 f
  U2340/Y (INVX2TS)                                       0.20       1.34 r
  U1338/Y (INVX6TS)                                       0.10       1.44 f
  U1337/Y (INVX4TS)                                       0.08       1.53 r
  U2752/Y (OAI22X1TS)                                     0.13       1.65 f
  U1562/Y (MX2X1TS)                                       0.32       1.97 f
  u_fpalu_s2_br4_pp_r_reg_68_/D (DFFQX4TS)                0.00       1.97 f
  data arrival time                                                  1.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_68_/CK (DFFQX4TS)               0.00       0.00 r
  library setup time                                     -0.32      -0.32
  data required time                                                -0.32
  --------------------------------------------------------------------------
  data required time                                                -0.32
  data arrival time                                                 -1.97
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.29


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_a_29i_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1519/Y (INVX8TS)                                       0.07       1.04 r
  U1296/Y (NAND2X4TS)                                     0.07       1.10 f
  U2170/Y (NAND4X2TS)                                     0.10       1.20 r
  U2166/Y (NAND2X2TS)                                     0.11       1.31 f
  U1410/Y (OAI2BB1X4TS)                                   0.10       1.41 r
  U1383/Y (NOR2X4TS)                                      0.07       1.48 f
  U3217/Y (BUFX3TS)                                       0.19       1.67 f
  U2526/Y (OAI21X4TS)                                     0.20       1.87 r
  U3901/Y (AND2X2TS)                                      0.23       2.10 r
  alu_a_29i_r_reg_17_/D (DFFHQX4TS)                       0.00       2.10 r
  data arrival time                                                  2.10

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_17_/CK (DFFHQX4TS)                      0.00       0.00 r
  library setup time                                     -0.20      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -2.10
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.29


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/CK (DFFHQX4TS)        0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/Q (DFFHQX4TS)         0.30       0.30 f
  U1719/Y (INVX2TS)                                       0.10       0.40 r
  U1696/Y (INVX2TS)                                       0.07       0.47 f
  U1681/Y (NOR2X2TS)                                      0.15       0.62 r
  U1583/Y (BUFX3TS)                                       0.20       0.82 r
  U1903/Y (BUFX3TS)                                       0.17       0.98 r
  U3636/Y (NAND2X1TS)                                     0.09       1.08 f
  U3638/Y (NAND3X1TS)                                     0.15       1.22 r
  U3639/Y (NAND2X1TS)                                     0.19       1.41 f
  U3640/Y (NAND2X1TS)                                     0.14       1.55 r
  U3641/Y (NAND4BBX1TS)                                   0.20       1.75 f
  U1624/Y (XOR2X1TS)                                      0.25       2.01 f
  u_fpalu_s3_rhs_r_reg_3_/D (DFFHQX4TS)                   0.00       2.01 f
  data arrival time                                                  2.01

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_rhs_r_reg_3_/CK (DFFHQX4TS)                  0.00       0.00 r
  library setup time                                     -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -2.01
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.28


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_13_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.34       0.34 r
  U2124/Y (INVX8TS)                                       0.08       0.43 f
  U2386/Y (CLKINVX12TS)                                   0.06       0.49 r
  U1458/Y (NOR2X6TS)                                      0.06       0.55 f
  U1466/Y (CLKINVX12TS)                                   0.07       0.62 r
  U1390/Y (INVX12TS)                                      0.07       0.68 f
  U1439/Y (NAND2X8TS)                                     0.07       0.76 r
  U1432/Y (NAND4X4TS)                                     0.13       0.88 f
  U1441/Y (NAND2X4TS)                                     0.09       0.97 r
  U2788/Y (NAND4X2TS)                                     0.15       1.12 f
  U1409/Y (CLKINVX2TS)                                    0.09       1.21 r
  U1474/Y (CLKBUFX2TS)                                    0.16       1.37 r
  U1219/Y (CLKINVX2TS)                                    0.10       1.47 f
  U3231/Y (NAND2X1TS)                                     0.13       1.60 r
  U3233/Y (NAND2X2TS)                                     0.16       1.76 f
  alumux_self_fp29i_r_reg_13_/D (DFFNSRX1TS)              0.00       1.76 f
  data arrival time                                                  1.76

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_13_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.52      -0.52
  data required time                                                -0.52
  --------------------------------------------------------------------------
  data required time                                                -0.52
  data arrival time                                                 -1.76
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.28


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_6_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U1454/Y (INVX12TS)                                      0.10       0.48 r
  U2382/Y (NOR2X8TS)                                      0.09       0.56 f
  U2114/Y (NAND2X2TS)                                     0.11       0.68 r
  U2483/Y (NAND4X2TS)                                     0.19       0.87 f
  U2482/Y (INVX2TS)                                       0.14       1.00 r
  U2781/Y (AOI2BB2X4TS)                                   0.20       1.20 r
  U2433/Y (AOI2BB2X1TS)                                   0.36       1.56 r
  U1295/Y (OAI21X4TS)                                     0.21       1.77 f
  alumux_self_fp29i_r_reg_6_/D (DFFNSRX1TS)               0.00       1.77 f
  data arrival time                                                  1.77

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_6_/CKN (DFFNSRX1TS)             0.00       0.00 f
  library setup time                                     -0.51      -0.51
  data required time                                                -0.51
  --------------------------------------------------------------------------
  data required time                                                -0.51
  data arrival time                                                 -1.77
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.28


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/CK (DFFHQX4TS)        0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/Q (DFFHQX4TS)         0.30       0.30 f
  U1719/Y (INVX2TS)                                       0.10       0.40 r
  U1696/Y (INVX2TS)                                       0.07       0.47 f
  U1681/Y (NOR2X2TS)                                      0.15       0.62 r
  U1583/Y (BUFX3TS)                                       0.20       0.82 r
  U1903/Y (BUFX3TS)                                       0.17       0.98 r
  U3690/Y (NAND2X1TS)                                     0.10       1.08 f
  U3691/Y (NAND4X1TS)                                     0.21       1.29 r
  U3702/Y (OAI22X1TS)                                     0.18       1.47 f
  U3711/Y (NAND3BX1TS)                                    0.29       1.76 f
  U1627/Y (XOR2X1TS)                                      0.24       2.00 f
  u_fpalu_s3_rhs_r_reg_5_/D (DFFHQX4TS)                   0.00       2.00 f
  data arrival time                                                  2.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_rhs_r_reg_5_/CK (DFFHQX4TS)                  0.00       0.00 r
  library setup time                                     -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -2.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.27


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_3_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.36       0.36 r
  U1454/Y (INVX12TS)                                      0.09       0.44 f
  U1425/Y (CLKINVX12TS)                                   0.06       0.51 r
  U1464/Y (NOR2X6TS)                                      0.07       0.58 f
  U2161/Y (CLKINVX12TS)                                   0.06       0.64 r
  U1521/Y (INVX8TS)                                       0.06       0.70 f
  U2104/Y (NAND2X2TS)                                     0.10       0.80 r
  U2108/Y (NAND4X4TS)                                     0.12       0.92 f
  U1300/Y (NAND2X2TS)                                     0.10       1.02 r
  U2787/Y (NAND4X2TS)                                     0.14       1.16 f
  U2123/Y (CLKINVX3TS)                                    0.09       1.25 r
  U1477/Y (CLKBUFX2TS)                                    0.16       1.41 r
  U1290/Y (CLKINVX3TS)                                    0.09       1.50 f
  U1315/Y (NAND2X2TS)                                     0.11       1.60 r
  U1314/Y (NAND3X4TS)                                     0.16       1.76 f
  alumux_self_fp29i_r_reg_3_/D (DFFNSRX1TS)               0.00       1.76 f
  data arrival time                                                  1.76

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_3_/CKN (DFFNSRX1TS)             0.00       0.00 f
  library setup time                                     -0.51      -0.51
  data required time                                                -0.51
  --------------------------------------------------------------------------
  data required time                                                -0.51
  data arrival time                                                 -1.76
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.27


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[28]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1519/Y (INVX8TS)                                       0.07       1.04 r
  U1473/Y (NAND2X4TS)                                     0.07       1.10 f
  U2107/Y (OAI2BB1X4TS)                                   0.08       1.18 r
  U1635/Y (INVX4TS)                                       0.06       1.25 f
  U1397/Y (NAND2X4TS)                                     0.07       1.31 r
  U1381/Y (NAND2X2TS)                                     0.08       1.40 f
  U2801/Y (NAND4X2TS)                                     0.14       1.53 r
  U1455/Y (NOR3X2TS)                                      0.12       1.65 f
  U2159/Y (NAND3BX2TS)                                    0.15       1.80 r
  U1487/Y (CLKBUFX2TS)                                    0.19       1.99 r
  U2099/Y (OAI2BB1X4TS)                                   0.23       2.22 r
  dout_29i[28] (out)                                      0.00       2.22 r
  data arrival time                                                  2.22

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -2.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.27


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_16_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.34       0.34 r
  U2124/Y (INVX8TS)                                       0.08       0.43 f
  U2386/Y (CLKINVX12TS)                                   0.06       0.49 r
  U1458/Y (NOR2X6TS)                                      0.06       0.55 f
  U1466/Y (CLKINVX12TS)                                   0.07       0.62 r
  U1390/Y (INVX12TS)                                      0.07       0.68 f
  U1520/Y (CLKINVX12TS)                                   0.06       0.74 r
  U1519/Y (INVX8TS)                                       0.05       0.79 f
  U1473/Y (NAND2X4TS)                                     0.06       0.85 r
  U2107/Y (OAI2BB1X4TS)                                   0.08       0.94 f
  U1635/Y (INVX4TS)                                       0.08       1.01 r
  U1397/Y (NAND2X4TS)                                     0.07       1.08 f
  U1381/Y (NAND2X2TS)                                     0.08       1.16 r
  U2801/Y (NAND4X2TS)                                     0.16       1.32 f
  U1440/Y (CLKBUFX2TS)                                    0.24       1.56 f
  U1289/Y (NAND2X2TS)                                     0.11       1.67 r
  U1288/Y (NAND2X4TS)                                     0.11       1.78 f
  alumux_self_fp29i_r_reg_16_/D (DFFNSRX1TS)              0.00       1.78 f
  data arrival time                                                  1.78

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_16_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.27


  Startpoint: u_fpalu_s2_mmux_rhs_r_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_rhs_r_reg_14_/CK (DFFQX1TS)             0.00       0.00 r
  u_fpalu_s2_mmux_rhs_r_reg_14_/Q (DFFQX1TS)              0.72       0.72 f
  U1715/Y (INVX2TS)                                       0.10       0.83 r
  U2010/Y (INVX2TS)                                       0.07       0.90 f
  U3656/Y (AOI22X1TS)                                     0.21       1.12 r
  U3657/Y (OAI21X1TS)                                     0.18       1.30 f
  U3759/Y (MXI2X1TS)                                      0.26       1.56 r
  U3761/Y (OAI21X1TS)                                     0.21       1.77 f
  U1628/Y (XOR2X1TS)                                      0.22       2.00 f
  u_fpalu_s3_rhs_r_reg_6_/D (DFFHQX4TS)                   0.00       2.00 f
  data arrival time                                                  2.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_rhs_r_reg_6_/CK (DFFHQX4TS)                  0.00       0.00 r
  library setup time                                     -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -2.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.27


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_4_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U1454/Y (INVX12TS)                                      0.10       0.48 r
  U2382/Y (NOR2X8TS)                                      0.09       0.56 f
  U2410/Y (CLKINVX12TS)                                   0.07       0.63 r
  U1417/Y (INVX4TS)                                       0.08       0.71 f
  U2806/Y (NAND2X1TS)                                     0.13       0.84 r
  U2164/Y (NAND4X2TS)                                     0.17       1.01 f
  U2375/Y (NAND2X2TS)                                     0.12       1.13 r
  U2807/Y (NAND4X2TS)                                     0.18       1.31 f
  U2434/Y (CLKINVX1TS)                                    0.13       1.44 r
  U2435/Y (INVX2TS)                                       0.08       1.52 f
  U1298/Y (NAND2X2TS)                                     0.10       1.62 r
  U1297/Y (NAND3X4TS)                                     0.14       1.76 f
  alumux_self_fp29i_r_reg_4_/D (DFFNSRX1TS)               0.00       1.76 f
  data arrival time                                                  1.76

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_4_/CKN (DFFNSRX1TS)             0.00       0.00 f
  library setup time                                     -0.51      -0.51
  data required time                                                -0.51
  --------------------------------------------------------------------------
  data required time                                                -0.51
  data arrival time                                                 -1.76
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.27


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_5_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U1454/Y (INVX12TS)                                      0.10       0.48 r
  U2382/Y (NOR2X8TS)                                      0.09       0.56 f
  U2410/Y (CLKINVX12TS)                                   0.07       0.63 r
  U1475/Y (INVX8TS)                                       0.06       0.70 f
  U1388/Y (NAND2X6TS)                                     0.09       0.79 r
  U1438/Y (NAND4X4TS)                                     0.13       0.92 f
  U2128/Y (NAND2BX2TS)                                    0.12       1.04 r
  U2116/Y (OAI2BB1X4TS)                                   0.10       1.14 f
  U1507/Y (NAND2X4TS)                                     0.08       1.22 r
  U1457/Y (CLKINVX6TS)                                    0.08       1.30 f
  U2095/Y (NAND2XLTS)                                     0.17       1.47 r
  U3216/Y (NAND3X2TS)                                     0.25       1.72 f
  alumux_self_fp29i_r_reg_5_/D (DFFNSRX1TS)               0.00       1.72 f
  data arrival time                                                  1.72

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_5_/CKN (DFFNSRX1TS)             0.00       0.00 f
  library setup time                                     -0.55      -0.55
  data required time                                                -0.55
  --------------------------------------------------------------------------
  data required time                                                -0.55
  data arrival time                                                 -1.72
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.27


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_a_29i_r_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1519/Y (INVX8TS)                                       0.07       1.04 r
  U1296/Y (NAND2X4TS)                                     0.07       1.10 f
  U1259/Y (NAND4X1TS)                                     0.11       1.22 r
  U1541/Y (NAND2X1TS)                                     0.14       1.36 f
  U2688/Y (NAND4X2TS)                                     0.17       1.53 r
  U2687/Y (AOI2BB1X4TS)                                   0.12       1.65 f
  U2525/Y (OAI21X4TS)                                     0.20       1.85 r
  U1557/Y (AND2X2TS)                                      0.23       2.07 r
  alu_a_29i_r_reg_21_/D (DFFHQX4TS)                       0.00       2.07 r
  data arrival time                                                  2.07

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_21_/CK (DFFHQX4TS)                      0.00       0.00 r
  library setup time                                     -0.20      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -2.07
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.27


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/CK (DFFHQX4TS)        0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/Q (DFFHQX4TS)         0.30       0.30 f
  U1719/Y (INVX2TS)                                       0.10       0.40 r
  U1696/Y (INVX2TS)                                       0.07       0.47 f
  U1681/Y (NOR2X2TS)                                      0.15       0.62 r
  U1583/Y (BUFX3TS)                                       0.20       0.82 r
  U1903/Y (BUFX3TS)                                       0.17       0.98 r
  U3690/Y (NAND2X1TS)                                     0.10       1.08 f
  U3691/Y (NAND4X1TS)                                     0.21       1.29 r
  U3696/Y (NOR2X1TS)                                      0.14       1.42 f
  U3697/Y (MXI2X1TS)                                      0.16       1.59 r
  U3698/Y (NAND2BX1TS)                                    0.15       1.74 f
  U2299/Y (XOR2XLTS)                                      0.20       1.94 r
  u_fpalu_s3_rhs_r_reg_13_/D (DFFHQX4TS)                  0.00       1.94 r
  data arrival time                                                  1.94

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_rhs_r_reg_13_/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.33      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.94
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.27


  Startpoint: regf_addr_r_reg_0_
              (falling edge-triggered flip-flop clocked by clk')
  Endpoint: regf_addr_r_reg_5_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (fall edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  regf_addr_r_reg_0_/CKN (DFFNSRX1TS)      0.00       0.00 f
  regf_addr_r_reg_0_/QN (DFFNSRX1TS)       0.98       0.98 f
  U1917/Y (INVX2TS)                        0.09       1.07 r
  U2481/Y (NAND3X2TS)                      0.15       1.22 f
  U3681/Y (NOR2X1TS)                       0.21       1.42 r
  U3682/Y (XNOR2X1TS)                      0.21       1.63 r
  U1799/Y (NOR2X1TS)                       0.14       1.78 f
  regf_addr_r_reg_5_/D (DFFNSRX1TS)        0.00       1.78 f
  data arrival time                                   1.78

  clock clk (fall edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  regf_addr_r_reg_5_/CKN (DFFNSRX1TS)      0.00       0.00 f
  library setup time                      -0.49      -0.49
  data required time                                 -0.49
  -----------------------------------------------------------
  data required time                                 -0.49
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.26


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[3]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U1454/Y (INVX12TS)                                      0.10       0.48 r
  U1425/Y (CLKINVX12TS)                                   0.08       0.55 f
  U1464/Y (NOR2X6TS)                                      0.17       0.72 r
  U2161/Y (CLKINVX12TS)                                   0.11       0.83 f
  U1521/Y (INVX8TS)                                       0.09       0.92 r
  U2104/Y (NAND2X2TS)                                     0.11       1.03 f
  U2108/Y (NAND4X4TS)                                     0.11       1.14 r
  U1300/Y (NAND2X2TS)                                     0.10       1.24 f
  U2787/Y (NAND4X2TS)                                     0.12       1.36 r
  U2123/Y (CLKINVX3TS)                                    0.10       1.46 f
  U1477/Y (CLKBUFX2TS)                                    0.20       1.66 f
  U1290/Y (CLKINVX3TS)                                    0.09       1.74 r
  U1315/Y (NAND2X2TS)                                     0.10       1.84 f
  U1314/Y (NAND3X4TS)                                     0.15       1.99 r
  U1556/Y (CLKBUFX2TS)                                    0.22       2.21 r
  dout_29i[3] (out)                                       0.00       2.21 r
  data arrival time                                                  2.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -2.21
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.26


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[13]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1396/Y (NOR2X6TS)                                      0.14       0.68 r
  U1469/Y (CLKINVX12TS)                                   0.12       0.80 f
  U1408/Y (INVX12TS)                                      0.10       0.90 r
  U1434/Y (NAND2X8TS)                                     0.09       0.99 f
  U1403/Y (NAND3X8TS)                                     0.11       1.10 r
  U1402/Y (NAND2X4TS)                                     0.08       1.19 f
  U2788/Y (NAND4X2TS)                                     0.11       1.30 r
  U1409/Y (CLKINVX2TS)                                    0.12       1.42 f
  U1474/Y (CLKBUFX2TS)                                    0.20       1.62 f
  U1219/Y (CLKINVX2TS)                                    0.08       1.70 r
  U3231/Y (NAND2X1TS)                                     0.11       1.81 f
  U3233/Y (NAND2X2TS)                                     0.16       1.97 r
  U3234/Y (CLKBUFX2TS)                                    0.24       2.21 r
  dout_29i[13] (out)                                      0.00       2.21 r
  data arrival time                                                  2.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -2.21
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.26


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[4]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1385/Y (INVX6TS)                                       0.08       1.05 r
  U2172/Y (NAND2X2TS)                                     0.11       1.16 f
  U2804/Y (NAND4X4TS)                                     0.13       1.29 r
  U2173/Y (NAND2X2TS)                                     0.10       1.39 f
  U2807/Y (NAND4X2TS)                                     0.13       1.52 r
  U2434/Y (CLKINVX1TS)                                    0.13       1.65 f
  U2435/Y (INVX2TS)                                       0.10       1.75 r
  U1298/Y (NAND2X2TS)                                     0.10       1.85 f
  U1297/Y (NAND3X4TS)                                     0.13       1.99 r
  U2256/Y (CLKBUFX2TS)                                    0.22       2.21 r
  dout_29i[4] (out)                                       0.00       2.21 r
  data arrival time                                                  2.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -2.21
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.26


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1692/Y (CLKBUFX2TS)                                    0.19       0.99 r
  U1988/Y (CLKBUFX2TS)                                    0.21       1.20 r
  U1938/Y (CLKBUFX2TS)                                    0.20       1.40 r
  u_fpalu_s2_br4_pp_r_reg_5_/E (EDFFX1TS)                 0.00       1.40 r
  data arrival time                                                  1.40

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_5_/CK (EDFFX1TS)                0.00       0.00 r
  library setup time                                     -0.85      -0.85
  data required time                                                -0.85
  --------------------------------------------------------------------------
  data required time                                                -0.85
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.25


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1692/Y (CLKBUFX2TS)                                    0.19       0.99 r
  U1988/Y (CLKBUFX2TS)                                    0.21       1.20 r
  U1938/Y (CLKBUFX2TS)                                    0.20       1.40 r
  u_fpalu_s2_br4_pp_r_reg_6_/E (EDFFX1TS)                 0.00       1.40 r
  data arrival time                                                  1.40

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_6_/CK (EDFFX1TS)                0.00       0.00 r
  library setup time                                     -0.85      -0.85
  data required time                                                -0.85
  --------------------------------------------------------------------------
  data required time                                                -0.85
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.25


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[1]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U1454/Y (INVX12TS)                                      0.10       0.48 r
  U1425/Y (CLKINVX12TS)                                   0.08       0.55 f
  U1464/Y (NOR2X6TS)                                      0.17       0.72 r
  U2161/Y (CLKINVX12TS)                                   0.11       0.83 f
  U1521/Y (INVX8TS)                                       0.09       0.92 r
  U2102/Y (NAND2X4TS)                                     0.08       1.00 f
  U2131/Y (NAND4X4TS)                                     0.12       1.13 r
  U2440/Y (NAND2X2TS)                                     0.10       1.22 f
  U2147/Y (NAND4X2TS)                                     0.11       1.33 r
  U2793/Y (CLKINVX2TS)                                    0.12       1.45 f
  U2377/Y (CLKBUFX2TS)                                    0.21       1.66 f
  U1307/Y (CLKINVX3TS)                                    0.09       1.75 r
  U1326/Y (NAND2X2TS)                                     0.10       1.85 f
  U1325/Y (NAND3X4TS)                                     0.13       1.98 r
  U2255/Y (CLKBUFX2TS)                                    0.22       2.20 r
  dout_29i[1] (out)                                       0.00       2.20 r
  data arrival time                                                  2.20

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -2.20
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.25


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_s_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1704/Y (BUFX4TS)                                       0.14       0.94 r
  U3643/Y (BUFX3TS)                                       0.14       1.09 r
  U1948/Y (CLKBUFX2TS)                                    0.20       1.28 r
  u_fpalu_s2_br4_s_r_reg_3_/E (EDFFX4TS)                  0.00       1.28 r
  data arrival time                                                  1.28

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_s_r_reg_3_/CK (EDFFX4TS)                 0.00       0.00 r
  library setup time                                     -0.97      -0.97
  data required time                                                -0.97
  --------------------------------------------------------------------------
  data required time                                                -0.97
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.25


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_1_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.36       0.36 r
  U1454/Y (INVX12TS)                                      0.09       0.44 f
  U1425/Y (CLKINVX12TS)                                   0.06       0.51 r
  U1464/Y (NOR2X6TS)                                      0.07       0.58 f
  U2161/Y (CLKINVX12TS)                                   0.06       0.64 r
  U1521/Y (INVX8TS)                                       0.06       0.70 f
  U1500/Y (NAND2X8TS)                                     0.07       0.76 r
  U2378/Y (NAND4X4TS)                                     0.14       0.90 f
  U2792/Y (NAND2X2TS)                                     0.11       1.01 r
  U2147/Y (NAND4X2TS)                                     0.14       1.15 f
  U2793/Y (CLKINVX2TS)                                    0.09       1.24 r
  U2377/Y (CLKBUFX2TS)                                    0.17       1.41 r
  U1307/Y (CLKINVX3TS)                                    0.09       1.49 f
  U1326/Y (NAND2X2TS)                                     0.11       1.60 r
  U1325/Y (NAND3X4TS)                                     0.14       1.74 f
  alumux_self_fp29i_r_reg_1_/D (DFFNSRX1TS)               0.00       1.74 f
  data arrival time                                                  1.74

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_1_/CKN (DFFNSRX1TS)             0.00       0.00 f
  library setup time                                     -0.51      -0.51
  data required time                                                -0.51
  --------------------------------------------------------------------------
  data required time                                                -0.51
  data arrival time                                                 -1.74
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.25


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/CK (DFFHQX4TS)        0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/Q (DFFHQX4TS)         0.29       0.29 r
  U1719/Y (INVX2TS)                                       0.08       0.37 f
  U1696/Y (INVX2TS)                                       0.07       0.45 r
  U1681/Y (NOR2X2TS)                                      0.08       0.52 f
  U1583/Y (BUFX3TS)                                       0.18       0.71 f
  U1903/Y (BUFX3TS)                                       0.18       0.89 f
  U3690/Y (NAND2X1TS)                                     0.10       0.99 r
  U3691/Y (NAND4X1TS)                                     0.25       1.24 f
  U1815/Y (MXI2X1TS)                                      0.29       1.53 r
  U3695/Y (OAI22X1TS)                                     0.19       1.71 f
  U1781/Y (XOR2XLTS)                                      0.20       1.91 r
  u_fpalu_s3_rhs_r_reg_9_/D (DFFHQX4TS)                   0.00       1.91 r
  data arrival time                                                  1.91

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_rhs_r_reg_9_/CK (DFFHQX4TS)                  0.00       0.00 r
  library setup time                                     -0.33      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.91
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.24


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_2_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.34       0.34 r
  U2124/Y (INVX8TS)                                       0.08       0.43 f
  U2386/Y (CLKINVX12TS)                                   0.06       0.49 r
  U1458/Y (NOR2X6TS)                                      0.06       0.55 f
  U1466/Y (CLKINVX12TS)                                   0.07       0.62 r
  U1390/Y (INVX12TS)                                      0.07       0.68 f
  U1439/Y (NAND2X8TS)                                     0.07       0.76 r
  U1432/Y (NAND4X4TS)                                     0.13       0.88 f
  U1441/Y (NAND2X4TS)                                     0.09       0.97 r
  U2788/Y (NAND4X2TS)                                     0.15       1.12 f
  U1409/Y (CLKINVX2TS)                                    0.09       1.21 r
  U1474/Y (CLKBUFX2TS)                                    0.16       1.37 r
  U1219/Y (CLKINVX2TS)                                    0.10       1.47 f
  U1373/Y (NAND2X2TS)                                     0.12       1.59 r
  U1372/Y (NAND3X4TS)                                     0.14       1.73 f
  alumux_self_fp29i_r_reg_2_/D (DFFNSRX1TS)               0.00       1.73 f
  data arrival time                                                  1.73

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_2_/CKN (DFFNSRX1TS)             0.00       0.00 f
  library setup time                                     -0.51      -0.51
  data required time                                                -0.51
  --------------------------------------------------------------------------
  data required time                                                -0.51
  data arrival time                                                 -1.73
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.24


  Startpoint: u_fpalu_s2_mmux_rhs_r_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_rhs_r_reg_14_/CK (DFFQX1TS)             0.00       0.00 r
  u_fpalu_s2_mmux_rhs_r_reg_14_/Q (DFFQX1TS)              0.72       0.72 f
  U1715/Y (INVX2TS)                                       0.10       0.83 r
  U2010/Y (INVX2TS)                                       0.07       0.90 f
  U3676/Y (NAND2X1TS)                                     0.10       1.00 r
  U1648/Y (NAND4XLTS)                                     0.22       1.22 f
  U3679/Y (MXI2X1TS)                                      0.29       1.51 r
  U3680/Y (OAI22X1TS)                                     0.22       1.72 f
  U1560/Y (XOR2X1TS)                                      0.24       1.96 f
  u_fpalu_s3_rhs_r_reg_8_/D (DFFHQX4TS)                   0.00       1.96 f
  data arrival time                                                  1.96

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_rhs_r_reg_8_/CK (DFFHQX4TS)                  0.00       0.00 r
  library setup time                                     -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.24


  Startpoint: u_fpalu_s2_br4_pp_r_reg_48_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_48_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_48_/Q (EDFFX1TS)                0.65       0.65 r
  U2686/CO (ADDHX1TS)                                     0.27       0.93 r
  U2665/Y (OR2X4TS)                                       0.19       1.12 r
  U3252/Y (NAND2X1TS)                                     0.13       1.24 f
  U3260/Y (OAI21X2TS)                                     0.20       1.44 r
  U3317/Y (INVX2TS)                                       0.11       1.56 f
  U3323/Y (OAI21X1TS)                                     0.15       1.71 r
  U3326/Y (XNOR2X1TS)                                     0.25       1.96 f
  u_fpalu_s3_ps1_r_reg_5_/D (DFFHQX4TS)                   0.00       1.96 f
  data arrival time                                                  1.96

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps1_r_reg_5_/CK (DFFHQX4TS)                  0.00       0.00 r
  library setup time                                     -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.23


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U1650/Y (CLKBUFX2TS)                                    0.27       1.48 f
  U3974/Y (INVX2TS)                                       0.17       1.65 r
  U3991/Y (MXI2X1TS)                                      0.24       1.89 f
  u_fpalu_s2_mmux_rhs_r_reg_14_/D (DFFQX1TS)              0.00       1.89 f
  data arrival time                                                  1.89

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_rhs_r_reg_14_/CK (DFFQX1TS)             0.00       0.00 r
  library setup time                                     -0.34      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.23


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U1650/Y (CLKBUFX2TS)                                    0.27       1.48 f
  U4002/Y (INVX2TS)                                       0.17       1.65 r
  U4003/Y (MXI2X1TS)                                      0.24       1.89 f
  u_fpalu_s2_mmux_rhs_r_reg_11_/D (DFFQX1TS)              0.00       1.89 f
  data arrival time                                                  1.89

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_rhs_r_reg_11_/CK (DFFQX1TS)             0.00       0.00 r
  library setup time                                     -0.34      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.23


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_a_29i_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1385/Y (INVX6TS)                                       0.08       1.05 r
  U1406/Y (NAND2X4TS)                                     0.07       1.12 f
  U2430/Y (NAND4X2TS)                                     0.09       1.21 r
  U2784/Y (AOI22X2TS)                                     0.12       1.34 f
  U3219/Y (NAND3X1TS)                                     0.17       1.51 r
  U3742/Y (NAND2X1TS)                                     0.14       1.65 f
  U3744/Y (NAND2X2TS)                                     0.16       1.81 r
  U4122/Y (AND2X2TS)                                      0.23       2.04 r
  alu_a_29i_r_reg_18_/D (DFFHQX4TS)                       0.00       2.04 r
  data arrival time                                                  2.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_18_/CK (DFFHQX4TS)                      0.00       0.00 r
  library setup time                                     -0.20      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -2.04
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.23


  Startpoint: ss_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_b_29i_r_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_4_/CK (DFFSX4TS)                0.00       0.00 r
  ss_r_reg_4_/QN (DFFSX4TS)                0.89       0.89 r
  U2683/Y (NOR2X2TS)                       0.08       0.97 f
  U2530/Y (NOR2X2TS)                       0.14       1.11 r
  U1732/Y (INVX1TS)                        0.14       1.25 f
  U2068/Y (CLKBUFX2TS)                     0.22       1.46 f
  U3796/Y (CLKBUFX2TS)                     0.21       1.67 f
  U3801/Y (OAI2BB1X1TS)                    0.26       1.93 f
  alu_b_29i_r_reg_21_/D (DFFHQX1TS)        0.00       1.93 f
  data arrival time                                   1.93

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_21_/CK (DFFHQX1TS)       0.00       0.00 r
  library setup time                      -0.30      -0.30
  data required time                                 -0.30
  -----------------------------------------------------------
  data required time                                 -0.30
  data arrival time                                  -1.93
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.23


  Startpoint: ss_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_b_29i_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_4_/CK (DFFSX4TS)                0.00       0.00 r
  ss_r_reg_4_/QN (DFFSX4TS)                0.89       0.89 r
  U2683/Y (NOR2X2TS)                       0.08       0.97 f
  U2530/Y (NOR2X2TS)                       0.14       1.11 r
  U1732/Y (INVX1TS)                        0.14       1.25 f
  U2068/Y (CLKBUFX2TS)                     0.22       1.46 f
  U3796/Y (CLKBUFX2TS)                     0.21       1.67 f
  U3806/Y (OAI2BB1X1TS)                    0.26       1.93 f
  alu_b_29i_r_reg_10_/D (DFFHQX1TS)        0.00       1.93 f
  data arrival time                                   1.93

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_10_/CK (DFFHQX1TS)       0.00       0.00 r
  library setup time                      -0.30      -0.30
  data required time                                 -0.30
  -----------------------------------------------------------
  data required time                                 -0.30
  data arrival time                                  -1.93
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.23


  Startpoint: ss_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_b_29i_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_4_/CK (DFFSX4TS)                0.00       0.00 r
  ss_r_reg_4_/QN (DFFSX4TS)                0.89       0.89 r
  U2683/Y (NOR2X2TS)                       0.08       0.97 f
  U2530/Y (NOR2X2TS)                       0.14       1.11 r
  U1732/Y (INVX1TS)                        0.14       1.25 f
  U2068/Y (CLKBUFX2TS)                     0.22       1.46 f
  U3796/Y (CLKBUFX2TS)                     0.21       1.67 f
  U3799/Y (OAI2BB1X1TS)                    0.26       1.93 f
  alu_b_29i_r_reg_12_/D (DFFHQX1TS)        0.00       1.93 f
  data arrival time                                   1.93

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_12_/CK (DFFHQX1TS)       0.00       0.00 r
  library setup time                      -0.30      -0.30
  data required time                                 -0.30
  -----------------------------------------------------------
  data required time                                 -0.30
  data arrival time                                  -1.93
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.23


  Startpoint: ss_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_b_29i_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_4_/CK (DFFSX4TS)                0.00       0.00 r
  ss_r_reg_4_/QN (DFFSX4TS)                0.89       0.89 r
  U2683/Y (NOR2X2TS)                       0.08       0.97 f
  U2530/Y (NOR2X2TS)                       0.14       1.11 r
  U1732/Y (INVX1TS)                        0.14       1.25 f
  U2068/Y (CLKBUFX2TS)                     0.22       1.46 f
  U3796/Y (CLKBUFX2TS)                     0.21       1.67 f
  U3803/Y (OAI2BB1X1TS)                    0.26       1.93 f
  alu_b_29i_r_reg_16_/D (DFFHQX1TS)        0.00       1.93 f
  data arrival time                                   1.93

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_16_/CK (DFFHQX1TS)       0.00       0.00 r
  library setup time                      -0.30      -0.30
  data required time                                 -0.30
  -----------------------------------------------------------
  data required time                                 -0.30
  data arrival time                                  -1.93
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.23


  Startpoint: ss_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_b_29i_r_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_4_/CK (DFFSX4TS)                0.00       0.00 r
  ss_r_reg_4_/QN (DFFSX4TS)                0.89       0.89 r
  U2683/Y (NOR2X2TS)                       0.08       0.97 f
  U2530/Y (NOR2X2TS)                       0.14       1.11 r
  U1732/Y (INVX1TS)                        0.14       1.25 f
  U2070/Y (CLKBUFX2TS)                     0.21       1.46 f
  U3776/Y (CLKBUFX2TS)                     0.20       1.66 f
  U3787/Y (OAI2BB1X1TS)                    0.26       1.93 f
  alu_b_29i_r_reg_20_/D (DFFHQX1TS)        0.00       1.93 f
  data arrival time                                   1.93

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_20_/CK (DFFHQX1TS)       0.00       0.00 r
  library setup time                      -0.30      -0.30
  data required time                                 -0.30
  -----------------------------------------------------------
  data required time                                 -0.30
  data arrival time                                  -1.93
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.22


  Startpoint: ss_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_b_29i_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_4_/CK (DFFSX4TS)                0.00       0.00 r
  ss_r_reg_4_/QN (DFFSX4TS)                0.89       0.89 r
  U2683/Y (NOR2X2TS)                       0.08       0.97 f
  U2530/Y (NOR2X2TS)                       0.14       1.11 r
  U1732/Y (INVX1TS)                        0.14       1.25 f
  U2070/Y (CLKBUFX2TS)                     0.21       1.46 f
  U3779/Y (CLKBUFX2TS)                     0.20       1.66 f
  U3792/Y (OAI2BB1X1TS)                    0.26       1.93 f
  alu_b_29i_r_reg_13_/D (DFFHQX1TS)        0.00       1.93 f
  data arrival time                                   1.93

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_13_/CK (DFFHQX1TS)       0.00       0.00 r
  library setup time                      -0.30      -0.30
  data required time                                 -0.30
  -----------------------------------------------------------
  data required time                                 -0.30
  data arrival time                                  -1.93
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.22


  Startpoint: ss_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_b_29i_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_4_/CK (DFFSX4TS)                0.00       0.00 r
  ss_r_reg_4_/QN (DFFSX4TS)                0.89       0.89 r
  U2683/Y (NOR2X2TS)                       0.08       0.97 f
  U2530/Y (NOR2X2TS)                       0.14       1.11 r
  U1732/Y (INVX1TS)                        0.14       1.25 f
  U2070/Y (CLKBUFX2TS)                     0.21       1.46 f
  U3779/Y (CLKBUFX2TS)                     0.20       1.66 f
  U3781/Y (OAI2BB1X1TS)                    0.26       1.93 f
  alu_b_29i_r_reg_11_/D (DFFHQX1TS)        0.00       1.93 f
  data arrival time                                   1.93

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_11_/CK (DFFHQX1TS)       0.00       0.00 r
  library setup time                      -0.30      -0.30
  data required time                                 -0.30
  -----------------------------------------------------------
  data required time                                 -0.30
  data arrival time                                  -1.93
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.22


  Startpoint: ss_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_b_29i_r_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_4_/CK (DFFSX4TS)                0.00       0.00 r
  ss_r_reg_4_/QN (DFFSX4TS)                0.89       0.89 r
  U2683/Y (NOR2X2TS)                       0.08       0.97 f
  U2530/Y (NOR2X2TS)                       0.14       1.11 r
  U1732/Y (INVX1TS)                        0.14       1.25 f
  U2070/Y (CLKBUFX2TS)                     0.21       1.46 f
  U3776/Y (CLKBUFX2TS)                     0.20       1.66 f
  U3795/Y (OAI2BB1X1TS)                    0.26       1.93 f
  alu_b_29i_r_reg_19_/D (DFFHQX1TS)        0.00       1.93 f
  data arrival time                                   1.93

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_19_/CK (DFFHQX1TS)       0.00       0.00 r
  library setup time                      -0.30      -0.30
  data required time                                 -0.30
  -----------------------------------------------------------
  data required time                                 -0.30
  data arrival time                                  -1.93
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.22


  Startpoint: ss_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_b_29i_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_4_/CK (DFFSX4TS)                0.00       0.00 r
  ss_r_reg_4_/QN (DFFSX4TS)                0.89       0.89 r
  U2683/Y (NOR2X2TS)                       0.08       0.97 f
  U2530/Y (NOR2X2TS)                       0.14       1.11 r
  U1732/Y (INVX1TS)                        0.14       1.25 f
  U2070/Y (CLKBUFX2TS)                     0.21       1.46 f
  U3776/Y (CLKBUFX2TS)                     0.20       1.66 f
  U3783/Y (OAI2BB1X1TS)                    0.26       1.93 f
  alu_b_29i_r_reg_18_/D (DFFHQX1TS)        0.00       1.93 f
  data arrival time                                   1.93

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_18_/CK (DFFHQX1TS)       0.00       0.00 r
  library setup time                      -0.30      -0.30
  data required time                                 -0.30
  -----------------------------------------------------------
  data required time                                 -0.30
  data arrival time                                  -1.93
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.22


  Startpoint: ss_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_b_29i_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_4_/CK (DFFSX4TS)                0.00       0.00 r
  ss_r_reg_4_/QN (DFFSX4TS)                0.89       0.89 r
  U2683/Y (NOR2X2TS)                       0.08       0.97 f
  U2530/Y (NOR2X2TS)                       0.14       1.11 r
  U1732/Y (INVX1TS)                        0.14       1.25 f
  U2070/Y (CLKBUFX2TS)                     0.21       1.46 f
  U3779/Y (CLKBUFX2TS)                     0.20       1.66 f
  U3785/Y (OAI2BB1X1TS)                    0.26       1.93 f
  alu_b_29i_r_reg_17_/D (DFFHQX1TS)        0.00       1.93 f
  data arrival time                                   1.93

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_17_/CK (DFFHQX1TS)       0.00       0.00 r
  library setup time                      -0.30      -0.30
  data required time                                 -0.30
  -----------------------------------------------------------
  data required time                                 -0.30
  data arrival time                                  -1.93
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.22


  Startpoint: ss_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_b_29i_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_4_/CK (DFFSX4TS)                0.00       0.00 r
  ss_r_reg_4_/QN (DFFSX4TS)                0.89       0.89 r
  U2683/Y (NOR2X2TS)                       0.08       0.97 f
  U2530/Y (NOR2X2TS)                       0.14       1.11 r
  U1732/Y (INVX1TS)                        0.14       1.25 f
  U2070/Y (CLKBUFX2TS)                     0.21       1.46 f
  U3779/Y (CLKBUFX2TS)                     0.20       1.66 f
  U3790/Y (OAI2BB1X1TS)                    0.26       1.93 f
  alu_b_29i_r_reg_15_/D (DFFHQX1TS)        0.00       1.93 f
  data arrival time                                   1.93

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_15_/CK (DFFHQX1TS)       0.00       0.00 r
  library setup time                      -0.30      -0.30
  data required time                                 -0.30
  -----------------------------------------------------------
  data required time                                 -0.30
  data arrival time                                  -1.93
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.22


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U1649/Y (CLKBUFX2TS)                                    0.26       1.47 f
  U3908/Y (INVX2TS)                                       0.17       1.64 r
  U1853/Y (MXI2X1TS)                                      0.24       1.88 f
  u_fpalu_s2_mmux_rhs_r_reg_9_/D (DFFQX1TS)               0.00       1.88 f
  data arrival time                                                  1.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_rhs_r_reg_9_/CK (DFFQX1TS)              0.00       0.00 r
  library setup time                                     -0.34      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.88
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.22


  Startpoint: u_fpalu_s2_mmux_rhs_r_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_rhs_r_reg_14_/CK (DFFQX1TS)             0.00       0.00 r
  u_fpalu_s2_mmux_rhs_r_reg_14_/Q (DFFQX1TS)              0.72       0.72 f
  U1715/Y (INVX2TS)                                       0.10       0.83 r
  U2010/Y (INVX2TS)                                       0.07       0.90 f
  U3656/Y (AOI22X1TS)                                     0.21       1.12 r
  U3657/Y (OAI21X1TS)                                     0.18       1.30 f
  U3759/Y (MXI2X1TS)                                      0.26       1.56 r
  U3982/Y (MXI2X1TS)                                      0.32       1.88 f
  U3983/Y (NAND2X1TS)                                     0.13       2.01 r
  u_fpalu_s3_rhs_r_reg_14_/D (DFFHQX4TS)                  0.00       2.01 r
  data arrival time                                                  2.01

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_rhs_r_reg_14_/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.21      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -2.01
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.22


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1704/Y (BUFX4TS)                                       0.14       0.94 r
  U1170/Y (CLKBUFX2TS)                                    0.18       1.12 r
  U1930/Y (CLKBUFX2TS)                                    0.21       1.32 r
  u_fpalu_s2_br4_pp_r_reg_31_/E (EDFFX2TS)                0.00       1.32 r
  data arrival time                                                  1.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_31_/CK (EDFFX2TS)               0.00       0.00 r
  library setup time                                     -0.90      -0.90
  data required time                                                -0.90
  --------------------------------------------------------------------------
  data required time                                                -0.90
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.22


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1704/Y (BUFX4TS)                                       0.14       0.94 r
  U1170/Y (CLKBUFX2TS)                                    0.18       1.12 r
  U1930/Y (CLKBUFX2TS)                                    0.21       1.32 r
  u_fpalu_s2_br4_pp_r_reg_32_/E (EDFFX2TS)                0.00       1.32 r
  data arrival time                                                  1.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_32_/CK (EDFFX2TS)               0.00       0.00 r
  library setup time                                     -0.90      -0.90
  data required time                                                -0.90
  --------------------------------------------------------------------------
  data required time                                                -0.90
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.22


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1704/Y (BUFX4TS)                                       0.14       0.94 r
  U1170/Y (CLKBUFX2TS)                                    0.18       1.12 r
  U1930/Y (CLKBUFX2TS)                                    0.21       1.32 r
  u_fpalu_s2_br4_pp_r_reg_30_/E (EDFFX2TS)                0.00       1.32 r
  data arrival time                                                  1.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_30_/CK (EDFFX2TS)               0.00       0.00 r
  library setup time                                     -0.90      -0.90
  data required time                                                -0.90
  --------------------------------------------------------------------------
  data required time                                                -0.90
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.22


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_0_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.36       0.36 r
  U1454/Y (INVX12TS)                                      0.09       0.44 f
  U1425/Y (CLKINVX12TS)                                   0.06       0.51 r
  U1464/Y (NOR2X6TS)                                      0.07       0.58 f
  U2161/Y (CLKINVX12TS)                                   0.06       0.64 r
  U2137/Y (NAND2BX4TS)                                    0.15       0.78 r
  U2142/Y (NAND4X4TS)                                     0.11       0.89 f
  U2802/Y (BUFX4TS)                                       0.18       1.07 f
  U2820/Y (NAND2X1TS)                                     0.12       1.18 r
  U2714/Y (NAND2X2TS)                                     0.13       1.32 f
  U3209/Y (INVX2TS)                                       0.10       1.42 r
  U1303/Y (NAND2X4TS)                                     0.09       1.51 f
  U1321/Y (NAND2X2TS)                                     0.10       1.61 r
  U1320/Y (NAND2X4TS)                                     0.11       1.72 f
  alumux_self_fp29i_r_reg_0_/D (DFFNSRX1TS)               0.00       1.72 f
  data arrival time                                                  1.72

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_0_/CKN (DFFNSRX1TS)             0.00       0.00 f
  library setup time                                     -0.50      -0.50
  data required time                                                -0.50
  --------------------------------------------------------------------------
  data required time                                                -0.50
  data arrival time                                                 -1.72
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.22


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1704/Y (BUFX4TS)                                       0.14       0.94 r
  U1170/Y (CLKBUFX2TS)                                    0.18       1.12 r
  U1941/Y (CLKBUFX2TS)                                    0.20       1.32 r
  u_fpalu_s2_br4_pp_r_reg_2_/E (EDFFX2TS)                 0.00       1.32 r
  data arrival time                                                  1.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_2_/CK (EDFFX2TS)                0.00       0.00 r
  library setup time                                     -0.90      -0.90
  data required time                                                -0.90
  --------------------------------------------------------------------------
  data required time                                                -0.90
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.22


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[12]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U1454/Y (INVX12TS)                                      0.10       0.48 r
  U1425/Y (CLKINVX12TS)                                   0.08       0.55 f
  U1464/Y (NOR2X6TS)                                      0.17       0.72 r
  U2161/Y (CLKINVX12TS)                                   0.11       0.83 f
  U1521/Y (INVX8TS)                                       0.09       0.92 r
  U2102/Y (NAND2X4TS)                                     0.08       1.00 f
  U2131/Y (NAND4X4TS)                                     0.12       1.13 r
  U2440/Y (NAND2X2TS)                                     0.10       1.22 f
  U2147/Y (NAND4X2TS)                                     0.11       1.33 r
  U2793/Y (CLKINVX2TS)                                    0.12       1.45 f
  U2377/Y (CLKBUFX2TS)                                    0.21       1.66 f
  U1307/Y (CLKINVX3TS)                                    0.09       1.75 r
  U1309/Y (NAND2X2TS)                                     0.10       1.85 f
  U1308/Y (NAND2X4TS)                                     0.11       1.96 r
  U3230/Y (CLKBUFX2TS)                                    0.21       2.17 r
  dout_29i[12] (out)                                      0.00       2.17 r
  data arrival time                                                  2.17

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.22


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_11_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.36       0.36 r
  U1454/Y (INVX12TS)                                      0.09       0.44 f
  U1425/Y (CLKINVX12TS)                                   0.06       0.51 r
  U1464/Y (NOR2X6TS)                                      0.07       0.58 f
  U2161/Y (CLKINVX12TS)                                   0.06       0.64 r
  U2137/Y (NAND2BX4TS)                                    0.15       0.78 r
  U2142/Y (NAND4X4TS)                                     0.11       0.89 f
  U2802/Y (BUFX4TS)                                       0.18       1.07 f
  U2820/Y (NAND2X1TS)                                     0.12       1.18 r
  U2714/Y (NAND2X2TS)                                     0.13       1.32 f
  U3209/Y (INVX2TS)                                       0.10       1.42 r
  U1303/Y (NAND2X4TS)                                     0.09       1.51 f
  U1306/Y (NAND2X2TS)                                     0.10       1.61 r
  U1305/Y (NAND2X4TS)                                     0.11       1.72 f
  alumux_self_fp29i_r_reg_11_/D (DFFNSRX1TS)              0.00       1.72 f
  data arrival time                                                  1.72

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_11_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -1.72
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.21


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[2]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1396/Y (NOR2X6TS)                                      0.14       0.68 r
  U1469/Y (CLKINVX12TS)                                   0.12       0.80 f
  U1408/Y (INVX12TS)                                      0.10       0.90 r
  U1434/Y (NAND2X8TS)                                     0.09       0.99 f
  U1403/Y (NAND3X8TS)                                     0.11       1.10 r
  U1402/Y (NAND2X4TS)                                     0.08       1.19 f
  U2788/Y (NAND4X2TS)                                     0.11       1.30 r
  U1409/Y (CLKINVX2TS)                                    0.12       1.42 f
  U1474/Y (CLKBUFX2TS)                                    0.20       1.62 f
  U1219/Y (CLKINVX2TS)                                    0.08       1.70 r
  U1373/Y (NAND2X2TS)                                     0.10       1.81 f
  U1372/Y (NAND3X4TS)                                     0.13       1.94 r
  U2218/Y (CLKBUFX2TS)                                    0.22       2.16 r
  dout_29i[2] (out)                                       0.00       2.16 r
  data arrival time                                                  2.16

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -2.16
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.21


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[14]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U1454/Y (INVX12TS)                                      0.10       0.48 r
  U1425/Y (CLKINVX12TS)                                   0.08       0.55 f
  U1464/Y (NOR2X6TS)                                      0.17       0.72 r
  U2161/Y (CLKINVX12TS)                                   0.11       0.83 f
  U1521/Y (INVX8TS)                                       0.09       0.92 r
  U2104/Y (NAND2X2TS)                                     0.11       1.03 f
  U2108/Y (NAND4X4TS)                                     0.11       1.14 r
  U1300/Y (NAND2X2TS)                                     0.10       1.24 f
  U2787/Y (NAND4X2TS)                                     0.12       1.36 r
  U2123/Y (CLKINVX3TS)                                    0.10       1.46 f
  U1477/Y (CLKBUFX2TS)                                    0.20       1.66 f
  U1290/Y (CLKINVX3TS)                                    0.09       1.74 r
  U1302/Y (NAND2X2TS)                                     0.10       1.84 f
  U1301/Y (NAND2X4TS)                                     0.11       1.95 r
  U3235/Y (CLKBUFX2TS)                                    0.21       2.16 r
  dout_29i[14] (out)                                      0.00       2.16 r
  data arrival time                                                  2.16

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -2.16
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.21


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_18_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.34       0.34 r
  U2124/Y (INVX8TS)                                       0.08       0.43 f
  U2386/Y (CLKINVX12TS)                                   0.06       0.49 r
  U1458/Y (NOR2X6TS)                                      0.06       0.55 f
  U1466/Y (CLKINVX12TS)                                   0.07       0.62 r
  U1390/Y (INVX12TS)                                      0.07       0.68 f
  U1520/Y (CLKINVX12TS)                                   0.06       0.74 r
  U1385/Y (INVX6TS)                                       0.06       0.80 f
  U1406/Y (NAND2X4TS)                                     0.06       0.87 r
  U2430/Y (NAND4X2TS)                                     0.11       0.97 f
  U2784/Y (AOI22X2TS)                                     0.20       1.17 r
  U3219/Y (NAND3X1TS)                                     0.21       1.38 f
  U3742/Y (NAND2X1TS)                                     0.15       1.54 r
  U3744/Y (NAND2X2TS)                                     0.16       1.69 f
  alumux_self_fp29i_r_reg_18_/D (DFFNSRX1TS)              0.00       1.69 f
  data arrival time                                                  1.69

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_18_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.52      -0.52
  data required time                                                -0.52
  --------------------------------------------------------------------------
  data required time                                                -0.52
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.21


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_21_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.34       0.34 r
  U2124/Y (INVX8TS)                                       0.08       0.43 f
  U2386/Y (CLKINVX12TS)                                   0.06       0.49 r
  U1458/Y (NOR2X6TS)                                      0.06       0.55 f
  U1466/Y (CLKINVX12TS)                                   0.07       0.62 r
  U1390/Y (INVX12TS)                                      0.07       0.68 f
  U1520/Y (CLKINVX12TS)                                   0.06       0.74 r
  U1519/Y (INVX8TS)                                       0.05       0.79 f
  U1296/Y (NAND2X4TS)                                     0.06       0.86 r
  U1259/Y (NAND4X1TS)                                     0.13       0.99 f
  U1541/Y (NAND2X1TS)                                     0.15       1.14 r
  U2688/Y (NAND4X2TS)                                     0.20       1.34 f
  U2687/Y (AOI2BB1X4TS)                                   0.21       1.55 r
  U2525/Y (OAI21X4TS)                                     0.16       1.71 f
  alumux_self_fp29i_r_reg_21_/D (DFFNSRX1TS)              0.00       1.71 f
  data arrival time                                                  1.71

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_21_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.50      -0.50
  data required time                                                -0.50
  --------------------------------------------------------------------------
  data required time                                                -0.50
  data arrival time                                                 -1.71
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.21


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U1650/Y (CLKBUFX2TS)                                    0.27       1.48 f
  U3974/Y (INVX2TS)                                       0.17       1.65 r
  U1813/Y (MXI2X1TS)                                      0.24       1.89 f
  u_fpalu_s2_mmux_rhs_r_reg_13_/D (DFFHQX1TS)             0.00       1.89 f
  data arrival time                                                  1.89

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_rhs_r_reg_13_/CK (DFFHQX1TS)            0.00       0.00 r
  library setup time                                     -0.32      -0.32
  data required time                                                -0.32
  --------------------------------------------------------------------------
  data required time                                                -0.32
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.21


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U1650/Y (CLKBUFX2TS)                                    0.27       1.48 f
  U3974/Y (INVX2TS)                                       0.17       1.65 r
  U1805/Y (MXI2X1TS)                                      0.24       1.89 f
  u_fpalu_s2_mmux_rhs_r_reg_10_/D (DFFHQX1TS)             0.00       1.89 f
  data arrival time                                                  1.89

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_rhs_r_reg_10_/CK (DFFHQX1TS)            0.00       0.00 r
  library setup time                                     -0.32      -0.32
  data required time                                                -0.32
  --------------------------------------------------------------------------
  data required time                                                -0.32
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.21


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U1650/Y (CLKBUFX2TS)                                    0.27       1.48 f
  U4002/Y (INVX2TS)                                       0.17       1.65 r
  U1832/Y (MXI2X1TS)                                      0.24       1.89 f
  u_fpalu_s2_mmux_rhs_r_reg_17_/D (DFFHQX1TS)             0.00       1.89 f
  data arrival time                                                  1.89

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_rhs_r_reg_17_/CK (DFFHQX1TS)            0.00       0.00 r
  library setup time                                     -0.32      -0.32
  data required time                                                -0.32
  --------------------------------------------------------------------------
  data required time                                                -0.32
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.21


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_14_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.36       0.36 r
  U1454/Y (INVX12TS)                                      0.09       0.44 f
  U1425/Y (CLKINVX12TS)                                   0.06       0.51 r
  U1464/Y (NOR2X6TS)                                      0.07       0.58 f
  U2161/Y (CLKINVX12TS)                                   0.06       0.64 r
  U1521/Y (INVX8TS)                                       0.06       0.70 f
  U2104/Y (NAND2X2TS)                                     0.10       0.80 r
  U2108/Y (NAND4X4TS)                                     0.12       0.92 f
  U1300/Y (NAND2X2TS)                                     0.10       1.02 r
  U2787/Y (NAND4X2TS)                                     0.14       1.16 f
  U2123/Y (CLKINVX3TS)                                    0.09       1.25 r
  U1477/Y (CLKBUFX2TS)                                    0.16       1.41 r
  U1290/Y (CLKINVX3TS)                                    0.09       1.50 f
  U1302/Y (NAND2X2TS)                                     0.11       1.60 r
  U1301/Y (NAND2X4TS)                                     0.11       1.71 f
  alumux_self_fp29i_r_reg_14_/D (DFFNSRX1TS)              0.00       1.71 f
  data arrival time                                                  1.71

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_14_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -1.71
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.20


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[7]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U1454/Y (INVX12TS)                                      0.10       0.48 r
  U1425/Y (CLKINVX12TS)                                   0.08       0.55 f
  U1464/Y (NOR2X6TS)                                      0.17       0.72 r
  U2161/Y (CLKINVX12TS)                                   0.11       0.83 f
  U2137/Y (NAND2BX4TS)                                    0.18       1.01 f
  U2142/Y (NAND4X4TS)                                     0.10       1.11 r
  U2791/Y (NAND2X2TS)                                     0.10       1.20 f
  U2141/Y (NAND3X2TS)                                     0.11       1.31 r
  U1498/Y (CLKINVX3TS)                                    0.09       1.40 f
  U1497/Y (CLKBUFX2TS)                                    0.19       1.59 f
  U1220/Y (CLKINVX2TS)                                    0.08       1.67 r
  U1364/Y (AOI22X2TS)                                     0.14       1.81 f
  U1363/Y (NAND2X4TS)                                     0.14       1.94 r
  U2258/Y (CLKBUFX2TS)                                    0.21       2.15 r
  dout_29i[7] (out)                                       0.00       2.15 r
  data arrival time                                                  2.15

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -2.15
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.20


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_12_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.36       0.36 r
  U1454/Y (INVX12TS)                                      0.09       0.44 f
  U1425/Y (CLKINVX12TS)                                   0.06       0.51 r
  U1464/Y (NOR2X6TS)                                      0.07       0.58 f
  U2161/Y (CLKINVX12TS)                                   0.06       0.64 r
  U1521/Y (INVX8TS)                                       0.06       0.70 f
  U1500/Y (NAND2X8TS)                                     0.07       0.76 r
  U2378/Y (NAND4X4TS)                                     0.14       0.90 f
  U2792/Y (NAND2X2TS)                                     0.11       1.01 r
  U2147/Y (NAND4X2TS)                                     0.14       1.15 f
  U2793/Y (CLKINVX2TS)                                    0.09       1.24 r
  U2377/Y (CLKBUFX2TS)                                    0.17       1.41 r
  U1307/Y (CLKINVX3TS)                                    0.09       1.49 f
  U1309/Y (NAND2X2TS)                                     0.11       1.60 r
  U1308/Y (NAND2X4TS)                                     0.11       1.71 f
  alumux_self_fp29i_r_reg_12_/D (DFFNSRX1TS)              0.00       1.71 f
  data arrival time                                                  1.71

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_12_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -1.71
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.20


  Startpoint: u_fpalu_s4_many_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_lzd_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_4_/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_4_/Q (DFFHQX4TS)                  0.31       0.31 f
  U2539/Y (NOR2X2TS)                                      0.14       0.45 r
  U2866/Y (NAND3X2TS)                                     0.18       0.63 f
  U2436/Y (NOR3X2TS)                                      0.18       0.81 r
  U3113/Y (NAND2X2TS)                                     0.15       0.96 f
  U3130/Y (NAND2X2TS)                                     0.11       1.07 r
  U3131/Y (XNOR2X4TS)                                     0.18       1.25 f
  U2451/Y (OR3X4TS)                                       0.31       1.56 f
  U3163/Y (NOR2X2TS)                                      0.12       1.68 r
  U3164/Y (NAND2X2TS)                                     0.14       1.82 f
  U2457/Y (NOR2X4TS)                                      0.15       1.97 r
  u_fpalu_s5_lzd_r_reg_3_/D (DFFHQX4TS)                   0.00       1.97 r
  data arrival time                                                  1.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_3_/CK (DFFHQX4TS)                  0.00       0.00 r
  library setup time                                     -0.23      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -1.97
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.20


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U1649/Y (CLKBUFX2TS)                                    0.26       1.47 f
  U3936/Y (INVX2TS)                                       0.17       1.64 r
  U1820/Y (MXI2X1TS)                                      0.24       1.88 f
  u_fpalu_s2_mmux_rhs_r_reg_12_/D (DFFHQX1TS)             0.00       1.88 f
  data arrival time                                                  1.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_rhs_r_reg_12_/CK (DFFHQX1TS)            0.00       0.00 r
  library setup time                                     -0.32      -0.32
  data required time                                                -0.32
  --------------------------------------------------------------------------
  data required time                                                -0.32
  data arrival time                                                 -1.88
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.20


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U1649/Y (CLKBUFX2TS)                                    0.26       1.47 f
  U3936/Y (INVX2TS)                                       0.17       1.64 r
  U3944/Y (MXI2X1TS)                                      0.24       1.88 f
  u_fpalu_s2_mmux_rhs_r_reg_15_/D (DFFHQX1TS)             0.00       1.88 f
  data arrival time                                                  1.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_rhs_r_reg_15_/CK (DFFHQX1TS)            0.00       0.00 r
  library setup time                                     -0.32      -0.32
  data required time                                                -0.32
  --------------------------------------------------------------------------
  data required time                                                -0.32
  data arrival time                                                 -1.88
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.20


  Startpoint: u_fpalu_s4_many_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_lzd_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_2_/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_2_/Q (DFFHQX4TS)                  0.33       0.33 f
  U2757/Y (NOR2X4TS)                                      0.13       0.45 r
  U2758/Y (NAND2X2TS)                                     0.11       0.56 f
  U2488/Y (NAND3BX4TS)                                    0.23       0.80 f
  U1492/Y (NOR2X4TS)                                      0.14       0.94 r
  U3099/Y (NAND2X4TS)                                     0.10       1.03 f
  U3122/Y (NAND2X2TS)                                     0.10       1.13 r
  U3123/Y (XNOR2X4TS)                                     0.19       1.32 f
  U1479/Y (NOR2X4TS)                                      0.16       1.48 r
  U1478/Y (NAND2X2TS)                                     0.11       1.59 f
  U3152/Y (NAND3BX4TS)                                    0.22       1.81 f
  U2388/Y (NOR2BX4TS)                                     0.16       1.97 r
  u_fpalu_s5_lzd_r_reg_4_/D (DFFHQX4TS)                   0.00       1.97 r
  data arrival time                                                  1.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_4_/CK (DFFHQX4TS)                  0.00       0.00 r
  library setup time                                     -0.22      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -1.97
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.20


  Startpoint: ss_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_b_29i_r_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_4_/CK (DFFSX4TS)                0.00       0.00 r
  ss_r_reg_4_/QN (DFFSX4TS)                0.89       0.89 r
  U2683/Y (NOR2X2TS)                       0.08       0.97 f
  U2530/Y (NOR2X2TS)                       0.14       1.11 r
  U1732/Y (INVX1TS)                        0.14       1.25 f
  U2070/Y (CLKBUFX2TS)                     0.21       1.46 f
  U3776/Y (CLKBUFX2TS)                     0.20       1.66 f
  U3778/Y (OAI2BB1X1TS)                    0.28       1.94 f
  alu_b_29i_r_reg_27_/D (DFFHQX4TS)        0.00       1.94 f
  data arrival time                                   1.94

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_27_/CK (DFFHQX4TS)       0.00       0.00 r
  library setup time                      -0.26      -0.26
  data required time                                 -0.26
  -----------------------------------------------------------
  data required time                                 -0.26
  data arrival time                                  -1.94
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.19


  Startpoint: u_fpalu_s2_mmux_rhs_r_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_rhs_r_reg_9_/CK (DFFQX1TS)              0.00       0.00 r
  u_fpalu_s2_mmux_rhs_r_reg_9_/Q (DFFQX1TS)               0.76       0.76 f
  U2049/Y (INVX2TS)                                       0.12       0.87 r
  U2499/Y (INVX2TS)                                       0.06       0.93 f
  U3617/Y (NAND2X1TS)                                     0.09       1.02 r
  U1570/Y (NAND4XLTS)                                     0.22       1.24 f
  U3763/Y (AOI22X1TS)                                     0.29       1.53 r
  U3764/Y (OAI21X1TS)                                     0.14       1.67 f
  U1782/Y (XOR2XLTS)                                      0.19       1.86 r
  u_fpalu_s3_rhs_r_reg_7_/D (DFFHQX4TS)                   0.00       1.86 r
  data arrival time                                                  1.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_rhs_r_reg_7_/CK (DFFHQX4TS)                  0.00       0.00 r
  library setup time                                     -0.33      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.86
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.19


  Startpoint: u_fpalu_s2_mmux_rhs_r_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_rhs_r_reg_14_/CK (DFFQX1TS)             0.00       0.00 r
  u_fpalu_s2_mmux_rhs_r_reg_14_/Q (DFFQX1TS)              0.72       0.72 f
  U1715/Y (INVX2TS)                                       0.10       0.83 r
  U2010/Y (INVX2TS)                                       0.07       0.90 f
  U3629/Y (NAND2X1TS)                                     0.10       1.00 r
  U3631/Y (NAND4X1TS)                                     0.23       1.24 f
  U3757/Y (AOI22X1TS)                                     0.27       1.51 r
  U3758/Y (OAI21X1TS)                                     0.14       1.65 f
  U2295/Y (XOR2XLTS)                                      0.20       1.85 f
  u_fpalu_s3_rhs_r_reg_11_/D (DFFQX1TS)                   0.00       1.85 f
  data arrival time                                                  1.85

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_rhs_r_reg_11_/CK (DFFQX1TS)                  0.00       0.00 r
  library setup time                                     -0.34      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.19


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1385/Y (INVX6TS)                                       0.08       1.05 r
  U2172/Y (NAND2X2TS)                                     0.11       1.16 f
  U2804/Y (NAND4X4TS)                                     0.13       1.29 r
  U2819/Y (NAND2X1TS)                                     0.13       1.42 f
  U2714/Y (NAND2X2TS)                                     0.12       1.53 r
  U3209/Y (INVX2TS)                                       0.09       1.63 f
  U1303/Y (NAND2X4TS)                                     0.09       1.71 r
  U1321/Y (NAND2X2TS)                                     0.10       1.81 f
  U1320/Y (NAND2X4TS)                                     0.11       1.93 r
  U1617/Y (CLKBUFX2TS)                                    0.21       2.14 r
  dout_29i[0] (out)                                       0.00       2.14 r
  data arrival time                                                  2.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -2.14
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.19


  Startpoint: ss_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_b_29i_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_4_/CK (DFFSX4TS)                0.00       0.00 r
  ss_r_reg_4_/QN (DFFSX4TS)                0.78       0.78 f
  U2683/Y (NOR2X2TS)                       0.14       0.92 r
  U2530/Y (NOR2X2TS)                       0.11       1.03 f
  U2069/Y (AND2X2TS)                       0.22       1.25 f
  U3771/Y (BUFX3TS)                        0.18       1.43 f
  U3772/Y (CLKBUFX2TS)                     0.23       1.66 f
  U3773/Y (NAND2X1TS)                      0.13       1.79 r
  U3774/Y (OAI2BB1X1TS)                    0.10       1.89 f
  alu_b_29i_r_reg_14_/D (DFFHQX1TS)        0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_14_/CK (DFFHQX1TS)       0.00       0.00 r
  library setup time                      -0.30      -0.30
  data required time                                 -0.30
  -----------------------------------------------------------
  data required time                                 -0.30
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.18


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[11]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1385/Y (INVX6TS)                                       0.08       1.05 r
  U2172/Y (NAND2X2TS)                                     0.11       1.16 f
  U2804/Y (NAND4X4TS)                                     0.13       1.29 r
  U2819/Y (NAND2X1TS)                                     0.13       1.42 f
  U2714/Y (NAND2X2TS)                                     0.12       1.53 r
  U3209/Y (INVX2TS)                                       0.09       1.63 f
  U1303/Y (NAND2X4TS)                                     0.09       1.71 r
  U1306/Y (NAND2X2TS)                                     0.10       1.81 f
  U1305/Y (NAND2X4TS)                                     0.11       1.92 r
  U3229/Y (CLKBUFX2TS)                                    0.21       2.13 r
  dout_29i[11] (out)                                      0.00       2.13 r
  data arrival time                                                  2.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -2.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.18


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_s_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1693/Y (BUFX4TS)                                       0.14       0.94 r
  U3642/Y (BUFX3TS)                                       0.14       1.09 r
  U1951/Y (CLKBUFX2TS)                                    0.20       1.29 r
  u_fpalu_s2_br4_s_r_reg_4_/E (EDFFX2TS)                  0.00       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_s_r_reg_4_/CK (EDFFX2TS)                 0.00       0.00 r
  library setup time                                     -0.90      -0.90
  data required time                                                -0.90
  --------------------------------------------------------------------------
  data required time                                                -0.90
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.18


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_64_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1693/Y (BUFX4TS)                                       0.14       0.94 r
  U2734/Y (BUFX3TS)                                       0.14       1.09 r
  U1950/Y (CLKBUFX2TS)                                    0.20       1.29 r
  u_fpalu_s2_br4_pp_r_reg_64_/E (EDFFX2TS)                0.00       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_64_/CK (EDFFX2TS)               0.00       0.00 r
  library setup time                                     -0.90      -0.90
  data required time                                                -0.90
  --------------------------------------------------------------------------
  data required time                                                -0.90
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.18


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_65_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1693/Y (BUFX4TS)                                       0.14       0.94 r
  U2734/Y (BUFX3TS)                                       0.14       1.09 r
  U1950/Y (CLKBUFX2TS)                                    0.20       1.29 r
  u_fpalu_s2_br4_pp_r_reg_65_/E (EDFFX2TS)                0.00       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_65_/CK (EDFFX2TS)               0.00       0.00 r
  library setup time                                     -0.90      -0.90
  data required time                                                -0.90
  --------------------------------------------------------------------------
  data required time                                                -0.90
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.18


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1704/Y (BUFX4TS)                                       0.14       0.94 r
  U1170/Y (CLKBUFX2TS)                                    0.18       1.12 r
  U1931/Y (CLKBUFX2TS)                                    0.21       1.32 r
  u_fpalu_s2_br4_pp_r_reg_23_/E (EDFFX1TS)                0.00       1.32 r
  data arrival time                                                  1.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_23_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.86      -0.86
  data required time                                                -0.86
  --------------------------------------------------------------------------
  data required time                                                -0.86
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.18


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1704/Y (BUFX4TS)                                       0.14       0.94 r
  U1170/Y (CLKBUFX2TS)                                    0.18       1.12 r
  U1931/Y (CLKBUFX2TS)                                    0.21       1.32 r
  u_fpalu_s2_br4_pp_r_reg_22_/E (EDFFX1TS)                0.00       1.32 r
  data arrival time                                                  1.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_22_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.86      -0.86
  data required time                                                -0.86
  --------------------------------------------------------------------------
  data required time                                                -0.86
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.18


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1704/Y (BUFX4TS)                                       0.14       0.94 r
  U1170/Y (CLKBUFX2TS)                                    0.18       1.12 r
  U1931/Y (CLKBUFX2TS)                                    0.21       1.32 r
  u_fpalu_s2_br4_pp_r_reg_0_/E (EDFFX1TS)                 0.00       1.32 r
  data arrival time                                                  1.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_0_/CK (EDFFX1TS)                0.00       0.00 r
  library setup time                                     -0.86      -0.86
  data required time                                                -0.86
  --------------------------------------------------------------------------
  data required time                                                -0.86
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.18


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_62_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1693/Y (BUFX4TS)                                       0.14       0.94 r
  U3642/Y (BUFX3TS)                                       0.14       1.09 r
  U2285/Y (CLKBUFX2TS)                                    0.20       1.29 r
  u_fpalu_s2_br4_pp_r_reg_62_/E (EDFFX2TS)                0.00       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_62_/CK (EDFFX2TS)               0.00       0.00 r
  library setup time                                     -0.90      -0.90
  data required time                                                -0.90
  --------------------------------------------------------------------------
  data required time                                                -0.90
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.18


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_63_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1693/Y (BUFX4TS)                                       0.14       0.94 r
  U3642/Y (BUFX3TS)                                       0.14       1.09 r
  U2285/Y (CLKBUFX2TS)                                    0.20       1.29 r
  u_fpalu_s2_br4_pp_r_reg_63_/E (EDFFX2TS)                0.00       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_63_/CK (EDFFX2TS)               0.00       0.00 r
  library setup time                                     -0.90      -0.90
  data required time                                                -0.90
  --------------------------------------------------------------------------
  data required time                                                -0.90
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.18


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_60_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1693/Y (BUFX4TS)                                       0.14       0.94 r
  U3642/Y (BUFX3TS)                                       0.14       1.09 r
  U2285/Y (CLKBUFX2TS)                                    0.20       1.29 r
  u_fpalu_s2_br4_pp_r_reg_60_/E (EDFFX2TS)                0.00       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_60_/CK (EDFFX2TS)               0.00       0.00 r
  library setup time                                     -0.90      -0.90
  data required time                                                -0.90
  --------------------------------------------------------------------------
  data required time                                                -0.90
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.18


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_61_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1693/Y (BUFX4TS)                                       0.14       0.94 r
  U3642/Y (BUFX3TS)                                       0.14       1.09 r
  U2285/Y (CLKBUFX2TS)                                    0.20       1.29 r
  u_fpalu_s2_br4_pp_r_reg_61_/E (EDFFX2TS)                0.00       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_61_/CK (EDFFX2TS)               0.00       0.00 r
  library setup time                                     -0.90      -0.90
  data required time                                                -0.90
  --------------------------------------------------------------------------
  data required time                                                -0.90
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.18


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1704/Y (BUFX4TS)                                       0.14       0.94 r
  U3643/Y (BUFX3TS)                                       0.14       1.09 r
  U1948/Y (CLKBUFX2TS)                                    0.20       1.28 r
  u_fpalu_s2_br4_pp_r_reg_25_/E (EDFFX2TS)                0.00       1.28 r
  data arrival time                                                  1.28

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_25_/CK (EDFFX2TS)               0.00       0.00 r
  library setup time                                     -0.90      -0.90
  data required time                                                -0.90
  --------------------------------------------------------------------------
  data required time                                                -0.90
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.18


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1704/Y (BUFX4TS)                                       0.14       0.94 r
  U3643/Y (BUFX3TS)                                       0.14       1.09 r
  U1948/Y (CLKBUFX2TS)                                    0.20       1.28 r
  u_fpalu_s2_br4_pp_r_reg_24_/E (EDFFX2TS)                0.00       1.28 r
  data arrival time                                                  1.28

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_24_/CK (EDFFX2TS)               0.00       0.00 r
  library setup time                                     -0.90      -0.90
  data required time                                                -0.90
  --------------------------------------------------------------------------
  data required time                                                -0.90
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.18


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1704/Y (BUFX4TS)                                       0.14       0.94 r
  U3643/Y (BUFX3TS)                                       0.14       1.09 r
  U1953/Y (CLKBUFX2TS)                                    0.20       1.28 r
  u_fpalu_s2_br4_pp_r_reg_26_/E (EDFFX2TS)                0.00       1.28 r
  data arrival time                                                  1.28

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_26_/CK (EDFFX2TS)               0.00       0.00 r
  library setup time                                     -0.90      -0.90
  data required time                                                -0.90
  --------------------------------------------------------------------------
  data required time                                                -0.90
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.18


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1704/Y (BUFX4TS)                                       0.14       0.94 r
  U3643/Y (BUFX3TS)                                       0.14       1.09 r
  U1953/Y (CLKBUFX2TS)                                    0.20       1.28 r
  u_fpalu_s2_br4_pp_r_reg_27_/E (EDFFX2TS)                0.00       1.28 r
  data arrival time                                                  1.28

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_27_/CK (EDFFX2TS)               0.00       0.00 r
  library setup time                                     -0.90      -0.90
  data required time                                                -0.90
  --------------------------------------------------------------------------
  data required time                                                -0.90
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.18


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1704/Y (BUFX4TS)                                       0.14       0.94 r
  U3643/Y (BUFX3TS)                                       0.14       1.09 r
  U1953/Y (CLKBUFX2TS)                                    0.20       1.28 r
  u_fpalu_s2_br4_pp_r_reg_28_/E (EDFFX2TS)                0.00       1.28 r
  data arrival time                                                  1.28

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_28_/CK (EDFFX2TS)               0.00       0.00 r
  library setup time                                     -0.90      -0.90
  data required time                                                -0.90
  --------------------------------------------------------------------------
  data required time                                                -0.90
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.18


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1704/Y (BUFX4TS)                                       0.14       0.94 r
  U3643/Y (BUFX3TS)                                       0.14       1.09 r
  U1953/Y (CLKBUFX2TS)                                    0.20       1.28 r
  u_fpalu_s2_br4_pp_r_reg_29_/E (EDFFX2TS)                0.00       1.28 r
  data arrival time                                                  1.28

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_29_/CK (EDFFX2TS)               0.00       0.00 r
  library setup time                                     -0.90      -0.90
  data required time                                                -0.90
  --------------------------------------------------------------------------
  data required time                                                -0.90
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.18


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U1156/Y (CLKBUFX2TS)                                    0.28       1.49 f
  U3520/Y (INVX2TS)                                       0.17       1.66 r
  u_fpalu_s2_mmux_lhs_r_reg_16_/S0 (MDFFHQX1TS)           0.00       1.66 r
  data arrival time                                                  1.66

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_16_/CK (MDFFHQX1TS)           0.00       0.00 r
  library setup time                                     -0.52      -0.52
  data required time                                                -0.52
  --------------------------------------------------------------------------
  data required time                                                -0.52
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.18


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U1156/Y (CLKBUFX2TS)                                    0.28       1.49 f
  U3520/Y (INVX2TS)                                       0.17       1.66 r
  u_fpalu_s2_mmux_lhs_r_reg_7_/S0 (MDFFHQX1TS)            0.00       1.66 r
  data arrival time                                                  1.66

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_7_/CK (MDFFHQX1TS)            0.00       0.00 r
  library setup time                                     -0.52      -0.52
  data required time                                                -0.52
  --------------------------------------------------------------------------
  data required time                                                -0.52
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.18


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U1156/Y (CLKBUFX2TS)                                    0.28       1.49 f
  U3519/Y (INVX2TS)                                       0.17       1.66 r
  u_fpalu_s2_mmux_lhs_r_reg_5_/S0 (MDFFHQX1TS)            0.00       1.66 r
  data arrival time                                                  1.66

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_5_/CK (MDFFHQX1TS)            0.00       0.00 r
  library setup time                                     -0.52      -0.52
  data required time                                                -0.52
  --------------------------------------------------------------------------
  data required time                                                -0.52
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.18


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U1156/Y (CLKBUFX2TS)                                    0.28       1.49 f
  U3520/Y (INVX2TS)                                       0.17       1.66 r
  u_fpalu_s2_mmux_lhs_r_reg_4_/S0 (MDFFHQX1TS)            0.00       1.66 r
  data arrival time                                                  1.66

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_4_/CK (MDFFHQX1TS)            0.00       0.00 r
  library setup time                                     -0.52      -0.52
  data required time                                                -0.52
  --------------------------------------------------------------------------
  data required time                                                -0.52
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.18


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U1156/Y (CLKBUFX2TS)                                    0.28       1.49 f
  U3519/Y (INVX2TS)                                       0.17       1.66 r
  u_fpalu_s2_mmux_lhs_r_reg_3_/S0 (MDFFHQX1TS)            0.00       1.66 r
  data arrival time                                                  1.66

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_3_/CK (MDFFHQX1TS)            0.00       0.00 r
  library setup time                                     -0.52      -0.52
  data required time                                                -0.52
  --------------------------------------------------------------------------
  data required time                                                -0.52
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.18


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U1156/Y (CLKBUFX2TS)                                    0.28       1.49 f
  U3520/Y (INVX2TS)                                       0.17       1.66 r
  u_fpalu_s2_mmux_lhs_r_reg_2_/S0 (MDFFHQX1TS)            0.00       1.66 r
  data arrival time                                                  1.66

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_2_/CK (MDFFHQX1TS)            0.00       0.00 r
  library setup time                                     -0.52      -0.52
  data required time                                                -0.52
  --------------------------------------------------------------------------
  data required time                                                -0.52
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.18


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U1156/Y (CLKBUFX2TS)                                    0.28       1.49 f
  U3519/Y (INVX2TS)                                       0.17       1.66 r
  u_fpalu_s2_mmux_lhs_r_reg_0_/S0 (MDFFHQX1TS)            0.00       1.66 r
  data arrival time                                                  1.66

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_0_/CK (MDFFHQX1TS)            0.00       0.00 r
  library setup time                                     -0.52      -0.52
  data required time                                                -0.52
  --------------------------------------------------------------------------
  data required time                                                -0.52
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.18


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U1156/Y (CLKBUFX2TS)                                    0.28       1.49 f
  U3519/Y (INVX2TS)                                       0.17       1.66 r
  u_fpalu_s2_mmux_lhs_r_reg_1_/S0 (MDFFHQX1TS)            0.00       1.66 r
  data arrival time                                                  1.66

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_1_/CK (MDFFHQX1TS)            0.00       0.00 r
  library setup time                                     -0.52      -0.52
  data required time                                                -0.52
  --------------------------------------------------------------------------
  data required time                                                -0.52
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.18


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1704/Y (BUFX4TS)                                       0.14       0.94 r
  U1170/Y (CLKBUFX2TS)                                    0.18       1.12 r
  U1944/Y (CLKBUFX2TS)                                    0.20       1.32 r
  u_fpalu_s2_br4_pp_r_reg_18_/E (EDFFX1TS)                0.00       1.32 r
  data arrival time                                                  1.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_18_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.86      -0.86
  data required time                                                -0.86
  --------------------------------------------------------------------------
  data required time                                                -0.86
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.18


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1704/Y (BUFX4TS)                                       0.14       0.94 r
  U1170/Y (CLKBUFX2TS)                                    0.18       1.12 r
  U1944/Y (CLKBUFX2TS)                                    0.20       1.32 r
  u_fpalu_s2_br4_pp_r_reg_20_/E (EDFFX1TS)                0.00       1.32 r
  data arrival time                                                  1.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_20_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.86      -0.86
  data required time                                                -0.86
  --------------------------------------------------------------------------
  data required time                                                -0.86
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.18


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1704/Y (BUFX4TS)                                       0.14       0.94 r
  U1170/Y (CLKBUFX2TS)                                    0.18       1.12 r
  U1944/Y (CLKBUFX2TS)                                    0.20       1.32 r
  u_fpalu_s2_br4_pp_r_reg_21_/E (EDFFX1TS)                0.00       1.32 r
  data arrival time                                                  1.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_21_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.86      -0.86
  data required time                                                -0.86
  --------------------------------------------------------------------------
  data required time                                                -0.86
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.18


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1704/Y (BUFX4TS)                                       0.14       0.94 r
  U1170/Y (CLKBUFX2TS)                                    0.18       1.12 r
  U1944/Y (CLKBUFX2TS)                                    0.20       1.32 r
  u_fpalu_s2_br4_pp_r_reg_19_/E (EDFFX1TS)                0.00       1.32 r
  data arrival time                                                  1.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_19_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.86      -0.86
  data required time                                                -0.86
  --------------------------------------------------------------------------
  data required time                                                -0.86
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.18


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1704/Y (BUFX4TS)                                       0.14       0.94 r
  U1170/Y (CLKBUFX2TS)                                    0.18       1.12 r
  U1941/Y (CLKBUFX2TS)                                    0.20       1.32 r
  u_fpalu_s2_br4_pp_r_reg_1_/E (EDFFX1TS)                 0.00       1.32 r
  data arrival time                                                  1.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_1_/CK (EDFFX1TS)                0.00       0.00 r
  library setup time                                     -0.86      -0.86
  data required time                                                -0.86
  --------------------------------------------------------------------------
  data required time                                                -0.86
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.18


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1704/Y (BUFX4TS)                                       0.14       0.94 r
  U1170/Y (CLKBUFX2TS)                                    0.18       1.12 r
  U1941/Y (CLKBUFX2TS)                                    0.20       1.32 r
  u_fpalu_s2_br4_pp_r_reg_3_/E (EDFFX1TS)                 0.00       1.32 r
  data arrival time                                                  1.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_3_/CK (EDFFX1TS)                0.00       0.00 r
  library setup time                                     -0.86      -0.86
  data required time                                                -0.86
  --------------------------------------------------------------------------
  data required time                                                -0.86
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.18


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1704/Y (BUFX4TS)                                       0.14       0.94 r
  U1170/Y (CLKBUFX2TS)                                    0.18       1.12 r
  U1941/Y (CLKBUFX2TS)                                    0.20       1.32 r
  u_fpalu_s2_br4_pp_r_reg_4_/E (EDFFX1TS)                 0.00       1.32 r
  data arrival time                                                  1.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_4_/CK (EDFFX1TS)                0.00       0.00 r
  library setup time                                     -0.86      -0.86
  data required time                                                -0.86
  --------------------------------------------------------------------------
  data required time                                                -0.86
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.18


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[10]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1396/Y (NOR2X6TS)                                      0.14       0.68 r
  U1469/Y (CLKINVX12TS)                                   0.12       0.80 f
  U1408/Y (INVX12TS)                                      0.10       0.90 r
  U1429/Y (NAND2X8TS)                                     0.08       0.98 f
  U2118/Y (NAND4X4TS)                                     0.12       1.10 r
  U2387/Y (NAND2X2TS)                                     0.11       1.21 f
  U1435/Y (NAND3X2TS)                                     0.11       1.31 r
  U1398/Y (CLKINVX2TS)                                    0.11       1.42 f
  U2464/Y (CLKBUFX2TS)                                    0.21       1.63 f
  U1771/Y (INVX2TS)                                       0.08       1.71 r
  U1293/Y (NAND2X2TS)                                     0.09       1.80 f
  U1292/Y (OAI2BB1X4TS)                                   0.12       1.91 r
  U1555/Y (CLKBUFX2TS)                                    0.21       2.13 r
  dout_29i[10] (out)                                      0.00       2.13 r
  data arrival time                                                  2.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -2.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.18


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U1650/Y (CLKBUFX2TS)                                    0.27       1.48 f
  U4002/Y (INVX2TS)                                       0.17       1.65 r
  U1823/Y (MXI2X1TS)                                      0.25       1.90 f
  u_fpalu_s2_mmux_lhs_r_reg_19_/D (DFFHQX4TS)             0.00       1.90 f
  data arrival time                                                  1.90

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_19_/CK (DFFHQX4TS)            0.00       0.00 r
  library setup time                                     -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.90
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.17


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U1650/Y (CLKBUFX2TS)                                    0.27       1.48 f
  U4123/Y (INVX2TS)                                       0.17       1.65 r
  U1808/Y (MXI2X1TS)                                      0.25       1.90 f
  u_fpalu_s2_mmux_lhs_r_reg_18_/D (DFFHQX4TS)             0.00       1.90 f
  data arrival time                                                  1.90

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_18_/CK (DFFHQX4TS)            0.00       0.00 r
  library setup time                                     -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.90
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.17


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U1650/Y (CLKBUFX2TS)                                    0.27       1.48 f
  U4123/Y (INVX2TS)                                       0.17       1.65 r
  U1838/Y (MXI2X1TS)                                      0.25       1.90 f
  u_fpalu_s2_mmux_lhs_r_reg_15_/D (DFFHQX4TS)             0.00       1.90 f
  data arrival time                                                  1.90

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_15_/CK (DFFHQX4TS)            0.00       0.00 r
  library setup time                                     -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.90
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.17


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U1650/Y (CLKBUFX2TS)                                    0.27       1.48 f
  U4123/Y (INVX2TS)                                       0.17       1.65 r
  U1810/Y (MXI2X1TS)                                      0.25       1.90 f
  u_fpalu_s2_mmux_lhs_r_reg_6_/D (DFFHQX4TS)              0.00       1.90 f
  data arrival time                                                  1.90

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_6_/CK (DFFHQX4TS)             0.00       0.00 r
  library setup time                                     -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.90
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.17


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U1650/Y (CLKBUFX2TS)                                    0.27       1.48 f
  U4123/Y (INVX2TS)                                       0.17       1.65 r
  U4130/Y (MXI2X1TS)                                      0.25       1.90 f
  u_fpalu_s2_mmux_lhs_r_reg_12_/D (DFFHQX4TS)             0.00       1.90 f
  data arrival time                                                  1.90

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_12_/CK (DFFHQX4TS)            0.00       0.00 r
  library setup time                                     -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.90
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.17


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U1650/Y (CLKBUFX2TS)                                    0.27       1.48 f
  U3974/Y (INVX2TS)                                       0.17       1.65 r
  U1828/Y (MXI2X1TS)                                      0.25       1.90 f
  u_fpalu_s2_mmux_lhs_r_reg_14_/D (DFFHQX4TS)             0.00       1.90 f
  data arrival time                                                  1.90

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_14_/CK (DFFHQX4TS)            0.00       0.00 r
  library setup time                                     -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.90
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.17


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U1650/Y (CLKBUFX2TS)                                    0.27       1.48 f
  U4002/Y (INVX2TS)                                       0.17       1.65 r
  U1830/Y (MXI2X1TS)                                      0.25       1.90 f
  u_fpalu_s2_mmux_lhs_r_reg_20_/D (DFFHQX4TS)             0.00       1.90 f
  data arrival time                                                  1.90

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_20_/CK (DFFHQX4TS)            0.00       0.00 r
  library setup time                                     -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.90
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.17


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[6]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U1454/Y (INVX12TS)                                      0.10       0.48 r
  U1425/Y (CLKINVX12TS)                                   0.08       0.55 f
  U1386/Y (NOR2X8TS)                                      0.14       0.69 r
  U2113/Y (NAND2X2TS)                                     0.14       0.83 f
  U2483/Y (NAND4X2TS)                                     0.13       0.96 r
  U2482/Y (INVX2TS)                                       0.12       1.08 f
  U2781/Y (AOI2BB2X4TS)                                   0.24       1.32 f
  U2433/Y (AOI2BB2X1TS)                                   0.40       1.72 f
  U1295/Y (OAI21X4TS)                                     0.16       1.88 r
  U3218/Y (CLKBUFX2TS)                                    0.24       2.12 r
  dout_29i[6] (out)                                       0.00       2.12 r
  data arrival time                                                  2.12

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -2.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.17


  Startpoint: ss_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dmem_addr_r_reg_2_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_0_/CK (DFFRX4TS)                0.00       0.00 r
  ss_r_reg_0_/Q (DFFRX4TS)                 0.71       0.71 f
  U1317/Y (CLKINVX6TS)                     0.09       0.80 r
  U1316/Y (INVX6TS)                        0.06       0.86 f
  U1359/Y (NOR3X4TS)                       0.13       0.99 r
  U2064/Y (NOR2X2TS)                       0.13       1.12 f
  U2859/Y (INVX2TS)                        0.10       1.22 r
  U2663/Y (AND2X4TS)                       0.18       1.40 r
  U1335/Y (NAND2X4TS)                      0.09       1.49 f
  U1334/Y (NOR2X4TS)                       0.12       1.61 r
  U4182/Y (AOI21X1TS)                      0.08       1.68 f
  dmem_addr_r_reg_2_/D (DFFNSRX1TS)        0.00       1.68 f
  data arrival time                                   1.68

  clock clk (fall edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dmem_addr_r_reg_2_/CKN (DFFNSRX1TS)      0.00       0.00 f
  library setup time                      -0.49      -0.49
  data required time                                 -0.49
  -----------------------------------------------------------
  data required time                                 -0.49
  data arrival time                                  -1.68
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.17


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U1649/Y (CLKBUFX2TS)                                    0.26       1.47 f
  U3948/Y (INVX2TS)                                       0.17       1.64 r
  U1848/Y (MXI2X1TS)                                      0.25       1.89 f
  u_fpalu_s2_mmux_lhs_r_reg_10_/D (DFFHQX4TS)             0.00       1.89 f
  data arrival time                                                  1.89

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_10_/CK (DFFHQX4TS)            0.00       0.00 r
  library setup time                                     -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.16


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U1649/Y (CLKBUFX2TS)                                    0.26       1.47 f
  U3908/Y (INVX2TS)                                       0.17       1.64 r
  U1851/Y (MXI2X1TS)                                      0.25       1.89 f
  u_fpalu_s2_mmux_lhs_r_reg_9_/D (DFFHQX4TS)              0.00       1.89 f
  data arrival time                                                  1.89

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_9_/CK (DFFHQX4TS)             0.00       0.00 r
  library setup time                                     -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.16


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U1649/Y (CLKBUFX2TS)                                    0.26       1.47 f
  U3936/Y (INVX2TS)                                       0.17       1.64 r
  U1811/Y (MXI2X1TS)                                      0.25       1.89 f
  u_fpalu_s2_mmux_lhs_r_reg_13_/D (DFFHQX4TS)             0.00       1.89 f
  data arrival time                                                  1.89

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_13_/CK (DFFHQX4TS)            0.00       0.00 r
  library setup time                                     -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.16


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U1649/Y (CLKBUFX2TS)                                    0.26       1.47 f
  U3936/Y (INVX2TS)                                       0.17       1.64 r
  U1826/Y (MXI2X1TS)                                      0.25       1.89 f
  u_fpalu_s2_mmux_lhs_r_reg_11_/D (DFFHQX4TS)             0.00       1.89 f
  data arrival time                                                  1.89

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_11_/CK (DFFHQX4TS)            0.00       0.00 r
  library setup time                                     -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.16


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U1649/Y (CLKBUFX2TS)                                    0.26       1.47 f
  U3948/Y (INVX2TS)                                       0.17       1.64 r
  U1827/Y (MXI2X1TS)                                      0.25       1.89 f
  u_fpalu_s2_mmux_lhs_r_reg_8_/D (DFFHQX4TS)              0.00       1.89 f
  data arrival time                                                  1.89

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_8_/CK (DFFHQX4TS)             0.00       0.00 r
  library setup time                                     -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.16


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U1649/Y (CLKBUFX2TS)                                    0.26       1.47 f
  U3948/Y (INVX2TS)                                       0.17       1.64 r
  U1835/Y (MXI2X1TS)                                      0.25       1.89 f
  u_fpalu_s2_mmux_rhs_r_reg_16_/D (DFFHQX4TS)             0.00       1.89 f
  data arrival time                                                  1.89

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_rhs_r_reg_16_/CK (DFFHQX4TS)            0.00       0.00 r
  library setup time                                     -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.16


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U1649/Y (CLKBUFX2TS)                                    0.26       1.47 f
  U3908/Y (INVX2TS)                                       0.17       1.64 r
  U1807/Y (MXI2X1TS)                                      0.25       1.89 f
  u_fpalu_s2_mmux_rhs_r_reg_21_/D (DFFHQX4TS)             0.00       1.89 f
  data arrival time                                                  1.89

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_rhs_r_reg_21_/CK (DFFHQX4TS)            0.00       0.00 r
  library setup time                                     -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.16


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U1649/Y (CLKBUFX2TS)                                    0.26       1.47 f
  U3908/Y (INVX2TS)                                       0.17       1.64 r
  U1822/Y (MXI2X1TS)                                      0.25       1.89 f
  u_fpalu_s2_mmux_rhs_r_reg_19_/D (DFFHQX4TS)             0.00       1.89 f
  data arrival time                                                  1.89

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_rhs_r_reg_19_/CK (DFFHQX4TS)            0.00       0.00 r
  library setup time                                     -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.16


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U1649/Y (CLKBUFX2TS)                                    0.26       1.47 f
  U3948/Y (INVX2TS)                                       0.17       1.64 r
  U1817/Y (MXI2X1TS)                                      0.25       1.89 f
  u_fpalu_s2_mmux_rhs_r_reg_8_/D (DFFHQX8TS)              0.00       1.89 f
  data arrival time                                                  1.89

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_rhs_r_reg_8_/CK (DFFHQX8TS)             0.00       0.00 r
  library setup time                                     -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.16


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_17_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.36       0.36 r
  U1454/Y (INVX12TS)                                      0.09       0.44 f
  U1425/Y (CLKINVX12TS)                                   0.06       0.51 r
  U1386/Y (NOR2X8TS)                                      0.07       0.57 f
  U2125/Y (NAND2X2TS)                                     0.14       0.71 r
  U1414/Y (NAND4X2TS)                                     0.19       0.90 f
  U2441/Y (NAND2X2TS)                                     0.13       1.04 r
  U1501/Y (NAND3X4TS)                                     0.13       1.17 f
  U1383/Y (NOR2X4TS)                                      0.14       1.31 r
  U3217/Y (BUFX3TS)                                       0.21       1.52 r
  U2526/Y (OAI21X4TS)                                     0.15       1.66 f
  alumux_self_fp29i_r_reg_17_/D (DFFNSRX1TS)              0.00       1.66 f
  data arrival time                                                  1.66

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_17_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.50      -0.50
  data required time                                                -0.50
  --------------------------------------------------------------------------
  data required time                                                -0.50
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.16


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1519/Y (INVX8TS)                                       0.07       1.04 r
  U1473/Y (NAND2X4TS)                                     0.07       1.10 f
  U2107/Y (OAI2BB1X4TS)                                   0.08       1.18 r
  U1635/Y (INVX4TS)                                       0.06       1.25 f
  U1397/Y (NAND2X4TS)                                     0.07       1.31 r
  U1381/Y (NAND2X2TS)                                     0.08       1.40 f
  U2801/Y (NAND4X2TS)                                     0.14       1.53 r
  U3215/Y (NAND2X1TS)                                     0.15       1.68 f
  U3216/Y (NAND3X2TS)                                     0.18       1.86 r
  U2257/Y (CLKBUFX2TS)                                    0.25       2.10 r
  dout_29i[5] (out)                                       0.00       2.10 r
  data arrival time                                                  2.10

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -2.10
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.15


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_69_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1693/Y (BUFX4TS)                                       0.14       0.94 r
  U2734/Y (BUFX3TS)                                       0.14       1.09 r
  U1949/Y (CLKBUFX2TS)                                    0.20       1.29 r
  u_fpalu_s2_br4_pp_r_reg_69_/E (EDFFX1TS)                0.00       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_69_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.86      -0.86
  data required time                                                -0.86
  --------------------------------------------------------------------------
  data required time                                                -0.86
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.15


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_70_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1693/Y (BUFX4TS)                                       0.14       0.94 r
  U2734/Y (BUFX3TS)                                       0.14       1.09 r
  U1949/Y (CLKBUFX2TS)                                    0.20       1.29 r
  u_fpalu_s2_br4_pp_r_reg_70_/E (EDFFX1TS)                0.00       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_70_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.86      -0.86
  data required time                                                -0.86
  --------------------------------------------------------------------------
  data required time                                                -0.86
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.15


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/CK (DFFHQX4TS)        0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/Q (DFFHQX4TS)         0.30       0.30 f
  U1719/Y (INVX2TS)                                       0.10       0.40 r
  U1696/Y (INVX2TS)                                       0.07       0.47 f
  U1681/Y (NOR2X2TS)                                      0.15       0.62 r
  U1239/Y (CLKBUFX2TS)                                    0.22       0.84 r
  U3650/Y (NAND2X1TS)                                     0.11       0.95 f
  U3653/Y (NAND4X1TS)                                     0.16       1.11 r
  U1858/Y (NAND2X1TS)                                     0.19       1.30 f
  U1842/Y (INVX1TS)                                       0.13       1.43 r
  U3654/Y (NAND2X1TS)                                     0.09       1.52 f
  U3664/Y (NAND3X1TS)                                     0.12       1.64 r
  U1622/Y (XOR2X1TS)                                      0.24       1.87 f
  u_fpalu_s3_rhs_r_reg_10_/D (DFFHQX4TS)                  0.00       1.87 f
  data arrival time                                                  1.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_rhs_r_reg_10_/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -1.87
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.15


  Startpoint: u_fpalu_s2_br4_pp_r_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_12_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_12_/Q (EDFFX1TS)                0.63       0.63 f
  U2705/CO (ADDHX1TS)                                     0.34       0.97 f
  U2666/Y (OR2X4TS)                                       0.27       1.24 f
  U2682/Y (AOI21X2TS)                                     0.16       1.40 r
  U3337/Y (OAI21X2TS)                                     0.15       1.55 f
  U3409/Y (INVX2TS)                                       0.10       1.65 r
  U3410/Y (XOR2X1TS)                                      0.22       1.87 f
  u_fpalu_s3_ps0_r_reg_4_/D (DFFHQX4TS)                   0.00       1.87 f
  data arrival time                                                  1.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps0_r_reg_4_/CK (DFFHQX4TS)                  0.00       0.00 r
  library setup time                                     -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -1.87
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.14


  Startpoint: u_fpalu_s2_br4_s_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_s_r_reg_0_/CK (DFFQX4TS)                 0.00       0.00 r
  u_fpalu_s2_br4_s_r_reg_0_/Q (DFFQX4TS)                  0.72       0.72 f
  U1606/Y (BUFX3TS)                                       0.19       0.91 f
  U3331/Y (NAND2X1TS)                                     0.13       1.04 r
  U3332/Y (INVX2TS)                                       0.10       1.14 f
  U3333/Y (NAND2X1TS)                                     0.15       1.29 r
  U1895/Y (CLKINVX2TS)                                    0.14       1.44 f
  U3411/Y (AOI21X1TS)                                     0.19       1.62 r
  U1866/Y (XOR2X1TS)                                      0.25       1.87 f
  u_fpalu_s3_ps0_r_reg_3_/D (DFFHQX4TS)                   0.00       1.87 f
  data arrival time                                                  1.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps0_r_reg_3_/CK (DFFHQX4TS)                  0.00       0.00 r
  library setup time                                     -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -1.87
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.14


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_39_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1693/Y (BUFX4TS)                                       0.14       0.94 r
  U3642/Y (BUFX3TS)                                       0.14       1.09 r
  U1933/Y (CLKBUFX2TS)                                    0.20       1.29 r
  u_fpalu_s2_br4_pp_r_reg_39_/E (EDFFX1TS)                0.00       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_39_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.86      -0.86
  data required time                                                -0.86
  --------------------------------------------------------------------------
  data required time                                                -0.86
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.14


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_40_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1693/Y (BUFX4TS)                                       0.14       0.94 r
  U3642/Y (BUFX3TS)                                       0.14       1.09 r
  U1933/Y (CLKBUFX2TS)                                    0.20       1.29 r
  u_fpalu_s2_br4_pp_r_reg_40_/E (EDFFX1TS)                0.00       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_40_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.86      -0.86
  data required time                                                -0.86
  --------------------------------------------------------------------------
  data required time                                                -0.86
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.14


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_41_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1693/Y (BUFX4TS)                                       0.14       0.94 r
  U3642/Y (BUFX3TS)                                       0.14       1.09 r
  U1933/Y (CLKBUFX2TS)                                    0.20       1.29 r
  u_fpalu_s2_br4_pp_r_reg_41_/E (EDFFX1TS)                0.00       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_41_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.86      -0.86
  data required time                                                -0.86
  --------------------------------------------------------------------------
  data required time                                                -0.86
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.14


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_42_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1693/Y (BUFX4TS)                                       0.14       0.94 r
  U3642/Y (BUFX3TS)                                       0.14       1.09 r
  U1933/Y (CLKBUFX2TS)                                    0.20       1.29 r
  u_fpalu_s2_br4_pp_r_reg_42_/E (EDFFX1TS)                0.00       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_42_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.86      -0.86
  data required time                                                -0.86
  --------------------------------------------------------------------------
  data required time                                                -0.86
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.14


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_59_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1693/Y (BUFX4TS)                                       0.14       0.94 r
  U3642/Y (BUFX3TS)                                       0.14       1.09 r
  U1936/Y (CLKBUFX2TS)                                    0.20       1.29 r
  u_fpalu_s2_br4_pp_r_reg_59_/E (EDFFX1TS)                0.00       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_59_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.86      -0.86
  data required time                                                -0.86
  --------------------------------------------------------------------------
  data required time                                                -0.86
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.14


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_49_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1693/Y (BUFX4TS)                                       0.14       0.94 r
  U2734/Y (BUFX3TS)                                       0.14       1.09 r
  U1932/Y (CLKBUFX2TS)                                    0.20       1.29 r
  u_fpalu_s2_br4_pp_r_reg_49_/E (EDFFX1TS)                0.00       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_49_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.86      -0.86
  data required time                                                -0.86
  --------------------------------------------------------------------------
  data required time                                                -0.86
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.14


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_50_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1693/Y (BUFX4TS)                                       0.14       0.94 r
  U2734/Y (BUFX3TS)                                       0.14       1.09 r
  U1932/Y (CLKBUFX2TS)                                    0.20       1.29 r
  u_fpalu_s2_br4_pp_r_reg_50_/E (EDFFX1TS)                0.00       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_50_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.86      -0.86
  data required time                                                -0.86
  --------------------------------------------------------------------------
  data required time                                                -0.86
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.14


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_51_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1693/Y (BUFX4TS)                                       0.14       0.94 r
  U2734/Y (BUFX3TS)                                       0.14       1.09 r
  U1932/Y (CLKBUFX2TS)                                    0.20       1.29 r
  u_fpalu_s2_br4_pp_r_reg_51_/E (EDFFX1TS)                0.00       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_51_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.86      -0.86
  data required time                                                -0.86
  --------------------------------------------------------------------------
  data required time                                                -0.86
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.14


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_52_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1693/Y (BUFX4TS)                                       0.14       0.94 r
  U2734/Y (BUFX3TS)                                       0.14       1.09 r
  U1945/Y (CLKBUFX2TS)                                    0.20       1.29 r
  u_fpalu_s2_br4_pp_r_reg_52_/E (EDFFX1TS)                0.00       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_52_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.86      -0.86
  data required time                                                -0.86
  --------------------------------------------------------------------------
  data required time                                                -0.86
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.14


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_53_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1693/Y (BUFX4TS)                                       0.14       0.94 r
  U2734/Y (BUFX3TS)                                       0.14       1.09 r
  U1945/Y (CLKBUFX2TS)                                    0.20       1.29 r
  u_fpalu_s2_br4_pp_r_reg_53_/E (EDFFX1TS)                0.00       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_53_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.86      -0.86
  data required time                                                -0.86
  --------------------------------------------------------------------------
  data required time                                                -0.86
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.14


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_54_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1693/Y (BUFX4TS)                                       0.14       0.94 r
  U2734/Y (BUFX3TS)                                       0.14       1.09 r
  U1945/Y (CLKBUFX2TS)                                    0.20       1.29 r
  u_fpalu_s2_br4_pp_r_reg_54_/E (EDFFX1TS)                0.00       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_54_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.86      -0.86
  data required time                                                -0.86
  --------------------------------------------------------------------------
  data required time                                                -0.86
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.14


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_56_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1693/Y (BUFX4TS)                                       0.14       0.94 r
  U3642/Y (BUFX3TS)                                       0.14       1.09 r
  U1936/Y (CLKBUFX2TS)                                    0.20       1.29 r
  u_fpalu_s2_br4_pp_r_reg_56_/E (EDFFX1TS)                0.00       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_56_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.86      -0.86
  data required time                                                -0.86
  --------------------------------------------------------------------------
  data required time                                                -0.86
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.14


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_57_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1693/Y (BUFX4TS)                                       0.14       0.94 r
  U3642/Y (BUFX3TS)                                       0.14       1.09 r
  U1936/Y (CLKBUFX2TS)                                    0.20       1.29 r
  u_fpalu_s2_br4_pp_r_reg_57_/E (EDFFX1TS)                0.00       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_57_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.86      -0.86
  data required time                                                -0.86
  --------------------------------------------------------------------------
  data required time                                                -0.86
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.14


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_55_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1693/Y (BUFX4TS)                                       0.14       0.94 r
  U2734/Y (BUFX3TS)                                       0.14       1.09 r
  U1945/Y (CLKBUFX2TS)                                    0.20       1.29 r
  u_fpalu_s2_br4_pp_r_reg_55_/E (EDFFX1TS)                0.00       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_55_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.86      -0.86
  data required time                                                -0.86
  --------------------------------------------------------------------------
  data required time                                                -0.86
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.14


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1693/Y (BUFX4TS)                                       0.14       0.94 r
  U3642/Y (BUFX3TS)                                       0.14       1.09 r
  U1936/Y (CLKBUFX2TS)                                    0.20       1.29 r
  u_fpalu_s2_br4_pp_r_reg_58_/E (EDFFX1TS)                0.00       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_58_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.86      -0.86
  data required time                                                -0.86
  --------------------------------------------------------------------------
  data required time                                                -0.86
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.14


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_48_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1693/Y (BUFX4TS)                                       0.14       0.94 r
  U2734/Y (BUFX3TS)                                       0.14       1.09 r
  U1932/Y (CLKBUFX2TS)                                    0.20       1.29 r
  u_fpalu_s2_br4_pp_r_reg_48_/E (EDFFX1TS)                0.00       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_48_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.86      -0.86
  data required time                                                -0.86
  --------------------------------------------------------------------------
  data required time                                                -0.86
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.14


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_36_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1693/Y (BUFX4TS)                                       0.14       0.94 r
  U3642/Y (BUFX3TS)                                       0.14       1.09 r
  U1951/Y (CLKBUFX2TS)                                    0.20       1.29 r
  u_fpalu_s2_br4_pp_r_reg_36_/E (EDFFX1TS)                0.00       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_36_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.86      -0.86
  data required time                                                -0.86
  --------------------------------------------------------------------------
  data required time                                                -0.86
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.14


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_37_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1693/Y (BUFX4TS)                                       0.14       0.94 r
  U3642/Y (BUFX3TS)                                       0.14       1.09 r
  U1951/Y (CLKBUFX2TS)                                    0.20       1.29 r
  u_fpalu_s2_br4_pp_r_reg_37_/E (EDFFX1TS)                0.00       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_37_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.86      -0.86
  data required time                                                -0.86
  --------------------------------------------------------------------------
  data required time                                                -0.86
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.14


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_38_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1693/Y (BUFX4TS)                                       0.14       0.94 r
  U3642/Y (BUFX3TS)                                       0.14       1.09 r
  U1951/Y (CLKBUFX2TS)                                    0.20       1.29 r
  u_fpalu_s2_br4_pp_r_reg_38_/E (EDFFX1TS)                0.00       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_38_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.86      -0.86
  data required time                                                -0.86
  --------------------------------------------------------------------------
  data required time                                                -0.86
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.14


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_66_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1693/Y (BUFX4TS)                                       0.14       0.94 r
  U2734/Y (BUFX3TS)                                       0.14       1.09 r
  U1950/Y (CLKBUFX2TS)                                    0.20       1.29 r
  u_fpalu_s2_br4_pp_r_reg_66_/E (EDFFX1TS)                0.00       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_66_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.86      -0.86
  data required time                                                -0.86
  --------------------------------------------------------------------------
  data required time                                                -0.86
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.14


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_67_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1693/Y (BUFX4TS)                                       0.14       0.94 r
  U2734/Y (BUFX3TS)                                       0.14       1.09 r
  U1950/Y (CLKBUFX2TS)                                    0.20       1.29 r
  u_fpalu_s2_br4_pp_r_reg_67_/E (EDFFX1TS)                0.00       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_67_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.86      -0.86
  data required time                                                -0.86
  --------------------------------------------------------------------------
  data required time                                                -0.86
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.14


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_47_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1704/Y (BUFX4TS)                                       0.14       0.94 r
  U3643/Y (BUFX3TS)                                       0.14       1.09 r
  U1948/Y (CLKBUFX2TS)                                    0.20       1.28 r
  u_fpalu_s2_br4_pp_r_reg_47_/E (EDFFX1TS)                0.00       1.28 r
  data arrival time                                                  1.28

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_47_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.86      -0.86
  data required time                                                -0.86
  --------------------------------------------------------------------------
  data required time                                                -0.86
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.14


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_10_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.34       0.34 r
  U2124/Y (INVX8TS)                                       0.08       0.43 f
  U2386/Y (CLKINVX12TS)                                   0.06       0.49 r
  U1396/Y (NOR2X6TS)                                      0.06       0.55 f
  U1469/Y (CLKINVX12TS)                                   0.07       0.62 r
  U1408/Y (INVX12TS)                                      0.07       0.69 f
  U1429/Y (NAND2X8TS)                                     0.08       0.77 r
  U2118/Y (NAND4X4TS)                                     0.13       0.90 f
  U2387/Y (NAND2X2TS)                                     0.11       1.01 r
  U1435/Y (NAND3X2TS)                                     0.13       1.14 f
  U1398/Y (CLKINVX2TS)                                    0.09       1.22 r
  U2464/Y (CLKBUFX2TS)                                    0.16       1.39 r
  U1771/Y (INVX2TS)                                       0.06       1.44 f
  U1293/Y (NAND2X2TS)                                     0.08       1.53 r
  U1292/Y (OAI2BB1X4TS)                                   0.11       1.64 f
  alumux_self_fp29i_r_reg_10_/D (DFFNSRX1TS)              0.00       1.64 f
  data arrival time                                                  1.64

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_10_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.50      -0.50
  data required time                                                -0.50
  --------------------------------------------------------------------------
  data required time                                                -0.50
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.14


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_43_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1704/Y (BUFX4TS)                                       0.14       0.94 r
  U3643/Y (BUFX3TS)                                       0.14       1.09 r
  U1942/Y (CLKBUFX2TS)                                    0.20       1.28 r
  u_fpalu_s2_br4_pp_r_reg_43_/E (EDFFX1TS)                0.00       1.28 r
  data arrival time                                                  1.28

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_43_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.86      -0.86
  data required time                                                -0.86
  --------------------------------------------------------------------------
  data required time                                                -0.86
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.14


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1704/Y (BUFX4TS)                                       0.14       0.94 r
  U3643/Y (BUFX3TS)                                       0.14       1.09 r
  U1942/Y (CLKBUFX2TS)                                    0.20       1.28 r
  u_fpalu_s2_br4_pp_r_reg_44_/E (EDFFX1TS)                0.00       1.28 r
  data arrival time                                                  1.28

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_44_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.86      -0.86
  data required time                                                -0.86
  --------------------------------------------------------------------------
  data required time                                                -0.86
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.14


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_45_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1704/Y (BUFX4TS)                                       0.14       0.94 r
  U3643/Y (BUFX3TS)                                       0.14       1.09 r
  U1942/Y (CLKBUFX2TS)                                    0.20       1.28 r
  u_fpalu_s2_br4_pp_r_reg_45_/E (EDFFX1TS)                0.00       1.28 r
  data arrival time                                                  1.28

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_45_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.86      -0.86
  data required time                                                -0.86
  --------------------------------------------------------------------------
  data required time                                                -0.86
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.14


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_46_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1704/Y (BUFX4TS)                                       0.14       0.94 r
  U3643/Y (BUFX3TS)                                       0.14       1.09 r
  U1942/Y (CLKBUFX2TS)                                    0.20       1.28 r
  u_fpalu_s2_br4_pp_r_reg_46_/E (EDFFX1TS)                0.00       1.28 r
  data arrival time                                                  1.28

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_46_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.86      -0.86
  data required time                                                -0.86
  --------------------------------------------------------------------------
  data required time                                                -0.86
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.14


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1704/Y (BUFX4TS)                                       0.14       0.94 r
  U3643/Y (BUFX3TS)                                       0.14       1.09 r
  U1939/Y (CLKBUFX2TS)                                    0.20       1.28 r
  u_fpalu_s2_br4_pp_r_reg_14_/E (EDFFX1TS)                0.00       1.28 r
  data arrival time                                                  1.28

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_14_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.86      -0.86
  data required time                                                -0.86
  --------------------------------------------------------------------------
  data required time                                                -0.86
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.14


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1704/Y (BUFX4TS)                                       0.14       0.94 r
  U3643/Y (BUFX3TS)                                       0.14       1.09 r
  U1939/Y (CLKBUFX2TS)                                    0.20       1.28 r
  u_fpalu_s2_br4_pp_r_reg_15_/E (EDFFX1TS)                0.00       1.28 r
  data arrival time                                                  1.28

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_15_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.86      -0.86
  data required time                                                -0.86
  --------------------------------------------------------------------------
  data required time                                                -0.86
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.14


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1704/Y (BUFX4TS)                                       0.14       0.94 r
  U3643/Y (BUFX3TS)                                       0.14       1.09 r
  U1939/Y (CLKBUFX2TS)                                    0.20       1.28 r
  u_fpalu_s2_br4_pp_r_reg_16_/E (EDFFX1TS)                0.00       1.28 r
  data arrival time                                                  1.28

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_16_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.86      -0.86
  data required time                                                -0.86
  --------------------------------------------------------------------------
  data required time                                                -0.86
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.14


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1704/Y (BUFX4TS)                                       0.14       0.94 r
  U3643/Y (BUFX3TS)                                       0.14       1.09 r
  U1939/Y (CLKBUFX2TS)                                    0.20       1.28 r
  u_fpalu_s2_br4_pp_r_reg_17_/E (EDFFX1TS)                0.00       1.28 r
  data arrival time                                                  1.28

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_17_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.86      -0.86
  data required time                                                -0.86
  --------------------------------------------------------------------------
  data required time                                                -0.86
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.14


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U3615/Y (BUFX3TS)                                       0.21       1.42 f
  U3964/Y (INVX2TS)                                       0.13       1.56 r
  U1840/Y (MXI2X1TS)                                      0.24       1.79 f
  u_fpalu_s2_mmux_rhs_r_reg_0_/D (DFFQX1TS)               0.00       1.79 f
  data arrival time                                                  1.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_rhs_r_reg_0_/CK (DFFQX1TS)              0.00       0.00 r
  library setup time                                     -0.34      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.79
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.14


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U3615/Y (BUFX3TS)                                       0.21       1.42 f
  U3964/Y (INVX2TS)                                       0.13       1.56 r
  U1852/Y (MXI2X1TS)                                      0.24       1.79 f
  u_fpalu_s2_mmux_rhs_r_reg_1_/D (DFFQX1TS)               0.00       1.79 f
  data arrival time                                                  1.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_rhs_r_reg_1_/CK (DFFQX1TS)              0.00       0.00 r
  library setup time                                     -0.34      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.79
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.14


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U3615/Y (BUFX3TS)                                       0.21       1.42 f
  U3964/Y (INVX2TS)                                       0.13       1.56 r
  U1825/Y (MXI2X1TS)                                      0.24       1.79 f
  u_fpalu_s2_mmux_rhs_r_reg_2_/D (DFFQX1TS)               0.00       1.79 f
  data arrival time                                                  1.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_rhs_r_reg_2_/CK (DFFQX1TS)              0.00       0.00 r
  library setup time                                     -0.34      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.79
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.14


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/CK (DFFHQX4TS)        0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/Q (DFFHQX4TS)         0.29       0.29 r
  U1719/Y (INVX2TS)                                       0.08       0.37 f
  U1696/Y (INVX2TS)                                       0.07       0.45 r
  U1681/Y (NOR2X2TS)                                      0.08       0.52 f
  U1239/Y (CLKBUFX2TS)                                    0.23       0.75 f
  U3693/Y (NAND2X1TS)                                     0.13       0.88 r
  U3694/Y (NAND4X1TS)                                     0.22       1.10 f
  U1806/Y (MXI2X1TS)                                      0.34       1.44 r
  U3911/Y (MXI2X1TS)                                      0.36       1.80 f
  U3912/Y (NAND2X1TS)                                     0.13       1.93 r
  u_fpalu_s3_rhs_r_reg_17_/D (DFFHQX4TS)                  0.00       1.93 r
  data arrival time                                                  1.93

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_rhs_r_reg_17_/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.21      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -1.93
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.14


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_s_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.66       0.66 r
  U2029/Y (INVX4TS)                                       0.07       0.74 f
  U1692/Y (CLKBUFX2TS)                                    0.22       0.96 f
  U1988/Y (CLKBUFX2TS)                                    0.27       1.23 f
  U1938/Y (CLKBUFX2TS)                                    0.26       1.49 f
  U2279/Y (MX2X1TS)                                       0.31       1.80 f
  u_fpalu_s2_br4_s_r_reg_0_/D (DFFQX4TS)                  0.00       1.80 f
  data arrival time                                                  1.80

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_s_r_reg_0_/CK (DFFQX4TS)                 0.00       0.00 r
  library setup time                                     -0.32      -0.32
  data required time                                                -0.32
  --------------------------------------------------------------------------
  data required time                                                -0.32
  data arrival time                                                 -1.80
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.13


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.30       0.30 f
  U3433/Y (INVX2TS)                                       0.08       0.38 r
  U1996/Y (NOR2X1TS)                                      0.08       0.46 f
  U3435/Y (OAI21X1TS)                                     0.21       0.68 r
  U3439/Y (AOI21X1TS)                                     0.23       0.91 f
  U3612/Y (OAI21XLTS)                                     0.30       1.22 r
  U3613/Y (XNOR2X1TS)                                     0.30       1.51 f
  U1638/Y (MX2X1TS)                                       0.35       1.86 f
  u_fpalu_s2_ea_sub_eb_abs_r_reg_5_/D (DFFHQX4TS)         0.00       1.86 f
  data arrival time                                                  1.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_5_/CK (DFFHQX4TS)        0.00       0.00 r
  library setup time                                     -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -1.86
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.11


  Startpoint: ss_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_1_/CK (DFFRX4TS)                0.00       0.00 r
  ss_r_reg_1_/QN (DFFRX4TS)                0.88       0.88 r
  U1359/Y (NOR3X4TS)                       0.09       0.97 f
  U2064/Y (NOR2X2TS)                       0.19       1.15 r
  U2330/Y (CLKAND2X2TS)                    0.32       1.47 r
  u_cmem/CEN (SP_CMEM)                     0.00       1.47 r
  data arrival time                                   1.47

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_cmem/CLK (SP_CMEM)                     0.00       0.00 r
  library setup time                      -0.64      -0.64
  data required time                                 -0.64
  -----------------------------------------------------------
  data required time                                 -0.64
  data arrival time                                  -1.47
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.11


  Startpoint: u_fpalu_s2_br4_pp_r_reg_48_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_48_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_48_/Q (EDFFX1TS)                0.63       0.63 f
  U2686/CO (ADDHX1TS)                                     0.34       0.97 f
  U2665/Y (OR2X4TS)                                       0.27       1.24 f
  U3259/Y (AOI21X2TS)                                     0.16       1.40 r
  U3260/Y (OAI21X2TS)                                     0.13       1.52 f
  U3317/Y (INVX2TS)                                       0.09       1.61 r
  U3318/Y (XOR2X1TS)                                      0.22       1.83 f
  u_fpalu_s3_ps1_r_reg_4_/D (DFFHQX4TS)                   0.00       1.83 f
  data arrival time                                                  1.83

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps1_r_reg_4_/CK (DFFHQX4TS)                  0.00       0.00 r
  library setup time                                     -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -1.83
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.11


  Startpoint: ss_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cmem_addr_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_1_/CK (DFFRX4TS)                0.00       0.00 r
  ss_r_reg_1_/Q (DFFRX4TS)                 0.70       0.70 f
  U2486/Y (NOR2X2TS)                       0.19       0.89 r
  U3422/Y (NOR2X1TS)                       0.14       1.03 f
  U3423/Y (NAND2X1TS)                      0.18       1.21 r
  U3426/Y (NOR2X1TS)                       0.15       1.36 f
  U4179/Y (NAND2X1TS)                      0.11       1.47 r
  U4180/Y (XOR2X1TS)                       0.22       1.70 f
  U1957/Y (NAND2XLTS)                      0.13       1.83 r
  cmem_addr_r_reg_5_/D (DFFHQX1TS)         0.00       1.83 r
  data arrival time                                   1.83

  clock clk' (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cmem_addr_r_reg_5_/CK (DFFHQX1TS)        0.00       0.00 r
  library setup time                      -0.28      -0.28
  data required time                                 -0.28
  -----------------------------------------------------------
  data required time                                 -0.28
  data arrival time                                  -1.83
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.10


  Startpoint: regf_addr_r_reg_0_
              (falling edge-triggered flip-flop clocked by clk')
  Endpoint: regf_addr_r_reg_3_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (fall edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  regf_addr_r_reg_0_/CKN (DFFNSRX1TS)      0.00       0.00 f
  regf_addr_r_reg_0_/QN (DFFNSRX1TS)       0.98       0.98 f
  U1917/Y (INVX2TS)                        0.09       1.07 r
  U2481/Y (NAND3X2TS)                      0.15       1.22 f
  U1861/Y (XOR2XLTS)                       0.21       1.42 r
  U2226/Y (NOR2XLTS)                       0.17       1.60 f
  regf_addr_r_reg_3_/D (DFFNSRX1TS)        0.00       1.60 f
  data arrival time                                   1.60

  clock clk (fall edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  regf_addr_r_reg_3_/CKN (DFFNSRX1TS)      0.00       0.00 f
  library setup time                      -0.50      -0.50
  data required time                                 -0.50
  -----------------------------------------------------------
  data required time                                 -0.50
  data arrival time                                  -1.60
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.09


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U3615/Y (BUFX3TS)                                       0.21       1.42 f
  U3644/Y (INVX2TS)                                       0.11       1.53 r
  U1829/Y (MX2X1TS)                                       0.31       1.84 f
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/D (DFFHQX4TS)         0.00       1.84 f
  data arrival time                                                  1.84

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/CK (DFFHQX4TS)        0.00       0.00 r
  library setup time                                     -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -1.84
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.09


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U1156/Y (CLKBUFX2TS)                                    0.28       1.49 f
  U1869/Y (MX2X1TS)                                       0.35       1.84 f
  u_fpalu_s2_ea_sub_eb_abs_r_reg_4_/D (DFFHQX4TS)         0.00       1.84 f
  data arrival time                                                  1.84

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_4_/CK (DFFHQX4TS)        0.00       0.00 r
  library setup time                                     -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -1.84
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.09


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U3615/Y (BUFX3TS)                                       0.21       1.42 f
  U3644/Y (INVX2TS)                                       0.11       1.53 r
  U1836/Y (MX2X1TS)                                       0.31       1.84 f
  u_fpalu_s2_ea_sub_eb_abs_r_reg_3_/D (DFFHQX8TS)         0.00       1.84 f
  data arrival time                                                  1.84

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_3_/CK (DFFHQX8TS)        0.00       0.00 r
  library setup time                                     -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -1.84
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.09


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFHQX4TS)                       0.30       0.30 f
  U2184/Y (NOR2X4TS)                                      0.12       0.41 r
  U2716/Y (AND3X6TS)                                      0.25       0.67 r
  U2450/Y (INVX6TS)                                       0.10       0.76 f
  U2746/Y (MXI2X4TS)                                      0.19       0.96 f
  U1229/Y (INVX2TS)                                       0.12       1.08 r
  U1574/Y (INVX2TS)                                       0.08       1.16 f
  U4008/Y (NAND2X1TS)                                     0.09       1.25 r
  U4009/Y (NAND2X1TS)                                     0.09       1.34 f
  u_fpalu_s2_br4_pp_r_reg_11_/D (EDFFX1TS)                0.00       1.34 f
  data arrival time                                                  1.34

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_11_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.75      -0.75
  data required time                                                -0.75
  --------------------------------------------------------------------------
  data required time                                                -0.75
  data arrival time                                                 -1.34
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.08


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/CK (DFFHQX4TS)        0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/Q (DFFHQX4TS)         0.29       0.29 r
  U1719/Y (INVX2TS)                                       0.08       0.37 f
  U1696/Y (INVX2TS)                                       0.07       0.45 r
  U1681/Y (NOR2X2TS)                                      0.08       0.52 f
  U1582/Y (CLKBUFX2TS)                                    0.23       0.75 f
  U3622/Y (NAND2X1TS)                                     0.13       0.88 r
  U3625/Y (NAND4X1TS)                                     0.23       1.12 f
  U3762/Y (MXI2X1TS)                                      0.31       1.42 r
  U4049/Y (MXI2X1TS)                                      0.32       1.75 f
  U4050/Y (NAND2X1TS)                                     0.13       1.88 r
  u_fpalu_s3_rhs_r_reg_15_/D (DFFHQX4TS)                  0.00       1.88 r
  data arrival time                                                  1.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_rhs_r_reg_15_/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.21      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -1.88
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.08


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U3615/Y (BUFX3TS)                                       0.21       1.42 f
  U3953/Y (INVX2TS)                                       0.13       1.56 r
  U1831/Y (MXI2X1TS)                                      0.25       1.80 f
  u_fpalu_s2_mmux_lhs_r_reg_21_/D (DFFHQX4TS)             0.00       1.80 f
  data arrival time                                                  1.80

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_21_/CK (DFFHQX4TS)            0.00       0.00 r
  library setup time                                     -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.80
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.08


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U3615/Y (BUFX3TS)                                       0.21       1.42 f
  U3953/Y (INVX2TS)                                       0.13       1.56 r
  U1824/Y (MXI2X1TS)                                      0.25       1.80 f
  u_fpalu_s2_mmux_rhs_r_reg_4_/D (DFFHQX4TS)              0.00       1.80 f
  data arrival time                                                  1.80

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_rhs_r_reg_4_/CK (DFFHQX4TS)             0.00       0.00 r
  library setup time                                     -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.80
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.08


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U3615/Y (BUFX3TS)                                       0.21       1.42 f
  U3964/Y (INVX2TS)                                       0.13       1.56 r
  U1818/Y (MXI2X1TS)                                      0.25       1.80 f
  u_fpalu_s2_mmux_rhs_r_reg_3_/D (DFFHQX4TS)              0.00       1.80 f
  data arrival time                                                  1.80

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_rhs_r_reg_3_/CK (DFFHQX4TS)             0.00       0.00 r
  library setup time                                     -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.80
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.08


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U3615/Y (BUFX3TS)                                       0.21       1.42 f
  U3953/Y (INVX2TS)                                       0.13       1.56 r
  U1809/Y (MXI2X1TS)                                      0.25       1.80 f
  u_fpalu_s2_mmux_rhs_r_reg_5_/D (DFFHQX4TS)              0.00       1.80 f
  data arrival time                                                  1.80

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_rhs_r_reg_5_/CK (DFFHQX4TS)             0.00       0.00 r
  library setup time                                     -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.80
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.08


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U3615/Y (BUFX3TS)                                       0.21       1.42 f
  U3953/Y (INVX2TS)                                       0.13       1.56 r
  U1837/Y (MXI2X1TS)                                      0.25       1.80 f
  u_fpalu_s2_mmux_rhs_r_reg_6_/D (DFFHQX4TS)              0.00       1.80 f
  data arrival time                                                  1.80

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_rhs_r_reg_6_/CK (DFFHQX4TS)             0.00       0.00 r
  library setup time                                     -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.80
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.08


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_s_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFHQX4TS)                       0.30       0.30 f
  U2184/Y (NOR2X4TS)                                      0.12       0.41 r
  U2716/Y (AND3X6TS)                                      0.25       0.67 r
  U1246/Y (INVX4TS)                                       0.11       0.77 f
  U2475/Y (CLKINVX3TS)                                    0.11       0.88 r
  U2235/Y (NAND2X2TS)                                     0.10       0.98 f
  U2618/Y (NAND2X2TS)                                     0.12       1.10 r
  U2470/Y (NAND2X2TS)                                     0.16       1.27 f
  u_fpalu_s2_br4_s_r_reg_4_/D (EDFFX2TS)                  0.00       1.27 f
  data arrival time                                                  1.27

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_s_r_reg_4_/CK (EDFFX2TS)                 0.00       0.00 r
  library setup time                                     -0.81      -0.81
  data required time                                                -0.81
  --------------------------------------------------------------------------
  data required time                                                -0.81
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.08


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[8] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1385/Y (INVX6TS)                                       0.08       1.05 r
  U1451/Y (NAND2X2TS)                                     0.08       1.13 f
  U2164/Y (NAND4X2TS)                                     0.11       1.25 r
  U2809/Y (NAND2X1TS)                                     0.15       1.40 f
  U2678/Y (NAND4X2TS)                                     0.18       1.59 r
  U3221/Y (INVX2TS)                                       0.10       1.68 f
  U2664/Y (NAND2X2TS)                                     0.09       1.78 r
  U1332/Y (NAND2X2TS)                                     0.12       1.89 f
  U1331/Y (NAND3X4TS)                                     0.13       2.03 r
  dout[8] (out)                                           0.00       2.03 r
  data arrival time                                                  2.03

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -2.03
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.08


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U3615/Y (BUFX3TS)                                       0.21       1.42 f
  U3616/Y (INVX2TS)                                       0.13       1.55 r
  u_fpalu_s2_mmux_lhs_r_reg_17_/S0 (MDFFHQX1TS)           0.00       1.55 r
  data arrival time                                                  1.55

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_17_/CK (MDFFHQX1TS)           0.00       0.00 r
  library setup time                                     -0.52      -0.52
  data required time                                                -0.52
  --------------------------------------------------------------------------
  data required time                                                -0.52
  data arrival time                                                 -1.55
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.08


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[15] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1385/Y (INVX6TS)                                       0.08       1.05 r
  U2172/Y (NAND2X2TS)                                     0.11       1.16 f
  U2804/Y (NAND4X4TS)                                     0.13       1.29 r
  U2173/Y (NAND2X2TS)                                     0.10       1.39 f
  U2807/Y (NAND4X2TS)                                     0.13       1.52 r
  U2434/Y (CLKINVX1TS)                                    0.13       1.65 f
  U2435/Y (INVX2TS)                                       0.10       1.75 r
  U3236/Y (NAND2X1TS)                                     0.11       1.86 f
  U3238/Y (NAND2X2TS)                                     0.16       2.02 r
  dout[15] (out)                                          0.00       2.02 r
  data arrival time                                                  2.02

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -2.02
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.07


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U3615/Y (BUFX3TS)                                       0.21       1.42 f
  U3616/Y (INVX2TS)                                       0.13       1.55 r
  U1846/Y (MXI2X1TS)                                      0.24       1.80 f
  u_fpalu_s2_mmux_rhs_r_reg_18_/D (DFFHQX4TS)             0.00       1.80 f
  data arrival time                                                  1.80

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_rhs_r_reg_18_/CK (DFFHQX4TS)            0.00       0.00 r
  library setup time                                     -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.80
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.07


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U3615/Y (BUFX3TS)                                       0.21       1.42 f
  U3616/Y (INVX2TS)                                       0.13       1.55 r
  U1841/Y (MXI2X1TS)                                      0.24       1.80 f
  u_fpalu_s2_mmux_rhs_r_reg_7_/D (DFFHQX4TS)              0.00       1.80 f
  data arrival time                                                  1.80

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_rhs_r_reg_7_/CK (DFFHQX4TS)             0.00       0.00 r
  library setup time                                     -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.80
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.07


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U3615/Y (BUFX3TS)                                       0.21       1.42 f
  U3616/Y (INVX2TS)                                       0.13       1.55 r
  U1833/Y (MXI2X1TS)                                      0.24       1.80 f
  u_fpalu_s2_mmux_rhs_r_reg_20_/D (DFFHQX4TS)             0.00       1.80 f
  data arrival time                                                  1.80

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_rhs_r_reg_20_/CK (DFFHQX4TS)            0.00       0.00 r
  library setup time                                     -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.80
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.07


  Startpoint: ss_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regf_addr_r_reg_1_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_1_/CK (DFFRX4TS)                0.00       0.00 r
  ss_r_reg_1_/Q (DFFRX4TS)                 0.54       0.54 r
  U1734/Y (CLKINVX2TS)                     0.12       0.66 f
  U1350/Y (INVX4TS)                        0.10       0.76 r
  U1349/Y (NOR3X4TS)                       0.07       0.82 f
  U2550/Y (OAI21X1TS)                      0.24       1.06 r
  U1899/Y (NOR2X1TS)                       0.15       1.22 f
  U1891/Y (MX2X1TS)                        0.31       1.53 f
  regf_addr_r_reg_1_/D (DFFNSRX2TS)        0.00       1.53 f
  data arrival time                                   1.53

  clock clk (fall edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  regf_addr_r_reg_1_/CKN (DFFNSRX2TS)      0.00       0.00 f
  library setup time                      -0.54      -0.54
  data required time                                 -0.54
  -----------------------------------------------------------
  data required time                                 -0.54
  data arrival time                                  -1.53
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.06


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[9] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1519/Y (INVX8TS)                                       0.07       1.04 r
  U1473/Y (NAND2X4TS)                                     0.07       1.10 f
  U2107/Y (OAI2BB1X4TS)                                   0.08       1.18 r
  U1635/Y (INVX4TS)                                       0.06       1.25 f
  U1397/Y (NAND2X4TS)                                     0.07       1.31 r
  U2182/Y (NAND2X2TS)                                     0.11       1.42 f
  U1401/Y (NAND4X4TS)                                     0.14       1.56 r
  U3223/Y (INVX2TS)                                       0.08       1.65 f
  U2659/Y (NAND2X2TS)                                     0.08       1.73 r
  U3224/Y (NAND2X1TS)                                     0.11       1.84 f
  U3227/Y (NAND2X2TS)                                     0.17       2.01 r
  dout[9] (out)                                           0.00       2.01 r
  data arrival time                                                  2.01

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -2.01
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.06


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_71_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFHQX4TS)                       0.30       0.30 f
  U2184/Y (NOR2X4TS)                                      0.12       0.41 r
  U2716/Y (AND3X6TS)                                      0.25       0.67 r
  U1246/Y (INVX4TS)                                       0.11       0.77 f
  U2475/Y (CLKINVX3TS)                                    0.11       0.88 r
  U2235/Y (NAND2X2TS)                                     0.10       0.98 f
  U2616/Y (NAND2X1TS)                                     0.18       1.16 r
  U1642/Y (CLKBUFX2TS)                                    0.25       1.41 r
  U1802/Y (NOR2X1TS)                                      0.08       1.50 f
  U2276/Y (MX2X1TS)                                       0.31       1.81 f
  u_fpalu_s2_br4_pp_r_reg_71_/D (DFFHQX4TS)               0.00       1.81 f
  data arrival time                                                  1.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_71_/CK (DFFHQX4TS)              0.00       0.00 r
  library setup time                                     -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.06


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1692/Y (CLKBUFX2TS)                                    0.19       0.99 r
  U1988/Y (CLKBUFX2TS)                                    0.21       1.20 r
  u_fpalu_s2_br4_pp_r_reg_8_/E (EDFFX1TS)                 0.00       1.20 r
  data arrival time                                                  1.20

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_8_/CK (EDFFX1TS)                0.00       0.00 r
  library setup time                                     -0.85      -0.85
  data required time                                                -0.85
  --------------------------------------------------------------------------
  data required time                                                -0.85
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.05


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1692/Y (CLKBUFX2TS)                                    0.19       0.99 r
  U1988/Y (CLKBUFX2TS)                                    0.21       1.20 r
  u_fpalu_s2_br4_pp_r_reg_10_/E (EDFFX1TS)                0.00       1.20 r
  data arrival time                                                  1.20

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_10_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.85      -0.85
  data required time                                                -0.85
  --------------------------------------------------------------------------
  data required time                                                -0.85
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.05


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[19]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1385/Y (INVX6TS)                                       0.08       1.05 r
  U1451/Y (NAND2X2TS)                                     0.08       1.13 f
  U2164/Y (NAND4X2TS)                                     0.11       1.25 r
  U2809/Y (NAND2X1TS)                                     0.15       1.40 f
  U2678/Y (NAND4X2TS)                                     0.18       1.59 r
  U3221/Y (INVX2TS)                                       0.10       1.68 f
  U2664/Y (NAND2X2TS)                                     0.09       1.78 r
  U1328/Y (NAND2X2TS)                                     0.11       1.89 f
  U1327/Y (NAND2X4TS)                                     0.11       2.00 r
  dout_29i[19] (out)                                      0.00       2.00 r
  data arrival time                                                  2.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -2.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.05


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[20]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1519/Y (INVX8TS)                                       0.07       1.04 r
  U1473/Y (NAND2X4TS)                                     0.07       1.10 f
  U2107/Y (OAI2BB1X4TS)                                   0.08       1.18 r
  U1635/Y (INVX4TS)                                       0.06       1.25 f
  U1397/Y (NAND2X4TS)                                     0.07       1.31 r
  U2182/Y (NAND2X2TS)                                     0.11       1.42 f
  U1401/Y (NAND4X4TS)                                     0.14       1.56 r
  U3223/Y (INVX2TS)                                       0.08       1.65 f
  U2659/Y (NAND2X2TS)                                     0.08       1.73 r
  U3476/Y (NAND2X1TS)                                     0.11       1.84 f
  U3478/Y (NAND2X2TS)                                     0.16       2.00 r
  dout_29i[20] (out)                                      0.00       2.00 r
  data arrival time                                                  2.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -2.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.05


  Startpoint: regf_addr_r_reg_0_
              (falling edge-triggered flip-flop clocked by clk')
  Endpoint: regf_addr_r_reg_4_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (fall edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  regf_addr_r_reg_0_/CKN (DFFNSRX1TS)      0.00       0.00 f
  regf_addr_r_reg_0_/QN (DFFNSRX1TS)       0.98       0.98 f
  U1917/Y (INVX2TS)                        0.09       1.07 r
  U2481/Y (NAND3X2TS)                      0.15       1.22 f
  U3681/Y (NOR2X1TS)                       0.21       1.42 r
  U1845/Y (NOR3BX1TS)                      0.13       1.55 f
  regf_addr_r_reg_4_/D (DFFNSRX1TS)        0.00       1.55 f
  data arrival time                                   1.55

  clock clk (fall edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  regf_addr_r_reg_4_/CKN (DFFNSRX1TS)      0.00       0.00 f
  library setup time                      -0.49      -0.49
  data required time                                 -0.49
  -----------------------------------------------------------
  data required time                                 -0.49
  data arrival time                                  -1.55
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.04


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[3] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U1454/Y (INVX12TS)                                      0.10       0.48 r
  U1425/Y (CLKINVX12TS)                                   0.08       0.55 f
  U1464/Y (NOR2X6TS)                                      0.17       0.72 r
  U2161/Y (CLKINVX12TS)                                   0.11       0.83 f
  U1521/Y (INVX8TS)                                       0.09       0.92 r
  U2104/Y (NAND2X2TS)                                     0.11       1.03 f
  U2108/Y (NAND4X4TS)                                     0.11       1.14 r
  U1300/Y (NAND2X2TS)                                     0.10       1.24 f
  U2787/Y (NAND4X2TS)                                     0.12       1.36 r
  U2123/Y (CLKINVX3TS)                                    0.10       1.46 f
  U1477/Y (CLKBUFX2TS)                                    0.20       1.66 f
  U1290/Y (CLKINVX3TS)                                    0.09       1.74 r
  U1315/Y (NAND2X2TS)                                     0.10       1.84 f
  U1314/Y (NAND3X4TS)                                     0.15       1.99 r
  dout[3] (out)                                           0.00       1.99 r
  data arrival time                                                  1.99

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -1.99
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.04


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U3615/Y (BUFX3TS)                                       0.21       1.42 f
  U3644/Y (INVX2TS)                                       0.11       1.53 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_2_/S0 (MDFFHQX1TS)       0.00       1.53 r
  data arrival time                                                  1.53

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_2_/CK (MDFFHQX1TS)       0.00       0.00 r
  library setup time                                     -0.51      -0.51
  data required time                                                -0.51
  --------------------------------------------------------------------------
  data required time                                                -0.51
  data arrival time                                                 -1.53
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.04


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[4] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1385/Y (INVX6TS)                                       0.08       1.05 r
  U2172/Y (NAND2X2TS)                                     0.11       1.16 f
  U2804/Y (NAND4X4TS)                                     0.13       1.29 r
  U2173/Y (NAND2X2TS)                                     0.10       1.39 f
  U2807/Y (NAND4X2TS)                                     0.13       1.52 r
  U2434/Y (CLKINVX1TS)                                    0.13       1.65 f
  U2435/Y (INVX2TS)                                       0.10       1.75 r
  U1298/Y (NAND2X2TS)                                     0.10       1.85 f
  U1297/Y (NAND3X4TS)                                     0.13       1.99 r
  dout[4] (out)                                           0.00       1.99 r
  data arrival time                                                  1.99

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -1.99
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.04


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[1] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U1454/Y (INVX12TS)                                      0.10       0.48 r
  U1425/Y (CLKINVX12TS)                                   0.08       0.55 f
  U1464/Y (NOR2X6TS)                                      0.17       0.72 r
  U2161/Y (CLKINVX12TS)                                   0.11       0.83 f
  U1521/Y (INVX8TS)                                       0.09       0.92 r
  U2102/Y (NAND2X4TS)                                     0.08       1.00 f
  U2131/Y (NAND4X4TS)                                     0.12       1.13 r
  U2440/Y (NAND2X2TS)                                     0.10       1.22 f
  U2147/Y (NAND4X2TS)                                     0.11       1.33 r
  U2793/Y (CLKINVX2TS)                                    0.12       1.45 f
  U2377/Y (CLKBUFX2TS)                                    0.21       1.66 f
  U1307/Y (CLKINVX3TS)                                    0.09       1.75 r
  U1326/Y (NAND2X2TS)                                     0.10       1.85 f
  U1325/Y (NAND3X4TS)                                     0.13       1.98 r
  dout[1] (out)                                           0.00       1.98 r
  data arrival time                                                  1.98

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -1.98
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.03


  Startpoint: ss_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dmem_addr_r_reg_0_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_1_/CK (DFFRX4TS)                0.00       0.00 r
  ss_r_reg_1_/QN (DFFRX4TS)                0.88       0.88 r
  U1359/Y (NOR3X4TS)                       0.09       0.97 f
  U2064/Y (NOR2X2TS)                       0.19       1.15 r
  U2859/Y (INVX2TS)                        0.14       1.30 f
  U3614/Y (XOR2X1TS)                       0.21       1.51 f
  dmem_addr_r_reg_0_/D (DFFNSRX1TS)        0.00       1.51 f
  data arrival time                                   1.51

  clock clk (fall edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dmem_addr_r_reg_0_/CKN (DFFNSRX1TS)      0.00       0.00 f
  library setup time                      -0.51      -0.51
  data required time                                 -0.51
  -----------------------------------------------------------
  data required time                                 -0.51
  data arrival time                                  -1.51
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.02


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[13] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1396/Y (NOR2X6TS)                                      0.14       0.68 r
  U1469/Y (CLKINVX12TS)                                   0.12       0.80 f
  U1408/Y (INVX12TS)                                      0.10       0.90 r
  U1434/Y (NAND2X8TS)                                     0.09       0.99 f
  U1403/Y (NAND3X8TS)                                     0.11       1.10 r
  U1402/Y (NAND2X4TS)                                     0.08       1.19 f
  U2788/Y (NAND4X2TS)                                     0.11       1.30 r
  U1409/Y (CLKINVX2TS)                                    0.12       1.42 f
  U1474/Y (CLKBUFX2TS)                                    0.20       1.62 f
  U1219/Y (CLKINVX2TS)                                    0.08       1.70 r
  U3231/Y (NAND2X1TS)                                     0.11       1.81 f
  U3233/Y (NAND2X2TS)                                     0.16       1.97 r
  dout[13] (out)                                          0.00       1.97 r
  data arrival time                                                  1.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -1.97
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.02


  Startpoint: dmem_addr_r_reg_1_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_dmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dmem_addr_r_reg_1_/CKN (DFFNSRX1TS)      0.00       0.00 f
  dmem_addr_r_reg_1_/Q (DFFNSRX1TS)        0.98       0.98 r
  u_dmem/A[1] (SP_DMEM)                    0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_dmem/CLK (SP_DMEM)                     0.00       0.00 r
  library setup time                      -1.04      -1.04
  data required time                                 -1.04
  -----------------------------------------------------------
  data required time                                 -1.04
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.02


  Startpoint: u_fpalu_s4_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_0_/CK (DFFQX2TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_0_/Q (DFFQX2TS)                 0.61       0.61 r
  U1713/Y (NOR2BX2TS)                                     0.28       0.88 r
  U1706/Y (INVX2TS)                                       0.16       1.05 f
  U1981/Y (INVX2TS)                                       0.11       1.16 r
  u_fpalu_s5_many_skip_r_reg_8_/E (EDFFX1TS)              0.00       1.16 r
  data arrival time                                                  1.16

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_8_/CK (EDFFX1TS)             0.00       0.00 r
  library setup time                                     -0.85      -0.85
  data required time                                                -0.85
  --------------------------------------------------------------------------
  data required time                                                -0.85
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.01


  Startpoint: u_fpalu_s4_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_0_/CK (DFFQX2TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_0_/Q (DFFQX2TS)                 0.61       0.61 r
  U1713/Y (NOR2BX2TS)                                     0.28       0.88 r
  U1706/Y (INVX2TS)                                       0.16       1.05 f
  U1981/Y (INVX2TS)                                       0.11       1.16 r
  u_fpalu_s5_many_skip_r_reg_9_/E (EDFFX1TS)              0.00       1.16 r
  data arrival time                                                  1.16

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_9_/CK (EDFFX1TS)             0.00       0.00 r
  library setup time                                     -0.85      -0.85
  data required time                                                -0.85
  --------------------------------------------------------------------------
  data required time                                                -0.85
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.01


  Startpoint: u_fpalu_s4_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_0_/CK (DFFQX2TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_0_/Q (DFFQX2TS)                 0.61       0.61 r
  U1713/Y (NOR2BX2TS)                                     0.28       0.88 r
  U1706/Y (INVX2TS)                                       0.16       1.05 f
  U1981/Y (INVX2TS)                                       0.11       1.16 r
  u_fpalu_s5_many_skip_r_reg_12_/E (EDFFX1TS)             0.00       1.16 r
  data arrival time                                                  1.16

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_12_/CK (EDFFX1TS)            0.00       0.00 r
  library setup time                                     -0.85      -0.85
  data required time                                                -0.85
  --------------------------------------------------------------------------
  data required time                                                -0.85
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.01


  Startpoint: u_fpalu_s4_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_0_/CK (DFFQX2TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_0_/Q (DFFQX2TS)                 0.61       0.61 r
  U1713/Y (NOR2BX2TS)                                     0.28       0.88 r
  U1706/Y (INVX2TS)                                       0.16       1.05 f
  U1981/Y (INVX2TS)                                       0.11       1.16 r
  u_fpalu_s5_many_skip_r_reg_5_/E (EDFFX1TS)              0.00       1.16 r
  data arrival time                                                  1.16

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_5_/CK (EDFFX1TS)             0.00       0.00 r
  library setup time                                     -0.85      -0.85
  data required time                                                -0.85
  --------------------------------------------------------------------------
  data required time                                                -0.85
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.01


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/CK (DFFHQX4TS)        0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/Q (DFFHQX4TS)         0.30       0.30 f
  U1719/Y (INVX2TS)                                       0.10       0.40 r
  U1696/Y (INVX2TS)                                       0.07       0.47 f
  U1681/Y (NOR2X2TS)                                      0.15       0.62 r
  U1583/Y (BUFX3TS)                                       0.20       0.82 r
  U1903/Y (BUFX3TS)                                       0.17       0.98 r
  U3636/Y (NAND2X1TS)                                     0.09       1.08 f
  U3638/Y (NAND3X1TS)                                     0.15       1.22 r
  U3639/Y (NAND2X1TS)                                     0.19       1.41 f
  U4112/Y (MXI2X1TS)                                      0.26       1.67 f
  U4113/Y (NAND2X1TS)                                     0.13       1.80 r
  u_fpalu_s3_rhs_r_reg_19_/D (DFFHQX4TS)                  0.00       1.80 r
  data arrival time                                                  1.80

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_rhs_r_reg_19_/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.21      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -1.80
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.01


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[12] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U1454/Y (INVX12TS)                                      0.10       0.48 r
  U1425/Y (CLKINVX12TS)                                   0.08       0.55 f
  U1464/Y (NOR2X6TS)                                      0.17       0.72 r
  U2161/Y (CLKINVX12TS)                                   0.11       0.83 f
  U1521/Y (INVX8TS)                                       0.09       0.92 r
  U2102/Y (NAND2X4TS)                                     0.08       1.00 f
  U2131/Y (NAND4X4TS)                                     0.12       1.13 r
  U2440/Y (NAND2X2TS)                                     0.10       1.22 f
  U2147/Y (NAND4X2TS)                                     0.11       1.33 r
  U2793/Y (CLKINVX2TS)                                    0.12       1.45 f
  U2377/Y (CLKBUFX2TS)                                    0.21       1.66 f
  U1307/Y (CLKINVX3TS)                                    0.09       1.75 r
  U1309/Y (NAND2X2TS)                                     0.10       1.85 f
  U1308/Y (NAND2X4TS)                                     0.11       1.96 r
  dout[12] (out)                                          0.00       1.96 r
  data arrival time                                                  1.96

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.01


  Startpoint: ss_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: first_cycle_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_1_/CK (DFFRX4TS)                0.00       0.00 r
  ss_r_reg_1_/Q (DFFRX4TS)                 0.70       0.70 f
  U2486/Y (NOR2X2TS)                       0.19       0.89 r
  U2207/Y (INVX2TS)                        0.12       1.01 f
  U3833/Y (NOR2X2TS)                       0.15       1.16 r
  U3834/Y (NAND3X2TS)                      0.15       1.31 f
  U2695/Y (INVX2TS)                        0.10       1.41 r
  U3864/Y (NAND2X1TS)                      0.14       1.55 f
  U2278/Y (CLKAND2X2TS)                    0.23       1.77 f
  first_cycle_r_reg/D (DFFSRHQX8TS)        0.00       1.77 f
  data arrival time                                   1.77

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  first_cycle_r_reg/CK (DFFSRHQX8TS)       0.00       0.00 r
  library setup time                      -0.23      -0.23
  data required time                                 -0.23
  -----------------------------------------------------------
  data required time                                 -0.23
  data arrival time                                  -1.77
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.00


  Startpoint: ss_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_opcode_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_4_/CK (DFFSX4TS)                0.00       0.00 r
  ss_r_reg_4_/QN (DFFSX4TS)                0.89       0.89 r
  U2683/Y (NOR2X2TS)                       0.08       0.97 f
  U2530/Y (NOR2X2TS)                       0.14       1.11 r
  U2768/Y (AND2X4TS)                       0.23       1.34 r
  U1236/Y (BUFX6TS)                        0.16       1.49 r
  U1318/Y (BUFX12TS)                       0.13       1.62 r
  U3447/Y (INVX2TS)                        0.06       1.69 f
  alu_opcode_r_reg_0_/D (DFFQX4TS)         0.00       1.69 f
  data arrival time                                   1.69

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)        0.00       0.00 r
  library setup time                      -0.32      -0.32
  data required time                                 -0.32
  -----------------------------------------------------------
  data required time                                 -0.32
  data arrival time                                  -1.69
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.00


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[14] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U1454/Y (INVX12TS)                                      0.10       0.48 r
  U1425/Y (CLKINVX12TS)                                   0.08       0.55 f
  U1464/Y (NOR2X6TS)                                      0.17       0.72 r
  U2161/Y (CLKINVX12TS)                                   0.11       0.83 f
  U1521/Y (INVX8TS)                                       0.09       0.92 r
  U2104/Y (NAND2X2TS)                                     0.11       1.03 f
  U2108/Y (NAND4X4TS)                                     0.11       1.14 r
  U1300/Y (NAND2X2TS)                                     0.10       1.24 f
  U2787/Y (NAND4X2TS)                                     0.12       1.36 r
  U2123/Y (CLKINVX3TS)                                    0.10       1.46 f
  U1477/Y (CLKBUFX2TS)                                    0.20       1.66 f
  U1290/Y (CLKINVX3TS)                                    0.09       1.74 r
  U1302/Y (NAND2X2TS)                                     0.10       1.84 f
  U1301/Y (NAND2X4TS)                                     0.11       1.95 r
  dout[14] (out)                                          0.00       1.95 r
  data arrival time                                                  1.95

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.00


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_0_/CK (DFFHQX4TS)        0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_0_/Q (DFFHQX4TS)         0.30       0.30 f
  U2027/Y (INVX2TS)                                       0.10       0.40 r
  U2622/Y (NAND2X2TS)                                     0.10       0.49 f
  U1984/Y (INVX2TS)                                       0.12       0.61 r
  U2579/Y (INVX2TS)                                       0.10       0.72 f
  U3665/Y (OAI22X1TS)                                     0.15       0.86 r
  U3666/Y (AOI21X1TS)                                     0.13       1.00 f
  U3669/Y (MXI2X1TS)                                      0.30       1.30 r
  U4051/Y (MXI2X1TS)                                      0.36       1.66 f
  U4052/Y (NAND2X1TS)                                     0.13       1.79 r
  u_fpalu_s3_rhs_r_reg_16_/D (DFFHQX4TS)                  0.00       1.79 r
  data arrival time                                                  1.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_rhs_r_reg_16_/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.21      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -1.79
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.99


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[7] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U1454/Y (INVX12TS)                                      0.10       0.48 r
  U1425/Y (CLKINVX12TS)                                   0.08       0.55 f
  U1464/Y (NOR2X6TS)                                      0.17       0.72 r
  U2161/Y (CLKINVX12TS)                                   0.11       0.83 f
  U2137/Y (NAND2BX4TS)                                    0.18       1.01 f
  U2142/Y (NAND4X4TS)                                     0.10       1.11 r
  U2791/Y (NAND2X2TS)                                     0.10       1.20 f
  U2141/Y (NAND3X2TS)                                     0.11       1.31 r
  U1498/Y (CLKINVX3TS)                                    0.09       1.40 f
  U1497/Y (CLKBUFX2TS)                                    0.19       1.59 f
  U1220/Y (CLKINVX2TS)                                    0.08       1.67 r
  U1364/Y (AOI22X2TS)                                     0.14       1.81 f
  U1363/Y (NAND2X4TS)                                     0.14       1.94 r
  dout[7] (out)                                           0.00       1.94 r
  data arrival time                                                  1.94

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -1.94
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.99


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[16]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1519/Y (INVX8TS)                                       0.07       1.04 r
  U1473/Y (NAND2X4TS)                                     0.07       1.10 f
  U2107/Y (OAI2BB1X4TS)                                   0.08       1.18 r
  U1635/Y (INVX4TS)                                       0.06       1.25 f
  U1397/Y (NAND2X4TS)                                     0.07       1.31 r
  U1381/Y (NAND2X2TS)                                     0.08       1.40 f
  U2801/Y (NAND4X2TS)                                     0.14       1.53 r
  U1440/Y (CLKBUFX2TS)                                    0.20       1.73 r
  U1289/Y (NAND2X2TS)                                     0.10       1.83 f
  U1288/Y (NAND2X4TS)                                     0.11       1.94 r
  dout_29i[16] (out)                                      0.00       1.94 r
  data arrival time                                                  1.94

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -1.94
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.99


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[2] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1396/Y (NOR2X6TS)                                      0.14       0.68 r
  U1469/Y (CLKINVX12TS)                                   0.12       0.80 f
  U1408/Y (INVX12TS)                                      0.10       0.90 r
  U1434/Y (NAND2X8TS)                                     0.09       0.99 f
  U1403/Y (NAND3X8TS)                                     0.11       1.10 r
  U1402/Y (NAND2X4TS)                                     0.08       1.19 f
  U2788/Y (NAND4X2TS)                                     0.11       1.30 r
  U1409/Y (CLKINVX2TS)                                    0.12       1.42 f
  U1474/Y (CLKBUFX2TS)                                    0.20       1.62 f
  U1219/Y (CLKINVX2TS)                                    0.08       1.70 r
  U1373/Y (NAND2X2TS)                                     0.10       1.81 f
  U1372/Y (NAND3X4TS)                                     0.13       1.94 r
  dout[2] (out)                                           0.00       1.94 r
  data arrival time                                                  1.94

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -1.94
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.99


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[0] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1385/Y (INVX6TS)                                       0.08       1.05 r
  U2172/Y (NAND2X2TS)                                     0.11       1.16 f
  U2804/Y (NAND4X4TS)                                     0.13       1.29 r
  U2819/Y (NAND2X1TS)                                     0.13       1.42 f
  U2714/Y (NAND2X2TS)                                     0.12       1.53 r
  U3209/Y (INVX2TS)                                       0.09       1.63 f
  U1303/Y (NAND2X4TS)                                     0.09       1.71 r
  U1321/Y (NAND2X2TS)                                     0.10       1.81 f
  U1320/Y (NAND2X4TS)                                     0.11       1.93 r
  dout[0] (out)                                           0.00       1.93 r
  data arrival time                                                  1.93

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -1.93
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.98


  Startpoint: ss_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cmem_addr_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_1_/CK (DFFRX4TS)                0.00       0.00 r
  ss_r_reg_1_/Q (DFFRX4TS)                 0.70       0.70 f
  U2486/Y (NOR2X2TS)                       0.19       0.89 r
  U3422/Y (NOR2X1TS)                       0.14       1.03 f
  U3423/Y (NAND2X1TS)                      0.18       1.21 r
  U3426/Y (NOR2X1TS)                       0.15       1.36 f
  U4177/Y (XNOR2X1TS)                      0.17       1.53 r
  U4178/Y (NAND2X1TS)                      0.16       1.68 f
  cmem_addr_r_reg_4_/D (DFFHQX1TS)         0.00       1.68 f
  data arrival time                                   1.68

  clock clk' (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cmem_addr_r_reg_4_/CK (DFFHQX1TS)        0.00       0.00 r
  library setup time                      -0.29      -0.29
  data required time                                 -0.29
  -----------------------------------------------------------
  data required time                                 -0.29
  data arrival time                                  -1.68
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.98


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[11] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1385/Y (INVX6TS)                                       0.08       1.05 r
  U2172/Y (NAND2X2TS)                                     0.11       1.16 f
  U2804/Y (NAND4X4TS)                                     0.13       1.29 r
  U2819/Y (NAND2X1TS)                                     0.13       1.42 f
  U2714/Y (NAND2X2TS)                                     0.12       1.53 r
  U3209/Y (INVX2TS)                                       0.09       1.63 f
  U1303/Y (NAND2X4TS)                                     0.09       1.71 r
  U1306/Y (NAND2X2TS)                                     0.10       1.81 f
  U1305/Y (NAND2X4TS)                                     0.11       1.92 r
  dout[11] (out)                                          0.00       1.92 r
  data arrival time                                                  1.92

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -1.92
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.97


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[10] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1396/Y (NOR2X6TS)                                      0.14       0.68 r
  U1469/Y (CLKINVX12TS)                                   0.12       0.80 f
  U1408/Y (INVX12TS)                                      0.10       0.90 r
  U1429/Y (NAND2X8TS)                                     0.08       0.98 f
  U2118/Y (NAND4X4TS)                                     0.12       1.10 r
  U2387/Y (NAND2X2TS)                                     0.11       1.21 f
  U1435/Y (NAND3X2TS)                                     0.11       1.31 r
  U1398/Y (CLKINVX2TS)                                    0.11       1.42 f
  U2464/Y (CLKBUFX2TS)                                    0.21       1.63 f
  U1771/Y (INVX2TS)                                       0.08       1.71 r
  U1293/Y (NAND2X2TS)                                     0.09       1.80 f
  U1292/Y (OAI2BB1X4TS)                                   0.12       1.91 r
  dout[10] (out)                                          0.00       1.91 r
  data arrival time                                                  1.91

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -1.91
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.96


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_33_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.66       0.66 r
  U2029/Y (INVX4TS)                                       0.07       0.74 f
  U1704/Y (BUFX4TS)                                       0.15       0.89 f
  U1170/Y (CLKBUFX2TS)                                    0.21       1.10 f
  U1930/Y (CLKBUFX2TS)                                    0.26       1.36 f
  u_fpalu_s2_br4_pp_r_reg_33_/E (EDFFHQX1TS)              0.00       1.36 f
  data arrival time                                                  1.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_33_/CK (EDFFHQX1TS)             0.00       0.00 r
  library setup time                                     -0.59      -0.59
  data required time                                                -0.59
  --------------------------------------------------------------------------
  data required time                                                -0.59
  data arrival time                                                 -1.36
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.95


  Startpoint: u_fpalu_s2_br4_s_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_s_r_reg_0_/CK (DFFQX4TS)                 0.00       0.00 r
  u_fpalu_s2_br4_s_r_reg_0_/Q (DFFQX4TS)                  0.72       0.72 f
  U1606/Y (BUFX3TS)                                       0.19       0.91 f
  U3331/Y (NAND2X1TS)                                     0.13       1.04 r
  U3332/Y (INVX2TS)                                       0.10       1.14 f
  U3333/Y (NAND2X1TS)                                     0.15       1.29 r
  U1895/Y (CLKINVX2TS)                                    0.14       1.44 f
  U3405/Y (XNOR2X1TS)                                     0.24       1.67 r
  u_fpalu_s3_ps0_r_reg_2_/D (DFFHQX4TS)                   0.00       1.67 r
  data arrival time                                                  1.67

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps0_r_reg_2_/CK (DFFHQX4TS)                  0.00       0.00 r
  library setup time                                     -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.95


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_s_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFHQX4TS)                       0.30       0.30 f
  U2184/Y (NOR2X4TS)                                      0.12       0.41 r
  U2716/Y (AND3X6TS)                                      0.25       0.67 r
  U2409/Y (INVX4TS)                                       0.11       0.78 f
  U1484/Y (MXI2X1TS)                                      0.27       1.05 f
  u_fpalu_s2_br4_s_r_reg_3_/D (EDFFX4TS)                  0.00       1.05 f
  data arrival time                                                  1.05

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_s_r_reg_3_/CK (EDFFX4TS)                 0.00       0.00 r
  library setup time                                     -0.90      -0.90
  data required time                                                -0.90
  --------------------------------------------------------------------------
  data required time                                                -0.90
  data arrival time                                                 -1.05
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.95


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_s_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.66       0.66 r
  U2029/Y (INVX4TS)                                       0.07       0.74 f
  U1704/Y (BUFX4TS)                                       0.15       0.89 f
  U1170/Y (CLKBUFX2TS)                                    0.21       1.10 f
  U1931/Y (CLKBUFX2TS)                                    0.26       1.36 f
  U1868/Y (MX2X1TS)                                       0.33       1.69 f
  u_fpalu_s2_br4_s_r_reg_1_/D (DFFHQX4TS)                 0.00       1.69 f
  data arrival time                                                  1.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_s_r_reg_1_/CK (DFFHQX4TS)                0.00       0.00 r
  library setup time                                     -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.94


  Startpoint: ss_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cmem_addr_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_1_/CK (DFFRX4TS)                0.00       0.00 r
  ss_r_reg_1_/Q (DFFRX4TS)                 0.70       0.70 f
  U2486/Y (NOR2X2TS)                       0.19       0.89 r
  U3422/Y (NOR2X1TS)                       0.14       1.03 f
  U3423/Y (NAND2X1TS)                      0.18       1.21 r
  U2059/Y (XOR2XLTS)                       0.22       1.43 r
  U2018/Y (NAND2XLTS)                      0.20       1.63 f
  cmem_addr_r_reg_2_/D (DFFHQX1TS)         0.00       1.63 f
  data arrival time                                   1.63

  clock clk' (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cmem_addr_r_reg_2_/CK (DFFHQX1TS)        0.00       0.00 r
  library setup time                      -0.30      -0.30
  data required time                                 -0.30
  -----------------------------------------------------------
  data required time                                 -0.30
  data arrival time                                  -1.63
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.94


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[6] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U1454/Y (INVX12TS)                                      0.10       0.48 r
  U1425/Y (CLKINVX12TS)                                   0.08       0.55 f
  U1386/Y (NOR2X8TS)                                      0.14       0.69 r
  U2113/Y (NAND2X2TS)                                     0.14       0.83 f
  U2483/Y (NAND4X2TS)                                     0.13       0.96 r
  U2482/Y (INVX2TS)                                       0.12       1.08 f
  U2781/Y (AOI2BB2X4TS)                                   0.24       1.32 f
  U2433/Y (AOI2BB2X1TS)                                   0.40       1.72 f
  U1295/Y (OAI21X4TS)                                     0.16       1.88 r
  dout[6] (out)                                           0.00       1.88 r
  data arrival time                                                  1.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -1.88
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.93


  Startpoint: ss_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cmem_addr_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_1_/CK (DFFRX4TS)                0.00       0.00 r
  ss_r_reg_1_/Q (DFFRX4TS)                 0.70       0.70 f
  U2486/Y (NOR2X2TS)                       0.19       0.89 r
  U3422/Y (NOR2X1TS)                       0.14       1.03 f
  U3423/Y (NAND2X1TS)                      0.18       1.21 r
  U3426/Y (NOR2X1TS)                       0.15       1.36 f
  U1549/Y (OAI21XLTS)                      0.25       1.61 r
  cmem_addr_r_reg_3_/D (DFFHQX1TS)         0.00       1.61 r
  data arrival time                                   1.61

  clock clk' (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cmem_addr_r_reg_3_/CK (DFFHQX1TS)        0.00       0.00 r
  library setup time                      -0.32      -0.32
  data required time                                 -0.32
  -----------------------------------------------------------
  data required time                                 -0.32
  data arrival time                                  -1.61
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.93


  Startpoint: dmem_addr_r_reg_0_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_dmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dmem_addr_r_reg_0_/CKN (DFFNSRX1TS)      0.00       0.00 f
  dmem_addr_r_reg_0_/Q (DFFNSRX1TS)        0.94       0.94 r
  u_dmem/A[0] (SP_DMEM)                    0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_dmem/CLK (SP_DMEM)                     0.00       0.00 r
  library setup time                      -0.98      -0.98
  data required time                                 -0.98
  -----------------------------------------------------------
  data required time                                 -0.98
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.92


  Startpoint: dmem_addr_r_reg_3_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_dmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dmem_addr_r_reg_3_/CKN (DFFNSRX1TS)      0.00       0.00 f
  dmem_addr_r_reg_3_/Q (DFFNSRX1TS)        0.94       0.94 r
  u_dmem/A[3] (SP_DMEM)                    0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_dmem/CLK (SP_DMEM)                     0.00       0.00 r
  library setup time                      -0.98      -0.98
  data required time                                 -0.98
  -----------------------------------------------------------
  data required time                                 -0.98
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.92


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/CK (DFFHQX4TS)        0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/Q (DFFHQX4TS)         0.30       0.30 f
  U1719/Y (INVX2TS)                                       0.10       0.40 r
  U1696/Y (INVX2TS)                                       0.07       0.47 f
  U1681/Y (NOR2X2TS)                                      0.15       0.62 r
  U1583/Y (BUFX3TS)                                       0.20       0.82 r
  U1915/Y (NAND2X1TS)                                     0.10       0.91 f
  U3668/Y (NAND2X1TS)                                     0.12       1.04 r
  U1855/Y (NAND2X1TS)                                     0.16       1.20 f
  U1569/Y (MXI2XLTS)                                      0.26       1.46 r
  U4110/Y (NAND2X1TS)                                     0.20       1.66 f
  u_fpalu_s3_rhs_r_reg_20_/D (DFFHQX4TS)                  0.00       1.66 f
  data arrival time                                                  1.66

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_rhs_r_reg_20_/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.92


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[17]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1519/Y (INVX8TS)                                       0.07       1.04 r
  U1296/Y (NAND2X4TS)                                     0.07       1.10 f
  U2170/Y (NAND4X2TS)                                     0.10       1.20 r
  U2166/Y (NAND2X2TS)                                     0.11       1.31 f
  U1410/Y (OAI2BB1X4TS)                                   0.10       1.41 r
  U1383/Y (NOR2X4TS)                                      0.07       1.48 f
  U3217/Y (BUFX3TS)                                       0.19       1.67 f
  U2526/Y (OAI21X4TS)                                     0.20       1.87 r
  dout_29i[17] (out)                                      0.00       1.87 r
  data arrival time                                                  1.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -1.87
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.92


  Startpoint: regf_addr_r_reg_2_
              (falling edge-triggered flip-flop clocked by clk')
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (fall edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  regf_addr_r_reg_2_/CKN (DFFNSRX1TS)      0.00       0.00 f
  regf_addr_r_reg_2_/Q (DFFNSRX1TS)        0.95       0.95 r
  u_regf/A[2] (SP_REGF)                    0.00       0.95 r
  data arrival time                                   0.95

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_regf/CLK (SP_REGF)                     0.00       0.00 r
  library setup time                      -0.96      -0.96
  data required time                                 -0.96
  -----------------------------------------------------------
  data required time                                 -0.96
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.91


  Startpoint: ss_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_dmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_1_/CK (DFFRX4TS)                0.00       0.00 r
  ss_r_reg_1_/QN (DFFRX4TS)                0.88       0.88 r
  U1359/Y (NOR3X4TS)                       0.09       0.97 f
  U2064/Y (NOR2X2TS)                       0.19       1.15 r
  u_dmem/CEN (SP_DMEM)                     0.00       1.15 r
  data arrival time                                   1.15

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_dmem/CLK (SP_DMEM)                     0.00       0.00 r
  library setup time                      -0.75      -0.75
  data required time                                 -0.75
  -----------------------------------------------------------
  data required time                                 -0.75
  data arrival time                                  -1.15
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.91


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[5] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1519/Y (INVX8TS)                                       0.07       1.04 r
  U1473/Y (NAND2X4TS)                                     0.07       1.10 f
  U2107/Y (OAI2BB1X4TS)                                   0.08       1.18 r
  U1635/Y (INVX4TS)                                       0.06       1.25 f
  U1397/Y (NAND2X4TS)                                     0.07       1.31 r
  U1381/Y (NAND2X2TS)                                     0.08       1.40 f
  U2801/Y (NAND4X2TS)                                     0.14       1.53 r
  U3215/Y (NAND2X1TS)                                     0.15       1.68 f
  U3216/Y (NAND3X2TS)                                     0.18       1.86 r
  dout[5] (out)                                           0.00       1.86 r
  data arrival time                                                  1.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -1.86
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.91


  Startpoint: regf_addr_r_reg_0_
              (falling edge-triggered flip-flop clocked by clk')
  Endpoint: regf_addr_r_reg_2_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (fall edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  regf_addr_r_reg_0_/CKN (DFFNSRX1TS)      0.00       0.00 f
  regf_addr_r_reg_0_/QN (DFFNSRX1TS)       0.98       0.98 f
  U1917/Y (INVX2TS)                        0.09       1.07 r
  U2481/Y (NAND3X2TS)                      0.15       1.22 f
  U1544/Y (INVX1TS)                        0.12       1.34 r
  U1812/Y (NOR3X1TS)                       0.08       1.42 f
  regf_addr_r_reg_2_/D (DFFNSRX1TS)        0.00       1.42 f
  data arrival time                                   1.42

  clock clk (fall edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  regf_addr_r_reg_2_/CKN (DFFNSRX1TS)      0.00       0.00 f
  library setup time                      -0.48      -0.48
  data required time                                 -0.48
  -----------------------------------------------------------
  data required time                                 -0.48
  data arrival time                                  -1.42
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.90


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[21]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1519/Y (INVX8TS)                                       0.07       1.04 r
  U1296/Y (NAND2X4TS)                                     0.07       1.10 f
  U1259/Y (NAND4X1TS)                                     0.11       1.22 r
  U1541/Y (NAND2X1TS)                                     0.14       1.36 f
  U2688/Y (NAND4X2TS)                                     0.17       1.53 r
  U2687/Y (AOI2BB1X4TS)                                   0.12       1.65 f
  U2525/Y (OAI21X4TS)                                     0.20       1.85 r
  dout_29i[21] (out)                                      0.00       1.85 r
  data arrival time                                                  1.85

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.90


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/CK (DFFHQX4TS)        0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/Q (DFFHQX4TS)         0.30       0.30 f
  U1719/Y (INVX2TS)                                       0.10       0.40 r
  U1696/Y (INVX2TS)                                       0.07       0.47 f
  U1681/Y (NOR2X2TS)                                      0.15       0.62 r
  U1239/Y (CLKBUFX2TS)                                    0.22       0.84 r
  U3650/Y (NAND2X1TS)                                     0.11       0.95 f
  U3653/Y (NAND4X1TS)                                     0.16       1.11 r
  U1858/Y (NAND2X1TS)                                     0.19       1.30 f
  U4114/Y (MXI2X1TS)                                      0.26       1.56 f
  U4115/Y (NAND2X1TS)                                     0.13       1.69 r
  u_fpalu_s3_rhs_r_reg_18_/D (DFFHQX4TS)                  0.00       1.69 r
  data arrival time                                                  1.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_rhs_r_reg_18_/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.21      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.90


  Startpoint: u_fpalu_s2_br4_pp_r_reg_48_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_48_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_48_/Q (EDFFX1TS)                0.65       0.65 r
  U2686/S (ADDHX1TS)                                      0.26       0.91 f
  U3249/Y (NOR2X1TS)                                      0.18       1.09 r
  U3250/Y (INVX2TS)                                       0.11       1.21 f
  U3319/Y (AOI21X1TS)                                     0.17       1.37 r
  U1886/Y (XOR2X1TS)                                      0.25       1.62 f
  u_fpalu_s3_ps1_r_reg_3_/D (DFFHQX4TS)                   0.00       1.62 f
  data arrival time                                                  1.62

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps1_r_reg_3_/CK (DFFHQX4TS)                  0.00       0.00 r
  library setup time                                     -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.89


  Startpoint: regf_addr_r_reg_0_
              (falling edge-triggered flip-flop clocked by clk')
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (fall edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  regf_addr_r_reg_0_/CKN (DFFNSRX1TS)      0.00       0.00 f
  regf_addr_r_reg_0_/Q (DFFNSRX1TS)        0.94       0.94 r
  u_regf/A[0] (SP_REGF)                    0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_regf/CLK (SP_REGF)                     0.00       0.00 r
  library setup time                      -0.95      -0.95
  data required time                                 -0.95
  -----------------------------------------------------------
  data required time                                 -0.95
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.89


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/CK (DFFHQX4TS)        0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/Q (DFFHQX4TS)         0.30       0.30 f
  U1607/Y (NOR2X1TS)                                      0.20       0.50 r
  U1701/Y (CLKBUFX2TS)                                    0.24       0.74 r
  U1983/Y (AND2X2TS)                                      0.21       0.96 r
  U1925/Y (NAND2X1TS)                                     0.15       1.10 f
  U1579/Y (MXI2XLTS)                                      0.27       1.37 r
  U4111/Y (NAND2X1TS)                                     0.18       1.56 f
  u_fpalu_s3_rhs_r_reg_21_/D (DFFQX1TS)                   0.00       1.56 f
  data arrival time                                                  1.56

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_rhs_r_reg_21_/CK (DFFQX1TS)                  0.00       0.00 r
  library setup time                                     -0.33      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.56
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.88


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[18]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1385/Y (INVX6TS)                                       0.08       1.05 r
  U1406/Y (NAND2X4TS)                                     0.07       1.12 f
  U2430/Y (NAND4X2TS)                                     0.09       1.21 r
  U2784/Y (AOI22X2TS)                                     0.12       1.34 f
  U3219/Y (NAND3X1TS)                                     0.17       1.51 r
  U3742/Y (NAND2X1TS)                                     0.14       1.65 f
  U3744/Y (NAND2X2TS)                                     0.16       1.81 r
  dout_29i[18] (out)                                      0.00       1.81 r
  data arrival time                                                  1.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.86


  Startpoint: regf_addr_r_reg_1_
              (falling edge-triggered flip-flop clocked by clk')
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (fall edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  regf_addr_r_reg_1_/CKN (DFFNSRX2TS)      0.00       0.00 f
  regf_addr_r_reg_1_/Q (DFFNSRX2TS)        0.99       0.99 r
  u_regf/A[1] (SP_REGF)                    0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_regf/CLK (SP_REGF)                     0.00       0.00 r
  library setup time                      -0.86      -0.86
  data required time                                 -0.86
  -----------------------------------------------------------
  data required time                                 -0.86
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.85


  Startpoint: u_fpalu_s4_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_0_/CK (DFFQX2TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_0_/Q (DFFQX2TS)                 0.76       0.76 f
  U1713/Y (NOR2BX2TS)                                     0.24       1.00 f
  U1706/Y (INVX2TS)                                       0.12       1.12 r
  U2337/Y (INVX2TS)                                       0.11       1.23 f
  U2267/Y (MX2X1TS)                                       0.29       1.52 f
  u_fpalu_s5_many_skip_r_reg_13_/D (DFFQX1TS)             0.00       1.52 f
  data arrival time                                                  1.52

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_13_/CK (DFFQX1TS)            0.00       0.00 r
  library setup time                                     -0.32      -0.32
  data required time                                                -0.32
  --------------------------------------------------------------------------
  data required time                                                -0.32
  data arrival time                                                 -1.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.84


  Startpoint: u_fpalu_s4_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_0_/CK (DFFQX2TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_0_/Q (DFFQX2TS)                 0.76       0.76 f
  U1713/Y (NOR2BX2TS)                                     0.24       1.00 f
  U1706/Y (INVX2TS)                                       0.12       1.12 r
  U2336/Y (INVX2TS)                                       0.11       1.23 f
  U2274/Y (MX2X1TS)                                       0.29       1.52 f
  u_fpalu_s5_many_skip_r_reg_20_/D (DFFQX1TS)             0.00       1.52 f
  data arrival time                                                  1.52

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_20_/CK (DFFQX1TS)            0.00       0.00 r
  library setup time                                     -0.32      -0.32
  data required time                                                -0.32
  --------------------------------------------------------------------------
  data required time                                                -0.32
  data arrival time                                                 -1.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.84


  Startpoint: u_fpalu_s4_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_0_/CK (DFFQX2TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_0_/Q (DFFQX2TS)                 0.76       0.76 f
  U1713/Y (NOR2BX2TS)                                     0.24       1.00 f
  U1706/Y (INVX2TS)                                       0.12       1.12 r
  U2336/Y (INVX2TS)                                       0.11       1.23 f
  U2275/Y (MX2X1TS)                                       0.29       1.52 f
  u_fpalu_s5_many_skip_r_reg_21_/D (DFFQX1TS)             0.00       1.52 f
  data arrival time                                                  1.52

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_21_/CK (DFFQX1TS)            0.00       0.00 r
  library setup time                                     -0.32      -0.32
  data required time                                                -0.32
  --------------------------------------------------------------------------
  data required time                                                -0.32
  data arrival time                                                 -1.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.84


  Startpoint: u_fpalu_s4_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_0_/CK (DFFQX2TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_0_/Q (DFFQX2TS)                 0.76       0.76 f
  U1713/Y (NOR2BX2TS)                                     0.24       1.00 f
  U1706/Y (INVX2TS)                                       0.12       1.12 r
  U2336/Y (INVX2TS)                                       0.11       1.23 f
  U2271/Y (MX2X1TS)                                       0.29       1.52 f
  u_fpalu_s5_many_skip_r_reg_17_/D (DFFQX1TS)             0.00       1.52 f
  data arrival time                                                  1.52

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_17_/CK (DFFQX1TS)            0.00       0.00 r
  library setup time                                     -0.32      -0.32
  data required time                                                -0.32
  --------------------------------------------------------------------------
  data required time                                                -0.32
  data arrival time                                                 -1.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.84


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1692/Y (CLKBUFX2TS)                                    0.19       0.99 r
  u_fpalu_s2_br4_pp_r_reg_11_/E (EDFFX1TS)                0.00       0.99 r
  data arrival time                                                  0.99

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_11_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.85      -0.85
  data required time                                                -0.85
  --------------------------------------------------------------------------
  data required time                                                -0.85
  data arrival time                                                 -0.99
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.84


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1692/Y (CLKBUFX2TS)                                    0.19       0.99 r
  u_fpalu_s2_br4_pp_r_reg_7_/E (EDFFX1TS)                 0.00       0.99 r
  data arrival time                                                  0.99

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_7_/CK (EDFFX1TS)                0.00       0.00 r
  library setup time                                     -0.85      -0.85
  data required time                                                -0.85
  --------------------------------------------------------------------------
  data required time                                                -0.85
  data arrival time                                                 -0.99
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.84


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1692/Y (CLKBUFX2TS)                                    0.19       0.99 r
  u_fpalu_s2_br4_pp_r_reg_9_/E (EDFFX1TS)                 0.00       0.99 r
  data arrival time                                                  0.99

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_9_/CK (EDFFX1TS)                0.00       0.00 r
  library setup time                                     -0.85      -0.85
  data required time                                                -0.85
  --------------------------------------------------------------------------
  data required time                                                -0.85
  data arrival time                                                 -0.99
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.84


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_ea_gte_eb_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U1650/Y (CLKBUFX2TS)                                    0.27       1.48 f
  u_fpalu_s2_ea_gte_eb_r_reg/D (DFFQX1TS)                 0.00       1.48 f
  data arrival time                                                  1.48

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_gte_eb_r_reg/CK (DFFQX1TS)                0.00       0.00 r
  library setup time                                     -0.36      -0.36
  data required time                                                -0.36
  --------------------------------------------------------------------------
  data required time                                                -0.36
  data arrival time                                                 -1.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.84


  Startpoint: u_fpalu_s4_many_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_2_/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_2_/Q (DFFHQX4TS)                  0.33       0.33 f
  U2757/Y (NOR2X4TS)                                      0.13       0.45 r
  U2758/Y (NAND2X2TS)                                     0.11       0.56 f
  U2488/Y (NAND3BX4TS)                                    0.23       0.80 f
  U1492/Y (NOR2X4TS)                                      0.14       0.94 r
  U3099/Y (NAND2X4TS)                                     0.10       1.03 f
  U2241/Y (OAI21X2TS)                                     0.16       1.19 r
  U3144/Y (AND2X4TS)                                      0.21       1.41 r
  U3160/Y (BUFX3TS)                                       0.16       1.57 r
  u_fpalu_s5_many_r_reg_17_/D (DFFHQX1TS)                 0.00       1.57 r
  data arrival time                                                  1.57

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_r_reg_17_/CK (DFFHQX1TS)                0.00       0.00 r
  library setup time                                     -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -1.57
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.83


  Startpoint: regf_addr_r_reg_3_
              (falling edge-triggered flip-flop clocked by clk')
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (fall edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  regf_addr_r_reg_3_/CKN (DFFNSRX1TS)      0.00       0.00 f
  regf_addr_r_reg_3_/Q (DFFNSRX1TS)        0.92       0.92 r
  u_regf/A[3] (SP_REGF)                    0.00       0.92 r
  data arrival time                                   0.92

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_regf/CLK (SP_REGF)                     0.00       0.00 r
  library setup time                      -0.91      -0.91
  data required time                                 -0.91
  -----------------------------------------------------------
  data required time                                 -0.91
  data arrival time                                  -0.92
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.82


  Startpoint: dmem_addr_r_reg_5_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_dmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dmem_addr_r_reg_5_/CKN (DFFNSRX1TS)      0.00       0.00 f
  dmem_addr_r_reg_5_/Q (DFFNSRX1TS)        0.90       0.90 r
  u_dmem/A[5] (SP_DMEM)                    0.00       0.90 r
  data arrival time                                   0.90

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_dmem/CLK (SP_DMEM)                     0.00       0.00 r
  library setup time                      -0.92      -0.92
  data required time                                 -0.92
  -----------------------------------------------------------
  data required time                                 -0.92
  data arrival time                                  -0.90
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.81


  Startpoint: u_fpalu_s4_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_0_/CK (DFFQX2TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_0_/Q (DFFQX2TS)                 0.76       0.76 f
  U1713/Y (NOR2BX2TS)                                     0.24       1.00 f
  U1592/Y (INVX2TS)                                       0.11       1.10 r
  U2644/Y (INVX2TS)                                       0.10       1.20 f
  U2273/Y (MX2X1TS)                                       0.29       1.49 f
  u_fpalu_s5_many_skip_r_reg_19_/D (DFFQX1TS)             0.00       1.49 f
  data arrival time                                                  1.49

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_19_/CK (DFFQX1TS)            0.00       0.00 r
  library setup time                                     -0.32      -0.32
  data required time                                                -0.32
  --------------------------------------------------------------------------
  data required time                                                -0.32
  data arrival time                                                 -1.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.81


  Startpoint: u_fpalu_s4_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_0_/CK (DFFQX2TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_0_/Q (DFFQX2TS)                 0.76       0.76 f
  U1713/Y (NOR2BX2TS)                                     0.24       1.00 f
  U1592/Y (INVX2TS)                                       0.11       1.10 r
  U2644/Y (INVX2TS)                                       0.10       1.20 f
  U2272/Y (MX2X1TS)                                       0.29       1.49 f
  u_fpalu_s5_many_skip_r_reg_18_/D (DFFQX1TS)             0.00       1.49 f
  data arrival time                                                  1.49

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_18_/CK (DFFQX1TS)            0.00       0.00 r
  library setup time                                     -0.32      -0.32
  data required time                                                -0.32
  --------------------------------------------------------------------------
  data required time                                                -0.32
  data arrival time                                                 -1.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.81


  Startpoint: u_fpalu_s4_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_0_/CK (DFFQX2TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_0_/Q (DFFQX2TS)                 0.76       0.76 f
  U1713/Y (NOR2BX2TS)                                     0.24       1.00 f
  U1592/Y (INVX2TS)                                       0.11       1.10 r
  U2644/Y (INVX2TS)                                       0.10       1.20 f
  U1940/Y (MX2X1TS)                                       0.29       1.49 f
  u_fpalu_s5_many_skip_r_reg_1_/D (DFFQX1TS)              0.00       1.49 f
  data arrival time                                                  1.49

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_1_/CK (DFFQX1TS)             0.00       0.00 r
  library setup time                                     -0.32      -0.32
  data required time                                                -0.32
  --------------------------------------------------------------------------
  data required time                                                -0.32
  data arrival time                                                 -1.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.81


  Startpoint: u_fpalu_s4_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_0_/CK (DFFQX2TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_0_/Q (DFFQX2TS)                 0.76       0.76 f
  U1713/Y (NOR2BX2TS)                                     0.24       1.00 f
  U1592/Y (INVX2TS)                                       0.11       1.10 r
  U2643/Y (INVX2TS)                                       0.10       1.20 f
  U2264/Y (MX2X1TS)                                       0.29       1.49 f
  u_fpalu_s5_many_skip_r_reg_6_/D (DFFQX1TS)              0.00       1.49 f
  data arrival time                                                  1.49

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_6_/CK (DFFQX1TS)             0.00       0.00 r
  library setup time                                     -0.32      -0.32
  data required time                                                -0.32
  --------------------------------------------------------------------------
  data required time                                                -0.32
  data arrival time                                                 -1.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.81


  Startpoint: u_fpalu_s4_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_0_/CK (DFFQX2TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_0_/Q (DFFQX2TS)                 0.76       0.76 f
  U1713/Y (NOR2BX2TS)                                     0.24       1.00 f
  U1592/Y (INVX2TS)                                       0.11       1.10 r
  U2643/Y (INVX2TS)                                       0.10       1.20 f
  U2265/Y (MX2X1TS)                                       0.29       1.49 f
  u_fpalu_s5_many_skip_r_reg_10_/D (DFFQX1TS)             0.00       1.49 f
  data arrival time                                                  1.49

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_10_/CK (DFFQX1TS)            0.00       0.00 r
  library setup time                                     -0.32      -0.32
  data required time                                                -0.32
  --------------------------------------------------------------------------
  data required time                                                -0.32
  data arrival time                                                 -1.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.81


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_s_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.66       0.66 r
  U2029/Y (INVX4TS)                                       0.07       0.74 f
  U1692/Y (CLKBUFX2TS)                                    0.22       0.96 f
  U1988/Y (CLKBUFX2TS)                                    0.27       1.23 f
  U2277/Y (MX2X1TS)                                       0.33       1.56 f
  u_fpalu_s2_br4_s_r_reg_2_/D (DFFHQX8TS)                 0.00       1.56 f
  data arrival time                                                  1.56

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_s_r_reg_2_/CK (DFFHQX8TS)                0.00       0.00 r
  library setup time                                     -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -1.56
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.81


  Startpoint: u_fpalu_s2_br4_pp_r_reg_48_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_48_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_48_/Q (EDFFX1TS)                0.65       0.65 r
  U2686/S (ADDHX1TS)                                      0.26       0.91 f
  U3249/Y (NOR2X1TS)                                      0.18       1.09 r
  U3250/Y (INVX2TS)                                       0.11       1.21 f
  U3310/Y (NAND2X1TS)                                     0.10       1.30 r
  U3311/Y (XNOR2X1TS)                                     0.22       1.53 f
  u_fpalu_s3_ps1_r_reg_2_/D (DFFHQX4TS)                   0.00       1.53 f
  data arrival time                                                  1.53

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps1_r_reg_2_/CK (DFFHQX4TS)                  0.00       0.00 r
  library setup time                                     -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.53
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.80


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_5_/CK (MDFFHQX1TS)            0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_5_/Q (MDFFHQX1TS)             0.37       0.37 f
  U3552/Y (NOR2X1TS)                                      0.14       0.51 r
  U1595/Y (AND4X1TS)                                      0.41       0.91 r
  U1665/Y (NAND3X1TS)                                     0.21       1.12 f
  U1896/Y (INVX2TS)                                       0.17       1.29 r
  U2654/Y (INVX2TS)                                       0.10       1.39 f
  U3597/Y (OAI21X1TS)                                     0.13       1.52 r
  u_fpalu_s3_lhs_r_reg_21_/D (DFFQX1TS)                   0.00       1.52 r
  data arrival time                                                  1.52

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_lhs_r_reg_21_/CK (DFFQX1TS)                  0.00       0.00 r
  library setup time                                     -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -1.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.80


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_5_/CK (MDFFHQX1TS)            0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_5_/Q (MDFFHQX1TS)             0.37       0.37 f
  U3552/Y (NOR2X1TS)                                      0.14       0.51 r
  U1595/Y (AND4X1TS)                                      0.41       0.91 r
  U1665/Y (NAND3X1TS)                                     0.21       1.12 f
  U1580/Y (INVX2TS)                                       0.17       1.29 r
  U2521/Y (INVX2TS)                                       0.10       1.39 f
  U3562/Y (OAI21X1TS)                                     0.13       1.52 r
  u_fpalu_s3_lhs_r_reg_14_/D (DFFQX1TS)                   0.00       1.52 r
  data arrival time                                                  1.52

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_lhs_r_reg_14_/CK (DFFQX1TS)                  0.00       0.00 r
  library setup time                                     -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -1.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.80


  Startpoint: regf_addr_r_reg_5_
              (falling edge-triggered flip-flop clocked by clk')
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (fall edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  regf_addr_r_reg_5_/CKN (DFFNSRX1TS)      0.00       0.00 f
  regf_addr_r_reg_5_/Q (DFFNSRX1TS)        0.91       0.91 r
  u_regf/A[5] (SP_REGF)                    0.00       0.91 r
  data arrival time                                   0.91

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_regf/CLK (SP_REGF)                     0.00       0.00 r
  library setup time                      -0.89      -0.89
  data required time                                 -0.89
  -----------------------------------------------------------
  data required time                                 -0.89
  data arrival time                                  -0.91
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.80


  Startpoint: u_fpalu_s4_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_0_/CK (DFFQX2TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_0_/Q (DFFQX2TS)                 0.76       0.76 f
  U1713/Y (NOR2BX2TS)                                     0.24       1.00 f
  U1706/Y (INVX2TS)                                       0.12       1.12 r
  U2337/Y (INVX2TS)                                       0.11       1.23 f
  U2269/Y (MX2X1TS)                                       0.30       1.54 f
  u_fpalu_s5_many_skip_r_reg_15_/D (DFFHQX4TS)            0.00       1.54 f
  data arrival time                                                  1.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_15_/CK (DFFHQX4TS)           0.00       0.00 r
  library setup time                                     -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.79


  Startpoint: u_fpalu_s4_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_0_/CK (DFFQX2TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_0_/Q (DFFQX2TS)                 0.76       0.76 f
  U1713/Y (NOR2BX2TS)                                     0.24       1.00 f
  U1706/Y (INVX2TS)                                       0.12       1.12 r
  U2337/Y (INVX2TS)                                       0.11       1.23 f
  U2220/Y (MX2X1TS)                                       0.30       1.54 f
  u_fpalu_s5_many_skip_r_reg_2_/D (DFFHQX8TS)             0.00       1.54 f
  data arrival time                                                  1.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_2_/CK (DFFHQX8TS)            0.00       0.00 r
  library setup time                                     -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.79


  Startpoint: u_fpalu_s4_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_0_/CK (DFFQX2TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_0_/Q (DFFQX2TS)                 0.76       0.76 f
  U1713/Y (NOR2BX2TS)                                     0.24       1.00 f
  U1706/Y (INVX2TS)                                       0.12       1.12 r
  U2337/Y (INVX2TS)                                       0.11       1.23 f
  U2270/Y (MX2X1TS)                                       0.30       1.54 f
  u_fpalu_s5_many_skip_r_reg_16_/D (DFFHQX8TS)            0.00       1.54 f
  data arrival time                                                  1.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_16_/CK (DFFHQX8TS)           0.00       0.00 r
  library setup time                                     -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.79


  Startpoint: u_fpalu_s4_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_0_/CK (DFFQX2TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_0_/Q (DFFQX2TS)                 0.76       0.76 f
  U1713/Y (NOR2BX2TS)                                     0.24       1.00 f
  U1706/Y (INVX2TS)                                       0.12       1.12 r
  U2336/Y (INVX2TS)                                       0.11       1.23 f
  U1943/Y (MX2X1TS)                                       0.30       1.54 f
  u_fpalu_s5_many_skip_r_reg_7_/D (DFFHQX8TS)             0.00       1.54 f
  data arrival time                                                  1.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_7_/CK (DFFHQX8TS)            0.00       0.00 r
  library setup time                                     -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.79


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1693/Y (BUFX4TS)                                       0.14       0.94 r
  u_fpalu_s2_br4_pp_r_reg_13_/E (EDFFX1TS)                0.00       0.94 r
  data arrival time                                                  0.94

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_13_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.84      -0.84
  data required time                                                -0.84
  --------------------------------------------------------------------------
  data required time                                                -0.84
  data arrival time                                                 -0.94
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.78


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1693/Y (BUFX4TS)                                       0.14       0.94 r
  u_fpalu_s2_br4_pp_r_reg_12_/E (EDFFX1TS)                0.00       0.94 r
  data arrival time                                                  0.94

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_12_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.84      -0.84
  data required time                                                -0.84
  --------------------------------------------------------------------------
  data required time                                                -0.84
  data arrival time                                                 -0.94
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.78


  Startpoint: regf_addr_r_reg_4_
              (falling edge-triggered flip-flop clocked by clk')
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (fall edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  regf_addr_r_reg_4_/CKN (DFFNSRX1TS)      0.00       0.00 f
  regf_addr_r_reg_4_/Q (DFFNSRX1TS)        0.90       0.90 r
  u_regf/A[4] (SP_REGF)                    0.00       0.90 r
  data arrival time                                   0.90

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_regf/CLK (SP_REGF)                     0.00       0.00 r
  library setup time                      -0.88      -0.88
  data required time                                 -0.88
  -----------------------------------------------------------
  data required time                                 -0.88
  data arrival time                                  -0.90
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.78


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_35_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1704/Y (BUFX4TS)                                       0.14       0.94 r
  u_fpalu_s2_br4_pp_r_reg_35_/E (EDFFX1TS)                0.00       0.94 r
  data arrival time                                                  0.94

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_35_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.84      -0.84
  data required time                                                -0.84
  --------------------------------------------------------------------------
  data required time                                                -0.84
  data arrival time                                                 -0.94
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.78


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_34_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1704/Y (BUFX4TS)                                       0.14       0.94 r
  u_fpalu_s2_br4_pp_r_reg_34_/E (EDFFX1TS)                0.00       0.94 r
  data arrival time                                                  0.94

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_34_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.84      -0.84
  data required time                                                -0.84
  --------------------------------------------------------------------------
  data required time                                                -0.84
  data arrival time                                                 -0.94
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.78


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_5_/CK (MDFFHQX1TS)            0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_5_/Q (MDFFHQX1TS)             0.37       0.37 f
  U3552/Y (NOR2X1TS)                                      0.14       0.51 r
  U1595/Y (AND4X1TS)                                      0.41       0.91 r
  U1665/Y (NAND3X1TS)                                     0.21       1.12 f
  U1896/Y (INVX2TS)                                       0.17       1.29 r
  U2653/Y (INVX2TS)                                       0.10       1.39 f
  U3589/Y (OAI21X1TS)                                     0.15       1.54 r
  u_fpalu_s3_lhs_r_reg_3_/D (DFFHQX4TS)                   0.00       1.54 r
  data arrival time                                                  1.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_lhs_r_reg_3_/CK (DFFHQX4TS)                  0.00       0.00 r
  library setup time                                     -0.23      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.77


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_5_/CK (MDFFHQX1TS)            0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_5_/Q (MDFFHQX1TS)             0.37       0.37 f
  U3552/Y (NOR2X1TS)                                      0.14       0.51 r
  U1595/Y (AND4X1TS)                                      0.41       0.91 r
  U1665/Y (NAND3X1TS)                                     0.21       1.12 f
  U1896/Y (INVX2TS)                                       0.17       1.29 r
  U2653/Y (INVX2TS)                                       0.10       1.39 f
  U3599/Y (OAI21X1TS)                                     0.15       1.54 r
  u_fpalu_s3_lhs_r_reg_2_/D (DFFHQX4TS)                   0.00       1.54 r
  data arrival time                                                  1.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_lhs_r_reg_2_/CK (DFFHQX4TS)                  0.00       0.00 r
  library setup time                                     -0.23      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.77


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_5_/CK (MDFFHQX1TS)            0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_5_/Q (MDFFHQX1TS)             0.37       0.37 f
  U3552/Y (NOR2X1TS)                                      0.14       0.51 r
  U1595/Y (AND4X1TS)                                      0.41       0.91 r
  U1665/Y (NAND3X1TS)                                     0.21       1.12 f
  U1580/Y (INVX2TS)                                       0.17       1.29 r
  U2521/Y (INVX2TS)                                       0.10       1.39 f
  U3591/Y (OAI21X1TS)                                     0.15       1.54 r
  u_fpalu_s3_lhs_r_reg_18_/D (DFFHQX4TS)                  0.00       1.54 r
  data arrival time                                                  1.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_lhs_r_reg_18_/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.23      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.77


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_5_/CK (MDFFHQX1TS)            0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_5_/Q (MDFFHQX1TS)             0.37       0.37 f
  U3552/Y (NOR2X1TS)                                      0.14       0.51 r
  U1595/Y (AND4X1TS)                                      0.41       0.91 r
  U1665/Y (NAND3X1TS)                                     0.21       1.12 f
  U1580/Y (INVX2TS)                                       0.17       1.29 r
  U2520/Y (INVX2TS)                                       0.10       1.39 f
  U3593/Y (OAI21X1TS)                                     0.15       1.54 r
  u_fpalu_s3_lhs_r_reg_5_/D (DFFHQX4TS)                   0.00       1.54 r
  data arrival time                                                  1.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_lhs_r_reg_5_/CK (DFFHQX4TS)                  0.00       0.00 r
  library setup time                                     -0.23      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.77


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_5_/CK (MDFFHQX1TS)            0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_5_/Q (MDFFHQX1TS)             0.37       0.37 f
  U3552/Y (NOR2X1TS)                                      0.14       0.51 r
  U1595/Y (AND4X1TS)                                      0.41       0.91 r
  U1665/Y (NAND3X1TS)                                     0.21       1.12 f
  U1580/Y (INVX2TS)                                       0.17       1.29 r
  U2520/Y (INVX2TS)                                       0.10       1.39 f
  U3583/Y (OAI21X1TS)                                     0.15       1.54 r
  u_fpalu_s3_lhs_r_reg_13_/D (DFFHQX4TS)                  0.00       1.54 r
  data arrival time                                                  1.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_lhs_r_reg_13_/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.23      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.77


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_5_/CK (MDFFHQX1TS)            0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_5_/Q (MDFFHQX1TS)             0.37       0.37 f
  U3552/Y (NOR2X1TS)                                      0.14       0.51 r
  U1595/Y (AND4X1TS)                                      0.41       0.91 r
  U1665/Y (NAND3X1TS)                                     0.21       1.12 f
  U1896/Y (INVX2TS)                                       0.17       1.29 r
  U2653/Y (INVX2TS)                                       0.10       1.39 f
  U3560/Y (OAI21X1TS)                                     0.15       1.54 r
  u_fpalu_s3_lhs_r_reg_6_/D (DFFHQX4TS)                   0.00       1.54 r
  data arrival time                                                  1.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_lhs_r_reg_6_/CK (DFFHQX4TS)                  0.00       0.00 r
  library setup time                                     -0.23      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.77


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_5_/CK (MDFFHQX1TS)            0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_5_/Q (MDFFHQX1TS)             0.37       0.37 f
  U3552/Y (NOR2X1TS)                                      0.14       0.51 r
  U1595/Y (AND4X1TS)                                      0.41       0.91 r
  U1665/Y (NAND3X1TS)                                     0.21       1.12 f
  U1896/Y (INVX2TS)                                       0.17       1.29 r
  U2654/Y (INVX2TS)                                       0.10       1.39 f
  U3576/Y (OAI21X1TS)                                     0.15       1.54 r
  u_fpalu_s3_lhs_r_reg_7_/D (DFFHQX4TS)                   0.00       1.54 r
  data arrival time                                                  1.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_lhs_r_reg_7_/CK (DFFHQX4TS)                  0.00       0.00 r
  library setup time                                     -0.23      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.77


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_5_/CK (MDFFHQX1TS)            0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_5_/Q (MDFFHQX1TS)             0.37       0.37 f
  U3552/Y (NOR2X1TS)                                      0.14       0.51 r
  U1595/Y (AND4X1TS)                                      0.41       0.91 r
  U1665/Y (NAND3X1TS)                                     0.21       1.12 f
  U1896/Y (INVX2TS)                                       0.17       1.29 r
  U2652/Y (INVX2TS)                                       0.10       1.39 f
  U3575/Y (OAI21X1TS)                                     0.15       1.54 r
  u_fpalu_s3_lhs_r_reg_8_/D (DFFHQX4TS)                   0.00       1.54 r
  data arrival time                                                  1.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_lhs_r_reg_8_/CK (DFFHQX4TS)                  0.00       0.00 r
  library setup time                                     -0.23      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.77


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_5_/CK (MDFFHQX1TS)            0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_5_/Q (MDFFHQX1TS)             0.37       0.37 f
  U3552/Y (NOR2X1TS)                                      0.14       0.51 r
  U1595/Y (AND4X1TS)                                      0.41       0.91 r
  U1665/Y (NAND3X1TS)                                     0.21       1.12 f
  U1896/Y (INVX2TS)                                       0.17       1.29 r
  U2653/Y (INVX2TS)                                       0.10       1.39 f
  U3573/Y (OAI21X1TS)                                     0.15       1.54 r
  u_fpalu_s3_lhs_r_reg_17_/D (DFFHQX4TS)                  0.00       1.54 r
  data arrival time                                                  1.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_lhs_r_reg_17_/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.23      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.77


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_5_/CK (MDFFHQX1TS)            0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_5_/Q (MDFFHQX1TS)             0.37       0.37 f
  U3552/Y (NOR2X1TS)                                      0.14       0.51 r
  U1595/Y (AND4X1TS)                                      0.41       0.91 r
  U1665/Y (NAND3X1TS)                                     0.21       1.12 f
  U1896/Y (INVX2TS)                                       0.17       1.29 r
  U2654/Y (INVX2TS)                                       0.10       1.39 f
  U3571/Y (OAI21X1TS)                                     0.15       1.54 r
  u_fpalu_s3_lhs_r_reg_16_/D (DFFHQX4TS)                  0.00       1.54 r
  data arrival time                                                  1.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_lhs_r_reg_16_/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.23      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.77


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_5_/CK (MDFFHQX1TS)            0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_5_/Q (MDFFHQX1TS)             0.37       0.37 f
  U3552/Y (NOR2X1TS)                                      0.14       0.51 r
  U1595/Y (AND4X1TS)                                      0.41       0.91 r
  U1665/Y (NAND3X1TS)                                     0.21       1.12 f
  U1896/Y (INVX2TS)                                       0.17       1.29 r
  U2652/Y (INVX2TS)                                       0.10       1.39 f
  U3567/Y (OAI21X1TS)                                     0.15       1.54 r
  u_fpalu_s3_lhs_r_reg_12_/D (DFFHQX4TS)                  0.00       1.54 r
  data arrival time                                                  1.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_lhs_r_reg_12_/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.23      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.77


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_5_/CK (MDFFHQX1TS)            0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_5_/Q (MDFFHQX1TS)             0.37       0.37 f
  U3552/Y (NOR2X1TS)                                      0.14       0.51 r
  U1595/Y (AND4X1TS)                                      0.41       0.91 r
  U1665/Y (NAND3X1TS)                                     0.21       1.12 f
  U1580/Y (INVX2TS)                                       0.17       1.29 r
  U2520/Y (INVX2TS)                                       0.10       1.39 f
  U3565/Y (OAI21X1TS)                                     0.15       1.54 r
  u_fpalu_s3_lhs_r_reg_11_/D (DFFHQX4TS)                  0.00       1.54 r
  data arrival time                                                  1.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_lhs_r_reg_11_/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.23      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.77


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_5_/CK (MDFFHQX1TS)            0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_5_/Q (MDFFHQX1TS)             0.37       0.37 f
  U3552/Y (NOR2X1TS)                                      0.14       0.51 r
  U1595/Y (AND4X1TS)                                      0.41       0.91 r
  U1665/Y (NAND3X1TS)                                     0.21       1.12 f
  U1580/Y (INVX2TS)                                       0.17       1.29 r
  U2520/Y (INVX2TS)                                       0.10       1.39 f
  U3579/Y (OAI21X1TS)                                     0.15       1.54 r
  u_fpalu_s3_lhs_r_reg_20_/D (DFFHQX4TS)                  0.00       1.54 r
  data arrival time                                                  1.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_lhs_r_reg_20_/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.23      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.77


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_5_/CK (MDFFHQX1TS)            0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_5_/Q (MDFFHQX1TS)             0.37       0.37 f
  U3552/Y (NOR2X1TS)                                      0.14       0.51 r
  U1595/Y (AND4X1TS)                                      0.41       0.91 r
  U1665/Y (NAND3X1TS)                                     0.21       1.12 f
  U1896/Y (INVX2TS)                                       0.17       1.29 r
  U2652/Y (INVX2TS)                                       0.10       1.39 f
  U3581/Y (OAI21X1TS)                                     0.15       1.54 r
  u_fpalu_s3_lhs_r_reg_15_/D (DFFHQX4TS)                  0.00       1.54 r
  data arrival time                                                  1.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_lhs_r_reg_15_/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.23      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.77


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_5_/CK (MDFFHQX1TS)            0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_5_/Q (MDFFHQX1TS)             0.37       0.37 f
  U3552/Y (NOR2X1TS)                                      0.14       0.51 r
  U1595/Y (AND4X1TS)                                      0.41       0.91 r
  U1665/Y (NAND3X1TS)                                     0.21       1.12 f
  U1580/Y (INVX2TS)                                       0.17       1.29 r
  U2521/Y (INVX2TS)                                       0.10       1.39 f
  U3587/Y (OAI21X1TS)                                     0.15       1.54 r
  u_fpalu_s3_lhs_r_reg_19_/D (DFFHQX4TS)                  0.00       1.54 r
  data arrival time                                                  1.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_lhs_r_reg_19_/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.23      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.77


  Startpoint: dmem_addr_r_reg_2_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_dmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dmem_addr_r_reg_2_/CKN (DFFNSRX1TS)      0.00       0.00 f
  dmem_addr_r_reg_2_/Q (DFFNSRX1TS)        0.88       0.88 r
  u_dmem/A[2] (SP_DMEM)                    0.00       0.88 r
  data arrival time                                   0.88

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_dmem/CLK (SP_DMEM)                     0.00       0.00 r
  library setup time                      -0.89      -0.89
  data required time                                 -0.89
  -----------------------------------------------------------
  data required time                                 -0.89
  data arrival time                                  -0.88
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.77


  Startpoint: dmem_addr_r_reg_4_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_dmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dmem_addr_r_reg_4_/CKN (DFFNSRX1TS)      0.00       0.00 f
  dmem_addr_r_reg_4_/Q (DFFNSRX1TS)        0.88       0.88 r
  u_dmem/A[4] (SP_DMEM)                    0.00       0.88 r
  data arrival time                                   0.88

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_dmem/CLK (SP_DMEM)                     0.00       0.00 r
  library setup time                      -0.89      -0.89
  data required time                                 -0.89
  -----------------------------------------------------------
  data required time                                 -0.89
  data arrival time                                  -0.88
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.77


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_opcode_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_5_/CK (MDFFHQX1TS)            0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_5_/Q (MDFFHQX1TS)             0.37       0.37 f
  U3552/Y (NOR2X1TS)                                      0.14       0.51 r
  U1595/Y (AND4X1TS)                                      0.41       0.91 r
  U1665/Y (NAND3X1TS)                                     0.21       1.12 f
  U1580/Y (INVX2TS)                                       0.17       1.29 r
  U2651/Y (INVX2TS)                                       0.10       1.39 f
  U4173/Y (INVX2TS)                                       0.06       1.45 r
  U4174/Y (NAND2X1TS)                                     0.08       1.53 f
  u_fpalu_s3_opcode_r_reg_1_/D (DFFHQX4TS)                0.00       1.53 f
  data arrival time                                                  1.53

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_opcode_r_reg_1_/CK (DFFHQX4TS)               0.00       0.00 r
  library setup time                                     -0.24      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                 -1.53
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.77


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_5_/CK (MDFFHQX1TS)            0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_5_/Q (MDFFHQX1TS)             0.37       0.37 f
  U3552/Y (NOR2X1TS)                                      0.14       0.51 r
  U1595/Y (AND4X1TS)                                      0.41       0.91 r
  U1665/Y (NAND3X1TS)                                     0.21       1.12 f
  U1580/Y (INVX2TS)                                       0.17       1.29 r
  U2521/Y (INVX2TS)                                       0.10       1.39 f
  U3595/Y (OAI21X1TS)                                     0.14       1.53 r
  u_fpalu_s3_lhs_r_reg_0_/D (DFFHQX2TS)                   0.00       1.53 r
  data arrival time                                                  1.53

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_lhs_r_reg_0_/CK (DFFHQX2TS)                  0.00       0.00 r
  library setup time                                     -0.24      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                 -1.53
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.77


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_5_/CK (MDFFHQX1TS)            0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_5_/Q (MDFFHQX1TS)             0.37       0.37 f
  U3552/Y (NOR2X1TS)                                      0.14       0.51 r
  U1595/Y (AND4X1TS)                                      0.41       0.91 r
  U1665/Y (NAND3X1TS)                                     0.21       1.12 f
  U1896/Y (INVX2TS)                                       0.17       1.29 r
  U2652/Y (INVX2TS)                                       0.10       1.39 f
  U3585/Y (OAI21X1TS)                                     0.14       1.53 r
  u_fpalu_s3_lhs_r_reg_1_/D (DFFHQX2TS)                   0.00       1.53 r
  data arrival time                                                  1.53

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_lhs_r_reg_1_/CK (DFFHQX2TS)                  0.00       0.00 r
  library setup time                                     -0.24      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                 -1.53
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.77


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_5_/CK (MDFFHQX1TS)            0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_5_/Q (MDFFHQX1TS)             0.37       0.37 f
  U3552/Y (NOR2X1TS)                                      0.14       0.51 r
  U1595/Y (AND4X1TS)                                      0.41       0.91 r
  U1665/Y (NAND3X1TS)                                     0.21       1.12 f
  U1896/Y (INVX2TS)                                       0.17       1.29 r
  U2654/Y (INVX2TS)                                       0.10       1.39 f
  U3601/Y (OAI21X1TS)                                     0.14       1.53 r
  u_fpalu_s3_lhs_r_reg_4_/D (DFFHQX2TS)                   0.00       1.53 r
  data arrival time                                                  1.53

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_lhs_r_reg_4_/CK (DFFHQX2TS)                  0.00       0.00 r
  library setup time                                     -0.24      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                 -1.53
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.77


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_5_/CK (MDFFHQX1TS)            0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_5_/Q (MDFFHQX1TS)             0.37       0.37 f
  U3552/Y (NOR2X1TS)                                      0.14       0.51 r
  U1595/Y (AND4X1TS)                                      0.41       0.91 r
  U1665/Y (NAND3X1TS)                                     0.21       1.12 f
  U1580/Y (INVX2TS)                                       0.17       1.29 r
  U2651/Y (INVX2TS)                                       0.10       1.39 f
  U3569/Y (OAI21X1TS)                                     0.15       1.54 r
  u_fpalu_s3_lhs_r_reg_10_/D (DFFHQX4TS)                  0.00       1.54 r
  data arrival time                                                  1.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_lhs_r_reg_10_/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.23      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.77


  Startpoint: first_cycle_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  first_cycle_r_reg/CK (DFFSRHQX8TS)       0.00       0.00 r
  first_cycle_r_reg/Q (DFFSRHQX8TS)        0.40       0.40 r
  U1612/Y (INVX3TS)                        0.07       0.47 f
  U1733/Y (INVX2TS)                        0.13       0.60 r
  U1610/Y (CLKMX2X2TS)                     0.36       0.96 r
  u_cmem/A[2] (SP_CMEM)                    0.00       0.96 r
  data arrival time                                   0.96

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_cmem/CLK (SP_CMEM)                     0.00       0.00 r
  library setup time                      -0.81      -0.81
  data required time                                 -0.81
  -----------------------------------------------------------
  data required time                                 -0.81
  data arrival time                                  -0.96
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.76


  Startpoint: first_cycle_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  first_cycle_r_reg/CK (DFFSRHQX8TS)       0.00       0.00 r
  first_cycle_r_reg/Q (DFFSRHQX8TS)        0.40       0.40 r
  U1612/Y (INVX3TS)                        0.07       0.47 f
  U1733/Y (INVX2TS)                        0.13       0.60 r
  U1608/Y (CLKMX2X2TS)                     0.36       0.96 r
  u_cmem/A[3] (SP_CMEM)                    0.00       0.96 r
  data arrival time                                   0.96

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_cmem/CLK (SP_CMEM)                     0.00       0.00 r
  library setup time                      -0.81      -0.81
  data required time                                 -0.81
  -----------------------------------------------------------
  data required time                                 -0.81
  data arrival time                                  -0.96
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.76


  Startpoint: first_cycle_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  first_cycle_r_reg/CK (DFFSRHQX8TS)       0.00       0.00 r
  first_cycle_r_reg/Q (DFFSRHQX8TS)        0.40       0.40 r
  U1612/Y (INVX3TS)                        0.07       0.47 f
  U1733/Y (INVX2TS)                        0.13       0.60 r
  U1731/Y (CLKMX2X2TS)                     0.36       0.96 r
  u_cmem/A[4] (SP_CMEM)                    0.00       0.96 r
  data arrival time                                   0.96

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_cmem/CLK (SP_CMEM)                     0.00       0.00 r
  library setup time                      -0.81      -0.81
  data required time                                 -0.81
  -----------------------------------------------------------
  data required time                                 -0.81
  data arrival time                                  -0.96
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.76


  Startpoint: first_cycle_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  first_cycle_r_reg/CK (DFFSRHQX8TS)       0.00       0.00 r
  first_cycle_r_reg/Q (DFFSRHQX8TS)        0.40       0.40 r
  U1612/Y (INVX3TS)                        0.07       0.47 f
  U1733/Y (INVX2TS)                        0.13       0.60 r
  U1609/Y (CLKMX2X2TS)                     0.36       0.96 r
  u_cmem/A[5] (SP_CMEM)                    0.00       0.96 r
  data arrival time                                   0.96

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_cmem/CLK (SP_CMEM)                     0.00       0.00 r
  library setup time                      -0.81      -0.81
  data required time                                 -0.81
  -----------------------------------------------------------
  data required time                                 -0.81
  data arrival time                                  -0.96
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.76


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_5_/CK (MDFFHQX1TS)            0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_5_/Q (MDFFHQX1TS)             0.37       0.37 f
  U3552/Y (NOR2X1TS)                                      0.14       0.51 r
  U1595/Y (AND4X1TS)                                      0.41       0.91 r
  U1665/Y (NAND3X1TS)                                     0.21       1.12 f
  U1580/Y (INVX2TS)                                       0.17       1.29 r
  U2651/Y (INVX2TS)                                       0.10       1.39 f
  U3578/Y (OAI21X1TS)                                     0.14       1.53 r
  u_fpalu_s3_lhs_r_reg_9_/D (DFFHQX2TS)                   0.00       1.53 r
  data arrival time                                                  1.53

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_lhs_r_reg_9_/CK (DFFHQX2TS)                  0.00       0.00 r
  library setup time                                     -0.24      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                 -1.53
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.76


  Startpoint: u_fpalu_s4_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_0_/CK (DFFQX2TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_0_/Q (DFFQX2TS)                 0.76       0.76 f
  U1713/Y (NOR2BX2TS)                                     0.24       1.00 f
  U1592/Y (INVX2TS)                                       0.11       1.10 r
  U2643/Y (INVX2TS)                                       0.10       1.20 f
  U2266/Y (MX2X1TS)                                       0.30       1.50 f
  u_fpalu_s5_many_skip_r_reg_11_/D (DFFHQX8TS)            0.00       1.50 f
  data arrival time                                                  1.50

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_11_/CK (DFFHQX8TS)           0.00       0.00 r
  library setup time                                     -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -1.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.75


  Startpoint: u_fpalu_s4_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_0_/CK (DFFQX2TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_0_/Q (DFFQX2TS)                 0.76       0.76 f
  U1713/Y (NOR2BX2TS)                                     0.24       1.00 f
  U1592/Y (INVX2TS)                                       0.11       1.10 r
  U2643/Y (INVX2TS)                                       0.10       1.20 f
  U2221/Y (MX2X1TS)                                       0.30       1.50 f
  u_fpalu_s5_many_skip_r_reg_3_/D (DFFHQX8TS)             0.00       1.50 f
  data arrival time                                                  1.50

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_3_/CK (DFFHQX8TS)            0.00       0.00 r
  library setup time                                     -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -1.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.75


  Startpoint: u_fpalu_s4_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_0_/CK (DFFQX2TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_0_/Q (DFFQX2TS)                 0.76       0.76 f
  U1713/Y (NOR2BX2TS)                                     0.24       1.00 f
  U1592/Y (INVX2TS)                                       0.11       1.10 r
  U2644/Y (INVX2TS)                                       0.10       1.20 f
  U2263/Y (MX2X1TS)                                       0.30       1.50 f
  u_fpalu_s5_many_skip_r_reg_4_/D (DFFHQX8TS)             0.00       1.50 f
  data arrival time                                                  1.50

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_4_/CK (DFFHQX8TS)            0.00       0.00 r
  library setup time                                     -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -1.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.75


  Startpoint: u_fpalu_s2_br4_s_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_s_r_reg_0_/CK (DFFQX4TS)                 0.00       0.00 r
  u_fpalu_s2_br4_s_r_reg_0_/Q (DFFQX4TS)                  0.72       0.72 f
  U1606/Y (BUFX3TS)                                       0.19       0.91 f
  U1691/Y (OR2X1TS)                                       0.33       1.24 f
  U1679/Y (CLKAND2X2TS)                                   0.19       1.43 f
  u_fpalu_s3_ps0_r_reg_0_/D (DFFQX1TS)                    0.00       1.43 f
  data arrival time                                                  1.43

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps0_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  library setup time                                     -0.31      -0.31
  data required time                                                -0.31
  --------------------------------------------------------------------------
  data required time                                                -0.31
  data arrival time                                                 -1.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.75


  Startpoint: ss_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cmem_addr_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_1_/CK (DFFRX4TS)                0.00       0.00 r
  ss_r_reg_1_/Q (DFFRX4TS)                 0.70       0.70 f
  U2486/Y (NOR2X2TS)                       0.19       0.89 r
  U3422/Y (NOR2X1TS)                       0.14       1.03 f
  U2727/Y (OAI21XLTS)                      0.27       1.30 r
  U4176/Y (NAND2X1TS)                      0.15       1.45 f
  cmem_addr_r_reg_1_/D (DFFHQX1TS)         0.00       1.45 f
  data arrival time                                   1.45

  clock clk' (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cmem_addr_r_reg_1_/CK (DFFHQX1TS)        0.00       0.00 r
  library setup time                      -0.29      -0.29
  data required time                                 -0.29
  -----------------------------------------------------------
  data required time                                 -0.29
  data arrival time                                  -1.45
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.74


  Startpoint: first_cycle_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  first_cycle_r_reg/CK (DFFSRHQX8TS)       0.00       0.00 r
  first_cycle_r_reg/Q (DFFSRHQX8TS)        0.40       0.40 r
  U1612/Y (INVX3TS)                        0.07       0.47 f
  U2080/Y (INVX2TS)                        0.12       0.59 r
  U2073/Y (CLKMX2X2TS)                     0.35       0.93 r
  u_cmem/A[1] (SP_CMEM)                    0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_cmem/CLK (SP_CMEM)                     0.00       0.00 r
  library setup time                      -0.81      -0.81
  data required time                                 -0.81
  -----------------------------------------------------------
  data required time                                 -0.81
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.74


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3431/Y (INVX2TS)                                       0.07       0.35 f
  U3434/Y (NAND2X1TS)                                     0.14       0.49 r
  U1972/Y (INVX1TS)                                       0.11       0.60 f
  U3607/Y (OAI21X1TS)                                     0.22       0.82 r
  U1904/Y (INVX2TS)                                       0.14       0.96 f
  U3876/Y (XOR2X1TS)                                      0.21       1.17 f
  u_fpalu_s2_ea_sub_eb_abs_r_reg_2_/D1 (MDFFHQX1TS)       0.00       1.17 f
  data arrival time                                                  1.17

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_2_/CK (MDFFHQX1TS)       0.00       0.00 r
  library setup time                                     -0.55      -0.55
  data required time                                                -0.55
  --------------------------------------------------------------------------
  data required time                                                -0.55
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.72


  Startpoint: ss_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regf_addr_r_reg_0_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_1_/CK (DFFRX4TS)                0.00       0.00 r
  ss_r_reg_1_/Q (DFFRX4TS)                 0.54       0.54 r
  U1734/Y (CLKINVX2TS)                     0.12       0.66 f
  U1350/Y (INVX4TS)                        0.10       0.76 r
  U1349/Y (NOR3X4TS)                       0.07       0.82 f
  U2550/Y (OAI21X1TS)                      0.24       1.06 r
  U1899/Y (NOR2X1TS)                       0.15       1.22 f
  regf_addr_r_reg_0_/D (DFFNSRX1TS)        0.00       1.22 f
  data arrival time                                   1.22

  clock clk (fall edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  regf_addr_r_reg_0_/CKN (DFFNSRX1TS)      0.00       0.00 f
  library setup time                      -0.49      -0.49
  data required time                                 -0.49
  -----------------------------------------------------------
  data required time                                 -0.49
  data arrival time                                  -1.22
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.71


  Startpoint: first_cycle_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  first_cycle_r_reg/CK (DFFSRHQX8TS)       0.00       0.00 r
  first_cycle_r_reg/Q (DFFSRHQX8TS)        0.40       0.40 r
  U1612/Y (INVX3TS)                        0.07       0.47 f
  U2080/Y (INVX2TS)                        0.12       0.59 r
  U2075/Y (CLKMX2X3TS)                     0.33       0.92 r
  u_cmem/A[0] (SP_CMEM)                    0.00       0.92 r
  data arrival time                                   0.92

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_cmem/CLK (SP_CMEM)                     0.00       0.00 r
  library setup time                      -0.79      -0.79
  data required time                                 -0.79
  -----------------------------------------------------------
  data required time                                 -0.79
  data arrival time                                  -0.92
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.70


  Startpoint: ss_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dmem_wr_r_reg
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_0_/CK (DFFRX4TS)                0.00       0.00 r
  ss_r_reg_0_/QN (DFFRX4TS)                0.86       0.86 r
  U2563/Y (NOR2X2TS)                       0.08       0.94 f
  U3770/Y (NOR2BX1TS)                      0.25       1.19 f
  dmem_wr_r_reg/D (DFFNSRX1TS)             0.00       1.19 f
  data arrival time                                   1.19

  clock clk (fall edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dmem_wr_r_reg/CKN (DFFNSRX1TS)           0.00       0.00 f
  library setup time                      -0.49      -0.49
  data required time                                 -0.49
  -----------------------------------------------------------
  data required time                                 -0.49
  data arrival time                                  -1.19
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.68


  Startpoint: alu_a_29i_r_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_24_/CK (DFFHQX2TS)                      0.00       0.00 r
  alu_a_29i_r_reg_24_/Q (DFFHQX2TS)                       0.35       0.35 f
  U3428/Y (NOR2X1TS)                                      0.22       0.57 r
  U1682/Y (INVX1TS)                                       0.17       0.74 f
  U3875/Y (NAND2X1TS)                                     0.14       0.88 r
  U3877/Y (XOR2X1TS)                                      0.25       1.13 f
  u_fpalu_s2_ea_sub_eb_abs_r_reg_2_/D0 (MDFFHQX1TS)       0.00       1.13 f
  data arrival time                                                  1.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_2_/CK (MDFFHQX1TS)       0.00       0.00 r
  library setup time                                     -0.54      -0.54
  data required time                                                -0.54
  --------------------------------------------------------------------------
  data required time                                                -0.54
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.67


  Startpoint: regf_wr_r_reg
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  regf_wr_r_reg/CKN (DFFNSRXLTS)           0.00       0.00 f
  regf_wr_r_reg/QN (DFFNSRXLTS)            0.93       0.93 r
  u_regf/WEN (SP_REGF)                     0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_regf/CLK (SP_REGF)                     0.00       0.00 r
  library setup time                      -0.74      -0.74
  data required time                                 -0.74
  -----------------------------------------------------------
  data required time                                 -0.74
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.67


  Startpoint: u_fpalu_s4_many_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_1_/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_1_/Q (DFFHQX4TS)                  0.31       0.31 f
  U1480/Y (NOR2X6TS)                                      0.13       0.45 r
  U2863/Y (NAND4BX2TS)                                    0.22       0.66 f
  U2865/Y (NOR2X4TS)                                      0.17       0.83 r
  U2867/Y (NAND2X4TS)                                     0.15       0.98 f
  U2874/Y (OAI21X4TS)                                     0.15       1.14 r
  U2875/Y (XNOR2X4TS)                                     0.18       1.32 f
  u_fpalu_s5_many_r_reg_22_/D (DFFQX1TS)                  0.00       1.32 f
  data arrival time                                                  1.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_r_reg_22_/CK (DFFQX1TS)                 0.00       0.00 r
  library setup time                                     -0.34      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.66


  Startpoint: u_fpalu_s4_flipsign_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_flipsign_r_reg/CK (DFFHQX4TS)                0.00       0.00 r
  u_fpalu_s4_flipsign_r_reg/Q (DFFHQX4TS)                 0.30       0.30 f
  U2469/Y (INVX4TS)                                       0.11       0.42 r
  U1481/Y (INVX6TS)                                       0.08       0.50 f
  U1989/Y (INVX3TS)                                       0.10       0.60 r
  U1528/Y (INVX2TS)                                       0.10       0.71 f
  U3117/Y (NAND2X1TS)                                     0.13       0.84 r
  U3120/Y (NAND3X2TS)                                     0.14       0.98 f
  U3121/Y (XOR2X4TS)                                      0.19       1.17 f
  U1639/Y (CLKBUFX2TS)                                    0.23       1.39 f
  u_fpalu_s5_many_r_reg_18_/D (DFFHQX4TS)                 0.00       1.39 f
  data arrival time                                                  1.39

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_r_reg_18_/CK (DFFHQX4TS)                0.00       0.00 r
  library setup time                                     -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.64


  Startpoint: u_fpalu_s2_br4_s_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_s_r_reg_0_/CK (DFFQX4TS)                 0.00       0.00 r
  u_fpalu_s2_br4_s_r_reg_0_/Q (DFFQX4TS)                  0.72       0.72 f
  U1606/Y (BUFX3TS)                                       0.19       0.91 f
  U3331/Y (NAND2X1TS)                                     0.13       1.04 r
  U3332/Y (INVX2TS)                                       0.10       1.14 f
  U3406/Y (XNOR2X1TS)                                     0.22       1.36 r
  u_fpalu_s3_ps0_r_reg_1_/D (DFFHQX4TS)                   0.00       1.36 r
  data arrival time                                                  1.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps0_r_reg_1_/CK (DFFHQX4TS)                  0.00       0.00 r
  library setup time                                     -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.36
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.64


  Startpoint: dmem_wr_r_reg
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_dmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dmem_wr_r_reg/CKN (DFFNSRX1TS)           0.00       0.00 f
  dmem_wr_r_reg/QN (DFFNSRX1TS)            1.04       1.04 f
  u_dmem/WEN (SP_DMEM)                     0.00       1.04 f
  data arrival time                                   1.04

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_dmem/CLK (SP_DMEM)                     0.00       0.00 r
  library setup time                      -0.58      -0.58
  data required time                                 -0.58
  -----------------------------------------------------------
  data required time                                 -0.58
  data arrival time                                  -1.04
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.62


  Startpoint: u_fpalu_s4_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_0_/CK (DFFQX2TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_0_/Q (DFFQX2TS)                 0.76       0.76 f
  U1713/Y (NOR2BX2TS)                                     0.24       1.00 f
  U2219/Y (MX2X1TS)                                       0.30       1.30 f
  u_fpalu_s5_many_skip_r_reg_0_/D (DFFQX1TS)              0.00       1.30 f
  data arrival time                                                  1.30

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_0_/CK (DFFQX1TS)             0.00       0.00 r
  library setup time                                     -0.32      -0.32
  data required time                                                -0.32
  --------------------------------------------------------------------------
  data required time                                                -0.32
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.62


  Startpoint: u_fpalu_s4_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_0_/CK (DFFQX2TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_0_/Q (DFFQX2TS)                 0.76       0.76 f
  U1713/Y (NOR2BX2TS)                                     0.24       1.00 f
  U2268/Y (MX2X1TS)                                       0.30       1.30 f
  u_fpalu_s5_many_skip_r_reg_14_/D (DFFQX1TS)             0.00       1.30 f
  data arrival time                                                  1.30

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_14_/CK (DFFQX1TS)            0.00       0.00 r
  library setup time                                     -0.32      -0.32
  data required time                                                -0.32
  --------------------------------------------------------------------------
  data required time                                                -0.32
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.62


  Startpoint: u_fpalu_s4_many_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_2_/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_2_/Q (DFFHQX4TS)                  0.33       0.33 f
  U2757/Y (NOR2X4TS)                                      0.13       0.45 r
  U2758/Y (NAND2X2TS)                                     0.11       0.56 f
  U2488/Y (NAND3BX4TS)                                    0.23       0.80 f
  U1491/Y (NOR2X2TS)                                      0.16       0.95 r
  U3103/Y (NOR2X1TS)                                      0.15       1.10 f
  U3104/Y (NOR2X2TS)                                      0.20       1.31 r
  u_fpalu_s5_many_r_reg_15_/D (DFFHQX1TS)                 0.00       1.31 r
  data arrival time                                                  1.31

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_r_reg_15_/CK (DFFHQX1TS)                0.00       0.00 r
  library setup time                                     -0.31      -0.31
  data required time                                                -0.31
  --------------------------------------------------------------------------
  data required time                                                -0.31
  data arrival time                                                 -1.31
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.62


  Startpoint: u_fpalu_s4_many_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_1_/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_1_/Q (DFFHQX4TS)                  0.31       0.31 f
  U1480/Y (NOR2X6TS)                                      0.13       0.45 r
  U2863/Y (NAND4BX2TS)                                    0.22       0.66 f
  U2865/Y (NOR2X4TS)                                      0.17       0.83 r
  U2867/Y (NAND2X4TS)                                     0.15       0.98 f
  U2870/Y (NOR2X4TS)                                      0.13       1.11 r
  U2872/Y (XOR2X4TS)                                      0.17       1.28 r
  u_fpalu_s5_many_r_reg_21_/D (DFFHQX1TS)                 0.00       1.28 r
  data arrival time                                                  1.28

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_r_reg_21_/CK (DFFHQX1TS)                0.00       0.00 r
  library setup time                                     -0.33      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.61


  Startpoint: u_fpalu_s4_flipsign_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_flipsign_r_reg/CK (DFFHQX4TS)                0.00       0.00 r
  u_fpalu_s4_flipsign_r_reg/Q (DFFHQX4TS)                 0.30       0.30 r
  U2469/Y (INVX4TS)                                       0.09       0.39 f
  U2513/Y (INVX4TS)                                       0.11       0.50 r
  U2869/Y (XOR2X4TS)                                      0.21       0.72 r
  U1584/Y (INVX2TS)                                       0.12       0.83 f
  U3114/Y (OAI2BB1X2TS)                                   0.23       1.06 f
  U2448/Y (AOI21X2TS)                                     0.21       1.27 r
  u_fpalu_s5_many_r_reg_19_/D (DFFHQX1TS)                 0.00       1.27 r
  data arrival time                                                  1.27

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_r_reg_19_/CK (DFFHQX1TS)                0.00       0.00 r
  library setup time                                     -0.33      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.61


  Startpoint: u_fpalu_s4_flipsign_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_flipsign_r_reg/CK (DFFHQX4TS)                0.00       0.00 r
  u_fpalu_s4_flipsign_r_reg/Q (DFFHQX4TS)                 0.30       0.30 f
  U2432/Y (INVX6TS)                                       0.12       0.42 r
  U2506/Y (INVX4TS)                                       0.09       0.51 f
  U3105/Y (XNOR2X4TS)                                     0.16       0.68 f
  U1483/Y (NOR2X6TS)                                      0.15       0.83 r
  U3107/Y (NAND2X2TS)                                     0.12       0.95 f
  U3161/Y (NAND2X1TS)                                     0.13       1.07 r
  U1244/Y (XNOR2X2TS)                                     0.23       1.30 r
  u_fpalu_s5_many_r_reg_6_/D (DFFHQX4TS)                  0.00       1.30 r
  data arrival time                                                  1.30

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_r_reg_6_/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.31      -0.31
  data required time                                                -0.31
  --------------------------------------------------------------------------
  data required time                                                -0.31
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.60


  Startpoint: u_fpalu_s4_many_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_2_/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_2_/Q (DFFHQX4TS)                  0.33       0.33 f
  U2757/Y (NOR2X4TS)                                      0.13       0.45 r
  U2758/Y (NAND2X2TS)                                     0.11       0.56 f
  U2488/Y (NAND3BX4TS)                                    0.23       0.80 f
  U1492/Y (NOR2X4TS)                                      0.14       0.94 r
  U3099/Y (NAND2X4TS)                                     0.10       1.03 f
  U3122/Y (NAND2X2TS)                                     0.10       1.13 r
  U3123/Y (XNOR2X4TS)                                     0.18       1.31 r
  u_fpalu_s5_many_r_reg_16_/D (DFFHQX8TS)                 0.00       1.31 r
  data arrival time                                                  1.31

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_r_reg_16_/CK (DFFHQX8TS)                0.00       0.00 r
  library setup time                                     -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.31
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.59


  Startpoint: u_fpalu_s4_many_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_4_/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_4_/Q (DFFHQX4TS)                  0.31       0.31 f
  U2539/Y (NOR2X2TS)                                      0.14       0.45 r
  U2866/Y (NAND3X2TS)                                     0.18       0.63 f
  U2436/Y (NOR3X2TS)                                      0.18       0.81 r
  U3113/Y (NAND2X2TS)                                     0.15       0.96 f
  U3130/Y (NAND2X2TS)                                     0.11       1.07 r
  U3131/Y (XNOR2X4TS)                                     0.18       1.25 f
  u_fpalu_s5_many_r_reg_20_/D (DFFQX1TS)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_r_reg_20_/CK (DFFQX1TS)                 0.00       0.00 r
  library setup time                                     -0.34      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.58


  Startpoint: u_fpalu_s4_many_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_2_/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_2_/Q (DFFHQX4TS)                  0.33       0.33 f
  U2757/Y (NOR2X4TS)                                      0.13       0.45 r
  U2758/Y (NAND2X2TS)                                     0.11       0.56 f
  U2762/Y (NAND3BX4TS)                                    0.22       0.78 f
  U1502/Y (INVX2TS)                                       0.10       0.88 r
  U2928/Y (NAND3X2TS)                                     0.09       0.97 f
  U2565/Y (AO21X4TS)                                      0.27       1.24 f
  U2567/Y (INVX2TS)                                       0.11       1.35 r
  u_fpalu_s5_many_r_reg_13_/D (DFFHQX4TS)                 0.00       1.35 r
  data arrival time                                                  1.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_r_reg_13_/CK (DFFHQX4TS)                0.00       0.00 r
  library setup time                                     -0.21      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.56


  Startpoint: u_fpalu_s4_flipsign_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_flipsign_r_reg/CK (DFFHQX4TS)                0.00       0.00 r
  u_fpalu_s4_flipsign_r_reg/Q (DFFHQX4TS)                 0.30       0.30 f
  U2469/Y (INVX4TS)                                       0.11       0.42 r
  U1481/Y (INVX6TS)                                       0.08       0.50 f
  U3124/Y (XNOR2X4TS)                                     0.16       0.66 f
  U2712/Y (NOR2X4TS)                                      0.16       0.83 r
  U3128/Y (NAND2X2TS)                                     0.14       0.97 f
  U2467/Y (AOI2BB2X4TS)                                   0.28       1.25 f
  u_fpalu_s5_many_r_reg_8_/D (DFFHQX4TS)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_r_reg_8_/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.52


  Startpoint: ss_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cmem_addr_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_1_/CK (DFFRX4TS)                0.00       0.00 r
  ss_r_reg_1_/Q (DFFRX4TS)                 0.70       0.70 f
  U2486/Y (NOR2X2TS)                       0.19       0.89 r
  U2207/Y (INVX2TS)                        0.12       1.01 f
  U3602/Y (NOR2X1TS)                       0.13       1.13 r
  U2071/Y (OAI21X1TS)                      0.13       1.26 f
  cmem_addr_r_reg_0_/D (DFFHQX4TS)         0.00       1.26 f
  data arrival time                                   1.26

  clock clk' (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cmem_addr_r_reg_0_/CK (DFFHQX4TS)        0.00       0.00 r
  library setup time                      -0.25      -0.25
  data required time                                 -0.25
  -----------------------------------------------------------
  data required time                                 -0.25
  data arrival time                                  -1.26
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.51


  Startpoint: u_fpalu_s4_flipsign_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_flipsign_r_reg/CK (DFFHQX4TS)                0.00       0.00 r
  u_fpalu_s4_flipsign_r_reg/Q (DFFHQX4TS)                 0.30       0.30 f
  U2469/Y (INVX4TS)                                       0.11       0.42 r
  U1481/Y (INVX6TS)                                       0.08       0.50 f
  U3124/Y (XNOR2X4TS)                                     0.16       0.66 f
  U2712/Y (NOR2X4TS)                                      0.16       0.83 r
  U3125/Y (NAND3X4TS)                                     0.19       1.02 f
  U1644/Y (NAND3X4TS)                                     0.16       1.17 r
  U2459/Y (INVX2TS)                                       0.09       1.27 f
  u_fpalu_s5_many_r_reg_7_/D (DFFHQX4TS)                  0.00       1.27 f
  data arrival time                                                  1.27

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_r_reg_7_/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.24      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.50


  Startpoint: u_fpalu_s4_many_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_2_/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_2_/Q (DFFHQX4TS)                  0.33       0.33 f
  U2757/Y (NOR2X4TS)                                      0.13       0.45 r
  U2758/Y (NAND2X2TS)                                     0.11       0.56 f
  U2488/Y (NAND3BX4TS)                                    0.23       0.80 f
  U3132/Y (NAND4X1TS)                                     0.20       0.99 r
  U3135/Y (NAND2X2TS)                                     0.16       1.16 f
  u_fpalu_s5_many_r_reg_9_/D (DFFHQX2TS)                  0.00       1.16 f
  data arrival time                                                  1.16

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_r_reg_9_/CK (DFFHQX2TS)                 0.00       0.00 r
  library setup time                                     -0.32      -0.32
  data required time                                                -0.32
  --------------------------------------------------------------------------
  data required time                                                -0.32
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.48


  Startpoint: u_fpalu_s4_many_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_2_/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_2_/Q (DFFHQX4TS)                  0.33       0.33 f
  U2757/Y (NOR2X4TS)                                      0.13       0.45 r
  U2758/Y (NAND2X2TS)                                     0.11       0.56 f
  U2762/Y (NAND3BX4TS)                                    0.22       0.78 f
  U3115/Y (NAND2X4TS)                                     0.11       0.89 r
  U3136/Y (OAI2BB1X2TS)                                   0.11       1.01 f
  U3137/Y (XOR2X4TS)                                      0.16       1.17 r
  u_fpalu_s5_many_r_reg_14_/D (DFFHQX1TS)                 0.00       1.17 r
  data arrival time                                                  1.17

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_r_reg_14_/CK (DFFHQX1TS)                0.00       0.00 r
  library setup time                                     -0.32      -0.32
  data required time                                                -0.32
  --------------------------------------------------------------------------
  data required time                                                -0.32
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.48


  Startpoint: u_fpalu_s2_br4_pp_r_reg_37_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_37_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_37_/QN (EDFFX1TS)               0.96       0.96 f
  U3312/Y (XNOR2X1TS)                                     0.23       1.19 f
  u_fpalu_s3_ps1_r_reg_1_/D (DFFHQX4TS)                   0.00       1.19 f
  data arrival time                                                  1.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps1_r_reg_1_/CK (DFFHQX4TS)                  0.00       0.00 r
  library setup time                                     -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.46


  Startpoint: u_fpalu_s4_many_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_2_/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_2_/Q (DFFHQX4TS)                  0.33       0.33 f
  U2757/Y (NOR2X4TS)                                      0.13       0.45 r
  U2758/Y (NAND2X2TS)                                     0.11       0.56 f
  U2488/Y (NAND3BX4TS)                                    0.23       0.80 f
  U1266/Y (INVX2TS)                                       0.12       0.92 r
  U2764/Y (NAND2X1TS)                                     0.12       1.04 f
  U2767/Y (AOI22X2TS)                                     0.18       1.22 r
  u_fpalu_s5_many_r_reg_11_/D (DFFHQX4TS)                 0.00       1.22 r
  data arrival time                                                  1.22

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_r_reg_11_/CK (DFFHQX4TS)                0.00       0.00 r
  library setup time                                     -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.46


  Startpoint: u_fpalu_s4_flipsign_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_flipsign_r_reg/CK (DFFHQX4TS)                0.00       0.00 r
  u_fpalu_s4_flipsign_r_reg/Q (DFFHQX4TS)                 0.30       0.30 f
  U2469/Y (INVX4TS)                                       0.11       0.42 r
  U1481/Y (INVX6TS)                                       0.08       0.50 f
  U2765/Y (XNOR2X4TS)                                     0.15       0.65 r
  U2766/Y (NOR2X2TS)                                      0.15       0.80 f
  U2463/Y (OAI21X2TS)                                     0.18       0.98 r
  U2439/Y (XOR2X4TS)                                      0.19       1.16 f
  u_fpalu_s5_many_r_reg_12_/D (DFFHQX1TS)                 0.00       1.16 f
  data arrival time                                                  1.16

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_r_reg_12_/CK (DFFHQX1TS)                0.00       0.00 r
  library setup time                                     -0.30      -0.30
  data required time                                                -0.30
  --------------------------------------------------------------------------
  data required time                                                -0.30
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.46


  Startpoint: ss_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regf_wr_r_reg
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_1_/CK (DFFRX4TS)                0.00       0.00 r
  ss_r_reg_1_/QN (DFFRX4TS)                0.88       0.88 r
  U1359/Y (NOR3X4TS)                       0.09       0.97 f
  regf_wr_r_reg/D (DFFNSRXLTS)             0.00       0.97 f
  data arrival time                                   0.97

  clock clk (fall edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  regf_wr_r_reg/CKN (DFFNSRXLTS)           0.00       0.00 f
  library setup time                      -0.49      -0.49
  data required time                                 -0.49
  -----------------------------------------------------------
  data required time                                 -0.49
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.45


  Startpoint: u_fpalu_s4_flipsign_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_flipsign_r_reg/CK (DFFHQX4TS)                0.00       0.00 r
  u_fpalu_s4_flipsign_r_reg/Q (DFFHQX4TS)                 0.30       0.30 r
  U2432/Y (INVX6TS)                                       0.10       0.39 f
  U2155/Y (NOR2X8TS)                                      0.13       0.53 r
  U2571/Y (NAND3X4TS)                                     0.14       0.67 f
  U1482/Y (INVX6TS)                                       0.11       0.78 r
  U2569/Y (INVX2TS)                                       0.06       0.84 f
  U3162/Y (NAND2X1TS)                                     0.10       0.94 r
  U2540/Y (XNOR2X2TS)                                     0.23       1.17 f
  u_fpalu_s5_many_r_reg_4_/D (DFFHQX4TS)                  0.00       1.17 f
  data arrival time                                                  1.17

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_r_reg_4_/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.45


  Startpoint: u_fpalu_s2_br4_pp_r_reg_36_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_36_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_36_/Q (EDFFX1TS)                0.60       0.60 f
  U1712/Y (OR2X1TS)                                       0.40       0.99 f
  U1594/Y (CLKAND2X2TS)                                   0.20       1.19 f
  u_fpalu_s3_ps1_r_reg_0_/D (DFFHQX4TS)                   0.00       1.19 f
  data arrival time                                                  1.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps1_r_reg_0_/CK (DFFHQX4TS)                  0.00       0.00 r
  library setup time                                     -0.24      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.44


  Startpoint: u_fpalu_s4_many_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_2_/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_2_/Q (DFFHQX4TS)                  0.33       0.33 f
  U2757/Y (NOR2X4TS)                                      0.13       0.45 r
  U2758/Y (NAND2X2TS)                                     0.11       0.56 f
  U2762/Y (NAND3BX4TS)                                    0.22       0.78 f
  U3115/Y (NAND2X4TS)                                     0.11       0.89 r
  U3116/Y (XOR2X2TS)                                      0.20       1.10 f
  u_fpalu_s5_many_r_reg_10_/D (DFFHQX2TS)                 0.00       1.10 f
  data arrival time                                                  1.10

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_r_reg_10_/CK (DFFHQX2TS)                0.00       0.00 r
  library setup time                                     -0.33      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.10
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.43


  Startpoint: first_cycle_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  first_cycle_r_reg/CK (DFFSRHQX8TS)       0.00       0.00 r
  first_cycle_r_reg/Q (DFFSRHQX8TS)        0.40       0.40 r
  U1612/Y (INVX3TS)                        0.07       0.47 f
  U2080/Y (INVX2TS)                        0.12       0.59 r
  U2076/Y (NAND2X1TS)                      0.21       0.79 f
  u_cmem/WEN (SP_CMEM)                     0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_cmem/CLK (SP_CMEM)                     0.00       0.00 r
  library setup time                      -0.63      -0.63
  data required time                                 -0.63
  -----------------------------------------------------------
  data required time                                 -0.63
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.42


  Startpoint: u_fpalu_s4_flipsign_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_flipsign_r_reg/CK (DFFHQX4TS)                0.00       0.00 r
  u_fpalu_s4_flipsign_r_reg/Q (DFFHQX4TS)                 0.30       0.30 f
  U2432/Y (INVX6TS)                                       0.12       0.42 r
  U2506/Y (INVX4TS)                                       0.09       0.51 f
  U3105/Y (XNOR2X4TS)                                     0.16       0.68 f
  U1483/Y (NOR2X6TS)                                      0.15       0.83 r
  U3107/Y (NAND2X2TS)                                     0.12       0.95 f
  U3109/Y (NAND2X2TS)                                     0.10       1.04 r
  U3110/Y (INVX2TS)                                       0.09       1.13 f
  u_fpalu_s5_many_r_reg_5_/D (DFFHQX4TS)                  0.00       1.13 f
  data arrival time                                                  1.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_r_reg_5_/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.24      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.37


  Startpoint: u_fpalu_s4_many_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_1_/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_1_/Q (DFFHQX4TS)                  0.31       0.31 f
  U2732/Y (CLKBUFX2TS)                                    0.22       0.53 f
  U1995/Y (INVX1TS)                                       0.11       0.64 r
  U3112/Y (NAND4X1TS)                                     0.13       0.77 f
  U1906/Y (AOI21X1TS)                                     0.30       1.07 r
  u_fpalu_s5_many_r_reg_3_/D (DFFHQX4TS)                  0.00       1.07 r
  data arrival time                                                  1.07

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_r_reg_3_/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.29      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.37


  Startpoint: u_fpalu_s4_flipsign_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_flipsign_r_reg/CK (DFFHQX4TS)                0.00       0.00 r
  u_fpalu_s4_flipsign_r_reg/Q (DFFHQX4TS)                 0.30       0.30 f
  U2469/Y (INVX4TS)                                       0.11       0.42 r
  U1481/Y (INVX6TS)                                       0.08       0.50 f
  U1989/Y (INVX3TS)                                       0.10       0.60 r
  U1527/Y (INVX2TS)                                       0.11       0.71 f
  U3169/Y (NAND2X1TS)                                     0.11       0.82 r
  U3170/Y (XNOR2X1TS)                                     0.24       1.06 f
  u_fpalu_s5_many_r_reg_1_/D (DFFHQX4TS)                  0.00       1.06 f
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_r_reg_1_/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.29      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.35


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_ea_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2026/Y (CLKAND2X2TS)                                   0.20       0.92 f
  u_fpalu_s2_ea_r_reg_5_/D (DFFHQX1TS)                    0.00       0.92 f
  data arrival time                                                  0.92

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_r_reg_5_/CK (DFFHQX1TS)                   0.00       0.00 r
  library setup time                                     -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -0.92
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.21


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_eb_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2024/Y (CLKAND2X2TS)                                   0.20       0.92 f
  u_fpalu_s2_eb_r_reg_5_/D (DFFHQX1TS)                    0.00       0.92 f
  data arrival time                                                  0.92

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_eb_r_reg_5_/CK (DFFHQX1TS)                   0.00       0.00 r
  library setup time                                     -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -0.92
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.21


  Startpoint: rst_n (input port clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  rst_n (in)                               0.05       0.10 r
  U2564/Y (CLKINVX1TS)                     0.23       0.33 f
  u_regf/CEN (SP_REGF)                     0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_regf/CLK (SP_REGF)                     0.00       0.00 r
  library setup time                      -0.87      -0.87
  data required time                                 -0.87
  -----------------------------------------------------------
  data required time                                 -0.87
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.20


  Startpoint: u_fpalu_s4_flipsign_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_flipsign_r_reg/CK (DFFHQX4TS)                0.00       0.00 r
  u_fpalu_s4_flipsign_r_reg/Q (DFFHQX4TS)                 0.30       0.30 r
  U2469/Y (INVX4TS)                                       0.09       0.39 f
  U1481/Y (INVX6TS)                                       0.09       0.47 r
  U1989/Y (INVX3TS)                                       0.09       0.56 f
  U1934/Y (NOR2X2TS)                                      0.14       0.69 r
  U1909/Y (XOR2X2TS)                                      0.21       0.90 f
  u_fpalu_s5_many_r_reg_2_/D (DFFHQX4TS)                  0.00       0.90 f
  data arrival time                                                  0.90

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_r_reg_2_/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -0.90
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.18


  Startpoint: ss_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: valid (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_4_/CK (DFFSX4TS)                0.00       0.00 r
  ss_r_reg_4_/QN (DFFSX4TS)                0.78       0.78 f
  U2510/Y (NOR2X2TS)                       0.25       1.03 r
  valid (out)                              0.00       1.03 r
  data arrival time                                   1.03

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -0.05      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -1.03
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.08


  Startpoint: u_fpalu_s4_many_r_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_12_/CK (DFFHQX4TS)                0.00       0.00 r
  u_fpalu_s4_many_r_reg_12_/Q (DFFHQX4TS)                 0.32       0.32 f
  u_fpalu_s5_many_skip_r_reg_12_/D (EDFFX1TS)             0.00       0.32 f
  data arrival time                                                  0.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_12_/CK (EDFFX1TS)            0.00       0.00 r
  library setup time                                     -0.76      -0.76
  data required time                                                -0.76
  --------------------------------------------------------------------------
  data required time                                                -0.76
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.07


  Startpoint: u_fpalu_s4_many_r_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_8_/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_8_/Q (DFFHQX4TS)                  0.31       0.31 f
  u_fpalu_s5_many_skip_r_reg_8_/D (EDFFX1TS)              0.00       0.31 f
  data arrival time                                                  0.31

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_8_/CK (EDFFX1TS)             0.00       0.00 r
  library setup time                                     -0.75      -0.75
  data required time                                                -0.75
  --------------------------------------------------------------------------
  data required time                                                -0.75
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.07


  Startpoint: alumux_self_fp29i_r_reg_0_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_0_/CKN (DFFNSRX1TS)             0.00       0.00 f
  alumux_self_fp29i_r_reg_0_/Q (DFFNSRX1TS)               0.81       0.81 r
  u_regf/D[0] (SP_REGF)                                   0.00       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_regf/CLK (SP_REGF)                                    0.00       0.00 r
  library setup time                                     -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.06


  Startpoint: alumux_self_fp29i_r_reg_10_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_10_/CKN (DFFNSRX1TS)            0.00       0.00 f
  alumux_self_fp29i_r_reg_10_/Q (DFFNSRX1TS)              0.81       0.81 r
  u_regf/D[10] (SP_REGF)                                  0.00       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_regf/CLK (SP_REGF)                                    0.00       0.00 r
  library setup time                                     -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.06


  Startpoint: alumux_self_fp29i_r_reg_11_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_11_/CKN (DFFNSRX1TS)            0.00       0.00 f
  alumux_self_fp29i_r_reg_11_/Q (DFFNSRX1TS)              0.81       0.81 r
  u_regf/D[11] (SP_REGF)                                  0.00       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_regf/CLK (SP_REGF)                                    0.00       0.00 r
  library setup time                                     -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.06


  Startpoint: alumux_self_fp29i_r_reg_12_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_12_/CKN (DFFNSRX1TS)            0.00       0.00 f
  alumux_self_fp29i_r_reg_12_/Q (DFFNSRX1TS)              0.81       0.81 r
  u_regf/D[12] (SP_REGF)                                  0.00       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_regf/CLK (SP_REGF)                                    0.00       0.00 r
  library setup time                                     -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.06


  Startpoint: alumux_self_fp29i_r_reg_13_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_13_/CKN (DFFNSRX1TS)            0.00       0.00 f
  alumux_self_fp29i_r_reg_13_/Q (DFFNSRX1TS)              0.81       0.81 r
  u_regf/D[13] (SP_REGF)                                  0.00       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_regf/CLK (SP_REGF)                                    0.00       0.00 r
  library setup time                                     -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.06


  Startpoint: alumux_self_fp29i_r_reg_14_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_14_/CKN (DFFNSRX1TS)            0.00       0.00 f
  alumux_self_fp29i_r_reg_14_/Q (DFFNSRX1TS)              0.81       0.81 r
  u_regf/D[14] (SP_REGF)                                  0.00       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_regf/CLK (SP_REGF)                                    0.00       0.00 r
  library setup time                                     -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.06


  Startpoint: alumux_self_fp29i_r_reg_15_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_15_/CKN (DFFNSRX1TS)            0.00       0.00 f
  alumux_self_fp29i_r_reg_15_/Q (DFFNSRX1TS)              0.81       0.81 r
  u_regf/D[15] (SP_REGF)                                  0.00       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_regf/CLK (SP_REGF)                                    0.00       0.00 r
  library setup time                                     -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.06


  Startpoint: alumux_self_fp29i_r_reg_16_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_16_/CKN (DFFNSRX1TS)            0.00       0.00 f
  alumux_self_fp29i_r_reg_16_/Q (DFFNSRX1TS)              0.81       0.81 r
  u_regf/D[16] (SP_REGF)                                  0.00       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_regf/CLK (SP_REGF)                                    0.00       0.00 r
  library setup time                                     -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.06


  Startpoint: alumux_self_fp29i_r_reg_17_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_17_/CKN (DFFNSRX1TS)            0.00       0.00 f
  alumux_self_fp29i_r_reg_17_/Q (DFFNSRX1TS)              0.81       0.81 r
  u_regf/D[17] (SP_REGF)                                  0.00       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_regf/CLK (SP_REGF)                                    0.00       0.00 r
  library setup time                                     -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.06


  Startpoint: alumux_self_fp29i_r_reg_18_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_18_/CKN (DFFNSRX1TS)            0.00       0.00 f
  alumux_self_fp29i_r_reg_18_/Q (DFFNSRX1TS)              0.81       0.81 r
  u_regf/D[18] (SP_REGF)                                  0.00       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_regf/CLK (SP_REGF)                                    0.00       0.00 r
  library setup time                                     -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.06


  Startpoint: alumux_self_fp29i_r_reg_19_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_19_/CKN (DFFNSRX1TS)            0.00       0.00 f
  alumux_self_fp29i_r_reg_19_/Q (DFFNSRX1TS)              0.81       0.81 r
  u_regf/D[19] (SP_REGF)                                  0.00       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_regf/CLK (SP_REGF)                                    0.00       0.00 r
  library setup time                                     -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.06


  Startpoint: alumux_self_fp29i_r_reg_1_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_1_/CKN (DFFNSRX1TS)             0.00       0.00 f
  alumux_self_fp29i_r_reg_1_/Q (DFFNSRX1TS)               0.81       0.81 r
  u_regf/D[1] (SP_REGF)                                   0.00       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_regf/CLK (SP_REGF)                                    0.00       0.00 r
  library setup time                                     -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.06


  Startpoint: alumux_self_fp29i_r_reg_20_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_20_/CKN (DFFNSRX1TS)            0.00       0.00 f
  alumux_self_fp29i_r_reg_20_/Q (DFFNSRX1TS)              0.81       0.81 r
  u_regf/D[20] (SP_REGF)                                  0.00       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_regf/CLK (SP_REGF)                                    0.00       0.00 r
  library setup time                                     -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.06


  Startpoint: alumux_self_fp29i_r_reg_21_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_21_/CKN (DFFNSRX1TS)            0.00       0.00 f
  alumux_self_fp29i_r_reg_21_/Q (DFFNSRX1TS)              0.81       0.81 r
  u_regf/D[21] (SP_REGF)                                  0.00       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_regf/CLK (SP_REGF)                                    0.00       0.00 r
  library setup time                                     -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.06


  Startpoint: alumux_self_fp29i_r_reg_22_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_22_/CKN (DFFNSRX1TS)            0.00       0.00 f
  alumux_self_fp29i_r_reg_22_/Q (DFFNSRX1TS)              0.81       0.81 r
  u_regf/D[22] (SP_REGF)                                  0.00       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_regf/CLK (SP_REGF)                                    0.00       0.00 r
  library setup time                                     -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.06


  Startpoint: alumux_self_fp29i_r_reg_23_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_23_/CKN (DFFNSRX1TS)            0.00       0.00 f
  alumux_self_fp29i_r_reg_23_/Q (DFFNSRX1TS)              0.81       0.81 r
  u_regf/D[23] (SP_REGF)                                  0.00       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_regf/CLK (SP_REGF)                                    0.00       0.00 r
  library setup time                                     -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.06


  Startpoint: alumux_self_fp29i_r_reg_24_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_24_/CKN (DFFNSRX1TS)            0.00       0.00 f
  alumux_self_fp29i_r_reg_24_/Q (DFFNSRX1TS)              0.81       0.81 r
  u_regf/D[24] (SP_REGF)                                  0.00       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_regf/CLK (SP_REGF)                                    0.00       0.00 r
  library setup time                                     -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.06


  Startpoint: alumux_self_fp29i_r_reg_25_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_25_/CKN (DFFNSRX1TS)            0.00       0.00 f
  alumux_self_fp29i_r_reg_25_/Q (DFFNSRX1TS)              0.81       0.81 r
  u_regf/D[25] (SP_REGF)                                  0.00       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_regf/CLK (SP_REGF)                                    0.00       0.00 r
  library setup time                                     -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.06


  Startpoint: alumux_self_fp29i_r_reg_26_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  alumux_self_fp29i_r_reg_26_/Q (DFFNSRX1TS)              0.81       0.81 r
  u_regf/D[26] (SP_REGF)                                  0.00       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_regf/CLK (SP_REGF)                                    0.00       0.00 r
  library setup time                                     -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.06


  Startpoint: alumux_self_fp29i_r_reg_27_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_27_/CKN (DFFNSRX1TS)            0.00       0.00 f
  alumux_self_fp29i_r_reg_27_/Q (DFFNSRX1TS)              0.81       0.81 r
  u_regf/D[27] (SP_REGF)                                  0.00       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_regf/CLK (SP_REGF)                                    0.00       0.00 r
  library setup time                                     -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.06


  Startpoint: alumux_self_fp29i_r_reg_28_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_28_/CKN (DFFNSRX1TS)            0.00       0.00 f
  alumux_self_fp29i_r_reg_28_/Q (DFFNSRX1TS)              0.81       0.81 r
  u_regf/D[28] (SP_REGF)                                  0.00       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_regf/CLK (SP_REGF)                                    0.00       0.00 r
  library setup time                                     -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.06


  Startpoint: alumux_self_fp29i_r_reg_2_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_2_/CKN (DFFNSRX1TS)             0.00       0.00 f
  alumux_self_fp29i_r_reg_2_/Q (DFFNSRX1TS)               0.81       0.81 r
  u_regf/D[2] (SP_REGF)                                   0.00       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_regf/CLK (SP_REGF)                                    0.00       0.00 r
  library setup time                                     -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.06


  Startpoint: alumux_self_fp29i_r_reg_3_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_3_/CKN (DFFNSRX1TS)             0.00       0.00 f
  alumux_self_fp29i_r_reg_3_/Q (DFFNSRX1TS)               0.81       0.81 r
  u_regf/D[3] (SP_REGF)                                   0.00       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_regf/CLK (SP_REGF)                                    0.00       0.00 r
  library setup time                                     -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.06


  Startpoint: alumux_self_fp29i_r_reg_4_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_4_/CKN (DFFNSRX1TS)             0.00       0.00 f
  alumux_self_fp29i_r_reg_4_/Q (DFFNSRX1TS)               0.81       0.81 r
  u_regf/D[4] (SP_REGF)                                   0.00       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_regf/CLK (SP_REGF)                                    0.00       0.00 r
  library setup time                                     -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.06


  Startpoint: alumux_self_fp29i_r_reg_5_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_5_/CKN (DFFNSRX1TS)             0.00       0.00 f
  alumux_self_fp29i_r_reg_5_/Q (DFFNSRX1TS)               0.81       0.81 r
  u_regf/D[5] (SP_REGF)                                   0.00       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_regf/CLK (SP_REGF)                                    0.00       0.00 r
  library setup time                                     -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.06


  Startpoint: alumux_self_fp29i_r_reg_6_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_6_/CKN (DFFNSRX1TS)             0.00       0.00 f
  alumux_self_fp29i_r_reg_6_/Q (DFFNSRX1TS)               0.81       0.81 r
  u_regf/D[6] (SP_REGF)                                   0.00       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_regf/CLK (SP_REGF)                                    0.00       0.00 r
  library setup time                                     -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.06


  Startpoint: alumux_self_fp29i_r_reg_7_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_7_/CKN (DFFNSRX1TS)             0.00       0.00 f
  alumux_self_fp29i_r_reg_7_/Q (DFFNSRX1TS)               0.81       0.81 r
  u_regf/D[7] (SP_REGF)                                   0.00       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_regf/CLK (SP_REGF)                                    0.00       0.00 r
  library setup time                                     -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.06


  Startpoint: alumux_self_fp29i_r_reg_8_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_8_/CKN (DFFNSRX1TS)             0.00       0.00 f
  alumux_self_fp29i_r_reg_8_/Q (DFFNSRX1TS)               0.81       0.81 r
  u_regf/D[8] (SP_REGF)                                   0.00       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_regf/CLK (SP_REGF)                                    0.00       0.00 r
  library setup time                                     -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.06


  Startpoint: alumux_self_fp29i_r_reg_9_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_9_/CKN (DFFNSRX1TS)             0.00       0.00 f
  alumux_self_fp29i_r_reg_9_/Q (DFFNSRX1TS)               0.81       0.81 r
  u_regf/D[9] (SP_REGF)                                   0.00       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_regf/CLK (SP_REGF)                                    0.00       0.00 r
  library setup time                                     -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.06


  Startpoint: u_fpalu_s4_many_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_5_/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_5_/Q (DFFHQX4TS)                  0.31       0.31 f
  u_fpalu_s5_many_skip_r_reg_5_/D (EDFFX1TS)              0.00       0.31 f
  data arrival time                                                  0.31

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_5_/CK (EDFFX1TS)             0.00       0.00 r
  library setup time                                     -0.75      -0.75
  data required time                                                -0.75
  --------------------------------------------------------------------------
  data required time                                                -0.75
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.06


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_opcode_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  u_fpalu_s2_opcode_r_reg_0_/D (DFFQX1TS)                 0.00       0.72 f
  data arrival time                                                  0.72

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_opcode_r_reg_0_/CK (DFFQX1TS)                0.00       0.00 r
  library setup time                                     -0.33      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.05


  Startpoint: u_fpalu_s4_many_r_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_9_/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_9_/Q (DFFHQX4TS)                  0.29       0.29 f
  u_fpalu_s5_many_skip_r_reg_9_/D (EDFFX1TS)              0.00       0.29 f
  data arrival time                                                  0.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_9_/CK (EDFFX1TS)             0.00       0.00 r
  library setup time                                     -0.75      -0.75
  data required time                                                -0.75
  --------------------------------------------------------------------------
  data required time                                                -0.75
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.04


  Startpoint: u_fpalu_s4_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_opcode_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_0_/CK (DFFQX2TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_0_/Q (DFFQX2TS)                 0.76       0.76 f
  u_fpalu_s5_opcode_r_reg_0_/D (DFFHQX4TS)                0.00       0.76 f
  data arrival time                                                  0.76

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_0_/CK (DFFHQX4TS)               0.00       0.00 r
  library setup time                                     -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.02


  Startpoint: u_fpalu_s3_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_opcode_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_opcode_r_reg_0_/CK (DFFHQX4TS)               0.00       0.00 r
  u_fpalu_s3_opcode_r_reg_0_/Q (DFFHQX4TS)                0.32       0.32 f
  U2523/Y (BUFX4TS)                                       0.17       0.50 f
  U1707/Y (CLKBUFX2TS)                                    0.20       0.69 f
  u_fpalu_s4_opcode_r_reg_0_/D (DFFQX2TS)                 0.00       0.69 f
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_0_/CK (DFFQX2TS)                0.00       0.00 r
  library setup time                                     -0.32      -0.32
  data required time                                                -0.32
  --------------------------------------------------------------------------
  data required time                                                -0.32
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.01


  Startpoint: u_fpalu_s2_ea_gte_eb_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ea_gte_eb_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_gte_eb_r_reg/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s2_ea_gte_eb_r_reg/Q (DFFQX1TS)                 0.68       0.68 f
  u_fpalu_s3_ea_gte_eb_r_reg/D (DFFHQX1TS)                0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ea_gte_eb_r_reg/CK (DFFHQX1TS)               0.00       0.00 r
  library setup time                                     -0.29      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.98


  Startpoint: u_fpalu_s2_eb_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_eb_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_eb_r_reg_0_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s2_eb_r_reg_0_/Q (DFFQX1TS)                     0.68       0.68 f
  u_fpalu_s3_eb_r_reg_0_/D (DFFHQX1TS)                    0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_eb_r_reg_0_/CK (DFFHQX1TS)                   0.00       0.00 r
  library setup time                                     -0.29      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.98


  Startpoint: u_fpalu_s2_ea_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ea_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_r_reg_1_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s2_ea_r_reg_1_/Q (DFFQX1TS)                     0.68       0.68 f
  u_fpalu_s3_ea_r_reg_1_/D (DFFHQX1TS)                    0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ea_r_reg_1_/CK (DFFHQX1TS)                   0.00       0.00 r
  library setup time                                     -0.29      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.98


  Startpoint: u_fpalu_s2_ea_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ea_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_r_reg_2_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s2_ea_r_reg_2_/Q (DFFQX1TS)                     0.68       0.68 f
  u_fpalu_s3_ea_r_reg_2_/D (DFFHQX1TS)                    0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ea_r_reg_2_/CK (DFFHQX1TS)                   0.00       0.00 r
  library setup time                                     -0.29      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.98


  Startpoint: u_fpalu_s2_eb_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_eb_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_eb_r_reg_2_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s2_eb_r_reg_2_/Q (DFFQX1TS)                     0.68       0.68 f
  u_fpalu_s3_eb_r_reg_2_/D (DFFHQX1TS)                    0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_eb_r_reg_2_/CK (DFFHQX1TS)                   0.00       0.00 r
  library setup time                                     -0.29      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.98


  Startpoint: u_fpalu_s2_ea_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ea_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_r_reg_3_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s2_ea_r_reg_3_/Q (DFFQX1TS)                     0.68       0.68 f
  u_fpalu_s3_ea_r_reg_3_/D (DFFHQX1TS)                    0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ea_r_reg_3_/CK (DFFHQX1TS)                   0.00       0.00 r
  library setup time                                     -0.29      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.98


  Startpoint: u_fpalu_s2_eb_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_eb_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_eb_r_reg_3_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s2_eb_r_reg_3_/Q (DFFQX1TS)                     0.68       0.68 f
  u_fpalu_s3_eb_r_reg_3_/D (DFFHQX1TS)                    0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_eb_r_reg_3_/CK (DFFHQX1TS)                   0.00       0.00 r
  library setup time                                     -0.29      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.98


  Startpoint: u_fpalu_s2_ea_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ea_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_r_reg_4_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s2_ea_r_reg_4_/Q (DFFQX1TS)                     0.68       0.68 f
  u_fpalu_s3_ea_r_reg_4_/D (DFFHQX1TS)                    0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ea_r_reg_4_/CK (DFFHQX1TS)                   0.00       0.00 r
  library setup time                                     -0.29      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.98


  Startpoint: u_fpalu_s2_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_opcode_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_opcode_r_reg_0_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s2_opcode_r_reg_0_/Q (DFFQX1TS)                 0.71       0.71 f
  u_fpalu_s3_opcode_r_reg_0_/D (DFFHQX4TS)                0.00       0.71 f
  data arrival time                                                  0.71

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_opcode_r_reg_0_/CK (DFFHQX4TS)               0.00       0.00 r
  library setup time                                     -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.97


  Startpoint: alu_b_29i_r_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_7_/CK (DFFHQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_7_/Q (DFFHQX1TS)                        0.39       0.39 f
  u_fpalu_s2_mmux_lhs_r_reg_7_/D1 (MDFFHQX1TS)            0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_7_/CK (MDFFHQX1TS)            0.00       0.00 r
  library setup time                                     -0.55      -0.55
  data required time                                                -0.55
  --------------------------------------------------------------------------
  data required time                                                -0.55
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.94


  Startpoint: u_fpalu_s2_eb_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_eb_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_eb_r_reg_1_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s2_eb_r_reg_1_/Q (DFFQX1TS)                     0.69       0.69 f
  u_fpalu_s3_eb_r_reg_1_/D (DFFHQX4TS)                    0.00       0.69 f
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_eb_r_reg_1_/CK (DFFHQX4TS)                   0.00       0.00 r
  library setup time                                     -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.94


  Startpoint: u_fpalu_s2_eb_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_eb_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_eb_r_reg_4_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s2_eb_r_reg_4_/Q (DFFQX1TS)                     0.69       0.69 f
  u_fpalu_s3_eb_r_reg_4_/D (DFFHQX4TS)                    0.00       0.69 f
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_eb_r_reg_4_/CK (DFFHQX4TS)                   0.00       0.00 r
  library setup time                                     -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.94


  Startpoint: u_fpalu_s4_addsubn_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_addsubn_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_addsubn_r_reg/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s4_addsubn_r_reg/Q (DFFQX1TS)                   0.69       0.69 f
  u_fpalu_s5_addsubn_r_reg/D (DFFHQX4TS)                  0.00       0.69 f
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_addsubn_r_reg/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.94


  Startpoint: u_fpalu_s2_addsubn_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_addsubn_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_addsubn_r_reg/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s2_addsubn_r_reg/Q (DFFHQX4TS)                  0.28       0.28 r
  U2030/Y (INVX2TS)                                       0.08       0.36 f
  U1198/Y (CLKBUFX2TS)                                    0.23       0.58 f
  U2374/Y (INVX2TS)                                       0.13       0.71 r
  u_fpalu_s3_addsubn_r_reg/D (DFFHQX4TS)                  0.00       0.71 r
  data arrival time                                                  0.71

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_addsubn_r_reg/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.21      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.92


  Startpoint: alu_a_29i_r_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_7_/CK (DFFHQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_7_/Q (DFFHQX1TS)                        0.36       0.36 f
  u_fpalu_s2_mmux_lhs_r_reg_7_/D0 (MDFFHQX1TS)            0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_7_/CK (MDFFHQX1TS)            0.00       0.00 r
  library setup time                                     -0.53      -0.53
  data required time                                                -0.53
  --------------------------------------------------------------------------
  data required time                                                -0.53
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.89


  Startpoint: alu_b_29i_r_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_17_/CK (DFFHQX1TS)                      0.00       0.00 r
  alu_b_29i_r_reg_17_/Q (DFFHQX1TS)                       0.34       0.34 f
  u_fpalu_s2_mmux_lhs_r_reg_17_/D1 (MDFFHQX1TS)           0.00       0.34 f
  data arrival time                                                  0.34

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_17_/CK (MDFFHQX1TS)           0.00       0.00 r
  library setup time                                     -0.53      -0.53
  data required time                                                -0.53
  --------------------------------------------------------------------------
  data required time                                                -0.53
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.87


  Startpoint: alu_b_29i_r_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_16_/CK (DFFHQX1TS)                      0.00       0.00 r
  alu_b_29i_r_reg_16_/Q (DFFHQX1TS)                       0.34       0.34 f
  u_fpalu_s2_mmux_lhs_r_reg_16_/D1 (MDFFHQX1TS)           0.00       0.34 f
  data arrival time                                                  0.34

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_16_/CK (MDFFHQX1TS)           0.00       0.00 r
  library setup time                                     -0.53      -0.53
  data required time                                                -0.53
  --------------------------------------------------------------------------
  data required time                                                -0.53
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.87


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.30       0.30 f
  U3433/Y (INVX2TS)                                       0.08       0.38 r
  U3878/Y (XNOR2X1TS)                                     0.21       0.60 f
  u_fpalu_s2_ea_sub_eb_abs_r_reg_0_/D (DFFHQX4TS)         0.00       0.60 f
  data arrival time                                                  0.60

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_0_/CK (DFFHQX4TS)        0.00       0.00 r
  library setup time                                     -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.87


  Startpoint: alu_a_29i_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_0_/CK (DFFHQX2TS)                       0.00       0.00 r
  alu_a_29i_r_reg_0_/Q (DFFHQX2TS)                        0.34       0.34 f
  u_fpalu_s2_mmux_lhs_r_reg_0_/D0 (MDFFHQX1TS)            0.00       0.34 f
  data arrival time                                                  0.34

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_0_/CK (MDFFHQX1TS)            0.00       0.00 r
  library setup time                                     -0.52      -0.52
  data required time                                                -0.52
  --------------------------------------------------------------------------
  data required time                                                -0.52
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.86


  Startpoint: alu_a_29i_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_4_/CK (DFFHQX2TS)                       0.00       0.00 r
  alu_a_29i_r_reg_4_/Q (DFFHQX2TS)                        0.33       0.33 f
  u_fpalu_s2_mmux_lhs_r_reg_4_/D0 (MDFFHQX1TS)            0.00       0.33 f
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_4_/CK (MDFFHQX1TS)            0.00       0.00 r
  library setup time                                     -0.52      -0.52
  data required time                                                -0.52
  --------------------------------------------------------------------------
  data required time                                                -0.52
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.85


  Startpoint: alu_a_29i_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_3_/CK (DFFHQX2TS)                       0.00       0.00 r
  alu_a_29i_r_reg_3_/Q (DFFHQX2TS)                        0.33       0.33 f
  u_fpalu_s2_mmux_lhs_r_reg_3_/D0 (MDFFHQX1TS)            0.00       0.33 f
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_3_/CK (MDFFHQX1TS)            0.00       0.00 r
  library setup time                                     -0.52      -0.52
  data required time                                                -0.52
  --------------------------------------------------------------------------
  data required time                                                -0.52
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.85


  Startpoint: alu_a_29i_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_2_/CK (DFFHQX2TS)                       0.00       0.00 r
  alu_a_29i_r_reg_2_/Q (DFFHQX2TS)                        0.33       0.33 f
  u_fpalu_s2_mmux_lhs_r_reg_2_/D0 (MDFFHQX1TS)            0.00       0.33 f
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_2_/CK (MDFFHQX1TS)            0.00       0.00 r
  library setup time                                     -0.52      -0.52
  data required time                                                -0.52
  --------------------------------------------------------------------------
  data required time                                                -0.52
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.85


  Startpoint: alu_a_29i_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_1_/CK (DFFHQX2TS)                       0.00       0.00 r
  alu_a_29i_r_reg_1_/Q (DFFHQX2TS)                        0.33       0.33 f
  u_fpalu_s2_mmux_lhs_r_reg_1_/D0 (MDFFHQX1TS)            0.00       0.33 f
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_1_/CK (MDFFHQX1TS)            0.00       0.00 r
  library setup time                                     -0.52      -0.52
  data required time                                                -0.52
  --------------------------------------------------------------------------
  data required time                                                -0.52
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.85


  Startpoint: alu_b_29i_r_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_addsubn_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_28_/CK (DFFHQX1TS)                      0.00       0.00 r
  alu_b_29i_r_reg_28_/Q (DFFHQX1TS)                       0.34       0.34 f
  U2021/Y (XNOR2X1TS)                                     0.22       0.57 f
  u_fpalu_s2_addsubn_r_reg/D (DFFHQX4TS)                  0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_addsubn_r_reg/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.84


  Startpoint: alu_b_29i_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_3_/CK (DFFHQX4TS)                       0.00       0.00 r
  alu_b_29i_r_reg_3_/Q (DFFHQX4TS)                        0.30       0.30 f
  u_fpalu_s2_mmux_lhs_r_reg_3_/D1 (MDFFHQX1TS)            0.00       0.30 f
  data arrival time                                                  0.30

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_3_/CK (MDFFHQX1TS)            0.00       0.00 r
  library setup time                                     -0.53      -0.53
  data required time                                                -0.53
  --------------------------------------------------------------------------
  data required time                                                -0.53
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.83


  Startpoint: alu_b_29i_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_2_/CK (DFFHQX4TS)                       0.00       0.00 r
  alu_b_29i_r_reg_2_/Q (DFFHQX4TS)                        0.30       0.30 f
  u_fpalu_s2_mmux_lhs_r_reg_2_/D1 (MDFFHQX1TS)            0.00       0.30 f
  data arrival time                                                  0.30

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_2_/CK (MDFFHQX1TS)            0.00       0.00 r
  library setup time                                     -0.53      -0.53
  data required time                                                -0.53
  --------------------------------------------------------------------------
  data required time                                                -0.53
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.83


  Startpoint: u_fpalu_s4_many_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_0_/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_0_/Q (DFFHQX4TS)                  0.32       0.32 f
  U2864/Y (INVX2TS)                                       0.15       0.46 r
  U2260/Y (INVX2TS)                                       0.12       0.58 f
  u_fpalu_s5_many_r_reg_0_/D (DFFHQX4TS)                  0.00       0.58 f
  data arrival time                                                  0.58

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_r_reg_0_/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.24      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.82


  Startpoint: alu_b_29i_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_0_/CK (DFFHQX4TS)                       0.00       0.00 r
  alu_b_29i_r_reg_0_/Q (DFFHQX4TS)                        0.29       0.29 f
  u_fpalu_s2_mmux_lhs_r_reg_0_/D1 (MDFFHQX1TS)            0.00       0.29 f
  data arrival time                                                  0.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_0_/CK (MDFFHQX1TS)            0.00       0.00 r
  library setup time                                     -0.52      -0.52
  data required time                                                -0.52
  --------------------------------------------------------------------------
  data required time                                                -0.52
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.81


  Startpoint: alu_b_29i_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_5_/CK (DFFHQX4TS)                       0.00       0.00 r
  alu_b_29i_r_reg_5_/Q (DFFHQX4TS)                        0.29       0.29 f
  u_fpalu_s2_mmux_lhs_r_reg_5_/D1 (MDFFHQX1TS)            0.00       0.29 f
  data arrival time                                                  0.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_5_/CK (MDFFHQX1TS)            0.00       0.00 r
  library setup time                                     -0.52      -0.52
  data required time                                                -0.52
  --------------------------------------------------------------------------
  data required time                                                -0.52
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.81


  Startpoint: alu_b_29i_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_1_/CK (DFFHQX4TS)                       0.00       0.00 r
  alu_b_29i_r_reg_1_/Q (DFFHQX4TS)                        0.29       0.29 f
  u_fpalu_s2_mmux_lhs_r_reg_1_/D1 (MDFFHQX1TS)            0.00       0.29 f
  data arrival time                                                  0.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_1_/CK (MDFFHQX1TS)            0.00       0.00 r
  library setup time                                     -0.52      -0.52
  data required time                                                -0.52
  --------------------------------------------------------------------------
  data required time                                                -0.52
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.81


  Startpoint: alu_b_29i_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_4_/CK (DFFHQX4TS)                       0.00       0.00 r
  alu_b_29i_r_reg_4_/Q (DFFHQX4TS)                        0.29       0.29 f
  u_fpalu_s2_mmux_lhs_r_reg_4_/D1 (MDFFHQX1TS)            0.00       0.29 f
  data arrival time                                                  0.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_4_/CK (MDFFHQX1TS)            0.00       0.00 r
  library setup time                                     -0.52      -0.52
  data required time                                                -0.52
  --------------------------------------------------------------------------
  data required time                                                -0.52
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.81


  Startpoint: alu_a_29i_r_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_17_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_a_29i_r_reg_17_/Q (DFFHQX4TS)                       0.28       0.28 f
  u_fpalu_s2_mmux_lhs_r_reg_17_/D0 (MDFFHQX1TS)           0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_17_/CK (MDFFHQX1TS)           0.00       0.00 r
  library setup time                                     -0.51      -0.51
  data required time                                                -0.51
  --------------------------------------------------------------------------
  data required time                                                -0.51
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.79


  Startpoint: alu_a_29i_r_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_16_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_a_29i_r_reg_16_/Q (DFFHQX4TS)                       0.28       0.28 f
  u_fpalu_s2_mmux_lhs_r_reg_16_/D0 (MDFFHQX1TS)           0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_16_/CK (MDFFHQX1TS)           0.00       0.00 r
  library setup time                                     -0.51      -0.51
  data required time                                                -0.51
  --------------------------------------------------------------------------
  data required time                                                -0.51
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.79


  Startpoint: alu_a_29i_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_5_/CK (DFFHQX4TS)                       0.00       0.00 r
  alu_a_29i_r_reg_5_/Q (DFFHQX4TS)                        0.28       0.28 f
  u_fpalu_s2_mmux_lhs_r_reg_5_/D0 (MDFFHQX1TS)            0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_5_/CK (MDFFHQX1TS)            0.00       0.00 r
  library setup time                                     -0.51      -0.51
  data required time                                                -0.51
  --------------------------------------------------------------------------
  data required time                                                -0.51
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.79


  Startpoint: u_fpalu_s4_flipsign_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_flipsign_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_flipsign_r_reg/CK (DFFHQX4TS)                0.00       0.00 r
  u_fpalu_s4_flipsign_r_reg/Q (DFFHQX4TS)                 0.30       0.30 f
  U2432/Y (INVX6TS)                                       0.12       0.42 r
  U1271/Y (INVX2TS)                                       0.11       0.53 f
  u_fpalu_s5_flipsign_r_reg/D (DFFHQX4TS)                 0.00       0.53 f
  data arrival time                                                  0.53

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_flipsign_r_reg/CK (DFFHQX4TS)                0.00       0.00 r
  library setup time                                     -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.78


  Startpoint: u_fpalu_s3_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_opcode_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_opcode_r_reg_1_/CK (DFFHQX4TS)               0.00       0.00 r
  u_fpalu_s3_opcode_r_reg_1_/Q (DFFHQX4TS)                0.31       0.31 f
  U2932/Y (BUFX3TS)                                       0.18       0.48 f
  u_fpalu_s4_opcode_r_reg_1_/D (DFFHQX1TS)                0.00       0.48 f
  data arrival time                                                  0.48

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_1_/CK (DFFHQX1TS)               0.00       0.00 r
  library setup time                                     -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.77


  Startpoint: alu_a_29i_r_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_ea_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_a_29i_r_reg_24_/CK (DFFHQX2TS)       0.00       0.00 r
  alu_a_29i_r_reg_24_/Q (DFFHQX2TS)        0.35       0.35 f
  u_fpalu_s2_ea_r_reg_2_/D (DFFQX1TS)      0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_fpalu_s2_ea_r_reg_2_/CK (DFFQX1TS)     0.00       0.00 r
  library setup time                      -0.33      -0.33
  data required time                                 -0.33
  -----------------------------------------------------------
  data required time                                 -0.33
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.68


  Startpoint: u_fpalu_s2_addsubn_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_addsubn_r_reg/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s2_addsubn_r_reg/Q (DFFHQX4TS)                  0.28       0.28 r
  U2030/Y (INVX2TS)                                       0.08       0.36 f
  u_fpalu_s3_rhs_r_reg_22_/D (DFFQX1TS)                   0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_rhs_r_reg_22_/CK (DFFQX1TS)                  0.00       0.00 r
  library setup time                                     -0.31      -0.31
  data required time                                                -0.31
  --------------------------------------------------------------------------
  data required time                                                -0.31
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.67


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_ea_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFHQX4TS)                       0.30       0.30 f
  U2053/Y (INVX2TS)                                       0.07       0.37 r
  U2007/Y (INVX1TS)                                       0.06       0.43 f
  u_fpalu_s2_ea_r_reg_0_/D (DFFHQX4TS)                    0.00       0.43 f
  data arrival time                                                  0.43

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_r_reg_0_/CK (DFFHQX4TS)                   0.00       0.00 r
  library setup time                                     -0.23      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.66


  Startpoint: alu_b_29i_r_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_sb_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_28_/CK (DFFHQX1TS)       0.00       0.00 r
  alu_b_29i_r_reg_28_/Q (DFFHQX1TS)        0.34       0.34 f
  u_fpalu_s2_sb_r_reg/D (DFFHQX1TS)        0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_fpalu_s2_sb_r_reg/CK (DFFHQX1TS)       0.00       0.00 r
  library setup time                      -0.30      -0.30
  data required time                                 -0.30
  -----------------------------------------------------------
  data required time                                 -0.30
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.64


  Startpoint: u_fpalu_s4_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_opcode_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_1_/CK (DFFHQX1TS)               0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_1_/Q (DFFHQX1TS)                0.37       0.37 f
  u_fpalu_s5_opcode_r_reg_1_/D (DFFHQX4TS)                0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFHQX4TS)               0.00       0.00 r
  library setup time                                     -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.63


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_eb_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)       0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)        0.30       0.30 f
  u_fpalu_s2_eb_r_reg_0_/D (DFFQX1TS)      0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_fpalu_s2_eb_r_reg_0_/CK (DFFQX1TS)     0.00       0.00 r
  library setup time                      -0.32      -0.32
  data required time                                 -0.32
  -----------------------------------------------------------
  data required time                                 -0.32
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.62


  Startpoint: alu_b_29i_r_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_eb_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_24_/CK (DFFHQX4TS)       0.00       0.00 r
  alu_b_29i_r_reg_24_/Q (DFFHQX4TS)        0.30       0.30 f
  u_fpalu_s2_eb_r_reg_2_/D (DFFQX1TS)      0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_fpalu_s2_eb_r_reg_2_/CK (DFFQX1TS)     0.00       0.00 r
  library setup time                      -0.32      -0.32
  data required time                                 -0.32
  -----------------------------------------------------------
  data required time                                 -0.32
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.62


  Startpoint: alu_b_29i_r_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_eb_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_25_/CK (DFFHQX4TS)       0.00       0.00 r
  alu_b_29i_r_reg_25_/Q (DFFHQX4TS)        0.30       0.30 f
  u_fpalu_s2_eb_r_reg_3_/D (DFFQX1TS)      0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_fpalu_s2_eb_r_reg_3_/CK (DFFQX1TS)     0.00       0.00 r
  library setup time                      -0.32      -0.32
  data required time                                 -0.32
  -----------------------------------------------------------
  data required time                                 -0.32
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.61


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_eb_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)       0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFHQX4TS)        0.30       0.30 f
  u_fpalu_s2_eb_r_reg_1_/D (DFFQX1TS)      0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_fpalu_s2_eb_r_reg_1_/CK (DFFQX1TS)     0.00       0.00 r
  library setup time                      -0.32      -0.32
  data required time                                 -0.32
  -----------------------------------------------------------
  data required time                                 -0.32
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.61


  Startpoint: alu_a_29i_r_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_sa_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_a_29i_r_reg_28_/CK (DFFHQX8TS)       0.00       0.00 r
  alu_a_29i_r_reg_28_/Q (DFFHQX8TS)        0.32       0.32 f
  u_fpalu_s2_sa_r_reg/D (DFFHQX1TS)        0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_fpalu_s2_sa_r_reg/CK (DFFHQX1TS)       0.00       0.00 r
  library setup time                      -0.28      -0.28
  data required time                                 -0.28
  -----------------------------------------------------------
  data required time                                 -0.28
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.61


  Startpoint: alu_a_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_ea_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_a_29i_r_reg_23_/CK (DFFHQX4TS)       0.00       0.00 r
  alu_a_29i_r_reg_23_/Q (DFFHQX4TS)        0.29       0.29 f
  u_fpalu_s2_ea_r_reg_1_/D (DFFQX1TS)      0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_fpalu_s2_ea_r_reg_1_/CK (DFFQX1TS)     0.00       0.00 r
  library setup time                      -0.31      -0.31
  data required time                                 -0.31
  -----------------------------------------------------------
  data required time                                 -0.31
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.60


  Startpoint: alu_a_29i_r_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_ea_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_a_29i_r_reg_25_/CK (DFFHQX4TS)       0.00       0.00 r
  alu_a_29i_r_reg_25_/Q (DFFHQX4TS)        0.29       0.29 f
  u_fpalu_s2_ea_r_reg_3_/D (DFFQX1TS)      0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_fpalu_s2_ea_r_reg_3_/CK (DFFQX1TS)     0.00       0.00 r
  library setup time                      -0.31      -0.31
  data required time                                 -0.31
  -----------------------------------------------------------
  data required time                                 -0.31
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.60


  Startpoint: u_fpalu_s2_ea_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ea_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_r_reg_5_/CK (DFFHQX1TS)                   0.00       0.00 r
  u_fpalu_s2_ea_r_reg_5_/Q (DFFHQX1TS)                    0.32       0.32 f
  u_fpalu_s3_ea_r_reg_5_/D (DFFHQX1TS)                    0.00       0.32 f
  data arrival time                                                  0.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ea_r_reg_5_/CK (DFFHQX1TS)                   0.00       0.00 r
  library setup time                                     -0.29      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.60


  Startpoint: u_fpalu_s3_ea_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_ea_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ea_r_reg_5_/CK (DFFHQX1TS)                   0.00       0.00 r
  u_fpalu_s3_ea_r_reg_5_/Q (DFFHQX1TS)                    0.32       0.32 f
  u_fpalu_s4_ea_r_reg_5_/D (DFFHQX1TS)                    0.00       0.32 f
  data arrival time                                                  0.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_ea_r_reg_5_/CK (DFFHQX1TS)                   0.00       0.00 r
  library setup time                                     -0.29      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.60


  Startpoint: u_fpalu_s3_ea_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_ea_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ea_r_reg_3_/CK (DFFHQX1TS)                   0.00       0.00 r
  u_fpalu_s3_ea_r_reg_3_/Q (DFFHQX1TS)                    0.32       0.32 f
  u_fpalu_s4_ea_r_reg_3_/D (DFFHQX1TS)                    0.00       0.32 f
  data arrival time                                                  0.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_ea_r_reg_3_/CK (DFFHQX1TS)                   0.00       0.00 r
  library setup time                                     -0.29      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.60


  Startpoint: u_fpalu_s3_eb_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_eb_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_eb_r_reg_3_/CK (DFFHQX1TS)                   0.00       0.00 r
  u_fpalu_s3_eb_r_reg_3_/Q (DFFHQX1TS)                    0.32       0.32 f
  u_fpalu_s4_eb_r_reg_3_/D (DFFHQX1TS)                    0.00       0.32 f
  data arrival time                                                  0.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_eb_r_reg_3_/CK (DFFHQX1TS)                   0.00       0.00 r
  library setup time                                     -0.29      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.60


  Startpoint: u_fpalu_s2_sa_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_sa_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_fpalu_s2_sa_r_reg/CK (DFFHQX1TS)       0.00       0.00 r
  u_fpalu_s2_sa_r_reg/Q (DFFHQX1TS)        0.32       0.32 f
  u_fpalu_s3_sa_r_reg/D (DFFHQX1TS)        0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_fpalu_s3_sa_r_reg/CK (DFFHQX1TS)       0.00       0.00 r
  library setup time                      -0.29      -0.29
  data required time                                 -0.29
  -----------------------------------------------------------
  data required time                                 -0.29
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.60


  Startpoint: u_fpalu_s2_sb_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_sb_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_fpalu_s2_sb_r_reg/CK (DFFHQX1TS)       0.00       0.00 r
  u_fpalu_s2_sb_r_reg/Q (DFFHQX1TS)        0.32       0.32 f
  u_fpalu_s3_sb_r_reg/D (DFFHQX1TS)        0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_fpalu_s3_sb_r_reg/CK (DFFHQX1TS)       0.00       0.00 r
  library setup time                      -0.29      -0.29
  data required time                                 -0.29
  -----------------------------------------------------------
  data required time                                 -0.29
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.60


  Startpoint: u_fpalu_s2_eb_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_eb_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_eb_r_reg_5_/CK (DFFHQX1TS)                   0.00       0.00 r
  u_fpalu_s2_eb_r_reg_5_/Q (DFFHQX1TS)                    0.32       0.32 f
  u_fpalu_s3_eb_r_reg_5_/D (DFFHQX1TS)                    0.00       0.32 f
  data arrival time                                                  0.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_eb_r_reg_5_/CK (DFFHQX1TS)                   0.00       0.00 r
  library setup time                                     -0.29      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.60


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_ea_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFHQX4TS)       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFHQX4TS)        0.29       0.29 f
  u_fpalu_s2_ea_r_reg_4_/D (DFFQX1TS)      0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_fpalu_s2_ea_r_reg_4_/CK (DFFQX1TS)     0.00       0.00 r
  library setup time                      -0.31      -0.31
  data required time                                 -0.31
  -----------------------------------------------------------
  data required time                                 -0.31
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.60


  Startpoint: alu_b_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_eb_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_26_/CK (DFFHQX4TS)       0.00       0.00 r
  alu_b_29i_r_reg_26_/Q (DFFHQX4TS)        0.29       0.29 f
  u_fpalu_s2_eb_r_reg_4_/D (DFFQX1TS)      0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_fpalu_s2_eb_r_reg_4_/CK (DFFQX1TS)     0.00       0.00 r
  library setup time                      -0.31      -0.31
  data required time                                 -0.31
  -----------------------------------------------------------
  data required time                                 -0.31
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.60


  Startpoint: u_fpalu_s3_addsubn_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_addsubn_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_addsubn_r_reg/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s3_addsubn_r_reg/Q (DFFHQX4TS)                  0.28       0.28 f
  u_fpalu_s4_addsubn_r_reg/D (DFFQX1TS)                   0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_addsubn_r_reg/CK (DFFQX1TS)                  0.00       0.00 r
  library setup time                                     -0.31      -0.31
  data required time                                                -0.31
  --------------------------------------------------------------------------
  data required time                                                -0.31
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.60


  Startpoint: u_fpalu_s3_ea_gte_eb_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_ea_gte_eb_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ea_gte_eb_r_reg/CK (DFFHQX1TS)               0.00       0.00 r
  u_fpalu_s3_ea_gte_eb_r_reg/Q (DFFHQX1TS)                0.33       0.33 f
  u_fpalu_s4_ea_gte_eb_r_reg/D (DFFHQX4TS)                0.00       0.33 f
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_ea_gte_eb_r_reg/CK (DFFHQX4TS)               0.00       0.00 r
  library setup time                                     -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.57


  Startpoint: u_fpalu_s3_ea_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_ea_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ea_r_reg_0_/CK (DFFHQX1TS)                   0.00       0.00 r
  u_fpalu_s3_ea_r_reg_0_/Q (DFFHQX1TS)                    0.33       0.33 f
  u_fpalu_s4_ea_r_reg_0_/D (DFFHQX4TS)                    0.00       0.33 f
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_ea_r_reg_0_/CK (DFFHQX4TS)                   0.00       0.00 r
  library setup time                                     -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.57


  Startpoint: u_fpalu_s3_eb_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_eb_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_eb_r_reg_0_/CK (DFFHQX1TS)                   0.00       0.00 r
  u_fpalu_s3_eb_r_reg_0_/Q (DFFHQX1TS)                    0.33       0.33 f
  u_fpalu_s4_eb_r_reg_0_/D (DFFHQX4TS)                    0.00       0.33 f
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_eb_r_reg_0_/CK (DFFHQX4TS)                   0.00       0.00 r
  library setup time                                     -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.57


  Startpoint: u_fpalu_s3_ea_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_ea_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ea_r_reg_1_/CK (DFFHQX1TS)                   0.00       0.00 r
  u_fpalu_s3_ea_r_reg_1_/Q (DFFHQX1TS)                    0.33       0.33 f
  u_fpalu_s4_ea_r_reg_1_/D (DFFHQX4TS)                    0.00       0.33 f
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_ea_r_reg_1_/CK (DFFHQX4TS)                   0.00       0.00 r
  library setup time                                     -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.57


  Startpoint: u_fpalu_s3_ea_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_ea_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ea_r_reg_2_/CK (DFFHQX1TS)                   0.00       0.00 r
  u_fpalu_s3_ea_r_reg_2_/Q (DFFHQX1TS)                    0.33       0.33 f
  u_fpalu_s4_ea_r_reg_2_/D (DFFHQX4TS)                    0.00       0.33 f
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_ea_r_reg_2_/CK (DFFHQX4TS)                   0.00       0.00 r
  library setup time                                     -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.57


  Startpoint: u_fpalu_s3_eb_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_eb_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_eb_r_reg_2_/CK (DFFHQX1TS)                   0.00       0.00 r
  u_fpalu_s3_eb_r_reg_2_/Q (DFFHQX1TS)                    0.33       0.33 f
  u_fpalu_s4_eb_r_reg_2_/D (DFFHQX4TS)                    0.00       0.33 f
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_eb_r_reg_2_/CK (DFFHQX4TS)                   0.00       0.00 r
  library setup time                                     -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.57


  Startpoint: u_fpalu_s4_ea_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_ea_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_ea_r_reg_3_/CK (DFFHQX1TS)                   0.00       0.00 r
  u_fpalu_s4_ea_r_reg_3_/Q (DFFHQX1TS)                    0.33       0.33 f
  u_fpalu_s5_ea_r_reg_3_/D (DFFHQX4TS)                    0.00       0.33 f
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_ea_r_reg_3_/CK (DFFHQX4TS)                   0.00       0.00 r
  library setup time                                     -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.57


  Startpoint: u_fpalu_s4_eb_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_eb_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_eb_r_reg_3_/CK (DFFHQX1TS)                   0.00       0.00 r
  u_fpalu_s4_eb_r_reg_3_/Q (DFFHQX1TS)                    0.33       0.33 f
  u_fpalu_s5_eb_r_reg_3_/D (DFFHQX4TS)                    0.00       0.33 f
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_eb_r_reg_3_/CK (DFFHQX4TS)                   0.00       0.00 r
  library setup time                                     -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.57


  Startpoint: u_fpalu_s3_ea_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_ea_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ea_r_reg_4_/CK (DFFHQX1TS)                   0.00       0.00 r
  u_fpalu_s3_ea_r_reg_4_/Q (DFFHQX1TS)                    0.33       0.33 f
  u_fpalu_s4_ea_r_reg_4_/D (DFFHQX4TS)                    0.00       0.33 f
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_ea_r_reg_4_/CK (DFFHQX4TS)                   0.00       0.00 r
  library setup time                                     -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.57


  Startpoint: u_fpalu_s3_sa_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_sa_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_fpalu_s3_sa_r_reg/CK (DFFHQX1TS)       0.00       0.00 r
  u_fpalu_s3_sa_r_reg/Q (DFFHQX1TS)        0.33       0.33 f
  u_fpalu_s4_sa_r_reg/D (DFFHQX4TS)        0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_fpalu_s4_sa_r_reg/CK (DFFHQX4TS)       0.00       0.00 r
  library setup time                      -0.25      -0.25
  data required time                                 -0.25
  -----------------------------------------------------------
  data required time                                 -0.25
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.57


  Startpoint: u_fpalu_s3_sb_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_sb_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_fpalu_s3_sb_r_reg/CK (DFFHQX1TS)       0.00       0.00 r
  u_fpalu_s3_sb_r_reg/Q (DFFHQX1TS)        0.33       0.33 f
  u_fpalu_s4_sb_r_reg/D (DFFHQX4TS)        0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_fpalu_s4_sb_r_reg/CK (DFFHQX4TS)       0.00       0.00 r
  library setup time                      -0.25      -0.25
  data required time                                 -0.25
  -----------------------------------------------------------
  data required time                                 -0.25
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.57


  Startpoint: u_fpalu_s3_eb_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_eb_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_eb_r_reg_5_/CK (DFFHQX1TS)                   0.00       0.00 r
  u_fpalu_s3_eb_r_reg_5_/Q (DFFHQX1TS)                    0.33       0.33 f
  u_fpalu_s4_eb_r_reg_5_/D (DFFHQX4TS)                    0.00       0.33 f
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_eb_r_reg_5_/CK (DFFHQX4TS)                   0.00       0.00 r
  library setup time                                     -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.57


  Startpoint: u_fpalu_s4_ea_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_ea_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_ea_r_reg_5_/CK (DFFHQX1TS)                   0.00       0.00 r
  u_fpalu_s4_ea_r_reg_5_/Q (DFFHQX1TS)                    0.33       0.33 f
  u_fpalu_s5_ea_r_reg_5_/D (DFFHQX4TS)                    0.00       0.33 f
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_ea_r_reg_5_/CK (DFFHQX4TS)                   0.00       0.00 r
  library setup time                                     -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.57


  Startpoint: u_fpalu_s2_br4_s_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_s2_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_s_r_reg_2_/CK (DFFHQX8TS)                0.00       0.00 r
  u_fpalu_s2_br4_s_r_reg_2_/Q (DFFHQX8TS)                 0.33       0.33 f
  u_fpalu_s3_s2_r_reg/D (DFFHQX4TS)                       0.00       0.33 f
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_s2_r_reg/CK (DFFHQX4TS)                      0.00       0.00 r
  library setup time                                     -0.24      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.57


  Startpoint: u_fpalu_s4_ea_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_ea_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_ea_r_reg_2_/CK (DFFHQX4TS)                   0.00       0.00 r
  u_fpalu_s4_ea_r_reg_2_/Q (DFFHQX4TS)                    0.27       0.27 f
  u_fpalu_s5_ea_r_reg_2_/D (DFFHQX2TS)                    0.00       0.27 f
  data arrival time                                                  0.27

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_ea_r_reg_2_/CK (DFFHQX2TS)                   0.00       0.00 r
  library setup time                                     -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.55


  Startpoint: u_fpalu_s2_ea_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ea_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_r_reg_0_/CK (DFFHQX4TS)                   0.00       0.00 r
  u_fpalu_s2_ea_r_reg_0_/Q (DFFHQX4TS)                    0.27       0.27 f
  u_fpalu_s3_ea_r_reg_0_/D (DFFHQX1TS)                    0.00       0.27 f
  data arrival time                                                  0.27

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ea_r_reg_0_/CK (DFFHQX1TS)                   0.00       0.00 r
  library setup time                                     -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.54


  Startpoint: u_fpalu_s4_sb_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_sb_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_fpalu_s4_sb_r_reg/CK (DFFHQX4TS)       0.00       0.00 r
  u_fpalu_s4_sb_r_reg/Q (DFFHQX4TS)        0.27       0.27 f
  u_fpalu_s5_sb_r_reg/D (DFFHQX1TS)        0.00       0.27 f
  data arrival time                                   0.27

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_fpalu_s5_sb_r_reg/CK (DFFHQX1TS)       0.00       0.00 r
  library setup time                      -0.28      -0.28
  data required time                                 -0.28
  -----------------------------------------------------------
  data required time                                 -0.28
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.54


  Startpoint: u_fpalu_s3_eb_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_eb_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_eb_r_reg_1_/CK (DFFHQX4TS)                   0.00       0.00 r
  u_fpalu_s3_eb_r_reg_1_/Q (DFFHQX4TS)                    0.27       0.27 f
  u_fpalu_s4_eb_r_reg_1_/D (DFFHQX4TS)                    0.00       0.27 f
  data arrival time                                                  0.27

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_eb_r_reg_1_/CK (DFFHQX4TS)                   0.00       0.00 r
  library setup time                                     -0.23      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: u_fpalu_s3_eb_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_eb_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_eb_r_reg_4_/CK (DFFHQX4TS)                   0.00       0.00 r
  u_fpalu_s3_eb_r_reg_4_/Q (DFFHQX4TS)                    0.27       0.27 f
  u_fpalu_s4_eb_r_reg_4_/D (DFFHQX4TS)                    0.00       0.27 f
  data arrival time                                                  0.27

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_eb_r_reg_4_/CK (DFFHQX4TS)                   0.00       0.00 r
  library setup time                                     -0.23      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: u_fpalu_s4_sa_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_sa_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_fpalu_s4_sa_r_reg/CK (DFFHQX4TS)       0.00       0.00 r
  u_fpalu_s4_sa_r_reg/Q (DFFHQX4TS)        0.27       0.27 f
  u_fpalu_s5_sa_r_reg/D (DFFHQX4TS)        0.00       0.27 f
  data arrival time                                   0.27

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_fpalu_s5_sa_r_reg/CK (DFFHQX4TS)       0.00       0.00 r
  library setup time                      -0.23      -0.23
  data required time                                 -0.23
  -----------------------------------------------------------
  data required time                                 -0.23
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.50


  Startpoint: u_fpalu_s4_eb_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_eb_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_eb_r_reg_1_/CK (DFFHQX4TS)                   0.00       0.00 r
  u_fpalu_s4_eb_r_reg_1_/Q (DFFHQX4TS)                    0.27       0.27 f
  u_fpalu_s5_eb_r_reg_1_/D (DFFHQX4TS)                    0.00       0.27 f
  data arrival time                                                  0.27

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_eb_r_reg_1_/CK (DFFHQX4TS)                   0.00       0.00 r
  library setup time                                     -0.23      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: u_fpalu_s4_eb_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_eb_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_eb_r_reg_5_/CK (DFFHQX4TS)                   0.00       0.00 r
  u_fpalu_s4_eb_r_reg_5_/Q (DFFHQX4TS)                    0.27       0.27 f
  u_fpalu_s5_eb_r_reg_5_/D (DFFHQX4TS)                    0.00       0.27 f
  data arrival time                                                  0.27

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_eb_r_reg_5_/CK (DFFHQX4TS)                   0.00       0.00 r
  library setup time                                     -0.23      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: u_fpalu_s4_ea_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_ea_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_ea_r_reg_1_/CK (DFFHQX4TS)                   0.00       0.00 r
  u_fpalu_s4_ea_r_reg_1_/Q (DFFHQX4TS)                    0.27       0.27 f
  u_fpalu_s5_ea_r_reg_1_/D (DFFHQX4TS)                    0.00       0.27 f
  data arrival time                                                  0.27

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_ea_r_reg_1_/CK (DFFHQX4TS)                   0.00       0.00 r
  library setup time                                     -0.23      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: u_fpalu_s4_ea_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_ea_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_ea_r_reg_4_/CK (DFFHQX4TS)                   0.00       0.00 r
  u_fpalu_s4_ea_r_reg_4_/Q (DFFHQX4TS)                    0.27       0.27 f
  u_fpalu_s5_ea_r_reg_4_/D (DFFHQX4TS)                    0.00       0.27 f
  data arrival time                                                  0.27

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_ea_r_reg_4_/CK (DFFHQX4TS)                   0.00       0.00 r
  library setup time                                     -0.23      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: u_fpalu_s4_eb_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_eb_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_eb_r_reg_2_/CK (DFFHQX4TS)                   0.00       0.00 r
  u_fpalu_s4_eb_r_reg_2_/Q (DFFHQX4TS)                    0.27       0.27 f
  u_fpalu_s5_eb_r_reg_2_/D (DFFHQX4TS)                    0.00       0.27 f
  data arrival time                                                  0.27

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_eb_r_reg_2_/CK (DFFHQX4TS)                   0.00       0.00 r
  library setup time                                     -0.23      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: u_fpalu_s4_eb_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_eb_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_eb_r_reg_0_/CK (DFFHQX4TS)                   0.00       0.00 r
  u_fpalu_s4_eb_r_reg_0_/Q (DFFHQX4TS)                    0.27       0.27 f
  u_fpalu_s5_eb_r_reg_0_/D (DFFHQX4TS)                    0.00       0.27 f
  data arrival time                                                  0.27

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_eb_r_reg_0_/CK (DFFHQX4TS)                   0.00       0.00 r
  library setup time                                     -0.23      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: u_fpalu_s4_ea_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_ea_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_ea_r_reg_0_/CK (DFFHQX4TS)                   0.00       0.00 r
  u_fpalu_s4_ea_r_reg_0_/Q (DFFHQX4TS)                    0.27       0.27 f
  u_fpalu_s5_ea_r_reg_0_/D (DFFHQX4TS)                    0.00       0.27 f
  data arrival time                                                  0.27

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_ea_r_reg_0_/CK (DFFHQX4TS)                   0.00       0.00 r
  library setup time                                     -0.23      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: u_fpalu_s4_ea_gte_eb_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_ea_gte_eb_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_ea_gte_eb_r_reg/CK (DFFHQX4TS)               0.00       0.00 r
  u_fpalu_s4_ea_gte_eb_r_reg/Q (DFFHQX4TS)                0.27       0.27 f
  u_fpalu_s5_ea_gte_eb_r_reg/D (DFFHQX4TS)                0.00       0.27 f
  data arrival time                                                  0.27

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_ea_gte_eb_r_reg/CK (DFFHQX4TS)               0.00       0.00 r
  library setup time                                     -0.23      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: u_fpalu_s4_eb_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_eb_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_eb_r_reg_4_/CK (DFFHQX4TS)                   0.00       0.00 r
  u_fpalu_s4_eb_r_reg_4_/Q (DFFHQX4TS)                    0.27       0.27 f
  u_fpalu_s5_eb_r_reg_4_/D (DFFHQX4TS)                    0.00       0.27 f
  data arrival time                                                  0.27

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_eb_r_reg_4_/CK (DFFHQX4TS)                   0.00       0.00 r
  library setup time                                     -0.23      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: cin[0] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  cin[0] (in)                              0.02       0.07 f
  u_cmem/D[0] (SP_CMEM)                    0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_cmem/CLK (SP_CMEM)                     0.00       0.00 r
  library setup time                      -0.34      -0.34
  data required time                                 -0.34
  -----------------------------------------------------------
  data required time                                 -0.34
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.41


  Startpoint: cin[10] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  cin[10] (in)                             0.02       0.07 f
  u_cmem/D[10] (SP_CMEM)                   0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_cmem/CLK (SP_CMEM)                     0.00       0.00 r
  library setup time                      -0.34      -0.34
  data required time                                 -0.34
  -----------------------------------------------------------
  data required time                                 -0.34
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.41


  Startpoint: cin[11] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  cin[11] (in)                             0.02       0.07 f
  u_cmem/D[11] (SP_CMEM)                   0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_cmem/CLK (SP_CMEM)                     0.00       0.00 r
  library setup time                      -0.34      -0.34
  data required time                                 -0.34
  -----------------------------------------------------------
  data required time                                 -0.34
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.41


  Startpoint: cin[12] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  cin[12] (in)                             0.02       0.07 f
  u_cmem/D[12] (SP_CMEM)                   0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_cmem/CLK (SP_CMEM)                     0.00       0.00 r
  library setup time                      -0.34      -0.34
  data required time                                 -0.34
  -----------------------------------------------------------
  data required time                                 -0.34
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.41


  Startpoint: cin[13] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  cin[13] (in)                             0.02       0.07 f
  u_cmem/D[13] (SP_CMEM)                   0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_cmem/CLK (SP_CMEM)                     0.00       0.00 r
  library setup time                      -0.34      -0.34
  data required time                                 -0.34
  -----------------------------------------------------------
  data required time                                 -0.34
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.41


  Startpoint: cin[14] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  cin[14] (in)                             0.02       0.07 f
  u_cmem/D[14] (SP_CMEM)                   0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_cmem/CLK (SP_CMEM)                     0.00       0.00 r
  library setup time                      -0.34      -0.34
  data required time                                 -0.34
  -----------------------------------------------------------
  data required time                                 -0.34
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.41


  Startpoint: cin[15] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  cin[15] (in)                             0.02       0.07 f
  u_cmem/D[15] (SP_CMEM)                   0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_cmem/CLK (SP_CMEM)                     0.00       0.00 r
  library setup time                      -0.34      -0.34
  data required time                                 -0.34
  -----------------------------------------------------------
  data required time                                 -0.34
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.41


  Startpoint: cin[1] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  cin[1] (in)                              0.02       0.07 f
  u_cmem/D[1] (SP_CMEM)                    0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_cmem/CLK (SP_CMEM)                     0.00       0.00 r
  library setup time                      -0.34      -0.34
  data required time                                 -0.34
  -----------------------------------------------------------
  data required time                                 -0.34
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.41


  Startpoint: cin[2] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  cin[2] (in)                              0.02       0.07 f
  u_cmem/D[2] (SP_CMEM)                    0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_cmem/CLK (SP_CMEM)                     0.00       0.00 r
  library setup time                      -0.34      -0.34
  data required time                                 -0.34
  -----------------------------------------------------------
  data required time                                 -0.34
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.41


  Startpoint: cin[3] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  cin[3] (in)                              0.02       0.07 f
  u_cmem/D[3] (SP_CMEM)                    0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_cmem/CLK (SP_CMEM)                     0.00       0.00 r
  library setup time                      -0.34      -0.34
  data required time                                 -0.34
  -----------------------------------------------------------
  data required time                                 -0.34
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.41


  Startpoint: cin[4] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  cin[4] (in)                              0.02       0.07 f
  u_cmem/D[4] (SP_CMEM)                    0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_cmem/CLK (SP_CMEM)                     0.00       0.00 r
  library setup time                      -0.34      -0.34
  data required time                                 -0.34
  -----------------------------------------------------------
  data required time                                 -0.34
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.41


  Startpoint: cin[5] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  cin[5] (in)                              0.02       0.07 f
  u_cmem/D[5] (SP_CMEM)                    0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_cmem/CLK (SP_CMEM)                     0.00       0.00 r
  library setup time                      -0.34      -0.34
  data required time                                 -0.34
  -----------------------------------------------------------
  data required time                                 -0.34
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.41


  Startpoint: cin[6] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  cin[6] (in)                              0.02       0.07 f
  u_cmem/D[6] (SP_CMEM)                    0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_cmem/CLK (SP_CMEM)                     0.00       0.00 r
  library setup time                      -0.34      -0.34
  data required time                                 -0.34
  -----------------------------------------------------------
  data required time                                 -0.34
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.41


  Startpoint: cin[7] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  cin[7] (in)                              0.02       0.07 f
  u_cmem/D[7] (SP_CMEM)                    0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_cmem/CLK (SP_CMEM)                     0.00       0.00 r
  library setup time                      -0.34      -0.34
  data required time                                 -0.34
  -----------------------------------------------------------
  data required time                                 -0.34
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.41


  Startpoint: cin[8] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  cin[8] (in)                              0.02       0.07 f
  u_cmem/D[8] (SP_CMEM)                    0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_cmem/CLK (SP_CMEM)                     0.00       0.00 r
  library setup time                      -0.34      -0.34
  data required time                                 -0.34
  -----------------------------------------------------------
  data required time                                 -0.34
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.41


  Startpoint: cin[9] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  cin[9] (in)                              0.02       0.07 f
  u_cmem/D[9] (SP_CMEM)                    0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_cmem/CLK (SP_CMEM)                     0.00       0.00 r
  library setup time                      -0.34      -0.34
  data required time                                 -0.34
  -----------------------------------------------------------
  data required time                                 -0.34
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.41


1
