// Seed: 395012630
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = 1'b0;
  assign id_3 = id_1 - 1;
endmodule
module module_1 (
    input tri id_0,
    output supply1 id_1,
    input supply0 id_2,
    input tri id_3,
    output supply0 id_4
);
  genvar id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2;
  assign id_1 = id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_15;
  xor primCall (id_4, id_12, id_15, id_13, id_9, id_1, id_10, id_8, id_14, id_6);
  module_0 modCall_1 (
      id_8,
      id_12,
      id_4
  );
  assign modCall_1.id_3 = 0;
  assign id_6[1'b0] = 1;
endmodule
