In archive libRBELib.a:

SetServo.o:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000014  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000048  2**0
                  ALLOC
  3 .text.initAltCom 00000038  00000000  00000000  00000048  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  4 .text.setCharDebug 00000010  00000000  00000000  00000080  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  5 .text.coPrintf 0000001a  00000000  00000000  00000090  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  6 .text.setServo 00000084  00000000  00000000  000000aa  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE

Disassembly of section .text.initAltCom:

00000000 <initAltCom>:
   0:	9b 01       	movw	r18, r22
   2:	ac 01       	movw	r20, r24
   4:	84 e0       	ldi	r24, 0x04	; 4
   6:	22 0f       	add	r18, r18
   8:	33 1f       	adc	r19, r19
   a:	44 1f       	adc	r20, r20
   c:	55 1f       	adc	r21, r21
   e:	8a 95       	dec	r24
  10:	01 f4       	brne	.+0      	; 0x12 <initAltCom+0x12>
  12:	60 e0       	ldi	r22, 0x00	; 0
  14:	70 e4       	ldi	r23, 0x40	; 64
  16:	89 e1       	ldi	r24, 0x19	; 25
  18:	91 e0       	ldi	r25, 0x01	; 1
  1a:	0e 94 00 00 	call	0	; 0x0 <initAltCom>
  1e:	21 50       	subi	r18, 0x01	; 1
  20:	30 40       	sbci	r19, 0x00	; 0
  22:	30 93 c5 00 	sts	0x00C5, r19
  26:	20 93 c4 00 	sts	0x00C4, r18
  2a:	88 e1       	ldi	r24, 0x18	; 24
  2c:	80 93 c1 00 	sts	0x00C1, r24
  30:	86 e0       	ldi	r24, 0x06	; 6
  32:	80 93 c2 00 	sts	0x00C2, r24
  36:	08 95       	ret

Disassembly of section .text.setCharDebug:

00000000 <setCharDebug>:
   0:	98 2f       	mov	r25, r24
   2:	80 91 c0 00 	lds	r24, 0x00C0
   6:	85 ff       	sbrs	r24, 5
   8:	00 c0       	rjmp	.+0      	; 0xa <setCharDebug+0xa>
   a:	90 93 c6 00 	sts	0x00C6, r25
   e:	08 95       	ret

Disassembly of section .text.coPrintf:

00000000 <coPrintf>:
   0:	fc 01       	movw	r30, r24
   2:	00 c0       	rjmp	.+0      	; 0x4 <coPrintf+0x4>
   4:	80 91 c0 00 	lds	r24, 0x00C0
   8:	85 ff       	sbrs	r24, 5
   a:	00 c0       	rjmp	.+0      	; 0xc <coPrintf+0xc>
   c:	90 93 c6 00 	sts	0x00C6, r25
  10:	31 96       	adiw	r30, 0x01	; 1
  12:	90 81       	ld	r25, Z
  14:	99 23       	and	r25, r25
  16:	01 f4       	brne	.+0      	; 0x18 <coPrintf+0x18>
  18:	08 95       	ret

Disassembly of section .text.setServo:

00000000 <setServo>:
   0:	0f 93       	push	r16
   2:	1f 93       	push	r17
   4:	df 93       	push	r29
   6:	cf 93       	push	r28
   8:	cd b7       	in	r28, 0x3d	; 61
   a:	de b7       	in	r29, 0x3e	; 62
   c:	64 97       	sbiw	r28, 0x14	; 20
   e:	0f b6       	in	r0, 0x3f	; 63
  10:	f8 94       	cli
  12:	de bf       	out	0x3e, r29	; 62
  14:	0f be       	out	0x3f, r0	; 63
  16:	cd bf       	out	0x3d, r28	; 61
  18:	2d b7       	in	r18, 0x3d	; 61
  1a:	3e b7       	in	r19, 0x3e	; 62
  1c:	28 50       	subi	r18, 0x08	; 8
  1e:	30 40       	sbci	r19, 0x00	; 0
  20:	0f b6       	in	r0, 0x3f	; 63
  22:	f8 94       	cli
  24:	3e bf       	out	0x3e, r19	; 62
  26:	0f be       	out	0x3f, r0	; 63
  28:	2d bf       	out	0x3d, r18	; 61
  2a:	ed b7       	in	r30, 0x3d	; 61
  2c:	fe b7       	in	r31, 0x3e	; 62
  2e:	31 96       	adiw	r30, 0x01	; 1
  30:	8e 01       	movw	r16, r28
  32:	0f 5f       	subi	r16, 0xFF	; 255
  34:	1f 4f       	sbci	r17, 0xFF	; 255
  36:	ad b7       	in	r26, 0x3d	; 61
  38:	be b7       	in	r27, 0x3e	; 62
  3a:	12 96       	adiw	r26, 0x02	; 2
  3c:	1c 93       	st	X, r17
  3e:	0e 93       	st	-X, r16
  40:	11 97       	sbiw	r26, 0x01	; 1
  42:	20 e0       	ldi	r18, 0x00	; 0
  44:	30 e0       	ldi	r19, 0x00	; 0
  46:	33 83       	std	Z+3, r19	; 0x03
  48:	22 83       	std	Z+2, r18	; 0x02
  4a:	95 83       	std	Z+5, r25	; 0x05
  4c:	84 83       	std	Z+4, r24	; 0x04
  4e:	77 83       	std	Z+7, r23	; 0x07
  50:	66 83       	std	Z+6, r22	; 0x06
  52:	0e 94 00 00 	call	0	; 0x0 <setServo>
  56:	2d b7       	in	r18, 0x3d	; 61
  58:	3e b7       	in	r19, 0x3e	; 62
  5a:	28 5f       	subi	r18, 0xF8	; 248
  5c:	3f 4f       	sbci	r19, 0xFF	; 255
  5e:	0f b6       	in	r0, 0x3f	; 63
  60:	f8 94       	cli
  62:	3e bf       	out	0x3e, r19	; 62
  64:	0f be       	out	0x3f, r0	; 63
  66:	2d bf       	out	0x3d, r18	; 61
  68:	c8 01       	movw	r24, r16
  6a:	0e 94 00 00 	call	0	; 0x0 <setServo>
  6e:	64 96       	adiw	r28, 0x14	; 20
  70:	0f b6       	in	r0, 0x3f	; 63
  72:	f8 94       	cli
  74:	de bf       	out	0x3e, r29	; 62
  76:	0f be       	out	0x3f, r0	; 63
  78:	cd bf       	out	0x3d, r28	; 61
  7a:	cf 91       	pop	r28
  7c:	df 91       	pop	r29
  7e:	1f 91       	pop	r17
  80:	0f 91       	pop	r16
  82:	08 95       	ret

ADC.o:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text.initADC 00000036  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  4 .text.clearADC 00000014  00000000  00000000  0000006a  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  5 .text.getADC  0000003c  00000000  00000000  0000007e  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  6 .text.changeADC 00000012  00000000  00000000  000000ba  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE

Disassembly of section .text.initADC:

00000000 <initADC>:
   0:	f8 94       	cli
   2:	91 b1       	in	r25, 0x01	; 1
   4:	21 e0       	ldi	r18, 0x01	; 1
   6:	30 e0       	ldi	r19, 0x00	; 0
   8:	08 2e       	mov	r0, r24
   a:	00 c0       	rjmp	.+0      	; 0xc <initADC+0xc>
   c:	22 0f       	add	r18, r18
   e:	33 1f       	adc	r19, r19
  10:	0a 94       	dec	r0
  12:	02 f4       	brpl	.+0      	; 0x14 <initADC+0x14>
  14:	20 95       	com	r18
  16:	29 23       	and	r18, r25
  18:	21 b9       	out	0x01, r18	; 1
  1a:	ea e7       	ldi	r30, 0x7A	; 122
  1c:	f0 e0       	ldi	r31, 0x00	; 0
  1e:	90 81       	ld	r25, Z
  20:	97 68       	ori	r25, 0x87	; 135
  22:	90 83       	st	Z, r25
  24:	80 64       	ori	r24, 0x40	; 64
  26:	80 93 7c 00 	sts	0x007C, r24
  2a:	ee e7       	ldi	r30, 0x7E	; 126
  2c:	f0 e0       	ldi	r31, 0x00	; 0
  2e:	80 81       	ld	r24, Z
  30:	80 83       	st	Z, r24
  32:	78 94       	sei
  34:	08 95       	ret

Disassembly of section .text.clearADC:

00000000 <clearADC>:
   0:	ea e7       	ldi	r30, 0x7A	; 122
   2:	f0 e0       	ldi	r31, 0x00	; 0
   4:	80 81       	ld	r24, Z
   6:	8f 77       	andi	r24, 0x7F	; 127
   8:	80 83       	st	Z, r24
   a:	10 92 79 00 	sts	0x0079, r1
   e:	10 92 78 00 	sts	0x0078, r1
  12:	08 95       	ret

Disassembly of section .text.getADC:

00000000 <getADC>:
   0:	90 91 7a 00 	lds	r25, 0x007A
   4:	9f 7d       	andi	r25, 0xDF	; 223
   6:	90 93 7a 00 	sts	0x007A, r25
   a:	90 91 7c 00 	lds	r25, 0x007C
   e:	90 7e       	andi	r25, 0xE0	; 224
  10:	90 93 7c 00 	sts	0x007C, r25
  14:	90 91 7c 00 	lds	r25, 0x007C
  18:	98 2b       	or	r25, r24
  1a:	90 93 7c 00 	sts	0x007C, r25
  1e:	80 91 7a 00 	lds	r24, 0x007A
  22:	80 64       	ori	r24, 0x40	; 64
  24:	80 93 7a 00 	sts	0x007A, r24
  28:	80 91 7a 00 	lds	r24, 0x007A
  2c:	86 fd       	sbrc	r24, 6
  2e:	00 c0       	rjmp	.+0      	; 0x30 <getADC+0x30>
  30:	20 91 78 00 	lds	r18, 0x0078
  34:	30 91 79 00 	lds	r19, 0x0079
  38:	c9 01       	movw	r24, r18
  3a:	08 95       	ret

Disassembly of section .text.changeADC:

00000000 <changeADC>:
   0:	ec e7       	ldi	r30, 0x7C	; 124
   2:	f0 e0       	ldi	r31, 0x00	; 0
   4:	90 81       	ld	r25, Z
   6:	90 7e       	andi	r25, 0xE0	; 224
   8:	90 83       	st	Z, r25
   a:	90 81       	ld	r25, Z
   c:	98 2b       	or	r25, r24
   e:	90 83       	st	Z, r25
  10:	08 95       	ret

DAC.o:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text.setDAC  000000a0  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE

Disassembly of section .text.setDAC:

00000000 <setDAC>:
   0:	ef 92       	push	r14
   2:	ff 92       	push	r15
   4:	0f 93       	push	r16
   6:	1f 93       	push	r17
   8:	48 2f       	mov	r20, r24
   a:	80 91 2a 00 	lds	r24, 0x002A
   e:	80 61       	ori	r24, 0x10	; 16
  10:	80 93 2a 00 	sts	0x002A, r24
  14:	80 91 2b 00 	lds	r24, 0x002B
  18:	80 61       	ori	r24, 0x10	; 16
  1a:	80 93 2b 00 	sts	0x002B, r24
  1e:	cb 01       	movw	r24, r22
  20:	20 e1       	ldi	r18, 0x10	; 16
  22:	60 30       	cpi	r22, 0x00	; 0
  24:	72 07       	cpc	r23, r18
  26:	04 f0       	brlt	.+0      	; 0x28 <setDAC+0x28>
  28:	8f ef       	ldi	r24, 0xFF	; 255
  2a:	9f e0       	ldi	r25, 0x0F	; 15
  2c:	7c 01       	movw	r14, r24
  2e:	00 27       	eor	r16, r16
  30:	f7 fc       	sbrc	r15, 7
  32:	00 95       	com	r16
  34:	10 2f       	mov	r17, r16
  36:	80 91 2b 00 	lds	r24, 0x002B
  3a:	8f 7e       	andi	r24, 0xEF	; 239
  3c:	80 93 2b 00 	sts	0x002B, r24
  40:	84 2f       	mov	r24, r20
  42:	80 63       	ori	r24, 0x30	; 48
  44:	0e 94 00 00 	call	0	; 0x0 <setDAC>
  48:	d8 01       	movw	r26, r16
  4a:	c7 01       	movw	r24, r14
  4c:	24 e0       	ldi	r18, 0x04	; 4
  4e:	b6 95       	lsr	r27
  50:	a7 95       	ror	r26
  52:	97 95       	ror	r25
  54:	87 95       	ror	r24
  56:	2a 95       	dec	r18
  58:	01 f4       	brne	.+0      	; 0x5a <setDAC+0x5a>
  5a:	0e 94 00 00 	call	0	; 0x0 <setDAC>
  5e:	8f e0       	ldi	r24, 0x0F	; 15
  60:	90 e0       	ldi	r25, 0x00	; 0
  62:	a0 e0       	ldi	r26, 0x00	; 0
  64:	b0 e0       	ldi	r27, 0x00	; 0
  66:	e8 22       	and	r14, r24
  68:	f9 22       	and	r15, r25
  6a:	0a 23       	and	r16, r26
  6c:	1b 23       	and	r17, r27
  6e:	8e 2d       	mov	r24, r14
  70:	82 95       	swap	r24
  72:	80 7f       	andi	r24, 0xF0	; 240
  74:	0e 94 00 00 	call	0	; 0x0 <setDAC>
  78:	80 91 2b 00 	lds	r24, 0x002B
  7c:	80 61       	ori	r24, 0x10	; 16
  7e:	80 93 2b 00 	sts	0x002B, r24
  82:	80 91 2b 00 	lds	r24, 0x002B
  86:	8f 7e       	andi	r24, 0xEF	; 239
  88:	80 93 2b 00 	sts	0x002B, r24
  8c:	80 91 2b 00 	lds	r24, 0x002B
  90:	80 61       	ori	r24, 0x10	; 16
  92:	80 93 2b 00 	sts	0x002B, r24
  96:	1f 91       	pop	r17
  98:	0f 91       	pop	r16
  9a:	ff 90       	pop	r15
  9c:	ef 90       	pop	r14
  9e:	08 95       	ret

Debug.o:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text.initRBELib 0000001a  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  4 .text.printfRBE 0000000a  00000000  00000000  0000004e  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  5 .data.RBEOut  0000000e  00000000  00000000  00000058  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, DATA

Disassembly of section .text.initRBELib:

00000000 <initRBELib>:
   0:	80 e0       	ldi	r24, 0x00	; 0
   2:	90 e0       	ldi	r25, 0x00	; 0
   4:	90 93 00 00 	sts	0x0000, r25
   8:	80 93 00 00 	sts	0x0000, r24
   c:	60 e0       	ldi	r22, 0x00	; 0
   e:	72 ec       	ldi	r23, 0xC2	; 194
  10:	81 e0       	ldi	r24, 0x01	; 1
  12:	90 e0       	ldi	r25, 0x00	; 0
  14:	0e 94 00 00 	call	0	; 0x0 <initRBELib>
  18:	08 95       	ret

Disassembly of section .text.printfRBE:

00000000 <printfRBE>:
   0:	0e 94 00 00 	call	0	; 0x0 <printfRBE>
   4:	80 e0       	ldi	r24, 0x00	; 0
   6:	90 e0       	ldi	r25, 0x00	; 0
   8:	08 95       	ret

PID.o:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000001c  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000050  2**0
                  ALLOC
  3 .text.setConst 00000084  00000000  00000000  00000050  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  4 .text.calcPID 000002ea  00000000  00000000  000000d4  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE

Disassembly of section .text.setConst:

00000000 <setConst>:
   0:	cf 92       	push	r12
   2:	df 92       	push	r13
   4:	ef 92       	push	r14
   6:	ff 92       	push	r15
   8:	0f 93       	push	r16
   a:	1f 93       	push	r17
   c:	88 34       	cpi	r24, 0x48	; 72
   e:	01 f4       	brne	.+0      	; 0x10 <setConst+0x10>
  10:	40 93 00 00 	sts	0x0000, r20
  14:	50 93 00 00 	sts	0x0000, r21
  18:	60 93 00 00 	sts	0x0000, r22
  1c:	70 93 00 00 	sts	0x0000, r23
  20:	00 93 00 00 	sts	0x0000, r16
  24:	10 93 00 00 	sts	0x0000, r17
  28:	20 93 00 00 	sts	0x0000, r18
  2c:	30 93 00 00 	sts	0x0000, r19
  30:	c0 92 00 00 	sts	0x0000, r12
  34:	d0 92 00 00 	sts	0x0000, r13
  38:	e0 92 00 00 	sts	0x0000, r14
  3c:	f0 92 00 00 	sts	0x0000, r15
  40:	00 c0       	rjmp	.+0      	; 0x42 <setConst+0x42>
  42:	8c 34       	cpi	r24, 0x4C	; 76
  44:	01 f4       	brne	.+0      	; 0x46 <setConst+0x46>
  46:	40 93 00 00 	sts	0x0000, r20
  4a:	50 93 00 00 	sts	0x0000, r21
  4e:	60 93 00 00 	sts	0x0000, r22
  52:	70 93 00 00 	sts	0x0000, r23
  56:	00 93 00 00 	sts	0x0000, r16
  5a:	10 93 00 00 	sts	0x0000, r17
  5e:	20 93 00 00 	sts	0x0000, r18
  62:	30 93 00 00 	sts	0x0000, r19
  66:	c0 92 00 00 	sts	0x0000, r12
  6a:	d0 92 00 00 	sts	0x0000, r13
  6e:	e0 92 00 00 	sts	0x0000, r14
  72:	f0 92 00 00 	sts	0x0000, r15
  76:	1f 91       	pop	r17
  78:	0f 91       	pop	r16
  7a:	ff 90       	pop	r15
  7c:	ef 90       	pop	r14
  7e:	df 90       	pop	r13
  80:	cf 90       	pop	r12
  82:	08 95       	ret

Disassembly of section .text.calcPID:

00000000 <calcPID>:
   0:	6f 92       	push	r6
   2:	7f 92       	push	r7
   4:	8f 92       	push	r8
   6:	9f 92       	push	r9
   8:	af 92       	push	r10
   a:	bf 92       	push	r11
   c:	cf 92       	push	r12
   e:	df 92       	push	r13
  10:	ef 92       	push	r14
  12:	ff 92       	push	r15
  14:	0f 93       	push	r16
  16:	1f 93       	push	r17
  18:	7b 01       	movw	r14, r22
  1a:	e4 1a       	sub	r14, r20
  1c:	f5 0a       	sbc	r15, r21
  1e:	88 34       	cpi	r24, 0x48	; 72
  20:	01 f0       	breq	.+0      	; 0x22 <calcPID+0x22>
  22:	00 c0       	rjmp	.+0      	; 0x24 <calcPID+0x24>
  24:	e0 e0       	ldi	r30, 0x00	; 0
  26:	f0 e0       	ldi	r31, 0x00	; 0
  28:	00 e0       	ldi	r16, 0x00	; 0
  2a:	10 e0       	ldi	r17, 0x00	; 0
  2c:	82 81       	ldd	r24, Z+2	; 0x02
  2e:	93 81       	ldd	r25, Z+3	; 0x03
  30:	08 0f       	add	r16, r24
  32:	19 1f       	adc	r17, r25
  34:	91 83       	std	Z+1, r25	; 0x01
  36:	80 83       	st	Z, r24
  38:	32 97       	sbiw	r30, 0x02	; 2
  3a:	20 e0       	ldi	r18, 0x00	; 0
  3c:	e0 30       	cpi	r30, 0x00	; 0
  3e:	f2 07       	cpc	r31, r18
  40:	01 f4       	brne	.+0      	; 0x42 <calcPID+0x42>
  42:	f3 82       	std	Z+3, r15	; 0x03
  44:	e2 82       	std	Z+2, r14	; 0x02
  46:	b7 01       	movw	r22, r14
  48:	88 27       	eor	r24, r24
  4a:	77 fd       	sbrc	r23, 7
  4c:	80 95       	com	r24
  4e:	98 2f       	mov	r25, r24
  50:	0e 94 00 00 	call	0	; 0x0 <calcPID>
  54:	20 91 00 00 	lds	r18, 0x0000
  58:	30 91 00 00 	lds	r19, 0x0000
  5c:	40 91 00 00 	lds	r20, 0x0000
  60:	50 91 00 00 	lds	r21, 0x0000
  64:	0e 94 00 00 	call	0	; 0x0 <calcPID>
  68:	0e 94 00 00 	call	0	; 0x0 <calcPID>
  6c:	3b 01       	movw	r6, r22
  6e:	4c 01       	movw	r8, r24
  70:	0e 0d       	add	r16, r14
  72:	1f 1d       	adc	r17, r15
  74:	b8 01       	movw	r22, r16
  76:	88 27       	eor	r24, r24
  78:	77 fd       	sbrc	r23, 7
  7a:	80 95       	com	r24
  7c:	98 2f       	mov	r25, r24
  7e:	0e 94 00 00 	call	0	; 0x0 <calcPID>
  82:	20 91 00 00 	lds	r18, 0x0000
  86:	30 91 00 00 	lds	r19, 0x0000
  8a:	40 91 00 00 	lds	r20, 0x0000
  8e:	50 91 00 00 	lds	r21, 0x0000
  92:	0e 94 00 00 	call	0	; 0x0 <calcPID>
  96:	20 e0       	ldi	r18, 0x00	; 0
  98:	30 e0       	ldi	r19, 0x00	; 0
  9a:	48 ec       	ldi	r20, 0xC8	; 200
  9c:	52 e4       	ldi	r21, 0x42	; 66
  9e:	0e 94 00 00 	call	0	; 0x0 <calcPID>
  a2:	0e 94 00 00 	call	0	; 0x0 <calcPID>
  a6:	5b 01       	movw	r10, r22
  a8:	6c 01       	movw	r12, r24
  aa:	80 91 00 00 	lds	r24, 0x0000
  ae:	90 91 00 00 	lds	r25, 0x0000
  b2:	e8 1a       	sub	r14, r24
  b4:	f9 0a       	sbc	r15, r25
  b6:	b7 01       	movw	r22, r14
  b8:	88 27       	eor	r24, r24
  ba:	77 fd       	sbrc	r23, 7
  bc:	80 95       	com	r24
  be:	98 2f       	mov	r25, r24
  c0:	0e 94 00 00 	call	0	; 0x0 <calcPID>
  c4:	20 91 00 00 	lds	r18, 0x0000
  c8:	30 91 00 00 	lds	r19, 0x0000
  cc:	40 91 00 00 	lds	r20, 0x0000
  d0:	50 91 00 00 	lds	r21, 0x0000
  d4:	00 c0       	rjmp	.+0      	; 0xd6 <calcPID+0xd6>
  d6:	8c 34       	cpi	r24, 0x4C	; 76
  d8:	01 f0       	breq	.+0      	; 0xda <calcPID+0xda>
  da:	66 24       	eor	r6, r6
  dc:	77 24       	eor	r7, r7
  de:	43 01       	movw	r8, r6
  e0:	aa 24       	eor	r10, r10
  e2:	bb 24       	eor	r11, r11
  e4:	65 01       	movw	r12, r10
  e6:	20 e0       	ldi	r18, 0x00	; 0
  e8:	30 e0       	ldi	r19, 0x00	; 0
  ea:	40 e0       	ldi	r20, 0x00	; 0
  ec:	50 e0       	ldi	r21, 0x00	; 0
  ee:	00 c0       	rjmp	.+0      	; 0xf0 <calcPID+0xf0>
  f0:	e0 e0       	ldi	r30, 0x00	; 0
  f2:	f0 e0       	ldi	r31, 0x00	; 0
  f4:	00 e0       	ldi	r16, 0x00	; 0
  f6:	10 e0       	ldi	r17, 0x00	; 0
  f8:	80 81       	ld	r24, Z
  fa:	91 81       	ldd	r25, Z+1	; 0x01
  fc:	08 0f       	add	r16, r24
  fe:	19 1f       	adc	r17, r25
 100:	93 83       	std	Z+3, r25	; 0x03
 102:	82 83       	std	Z+2, r24	; 0x02
 104:	32 96       	adiw	r30, 0x02	; 2
 106:	80 e0       	ldi	r24, 0x00	; 0
 108:	e0 30       	cpi	r30, 0x00	; 0
 10a:	f8 07       	cpc	r31, r24
 10c:	01 f4       	brne	.+0      	; 0x10e <calcPID+0x10e>
 10e:	f0 92 00 00 	sts	0x0000, r15
 112:	e0 92 00 00 	sts	0x0000, r14
 116:	b7 01       	movw	r22, r14
 118:	88 27       	eor	r24, r24
 11a:	77 fd       	sbrc	r23, 7
 11c:	80 95       	com	r24
 11e:	98 2f       	mov	r25, r24
 120:	0e 94 00 00 	call	0	; 0x0 <calcPID>
 124:	20 91 00 00 	lds	r18, 0x0000
 128:	30 91 00 00 	lds	r19, 0x0000
 12c:	40 91 00 00 	lds	r20, 0x0000
 130:	50 91 00 00 	lds	r21, 0x0000
 134:	0e 94 00 00 	call	0	; 0x0 <calcPID>
 138:	0e 94 00 00 	call	0	; 0x0 <calcPID>
 13c:	3b 01       	movw	r6, r22
 13e:	4c 01       	movw	r8, r24
 140:	0e 0d       	add	r16, r14
 142:	1f 1d       	adc	r17, r15
 144:	b8 01       	movw	r22, r16
 146:	88 27       	eor	r24, r24
 148:	77 fd       	sbrc	r23, 7
 14a:	80 95       	com	r24
 14c:	98 2f       	mov	r25, r24
 14e:	0e 94 00 00 	call	0	; 0x0 <calcPID>
 152:	20 91 00 00 	lds	r18, 0x0000
 156:	30 91 00 00 	lds	r19, 0x0000
 15a:	40 91 00 00 	lds	r20, 0x0000
 15e:	50 91 00 00 	lds	r21, 0x0000
 162:	0e 94 00 00 	call	0	; 0x0 <calcPID>
 166:	20 e0       	ldi	r18, 0x00	; 0
 168:	30 e0       	ldi	r19, 0x00	; 0
 16a:	48 ec       	ldi	r20, 0xC8	; 200
 16c:	52 e4       	ldi	r21, 0x42	; 66
 16e:	0e 94 00 00 	call	0	; 0x0 <calcPID>
 172:	0e 94 00 00 	call	0	; 0x0 <calcPID>
 176:	5b 01       	movw	r10, r22
 178:	6c 01       	movw	r12, r24
 17a:	80 91 00 00 	lds	r24, 0x0000
 17e:	90 91 00 00 	lds	r25, 0x0000
 182:	e8 1a       	sub	r14, r24
 184:	f9 0a       	sbc	r15, r25
 186:	b7 01       	movw	r22, r14
 188:	88 27       	eor	r24, r24
 18a:	77 fd       	sbrc	r23, 7
 18c:	80 95       	com	r24
 18e:	98 2f       	mov	r25, r24
 190:	0e 94 00 00 	call	0	; 0x0 <calcPID>
 194:	20 91 00 00 	lds	r18, 0x0000
 198:	30 91 00 00 	lds	r19, 0x0000
 19c:	40 91 00 00 	lds	r20, 0x0000
 1a0:	50 91 00 00 	lds	r21, 0x0000
 1a4:	0e 94 00 00 	call	0	; 0x0 <calcPID>
 1a8:	20 e0       	ldi	r18, 0x00	; 0
 1aa:	30 e0       	ldi	r19, 0x00	; 0
 1ac:	48 ec       	ldi	r20, 0xC8	; 200
 1ae:	52 e4       	ldi	r21, 0x42	; 66
 1b0:	0e 94 00 00 	call	0	; 0x0 <calcPID>
 1b4:	0e 94 00 00 	call	0	; 0x0 <calcPID>
 1b8:	9b 01       	movw	r18, r22
 1ba:	ac 01       	movw	r20, r24
 1bc:	c4 01       	movw	r24, r8
 1be:	b3 01       	movw	r22, r6
 1c0:	61 30       	cpi	r22, 0x01	; 1
 1c2:	a0 ef       	ldi	r26, 0xF0	; 240
 1c4:	7a 07       	cpc	r23, r26
 1c6:	af ef       	ldi	r26, 0xFF	; 255
 1c8:	8a 07       	cpc	r24, r26
 1ca:	af ef       	ldi	r26, 0xFF	; 255
 1cc:	9a 07       	cpc	r25, r26
 1ce:	04 f4       	brge	.+0      	; 0x1d0 <calcPID+0x1d0>
 1d0:	61 e0       	ldi	r22, 0x01	; 1
 1d2:	70 ef       	ldi	r23, 0xF0	; 240
 1d4:	8f ef       	ldi	r24, 0xFF	; 255
 1d6:	9f ef       	ldi	r25, 0xFF	; 255
 1d8:	3b 01       	movw	r6, r22
 1da:	4c 01       	movw	r8, r24
 1dc:	60 30       	cpi	r22, 0x00	; 0
 1de:	b0 e1       	ldi	r27, 0x10	; 16
 1e0:	7b 07       	cpc	r23, r27
 1e2:	b0 e0       	ldi	r27, 0x00	; 0
 1e4:	8b 07       	cpc	r24, r27
 1e6:	b0 e0       	ldi	r27, 0x00	; 0
 1e8:	9b 07       	cpc	r25, r27
 1ea:	04 f0       	brlt	.+0      	; 0x1ec <calcPID+0x1ec>
 1ec:	6f ef       	ldi	r22, 0xFF	; 255
 1ee:	66 2e       	mov	r6, r22
 1f0:	6f e0       	ldi	r22, 0x0F	; 15
 1f2:	76 2e       	mov	r7, r22
 1f4:	81 2c       	mov	r8, r1
 1f6:	91 2c       	mov	r9, r1
 1f8:	c6 01       	movw	r24, r12
 1fa:	b5 01       	movw	r22, r10
 1fc:	61 30       	cpi	r22, 0x01	; 1
 1fe:	e0 ef       	ldi	r30, 0xF0	; 240
 200:	7e 07       	cpc	r23, r30
 202:	ef ef       	ldi	r30, 0xFF	; 255
 204:	8e 07       	cpc	r24, r30
 206:	ef ef       	ldi	r30, 0xFF	; 255
 208:	9e 07       	cpc	r25, r30
 20a:	04 f4       	brge	.+0      	; 0x20c <calcPID+0x20c>
 20c:	61 e0       	ldi	r22, 0x01	; 1
 20e:	70 ef       	ldi	r23, 0xF0	; 240
 210:	8f ef       	ldi	r24, 0xFF	; 255
 212:	9f ef       	ldi	r25, 0xFF	; 255
 214:	5b 01       	movw	r10, r22
 216:	6c 01       	movw	r12, r24
 218:	80 e0       	ldi	r24, 0x00	; 0
 21a:	a8 16       	cp	r10, r24
 21c:	80 e1       	ldi	r24, 0x10	; 16
 21e:	b8 06       	cpc	r11, r24
 220:	80 e0       	ldi	r24, 0x00	; 0
 222:	c8 06       	cpc	r12, r24
 224:	80 e0       	ldi	r24, 0x00	; 0
 226:	d8 06       	cpc	r13, r24
 228:	04 f0       	brlt	.+0      	; 0x22a <calcPID+0x22a>
 22a:	9f ef       	ldi	r25, 0xFF	; 255
 22c:	a9 2e       	mov	r10, r25
 22e:	9f e0       	ldi	r25, 0x0F	; 15
 230:	b9 2e       	mov	r11, r25
 232:	c1 2c       	mov	r12, r1
 234:	d1 2c       	mov	r13, r1
 236:	ca 01       	movw	r24, r20
 238:	b9 01       	movw	r22, r18
 23a:	21 30       	cpi	r18, 0x01	; 1
 23c:	a0 ef       	ldi	r26, 0xF0	; 240
 23e:	3a 07       	cpc	r19, r26
 240:	af ef       	ldi	r26, 0xFF	; 255
 242:	4a 07       	cpc	r20, r26
 244:	af ef       	ldi	r26, 0xFF	; 255
 246:	5a 07       	cpc	r21, r26
 248:	04 f4       	brge	.+0      	; 0x24a <calcPID+0x24a>
 24a:	61 e0       	ldi	r22, 0x01	; 1
 24c:	70 ef       	ldi	r23, 0xF0	; 240
 24e:	8f ef       	ldi	r24, 0xFF	; 255
 250:	9f ef       	ldi	r25, 0xFF	; 255
 252:	7b 01       	movw	r14, r22
 254:	8c 01       	movw	r16, r24
 256:	60 30       	cpi	r22, 0x00	; 0
 258:	b0 e1       	ldi	r27, 0x10	; 16
 25a:	7b 07       	cpc	r23, r27
 25c:	b0 e0       	ldi	r27, 0x00	; 0
 25e:	8b 07       	cpc	r24, r27
 260:	b0 e0       	ldi	r27, 0x00	; 0
 262:	9b 07       	cpc	r25, r27
 264:	04 f0       	brlt	.+0      	; 0x266 <calcPID+0x266>
 266:	8f ef       	ldi	r24, 0xFF	; 255
 268:	e8 2e       	mov	r14, r24
 26a:	8f e0       	ldi	r24, 0x0F	; 15
 26c:	f8 2e       	mov	r15, r24
 26e:	01 2d       	mov	r16, r1
 270:	11 2d       	mov	r17, r1
 272:	8d b7       	in	r24, 0x3d	; 61
 274:	9e b7       	in	r25, 0x3e	; 62
 276:	0e 97       	sbiw	r24, 0x0e	; 14
 278:	0f b6       	in	r0, 0x3f	; 63
 27a:	f8 94       	cli
 27c:	9e bf       	out	0x3e, r25	; 62
 27e:	0f be       	out	0x3f, r0	; 63
 280:	8d bf       	out	0x3d, r24	; 61
 282:	ed b7       	in	r30, 0x3d	; 61
 284:	fe b7       	in	r31, 0x3e	; 62
 286:	31 96       	adiw	r30, 0x01	; 1
 288:	80 e0       	ldi	r24, 0x00	; 0
 28a:	90 e0       	ldi	r25, 0x00	; 0
 28c:	ad b7       	in	r26, 0x3d	; 61
 28e:	be b7       	in	r27, 0x3e	; 62
 290:	12 96       	adiw	r26, 0x02	; 2
 292:	9c 93       	st	X, r25
 294:	8e 93       	st	-X, r24
 296:	11 97       	sbiw	r26, 0x01	; 1
 298:	62 82       	std	Z+2, r6	; 0x02
 29a:	73 82       	std	Z+3, r7	; 0x03
 29c:	84 82       	std	Z+4, r8	; 0x04
 29e:	95 82       	std	Z+5, r9	; 0x05
 2a0:	a6 82       	std	Z+6, r10	; 0x06
 2a2:	b7 82       	std	Z+7, r11	; 0x07
 2a4:	c0 86       	std	Z+8, r12	; 0x08
 2a6:	d1 86       	std	Z+9, r13	; 0x09
 2a8:	e2 86       	std	Z+10, r14	; 0x0a
 2aa:	f3 86       	std	Z+11, r15	; 0x0b
 2ac:	04 87       	std	Z+12, r16	; 0x0c
 2ae:	15 87       	std	Z+13, r17	; 0x0d
 2b0:	0e 94 00 00 	call	0	; 0x0 <calcPID>
 2b4:	95 01       	movw	r18, r10
 2b6:	26 0d       	add	r18, r6
 2b8:	37 1d       	adc	r19, r7
 2ba:	2e 0d       	add	r18, r14
 2bc:	3f 1d       	adc	r19, r15
 2be:	8d b7       	in	r24, 0x3d	; 61
 2c0:	9e b7       	in	r25, 0x3e	; 62
 2c2:	0e 96       	adiw	r24, 0x0e	; 14
 2c4:	0f b6       	in	r0, 0x3f	; 63
 2c6:	f8 94       	cli
 2c8:	9e bf       	out	0x3e, r25	; 62
 2ca:	0f be       	out	0x3f, r0	; 63
 2cc:	8d bf       	out	0x3d, r24	; 61
 2ce:	c9 01       	movw	r24, r18
 2d0:	1f 91       	pop	r17
 2d2:	0f 91       	pop	r16
 2d4:	ff 90       	pop	r15
 2d6:	ef 90       	pop	r14
 2d8:	df 90       	pop	r13
 2da:	cf 90       	pop	r12
 2dc:	bf 90       	pop	r11
 2de:	af 90       	pop	r10
 2e0:	9f 90       	pop	r9
 2e2:	8f 90       	pop	r8
 2e4:	7f 90       	pop	r7
 2e6:	6f 90       	pop	r6
 2e8:	08 95       	ret

SPI.o:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text.initSPI 0000001c  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .text.spiTransceive 0000000c  00000000  00000000  00000050  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE

Disassembly of section .text.initSPI:

00000000 <initSPI>:
   0:	10 92 64 00 	sts	0x0064, r1
   4:	84 b1       	in	r24, 0x04	; 4
   6:	80 6b       	ori	r24, 0xB0	; 176
   8:	84 b9       	out	0x04, r24	; 4
   a:	2c 9a       	sbi	0x05, 4	; 5
   c:	26 98       	cbi	0x04, 6	; 4
   e:	8c b5       	in	r24, 0x2c	; 44
  10:	83 65       	ori	r24, 0x53	; 83
  12:	8c bd       	out	0x2c, r24	; 44
  14:	8d b5       	in	r24, 0x2d	; 45
  16:	8e 7f       	andi	r24, 0xFE	; 254
  18:	8d bd       	out	0x2d, r24	; 45
  1a:	08 95       	ret

Disassembly of section .text.spiTransceive:

00000000 <spiTransceive>:
   0:	8e bd       	out	0x2e, r24	; 46
   2:	0d b4       	in	r0, 0x2d	; 45
   4:	07 fe       	sbrs	r0, 7
   6:	00 c0       	rjmp	.+0      	; 0x8 <spiTransceive+0x8>
   8:	8e b5       	in	r24, 0x2e	; 46
   a:	08 95       	ret

USARTDebug.o:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text.debugUSARTInit 00000042  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  4 .text.putCharDebug 00000010  00000000  00000000  00000076  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  5 .text.getCharDebug 0000000e  00000000  00000000  00000086  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE

Disassembly of section .text.debugUSARTInit:

00000000 <debugUSARTInit>:
   0:	9b 01       	movw	r18, r22
   2:	ac 01       	movw	r20, r24
   4:	94 e0       	ldi	r25, 0x04	; 4
   6:	22 0f       	add	r18, r18
   8:	33 1f       	adc	r19, r19
   a:	44 1f       	adc	r20, r20
   c:	55 1f       	adc	r21, r21
   e:	9a 95       	dec	r25
  10:	01 f4       	brne	.+0      	; 0x12 <debugUSARTInit+0x12>
  12:	60 e0       	ldi	r22, 0x00	; 0
  14:	70 e4       	ldi	r23, 0x40	; 64
  16:	89 e1       	ldi	r24, 0x19	; 25
  18:	91 e0       	ldi	r25, 0x01	; 1
  1a:	0e 94 00 00 	call	0	; 0x0 <debugUSARTInit>
  1e:	21 50       	subi	r18, 0x01	; 1
  20:	30 40       	sbci	r19, 0x00	; 0
  22:	83 2f       	mov	r24, r19
  24:	99 27       	eor	r25, r25
  26:	87 fd       	sbrc	r24, 7
  28:	9a 95       	dec	r25
  2a:	8f 70       	andi	r24, 0x0F	; 15
  2c:	80 93 cd 00 	sts	0x00CD, r24
  30:	20 93 cc 00 	sts	0x00CC, r18
  34:	88 e1       	ldi	r24, 0x18	; 24
  36:	80 93 c9 00 	sts	0x00C9, r24
  3a:	86 e0       	ldi	r24, 0x06	; 6
  3c:	80 93 ca 00 	sts	0x00CA, r24
  40:	08 95       	ret

Disassembly of section .text.putCharDebug:

00000000 <putCharDebug>:
   0:	98 2f       	mov	r25, r24
   2:	80 91 c8 00 	lds	r24, 0x00C8
   6:	85 ff       	sbrs	r24, 5
   8:	00 c0       	rjmp	.+0      	; 0xa <putCharDebug+0xa>
   a:	90 93 ce 00 	sts	0x00CE, r25
   e:	08 95       	ret

Disassembly of section .text.getCharDebug:

00000000 <getCharDebug>:
   0:	80 91 c8 00 	lds	r24, 0x00C8
   4:	87 ff       	sbrs	r24, 7
   6:	00 c0       	rjmp	.+0      	; 0x8 <getCharDebug+0x8>
   8:	80 91 ce 00 	lds	r24, 0x00CE
   c:	08 95       	ret

motors.o:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text.stopMotors 00000002  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .text.gotoAngles 00000002  00000000  00000000  00000036  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  5 .text.gotoXY  00000002  00000000  00000000  00000038  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  6 .text.homePos 00000002  00000000  00000000  0000003a  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  7 .text.driveLink 0000005e  00000000  00000000  0000003c  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE

Disassembly of section .text.stopMotors:

00000000 <stopMotors>:
   0:	08 95       	ret

Disassembly of section .text.gotoAngles:

00000000 <gotoAngles>:
   0:	08 95       	ret

Disassembly of section .text.gotoXY:

00000000 <gotoXY>:
   0:	08 95       	ret

Disassembly of section .text.homePos:

00000000 <homePos>:
   0:	08 95       	ret

Disassembly of section .text.driveLink:

00000000 <driveLink>:
   0:	cf 93       	push	r28
   2:	df 93       	push	r29
   4:	eb 01       	movw	r28, r22
   6:	01 97       	sbiw	r24, 0x01	; 1
   8:	01 f4       	brne	.+0      	; 0xa <driveLink+0xa>
   a:	77 fd       	sbrc	r23, 7
   c:	00 c0       	rjmp	.+0      	; 0xe <driveLink+0xe>
   e:	80 e0       	ldi	r24, 0x00	; 0
  10:	90 e0       	ldi	r25, 0x00	; 0
  12:	60 e0       	ldi	r22, 0x00	; 0
  14:	70 e0       	ldi	r23, 0x00	; 0
  16:	0e 94 00 00 	call	0	; 0x0 <driveLink>
  1a:	be 01       	movw	r22, r28
  1c:	20 e1       	ldi	r18, 0x10	; 16
  1e:	c0 30       	cpi	r28, 0x00	; 0
  20:	d2 07       	cpc	r29, r18
  22:	04 f0       	brlt	.+0      	; 0x24 <driveLink+0x24>
  24:	6f ef       	ldi	r22, 0xFF	; 255
  26:	7f e0       	ldi	r23, 0x0F	; 15
  28:	81 e0       	ldi	r24, 0x01	; 1
  2a:	90 e0       	ldi	r25, 0x00	; 0
  2c:	00 c0       	rjmp	.+0      	; 0x2e <driveLink+0x2e>
  2e:	cb 01       	movw	r24, r22
  30:	20 ef       	ldi	r18, 0xF0	; 240
  32:	61 30       	cpi	r22, 0x01	; 1
  34:	72 07       	cpc	r23, r18
  36:	04 f4       	brge	.+0      	; 0x38 <driveLink+0x38>
  38:	81 e0       	ldi	r24, 0x01	; 1
  3a:	90 ef       	ldi	r25, 0xF0	; 240
  3c:	66 27       	eor	r22, r22
  3e:	77 27       	eor	r23, r23
  40:	68 1b       	sub	r22, r24
  42:	79 0b       	sbc	r23, r25
  44:	80 e0       	ldi	r24, 0x00	; 0
  46:	90 e0       	ldi	r25, 0x00	; 0
  48:	0e 94 00 00 	call	0	; 0x0 <driveLink>
  4c:	81 e0       	ldi	r24, 0x01	; 1
  4e:	90 e0       	ldi	r25, 0x00	; 0
  50:	60 e0       	ldi	r22, 0x00	; 0
  52:	70 e0       	ldi	r23, 0x00	; 0
  54:	0e 94 00 00 	call	0	; 0x0 <driveLink>
  58:	df 91       	pop	r29
  5a:	cf 91       	pop	r28
  5c:	08 95       	ret

ports.o:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text.setPinsVal 000000b8  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  4 .text.getPinsVal 00000064  00000000  00000000  000000ec  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  5 .text.setPinsDir 000000b8  00000000  00000000  00000150  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE

Disassembly of section .text.setPinsVal:

00000000 <setPinsVal>:
   0:	0f 93       	push	r16
   2:	1f 93       	push	r17
   4:	df 93       	push	r29
   6:	cf 93       	push	r28
   8:	cd b7       	in	r28, 0x3d	; 61
   a:	de b7       	in	r29, 0x3e	; 62
   c:	a8 85       	ldd	r26, Y+8	; 0x08
   e:	b9 85       	ldd	r27, Y+9	; 0x09
  10:	ce 01       	movw	r24, r28
  12:	0b 96       	adiw	r24, 0x0b	; 11
  14:	fc 01       	movw	r30, r24
  16:	20 e0       	ldi	r18, 0x00	; 0
  18:	40 e0       	ldi	r20, 0x00	; 0
  1a:	50 e0       	ldi	r21, 0x00	; 0
  1c:	8a 85       	ldd	r24, Y+10	; 0x0a
  1e:	68 2f       	mov	r22, r24
  20:	70 e0       	ldi	r23, 0x00	; 0
  22:	01 e0       	ldi	r16, 0x01	; 1
  24:	10 e0       	ldi	r17, 0x00	; 0
  26:	00 c0       	rjmp	.+0      	; 0x28 <setPinsVal+0x28>
  28:	c8 01       	movw	r24, r16
  2a:	00 80       	ld	r0, Z
  2c:	00 c0       	rjmp	.+0      	; 0x2e <setPinsVal+0x2e>
  2e:	88 0f       	add	r24, r24
  30:	99 1f       	adc	r25, r25
  32:	0a 94       	dec	r0
  34:	02 f4       	brpl	.+0      	; 0x36 <setPinsVal+0x36>
  36:	28 2b       	or	r18, r24
  38:	4f 5f       	subi	r20, 0xFF	; 255
  3a:	5f 4f       	sbci	r21, 0xFF	; 255
  3c:	32 96       	adiw	r30, 0x02	; 2
  3e:	46 17       	cp	r20, r22
  40:	57 07       	cpc	r21, r23
  42:	04 f0       	brlt	.+0      	; 0x44 <setPinsVal+0x44>
  44:	8f 81       	ldd	r24, Y+7	; 0x07
  46:	82 34       	cpi	r24, 0x42	; 66
  48:	01 f0       	breq	.+0      	; 0x4a <setPinsVal+0x4a>
  4a:	83 34       	cpi	r24, 0x43	; 67
  4c:	00 f4       	brcc	.+0      	; 0x4e <setPinsVal+0x4e>
  4e:	81 34       	cpi	r24, 0x41	; 65
  50:	01 f4       	brne	.+0      	; 0x52 <setPinsVal+0x52>
  52:	00 c0       	rjmp	.+0      	; 0x54 <setPinsVal+0x54>
  54:	8f 81       	ldd	r24, Y+7	; 0x07
  56:	83 34       	cpi	r24, 0x43	; 67
  58:	01 f0       	breq	.+0      	; 0x5a <setPinsVal+0x5a>
  5a:	84 34       	cpi	r24, 0x44	; 68
  5c:	01 f4       	brne	.+0      	; 0x5e <setPinsVal+0x5e>
  5e:	00 c0       	rjmp	.+0      	; 0x60 <setPinsVal+0x60>
  60:	ab 2b       	or	r26, r27
  62:	01 f0       	breq	.+0      	; 0x64 <setPinsVal+0x64>
  64:	82 b1       	in	r24, 0x02	; 2
  66:	28 2b       	or	r18, r24
  68:	00 c0       	rjmp	.+0      	; 0x6a <setPinsVal+0x6a>
  6a:	82 b1       	in	r24, 0x02	; 2
  6c:	20 95       	com	r18
  6e:	28 23       	and	r18, r24
  70:	22 b9       	out	0x02, r18	; 2
  72:	00 c0       	rjmp	.+0      	; 0x74 <setPinsVal+0x74>
  74:	ab 2b       	or	r26, r27
  76:	01 f0       	breq	.+0      	; 0x78 <setPinsVal+0x78>
  78:	85 b1       	in	r24, 0x05	; 5
  7a:	28 2b       	or	r18, r24
  7c:	00 c0       	rjmp	.+0      	; 0x7e <setPinsVal+0x7e>
  7e:	85 b1       	in	r24, 0x05	; 5
  80:	20 95       	com	r18
  82:	28 23       	and	r18, r24
  84:	25 b9       	out	0x05, r18	; 5
  86:	00 c0       	rjmp	.+0      	; 0x88 <setPinsVal+0x88>
  88:	ab 2b       	or	r26, r27
  8a:	01 f0       	breq	.+0      	; 0x8c <setPinsVal+0x8c>
  8c:	88 b1       	in	r24, 0x08	; 8
  8e:	28 2b       	or	r18, r24
  90:	00 c0       	rjmp	.+0      	; 0x92 <setPinsVal+0x92>
  92:	88 b1       	in	r24, 0x08	; 8
  94:	20 95       	com	r18
  96:	28 23       	and	r18, r24
  98:	28 b9       	out	0x08, r18	; 8
  9a:	00 c0       	rjmp	.+0      	; 0x9c <setPinsVal+0x9c>
  9c:	ab 2b       	or	r26, r27
  9e:	01 f0       	breq	.+0      	; 0xa0 <setPinsVal+0xa0>
  a0:	8b b1       	in	r24, 0x0b	; 11
  a2:	28 2b       	or	r18, r24
  a4:	00 c0       	rjmp	.+0      	; 0xa6 <setPinsVal+0xa6>
  a6:	8b b1       	in	r24, 0x0b	; 11
  a8:	20 95       	com	r18
  aa:	28 23       	and	r18, r24
  ac:	2b b9       	out	0x0b, r18	; 11
  ae:	cf 91       	pop	r28
  b0:	df 91       	pop	r29
  b2:	1f 91       	pop	r17
  b4:	0f 91       	pop	r16
  b6:	08 95       	ret

Disassembly of section .text.getPinsVal:

00000000 <getPinsVal>:
   0:	df 93       	push	r29
   2:	cf 93       	push	r28
   4:	cd b7       	in	r28, 0x3d	; 61
   6:	de b7       	in	r29, 0x3e	; 62
   8:	6d 81       	ldd	r22, Y+5	; 0x05
   a:	7e 81       	ldd	r23, Y+6	; 0x06
   c:	ce 01       	movw	r24, r28
   e:	07 96       	adiw	r24, 0x07	; 7
  10:	fc 01       	movw	r30, r24
  12:	30 e0       	ldi	r19, 0x00	; 0
  14:	20 e0       	ldi	r18, 0x00	; 0
  16:	41 e0       	ldi	r20, 0x01	; 1
  18:	50 e0       	ldi	r21, 0x00	; 0
  1a:	00 c0       	rjmp	.+0      	; 0x1c <getPinsVal+0x1c>
  1c:	ca 01       	movw	r24, r20
  1e:	00 80       	ld	r0, Z
  20:	00 c0       	rjmp	.+0      	; 0x22 <getPinsVal+0x22>
  22:	88 0f       	add	r24, r24
  24:	99 1f       	adc	r25, r25
  26:	0a 94       	dec	r0
  28:	02 f4       	brpl	.+0      	; 0x2a <getPinsVal+0x2a>
  2a:	38 2b       	or	r19, r24
  2c:	2f 5f       	subi	r18, 0xFF	; 255
  2e:	32 96       	adiw	r30, 0x02	; 2
  30:	27 17       	cp	r18, r23
  32:	00 f0       	brcs	.+0      	; 0x34 <getPinsVal+0x34>
  34:	62 34       	cpi	r22, 0x42	; 66
  36:	01 f0       	breq	.+0      	; 0x38 <getPinsVal+0x38>
  38:	63 34       	cpi	r22, 0x43	; 67
  3a:	00 f4       	brcc	.+0      	; 0x3c <getPinsVal+0x3c>
  3c:	61 34       	cpi	r22, 0x41	; 65
  3e:	01 f4       	brne	.+0      	; 0x40 <getPinsVal+0x40>
  40:	00 c0       	rjmp	.+0      	; 0x42 <getPinsVal+0x42>
  42:	63 34       	cpi	r22, 0x43	; 67
  44:	01 f0       	breq	.+0      	; 0x46 <getPinsVal+0x46>
  46:	64 34       	cpi	r22, 0x44	; 68
  48:	01 f0       	breq	.+0      	; 0x4a <getPinsVal+0x4a>
  4a:	80 e0       	ldi	r24, 0x00	; 0
  4c:	00 c0       	rjmp	.+0      	; 0x4e <getPinsVal+0x4e>
  4e:	80 b1       	in	r24, 0x00	; 0
  50:	00 c0       	rjmp	.+0      	; 0x52 <getPinsVal+0x52>
  52:	83 b1       	in	r24, 0x03	; 3
  54:	00 c0       	rjmp	.+0      	; 0x56 <getPinsVal+0x56>
  56:	86 b1       	in	r24, 0x06	; 6
  58:	00 c0       	rjmp	.+0      	; 0x5a <getPinsVal+0x5a>
  5a:	89 b1       	in	r24, 0x09	; 9
  5c:	83 23       	and	r24, r19
  5e:	cf 91       	pop	r28
  60:	df 91       	pop	r29
  62:	08 95       	ret

Disassembly of section .text.setPinsDir:

00000000 <setPinsDir>:
   0:	0f 93       	push	r16
   2:	1f 93       	push	r17
   4:	df 93       	push	r29
   6:	cf 93       	push	r28
   8:	cd b7       	in	r28, 0x3d	; 61
   a:	de b7       	in	r29, 0x3e	; 62
   c:	a8 85       	ldd	r26, Y+8	; 0x08
   e:	b9 85       	ldd	r27, Y+9	; 0x09
  10:	ce 01       	movw	r24, r28
  12:	0b 96       	adiw	r24, 0x0b	; 11
  14:	fc 01       	movw	r30, r24
  16:	20 e0       	ldi	r18, 0x00	; 0
  18:	40 e0       	ldi	r20, 0x00	; 0
  1a:	50 e0       	ldi	r21, 0x00	; 0
  1c:	8a 85       	ldd	r24, Y+10	; 0x0a
  1e:	68 2f       	mov	r22, r24
  20:	70 e0       	ldi	r23, 0x00	; 0
  22:	01 e0       	ldi	r16, 0x01	; 1
  24:	10 e0       	ldi	r17, 0x00	; 0
  26:	00 c0       	rjmp	.+0      	; 0x28 <setPinsDir+0x28>
  28:	c8 01       	movw	r24, r16
  2a:	00 80       	ld	r0, Z
  2c:	00 c0       	rjmp	.+0      	; 0x2e <setPinsDir+0x2e>
  2e:	88 0f       	add	r24, r24
  30:	99 1f       	adc	r25, r25
  32:	0a 94       	dec	r0
  34:	02 f4       	brpl	.+0      	; 0x36 <setPinsDir+0x36>
  36:	28 2b       	or	r18, r24
  38:	4f 5f       	subi	r20, 0xFF	; 255
  3a:	5f 4f       	sbci	r21, 0xFF	; 255
  3c:	32 96       	adiw	r30, 0x02	; 2
  3e:	46 17       	cp	r20, r22
  40:	57 07       	cpc	r21, r23
  42:	04 f0       	brlt	.+0      	; 0x44 <setPinsDir+0x44>
  44:	8f 81       	ldd	r24, Y+7	; 0x07
  46:	82 34       	cpi	r24, 0x42	; 66
  48:	01 f0       	breq	.+0      	; 0x4a <setPinsDir+0x4a>
  4a:	83 34       	cpi	r24, 0x43	; 67
  4c:	00 f4       	brcc	.+0      	; 0x4e <setPinsDir+0x4e>
  4e:	81 34       	cpi	r24, 0x41	; 65
  50:	01 f4       	brne	.+0      	; 0x52 <setPinsDir+0x52>
  52:	00 c0       	rjmp	.+0      	; 0x54 <setPinsDir+0x54>
  54:	8f 81       	ldd	r24, Y+7	; 0x07
  56:	83 34       	cpi	r24, 0x43	; 67
  58:	01 f0       	breq	.+0      	; 0x5a <setPinsDir+0x5a>
  5a:	84 34       	cpi	r24, 0x44	; 68
  5c:	01 f4       	brne	.+0      	; 0x5e <setPinsDir+0x5e>
  5e:	00 c0       	rjmp	.+0      	; 0x60 <setPinsDir+0x60>
  60:	ab 2b       	or	r26, r27
  62:	01 f0       	breq	.+0      	; 0x64 <setPinsDir+0x64>
  64:	81 b1       	in	r24, 0x01	; 1
  66:	28 2b       	or	r18, r24
  68:	00 c0       	rjmp	.+0      	; 0x6a <setPinsDir+0x6a>
  6a:	81 b1       	in	r24, 0x01	; 1
  6c:	20 95       	com	r18
  6e:	28 23       	and	r18, r24
  70:	21 b9       	out	0x01, r18	; 1
  72:	00 c0       	rjmp	.+0      	; 0x74 <setPinsDir+0x74>
  74:	ab 2b       	or	r26, r27
  76:	01 f0       	breq	.+0      	; 0x78 <setPinsDir+0x78>
  78:	84 b1       	in	r24, 0x04	; 4
  7a:	28 2b       	or	r18, r24
  7c:	00 c0       	rjmp	.+0      	; 0x7e <setPinsDir+0x7e>
  7e:	84 b1       	in	r24, 0x04	; 4
  80:	20 95       	com	r18
  82:	28 23       	and	r18, r24
  84:	24 b9       	out	0x04, r18	; 4
  86:	00 c0       	rjmp	.+0      	; 0x88 <setPinsDir+0x88>
  88:	ab 2b       	or	r26, r27
  8a:	01 f0       	breq	.+0      	; 0x8c <setPinsDir+0x8c>
  8c:	87 b1       	in	r24, 0x07	; 7
  8e:	28 2b       	or	r18, r24
  90:	00 c0       	rjmp	.+0      	; 0x92 <setPinsDir+0x92>
  92:	87 b1       	in	r24, 0x07	; 7
  94:	20 95       	com	r18
  96:	28 23       	and	r18, r24
  98:	27 b9       	out	0x07, r18	; 7
  9a:	00 c0       	rjmp	.+0      	; 0x9c <setPinsDir+0x9c>
  9c:	ab 2b       	or	r26, r27
  9e:	01 f0       	breq	.+0      	; 0xa0 <setPinsDir+0xa0>
  a0:	8a b1       	in	r24, 0x0a	; 10
  a2:	28 2b       	or	r18, r24
  a4:	00 c0       	rjmp	.+0      	; 0xa6 <setPinsDir+0xa6>
  a6:	8a b1       	in	r24, 0x0a	; 10
  a8:	20 95       	com	r18
  aa:	28 23       	and	r18, r24
  ac:	2a b9       	out	0x0a, r18	; 10
  ae:	cf 91       	pop	r28
  b0:	df 91       	pop	r29
  b2:	1f 91       	pop	r17
  b4:	0f 91       	pop	r16
  b6:	08 95       	ret

timer.o:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .text.initTimer 000000e0  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  4 .text.setCompValue 0000002e  00000000  00000000  00000114  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE

Disassembly of section .text.initTimer:

00000000 <initTimer>:
   0:	f8 94       	cli
   2:	81 30       	cpi	r24, 0x01	; 1
   4:	01 f0       	breq	.+0      	; 0x6 <initTimer+0x6>
   6:	81 30       	cpi	r24, 0x01	; 1
   8:	00 f0       	brcs	.+0      	; 0xa <initTimer+0xa>
   a:	82 30       	cpi	r24, 0x02	; 2
   c:	01 f0       	breq	.+0      	; 0xe <initTimer+0xe>
   e:	00 c0       	rjmp	.+0      	; 0x10 <initTimer+0x10>
  10:	00 c0       	rjmp	.+0      	; 0x12 <initTimer+0x12>
  12:	cb 01       	movw	r24, r22
  14:	e6 e0       	ldi	r30, 0x06	; 6
  16:	88 0f       	add	r24, r24
  18:	99 1f       	adc	r25, r25
  1a:	ea 95       	dec	r30
  1c:	01 f4       	brne	.+0      	; 0x1e <initTimer+0x1e>
  1e:	86 2b       	or	r24, r22
  20:	84 bd       	out	0x24, r24	; 36
  22:	85 e0       	ldi	r24, 0x05	; 5
  24:	85 bd       	out	0x25, r24	; 37
  26:	80 91 6e 00 	lds	r24, 0x006E
  2a:	82 60       	ori	r24, 0x02	; 2
  2c:	80 93 6e 00 	sts	0x006E, r24
  30:	47 bd       	out	0x27, r20	; 39
  32:	61 30       	cpi	r22, 0x01	; 1
  34:	71 05       	cpc	r23, r1
  36:	01 f0       	breq	.+0      	; 0x38 <initTimer+0x38>
  38:	00 c0       	rjmp	.+0      	; 0x3a <initTimer+0x3a>
  3a:	84 b5       	in	r24, 0x24	; 36
  3c:	80 62       	ori	r24, 0x20	; 32
  3e:	84 bd       	out	0x24, r24	; 36
  40:	85 b5       	in	r24, 0x25	; 37
  42:	88 60       	ori	r24, 0x08	; 8
  44:	85 bd       	out	0x25, r24	; 37
  46:	24 9a       	sbi	0x04, 4	; 4
  48:	00 c0       	rjmp	.+0      	; 0x4a <initTimer+0x4a>
  4a:	66 9f       	mul	r22, r22
  4c:	c0 01       	movw	r24, r0
  4e:	67 9f       	mul	r22, r23
  50:	90 0d       	add	r25, r0
  52:	76 9f       	mul	r23, r22
  54:	90 0d       	add	r25, r0
  56:	11 24       	eor	r1, r1
  58:	9b 01       	movw	r18, r22
  5a:	56 e0       	ldi	r21, 0x06	; 6
  5c:	22 0f       	add	r18, r18
  5e:	33 1f       	adc	r19, r19
  60:	5a 95       	dec	r21
  62:	01 f4       	brne	.+0      	; 0x64 <initTimer+0x64>
  64:	82 2b       	or	r24, r18
  66:	80 93 80 00 	sts	0x0080, r24
  6a:	8d e0       	ldi	r24, 0x0D	; 13
  6c:	80 93 81 00 	sts	0x0081, r24
  70:	80 91 6f 00 	lds	r24, 0x006F
  74:	82 60       	ori	r24, 0x02	; 2
  76:	80 93 6f 00 	sts	0x006F, r24
  7a:	40 93 88 00 	sts	0x0088, r20
  7e:	61 30       	cpi	r22, 0x01	; 1
  80:	71 05       	cpc	r23, r1
  82:	01 f4       	brne	.+0      	; 0x84 <initTimer+0x84>
  84:	80 91 80 00 	lds	r24, 0x0080
  88:	80 62       	ori	r24, 0x20	; 32
  8a:	80 93 80 00 	sts	0x0080, r24
  8e:	80 91 81 00 	lds	r24, 0x0081
  92:	80 61       	ori	r24, 0x10	; 16
  94:	80 93 81 00 	sts	0x0081, r24
  98:	54 9a       	sbi	0x0a, 4	; 10
  9a:	00 c0       	rjmp	.+0      	; 0x9c <initTimer+0x9c>
  9c:	cb 01       	movw	r24, r22
  9e:	26 e0       	ldi	r18, 0x06	; 6
  a0:	88 0f       	add	r24, r24
  a2:	99 1f       	adc	r25, r25
  a4:	2a 95       	dec	r18
  a6:	01 f4       	brne	.+0      	; 0xa8 <initTimer+0xa8>
  a8:	86 2b       	or	r24, r22
  aa:	80 93 b0 00 	sts	0x00B0, r24
  ae:	10 92 b1 00 	sts	0x00B1, r1
  b2:	80 91 70 00 	lds	r24, 0x0070
  b6:	82 60       	ori	r24, 0x02	; 2
  b8:	80 93 70 00 	sts	0x0070, r24
  bc:	40 93 b3 00 	sts	0x00B3, r20
  c0:	61 30       	cpi	r22, 0x01	; 1
  c2:	71 05       	cpc	r23, r1
  c4:	01 f4       	brne	.+0      	; 0xc6 <initTimer+0xc6>
  c6:	80 91 b0 00 	lds	r24, 0x00B0
  ca:	80 62       	ori	r24, 0x20	; 32
  cc:	80 93 b0 00 	sts	0x00B0, r24
  d0:	80 91 b1 00 	lds	r24, 0x00B1
  d4:	88 60       	ori	r24, 0x08	; 8
  d6:	80 93 b1 00 	sts	0x00B1, r24
  da:	56 9a       	sbi	0x0a, 6	; 10
  dc:	78 94       	sei
  de:	08 95       	ret

Disassembly of section .text.setCompValue:

00000000 <setCompValue>:
   0:	81 30       	cpi	r24, 0x01	; 1
   2:	01 f0       	breq	.+0      	; 0x4 <setCompValue+0x4>
   4:	81 30       	cpi	r24, 0x01	; 1
   6:	00 f0       	brcs	.+0      	; 0x8 <setCompValue+0x8>
   8:	82 30       	cpi	r24, 0x02	; 2
   a:	01 f4       	brne	.+0      	; 0xc <setCompValue+0xc>
   c:	00 c0       	rjmp	.+0      	; 0xe <setCompValue+0xe>
   e:	67 bd       	out	0x27, r22	; 39
  10:	08 95       	ret
  12:	86 2f       	mov	r24, r22
  14:	90 e0       	ldi	r25, 0x00	; 0
  16:	90 93 89 00 	sts	0x0089, r25
  1a:	80 93 88 00 	sts	0x0088, r24
  1e:	08 95       	ret
  20:	86 2f       	mov	r24, r22
  22:	90 e0       	ldi	r25, 0x00	; 0
  24:	90 93 8b 00 	sts	0x008B, r25
  28:	80 93 8a 00 	sts	0x008A, r24
  2c:	08 95       	ret

vals.o:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000055  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000089  2**0
                  ALLOC
  3 .text.setPotVal 0000013c  00000000  00000000  00000089  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  4 .text.printPotVal 0000007e  00000000  00000000  000001c5  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE

Disassembly of section .text.setPotVal:

00000000 <setPotVal>:
   0:	ef 92       	push	r14
   2:	ff 92       	push	r15
   4:	0f 93       	push	r16
   6:	1f 93       	push	r17
   8:	cf 93       	push	r28
   a:	df 93       	push	r29
   c:	ec 01       	movw	r28, r24
   e:	59 83       	std	Y+1, r21	; 0x01
  10:	48 83       	st	Y, r20
  12:	68 34       	cpi	r22, 0x48	; 72
  14:	01 f0       	breq	.+0      	; 0x16 <setPotVal+0x16>
  16:	00 c0       	rjmp	.+0      	; 0x18 <setPotVal+0x18>
  18:	ba 01       	movw	r22, r20
  1a:	88 27       	eor	r24, r24
  1c:	77 fd       	sbrc	r23, 7
  1e:	80 95       	com	r24
  20:	98 2f       	mov	r25, r24
  22:	0e 94 00 00 	call	0	; 0x0 <setPotVal>
  26:	7b 01       	movw	r14, r22
  28:	8c 01       	movw	r16, r24
  2a:	2a e1       	ldi	r18, 0x1A	; 26
  2c:	37 e6       	ldi	r19, 0x67	; 103
  2e:	4c e9       	ldi	r20, 0x9C	; 156
  30:	50 e4       	ldi	r21, 0x40	; 64
  32:	0e 94 00 00 	call	0	; 0x0 <setPotVal>
  36:	0e 94 00 00 	call	0	; 0x0 <setPotVal>
  3a:	7d 83       	std	Y+5, r23	; 0x05
  3c:	6c 83       	std	Y+4, r22	; 0x04
  3e:	c8 01       	movw	r24, r16
  40:	b7 01       	movw	r22, r14
  42:	28 e2       	ldi	r18, 0x28	; 40
  44:	31 ea       	ldi	r19, 0xA1	; 161
  46:	44 e8       	ldi	r20, 0x84	; 132
  48:	5e e3       	ldi	r21, 0x3E	; 62
  4a:	0e 94 00 00 	call	0	; 0x0 <setPotVal>
  4e:	20 e0       	ldi	r18, 0x00	; 0
  50:	30 e0       	ldi	r19, 0x00	; 0
  52:	46 ea       	ldi	r20, 0xA6	; 166
  54:	52 e4       	ldi	r21, 0x42	; 66
  56:	0e 94 00 00 	call	0	; 0x0 <setPotVal>
  5a:	0e 94 00 00 	call	0	; 0x0 <setPotVal>
  5e:	7b 83       	std	Y+3, r23	; 0x03
  60:	6a 83       	std	Y+2, r22	; 0x02
  62:	2d b7       	in	r18, 0x3d	; 61
  64:	3e b7       	in	r19, 0x3e	; 62
  66:	28 50       	subi	r18, 0x08	; 8
  68:	30 40       	sbci	r19, 0x00	; 0
  6a:	0f b6       	in	r0, 0x3f	; 63
  6c:	f8 94       	cli
  6e:	3e bf       	out	0x3e, r19	; 62
  70:	0f be       	out	0x3f, r0	; 63
  72:	2d bf       	out	0x3d, r18	; 61
  74:	ed b7       	in	r30, 0x3d	; 61
  76:	fe b7       	in	r31, 0x3e	; 62
  78:	31 96       	adiw	r30, 0x01	; 1
  7a:	20 e0       	ldi	r18, 0x00	; 0
  7c:	30 e0       	ldi	r19, 0x00	; 0
  7e:	ad b7       	in	r26, 0x3d	; 61
  80:	be b7       	in	r27, 0x3e	; 62
  82:	12 96       	adiw	r26, 0x02	; 2
  84:	3c 93       	st	X, r19
  86:	2e 93       	st	-X, r18
  88:	11 97       	sbiw	r26, 0x01	; 1
  8a:	28 81       	ld	r18, Y
  8c:	39 81       	ldd	r19, Y+1	; 0x01
  8e:	33 83       	std	Z+3, r19	; 0x03
  90:	22 83       	std	Z+2, r18	; 0x02
  92:	75 83       	std	Z+5, r23	; 0x05
  94:	64 83       	std	Z+4, r22	; 0x04
  96:	8c 81       	ldd	r24, Y+4	; 0x04
  98:	9d 81       	ldd	r25, Y+5	; 0x05
  9a:	97 83       	std	Z+7, r25	; 0x07
  9c:	86 83       	std	Z+6, r24	; 0x06
  9e:	0e 94 00 00 	call	0	; 0x0 <setPotVal>
  a2:	ed b7       	in	r30, 0x3d	; 61
  a4:	fe b7       	in	r31, 0x3e	; 62
  a6:	38 96       	adiw	r30, 0x08	; 8
  a8:	0f b6       	in	r0, 0x3f	; 63
  aa:	f8 94       	cli
  ac:	fe bf       	out	0x3e, r31	; 62
  ae:	0f be       	out	0x3f, r0	; 63
  b0:	ed bf       	out	0x3d, r30	; 61
  b2:	00 c0       	rjmp	.+0      	; 0xb4 <setPotVal+0xb4>
  b4:	6c 34       	cpi	r22, 0x4C	; 76
  b6:	01 f4       	brne	.+0      	; 0xb8 <setPotVal+0xb8>
  b8:	ba 01       	movw	r22, r20
  ba:	88 27       	eor	r24, r24
  bc:	77 fd       	sbrc	r23, 7
  be:	80 95       	com	r24
  c0:	98 2f       	mov	r25, r24
  c2:	0e 94 00 00 	call	0	; 0x0 <setPotVal>
  c6:	7b 01       	movw	r14, r22
  c8:	8c 01       	movw	r16, r24
  ca:	20 e9       	ldi	r18, 0x90	; 144
  cc:	3e e3       	ldi	r19, 0x3E	; 62
  ce:	4a e7       	ldi	r20, 0x7A	; 122
  d0:	5e e3       	ldi	r21, 0x3E	; 62
  d2:	0e 94 00 00 	call	0	; 0x0 <setPotVal>
  d6:	20 e0       	ldi	r18, 0x00	; 0
  d8:	30 e0       	ldi	r19, 0x00	; 0
  da:	44 eb       	ldi	r20, 0xB4	; 180
  dc:	52 e4       	ldi	r21, 0x42	; 66
  de:	0e 94 00 00 	call	0	; 0x0 <setPotVal>
  e2:	0e 94 00 00 	call	0	; 0x0 <setPotVal>
  e6:	7b 83       	std	Y+3, r23	; 0x03
  e8:	6a 83       	std	Y+2, r22	; 0x02
  ea:	c8 01       	movw	r24, r16
  ec:	b7 01       	movw	r22, r14
  ee:	2a e1       	ldi	r18, 0x1A	; 26
  f0:	37 e6       	ldi	r19, 0x67	; 103
  f2:	4c e9       	ldi	r20, 0x9C	; 156
  f4:	50 e4       	ldi	r21, 0x40	; 64
  f6:	0e 94 00 00 	call	0	; 0x0 <setPotVal>
  fa:	0e 94 00 00 	call	0	; 0x0 <setPotVal>
  fe:	7d 83       	std	Y+5, r23	; 0x05
 100:	6c 83       	std	Y+4, r22	; 0x04
 102:	00 d0       	rcall	.+0      	; 0x104 <setPotVal+0x104>
 104:	00 d0       	rcall	.+0      	; 0x106 <setPotVal+0x106>
 106:	80 e0       	ldi	r24, 0x00	; 0
 108:	90 e0       	ldi	r25, 0x00	; 0
 10a:	ad b7       	in	r26, 0x3d	; 61
 10c:	be b7       	in	r27, 0x3e	; 62
 10e:	12 96       	adiw	r26, 0x02	; 2
 110:	9c 93       	st	X, r25
 112:	8e 93       	st	-X, r24
 114:	11 97       	sbiw	r26, 0x01	; 1
 116:	8a 81       	ldd	r24, Y+2	; 0x02
 118:	9b 81       	ldd	r25, Y+3	; 0x03
 11a:	14 96       	adiw	r26, 0x04	; 4
 11c:	9c 93       	st	X, r25
 11e:	8e 93       	st	-X, r24
 120:	13 97       	sbiw	r26, 0x03	; 3
 122:	0e 94 00 00 	call	0	; 0x0 <setPotVal>
 126:	0f 90       	pop	r0
 128:	0f 90       	pop	r0
 12a:	0f 90       	pop	r0
 12c:	0f 90       	pop	r0
 12e:	df 91       	pop	r29
 130:	cf 91       	pop	r28
 132:	1f 91       	pop	r17
 134:	0f 91       	pop	r16
 136:	ff 90       	pop	r15
 138:	ef 90       	pop	r14
 13a:	08 95       	ret

Disassembly of section .text.printPotVal:

00000000 <printPotVal>:
   0:	df 93       	push	r29
   2:	cf 93       	push	r28
   4:	00 d0       	rcall	.+0      	; 0x6 <printPotVal+0x6>
   6:	00 d0       	rcall	.+0      	; 0x8 <printPotVal+0x8>
   8:	00 d0       	rcall	.+0      	; 0xa <printPotVal+0xa>
   a:	cd b7       	in	r28, 0x3d	; 61
   c:	de b7       	in	r29, 0x3e	; 62
   e:	49 83       	std	Y+1, r20	; 0x01
  10:	5a 83       	std	Y+2, r21	; 0x02
  12:	6b 83       	std	Y+3, r22	; 0x03
  14:	7c 83       	std	Y+4, r23	; 0x04
  16:	8d 83       	std	Y+5, r24	; 0x05
  18:	9e 83       	std	Y+6, r25	; 0x06
  1a:	8d b7       	in	r24, 0x3d	; 61
  1c:	9e b7       	in	r25, 0x3e	; 62
  1e:	08 97       	sbiw	r24, 0x08	; 8
  20:	0f b6       	in	r0, 0x3f	; 63
  22:	f8 94       	cli
  24:	9e bf       	out	0x3e, r25	; 62
  26:	0f be       	out	0x3f, r0	; 63
  28:	8d bf       	out	0x3d, r24	; 61
  2a:	ed b7       	in	r30, 0x3d	; 61
  2c:	fe b7       	in	r31, 0x3e	; 62
  2e:	31 96       	adiw	r30, 0x01	; 1
  30:	80 e0       	ldi	r24, 0x00	; 0
  32:	90 e0       	ldi	r25, 0x00	; 0
  34:	ad b7       	in	r26, 0x3d	; 61
  36:	be b7       	in	r27, 0x3e	; 62
  38:	12 96       	adiw	r26, 0x02	; 2
  3a:	9c 93       	st	X, r25
  3c:	8e 93       	st	-X, r24
  3e:	11 97       	sbiw	r26, 0x01	; 1
  40:	89 81       	ldd	r24, Y+1	; 0x01
  42:	9a 81       	ldd	r25, Y+2	; 0x02
  44:	93 83       	std	Z+3, r25	; 0x03
  46:	82 83       	std	Z+2, r24	; 0x02
  48:	8b 81       	ldd	r24, Y+3	; 0x03
  4a:	9c 81       	ldd	r25, Y+4	; 0x04
  4c:	95 83       	std	Z+5, r25	; 0x05
  4e:	84 83       	std	Z+4, r24	; 0x04
  50:	8d 81       	ldd	r24, Y+5	; 0x05
  52:	9e 81       	ldd	r25, Y+6	; 0x06
  54:	97 83       	std	Z+7, r25	; 0x07
  56:	86 83       	std	Z+6, r24	; 0x06
  58:	0e 94 00 00 	call	0	; 0x0 <printPotVal>
  5c:	8d b7       	in	r24, 0x3d	; 61
  5e:	9e b7       	in	r25, 0x3e	; 62
  60:	08 96       	adiw	r24, 0x08	; 8
  62:	0f b6       	in	r0, 0x3f	; 63
  64:	f8 94       	cli
  66:	9e bf       	out	0x3e, r25	; 62
  68:	0f be       	out	0x3f, r0	; 63
  6a:	8d bf       	out	0x3d, r24	; 61
  6c:	26 96       	adiw	r28, 0x06	; 6
  6e:	0f b6       	in	r0, 0x3f	; 63
  70:	f8 94       	cli
  72:	de bf       	out	0x3e, r29	; 62
  74:	0f be       	out	0x3f, r0	; 63
  76:	cd bf       	out	0x3d, r28	; 61
  78:	cf 91       	pop	r28
  7a:	df 91       	pop	r29
  7c:	08 95       	ret
