CAPI=1
[main]
description = "OpenCores SPI Core"

[verilog]
src_files =
 fifo4.v
 simple_spi_top.v

[provider]
name = opencores
repo_name = simple_spi
repo_root = trunk/rtl/verilog
revision = 10
