// Seed: 796956332
module module_0;
  initial id_1 = 1 ? id_1 : id_1;
  assign module_1.id_3 = 0;
  assign (pull1, pull0) id_1 = 1 ? 1 : 1;
  module_2 modCall_1 ();
  assign modCall_1.id_2 = 0;
  tri id_2 = (id_2);
  assign id_2 = id_2 + id_2;
  wire id_3;
endmodule
module module_1 (
    output uwire id_0,
    input supply0 id_1,
    output wor id_2,
    input supply0 id_3,
    input tri id_4
);
  assign id_2 = id_4;
  module_0 modCall_1 ();
endmodule
module module_2;
  tri1 id_2 = 1'b0;
  assign id_1 = 1'b0;
  assign id_2 = 1;
endmodule
