# valid-ready-pipeline-reg
Single-stage SystemVerilog pipeline register with valid/ready handshake
