{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1759508643833 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1759508643844 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 03 13:24:03 2025 " "Processing started: Fri Oct 03 13:24:03 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1759508643844 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759508643844 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off R232i -c R232i " "Command: quartus_map --read_settings_files=on --write_settings_files=off R232i -c R232i" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759508643844 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1759508644081 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1759508644081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_code/r232i.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_code/r232i.v" { { "Info" "ISGN_ENTITY_NAME" "1 R232i " "Found entity 1: R232i" {  } { { "verilog_code/R232i.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/R232i.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759508649049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759508649049 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ULA.v(10) " "Verilog HDL information at ULA.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "verilog_code/ULA.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/ULA.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1759508649049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_code/ula.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_code/ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "verilog_code/ULA.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/ULA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759508649049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759508649049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_code/forward_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_code/forward_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 forward_unit " "Found entity 1: forward_unit" {  } { { "verilog_code/forward_unit.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/forward_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759508649049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759508649049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_code/register_bank.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog_code/register_bank.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_bank " "Found entity 1: register_bank" {  } { { "verilog_code/register_bank.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/register_bank.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759508649049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759508649049 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "R232i " "Elaborating entity \"R232i\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1759508649067 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ULArs1 R232i.v(66) " "Verilog HDL or VHDL warning at R232i.v(66): object \"ULArs1\" assigned a value but never read" {  } { { "verilog_code/R232i.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/R232i.v" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759508649069 "|R232i"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ULArs2 R232i.v(67) " "Verilog HDL or VHDL warning at R232i.v(67): object \"ULArs2\" assigned a value but never read" {  } { { "verilog_code/R232i.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/R232i.v" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759508649069 "|R232i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_bank register_bank:reg_bank " "Elaborating entity \"register_bank\" for hierarchy \"register_bank:reg_bank\"" {  } { { "verilog_code/R232i.v" "reg_bank" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/R232i.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759508649076 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i register_bank.v(17) " "Verilog HDL Always Construct warning at register_bank.v(17): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "verilog_code/register_bank.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/register_bank.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1759508649080 "|R232i|register_bank:reg_bank"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ULA " "Elaborating entity \"ULA\" for hierarchy \"ULA:ULA\"" {  } { { "verilog_code/R232i.v" "ULA" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/R232i.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759508649134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forward_unit forward_unit:fwd " "Elaborating entity \"forward_unit\" for hierarchy \"forward_unit:fwd\"" {  } { { "verilog_code/R232i.v" "fwd" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/R232i.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759508649139 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1759508650363 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/output_files/R232i.map.smsg " "Generated suppressed messages file C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/output_files/R232i.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759508650723 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1759508650856 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759508650856 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "22 " "Design contains 22 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IDEXrs1\[0\] " "No output dependent on input pin \"IDEXrs1\[0\]\"" {  } { { "verilog_code/R232i.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/R232i.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1759508650943 "|R232i|IDEXrs1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IDEXrs1\[1\] " "No output dependent on input pin \"IDEXrs1\[1\]\"" {  } { { "verilog_code/R232i.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/R232i.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1759508650943 "|R232i|IDEXrs1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IDEXrs1\[2\] " "No output dependent on input pin \"IDEXrs1\[2\]\"" {  } { { "verilog_code/R232i.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/R232i.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1759508650943 "|R232i|IDEXrs1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IDEXrs1\[3\] " "No output dependent on input pin \"IDEXrs1\[3\]\"" {  } { { "verilog_code/R232i.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/R232i.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1759508650943 "|R232i|IDEXrs1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IDEXrs1\[4\] " "No output dependent on input pin \"IDEXrs1\[4\]\"" {  } { { "verilog_code/R232i.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/R232i.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1759508650943 "|R232i|IDEXrs1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IDEXrs2\[0\] " "No output dependent on input pin \"IDEXrs2\[0\]\"" {  } { { "verilog_code/R232i.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/R232i.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1759508650943 "|R232i|IDEXrs2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IDEXrs2\[1\] " "No output dependent on input pin \"IDEXrs2\[1\]\"" {  } { { "verilog_code/R232i.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/R232i.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1759508650943 "|R232i|IDEXrs2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IDEXrs2\[2\] " "No output dependent on input pin \"IDEXrs2\[2\]\"" {  } { { "verilog_code/R232i.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/R232i.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1759508650943 "|R232i|IDEXrs2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IDEXrs2\[3\] " "No output dependent on input pin \"IDEXrs2\[3\]\"" {  } { { "verilog_code/R232i.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/R232i.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1759508650943 "|R232i|IDEXrs2[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IDEXrs2\[4\] " "No output dependent on input pin \"IDEXrs2\[4\]\"" {  } { { "verilog_code/R232i.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/R232i.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1759508650943 "|R232i|IDEXrs2[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MEMWBrd\[0\] " "No output dependent on input pin \"MEMWBrd\[0\]\"" {  } { { "verilog_code/R232i.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/R232i.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1759508650943 "|R232i|MEMWBrd[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MEMWBrd\[1\] " "No output dependent on input pin \"MEMWBrd\[1\]\"" {  } { { "verilog_code/R232i.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/R232i.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1759508650943 "|R232i|MEMWBrd[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MEMWBrd\[2\] " "No output dependent on input pin \"MEMWBrd\[2\]\"" {  } { { "verilog_code/R232i.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/R232i.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1759508650943 "|R232i|MEMWBrd[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MEMWBrd\[3\] " "No output dependent on input pin \"MEMWBrd\[3\]\"" {  } { { "verilog_code/R232i.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/R232i.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1759508650943 "|R232i|MEMWBrd[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MEMWBrd\[4\] " "No output dependent on input pin \"MEMWBrd\[4\]\"" {  } { { "verilog_code/R232i.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/R232i.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1759508650943 "|R232i|MEMWBrd[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EXMEMrd\[0\] " "No output dependent on input pin \"EXMEMrd\[0\]\"" {  } { { "verilog_code/R232i.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/R232i.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1759508650943 "|R232i|EXMEMrd[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EXMEMrd\[1\] " "No output dependent on input pin \"EXMEMrd\[1\]\"" {  } { { "verilog_code/R232i.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/R232i.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1759508650943 "|R232i|EXMEMrd[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EXMEMrd\[2\] " "No output dependent on input pin \"EXMEMrd\[2\]\"" {  } { { "verilog_code/R232i.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/R232i.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1759508650943 "|R232i|EXMEMrd[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EXMEMrd\[3\] " "No output dependent on input pin \"EXMEMrd\[3\]\"" {  } { { "verilog_code/R232i.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/R232i.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1759508650943 "|R232i|EXMEMrd[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EXMEMrd\[4\] " "No output dependent on input pin \"EXMEMrd\[4\]\"" {  } { { "verilog_code/R232i.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/R232i.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1759508650943 "|R232i|EXMEMrd[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EXMEM_RegWrite " "No output dependent on input pin \"EXMEM_RegWrite\"" {  } { { "verilog_code/R232i.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/R232i.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1759508650943 "|R232i|EXMEM_RegWrite"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MEMWB_RegWrite " "No output dependent on input pin \"MEMWB_RegWrite\"" {  } { { "verilog_code/R232i.v" "" { Text "C:/Users/davi5/UFPI/4_periodo/Topicos/Risc-v-R232I-pipeline-/verilog_code/R232i.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1759508650943 "|R232i|MEMWB_RegWrite"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1759508650943 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1929 " "Implemented 1929 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "42 " "Implemented 42 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1759508650947 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1759508650947 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1791 " "Implemented 1791 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1759508650947 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1759508650947 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4907 " "Peak virtual memory: 4907 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1759508650964 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 03 13:24:10 2025 " "Processing ended: Fri Oct 03 13:24:10 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1759508650964 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1759508650964 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1759508650964 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1759508650964 ""}
