/// Auto-generated register definitions for SMC
/// Device: ATSAME70Q19B
/// Vendor: Microchip Technology
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::atmel::same70::atsame70q19b::smc {

// ============================================================================
// SMC - Static Memory Controller
// Base Address: 0x40080000
// ============================================================================

/// SMC Register Structure
struct SMC_Registers {

    /// SMC Setup Register
    /// Offset: 0x0000
    volatile uint32_t SETUP;

    /// SMC Pulse Register
    /// Offset: 0x0004
    volatile uint32_t PULSE;

    /// SMC Cycle Register
    /// Offset: 0x0008
    volatile uint32_t CYCLE;

    /// SMC Mode Register
    /// Offset: 0x000C
    volatile uint32_t MODE;
    uint8_t RESERVED_0010[112]; ///< Reserved

    /// SMC Off-Chip Memory Scrambling Register
    /// Offset: 0x0080
    volatile uint32_t OCMS;

    /// SMC Off-Chip Memory Scrambling KEY1 Register
    /// Offset: 0x0084
    /// Access: write-only
    volatile uint32_t KEY1;

    /// SMC Off-Chip Memory Scrambling KEY2 Register
    /// Offset: 0x0088
    /// Access: write-only
    volatile uint32_t KEY2;
    uint8_t RESERVED_008C[88]; ///< Reserved

    /// SMC Write Protection Mode Register
    /// Offset: 0x00E4
    volatile uint32_t WPMR;

    /// SMC Write Protection Status Register
    /// Offset: 0x00E8
    /// Access: read-only
    volatile uint32_t WPSR;
};

static_assert(sizeof(SMC_Registers) >= 236, "SMC_Registers size mismatch");

/// SMC peripheral instance
constexpr SMC_Registers* SMC = 
    reinterpret_cast<SMC_Registers*>(0x40080000);

}  // namespace alloy::hal::atmel::same70::atsame70q19b::smc
