{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1460095942292 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1460095942299 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 08 00:12:22 2016 " "Processing started: Fri Apr 08 00:12:22 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1460095942299 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460095942299 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460095942300 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1460095943045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-top_arch " "Found design unit 1: top-top_arch" {  } { { "top.vhd" "" { Text "C:/Users/Garrett/Google Drive/School/EELE/EELE367/LABS/Lab_12b_Signed_Binary_Adders/top.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460095965826 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "C:/Users/Garrett/Google Drive/School/EELE/EELE367/LABS/Lab_12b_Signed_Binary_Adders/top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460095965826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460095965826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/char_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/char_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_decoder-char_decoder_arch " "Found design unit 1: char_decoder-char_decoder_arch" {  } { { "output_files/char_decoder.vhd" "" { Text "C:/Users/Garrett/Google Drive/School/EELE/EELE367/LABS/Lab_12b_Signed_Binary_Adders/output_files/char_decoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460095965829 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_decoder " "Found entity 1: char_decoder" {  } { { "output_files/char_decoder.vhd" "" { Text "C:/Users/Garrett/Google Drive/School/EELE/EELE367/LABS/Lab_12b_Signed_Binary_Adders/output_files/char_decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460095965829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460095965829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/dflipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/dflipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dflipflop-dflipflop_arch " "Found design unit 1: dflipflop-dflipflop_arch" {  } { { "output_files/dflipflop.vhd" "" { Text "C:/Users/Garrett/Google Drive/School/EELE/EELE367/LABS/Lab_12b_Signed_Binary_Adders/output_files/dflipflop.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460095965831 ""} { "Info" "ISGN_ENTITY_NAME" "1 dflipflop " "Found entity 1: dflipflop" {  } { { "output_files/dflipflop.vhd" "" { Text "C:/Users/Garrett/Google Drive/School/EELE/EELE367/LABS/Lab_12b_Signed_Binary_Adders/output_files/dflipflop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460095965831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460095965831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/clock_div_2ton.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/clock_div_2ton.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_div_2ton-clock_div_2ton_arch " "Found design unit 1: clock_div_2ton-clock_div_2ton_arch" {  } { { "output_files/clock_div_2ton.vhd" "" { Text "C:/Users/Garrett/Google Drive/School/EELE/EELE367/LABS/Lab_12b_Signed_Binary_Adders/output_files/clock_div_2ton.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460095965835 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_div_2ton " "Found entity 1: clock_div_2ton" {  } { { "output_files/clock_div_2ton.vhd" "" { Text "C:/Users/Garrett/Google Drive/School/EELE/EELE367/LABS/Lab_12b_Signed_Binary_Adders/output_files/clock_div_2ton.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460095965835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460095965835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/clock_div_prec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/clock_div_prec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_div_prec-clock_div_prec_arch " "Found design unit 1: clock_div_prec-clock_div_prec_arch" {  } { { "output_files/clock_div_prec.vhd" "" { Text "C:/Users/Garrett/Google Drive/School/EELE/EELE367/LABS/Lab_12b_Signed_Binary_Adders/output_files/clock_div_prec.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460095965838 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_div_prec " "Found entity 1: clock_div_prec" {  } { { "output_files/clock_div_prec.vhd" "" { Text "C:/Users/Garrett/Google Drive/School/EELE/EELE367/LABS/Lab_12b_Signed_Binary_Adders/output_files/clock_div_prec.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460095965838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460095965838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD-BCD_arch " "Found design unit 1: BCD-BCD_arch" {  } { { "output_files/bcd.vhd" "" { Text "C:/Users/Garrett/Google Drive/School/EELE/EELE367/LABS/Lab_12b_Signed_Binary_Adders/output_files/bcd.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460095965840 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "output_files/bcd.vhd" "" { Text "C:/Users/Garrett/Google Drive/School/EELE/EELE367/LABS/Lab_12b_Signed_Binary_Adders/output_files/bcd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460095965840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460095965840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_16x4_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_16x4_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_16x4_sync-rom_16x4_sync_arch " "Found design unit 1: rom_16x4_sync-rom_16x4_sync_arch" {  } { { "rom_16x4_sync.vhd" "" { Text "C:/Users/Garrett/Google Drive/School/EELE/EELE367/LABS/Lab_12b_Signed_Binary_Adders/rom_16x4_sync.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460095965843 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_16x4_sync " "Found entity 1: rom_16x4_sync" {  } { { "rom_16x4_sync.vhd" "" { Text "C:/Users/Garrett/Google Drive/School/EELE/EELE367/LABS/Lab_12b_Signed_Binary_Adders/rom_16x4_sync.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460095965843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460095965843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twos_comp_decocer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file twos_comp_decocer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 twos_comp_decoder-twos_comp_decoder_arch " "Found design unit 1: twos_comp_decoder-twos_comp_decoder_arch" {  } { { "twos_comp_decocer.vhd" "" { Text "C:/Users/Garrett/Google Drive/School/EELE/EELE367/LABS/Lab_12b_Signed_Binary_Adders/twos_comp_decocer.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460095965845 ""} { "Info" "ISGN_ENTITY_NAME" "1 twos_comp_decoder " "Found entity 1: twos_comp_decoder" {  } { { "twos_comp_decocer.vhd" "" { Text "C:/Users/Garrett/Google Drive/School/EELE/EELE367/LABS/Lab_12b_Signed_Binary_Adders/twos_comp_decocer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460095965845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460095965845 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "digit1 top.vhd(46) " "VHDL error at top.vhd(46): object \"digit1\" is used but not declared" {  } { { "top.vhd" "" { Text "C:/Users/Garrett/Google Drive/School/EELE/EELE367/LABS/Lab_12b_Signed_Binary_Adders/top.vhd" 46 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1460095965846 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "digit1 top.vhd(38) " "VHDL error at top.vhd(38): object \"digit1\" is used but not declared" {  } { { "top.vhd" "" { Text "C:/Users/Garrett/Google Drive/School/EELE/EELE367/LABS/Lab_12b_Signed_Binary_Adders/top.vhd" 38 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1460095965846 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "digit2 top.vhd(38) " "VHDL error at top.vhd(38): object \"digit2\" is used but not declared" {  } { { "top.vhd" "" { Text "C:/Users/Garrett/Google Drive/School/EELE/EELE367/LABS/Lab_12b_Signed_Binary_Adders/top.vhd" 38 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1460095965846 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "896 " "Peak virtual memory: 896 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1460095966127 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 08 00:12:46 2016 " "Processing ended: Fri Apr 08 00:12:46 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1460095966127 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1460095966127 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1460095966127 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1460095966127 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 0 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 0 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1460095966803 ""}
