statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =     732.9279
gpu_ipc_2 =     239.9787
gpu_ipc_3 =     239.9711
gpu_tot_sim_cycle_stream_1 = 31544
gpu_tot_sim_cycle_stream_2 = 31542
gpu_tot_sim_cycle_stream_3 = 31543
gpu_sim_insn_1 = 23119478
gpu_sim_insn_2 = 7569408
gpu_sim_insn_3 = 7569408
gpu_sim_cycle = 31545
gpu_sim_insn = 38258294
gpu_ipc =    1212.8165
gpu_tot_sim_cycle = 31545
gpu_tot_sim_insn = 38258294
gpu_tot_ipc =    1212.8165
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 95078
gpu_stall_icnt2sh    = 42628
gpu_total_sim_rate=429868

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 641756
	L1I_total_cache_misses = 14138
	L1I_total_cache_miss_rate = 0.0220
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 32, Miss = 25, Miss_rate = 0.781, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[1]: Access = 32, Miss = 28, Miss_rate = 0.875, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[2]: Access = 32, Miss = 28, Miss_rate = 0.875, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[3]: Access = 32, Miss = 27, Miss_rate = 0.844, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[4]: Access = 32, Miss = 24, Miss_rate = 0.750, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[5]: Access = 32, Miss = 28, Miss_rate = 0.875, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[6]: Access = 32, Miss = 27, Miss_rate = 0.844, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[7]: Access = 32, Miss = 29, Miss_rate = 0.906, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[8]: Access = 32, Miss = 22, Miss_rate = 0.688, Pending_hits = 10, Reservation_fails = 0
	L1D_cache_core[9]: Access = 32, Miss = 27, Miss_rate = 0.844, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[10]: Access = 32, Miss = 31, Miss_rate = 0.969, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[11]: Access = 32, Miss = 28, Miss_rate = 0.875, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[12]: Access = 32, Miss = 27, Miss_rate = 0.844, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[13]: Access = 32, Miss = 29, Miss_rate = 0.906, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[14]: Access = 32, Miss = 30, Miss_rate = 0.938, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[15]: Access = 32, Miss = 28, Miss_rate = 0.875, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[16]: Access = 32, Miss = 17, Miss_rate = 0.531, Pending_hits = 15, Reservation_fails = 0
	L1D_cache_core[17]: Access = 32, Miss = 25, Miss_rate = 0.781, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[18]: Access = 32, Miss = 27, Miss_rate = 0.844, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[19]: Access = 32, Miss = 30, Miss_rate = 0.938, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[20]: Access = 768, Miss = 616, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 5044
	L1D_cache_core[21]: Access = 768, Miss = 592, Miss_rate = 0.771, Pending_hits = 0, Reservation_fails = 4196
	L1D_cache_core[22]: Access = 928, Miss = 732, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 4942
	L1D_cache_core[23]: Access = 768, Miss = 600, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 3987
	L1D_cache_core[24]: Access = 832, Miss = 634, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 4671
	L1D_cache_core[25]: Access = 864, Miss = 679, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 5725
	L1D_cache_core[26]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 3986
	L1D_cache_core[27]: Access = 896, Miss = 731, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 4321
	L1D_cache_core[28]: Access = 864, Miss = 694, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 5015
	L1D_cache_core[29]: Access = 768, Miss = 600, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 4635
	L1D_cache_core[30]: Access = 768, Miss = 601, Miss_rate = 0.783, Pending_hits = 0, Reservation_fails = 3906
	L1D_cache_core[31]: Access = 800, Miss = 646, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 4356
	L1D_cache_core[32]: Access = 768, Miss = 616, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 4104
	L1D_cache_core[33]: Access = 896, Miss = 730, Miss_rate = 0.815, Pending_hits = 0, Reservation_fails = 4628
	L1D_cache_core[34]: Access = 896, Miss = 732, Miss_rate = 0.817, Pending_hits = 0, Reservation_fails = 5447
	L1D_cache_core[35]: Access = 768, Miss = 624, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 4773
	L1D_cache_core[36]: Access = 768, Miss = 600, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 4468
	L1D_cache_core[37]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 4848
	L1D_cache_core[38]: Access = 768, Miss = 618, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 4981
	L1D_cache_core[39]: Access = 768, Miss = 612, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 4540
	L1D_cache_core[40]: Access = 768, Miss = 632, Miss_rate = 0.823, Pending_hits = 0, Reservation_fails = 5789
	L1D_cache_core[41]: Access = 864, Miss = 692, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 4200
	L1D_cache_core[42]: Access = 768, Miss = 624, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 5521
	L1D_cache_core[43]: Access = 832, Miss = 655, Miss_rate = 0.787, Pending_hits = 0, Reservation_fails = 4152
	L1D_cache_core[44]: Access = 768, Miss = 604, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 5402
	L1D_cache_core[45]: Access = 832, Miss = 665, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 4031
	L1D_cache_core[46]: Access = 896, Miss = 741, Miss_rate = 0.827, Pending_hits = 0, Reservation_fails = 3974
	L1D_cache_core[47]: Access = 800, Miss = 626, Miss_rate = 0.782, Pending_hits = 0, Reservation_fails = 4660
	L1D_cache_core[48]: Access = 864, Miss = 689, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 5511
	L1D_cache_core[49]: Access = 832, Miss = 673, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 5111
	L1D_cache_core[50]: Access = 928, Miss = 744, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 4582
	L1D_cache_core[51]: Access = 832, Miss = 662, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 4576
	L1D_cache_core[52]: Access = 768, Miss = 625, Miss_rate = 0.814, Pending_hits = 0, Reservation_fails = 5255
	L1D_cache_core[53]: Access = 864, Miss = 702, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 4081
	L1D_cache_core[54]: Access = 768, Miss = 632, Miss_rate = 0.823, Pending_hits = 0, Reservation_fails = 5133
	L1D_cache_core[55]: Access = 768, Miss = 610, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 4654
	L1D_cache_core[56]: Access = 768, Miss = 616, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 5200
	L1D_cache_core[57]: Access = 832, Miss = 660, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 5274
	L1D_cache_core[58]: Access = 800, Miss = 636, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 4203
	L1D_cache_core[59]: Access = 832, Miss = 671, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 4612
	L1D_total_cache_accesses = 33408
	L1D_total_cache_misses = 26697
	L1D_total_cache_miss_rate = 0.7991
	L1D_total_cache_pending_hits = 103
	L1D_total_cache_reservation_fails = 188494
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 19232
	L1C_total_cache_misses = 1912
	L1C_total_cache_miss_rate = 0.0994
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 262321
	L1T_total_cache_misses = 803
	L1T_total_cache_miss_rate = 0.0031
	L1T_total_cache_pending_hits = 261518
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 103
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16921
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 45290
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 17320
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1912
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 261518
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 803
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6608
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9776
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 143204
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 627618
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 14138
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
2870, 2802, 2845, 2742, 2845, 2702, 2845, 2549, 2770, 2389, 2645, 2150, 2342, 1868, 1984, 1415, 
gpgpu_n_tot_thrd_icount = 39776128
gpgpu_n_tot_w_icount = 1243004
gpgpu_n_stall_shd_mem = 414314
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16921
gpgpu_n_mem_write_global = 16384
gpgpu_n_mem_texture = 803
gpgpu_n_mem_const = 100
gpgpu_n_load_insn  = 526848
gpgpu_n_store_insn = 524288
gpgpu_n_shmem_insn = 4079324
gpgpu_n_tex_insn = 1188826
gpgpu_n_const_mem_insn = 458752
gpgpu_n_param_mem_insn = 153152
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 188974
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:432533	W0_Idle:550459	W0_Scoreboard:1559094	W1:0	W2:744	W3:2200	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:8480	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:128460	W29:229157	W30:0	W31:0	W32:874273
Warp Occupancy Distribution:
Stall:152458	W0_Idle:179598	W0_Scoreboard:159518	W1:0	W2:744	W3:2200	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:8480	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:128460	W29:229157	W30:0	W31:0	W32:401185
Warp Occupancy Distribution:
Stall:140017	W0_Idle:200843	W0_Scoreboard:684396	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:236544
warp_utilization0: 0.328450
warp_utilization1: 0.610418
warp_utilization2: 0.187466
traffic_breakdown_coretomem[CONST_ACC_R] = 800 {8:100,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 135368 {8:16921,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2228224 {136:16384,}
traffic_breakdown_coretomem[INST_ACC_R] = 7888 {8:986,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 6424 {8:803,}
traffic_breakdown_memtocore[CONST_ACC_R] = 7200 {72:100,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2301256 {136:16921,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 131072 {8:16384,}
traffic_breakdown_memtocore[INST_ACC_R] = 131104 {136:964,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 109208 {136:803,}
maxmrqlatency = 1031 
maxdqlatency = 0 
maxmflatency = 1745 
averagemflatency = 457 
averagemflatency_1 = 400 
averagemflatency_2= 458 
averagemflatency_3 = 460 
averagemrqlatency_1 = 21 
averagemrqlatency_2 = 45 
averagemrqlatency_3 = 50 
max_icnt2mem_latency = 1131 
max_icnt2sh_latency = 31544 
mrq_lat_table:9650 	578 	863 	1456 	3337 	4461 	4896 	2646 	415 	61 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	32 	31 	62 	5620 	16559 	11319 	585 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	7847 	3382 	3159 	4590 	10664 	4864 	684 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	6243 	10685 	884 	12 	0 	0 	0 	0 	0 	0 	5120 	11264 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	3 	1 	0 	9 	25 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12        18        16         9         6        10        10         8         7         7         8         6        32        32        16         8 
dram[1]:         8        11        16         8         8         8         9         8         5         6         7         6        32        32        18        10 
dram[2]:        12        12        16        12        10        10         7        12         5         5         6         7        32        32        11        10 
dram[3]:        11         7        16        11         8         8         6         7        17         8        10         6        32        32         8        20 
dram[4]:         7        18        12        12         6         8         6         8         6         4         6         5        32        32         9         8 
dram[5]:         8        12        12        12         8        15         8         6         5         6         6         8        32        32        14        14 
maximum service time to same row:
dram[0]:      6275      6720      8072      6568      7101      6754      6690      6176      7061      7212      7447      6367     10696     10538      6629      6610 
dram[1]:      5900      6038      8379      5977      6901      7039      6848      6537      6852      7400      7082      7240     10590     10481      6555      6602 
dram[2]:      6574      4645      8386      5025      6838      6591      6398      6500      6786      6863      6709      6899     10722     10483      6527      6926 
dram[3]:      6361      3819      8311      4273      6894      6825      6856      6556      7503      7232      7537      6922     10658     10526      6731      6772 
dram[4]:      6763      5792      7603      4323      6498      7042      6448      6666      7016      7417      7614      7151     10566     10575      6485      7063 
dram[5]:      6527      7103      7599      4955      6201      7010      6791      6965      6577      7113      7423      7255     10386     10631      7093      6722 
average row accesses per activate:
dram[0]:  2.058394  2.064286  2.102941  1.971631  2.011834  2.243421  2.068323  2.146497  1.900000  1.980520  1.970370  1.795918  2.600000  2.532110  2.149254  2.073529 
dram[1]:  1.992908  2.136364  1.944444  2.028777  2.079755  2.196079  2.177632  2.162338  1.893750  2.006667  1.718954  1.892857  2.384615  2.235772  2.403361  2.142857 
dram[2]:  1.958904  2.137405  1.985714  2.048951  2.060606  2.190789  2.255033  2.106250  1.825301  1.835366  1.962687  2.000000  2.644860  2.362069  1.986207  2.165414 
dram[3]:  2.007143  1.816993  2.044445  1.856209  2.005882  2.106250  2.171053  2.121795  2.067114  1.789157  2.079365  1.619632  2.316239  2.272727  2.007042  2.611111 
dram[4]:  2.072464  2.000000  1.978873  1.867550  1.942857  2.073620  2.030488  2.121019  1.770588  1.941558  1.984733  1.955882  2.407080  2.296610  2.042857  2.058394 
dram[5]:  1.965986  2.120301  1.986014  1.985816  2.230263  2.227273  2.088608  2.088050  1.836364  1.948052  1.716129  2.079365  2.156250  2.280992  2.195312  2.174242 
average row locality = 28364/13770 = 2.059840
average row locality_1 = 9941/5992 = 1.659045
average row locality_2 = 9335/3861 = 2.417768
average row locality_3 = 9088/3917 = 2.320143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       175       178       176       172       208       208       204       207       186       187       166       165       175       176       176       173 
dram[1]:       174       174       172       175       207       204       202       204       186       184       164       165       178       175       175       175 
dram[2]:       177       174       172       181       208       204       206       209       186       184       164       169       180       174       176       176 
dram[3]:       175       172       170       175       208       206       202       203       188       182       164       165       172       176       175       173 
dram[4]:       177       175       173       174       209       207       204       204       183       184       162       166       173       173       175       173 
dram[5]:       178       173       175       174       207       210       202       203       186       183       166       164       176       175       173       176 
total reads: 17525
bank skew: 210/162 = 1.30
chip skew: 2940/2906 = 1.01
number of total write accesses:
dram[0]:       107       111       110       106       132       133       129       130       118       118       100        99        98       100       112       109 
dram[1]:       107       108       108       107       132       132       129       129       117       117        99       100       101       100       111       110 
dram[2]:       109       106       106       112       132       129       130       128       117       117        99       101       103       100       112       112 
dram[3]:       106       106       106       109       133       131       128       128       120       115        98        99        99        99       110       109 
dram[4]:       109       109       108       108       131       131       129       129       118       115        98       100        99        98       111       109 
dram[5]:       111       109       109       106       132       133       128       129       117       117       100        98       100       101       108       111 
total reads: 10839
bank skew: 133/98 = 1.36
chip skew: 1813/1796 = 1.01
average mf latency per bank:
dram[0]:        585       538       539       566       618       591       535       645       517       547       536       572       513       522       545       566
dram[1]:        563       535       551       547       587       570       550       572       524       509       540       540       512       488       530       534
dram[2]:        551       596       587       571       601       656       584       581       536       535       575       575       514       536       543       563
dram[3]:        525       511       547       536       591       615       581       584       504       544       518       528       496       500       527       542
dram[4]:        514       530       531       545       576       608       588       552       519       528       547       547       480       505       543       557
dram[5]:        524       550       533       546       589       616       587       541       540       521       545       525       495       502       568       558
maximum mf latency per bank:
dram[0]:       1499      1311      1481      1365      1182      1038      1109      1119      1328      1661      1195      1136      1327      1311      1632      1616
dram[1]:       1261      1637      1415      1649      1391      1201      1130      1126      1426      1175      1276      1120      1173      1399      1400      1455
dram[2]:       1428      1413      1364      1490      1322      1301      1484      1227      1485      1370      1276      1411      1323      1178      1628      1488
dram[3]:       1229      1202      1111      1317      1284      1145      1086      1343      1581      1446      1157      1078      1156      1474      1328      1577
dram[4]:       1447      1439      1180      1261      1264      1255      1271      1330      1370      1745      1089      1002      1012      1300      1424      1363
dram[5]:       1177      1710      1374      1735      1332      1294      1429      1210      1348      1166      1218      1049      1243      1124      1641      1344
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41639 n_nop=27619 n_act=2274 n_pre=2258 n_req=3114 n_req_1=16 n_req_2=1590 n_req_3=1508 n_rd=5864 n_write=3624 bw_util=0.2991 bw_util_1=0.001537 bw_util_2=0.1527 bw_util_3=0.1449 blp=7.998343 blp_1= 1.253687 blp_2= 3.048830 blp_3= 2.905453
 n_activity=28952 dram_eff=0.4302 dram_eff_1=0.002211 dram_eff_2=0.2197 dram_eff_3=0.2083
bk0: 350a 28786i bk1: 356a 27540i bk2: 352a 28806i bk3: 344a 28438i bk4: 416a 25958i bk5: 416a 25347i bk6: 408a 25451i bk7: 414a 25232i bk8: 372a 28627i bk9: 374a 28873i bk10: 332a 29547i bk11: 330a 28776i bk12: 350a 30266i bk13: 352a 28906i bk14: 352a 27059i bk15: 346a 26650i 
bw_dist = 0.002	0.153	0.145	0.396	0.305
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.11782
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41639 n_nop=27667 n_act=2273 n_pre=2257 n_req=3077 n_req_1=16 n_req_2=1543 n_req_3=1518 n_rd=5828 n_write=3614 bw_util=0.2956 bw_util_1=0.001537 bw_util_2=0.1482 bw_util_3=0.1458 blp=8.172299 blp_1= 1.115385 blp_2= 2.960550 blp_3= 2.911231
 n_activity=28741 dram_eff=0.4282 dram_eff_1=0.002227 dram_eff_2=0.2147 dram_eff_3=0.2113
bk0: 348a 28103i bk1: 348a 28891i bk2: 344a 29491i bk3: 350a 28337i bk4: 414a 26140i bk5: 408a 24887i bk6: 404a 25827i bk7: 408a 24671i bk8: 372a 28845i bk9: 368a 28424i bk10: 328a 28581i bk11: 330a 28231i bk12: 356a 28344i bk13: 350a 29249i bk14: 350a 26770i bk15: 350a 27038i 
bw_dist = 0.002	0.148	0.146	0.395	0.310
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.29076
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41639 n_nop=27577 n_act=2286 n_pre=2270 n_req=3127 n_req_1=21 n_req_2=1570 n_req_3=1536 n_rd=5880 n_write=3626 bw_util=0.3004 bw_util_1=0.002017 bw_util_2=0.1508 bw_util_3=0.1476 blp=7.969520 blp_1= 1.038095 blp_2= 2.943130 blp_3= 2.969419
 n_activity=29066 dram_eff=0.4303 dram_eff_1=0.00289 dram_eff_2=0.2161 dram_eff_3=0.2114
bk0: 354a 28345i bk1: 348a 28541i bk2: 344a 28354i bk3: 362a 27676i bk4: 416a 25590i bk5: 408a 25914i bk6: 412a 26073i bk7: 418a 25184i bk8: 372a 28653i bk9: 368a 28369i bk10: 328a 29249i bk11: 338a 29465i bk12: 360a 29603i bk13: 348a 29533i bk14: 352a 26980i bk15: 352a 26449i 
bw_dist = 0.002	0.151	0.148	0.398	0.302
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.22037
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41639 n_nop=27629 n_act=2311 n_pre=2295 n_req=3060 n_req_1=20 n_req_2=1540 n_req_3=1500 n_rd=5812 n_write=3592 bw_util=0.294 bw_util_1=0.001921 bw_util_2=0.1479 bw_util_3=0.1441 blp=7.979121 blp_1= 1.056548 blp_2= 2.963534 blp_3= 2.851051
 n_activity=28807 dram_eff=0.4249 dram_eff_1=0.002777 dram_eff_2=0.2138 dram_eff_3=0.2083
bk0: 350a 29541i bk1: 344a 28265i bk2: 340a 29064i bk3: 350a 28304i bk4: 416a 26402i bk5: 412a 25776i bk6: 404a 26260i bk7: 406a 24685i bk8: 376a 28176i bk9: 364a 28102i bk10: 328a 30038i bk11: 330a 28358i bk12: 344a 29356i bk13: 352a 29163i bk14: 350a 27659i bk15: 346a 27330i 
bw_dist = 0.002	0.148	0.144	0.398	0.308
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.0384
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41639 n_nop=27565 n_act=2331 n_pre=2315 n_req=3070 n_req_1=21 n_req_2=1549 n_req_3=1500 n_rd=5824 n_write=3604 bw_util=0.2949 bw_util_1=0.002017 bw_util_2=0.1488 bw_util_3=0.1441 blp=8.189878 blp_1= 1.041162 blp_2= 3.076586 blp_3= 2.956140
 n_activity=28825 dram_eff=0.426 dram_eff_1=0.002914 dram_eff_2=0.215 dram_eff_3=0.2082
bk0: 354a 29468i bk1: 350a 27469i bk2: 346a 28859i bk3: 348a 28412i bk4: 418a 25914i bk5: 414a 25495i bk6: 408a 25098i bk7: 408a 25048i bk8: 366a 28401i bk9: 368a 28574i bk10: 324a 29983i bk11: 332a 28622i bk12: 346a 30017i bk13: 346a 28624i bk14: 350a 26057i bk15: 346a 25723i 
bw_dist = 0.002	0.149	0.144	0.397	0.308
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.22683
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41639 n_nop=27603 n_act=2296 n_pre=2280 n_req=3092 n_req_1=16 n_req_2=1562 n_req_3=1514 n_rd=5842 n_write=3618 bw_util=0.297 bw_util_1=0.001537 bw_util_2=0.1501 bw_util_3=0.1454 blp=8.271159 blp_1= 1.097458 blp_2= 2.992902 blp_3= 3.059956
 n_activity=28619 dram_eff=0.4322 dram_eff_1=0.002236 dram_eff_2=0.2183 dram_eff_3=0.2116
bk0: 356a 27668i bk1: 346a 27366i bk2: 350a 28282i bk3: 348a 29111i bk4: 414a 26227i bk5: 420a 25034i bk6: 404a 26085i bk7: 406a 24739i bk8: 372a 28773i bk9: 366a 27296i bk10: 332a 28950i bk11: 328a 29287i bk12: 352a 28954i bk13: 350a 28369i bk14: 346a 27039i bk15: 352a 25736i 
bw_dist = 0.002	0.150	0.145	0.390	0.313
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.4301

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2885, Miss = 1466, Miss_rate = 0.508, Pending_hits = 19, Reservation_fails = 388
L2_cache_bank[1]: Access = 2963, Miss = 1466, Miss_rate = 0.495, Pending_hits = 25, Reservation_fails = 954
L2_cache_bank[2]: Access = 2873, Miss = 1458, Miss_rate = 0.507, Pending_hits = 17, Reservation_fails = 371
L2_cache_bank[3]: Access = 2964, Miss = 1456, Miss_rate = 0.491, Pending_hits = 25, Reservation_fails = 656
L2_cache_bank[4]: Access = 2893, Miss = 1469, Miss_rate = 0.508, Pending_hits = 27, Reservation_fails = 717
L2_cache_bank[5]: Access = 2980, Miss = 1471, Miss_rate = 0.494, Pending_hits = 29, Reservation_fails = 816
L2_cache_bank[6]: Access = 2900, Miss = 1454, Miss_rate = 0.501, Pending_hits = 24, Reservation_fails = 929
L2_cache_bank[7]: Access = 2965, Miss = 1452, Miss_rate = 0.490, Pending_hits = 31, Reservation_fails = 1124
L2_cache_bank[8]: Access = 2935, Miss = 1457, Miss_rate = 0.496, Pending_hits = 26, Reservation_fails = 1276
L2_cache_bank[9]: Access = 2944, Miss = 1456, Miss_rate = 0.495, Pending_hits = 24, Reservation_fails = 1218
L2_cache_bank[10]: Access = 2967, Miss = 1463, Miss_rate = 0.493, Pending_hits = 27, Reservation_fails = 1302
L2_cache_bank[11]: Access = 2908, Miss = 1459, Miss_rate = 0.502, Pending_hits = 19, Reservation_fails = 946
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 2885, Miss = 1466 (0.508), PendingHit = 19 (0.00659)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 2963, Miss = 1466 (0.495), PendingHit = 25 (0.00844)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 2873, Miss = 1458 (0.507), PendingHit = 17 (0.00592)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 2964, Miss = 1456 (0.491), PendingHit = 25 (0.00843)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 2893, Miss = 1469 (0.508), PendingHit = 27 (0.00933)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 2980, Miss = 1471 (0.494), PendingHit = 29 (0.00973)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 2900, Miss = 1454 (0.501), PendingHit = 24 (0.00828)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 2965, Miss = 1452 (0.49), PendingHit = 31 (0.0105)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 2935, Miss = 1457 (0.496), PendingHit = 26 (0.00886)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 2944, Miss = 1456 (0.495), PendingHit = 24 (0.00815)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 2967, Miss = 1463 (0.493), PendingHit = 27 (0.0091)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 2908, Miss = 1459 (0.502), PendingHit = 19 (0.00653)
L2 Cache Total Miss Rate = 0.498
Stream 1: L2 Cache Miss Rate = 0.064
Stream 2: L2 Cache Miss Rate = 0.525
Stream 3: L2 Cache Miss Rate = 0.474
Stream 1: Accesses  = 1725
Stream 1: Misses  = 111
Stream 2: Accesses  = 16728
Stream 2: Misses  = 8782
Stream 3: Accesses  = 18449
Stream 3: Misses  = 8745
Stream 1+2: Accesses  = 18453
Stream 1+2: Misses  = 8893
Stream 1+2+3: Accesses  = 36902
Stream 1+2+3: Misses  = 17638
Total Accesses  = 35177
MPKI-CORES
CORE_L2MPKI_0	0.021
CORE_L2MPKI_1	0.017
CORE_L2MPKI_2	0.016
CORE_L2MPKI_3	0.004
CORE_L2MPKI_4	0.025
CORE_L2MPKI_5	0.003
CORE_L2MPKI_6	0.003
CORE_L2MPKI_7	0.000
CORE_L2MPKI_8	0.004
CORE_L2MPKI_9	0.000
CORE_L2MPKI_10	0.001
CORE_L2MPKI_11	0.001
CORE_L2MPKI_12	0.000
CORE_L2MPKI_13	0.002
CORE_L2MPKI_14	0.000
CORE_L2MPKI_15	0.000
CORE_L2MPKI_16	0.001
CORE_L2MPKI_17	0.000
CORE_L2MPKI_18	0.000
CORE_L2MPKI_19	0.000
CORE_L2MPKI_20	1.147
CORE_L2MPKI_21	1.153
CORE_L2MPKI_22	1.211
CORE_L2MPKI_23	1.161
CORE_L2MPKI_24	1.132
CORE_L2MPKI_25	1.200
CORE_L2MPKI_26	1.164
CORE_L2MPKI_27	1.167
CORE_L2MPKI_28	1.203
CORE_L2MPKI_29	1.141
CORE_L2MPKI_30	1.136
CORE_L2MPKI_31	1.126
CORE_L2MPKI_32	1.125
CORE_L2MPKI_33	1.174
CORE_L2MPKI_34	1.220
CORE_L2MPKI_35	1.133
CORE_L2MPKI_36	1.156
CORE_L2MPKI_37	1.147
CORE_L2MPKI_38	1.153
CORE_L2MPKI_39	1.127
CORE_L2MPKI_40	1.161
CORE_L2MPKI_41	1.150
CORE_L2MPKI_42	1.130
CORE_L2MPKI_43	1.124
CORE_L2MPKI_44	1.153
CORE_L2MPKI_45	1.137
CORE_L2MPKI_46	1.135
CORE_L2MPKI_47	1.155
CORE_L2MPKI_48	1.142
CORE_L2MPKI_49	1.147
CORE_L2MPKI_50	1.159
CORE_L2MPKI_51	1.142
CORE_L2MPKI_52	1.175
CORE_L2MPKI_53	1.135
CORE_L2MPKI_54	1.136
CORE_L2MPKI_55	1.125
CORE_L2MPKI_56	1.122
CORE_L2MPKI_57	1.124
CORE_L2MPKI_58	1.139
CORE_L2MPKI_59	1.121
Avg_MPKI_Stream1= 0.005
Avg_MPKI_Stream2= 1.159
Avg_MPKI_Stream3= 1.141
MISSES-CORES
CORE_MISSES_0	25
CORE_MISSES_1	20
CORE_MISSES_2	18
CORE_MISSES_3	5
CORE_MISSES_4	28
CORE_MISSES_5	3
CORE_MISSES_6	3
CORE_MISSES_7	0
CORE_MISSES_8	4
CORE_MISSES_9	0
CORE_MISSES_10	1
CORE_MISSES_11	1
CORE_MISSES_12	0
CORE_MISSES_13	2
CORE_MISSES_14	0
CORE_MISSES_15	0
CORE_MISSES_16	1
CORE_MISSES_17	0
CORE_MISSES_18	0
CORE_MISSES_19	0
CORE_MISSES_20	407
CORE_MISSES_21	409
CORE_MISSES_22	519
CORE_MISSES_23	412
CORE_MISSES_24	435
CORE_MISSES_25	479
CORE_MISSES_26	482
CORE_MISSES_27	483
CORE_MISSES_28	480
CORE_MISSES_29	405
CORE_MISSES_30	403
CORE_MISSES_31	416
CORE_MISSES_32	399
CORE_MISSES_33	486
CORE_MISSES_34	505
CORE_MISSES_35	402
CORE_MISSES_36	410
CORE_MISSES_37	441
CORE_MISSES_38	409
CORE_MISSES_39	400
CORE_MISSES_40	412
CORE_MISSES_41	459
CORE_MISSES_42	401
CORE_MISSES_43	432
CORE_MISSES_44	409
CORE_MISSES_45	437
CORE_MISSES_46	470
CORE_MISSES_47	427
CORE_MISSES_48	456
CORE_MISSES_49	441
CORE_MISSES_50	497
CORE_MISSES_51	439
CORE_MISSES_52	417
CORE_MISSES_53	453
CORE_MISSES_54	403
CORE_MISSES_55	399
CORE_MISSES_56	398
CORE_MISSES_57	432
CORE_MISSES_58	421
CORE_MISSES_59	431
L2_MISSES = 17527
L2_total_cache_accesses = 35177
L2_total_cache_misses = 17527
L2_total_cache_miss_rate = 0.4983
L2_total_cache_pending_hits = 293
L2_total_cache_reservation_fails = 10697
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 410
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 84
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16427
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5838
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 654
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 103
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 46
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 1865
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15369
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1015
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 5
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 832
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 100
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 37
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2889
L2_cache_data_port_util = 0.282
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=110124
icnt_total_pkts_simt_to_mem=100730
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =     732.9279
gpu_ipc_2 =     239.9787
gpu_ipc_3 =     239.9711
gpu_tot_sim_cycle_stream_1 = 31544
gpu_tot_sim_cycle_stream_2 = 31542
gpu_tot_sim_cycle_stream_3 = 31543
gpu_sim_insn_1 = 23119478
gpu_sim_insn_2 = 7569408
gpu_sim_insn_3 = 7569408
gpu_sim_cycle = 31545
gpu_sim_insn = 38258294
gpu_ipc =    1212.8165
gpu_tot_sim_cycle = 31545
gpu_tot_sim_insn = 38258294
gpu_tot_ipc =    1212.8165
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 95078
gpu_stall_icnt2sh    = 42628
gpu_total_sim_rate=429868

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 641756
	L1I_total_cache_misses = 14138
	L1I_total_cache_miss_rate = 0.0220
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 32, Miss = 25, Miss_rate = 0.781, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[1]: Access = 32, Miss = 28, Miss_rate = 0.875, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[2]: Access = 32, Miss = 28, Miss_rate = 0.875, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[3]: Access = 32, Miss = 27, Miss_rate = 0.844, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[4]: Access = 32, Miss = 24, Miss_rate = 0.750, Pending_hits = 8, Reservation_fails = 0
	L1D_cache_core[5]: Access = 32, Miss = 28, Miss_rate = 0.875, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[6]: Access = 32, Miss = 27, Miss_rate = 0.844, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[7]: Access = 32, Miss = 29, Miss_rate = 0.906, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[8]: Access = 32, Miss = 22, Miss_rate = 0.688, Pending_hits = 10, Reservation_fails = 0
	L1D_cache_core[9]: Access = 32, Miss = 27, Miss_rate = 0.844, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[10]: Access = 32, Miss = 31, Miss_rate = 0.969, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[11]: Access = 32, Miss = 28, Miss_rate = 0.875, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[12]: Access = 32, Miss = 27, Miss_rate = 0.844, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[13]: Access = 32, Miss = 29, Miss_rate = 0.906, Pending_hits = 3, Reservation_fails = 0
	L1D_cache_core[14]: Access = 32, Miss = 30, Miss_rate = 0.938, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[15]: Access = 32, Miss = 28, Miss_rate = 0.875, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[16]: Access = 32, Miss = 17, Miss_rate = 0.531, Pending_hits = 15, Reservation_fails = 0
	L1D_cache_core[17]: Access = 32, Miss = 25, Miss_rate = 0.781, Pending_hits = 7, Reservation_fails = 0
	L1D_cache_core[18]: Access = 32, Miss = 27, Miss_rate = 0.844, Pending_hits = 5, Reservation_fails = 0
	L1D_cache_core[19]: Access = 32, Miss = 30, Miss_rate = 0.938, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[20]: Access = 768, Miss = 616, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 5044
	L1D_cache_core[21]: Access = 768, Miss = 592, Miss_rate = 0.771, Pending_hits = 0, Reservation_fails = 4196
	L1D_cache_core[22]: Access = 928, Miss = 732, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 4942
	L1D_cache_core[23]: Access = 768, Miss = 600, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 3987
	L1D_cache_core[24]: Access = 832, Miss = 634, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 4671
	L1D_cache_core[25]: Access = 864, Miss = 679, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 5725
	L1D_cache_core[26]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 3986
	L1D_cache_core[27]: Access = 896, Miss = 731, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 4321
	L1D_cache_core[28]: Access = 864, Miss = 694, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 5015
	L1D_cache_core[29]: Access = 768, Miss = 600, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 4635
	L1D_cache_core[30]: Access = 768, Miss = 601, Miss_rate = 0.783, Pending_hits = 0, Reservation_fails = 3906
	L1D_cache_core[31]: Access = 800, Miss = 646, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 4356
	L1D_cache_core[32]: Access = 768, Miss = 616, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 4104
	L1D_cache_core[33]: Access = 896, Miss = 730, Miss_rate = 0.815, Pending_hits = 0, Reservation_fails = 4628
	L1D_cache_core[34]: Access = 896, Miss = 732, Miss_rate = 0.817, Pending_hits = 0, Reservation_fails = 5447
	L1D_cache_core[35]: Access = 768, Miss = 624, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 4773
	L1D_cache_core[36]: Access = 768, Miss = 600, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 4468
	L1D_cache_core[37]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 4848
	L1D_cache_core[38]: Access = 768, Miss = 618, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 4981
	L1D_cache_core[39]: Access = 768, Miss = 612, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 4540
	L1D_cache_core[40]: Access = 768, Miss = 632, Miss_rate = 0.823, Pending_hits = 0, Reservation_fails = 5789
	L1D_cache_core[41]: Access = 864, Miss = 692, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 4200
	L1D_cache_core[42]: Access = 768, Miss = 624, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 5521
	L1D_cache_core[43]: Access = 832, Miss = 655, Miss_rate = 0.787, Pending_hits = 0, Reservation_fails = 4152
	L1D_cache_core[44]: Access = 768, Miss = 604, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 5402
	L1D_cache_core[45]: Access = 832, Miss = 665, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 4031
	L1D_cache_core[46]: Access = 896, Miss = 741, Miss_rate = 0.827, Pending_hits = 0, Reservation_fails = 3974
	L1D_cache_core[47]: Access = 800, Miss = 626, Miss_rate = 0.782, Pending_hits = 0, Reservation_fails = 4660
	L1D_cache_core[48]: Access = 864, Miss = 689, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 5511
	L1D_cache_core[49]: Access = 832, Miss = 673, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 5111
	L1D_cache_core[50]: Access = 928, Miss = 744, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 4582
	L1D_cache_core[51]: Access = 832, Miss = 662, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 4576
	L1D_cache_core[52]: Access = 768, Miss = 625, Miss_rate = 0.814, Pending_hits = 0, Reservation_fails = 5255
	L1D_cache_core[53]: Access = 864, Miss = 702, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 4081
	L1D_cache_core[54]: Access = 768, Miss = 632, Miss_rate = 0.823, Pending_hits = 0, Reservation_fails = 5133
	L1D_cache_core[55]: Access = 768, Miss = 610, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 4654
	L1D_cache_core[56]: Access = 768, Miss = 616, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 5200
	L1D_cache_core[57]: Access = 832, Miss = 660, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 5274
	L1D_cache_core[58]: Access = 800, Miss = 636, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 4203
	L1D_cache_core[59]: Access = 832, Miss = 671, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 4612
	L1D_total_cache_accesses = 33408
	L1D_total_cache_misses = 26697
	L1D_total_cache_miss_rate = 0.7991
	L1D_total_cache_pending_hits = 103
	L1D_total_cache_reservation_fails = 188494
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 19232
	L1C_total_cache_misses = 1912
	L1C_total_cache_miss_rate = 0.0994
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 262321
	L1T_total_cache_misses = 803
	L1T_total_cache_miss_rate = 0.0031
	L1T_total_cache_pending_hits = 261518
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 103
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16921
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 45290
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 17320
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1912
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 261518
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 803
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6608
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9776
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 143204
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 627618
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 14138
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
2870, 2802, 2845, 2742, 2845, 2702, 2845, 2549, 2770, 2389, 2645, 2150, 2342, 1868, 1984, 1415, 
gpgpu_n_tot_thrd_icount = 39776128
gpgpu_n_tot_w_icount = 1243004
gpgpu_n_stall_shd_mem = 414314
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16921
gpgpu_n_mem_write_global = 16384
gpgpu_n_mem_texture = 803
gpgpu_n_mem_const = 100
gpgpu_n_load_insn  = 526848
gpgpu_n_store_insn = 524288
gpgpu_n_shmem_insn = 4079324
gpgpu_n_tex_insn = 1188826
gpgpu_n_const_mem_insn = 458752
gpgpu_n_param_mem_insn = 153152
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 188974
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:432533	W0_Idle:550459	W0_Scoreboard:1559094	W1:0	W2:744	W3:2200	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:8480	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:128460	W29:229157	W30:0	W31:0	W32:874273
Warp Occupancy Distribution:
Stall:152458	W0_Idle:179598	W0_Scoreboard:159518	W1:0	W2:744	W3:2200	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:8480	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:128460	W29:229157	W30:0	W31:0	W32:401185
Warp Occupancy Distribution:
Stall:140017	W0_Idle:200843	W0_Scoreboard:684396	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:236544
warp_utilization0: 0.328450
warp_utilization1: 0.610418
warp_utilization2: 0.187466
traffic_breakdown_coretomem[CONST_ACC_R] = 800 {8:100,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 135368 {8:16921,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2228224 {136:16384,}
traffic_breakdown_coretomem[INST_ACC_R] = 7888 {8:986,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 6424 {8:803,}
traffic_breakdown_memtocore[CONST_ACC_R] = 7200 {72:100,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2301256 {136:16921,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 131072 {8:16384,}
traffic_breakdown_memtocore[INST_ACC_R] = 131104 {136:964,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 109208 {136:803,}
maxmrqlatency = 1031 
maxdqlatency = 0 
maxmflatency = 1745 
averagemflatency = 457 
averagemflatency_1 = 400 
averagemflatency_2= 458 
averagemflatency_3 = 460 
averagemrqlatency_1 = 21 
averagemrqlatency_2 = 45 
averagemrqlatency_3 = 50 
max_icnt2mem_latency = 1131 
max_icnt2sh_latency = 31544 
mrq_lat_table:9650 	578 	863 	1456 	3337 	4461 	4896 	2646 	415 	61 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	32 	31 	62 	5620 	16559 	11319 	585 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	7847 	3382 	3159 	4590 	10664 	4864 	684 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	6243 	10685 	884 	12 	0 	0 	0 	0 	0 	0 	5120 	11264 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	3 	1 	0 	9 	25 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12        18        16         9         6        10        10         8         7         7         8         6        32        32        16         8 
dram[1]:         8        11        16         8         8         8         9         8         5         6         7         6        32        32        18        10 
dram[2]:        12        12        16        12        10        10         7        12         5         5         6         7        32        32        11        10 
dram[3]:        11         7        16        11         8         8         6         7        17         8        10         6        32        32         8        20 
dram[4]:         7        18        12        12         6         8         6         8         6         4         6         5        32        32         9         8 
dram[5]:         8        12        12        12         8        15         8         6         5         6         6         8        32        32        14        14 
maximum service time to same row:
dram[0]:      6275      6720      8072      6568      7101      6754      6690      6176      7061      7212      7447      6367     10696     10538      6629      6610 
dram[1]:      5900      6038      8379      5977      6901      7039      6848      6537      6852      7400      7082      7240     10590     10481      6555      6602 
dram[2]:      6574      4645      8386      5025      6838      6591      6398      6500      6786      6863      6709      6899     10722     10483      6527      6926 
dram[3]:      6361      3819      8311      4273      6894      6825      6856      6556      7503      7232      7537      6922     10658     10526      6731      6772 
dram[4]:      6763      5792      7603      4323      6498      7042      6448      6666      7016      7417      7614      7151     10566     10575      6485      7063 
dram[5]:      6527      7103      7599      4955      6201      7010      6791      6965      6577      7113      7423      7255     10386     10631      7093      6722 
average row accesses per activate:
dram[0]:  2.058394  2.064286  2.102941  1.971631  2.011834  2.243421  2.068323  2.146497  1.900000  1.980520  1.970370  1.795918  2.600000  2.532110  2.149254  2.073529 
dram[1]:  1.992908  2.136364  1.944444  2.028777  2.079755  2.196079  2.177632  2.162338  1.893750  2.006667  1.718954  1.892857  2.384615  2.235772  2.403361  2.142857 
dram[2]:  1.958904  2.137405  1.985714  2.048951  2.060606  2.190789  2.255033  2.106250  1.825301  1.835366  1.962687  2.000000  2.644860  2.362069  1.986207  2.165414 
dram[3]:  2.007143  1.816993  2.044445  1.856209  2.005882  2.106250  2.171053  2.121795  2.067114  1.789157  2.079365  1.619632  2.316239  2.272727  2.007042  2.611111 
dram[4]:  2.072464  2.000000  1.978873  1.867550  1.942857  2.073620  2.030488  2.121019  1.770588  1.941558  1.984733  1.955882  2.407080  2.296610  2.042857  2.058394 
dram[5]:  1.965986  2.120301  1.986014  1.985816  2.230263  2.227273  2.088608  2.088050  1.836364  1.948052  1.716129  2.079365  2.156250  2.280992  2.195312  2.174242 
average row locality = 28364/13770 = 2.059840
average row locality_1 = 9941/5992 = 1.659045
average row locality_2 = 9335/3861 = 2.417768
average row locality_3 = 9088/3917 = 2.320143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       175       178       176       172       208       208       204       207       186       187       166       165       175       176       176       173 
dram[1]:       174       174       172       175       207       204       202       204       186       184       164       165       178       175       175       175 
dram[2]:       177       174       172       181       208       204       206       209       186       184       164       169       180       174       176       176 
dram[3]:       175       172       170       175       208       206       202       203       188       182       164       165       172       176       175       173 
dram[4]:       177       175       173       174       209       207       204       204       183       184       162       166       173       173       175       173 
dram[5]:       178       173       175       174       207       210       202       203       186       183       166       164       176       175       173       176 
total reads: 17525
bank skew: 210/162 = 1.30
chip skew: 2940/2906 = 1.01
number of total write accesses:
dram[0]:       107       111       110       106       132       133       129       130       118       118       100        99        98       100       112       109 
dram[1]:       107       108       108       107       132       132       129       129       117       117        99       100       101       100       111       110 
dram[2]:       109       106       106       112       132       129       130       128       117       117        99       101       103       100       112       112 
dram[3]:       106       106       106       109       133       131       128       128       120       115        98        99        99        99       110       109 
dram[4]:       109       109       108       108       131       131       129       129       118       115        98       100        99        98       111       109 
dram[5]:       111       109       109       106       132       133       128       129       117       117       100        98       100       101       108       111 
total reads: 10839
bank skew: 133/98 = 1.36
chip skew: 1813/1796 = 1.01
average mf latency per bank:
dram[0]:        585       538       539       566       618       591       535       645       517       547       536       572       513       522       545       566
dram[1]:        563       535       551       547       587       570       550       572       524       509       540       540       512       488       530       534
dram[2]:        551       596       587       571       601       656       584       581       536       535       575       575       514       536       543       563
dram[3]:        525       511       547       536       591       615       581       584       504       544       518       528       496       500       527       542
dram[4]:        514       530       531       545       576       608       588       552       519       528       547       547       480       505       543       557
dram[5]:        524       550       533       546       589       616       587       541       540       521       545       525       495       502       568       558
maximum mf latency per bank:
dram[0]:       1499      1311      1481      1365      1182      1038      1109      1119      1328      1661      1195      1136      1327      1311      1632      1616
dram[1]:       1261      1637      1415      1649      1391      1201      1130      1126      1426      1175      1276      1120      1173      1399      1400      1455
dram[2]:       1428      1413      1364      1490      1322      1301      1484      1227      1485      1370      1276      1411      1323      1178      1628      1488
dram[3]:       1229      1202      1111      1317      1284      1145      1086      1343      1581      1446      1157      1078      1156      1474      1328      1577
dram[4]:       1447      1439      1180      1261      1264      1255      1271      1330      1370      1745      1089      1002      1012      1300      1424      1363
dram[5]:       1177      1710      1374      1735      1332      1294      1429      1210      1348      1166      1218      1049      1243      1124      1641      1344
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41639 n_nop=27619 n_act=2274 n_pre=2258 n_req=3114 n_req_1=16 n_req_2=1590 n_req_3=1508 n_rd=5864 n_write=3624 bw_util=0.2991 bw_util_1=0.001537 bw_util_2=0.1527 bw_util_3=0.1449 blp=7.998343 blp_1= 1.253687 blp_2= 3.048830 blp_3= 2.905453
 n_activity=28952 dram_eff=0.4302 dram_eff_1=0.002211 dram_eff_2=0.2197 dram_eff_3=0.2083
bk0: 350a 28786i bk1: 356a 27540i bk2: 352a 28806i bk3: 344a 28438i bk4: 416a 25958i bk5: 416a 25347i bk6: 408a 25451i bk7: 414a 25232i bk8: 372a 28627i bk9: 374a 28873i bk10: 332a 29547i bk11: 330a 28776i bk12: 350a 30266i bk13: 352a 28906i bk14: 352a 27059i bk15: 346a 26650i 
bw_dist = 0.002	0.153	0.145	0.396	0.305
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.11782
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41639 n_nop=27667 n_act=2273 n_pre=2257 n_req=3077 n_req_1=16 n_req_2=1543 n_req_3=1518 n_rd=5828 n_write=3614 bw_util=0.2956 bw_util_1=0.001537 bw_util_2=0.1482 bw_util_3=0.1458 blp=8.172299 blp_1= 1.115385 blp_2= 2.960550 blp_3= 2.911231
 n_activity=28741 dram_eff=0.4282 dram_eff_1=0.002227 dram_eff_2=0.2147 dram_eff_3=0.2113
bk0: 348a 28103i bk1: 348a 28891i bk2: 344a 29491i bk3: 350a 28337i bk4: 414a 26140i bk5: 408a 24887i bk6: 404a 25827i bk7: 408a 24671i bk8: 372a 28845i bk9: 368a 28424i bk10: 328a 28581i bk11: 330a 28231i bk12: 356a 28344i bk13: 350a 29249i bk14: 350a 26770i bk15: 350a 27038i 
bw_dist = 0.002	0.148	0.146	0.395	0.310
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.29076
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41639 n_nop=27577 n_act=2286 n_pre=2270 n_req=3127 n_req_1=21 n_req_2=1570 n_req_3=1536 n_rd=5880 n_write=3626 bw_util=0.3004 bw_util_1=0.002017 bw_util_2=0.1508 bw_util_3=0.1476 blp=7.969520 blp_1= 1.038095 blp_2= 2.943130 blp_3= 2.969419
 n_activity=29066 dram_eff=0.4303 dram_eff_1=0.00289 dram_eff_2=0.2161 dram_eff_3=0.2114
bk0: 354a 28345i bk1: 348a 28541i bk2: 344a 28354i bk3: 362a 27676i bk4: 416a 25590i bk5: 408a 25914i bk6: 412a 26073i bk7: 418a 25184i bk8: 372a 28653i bk9: 368a 28369i bk10: 328a 29249i bk11: 338a 29465i bk12: 360a 29603i bk13: 348a 29533i bk14: 352a 26980i bk15: 352a 26449i 
bw_dist = 0.002	0.151	0.148	0.398	0.302
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.22037
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41639 n_nop=27629 n_act=2311 n_pre=2295 n_req=3060 n_req_1=20 n_req_2=1540 n_req_3=1500 n_rd=5812 n_write=3592 bw_util=0.294 bw_util_1=0.001921 bw_util_2=0.1479 bw_util_3=0.1441 blp=7.979121 blp_1= 1.056548 blp_2= 2.963534 blp_3= 2.851051
 n_activity=28807 dram_eff=0.4249 dram_eff_1=0.002777 dram_eff_2=0.2138 dram_eff_3=0.2083
bk0: 350a 29541i bk1: 344a 28265i bk2: 340a 29064i bk3: 350a 28304i bk4: 416a 26402i bk5: 412a 25776i bk6: 404a 26260i bk7: 406a 24685i bk8: 376a 28176i bk9: 364a 28102i bk10: 328a 30038i bk11: 330a 28358i bk12: 344a 29356i bk13: 352a 29163i bk14: 350a 27659i bk15: 346a 27330i 
bw_dist = 0.002	0.148	0.144	0.398	0.308
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.0384
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41639 n_nop=27565 n_act=2331 n_pre=2315 n_req=3070 n_req_1=21 n_req_2=1549 n_req_3=1500 n_rd=5824 n_write=3604 bw_util=0.2949 bw_util_1=0.002017 bw_util_2=0.1488 bw_util_3=0.1441 blp=8.189878 blp_1= 1.041162 blp_2= 3.076586 blp_3= 2.956140
 n_activity=28825 dram_eff=0.426 dram_eff_1=0.002914 dram_eff_2=0.215 dram_eff_3=0.2082
bk0: 354a 29468i bk1: 350a 27469i bk2: 346a 28859i bk3: 348a 28412i bk4: 418a 25914i bk5: 414a 25495i bk6: 408a 25098i bk7: 408a 25048i bk8: 366a 28401i bk9: 368a 28574i bk10: 324a 29983i bk11: 332a 28622i bk12: 346a 30017i bk13: 346a 28624i bk14: 350a 26057i bk15: 346a 25723i 
bw_dist = 0.002	0.149	0.144	0.397	0.308
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.22683
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41639 n_nop=27603 n_act=2296 n_pre=2280 n_req=3092 n_req_1=16 n_req_2=1562 n_req_3=1514 n_rd=5842 n_write=3618 bw_util=0.297 bw_util_1=0.001537 bw_util_2=0.1501 bw_util_3=0.1454 blp=8.271159 blp_1= 1.097458 blp_2= 2.992902 blp_3= 3.059956
 n_activity=28619 dram_eff=0.4322 dram_eff_1=0.002236 dram_eff_2=0.2183 dram_eff_3=0.2116
bk0: 356a 27668i bk1: 346a 27366i bk2: 350a 28282i bk3: 348a 29111i bk4: 414a 26227i bk5: 420a 25034i bk6: 404a 26085i bk7: 406a 24739i bk8: 372a 28773i bk9: 366a 27296i bk10: 332a 28950i bk11: 328a 29287i bk12: 352a 28954i bk13: 350a 28369i bk14: 346a 27039i bk15: 352a 25736i 
bw_dist = 0.002	0.150	0.145	0.390	0.313
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.4301

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2885, Miss = 1466, Miss_rate = 0.508, Pending_hits = 19, Reservation_fails = 388
L2_cache_bank[1]: Access = 2963, Miss = 1466, Miss_rate = 0.495, Pending_hits = 25, Reservation_fails = 954
L2_cache_bank[2]: Access = 2873, Miss = 1458, Miss_rate = 0.507, Pending_hits = 17, Reservation_fails = 371
L2_cache_bank[3]: Access = 2964, Miss = 1456, Miss_rate = 0.491, Pending_hits = 25, Reservation_fails = 656
L2_cache_bank[4]: Access = 2893, Miss = 1469, Miss_rate = 0.508, Pending_hits = 27, Reservation_fails = 717
L2_cache_bank[5]: Access = 2980, Miss = 1471, Miss_rate = 0.494, Pending_hits = 29, Reservation_fails = 816
L2_cache_bank[6]: Access = 2900, Miss = 1454, Miss_rate = 0.501, Pending_hits = 24, Reservation_fails = 929
L2_cache_bank[7]: Access = 2965, Miss = 1452, Miss_rate = 0.490, Pending_hits = 31, Reservation_fails = 1124
L2_cache_bank[8]: Access = 2935, Miss = 1457, Miss_rate = 0.496, Pending_hits = 26, Reservation_fails = 1276
L2_cache_bank[9]: Access = 2944, Miss = 1456, Miss_rate = 0.495, Pending_hits = 24, Reservation_fails = 1218
L2_cache_bank[10]: Access = 2967, Miss = 1463, Miss_rate = 0.493, Pending_hits = 27, Reservation_fails = 1302
L2_cache_bank[11]: Access = 2908, Miss = 1459, Miss_rate = 0.502, Pending_hits = 19, Reservation_fails = 946
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 2885, Miss = 1466 (0.508), PendingHit = 19 (0.00659)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 2963, Miss = 1466 (0.495), PendingHit = 25 (0.00844)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 2873, Miss = 1458 (0.507), PendingHit = 17 (0.00592)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 2964, Miss = 1456 (0.491), PendingHit = 25 (0.00843)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 2893, Miss = 1469 (0.508), PendingHit = 27 (0.00933)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 2980, Miss = 1471 (0.494), PendingHit = 29 (0.00973)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 2900, Miss = 1454 (0.501), PendingHit = 24 (0.00828)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 2965, Miss = 1452 (0.49), PendingHit = 31 (0.0105)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 2935, Miss = 1457 (0.496), PendingHit = 26 (0.00886)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 2944, Miss = 1456 (0.495), PendingHit = 24 (0.00815)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 2967, Miss = 1463 (0.493), PendingHit = 27 (0.0091)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 2908, Miss = 1459 (0.502), PendingHit = 19 (0.00653)
L2 Cache Total Miss Rate = 0.498
Stream 1: L2 Cache Miss Rate = 0.064
Stream 2: L2 Cache Miss Rate = 0.525
Stream 3: L2 Cache Miss Rate = 0.474
Stream 1: Accesses  = 1725
Stream 1: Misses  = 111
Stream 2: Accesses  = 16728
Stream 2: Misses  = 8782
Stream 3: Accesses  = 18449
Stream 3: Misses  = 8745
Stream 1+2: Accesses  = 18453
Stream 1+2: Misses  = 8893
Stream 1+2+3: Accesses  = 36902
Stream 1+2+3: Misses  = 17638
Total Accesses  = 35177
MPKI-CORES
CORE_L2MPKI_0	0.021
CORE_L2MPKI_1	0.017
CORE_L2MPKI_2	0.016
CORE_L2MPKI_3	0.004
CORE_L2MPKI_4	0.025
CORE_L2MPKI_5	0.003
CORE_L2MPKI_6	0.003
CORE_L2MPKI_7	0.000
CORE_L2MPKI_8	0.004
CORE_L2MPKI_9	0.000
CORE_L2MPKI_10	0.001
CORE_L2MPKI_11	0.001
CORE_L2MPKI_12	0.000
CORE_L2MPKI_13	0.002
CORE_L2MPKI_14	0.000
CORE_L2MPKI_15	0.000
CORE_L2MPKI_16	0.001
CORE_L2MPKI_17	0.000
CORE_L2MPKI_18	0.000
CORE_L2MPKI_19	0.000
CORE_L2MPKI_20	1.147
CORE_L2MPKI_21	1.153
CORE_L2MPKI_22	1.211
CORE_L2MPKI_23	1.161
CORE_L2MPKI_24	1.132
CORE_L2MPKI_25	1.200
CORE_L2MPKI_26	1.164
CORE_L2MPKI_27	1.167
CORE_L2MPKI_28	1.203
CORE_L2MPKI_29	1.141
CORE_L2MPKI_30	1.136
CORE_L2MPKI_31	1.126
CORE_L2MPKI_32	1.125
CORE_L2MPKI_33	1.174
CORE_L2MPKI_34	1.220
CORE_L2MPKI_35	1.133
CORE_L2MPKI_36	1.156
CORE_L2MPKI_37	1.147
CORE_L2MPKI_38	1.153
CORE_L2MPKI_39	1.127
CORE_L2MPKI_40	1.161
CORE_L2MPKI_41	1.150
CORE_L2MPKI_42	1.130
CORE_L2MPKI_43	1.124
CORE_L2MPKI_44	1.153
CORE_L2MPKI_45	1.137
CORE_L2MPKI_46	1.135
CORE_L2MPKI_47	1.155
CORE_L2MPKI_48	1.142
CORE_L2MPKI_49	1.147
CORE_L2MPKI_50	1.159
CORE_L2MPKI_51	1.142
CORE_L2MPKI_52	1.175
CORE_L2MPKI_53	1.135
CORE_L2MPKI_54	1.136
CORE_L2MPKI_55	1.125
CORE_L2MPKI_56	1.122
CORE_L2MPKI_57	1.124
CORE_L2MPKI_58	1.139
CORE_L2MPKI_59	1.121
Avg_MPKI_Stream1= 0.005
Avg_MPKI_Stream2= 1.159
Avg_MPKI_Stream3= 1.141
MISSES-CORES
CORE_MISSES_0	25
CORE_MISSES_1	20
CORE_MISSES_2	18
CORE_MISSES_3	5
CORE_MISSES_4	28
CORE_MISSES_5	3
CORE_MISSES_6	3
CORE_MISSES_7	0
CORE_MISSES_8	4
CORE_MISSES_9	0
CORE_MISSES_10	1
CORE_MISSES_11	1
CORE_MISSES_12	0
CORE_MISSES_13	2
CORE_MISSES_14	0
CORE_MISSES_15	0
CORE_MISSES_16	1
CORE_MISSES_17	0
CORE_MISSES_18	0
CORE_MISSES_19	0
CORE_MISSES_20	407
CORE_MISSES_21	409
CORE_MISSES_22	519
CORE_MISSES_23	412
CORE_MISSES_24	435
CORE_MISSES_25	479
CORE_MISSES_26	482
CORE_MISSES_27	483
CORE_MISSES_28	480
CORE_MISSES_29	405
CORE_MISSES_30	403
CORE_MISSES_31	416
CORE_MISSES_32	399
CORE_MISSES_33	486
CORE_MISSES_34	505
CORE_MISSES_35	402
CORE_MISSES_36	410
CORE_MISSES_37	441
CORE_MISSES_38	409
CORE_MISSES_39	400
CORE_MISSES_40	412
CORE_MISSES_41	459
CORE_MISSES_42	401
CORE_MISSES_43	432
CORE_MISSES_44	409
CORE_MISSES_45	437
CORE_MISSES_46	470
CORE_MISSES_47	427
CORE_MISSES_48	456
CORE_MISSES_49	441
CORE_MISSES_50	497
CORE_MISSES_51	439
CORE_MISSES_52	417
CORE_MISSES_53	453
CORE_MISSES_54	403
CORE_MISSES_55	399
CORE_MISSES_56	398
CORE_MISSES_57	432
CORE_MISSES_58	421
CORE_MISSES_59	431
L2_MISSES = 17527
L2_total_cache_accesses = 35177
L2_total_cache_misses = 17527
L2_total_cache_miss_rate = 0.4983
L2_total_cache_pending_hits = 293
L2_total_cache_reservation_fails = 10697
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 410
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 84
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16427
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5838
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 654
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 103
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 46
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 1865
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15369
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1015
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 5
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 832
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 100
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 37
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2889
L2_cache_data_port_util = 0.282
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=110124
icnt_total_pkts_simt_to_mem=100730
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =     678.7000
gpu_ipc_2 =     220.6665
gpu_ipc_3 =     219.1808
gpu_tot_sim_cycle_stream_1 = 69073
gpu_tot_sim_cycle_stream_2 = 69069
gpu_tot_sim_cycle_stream_3 = 69070
gpu_sim_insn_1 = 46879843
gpu_sim_insn_2 = 15241216
gpu_sim_insn_3 = 15138816
gpu_sim_cycle = 69074
gpu_sim_insn = 77259875
gpu_ipc =    1118.5088
gpu_tot_sim_cycle = 69074
gpu_tot_sim_insn = 77259875
gpu_tot_ipc =    1118.5088
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 261053
gpu_stall_icnt2sh    = 56083
gpu_total_sim_rate=386299

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1296452
	L1I_total_cache_misses = 25905
	L1I_total_cache_miss_rate = 0.0200
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 17569
L1D_cache:
	L1D_cache_core[0]: Access = 264, Miss = 248, Miss_rate = 0.939, Pending_hits = 16, Reservation_fails = 1083
	L1D_cache_core[1]: Access = 272, Miss = 260, Miss_rate = 0.956, Pending_hits = 12, Reservation_fails = 4027
	L1D_cache_core[2]: Access = 264, Miss = 253, Miss_rate = 0.958, Pending_hits = 11, Reservation_fails = 4894
	L1D_cache_core[3]: Access = 272, Miss = 258, Miss_rate = 0.949, Pending_hits = 14, Reservation_fails = 4657
	L1D_cache_core[4]: Access = 256, Miss = 240, Miss_rate = 0.938, Pending_hits = 16, Reservation_fails = 4494
	L1D_cache_core[5]: Access = 272, Miss = 261, Miss_rate = 0.960, Pending_hits = 9, Reservation_fails = 5736
	L1D_cache_core[6]: Access = 264, Miss = 258, Miss_rate = 0.977, Pending_hits = 6, Reservation_fails = 6402
	L1D_cache_core[7]: Access = 264, Miss = 253, Miss_rate = 0.958, Pending_hits = 5, Reservation_fails = 6873
	L1D_cache_core[8]: Access = 256, Miss = 233, Miss_rate = 0.910, Pending_hits = 22, Reservation_fails = 4836
	L1D_cache_core[9]: Access = 264, Miss = 254, Miss_rate = 0.962, Pending_hits = 10, Reservation_fails = 5406
	L1D_cache_core[10]: Access = 264, Miss = 260, Miss_rate = 0.985, Pending_hits = 3, Reservation_fails = 5649
	L1D_cache_core[11]: Access = 264, Miss = 255, Miss_rate = 0.966, Pending_hits = 7, Reservation_fails = 5829
	L1D_cache_core[12]: Access = 272, Miss = 262, Miss_rate = 0.963, Pending_hits = 10, Reservation_fails = 5011
	L1D_cache_core[13]: Access = 264, Miss = 253, Miss_rate = 0.958, Pending_hits = 10, Reservation_fails = 4866
	L1D_cache_core[14]: Access = 256, Miss = 246, Miss_rate = 0.961, Pending_hits = 8, Reservation_fails = 4802
	L1D_cache_core[15]: Access = 272, Miss = 260, Miss_rate = 0.956, Pending_hits = 12, Reservation_fails = 6042
	L1D_cache_core[16]: Access = 264, Miss = 239, Miss_rate = 0.905, Pending_hits = 24, Reservation_fails = 5309
	L1D_cache_core[17]: Access = 264, Miss = 244, Miss_rate = 0.924, Pending_hits = 19, Reservation_fails = 5163
	L1D_cache_core[18]: Access = 264, Miss = 253, Miss_rate = 0.958, Pending_hits = 11, Reservation_fails = 5532
	L1D_cache_core[19]: Access = 264, Miss = 252, Miss_rate = 0.955, Pending_hits = 8, Reservation_fails = 4262
	L1D_cache_core[20]: Access = 1728, Miss = 1380, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 9723
	L1D_cache_core[21]: Access = 1600, Miss = 1275, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 9364
	L1D_cache_core[22]: Access = 1760, Miss = 1411, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 9376
	L1D_cache_core[23]: Access = 1536, Miss = 1184, Miss_rate = 0.771, Pending_hits = 0, Reservation_fails = 8720
	L1D_cache_core[24]: Access = 1600, Miss = 1248, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 13916
	L1D_cache_core[25]: Access = 1696, Miss = 1348, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 11379
	L1D_cache_core[26]: Access = 1728, Miss = 1355, Miss_rate = 0.784, Pending_hits = 0, Reservation_fails = 8629
	L1D_cache_core[27]: Access = 1760, Miss = 1419, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 10489
	L1D_cache_core[28]: Access = 1632, Miss = 1293, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 9403
	L1D_cache_core[29]: Access = 1536, Miss = 1216, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 9709
	L1D_cache_core[30]: Access = 1728, Miss = 1365, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 8449
	L1D_cache_core[31]: Access = 1632, Miss = 1293, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 12439
	L1D_cache_core[32]: Access = 1568, Miss = 1261, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 13418
	L1D_cache_core[33]: Access = 1664, Miss = 1345, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 10951
	L1D_cache_core[34]: Access = 1696, Miss = 1361, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11026
	L1D_cache_core[35]: Access = 1536, Miss = 1226, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 11287
	L1D_cache_core[36]: Access = 1568, Miss = 1224, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 9011
	L1D_cache_core[37]: Access = 1600, Miss = 1272, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 12072
	L1D_cache_core[38]: Access = 1568, Miss = 1250, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 10197
	L1D_cache_core[39]: Access = 1632, Miss = 1306, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 9715
	L1D_cache_core[40]: Access = 1760, Miss = 1413, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 10473
	L1D_cache_core[41]: Access = 1792, Miss = 1439, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 9222
	L1D_cache_core[42]: Access = 1568, Miss = 1256, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 10790
	L1D_cache_core[43]: Access = 1600, Miss = 1272, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 10572
	L1D_cache_core[44]: Access = 1568, Miss = 1246, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 11329
	L1D_cache_core[45]: Access = 1824, Miss = 1463, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 8429
	L1D_cache_core[46]: Access = 1760, Miss = 1411, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 8650
	L1D_cache_core[47]: Access = 1568, Miss = 1268, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 10869
	L1D_cache_core[48]: Access = 1664, Miss = 1320, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 10336
	L1D_cache_core[49]: Access = 1632, Miss = 1313, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 10566
	L1D_cache_core[50]: Access = 1696, Miss = 1341, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 9863
	L1D_cache_core[51]: Access = 1632, Miss = 1294, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 9836
	L1D_cache_core[52]: Access = 1568, Miss = 1279, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 10593
	L1D_cache_core[53]: Access = 1632, Miss = 1318, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 10391
	L1D_cache_core[54]: Access = 1536, Miss = 1242, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 11186
	L1D_cache_core[55]: Access = 1536, Miss = 1219, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 10961
	L1D_cache_core[56]: Access = 1536, Miss = 1208, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 10681
	L1D_cache_core[57]: Access = 1632, Miss = 1277, Miss_rate = 0.782, Pending_hits = 0, Reservation_fails = 10545
	L1D_cache_core[58]: Access = 1568, Miss = 1260, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 11154
	L1D_cache_core[59]: Access = 1696, Miss = 1363, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 10138
	L1D_total_cache_accesses = 70832
	L1D_total_cache_misses = 57276
	L1D_total_cache_miss_rate = 0.8086
	L1D_total_cache_pending_hits = 233
	L1D_total_cache_reservation_fails = 516730
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 38624
	L1C_total_cache_misses = 1912
	L1C_total_cache_miss_rate = 0.0495
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 621674
	L1T_total_cache_misses = 1226
	L1T_total_cache_miss_rate = 0.0020
	L1T_total_cache_pending_hits = 620448
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 21
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 233
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 33794
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 109869
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 36712
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1912
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 620448
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1226
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13302
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 23482
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 406861
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1270547
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 25905
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 17569
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5636, 5330, 5644, 5283, 5568, 5267, 5558, 5189, 5460, 5018, 5141, 4694, 4549, 4115, 4149, 3649, 
gpgpu_n_tot_thrd_icount = 80508256
gpgpu_n_tot_w_icount = 2515883
gpgpu_n_stall_shd_mem = 1073417
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 33794
gpgpu_n_mem_write_global = 36784
gpgpu_n_mem_texture = 1226
gpgpu_n_mem_const = 100
gpgpu_n_load_insn  = 1053696
gpgpu_n_store_insn = 1092416
gpgpu_n_shmem_insn = 8209560
gpgpu_n_tex_insn = 2374172
gpgpu_n_const_mem_insn = 917504
gpgpu_n_param_mem_insn = 311424
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1440
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 520266
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1052701	W0_Idle:943884	W0_Scoreboard:3776059	W1:0	W2:1556	W3:4654	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:16960	W17:0	W18:1440	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:307344	W29:441683	W30:0	W31:0	W32:1742599
Warp Occupancy Distribution:
Stall:461596	W0_Idle:210064	W0_Scoreboard:524440	W1:0	W2:1556	W3:4654	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:16960	W17:0	W18:1440	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:307344	W29:441683	W30:0	W31:0	W32:793223
Warp Occupancy Distribution:
Stall:290197	W0_Idle:393197	W0_Scoreboard:1603278	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:476288
warp_utilization0: 0.303568
warp_utilization1: 0.567095
warp_utilization2: 0.172383
traffic_breakdown_coretomem[CONST_ACC_R] = 800 {8:100,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 270352 {8:33794,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4886528 {40:684,72:788,136:35312,}
traffic_breakdown_coretomem[INST_ACC_R] = 21424 {8:2678,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 9808 {8:1226,}
traffic_breakdown_memtocore[CONST_ACC_R] = 7200 {72:100,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4595984 {136:33794,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 294272 {8:36784,}
traffic_breakdown_memtocore[INST_ACC_R] = 361488 {136:2658,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 166736 {136:1226,}
maxmrqlatency = 1072 
maxdqlatency = 0 
maxmflatency = 2946 
averagemflatency = 551 
averagemflatency_1 = 812 
averagemflatency_2= 523 
averagemflatency_3 = 530 
averagemrqlatency_1 = 70 
averagemrqlatency_2 = 48 
averagemrqlatency_3 = 54 
max_icnt2mem_latency = 2350 
max_icnt2sh_latency = 69073 
mrq_lat_table:23103 	1354 	2079 	3519 	8282 	11338 	12754 	7232 	1637 	206 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	183 	142 	122 	11344 	28305 	24789 	6846 	173 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	13732 	6878 	6212 	9543 	20444 	12902 	4286 	582 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	15949 	18074 	1084 	13 	0 	0 	0 	0 	0 	0 	5120 	11292 	17523 	2849 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	3 	1 	1 	20 	43 	52 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        19        24        18        13        12        10        14        14        14        14        13        32        32        16        14 
dram[1]:        24        14        24        10        13        15        19        10        16        11        21        20        32        32        18        15 
dram[2]:        13        24        19        12        17        14        17        12        15        18        22        18        32        32        11        10 
dram[3]:        18        12        16        14        18        12        19        14        17        19        17        23        32        32         8        21 
dram[4]:        14        18        17        12        16        15        14        10        12        21        13        15        32        32        10        15 
dram[5]:        24        20        16        18        17        16        10        10        10        14        16        14        32        32        14        17 
maximum service time to same row:
dram[0]:      6275      6720      8072      6568      7101      6754      6690      6176      7061      7212      7447      6367     10696     10538      6629      6610 
dram[1]:      5900      6038      8379      5977      6901      7039      6848      6537      6852      7400      7082      7240     10590     10481      6555      6602 
dram[2]:      6574      5870      8386      5025      6838      6591      6398      6500      6786      6863      6709      6899     10722     10483      6527      6926 
dram[3]:      6361      4285      8311      5041      6894      6825      6856      6556      7503      7232      7537      6922     10658     10526      6731      6772 
dram[4]:      6763      5792      7603      4323      6498      7042      6448      6666      7016      7417      7614      7151     10566     10575      6485      7063 
dram[5]:      6527      7103      7599      4955      6201      7010      6791      6965      6577      7113      7423      7255     10386     10631      7093      6722 
average row accesses per activate:
dram[0]:  2.044248  2.094675  2.038123  2.031519  1.948187  2.186246  2.096591  2.134831  1.944584  2.042667  2.042667  1.875000  2.306123  2.252149  2.115274  2.146269 
dram[1]:  2.128742  2.140673  1.957627  2.014205  2.107735  2.132768  2.032345  2.105850  1.934837  1.997409  1.820144  2.000000  2.317919  2.211699  2.242236  2.120944 
dram[2]:  2.026163  2.110778  1.954930  1.997175  2.123249  2.121813  2.189655  2.096685  2.031579  1.949109  2.034575  2.023873  2.311047  2.217877  2.082153  2.138643 
dram[3]:  1.997151  1.875000  2.026316  1.944598  2.150418  2.114846  2.170029  2.104972  2.148352  1.856796  2.018767  1.902743  2.233803  2.185596  2.086455  2.339806 
dram[4]:  1.985836  1.985714  1.941011  1.909836  2.024259  2.155807  2.080780  2.171429  1.883951  2.086957  1.940415  2.065395  2.237960  2.167123  2.123529  2.086957 
dram[5]:  2.055394  2.035294  1.966480  2.022989  2.174927  2.214900  2.069638  2.123944  1.893300  2.007854  1.882064  1.946292  2.156757  2.131721  2.243750  2.168168 
average row locality = 71506/34560 = 2.069039
average row locality_1 = 29868/16047 = 1.861282
average row locality_2 = 21210/9189 = 2.308195
average row locality_3 = 20428/9324 = 2.190905
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       395       409       390       396       424       433       406       423       431       428       427       429       450       450       416       407 
dram[1]:       407       404       384       398       432       427       417       420       433       427       422       427       461       456       407       405 
dram[2]:       401       404       387       399       430       425       421       420       431       429       428       426       456       457       416       408 
dram[3]:       402       393       385       394       439       428       417       417       440       426       417       425       454       452       405       407 
dram[4]:       401       396       386       393       425       432       409       420       425       431       414       423       452       450       407       402 
dram[5]:       404       396       395       396       422       440       408       415       425       429       427       422       455       454       402       406 
total reads: 40242
bank skew: 461/384 = 1.20
chip skew: 6738/6666 = 1.01
number of total write accesses:
dram[0]:       298       299       305       313       328       330       332       337       341       338       339       336       341       336       318       312 
dram[1]:       304       296       309       311       331       328       337       336       339       344       337       341       341       338       315       314 
dram[2]:       296       301       307       308       328       324       341       339       341       337       337       337       339       337       319       317 
dram[3]:       299       297       308       308       333       327       336       345       342       339       336       338       339       337       319       316 
dram[4]:       300       299       305       306       326       329       338       340       338       337       335       335       338       341       315       318 
dram[5]:       301       296       309       308       324       333       335       339       338       338       339       339       343       339       316       316 
total reads: 31264
bank skew: 345/296 = 1.17
chip skew: 5221/5200 = 1.00
average mf latency per bank:
dram[0]:        586       538       522       527       599       610       566       590       538       552       548       533       537       528       561       585
dram[1]:        561       551       518       539       584       622       551       586       532       547       537       540       544       541       549       588
dram[2]:        584       574       541       549       616       628       588       575       564       548       578       557       549       531       580       579
dram[3]:        550       526       518       531       587       595       583       577       543       536       544       536       531       512       583       561
dram[4]:        534       518       494       513       586       602       567       546       545       523       537       529       492       505       573       558
dram[5]:        544       544       529       515       599       600       573       550       563       540       552       521       538       514       592       566
maximum mf latency per bank:
dram[0]:       2353      1844      2671      1811      1907      2052      1870      1865      2880      2007      2079      2081      2404      2129      2338      2167
dram[1]:       2392      2131      2178      2338      1788      2357      2295      2137      2278      2327      2078      2257      2534      2061      2340      2144
dram[2]:       2946      2320      2122      2673      1967      2096      2429      2289      2232      1867      2395      2036      2855      2260      2586      2121
dram[3]:       2160      2534      1863      2285      1983      1910      2095      2145      2081      2350      2331      1894      2445      1832      2455      2109
dram[4]:       2027      2625      2134      2256      2333      1911      1966      1872      2589      2615      2319      2180      2002      2286      2451      2065
dram[5]:       2255      2196      2184      2360      2202      2014      1783      1809      2168      2621      2564      2138      2121      2136      2390      2201
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=91177 n_nop=56078 n_act=5740 n_pre=5724 n_req=8060 n_req_1=1096 n_req_2=3578 n_req_3=3386 n_rd=13428 n_write=10207 bw_util=0.3492 bw_util_1=0.04372 bw_util_2=0.157 bw_util_3=0.1485 blp=8.333581 blp_1= 2.531290 blp_2= 2.907771 blp_3= 2.853879
 n_activity=72238 dram_eff=0.4408 dram_eff_1=0.05518 dram_eff_2=0.1981 dram_eff_3=0.1875
bk0: 790a 58146i bk1: 818a 57349i bk2: 780a 58094i bk3: 792a 56643i bk4: 848a 54382i bk5: 866a 52746i bk6: 812a 53659i bk7: 846a 52447i bk8: 862a 57192i bk9: 856a 56463i bk10: 854a 55407i bk11: 858a 53387i bk12: 900a 53477i bk13: 900a 51317i bk14: 832a 53076i bk15: 814a 51438i 
bw_dist = 0.044	0.157	0.149	0.443	0.208
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.1447
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=91177 n_nop=55962 n_act=5765 n_pre=5749 n_req=8074 n_req_1=1095 n_req_2=3535 n_req_3=3444 n_rd=13454 n_write=10247 bw_util=0.3499 bw_util_1=0.04376 bw_util_2=0.1551 bw_util_3=0.1511 blp=8.388130 blp_1= 2.542770 blp_2= 2.832174 blp_3= 2.858674
 n_activity=72359 dram_eff=0.4409 dram_eff_1=0.05514 dram_eff_2=0.1954 dram_eff_3=0.1904
bk0: 814a 56460i bk1: 808a 58840i bk2: 768a 59330i bk3: 796a 55484i bk4: 864a 55007i bk5: 854a 52190i bk6: 834a 52282i bk7: 840a 52415i bk8: 866a 56204i bk9: 854a 54184i bk10: 844a 53386i bk11: 854a 53271i bk12: 922a 51541i bk13: 912a 53634i bk14: 814a 52892i bk15: 810a 53335i 
bw_dist = 0.044	0.155	0.151	0.444	0.206
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.32345
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=91177 n_nop=56033 n_act=5727 n_pre=5711 n_req=8080 n_req_1=1074 n_req_2=3568 n_req_3=3438 n_rd=13476 n_write=10230 bw_util=0.3504 bw_util_1=0.04304 bw_util_2=0.1565 bw_util_3=0.1508 blp=8.244283 blp_1= 2.458523 blp_2= 2.871806 blp_3= 2.900532
 n_activity=72713 dram_eff=0.4394 dram_eff_1=0.05397 dram_eff_2=0.1963 dram_eff_3=0.1891
bk0: 802a 58126i bk1: 808a 57257i bk2: 774a 59085i bk3: 798a 56809i bk4: 860a 53433i bk5: 850a 54765i bk6: 842a 54208i bk7: 840a 51793i bk8: 862a 55931i bk9: 858a 55490i bk10: 856a 54043i bk11: 852a 53958i bk12: 912a 54996i bk13: 914a 52878i bk14: 832a 52873i bk15: 816a 51726i 
bw_dist = 0.043	0.157	0.151	0.447	0.203
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.29713
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=91177 n_nop=56009 n_act=5769 n_pre=5753 n_req=8019 n_req_1=1079 n_req_2=3550 n_req_3=3390 n_rd=13402 n_write=10244 bw_util=0.3475 bw_util_1=0.04308 bw_util_2=0.1557 bw_util_3=0.1487 blp=8.262279 blp_1= 2.525497 blp_2= 2.853333 blp_3= 2.823684
 n_activity=72621 dram_eff=0.4363 dram_eff_1=0.05409 dram_eff_2=0.1955 dram_eff_3=0.1867
bk0: 804a 59381i bk1: 786a 58024i bk2: 770a 58371i bk3: 788a 57186i bk4: 878a 55001i bk5: 856a 52948i bk6: 834a 54021i bk7: 834a 49447i bk8: 880a 55724i bk9: 852a 55564i bk10: 834a 55324i bk11: 850a 53069i bk12: 908a 53356i bk13: 904a 53880i bk14: 810a 52846i bk15: 814a 53133i 
bw_dist = 0.043	0.156	0.149	0.449	0.204
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.21085
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=91177 n_nop=56088 n_act=5787 n_pre=5771 n_req=7965 n_req_1=1104 n_req_2=3481 n_req_3=3380 n_rd=13332 n_write=10199 bw_util=0.345 bw_util_1=0.04402 bw_util_2=0.1527 bw_util_3=0.1483 blp=8.254869 blp_1= 2.472773 blp_2= 2.864004 blp_3= 2.858969
 n_activity=72606 dram_eff=0.4333 dram_eff_1=0.05528 dram_eff_2=0.1918 dram_eff_3=0.1862
bk0: 802a 58565i bk1: 792a 57033i bk2: 772a 59804i bk3: 786a 57921i bk4: 850a 54852i bk5: 864a 54064i bk6: 818a 52492i bk7: 840a 51652i bk8: 850a 55770i bk9: 862a 56676i bk10: 828a 55738i bk11: 846a 55484i bk12: 904a 55037i bk13: 900a 51629i bk14: 814a 51790i bk15: 804a 51733i 
bw_dist = 0.044	0.153	0.148	0.451	0.204
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.14711
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=91177 n_nop=56016 n_act=5773 n_pre=5757 n_req=8022 n_req_1=1080 n_req_2=3538 n_req_3=3404 n_rd=13392 n_write=10239 bw_util=0.3478 bw_util_1=0.04328 bw_util_2=0.1552 bw_util_3=0.1493 blp=8.314271 blp_1= 2.605595 blp_2= 2.861356 blp_3= 2.896427
 n_activity=72287 dram_eff=0.4387 dram_eff_1=0.05459 dram_eff_2=0.1958 dram_eff_3=0.1884
bk0: 808a 57314i bk1: 792a 56714i bk2: 790a 58341i bk3: 792a 57847i bk4: 844a 55936i bk5: 880a 51384i bk6: 816a 54507i bk7: 830a 51319i bk8: 850a 56585i bk9: 858a 54537i bk10: 854a 54809i bk11: 844a 53775i bk12: 910a 53086i bk13: 908a 52035i bk14: 804a 52941i bk15: 812a 53109i 
bw_dist = 0.043	0.155	0.149	0.445	0.207
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.28207

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6106, Miss = 3339, Miss_rate = 0.547, Pending_hits = 96, Reservation_fails = 545
L2_cache_bank[1]: Access = 6217, Miss = 3375, Miss_rate = 0.543, Pending_hits = 96, Reservation_fails = 1216
L2_cache_bank[2]: Access = 6115, Miss = 3363, Miss_rate = 0.550, Pending_hits = 93, Reservation_fails = 602
L2_cache_bank[3]: Access = 6212, Miss = 3364, Miss_rate = 0.542, Pending_hits = 99, Reservation_fails = 1452
L2_cache_bank[4]: Access = 6192, Miss = 3370, Miss_rate = 0.544, Pending_hits = 88, Reservation_fails = 892
L2_cache_bank[5]: Access = 6238, Miss = 3368, Miss_rate = 0.540, Pending_hits = 96, Reservation_fails = 1114
L2_cache_bank[6]: Access = 6182, Miss = 3359, Miss_rate = 0.543, Pending_hits = 92, Reservation_fails = 1032
L2_cache_bank[7]: Access = 6227, Miss = 3342, Miss_rate = 0.537, Pending_hits = 109, Reservation_fails = 1441
L2_cache_bank[8]: Access = 6246, Miss = 3319, Miss_rate = 0.531, Pending_hits = 107, Reservation_fails = 1820
L2_cache_bank[9]: Access = 6279, Miss = 3347, Miss_rate = 0.533, Pending_hits = 112, Reservation_fails = 1786
L2_cache_bank[10]: Access = 6312, Miss = 3339, Miss_rate = 0.529, Pending_hits = 104, Reservation_fails = 1643
L2_cache_bank[11]: Access = 6240, Miss = 3358, Miss_rate = 0.538, Pending_hits = 105, Reservation_fails = 1211
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 6106, Miss = 3339 (0.547), PendingHit = 96 (0.0157)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 6217, Miss = 3375 (0.543), PendingHit = 96 (0.0154)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 6115, Miss = 3363 (0.55), PendingHit = 93 (0.0152)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 6212, Miss = 3364 (0.542), PendingHit = 99 (0.0159)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 6192, Miss = 3370 (0.544), PendingHit = 88 (0.0142)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 6238, Miss = 3368 (0.54), PendingHit = 96 (0.0154)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 6182, Miss = 3359 (0.543), PendingHit = 92 (0.0149)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 6227, Miss = 3342 (0.537), PendingHit = 109 (0.0175)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 6246, Miss = 3319 (0.531), PendingHit = 107 (0.0171)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 6279, Miss = 3347 (0.533), PendingHit = 112 (0.0178)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 6312, Miss = 3339 (0.529), PendingHit = 104 (0.0165)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 6240, Miss = 3358 (0.538), PendingHit = 105 (0.0168)
L2 Cache Total Miss Rate = 0.540
Stream 1: L2 Cache Miss Rate = 0.388
Stream 2: L2 Cache Miss Rate = 0.563
Stream 3: L2 Cache Miss Rate = 0.520
Stream 1: Accesses  = 7726
Stream 1: Misses  = 2996
Stream 2: Accesses  = 33432
Stream 2: Misses  = 18834
Stream 3: Accesses  = 41134
Stream 3: Misses  = 21409
Stream 1+2: Accesses  = 41158
Stream 1+2: Misses  = 21830
Stream 1+2+3: Accesses  = 82292
Stream 1+2+3: Misses  = 43239
Total Accesses  = 74566
MPKI-CORES
CORE_L2MPKI_0	0.072
CORE_L2MPKI_1	0.066
CORE_L2MPKI_2	0.073
CORE_L2MPKI_3	0.068
CORE_L2MPKI_4	0.075
CORE_L2MPKI_5	0.064
CORE_L2MPKI_6	0.063
CORE_L2MPKI_7	0.063
CORE_L2MPKI_8	0.067
CORE_L2MPKI_9	0.062
CORE_L2MPKI_10	0.060
CORE_L2MPKI_11	0.060
CORE_L2MPKI_12	0.061
CORE_L2MPKI_13	0.061
CORE_L2MPKI_14	0.061
CORE_L2MPKI_15	0.057
CORE_L2MPKI_16	0.064
CORE_L2MPKI_17	0.063
CORE_L2MPKI_18	0.058
CORE_L2MPKI_19	0.061
CORE_L2MPKI_20	1.202
CORE_L2MPKI_21	1.262
CORE_L2MPKI_22	1.255
CORE_L2MPKI_23	1.261
CORE_L2MPKI_24	1.235
CORE_L2MPKI_25	1.268
CORE_L2MPKI_26	1.246
CORE_L2MPKI_27	1.267
CORE_L2MPKI_28	1.258
CORE_L2MPKI_29	1.237
CORE_L2MPKI_30	1.216
CORE_L2MPKI_31	1.195
CORE_L2MPKI_32	1.173
CORE_L2MPKI_33	1.234
CORE_L2MPKI_34	1.269
CORE_L2MPKI_35	1.230
CORE_L2MPKI_36	1.243
CORE_L2MPKI_37	1.209
CORE_L2MPKI_38	1.256
CORE_L2MPKI_39	1.195
CORE_L2MPKI_40	1.237
CORE_L2MPKI_41	1.210
CORE_L2MPKI_42	1.191
CORE_L2MPKI_43	1.235
CORE_L2MPKI_44	1.253
CORE_L2MPKI_45	1.193
CORE_L2MPKI_46	1.208
CORE_L2MPKI_47	1.238
CORE_L2MPKI_48	1.233
CORE_L2MPKI_49	1.208
CORE_L2MPKI_50	1.220
CORE_L2MPKI_51	1.215
CORE_L2MPKI_52	1.218
CORE_L2MPKI_53	1.219
CORE_L2MPKI_54	1.236
CORE_L2MPKI_55	1.212
CORE_L2MPKI_56	1.202
CORE_L2MPKI_57	1.204
CORE_L2MPKI_58	1.235
CORE_L2MPKI_59	1.164
Avg_MPKI_Stream1= 0.064
Avg_MPKI_Stream2= 1.236
Avg_MPKI_Stream3= 1.217
MISSES-CORES
CORE_MISSES_0	174
CORE_MISSES_1	159
CORE_MISSES_2	164
CORE_MISSES_3	162
CORE_MISSES_4	178
CORE_MISSES_5	148
CORE_MISSES_6	145
CORE_MISSES_7	143
CORE_MISSES_8	154
CORE_MISSES_9	143
CORE_MISSES_10	143
CORE_MISSES_11	141
CORE_MISSES_12	144
CORE_MISSES_13	144
CORE_MISSES_14	141
CORE_MISSES_15	136
CORE_MISSES_16	148
CORE_MISSES_17	144
CORE_MISSES_18	139
CORE_MISSES_19	146
CORE_MISSES_20	966
CORE_MISSES_21	939
CORE_MISSES_22	1027
CORE_MISSES_23	901
CORE_MISSES_24	919
CORE_MISSES_25	1000
CORE_MISSES_26	1001
CORE_MISSES_27	1037
CORE_MISSES_28	955
CORE_MISSES_29	884
CORE_MISSES_30	977
CORE_MISSES_31	907
CORE_MISSES_32	856
CORE_MISSES_33	955
CORE_MISSES_34	1001
CORE_MISSES_35	879
CORE_MISSES_36	907
CORE_MISSES_37	900
CORE_MISSES_38	916
CORE_MISSES_39	907
CORE_MISSES_40	1006
CORE_MISSES_41	1002
CORE_MISSES_42	863
CORE_MISSES_43	913
CORE_MISSES_44	908
CORE_MISSES_45	1005
CORE_MISSES_46	982
CORE_MISSES_47	897
CORE_MISSES_48	948
CORE_MISSES_49	911
CORE_MISSES_50	956
CORE_MISSES_51	916
CORE_MISSES_52	882
CORE_MISSES_53	919
CORE_MISSES_54	877
CORE_MISSES_55	860
CORE_MISSES_56	853
CORE_MISSES_57	908
CORE_MISSES_58	895
CORE_MISSES_59	912
L2_MISSES = 40243
L2_total_cache_accesses = 74566
L2_total_cache_misses = 40243
L2_total_cache_miss_rate = 0.5397
L2_total_cache_pending_hits = 1197
L2_total_cache_reservation_fails = 14754
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 797
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 137
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32860
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7422
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1009
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 136
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 81
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 1865
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 28806
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 753
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7225
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 543
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2422
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 165
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 75
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4824
L2_cache_data_port_util = 0.259
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=225474
icnt_total_pkts_simt_to_mem=218090
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =     678.7000
gpu_ipc_2 =     220.6665
gpu_ipc_3 =     219.1808
gpu_tot_sim_cycle_stream_1 = 69073
gpu_tot_sim_cycle_stream_2 = 69069
gpu_tot_sim_cycle_stream_3 = 69070
gpu_sim_insn_1 = 46879843
gpu_sim_insn_2 = 15241216
gpu_sim_insn_3 = 15138816
gpu_sim_cycle = 69074
gpu_sim_insn = 77259875
gpu_ipc =    1118.5088
gpu_tot_sim_cycle = 69074
gpu_tot_sim_insn = 77259875
gpu_tot_ipc =    1118.5088
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 261053
gpu_stall_icnt2sh    = 56083
gpu_total_sim_rate=386299

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1296452
	L1I_total_cache_misses = 25905
	L1I_total_cache_miss_rate = 0.0200
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 17569
L1D_cache:
	L1D_cache_core[0]: Access = 264, Miss = 248, Miss_rate = 0.939, Pending_hits = 16, Reservation_fails = 1083
	L1D_cache_core[1]: Access = 272, Miss = 260, Miss_rate = 0.956, Pending_hits = 12, Reservation_fails = 4027
	L1D_cache_core[2]: Access = 264, Miss = 253, Miss_rate = 0.958, Pending_hits = 11, Reservation_fails = 4894
	L1D_cache_core[3]: Access = 272, Miss = 258, Miss_rate = 0.949, Pending_hits = 14, Reservation_fails = 4657
	L1D_cache_core[4]: Access = 256, Miss = 240, Miss_rate = 0.938, Pending_hits = 16, Reservation_fails = 4494
	L1D_cache_core[5]: Access = 272, Miss = 261, Miss_rate = 0.960, Pending_hits = 9, Reservation_fails = 5736
	L1D_cache_core[6]: Access = 264, Miss = 258, Miss_rate = 0.977, Pending_hits = 6, Reservation_fails = 6402
	L1D_cache_core[7]: Access = 264, Miss = 253, Miss_rate = 0.958, Pending_hits = 5, Reservation_fails = 6873
	L1D_cache_core[8]: Access = 256, Miss = 233, Miss_rate = 0.910, Pending_hits = 22, Reservation_fails = 4836
	L1D_cache_core[9]: Access = 264, Miss = 254, Miss_rate = 0.962, Pending_hits = 10, Reservation_fails = 5406
	L1D_cache_core[10]: Access = 264, Miss = 260, Miss_rate = 0.985, Pending_hits = 3, Reservation_fails = 5649
	L1D_cache_core[11]: Access = 264, Miss = 255, Miss_rate = 0.966, Pending_hits = 7, Reservation_fails = 5829
	L1D_cache_core[12]: Access = 272, Miss = 262, Miss_rate = 0.963, Pending_hits = 10, Reservation_fails = 5011
	L1D_cache_core[13]: Access = 264, Miss = 253, Miss_rate = 0.958, Pending_hits = 10, Reservation_fails = 4866
	L1D_cache_core[14]: Access = 256, Miss = 246, Miss_rate = 0.961, Pending_hits = 8, Reservation_fails = 4802
	L1D_cache_core[15]: Access = 272, Miss = 260, Miss_rate = 0.956, Pending_hits = 12, Reservation_fails = 6042
	L1D_cache_core[16]: Access = 264, Miss = 239, Miss_rate = 0.905, Pending_hits = 24, Reservation_fails = 5309
	L1D_cache_core[17]: Access = 264, Miss = 244, Miss_rate = 0.924, Pending_hits = 19, Reservation_fails = 5163
	L1D_cache_core[18]: Access = 264, Miss = 253, Miss_rate = 0.958, Pending_hits = 11, Reservation_fails = 5532
	L1D_cache_core[19]: Access = 264, Miss = 252, Miss_rate = 0.955, Pending_hits = 8, Reservation_fails = 4262
	L1D_cache_core[20]: Access = 1728, Miss = 1380, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 9723
	L1D_cache_core[21]: Access = 1600, Miss = 1275, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 9364
	L1D_cache_core[22]: Access = 1760, Miss = 1411, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 9376
	L1D_cache_core[23]: Access = 1536, Miss = 1184, Miss_rate = 0.771, Pending_hits = 0, Reservation_fails = 8720
	L1D_cache_core[24]: Access = 1600, Miss = 1248, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 13916
	L1D_cache_core[25]: Access = 1696, Miss = 1348, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 11379
	L1D_cache_core[26]: Access = 1728, Miss = 1355, Miss_rate = 0.784, Pending_hits = 0, Reservation_fails = 8629
	L1D_cache_core[27]: Access = 1760, Miss = 1419, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 10489
	L1D_cache_core[28]: Access = 1632, Miss = 1293, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 9403
	L1D_cache_core[29]: Access = 1536, Miss = 1216, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 9709
	L1D_cache_core[30]: Access = 1728, Miss = 1365, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 8449
	L1D_cache_core[31]: Access = 1632, Miss = 1293, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 12439
	L1D_cache_core[32]: Access = 1568, Miss = 1261, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 13418
	L1D_cache_core[33]: Access = 1664, Miss = 1345, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 10951
	L1D_cache_core[34]: Access = 1696, Miss = 1361, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 11026
	L1D_cache_core[35]: Access = 1536, Miss = 1226, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 11287
	L1D_cache_core[36]: Access = 1568, Miss = 1224, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 9011
	L1D_cache_core[37]: Access = 1600, Miss = 1272, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 12072
	L1D_cache_core[38]: Access = 1568, Miss = 1250, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 10197
	L1D_cache_core[39]: Access = 1632, Miss = 1306, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 9715
	L1D_cache_core[40]: Access = 1760, Miss = 1413, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 10473
	L1D_cache_core[41]: Access = 1792, Miss = 1439, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 9222
	L1D_cache_core[42]: Access = 1568, Miss = 1256, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 10790
	L1D_cache_core[43]: Access = 1600, Miss = 1272, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 10572
	L1D_cache_core[44]: Access = 1568, Miss = 1246, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 11329
	L1D_cache_core[45]: Access = 1824, Miss = 1463, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 8429
	L1D_cache_core[46]: Access = 1760, Miss = 1411, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 8650
	L1D_cache_core[47]: Access = 1568, Miss = 1268, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 10869
	L1D_cache_core[48]: Access = 1664, Miss = 1320, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 10336
	L1D_cache_core[49]: Access = 1632, Miss = 1313, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 10566
	L1D_cache_core[50]: Access = 1696, Miss = 1341, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 9863
	L1D_cache_core[51]: Access = 1632, Miss = 1294, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 9836
	L1D_cache_core[52]: Access = 1568, Miss = 1279, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 10593
	L1D_cache_core[53]: Access = 1632, Miss = 1318, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 10391
	L1D_cache_core[54]: Access = 1536, Miss = 1242, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 11186
	L1D_cache_core[55]: Access = 1536, Miss = 1219, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 10961
	L1D_cache_core[56]: Access = 1536, Miss = 1208, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 10681
	L1D_cache_core[57]: Access = 1632, Miss = 1277, Miss_rate = 0.782, Pending_hits = 0, Reservation_fails = 10545
	L1D_cache_core[58]: Access = 1568, Miss = 1260, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 11154
	L1D_cache_core[59]: Access = 1696, Miss = 1363, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 10138
	L1D_total_cache_accesses = 70832
	L1D_total_cache_misses = 57276
	L1D_total_cache_miss_rate = 0.8086
	L1D_total_cache_pending_hits = 233
	L1D_total_cache_reservation_fails = 516730
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 38624
	L1C_total_cache_misses = 1912
	L1C_total_cache_miss_rate = 0.0495
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 621674
	L1T_total_cache_misses = 1226
	L1T_total_cache_miss_rate = 0.0020
	L1T_total_cache_pending_hits = 620448
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 21
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 233
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 33794
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 109869
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 36712
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1912
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 620448
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1226
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13302
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 23482
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 406861
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1270547
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 25905
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 17569
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5636, 5330, 5644, 5283, 5568, 5267, 5558, 5189, 5460, 5018, 5141, 4694, 4549, 4115, 4149, 3649, 
gpgpu_n_tot_thrd_icount = 80508256
gpgpu_n_tot_w_icount = 2515883
gpgpu_n_stall_shd_mem = 1073417
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 33794
gpgpu_n_mem_write_global = 36784
gpgpu_n_mem_texture = 1226
gpgpu_n_mem_const = 100
gpgpu_n_load_insn  = 1053696
gpgpu_n_store_insn = 1092416
gpgpu_n_shmem_insn = 8209560
gpgpu_n_tex_insn = 2374172
gpgpu_n_const_mem_insn = 917504
gpgpu_n_param_mem_insn = 311424
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1440
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 520266
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1052701	W0_Idle:943884	W0_Scoreboard:3776059	W1:0	W2:1556	W3:4654	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:16960	W17:0	W18:1440	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:307344	W29:441683	W30:0	W31:0	W32:1742599
Warp Occupancy Distribution:
Stall:461596	W0_Idle:210064	W0_Scoreboard:524440	W1:0	W2:1556	W3:4654	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:16960	W17:0	W18:1440	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:307344	W29:441683	W30:0	W31:0	W32:793223
Warp Occupancy Distribution:
Stall:290197	W0_Idle:393197	W0_Scoreboard:1603278	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:476288
warp_utilization0: 0.303568
warp_utilization1: 0.567095
warp_utilization2: 0.172383
traffic_breakdown_coretomem[CONST_ACC_R] = 800 {8:100,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 270352 {8:33794,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4886528 {40:684,72:788,136:35312,}
traffic_breakdown_coretomem[INST_ACC_R] = 21424 {8:2678,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 9808 {8:1226,}
traffic_breakdown_memtocore[CONST_ACC_R] = 7200 {72:100,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4595984 {136:33794,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 294272 {8:36784,}
traffic_breakdown_memtocore[INST_ACC_R] = 361488 {136:2658,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 166736 {136:1226,}
maxmrqlatency = 1072 
maxdqlatency = 0 
maxmflatency = 2946 
averagemflatency = 551 
averagemflatency_1 = 812 
averagemflatency_2= 523 
averagemflatency_3 = 530 
averagemrqlatency_1 = 70 
averagemrqlatency_2 = 48 
averagemrqlatency_3 = 54 
max_icnt2mem_latency = 2350 
max_icnt2sh_latency = 69073 
mrq_lat_table:23103 	1354 	2079 	3519 	8282 	11338 	12754 	7232 	1637 	206 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	183 	142 	122 	11344 	28305 	24789 	6846 	173 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	13732 	6878 	6212 	9543 	20444 	12902 	4286 	582 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	15949 	18074 	1084 	13 	0 	0 	0 	0 	0 	0 	5120 	11292 	17523 	2849 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	3 	1 	1 	20 	43 	52 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        19        24        18        13        12        10        14        14        14        14        13        32        32        16        14 
dram[1]:        24        14        24        10        13        15        19        10        16        11        21        20        32        32        18        15 
dram[2]:        13        24        19        12        17        14        17        12        15        18        22        18        32        32        11        10 
dram[3]:        18        12        16        14        18        12        19        14        17        19        17        23        32        32         8        21 
dram[4]:        14        18        17        12        16        15        14        10        12        21        13        15        32        32        10        15 
dram[5]:        24        20        16        18        17        16        10        10        10        14        16        14        32        32        14        17 
maximum service time to same row:
dram[0]:      6275      6720      8072      6568      7101      6754      6690      6176      7061      7212      7447      6367     10696     10538      6629      6610 
dram[1]:      5900      6038      8379      5977      6901      7039      6848      6537      6852      7400      7082      7240     10590     10481      6555      6602 
dram[2]:      6574      5870      8386      5025      6838      6591      6398      6500      6786      6863      6709      6899     10722     10483      6527      6926 
dram[3]:      6361      4285      8311      5041      6894      6825      6856      6556      7503      7232      7537      6922     10658     10526      6731      6772 
dram[4]:      6763      5792      7603      4323      6498      7042      6448      6666      7016      7417      7614      7151     10566     10575      6485      7063 
dram[5]:      6527      7103      7599      4955      6201      7010      6791      6965      6577      7113      7423      7255     10386     10631      7093      6722 
average row accesses per activate:
dram[0]:  2.044248  2.094675  2.038123  2.031519  1.948187  2.186246  2.096591  2.134831  1.944584  2.042667  2.042667  1.875000  2.306123  2.252149  2.115274  2.146269 
dram[1]:  2.128742  2.140673  1.957627  2.014205  2.107735  2.132768  2.032345  2.105850  1.934837  1.997409  1.820144  2.000000  2.317919  2.211699  2.242236  2.120944 
dram[2]:  2.026163  2.110778  1.954930  1.997175  2.123249  2.121813  2.189655  2.096685  2.031579  1.949109  2.034575  2.023873  2.311047  2.217877  2.082153  2.138643 
dram[3]:  1.997151  1.875000  2.026316  1.944598  2.150418  2.114846  2.170029  2.104972  2.148352  1.856796  2.018767  1.902743  2.233803  2.185596  2.086455  2.339806 
dram[4]:  1.985836  1.985714  1.941011  1.909836  2.024259  2.155807  2.080780  2.171429  1.883951  2.086957  1.940415  2.065395  2.237960  2.167123  2.123529  2.086957 
dram[5]:  2.055394  2.035294  1.966480  2.022989  2.174927  2.214900  2.069638  2.123944  1.893300  2.007854  1.882064  1.946292  2.156757  2.131721  2.243750  2.168168 
average row locality = 71506/34560 = 2.069039
average row locality_1 = 29868/16047 = 1.861282
average row locality_2 = 21210/9189 = 2.308195
average row locality_3 = 20428/9324 = 2.190905
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       395       409       390       396       424       433       406       423       431       428       427       429       450       450       416       407 
dram[1]:       407       404       384       398       432       427       417       420       433       427       422       427       461       456       407       405 
dram[2]:       401       404       387       399       430       425       421       420       431       429       428       426       456       457       416       408 
dram[3]:       402       393       385       394       439       428       417       417       440       426       417       425       454       452       405       407 
dram[4]:       401       396       386       393       425       432       409       420       425       431       414       423       452       450       407       402 
dram[5]:       404       396       395       396       422       440       408       415       425       429       427       422       455       454       402       406 
total reads: 40242
bank skew: 461/384 = 1.20
chip skew: 6738/6666 = 1.01
number of total write accesses:
dram[0]:       298       299       305       313       328       330       332       337       341       338       339       336       341       336       318       312 
dram[1]:       304       296       309       311       331       328       337       336       339       344       337       341       341       338       315       314 
dram[2]:       296       301       307       308       328       324       341       339       341       337       337       337       339       337       319       317 
dram[3]:       299       297       308       308       333       327       336       345       342       339       336       338       339       337       319       316 
dram[4]:       300       299       305       306       326       329       338       340       338       337       335       335       338       341       315       318 
dram[5]:       301       296       309       308       324       333       335       339       338       338       339       339       343       339       316       316 
total reads: 31264
bank skew: 345/296 = 1.17
chip skew: 5221/5200 = 1.00
average mf latency per bank:
dram[0]:        586       538       522       527       599       610       566       590       538       552       548       533       537       528       561       585
dram[1]:        561       551       518       539       584       622       551       586       532       547       537       540       544       541       549       588
dram[2]:        584       574       541       549       616       628       588       575       564       548       578       557       549       531       580       579
dram[3]:        550       526       518       531       587       595       583       577       543       536       544       536       531       512       583       561
dram[4]:        534       518       494       513       586       602       567       546       545       523       537       529       492       505       573       558
dram[5]:        544       544       529       515       599       600       573       550       563       540       552       521       538       514       592       566
maximum mf latency per bank:
dram[0]:       2353      1844      2671      1811      1907      2052      1870      1865      2880      2007      2079      2081      2404      2129      2338      2167
dram[1]:       2392      2131      2178      2338      1788      2357      2295      2137      2278      2327      2078      2257      2534      2061      2340      2144
dram[2]:       2946      2320      2122      2673      1967      2096      2429      2289      2232      1867      2395      2036      2855      2260      2586      2121
dram[3]:       2160      2534      1863      2285      1983      1910      2095      2145      2081      2350      2331      1894      2445      1832      2455      2109
dram[4]:       2027      2625      2134      2256      2333      1911      1966      1872      2589      2615      2319      2180      2002      2286      2451      2065
dram[5]:       2255      2196      2184      2360      2202      2014      1783      1809      2168      2621      2564      2138      2121      2136      2390      2201
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=91177 n_nop=56078 n_act=5740 n_pre=5724 n_req=8060 n_req_1=1096 n_req_2=3578 n_req_3=3386 n_rd=13428 n_write=10207 bw_util=0.3492 bw_util_1=0.04372 bw_util_2=0.157 bw_util_3=0.1485 blp=8.333581 blp_1= 2.531290 blp_2= 2.907771 blp_3= 2.853879
 n_activity=72238 dram_eff=0.4408 dram_eff_1=0.05518 dram_eff_2=0.1981 dram_eff_3=0.1875
bk0: 790a 58146i bk1: 818a 57349i bk2: 780a 58094i bk3: 792a 56643i bk4: 848a 54382i bk5: 866a 52746i bk6: 812a 53659i bk7: 846a 52447i bk8: 862a 57192i bk9: 856a 56463i bk10: 854a 55407i bk11: 858a 53387i bk12: 900a 53477i bk13: 900a 51317i bk14: 832a 53076i bk15: 814a 51438i 
bw_dist = 0.044	0.157	0.149	0.443	0.208
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.1447
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=91177 n_nop=55962 n_act=5765 n_pre=5749 n_req=8074 n_req_1=1095 n_req_2=3535 n_req_3=3444 n_rd=13454 n_write=10247 bw_util=0.3499 bw_util_1=0.04376 bw_util_2=0.1551 bw_util_3=0.1511 blp=8.388130 blp_1= 2.542770 blp_2= 2.832174 blp_3= 2.858674
 n_activity=72359 dram_eff=0.4409 dram_eff_1=0.05514 dram_eff_2=0.1954 dram_eff_3=0.1904
bk0: 814a 56460i bk1: 808a 58840i bk2: 768a 59330i bk3: 796a 55484i bk4: 864a 55007i bk5: 854a 52190i bk6: 834a 52282i bk7: 840a 52415i bk8: 866a 56204i bk9: 854a 54184i bk10: 844a 53386i bk11: 854a 53271i bk12: 922a 51541i bk13: 912a 53634i bk14: 814a 52892i bk15: 810a 53335i 
bw_dist = 0.044	0.155	0.151	0.444	0.206
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.32345
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=91177 n_nop=56033 n_act=5727 n_pre=5711 n_req=8080 n_req_1=1074 n_req_2=3568 n_req_3=3438 n_rd=13476 n_write=10230 bw_util=0.3504 bw_util_1=0.04304 bw_util_2=0.1565 bw_util_3=0.1508 blp=8.244283 blp_1= 2.458523 blp_2= 2.871806 blp_3= 2.900532
 n_activity=72713 dram_eff=0.4394 dram_eff_1=0.05397 dram_eff_2=0.1963 dram_eff_3=0.1891
bk0: 802a 58126i bk1: 808a 57257i bk2: 774a 59085i bk3: 798a 56809i bk4: 860a 53433i bk5: 850a 54765i bk6: 842a 54208i bk7: 840a 51793i bk8: 862a 55931i bk9: 858a 55490i bk10: 856a 54043i bk11: 852a 53958i bk12: 912a 54996i bk13: 914a 52878i bk14: 832a 52873i bk15: 816a 51726i 
bw_dist = 0.043	0.157	0.151	0.447	0.203
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.29713
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=91177 n_nop=56009 n_act=5769 n_pre=5753 n_req=8019 n_req_1=1079 n_req_2=3550 n_req_3=3390 n_rd=13402 n_write=10244 bw_util=0.3475 bw_util_1=0.04308 bw_util_2=0.1557 bw_util_3=0.1487 blp=8.262279 blp_1= 2.525497 blp_2= 2.853333 blp_3= 2.823684
 n_activity=72621 dram_eff=0.4363 dram_eff_1=0.05409 dram_eff_2=0.1955 dram_eff_3=0.1867
bk0: 804a 59381i bk1: 786a 58024i bk2: 770a 58371i bk3: 788a 57186i bk4: 878a 55001i bk5: 856a 52948i bk6: 834a 54021i bk7: 834a 49447i bk8: 880a 55724i bk9: 852a 55564i bk10: 834a 55324i bk11: 850a 53069i bk12: 908a 53356i bk13: 904a 53880i bk14: 810a 52846i bk15: 814a 53133i 
bw_dist = 0.043	0.156	0.149	0.449	0.204
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.21085
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=91177 n_nop=56088 n_act=5787 n_pre=5771 n_req=7965 n_req_1=1104 n_req_2=3481 n_req_3=3380 n_rd=13332 n_write=10199 bw_util=0.345 bw_util_1=0.04402 bw_util_2=0.1527 bw_util_3=0.1483 blp=8.254869 blp_1= 2.472773 blp_2= 2.864004 blp_3= 2.858969
 n_activity=72606 dram_eff=0.4333 dram_eff_1=0.05528 dram_eff_2=0.1918 dram_eff_3=0.1862
bk0: 802a 58565i bk1: 792a 57033i bk2: 772a 59804i bk3: 786a 57921i bk4: 850a 54852i bk5: 864a 54064i bk6: 818a 52492i bk7: 840a 51652i bk8: 850a 55770i bk9: 862a 56676i bk10: 828a 55738i bk11: 846a 55484i bk12: 904a 55037i bk13: 900a 51629i bk14: 814a 51790i bk15: 804a 51733i 
bw_dist = 0.044	0.153	0.148	0.451	0.204
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.14711
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=91177 n_nop=56016 n_act=5773 n_pre=5757 n_req=8022 n_req_1=1080 n_req_2=3538 n_req_3=3404 n_rd=13392 n_write=10239 bw_util=0.3478 bw_util_1=0.04328 bw_util_2=0.1552 bw_util_3=0.1493 blp=8.314271 blp_1= 2.605595 blp_2= 2.861356 blp_3= 2.896427
 n_activity=72287 dram_eff=0.4387 dram_eff_1=0.05459 dram_eff_2=0.1958 dram_eff_3=0.1884
bk0: 808a 57314i bk1: 792a 56714i bk2: 790a 58341i bk3: 792a 57847i bk4: 844a 55936i bk5: 880a 51384i bk6: 816a 54507i bk7: 830a 51319i bk8: 850a 56585i bk9: 858a 54537i bk10: 854a 54809i bk11: 844a 53775i bk12: 910a 53086i bk13: 908a 52035i bk14: 804a 52941i bk15: 812a 53109i 
bw_dist = 0.043	0.155	0.149	0.445	0.207
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.28207

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6106, Miss = 3339, Miss_rate = 0.547, Pending_hits = 96, Reservation_fails = 545
L2_cache_bank[1]: Access = 6217, Miss = 3375, Miss_rate = 0.543, Pending_hits = 96, Reservation_fails = 1216
L2_cache_bank[2]: Access = 6115, Miss = 3363, Miss_rate = 0.550, Pending_hits = 93, Reservation_fails = 602
L2_cache_bank[3]: Access = 6212, Miss = 3364, Miss_rate = 0.542, Pending_hits = 99, Reservation_fails = 1452
L2_cache_bank[4]: Access = 6192, Miss = 3370, Miss_rate = 0.544, Pending_hits = 88, Reservation_fails = 892
L2_cache_bank[5]: Access = 6238, Miss = 3368, Miss_rate = 0.540, Pending_hits = 96, Reservation_fails = 1114
L2_cache_bank[6]: Access = 6182, Miss = 3359, Miss_rate = 0.543, Pending_hits = 92, Reservation_fails = 1032
L2_cache_bank[7]: Access = 6227, Miss = 3342, Miss_rate = 0.537, Pending_hits = 109, Reservation_fails = 1441
L2_cache_bank[8]: Access = 6246, Miss = 3319, Miss_rate = 0.531, Pending_hits = 107, Reservation_fails = 1820
L2_cache_bank[9]: Access = 6279, Miss = 3347, Miss_rate = 0.533, Pending_hits = 112, Reservation_fails = 1786
L2_cache_bank[10]: Access = 6312, Miss = 3339, Miss_rate = 0.529, Pending_hits = 104, Reservation_fails = 1643
L2_cache_bank[11]: Access = 6240, Miss = 3358, Miss_rate = 0.538, Pending_hits = 105, Reservation_fails = 1211
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 6106, Miss = 3339 (0.547), PendingHit = 96 (0.0157)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 6217, Miss = 3375 (0.543), PendingHit = 96 (0.0154)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 6115, Miss = 3363 (0.55), PendingHit = 93 (0.0152)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 6212, Miss = 3364 (0.542), PendingHit = 99 (0.0159)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 6192, Miss = 3370 (0.544), PendingHit = 88 (0.0142)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 6238, Miss = 3368 (0.54), PendingHit = 96 (0.0154)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 6182, Miss = 3359 (0.543), PendingHit = 92 (0.0149)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 6227, Miss = 3342 (0.537), PendingHit = 109 (0.0175)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 6246, Miss = 3319 (0.531), PendingHit = 107 (0.0171)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 6279, Miss = 3347 (0.533), PendingHit = 112 (0.0178)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 6312, Miss = 3339 (0.529), PendingHit = 104 (0.0165)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 6240, Miss = 3358 (0.538), PendingHit = 105 (0.0168)
L2 Cache Total Miss Rate = 0.540
Stream 1: L2 Cache Miss Rate = 0.388
Stream 2: L2 Cache Miss Rate = 0.563
Stream 3: L2 Cache Miss Rate = 0.520
Stream 1: Accesses  = 7726
Stream 1: Misses  = 2996
Stream 2: Accesses  = 33432
Stream 2: Misses  = 18834
Stream 3: Accesses  = 41134
Stream 3: Misses  = 21409
Stream 1+2: Accesses  = 41158
Stream 1+2: Misses  = 21830
Stream 1+2+3: Accesses  = 82292
Stream 1+2+3: Misses  = 43239
Total Accesses  = 74566
MPKI-CORES
CORE_L2MPKI_0	0.072
CORE_L2MPKI_1	0.066
CORE_L2MPKI_2	0.073
CORE_L2MPKI_3	0.068
CORE_L2MPKI_4	0.075
CORE_L2MPKI_5	0.064
CORE_L2MPKI_6	0.063
CORE_L2MPKI_7	0.063
CORE_L2MPKI_8	0.067
CORE_L2MPKI_9	0.062
CORE_L2MPKI_10	0.060
CORE_L2MPKI_11	0.060
CORE_L2MPKI_12	0.061
CORE_L2MPKI_13	0.061
CORE_L2MPKI_14	0.061
CORE_L2MPKI_15	0.057
CORE_L2MPKI_16	0.064
CORE_L2MPKI_17	0.063
CORE_L2MPKI_18	0.058
CORE_L2MPKI_19	0.061
CORE_L2MPKI_20	1.202
CORE_L2MPKI_21	1.262
CORE_L2MPKI_22	1.255
CORE_L2MPKI_23	1.261
CORE_L2MPKI_24	1.235
CORE_L2MPKI_25	1.268
CORE_L2MPKI_26	1.246
CORE_L2MPKI_27	1.267
CORE_L2MPKI_28	1.258
CORE_L2MPKI_29	1.237
CORE_L2MPKI_30	1.216
CORE_L2MPKI_31	1.195
CORE_L2MPKI_32	1.173
CORE_L2MPKI_33	1.234
CORE_L2MPKI_34	1.269
CORE_L2MPKI_35	1.230
CORE_L2MPKI_36	1.243
CORE_L2MPKI_37	1.209
CORE_L2MPKI_38	1.256
CORE_L2MPKI_39	1.195
CORE_L2MPKI_40	1.237
CORE_L2MPKI_41	1.210
CORE_L2MPKI_42	1.191
CORE_L2MPKI_43	1.235
CORE_L2MPKI_44	1.253
CORE_L2MPKI_45	1.193
CORE_L2MPKI_46	1.208
CORE_L2MPKI_47	1.238
CORE_L2MPKI_48	1.233
CORE_L2MPKI_49	1.208
CORE_L2MPKI_50	1.220
CORE_L2MPKI_51	1.215
CORE_L2MPKI_52	1.218
CORE_L2MPKI_53	1.219
CORE_L2MPKI_54	1.236
CORE_L2MPKI_55	1.212
CORE_L2MPKI_56	1.202
CORE_L2MPKI_57	1.204
CORE_L2MPKI_58	1.235
CORE_L2MPKI_59	1.164
Avg_MPKI_Stream1= 0.064
Avg_MPKI_Stream2= 1.236
Avg_MPKI_Stream3= 1.217
MISSES-CORES
CORE_MISSES_0	174
CORE_MISSES_1	159
CORE_MISSES_2	164
CORE_MISSES_3	162
CORE_MISSES_4	178
CORE_MISSES_5	148
CORE_MISSES_6	145
CORE_MISSES_7	143
CORE_MISSES_8	154
CORE_MISSES_9	143
CORE_MISSES_10	143
CORE_MISSES_11	141
CORE_MISSES_12	144
CORE_MISSES_13	144
CORE_MISSES_14	141
CORE_MISSES_15	136
CORE_MISSES_16	148
CORE_MISSES_17	144
CORE_MISSES_18	139
CORE_MISSES_19	146
CORE_MISSES_20	966
CORE_MISSES_21	939
CORE_MISSES_22	1027
CORE_MISSES_23	901
CORE_MISSES_24	919
CORE_MISSES_25	1000
CORE_MISSES_26	1001
CORE_MISSES_27	1037
CORE_MISSES_28	955
CORE_MISSES_29	884
CORE_MISSES_30	977
CORE_MISSES_31	907
CORE_MISSES_32	856
CORE_MISSES_33	955
CORE_MISSES_34	1001
CORE_MISSES_35	879
CORE_MISSES_36	907
CORE_MISSES_37	900
CORE_MISSES_38	916
CORE_MISSES_39	907
CORE_MISSES_40	1006
CORE_MISSES_41	1002
CORE_MISSES_42	863
CORE_MISSES_43	913
CORE_MISSES_44	908
CORE_MISSES_45	1005
CORE_MISSES_46	982
CORE_MISSES_47	897
CORE_MISSES_48	948
CORE_MISSES_49	911
CORE_MISSES_50	956
CORE_MISSES_51	916
CORE_MISSES_52	882
CORE_MISSES_53	919
CORE_MISSES_54	877
CORE_MISSES_55	860
CORE_MISSES_56	853
CORE_MISSES_57	908
CORE_MISSES_58	895
CORE_MISSES_59	912
L2_MISSES = 40243
L2_total_cache_accesses = 74566
L2_total_cache_misses = 40243
L2_total_cache_miss_rate = 0.5397
L2_total_cache_pending_hits = 1197
L2_total_cache_reservation_fails = 14754
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 797
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 137
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32860
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7422
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1009
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 136
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 81
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 1865
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 28806
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 753
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7225
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 543
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2422
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 165
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 75
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4824
L2_cache_data_port_util = 0.259
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=225474
icnt_total_pkts_simt_to_mem=218090
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =     681.9310
gpu_ipc_2 =     216.3244
gpu_ipc_3 =     216.3224
gpu_tot_sim_cycle_stream_1 = 104979
gpu_tot_sim_cycle_stream_2 = 104973
gpu_tot_sim_cycle_stream_3 = 104974
gpu_sim_insn_1 = 71588436
gpu_sim_insn_2 = 22708224
gpu_sim_insn_3 = 22708224
gpu_sim_cycle = 104980
gpu_sim_insn = 117004884
gpu_ipc =    1114.5444
gpu_tot_sim_cycle = 104980
gpu_tot_sim_insn = 117004884
gpu_tot_ipc =    1114.5444
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 393617
gpu_stall_icnt2sh    = 72973
gpu_total_sim_rate=373817

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1962804
	L1I_total_cache_misses = 36906
	L1I_total_cache_miss_rate = 0.0188
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 21465
L1D_cache:
	L1D_cache_core[0]: Access = 504, Miss = 477, Miss_rate = 0.946, Pending_hits = 27, Reservation_fails = 3514
	L1D_cache_core[1]: Access = 504, Miss = 485, Miss_rate = 0.962, Pending_hits = 19, Reservation_fails = 7975
	L1D_cache_core[2]: Access = 496, Miss = 471, Miss_rate = 0.950, Pending_hits = 25, Reservation_fails = 6323
	L1D_cache_core[3]: Access = 488, Miss = 467, Miss_rate = 0.957, Pending_hits = 19, Reservation_fails = 8627
	L1D_cache_core[4]: Access = 496, Miss = 476, Miss_rate = 0.960, Pending_hits = 20, Reservation_fails = 8406
	L1D_cache_core[5]: Access = 504, Miss = 484, Miss_rate = 0.960, Pending_hits = 18, Reservation_fails = 8054
	L1D_cache_core[6]: Access = 496, Miss = 481, Miss_rate = 0.970, Pending_hits = 15, Reservation_fails = 8725
	L1D_cache_core[7]: Access = 504, Miss = 477, Miss_rate = 0.946, Pending_hits = 18, Reservation_fails = 9203
	L1D_cache_core[8]: Access = 480, Miss = 451, Miss_rate = 0.940, Pending_hits = 28, Reservation_fails = 6110
	L1D_cache_core[9]: Access = 496, Miss = 476, Miss_rate = 0.960, Pending_hits = 19, Reservation_fails = 6401
	L1D_cache_core[10]: Access = 496, Miss = 481, Miss_rate = 0.970, Pending_hits = 6, Reservation_fails = 9319
	L1D_cache_core[11]: Access = 496, Miss = 487, Miss_rate = 0.982, Pending_hits = 7, Reservation_fails = 9758
	L1D_cache_core[12]: Access = 496, Miss = 475, Miss_rate = 0.958, Pending_hits = 19, Reservation_fails = 7169
	L1D_cache_core[13]: Access = 504, Miss = 484, Miss_rate = 0.960, Pending_hits = 16, Reservation_fails = 8057
	L1D_cache_core[14]: Access = 496, Miss = 478, Miss_rate = 0.964, Pending_hits = 16, Reservation_fails = 6434
	L1D_cache_core[15]: Access = 512, Miss = 489, Miss_rate = 0.955, Pending_hits = 21, Reservation_fails = 10297
	L1D_cache_core[16]: Access = 504, Miss = 469, Miss_rate = 0.931, Pending_hits = 34, Reservation_fails = 8237
	L1D_cache_core[17]: Access = 488, Miss = 461, Miss_rate = 0.945, Pending_hits = 26, Reservation_fails = 6387
	L1D_cache_core[18]: Access = 488, Miss = 466, Miss_rate = 0.955, Pending_hits = 19, Reservation_fails = 8979
	L1D_cache_core[19]: Access = 504, Miss = 483, Miss_rate = 0.958, Pending_hits = 16, Reservation_fails = 6940
	L1D_cache_core[20]: Access = 2528, Miss = 2014, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 16261
	L1D_cache_core[21]: Access = 2400, Miss = 1915, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 16682
	L1D_cache_core[22]: Access = 2528, Miss = 2019, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 15892
	L1D_cache_core[23]: Access = 2464, Miss = 1944, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 16162
	L1D_cache_core[24]: Access = 2432, Miss = 1921, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 21817
	L1D_cache_core[25]: Access = 2464, Miss = 1956, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 18322
	L1D_cache_core[26]: Access = 2496, Miss = 1971, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 17035
	L1D_cache_core[27]: Access = 2624, Miss = 2080, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 15832
	L1D_cache_core[28]: Access = 2432, Miss = 1927, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 14454
	L1D_cache_core[29]: Access = 2336, Miss = 1856, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 15613
	L1D_cache_core[30]: Access = 2496, Miss = 1973, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 14843
	L1D_cache_core[31]: Access = 2464, Miss = 1946, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 18314
	L1D_cache_core[32]: Access = 2464, Miss = 1982, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 19751
	L1D_cache_core[33]: Access = 2528, Miss = 2027, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 16933
	L1D_cache_core[34]: Access = 2464, Miss = 1953, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 16241
	L1D_cache_core[35]: Access = 2304, Miss = 1820, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 18449
	L1D_cache_core[36]: Access = 2336, Miss = 1848, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 17523
	L1D_cache_core[37]: Access = 2528, Miss = 2016, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 18228
	L1D_cache_core[38]: Access = 2368, Miss = 1897, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 16887
	L1D_cache_core[39]: Access = 2496, Miss = 1984, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 15723
	L1D_cache_core[40]: Access = 2560, Miss = 2075, Miss_rate = 0.811, Pending_hits = 0, Reservation_fails = 16094
	L1D_cache_core[41]: Access = 2592, Miss = 2111, Miss_rate = 0.814, Pending_hits = 0, Reservation_fails = 17206
	L1D_cache_core[42]: Access = 2464, Miss = 1980, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 18089
	L1D_cache_core[43]: Access = 2432, Miss = 1932, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 18077
	L1D_cache_core[44]: Access = 2464, Miss = 1957, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 17442
	L1D_cache_core[45]: Access = 2592, Miss = 2074, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 14614
	L1D_cache_core[46]: Access = 2528, Miss = 2011, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 15413
	L1D_cache_core[47]: Access = 2400, Miss = 1930, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 17676
	L1D_cache_core[48]: Access = 2496, Miss = 1993, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 17164
	L1D_cache_core[49]: Access = 2464, Miss = 1994, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 16230
	L1D_cache_core[50]: Access = 2592, Miss = 2053, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 15160
	L1D_cache_core[51]: Access = 2464, Miss = 1973, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 17071
	L1D_cache_core[52]: Access = 2400, Miss = 1935, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 16003
	L1D_cache_core[53]: Access = 2400, Miss = 1919, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 18016
	L1D_cache_core[54]: Access = 2336, Miss = 1876, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 16560
	L1D_cache_core[55]: Access = 2304, Miss = 1829, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 17955
	L1D_cache_core[56]: Access = 2368, Miss = 1871, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 16055
	L1D_cache_core[57]: Access = 2432, Miss = 1914, Miss_rate = 0.787, Pending_hits = 0, Reservation_fails = 16562
	L1D_cache_core[58]: Access = 2336, Miss = 1870, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 18785
	L1D_cache_core[59]: Access = 2528, Miss = 2008, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 15953
	L1D_total_cache_accesses = 108256
	L1D_total_cache_misses = 87872
	L1D_total_cache_miss_rate = 0.8117
	L1D_total_cache_pending_hits = 388
	L1D_total_cache_reservation_fails = 832002
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 58016
	L1C_total_cache_misses = 1912
	L1C_total_cache_miss_rate = 0.0330
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 1008271
	L1T_total_cache_misses = 1617
	L1T_total_cache_miss_rate = 0.0016
	L1T_total_cache_pending_hits = 1006654
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 46
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 388
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 50638
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 184052
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 56104
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1912
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1006654
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1617
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19950
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37234
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 647950
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1925898
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 36906
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 21465
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
8296, 7832, 8275, 7789, 8245, 7665, 8228, 7759, 8163, 7557, 7775, 7224, 7141, 6572, 6660, 6127, 
gpgpu_n_tot_thrd_icount = 122027584
gpgpu_n_tot_w_icount = 3813362
gpgpu_n_stall_shd_mem = 1751191
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 50638
gpgpu_n_mem_write_global = 57184
gpgpu_n_mem_texture = 1617
gpgpu_n_mem_const = 100
gpgpu_n_load_insn  = 1580544
gpgpu_n_store_insn = 1660544
gpgpu_n_shmem_insn = 12379356
gpgpu_n_tex_insn = 3611791
gpgpu_n_const_mem_insn = 1376256
gpgpu_n_param_mem_insn = 469696
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 2880
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 838594
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1665095	W0_Idle:1320539	W0_Scoreboard:5798237	W1:0	W2:2440	W3:7140	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:25440	W17:0	W18:2880	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:496717	W29:652474	W30:0	W31:0	W32:2626638
Warp Occupancy Distribution:
Stall:707623	W0_Idle:214832	W0_Scoreboard:882285	W1:0	W2:2440	W3:7140	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:25440	W17:0	W18:2880	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:496717	W29:652474	W30:0	W31:0	W32:1207369
Warp Occupancy Distribution:
Stall:476191	W0_Idle:600779	W0_Scoreboard:2412593	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:709637
warp_utilization0: 0.302735
warp_utilization1: 0.570218
warp_utilization2: 0.168993
traffic_breakdown_coretomem[CONST_ACC_R] = 800 {8:100,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 405104 {8:50638,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7544832 {40:1368,72:1576,136:54240,}
traffic_breakdown_coretomem[INST_ACC_R] = 34760 {8:4345,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 12936 {8:1617,}
traffic_breakdown_memtocore[CONST_ACC_R] = 7200 {72:100,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6886768 {136:50638,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 457472 {8:57184,}
traffic_breakdown_memtocore[INST_ACC_R] = 588472 {136:4327,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 219912 {136:1617,}
maxmrqlatency = 1072 
maxdqlatency = 0 
maxmflatency = 2946 
averagemflatency = 557 
averagemflatency_1 = 740 
averagemflatency_2= 532 
averagemflatency_3 = 541 
averagemrqlatency_1 = 69 
averagemrqlatency_2 = 50 
averagemrqlatency_3 = 55 
max_icnt2mem_latency = 2350 
max_icnt2sh_latency = 104979 
mrq_lat_table:36128 	2141 	3223 	5490 	13292 	18363 	21074 	11936 	2714 	303 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	226 	214 	197 	16469 	41380 	41098 	9773 	182 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	20882 	9986 	9156 	14437 	30884 	21191 	6591 	754 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	24406 	26582 	1350 	17 	0 	0 	0 	0 	0 	0 	5120 	11292 	17523 	23249 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	3 	1 	1 	27 	61 	96 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        19        19        24        18        14        15        14        43        28        23        28        13        32        32        21        24 
dram[1]:        24        15        24        10        13        15        26        34        27        20        22        21        32        32        18        15 
dram[2]:        19        24        19        12        20        15        18        22        25        18        22        20        32        32        28        17 
dram[3]:        18        12        16        14        18        16        20        23        19        19        17        23        32        32        14        26 
dram[4]:        14        18        17        12        18        18        20        24        18        21        14        24        32        32        26        34 
dram[5]:        24        20        16        18        17        16        21        47        18        20        16        25        32        32        25        17 
maximum service time to same row:
dram[0]:      6275      6720      8072      6568      7101      6754      6690      6176      7061      7212      7447      6367     10696     10538      6629      6610 
dram[1]:      5900      6038      8379      5977      6901      7039      6848      6537      6852      7400      7082      7240     10590     10481      6555      6602 
dram[2]:      6574      5870      8386      5025      6838      6591      6398      6500      6786      6863      6709      6899     10722     10483      6527      6926 
dram[3]:      6361      4285      8311      5041      6894      6825      6856      6556      7503      7232      7537      6922     10658     10526      6731      6772 
dram[4]:      6763      5792      7603      4323      6498      7042      6448      6666      7016      7417      7614      7151     10566     10575      6485      7063 
dram[5]:      6527      7103      7599      4955      6201      7010      6791      6965      6577      7113      7423      7255     10386     10631      7093      6722 
average row accesses per activate:
dram[0]:  2.021960  2.048821  2.046713  2.081882  2.091549  2.224265  2.193246  2.170956  2.133568  2.097391  2.061434  1.923948  2.202578  2.205555  2.097173  2.199627 
dram[1]:  2.077720  2.082474  2.037866  2.023850  2.178832  2.155914  2.102150  2.199248  2.087931  2.045378  1.913043  2.023649  2.217069  2.191606  2.125912  2.036649 
dram[2]:  2.059727  2.046823  2.060976  2.000000  2.222222  2.214815  2.187037  2.210821  2.105354  2.060914  2.042882  2.065517  2.224907  2.183636  2.103873  2.071678 
dram[3]:  2.023294  1.913876  2.046875  1.996622  2.235185  2.202952  2.128391  2.187037  2.153439  1.972222  2.078947  1.934747  2.173913  2.161232  2.073944  2.253788 
dram[4]:  1.962480  2.021739  1.932897  1.985000  2.102293  2.264045  2.157798  2.205607  2.083045  2.114983  1.973378  2.037997  2.154122  2.114841  2.106952  2.129433 
dram[5]:  2.003333  1.981818  2.013491  2.000000  2.265152  2.267290  2.100901  2.211896  2.051370  2.122164  1.921095  1.994983  2.141343  2.094571  2.194392  2.138686 
average row locality = 114666/54718 = 2.095581
average row locality_1 = 49923/25947 = 1.924037
average row locality_2 = 33342/14297 = 2.332098
average row locality_3 = 31401/14474 = 2.169476
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       661       682       642       652       662       675       630       643       664       656       654       645       653       651       656       649 
dram[1]:       668       674       640       655       667       673       636       634       664       662       642       646       662       662       638       640 
dram[2]:       674       676       645       660       673       667       642       644       663       667       647       651       659       660       663       653 
dram[3]:       674       660       639       650       681       665       639       636       672       655       640       642       661       655       639       657 
dram[4]:       669       671       639       655       664       678       632       642       656       663       638       639       659       655       649       659 
dram[5]:       666       663       653       654       665       680       627       643       649       666       647       644       664       661       638       645 
total reads: 62880
bank skew: 682/627 = 1.09
chip skew: 10544/10463 = 1.01
number of total write accesses:
dram[0]:       536       535       541       543       526       535       539       538       550       550       554       544       543       540       531       530 
dram[1]:       535       538       544       533       527       530       537       536       547       555       546       552       533       539       527       527 
dram[2]:       533       548       538       542       527       529       539       541       556       551       544       547       538       541       532       532 
dram[3]:       542       540       540       532       526       529       538       545       549       552       545       544       539       538       539       533 
dram[4]:       534       538       542       536       528       531       544       538       548       551       548       541       543       542       533       542 
dram[5]:       536       536       541       534       531       533       539       547       549       550       546       549       548       535       536       527 
total reads: 51786
bank skew: 556/526 = 1.06
chip skew: 8639/8606 = 1.00
average mf latency per bank:
dram[0]:        519       502       493       504       564       584       522       540       502       511       515       523       505       504       524       540
dram[1]:        511       514       493       520       558       588       522       548       511       518       513       528       532       523       526       561
dram[2]:        541       532       519       531       594       608       565       546       537       529       567       548       538       524       554       559
dram[3]:        516       488       507       508       585       566       561       541       522       526       543       526       522       509       557       534
dram[4]:        520       495       497       498       586       580       548       521       532       513       532       526       494       497       553       526
dram[5]:        516       504       506       503       589       582       541       514       534       517       542       520       519       502       557       540
maximum mf latency per bank:
dram[0]:       2353      2029      2671      1811      1907      2422      1870      1865      2880      2007      2079      2081      2404      2129      2338      2167
dram[1]:       2392      2131      2178      2338      1832      2357      2295      2137      2278      2327      2078      2257      2534      2061      2340      2144
dram[2]:       2946      2320      2122      2673      1967      2096      2429      2289      2232      1867      2395      2036      2855      2260      2586      2121
dram[3]:       2160      2534      1968      2285      2154      1910      2095      2145      2081      2350      2331      1894      2445      1832      2455      2109
dram[4]:       2027      2625      2143      2256      2333      2137      1966      1872      2589      2615      2319      2180      2002      2286      2451      2065
dram[5]:       2255      2196      2184      2360      2202      2014      2112      1809      2168      2621      2564      2138      2121      2136      2390      2201
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=138573 n_nop=82653 n_act=9061 n_pre=9045 n_req=12971 n_req_1=2175 n_req_2=5606 n_req_3=5190 n_rd=20950 n_write=16864 bw_util=0.3686 bw_util_1=0.05692 bw_util_2=0.1618 bw_util_3=0.1498 blp=8.346066 blp_1= 2.479442 blp_2= 2.929770 blp_3= 2.825625
 n_activity=115298 dram_eff=0.443 dram_eff_1=0.06841 dram_eff_2=0.1945 dram_eff_3=0.1801
bk0: 1322a 82593i bk1: 1364a 81374i bk2: 1284a 82497i bk3: 1304a 81047i bk4: 1324a 80890i bk5: 1350a 77609i bk6: 1260a 78917i bk7: 1286a 77781i bk8: 1328a 84980i bk9: 1312a 83024i bk10: 1308a 80273i bk11: 1290a 78442i bk12: 1306a 80189i bk13: 1302a 77994i bk14: 1312a 77173i bk15: 1298a 75197i 
bw_dist = 0.057	0.162	0.150	0.463	0.168
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.81239
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=138573 n_nop=82600 n_act=9121 n_pre=9105 n_req=12924 n_req_1=2163 n_req_2=5519 n_req_3=5242 n_rd=20926 n_write=16821 bw_util=0.3674 bw_util_1=0.05679 bw_util_2=0.1593 bw_util_3=0.1513 blp=8.364008 blp_1= 2.392138 blp_2= 2.888313 blp_3= 2.829137
 n_activity=115258 dram_eff=0.4417 dram_eff_1=0.06828 dram_eff_2=0.1915 dram_eff_3=0.1819
bk0: 1336a 82654i bk1: 1348a 82476i bk2: 1280a 83916i bk3: 1310a 79115i bk4: 1334a 81955i bk5: 1346a 75770i bk6: 1272a 78425i bk7: 1268a 77704i bk8: 1328a 83388i bk9: 1324a 79969i bk10: 1284a 80059i bk11: 1292a 78504i bk12: 1324a 79740i bk13: 1324a 81608i bk14: 1276a 77283i bk15: 1280a 76453i 
bw_dist = 0.057	0.159	0.151	0.464	0.168
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.92213
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=138573 n_nop=82448 n_act=9076 n_pre=9060 n_req=13063 n_req_1=2137 n_req_2=5640 n_req_3=5286 n_rd=21088 n_write=16901 bw_util=0.3717 bw_util_1=0.05627 bw_util_2=0.1628 bw_util_3=0.1526 blp=8.382508 blp_1= 2.414764 blp_2= 2.964147 blp_3= 2.871481
 n_activity=115713 dram_eff=0.4451 dram_eff_1=0.06739 dram_eff_2=0.195 dram_eff_3=0.1827
bk0: 1348a 82526i bk1: 1352a 79540i bk2: 1290a 83321i bk3: 1320a 79310i bk4: 1346a 78504i bk5: 1334a 78465i bk6: 1284a 78522i bk7: 1288a 77527i bk8: 1326a 82478i bk9: 1334a 80867i bk10: 1294a 80118i bk11: 1302a 78350i bk12: 1318a 82538i bk13: 1320a 78980i bk14: 1326a 76916i bk15: 1306a 74950i 
bw_dist = 0.056	0.163	0.153	0.463	0.165
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.0475
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=138573 n_nop=82506 n_act=9133 n_pre=9117 n_req=12913 n_req_1=2137 n_req_2=5566 n_req_3=5210 n_rd=20930 n_write=16887 bw_util=0.3673 bw_util_1=0.05627 bw_util_2=0.1607 bw_util_3=0.1504 blp=8.340601 blp_1= 2.413012 blp_2= 2.908020 blp_3= 2.825805
 n_activity=115528 dram_eff=0.4406 dram_eff_1=0.0675 dram_eff_2=0.1927 dram_eff_3=0.1804
bk0: 1348a 83558i bk1: 1320a 82518i bk2: 1278a 83213i bk3: 1300a 82056i bk4: 1362a 79537i bk5: 1330a 77762i bk6: 1278a 78119i bk7: 1272a 75200i bk8: 1344a 82578i bk9: 1310a 81188i bk10: 1280a 80598i bk11: 1284a 78255i bk12: 1322a 80114i bk13: 1310a 81016i bk14: 1278a 77652i bk15: 1314a 75845i 
bw_dist = 0.056	0.161	0.150	0.466	0.166
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.824
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=138573 n_nop=82403 n_act=9184 n_pre=9168 n_req=12930 n_req_1=2164 n_req_2=5534 n_req_3=5232 n_rd=20936 n_write=16882 bw_util=0.3675 bw_util_1=0.05675 bw_util_2=0.1597 bw_util_3=0.151 blp=8.362420 blp_1= 2.399761 blp_2= 2.937286 blp_3= 2.833420
 n_activity=115897 dram_eff=0.4394 dram_eff_1=0.06785 dram_eff_2=0.191 dram_eff_3=0.1806
bk0: 1338a 82798i bk1: 1342a 79701i bk2: 1278a 82030i bk3: 1310a 82352i bk4: 1328a 79798i bk5: 1356a 78225i bk6: 1264a 77387i bk7: 1284a 75630i bk8: 1312a 83355i bk9: 1326a 82172i bk10: 1276a 81273i bk11: 1278a 80661i bk12: 1318a 81810i bk13: 1310a 78350i bk14: 1298a 75119i bk15: 1318a 74932i 
bw_dist = 0.057	0.160	0.151	0.469	0.164
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.0004
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=138573 n_nop=82483 n_act=9144 n_pre=9128 n_req=12939 n_req_1=2157 n_req_2=5524 n_req_3=5258 n_rd=20930 n_write=16888 bw_util=0.3679 bw_util_1=0.05669 bw_util_2=0.1595 bw_util_3=0.1518 blp=8.366702 blp_1= 2.533231 blp_2= 2.923340 blp_3= 2.870848
 n_activity=115316 dram_eff=0.4421 dram_eff_1=0.06813 dram_eff_2=0.1916 dram_eff_3=0.1824
bk0: 1332a 82497i bk1: 1326a 80363i bk2: 1306a 82327i bk3: 1308a 81029i bk4: 1330a 80007i bk5: 1360a 75518i bk6: 1254a 79634i bk7: 1286a 75617i bk8: 1298a 84811i bk9: 1332a 80784i bk10: 1294a 80114i bk11: 1288a 79503i bk12: 1328a 79440i bk13: 1322a 79818i bk14: 1276a 77657i bk15: 1290a 76636i 
bw_dist = 0.057	0.159	0.152	0.464	0.168
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.99765

========= L2 cache stats =========
L2_cache_bank[0]: Access = 9331, Miss = 5222, Miss_rate = 0.560, Pending_hits = 183, Reservation_fails = 610
L2_cache_bank[1]: Access = 9456, Miss = 5253, Miss_rate = 0.556, Pending_hits = 170, Reservation_fails = 1555
L2_cache_bank[2]: Access = 9339, Miss = 5217, Miss_rate = 0.559, Pending_hits = 172, Reservation_fails = 609
L2_cache_bank[3]: Access = 9426, Miss = 5246, Miss_rate = 0.557, Pending_hits = 163, Reservation_fails = 2216
L2_cache_bank[4]: Access = 9490, Miss = 5266, Miss_rate = 0.555, Pending_hits = 162, Reservation_fails = 1077
L2_cache_bank[5]: Access = 9439, Miss = 5278, Miss_rate = 0.559, Pending_hits = 161, Reservation_fails = 1723
L2_cache_bank[6]: Access = 9493, Miss = 5245, Miss_rate = 0.553, Pending_hits = 174, Reservation_fails = 1079
L2_cache_bank[7]: Access = 9446, Miss = 5220, Miss_rate = 0.553, Pending_hits = 173, Reservation_fails = 1890
L2_cache_bank[8]: Access = 9567, Miss = 5206, Miss_rate = 0.544, Pending_hits = 186, Reservation_fails = 2557
L2_cache_bank[9]: Access = 9600, Miss = 5262, Miss_rate = 0.548, Pending_hits = 181, Reservation_fails = 2148
L2_cache_bank[10]: Access = 9677, Miss = 5209, Miss_rate = 0.538, Pending_hits = 186, Reservation_fails = 2331
L2_cache_bank[11]: Access = 9609, Miss = 5256, Miss_rate = 0.547, Pending_hits = 200, Reservation_fails = 1812
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 9331, Miss = 5222 (0.56), PendingHit = 183 (0.0196)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 9456, Miss = 5253 (0.556), PendingHit = 170 (0.018)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 9339, Miss = 5217 (0.559), PendingHit = 172 (0.0184)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 9426, Miss = 5246 (0.557), PendingHit = 163 (0.0173)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 9490, Miss = 5266 (0.555), PendingHit = 162 (0.0171)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 9439, Miss = 5278 (0.559), PendingHit = 161 (0.0171)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 9493, Miss = 5245 (0.553), PendingHit = 174 (0.0183)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 9446, Miss = 5220 (0.553), PendingHit = 173 (0.0183)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 9567, Miss = 5206 (0.544), PendingHit = 186 (0.0194)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 9600, Miss = 5262 (0.548), PendingHit = 181 (0.0189)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 9677, Miss = 5209 (0.538), PendingHit = 186 (0.0192)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 9609, Miss = 5256 (0.547), PendingHit = 200 (0.0208)
L2 Cache Total Miss Rate = 0.552
Stream 1: L2 Cache Miss Rate = 0.430
Stream 2: L2 Cache Miss Rate = 0.579
Stream 3: L2 Cache Miss Rate = 0.531
Stream 1: Accesses  = 13680
Stream 1: Misses  = 5877
Stream 2: Accesses  = 50101
Stream 2: Misses  = 29006
Stream 3: Accesses  = 63772
Stream 3: Misses  = 33874
Stream 1+2: Accesses  = 63781
Stream 1+2: Misses  = 34883
Stream 1+2+3: Accesses  = 127553
Stream 1+2+3: Misses  = 68757
Total Accesses  = 113873
MPKI-CORES
CORE_L2MPKI_0	0.092
CORE_L2MPKI_1	0.083
CORE_L2MPKI_2	0.086
CORE_L2MPKI_3	0.085
CORE_L2MPKI_4	0.091
CORE_L2MPKI_5	0.081
CORE_L2MPKI_6	0.082
CORE_L2MPKI_7	0.080
CORE_L2MPKI_8	0.083
CORE_L2MPKI_9	0.082
CORE_L2MPKI_10	0.080
CORE_L2MPKI_11	0.080
CORE_L2MPKI_12	0.079
CORE_L2MPKI_13	0.081
CORE_L2MPKI_14	0.078
CORE_L2MPKI_15	0.080
CORE_L2MPKI_16	0.081
CORE_L2MPKI_17	0.079
CORE_L2MPKI_18	0.078
CORE_L2MPKI_19	0.082
CORE_L2MPKI_20	1.238
CORE_L2MPKI_21	1.316
CORE_L2MPKI_22	1.305
CORE_L2MPKI_23	1.297
CORE_L2MPKI_24	1.287
CORE_L2MPKI_25	1.296
CORE_L2MPKI_26	1.315
CORE_L2MPKI_27	1.290
CORE_L2MPKI_28	1.293
CORE_L2MPKI_29	1.286
CORE_L2MPKI_30	1.283
CORE_L2MPKI_31	1.248
CORE_L2MPKI_32	1.232
CORE_L2MPKI_33	1.259
CORE_L2MPKI_34	1.302
CORE_L2MPKI_35	1.270
CORE_L2MPKI_36	1.284
CORE_L2MPKI_37	1.243
CORE_L2MPKI_38	1.280
CORE_L2MPKI_39	1.225
CORE_L2MPKI_40	1.241
CORE_L2MPKI_41	1.221
CORE_L2MPKI_42	1.203
CORE_L2MPKI_43	1.244
CORE_L2MPKI_44	1.251
CORE_L2MPKI_45	1.218
CORE_L2MPKI_46	1.247
CORE_L2MPKI_47	1.255
CORE_L2MPKI_48	1.249
CORE_L2MPKI_49	1.227
CORE_L2MPKI_50	1.229
CORE_L2MPKI_51	1.226
CORE_L2MPKI_52	1.218
CORE_L2MPKI_53	1.264
CORE_L2MPKI_54	1.249
CORE_L2MPKI_55	1.234
CORE_L2MPKI_56	1.217
CORE_L2MPKI_57	1.220
CORE_L2MPKI_58	1.253
CORE_L2MPKI_59	1.195
Avg_MPKI_Stream1= 0.082
Avg_MPKI_Stream2= 1.277
Avg_MPKI_Stream3= 1.233
MISSES-CORES
CORE_MISSES_0	332
CORE_MISSES_1	299
CORE_MISSES_2	305
CORE_MISSES_3	306
CORE_MISSES_4	319
CORE_MISSES_5	287
CORE_MISSES_6	290
CORE_MISSES_7	287
CORE_MISSES_8	300
CORE_MISSES_9	294
CORE_MISSES_10	285
CORE_MISSES_11	284
CORE_MISSES_12	286
CORE_MISSES_13	289
CORE_MISSES_14	279
CORE_MISSES_15	282
CORE_MISSES_16	292
CORE_MISSES_17	287
CORE_MISSES_18	281
CORE_MISSES_19	293
CORE_MISSES_20	1446
CORE_MISSES_21	1459
CORE_MISSES_22	1524
CORE_MISSES_23	1476
CORE_MISSES_24	1446
CORE_MISSES_25	1475
CORE_MISSES_26	1516
CORE_MISSES_27	1564
CORE_MISSES_28	1453
CORE_MISSES_29	1388
CORE_MISSES_30	1480
CORE_MISSES_31	1421
CORE_MISSES_32	1402
CORE_MISSES_33	1471
CORE_MISSES_34	1482
CORE_MISSES_35	1352
CORE_MISSES_36	1386
CORE_MISSES_37	1452
CORE_MISSES_38	1400
CORE_MISSES_39	1413
CORE_MISSES_40	1468
CORE_MISSES_41	1462
CORE_MISSES_42	1369
CORE_MISSES_43	1398
CORE_MISSES_44	1424
CORE_MISSES_45	1459
CORE_MISSES_46	1457
CORE_MISSES_47	1391
CORE_MISSES_48	1440
CORE_MISSES_49	1397
CORE_MISSES_50	1472
CORE_MISSES_51	1396
CORE_MISSES_52	1350
CORE_MISSES_53	1402
CORE_MISSES_54	1348
CORE_MISSES_55	1314
CORE_MISSES_56	1331
CORE_MISSES_57	1371
CORE_MISSES_58	1352
CORE_MISSES_59	1396
L2_MISSES = 62880
L2_total_cache_accesses = 113873
L2_total_cache_misses = 62880
L2_total_cache_miss_rate = 0.5522
L2_total_cache_pending_hits = 2111
L2_total_cache_reservation_fails = 19607
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1157
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 188
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 49293
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8662
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1325
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 168
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 124
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 2421
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 42324
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1510
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 13350
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 851
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3984
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 239
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 111
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7573
L2_cache_data_port_util = 0.257
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=340394
icnt_total_pkts_simt_to_mem=335364
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =     681.9310
gpu_ipc_2 =     216.3244
gpu_ipc_3 =     216.3224
gpu_tot_sim_cycle_stream_1 = 104979
gpu_tot_sim_cycle_stream_2 = 104973
gpu_tot_sim_cycle_stream_3 = 104974
gpu_sim_insn_1 = 71588436
gpu_sim_insn_2 = 22708224
gpu_sim_insn_3 = 22708224
gpu_sim_cycle = 104980
gpu_sim_insn = 117004884
gpu_ipc =    1114.5444
gpu_tot_sim_cycle = 104980
gpu_tot_sim_insn = 117004884
gpu_tot_ipc =    1114.5444
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 393617
gpu_stall_icnt2sh    = 72973
gpu_total_sim_rate=373817

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1962804
	L1I_total_cache_misses = 36906
	L1I_total_cache_miss_rate = 0.0188
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 21465
L1D_cache:
	L1D_cache_core[0]: Access = 504, Miss = 477, Miss_rate = 0.946, Pending_hits = 27, Reservation_fails = 3514
	L1D_cache_core[1]: Access = 504, Miss = 485, Miss_rate = 0.962, Pending_hits = 19, Reservation_fails = 7975
	L1D_cache_core[2]: Access = 496, Miss = 471, Miss_rate = 0.950, Pending_hits = 25, Reservation_fails = 6323
	L1D_cache_core[3]: Access = 488, Miss = 467, Miss_rate = 0.957, Pending_hits = 19, Reservation_fails = 8627
	L1D_cache_core[4]: Access = 496, Miss = 476, Miss_rate = 0.960, Pending_hits = 20, Reservation_fails = 8406
	L1D_cache_core[5]: Access = 504, Miss = 484, Miss_rate = 0.960, Pending_hits = 18, Reservation_fails = 8054
	L1D_cache_core[6]: Access = 496, Miss = 481, Miss_rate = 0.970, Pending_hits = 15, Reservation_fails = 8725
	L1D_cache_core[7]: Access = 504, Miss = 477, Miss_rate = 0.946, Pending_hits = 18, Reservation_fails = 9203
	L1D_cache_core[8]: Access = 480, Miss = 451, Miss_rate = 0.940, Pending_hits = 28, Reservation_fails = 6110
	L1D_cache_core[9]: Access = 496, Miss = 476, Miss_rate = 0.960, Pending_hits = 19, Reservation_fails = 6401
	L1D_cache_core[10]: Access = 496, Miss = 481, Miss_rate = 0.970, Pending_hits = 6, Reservation_fails = 9319
	L1D_cache_core[11]: Access = 496, Miss = 487, Miss_rate = 0.982, Pending_hits = 7, Reservation_fails = 9758
	L1D_cache_core[12]: Access = 496, Miss = 475, Miss_rate = 0.958, Pending_hits = 19, Reservation_fails = 7169
	L1D_cache_core[13]: Access = 504, Miss = 484, Miss_rate = 0.960, Pending_hits = 16, Reservation_fails = 8057
	L1D_cache_core[14]: Access = 496, Miss = 478, Miss_rate = 0.964, Pending_hits = 16, Reservation_fails = 6434
	L1D_cache_core[15]: Access = 512, Miss = 489, Miss_rate = 0.955, Pending_hits = 21, Reservation_fails = 10297
	L1D_cache_core[16]: Access = 504, Miss = 469, Miss_rate = 0.931, Pending_hits = 34, Reservation_fails = 8237
	L1D_cache_core[17]: Access = 488, Miss = 461, Miss_rate = 0.945, Pending_hits = 26, Reservation_fails = 6387
	L1D_cache_core[18]: Access = 488, Miss = 466, Miss_rate = 0.955, Pending_hits = 19, Reservation_fails = 8979
	L1D_cache_core[19]: Access = 504, Miss = 483, Miss_rate = 0.958, Pending_hits = 16, Reservation_fails = 6940
	L1D_cache_core[20]: Access = 2528, Miss = 2014, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 16261
	L1D_cache_core[21]: Access = 2400, Miss = 1915, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 16682
	L1D_cache_core[22]: Access = 2528, Miss = 2019, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 15892
	L1D_cache_core[23]: Access = 2464, Miss = 1944, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 16162
	L1D_cache_core[24]: Access = 2432, Miss = 1921, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 21817
	L1D_cache_core[25]: Access = 2464, Miss = 1956, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 18322
	L1D_cache_core[26]: Access = 2496, Miss = 1971, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 17035
	L1D_cache_core[27]: Access = 2624, Miss = 2080, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 15832
	L1D_cache_core[28]: Access = 2432, Miss = 1927, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 14454
	L1D_cache_core[29]: Access = 2336, Miss = 1856, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 15613
	L1D_cache_core[30]: Access = 2496, Miss = 1973, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 14843
	L1D_cache_core[31]: Access = 2464, Miss = 1946, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 18314
	L1D_cache_core[32]: Access = 2464, Miss = 1982, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 19751
	L1D_cache_core[33]: Access = 2528, Miss = 2027, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 16933
	L1D_cache_core[34]: Access = 2464, Miss = 1953, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 16241
	L1D_cache_core[35]: Access = 2304, Miss = 1820, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 18449
	L1D_cache_core[36]: Access = 2336, Miss = 1848, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 17523
	L1D_cache_core[37]: Access = 2528, Miss = 2016, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 18228
	L1D_cache_core[38]: Access = 2368, Miss = 1897, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 16887
	L1D_cache_core[39]: Access = 2496, Miss = 1984, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 15723
	L1D_cache_core[40]: Access = 2560, Miss = 2075, Miss_rate = 0.811, Pending_hits = 0, Reservation_fails = 16094
	L1D_cache_core[41]: Access = 2592, Miss = 2111, Miss_rate = 0.814, Pending_hits = 0, Reservation_fails = 17206
	L1D_cache_core[42]: Access = 2464, Miss = 1980, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 18089
	L1D_cache_core[43]: Access = 2432, Miss = 1932, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 18077
	L1D_cache_core[44]: Access = 2464, Miss = 1957, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 17442
	L1D_cache_core[45]: Access = 2592, Miss = 2074, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 14614
	L1D_cache_core[46]: Access = 2528, Miss = 2011, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 15413
	L1D_cache_core[47]: Access = 2400, Miss = 1930, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 17676
	L1D_cache_core[48]: Access = 2496, Miss = 1993, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 17164
	L1D_cache_core[49]: Access = 2464, Miss = 1994, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 16230
	L1D_cache_core[50]: Access = 2592, Miss = 2053, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 15160
	L1D_cache_core[51]: Access = 2464, Miss = 1973, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 17071
	L1D_cache_core[52]: Access = 2400, Miss = 1935, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 16003
	L1D_cache_core[53]: Access = 2400, Miss = 1919, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 18016
	L1D_cache_core[54]: Access = 2336, Miss = 1876, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 16560
	L1D_cache_core[55]: Access = 2304, Miss = 1829, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 17955
	L1D_cache_core[56]: Access = 2368, Miss = 1871, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 16055
	L1D_cache_core[57]: Access = 2432, Miss = 1914, Miss_rate = 0.787, Pending_hits = 0, Reservation_fails = 16562
	L1D_cache_core[58]: Access = 2336, Miss = 1870, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 18785
	L1D_cache_core[59]: Access = 2528, Miss = 2008, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 15953
	L1D_total_cache_accesses = 108256
	L1D_total_cache_misses = 87872
	L1D_total_cache_miss_rate = 0.8117
	L1D_total_cache_pending_hits = 388
	L1D_total_cache_reservation_fails = 832002
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 58016
	L1C_total_cache_misses = 1912
	L1C_total_cache_miss_rate = 0.0330
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 1008271
	L1T_total_cache_misses = 1617
	L1T_total_cache_miss_rate = 0.0016
	L1T_total_cache_pending_hits = 1006654
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 46
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 388
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 50638
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 184052
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 56104
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1912
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1006654
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1617
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19950
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37234
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 647950
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1925898
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 36906
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 21465
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
8296, 7832, 8275, 7789, 8245, 7665, 8228, 7759, 8163, 7557, 7775, 7224, 7141, 6572, 6660, 6127, 
gpgpu_n_tot_thrd_icount = 122027584
gpgpu_n_tot_w_icount = 3813362
gpgpu_n_stall_shd_mem = 1751191
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 50638
gpgpu_n_mem_write_global = 57184
gpgpu_n_mem_texture = 1617
gpgpu_n_mem_const = 100
gpgpu_n_load_insn  = 1580544
gpgpu_n_store_insn = 1660544
gpgpu_n_shmem_insn = 12379356
gpgpu_n_tex_insn = 3611791
gpgpu_n_const_mem_insn = 1376256
gpgpu_n_param_mem_insn = 469696
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 2880
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 838594
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1665095	W0_Idle:1320539	W0_Scoreboard:5798237	W1:0	W2:2440	W3:7140	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:25440	W17:0	W18:2880	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:496717	W29:652474	W30:0	W31:0	W32:2626638
Warp Occupancy Distribution:
Stall:707623	W0_Idle:214832	W0_Scoreboard:882285	W1:0	W2:2440	W3:7140	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:25440	W17:0	W18:2880	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:496717	W29:652474	W30:0	W31:0	W32:1207369
Warp Occupancy Distribution:
Stall:476191	W0_Idle:600779	W0_Scoreboard:2412593	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:709637
warp_utilization0: 0.302735
warp_utilization1: 0.570218
warp_utilization2: 0.168993
traffic_breakdown_coretomem[CONST_ACC_R] = 800 {8:100,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 405104 {8:50638,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7544832 {40:1368,72:1576,136:54240,}
traffic_breakdown_coretomem[INST_ACC_R] = 34760 {8:4345,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 12936 {8:1617,}
traffic_breakdown_memtocore[CONST_ACC_R] = 7200 {72:100,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6886768 {136:50638,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 457472 {8:57184,}
traffic_breakdown_memtocore[INST_ACC_R] = 588472 {136:4327,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 219912 {136:1617,}
maxmrqlatency = 1072 
maxdqlatency = 0 
maxmflatency = 2946 
averagemflatency = 557 
averagemflatency_1 = 740 
averagemflatency_2= 532 
averagemflatency_3 = 541 
averagemrqlatency_1 = 69 
averagemrqlatency_2 = 50 
averagemrqlatency_3 = 55 
max_icnt2mem_latency = 2350 
max_icnt2sh_latency = 104979 
mrq_lat_table:36128 	2141 	3223 	5490 	13292 	18363 	21074 	11936 	2714 	303 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	226 	214 	197 	16469 	41380 	41098 	9773 	182 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	20882 	9986 	9156 	14437 	30884 	21191 	6591 	754 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	24406 	26582 	1350 	17 	0 	0 	0 	0 	0 	0 	5120 	11292 	17523 	23249 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	3 	1 	1 	27 	61 	96 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        19        19        24        18        14        15        14        43        28        23        28        13        32        32        21        24 
dram[1]:        24        15        24        10        13        15        26        34        27        20        22        21        32        32        18        15 
dram[2]:        19        24        19        12        20        15        18        22        25        18        22        20        32        32        28        17 
dram[3]:        18        12        16        14        18        16        20        23        19        19        17        23        32        32        14        26 
dram[4]:        14        18        17        12        18        18        20        24        18        21        14        24        32        32        26        34 
dram[5]:        24        20        16        18        17        16        21        47        18        20        16        25        32        32        25        17 
maximum service time to same row:
dram[0]:      6275      6720      8072      6568      7101      6754      6690      6176      7061      7212      7447      6367     10696     10538      6629      6610 
dram[1]:      5900      6038      8379      5977      6901      7039      6848      6537      6852      7400      7082      7240     10590     10481      6555      6602 
dram[2]:      6574      5870      8386      5025      6838      6591      6398      6500      6786      6863      6709      6899     10722     10483      6527      6926 
dram[3]:      6361      4285      8311      5041      6894      6825      6856      6556      7503      7232      7537      6922     10658     10526      6731      6772 
dram[4]:      6763      5792      7603      4323      6498      7042      6448      6666      7016      7417      7614      7151     10566     10575      6485      7063 
dram[5]:      6527      7103      7599      4955      6201      7010      6791      6965      6577      7113      7423      7255     10386     10631      7093      6722 
average row accesses per activate:
dram[0]:  2.021960  2.048821  2.046713  2.081882  2.091549  2.224265  2.193246  2.170956  2.133568  2.097391  2.061434  1.923948  2.202578  2.205555  2.097173  2.199627 
dram[1]:  2.077720  2.082474  2.037866  2.023850  2.178832  2.155914  2.102150  2.199248  2.087931  2.045378  1.913043  2.023649  2.217069  2.191606  2.125912  2.036649 
dram[2]:  2.059727  2.046823  2.060976  2.000000  2.222222  2.214815  2.187037  2.210821  2.105354  2.060914  2.042882  2.065517  2.224907  2.183636  2.103873  2.071678 
dram[3]:  2.023294  1.913876  2.046875  1.996622  2.235185  2.202952  2.128391  2.187037  2.153439  1.972222  2.078947  1.934747  2.173913  2.161232  2.073944  2.253788 
dram[4]:  1.962480  2.021739  1.932897  1.985000  2.102293  2.264045  2.157798  2.205607  2.083045  2.114983  1.973378  2.037997  2.154122  2.114841  2.106952  2.129433 
dram[5]:  2.003333  1.981818  2.013491  2.000000  2.265152  2.267290  2.100901  2.211896  2.051370  2.122164  1.921095  1.994983  2.141343  2.094571  2.194392  2.138686 
average row locality = 114666/54718 = 2.095581
average row locality_1 = 49923/25947 = 1.924037
average row locality_2 = 33342/14297 = 2.332098
average row locality_3 = 31401/14474 = 2.169476
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       661       682       642       652       662       675       630       643       664       656       654       645       653       651       656       649 
dram[1]:       668       674       640       655       667       673       636       634       664       662       642       646       662       662       638       640 
dram[2]:       674       676       645       660       673       667       642       644       663       667       647       651       659       660       663       653 
dram[3]:       674       660       639       650       681       665       639       636       672       655       640       642       661       655       639       657 
dram[4]:       669       671       639       655       664       678       632       642       656       663       638       639       659       655       649       659 
dram[5]:       666       663       653       654       665       680       627       643       649       666       647       644       664       661       638       645 
total reads: 62880
bank skew: 682/627 = 1.09
chip skew: 10544/10463 = 1.01
number of total write accesses:
dram[0]:       536       535       541       543       526       535       539       538       550       550       554       544       543       540       531       530 
dram[1]:       535       538       544       533       527       530       537       536       547       555       546       552       533       539       527       527 
dram[2]:       533       548       538       542       527       529       539       541       556       551       544       547       538       541       532       532 
dram[3]:       542       540       540       532       526       529       538       545       549       552       545       544       539       538       539       533 
dram[4]:       534       538       542       536       528       531       544       538       548       551       548       541       543       542       533       542 
dram[5]:       536       536       541       534       531       533       539       547       549       550       546       549       548       535       536       527 
total reads: 51786
bank skew: 556/526 = 1.06
chip skew: 8639/8606 = 1.00
average mf latency per bank:
dram[0]:        519       502       493       504       564       584       522       540       502       511       515       523       505       504       524       540
dram[1]:        511       514       493       520       558       588       522       548       511       518       513       528       532       523       526       561
dram[2]:        541       532       519       531       594       608       565       546       537       529       567       548       538       524       554       559
dram[3]:        516       488       507       508       585       566       561       541       522       526       543       526       522       509       557       534
dram[4]:        520       495       497       498       586       580       548       521       532       513       532       526       494       497       553       526
dram[5]:        516       504       506       503       589       582       541       514       534       517       542       520       519       502       557       540
maximum mf latency per bank:
dram[0]:       2353      2029      2671      1811      1907      2422      1870      1865      2880      2007      2079      2081      2404      2129      2338      2167
dram[1]:       2392      2131      2178      2338      1832      2357      2295      2137      2278      2327      2078      2257      2534      2061      2340      2144
dram[2]:       2946      2320      2122      2673      1967      2096      2429      2289      2232      1867      2395      2036      2855      2260      2586      2121
dram[3]:       2160      2534      1968      2285      2154      1910      2095      2145      2081      2350      2331      1894      2445      1832      2455      2109
dram[4]:       2027      2625      2143      2256      2333      2137      1966      1872      2589      2615      2319      2180      2002      2286      2451      2065
dram[5]:       2255      2196      2184      2360      2202      2014      2112      1809      2168      2621      2564      2138      2121      2136      2390      2201
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=138573 n_nop=82653 n_act=9061 n_pre=9045 n_req=12971 n_req_1=2175 n_req_2=5606 n_req_3=5190 n_rd=20950 n_write=16864 bw_util=0.3686 bw_util_1=0.05692 bw_util_2=0.1618 bw_util_3=0.1498 blp=8.346066 blp_1= 2.479442 blp_2= 2.929770 blp_3= 2.825625
 n_activity=115298 dram_eff=0.443 dram_eff_1=0.06841 dram_eff_2=0.1945 dram_eff_3=0.1801
bk0: 1322a 82593i bk1: 1364a 81374i bk2: 1284a 82497i bk3: 1304a 81047i bk4: 1324a 80890i bk5: 1350a 77609i bk6: 1260a 78917i bk7: 1286a 77781i bk8: 1328a 84980i bk9: 1312a 83024i bk10: 1308a 80273i bk11: 1290a 78442i bk12: 1306a 80189i bk13: 1302a 77994i bk14: 1312a 77173i bk15: 1298a 75197i 
bw_dist = 0.057	0.162	0.150	0.463	0.168
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.81239
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=138573 n_nop=82600 n_act=9121 n_pre=9105 n_req=12924 n_req_1=2163 n_req_2=5519 n_req_3=5242 n_rd=20926 n_write=16821 bw_util=0.3674 bw_util_1=0.05679 bw_util_2=0.1593 bw_util_3=0.1513 blp=8.364008 blp_1= 2.392138 blp_2= 2.888313 blp_3= 2.829137
 n_activity=115258 dram_eff=0.4417 dram_eff_1=0.06828 dram_eff_2=0.1915 dram_eff_3=0.1819
bk0: 1336a 82654i bk1: 1348a 82476i bk2: 1280a 83916i bk3: 1310a 79115i bk4: 1334a 81955i bk5: 1346a 75770i bk6: 1272a 78425i bk7: 1268a 77704i bk8: 1328a 83388i bk9: 1324a 79969i bk10: 1284a 80059i bk11: 1292a 78504i bk12: 1324a 79740i bk13: 1324a 81608i bk14: 1276a 77283i bk15: 1280a 76453i 
bw_dist = 0.057	0.159	0.151	0.464	0.168
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.92213
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=138573 n_nop=82448 n_act=9076 n_pre=9060 n_req=13063 n_req_1=2137 n_req_2=5640 n_req_3=5286 n_rd=21088 n_write=16901 bw_util=0.3717 bw_util_1=0.05627 bw_util_2=0.1628 bw_util_3=0.1526 blp=8.382508 blp_1= 2.414764 blp_2= 2.964147 blp_3= 2.871481
 n_activity=115713 dram_eff=0.4451 dram_eff_1=0.06739 dram_eff_2=0.195 dram_eff_3=0.1827
bk0: 1348a 82526i bk1: 1352a 79540i bk2: 1290a 83321i bk3: 1320a 79310i bk4: 1346a 78504i bk5: 1334a 78465i bk6: 1284a 78522i bk7: 1288a 77527i bk8: 1326a 82478i bk9: 1334a 80867i bk10: 1294a 80118i bk11: 1302a 78350i bk12: 1318a 82538i bk13: 1320a 78980i bk14: 1326a 76916i bk15: 1306a 74950i 
bw_dist = 0.056	0.163	0.153	0.463	0.165
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.0475
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=138573 n_nop=82506 n_act=9133 n_pre=9117 n_req=12913 n_req_1=2137 n_req_2=5566 n_req_3=5210 n_rd=20930 n_write=16887 bw_util=0.3673 bw_util_1=0.05627 bw_util_2=0.1607 bw_util_3=0.1504 blp=8.340601 blp_1= 2.413012 blp_2= 2.908020 blp_3= 2.825805
 n_activity=115528 dram_eff=0.4406 dram_eff_1=0.0675 dram_eff_2=0.1927 dram_eff_3=0.1804
bk0: 1348a 83558i bk1: 1320a 82518i bk2: 1278a 83213i bk3: 1300a 82056i bk4: 1362a 79537i bk5: 1330a 77762i bk6: 1278a 78119i bk7: 1272a 75200i bk8: 1344a 82578i bk9: 1310a 81188i bk10: 1280a 80598i bk11: 1284a 78255i bk12: 1322a 80114i bk13: 1310a 81016i bk14: 1278a 77652i bk15: 1314a 75845i 
bw_dist = 0.056	0.161	0.150	0.466	0.166
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.824
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=138573 n_nop=82403 n_act=9184 n_pre=9168 n_req=12930 n_req_1=2164 n_req_2=5534 n_req_3=5232 n_rd=20936 n_write=16882 bw_util=0.3675 bw_util_1=0.05675 bw_util_2=0.1597 bw_util_3=0.151 blp=8.362420 blp_1= 2.399761 blp_2= 2.937286 blp_3= 2.833420
 n_activity=115897 dram_eff=0.4394 dram_eff_1=0.06785 dram_eff_2=0.191 dram_eff_3=0.1806
bk0: 1338a 82798i bk1: 1342a 79701i bk2: 1278a 82030i bk3: 1310a 82352i bk4: 1328a 79798i bk5: 1356a 78225i bk6: 1264a 77387i bk7: 1284a 75630i bk8: 1312a 83355i bk9: 1326a 82172i bk10: 1276a 81273i bk11: 1278a 80661i bk12: 1318a 81810i bk13: 1310a 78350i bk14: 1298a 75119i bk15: 1318a 74932i 
bw_dist = 0.057	0.160	0.151	0.469	0.164
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.0004
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=138573 n_nop=82483 n_act=9144 n_pre=9128 n_req=12939 n_req_1=2157 n_req_2=5524 n_req_3=5258 n_rd=20930 n_write=16888 bw_util=0.3679 bw_util_1=0.05669 bw_util_2=0.1595 bw_util_3=0.1518 blp=8.366702 blp_1= 2.533231 blp_2= 2.923340 blp_3= 2.870848
 n_activity=115316 dram_eff=0.4421 dram_eff_1=0.06813 dram_eff_2=0.1916 dram_eff_3=0.1824
bk0: 1332a 82497i bk1: 1326a 80363i bk2: 1306a 82327i bk3: 1308a 81029i bk4: 1330a 80007i bk5: 1360a 75518i bk6: 1254a 79634i bk7: 1286a 75617i bk8: 1298a 84811i bk9: 1332a 80784i bk10: 1294a 80114i bk11: 1288a 79503i bk12: 1328a 79440i bk13: 1322a 79818i bk14: 1276a 77657i bk15: 1290a 76636i 
bw_dist = 0.057	0.159	0.152	0.464	0.168
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.99765

========= L2 cache stats =========
L2_cache_bank[0]: Access = 9331, Miss = 5222, Miss_rate = 0.560, Pending_hits = 183, Reservation_fails = 610
L2_cache_bank[1]: Access = 9456, Miss = 5253, Miss_rate = 0.556, Pending_hits = 170, Reservation_fails = 1555
L2_cache_bank[2]: Access = 9339, Miss = 5217, Miss_rate = 0.559, Pending_hits = 172, Reservation_fails = 609
L2_cache_bank[3]: Access = 9426, Miss = 5246, Miss_rate = 0.557, Pending_hits = 163, Reservation_fails = 2216
L2_cache_bank[4]: Access = 9490, Miss = 5266, Miss_rate = 0.555, Pending_hits = 162, Reservation_fails = 1077
L2_cache_bank[5]: Access = 9439, Miss = 5278, Miss_rate = 0.559, Pending_hits = 161, Reservation_fails = 1723
L2_cache_bank[6]: Access = 9493, Miss = 5245, Miss_rate = 0.553, Pending_hits = 174, Reservation_fails = 1079
L2_cache_bank[7]: Access = 9446, Miss = 5220, Miss_rate = 0.553, Pending_hits = 173, Reservation_fails = 1890
L2_cache_bank[8]: Access = 9567, Miss = 5206, Miss_rate = 0.544, Pending_hits = 186, Reservation_fails = 2557
L2_cache_bank[9]: Access = 9600, Miss = 5262, Miss_rate = 0.548, Pending_hits = 181, Reservation_fails = 2148
L2_cache_bank[10]: Access = 9677, Miss = 5209, Miss_rate = 0.538, Pending_hits = 186, Reservation_fails = 2331
L2_cache_bank[11]: Access = 9609, Miss = 5256, Miss_rate = 0.547, Pending_hits = 200, Reservation_fails = 1812
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 9331, Miss = 5222 (0.56), PendingHit = 183 (0.0196)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 9456, Miss = 5253 (0.556), PendingHit = 170 (0.018)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 9339, Miss = 5217 (0.559), PendingHit = 172 (0.0184)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 9426, Miss = 5246 (0.557), PendingHit = 163 (0.0173)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 9490, Miss = 5266 (0.555), PendingHit = 162 (0.0171)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 9439, Miss = 5278 (0.559), PendingHit = 161 (0.0171)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 9493, Miss = 5245 (0.553), PendingHit = 174 (0.0183)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 9446, Miss = 5220 (0.553), PendingHit = 173 (0.0183)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 9567, Miss = 5206 (0.544), PendingHit = 186 (0.0194)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 9600, Miss = 5262 (0.548), PendingHit = 181 (0.0189)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 9677, Miss = 5209 (0.538), PendingHit = 186 (0.0192)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 9609, Miss = 5256 (0.547), PendingHit = 200 (0.0208)
L2 Cache Total Miss Rate = 0.552
Stream 1: L2 Cache Miss Rate = 0.430
Stream 2: L2 Cache Miss Rate = 0.579
Stream 3: L2 Cache Miss Rate = 0.531
Stream 1: Accesses  = 13680
Stream 1: Misses  = 5877
Stream 2: Accesses  = 50101
Stream 2: Misses  = 29006
Stream 3: Accesses  = 63772
Stream 3: Misses  = 33874
Stream 1+2: Accesses  = 63781
Stream 1+2: Misses  = 34883
Stream 1+2+3: Accesses  = 127553
Stream 1+2+3: Misses  = 68757
Total Accesses  = 113873
MPKI-CORES
CORE_L2MPKI_0	0.092
CORE_L2MPKI_1	0.083
CORE_L2MPKI_2	0.086
CORE_L2MPKI_3	0.085
CORE_L2MPKI_4	0.091
CORE_L2MPKI_5	0.081
CORE_L2MPKI_6	0.082
CORE_L2MPKI_7	0.080
CORE_L2MPKI_8	0.083
CORE_L2MPKI_9	0.082
CORE_L2MPKI_10	0.080
CORE_L2MPKI_11	0.080
CORE_L2MPKI_12	0.079
CORE_L2MPKI_13	0.081
CORE_L2MPKI_14	0.078
CORE_L2MPKI_15	0.080
CORE_L2MPKI_16	0.081
CORE_L2MPKI_17	0.079
CORE_L2MPKI_18	0.078
CORE_L2MPKI_19	0.082
CORE_L2MPKI_20	1.238
CORE_L2MPKI_21	1.316
CORE_L2MPKI_22	1.305
CORE_L2MPKI_23	1.297
CORE_L2MPKI_24	1.287
CORE_L2MPKI_25	1.296
CORE_L2MPKI_26	1.315
CORE_L2MPKI_27	1.290
CORE_L2MPKI_28	1.293
CORE_L2MPKI_29	1.286
CORE_L2MPKI_30	1.283
CORE_L2MPKI_31	1.248
CORE_L2MPKI_32	1.232
CORE_L2MPKI_33	1.259
CORE_L2MPKI_34	1.302
CORE_L2MPKI_35	1.270
CORE_L2MPKI_36	1.284
CORE_L2MPKI_37	1.243
CORE_L2MPKI_38	1.280
CORE_L2MPKI_39	1.225
CORE_L2MPKI_40	1.241
CORE_L2MPKI_41	1.221
CORE_L2MPKI_42	1.203
CORE_L2MPKI_43	1.244
CORE_L2MPKI_44	1.251
CORE_L2MPKI_45	1.218
CORE_L2MPKI_46	1.247
CORE_L2MPKI_47	1.255
CORE_L2MPKI_48	1.249
CORE_L2MPKI_49	1.227
CORE_L2MPKI_50	1.229
CORE_L2MPKI_51	1.226
CORE_L2MPKI_52	1.218
CORE_L2MPKI_53	1.264
CORE_L2MPKI_54	1.249
CORE_L2MPKI_55	1.234
CORE_L2MPKI_56	1.217
CORE_L2MPKI_57	1.220
CORE_L2MPKI_58	1.253
CORE_L2MPKI_59	1.195
Avg_MPKI_Stream1= 0.082
Avg_MPKI_Stream2= 1.277
Avg_MPKI_Stream3= 1.233
MISSES-CORES
CORE_MISSES_0	332
CORE_MISSES_1	299
CORE_MISSES_2	305
CORE_MISSES_3	306
CORE_MISSES_4	319
CORE_MISSES_5	287
CORE_MISSES_6	290
CORE_MISSES_7	287
CORE_MISSES_8	300
CORE_MISSES_9	294
CORE_MISSES_10	285
CORE_MISSES_11	284
CORE_MISSES_12	286
CORE_MISSES_13	289
CORE_MISSES_14	279
CORE_MISSES_15	282
CORE_MISSES_16	292
CORE_MISSES_17	287
CORE_MISSES_18	281
CORE_MISSES_19	293
CORE_MISSES_20	1446
CORE_MISSES_21	1459
CORE_MISSES_22	1524
CORE_MISSES_23	1476
CORE_MISSES_24	1446
CORE_MISSES_25	1475
CORE_MISSES_26	1516
CORE_MISSES_27	1564
CORE_MISSES_28	1453
CORE_MISSES_29	1388
CORE_MISSES_30	1480
CORE_MISSES_31	1421
CORE_MISSES_32	1402
CORE_MISSES_33	1471
CORE_MISSES_34	1482
CORE_MISSES_35	1352
CORE_MISSES_36	1386
CORE_MISSES_37	1452
CORE_MISSES_38	1400
CORE_MISSES_39	1413
CORE_MISSES_40	1468
CORE_MISSES_41	1462
CORE_MISSES_42	1369
CORE_MISSES_43	1398
CORE_MISSES_44	1424
CORE_MISSES_45	1459
CORE_MISSES_46	1457
CORE_MISSES_47	1391
CORE_MISSES_48	1440
CORE_MISSES_49	1397
CORE_MISSES_50	1472
CORE_MISSES_51	1396
CORE_MISSES_52	1350
CORE_MISSES_53	1402
CORE_MISSES_54	1348
CORE_MISSES_55	1314
CORE_MISSES_56	1331
CORE_MISSES_57	1371
CORE_MISSES_58	1352
CORE_MISSES_59	1396
L2_MISSES = 62880
L2_total_cache_accesses = 113873
L2_total_cache_misses = 62880
L2_total_cache_miss_rate = 0.5522
L2_total_cache_pending_hits = 2111
L2_total_cache_reservation_fails = 19607
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1157
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 188
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 49293
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8662
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1325
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 168
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 124
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 2421
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 42324
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1510
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 13350
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 851
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3984
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 239
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 111
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7573
L2_cache_data_port_util = 0.257
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=340394
icnt_total_pkts_simt_to_mem=335364
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =     697.6042
gpu_ipc_2 =     215.3842
gpu_ipc_3 =     215.3827
gpu_tot_sim_cycle_stream_1 = 140583
gpu_tot_sim_cycle_stream_2 = 140575
gpu_tot_sim_cycle_stream_3 = 140576
gpu_sim_insn_1 = 98071287
gpu_sim_insn_2 = 30277632
gpu_sim_insn_3 = 30277632
gpu_sim_cycle = 140584
gpu_sim_insn = 158626551
gpu_ipc =    1128.3400
gpu_tot_sim_cycle = 140584
gpu_tot_sim_insn = 158626551
gpu_tot_ipc =    1128.3400
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 513377
gpu_stall_icnt2sh    = 92691
gpu_total_sim_rate=375003

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2661626
	L1I_total_cache_misses = 48796
	L1I_total_cache_miss_rate = 0.0183
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29051
L1D_cache:
	L1D_cache_core[0]: Access = 744, Miss = 711, Miss_rate = 0.956, Pending_hits = 30, Reservation_fails = 3969
	L1D_cache_core[1]: Access = 744, Miss = 721, Miss_rate = 0.969, Pending_hits = 23, Reservation_fails = 8437
	L1D_cache_core[2]: Access = 728, Miss = 694, Miss_rate = 0.953, Pending_hits = 29, Reservation_fails = 7078
	L1D_cache_core[3]: Access = 720, Miss = 690, Miss_rate = 0.958, Pending_hits = 25, Reservation_fails = 9147
	L1D_cache_core[4]: Access = 728, Miss = 695, Miss_rate = 0.955, Pending_hits = 28, Reservation_fails = 8583
	L1D_cache_core[5]: Access = 744, Miss = 717, Miss_rate = 0.964, Pending_hits = 20, Reservation_fails = 8149
	L1D_cache_core[6]: Access = 736, Miss = 711, Miss_rate = 0.966, Pending_hits = 25, Reservation_fails = 10116
	L1D_cache_core[7]: Access = 728, Miss = 691, Miss_rate = 0.949, Pending_hits = 24, Reservation_fails = 9203
	L1D_cache_core[8]: Access = 712, Miss = 674, Miss_rate = 0.947, Pending_hits = 32, Reservation_fails = 6211
	L1D_cache_core[9]: Access = 720, Miss = 692, Miss_rate = 0.961, Pending_hits = 24, Reservation_fails = 7196
	L1D_cache_core[10]: Access = 728, Miss = 710, Miss_rate = 0.975, Pending_hits = 8, Reservation_fails = 10282
	L1D_cache_core[11]: Access = 720, Miss = 702, Miss_rate = 0.975, Pending_hits = 13, Reservation_fails = 11095
	L1D_cache_core[12]: Access = 720, Miss = 692, Miss_rate = 0.961, Pending_hits = 26, Reservation_fails = 7169
	L1D_cache_core[13]: Access = 744, Miss = 720, Miss_rate = 0.968, Pending_hits = 20, Reservation_fails = 9024
	L1D_cache_core[14]: Access = 728, Miss = 701, Miss_rate = 0.963, Pending_hits = 23, Reservation_fails = 6878
	L1D_cache_core[15]: Access = 744, Miss = 715, Miss_rate = 0.961, Pending_hits = 26, Reservation_fails = 11185
	L1D_cache_core[16]: Access = 744, Miss = 705, Miss_rate = 0.948, Pending_hits = 37, Reservation_fails = 8572
	L1D_cache_core[17]: Access = 728, Miss = 690, Miss_rate = 0.948, Pending_hits = 27, Reservation_fails = 6389
	L1D_cache_core[18]: Access = 712, Miss = 684, Miss_rate = 0.961, Pending_hits = 21, Reservation_fails = 10027
	L1D_cache_core[19]: Access = 728, Miss = 700, Miss_rate = 0.962, Pending_hits = 23, Reservation_fails = 7644
	L1D_cache_core[20]: Access = 3328, Miss = 2630, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 21924
	L1D_cache_core[21]: Access = 3200, Miss = 2547, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 22562
	L1D_cache_core[22]: Access = 3296, Miss = 2628, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 22120
	L1D_cache_core[23]: Access = 3264, Miss = 2600, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 23323
	L1D_cache_core[24]: Access = 3232, Miss = 2564, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 28511
	L1D_cache_core[25]: Access = 3232, Miss = 2571, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 26103
	L1D_cache_core[26]: Access = 3264, Miss = 2555, Miss_rate = 0.783, Pending_hits = 0, Reservation_fails = 23325
	L1D_cache_core[27]: Access = 3488, Miss = 2750, Miss_rate = 0.788, Pending_hits = 0, Reservation_fails = 22297
	L1D_cache_core[28]: Access = 3200, Miss = 2551, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 20518
	L1D_cache_core[29]: Access = 3104, Miss = 2453, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 21069
	L1D_cache_core[30]: Access = 3264, Miss = 2598, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 21953
	L1D_cache_core[31]: Access = 3328, Miss = 2657, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 23965
	L1D_cache_core[32]: Access = 3392, Miss = 2741, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 26752
	L1D_cache_core[33]: Access = 3456, Miss = 2758, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 22794
	L1D_cache_core[34]: Access = 3264, Miss = 2590, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 21177
	L1D_cache_core[35]: Access = 3104, Miss = 2445, Miss_rate = 0.788, Pending_hits = 0, Reservation_fails = 23652
	L1D_cache_core[36]: Access = 3168, Miss = 2519, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 24036
	L1D_cache_core[37]: Access = 3328, Miss = 2661, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 24585
	L1D_cache_core[38]: Access = 3296, Miss = 2643, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 22967
	L1D_cache_core[39]: Access = 3328, Miss = 2633, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 21556
	L1D_cache_core[40]: Access = 3328, Miss = 2687, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 21904
	L1D_cache_core[41]: Access = 3488, Miss = 2857, Miss_rate = 0.819, Pending_hits = 0, Reservation_fails = 24087
	L1D_cache_core[42]: Access = 3328, Miss = 2682, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 24226
	L1D_cache_core[43]: Access = 3200, Miss = 2573, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 25477
	L1D_cache_core[44]: Access = 3232, Miss = 2570, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 22508
	L1D_cache_core[45]: Access = 3424, Miss = 2727, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 20558
	L1D_cache_core[46]: Access = 3424, Miss = 2731, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 21131
	L1D_cache_core[47]: Access = 3200, Miss = 2569, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 23440
	L1D_cache_core[48]: Access = 3456, Miss = 2762, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 23596
	L1D_cache_core[49]: Access = 3296, Miss = 2672, Miss_rate = 0.811, Pending_hits = 0, Reservation_fails = 21819
	L1D_cache_core[50]: Access = 3360, Miss = 2653, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 21142
	L1D_cache_core[51]: Access = 3232, Miss = 2557, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 23832
	L1D_cache_core[52]: Access = 3232, Miss = 2599, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 22018
	L1D_cache_core[53]: Access = 3168, Miss = 2519, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 23591
	L1D_cache_core[54]: Access = 3136, Miss = 2500, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 22457
	L1D_cache_core[55]: Access = 3104, Miss = 2462, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 24141
	L1D_cache_core[56]: Access = 3168, Miss = 2511, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 22883
	L1D_cache_core[57]: Access = 3232, Miss = 2554, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 22777
	L1D_cache_core[58]: Access = 3232, Miss = 2574, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 24379
	L1D_cache_core[59]: Access = 3296, Miss = 2602, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 21848
	L1D_total_cache_accesses = 145672
	L1D_total_cache_misses = 118470
	L1D_total_cache_miss_rate = 0.8133
	L1D_total_cache_pending_hits = 484
	L1D_total_cache_reservation_fails = 1089357
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 77408
	L1C_total_cache_misses = 1912
	L1C_total_cache_miss_rate = 0.0247
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 1424135
	L1T_total_cache_misses = 1992
	L1T_total_cache_miss_rate = 0.0014
	L1T_total_cache_pending_hits = 1422143
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 101
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 484
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 67511
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 244731
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 75496
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1912
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1422143
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1992
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 26617
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 50959
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 844626
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2612830
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 48796
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29051
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
11450, 10764, 11529, 10829, 11382, 10564, 11424, 10609, 11197, 10323, 10339, 9570, 9638, 8952, 9374, 8718, 
gpgpu_n_tot_thrd_icount = 165542496
gpgpu_n_tot_w_icount = 5173203
gpgpu_n_stall_shd_mem = 2393858
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 67511
gpgpu_n_mem_write_global = 77576
gpgpu_n_mem_texture = 1992
gpgpu_n_mem_const = 100
gpgpu_n_load_insn  = 2107392
gpgpu_n_store_insn = 2228672
gpgpu_n_shmem_insn = 16627054
gpgpu_n_tex_insn = 4941646
gpgpu_n_const_mem_insn = 1835008
gpgpu_n_param_mem_insn = 627968
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 4320
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1098997
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2221502	W0_Idle:1729969	W0_Scoreboard:7745050	W1:0	W2:3358	W3:9940	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:33920	W17:0	W18:4320	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:709030	W29:867121	W30:0	W31:0	W32:3545870
Warp Occupancy Distribution:
Stall:893625	W0_Idle:223479	W0_Scoreboard:1225049	W1:0	W2:3358	W3:9940	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:33920	W17:0	W18:4320	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:709030	W29:867121	W30:0	W31:0	W32:1653518
Warp Occupancy Distribution:
Stall:659698	W0_Idle:807376	W0_Scoreboard:3210110	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:946176
warp_utilization0: 0.306671
warp_utilization1: 0.583496
warp_utilization2: 0.168258
traffic_breakdown_coretomem[CONST_ACC_R] = 800 {8:100,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 540088 {8:67511,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10202496 {40:2070,72:2330,136:73176,}
traffic_breakdown_coretomem[INST_ACC_R] = 49448 {8:6181,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 15936 {8:1992,}
traffic_breakdown_memtocore[CONST_ACC_R] = 7200 {72:100,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 9181496 {136:67511,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 620608 {8:77576,}
traffic_breakdown_memtocore[INST_ACC_R] = 837760 {136:6160,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 270912 {136:1992,}
maxmrqlatency = 1072 
maxdqlatency = 0 
maxmflatency = 2946 
averagemflatency = 552 
averagemflatency_1 = 670 
averagemflatency_2= 533 
averagemflatency_3 = 542 
averagemrqlatency_1 = 69 
averagemrqlatency_2 = 50 
averagemrqlatency_3 = 55 
max_icnt2mem_latency = 2350 
max_icnt2sh_latency = 140583 
mrq_lat_table:48910 	2912 	4434 	7537 	18422 	25686 	29778 	16730 	3690 	417 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	297 	264 	246 	20709 	55266 	59206 	11007 	184 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	28633 	13836 	12629 	19457 	42036 	28001 	7982 	783 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	32326 	35621 	1639 	17 	0 	0 	0 	0 	0 	0 	5120 	11292 	17523 	36746 	6895 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	4 	1 	1 	35 	83 	137 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        19        19        24        18        22        16        18        43        28        23        28        34        32        32        21        25 
dram[1]:        24        15        24        13        16        16        26        34        27        20        23        32        32        32        18        20 
dram[2]:        19        24        19        12        20        15        18        22        25        18        24        27        32        32        28        22 
dram[3]:        18        12        16        18        18        16        24        23        19        19        29        25        32        32        17        26 
dram[4]:        15        18        17        15        18        18        26        24        18        21        30        24        32        32        26        34 
dram[5]:        24        20        16        18        20        18        25        47        18        25        34        25        32        32        25        17 
maximum service time to same row:
dram[0]:      6275      6720      8072      6568      7101      6754      6690      6176      7061      7212      7447      6367     10696     10538      6629      6610 
dram[1]:      5900      6038      8379      5977      6901      7039      6848      6537      6852      7400      7082      7240     10590     10481      6555      6602 
dram[2]:      6574      5870      8386      5025      6838      6591      6398      6500      6786      6863      6709      6899     10722     10483      6527      6926 
dram[3]:      6361      4285      8311      5041      6894      6825      6856      6556      7503      7232      7537      6922     10658     10526      6731      6772 
dram[4]:      6763      5792      7603      4323      6498      7042      6448      6666      7016      7417      7614      7151     10566     10575      6485      7063 
dram[5]:      6527      7103      7599      4955      6201      7010      6791      6965      6577      7113      7423      7255     10386     10631      7093      6722 
average row accesses per activate:
dram[0]:  2.061869  2.071429  2.067862  2.101804  2.135959  2.230065  2.262517  2.261745  2.205570  2.110682  2.168421  2.064313  2.267133  2.208564  2.218792  2.306610 
dram[1]:  2.078086  2.072773  2.075064  2.064394  2.162404  2.143401  2.196079  2.248656  2.143590  2.080000  2.080706  2.145078  2.248611  2.198370  2.241713  2.126302 
dram[2]:  2.134367  2.046135  2.086452  2.003641  2.237154  2.210317  2.220608  2.285135  2.156454  2.154546  2.189333  2.209960  2.237898  2.232267  2.204819  2.180132 
dram[3]:  2.061576  1.941805  2.075835  2.073325  2.228571  2.206851  2.239362  2.239362  2.092616  2.027981  2.149471  2.058897  2.294781  2.232267  2.172000  2.400868 
dram[4]:  2.063990  2.049628  1.997522  2.033624  2.134860  2.226737  2.232713  2.249666  2.140464  2.104592  2.098064  2.166667  2.206284  2.160161  2.192513  2.272851 
dram[5]:  1.998783  2.008516  2.032338  2.003668  2.205997  2.264201  2.196053  2.275401  2.091255  2.119898  2.068922  2.109677  2.171123  2.140212  2.301121  2.234014 
average row locality = 158518/73665 = 2.151877
average row locality_1 = 70149/35165 = 1.994853
average row locality_2 = 45376/19183 = 2.365428
average row locality_3 = 42993/19317 = 2.225656
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       880       900       869       884       921       931       903       916       900       882       892       883       871       863       898       886 
dram[1]:       888       892       875       887       927       925       911       906       905       896       891       889       879       876       872       877 
dram[2]:       895       886       874       893       933       915       909       920       888       897       884       890       875       868       896       892 
dram[3]:       901       878       865       891       949       919       915       907       909       892       872       887       883       869       872       900 
dram[4]:       890       893       867       889       919       938       902       914       895       890       874       873       876       868       887       900 
dram[5]:       886       889       887       890       926       944       901       925       888       899       891       883       877       881       877       884 
total reads: 85802
bank skew: 949/863 = 1.10
chip skew: 14328/14275 = 1.00
number of total write accesses:
dram[0]:       753       753       746       747       760       775       769       769       763       758       756       754       750       736       755       754 
dram[1]:       762       760       756       748       764       764       769       767       767       768       759       767       740       742       751       756 
dram[2]:       757       755       743       758       765       756       772       771       766       762       758       752       743       737       751       754 
dram[3]:       773       757       750       749       767       756       769       777       763       775       753       756       744       736       757       759 
dram[4]:       755       759       745       744       759       761       777       771       766       760       752       752       739       737       753       766 
dram[5]:       757       762       747       749       766       770       768       777       762       763       760       752       747       737       766       758 
total reads: 72716
bank skew: 777/736 = 1.06
chip skew: 12141/12096 = 1.00
average mf latency per bank:
dram[0]:        511       497       478       494       532       553       511       522       485       507       502       511       490       495       504       526
dram[1]:        493       501       474       506       526       558       504       535       486       509       488       509       502       510       499       542
dram[2]:        514       520       493       507       548       575       536       536       512       513       529       522       511       504       523       538
dram[3]:        497       479       491       486       541       541       531       523       499       504       515       501       503       489       533       519
dram[4]:        502       482       476       479       544       544       524       506       503       497       505       501       473       478       523       504
dram[5]:        518       497       504       492       567       555       532       510       525       509       525       508       518       493       542       530
maximum mf latency per bank:
dram[0]:       2353      2029      2671      1811      1907      2422      1870      1865      2880      2007      2079      2081      2404      2129      2338      2167
dram[1]:       2392      2131      2178      2338      1832      2357      2295      2137      2278      2327      2078      2257      2534      2061      2340      2144
dram[2]:       2946      2320      2122      2673      1967      2096      2429      2289      2232      1867      2395      2036      2855      2260      2586      2121
dram[3]:       2160      2534      1968      2285      2154      1910      2095      2145      2081      2350      2331      1894      2445      1832      2455      2109
dram[4]:       2027      2625      2143      2256      2333      2137      1966      1872      2589      2615      2319      2180      2002      2286      2451      2065
dram[5]:       2255      2196      2184      2360      2202      2014      2112      1916      2168      2621      2564      2138      2121      2136      2390      2201
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=185570 n_nop=109126 n_act=12163 n_pre=12147 n_req=17994 n_req_1=3276 n_req_2=7618 n_req_3=7100 n_rd=28558 n_write=23576 bw_util=0.3812 bw_util_1=0.06393 bw_util_2=0.1642 bw_util_3=0.153 blp=8.371531 blp_1= 2.388051 blp_2= 2.934005 blp_3= 2.865911
 n_activity=157838 dram_eff=0.4482 dram_eff_1=0.07517 dram_eff_2=0.1931 dram_eff_3=0.1799
bk0: 1760a 108926i bk1: 1800a 107013i bk2: 1738a 109691i bk3: 1768a 107569i bk4: 1842a 102875i bk5: 1862a 99979i bk6: 1806a 101395i bk7: 1832a 99699i bk8: 1800a 112845i bk9: 1764a 108894i bk10: 1784a 106406i bk11: 1766a 104055i bk12: 1742a 106264i bk13: 1726a 105336i bk14: 1796a 100146i bk15: 1772a 98987i 
bw_dist = 0.064	0.164	0.153	0.469	0.149
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.2737
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=185570 n_nop=108643 n_act=12341 n_pre=12325 n_req=18008 n_req_1=3277 n_req_2=7537 n_req_3=7194 n_rd=28592 n_write=23669 bw_util=0.3816 bw_util_1=0.06405 bw_util_2=0.1625 bw_util_3=0.1551 blp=8.416558 blp_1= 2.343603 blp_2= 2.911345 blp_3= 2.862259
 n_activity=158179 dram_eff=0.4477 dram_eff_1=0.07514 dram_eff_2=0.1906 dram_eff_3=0.1819
bk0: 1776a 108279i bk1: 1784a 108370i bk2: 1750a 110664i bk3: 1774a 105295i bk4: 1854a 104216i bk5: 1850a 97386i bk6: 1822a 100998i bk7: 1812a 98415i bk8: 1810a 108978i bk9: 1792a 105373i bk10: 1782a 106069i bk11: 1778a 103835i bk12: 1758a 105438i bk13: 1752a 106667i bk14: 1744a 101067i bk15: 1754a 99597i 
bw_dist = 0.064	0.162	0.155	0.471	0.148
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.3219
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=185570 n_nop=109027 n_act=12161 n_pre=12145 n_req=18015 n_req_1=3247 n_req_2=7606 n_req_3=7162 n_rd=28630 n_write=23607 bw_util=0.3819 bw_util_1=0.0636 bw_util_2=0.1639 bw_util_3=0.1544 blp=8.402431 blp_1= 2.341781 blp_2= 2.956498 blp_3= 2.886202
 n_activity=157769 dram_eff=0.4492 dram_eff_1=0.07481 dram_eff_2=0.1928 dram_eff_3=0.1816
bk0: 1790a 107920i bk1: 1772a 106258i bk2: 1748a 111004i bk3: 1786a 105502i bk4: 1866a 100572i bk5: 1830a 101863i bk6: 1818a 100289i bk7: 1840a 99326i bk8: 1776a 109611i bk9: 1794a 107694i bk10: 1768a 105892i bk11: 1780a 104841i bk12: 1750a 107596i bk13: 1736a 106662i bk14: 1792a 101729i bk15: 1784a 97874i 
bw_dist = 0.064	0.164	0.154	0.468	0.150
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.3658
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=185570 n_nop=108686 n_act=12300 n_pre=12284 n_req=18023 n_req_1=3257 n_req_2=7588 n_req_3=7178 n_rd=28618 n_write=23682 bw_util=0.382 bw_util_1=0.06374 bw_util_2=0.1636 bw_util_3=0.1547 blp=8.396300 blp_1= 2.380144 blp_2= 2.932443 blp_3= 2.864848
 n_activity=158207 dram_eff=0.4481 dram_eff_1=0.07476 dram_eff_2=0.1918 dram_eff_3=0.1815
bk0: 1802a 109140i bk1: 1756a 108192i bk2: 1730a 110493i bk3: 1782a 107659i bk4: 1898a 101816i bk5: 1838a 100078i bk6: 1830a 99908i bk7: 1814a 97453i bk8: 1818a 108345i bk9: 1784a 107294i bk10: 1744a 107854i bk11: 1774a 102822i bk12: 1766a 105743i bk13: 1738a 106980i bk14: 1744a 100114i bk15: 1800a 98009i 
bw_dist = 0.064	0.164	0.155	0.471	0.147
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.3621
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=185570 n_nop=108847 n_act=12304 n_pre=12288 n_req=17953 n_req_1=3275 n_req_2=7526 n_req_3=7152 n_rd=28550 n_write=23581 bw_util=0.3804 bw_util_1=0.06401 bw_util_2=0.1622 bw_util_3=0.1542 blp=8.410833 blp_1= 2.374982 blp_2= 2.945645 blp_3= 2.896609
 n_activity=157938 dram_eff=0.4469 dram_eff_1=0.07521 dram_eff_2=0.1906 dram_eff_3=0.1811
bk0: 1780a 109403i bk1: 1786a 104860i bk2: 1734a 109897i bk3: 1778a 108647i bk4: 1838a 102293i bk5: 1876a 101071i bk6: 1804a 98926i bk7: 1828a 97067i bk8: 1790a 109577i bk9: 1780a 108347i bk10: 1748a 107516i bk11: 1746a 106907i bk12: 1752a 108587i bk13: 1736a 105585i bk14: 1774a 98682i bk15: 1800a 98337i 
bw_dist = 0.064	0.162	0.154	0.471	0.149
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.3363
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=185570 n_nop=108457 n_act=12397 n_pre=12381 n_req=18074 n_req_1=3266 n_req_2=7570 n_req_3=7238 n_rd=28656 n_write=23679 bw_util=0.3831 bw_util_1=0.0639 bw_util_2=0.1632 bw_util_3=0.156 blp=8.459137 blp_1= 2.459669 blp_2= 2.949167 blp_3= 2.899209
 n_activity=158151 dram_eff=0.4495 dram_eff_1=0.07498 dram_eff_2=0.1915 dram_eff_3=0.1831
bk0: 1772a 106643i bk1: 1778a 105083i bk2: 1774a 107912i bk3: 1780a 106125i bk4: 1852a 101803i bk5: 1888a 96371i bk6: 1802a 102468i bk7: 1850a 95423i bk8: 1776a 110779i bk9: 1798a 106355i bk10: 1782a 105757i bk11: 1766a 105945i bk12: 1754a 104756i bk13: 1762a 104928i bk14: 1754a 101022i bk15: 1768a 98910i 
bw_dist = 0.064	0.163	0.156	0.469	0.148
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.5086

========= L2 cache stats =========
L2_cache_bank[0]: Access = 12584, Miss = 7134, Miss_rate = 0.567, Pending_hits = 277, Reservation_fails = 1130
L2_cache_bank[1]: Access = 12651, Miss = 7145, Miss_rate = 0.565, Pending_hits = 261, Reservation_fails = 2561
L2_cache_bank[2]: Access = 12595, Miss = 7148, Miss_rate = 0.568, Pending_hits = 267, Reservation_fails = 885
L2_cache_bank[3]: Access = 12652, Miss = 7148, Miss_rate = 0.565, Pending_hits = 255, Reservation_fails = 2924
L2_cache_bank[4]: Access = 12820, Miss = 7154, Miss_rate = 0.558, Pending_hits = 255, Reservation_fails = 2715
L2_cache_bank[5]: Access = 12681, Miss = 7161, Miss_rate = 0.565, Pending_hits = 260, Reservation_fails = 4057
L2_cache_bank[6]: Access = 12812, Miss = 7166, Miss_rate = 0.559, Pending_hits = 271, Reservation_fails = 1652
L2_cache_bank[7]: Access = 12696, Miss = 7143, Miss_rate = 0.563, Pending_hits = 269, Reservation_fails = 3006
L2_cache_bank[8]: Access = 12886, Miss = 7111, Miss_rate = 0.552, Pending_hits = 285, Reservation_fails = 3395
L2_cache_bank[9]: Access = 12953, Miss = 7165, Miss_rate = 0.553, Pending_hits = 278, Reservation_fails = 3043
L2_cache_bank[10]: Access = 13020, Miss = 7133, Miss_rate = 0.548, Pending_hits = 283, Reservation_fails = 3030
L2_cache_bank[11]: Access = 12993, Miss = 7195, Miss_rate = 0.554, Pending_hits = 304, Reservation_fails = 2735
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 12584, Miss = 7134 (0.567), PendingHit = 277 (0.022)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 12651, Miss = 7145 (0.565), PendingHit = 261 (0.0206)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 12595, Miss = 7148 (0.568), PendingHit = 267 (0.0212)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 12652, Miss = 7148 (0.565), PendingHit = 255 (0.0202)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 12820, Miss = 7154 (0.558), PendingHit = 255 (0.0199)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 12681, Miss = 7161 (0.565), PendingHit = 260 (0.0205)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 12812, Miss = 7166 (0.559), PendingHit = 271 (0.0212)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 12696, Miss = 7143 (0.563), PendingHit = 269 (0.0212)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 12886, Miss = 7111 (0.552), PendingHit = 285 (0.0221)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 12953, Miss = 7165 (0.553), PendingHit = 278 (0.0215)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 13020, Miss = 7133 (0.548), PendingHit = 283 (0.0217)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 12993, Miss = 7195 (0.554), PendingHit = 304 (0.0234)
L2 Cache Total Miss Rate = 0.560
Stream 1: L2 Cache Miss Rate = 0.443
Stream 2: L2 Cache Miss Rate = 0.586
Stream 3: L2 Cache Miss Rate = 0.539
Stream 1: Accesses  = 19787
Stream 1: Misses  = 8769
Stream 2: Accesses  = 66780
Stream 2: Misses  = 39138
Stream 3: Accesses  = 86563
Stream 3: Misses  = 46665
Stream 1+2: Accesses  = 86567
Stream 1+2: Misses  = 47907
Stream 1+2+3: Accesses  = 173130
Stream 1+2+3: Misses  = 94572
Total Accesses  = 153343
MPKI-CORES
CORE_L2MPKI_0	0.096
CORE_L2MPKI_1	0.089
CORE_L2MPKI_2	0.092
CORE_L2MPKI_3	0.094
CORE_L2MPKI_4	0.096
CORE_L2MPKI_5	0.087
CORE_L2MPKI_6	0.090
CORE_L2MPKI_7	0.088
CORE_L2MPKI_8	0.089
CORE_L2MPKI_9	0.089
CORE_L2MPKI_10	0.088
CORE_L2MPKI_11	0.087
CORE_L2MPKI_12	0.089
CORE_L2MPKI_13	0.088
CORE_L2MPKI_14	0.085
CORE_L2MPKI_15	0.088
CORE_L2MPKI_16	0.090
CORE_L2MPKI_17	0.089
CORE_L2MPKI_18	0.086
CORE_L2MPKI_19	0.088
CORE_L2MPKI_20	1.261
CORE_L2MPKI_21	1.335
CORE_L2MPKI_22	1.315
CORE_L2MPKI_23	1.308
CORE_L2MPKI_24	1.297
CORE_L2MPKI_25	1.318
CORE_L2MPKI_26	1.340
CORE_L2MPKI_27	1.306
CORE_L2MPKI_28	1.318
CORE_L2MPKI_29	1.310
CORE_L2MPKI_30	1.306
CORE_L2MPKI_31	1.264
CORE_L2MPKI_32	1.251
CORE_L2MPKI_33	1.263
CORE_L2MPKI_34	1.302
CORE_L2MPKI_35	1.281
CORE_L2MPKI_36	1.295
CORE_L2MPKI_37	1.263
CORE_L2MPKI_38	1.284
CORE_L2MPKI_39	1.242
CORE_L2MPKI_40	1.259
CORE_L2MPKI_41	1.218
CORE_L2MPKI_42	1.225
CORE_L2MPKI_43	1.281
CORE_L2MPKI_44	1.274
CORE_L2MPKI_45	1.243
CORE_L2MPKI_46	1.250
CORE_L2MPKI_47	1.271
CORE_L2MPKI_48	1.251
CORE_L2MPKI_49	1.239
CORE_L2MPKI_50	1.254
CORE_L2MPKI_51	1.282
CORE_L2MPKI_52	1.236
CORE_L2MPKI_53	1.291
CORE_L2MPKI_54	1.266
CORE_L2MPKI_55	1.247
CORE_L2MPKI_56	1.248
CORE_L2MPKI_57	1.240
CORE_L2MPKI_58	1.245
CORE_L2MPKI_59	1.221
Avg_MPKI_Stream1= 0.089
Avg_MPKI_Stream2= 1.293
Avg_MPKI_Stream3= 1.252
MISSES-CORES
CORE_MISSES_0	478
CORE_MISSES_1	443
CORE_MISSES_2	451
CORE_MISSES_3	458
CORE_MISSES_4	464
CORE_MISSES_5	424
CORE_MISSES_6	435
CORE_MISSES_7	435
CORE_MISSES_8	444
CORE_MISSES_9	436
CORE_MISSES_10	431
CORE_MISSES_11	424
CORE_MISSES_12	438
CORE_MISSES_13	430
CORE_MISSES_14	418
CORE_MISSES_15	426
CORE_MISSES_16	441
CORE_MISSES_17	439
CORE_MISSES_18	422
CORE_MISSES_19	432
CORE_MISSES_20	1939
CORE_MISSES_21	1974
CORE_MISSES_22	2003
CORE_MISSES_23	1973
CORE_MISSES_24	1937
CORE_MISSES_25	1968
CORE_MISSES_26	2021
CORE_MISSES_27	2104
CORE_MISSES_28	1948
CORE_MISSES_29	1879
CORE_MISSES_30	1969
CORE_MISSES_31	1943
CORE_MISSES_32	1961
CORE_MISSES_33	2017
CORE_MISSES_34	1964
CORE_MISSES_35	1837
CORE_MISSES_36	1895
CORE_MISSES_37	1942
CORE_MISSES_38	1955
CORE_MISSES_39	1909
CORE_MISSES_40	1935
CORE_MISSES_41	1962
CORE_MISSES_42	1883
CORE_MISSES_43	1894
CORE_MISSES_44	1902
CORE_MISSES_45	1966
CORE_MISSES_46	1977
CORE_MISSES_47	1879
CORE_MISSES_48	1998
CORE_MISSES_49	1886
CORE_MISSES_50	1946
CORE_MISSES_51	1914
CORE_MISSES_52	1846
CORE_MISSES_53	1889
CORE_MISSES_54	1834
CORE_MISSES_55	1788
CORE_MISSES_56	1827
CORE_MISSES_57	1852
CORE_MISSES_58	1859
CORE_MISSES_59	1859
L2_MISSES = 85803
L2_total_cache_accesses = 153343
L2_total_cache_misses = 85803
L2_total_cache_miss_rate = 0.5595
L2_total_cache_pending_hits = 3265
L2_total_cache_reservation_fails = 31133
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1547
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 239
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65725
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 15691
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1626
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 198
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 168
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 3523
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 55311
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2509
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 19756
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1195
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 5699
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 313
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 152
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10624
L2_cache_data_port_util = 0.255
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=456191
icnt_total_pkts_simt_to_mem=452794
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =     697.6042
gpu_ipc_2 =     215.3842
gpu_ipc_3 =     215.3827
gpu_tot_sim_cycle_stream_1 = 140583
gpu_tot_sim_cycle_stream_2 = 140575
gpu_tot_sim_cycle_stream_3 = 140576
gpu_sim_insn_1 = 98071287
gpu_sim_insn_2 = 30277632
gpu_sim_insn_3 = 30277632
gpu_sim_cycle = 140584
gpu_sim_insn = 158626551
gpu_ipc =    1128.3400
gpu_tot_sim_cycle = 140584
gpu_tot_sim_insn = 158626551
gpu_tot_ipc =    1128.3400
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 513377
gpu_stall_icnt2sh    = 92691
gpu_total_sim_rate=375003

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2661626
	L1I_total_cache_misses = 48796
	L1I_total_cache_miss_rate = 0.0183
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 29051
L1D_cache:
	L1D_cache_core[0]: Access = 744, Miss = 711, Miss_rate = 0.956, Pending_hits = 30, Reservation_fails = 3969
	L1D_cache_core[1]: Access = 744, Miss = 721, Miss_rate = 0.969, Pending_hits = 23, Reservation_fails = 8437
	L1D_cache_core[2]: Access = 728, Miss = 694, Miss_rate = 0.953, Pending_hits = 29, Reservation_fails = 7078
	L1D_cache_core[3]: Access = 720, Miss = 690, Miss_rate = 0.958, Pending_hits = 25, Reservation_fails = 9147
	L1D_cache_core[4]: Access = 728, Miss = 695, Miss_rate = 0.955, Pending_hits = 28, Reservation_fails = 8583
	L1D_cache_core[5]: Access = 744, Miss = 717, Miss_rate = 0.964, Pending_hits = 20, Reservation_fails = 8149
	L1D_cache_core[6]: Access = 736, Miss = 711, Miss_rate = 0.966, Pending_hits = 25, Reservation_fails = 10116
	L1D_cache_core[7]: Access = 728, Miss = 691, Miss_rate = 0.949, Pending_hits = 24, Reservation_fails = 9203
	L1D_cache_core[8]: Access = 712, Miss = 674, Miss_rate = 0.947, Pending_hits = 32, Reservation_fails = 6211
	L1D_cache_core[9]: Access = 720, Miss = 692, Miss_rate = 0.961, Pending_hits = 24, Reservation_fails = 7196
	L1D_cache_core[10]: Access = 728, Miss = 710, Miss_rate = 0.975, Pending_hits = 8, Reservation_fails = 10282
	L1D_cache_core[11]: Access = 720, Miss = 702, Miss_rate = 0.975, Pending_hits = 13, Reservation_fails = 11095
	L1D_cache_core[12]: Access = 720, Miss = 692, Miss_rate = 0.961, Pending_hits = 26, Reservation_fails = 7169
	L1D_cache_core[13]: Access = 744, Miss = 720, Miss_rate = 0.968, Pending_hits = 20, Reservation_fails = 9024
	L1D_cache_core[14]: Access = 728, Miss = 701, Miss_rate = 0.963, Pending_hits = 23, Reservation_fails = 6878
	L1D_cache_core[15]: Access = 744, Miss = 715, Miss_rate = 0.961, Pending_hits = 26, Reservation_fails = 11185
	L1D_cache_core[16]: Access = 744, Miss = 705, Miss_rate = 0.948, Pending_hits = 37, Reservation_fails = 8572
	L1D_cache_core[17]: Access = 728, Miss = 690, Miss_rate = 0.948, Pending_hits = 27, Reservation_fails = 6389
	L1D_cache_core[18]: Access = 712, Miss = 684, Miss_rate = 0.961, Pending_hits = 21, Reservation_fails = 10027
	L1D_cache_core[19]: Access = 728, Miss = 700, Miss_rate = 0.962, Pending_hits = 23, Reservation_fails = 7644
	L1D_cache_core[20]: Access = 3328, Miss = 2630, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 21924
	L1D_cache_core[21]: Access = 3200, Miss = 2547, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 22562
	L1D_cache_core[22]: Access = 3296, Miss = 2628, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 22120
	L1D_cache_core[23]: Access = 3264, Miss = 2600, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 23323
	L1D_cache_core[24]: Access = 3232, Miss = 2564, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 28511
	L1D_cache_core[25]: Access = 3232, Miss = 2571, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 26103
	L1D_cache_core[26]: Access = 3264, Miss = 2555, Miss_rate = 0.783, Pending_hits = 0, Reservation_fails = 23325
	L1D_cache_core[27]: Access = 3488, Miss = 2750, Miss_rate = 0.788, Pending_hits = 0, Reservation_fails = 22297
	L1D_cache_core[28]: Access = 3200, Miss = 2551, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 20518
	L1D_cache_core[29]: Access = 3104, Miss = 2453, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 21069
	L1D_cache_core[30]: Access = 3264, Miss = 2598, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 21953
	L1D_cache_core[31]: Access = 3328, Miss = 2657, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 23965
	L1D_cache_core[32]: Access = 3392, Miss = 2741, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 26752
	L1D_cache_core[33]: Access = 3456, Miss = 2758, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 22794
	L1D_cache_core[34]: Access = 3264, Miss = 2590, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 21177
	L1D_cache_core[35]: Access = 3104, Miss = 2445, Miss_rate = 0.788, Pending_hits = 0, Reservation_fails = 23652
	L1D_cache_core[36]: Access = 3168, Miss = 2519, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 24036
	L1D_cache_core[37]: Access = 3328, Miss = 2661, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 24585
	L1D_cache_core[38]: Access = 3296, Miss = 2643, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 22967
	L1D_cache_core[39]: Access = 3328, Miss = 2633, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 21556
	L1D_cache_core[40]: Access = 3328, Miss = 2687, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 21904
	L1D_cache_core[41]: Access = 3488, Miss = 2857, Miss_rate = 0.819, Pending_hits = 0, Reservation_fails = 24087
	L1D_cache_core[42]: Access = 3328, Miss = 2682, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 24226
	L1D_cache_core[43]: Access = 3200, Miss = 2573, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 25477
	L1D_cache_core[44]: Access = 3232, Miss = 2570, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 22508
	L1D_cache_core[45]: Access = 3424, Miss = 2727, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 20558
	L1D_cache_core[46]: Access = 3424, Miss = 2731, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 21131
	L1D_cache_core[47]: Access = 3200, Miss = 2569, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 23440
	L1D_cache_core[48]: Access = 3456, Miss = 2762, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 23596
	L1D_cache_core[49]: Access = 3296, Miss = 2672, Miss_rate = 0.811, Pending_hits = 0, Reservation_fails = 21819
	L1D_cache_core[50]: Access = 3360, Miss = 2653, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 21142
	L1D_cache_core[51]: Access = 3232, Miss = 2557, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 23832
	L1D_cache_core[52]: Access = 3232, Miss = 2599, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 22018
	L1D_cache_core[53]: Access = 3168, Miss = 2519, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 23591
	L1D_cache_core[54]: Access = 3136, Miss = 2500, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 22457
	L1D_cache_core[55]: Access = 3104, Miss = 2462, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 24141
	L1D_cache_core[56]: Access = 3168, Miss = 2511, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 22883
	L1D_cache_core[57]: Access = 3232, Miss = 2554, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 22777
	L1D_cache_core[58]: Access = 3232, Miss = 2574, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 24379
	L1D_cache_core[59]: Access = 3296, Miss = 2602, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 21848
	L1D_total_cache_accesses = 145672
	L1D_total_cache_misses = 118470
	L1D_total_cache_miss_rate = 0.8133
	L1D_total_cache_pending_hits = 484
	L1D_total_cache_reservation_fails = 1089357
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 77408
	L1C_total_cache_misses = 1912
	L1C_total_cache_miss_rate = 0.0247
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 1424135
	L1T_total_cache_misses = 1992
	L1T_total_cache_miss_rate = 0.0014
	L1T_total_cache_pending_hits = 1422143
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 101
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 484
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 67511
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 244731
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 75496
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1912
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1422143
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1992
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 26617
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 50959
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 844626
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2612830
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 48796
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 29051
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
11450, 10764, 11529, 10829, 11382, 10564, 11424, 10609, 11197, 10323, 10339, 9570, 9638, 8952, 9374, 8718, 
gpgpu_n_tot_thrd_icount = 165542496
gpgpu_n_tot_w_icount = 5173203
gpgpu_n_stall_shd_mem = 2393858
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 67511
gpgpu_n_mem_write_global = 77576
gpgpu_n_mem_texture = 1992
gpgpu_n_mem_const = 100
gpgpu_n_load_insn  = 2107392
gpgpu_n_store_insn = 2228672
gpgpu_n_shmem_insn = 16627054
gpgpu_n_tex_insn = 4941646
gpgpu_n_const_mem_insn = 1835008
gpgpu_n_param_mem_insn = 627968
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 4320
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1098997
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2221502	W0_Idle:1729969	W0_Scoreboard:7745050	W1:0	W2:3358	W3:9940	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:33920	W17:0	W18:4320	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:709030	W29:867121	W30:0	W31:0	W32:3545870
Warp Occupancy Distribution:
Stall:893625	W0_Idle:223479	W0_Scoreboard:1225049	W1:0	W2:3358	W3:9940	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:33920	W17:0	W18:4320	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:709030	W29:867121	W30:0	W31:0	W32:1653518
Warp Occupancy Distribution:
Stall:659698	W0_Idle:807376	W0_Scoreboard:3210110	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:946176
warp_utilization0: 0.306671
warp_utilization1: 0.583496
warp_utilization2: 0.168258
traffic_breakdown_coretomem[CONST_ACC_R] = 800 {8:100,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 540088 {8:67511,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10202496 {40:2070,72:2330,136:73176,}
traffic_breakdown_coretomem[INST_ACC_R] = 49448 {8:6181,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 15936 {8:1992,}
traffic_breakdown_memtocore[CONST_ACC_R] = 7200 {72:100,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 9181496 {136:67511,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 620608 {8:77576,}
traffic_breakdown_memtocore[INST_ACC_R] = 837760 {136:6160,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 270912 {136:1992,}
maxmrqlatency = 1072 
maxdqlatency = 0 
maxmflatency = 2946 
averagemflatency = 552 
averagemflatency_1 = 670 
averagemflatency_2= 533 
averagemflatency_3 = 542 
averagemrqlatency_1 = 69 
averagemrqlatency_2 = 50 
averagemrqlatency_3 = 55 
max_icnt2mem_latency = 2350 
max_icnt2sh_latency = 140583 
mrq_lat_table:48910 	2912 	4434 	7537 	18422 	25686 	29778 	16730 	3690 	417 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	297 	264 	246 	20709 	55266 	59206 	11007 	184 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	28633 	13836 	12629 	19457 	42036 	28001 	7982 	783 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	32326 	35621 	1639 	17 	0 	0 	0 	0 	0 	0 	5120 	11292 	17523 	36746 	6895 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	4 	1 	1 	35 	83 	137 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        19        19        24        18        22        16        18        43        28        23        28        34        32        32        21        25 
dram[1]:        24        15        24        13        16        16        26        34        27        20        23        32        32        32        18        20 
dram[2]:        19        24        19        12        20        15        18        22        25        18        24        27        32        32        28        22 
dram[3]:        18        12        16        18        18        16        24        23        19        19        29        25        32        32        17        26 
dram[4]:        15        18        17        15        18        18        26        24        18        21        30        24        32        32        26        34 
dram[5]:        24        20        16        18        20        18        25        47        18        25        34        25        32        32        25        17 
maximum service time to same row:
dram[0]:      6275      6720      8072      6568      7101      6754      6690      6176      7061      7212      7447      6367     10696     10538      6629      6610 
dram[1]:      5900      6038      8379      5977      6901      7039      6848      6537      6852      7400      7082      7240     10590     10481      6555      6602 
dram[2]:      6574      5870      8386      5025      6838      6591      6398      6500      6786      6863      6709      6899     10722     10483      6527      6926 
dram[3]:      6361      4285      8311      5041      6894      6825      6856      6556      7503      7232      7537      6922     10658     10526      6731      6772 
dram[4]:      6763      5792      7603      4323      6498      7042      6448      6666      7016      7417      7614      7151     10566     10575      6485      7063 
dram[5]:      6527      7103      7599      4955      6201      7010      6791      6965      6577      7113      7423      7255     10386     10631      7093      6722 
average row accesses per activate:
dram[0]:  2.061869  2.071429  2.067862  2.101804  2.135959  2.230065  2.262517  2.261745  2.205570  2.110682  2.168421  2.064313  2.267133  2.208564  2.218792  2.306610 
dram[1]:  2.078086  2.072773  2.075064  2.064394  2.162404  2.143401  2.196079  2.248656  2.143590  2.080000  2.080706  2.145078  2.248611  2.198370  2.241713  2.126302 
dram[2]:  2.134367  2.046135  2.086452  2.003641  2.237154  2.210317  2.220608  2.285135  2.156454  2.154546  2.189333  2.209960  2.237898  2.232267  2.204819  2.180132 
dram[3]:  2.061576  1.941805  2.075835  2.073325  2.228571  2.206851  2.239362  2.239362  2.092616  2.027981  2.149471  2.058897  2.294781  2.232267  2.172000  2.400868 
dram[4]:  2.063990  2.049628  1.997522  2.033624  2.134860  2.226737  2.232713  2.249666  2.140464  2.104592  2.098064  2.166667  2.206284  2.160161  2.192513  2.272851 
dram[5]:  1.998783  2.008516  2.032338  2.003668  2.205997  2.264201  2.196053  2.275401  2.091255  2.119898  2.068922  2.109677  2.171123  2.140212  2.301121  2.234014 
average row locality = 158518/73665 = 2.151877
average row locality_1 = 70149/35165 = 1.994853
average row locality_2 = 45376/19183 = 2.365428
average row locality_3 = 42993/19317 = 2.225656
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       880       900       869       884       921       931       903       916       900       882       892       883       871       863       898       886 
dram[1]:       888       892       875       887       927       925       911       906       905       896       891       889       879       876       872       877 
dram[2]:       895       886       874       893       933       915       909       920       888       897       884       890       875       868       896       892 
dram[3]:       901       878       865       891       949       919       915       907       909       892       872       887       883       869       872       900 
dram[4]:       890       893       867       889       919       938       902       914       895       890       874       873       876       868       887       900 
dram[5]:       886       889       887       890       926       944       901       925       888       899       891       883       877       881       877       884 
total reads: 85802
bank skew: 949/863 = 1.10
chip skew: 14328/14275 = 1.00
number of total write accesses:
dram[0]:       753       753       746       747       760       775       769       769       763       758       756       754       750       736       755       754 
dram[1]:       762       760       756       748       764       764       769       767       767       768       759       767       740       742       751       756 
dram[2]:       757       755       743       758       765       756       772       771       766       762       758       752       743       737       751       754 
dram[3]:       773       757       750       749       767       756       769       777       763       775       753       756       744       736       757       759 
dram[4]:       755       759       745       744       759       761       777       771       766       760       752       752       739       737       753       766 
dram[5]:       757       762       747       749       766       770       768       777       762       763       760       752       747       737       766       758 
total reads: 72716
bank skew: 777/736 = 1.06
chip skew: 12141/12096 = 1.00
average mf latency per bank:
dram[0]:        511       497       478       494       532       553       511       522       485       507       502       511       490       495       504       526
dram[1]:        493       501       474       506       526       558       504       535       486       509       488       509       502       510       499       542
dram[2]:        514       520       493       507       548       575       536       536       512       513       529       522       511       504       523       538
dram[3]:        497       479       491       486       541       541       531       523       499       504       515       501       503       489       533       519
dram[4]:        502       482       476       479       544       544       524       506       503       497       505       501       473       478       523       504
dram[5]:        518       497       504       492       567       555       532       510       525       509       525       508       518       493       542       530
maximum mf latency per bank:
dram[0]:       2353      2029      2671      1811      1907      2422      1870      1865      2880      2007      2079      2081      2404      2129      2338      2167
dram[1]:       2392      2131      2178      2338      1832      2357      2295      2137      2278      2327      2078      2257      2534      2061      2340      2144
dram[2]:       2946      2320      2122      2673      1967      2096      2429      2289      2232      1867      2395      2036      2855      2260      2586      2121
dram[3]:       2160      2534      1968      2285      2154      1910      2095      2145      2081      2350      2331      1894      2445      1832      2455      2109
dram[4]:       2027      2625      2143      2256      2333      2137      1966      1872      2589      2615      2319      2180      2002      2286      2451      2065
dram[5]:       2255      2196      2184      2360      2202      2014      2112      1916      2168      2621      2564      2138      2121      2136      2390      2201
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=185570 n_nop=109126 n_act=12163 n_pre=12147 n_req=17994 n_req_1=3276 n_req_2=7618 n_req_3=7100 n_rd=28558 n_write=23576 bw_util=0.3812 bw_util_1=0.06393 bw_util_2=0.1642 bw_util_3=0.153 blp=8.371531 blp_1= 2.388051 blp_2= 2.934005 blp_3= 2.865911
 n_activity=157838 dram_eff=0.4482 dram_eff_1=0.07517 dram_eff_2=0.1931 dram_eff_3=0.1799
bk0: 1760a 108926i bk1: 1800a 107013i bk2: 1738a 109691i bk3: 1768a 107569i bk4: 1842a 102875i bk5: 1862a 99979i bk6: 1806a 101395i bk7: 1832a 99699i bk8: 1800a 112845i bk9: 1764a 108894i bk10: 1784a 106406i bk11: 1766a 104055i bk12: 1742a 106264i bk13: 1726a 105336i bk14: 1796a 100146i bk15: 1772a 98987i 
bw_dist = 0.064	0.164	0.153	0.469	0.149
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.2737
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=185570 n_nop=108643 n_act=12341 n_pre=12325 n_req=18008 n_req_1=3277 n_req_2=7537 n_req_3=7194 n_rd=28592 n_write=23669 bw_util=0.3816 bw_util_1=0.06405 bw_util_2=0.1625 bw_util_3=0.1551 blp=8.416558 blp_1= 2.343603 blp_2= 2.911345 blp_3= 2.862259
 n_activity=158179 dram_eff=0.4477 dram_eff_1=0.07514 dram_eff_2=0.1906 dram_eff_3=0.1819
bk0: 1776a 108279i bk1: 1784a 108370i bk2: 1750a 110664i bk3: 1774a 105295i bk4: 1854a 104216i bk5: 1850a 97386i bk6: 1822a 100998i bk7: 1812a 98415i bk8: 1810a 108978i bk9: 1792a 105373i bk10: 1782a 106069i bk11: 1778a 103835i bk12: 1758a 105438i bk13: 1752a 106667i bk14: 1744a 101067i bk15: 1754a 99597i 
bw_dist = 0.064	0.162	0.155	0.471	0.148
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.3219
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=185570 n_nop=109027 n_act=12161 n_pre=12145 n_req=18015 n_req_1=3247 n_req_2=7606 n_req_3=7162 n_rd=28630 n_write=23607 bw_util=0.3819 bw_util_1=0.0636 bw_util_2=0.1639 bw_util_3=0.1544 blp=8.402431 blp_1= 2.341781 blp_2= 2.956498 blp_3= 2.886202
 n_activity=157769 dram_eff=0.4492 dram_eff_1=0.07481 dram_eff_2=0.1928 dram_eff_3=0.1816
bk0: 1790a 107920i bk1: 1772a 106258i bk2: 1748a 111004i bk3: 1786a 105502i bk4: 1866a 100572i bk5: 1830a 101863i bk6: 1818a 100289i bk7: 1840a 99326i bk8: 1776a 109611i bk9: 1794a 107694i bk10: 1768a 105892i bk11: 1780a 104841i bk12: 1750a 107596i bk13: 1736a 106662i bk14: 1792a 101729i bk15: 1784a 97874i 
bw_dist = 0.064	0.164	0.154	0.468	0.150
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.3658
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=185570 n_nop=108686 n_act=12300 n_pre=12284 n_req=18023 n_req_1=3257 n_req_2=7588 n_req_3=7178 n_rd=28618 n_write=23682 bw_util=0.382 bw_util_1=0.06374 bw_util_2=0.1636 bw_util_3=0.1547 blp=8.396300 blp_1= 2.380144 blp_2= 2.932443 blp_3= 2.864848
 n_activity=158207 dram_eff=0.4481 dram_eff_1=0.07476 dram_eff_2=0.1918 dram_eff_3=0.1815
bk0: 1802a 109140i bk1: 1756a 108192i bk2: 1730a 110493i bk3: 1782a 107659i bk4: 1898a 101816i bk5: 1838a 100078i bk6: 1830a 99908i bk7: 1814a 97453i bk8: 1818a 108345i bk9: 1784a 107294i bk10: 1744a 107854i bk11: 1774a 102822i bk12: 1766a 105743i bk13: 1738a 106980i bk14: 1744a 100114i bk15: 1800a 98009i 
bw_dist = 0.064	0.164	0.155	0.471	0.147
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.3621
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=185570 n_nop=108847 n_act=12304 n_pre=12288 n_req=17953 n_req_1=3275 n_req_2=7526 n_req_3=7152 n_rd=28550 n_write=23581 bw_util=0.3804 bw_util_1=0.06401 bw_util_2=0.1622 bw_util_3=0.1542 blp=8.410833 blp_1= 2.374982 blp_2= 2.945645 blp_3= 2.896609
 n_activity=157938 dram_eff=0.4469 dram_eff_1=0.07521 dram_eff_2=0.1906 dram_eff_3=0.1811
bk0: 1780a 109403i bk1: 1786a 104860i bk2: 1734a 109897i bk3: 1778a 108647i bk4: 1838a 102293i bk5: 1876a 101071i bk6: 1804a 98926i bk7: 1828a 97067i bk8: 1790a 109577i bk9: 1780a 108347i bk10: 1748a 107516i bk11: 1746a 106907i bk12: 1752a 108587i bk13: 1736a 105585i bk14: 1774a 98682i bk15: 1800a 98337i 
bw_dist = 0.064	0.162	0.154	0.471	0.149
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.3363
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=185570 n_nop=108457 n_act=12397 n_pre=12381 n_req=18074 n_req_1=3266 n_req_2=7570 n_req_3=7238 n_rd=28656 n_write=23679 bw_util=0.3831 bw_util_1=0.0639 bw_util_2=0.1632 bw_util_3=0.156 blp=8.459137 blp_1= 2.459669 blp_2= 2.949167 blp_3= 2.899209
 n_activity=158151 dram_eff=0.4495 dram_eff_1=0.07498 dram_eff_2=0.1915 dram_eff_3=0.1831
bk0: 1772a 106643i bk1: 1778a 105083i bk2: 1774a 107912i bk3: 1780a 106125i bk4: 1852a 101803i bk5: 1888a 96371i bk6: 1802a 102468i bk7: 1850a 95423i bk8: 1776a 110779i bk9: 1798a 106355i bk10: 1782a 105757i bk11: 1766a 105945i bk12: 1754a 104756i bk13: 1762a 104928i bk14: 1754a 101022i bk15: 1768a 98910i 
bw_dist = 0.064	0.163	0.156	0.469	0.148
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.5086

========= L2 cache stats =========
L2_cache_bank[0]: Access = 12584, Miss = 7134, Miss_rate = 0.567, Pending_hits = 277, Reservation_fails = 1130
L2_cache_bank[1]: Access = 12651, Miss = 7145, Miss_rate = 0.565, Pending_hits = 261, Reservation_fails = 2561
L2_cache_bank[2]: Access = 12595, Miss = 7148, Miss_rate = 0.568, Pending_hits = 267, Reservation_fails = 885
L2_cache_bank[3]: Access = 12652, Miss = 7148, Miss_rate = 0.565, Pending_hits = 255, Reservation_fails = 2924
L2_cache_bank[4]: Access = 12820, Miss = 7154, Miss_rate = 0.558, Pending_hits = 255, Reservation_fails = 2715
L2_cache_bank[5]: Access = 12681, Miss = 7161, Miss_rate = 0.565, Pending_hits = 260, Reservation_fails = 4057
L2_cache_bank[6]: Access = 12812, Miss = 7166, Miss_rate = 0.559, Pending_hits = 271, Reservation_fails = 1652
L2_cache_bank[7]: Access = 12696, Miss = 7143, Miss_rate = 0.563, Pending_hits = 269, Reservation_fails = 3006
L2_cache_bank[8]: Access = 12886, Miss = 7111, Miss_rate = 0.552, Pending_hits = 285, Reservation_fails = 3395
L2_cache_bank[9]: Access = 12953, Miss = 7165, Miss_rate = 0.553, Pending_hits = 278, Reservation_fails = 3043
L2_cache_bank[10]: Access = 13020, Miss = 7133, Miss_rate = 0.548, Pending_hits = 283, Reservation_fails = 3030
L2_cache_bank[11]: Access = 12993, Miss = 7195, Miss_rate = 0.554, Pending_hits = 304, Reservation_fails = 2735
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 12584, Miss = 7134 (0.567), PendingHit = 277 (0.022)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 12651, Miss = 7145 (0.565), PendingHit = 261 (0.0206)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 12595, Miss = 7148 (0.568), PendingHit = 267 (0.0212)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 12652, Miss = 7148 (0.565), PendingHit = 255 (0.0202)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 12820, Miss = 7154 (0.558), PendingHit = 255 (0.0199)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 12681, Miss = 7161 (0.565), PendingHit = 260 (0.0205)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 12812, Miss = 7166 (0.559), PendingHit = 271 (0.0212)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 12696, Miss = 7143 (0.563), PendingHit = 269 (0.0212)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 12886, Miss = 7111 (0.552), PendingHit = 285 (0.0221)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 12953, Miss = 7165 (0.553), PendingHit = 278 (0.0215)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 13020, Miss = 7133 (0.548), PendingHit = 283 (0.0217)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 12993, Miss = 7195 (0.554), PendingHit = 304 (0.0234)
L2 Cache Total Miss Rate = 0.560
Stream 1: L2 Cache Miss Rate = 0.443
Stream 2: L2 Cache Miss Rate = 0.586
Stream 3: L2 Cache Miss Rate = 0.539
Stream 1: Accesses  = 19787
Stream 1: Misses  = 8769
Stream 2: Accesses  = 66780
Stream 2: Misses  = 39138
Stream 3: Accesses  = 86563
Stream 3: Misses  = 46665
Stream 1+2: Accesses  = 86567
Stream 1+2: Misses  = 47907
Stream 1+2+3: Accesses  = 173130
Stream 1+2+3: Misses  = 94572
Total Accesses  = 153343
MPKI-CORES
CORE_L2MPKI_0	0.096
CORE_L2MPKI_1	0.089
CORE_L2MPKI_2	0.092
CORE_L2MPKI_3	0.094
CORE_L2MPKI_4	0.096
CORE_L2MPKI_5	0.087
CORE_L2MPKI_6	0.090
CORE_L2MPKI_7	0.088
CORE_L2MPKI_8	0.089
CORE_L2MPKI_9	0.089
CORE_L2MPKI_10	0.088
CORE_L2MPKI_11	0.087
CORE_L2MPKI_12	0.089
CORE_L2MPKI_13	0.088
CORE_L2MPKI_14	0.085
CORE_L2MPKI_15	0.088
CORE_L2MPKI_16	0.090
CORE_L2MPKI_17	0.089
CORE_L2MPKI_18	0.086
CORE_L2MPKI_19	0.088
CORE_L2MPKI_20	1.261
CORE_L2MPKI_21	1.335
CORE_L2MPKI_22	1.315
CORE_L2MPKI_23	1.308
CORE_L2MPKI_24	1.297
CORE_L2MPKI_25	1.318
CORE_L2MPKI_26	1.340
CORE_L2MPKI_27	1.306
CORE_L2MPKI_28	1.318
CORE_L2MPKI_29	1.310
CORE_L2MPKI_30	1.306
CORE_L2MPKI_31	1.264
CORE_L2MPKI_32	1.251
CORE_L2MPKI_33	1.263
CORE_L2MPKI_34	1.302
CORE_L2MPKI_35	1.281
CORE_L2MPKI_36	1.295
CORE_L2MPKI_37	1.263
CORE_L2MPKI_38	1.284
CORE_L2MPKI_39	1.242
CORE_L2MPKI_40	1.259
CORE_L2MPKI_41	1.218
CORE_L2MPKI_42	1.225
CORE_L2MPKI_43	1.281
CORE_L2MPKI_44	1.274
CORE_L2MPKI_45	1.243
CORE_L2MPKI_46	1.250
CORE_L2MPKI_47	1.271
CORE_L2MPKI_48	1.251
CORE_L2MPKI_49	1.239
CORE_L2MPKI_50	1.254
CORE_L2MPKI_51	1.282
CORE_L2MPKI_52	1.236
CORE_L2MPKI_53	1.291
CORE_L2MPKI_54	1.266
CORE_L2MPKI_55	1.247
CORE_L2MPKI_56	1.248
CORE_L2MPKI_57	1.240
CORE_L2MPKI_58	1.245
CORE_L2MPKI_59	1.221
Avg_MPKI_Stream1= 0.089
Avg_MPKI_Stream2= 1.293
Avg_MPKI_Stream3= 1.252
MISSES-CORES
CORE_MISSES_0	478
CORE_MISSES_1	443
CORE_MISSES_2	451
CORE_MISSES_3	458
CORE_MISSES_4	464
CORE_MISSES_5	424
CORE_MISSES_6	435
CORE_MISSES_7	435
CORE_MISSES_8	444
CORE_MISSES_9	436
CORE_MISSES_10	431
CORE_MISSES_11	424
CORE_MISSES_12	438
CORE_MISSES_13	430
CORE_MISSES_14	418
CORE_MISSES_15	426
CORE_MISSES_16	441
CORE_MISSES_17	439
CORE_MISSES_18	422
CORE_MISSES_19	432
CORE_MISSES_20	1939
CORE_MISSES_21	1974
CORE_MISSES_22	2003
CORE_MISSES_23	1973
CORE_MISSES_24	1937
CORE_MISSES_25	1968
CORE_MISSES_26	2021
CORE_MISSES_27	2104
CORE_MISSES_28	1948
CORE_MISSES_29	1879
CORE_MISSES_30	1969
CORE_MISSES_31	1943
CORE_MISSES_32	1961
CORE_MISSES_33	2017
CORE_MISSES_34	1964
CORE_MISSES_35	1837
CORE_MISSES_36	1895
CORE_MISSES_37	1942
CORE_MISSES_38	1955
CORE_MISSES_39	1909
CORE_MISSES_40	1935
CORE_MISSES_41	1962
CORE_MISSES_42	1883
CORE_MISSES_43	1894
CORE_MISSES_44	1902
CORE_MISSES_45	1966
CORE_MISSES_46	1977
CORE_MISSES_47	1879
CORE_MISSES_48	1998
CORE_MISSES_49	1886
CORE_MISSES_50	1946
CORE_MISSES_51	1914
CORE_MISSES_52	1846
CORE_MISSES_53	1889
CORE_MISSES_54	1834
CORE_MISSES_55	1788
CORE_MISSES_56	1827
CORE_MISSES_57	1852
CORE_MISSES_58	1859
CORE_MISSES_59	1859
L2_MISSES = 85803
L2_total_cache_accesses = 153343
L2_total_cache_misses = 85803
L2_total_cache_miss_rate = 0.5595
L2_total_cache_pending_hits = 3265
L2_total_cache_reservation_fails = 31133
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1547
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 239
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65725
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 15691
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1626
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 198
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 168
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 3523
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 55311
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2509
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 19756
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1195
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 5699
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 313
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 152
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10624
L2_cache_data_port_util = 0.255
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=456191
icnt_total_pkts_simt_to_mem=452794
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =     708.8864
gpu_ipc_2 =     215.3246
gpu_ipc_3 =     214.5426
gpu_tot_sim_cycle_stream_1 = 176417
gpu_tot_sim_cycle_stream_2 = 176407
gpu_tot_sim_cycle_stream_3 = 176408
gpu_sim_insn_1 = 125059599
gpu_sim_insn_2 = 37984768
gpu_sim_insn_3 = 37847040
gpu_sim_cycle = 176418
gpu_sim_insn = 200891407
gpu_ipc =    1138.7240
gpu_tot_sim_cycle = 176418
gpu_tot_sim_insn = 200891407
gpu_tot_ipc =    1138.7240
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 633772
gpu_stall_icnt2sh    = 110304
gpu_total_sim_rate=372711

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3371372
	L1I_total_cache_misses = 60760
	L1I_total_cache_miss_rate = 0.0180
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33660
L1D_cache:
	L1D_cache_core[0]: Access = 984, Miss = 938, Miss_rate = 0.953, Pending_hits = 40, Reservation_fails = 4834
	L1D_cache_core[1]: Access = 968, Miss = 937, Miss_rate = 0.968, Pending_hits = 30, Reservation_fails = 8759
	L1D_cache_core[2]: Access = 960, Miss = 919, Miss_rate = 0.957, Pending_hits = 35, Reservation_fails = 7768
	L1D_cache_core[3]: Access = 936, Miss = 896, Miss_rate = 0.957, Pending_hits = 28, Reservation_fails = 9147
	L1D_cache_core[4]: Access = 968, Miss = 923, Miss_rate = 0.954, Pending_hits = 35, Reservation_fails = 8920
	L1D_cache_core[5]: Access = 984, Miss = 951, Miss_rate = 0.966, Pending_hits = 26, Reservation_fails = 8865
	L1D_cache_core[6]: Access = 976, Miss = 941, Miss_rate = 0.964, Pending_hits = 33, Reservation_fails = 10251
	L1D_cache_core[7]: Access = 960, Miss = 915, Miss_rate = 0.953, Pending_hits = 30, Reservation_fails = 10073
	L1D_cache_core[8]: Access = 936, Miss = 889, Miss_rate = 0.950, Pending_hits = 38, Reservation_fails = 6808
	L1D_cache_core[9]: Access = 952, Miss = 917, Miss_rate = 0.963, Pending_hits = 27, Reservation_fails = 8535
	L1D_cache_core[10]: Access = 944, Miss = 915, Miss_rate = 0.969, Pending_hits = 18, Reservation_fails = 11012
	L1D_cache_core[11]: Access = 944, Miss = 923, Miss_rate = 0.978, Pending_hits = 14, Reservation_fails = 11540
	L1D_cache_core[12]: Access = 944, Miss = 913, Miss_rate = 0.967, Pending_hits = 29, Reservation_fails = 8133
	L1D_cache_core[13]: Access = 968, Miss = 936, Miss_rate = 0.967, Pending_hits = 26, Reservation_fails = 9390
	L1D_cache_core[14]: Access = 968, Miss = 931, Miss_rate = 0.962, Pending_hits = 30, Reservation_fails = 8095
	L1D_cache_core[15]: Access = 976, Miss = 941, Miss_rate = 0.964, Pending_hits = 28, Reservation_fails = 11185
	L1D_cache_core[16]: Access = 984, Miss = 939, Miss_rate = 0.954, Pending_hits = 40, Reservation_fails = 8572
	L1D_cache_core[17]: Access = 968, Miss = 920, Miss_rate = 0.950, Pending_hits = 34, Reservation_fails = 6389
	L1D_cache_core[18]: Access = 952, Miss = 916, Miss_rate = 0.962, Pending_hits = 27, Reservation_fails = 10897
	L1D_cache_core[19]: Access = 952, Miss = 917, Miss_rate = 0.963, Pending_hits = 27, Reservation_fails = 7941
	L1D_cache_core[20]: Access = 4128, Miss = 3254, Miss_rate = 0.788, Pending_hits = 0, Reservation_fails = 28174
	L1D_cache_core[21]: Access = 4000, Miss = 3187, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 28533
	L1D_cache_core[22]: Access = 4096, Miss = 3266, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 28483
	L1D_cache_core[23]: Access = 4128, Miss = 3288, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 29386
	L1D_cache_core[24]: Access = 4128, Miss = 3276, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 34790
	L1D_cache_core[25]: Access = 4096, Miss = 3258, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 32251
	L1D_cache_core[26]: Access = 4096, Miss = 3219, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 28592
	L1D_cache_core[27]: Access = 4384, Miss = 3461, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 27167
	L1D_cache_core[28]: Access = 4032, Miss = 3207, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 26395
	L1D_cache_core[29]: Access = 4032, Miss = 3163, Miss_rate = 0.784, Pending_hits = 0, Reservation_fails = 26003
	L1D_cache_core[30]: Access = 4064, Miss = 3238, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 27690
	L1D_cache_core[31]: Access = 4096, Miss = 3257, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 29772
	L1D_cache_core[32]: Access = 4192, Miss = 3364, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 32292
	L1D_cache_core[33]: Access = 4224, Miss = 3366, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 28273
	L1D_cache_core[34]: Access = 4032, Miss = 3190, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 26512
	L1D_cache_core[35]: Access = 3936, Miss = 3094, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 29479
	L1D_cache_core[36]: Access = 3936, Miss = 3124, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 29120
	L1D_cache_core[37]: Access = 4096, Miss = 3261, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 31244
	L1D_cache_core[38]: Access = 4064, Miss = 3243, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 28432
	L1D_cache_core[39]: Access = 4160, Miss = 3286, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 27037
	L1D_cache_core[40]: Access = 4128, Miss = 3330, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 27401
	L1D_cache_core[41]: Access = 4416, Miss = 3612, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 30706
	L1D_cache_core[42]: Access = 4224, Miss = 3393, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 30983
	L1D_cache_core[43]: Access = 4064, Miss = 3258, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 30966
	L1D_cache_core[44]: Access = 4096, Miss = 3268, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 28364
	L1D_cache_core[45]: Access = 4288, Miss = 3434, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 25788
	L1D_cache_core[46]: Access = 4288, Miss = 3420, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 26903
	L1D_cache_core[47]: Access = 3968, Miss = 3209, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 29884
	L1D_cache_core[48]: Access = 4288, Miss = 3441, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 29623
	L1D_cache_core[49]: Access = 4096, Miss = 3312, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 27880
	L1D_cache_core[50]: Access = 4128, Miss = 3269, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 27483
	L1D_cache_core[51]: Access = 4064, Miss = 3222, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 29226
	L1D_cache_core[52]: Access = 4000, Miss = 3215, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 28142
	L1D_cache_core[53]: Access = 3936, Miss = 3105, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 28358
	L1D_cache_core[54]: Access = 3968, Miss = 3156, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 27928
	L1D_cache_core[55]: Access = 3872, Miss = 3081, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 31123
	L1D_cache_core[56]: Access = 3936, Miss = 3103, Miss_rate = 0.788, Pending_hits = 0, Reservation_fails = 28773
	L1D_cache_core[57]: Access = 4096, Miss = 3266, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 28235
	L1D_cache_core[58]: Access = 4000, Miss = 3183, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 30045
	L1D_cache_core[59]: Access = 4064, Miss = 3222, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 27703
	L1D_total_cache_accesses = 183064
	L1D_total_cache_misses = 148978
	L1D_total_cache_miss_rate = 0.8138
	L1D_total_cache_pending_hits = 595
	L1D_total_cache_reservation_fails = 1332253
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 96943
	L1C_total_cache_misses = 1912
	L1C_total_cache_miss_rate = 0.0197
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 1848557
	L1T_total_cache_misses = 2372
	L1T_total_cache_miss_rate = 0.0013
	L1T_total_cache_pending_hits = 1846185
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 595
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 84373
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 302064
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 95031
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1912
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1846185
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 2372
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 33339
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 64605
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1030189
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3310612
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 60760
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33660
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
14362, 13498, 14322, 13265, 14067, 13239, 14364, 13479, 14051, 13034, 13136, 12293, 12454, 11606, 12402, 11568, 
gpgpu_n_tot_thrd_icount = 209729184
gpgpu_n_tot_w_icount = 6554037
gpgpu_n_stall_shd_mem = 3027779
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 84373
gpgpu_n_mem_write_global = 97944
gpgpu_n_mem_texture = 2372
gpgpu_n_mem_const = 100
gpgpu_n_load_insn  = 2634240
gpgpu_n_store_insn = 2796800
gpgpu_n_shmem_insn = 20895757
gpgpu_n_tex_insn = 6300648
gpgpu_n_const_mem_insn = 2293760
gpgpu_n_param_mem_insn = 790976
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 5760
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1344917
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2753449	W0_Idle:2151905	W0_Scoreboard:9710168	W1:0	W2:4298	W3:12756	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:42400	W17:0	W18:5760	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:922104	W29:1089765	W30:0	W31:0	W32:4477555
Warp Occupancy Distribution:
Stall:1080118	W0_Idle:226618	W0_Scoreboard:1565327	W1:0	W2:4298	W3:12756	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:42400	W17:0	W18:5760	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:922104	W29:1089765	W30:0	W31:0	W32:2107574
Warp Occupancy Distribution:
Stall:828270	W0_Idle:1021650	W0_Scoreboard:4019539	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1187261
warp_utilization0: 0.309617
warp_utilization1: 0.593003
warp_utilization2: 0.168245
traffic_breakdown_coretomem[CONST_ACC_R] = 800 {8:100,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 674984 {8:84373,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12858240 {40:2826,72:2982,136:92136,}
traffic_breakdown_coretomem[INST_ACC_R] = 64648 {8:8081,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 18976 {8:2372,}
traffic_breakdown_memtocore[CONST_ACC_R] = 7200 {72:100,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 11474728 {136:84373,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 783552 {8:97944,}
traffic_breakdown_memtocore[INST_ACC_R] = 1097928 {136:8073,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 322456 {136:2371,}
maxmrqlatency = 1072 
maxdqlatency = 0 
maxmflatency = 2946 
averagemflatency = 548 
averagemflatency_1 = 623 
averagemflatency_2= 534 
averagemflatency_3 = 543 
averagemrqlatency_1 = 68 
averagemrqlatency_2 = 50 
averagemrqlatency_3 = 56 
max_icnt2mem_latency = 2350 
max_icnt2sh_latency = 176417 
mrq_lat_table:61557 	3756 	5649 	9591 	23318 	32858 	37912 	21405 	4810 	484 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	369 	331 	326 	25278 	70128 	75592 	12580 	184 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	36316 	17867 	16021 	24348 	52899 	35451 	9145 	820 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	40670 	44293 	1864 	17 	0 	0 	0 	0 	0 	0 	5120 	11292 	17523 	36746 	27263 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	4 	1 	3 	41 	107 	176 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        26        24        27        44        38        18        43        28        23        28        34        32        32        21        25 
dram[1]:        24        15        24        15        44        37        26        34        27        20        23        32        32        32        18        20 
dram[2]:        30        24        19        15        45        36        18        22        25        18        24        27        32        32        28        22 
dram[3]:        18        14        28        18        41        44        24        23        19        19        29        25        32        32        17        26 
dram[4]:        15        18        19        21        39        41        26        24        18        21        30        24        32        32        26        34 
dram[5]:        24        20        17        19        37        44        25        47        18        25        34        25        32        32        25        17 
maximum service time to same row:
dram[0]:      6275      6720      8072      6568      7101      6754      6690      6176      7061      7212      7447      6367     10696     10538      6629      6610 
dram[1]:      5900      6038      8379      5977      6901      7039      6848      6537      6852      7400      7082      7240     10590     10481      6555      6602 
dram[2]:      6574      5870      8386      5025      6838      6591      6398      6500      6786      6863      6709      6899     10722     10483      6527      6926 
dram[3]:      6361      4285      8311      5041      6894      6825      6856      6556      7503      7232      7537      6922     10658     10526      6731      6772 
dram[4]:      6763      5792      7603      4323      6498      7042      6448      6666      7016      7417      7614      7151     10566     10575      6485      7063 
dram[5]:      6527      7103      7599      4955      6201      7010      6791      6965      6577      7113      7423      7255     10386     10631      7093      6722 
average row accesses per activate:
dram[0]:  2.100414  2.127216  2.096608  2.078708  2.179567  2.337734  2.218816  2.260638  2.202282  2.129424  2.140562  2.061047  2.294691  2.246269  2.250000  2.321429 
dram[1]:  2.097007  2.096608  2.108136  2.095432  2.215177  2.228089  2.181070  2.247863  2.170931  2.084646  2.084878  2.173428  2.263948  2.254237  2.319553  2.161123 
dram[2]:  2.163482  2.081883  2.115822  2.018358  2.361019  2.280130  2.228751  2.234672  2.170931  2.148785  2.154930  2.213471  2.267666  2.217989  2.241416  2.208955 
dram[3]:  2.106339  1.992110  2.140314  2.128074  2.288154  2.295011  2.218848  2.248941  2.103550  2.053089  2.141117  2.088063  2.357143  2.257235  2.164755  2.415225 
dram[4]:  2.094359  2.094069  2.025692  2.055666  2.234292  2.319520  2.175493  2.268944  2.120879  2.111888  2.107570  2.152594  2.244421  2.200418  2.204449  2.320796 
dram[5]:  2.027889  2.048096  2.072289  2.053625  2.291892  2.304957  2.205479  2.235849  2.119478  2.117064  2.050961  2.123876  2.239661  2.161389  2.359818  2.209850 
average row locality = 201342/92491 = 2.176882
average row locality_1 = 90194/44424 = 2.030299
average row locality_2 = 57061/23946 = 2.382903
average row locality_3 = 54087/24121 = 2.242320
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1097      1113      1089      1102      1142      1147      1119      1138      1144      1125      1143      1144      1135      1135      1129      1116 
dram[1]:      1101      1110      1092      1109      1152      1145      1135      1123      1147      1133      1152      1148      1138      1145      1111      1112 
dram[2]:      1111      1101      1096      1118      1157      1133      1135      1135      1131      1144      1146      1150      1141      1126      1127      1113 
dram[3]:      1121      1093      1086      1119      1172      1147      1137      1132      1149      1134      1127      1144      1143      1135      1108      1128 
dram[4]:      1112      1111      1093      1107      1133      1160      1111      1137      1136      1134      1134      1131      1141      1136      1117      1122 
dram[5]:      1103      1110      1113      1115      1149      1169      1117      1140      1131      1150      1148      1139      1135      1143      1104      1104 
total reads: 108295
bank skew: 1172/1086 = 1.08
chip skew: 18075/18015 = 1.00
number of total write accesses:
dram[0]:       932       927       951       958       970       978       980       987       979       981       989       983       983       972       968       964 
dram[1]:       931       930       955       955       979       965       985       981       974       985       985       995       972       983       965       967 
dram[2]:       927       933       950       971       975       967       989       979       990       979       996       986       977       970       962       959 
dram[3]:       939       927       958       958       972       969       982       991       984       993       982       990       969       971       968       966 
dram[4]:       930       937       957       961       965       967       984       989       987       980       982       985       971       972       964       976 
dram[5]:       933       934       951       953       971       970       976       993       980       984       985       987       977       973       975       960 
total reads: 93047
bank skew: 996/927 = 1.07
chip skew: 15519/15502 = 1.00
average mf latency per bank:
dram[0]:        508       493       471       476       522       539       518       520       491       495       496       495       482       481       497       514
dram[1]:        493       493       471       490       520       540       509       528       484       498       486       493       491       492       498       521
dram[2]:        511       501       485       486       542       549       532       528       502       504       510       501       500       486       519       523
dram[3]:        497       468       484       471       530       524       528       512       492       489       502       485       496       473       522       507
dram[4]:        494       479       462       469       532       531       520       505       491       492       490       490       467       474       511       500
dram[5]:        510       491       490       484       553       544       529       506       513       498       512       493       503       482       531       526
maximum mf latency per bank:
dram[0]:       2353      2029      2671      1811      1907      2422      1870      1865      2880      2007      2079      2081      2404      2129      2338      2167
dram[1]:       2392      2131      2178      2338      1832      2357      2295      2137      2278      2327      2078      2257      2534      2061      2340      2144
dram[2]:       2946      2320      2122      2673      1967      2096      2429      2289      2232      1867      2395      2036      2855      2260      2586      2121
dram[3]:       2160      2534      1968      2285      2154      1910      2095      2145      2081      2350      2331      1894      2445      1832      2455      2109
dram[4]:       2027      2625      2143      2256      2333      2137      1966      1872      2589      2615      2319      2180      2002      2286      2451      2065
dram[5]:       2255      2196      2184      2360      2202      2014      2112      1916      2168      2621      2564      2138      2121      2136      2390      2201
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=232871 n_nop=136023 n_act=15324 n_pre=15308 n_req=22879 n_req_1=4379 n_req_2=9574 n_req_3=8926 n_rd=36036 n_write=30180 bw_util=0.3859 bw_util_1=0.06814 bw_util_2=0.1645 bw_util_3=0.1533 blp=8.393890 blp_1= 2.357797 blp_2= 2.937743 blp_3= 2.873771
 n_activity=200345 dram_eff=0.4486 dram_eff_1=0.0792 dram_eff_2=0.1912 dram_eff_3=0.1782
bk0: 2194a 137857i bk1: 2226a 136170i bk2: 2178a 136890i bk3: 2204a 134241i bk4: 2284a 127855i bk5: 2294a 125752i bk6: 2238a 124451i bk7: 2276a 124133i bk8: 2288a 139661i bk9: 2250a 133158i bk10: 2286a 130074i bk11: 2288a 127013i bk12: 2270a 130954i bk13: 2270a 127690i bk14: 2258a 124640i bk15: 2232a 122889i 
bw_dist = 0.068	0.164	0.153	0.474	0.140
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.5063
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=232871 n_nop=135677 n_act=15452 n_pre=15436 n_req=22919 n_req_1=4368 n_req_2=9503 n_req_3=9048 n_rd=36106 n_write=30200 bw_util=0.3867 bw_util_1=0.06804 bw_util_2=0.1632 bw_util_3=0.1554 blp=8.429498 blp_1= 2.329178 blp_2= 2.938828 blp_3= 2.867898
 n_activity=200055 dram_eff=0.4501 dram_eff_1=0.0792 dram_eff_2=0.19 dram_eff_3=0.1809
bk0: 2202a 138003i bk1: 2220a 136438i bk2: 2184a 137467i bk3: 2218a 131838i bk4: 2304a 129603i bk5: 2290a 123251i bk6: 2270a 124806i bk7: 2246a 124285i bk8: 2294a 136701i bk9: 2266a 131640i bk10: 2304a 129748i bk11: 2296a 128070i bk12: 2276a 129728i bk13: 2290a 128029i bk14: 2222a 125497i bk15: 2224a 123312i 
bw_dist = 0.068	0.163	0.155	0.472	0.141
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.5421
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=232871 n_nop=135898 n_act=15317 n_pre=15301 n_req=22911 n_req_1=4341 n_req_2=9552 n_req_3=9018 n_rd=36128 n_write=30227 bw_util=0.3867 bw_util_1=0.06775 bw_util_2=0.1641 bw_util_3=0.1549 blp=8.417402 blp_1= 2.302758 blp_2= 2.956182 blp_3= 2.886638
 n_activity=200169 dram_eff=0.4499 dram_eff_1=0.07882 dram_eff_2=0.1909 dram_eff_3=0.1802
bk0: 2222a 136745i bk1: 2202a 134523i bk2: 2192a 137799i bk3: 2236a 130993i bk4: 2314a 126802i bk5: 2266a 127282i bk6: 2270a 124542i bk7: 2270a 124345i bk8: 2262a 136008i bk9: 2288a 133016i bk10: 2292a 129340i bk11: 2300a 128446i bk12: 2282a 131339i bk13: 2252a 129246i bk14: 2254a 125821i bk15: 2226a 122235i 
bw_dist = 0.068	0.164	0.155	0.473	0.140
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.5277
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=232871 n_nop=135727 n_act=15393 n_pre=15377 n_req=22962 n_req_1=4372 n_req_2=9566 n_req_3=9024 n_rd=36150 n_write=30224 bw_util=0.3874 bw_util_1=0.06811 bw_util_2=0.1643 bw_util_3=0.155 blp=8.396005 blp_1= 2.340011 blp_2= 2.933712 blp_3= 2.872028
 n_activity=200390 dram_eff=0.4502 dram_eff_1=0.07915 dram_eff_2=0.1909 dram_eff_3=0.1801
bk0: 2242a 138583i bk1: 2186a 137417i bk2: 2172a 138009i bk3: 2238a 132906i bk4: 2344a 128641i bk5: 2294a 124521i bk6: 2274a 125182i bk7: 2264a 121920i bk8: 2298a 134664i bk9: 2268a 134302i bk10: 2254a 133210i bk11: 2288a 126113i bk12: 2286a 129726i bk13: 2270a 129711i bk14: 2216a 123374i bk15: 2256a 121847i 
bw_dist = 0.068	0.164	0.155	0.473	0.139
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.5167
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=232871 n_nop=135744 n_act=15463 n_pre=15447 n_req=22849 n_req_1=4387 n_req_2=9464 n_req_3=8998 n_rd=36030 n_write=30187 bw_util=0.3854 bw_util_1=0.06825 bw_util_2=0.1626 bw_util_3=0.1546 blp=8.414374 blp_1= 2.337109 blp_2= 2.935889 blp_3= 2.902072
 n_activity=200263 dram_eff=0.4481 dram_eff_1=0.07937 dram_eff_2=0.189 dram_eff_3=0.1797
bk0: 2224a 137899i bk1: 2222a 133339i bk2: 2186a 135825i bk3: 2214a 134178i bk4: 2266a 128431i bk5: 2320a 126591i bk6: 2222a 123736i bk7: 2274a 121682i bk8: 2272a 135291i bk9: 2268a 134198i bk10: 2268a 133686i bk11: 2262a 130000i bk12: 2282a 132848i bk13: 2272a 128224i bk14: 2234a 123572i bk15: 2244a 123462i 
bw_dist = 0.068	0.163	0.155	0.475	0.140
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.5162
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=232871 n_nop=135479 n_act=15543 n_pre=15527 n_req=22973 n_req_1=4382 n_req_2=9513 n_req_3=9078 n_rd=36140 n_write=30182 bw_util=0.3875 bw_util_1=0.06821 bw_util_2=0.1634 bw_util_3=0.1559 blp=8.412170 blp_1= 2.383933 blp_2= 2.929878 blp_3= 2.898281
 n_activity=200383 dram_eff=0.4504 dram_eff_1=0.07927 dram_eff_2=0.1899 dram_eff_3=0.1812
bk0: 2206a 135431i bk1: 2220a 134200i bk2: 2226a 135124i bk3: 2230a 132762i bk4: 2298a 128599i bk5: 2338a 123594i bk6: 2234a 128513i bk7: 2280a 119916i bk8: 2262a 137357i bk9: 2300a 132567i bk10: 2296a 129869i bk11: 2278a 130023i bk12: 2270a 129043i bk13: 2286a 128197i bk14: 2208a 127520i bk15: 2208a 122198i 
bw_dist = 0.068	0.163	0.156	0.473	0.140
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.6182

========= L2 cache stats =========
L2_cache_bank[0]: Access = 15819, Miss = 8998, Miss_rate = 0.569, Pending_hits = 365, Reservation_fails = 1399
L2_cache_bank[1]: Access = 15891, Miss = 9020, Miss_rate = 0.568, Pending_hits = 357, Reservation_fails = 3486
L2_cache_bank[2]: Access = 15842, Miss = 9028, Miss_rate = 0.570, Pending_hits = 352, Reservation_fails = 988
L2_cache_bank[3]: Access = 15892, Miss = 9025, Miss_rate = 0.568, Pending_hits = 343, Reservation_fails = 3717
L2_cache_bank[4]: Access = 16124, Miss = 9045, Miss_rate = 0.561, Pending_hits = 346, Reservation_fails = 3201
L2_cache_bank[5]: Access = 15915, Miss = 9020, Miss_rate = 0.567, Pending_hits = 344, Reservation_fails = 4956
L2_cache_bank[6]: Access = 16122, Miss = 9043, Miss_rate = 0.561, Pending_hits = 366, Reservation_fails = 1990
L2_cache_bank[7]: Access = 15951, Miss = 9032, Miss_rate = 0.566, Pending_hits = 366, Reservation_fails = 3595
L2_cache_bank[8]: Access = 16225, Miss = 8977, Miss_rate = 0.553, Pending_hits = 379, Reservation_fails = 5224
L2_cache_bank[9]: Access = 16316, Miss = 9038, Miss_rate = 0.554, Pending_hits = 372, Reservation_fails = 4605
L2_cache_bank[10]: Access = 16398, Miss = 9000, Miss_rate = 0.549, Pending_hits = 389, Reservation_fails = 3496
L2_cache_bank[11]: Access = 16371, Miss = 9070, Miss_rate = 0.554, Pending_hits = 398, Reservation_fails = 3050
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 15819, Miss = 8998 (0.569), PendingHit = 365 (0.0231)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 15891, Miss = 9020 (0.568), PendingHit = 357 (0.0225)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 15842, Miss = 9028 (0.57), PendingHit = 352 (0.0222)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 15892, Miss = 9025 (0.568), PendingHit = 343 (0.0216)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 16124, Miss = 9045 (0.561), PendingHit = 346 (0.0215)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 15915, Miss = 9020 (0.567), PendingHit = 344 (0.0216)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 16122, Miss = 9043 (0.561), PendingHit = 366 (0.0227)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 15951, Miss = 9032 (0.566), PendingHit = 366 (0.0229)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 16225, Miss = 8977 (0.553), PendingHit = 379 (0.0234)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 16316, Miss = 9038 (0.554), PendingHit = 372 (0.0228)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 16398, Miss = 9000 (0.549), PendingHit = 389 (0.0237)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 16371, Miss = 9070 (0.554), PendingHit = 398 (0.0243)
L2 Cache Total Miss Rate = 0.562
Stream 1: L2 Cache Miss Rate = 0.450
Stream 2: L2 Cache Miss Rate = 0.588
Stream 3: L2 Cache Miss Rate = 0.541
Stream 1: Accesses  = 25906
Stream 1: Misses  = 11665
Stream 2: Accesses  = 83500
Stream 2: Misses  = 49105
Stream 3: Accesses  = 109366
Stream 3: Misses  = 59191
Stream 1+2: Accesses  = 109406
Stream 1+2: Misses  = 60770
Stream 1+2+3: Accesses  = 218772
Stream 1+2+3: Misses  = 119961
Total Accesses  = 192866
MPKI-CORES
CORE_L2MPKI_0	0.100
CORE_L2MPKI_1	0.095
CORE_L2MPKI_2	0.096
CORE_L2MPKI_3	0.096
CORE_L2MPKI_4	0.098
CORE_L2MPKI_5	0.092
CORE_L2MPKI_6	0.093
CORE_L2MPKI_7	0.093
CORE_L2MPKI_8	0.092
CORE_L2MPKI_9	0.093
CORE_L2MPKI_10	0.092
CORE_L2MPKI_11	0.093
CORE_L2MPKI_12	0.092
CORE_L2MPKI_13	0.091
CORE_L2MPKI_14	0.089
CORE_L2MPKI_15	0.091
CORE_L2MPKI_16	0.094
CORE_L2MPKI_17	0.094
CORE_L2MPKI_18	0.091
CORE_L2MPKI_19	0.092
CORE_L2MPKI_20	1.270
CORE_L2MPKI_21	1.334
CORE_L2MPKI_22	1.318
CORE_L2MPKI_23	1.297
CORE_L2MPKI_24	1.299
CORE_L2MPKI_25	1.316
CORE_L2MPKI_26	1.327
CORE_L2MPKI_27	1.299
CORE_L2MPKI_28	1.317
CORE_L2MPKI_29	1.301
CORE_L2MPKI_30	1.296
CORE_L2MPKI_31	1.272
CORE_L2MPKI_32	1.253
CORE_L2MPKI_33	1.279
CORE_L2MPKI_34	1.303
CORE_L2MPKI_35	1.275
CORE_L2MPKI_36	1.285
CORE_L2MPKI_37	1.281
CORE_L2MPKI_38	1.284
CORE_L2MPKI_39	1.252
CORE_L2MPKI_40	1.256
CORE_L2MPKI_41	1.211
CORE_L2MPKI_42	1.233
CORE_L2MPKI_43	1.266
CORE_L2MPKI_44	1.266
CORE_L2MPKI_45	1.247
CORE_L2MPKI_46	1.252
CORE_L2MPKI_47	1.286
CORE_L2MPKI_48	1.261
CORE_L2MPKI_49	1.244
CORE_L2MPKI_50	1.252
CORE_L2MPKI_51	1.278
CORE_L2MPKI_52	1.245
CORE_L2MPKI_53	1.285
CORE_L2MPKI_54	1.274
CORE_L2MPKI_55	1.265
CORE_L2MPKI_56	1.262
CORE_L2MPKI_57	1.235
CORE_L2MPKI_58	1.266
CORE_L2MPKI_59	1.238
Avg_MPKI_Stream1= 0.093
Avg_MPKI_Stream2= 1.293
Avg_MPKI_Stream3= 1.256
MISSES-CORES
CORE_MISSES_0	631
CORE_MISSES_1	594
CORE_MISSES_2	597
CORE_MISSES_3	603
CORE_MISSES_4	604
CORE_MISSES_5	571
CORE_MISSES_6	579
CORE_MISSES_7	579
CORE_MISSES_8	587
CORE_MISSES_9	574
CORE_MISSES_10	576
CORE_MISSES_11	578
CORE_MISSES_12	577
CORE_MISSES_13	571
CORE_MISSES_14	556
CORE_MISSES_15	564
CORE_MISSES_16	590
CORE_MISSES_17	586
CORE_MISSES_18	571
CORE_MISSES_19	577
CORE_MISSES_20	2434
CORE_MISSES_21	2478
CORE_MISSES_22	2506
CORE_MISSES_23	2487
CORE_MISSES_24	2489
CORE_MISSES_25	2501
CORE_MISSES_26	2521
CORE_MISSES_27	2641
CORE_MISSES_28	2462
CORE_MISSES_29	2433
CORE_MISSES_30	2442
CORE_MISSES_31	2414
CORE_MISSES_32	2433
CORE_MISSES_33	2503
CORE_MISSES_34	2433
CORE_MISSES_35	2325
CORE_MISSES_36	2343
CORE_MISSES_37	2431
CORE_MISSES_38	2417
CORE_MISSES_39	2412
CORE_MISSES_40	2395
CORE_MISSES_41	2471
CORE_MISSES_42	2407
CORE_MISSES_43	2377
CORE_MISSES_44	2395
CORE_MISSES_45	2470
CORE_MISSES_46	2481
CORE_MISSES_47	2358
CORE_MISSES_48	2499
CORE_MISSES_49	2355
CORE_MISSES_50	2387
CORE_MISSES_51	2400
CORE_MISSES_52	2301
CORE_MISSES_53	2336
CORE_MISSES_54	2335
CORE_MISSES_55	2263
CORE_MISSES_56	2295
CORE_MISSES_57	2337
CORE_MISSES_58	2340
CORE_MISSES_59	2324
L2_MISSES = 108296
L2_total_cache_accesses = 192866
L2_total_cache_misses = 108296
L2_total_cache_miss_rate = 0.5615
L2_total_cache_pending_hits = 4377
L2_total_cache_reservation_fails = 39707
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1914
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 298
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 82161
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20684
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1947
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 217
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 208
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 3561
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 68746
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3465
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25733
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1543
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 7494
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 391
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 192
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13819
L2_cache_data_port_util = 0.255
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=572329
icnt_total_pkts_simt_to_mem=570204
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =     708.8864
gpu_ipc_2 =     215.3246
gpu_ipc_3 =     214.5426
gpu_tot_sim_cycle_stream_1 = 176417
gpu_tot_sim_cycle_stream_2 = 176407
gpu_tot_sim_cycle_stream_3 = 176408
gpu_sim_insn_1 = 125059599
gpu_sim_insn_2 = 37984768
gpu_sim_insn_3 = 37847040
gpu_sim_cycle = 176418
gpu_sim_insn = 200891407
gpu_ipc =    1138.7240
gpu_tot_sim_cycle = 176418
gpu_tot_sim_insn = 200891407
gpu_tot_ipc =    1138.7240
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 633772
gpu_stall_icnt2sh    = 110304
gpu_total_sim_rate=372711

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3371372
	L1I_total_cache_misses = 60760
	L1I_total_cache_miss_rate = 0.0180
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 33660
L1D_cache:
	L1D_cache_core[0]: Access = 984, Miss = 938, Miss_rate = 0.953, Pending_hits = 40, Reservation_fails = 4834
	L1D_cache_core[1]: Access = 968, Miss = 937, Miss_rate = 0.968, Pending_hits = 30, Reservation_fails = 8759
	L1D_cache_core[2]: Access = 960, Miss = 919, Miss_rate = 0.957, Pending_hits = 35, Reservation_fails = 7768
	L1D_cache_core[3]: Access = 936, Miss = 896, Miss_rate = 0.957, Pending_hits = 28, Reservation_fails = 9147
	L1D_cache_core[4]: Access = 968, Miss = 923, Miss_rate = 0.954, Pending_hits = 35, Reservation_fails = 8920
	L1D_cache_core[5]: Access = 984, Miss = 951, Miss_rate = 0.966, Pending_hits = 26, Reservation_fails = 8865
	L1D_cache_core[6]: Access = 976, Miss = 941, Miss_rate = 0.964, Pending_hits = 33, Reservation_fails = 10251
	L1D_cache_core[7]: Access = 960, Miss = 915, Miss_rate = 0.953, Pending_hits = 30, Reservation_fails = 10073
	L1D_cache_core[8]: Access = 936, Miss = 889, Miss_rate = 0.950, Pending_hits = 38, Reservation_fails = 6808
	L1D_cache_core[9]: Access = 952, Miss = 917, Miss_rate = 0.963, Pending_hits = 27, Reservation_fails = 8535
	L1D_cache_core[10]: Access = 944, Miss = 915, Miss_rate = 0.969, Pending_hits = 18, Reservation_fails = 11012
	L1D_cache_core[11]: Access = 944, Miss = 923, Miss_rate = 0.978, Pending_hits = 14, Reservation_fails = 11540
	L1D_cache_core[12]: Access = 944, Miss = 913, Miss_rate = 0.967, Pending_hits = 29, Reservation_fails = 8133
	L1D_cache_core[13]: Access = 968, Miss = 936, Miss_rate = 0.967, Pending_hits = 26, Reservation_fails = 9390
	L1D_cache_core[14]: Access = 968, Miss = 931, Miss_rate = 0.962, Pending_hits = 30, Reservation_fails = 8095
	L1D_cache_core[15]: Access = 976, Miss = 941, Miss_rate = 0.964, Pending_hits = 28, Reservation_fails = 11185
	L1D_cache_core[16]: Access = 984, Miss = 939, Miss_rate = 0.954, Pending_hits = 40, Reservation_fails = 8572
	L1D_cache_core[17]: Access = 968, Miss = 920, Miss_rate = 0.950, Pending_hits = 34, Reservation_fails = 6389
	L1D_cache_core[18]: Access = 952, Miss = 916, Miss_rate = 0.962, Pending_hits = 27, Reservation_fails = 10897
	L1D_cache_core[19]: Access = 952, Miss = 917, Miss_rate = 0.963, Pending_hits = 27, Reservation_fails = 7941
	L1D_cache_core[20]: Access = 4128, Miss = 3254, Miss_rate = 0.788, Pending_hits = 0, Reservation_fails = 28174
	L1D_cache_core[21]: Access = 4000, Miss = 3187, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 28533
	L1D_cache_core[22]: Access = 4096, Miss = 3266, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 28483
	L1D_cache_core[23]: Access = 4128, Miss = 3288, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 29386
	L1D_cache_core[24]: Access = 4128, Miss = 3276, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 34790
	L1D_cache_core[25]: Access = 4096, Miss = 3258, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 32251
	L1D_cache_core[26]: Access = 4096, Miss = 3219, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 28592
	L1D_cache_core[27]: Access = 4384, Miss = 3461, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 27167
	L1D_cache_core[28]: Access = 4032, Miss = 3207, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 26395
	L1D_cache_core[29]: Access = 4032, Miss = 3163, Miss_rate = 0.784, Pending_hits = 0, Reservation_fails = 26003
	L1D_cache_core[30]: Access = 4064, Miss = 3238, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 27690
	L1D_cache_core[31]: Access = 4096, Miss = 3257, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 29772
	L1D_cache_core[32]: Access = 4192, Miss = 3364, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 32292
	L1D_cache_core[33]: Access = 4224, Miss = 3366, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 28273
	L1D_cache_core[34]: Access = 4032, Miss = 3190, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 26512
	L1D_cache_core[35]: Access = 3936, Miss = 3094, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 29479
	L1D_cache_core[36]: Access = 3936, Miss = 3124, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 29120
	L1D_cache_core[37]: Access = 4096, Miss = 3261, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 31244
	L1D_cache_core[38]: Access = 4064, Miss = 3243, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 28432
	L1D_cache_core[39]: Access = 4160, Miss = 3286, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 27037
	L1D_cache_core[40]: Access = 4128, Miss = 3330, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 27401
	L1D_cache_core[41]: Access = 4416, Miss = 3612, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 30706
	L1D_cache_core[42]: Access = 4224, Miss = 3393, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 30983
	L1D_cache_core[43]: Access = 4064, Miss = 3258, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 30966
	L1D_cache_core[44]: Access = 4096, Miss = 3268, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 28364
	L1D_cache_core[45]: Access = 4288, Miss = 3434, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 25788
	L1D_cache_core[46]: Access = 4288, Miss = 3420, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 26903
	L1D_cache_core[47]: Access = 3968, Miss = 3209, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 29884
	L1D_cache_core[48]: Access = 4288, Miss = 3441, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 29623
	L1D_cache_core[49]: Access = 4096, Miss = 3312, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 27880
	L1D_cache_core[50]: Access = 4128, Miss = 3269, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 27483
	L1D_cache_core[51]: Access = 4064, Miss = 3222, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 29226
	L1D_cache_core[52]: Access = 4000, Miss = 3215, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 28142
	L1D_cache_core[53]: Access = 3936, Miss = 3105, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 28358
	L1D_cache_core[54]: Access = 3968, Miss = 3156, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 27928
	L1D_cache_core[55]: Access = 3872, Miss = 3081, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 31123
	L1D_cache_core[56]: Access = 3936, Miss = 3103, Miss_rate = 0.788, Pending_hits = 0, Reservation_fails = 28773
	L1D_cache_core[57]: Access = 4096, Miss = 3266, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 28235
	L1D_cache_core[58]: Access = 4000, Miss = 3183, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 30045
	L1D_cache_core[59]: Access = 4064, Miss = 3222, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 27703
	L1D_total_cache_accesses = 183064
	L1D_total_cache_misses = 148978
	L1D_total_cache_miss_rate = 0.8138
	L1D_total_cache_pending_hits = 595
	L1D_total_cache_reservation_fails = 1332253
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 96943
	L1C_total_cache_misses = 1912
	L1C_total_cache_miss_rate = 0.0197
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 1848557
	L1T_total_cache_misses = 2372
	L1T_total_cache_miss_rate = 0.0013
	L1T_total_cache_pending_hits = 1846185
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 595
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 84373
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 302064
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 95031
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1912
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 1846185
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 2372
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 33339
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 64605
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1030189
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3310612
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 60760
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 33660
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
14362, 13498, 14322, 13265, 14067, 13239, 14364, 13479, 14051, 13034, 13136, 12293, 12454, 11606, 12402, 11568, 
gpgpu_n_tot_thrd_icount = 209729184
gpgpu_n_tot_w_icount = 6554037
gpgpu_n_stall_shd_mem = 3027779
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 84373
gpgpu_n_mem_write_global = 97944
gpgpu_n_mem_texture = 2372
gpgpu_n_mem_const = 100
gpgpu_n_load_insn  = 2634240
gpgpu_n_store_insn = 2796800
gpgpu_n_shmem_insn = 20895757
gpgpu_n_tex_insn = 6300648
gpgpu_n_const_mem_insn = 2293760
gpgpu_n_param_mem_insn = 790976
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 5760
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1344917
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2753449	W0_Idle:2151905	W0_Scoreboard:9710168	W1:0	W2:4298	W3:12756	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:42400	W17:0	W18:5760	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:922104	W29:1089765	W30:0	W31:0	W32:4477555
Warp Occupancy Distribution:
Stall:1080118	W0_Idle:226618	W0_Scoreboard:1565327	W1:0	W2:4298	W3:12756	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:42400	W17:0	W18:5760	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:922104	W29:1089765	W30:0	W31:0	W32:2107574
Warp Occupancy Distribution:
Stall:828270	W0_Idle:1021650	W0_Scoreboard:4019539	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1187261
warp_utilization0: 0.309617
warp_utilization1: 0.593003
warp_utilization2: 0.168245
traffic_breakdown_coretomem[CONST_ACC_R] = 800 {8:100,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 674984 {8:84373,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12858240 {40:2826,72:2982,136:92136,}
traffic_breakdown_coretomem[INST_ACC_R] = 64648 {8:8081,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 18976 {8:2372,}
traffic_breakdown_memtocore[CONST_ACC_R] = 7200 {72:100,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 11474728 {136:84373,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 783552 {8:97944,}
traffic_breakdown_memtocore[INST_ACC_R] = 1097928 {136:8073,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 322456 {136:2371,}
maxmrqlatency = 1072 
maxdqlatency = 0 
maxmflatency = 2946 
averagemflatency = 548 
averagemflatency_1 = 623 
averagemflatency_2= 534 
averagemflatency_3 = 543 
averagemrqlatency_1 = 68 
averagemrqlatency_2 = 50 
averagemrqlatency_3 = 56 
max_icnt2mem_latency = 2350 
max_icnt2sh_latency = 176417 
mrq_lat_table:61557 	3756 	5649 	9591 	23318 	32858 	37912 	21405 	4810 	484 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	369 	331 	326 	25278 	70128 	75592 	12580 	184 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	36316 	17867 	16021 	24348 	52899 	35451 	9145 	820 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	40670 	44293 	1864 	17 	0 	0 	0 	0 	0 	0 	5120 	11292 	17523 	36746 	27263 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	4 	1 	3 	41 	107 	176 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        26        24        27        44        38        18        43        28        23        28        34        32        32        21        25 
dram[1]:        24        15        24        15        44        37        26        34        27        20        23        32        32        32        18        20 
dram[2]:        30        24        19        15        45        36        18        22        25        18        24        27        32        32        28        22 
dram[3]:        18        14        28        18        41        44        24        23        19        19        29        25        32        32        17        26 
dram[4]:        15        18        19        21        39        41        26        24        18        21        30        24        32        32        26        34 
dram[5]:        24        20        17        19        37        44        25        47        18        25        34        25        32        32        25        17 
maximum service time to same row:
dram[0]:      6275      6720      8072      6568      7101      6754      6690      6176      7061      7212      7447      6367     10696     10538      6629      6610 
dram[1]:      5900      6038      8379      5977      6901      7039      6848      6537      6852      7400      7082      7240     10590     10481      6555      6602 
dram[2]:      6574      5870      8386      5025      6838      6591      6398      6500      6786      6863      6709      6899     10722     10483      6527      6926 
dram[3]:      6361      4285      8311      5041      6894      6825      6856      6556      7503      7232      7537      6922     10658     10526      6731      6772 
dram[4]:      6763      5792      7603      4323      6498      7042      6448      6666      7016      7417      7614      7151     10566     10575      6485      7063 
dram[5]:      6527      7103      7599      4955      6201      7010      6791      6965      6577      7113      7423      7255     10386     10631      7093      6722 
average row accesses per activate:
dram[0]:  2.100414  2.127216  2.096608  2.078708  2.179567  2.337734  2.218816  2.260638  2.202282  2.129424  2.140562  2.061047  2.294691  2.246269  2.250000  2.321429 
dram[1]:  2.097007  2.096608  2.108136  2.095432  2.215177  2.228089  2.181070  2.247863  2.170931  2.084646  2.084878  2.173428  2.263948  2.254237  2.319553  2.161123 
dram[2]:  2.163482  2.081883  2.115822  2.018358  2.361019  2.280130  2.228751  2.234672  2.170931  2.148785  2.154930  2.213471  2.267666  2.217989  2.241416  2.208955 
dram[3]:  2.106339  1.992110  2.140314  2.128074  2.288154  2.295011  2.218848  2.248941  2.103550  2.053089  2.141117  2.088063  2.357143  2.257235  2.164755  2.415225 
dram[4]:  2.094359  2.094069  2.025692  2.055666  2.234292  2.319520  2.175493  2.268944  2.120879  2.111888  2.107570  2.152594  2.244421  2.200418  2.204449  2.320796 
dram[5]:  2.027889  2.048096  2.072289  2.053625  2.291892  2.304957  2.205479  2.235849  2.119478  2.117064  2.050961  2.123876  2.239661  2.161389  2.359818  2.209850 
average row locality = 201342/92491 = 2.176882
average row locality_1 = 90194/44424 = 2.030299
average row locality_2 = 57061/23946 = 2.382903
average row locality_3 = 54087/24121 = 2.242320
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1097      1113      1089      1102      1142      1147      1119      1138      1144      1125      1143      1144      1135      1135      1129      1116 
dram[1]:      1101      1110      1092      1109      1152      1145      1135      1123      1147      1133      1152      1148      1138      1145      1111      1112 
dram[2]:      1111      1101      1096      1118      1157      1133      1135      1135      1131      1144      1146      1150      1141      1126      1127      1113 
dram[3]:      1121      1093      1086      1119      1172      1147      1137      1132      1149      1134      1127      1144      1143      1135      1108      1128 
dram[4]:      1112      1111      1093      1107      1133      1160      1111      1137      1136      1134      1134      1131      1141      1136      1117      1122 
dram[5]:      1103      1110      1113      1115      1149      1169      1117      1140      1131      1150      1148      1139      1135      1143      1104      1104 
total reads: 108295
bank skew: 1172/1086 = 1.08
chip skew: 18075/18015 = 1.00
number of total write accesses:
dram[0]:       932       927       951       958       970       978       980       987       979       981       989       983       983       972       968       964 
dram[1]:       931       930       955       955       979       965       985       981       974       985       985       995       972       983       965       967 
dram[2]:       927       933       950       971       975       967       989       979       990       979       996       986       977       970       962       959 
dram[3]:       939       927       958       958       972       969       982       991       984       993       982       990       969       971       968       966 
dram[4]:       930       937       957       961       965       967       984       989       987       980       982       985       971       972       964       976 
dram[5]:       933       934       951       953       971       970       976       993       980       984       985       987       977       973       975       960 
total reads: 93047
bank skew: 996/927 = 1.07
chip skew: 15519/15502 = 1.00
average mf latency per bank:
dram[0]:        508       493       471       476       522       539       518       520       491       495       496       495       482       481       497       514
dram[1]:        493       493       471       490       520       540       509       528       484       498       486       493       491       492       498       521
dram[2]:        511       501       485       486       542       549       532       528       502       504       510       501       500       486       519       523
dram[3]:        497       468       484       471       530       524       528       512       492       489       502       485       496       473       522       507
dram[4]:        494       479       462       469       532       531       520       505       491       492       490       490       467       474       511       500
dram[5]:        510       491       490       484       553       544       529       506       513       498       512       493       503       482       531       526
maximum mf latency per bank:
dram[0]:       2353      2029      2671      1811      1907      2422      1870      1865      2880      2007      2079      2081      2404      2129      2338      2167
dram[1]:       2392      2131      2178      2338      1832      2357      2295      2137      2278      2327      2078      2257      2534      2061      2340      2144
dram[2]:       2946      2320      2122      2673      1967      2096      2429      2289      2232      1867      2395      2036      2855      2260      2586      2121
dram[3]:       2160      2534      1968      2285      2154      1910      2095      2145      2081      2350      2331      1894      2445      1832      2455      2109
dram[4]:       2027      2625      2143      2256      2333      2137      1966      1872      2589      2615      2319      2180      2002      2286      2451      2065
dram[5]:       2255      2196      2184      2360      2202      2014      2112      1916      2168      2621      2564      2138      2121      2136      2390      2201
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=232871 n_nop=136023 n_act=15324 n_pre=15308 n_req=22879 n_req_1=4379 n_req_2=9574 n_req_3=8926 n_rd=36036 n_write=30180 bw_util=0.3859 bw_util_1=0.06814 bw_util_2=0.1645 bw_util_3=0.1533 blp=8.393890 blp_1= 2.357797 blp_2= 2.937743 blp_3= 2.873771
 n_activity=200345 dram_eff=0.4486 dram_eff_1=0.0792 dram_eff_2=0.1912 dram_eff_3=0.1782
bk0: 2194a 137857i bk1: 2226a 136170i bk2: 2178a 136890i bk3: 2204a 134241i bk4: 2284a 127855i bk5: 2294a 125752i bk6: 2238a 124451i bk7: 2276a 124133i bk8: 2288a 139661i bk9: 2250a 133158i bk10: 2286a 130074i bk11: 2288a 127013i bk12: 2270a 130954i bk13: 2270a 127690i bk14: 2258a 124640i bk15: 2232a 122889i 
bw_dist = 0.068	0.164	0.153	0.474	0.140
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.5063
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=232871 n_nop=135677 n_act=15452 n_pre=15436 n_req=22919 n_req_1=4368 n_req_2=9503 n_req_3=9048 n_rd=36106 n_write=30200 bw_util=0.3867 bw_util_1=0.06804 bw_util_2=0.1632 bw_util_3=0.1554 blp=8.429498 blp_1= 2.329178 blp_2= 2.938828 blp_3= 2.867898
 n_activity=200055 dram_eff=0.4501 dram_eff_1=0.0792 dram_eff_2=0.19 dram_eff_3=0.1809
bk0: 2202a 138003i bk1: 2220a 136438i bk2: 2184a 137467i bk3: 2218a 131838i bk4: 2304a 129603i bk5: 2290a 123251i bk6: 2270a 124806i bk7: 2246a 124285i bk8: 2294a 136701i bk9: 2266a 131640i bk10: 2304a 129748i bk11: 2296a 128070i bk12: 2276a 129728i bk13: 2290a 128029i bk14: 2222a 125497i bk15: 2224a 123312i 
bw_dist = 0.068	0.163	0.155	0.472	0.141
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.5421
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=232871 n_nop=135898 n_act=15317 n_pre=15301 n_req=22911 n_req_1=4341 n_req_2=9552 n_req_3=9018 n_rd=36128 n_write=30227 bw_util=0.3867 bw_util_1=0.06775 bw_util_2=0.1641 bw_util_3=0.1549 blp=8.417402 blp_1= 2.302758 blp_2= 2.956182 blp_3= 2.886638
 n_activity=200169 dram_eff=0.4499 dram_eff_1=0.07882 dram_eff_2=0.1909 dram_eff_3=0.1802
bk0: 2222a 136745i bk1: 2202a 134523i bk2: 2192a 137799i bk3: 2236a 130993i bk4: 2314a 126802i bk5: 2266a 127282i bk6: 2270a 124542i bk7: 2270a 124345i bk8: 2262a 136008i bk9: 2288a 133016i bk10: 2292a 129340i bk11: 2300a 128446i bk12: 2282a 131339i bk13: 2252a 129246i bk14: 2254a 125821i bk15: 2226a 122235i 
bw_dist = 0.068	0.164	0.155	0.473	0.140
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.5277
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=232871 n_nop=135727 n_act=15393 n_pre=15377 n_req=22962 n_req_1=4372 n_req_2=9566 n_req_3=9024 n_rd=36150 n_write=30224 bw_util=0.3874 bw_util_1=0.06811 bw_util_2=0.1643 bw_util_3=0.155 blp=8.396005 blp_1= 2.340011 blp_2= 2.933712 blp_3= 2.872028
 n_activity=200390 dram_eff=0.4502 dram_eff_1=0.07915 dram_eff_2=0.1909 dram_eff_3=0.1801
bk0: 2242a 138583i bk1: 2186a 137417i bk2: 2172a 138009i bk3: 2238a 132906i bk4: 2344a 128641i bk5: 2294a 124521i bk6: 2274a 125182i bk7: 2264a 121920i bk8: 2298a 134664i bk9: 2268a 134302i bk10: 2254a 133210i bk11: 2288a 126113i bk12: 2286a 129726i bk13: 2270a 129711i bk14: 2216a 123374i bk15: 2256a 121847i 
bw_dist = 0.068	0.164	0.155	0.473	0.139
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.5167
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=232871 n_nop=135744 n_act=15463 n_pre=15447 n_req=22849 n_req_1=4387 n_req_2=9464 n_req_3=8998 n_rd=36030 n_write=30187 bw_util=0.3854 bw_util_1=0.06825 bw_util_2=0.1626 bw_util_3=0.1546 blp=8.414374 blp_1= 2.337109 blp_2= 2.935889 blp_3= 2.902072
 n_activity=200263 dram_eff=0.4481 dram_eff_1=0.07937 dram_eff_2=0.189 dram_eff_3=0.1797
bk0: 2224a 137899i bk1: 2222a 133339i bk2: 2186a 135825i bk3: 2214a 134178i bk4: 2266a 128431i bk5: 2320a 126591i bk6: 2222a 123736i bk7: 2274a 121682i bk8: 2272a 135291i bk9: 2268a 134198i bk10: 2268a 133686i bk11: 2262a 130000i bk12: 2282a 132848i bk13: 2272a 128224i bk14: 2234a 123572i bk15: 2244a 123462i 
bw_dist = 0.068	0.163	0.155	0.475	0.140
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.5162
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=232871 n_nop=135479 n_act=15543 n_pre=15527 n_req=22973 n_req_1=4382 n_req_2=9513 n_req_3=9078 n_rd=36140 n_write=30182 bw_util=0.3875 bw_util_1=0.06821 bw_util_2=0.1634 bw_util_3=0.1559 blp=8.412170 blp_1= 2.383933 blp_2= 2.929878 blp_3= 2.898281
 n_activity=200383 dram_eff=0.4504 dram_eff_1=0.07927 dram_eff_2=0.1899 dram_eff_3=0.1812
bk0: 2206a 135431i bk1: 2220a 134200i bk2: 2226a 135124i bk3: 2230a 132762i bk4: 2298a 128599i bk5: 2338a 123594i bk6: 2234a 128513i bk7: 2280a 119916i bk8: 2262a 137357i bk9: 2300a 132567i bk10: 2296a 129869i bk11: 2278a 130023i bk12: 2270a 129043i bk13: 2286a 128197i bk14: 2208a 127520i bk15: 2208a 122198i 
bw_dist = 0.068	0.163	0.156	0.473	0.140
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.6182

========= L2 cache stats =========
L2_cache_bank[0]: Access = 15819, Miss = 8998, Miss_rate = 0.569, Pending_hits = 365, Reservation_fails = 1399
L2_cache_bank[1]: Access = 15891, Miss = 9020, Miss_rate = 0.568, Pending_hits = 357, Reservation_fails = 3486
L2_cache_bank[2]: Access = 15842, Miss = 9028, Miss_rate = 0.570, Pending_hits = 352, Reservation_fails = 988
L2_cache_bank[3]: Access = 15892, Miss = 9025, Miss_rate = 0.568, Pending_hits = 343, Reservation_fails = 3717
L2_cache_bank[4]: Access = 16124, Miss = 9045, Miss_rate = 0.561, Pending_hits = 346, Reservation_fails = 3201
L2_cache_bank[5]: Access = 15915, Miss = 9020, Miss_rate = 0.567, Pending_hits = 344, Reservation_fails = 4956
L2_cache_bank[6]: Access = 16122, Miss = 9043, Miss_rate = 0.561, Pending_hits = 366, Reservation_fails = 1990
L2_cache_bank[7]: Access = 15951, Miss = 9032, Miss_rate = 0.566, Pending_hits = 366, Reservation_fails = 3595
L2_cache_bank[8]: Access = 16225, Miss = 8977, Miss_rate = 0.553, Pending_hits = 379, Reservation_fails = 5224
L2_cache_bank[9]: Access = 16316, Miss = 9038, Miss_rate = 0.554, Pending_hits = 372, Reservation_fails = 4605
L2_cache_bank[10]: Access = 16398, Miss = 9000, Miss_rate = 0.549, Pending_hits = 389, Reservation_fails = 3496
L2_cache_bank[11]: Access = 16371, Miss = 9070, Miss_rate = 0.554, Pending_hits = 398, Reservation_fails = 3050
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 15819, Miss = 8998 (0.569), PendingHit = 365 (0.0231)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 15891, Miss = 9020 (0.568), PendingHit = 357 (0.0225)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 15842, Miss = 9028 (0.57), PendingHit = 352 (0.0222)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 15892, Miss = 9025 (0.568), PendingHit = 343 (0.0216)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 16124, Miss = 9045 (0.561), PendingHit = 346 (0.0215)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 15915, Miss = 9020 (0.567), PendingHit = 344 (0.0216)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 16122, Miss = 9043 (0.561), PendingHit = 366 (0.0227)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 15951, Miss = 9032 (0.566), PendingHit = 366 (0.0229)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 16225, Miss = 8977 (0.553), PendingHit = 379 (0.0234)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 16316, Miss = 9038 (0.554), PendingHit = 372 (0.0228)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 16398, Miss = 9000 (0.549), PendingHit = 389 (0.0237)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 16371, Miss = 9070 (0.554), PendingHit = 398 (0.0243)
L2 Cache Total Miss Rate = 0.562
Stream 1: L2 Cache Miss Rate = 0.450
Stream 2: L2 Cache Miss Rate = 0.588
Stream 3: L2 Cache Miss Rate = 0.541
Stream 1: Accesses  = 25906
Stream 1: Misses  = 11665
Stream 2: Accesses  = 83500
Stream 2: Misses  = 49105
Stream 3: Accesses  = 109366
Stream 3: Misses  = 59191
Stream 1+2: Accesses  = 109406
Stream 1+2: Misses  = 60770
Stream 1+2+3: Accesses  = 218772
Stream 1+2+3: Misses  = 119961
Total Accesses  = 192866
MPKI-CORES
CORE_L2MPKI_0	0.100
CORE_L2MPKI_1	0.095
CORE_L2MPKI_2	0.096
CORE_L2MPKI_3	0.096
CORE_L2MPKI_4	0.098
CORE_L2MPKI_5	0.092
CORE_L2MPKI_6	0.093
CORE_L2MPKI_7	0.093
CORE_L2MPKI_8	0.092
CORE_L2MPKI_9	0.093
CORE_L2MPKI_10	0.092
CORE_L2MPKI_11	0.093
CORE_L2MPKI_12	0.092
CORE_L2MPKI_13	0.091
CORE_L2MPKI_14	0.089
CORE_L2MPKI_15	0.091
CORE_L2MPKI_16	0.094
CORE_L2MPKI_17	0.094
CORE_L2MPKI_18	0.091
CORE_L2MPKI_19	0.092
CORE_L2MPKI_20	1.270
CORE_L2MPKI_21	1.334
CORE_L2MPKI_22	1.318
CORE_L2MPKI_23	1.297
CORE_L2MPKI_24	1.299
CORE_L2MPKI_25	1.316
CORE_L2MPKI_26	1.327
CORE_L2MPKI_27	1.299
CORE_L2MPKI_28	1.317
CORE_L2MPKI_29	1.301
CORE_L2MPKI_30	1.296
CORE_L2MPKI_31	1.272
CORE_L2MPKI_32	1.253
CORE_L2MPKI_33	1.279
CORE_L2MPKI_34	1.303
CORE_L2MPKI_35	1.275
CORE_L2MPKI_36	1.285
CORE_L2MPKI_37	1.281
CORE_L2MPKI_38	1.284
CORE_L2MPKI_39	1.252
CORE_L2MPKI_40	1.256
CORE_L2MPKI_41	1.211
CORE_L2MPKI_42	1.233
CORE_L2MPKI_43	1.266
CORE_L2MPKI_44	1.266
CORE_L2MPKI_45	1.247
CORE_L2MPKI_46	1.252
CORE_L2MPKI_47	1.286
CORE_L2MPKI_48	1.261
CORE_L2MPKI_49	1.244
CORE_L2MPKI_50	1.252
CORE_L2MPKI_51	1.278
CORE_L2MPKI_52	1.245
CORE_L2MPKI_53	1.285
CORE_L2MPKI_54	1.274
CORE_L2MPKI_55	1.265
CORE_L2MPKI_56	1.262
CORE_L2MPKI_57	1.235
CORE_L2MPKI_58	1.266
CORE_L2MPKI_59	1.238
Avg_MPKI_Stream1= 0.093
Avg_MPKI_Stream2= 1.293
Avg_MPKI_Stream3= 1.256
MISSES-CORES
CORE_MISSES_0	631
CORE_MISSES_1	594
CORE_MISSES_2	597
CORE_MISSES_3	603
CORE_MISSES_4	604
CORE_MISSES_5	571
CORE_MISSES_6	579
CORE_MISSES_7	579
CORE_MISSES_8	587
CORE_MISSES_9	574
CORE_MISSES_10	576
CORE_MISSES_11	578
CORE_MISSES_12	577
CORE_MISSES_13	571
CORE_MISSES_14	556
CORE_MISSES_15	564
CORE_MISSES_16	590
CORE_MISSES_17	586
CORE_MISSES_18	571
CORE_MISSES_19	577
CORE_MISSES_20	2434
CORE_MISSES_21	2478
CORE_MISSES_22	2506
CORE_MISSES_23	2487
CORE_MISSES_24	2489
CORE_MISSES_25	2501
CORE_MISSES_26	2521
CORE_MISSES_27	2641
CORE_MISSES_28	2462
CORE_MISSES_29	2433
CORE_MISSES_30	2442
CORE_MISSES_31	2414
CORE_MISSES_32	2433
CORE_MISSES_33	2503
CORE_MISSES_34	2433
CORE_MISSES_35	2325
CORE_MISSES_36	2343
CORE_MISSES_37	2431
CORE_MISSES_38	2417
CORE_MISSES_39	2412
CORE_MISSES_40	2395
CORE_MISSES_41	2471
CORE_MISSES_42	2407
CORE_MISSES_43	2377
CORE_MISSES_44	2395
CORE_MISSES_45	2470
CORE_MISSES_46	2481
CORE_MISSES_47	2358
CORE_MISSES_48	2499
CORE_MISSES_49	2355
CORE_MISSES_50	2387
CORE_MISSES_51	2400
CORE_MISSES_52	2301
CORE_MISSES_53	2336
CORE_MISSES_54	2335
CORE_MISSES_55	2263
CORE_MISSES_56	2295
CORE_MISSES_57	2337
CORE_MISSES_58	2340
CORE_MISSES_59	2324
L2_MISSES = 108296
L2_total_cache_accesses = 192866
L2_total_cache_misses = 108296
L2_total_cache_miss_rate = 0.5615
L2_total_cache_pending_hits = 4377
L2_total_cache_reservation_fails = 39707
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1914
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 298
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 82161
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 20684
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 1947
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 217
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 208
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 3561
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 68746
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3465
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25733
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1543
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 7494
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 391
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 192
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13819
L2_cache_data_port_util = 0.255
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=572329
icnt_total_pkts_simt_to_mem=570204
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =     717.3606
gpu_ipc_2 =     214.7929
gpu_ipc_3 =     214.7939
gpu_tot_sim_cycle_stream_1 = 211453
gpu_tot_sim_cycle_stream_2 = 211443
gpu_tot_sim_cycle_stream_3 = 211442
gpu_sim_insn_1 = 151688051
gpu_sim_insn_2 = 45416448
gpu_sim_insn_3 = 45416448
gpu_sim_cycle = 211454
gpu_sim_insn = 242520947
gpu_ipc =    1146.9205
gpu_tot_sim_cycle = 211454
gpu_tot_sim_insn = 242520947
gpu_tot_ipc =    1146.9205
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 750706
gpu_stall_icnt2sh    = 128209
gpu_total_sim_rate=367455

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4069268
	L1I_total_cache_misses = 71733
	L1I_total_cache_miss_rate = 0.0176
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 36355
L1D_cache:
	L1D_cache_core[0]: Access = 1224, Miss = 1170, Miss_rate = 0.956, Pending_hits = 45, Reservation_fails = 5565
	L1D_cache_core[1]: Access = 1208, Miss = 1173, Miss_rate = 0.971, Pending_hits = 34, Reservation_fails = 8887
	L1D_cache_core[2]: Access = 1170, Miss = 1126, Miss_rate = 0.962, Pending_hits = 38, Reservation_fails = 8707
	L1D_cache_core[3]: Access = 1168, Miss = 1119, Miss_rate = 0.958, Pending_hits = 37, Reservation_fails = 9318
	L1D_cache_core[4]: Access = 1208, Miss = 1157, Miss_rate = 0.958, Pending_hits = 40, Reservation_fails = 9532
	L1D_cache_core[5]: Access = 1208, Miss = 1166, Miss_rate = 0.965, Pending_hits = 30, Reservation_fails = 9716
	L1D_cache_core[6]: Access = 1216, Miss = 1168, Miss_rate = 0.961, Pending_hits = 36, Reservation_fails = 10820
	L1D_cache_core[7]: Access = 1184, Miss = 1137, Miss_rate = 0.960, Pending_hits = 30, Reservation_fails = 10396
	L1D_cache_core[8]: Access = 1168, Miss = 1114, Miss_rate = 0.954, Pending_hits = 44, Reservation_fails = 7416
	L1D_cache_core[9]: Access = 1192, Miss = 1146, Miss_rate = 0.961, Pending_hits = 32, Reservation_fails = 9330
	L1D_cache_core[10]: Access = 1168, Miss = 1127, Miss_rate = 0.965, Pending_hits = 29, Reservation_fails = 11031
	L1D_cache_core[11]: Access = 1160, Miss = 1134, Miss_rate = 0.978, Pending_hits = 17, Reservation_fails = 12305
	L1D_cache_core[12]: Access = 1176, Miss = 1139, Miss_rate = 0.969, Pending_hits = 30, Reservation_fails = 8133
	L1D_cache_core[13]: Access = 1208, Miss = 1168, Miss_rate = 0.967, Pending_hits = 32, Reservation_fails = 10218
	L1D_cache_core[14]: Access = 1184, Miss = 1139, Miss_rate = 0.962, Pending_hits = 35, Reservation_fails = 8616
	L1D_cache_core[15]: Access = 1216, Miss = 1171, Miss_rate = 0.963, Pending_hits = 34, Reservation_fails = 11775
	L1D_cache_core[16]: Access = 1216, Miss = 1163, Miss_rate = 0.956, Pending_hits = 46, Reservation_fails = 9234
	L1D_cache_core[17]: Access = 1200, Miss = 1140, Miss_rate = 0.950, Pending_hits = 41, Reservation_fails = 6866
	L1D_cache_core[18]: Access = 1176, Miss = 1132, Miss_rate = 0.963, Pending_hits = 33, Reservation_fails = 11326
	L1D_cache_core[19]: Access = 1168, Miss = 1128, Miss_rate = 0.966, Pending_hits = 32, Reservation_fails = 8499
	L1D_cache_core[20]: Access = 4992, Miss = 3921, Miss_rate = 0.785, Pending_hits = 0, Reservation_fails = 33759
	L1D_cache_core[21]: Access = 4832, Miss = 3840, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 33888
	L1D_cache_core[22]: Access = 4928, Miss = 3951, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 36241
	L1D_cache_core[23]: Access = 4960, Miss = 3944, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 36154
	L1D_cache_core[24]: Access = 4928, Miss = 3923, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 41495
	L1D_cache_core[25]: Access = 4992, Miss = 3964, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 38033
	L1D_cache_core[26]: Access = 4928, Miss = 3882, Miss_rate = 0.788, Pending_hits = 0, Reservation_fails = 35476
	L1D_cache_core[27]: Access = 5248, Miss = 4158, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 33170
	L1D_cache_core[28]: Access = 4800, Miss = 3807, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 30720
	L1D_cache_core[29]: Access = 4800, Miss = 3779, Miss_rate = 0.787, Pending_hits = 0, Reservation_fails = 32825
	L1D_cache_core[30]: Access = 4864, Miss = 3863, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 33359
	L1D_cache_core[31]: Access = 4896, Miss = 3881, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 35068
	L1D_cache_core[32]: Access = 4960, Miss = 3989, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 39548
	L1D_cache_core[33]: Access = 5024, Miss = 3985, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 33795
	L1D_cache_core[34]: Access = 4864, Miss = 3860, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 32618
	L1D_cache_core[35]: Access = 4704, Miss = 3702, Miss_rate = 0.787, Pending_hits = 0, Reservation_fails = 35896
	L1D_cache_core[36]: Access = 4704, Miss = 3734, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 35864
	L1D_cache_core[37]: Access = 4864, Miss = 3870, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 37626
	L1D_cache_core[38]: Access = 4896, Miss = 3891, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 33533
	L1D_cache_core[39]: Access = 5120, Miss = 4031, Miss_rate = 0.787, Pending_hits = 0, Reservation_fails = 32470
	L1D_cache_core[40]: Access = 4960, Miss = 3992, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 32568
	L1D_cache_core[41]: Access = 5184, Miss = 4228, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 36684
	L1D_cache_core[42]: Access = 5120, Miss = 4099, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 36293
	L1D_cache_core[43]: Access = 4928, Miss = 3946, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 37453
	L1D_cache_core[44]: Access = 4928, Miss = 3932, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 33853
	L1D_cache_core[45]: Access = 5056, Miss = 4051, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 32278
	L1D_cache_core[46]: Access = 5056, Miss = 4047, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 33467
	L1D_cache_core[47]: Access = 4736, Miss = 3817, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 35795
	L1D_cache_core[48]: Access = 5120, Miss = 4102, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 35585
	L1D_cache_core[49]: Access = 4896, Miss = 3936, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 33526
	L1D_cache_core[50]: Access = 4992, Miss = 3952, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 33153
	L1D_cache_core[51]: Access = 4928, Miss = 3909, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 35020
	L1D_cache_core[52]: Access = 4864, Miss = 3926, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 34243
	L1D_cache_core[53]: Access = 4704, Miss = 3713, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 34146
	L1D_cache_core[54]: Access = 4800, Miss = 3821, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 33313
	L1D_cache_core[55]: Access = 4672, Miss = 3729, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 37605
	L1D_cache_core[56]: Access = 4736, Miss = 3747, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 34394
	L1D_cache_core[57]: Access = 4960, Miss = 3954, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 34128
	L1D_cache_core[58]: Access = 4832, Miss = 3871, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 35090
	L1D_cache_core[59]: Access = 4832, Miss = 3830, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 34543
	L1D_total_cache_accesses = 220426
	L1D_total_cache_misses = 179494
	L1D_total_cache_miss_rate = 0.8143
	L1D_total_cache_pending_hits = 695
	L1D_total_cache_reservation_fails = 1582365
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 116187
	L1C_total_cache_misses = 1912
	L1C_total_cache_miss_rate = 0.0165
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 2266923
	L1T_total_cache_misses = 2765
	L1T_total_cache_miss_rate = 0.0012
	L1T_total_cache_pending_hits = 2264158
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 206
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 695
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 101239
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 357034
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 114275
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1912
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2264158
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 2765
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 40031
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 78255
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1225331
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3997535
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 71733
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 36355
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
17423, 16380, 17294, 16140, 17176, 15972, 17359, 16277, 16709, 15493, 15820, 14764, 15217, 14234, 15206, 14214, 
gpgpu_n_tot_thrd_icount = 253256576
gpgpu_n_tot_w_icount = 7914268
gpgpu_n_stall_shd_mem = 3663857
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 101239
gpgpu_n_mem_write_global = 118286
gpgpu_n_mem_texture = 2765
gpgpu_n_mem_const = 100
gpgpu_n_load_insn  = 3161072
gpgpu_n_store_insn = 3364654
gpgpu_n_shmem_insn = 25149131
gpgpu_n_tex_insn = 7639615
gpgpu_n_const_mem_insn = 2752512
gpgpu_n_param_mem_insn = 944374
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 7191
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1598033
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3284249	W0_Idle:2534908	W0_Scoreboard:11640693	W1:0	W2:5230	W3:15549	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:50827	W17:0	W18:7191	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:1132276	W29:1309165	W30:0	W31:0	W32:5394392
Warp Occupancy Distribution:
Stall:1265698	W0_Idle:228127	W0_Scoreboard:1888233	W1:0	W2:5230	W3:15549	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:50827	W17:0	W18:7191	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:1132276	W29:1309165	W30:0	W31:0	W32:2555864
Warp Occupancy Distribution:
Stall:1002529	W0_Idle:1214988	W0_Scoreboard:4821379	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1419264
warp_utilization0: 0.311913
warp_utilization1: 0.600143
warp_utilization2: 0.167798
traffic_breakdown_coretomem[CONST_ACC_R] = 800 {8:100,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 809912 {8:101239,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15511312 {40:3573,72:3634,136:111079,}
traffic_breakdown_coretomem[INST_ACC_R] = 79496 {8:9937,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 22120 {8:2765,}
traffic_breakdown_memtocore[CONST_ACC_R] = 7200 {72:100,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 13768504 {136:101239,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 946272 {8:118284,}
traffic_breakdown_memtocore[INST_ACC_R] = 1351160 {136:9935,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 376040 {136:2765,}
maxmrqlatency = 1072 
maxdqlatency = 0 
maxmflatency = 2946 
averagemflatency = 544 
averagemflatency_1 = 595 
averagemflatency_2= 533 
averagemflatency_3 = 542 
averagemrqlatency_1 = 67 
averagemrqlatency_2 = 50 
averagemrqlatency_3 = 56 
max_icnt2mem_latency = 2350 
max_icnt2sh_latency = 211453 
mrq_lat_table:74267 	4551 	6966 	11667 	28267 	39859 	46117 	26125 	5966 	596 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	460 	412 	402 	29158 	85047 	93271 	13454 	184 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	44272 	21525 	19130 	29129 	64391 	43189 	9865 	823 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	48857 	53153 	2077 	17 	0 	0 	0 	0 	0 	0 	5120 	11292 	17523 	36746 	47603 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	4 	1 	3 	49 	130 	215 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        27        24        27        44        42        18        43        28        23        28        34        32        32        21        25 
dram[1]:        24        15        24        18        44        42        26        34        27        20        23        32        32        32        23        20 
dram[2]:        30        24        19        18        45        37        18        22        25        18        24        27        32        32        28        22 
dram[3]:        22        17        28        18        41        44        24        23        19        19        29        25        32        32        25        26 
dram[4]:        22        26        19        21        39        41        26        24        18        21        30        31        32        32        26        34 
dram[5]:        24        24        17        19        42        44        25        47        18        25        34        25        32        32        25        17 
maximum service time to same row:
dram[0]:      6275      6720      8072      6568      7101      6754      6690      6176      7061      7212      7447      6367     10696     10538      6629      6610 
dram[1]:      5900      6038      8379      5977      6901      7039      6848      6537      6852      7400      7082      7240     10590     10481      6555      6602 
dram[2]:      6574      5870      8386      5025      6838      6591      6398      6500      6786      6863      6709      6899     10722     10483      6527      6926 
dram[3]:      6361      4285      8311      5041      6894      6825      6856      6556      7503      7232      7537      6922     10658     10526      6731      6772 
dram[4]:      6763      5792      7603      4323      6498      7042      6448      6666      7016      7417      7614      7151     10566     10575      6485      7063 
dram[5]:      6527      7103      7599      4955      6201      7010      6791      6965      6577      7113      7423      7255     10386     10631      7093      6722 
average row accesses per activate:
dram[0]:  2.087315  2.140336  2.127946  2.102564  2.239648  2.425874  2.229407  2.218118  2.179422  2.155216  2.140691  2.081616  2.287263  2.316985  2.247378  2.292419 
dram[1]:  2.115288  2.091954  2.160441  2.128952  2.258348  2.288014  2.189446  2.231111  2.163713  2.107527  2.068938  2.173504  2.244464  2.287500  2.288669  2.184233 
dram[2]:  2.155216  2.077299  2.158206  2.026877  2.418627  2.336397  2.212971  2.192541  2.187285  2.169062  2.149493  2.218723  2.295229  2.260908  2.220870  2.207826 
dram[3]:  2.139399  2.051780  2.162415  2.161889  2.309205  2.350685  2.229075  2.251117  2.122618  2.098119  2.146883  2.095199  2.365672  2.261333  2.215840  2.352941 
dram[4]:  2.069162  2.103533  2.036978  2.078240  2.288043  2.400930  2.173310  2.240000  2.154362  2.132500  2.098170  2.158798  2.280072  2.205882  2.209201  2.340951 
dram[5]:  2.072712  2.097302  2.112490  2.092623  2.319457  2.360909  2.208443  2.261989  2.123128  2.099755  2.069558  2.148557  2.273703  2.180723  2.328755  2.233069 
average row locality = 244383/111476 = 2.192248
average row locality_1 = 110579/53781 = 2.056098
average row locality_2 = 68784/28816 = 2.387007
average row locality_3 = 65020/28879 = 2.251463
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1359      1378      1343      1353      1373      1386      1337      1345      1371      1349      1350      1341      1342      1358      1379      1363 
dram[1]:      1359      1377      1352      1372      1388      1383      1352      1335      1373      1355      1362      1353      1350      1365      1363      1364 
dram[2]:      1369      1372      1359      1368      1395      1367      1347      1352      1351      1372      1350      1355      1354      1347      1377      1363 
dram[3]:      1383      1360      1345      1377      1406      1397      1353      1342      1373      1362      1331      1343      1353      1351      1362      1381 
dram[4]:      1374      1376      1345      1359      1358      1402      1324      1345      1363      1365      1334      1332      1355      1357      1363      1371 
dram[5]:      1360      1384      1368      1376      1388      1411      1339      1357      1361      1373      1346      1348      1347      1354      1351      1356 
total reads: 130689
bank skew: 1411/1324 = 1.07
chip skew: 21819/21723 = 1.00
number of total write accesses:
dram[0]:      1175      1169      1185      1189      1169      1183      1180      1177      1192      1192      1191      1184      1190      1193      1192      1177 
dram[1]:      1173      1171      1193      1187      1182      1175      1179      1175      1191      1193      1189      1190      1184      1197      1182      1185 
dram[2]:      1172      1181      1192      1196      1176      1175      1178      1176      1195      1194      1195      1181      1196      1192      1177      1176 
dram[3]:      1180      1176      1198      1187      1178      1177      1177      1177      1189      1204      1183      1188      1183      1193      1184      1179 
dram[4]:      1169      1184      1189      1191      1168      1179      1184      1175      1205      1194      1188      1183      1185      1193      1182      1190 
dram[5]:      1177      1181      1186      1177      1175      1186      1172      1190      1191      1195      1183      1183      1195      1180      1192      1183 
total reads: 113694
bank skew: 1205/1168 = 1.03
chip skew: 18959/18938 = 1.00
average mf latency per bank:
dram[0]:        490       486       463       472       507       529       503       511       478       490       488       494       478       482       490       513
dram[1]:        485       489       468       483       513       529       506       519       480       495       485       493       491       495       501       519
dram[2]:        488       488       470       479       520       533       516       514       488       493       497       497       488       486       504       514
dram[3]:        481       465       470       469       511       517       511       508       482       488       492       486       490       478       509       505
dram[4]:        483       474       457       472       519       519       506       505       482       487       484       491       468       479       504       503
dram[5]:        499       476       480       476       538       527       516       495       502       489       503       491       495       480       521       517
maximum mf latency per bank:
dram[0]:       2353      2029      2671      1811      1907      2422      1870      1865      2880      2007      2079      2081      2404      2129      2338      2167
dram[1]:       2392      2131      2178      2338      1832      2357      2295      2137      2278      2327      2078      2257      2534      2061      2340      2144
dram[2]:       2946      2320      2122      2673      1967      2096      2429      2289      2232      1867      2395      2036      2855      2260      2586      2121
dram[3]:       2160      2534      1968      2285      2154      1910      2095      2145      2081      2350      2331      1894      2445      1832      2455      2109
dram[4]:       2027      2625      2143      2256      2333      2137      1966      1872      2589      2615      2319      2180      2002      2286      2451      2065
dram[5]:       2255      2196      2184      2360      2202      2014      2112      1916      2168      2621      2564      2138      2121      2136      2390      2201
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=279118 n_nop=161887 n_act=18477 n_pre=18461 n_req=27703 n_req_1=5479 n_req_2=11514 n_req_3=10710 n_rd=43454 n_write=36839 bw_util=0.3896 bw_util_1=0.07109 bw_util_2=0.165 bw_util_3=0.1535 blp=8.404691 blp_1= 2.304740 blp_2= 2.932496 blp_3= 2.885439
 n_activity=242574 dram_eff=0.4483 dram_eff_1=0.0818 dram_eff_2=0.1899 dram_eff_3=0.1766
bk0: 2718a 160969i bk1: 2756a 159370i bk2: 2686a 160006i bk3: 2706a 158252i bk4: 2746a 153634i bk5: 2772a 150851i bk6: 2674a 148878i bk7: 2690a 149511i bk8: 2742a 164801i bk9: 2698a 158271i bk10: 2700a 155830i bk11: 2682a 152640i bk12: 2684a 157558i bk13: 2716a 151916i bk14: 2758a 146316i bk15: 2726a 143795i 
bw_dist = 0.071	0.165	0.153	0.479	0.131
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.7274
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=279118 n_nop=161344 n_act=18657 n_pre=18641 n_req=27826 n_req_1=5457 n_req_2=11483 n_req_3=10886 n_rd=43606 n_write=36870 bw_util=0.3914 bw_util_1=0.07088 bw_util_2=0.1646 bw_util_3=0.156 blp=8.451622 blp_1= 2.274110 blp_2= 2.936825 blp_3= 2.879436
 n_activity=242566 dram_eff=0.4504 dram_eff_1=0.08156 dram_eff_2=0.1894 dram_eff_3=0.1795
bk0: 2718a 162384i bk1: 2754a 158548i bk2: 2704a 162166i bk3: 2744a 154678i bk4: 2776a 153400i bk5: 2766a 146407i bk6: 2704a 150790i bk7: 2670a 149608i bk8: 2746a 161409i bk9: 2710a 156552i bk10: 2724a 154961i bk11: 2706a 153745i bk12: 2700a 153577i bk13: 2730a 152417i bk14: 2726a 146783i bk15: 2728a 144127i 
bw_dist = 0.071	0.165	0.156	0.478	0.131
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.7329
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=279118 n_nop=161618 n_act=18508 n_pre=18492 n_req=27783 n_req_1=5435 n_req_2=11518 n_req_3=10830 n_rd=43596 n_write=36904 bw_util=0.391 bw_util_1=0.07072 bw_util_2=0.1651 bw_util_3=0.1552 blp=8.436800 blp_1= 2.252532 blp_2= 2.954268 blp_3= 2.896241
 n_activity=242600 dram_eff=0.4498 dram_eff_1=0.08137 dram_eff_2=0.1899 dram_eff_3=0.1786
bk0: 2738a 160001i bk1: 2744a 155911i bk2: 2718a 160127i bk3: 2736a 153386i bk4: 2790a 152163i bk5: 2734a 151003i bk6: 2694a 151153i bk7: 2704a 148432i bk8: 2702a 162531i bk9: 2744a 157844i bk10: 2700a 155454i bk11: 2710a 154758i bk12: 2708a 156160i bk13: 2694a 152346i bk14: 2754a 148550i bk15: 2726a 145071i 
bw_dist = 0.071	0.165	0.155	0.478	0.131
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.7226
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=279118 n_nop=161598 n_act=18507 n_pre=18491 n_req=27863 n_req_1=5471 n_req_2=11542 n_req_3=10850 n_rd=43638 n_write=36884 bw_util=0.392 bw_util_1=0.07108 bw_util_2=0.1654 bw_util_3=0.1555 blp=8.431187 blp_1= 2.274815 blp_2= 2.945652 blp_3= 2.875329
 n_activity=242496 dram_eff=0.4512 dram_eff_1=0.08182 dram_eff_2=0.1904 dram_eff_3=0.179
bk0: 2766a 161549i bk1: 2720a 160871i bk2: 2690a 160925i bk3: 2754a 155680i bk4: 2812a 152520i bk5: 2794a 147260i bk6: 2706a 151047i bk7: 2684a 146898i bk8: 2746a 160106i bk9: 2724a 159010i bk10: 2662a 158696i bk11: 2686a 151529i bk12: 2706a 154733i bk13: 2702a 154766i bk14: 2724a 145460i bk15: 2762a 143603i 
bw_dist = 0.071	0.165	0.155	0.477	0.131
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.7094
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=279118 n_nop=161508 n_act=18650 n_pre=18634 n_req=27676 n_req_1=5480 n_req_2=11416 n_req_3=10780 n_rd=43446 n_write=36880 bw_util=0.3892 bw_util_1=0.0711 bw_util_2=0.1636 bw_util_3=0.1545 blp=8.428142 blp_1= 2.274184 blp_2= 2.927893 blp_3= 2.905784
 n_activity=242245 dram_eff=0.4484 dram_eff_1=0.08192 dram_eff_2=0.1885 dram_eff_3=0.178
bk0: 2748a 160570i bk1: 2752a 157328i bk2: 2690a 160060i bk3: 2718a 158011i bk4: 2716a 154501i bk5: 2804a 150723i bk6: 2648a 148287i bk7: 2690a 147119i bk8: 2726a 161208i bk9: 2730a 158720i bk10: 2668a 159321i bk11: 2664a 155644i bk12: 2710a 158084i bk13: 2714a 152200i bk14: 2726a 145773i bk15: 2742a 145252i 
bw_dist = 0.071	0.164	0.154	0.479	0.132
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.7383
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=279118 n_nop=161281 n_act=18678 n_pre=18662 n_req=27881 n_req_1=5485 n_req_2=11468 n_req_3=10928 n_rd=43638 n_write=36859 bw_util=0.3922 bw_util_1=0.0712 bw_util_2=0.1643 bw_util_3=0.1566 blp=8.439672 blp_1= 2.318105 blp_2= 2.933987 blp_3= 2.913117
 n_activity=242755 dram_eff=0.4509 dram_eff_1=0.08187 dram_eff_2=0.189 dram_eff_3=0.1801
bk0: 2720a 159213i bk1: 2768a 156928i bk2: 2736a 157906i bk3: 2752a 154896i bk4: 2776a 152682i bk5: 2822a 147183i bk6: 2678a 153453i bk7: 2714a 144842i bk8: 2722a 162239i bk9: 2746a 156957i bk10: 2692a 156365i bk11: 2696a 154814i bk12: 2694a 154144i bk13: 2708a 153731i bk14: 2702a 149632i bk15: 2712a 143485i 
bw_dist = 0.071	0.164	0.157	0.478	0.130
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.7811

========= L2 cache stats =========
L2_cache_bank[0]: Access = 19032, Miss = 10854, Miss_rate = 0.570, Pending_hits = 442, Reservation_fails = 1655
L2_cache_bank[1]: Access = 19141, Miss = 10873, Miss_rate = 0.568, Pending_hits = 454, Reservation_fails = 3902
L2_cache_bank[2]: Access = 19071, Miss = 10899, Miss_rate = 0.571, Pending_hits = 434, Reservation_fails = 1175
L2_cache_bank[3]: Access = 19117, Miss = 10904, Miss_rate = 0.570, Pending_hits = 432, Reservation_fails = 4102
L2_cache_bank[4]: Access = 19445, Miss = 10902, Miss_rate = 0.561, Pending_hits = 431, Reservation_fails = 3528
L2_cache_bank[5]: Access = 19153, Miss = 10896, Miss_rate = 0.569, Pending_hits = 434, Reservation_fails = 6059
L2_cache_bank[6]: Access = 19460, Miss = 10906, Miss_rate = 0.560, Pending_hits = 454, Reservation_fails = 2162
L2_cache_bank[7]: Access = 19167, Miss = 10913, Miss_rate = 0.569, Pending_hits = 455, Reservation_fails = 3970
L2_cache_bank[8]: Access = 19558, Miss = 10816, Miss_rate = 0.553, Pending_hits = 469, Reservation_fails = 5401
L2_cache_bank[9]: Access = 19637, Miss = 10907, Miss_rate = 0.555, Pending_hits = 457, Reservation_fails = 5484
L2_cache_bank[10]: Access = 19791, Miss = 10860, Miss_rate = 0.549, Pending_hits = 473, Reservation_fails = 4100
L2_cache_bank[11]: Access = 19753, Miss = 10959, Miss_rate = 0.555, Pending_hits = 495, Reservation_fails = 4005
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 19032, Miss = 10854 (0.57), PendingHit = 442 (0.0232)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 19141, Miss = 10873 (0.568), PendingHit = 454 (0.0237)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 19071, Miss = 10899 (0.571), PendingHit = 434 (0.0228)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 19117, Miss = 10904 (0.57), PendingHit = 432 (0.0226)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 19445, Miss = 10902 (0.561), PendingHit = 431 (0.0222)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 19153, Miss = 10896 (0.569), PendingHit = 434 (0.0227)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 19460, Miss = 10906 (0.56), PendingHit = 454 (0.0233)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 19167, Miss = 10913 (0.569), PendingHit = 455 (0.0237)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 19558, Miss = 10816 (0.553), PendingHit = 469 (0.024)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 19637, Miss = 10907 (0.555), PendingHit = 457 (0.0233)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 19791, Miss = 10860 (0.549), PendingHit = 473 (0.0239)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 19753, Miss = 10959 (0.555), PendingHit = 495 (0.0251)
L2 Cache Total Miss Rate = 0.563
Stream 1: L2 Cache Miss Rate = 0.454
Stream 2: L2 Cache Miss Rate = 0.590
Stream 3: L2 Cache Miss Rate = 0.542
Stream 1: Accesses  = 32037
Stream 1: Misses  = 14529
Stream 2: Accesses  = 100144
Stream 2: Misses  = 59092
Stream 3: Accesses  = 132181
Stream 3: Misses  = 71597
Stream 1+2: Accesses  = 132181
Stream 1+2: Misses  = 73621
Stream 1+2+3: Accesses  = 264362
Stream 1+2+3: Misses  = 145218
Total Accesses  = 232325
MPKI-CORES
CORE_L2MPKI_0	0.101
CORE_L2MPKI_1	0.098
CORE_L2MPKI_2	0.096
CORE_L2MPKI_3	0.099
CORE_L2MPKI_4	0.100
CORE_L2MPKI_5	0.094
CORE_L2MPKI_6	0.096
CORE_L2MPKI_7	0.094
CORE_L2MPKI_8	0.096
CORE_L2MPKI_9	0.094
CORE_L2MPKI_10	0.096
CORE_L2MPKI_11	0.095
CORE_L2MPKI_12	0.096
CORE_L2MPKI_13	0.094
CORE_L2MPKI_14	0.092
CORE_L2MPKI_15	0.094
CORE_L2MPKI_16	0.096
CORE_L2MPKI_17	0.096
CORE_L2MPKI_18	0.095
CORE_L2MPKI_19	0.095
CORE_L2MPKI_20	1.287
CORE_L2MPKI_21	1.340
CORE_L2MPKI_22	1.322
CORE_L2MPKI_23	1.303
CORE_L2MPKI_24	1.312
CORE_L2MPKI_25	1.325
CORE_L2MPKI_26	1.335
CORE_L2MPKI_27	1.307
CORE_L2MPKI_28	1.317
CORE_L2MPKI_29	1.322
CORE_L2MPKI_30	1.306
CORE_L2MPKI_31	1.280
CORE_L2MPKI_32	1.264
CORE_L2MPKI_33	1.287
CORE_L2MPKI_34	1.302
CORE_L2MPKI_35	1.291
CORE_L2MPKI_36	1.303
CORE_L2MPKI_37	1.284
CORE_L2MPKI_38	1.284
CORE_L2MPKI_39	1.255
CORE_L2MPKI_40	1.263
CORE_L2MPKI_41	1.222
CORE_L2MPKI_42	1.229
CORE_L2MPKI_43	1.260
CORE_L2MPKI_44	1.268
CORE_L2MPKI_45	1.256
CORE_L2MPKI_46	1.260
CORE_L2MPKI_47	1.285
CORE_L2MPKI_48	1.263
CORE_L2MPKI_49	1.245
CORE_L2MPKI_50	1.243
CORE_L2MPKI_51	1.270
CORE_L2MPKI_52	1.246
CORE_L2MPKI_53	1.288
CORE_L2MPKI_54	1.272
CORE_L2MPKI_55	1.273
CORE_L2MPKI_56	1.258
CORE_L2MPKI_57	1.233
CORE_L2MPKI_58	1.257
CORE_L2MPKI_59	1.247
Avg_MPKI_Stream1= 0.096
Avg_MPKI_Stream2= 1.301
Avg_MPKI_Stream3= 1.257
MISSES-CORES
CORE_MISSES_0	772
CORE_MISSES_1	746
CORE_MISSES_2	721
CORE_MISSES_3	754
CORE_MISSES_4	751
CORE_MISSES_5	715
CORE_MISSES_6	721
CORE_MISSES_7	714
CORE_MISSES_8	735
CORE_MISSES_9	713
CORE_MISSES_10	731
CORE_MISSES_11	719
CORE_MISSES_12	728
CORE_MISSES_13	713
CORE_MISSES_14	696
CORE_MISSES_15	709
CORE_MISSES_16	727
CORE_MISSES_17	726
CORE_MISSES_18	718
CORE_MISSES_19	720
CORE_MISSES_20	2969
CORE_MISSES_21	2991
CORE_MISSES_22	3009
CORE_MISSES_23	2985
CORE_MISSES_24	2987
CORE_MISSES_25	3057
CORE_MISSES_26	3040
CORE_MISSES_27	3170
CORE_MISSES_28	2921
CORE_MISSES_29	2931
CORE_MISSES_30	2934
CORE_MISSES_31	2896
CORE_MISSES_32	2896
CORE_MISSES_33	2987
CORE_MISSES_34	2926
CORE_MISSES_35	2805
CORE_MISSES_36	2831
CORE_MISSES_37	2885
CORE_MISSES_38	2904
CORE_MISSES_39	2968
CORE_MISSES_40	2895
CORE_MISSES_41	2926
CORE_MISSES_42	2907
CORE_MISSES_43	2869
CORE_MISSES_44	2886
CORE_MISSES_45	2935
CORE_MISSES_46	2943
CORE_MISSES_47	2811
CORE_MISSES_48	2988
CORE_MISSES_49	2817
CORE_MISSES_50	2866
CORE_MISSES_51	2892
CORE_MISSES_52	2801
CORE_MISSES_53	2799
CORE_MISSES_54	2820
CORE_MISSES_55	2747
CORE_MISSES_56	2753
CORE_MISSES_57	2825
CORE_MISSES_58	2805
CORE_MISSES_59	2783
L2_MISSES = 130689
L2_total_cache_accesses = 232325
L2_total_cache_misses = 130689
L2_total_cache_miss_rate = 0.5625
L2_total_cache_pending_hits = 5430
L2_total_cache_reservation_fails = 45543
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2309
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 339
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 98591
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 24056
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 2287
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 231
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 247
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 3561
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 82243
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4417
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 31626
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1811
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 9275
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 437
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 223
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16015
L2_cache_data_port_util = 0.257
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=688279
icnt_total_pkts_simt_to_mem=687484
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =     717.3606
gpu_ipc_2 =     214.7929
gpu_ipc_3 =     214.7939
gpu_tot_sim_cycle_stream_1 = 211453
gpu_tot_sim_cycle_stream_2 = 211443
gpu_tot_sim_cycle_stream_3 = 211442
gpu_sim_insn_1 = 151688051
gpu_sim_insn_2 = 45416448
gpu_sim_insn_3 = 45416448
gpu_sim_cycle = 211454
gpu_sim_insn = 242520947
gpu_ipc =    1146.9205
gpu_tot_sim_cycle = 211454
gpu_tot_sim_insn = 242520947
gpu_tot_ipc =    1146.9205
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 750706
gpu_stall_icnt2sh    = 128209
gpu_total_sim_rate=367455

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4069268
	L1I_total_cache_misses = 71733
	L1I_total_cache_miss_rate = 0.0176
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 36355
L1D_cache:
	L1D_cache_core[0]: Access = 1224, Miss = 1170, Miss_rate = 0.956, Pending_hits = 45, Reservation_fails = 5565
	L1D_cache_core[1]: Access = 1208, Miss = 1173, Miss_rate = 0.971, Pending_hits = 34, Reservation_fails = 8887
	L1D_cache_core[2]: Access = 1170, Miss = 1126, Miss_rate = 0.962, Pending_hits = 38, Reservation_fails = 8707
	L1D_cache_core[3]: Access = 1168, Miss = 1119, Miss_rate = 0.958, Pending_hits = 37, Reservation_fails = 9318
	L1D_cache_core[4]: Access = 1208, Miss = 1157, Miss_rate = 0.958, Pending_hits = 40, Reservation_fails = 9532
	L1D_cache_core[5]: Access = 1208, Miss = 1166, Miss_rate = 0.965, Pending_hits = 30, Reservation_fails = 9716
	L1D_cache_core[6]: Access = 1216, Miss = 1168, Miss_rate = 0.961, Pending_hits = 36, Reservation_fails = 10820
	L1D_cache_core[7]: Access = 1184, Miss = 1137, Miss_rate = 0.960, Pending_hits = 30, Reservation_fails = 10396
	L1D_cache_core[8]: Access = 1168, Miss = 1114, Miss_rate = 0.954, Pending_hits = 44, Reservation_fails = 7416
	L1D_cache_core[9]: Access = 1192, Miss = 1146, Miss_rate = 0.961, Pending_hits = 32, Reservation_fails = 9330
	L1D_cache_core[10]: Access = 1168, Miss = 1127, Miss_rate = 0.965, Pending_hits = 29, Reservation_fails = 11031
	L1D_cache_core[11]: Access = 1160, Miss = 1134, Miss_rate = 0.978, Pending_hits = 17, Reservation_fails = 12305
	L1D_cache_core[12]: Access = 1176, Miss = 1139, Miss_rate = 0.969, Pending_hits = 30, Reservation_fails = 8133
	L1D_cache_core[13]: Access = 1208, Miss = 1168, Miss_rate = 0.967, Pending_hits = 32, Reservation_fails = 10218
	L1D_cache_core[14]: Access = 1184, Miss = 1139, Miss_rate = 0.962, Pending_hits = 35, Reservation_fails = 8616
	L1D_cache_core[15]: Access = 1216, Miss = 1171, Miss_rate = 0.963, Pending_hits = 34, Reservation_fails = 11775
	L1D_cache_core[16]: Access = 1216, Miss = 1163, Miss_rate = 0.956, Pending_hits = 46, Reservation_fails = 9234
	L1D_cache_core[17]: Access = 1200, Miss = 1140, Miss_rate = 0.950, Pending_hits = 41, Reservation_fails = 6866
	L1D_cache_core[18]: Access = 1176, Miss = 1132, Miss_rate = 0.963, Pending_hits = 33, Reservation_fails = 11326
	L1D_cache_core[19]: Access = 1168, Miss = 1128, Miss_rate = 0.966, Pending_hits = 32, Reservation_fails = 8499
	L1D_cache_core[20]: Access = 4992, Miss = 3921, Miss_rate = 0.785, Pending_hits = 0, Reservation_fails = 33759
	L1D_cache_core[21]: Access = 4832, Miss = 3840, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 33888
	L1D_cache_core[22]: Access = 4928, Miss = 3951, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 36241
	L1D_cache_core[23]: Access = 4960, Miss = 3944, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 36154
	L1D_cache_core[24]: Access = 4928, Miss = 3923, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 41495
	L1D_cache_core[25]: Access = 4992, Miss = 3964, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 38033
	L1D_cache_core[26]: Access = 4928, Miss = 3882, Miss_rate = 0.788, Pending_hits = 0, Reservation_fails = 35476
	L1D_cache_core[27]: Access = 5248, Miss = 4158, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 33170
	L1D_cache_core[28]: Access = 4800, Miss = 3807, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 30720
	L1D_cache_core[29]: Access = 4800, Miss = 3779, Miss_rate = 0.787, Pending_hits = 0, Reservation_fails = 32825
	L1D_cache_core[30]: Access = 4864, Miss = 3863, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 33359
	L1D_cache_core[31]: Access = 4896, Miss = 3881, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 35068
	L1D_cache_core[32]: Access = 4960, Miss = 3989, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 39548
	L1D_cache_core[33]: Access = 5024, Miss = 3985, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 33795
	L1D_cache_core[34]: Access = 4864, Miss = 3860, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 32618
	L1D_cache_core[35]: Access = 4704, Miss = 3702, Miss_rate = 0.787, Pending_hits = 0, Reservation_fails = 35896
	L1D_cache_core[36]: Access = 4704, Miss = 3734, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 35864
	L1D_cache_core[37]: Access = 4864, Miss = 3870, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 37626
	L1D_cache_core[38]: Access = 4896, Miss = 3891, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 33533
	L1D_cache_core[39]: Access = 5120, Miss = 4031, Miss_rate = 0.787, Pending_hits = 0, Reservation_fails = 32470
	L1D_cache_core[40]: Access = 4960, Miss = 3992, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 32568
	L1D_cache_core[41]: Access = 5184, Miss = 4228, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 36684
	L1D_cache_core[42]: Access = 5120, Miss = 4099, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 36293
	L1D_cache_core[43]: Access = 4928, Miss = 3946, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 37453
	L1D_cache_core[44]: Access = 4928, Miss = 3932, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 33853
	L1D_cache_core[45]: Access = 5056, Miss = 4051, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 32278
	L1D_cache_core[46]: Access = 5056, Miss = 4047, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 33467
	L1D_cache_core[47]: Access = 4736, Miss = 3817, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 35795
	L1D_cache_core[48]: Access = 5120, Miss = 4102, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 35585
	L1D_cache_core[49]: Access = 4896, Miss = 3936, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 33526
	L1D_cache_core[50]: Access = 4992, Miss = 3952, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 33153
	L1D_cache_core[51]: Access = 4928, Miss = 3909, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 35020
	L1D_cache_core[52]: Access = 4864, Miss = 3926, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 34243
	L1D_cache_core[53]: Access = 4704, Miss = 3713, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 34146
	L1D_cache_core[54]: Access = 4800, Miss = 3821, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 33313
	L1D_cache_core[55]: Access = 4672, Miss = 3729, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 37605
	L1D_cache_core[56]: Access = 4736, Miss = 3747, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 34394
	L1D_cache_core[57]: Access = 4960, Miss = 3954, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 34128
	L1D_cache_core[58]: Access = 4832, Miss = 3871, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 35090
	L1D_cache_core[59]: Access = 4832, Miss = 3830, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 34543
	L1D_total_cache_accesses = 220426
	L1D_total_cache_misses = 179494
	L1D_total_cache_miss_rate = 0.8143
	L1D_total_cache_pending_hits = 695
	L1D_total_cache_reservation_fails = 1582365
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 116187
	L1C_total_cache_misses = 1912
	L1C_total_cache_miss_rate = 0.0165
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 2266923
	L1T_total_cache_misses = 2765
	L1T_total_cache_miss_rate = 0.0012
	L1T_total_cache_pending_hits = 2264158
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 206
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 695
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 101239
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 357034
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 114275
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1912
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2264158
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 2765
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 40031
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 78255
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1225331
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3997535
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 71733
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 36355
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
17423, 16380, 17294, 16140, 17176, 15972, 17359, 16277, 16709, 15493, 15820, 14764, 15217, 14234, 15206, 14214, 
gpgpu_n_tot_thrd_icount = 253256576
gpgpu_n_tot_w_icount = 7914268
gpgpu_n_stall_shd_mem = 3663857
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 101239
gpgpu_n_mem_write_global = 118286
gpgpu_n_mem_texture = 2765
gpgpu_n_mem_const = 100
gpgpu_n_load_insn  = 3161072
gpgpu_n_store_insn = 3364654
gpgpu_n_shmem_insn = 25149131
gpgpu_n_tex_insn = 7639615
gpgpu_n_const_mem_insn = 2752512
gpgpu_n_param_mem_insn = 944374
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 7191
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1598033
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3284249	W0_Idle:2534908	W0_Scoreboard:11640693	W1:0	W2:5230	W3:15549	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:50827	W17:0	W18:7191	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:1132276	W29:1309165	W30:0	W31:0	W32:5394392
Warp Occupancy Distribution:
Stall:1265698	W0_Idle:228127	W0_Scoreboard:1888233	W1:0	W2:5230	W3:15549	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:50827	W17:0	W18:7191	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:1132276	W29:1309165	W30:0	W31:0	W32:2555864
Warp Occupancy Distribution:
Stall:1002529	W0_Idle:1214988	W0_Scoreboard:4821379	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1419264
warp_utilization0: 0.311913
warp_utilization1: 0.600143
warp_utilization2: 0.167798
traffic_breakdown_coretomem[CONST_ACC_R] = 800 {8:100,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 809912 {8:101239,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15511312 {40:3573,72:3634,136:111079,}
traffic_breakdown_coretomem[INST_ACC_R] = 79496 {8:9937,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 22120 {8:2765,}
traffic_breakdown_memtocore[CONST_ACC_R] = 7200 {72:100,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 13768504 {136:101239,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 946272 {8:118284,}
traffic_breakdown_memtocore[INST_ACC_R] = 1351160 {136:9935,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 376040 {136:2765,}
maxmrqlatency = 1072 
maxdqlatency = 0 
maxmflatency = 2946 
averagemflatency = 544 
averagemflatency_1 = 595 
averagemflatency_2= 533 
averagemflatency_3 = 542 
averagemrqlatency_1 = 67 
averagemrqlatency_2 = 50 
averagemrqlatency_3 = 56 
max_icnt2mem_latency = 2350 
max_icnt2sh_latency = 211453 
mrq_lat_table:74267 	4551 	6966 	11667 	28267 	39859 	46117 	26125 	5966 	596 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	460 	412 	402 	29158 	85047 	93271 	13454 	184 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	44272 	21525 	19130 	29129 	64391 	43189 	9865 	823 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	48857 	53153 	2077 	17 	0 	0 	0 	0 	0 	0 	5120 	11292 	17523 	36746 	47603 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	4 	1 	3 	49 	130 	215 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        27        24        27        44        42        18        43        28        23        28        34        32        32        21        25 
dram[1]:        24        15        24        18        44        42        26        34        27        20        23        32        32        32        23        20 
dram[2]:        30        24        19        18        45        37        18        22        25        18        24        27        32        32        28        22 
dram[3]:        22        17        28        18        41        44        24        23        19        19        29        25        32        32        25        26 
dram[4]:        22        26        19        21        39        41        26        24        18        21        30        31        32        32        26        34 
dram[5]:        24        24        17        19        42        44        25        47        18        25        34        25        32        32        25        17 
maximum service time to same row:
dram[0]:      6275      6720      8072      6568      7101      6754      6690      6176      7061      7212      7447      6367     10696     10538      6629      6610 
dram[1]:      5900      6038      8379      5977      6901      7039      6848      6537      6852      7400      7082      7240     10590     10481      6555      6602 
dram[2]:      6574      5870      8386      5025      6838      6591      6398      6500      6786      6863      6709      6899     10722     10483      6527      6926 
dram[3]:      6361      4285      8311      5041      6894      6825      6856      6556      7503      7232      7537      6922     10658     10526      6731      6772 
dram[4]:      6763      5792      7603      4323      6498      7042      6448      6666      7016      7417      7614      7151     10566     10575      6485      7063 
dram[5]:      6527      7103      7599      4955      6201      7010      6791      6965      6577      7113      7423      7255     10386     10631      7093      6722 
average row accesses per activate:
dram[0]:  2.087315  2.140336  2.127946  2.102564  2.239648  2.425874  2.229407  2.218118  2.179422  2.155216  2.140691  2.081616  2.287263  2.316985  2.247378  2.292419 
dram[1]:  2.115288  2.091954  2.160441  2.128952  2.258348  2.288014  2.189446  2.231111  2.163713  2.107527  2.068938  2.173504  2.244464  2.287500  2.288669  2.184233 
dram[2]:  2.155216  2.077299  2.158206  2.026877  2.418627  2.336397  2.212971  2.192541  2.187285  2.169062  2.149493  2.218723  2.295229  2.260908  2.220870  2.207826 
dram[3]:  2.139399  2.051780  2.162415  2.161889  2.309205  2.350685  2.229075  2.251117  2.122618  2.098119  2.146883  2.095199  2.365672  2.261333  2.215840  2.352941 
dram[4]:  2.069162  2.103533  2.036978  2.078240  2.288043  2.400930  2.173310  2.240000  2.154362  2.132500  2.098170  2.158798  2.280072  2.205882  2.209201  2.340951 
dram[5]:  2.072712  2.097302  2.112490  2.092623  2.319457  2.360909  2.208443  2.261989  2.123128  2.099755  2.069558  2.148557  2.273703  2.180723  2.328755  2.233069 
average row locality = 244383/111476 = 2.192248
average row locality_1 = 110579/53781 = 2.056098
average row locality_2 = 68784/28816 = 2.387007
average row locality_3 = 65020/28879 = 2.251463
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1359      1378      1343      1353      1373      1386      1337      1345      1371      1349      1350      1341      1342      1358      1379      1363 
dram[1]:      1359      1377      1352      1372      1388      1383      1352      1335      1373      1355      1362      1353      1350      1365      1363      1364 
dram[2]:      1369      1372      1359      1368      1395      1367      1347      1352      1351      1372      1350      1355      1354      1347      1377      1363 
dram[3]:      1383      1360      1345      1377      1406      1397      1353      1342      1373      1362      1331      1343      1353      1351      1362      1381 
dram[4]:      1374      1376      1345      1359      1358      1402      1324      1345      1363      1365      1334      1332      1355      1357      1363      1371 
dram[5]:      1360      1384      1368      1376      1388      1411      1339      1357      1361      1373      1346      1348      1347      1354      1351      1356 
total reads: 130689
bank skew: 1411/1324 = 1.07
chip skew: 21819/21723 = 1.00
number of total write accesses:
dram[0]:      1175      1169      1185      1189      1169      1183      1180      1177      1192      1192      1191      1184      1190      1193      1192      1177 
dram[1]:      1173      1171      1193      1187      1182      1175      1179      1175      1191      1193      1189      1190      1184      1197      1182      1185 
dram[2]:      1172      1181      1192      1196      1176      1175      1178      1176      1195      1194      1195      1181      1196      1192      1177      1176 
dram[3]:      1180      1176      1198      1187      1178      1177      1177      1177      1189      1204      1183      1188      1183      1193      1184      1179 
dram[4]:      1169      1184      1189      1191      1168      1179      1184      1175      1205      1194      1188      1183      1185      1193      1182      1190 
dram[5]:      1177      1181      1186      1177      1175      1186      1172      1190      1191      1195      1183      1183      1195      1180      1192      1183 
total reads: 113694
bank skew: 1205/1168 = 1.03
chip skew: 18959/18938 = 1.00
average mf latency per bank:
dram[0]:        490       486       463       472       507       529       503       511       478       490       488       494       478       482       490       513
dram[1]:        485       489       468       483       513       529       506       519       480       495       485       493       491       495       501       519
dram[2]:        488       488       470       479       520       533       516       514       488       493       497       497       488       486       504       514
dram[3]:        481       465       470       469       511       517       511       508       482       488       492       486       490       478       509       505
dram[4]:        483       474       457       472       519       519       506       505       482       487       484       491       468       479       504       503
dram[5]:        499       476       480       476       538       527       516       495       502       489       503       491       495       480       521       517
maximum mf latency per bank:
dram[0]:       2353      2029      2671      1811      1907      2422      1870      1865      2880      2007      2079      2081      2404      2129      2338      2167
dram[1]:       2392      2131      2178      2338      1832      2357      2295      2137      2278      2327      2078      2257      2534      2061      2340      2144
dram[2]:       2946      2320      2122      2673      1967      2096      2429      2289      2232      1867      2395      2036      2855      2260      2586      2121
dram[3]:       2160      2534      1968      2285      2154      1910      2095      2145      2081      2350      2331      1894      2445      1832      2455      2109
dram[4]:       2027      2625      2143      2256      2333      2137      1966      1872      2589      2615      2319      2180      2002      2286      2451      2065
dram[5]:       2255      2196      2184      2360      2202      2014      2112      1916      2168      2621      2564      2138      2121      2136      2390      2201
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=279118 n_nop=161887 n_act=18477 n_pre=18461 n_req=27703 n_req_1=5479 n_req_2=11514 n_req_3=10710 n_rd=43454 n_write=36839 bw_util=0.3896 bw_util_1=0.07109 bw_util_2=0.165 bw_util_3=0.1535 blp=8.404691 blp_1= 2.304740 blp_2= 2.932496 blp_3= 2.885439
 n_activity=242574 dram_eff=0.4483 dram_eff_1=0.0818 dram_eff_2=0.1899 dram_eff_3=0.1766
bk0: 2718a 160969i bk1: 2756a 159370i bk2: 2686a 160006i bk3: 2706a 158252i bk4: 2746a 153634i bk5: 2772a 150851i bk6: 2674a 148878i bk7: 2690a 149511i bk8: 2742a 164801i bk9: 2698a 158271i bk10: 2700a 155830i bk11: 2682a 152640i bk12: 2684a 157558i bk13: 2716a 151916i bk14: 2758a 146316i bk15: 2726a 143795i 
bw_dist = 0.071	0.165	0.153	0.479	0.131
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.7274
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=279118 n_nop=161344 n_act=18657 n_pre=18641 n_req=27826 n_req_1=5457 n_req_2=11483 n_req_3=10886 n_rd=43606 n_write=36870 bw_util=0.3914 bw_util_1=0.07088 bw_util_2=0.1646 bw_util_3=0.156 blp=8.451622 blp_1= 2.274110 blp_2= 2.936825 blp_3= 2.879436
 n_activity=242566 dram_eff=0.4504 dram_eff_1=0.08156 dram_eff_2=0.1894 dram_eff_3=0.1795
bk0: 2718a 162384i bk1: 2754a 158548i bk2: 2704a 162166i bk3: 2744a 154678i bk4: 2776a 153400i bk5: 2766a 146407i bk6: 2704a 150790i bk7: 2670a 149608i bk8: 2746a 161409i bk9: 2710a 156552i bk10: 2724a 154961i bk11: 2706a 153745i bk12: 2700a 153577i bk13: 2730a 152417i bk14: 2726a 146783i bk15: 2728a 144127i 
bw_dist = 0.071	0.165	0.156	0.478	0.131
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.7329
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=279118 n_nop=161618 n_act=18508 n_pre=18492 n_req=27783 n_req_1=5435 n_req_2=11518 n_req_3=10830 n_rd=43596 n_write=36904 bw_util=0.391 bw_util_1=0.07072 bw_util_2=0.1651 bw_util_3=0.1552 blp=8.436800 blp_1= 2.252532 blp_2= 2.954268 blp_3= 2.896241
 n_activity=242600 dram_eff=0.4498 dram_eff_1=0.08137 dram_eff_2=0.1899 dram_eff_3=0.1786
bk0: 2738a 160001i bk1: 2744a 155911i bk2: 2718a 160127i bk3: 2736a 153386i bk4: 2790a 152163i bk5: 2734a 151003i bk6: 2694a 151153i bk7: 2704a 148432i bk8: 2702a 162531i bk9: 2744a 157844i bk10: 2700a 155454i bk11: 2710a 154758i bk12: 2708a 156160i bk13: 2694a 152346i bk14: 2754a 148550i bk15: 2726a 145071i 
bw_dist = 0.071	0.165	0.155	0.478	0.131
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.7226
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=279118 n_nop=161598 n_act=18507 n_pre=18491 n_req=27863 n_req_1=5471 n_req_2=11542 n_req_3=10850 n_rd=43638 n_write=36884 bw_util=0.392 bw_util_1=0.07108 bw_util_2=0.1654 bw_util_3=0.1555 blp=8.431187 blp_1= 2.274815 blp_2= 2.945652 blp_3= 2.875329
 n_activity=242496 dram_eff=0.4512 dram_eff_1=0.08182 dram_eff_2=0.1904 dram_eff_3=0.179
bk0: 2766a 161549i bk1: 2720a 160871i bk2: 2690a 160925i bk3: 2754a 155680i bk4: 2812a 152520i bk5: 2794a 147260i bk6: 2706a 151047i bk7: 2684a 146898i bk8: 2746a 160106i bk9: 2724a 159010i bk10: 2662a 158696i bk11: 2686a 151529i bk12: 2706a 154733i bk13: 2702a 154766i bk14: 2724a 145460i bk15: 2762a 143603i 
bw_dist = 0.071	0.165	0.155	0.477	0.131
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.7094
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=279118 n_nop=161508 n_act=18650 n_pre=18634 n_req=27676 n_req_1=5480 n_req_2=11416 n_req_3=10780 n_rd=43446 n_write=36880 bw_util=0.3892 bw_util_1=0.0711 bw_util_2=0.1636 bw_util_3=0.1545 blp=8.428142 blp_1= 2.274184 blp_2= 2.927893 blp_3= 2.905784
 n_activity=242245 dram_eff=0.4484 dram_eff_1=0.08192 dram_eff_2=0.1885 dram_eff_3=0.178
bk0: 2748a 160570i bk1: 2752a 157328i bk2: 2690a 160060i bk3: 2718a 158011i bk4: 2716a 154501i bk5: 2804a 150723i bk6: 2648a 148287i bk7: 2690a 147119i bk8: 2726a 161208i bk9: 2730a 158720i bk10: 2668a 159321i bk11: 2664a 155644i bk12: 2710a 158084i bk13: 2714a 152200i bk14: 2726a 145773i bk15: 2742a 145252i 
bw_dist = 0.071	0.164	0.154	0.479	0.132
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.7383
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=279118 n_nop=161281 n_act=18678 n_pre=18662 n_req=27881 n_req_1=5485 n_req_2=11468 n_req_3=10928 n_rd=43638 n_write=36859 bw_util=0.3922 bw_util_1=0.0712 bw_util_2=0.1643 bw_util_3=0.1566 blp=8.439672 blp_1= 2.318105 blp_2= 2.933987 blp_3= 2.913117
 n_activity=242755 dram_eff=0.4509 dram_eff_1=0.08187 dram_eff_2=0.189 dram_eff_3=0.1801
bk0: 2720a 159213i bk1: 2768a 156928i bk2: 2736a 157906i bk3: 2752a 154896i bk4: 2776a 152682i bk5: 2822a 147183i bk6: 2678a 153453i bk7: 2714a 144842i bk8: 2722a 162239i bk9: 2746a 156957i bk10: 2692a 156365i bk11: 2696a 154814i bk12: 2694a 154144i bk13: 2708a 153731i bk14: 2702a 149632i bk15: 2712a 143485i 
bw_dist = 0.071	0.164	0.157	0.478	0.130
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.7811

========= L2 cache stats =========
L2_cache_bank[0]: Access = 19032, Miss = 10854, Miss_rate = 0.570, Pending_hits = 442, Reservation_fails = 1655
L2_cache_bank[1]: Access = 19141, Miss = 10873, Miss_rate = 0.568, Pending_hits = 454, Reservation_fails = 3902
L2_cache_bank[2]: Access = 19071, Miss = 10899, Miss_rate = 0.571, Pending_hits = 434, Reservation_fails = 1175
L2_cache_bank[3]: Access = 19117, Miss = 10904, Miss_rate = 0.570, Pending_hits = 432, Reservation_fails = 4102
L2_cache_bank[4]: Access = 19445, Miss = 10902, Miss_rate = 0.561, Pending_hits = 431, Reservation_fails = 3528
L2_cache_bank[5]: Access = 19153, Miss = 10896, Miss_rate = 0.569, Pending_hits = 434, Reservation_fails = 6059
L2_cache_bank[6]: Access = 19460, Miss = 10906, Miss_rate = 0.560, Pending_hits = 454, Reservation_fails = 2162
L2_cache_bank[7]: Access = 19167, Miss = 10913, Miss_rate = 0.569, Pending_hits = 455, Reservation_fails = 3970
L2_cache_bank[8]: Access = 19558, Miss = 10816, Miss_rate = 0.553, Pending_hits = 469, Reservation_fails = 5401
L2_cache_bank[9]: Access = 19637, Miss = 10907, Miss_rate = 0.555, Pending_hits = 457, Reservation_fails = 5484
L2_cache_bank[10]: Access = 19791, Miss = 10860, Miss_rate = 0.549, Pending_hits = 473, Reservation_fails = 4100
L2_cache_bank[11]: Access = 19753, Miss = 10959, Miss_rate = 0.555, Pending_hits = 495, Reservation_fails = 4005
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 19032, Miss = 10854 (0.57), PendingHit = 442 (0.0232)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 19141, Miss = 10873 (0.568), PendingHit = 454 (0.0237)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 19071, Miss = 10899 (0.571), PendingHit = 434 (0.0228)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 19117, Miss = 10904 (0.57), PendingHit = 432 (0.0226)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 19445, Miss = 10902 (0.561), PendingHit = 431 (0.0222)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 19153, Miss = 10896 (0.569), PendingHit = 434 (0.0227)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 19460, Miss = 10906 (0.56), PendingHit = 454 (0.0233)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 19167, Miss = 10913 (0.569), PendingHit = 455 (0.0237)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 19558, Miss = 10816 (0.553), PendingHit = 469 (0.024)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 19637, Miss = 10907 (0.555), PendingHit = 457 (0.0233)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 19791, Miss = 10860 (0.549), PendingHit = 473 (0.0239)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 19753, Miss = 10959 (0.555), PendingHit = 495 (0.0251)
L2 Cache Total Miss Rate = 0.563
Stream 1: L2 Cache Miss Rate = 0.454
Stream 2: L2 Cache Miss Rate = 0.590
Stream 3: L2 Cache Miss Rate = 0.542
Stream 1: Accesses  = 32037
Stream 1: Misses  = 14529
Stream 2: Accesses  = 100144
Stream 2: Misses  = 59092
Stream 3: Accesses  = 132181
Stream 3: Misses  = 71597
Stream 1+2: Accesses  = 132181
Stream 1+2: Misses  = 73621
Stream 1+2+3: Accesses  = 264362
Stream 1+2+3: Misses  = 145218
Total Accesses  = 232325
MPKI-CORES
CORE_L2MPKI_0	0.101
CORE_L2MPKI_1	0.098
CORE_L2MPKI_2	0.096
CORE_L2MPKI_3	0.099
CORE_L2MPKI_4	0.100
CORE_L2MPKI_5	0.094
CORE_L2MPKI_6	0.096
CORE_L2MPKI_7	0.094
CORE_L2MPKI_8	0.096
CORE_L2MPKI_9	0.094
CORE_L2MPKI_10	0.096
CORE_L2MPKI_11	0.095
CORE_L2MPKI_12	0.096
CORE_L2MPKI_13	0.094
CORE_L2MPKI_14	0.092
CORE_L2MPKI_15	0.094
CORE_L2MPKI_16	0.096
CORE_L2MPKI_17	0.096
CORE_L2MPKI_18	0.095
CORE_L2MPKI_19	0.095
CORE_L2MPKI_20	1.287
CORE_L2MPKI_21	1.340
CORE_L2MPKI_22	1.322
CORE_L2MPKI_23	1.303
CORE_L2MPKI_24	1.312
CORE_L2MPKI_25	1.325
CORE_L2MPKI_26	1.335
CORE_L2MPKI_27	1.307
CORE_L2MPKI_28	1.317
CORE_L2MPKI_29	1.322
CORE_L2MPKI_30	1.306
CORE_L2MPKI_31	1.280
CORE_L2MPKI_32	1.264
CORE_L2MPKI_33	1.287
CORE_L2MPKI_34	1.302
CORE_L2MPKI_35	1.291
CORE_L2MPKI_36	1.303
CORE_L2MPKI_37	1.284
CORE_L2MPKI_38	1.284
CORE_L2MPKI_39	1.255
CORE_L2MPKI_40	1.263
CORE_L2MPKI_41	1.222
CORE_L2MPKI_42	1.229
CORE_L2MPKI_43	1.260
CORE_L2MPKI_44	1.268
CORE_L2MPKI_45	1.256
CORE_L2MPKI_46	1.260
CORE_L2MPKI_47	1.285
CORE_L2MPKI_48	1.263
CORE_L2MPKI_49	1.245
CORE_L2MPKI_50	1.243
CORE_L2MPKI_51	1.270
CORE_L2MPKI_52	1.246
CORE_L2MPKI_53	1.288
CORE_L2MPKI_54	1.272
CORE_L2MPKI_55	1.273
CORE_L2MPKI_56	1.258
CORE_L2MPKI_57	1.233
CORE_L2MPKI_58	1.257
CORE_L2MPKI_59	1.247
Avg_MPKI_Stream1= 0.096
Avg_MPKI_Stream2= 1.301
Avg_MPKI_Stream3= 1.257
MISSES-CORES
CORE_MISSES_0	772
CORE_MISSES_1	746
CORE_MISSES_2	721
CORE_MISSES_3	754
CORE_MISSES_4	751
CORE_MISSES_5	715
CORE_MISSES_6	721
CORE_MISSES_7	714
CORE_MISSES_8	735
CORE_MISSES_9	713
CORE_MISSES_10	731
CORE_MISSES_11	719
CORE_MISSES_12	728
CORE_MISSES_13	713
CORE_MISSES_14	696
CORE_MISSES_15	709
CORE_MISSES_16	727
CORE_MISSES_17	726
CORE_MISSES_18	718
CORE_MISSES_19	720
CORE_MISSES_20	2969
CORE_MISSES_21	2991
CORE_MISSES_22	3009
CORE_MISSES_23	2985
CORE_MISSES_24	2987
CORE_MISSES_25	3057
CORE_MISSES_26	3040
CORE_MISSES_27	3170
CORE_MISSES_28	2921
CORE_MISSES_29	2931
CORE_MISSES_30	2934
CORE_MISSES_31	2896
CORE_MISSES_32	2896
CORE_MISSES_33	2987
CORE_MISSES_34	2926
CORE_MISSES_35	2805
CORE_MISSES_36	2831
CORE_MISSES_37	2885
CORE_MISSES_38	2904
CORE_MISSES_39	2968
CORE_MISSES_40	2895
CORE_MISSES_41	2926
CORE_MISSES_42	2907
CORE_MISSES_43	2869
CORE_MISSES_44	2886
CORE_MISSES_45	2935
CORE_MISSES_46	2943
CORE_MISSES_47	2811
CORE_MISSES_48	2988
CORE_MISSES_49	2817
CORE_MISSES_50	2866
CORE_MISSES_51	2892
CORE_MISSES_52	2801
CORE_MISSES_53	2799
CORE_MISSES_54	2820
CORE_MISSES_55	2747
CORE_MISSES_56	2753
CORE_MISSES_57	2825
CORE_MISSES_58	2805
CORE_MISSES_59	2783
L2_MISSES = 130689
L2_total_cache_accesses = 232325
L2_total_cache_misses = 130689
L2_total_cache_miss_rate = 0.5625
L2_total_cache_pending_hits = 5430
L2_total_cache_reservation_fails = 45543
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2309
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 339
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 98591
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 24056
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 2287
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 231
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 247
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 3561
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 82243
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4417
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 31626
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1811
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 9275
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 437
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 223
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16015
L2_cache_data_port_util = 0.257
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=688279
icnt_total_pkts_simt_to_mem=687484
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =     722.5367
gpu_ipc_2 =     213.8724
gpu_ipc_3 =     213.8130
gpu_tot_sim_cycle_stream_1 = 247827
gpu_tot_sim_cycle_stream_2 = 247813
gpu_tot_sim_cycle_stream_3 = 247814
gpu_sim_insn_1 = 179064111
gpu_sim_insn_2 = 53000352
gpu_sim_insn_3 = 52985856
gpu_sim_cycle = 247828
gpu_sim_insn = 285050319
gpu_ipc =    1150.1941
gpu_tot_sim_cycle = 247828
gpu_tot_sim_insn = 285050319
gpu_tot_ipc =    1150.1941
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 867811
gpu_stall_icnt2sh    = 146208
gpu_total_sim_rate=360823

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4783635
	L1I_total_cache_misses = 83889
	L1I_total_cache_miss_rate = 0.0175
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 40448
L1D_cache:
	L1D_cache_core[0]: Access = 1440, Miss = 1378, Miss_rate = 0.957, Pending_hits = 50, Reservation_fails = 6067
	L1D_cache_core[1]: Access = 1448, Miss = 1404, Miss_rate = 0.970, Pending_hits = 36, Reservation_fails = 9937
	L1D_cache_core[2]: Access = 1436, Miss = 1385, Miss_rate = 0.964, Pending_hits = 44, Reservation_fails = 9291
	L1D_cache_core[3]: Access = 1408, Miss = 1352, Miss_rate = 0.960, Pending_hits = 39, Reservation_fails = 9898
	L1D_cache_core[4]: Access = 1440, Miss = 1377, Miss_rate = 0.956, Pending_hits = 49, Reservation_fails = 10770
	L1D_cache_core[5]: Access = 1448, Miss = 1396, Miss_rate = 0.964, Pending_hits = 32, Reservation_fails = 9832
	L1D_cache_core[6]: Access = 1456, Miss = 1395, Miss_rate = 0.958, Pending_hits = 45, Reservation_fails = 12380
	L1D_cache_core[7]: Access = 1416, Miss = 1360, Miss_rate = 0.960, Pending_hits = 36, Reservation_fails = 10732
	L1D_cache_core[8]: Access = 1392, Miss = 1331, Miss_rate = 0.956, Pending_hits = 48, Reservation_fails = 8440
	L1D_cache_core[9]: Access = 1408, Miss = 1353, Miss_rate = 0.961, Pending_hits = 35, Reservation_fails = 9788
	L1D_cache_core[10]: Access = 1392, Miss = 1343, Miss_rate = 0.965, Pending_hits = 32, Reservation_fails = 12232
	L1D_cache_core[11]: Access = 1400, Miss = 1366, Miss_rate = 0.976, Pending_hits = 21, Reservation_fails = 13002
	L1D_cache_core[12]: Access = 1408, Miss = 1368, Miss_rate = 0.972, Pending_hits = 30, Reservation_fails = 9111
	L1D_cache_core[13]: Access = 1440, Miss = 1389, Miss_rate = 0.965, Pending_hits = 40, Reservation_fails = 11365
	L1D_cache_core[14]: Access = 1416, Miss = 1361, Miss_rate = 0.961, Pending_hits = 38, Reservation_fails = 9060
	L1D_cache_core[15]: Access = 1440, Miss = 1390, Miss_rate = 0.965, Pending_hits = 36, Reservation_fails = 12645
	L1D_cache_core[16]: Access = 1456, Miss = 1397, Miss_rate = 0.959, Pending_hits = 49, Reservation_fails = 9564
	L1D_cache_core[17]: Access = 1436, Miss = 1371, Miss_rate = 0.955, Pending_hits = 43, Reservation_fails = 7591
	L1D_cache_core[18]: Access = 1400, Miss = 1347, Miss_rate = 0.962, Pending_hits = 38, Reservation_fails = 11515
	L1D_cache_core[19]: Access = 1400, Miss = 1354, Miss_rate = 0.967, Pending_hits = 38, Reservation_fails = 9490
	L1D_cache_core[20]: Access = 5824, Miss = 4617, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 41219
	L1D_cache_core[21]: Access = 5696, Miss = 4539, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 39960
	L1D_cache_core[22]: Access = 5728, Miss = 4597, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 42821
	L1D_cache_core[23]: Access = 5760, Miss = 4574, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 40800
	L1D_cache_core[24]: Access = 5856, Miss = 4687, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 47091
	L1D_cache_core[25]: Access = 5824, Miss = 4628, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 43620
	L1D_cache_core[26]: Access = 5792, Miss = 4569, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 41630
	L1D_cache_core[27]: Access = 6016, Miss = 4790, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 39646
	L1D_cache_core[28]: Access = 5632, Miss = 4472, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 36723
	L1D_cache_core[29]: Access = 5632, Miss = 4459, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 39229
	L1D_cache_core[30]: Access = 5728, Miss = 4561, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 39517
	L1D_cache_core[31]: Access = 5760, Miss = 4575, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 40832
	L1D_cache_core[32]: Access = 5792, Miss = 4666, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 45693
	L1D_cache_core[33]: Access = 5824, Miss = 4622, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 40035
	L1D_cache_core[34]: Access = 5632, Miss = 4476, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 39074
	L1D_cache_core[35]: Access = 5504, Miss = 4364, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 42084
	L1D_cache_core[36]: Access = 5472, Miss = 4350, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 41373
	L1D_cache_core[37]: Access = 5664, Miss = 4515, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 43881
	L1D_cache_core[38]: Access = 5664, Miss = 4499, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 39950
	L1D_cache_core[39]: Access = 5888, Miss = 4631, Miss_rate = 0.787, Pending_hits = 0, Reservation_fails = 38291
	L1D_cache_core[40]: Access = 5856, Miss = 4726, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 39592
	L1D_cache_core[41]: Access = 6048, Miss = 4928, Miss_rate = 0.815, Pending_hits = 0, Reservation_fails = 43064
	L1D_cache_core[42]: Access = 5888, Miss = 4706, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 42556
	L1D_cache_core[43]: Access = 5728, Miss = 4569, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 42541
	L1D_cache_core[44]: Access = 5728, Miss = 4571, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 40780
	L1D_cache_core[45]: Access = 5952, Miss = 4765, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 38531
	L1D_cache_core[46]: Access = 5856, Miss = 4694, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 39732
	L1D_cache_core[47]: Access = 5664, Miss = 4540, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 41199
	L1D_cache_core[48]: Access = 5952, Miss = 4765, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 40985
	L1D_cache_core[49]: Access = 5696, Miss = 4575, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 39591
	L1D_cache_core[50]: Access = 5856, Miss = 4639, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 39544
	L1D_cache_core[51]: Access = 5728, Miss = 4536, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 41473
	L1D_cache_core[52]: Access = 5696, Miss = 4595, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 41113
	L1D_cache_core[53]: Access = 5472, Miss = 4337, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 41074
	L1D_cache_core[54]: Access = 5600, Miss = 4469, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 39128
	L1D_cache_core[55]: Access = 5440, Miss = 4329, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 42643
	L1D_cache_core[56]: Access = 5504, Miss = 4355, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 40734
	L1D_cache_core[57]: Access = 5760, Miss = 4585, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 39883
	L1D_cache_core[58]: Access = 5632, Miss = 4503, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 40657
	L1D_cache_core[59]: Access = 5632, Miss = 4470, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 41001
	L1D_total_cache_accesses = 257856
	L1D_total_cache_misses = 210265
	L1D_total_cache_miss_rate = 0.8154
	L1D_total_cache_pending_hits = 779
	L1D_total_cache_reservation_fails = 1842000
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 135578
	L1C_total_cache_misses = 1912
	L1C_total_cache_miss_rate = 0.0141
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 2697710
	L1T_total_cache_misses = 3165
	L1T_total_cache_miss_rate = 0.0012
	L1T_total_cache_pending_hits = 2694545
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 284
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 779
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 118097
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 425244
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 133666
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1912
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2694545
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 3165
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 46528
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 92168
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1416756
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4699746
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 83889
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 40448
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
20571, 19269, 20449, 19086, 20131, 18790, 20502, 19132, 19445, 18123, 18632, 17473, 18282, 17120, 18262, 17078, 
gpgpu_n_tot_thrd_icount = 297731296
gpgpu_n_tot_w_icount = 9304103
gpgpu_n_stall_shd_mem = 4322544
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 118097
gpgpu_n_mem_write_global = 138696
gpgpu_n_mem_texture = 3165
gpgpu_n_mem_const = 100
gpgpu_n_load_insn  = 3687904
gpgpu_n_store_insn = 3933056
gpgpu_n_shmem_insn = 29432020
gpgpu_n_tex_insn = 9018586
gpgpu_n_const_mem_insn = 3211264
gpgpu_n_param_mem_insn = 1102630
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 8640
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1860722
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3834531	W0_Idle:2959105	W0_Scoreboard:13641149	W1:0	W2:6160	W3:18406	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:59246	W17:0	W18:8640	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:1348623	W29:1534916	W30:0	W31:0	W32:6328584
Warp Occupancy Distribution:
Stall:1462631	W0_Idle:230473	W0_Scoreboard:2227627	W1:0	W2:6160	W3:18406	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:59246	W17:0	W18:8640	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:1348623	W29:1534916	W30:0	W31:0	W32:3016398
Warp Occupancy Distribution:
Stall:1179744	W0_Idle:1426156	W0_Scoreboard:5650842	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1656378
warp_utilization0: 0.312871
warp_utilization1: 0.604491
warp_utilization2: 0.167089
traffic_breakdown_coretomem[CONST_ACC_R] = 800 {8:100,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 944776 {8:118097,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 18171008 {40:4302,72:4354,136:130040,}
traffic_breakdown_coretomem[INST_ACC_R] = 95480 {8:11935,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 25320 {8:3165,}
traffic_breakdown_memtocore[CONST_ACC_R] = 7200 {72:100,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16061056 {136:118096,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1109568 {8:138696,}
traffic_breakdown_memtocore[INST_ACC_R] = 1621392 {136:11922,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 430304 {136:3164,}
maxmrqlatency = 1072 
maxdqlatency = 0 
maxmflatency = 2946 
averagemflatency = 543 
averagemflatency_1 = 582 
averagemflatency_2= 535 
averagemflatency_3 = 541 
averagemrqlatency_1 = 67 
averagemrqlatency_2 = 51 
averagemrqlatency_3 = 56 
max_icnt2mem_latency = 2350 
max_icnt2sh_latency = 247827 
mrq_lat_table:87089 	5357 	8230 	13726 	33197 	46779 	54088 	30849 	7262 	670 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	588 	497 	451 	33230 	99644 	110374 	15088 	184 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	52466 	25327 	22030 	33862 	75520 	50779 	11137 	869 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	57131 	61890 	2322 	17 	0 	0 	0 	0 	0 	0 	5120 	11292 	17523 	36746 	68015 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	4 	1 	4 	59 	153 	254 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        27        24        27        44        42        18        43        28        23        43        37        34        32        32        25 
dram[1]:        24        26        24        18        44        42        26        34        27        20        45        39        32        32        34        38 
dram[2]:        30        27        19        18        45        37        18        22        25        18        39        38        32        32        29        40 
dram[3]:        22        23        28        18        41        44        24        23        19        19        48        44        32        32        39        43 
dram[4]:        22        26        19        21        39        41        26        24        18        21        46        34        32        32        36        42 
dram[5]:        24        24        17        19        42        44        25        47        18        25        44        29        32        32        25        38 
maximum service time to same row:
dram[0]:      6275      6720      8072      6568      7101      6754      6690      6176      7061      7212      7447      6367     10696     10538      6629      6610 
dram[1]:      5900      6038      8379      5977      6901      7039      6848      6537      6852      7400      7082      7240     10590     10481      6555      6602 
dram[2]:      6574      5870      8386      5025      6838      6591      6398      6500      6786      6863      6709      6899     10722     10483      6527      6926 
dram[3]:      6361      4285      8311      5041      6894      6825      6856      6556      7503      7232      7537      6922     10658     10526      6731      6772 
dram[4]:      6763      5792      7603      4323      6498      7042      6448      6666      7016      7417      7614      7151     10566     10575      6485      7063 
dram[5]:      6527      7103      7599      4955      6201      7010      6791      6965      6577      7113      7423      7255     10386     10631      7093      6722 
average row accesses per activate:
dram[0]:  2.092567  2.110563  2.125544  2.087757  2.222714  2.377255  2.228889  2.247591  2.156250  2.136655  2.179280  2.114836  2.313526  2.321345  2.267574  2.319315 
dram[1]:  2.102185  2.081194  2.150585  2.135740  2.251297  2.279456  2.179008  2.249256  2.152422  2.106592  2.095272  2.196468  2.277266  2.333073  2.313665  2.237809 
dram[2]:  2.162436  2.091865  2.133430  2.029351  2.412510  2.322506  2.261228  2.229532  2.166065  2.158083  2.160494  2.267830  2.318288  2.278549  2.258503  2.283856 
dram[3]:  2.126062  2.028649  2.126996  2.145231  2.331293  2.329738  2.265123  2.282919  2.111189  2.072364  2.164343  2.129009  2.398387  2.278461  2.277820  2.388535 
dram[4]:  2.077030  2.089770  1.996594  2.091614  2.283866  2.357420  2.207478  2.252976  2.138732  2.128895  2.130122  2.196600  2.311577  2.223388  2.271135  2.383638 
dram[5]:  2.056396  2.079917  2.083157  2.094566  2.300380  2.356978  2.205128  2.296241  2.088194  2.106694  2.102691  2.187821  2.282308  2.223388  2.355556  2.272936 
average row locality = 287249/130524 = 2.200737
average row locality_1 = 130865/63368 = 2.065159
average row locality_2 = 79599/33441 = 2.380282
average row locality_3 = 76785/33715 = 2.277473
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1579      1598      1553      1568      1624      1639      1601      1613      1620      1585      1582      1577      1564      1578      1597      1586 
dram[1]:      1582      1598      1561      1583      1641      1633      1613      1612      1611      1592      1590      1588      1572      1583      1586      1586 
dram[2]:      1588      1586      1568      1584      1658      1611      1612      1630      1586      1606      1580      1598      1576      1565      1594      1592 
dram[3]:      1598      1579      1547      1592      1658      1646      1625      1617      1608      1587      1565      1581      1580      1567      1577      1611 
dram[4]:      1595      1595      1557      1581      1612      1650      1592      1618      1610      1600      1571      1576      1583      1579      1590      1595 
dram[5]:      1582      1597      1579      1591      1641      1662      1603      1633      1597      1606      1583      1588      1567      1578      1571      1579 
total reads: 153128
bank skew: 1662/1547 = 1.07
chip skew: 25557/25464 = 1.00
number of total write accesses:
dram[0]:      1405      1399      1376      1382      1390      1392      1408      1419      1416      1417      1384      1388      1395      1391      1403      1392 
dram[1]:      1401      1401      1381      1375      1396      1385      1418      1411      1411      1412      1379      1397      1393      1401      1394      1397 
dram[2]:      1394      1397      1374      1389      1389      1392      1409      1420      1414      1411      1395      1391      1403      1388      1394      1393 
dram[3]:      1404      1395      1384      1377      1389      1378      1408      1417      1411      1420      1385      1406      1394      1395      1391      1389 
dram[4]:      1398      1408      1374      1387      1389      1384      1419      1410      1427      1406      1392      1396      1392      1387      1392      1406 
dram[5]:      1408      1396      1377      1377      1384      1395      1407      1421      1410      1415      1386      1394      1400      1388      1397      1394 
total reads: 134121
bank skew: 1427/1374 = 1.04
chip skew: 22367/22343 = 1.00
average mf latency per bank:
dram[0]:        479       485       461       476       498       529       496       514       467       490       480       495       468       482       482       512
dram[1]:        483       482       470       481       513       524       502       511       477       491       485       490       482       489       494       516
dram[2]:        482       490       469       481       514       533       510       511       480       492       490       498       482       483       495       514
dram[3]:        479       461       474       466       511       516       508       500       479       481       488       480       485       470       503       497
dram[4]:        481       472       464       473       517       522       505       506       482       483       483       490       470       479       502       498
dram[5]:        495       470       483       472       536       523       513       493       498       480       499       485       490       470       516       507
maximum mf latency per bank:
dram[0]:       2353      2029      2671      1811      1907      2422      1870      1865      2880      2007      2079      2081      2404      2129      2338      2167
dram[1]:       2392      2131      2178      2338      1832      2357      2295      2137      2278      2327      2078      2257      2534      2061      2340      2144
dram[2]:       2946      2320      2122      2673      1967      2096      2429      2289      2232      1867      2395      2036      2855      2260      2586      2121
dram[3]:       2160      2534      1968      2285      2154      1910      2095      2145      2081      2350      2331      1894      2445      1832      2455      2109
dram[4]:       2027      2625      2143      2256      2333      2137      1966      1872      2589      2615      2319      2180      2002      2286      2451      2065
dram[5]:       2255      2196      2184      2360      2202      2014      2112      1916      2168      2621      2564      2138      2121      2136      2390      2201
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=327132 n_nop=189339 n_act=21709 n_pre=21693 n_req=32589 n_req_1=6597 n_req_2=13312 n_req_3=12680 n_rd=50928 n_write=43463 bw_util=0.3908 bw_util_1=0.07302 bw_util_2=0.1628 bw_util_3=0.155 blp=8.351114 blp_1= 2.244263 blp_2= 2.884897 blp_3= 2.868507
 n_activity=285791 dram_eff=0.4474 dram_eff_1=0.08358 dram_eff_2=0.1863 dram_eff_3=0.1775
bk0: 3158a 189009i bk1: 3196a 185705i bk2: 3106a 189391i bk3: 3136a 187131i bk4: 3248a 179152i bk5: 3278a 176448i bk6: 3202a 172759i bk7: 3226a 172415i bk8: 3240a 191952i bk9: 3170a 185221i bk10: 3164a 184564i bk11: 3154a 179368i bk12: 3128a 185521i bk13: 3156a 179270i bk14: 3194a 173113i bk15: 3172a 169157i 
bw_dist = 0.073	0.163	0.155	0.483	0.126
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.8381
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=327132 n_nop=188958 n_act=21829 n_pre=21813 n_req=32686 n_req_1=6573 n_req_2=13273 n_req_3=12840 n_rd=51062 n_write=43470 bw_util=0.3921 bw_util_1=0.07283 bw_util_2=0.1623 bw_util_3=0.157 blp=8.412506 blp_1= 2.226149 blp_2= 2.913706 blp_3= 2.877081
 n_activity=285445 dram_eff=0.4494 dram_eff_1=0.08346 dram_eff_2=0.186 dram_eff_3=0.1799
bk0: 3164a 189821i bk1: 3196a 185513i bk2: 3122a 191616i bk3: 3166a 183746i bk4: 3282a 179247i bk5: 3266a 171092i bk6: 3226a 173154i bk7: 3224a 172987i bk8: 3222a 187926i bk9: 3184a 182676i bk10: 3180a 183466i bk11: 3176a 180082i bk12: 3144a 181810i bk13: 3166a 179770i bk14: 3172a 172817i bk15: 3172a 170324i 
bw_dist = 0.073	0.162	0.157	0.480	0.127
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.8233
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=327132 n_nop=189386 n_act=21598 n_pre=21582 n_req=32658 n_req_1=6532 n_req_2=13342 n_req_3=12784 n_rd=51068 n_write=43498 bw_util=0.3919 bw_util_1=0.07248 bw_util_2=0.1631 bw_util_3=0.1563 blp=8.387149 blp_1= 2.219672 blp_2= 2.920863 blp_3= 2.870259
 n_activity=285414 dram_eff=0.4492 dram_eff_1=0.08308 dram_eff_2=0.187 dram_eff_3=0.1792
bk0: 3176a 189608i bk1: 3172a 184100i bk2: 3136a 189424i bk3: 3168a 181192i bk4: 3316a 177299i bk5: 3222a 176464i bk6: 3224a 175381i bk7: 3260a 170465i bk8: 3172a 189660i bk9: 3212a 185379i bk10: 3160a 183616i bk11: 3196a 180608i bk12: 3152a 185054i bk13: 3130a 179891i bk14: 3188a 175294i bk15: 3184a 170243i 
bw_dist = 0.072	0.163	0.156	0.481	0.128
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.7636
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=327132 n_nop=189311 n_act=21659 n_pre=21643 n_req=32709 n_req_1=6571 n_req_2=13328 n_req_3=12810 n_rd=51076 n_write=43443 bw_util=0.3923 bw_util_1=0.07275 bw_util_2=0.163 bw_util_3=0.1566 blp=8.375746 blp_1= 2.228905 blp_2= 2.898859 blp_3= 2.864684
 n_activity=285485 dram_eff=0.4496 dram_eff_1=0.08336 dram_eff_2=0.1867 dram_eff_3=0.1795
bk0: 3196a 190697i bk1: 3158a 187748i bk2: 3094a 189801i bk3: 3184a 184690i bk4: 3316a 180031i bk5: 3292a 172997i bk6: 3250a 174077i bk7: 3234a 169830i bk8: 3216a 186939i bk9: 3174a 187045i bk10: 3130a 186362i bk11: 3162a 178915i bk12: 3160a 181949i bk13: 3134a 181908i bk14: 3154a 172970i bk15: 3222a 168690i 
bw_dist = 0.073	0.163	0.157	0.480	0.127
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.7559
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=327132 n_nop=188977 n_act=21843 n_pre=21827 n_req=32646 n_req_1=6590 n_req_2=13247 n_req_3=12809 n_rd=51008 n_write=43477 bw_util=0.3915 bw_util_1=0.07289 bw_util_2=0.162 bw_util_3=0.1566 blp=8.397207 blp_1= 2.223322 blp_2= 2.892152 blp_3= 2.905440
 n_activity=285427 dram_eff=0.4487 dram_eff_1=0.08355 dram_eff_2=0.1856 dram_eff_3=0.1795
bk0: 3190a 189296i bk1: 3190a 184119i bk2: 3114a 188431i bk3: 3162a 185321i bk4: 3224a 179358i bk5: 3300a 175458i bk6: 3184a 171705i bk7: 3236a 169611i bk8: 3220a 187003i bk9: 3200a 186190i bk10: 3142a 186770i bk11: 3152a 181975i bk12: 3166a 186091i bk13: 3158a 180490i bk14: 3180a 171203i bk15: 3190a 170991i 
bw_dist = 0.073	0.162	0.157	0.481	0.127
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.8776
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=327132 n_nop=188807 n_act=21887 n_pre=21871 n_req=32767 n_req_1=6593 n_req_2=13274 n_req_3=12900 n_rd=51114 n_write=43453 bw_util=0.393 bw_util_1=0.073 bw_util_2=0.1623 bw_util_3=0.1577 blp=8.367748 blp_1= 2.240694 blp_2= 2.901409 blp_3= 2.894640
 n_activity=286208 dram_eff=0.4492 dram_eff_1=0.08344 dram_eff_2=0.1855 dram_eff_3=0.1803
bk0: 3164a 187538i bk1: 3194a 185118i bk2: 3158a 187161i bk3: 3182a 182317i bk4: 3282a 177883i bk5: 3324a 171729i bk6: 3206a 177087i bk7: 3266a 167392i bk8: 3194a 189765i bk9: 3212a 184376i bk10: 3166a 184147i bk11: 3176a 181161i bk12: 3134a 182693i bk13: 3156a 181944i bk14: 3142a 176518i bk15: 3158a 170983i 
bw_dist = 0.073	0.162	0.158	0.482	0.125
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.8824

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22289, Miss = 12720, Miss_rate = 0.571, Pending_hits = 536, Reservation_fails = 2195
L2_cache_bank[1]: Access = 22375, Miss = 12744, Miss_rate = 0.570, Pending_hits = 537, Reservation_fails = 5344
L2_cache_bank[2]: Access = 22356, Miss = 12756, Miss_rate = 0.571, Pending_hits = 527, Reservation_fails = 1674
L2_cache_bank[3]: Access = 22349, Miss = 12775, Miss_rate = 0.572, Pending_hits = 514, Reservation_fails = 5510
L2_cache_bank[4]: Access = 22782, Miss = 12762, Miss_rate = 0.560, Pending_hits = 518, Reservation_fails = 3879
L2_cache_bank[5]: Access = 22364, Miss = 12772, Miss_rate = 0.571, Pending_hits = 513, Reservation_fails = 6734
L2_cache_bank[6]: Access = 22807, Miss = 12758, Miss_rate = 0.559, Pending_hits = 539, Reservation_fails = 2548
L2_cache_bank[7]: Access = 22413, Miss = 12780, Miss_rate = 0.570, Pending_hits = 545, Reservation_fails = 4697
L2_cache_bank[8]: Access = 22949, Miss = 12710, Miss_rate = 0.554, Pending_hits = 565, Reservation_fails = 5810
L2_cache_bank[9]: Access = 22977, Miss = 12795, Miss_rate = 0.557, Pending_hits = 550, Reservation_fails = 6055
L2_cache_bank[10]: Access = 23189, Miss = 12723, Miss_rate = 0.549, Pending_hits = 562, Reservation_fails = 4854
L2_cache_bank[11]: Access = 23140, Miss = 12834, Miss_rate = 0.555, Pending_hits = 588, Reservation_fails = 5110
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 22289, Miss = 12720 (0.571), PendingHit = 536 (0.024)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 22375, Miss = 12744 (0.57), PendingHit = 537 (0.024)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 22356, Miss = 12756 (0.571), PendingHit = 527 (0.0236)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 22349, Miss = 12775 (0.572), PendingHit = 514 (0.023)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 22782, Miss = 12762 (0.56), PendingHit = 518 (0.0227)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 22364, Miss = 12772 (0.571), PendingHit = 513 (0.0229)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 22807, Miss = 12758 (0.559), PendingHit = 539 (0.0236)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 22413, Miss = 12780 (0.57), PendingHit = 545 (0.0243)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 22949, Miss = 12710 (0.554), PendingHit = 565 (0.0246)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 22977, Miss = 12795 (0.557), PendingHit = 550 (0.0239)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 23189, Miss = 12723 (0.549), PendingHit = 562 (0.0242)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 23140, Miss = 12834 (0.555), PendingHit = 588 (0.0254)
L2 Cache Total Miss Rate = 0.563
Stream 1: L2 Cache Miss Rate = 0.455
Stream 2: L2 Cache Miss Rate = 0.587
Stream 3: L2 Cache Miss Rate = 0.545
Stream 1: Accesses  = 38314
Stream 1: Misses  = 17432
Stream 2: Accesses  = 116848
Stream 2: Misses  = 68606
Stream 3: Accesses  = 155142
Stream 3: Misses  = 84523
Stream 1+2: Accesses  = 155162
Stream 1+2: Misses  = 86038
Stream 1+2+3: Accesses  = 310304
Stream 1+2+3: Misses  = 170561
Total Accesses  = 271990
MPKI-CORES
CORE_L2MPKI_0	0.102
CORE_L2MPKI_1	0.099
CORE_L2MPKI_2	0.099
CORE_L2MPKI_3	0.100
CORE_L2MPKI_4	0.101
CORE_L2MPKI_5	0.097
CORE_L2MPKI_6	0.097
CORE_L2MPKI_7	0.095
CORE_L2MPKI_8	0.097
CORE_L2MPKI_9	0.097
CORE_L2MPKI_10	0.098
CORE_L2MPKI_11	0.096
CORE_L2MPKI_12	0.097
CORE_L2MPKI_13	0.095
CORE_L2MPKI_14	0.094
CORE_L2MPKI_15	0.095
CORE_L2MPKI_16	0.098
CORE_L2MPKI_17	0.097
CORE_L2MPKI_18	0.096
CORE_L2MPKI_19	0.096
CORE_L2MPKI_20	1.275
CORE_L2MPKI_21	1.333
CORE_L2MPKI_22	1.313
CORE_L2MPKI_23	1.289
CORE_L2MPKI_24	1.292
CORE_L2MPKI_25	1.317
CORE_L2MPKI_26	1.318
CORE_L2MPKI_27	1.309
CORE_L2MPKI_28	1.309
CORE_L2MPKI_29	1.303
CORE_L2MPKI_30	1.292
CORE_L2MPKI_31	1.272
CORE_L2MPKI_32	1.267
CORE_L2MPKI_33	1.279
CORE_L2MPKI_34	1.306
CORE_L2MPKI_35	1.281
CORE_L2MPKI_36	1.301
CORE_L2MPKI_37	1.281
CORE_L2MPKI_38	1.289
CORE_L2MPKI_39	1.264
CORE_L2MPKI_40	1.260
CORE_L2MPKI_41	1.242
CORE_L2MPKI_42	1.243
CORE_L2MPKI_43	1.268
CORE_L2MPKI_44	1.281
CORE_L2MPKI_45	1.264
CORE_L2MPKI_46	1.275
CORE_L2MPKI_47	1.291
CORE_L2MPKI_48	1.268
CORE_L2MPKI_49	1.259
CORE_L2MPKI_50	1.255
CORE_L2MPKI_51	1.283
CORE_L2MPKI_52	1.256
CORE_L2MPKI_53	1.294
CORE_L2MPKI_54	1.275
CORE_L2MPKI_55	1.280
CORE_L2MPKI_56	1.277
CORE_L2MPKI_57	1.237
CORE_L2MPKI_58	1.269
CORE_L2MPKI_59	1.253
Avg_MPKI_Stream1= 0.097
Avg_MPKI_Stream2= 1.294
Avg_MPKI_Stream3= 1.266
MISSES-CORES
CORE_MISSES_0	921
CORE_MISSES_1	895
CORE_MISSES_2	881
CORE_MISSES_3	897
CORE_MISSES_4	894
CORE_MISSES_5	873
CORE_MISSES_6	863
CORE_MISSES_7	856
CORE_MISSES_8	877
CORE_MISSES_9	861
CORE_MISSES_10	872
CORE_MISSES_11	856
CORE_MISSES_12	869
CORE_MISSES_13	851
CORE_MISSES_14	842
CORE_MISSES_15	855
CORE_MISSES_16	876
CORE_MISSES_17	866
CORE_MISSES_18	863
CORE_MISSES_19	864
CORE_MISSES_20	3433
CORE_MISSES_21	3510
CORE_MISSES_22	3478
CORE_MISSES_23	3433
CORE_MISSES_24	3499
CORE_MISSES_25	3545
CORE_MISSES_26	3529
CORE_MISSES_27	3639
CORE_MISSES_28	3405
CORE_MISSES_29	3390
CORE_MISSES_30	3419
CORE_MISSES_31	3384
CORE_MISSES_32	3391
CORE_MISSES_33	3442
CORE_MISSES_34	3398
CORE_MISSES_35	3258
CORE_MISSES_36	3289
CORE_MISSES_37	3352
CORE_MISSES_38	3374
CORE_MISSES_39	3438
CORE_MISSES_40	3409
CORE_MISSES_41	3470
CORE_MISSES_42	3382
CORE_MISSES_43	3355
CORE_MISSES_44	3391
CORE_MISSES_45	3476
CORE_MISSES_46	3449
CORE_MISSES_47	3377
CORE_MISSES_48	3486
CORE_MISSES_49	3313
CORE_MISSES_50	3396
CORE_MISSES_51	3396
CORE_MISSES_52	3304
CORE_MISSES_53	3271
CORE_MISSES_54	3298
CORE_MISSES_55	3216
CORE_MISSES_56	3247
CORE_MISSES_57	3291
CORE_MISSES_58	3303
CORE_MISSES_59	3261
L2_MISSES = 153129
L2_total_cache_accesses = 271990
L2_total_cache_misses = 153129
L2_total_cache_miss_rate = 0.5630
L2_total_cache_pending_hits = 6494
L2_total_cache_reservation_fails = 54410
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2699
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 372
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 115026
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 30038
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 2620
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 248
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 297
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 3561
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 95769
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5377
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37550
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2124
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 11187
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 491
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 254
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 18587
L2_cache_data_port_util = 0.256
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=804906
icnt_total_pkts_simt_to_mem=805163
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =     722.5367
gpu_ipc_2 =     213.8724
gpu_ipc_3 =     213.8130
gpu_tot_sim_cycle_stream_1 = 247827
gpu_tot_sim_cycle_stream_2 = 247813
gpu_tot_sim_cycle_stream_3 = 247814
gpu_sim_insn_1 = 179064111
gpu_sim_insn_2 = 53000352
gpu_sim_insn_3 = 52985856
gpu_sim_cycle = 247828
gpu_sim_insn = 285050319
gpu_ipc =    1150.1941
gpu_tot_sim_cycle = 247828
gpu_tot_sim_insn = 285050319
gpu_tot_ipc =    1150.1941
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 867811
gpu_stall_icnt2sh    = 146208
gpu_total_sim_rate=360823

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4783635
	L1I_total_cache_misses = 83889
	L1I_total_cache_miss_rate = 0.0175
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 40448
L1D_cache:
	L1D_cache_core[0]: Access = 1440, Miss = 1378, Miss_rate = 0.957, Pending_hits = 50, Reservation_fails = 6067
	L1D_cache_core[1]: Access = 1448, Miss = 1404, Miss_rate = 0.970, Pending_hits = 36, Reservation_fails = 9937
	L1D_cache_core[2]: Access = 1436, Miss = 1385, Miss_rate = 0.964, Pending_hits = 44, Reservation_fails = 9291
	L1D_cache_core[3]: Access = 1408, Miss = 1352, Miss_rate = 0.960, Pending_hits = 39, Reservation_fails = 9898
	L1D_cache_core[4]: Access = 1440, Miss = 1377, Miss_rate = 0.956, Pending_hits = 49, Reservation_fails = 10770
	L1D_cache_core[5]: Access = 1448, Miss = 1396, Miss_rate = 0.964, Pending_hits = 32, Reservation_fails = 9832
	L1D_cache_core[6]: Access = 1456, Miss = 1395, Miss_rate = 0.958, Pending_hits = 45, Reservation_fails = 12380
	L1D_cache_core[7]: Access = 1416, Miss = 1360, Miss_rate = 0.960, Pending_hits = 36, Reservation_fails = 10732
	L1D_cache_core[8]: Access = 1392, Miss = 1331, Miss_rate = 0.956, Pending_hits = 48, Reservation_fails = 8440
	L1D_cache_core[9]: Access = 1408, Miss = 1353, Miss_rate = 0.961, Pending_hits = 35, Reservation_fails = 9788
	L1D_cache_core[10]: Access = 1392, Miss = 1343, Miss_rate = 0.965, Pending_hits = 32, Reservation_fails = 12232
	L1D_cache_core[11]: Access = 1400, Miss = 1366, Miss_rate = 0.976, Pending_hits = 21, Reservation_fails = 13002
	L1D_cache_core[12]: Access = 1408, Miss = 1368, Miss_rate = 0.972, Pending_hits = 30, Reservation_fails = 9111
	L1D_cache_core[13]: Access = 1440, Miss = 1389, Miss_rate = 0.965, Pending_hits = 40, Reservation_fails = 11365
	L1D_cache_core[14]: Access = 1416, Miss = 1361, Miss_rate = 0.961, Pending_hits = 38, Reservation_fails = 9060
	L1D_cache_core[15]: Access = 1440, Miss = 1390, Miss_rate = 0.965, Pending_hits = 36, Reservation_fails = 12645
	L1D_cache_core[16]: Access = 1456, Miss = 1397, Miss_rate = 0.959, Pending_hits = 49, Reservation_fails = 9564
	L1D_cache_core[17]: Access = 1436, Miss = 1371, Miss_rate = 0.955, Pending_hits = 43, Reservation_fails = 7591
	L1D_cache_core[18]: Access = 1400, Miss = 1347, Miss_rate = 0.962, Pending_hits = 38, Reservation_fails = 11515
	L1D_cache_core[19]: Access = 1400, Miss = 1354, Miss_rate = 0.967, Pending_hits = 38, Reservation_fails = 9490
	L1D_cache_core[20]: Access = 5824, Miss = 4617, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 41219
	L1D_cache_core[21]: Access = 5696, Miss = 4539, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 39960
	L1D_cache_core[22]: Access = 5728, Miss = 4597, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 42821
	L1D_cache_core[23]: Access = 5760, Miss = 4574, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 40800
	L1D_cache_core[24]: Access = 5856, Miss = 4687, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 47091
	L1D_cache_core[25]: Access = 5824, Miss = 4628, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 43620
	L1D_cache_core[26]: Access = 5792, Miss = 4569, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 41630
	L1D_cache_core[27]: Access = 6016, Miss = 4790, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 39646
	L1D_cache_core[28]: Access = 5632, Miss = 4472, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 36723
	L1D_cache_core[29]: Access = 5632, Miss = 4459, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 39229
	L1D_cache_core[30]: Access = 5728, Miss = 4561, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 39517
	L1D_cache_core[31]: Access = 5760, Miss = 4575, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 40832
	L1D_cache_core[32]: Access = 5792, Miss = 4666, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 45693
	L1D_cache_core[33]: Access = 5824, Miss = 4622, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 40035
	L1D_cache_core[34]: Access = 5632, Miss = 4476, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 39074
	L1D_cache_core[35]: Access = 5504, Miss = 4364, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 42084
	L1D_cache_core[36]: Access = 5472, Miss = 4350, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 41373
	L1D_cache_core[37]: Access = 5664, Miss = 4515, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 43881
	L1D_cache_core[38]: Access = 5664, Miss = 4499, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 39950
	L1D_cache_core[39]: Access = 5888, Miss = 4631, Miss_rate = 0.787, Pending_hits = 0, Reservation_fails = 38291
	L1D_cache_core[40]: Access = 5856, Miss = 4726, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 39592
	L1D_cache_core[41]: Access = 6048, Miss = 4928, Miss_rate = 0.815, Pending_hits = 0, Reservation_fails = 43064
	L1D_cache_core[42]: Access = 5888, Miss = 4706, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 42556
	L1D_cache_core[43]: Access = 5728, Miss = 4569, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 42541
	L1D_cache_core[44]: Access = 5728, Miss = 4571, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 40780
	L1D_cache_core[45]: Access = 5952, Miss = 4765, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 38531
	L1D_cache_core[46]: Access = 5856, Miss = 4694, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 39732
	L1D_cache_core[47]: Access = 5664, Miss = 4540, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 41199
	L1D_cache_core[48]: Access = 5952, Miss = 4765, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 40985
	L1D_cache_core[49]: Access = 5696, Miss = 4575, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 39591
	L1D_cache_core[50]: Access = 5856, Miss = 4639, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 39544
	L1D_cache_core[51]: Access = 5728, Miss = 4536, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 41473
	L1D_cache_core[52]: Access = 5696, Miss = 4595, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 41113
	L1D_cache_core[53]: Access = 5472, Miss = 4337, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 41074
	L1D_cache_core[54]: Access = 5600, Miss = 4469, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 39128
	L1D_cache_core[55]: Access = 5440, Miss = 4329, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 42643
	L1D_cache_core[56]: Access = 5504, Miss = 4355, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 40734
	L1D_cache_core[57]: Access = 5760, Miss = 4585, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 39883
	L1D_cache_core[58]: Access = 5632, Miss = 4503, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 40657
	L1D_cache_core[59]: Access = 5632, Miss = 4470, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 41001
	L1D_total_cache_accesses = 257856
	L1D_total_cache_misses = 210265
	L1D_total_cache_miss_rate = 0.8154
	L1D_total_cache_pending_hits = 779
	L1D_total_cache_reservation_fails = 1842000
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 135578
	L1C_total_cache_misses = 1912
	L1C_total_cache_miss_rate = 0.0141
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 2697710
	L1T_total_cache_misses = 3165
	L1T_total_cache_miss_rate = 0.0012
	L1T_total_cache_pending_hits = 2694545
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 284
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 779
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 118097
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 425244
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 133666
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1912
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 2694545
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 3165
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 46528
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 92168
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1416756
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4699746
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 83889
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 40448
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
20571, 19269, 20449, 19086, 20131, 18790, 20502, 19132, 19445, 18123, 18632, 17473, 18282, 17120, 18262, 17078, 
gpgpu_n_tot_thrd_icount = 297731296
gpgpu_n_tot_w_icount = 9304103
gpgpu_n_stall_shd_mem = 4322544
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 118097
gpgpu_n_mem_write_global = 138696
gpgpu_n_mem_texture = 3165
gpgpu_n_mem_const = 100
gpgpu_n_load_insn  = 3687904
gpgpu_n_store_insn = 3933056
gpgpu_n_shmem_insn = 29432020
gpgpu_n_tex_insn = 9018586
gpgpu_n_const_mem_insn = 3211264
gpgpu_n_param_mem_insn = 1102630
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 8640
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1860722
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3834531	W0_Idle:2959105	W0_Scoreboard:13641149	W1:0	W2:6160	W3:18406	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:59246	W17:0	W18:8640	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:1348623	W29:1534916	W30:0	W31:0	W32:6328584
Warp Occupancy Distribution:
Stall:1462631	W0_Idle:230473	W0_Scoreboard:2227627	W1:0	W2:6160	W3:18406	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:59246	W17:0	W18:8640	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:1348623	W29:1534916	W30:0	W31:0	W32:3016398
Warp Occupancy Distribution:
Stall:1179744	W0_Idle:1426156	W0_Scoreboard:5650842	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1656378
warp_utilization0: 0.312871
warp_utilization1: 0.604491
warp_utilization2: 0.167089
traffic_breakdown_coretomem[CONST_ACC_R] = 800 {8:100,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 944776 {8:118097,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 18171008 {40:4302,72:4354,136:130040,}
traffic_breakdown_coretomem[INST_ACC_R] = 95480 {8:11935,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 25320 {8:3165,}
traffic_breakdown_memtocore[CONST_ACC_R] = 7200 {72:100,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16061056 {136:118096,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1109568 {8:138696,}
traffic_breakdown_memtocore[INST_ACC_R] = 1621392 {136:11922,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 430304 {136:3164,}
maxmrqlatency = 1072 
maxdqlatency = 0 
maxmflatency = 2946 
averagemflatency = 543 
averagemflatency_1 = 582 
averagemflatency_2= 535 
averagemflatency_3 = 541 
averagemrqlatency_1 = 67 
averagemrqlatency_2 = 51 
averagemrqlatency_3 = 56 
max_icnt2mem_latency = 2350 
max_icnt2sh_latency = 247827 
mrq_lat_table:87089 	5357 	8230 	13726 	33197 	46779 	54088 	30849 	7262 	670 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	588 	497 	451 	33230 	99644 	110374 	15088 	184 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	52466 	25327 	22030 	33862 	75520 	50779 	11137 	869 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	57131 	61890 	2322 	17 	0 	0 	0 	0 	0 	0 	5120 	11292 	17523 	36746 	68015 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	4 	1 	4 	59 	153 	254 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        27        24        27        44        42        18        43        28        23        43        37        34        32        32        25 
dram[1]:        24        26        24        18        44        42        26        34        27        20        45        39        32        32        34        38 
dram[2]:        30        27        19        18        45        37        18        22        25        18        39        38        32        32        29        40 
dram[3]:        22        23        28        18        41        44        24        23        19        19        48        44        32        32        39        43 
dram[4]:        22        26        19        21        39        41        26        24        18        21        46        34        32        32        36        42 
dram[5]:        24        24        17        19        42        44        25        47        18        25        44        29        32        32        25        38 
maximum service time to same row:
dram[0]:      6275      6720      8072      6568      7101      6754      6690      6176      7061      7212      7447      6367     10696     10538      6629      6610 
dram[1]:      5900      6038      8379      5977      6901      7039      6848      6537      6852      7400      7082      7240     10590     10481      6555      6602 
dram[2]:      6574      5870      8386      5025      6838      6591      6398      6500      6786      6863      6709      6899     10722     10483      6527      6926 
dram[3]:      6361      4285      8311      5041      6894      6825      6856      6556      7503      7232      7537      6922     10658     10526      6731      6772 
dram[4]:      6763      5792      7603      4323      6498      7042      6448      6666      7016      7417      7614      7151     10566     10575      6485      7063 
dram[5]:      6527      7103      7599      4955      6201      7010      6791      6965      6577      7113      7423      7255     10386     10631      7093      6722 
average row accesses per activate:
dram[0]:  2.092567  2.110563  2.125544  2.087757  2.222714  2.377255  2.228889  2.247591  2.156250  2.136655  2.179280  2.114836  2.313526  2.321345  2.267574  2.319315 
dram[1]:  2.102185  2.081194  2.150585  2.135740  2.251297  2.279456  2.179008  2.249256  2.152422  2.106592  2.095272  2.196468  2.277266  2.333073  2.313665  2.237809 
dram[2]:  2.162436  2.091865  2.133430  2.029351  2.412510  2.322506  2.261228  2.229532  2.166065  2.158083  2.160494  2.267830  2.318288  2.278549  2.258503  2.283856 
dram[3]:  2.126062  2.028649  2.126996  2.145231  2.331293  2.329738  2.265123  2.282919  2.111189  2.072364  2.164343  2.129009  2.398387  2.278461  2.277820  2.388535 
dram[4]:  2.077030  2.089770  1.996594  2.091614  2.283866  2.357420  2.207478  2.252976  2.138732  2.128895  2.130122  2.196600  2.311577  2.223388  2.271135  2.383638 
dram[5]:  2.056396  2.079917  2.083157  2.094566  2.300380  2.356978  2.205128  2.296241  2.088194  2.106694  2.102691  2.187821  2.282308  2.223388  2.355556  2.272936 
average row locality = 287249/130524 = 2.200737
average row locality_1 = 130865/63368 = 2.065159
average row locality_2 = 79599/33441 = 2.380282
average row locality_3 = 76785/33715 = 2.277473
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1579      1598      1553      1568      1624      1639      1601      1613      1620      1585      1582      1577      1564      1578      1597      1586 
dram[1]:      1582      1598      1561      1583      1641      1633      1613      1612      1611      1592      1590      1588      1572      1583      1586      1586 
dram[2]:      1588      1586      1568      1584      1658      1611      1612      1630      1586      1606      1580      1598      1576      1565      1594      1592 
dram[3]:      1598      1579      1547      1592      1658      1646      1625      1617      1608      1587      1565      1581      1580      1567      1577      1611 
dram[4]:      1595      1595      1557      1581      1612      1650      1592      1618      1610      1600      1571      1576      1583      1579      1590      1595 
dram[5]:      1582      1597      1579      1591      1641      1662      1603      1633      1597      1606      1583      1588      1567      1578      1571      1579 
total reads: 153128
bank skew: 1662/1547 = 1.07
chip skew: 25557/25464 = 1.00
number of total write accesses:
dram[0]:      1405      1399      1376      1382      1390      1392      1408      1419      1416      1417      1384      1388      1395      1391      1403      1392 
dram[1]:      1401      1401      1381      1375      1396      1385      1418      1411      1411      1412      1379      1397      1393      1401      1394      1397 
dram[2]:      1394      1397      1374      1389      1389      1392      1409      1420      1414      1411      1395      1391      1403      1388      1394      1393 
dram[3]:      1404      1395      1384      1377      1389      1378      1408      1417      1411      1420      1385      1406      1394      1395      1391      1389 
dram[4]:      1398      1408      1374      1387      1389      1384      1419      1410      1427      1406      1392      1396      1392      1387      1392      1406 
dram[5]:      1408      1396      1377      1377      1384      1395      1407      1421      1410      1415      1386      1394      1400      1388      1397      1394 
total reads: 134121
bank skew: 1427/1374 = 1.04
chip skew: 22367/22343 = 1.00
average mf latency per bank:
dram[0]:        479       485       461       476       498       529       496       514       467       490       480       495       468       482       482       512
dram[1]:        483       482       470       481       513       524       502       511       477       491       485       490       482       489       494       516
dram[2]:        482       490       469       481       514       533       510       511       480       492       490       498       482       483       495       514
dram[3]:        479       461       474       466       511       516       508       500       479       481       488       480       485       470       503       497
dram[4]:        481       472       464       473       517       522       505       506       482       483       483       490       470       479       502       498
dram[5]:        495       470       483       472       536       523       513       493       498       480       499       485       490       470       516       507
maximum mf latency per bank:
dram[0]:       2353      2029      2671      1811      1907      2422      1870      1865      2880      2007      2079      2081      2404      2129      2338      2167
dram[1]:       2392      2131      2178      2338      1832      2357      2295      2137      2278      2327      2078      2257      2534      2061      2340      2144
dram[2]:       2946      2320      2122      2673      1967      2096      2429      2289      2232      1867      2395      2036      2855      2260      2586      2121
dram[3]:       2160      2534      1968      2285      2154      1910      2095      2145      2081      2350      2331      1894      2445      1832      2455      2109
dram[4]:       2027      2625      2143      2256      2333      2137      1966      1872      2589      2615      2319      2180      2002      2286      2451      2065
dram[5]:       2255      2196      2184      2360      2202      2014      2112      1916      2168      2621      2564      2138      2121      2136      2390      2201
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=327132 n_nop=189339 n_act=21709 n_pre=21693 n_req=32589 n_req_1=6597 n_req_2=13312 n_req_3=12680 n_rd=50928 n_write=43463 bw_util=0.3908 bw_util_1=0.07302 bw_util_2=0.1628 bw_util_3=0.155 blp=8.351114 blp_1= 2.244263 blp_2= 2.884897 blp_3= 2.868507
 n_activity=285791 dram_eff=0.4474 dram_eff_1=0.08358 dram_eff_2=0.1863 dram_eff_3=0.1775
bk0: 3158a 189009i bk1: 3196a 185705i bk2: 3106a 189391i bk3: 3136a 187131i bk4: 3248a 179152i bk5: 3278a 176448i bk6: 3202a 172759i bk7: 3226a 172415i bk8: 3240a 191952i bk9: 3170a 185221i bk10: 3164a 184564i bk11: 3154a 179368i bk12: 3128a 185521i bk13: 3156a 179270i bk14: 3194a 173113i bk15: 3172a 169157i 
bw_dist = 0.073	0.163	0.155	0.483	0.126
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.8381
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=327132 n_nop=188958 n_act=21829 n_pre=21813 n_req=32686 n_req_1=6573 n_req_2=13273 n_req_3=12840 n_rd=51062 n_write=43470 bw_util=0.3921 bw_util_1=0.07283 bw_util_2=0.1623 bw_util_3=0.157 blp=8.412506 blp_1= 2.226149 blp_2= 2.913706 blp_3= 2.877081
 n_activity=285445 dram_eff=0.4494 dram_eff_1=0.08346 dram_eff_2=0.186 dram_eff_3=0.1799
bk0: 3164a 189821i bk1: 3196a 185513i bk2: 3122a 191616i bk3: 3166a 183746i bk4: 3282a 179247i bk5: 3266a 171092i bk6: 3226a 173154i bk7: 3224a 172987i bk8: 3222a 187926i bk9: 3184a 182676i bk10: 3180a 183466i bk11: 3176a 180082i bk12: 3144a 181810i bk13: 3166a 179770i bk14: 3172a 172817i bk15: 3172a 170324i 
bw_dist = 0.073	0.162	0.157	0.480	0.127
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.8233
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=327132 n_nop=189386 n_act=21598 n_pre=21582 n_req=32658 n_req_1=6532 n_req_2=13342 n_req_3=12784 n_rd=51068 n_write=43498 bw_util=0.3919 bw_util_1=0.07248 bw_util_2=0.1631 bw_util_3=0.1563 blp=8.387149 blp_1= 2.219672 blp_2= 2.920863 blp_3= 2.870259
 n_activity=285414 dram_eff=0.4492 dram_eff_1=0.08308 dram_eff_2=0.187 dram_eff_3=0.1792
bk0: 3176a 189608i bk1: 3172a 184100i bk2: 3136a 189424i bk3: 3168a 181192i bk4: 3316a 177299i bk5: 3222a 176464i bk6: 3224a 175381i bk7: 3260a 170465i bk8: 3172a 189660i bk9: 3212a 185379i bk10: 3160a 183616i bk11: 3196a 180608i bk12: 3152a 185054i bk13: 3130a 179891i bk14: 3188a 175294i bk15: 3184a 170243i 
bw_dist = 0.072	0.163	0.156	0.481	0.128
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.7636
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=327132 n_nop=189311 n_act=21659 n_pre=21643 n_req=32709 n_req_1=6571 n_req_2=13328 n_req_3=12810 n_rd=51076 n_write=43443 bw_util=0.3923 bw_util_1=0.07275 bw_util_2=0.163 bw_util_3=0.1566 blp=8.375746 blp_1= 2.228905 blp_2= 2.898859 blp_3= 2.864684
 n_activity=285485 dram_eff=0.4496 dram_eff_1=0.08336 dram_eff_2=0.1867 dram_eff_3=0.1795
bk0: 3196a 190697i bk1: 3158a 187748i bk2: 3094a 189801i bk3: 3184a 184690i bk4: 3316a 180031i bk5: 3292a 172997i bk6: 3250a 174077i bk7: 3234a 169830i bk8: 3216a 186939i bk9: 3174a 187045i bk10: 3130a 186362i bk11: 3162a 178915i bk12: 3160a 181949i bk13: 3134a 181908i bk14: 3154a 172970i bk15: 3222a 168690i 
bw_dist = 0.073	0.163	0.157	0.480	0.127
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.7559
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=327132 n_nop=188977 n_act=21843 n_pre=21827 n_req=32646 n_req_1=6590 n_req_2=13247 n_req_3=12809 n_rd=51008 n_write=43477 bw_util=0.3915 bw_util_1=0.07289 bw_util_2=0.162 bw_util_3=0.1566 blp=8.397207 blp_1= 2.223322 blp_2= 2.892152 blp_3= 2.905440
 n_activity=285427 dram_eff=0.4487 dram_eff_1=0.08355 dram_eff_2=0.1856 dram_eff_3=0.1795
bk0: 3190a 189296i bk1: 3190a 184119i bk2: 3114a 188431i bk3: 3162a 185321i bk4: 3224a 179358i bk5: 3300a 175458i bk6: 3184a 171705i bk7: 3236a 169611i bk8: 3220a 187003i bk9: 3200a 186190i bk10: 3142a 186770i bk11: 3152a 181975i bk12: 3166a 186091i bk13: 3158a 180490i bk14: 3180a 171203i bk15: 3190a 170991i 
bw_dist = 0.073	0.162	0.157	0.481	0.127
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.8776
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=327132 n_nop=188807 n_act=21887 n_pre=21871 n_req=32767 n_req_1=6593 n_req_2=13274 n_req_3=12900 n_rd=51114 n_write=43453 bw_util=0.393 bw_util_1=0.073 bw_util_2=0.1623 bw_util_3=0.1577 blp=8.367748 blp_1= 2.240694 blp_2= 2.901409 blp_3= 2.894640
 n_activity=286208 dram_eff=0.4492 dram_eff_1=0.08344 dram_eff_2=0.1855 dram_eff_3=0.1803
bk0: 3164a 187538i bk1: 3194a 185118i bk2: 3158a 187161i bk3: 3182a 182317i bk4: 3282a 177883i bk5: 3324a 171729i bk6: 3206a 177087i bk7: 3266a 167392i bk8: 3194a 189765i bk9: 3212a 184376i bk10: 3166a 184147i bk11: 3176a 181161i bk12: 3134a 182693i bk13: 3156a 181944i bk14: 3142a 176518i bk15: 3158a 170983i 
bw_dist = 0.073	0.162	0.158	0.482	0.125
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.8824

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22289, Miss = 12720, Miss_rate = 0.571, Pending_hits = 536, Reservation_fails = 2195
L2_cache_bank[1]: Access = 22375, Miss = 12744, Miss_rate = 0.570, Pending_hits = 537, Reservation_fails = 5344
L2_cache_bank[2]: Access = 22356, Miss = 12756, Miss_rate = 0.571, Pending_hits = 527, Reservation_fails = 1674
L2_cache_bank[3]: Access = 22349, Miss = 12775, Miss_rate = 0.572, Pending_hits = 514, Reservation_fails = 5510
L2_cache_bank[4]: Access = 22782, Miss = 12762, Miss_rate = 0.560, Pending_hits = 518, Reservation_fails = 3879
L2_cache_bank[5]: Access = 22364, Miss = 12772, Miss_rate = 0.571, Pending_hits = 513, Reservation_fails = 6734
L2_cache_bank[6]: Access = 22807, Miss = 12758, Miss_rate = 0.559, Pending_hits = 539, Reservation_fails = 2548
L2_cache_bank[7]: Access = 22413, Miss = 12780, Miss_rate = 0.570, Pending_hits = 545, Reservation_fails = 4697
L2_cache_bank[8]: Access = 22949, Miss = 12710, Miss_rate = 0.554, Pending_hits = 565, Reservation_fails = 5810
L2_cache_bank[9]: Access = 22977, Miss = 12795, Miss_rate = 0.557, Pending_hits = 550, Reservation_fails = 6055
L2_cache_bank[10]: Access = 23189, Miss = 12723, Miss_rate = 0.549, Pending_hits = 562, Reservation_fails = 4854
L2_cache_bank[11]: Access = 23140, Miss = 12834, Miss_rate = 0.555, Pending_hits = 588, Reservation_fails = 5110
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 22289, Miss = 12720 (0.571), PendingHit = 536 (0.024)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 22375, Miss = 12744 (0.57), PendingHit = 537 (0.024)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 22356, Miss = 12756 (0.571), PendingHit = 527 (0.0236)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 22349, Miss = 12775 (0.572), PendingHit = 514 (0.023)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 22782, Miss = 12762 (0.56), PendingHit = 518 (0.0227)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 22364, Miss = 12772 (0.571), PendingHit = 513 (0.0229)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 22807, Miss = 12758 (0.559), PendingHit = 539 (0.0236)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 22413, Miss = 12780 (0.57), PendingHit = 545 (0.0243)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 22949, Miss = 12710 (0.554), PendingHit = 565 (0.0246)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 22977, Miss = 12795 (0.557), PendingHit = 550 (0.0239)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 23189, Miss = 12723 (0.549), PendingHit = 562 (0.0242)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 23140, Miss = 12834 (0.555), PendingHit = 588 (0.0254)
L2 Cache Total Miss Rate = 0.563
Stream 1: L2 Cache Miss Rate = 0.455
Stream 2: L2 Cache Miss Rate = 0.587
Stream 3: L2 Cache Miss Rate = 0.545
Stream 1: Accesses  = 38314
Stream 1: Misses  = 17432
Stream 2: Accesses  = 116848
Stream 2: Misses  = 68606
Stream 3: Accesses  = 155142
Stream 3: Misses  = 84523
Stream 1+2: Accesses  = 155162
Stream 1+2: Misses  = 86038
Stream 1+2+3: Accesses  = 310304
Stream 1+2+3: Misses  = 170561
Total Accesses  = 271990
MPKI-CORES
CORE_L2MPKI_0	0.102
CORE_L2MPKI_1	0.099
CORE_L2MPKI_2	0.099
CORE_L2MPKI_3	0.100
CORE_L2MPKI_4	0.101
CORE_L2MPKI_5	0.097
CORE_L2MPKI_6	0.097
CORE_L2MPKI_7	0.095
CORE_L2MPKI_8	0.097
CORE_L2MPKI_9	0.097
CORE_L2MPKI_10	0.098
CORE_L2MPKI_11	0.096
CORE_L2MPKI_12	0.097
CORE_L2MPKI_13	0.095
CORE_L2MPKI_14	0.094
CORE_L2MPKI_15	0.095
CORE_L2MPKI_16	0.098
CORE_L2MPKI_17	0.097
CORE_L2MPKI_18	0.096
CORE_L2MPKI_19	0.096
CORE_L2MPKI_20	1.275
CORE_L2MPKI_21	1.333
CORE_L2MPKI_22	1.313
CORE_L2MPKI_23	1.289
CORE_L2MPKI_24	1.292
CORE_L2MPKI_25	1.317
CORE_L2MPKI_26	1.318
CORE_L2MPKI_27	1.309
CORE_L2MPKI_28	1.309
CORE_L2MPKI_29	1.303
CORE_L2MPKI_30	1.292
CORE_L2MPKI_31	1.272
CORE_L2MPKI_32	1.267
CORE_L2MPKI_33	1.279
CORE_L2MPKI_34	1.306
CORE_L2MPKI_35	1.281
CORE_L2MPKI_36	1.301
CORE_L2MPKI_37	1.281
CORE_L2MPKI_38	1.289
CORE_L2MPKI_39	1.264
CORE_L2MPKI_40	1.260
CORE_L2MPKI_41	1.242
CORE_L2MPKI_42	1.243
CORE_L2MPKI_43	1.268
CORE_L2MPKI_44	1.281
CORE_L2MPKI_45	1.264
CORE_L2MPKI_46	1.275
CORE_L2MPKI_47	1.291
CORE_L2MPKI_48	1.268
CORE_L2MPKI_49	1.259
CORE_L2MPKI_50	1.255
CORE_L2MPKI_51	1.283
CORE_L2MPKI_52	1.256
CORE_L2MPKI_53	1.294
CORE_L2MPKI_54	1.275
CORE_L2MPKI_55	1.280
CORE_L2MPKI_56	1.277
CORE_L2MPKI_57	1.237
CORE_L2MPKI_58	1.269
CORE_L2MPKI_59	1.253
Avg_MPKI_Stream1= 0.097
Avg_MPKI_Stream2= 1.294
Avg_MPKI_Stream3= 1.266
MISSES-CORES
CORE_MISSES_0	921
CORE_MISSES_1	895
CORE_MISSES_2	881
CORE_MISSES_3	897
CORE_MISSES_4	894
CORE_MISSES_5	873
CORE_MISSES_6	863
CORE_MISSES_7	856
CORE_MISSES_8	877
CORE_MISSES_9	861
CORE_MISSES_10	872
CORE_MISSES_11	856
CORE_MISSES_12	869
CORE_MISSES_13	851
CORE_MISSES_14	842
CORE_MISSES_15	855
CORE_MISSES_16	876
CORE_MISSES_17	866
CORE_MISSES_18	863
CORE_MISSES_19	864
CORE_MISSES_20	3433
CORE_MISSES_21	3510
CORE_MISSES_22	3478
CORE_MISSES_23	3433
CORE_MISSES_24	3499
CORE_MISSES_25	3545
CORE_MISSES_26	3529
CORE_MISSES_27	3639
CORE_MISSES_28	3405
CORE_MISSES_29	3390
CORE_MISSES_30	3419
CORE_MISSES_31	3384
CORE_MISSES_32	3391
CORE_MISSES_33	3442
CORE_MISSES_34	3398
CORE_MISSES_35	3258
CORE_MISSES_36	3289
CORE_MISSES_37	3352
CORE_MISSES_38	3374
CORE_MISSES_39	3438
CORE_MISSES_40	3409
CORE_MISSES_41	3470
CORE_MISSES_42	3382
CORE_MISSES_43	3355
CORE_MISSES_44	3391
CORE_MISSES_45	3476
CORE_MISSES_46	3449
CORE_MISSES_47	3377
CORE_MISSES_48	3486
CORE_MISSES_49	3313
CORE_MISSES_50	3396
CORE_MISSES_51	3396
CORE_MISSES_52	3304
CORE_MISSES_53	3271
CORE_MISSES_54	3298
CORE_MISSES_55	3216
CORE_MISSES_56	3247
CORE_MISSES_57	3291
CORE_MISSES_58	3303
CORE_MISSES_59	3261
L2_MISSES = 153129
L2_total_cache_accesses = 271990
L2_total_cache_misses = 153129
L2_total_cache_miss_rate = 0.5630
L2_total_cache_pending_hits = 6494
L2_total_cache_reservation_fails = 54410
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2699
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 372
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 115026
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 30038
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 2620
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 248
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 297
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 3561
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 95769
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5377
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37550
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2124
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 11187
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 491
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 254
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 18587
L2_cache_data_port_util = 0.256
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=804906
icnt_total_pkts_simt_to_mem=805163
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =     725.0266
gpu_ipc_2 =     212.8959
gpu_ipc_3 =     212.8952
gpu_tot_sim_cycle_stream_1 = 284452
gpu_tot_sim_cycle_stream_2 = 284436
gpu_tot_sim_cycle_stream_3 = 284437
gpu_sim_insn_1 = 206235255
gpu_sim_insn_2 = 60555264
gpu_sim_insn_3 = 60555264
gpu_sim_cycle = 284453
gpu_sim_insn = 327345783
gpu_ipc =    1150.7904
gpu_tot_sim_cycle = 284453
gpu_tot_sim_insn = 327345783
gpu_tot_ipc =    1150.7904
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 991711
gpu_stall_icnt2sh    = 163446
gpu_total_sim_rate=353505

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5493192
	L1I_total_cache_misses = 95310
	L1I_total_cache_miss_rate = 0.0174
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 44342
L1D_cache:
	L1D_cache_core[0]: Access = 1680, Miss = 1613, Miss_rate = 0.960, Pending_hits = 53, Reservation_fails = 6996
	L1D_cache_core[1]: Access = 1664, Miss = 1613, Miss_rate = 0.969, Pending_hits = 40, Reservation_fails = 10627
	L1D_cache_core[2]: Access = 1668, Miss = 1609, Miss_rate = 0.965, Pending_hits = 51, Reservation_fails = 11295
	L1D_cache_core[3]: Access = 1648, Miss = 1582, Miss_rate = 0.960, Pending_hits = 45, Reservation_fails = 11758
	L1D_cache_core[4]: Access = 1680, Miss = 1611, Miss_rate = 0.959, Pending_hits = 53, Reservation_fails = 11460
	L1D_cache_core[5]: Access = 1680, Miss = 1615, Miss_rate = 0.961, Pending_hits = 44, Reservation_fails = 11132
	L1D_cache_core[6]: Access = 1680, Miss = 1617, Miss_rate = 0.963, Pending_hits = 45, Reservation_fails = 12795
	L1D_cache_core[7]: Access = 1648, Miss = 1579, Miss_rate = 0.958, Pending_hits = 46, Reservation_fails = 12516
	L1D_cache_core[8]: Access = 1632, Miss = 1557, Miss_rate = 0.954, Pending_hits = 57, Reservation_fails = 10284
	L1D_cache_core[9]: Access = 1640, Miss = 1581, Miss_rate = 0.964, Pending_hits = 36, Reservation_fails = 10543
	L1D_cache_core[10]: Access = 1632, Miss = 1576, Miss_rate = 0.966, Pending_hits = 34, Reservation_fails = 12495
	L1D_cache_core[11]: Access = 1616, Miss = 1574, Miss_rate = 0.974, Pending_hits = 26, Reservation_fails = 13076
	L1D_cache_core[12]: Access = 1648, Miss = 1603, Miss_rate = 0.973, Pending_hits = 33, Reservation_fails = 10089
	L1D_cache_core[13]: Access = 1672, Miss = 1611, Miss_rate = 0.964, Pending_hits = 45, Reservation_fails = 12132
	L1D_cache_core[14]: Access = 1656, Miss = 1593, Miss_rate = 0.962, Pending_hits = 44, Reservation_fails = 11085
	L1D_cache_core[15]: Access = 1664, Miss = 1605, Miss_rate = 0.965, Pending_hits = 42, Reservation_fails = 14549
	L1D_cache_core[16]: Access = 1688, Miss = 1617, Miss_rate = 0.958, Pending_hits = 58, Reservation_fails = 11356
	L1D_cache_core[17]: Access = 1676, Miss = 1607, Miss_rate = 0.959, Pending_hits = 45, Reservation_fails = 8304
	L1D_cache_core[18]: Access = 1632, Miss = 1569, Miss_rate = 0.961, Pending_hits = 47, Reservation_fails = 13249
	L1D_cache_core[19]: Access = 1632, Miss = 1581, Miss_rate = 0.969, Pending_hits = 43, Reservation_fails = 10945
	L1D_cache_core[20]: Access = 6720, Miss = 5344, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 47653
	L1D_cache_core[21]: Access = 6560, Miss = 5220, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 45420
	L1D_cache_core[22]: Access = 6560, Miss = 5272, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 49346
	L1D_cache_core[23]: Access = 6624, Miss = 5276, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 47383
	L1D_cache_core[24]: Access = 6656, Miss = 5340, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 54607
	L1D_cache_core[25]: Access = 6592, Miss = 5228, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 49911
	L1D_cache_core[26]: Access = 6592, Miss = 5180, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 47436
	L1D_cache_core[27]: Access = 6848, Miss = 5446, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 45768
	L1D_cache_core[28]: Access = 6464, Miss = 5139, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 43898
	L1D_cache_core[29]: Access = 6400, Miss = 5074, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 45956
	L1D_cache_core[30]: Access = 6624, Miss = 5274, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 46990
	L1D_cache_core[31]: Access = 6592, Miss = 5222, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 47130
	L1D_cache_core[32]: Access = 6560, Miss = 5281, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 50946
	L1D_cache_core[33]: Access = 6624, Miss = 5258, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 46306
	L1D_cache_core[34]: Access = 6464, Miss = 5134, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 46229
	L1D_cache_core[35]: Access = 6336, Miss = 5026, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 47960
	L1D_cache_core[36]: Access = 6240, Miss = 4950, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 47578
	L1D_cache_core[37]: Access = 6432, Miss = 5106, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 50170
	L1D_cache_core[38]: Access = 6496, Miss = 5158, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 45150
	L1D_cache_core[39]: Access = 6688, Miss = 5247, Miss_rate = 0.785, Pending_hits = 0, Reservation_fails = 43898
	L1D_cache_core[40]: Access = 6720, Miss = 5431, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 46132
	L1D_cache_core[41]: Access = 6848, Miss = 5591, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 51864
	L1D_cache_core[42]: Access = 6720, Miss = 5363, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 48312
	L1D_cache_core[43]: Access = 6592, Miss = 5264, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 49809
	L1D_cache_core[44]: Access = 6592, Miss = 5256, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 46831
	L1D_cache_core[45]: Access = 6752, Miss = 5402, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 44834
	L1D_cache_core[46]: Access = 6656, Miss = 5321, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 46641
	L1D_cache_core[47]: Access = 6496, Miss = 5201, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 48272
	L1D_cache_core[48]: Access = 6720, Miss = 5419, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 47187
	L1D_cache_core[49]: Access = 6464, Miss = 5205, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 46170
	L1D_cache_core[50]: Access = 6688, Miss = 5312, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 45429
	L1D_cache_core[51]: Access = 6592, Miss = 5208, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 46495
	L1D_cache_core[52]: Access = 6528, Miss = 5267, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 48264
	L1D_cache_core[53]: Access = 6336, Miss = 5008, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 47208
	L1D_cache_core[54]: Access = 6368, Miss = 5069, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 45199
	L1D_cache_core[55]: Access = 6240, Miss = 4961, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 49166
	L1D_cache_core[56]: Access = 6368, Miss = 5046, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 45996
	L1D_cache_core[57]: Access = 6528, Miss = 5194, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 45741
	L1D_cache_core[58]: Access = 6400, Miss = 5123, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 47357
	L1D_cache_core[59]: Access = 6464, Miss = 5126, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 47167
	L1D_total_cache_accesses = 295280
	L1D_total_cache_misses = 240855
	L1D_total_cache_miss_rate = 0.8157
	L1D_total_cache_pending_hits = 887
	L1D_total_cache_reservation_fails = 2120495
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 154970
	L1C_total_cache_misses = 1912
	L1C_total_cache_miss_rate = 0.0123
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 3125574
	L1T_total_cache_misses = 3550
	L1T_total_cache_miss_rate = 0.0011
	L1T_total_cache_pending_hits = 3122024
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 887
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 134961
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 497001
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 153058
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1912
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 3122024
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 3550
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 53202
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 105894
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1623494
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5397882
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 95310
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 44342
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
23352, 22025, 23364, 21768, 23091, 21550, 23554, 22041, 22338, 20823, 21502, 20094, 21251, 19887, 21207, 19863, 
gpgpu_n_tot_thrd_icount = 341958848
gpgpu_n_tot_w_icount = 10686214
gpgpu_n_stall_shd_mem = 4999687
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 134961
gpgpu_n_mem_write_global = 159096
gpgpu_n_mem_texture = 3550
gpgpu_n_mem_const = 100
gpgpu_n_load_insn  = 4214752
gpgpu_n_store_insn = 4501184
gpgpu_n_shmem_insn = 33708836
gpgpu_n_tex_insn = 10387424
gpgpu_n_const_mem_insn = 3670016
gpgpu_n_param_mem_insn = 1260902
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 10080
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2142273
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4416405	W0_Idle:3356454	W0_Scoreboard:15674910	W1:0	W2:7106	W3:21232	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:67731	W17:0	W18:10080	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:1561703	W29:1760598	W30:0	W31:0	W32:7258141
Warp Occupancy Distribution:
Stall:1668472	W0_Idle:230826	W0_Scoreboard:2576935	W1:0	W2:7106	W3:21232	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:67731	W17:0	W18:10080	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:1561703	W29:1760598	W30:0	W31:0	W32:3473437
Warp Occupancy Distribution:
Stall:1360905	W0_Idle:1632499	W0_Scoreboard:6492364	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1892352
warp_utilization0: 0.313074
warp_utilization1: 0.606593
warp_utilization2: 0.166315
traffic_breakdown_coretomem[CONST_ACC_R] = 800 {8:100,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1079688 {8:134961,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 20829312 {40:4986,72:5142,136:148968,}
traffic_breakdown_coretomem[INST_ACC_R] = 110840 {8:13855,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 28400 {8:3550,}
traffic_breakdown_memtocore[CONST_ACC_R] = 7200 {72:100,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 18353608 {136:134953,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1272768 {8:159096,}
traffic_breakdown_memtocore[INST_ACC_R] = 1880880 {136:13830,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 482800 {136:3550,}
maxmrqlatency = 1072 
maxdqlatency = 0 
maxmflatency = 2946 
averagemflatency = 545 
averagemflatency_1 = 577 
averagemflatency_2= 537 
averagemflatency_3 = 544 
averagemrqlatency_1 = 67 
averagemrqlatency_2 = 51 
averagemrqlatency_3 = 56 
max_icnt2mem_latency = 2350 
max_icnt2sh_latency = 284452 
mrq_lat_table:99939 	6186 	9437 	15745 	38046 	53665 	62210 	35562 	8346 	737 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	696 	583 	499 	36901 	113990 	127783 	17063 	184 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	59979 	28805 	24569 	38376 	86597 	59521 	12770 	926 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	65637 	70354 	2595 	17 	0 	0 	0 	0 	0 	0 	5120 	11292 	17523 	36746 	74709 	13706 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	5 	1 	4 	66 	175 	297 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        27        24        29        44        42        28        43        28        23        43        37        34        32        32        25 
dram[1]:        24        26        27        29        44        42        26        34        27        20        45        39        32        32        34        38 
dram[2]:        30        27        19        18        45        37        18        22        25        18        39        38        32        32        29        40 
dram[3]:        22        23        49        25        41        44        24        23        19        19        48        44        32        32        39        43 
dram[4]:        22        26        19        28        39        41        26        24        22        21        46        34        32        32        36        42 
dram[5]:        24        24        38        33        42        44        25        47        18        25        44        29        32        32        25        38 
maximum service time to same row:
dram[0]:      6275      6720      8072      6568      7101      6754      6690      6176      7061      7212      7447      6367     10696     10538      6629      6610 
dram[1]:      5900      6038      8379      5977      6901      7039      6848      6537      6852      7400      7082      7240     10590     10481      6555      6602 
dram[2]:      6574      5870      8386      5288      6838      6591      6398      6500      6786      6863      6709      6899     10722     10483      6527      6926 
dram[3]:      6532      4285      8311      5495      6894      6825      6856      6556      7503      7232      7537      6922     10658     10526      6731      6772 
dram[4]:      6763      5792      7603      5182      6968      7042      6448      6666      7016      7417      7614      7151     10566     10575      6485      7063 
dram[5]:      6527      7103      7599      5218      6468      7010      6791      6965      6577      7113      7423      7255     10386     10631      7093      6722 
average row accesses per activate:
dram[0]:  2.096955  2.100684  2.144494  2.097334  2.217982  2.366507  2.248062  2.229686  2.136084  2.111862  2.198483  2.135833  2.319077  2.324269  2.288372  2.363762 
dram[1]:  2.095831  2.080516  2.149682  2.137996  2.278473  2.273026  2.172886  2.244674  2.132389  2.083586  2.110909  2.211125  2.240315  2.336277  2.333561  2.268293 
dram[2]:  2.156888  2.082921  2.126342  2.043191  2.392265  2.324983  2.235370  2.222857  2.129790  2.140470  2.183302  2.292267  2.289526  2.273579  2.281812  2.317600 
dram[3]:  2.112353  2.009558  2.132698  2.143577  2.303772  2.340771  2.273794  2.282908  2.083183  2.083384  2.184975  2.153799  2.379694  2.251647  2.325866  2.385783 
dram[4]:  2.069853  2.082462  2.031363  2.091805  2.289438  2.377656  2.189514  2.257458  2.107795  2.109146  2.153560  2.226778  2.282667  2.237753  2.303560  2.426056 
dram[5]:  2.046061  2.081746  2.095738  2.112422  2.305741  2.357674  2.189873  2.281617  2.059880  2.087087  2.145062  2.195229  2.254630  2.227627  2.368056  2.308525 
average row locality = 329875/149790 = 2.202250
average row locality_1 = 151520/73054 = 2.074082
average row locality_2 = 90735/38225 = 2.373708
average row locality_3 = 87620/38511 = 2.275194
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1785      1804      1779      1791      1835      1849      1834      1833      1850      1815      1846      1842      1802      1817      1833      1817 
dram[1]:      1787      1805      1779      1806      1854      1855      1840      1838      1840      1821      1855      1860      1808      1829      1821      1826 
dram[2]:      1798      1788      1781      1807      1869      1828      1834      1854      1820      1839      1842      1869      1816      1799      1823      1830 
dram[3]:      1806      1789      1763      1816      1873      1863      1851      1843      1839      1819      1831      1847      1820      1808      1817      1851 
dram[4]:      1800      1800      1781      1797      1826      1867      1816      1842      1834      1839      1838      1845      1818      1822      1825      1831 
dram[5]:      1786      1807      1797      1814      1855      1882      1825      1853      1822      1848      1846      1856      1800      1833      1803      1812 
total reads: 175209
bank skew: 1882/1763 = 1.07
chip skew: 29239/29132 = 1.00
number of total write accesses:
dram[0]:      1589      1576      1590      1592      1594      1599      1646      1652      1619      1621      1632      1633      1614      1602      1611      1601 
dram[1]:      1581      1580      1596      1587      1607      1600      1654      1639      1623      1619      1628      1638      1604      1610      1600      1615 
dram[2]:      1584      1578      1585      1599      1595      1606      1642      1647      1626      1620      1636      1629      1616      1600      1602      1607 
dram[3]:      1597      1575      1596      1588      1608      1599      1637      1643      1617      1629      1630      1640      1602      1610      1609      1606 
dram[4]:      1578      1584      1587      1598      1599      1602      1650      1639      1627      1620      1640      1631      1606      1604      1605      1614 
dram[5]:      1590      1580      1596      1587      1599      1605      1635      1647      1618      1627      1629      1641      1609      1602      1607      1600 
total reads: 154666
bank skew: 1654/1575 = 1.05
chip skew: 25786/25771 = 1.00
average mf latency per bank:
dram[0]:        481       490       455       477       498       526       495       516       469       498       477       497       468       487       482       513
dram[1]:        486       489       465       485       510       525       501       516       480       500       483       494       482       496       497       517
dram[2]:        481       490       467       476       508       528       509       507       482       493       485       492       483       481       496       512
dram[3]:        480       463       471       463       506       512       508       500       483       482       485       477       489       472       501       500
dram[4]:        485       471       460       470       517       516       508       502       490       482       484       482       475       478       504       497
dram[5]:        498       470       479       470       530       519       511       494       501       484       498       482       492       472       516       507
maximum mf latency per bank:
dram[0]:       2353      2029      2671      1811      1907      2422      1870      1865      2880      2007      2079      2081      2404      2129      2338      2167
dram[1]:       2392      2131      2178      2338      1832      2357      2295      2137      2278      2327      2078      2257      2534      2061      2340      2144
dram[2]:       2946      2320      2122      2673      1967      2096      2429      2289      2232      1867      2395      2036      2855      2260      2586      2121
dram[3]:       2160      2534      1968      2285      2154      1910      2095      2145      2081      2350      2331      1894      2445      1832      2455      2109
dram[4]:       2027      2625      2143      2256      2333      2137      1966      1872      2589      2615      2319      2180      2002      2286      2451      2065
dram[5]:       2255      2196      2184      2360      2202      2014      2112      1916      2168      2621      2564      2138      2121      2136      2390      2201
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=375477 n_nop=217394 n_act=24872 n_pre=24856 n_req=37307 n_req_1=7665 n_req_2=15182 n_req_3=14460 n_rd=58264 n_write=50091 bw_util=0.3897 bw_util_1=0.07393 bw_util_2=0.1617 bw_util_3=0.154 blp=8.324505 blp_1= 2.205931 blp_2= 2.862672 blp_3= 2.866240
 n_activity=328591 dram_eff=0.4453 dram_eff_1=0.08448 dram_eff_2=0.1848 dram_eff_3=0.176
bk0: 3570a 219900i bk1: 3608a 216285i bk2: 3558a 217834i bk3: 3582a 214678i bk4: 3670a 206572i bk5: 3698a 204318i bk6: 3668a 197589i bk7: 3666a 196784i bk8: 3700a 220487i bk9: 3630a 212683i bk10: 3692a 209793i bk11: 3684a 204369i bk12: 3604a 211758i bk13: 3634a 205510i bk14: 3666a 199236i bk15: 3634a 195181i 
bw_dist = 0.074	0.162	0.154	0.485	0.125
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.8392
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=375477 n_nop=216776 n_act=25072 n_pre=25056 n_req=37456 n_req_1=7641 n_req_2=15147 n_req_3=14668 n_rd=58448 n_write=50125 bw_util=0.3914 bw_util_1=0.07375 bw_util_2=0.1614 bw_util_3=0.1563 blp=8.401124 blp_1= 2.181548 blp_2= 2.898294 blp_3= 2.884508
 n_activity=328794 dram_eff=0.4469 dram_eff_1=0.08422 dram_eff_2=0.1843 dram_eff_3=0.1784
bk0: 3574a 220180i bk1: 3610a 215563i bk2: 3558a 219735i bk3: 3612a 210716i bk4: 3708a 207648i bk5: 3710a 196768i bk6: 3680a 198944i bk7: 3676a 197624i bk8: 3680a 215809i bk9: 3642a 209768i bk10: 3710a 207357i bk11: 3720a 203665i bk12: 3616a 207833i bk13: 3658a 205003i bk14: 3642a 197937i bk15: 3652a 194851i 
bw_dist = 0.074	0.161	0.156	0.484	0.124
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.864
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=375477 n_nop=217322 n_act=24820 n_pre=24804 n_req=37374 n_req_1=7610 n_req_2=15204 n_req_3=14560 n_rd=58394 n_write=50137 bw_util=0.3907 bw_util_1=0.07358 bw_util_2=0.162 bw_util_3=0.1551 blp=8.388257 blp_1= 2.185656 blp_2= 2.902897 blp_3= 2.882568
 n_activity=328266 dram_eff=0.4468 dram_eff_1=0.08416 dram_eff_2=0.1853 dram_eff_3=0.1774
bk0: 3596a 219660i bk1: 3576a 213720i bk2: 3562a 216423i bk3: 3614a 208802i bk4: 3738a 203956i bk5: 3656a 202146i bk6: 3668a 199886i bk7: 3708a 195751i bk8: 3640a 216909i bk9: 3678a 212302i bk10: 3684a 210289i bk11: 3738a 205239i bk12: 3632a 211055i bk13: 3598a 205856i bk14: 3646a 200321i bk15: 3660a 193970i 
bw_dist = 0.074	0.162	0.155	0.484	0.126
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.7642
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=375477 n_nop=217116 n_act=24894 n_pre=24878 n_req=37507 n_req_1=7665 n_req_2=15192 n_req_3=14650 n_rd=58472 n_write=50117 bw_util=0.3918 bw_util_1=0.07391 bw_util_2=0.1618 bw_util_3=0.1561 blp=8.382672 blp_1= 2.198694 blp_2= 2.891969 blp_3= 2.872761
 n_activity=328463 dram_eff=0.4479 dram_eff_1=0.08448 dram_eff_2=0.185 dram_eff_3=0.1784
bk0: 3612a 219933i bk1: 3578a 216958i bk2: 3526a 216980i bk3: 3632a 211754i bk4: 3746a 205654i bk5: 3726a 199714i bk6: 3702a 199746i bk7: 3686a 194830i bk8: 3678a 214606i bk9: 3638a 215087i bk10: 3662a 212047i bk11: 3694a 204602i bk12: 3640a 207826i bk13: 3616a 206883i bk14: 3634a 197597i bk15: 3702a 190490i 
bw_dist = 0.074	0.162	0.156	0.483	0.125
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.7832
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=375477 n_nop=217010 n_act=25016 n_pre=25000 n_req=37421 n_req_1=7701 n_req_2=15109 n_req_3=14611 n_rd=58362 n_write=50089 bw_util=0.3908 bw_util_1=0.07416 bw_util_2=0.161 bw_util_3=0.1557 blp=8.396256 blp_1= 2.197844 blp_2= 2.883260 blp_3= 2.905862
 n_activity=328010 dram_eff=0.4473 dram_eff_1=0.08489 dram_eff_2=0.1843 dram_eff_3=0.1782
bk0: 3600a 220611i bk1: 3600a 214041i bk2: 3562a 216704i bk3: 3594a 212024i bk4: 3652a 206581i bk5: 3734a 201846i bk6: 3632a 197047i bk7: 3684a 193675i bk8: 3668a 215693i bk9: 3678a 212705i bk10: 3676a 210547i bk11: 3690a 207179i bk12: 3636a 211678i bk13: 3644a 205694i bk14: 3650a 196100i bk15: 3662a 196270i 
bw_dist = 0.074	0.161	0.156	0.483	0.126
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.9062
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=375477 n_nop=216702 n_act=25117 n_pre=25101 n_req=37542 n_req_1=7694 n_req_2=15134 n_req_3=14714 n_rd=58478 n_write=50079 bw_util=0.3921 bw_util_1=0.07416 bw_util_2=0.1612 bw_util_3=0.1567 blp=8.360192 blp_1= 2.225515 blp_2= 2.880318 blp_3= 2.886120
 n_activity=329151 dram_eff=0.4473 dram_eff_1=0.0846 dram_eff_2=0.1839 dram_eff_3=0.1788
bk0: 3572a 217468i bk1: 3614a 214456i bk2: 3594a 215650i bk3: 3628a 209693i bk4: 3710a 205474i bk5: 3764a 198275i bk6: 3650a 202830i bk7: 3706a 193379i bk8: 3644a 217025i bk9: 3696a 211354i bk10: 3692a 209659i bk11: 3712a 205453i bk12: 3600a 207855i bk13: 3666a 206536i bk14: 3606a 201858i bk15: 3624a 196269i 
bw_dist = 0.074	0.161	0.157	0.484	0.123
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.8682

========= L2 cache stats =========
L2_cache_bank[0]: Access = 25525, Miss = 14565, Miss_rate = 0.571, Pending_hits = 616, Reservation_fails = 2864
L2_cache_bank[1]: Access = 25593, Miss = 14568, Miss_rate = 0.569, Pending_hits = 606, Reservation_fails = 6771
L2_cache_bank[2]: Access = 25609, Miss = 14584, Miss_rate = 0.569, Pending_hits = 608, Reservation_fails = 2422
L2_cache_bank[3]: Access = 25571, Miss = 14640, Miss_rate = 0.573, Pending_hits = 583, Reservation_fails = 6947
L2_cache_bank[4]: Access = 26124, Miss = 14584, Miss_rate = 0.558, Pending_hits = 602, Reservation_fails = 4615
L2_cache_bank[5]: Access = 25590, Miss = 14614, Miss_rate = 0.571, Pending_hits = 581, Reservation_fails = 8403
L2_cache_bank[6]: Access = 26154, Miss = 14601, Miss_rate = 0.558, Pending_hits = 627, Reservation_fails = 3321
L2_cache_bank[7]: Access = 25637, Miss = 14636, Miss_rate = 0.571, Pending_hits = 621, Reservation_fails = 6032
L2_cache_bank[8]: Access = 26284, Miss = 14538, Miss_rate = 0.553, Pending_hits = 659, Reservation_fails = 6707
L2_cache_bank[9]: Access = 26332, Miss = 14643, Miss_rate = 0.556, Pending_hits = 651, Reservation_fails = 7303
L2_cache_bank[10]: Access = 26581, Miss = 14534, Miss_rate = 0.547, Pending_hits = 658, Reservation_fails = 5391
L2_cache_bank[11]: Access = 26534, Miss = 14706, Miss_rate = 0.554, Pending_hits = 688, Reservation_fails = 6347
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 25525, Miss = 14565 (0.571), PendingHit = 616 (0.0241)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 25593, Miss = 14568 (0.569), PendingHit = 606 (0.0237)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 25609, Miss = 14584 (0.569), PendingHit = 608 (0.0237)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 25571, Miss = 14640 (0.573), PendingHit = 583 (0.0228)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 26124, Miss = 14584 (0.558), PendingHit = 602 (0.023)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 25590, Miss = 14614 (0.571), PendingHit = 581 (0.0227)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 26154, Miss = 14601 (0.558), PendingHit = 627 (0.024)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 25637, Miss = 14636 (0.571), PendingHit = 621 (0.0242)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 26284, Miss = 14538 (0.553), PendingHit = 659 (0.0251)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 26332, Miss = 14643 (0.556), PendingHit = 651 (0.0247)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 26581, Miss = 14534 (0.547), PendingHit = 658 (0.0248)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 26534, Miss = 14706 (0.554), PendingHit = 688 (0.0259)
L2 Cache Total Miss Rate = 0.562
Stream 1: L2 Cache Miss Rate = 0.456
Stream 2: L2 Cache Miss Rate = 0.587
Stream 3: L2 Cache Miss Rate = 0.544
Stream 1: Accesses  = 44510
Stream 1: Misses  = 20301
Stream 2: Accesses  = 133512
Stream 2: Misses  = 78305
Stream 3: Accesses  = 178022
Stream 3: Misses  = 96908
Stream 1+2: Accesses  = 178022
Stream 1+2: Misses  = 98606
Stream 1+2+3: Accesses  = 356044
Stream 1+2+3: Misses  = 195514
Total Accesses  = 311534
MPKI-CORES
CORE_L2MPKI_0	0.103
CORE_L2MPKI_1	0.100
CORE_L2MPKI_2	0.100
CORE_L2MPKI_3	0.101
CORE_L2MPKI_4	0.101
CORE_L2MPKI_5	0.099
CORE_L2MPKI_6	0.098
CORE_L2MPKI_7	0.097
CORE_L2MPKI_8	0.099
CORE_L2MPKI_9	0.098
CORE_L2MPKI_10	0.098
CORE_L2MPKI_11	0.097
CORE_L2MPKI_12	0.098
CORE_L2MPKI_13	0.096
CORE_L2MPKI_14	0.096
CORE_L2MPKI_15	0.097
CORE_L2MPKI_16	0.098
CORE_L2MPKI_17	0.098
CORE_L2MPKI_18	0.097
CORE_L2MPKI_19	0.097
CORE_L2MPKI_20	1.280
CORE_L2MPKI_21	1.323
CORE_L2MPKI_22	1.308
CORE_L2MPKI_23	1.286
CORE_L2MPKI_24	1.296
CORE_L2MPKI_25	1.314
CORE_L2MPKI_26	1.312
CORE_L2MPKI_27	1.308
CORE_L2MPKI_28	1.306
CORE_L2MPKI_29	1.305
CORE_L2MPKI_30	1.289
CORE_L2MPKI_31	1.272
CORE_L2MPKI_32	1.273
CORE_L2MPKI_33	1.282
CORE_L2MPKI_34	1.303
CORE_L2MPKI_35	1.277
CORE_L2MPKI_36	1.300
CORE_L2MPKI_37	1.281
CORE_L2MPKI_38	1.283
CORE_L2MPKI_39	1.265
CORE_L2MPKI_40	1.257
CORE_L2MPKI_41	1.243
CORE_L2MPKI_42	1.239
CORE_L2MPKI_43	1.262
CORE_L2MPKI_44	1.271
CORE_L2MPKI_45	1.267
CORE_L2MPKI_46	1.272
CORE_L2MPKI_47	1.281
CORE_L2MPKI_48	1.268
CORE_L2MPKI_49	1.267
CORE_L2MPKI_50	1.254
CORE_L2MPKI_51	1.276
CORE_L2MPKI_52	1.252
CORE_L2MPKI_53	1.288
CORE_L2MPKI_54	1.278
CORE_L2MPKI_55	1.284
CORE_L2MPKI_56	1.268
CORE_L2MPKI_57	1.244
CORE_L2MPKI_58	1.279
CORE_L2MPKI_59	1.256
Avg_MPKI_Stream1= 0.098
Avg_MPKI_Stream2= 1.293
Avg_MPKI_Stream3= 1.265
MISSES-CORES
CORE_MISSES_0	1070
CORE_MISSES_1	1039
CORE_MISSES_2	1024
CORE_MISSES_3	1036
CORE_MISSES_4	1038
CORE_MISSES_5	1022
CORE_MISSES_6	1006
CORE_MISSES_7	998
CORE_MISSES_8	1021
CORE_MISSES_9	1000
CORE_MISSES_10	1014
CORE_MISSES_11	1003
CORE_MISSES_12	1013
CORE_MISSES_13	997
CORE_MISSES_14	986
CORE_MISSES_15	1000
CORE_MISSES_16	1013
CORE_MISSES_17	1004
CORE_MISSES_18	1009
CORE_MISSES_19	1008
CORE_MISSES_20	3973
CORE_MISSES_21	4010
CORE_MISSES_22	3964
CORE_MISSES_23	3935
CORE_MISSES_24	3986
CORE_MISSES_25	4003
CORE_MISSES_26	3996
CORE_MISSES_27	4137
CORE_MISSES_28	3899
CORE_MISSES_29	3858
CORE_MISSES_30	3945
CORE_MISSES_31	3874
CORE_MISSES_32	3859
CORE_MISSES_33	3922
CORE_MISSES_34	3891
CORE_MISSES_35	3738
CORE_MISSES_36	3749
CORE_MISSES_37	3807
CORE_MISSES_38	3851
CORE_MISSES_39	3908
CORE_MISSES_40	3903
CORE_MISSES_41	3931
CORE_MISSES_42	3848
CORE_MISSES_43	3843
CORE_MISSES_44	3870
CORE_MISSES_45	3952
CORE_MISSES_46	3910
CORE_MISSES_47	3843
CORE_MISSES_48	3938
CORE_MISSES_49	3784
CORE_MISSES_50	3876
CORE_MISSES_51	3885
CORE_MISSES_52	3776
CORE_MISSES_53	3769
CORE_MISSES_54	3761
CORE_MISSES_55	3702
CORE_MISSES_56	3730
CORE_MISSES_57	3753
CORE_MISSES_58	3782
CORE_MISSES_59	3751
L2_MISSES = 175213
L2_total_cache_accesses = 311534
L2_total_cache_misses = 175213
L2_total_cache_miss_rate = 0.5624
L2_total_cache_pending_hits = 7500
L2_total_cache_reservation_fails = 67123
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3097
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 407
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 131453
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 38868
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 2942
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 271
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 337
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 3764
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 109698
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6263
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 43135
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2412
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 12992
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 553
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 286
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 21979
L2_cache_data_port_util = 0.256
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=921061
icnt_total_pkts_simt_to_mem=922704
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =     725.0266
gpu_ipc_2 =     212.8959
gpu_ipc_3 =     212.8952
gpu_tot_sim_cycle_stream_1 = 284452
gpu_tot_sim_cycle_stream_2 = 284436
gpu_tot_sim_cycle_stream_3 = 284437
gpu_sim_insn_1 = 206235255
gpu_sim_insn_2 = 60555264
gpu_sim_insn_3 = 60555264
gpu_sim_cycle = 284453
gpu_sim_insn = 327345783
gpu_ipc =    1150.7904
gpu_tot_sim_cycle = 284453
gpu_tot_sim_insn = 327345783
gpu_tot_ipc =    1150.7904
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 991711
gpu_stall_icnt2sh    = 163446
gpu_total_sim_rate=353505

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5493192
	L1I_total_cache_misses = 95310
	L1I_total_cache_miss_rate = 0.0174
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 44342
L1D_cache:
	L1D_cache_core[0]: Access = 1680, Miss = 1613, Miss_rate = 0.960, Pending_hits = 53, Reservation_fails = 6996
	L1D_cache_core[1]: Access = 1664, Miss = 1613, Miss_rate = 0.969, Pending_hits = 40, Reservation_fails = 10627
	L1D_cache_core[2]: Access = 1668, Miss = 1609, Miss_rate = 0.965, Pending_hits = 51, Reservation_fails = 11295
	L1D_cache_core[3]: Access = 1648, Miss = 1582, Miss_rate = 0.960, Pending_hits = 45, Reservation_fails = 11758
	L1D_cache_core[4]: Access = 1680, Miss = 1611, Miss_rate = 0.959, Pending_hits = 53, Reservation_fails = 11460
	L1D_cache_core[5]: Access = 1680, Miss = 1615, Miss_rate = 0.961, Pending_hits = 44, Reservation_fails = 11132
	L1D_cache_core[6]: Access = 1680, Miss = 1617, Miss_rate = 0.963, Pending_hits = 45, Reservation_fails = 12795
	L1D_cache_core[7]: Access = 1648, Miss = 1579, Miss_rate = 0.958, Pending_hits = 46, Reservation_fails = 12516
	L1D_cache_core[8]: Access = 1632, Miss = 1557, Miss_rate = 0.954, Pending_hits = 57, Reservation_fails = 10284
	L1D_cache_core[9]: Access = 1640, Miss = 1581, Miss_rate = 0.964, Pending_hits = 36, Reservation_fails = 10543
	L1D_cache_core[10]: Access = 1632, Miss = 1576, Miss_rate = 0.966, Pending_hits = 34, Reservation_fails = 12495
	L1D_cache_core[11]: Access = 1616, Miss = 1574, Miss_rate = 0.974, Pending_hits = 26, Reservation_fails = 13076
	L1D_cache_core[12]: Access = 1648, Miss = 1603, Miss_rate = 0.973, Pending_hits = 33, Reservation_fails = 10089
	L1D_cache_core[13]: Access = 1672, Miss = 1611, Miss_rate = 0.964, Pending_hits = 45, Reservation_fails = 12132
	L1D_cache_core[14]: Access = 1656, Miss = 1593, Miss_rate = 0.962, Pending_hits = 44, Reservation_fails = 11085
	L1D_cache_core[15]: Access = 1664, Miss = 1605, Miss_rate = 0.965, Pending_hits = 42, Reservation_fails = 14549
	L1D_cache_core[16]: Access = 1688, Miss = 1617, Miss_rate = 0.958, Pending_hits = 58, Reservation_fails = 11356
	L1D_cache_core[17]: Access = 1676, Miss = 1607, Miss_rate = 0.959, Pending_hits = 45, Reservation_fails = 8304
	L1D_cache_core[18]: Access = 1632, Miss = 1569, Miss_rate = 0.961, Pending_hits = 47, Reservation_fails = 13249
	L1D_cache_core[19]: Access = 1632, Miss = 1581, Miss_rate = 0.969, Pending_hits = 43, Reservation_fails = 10945
	L1D_cache_core[20]: Access = 6720, Miss = 5344, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 47653
	L1D_cache_core[21]: Access = 6560, Miss = 5220, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 45420
	L1D_cache_core[22]: Access = 6560, Miss = 5272, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 49346
	L1D_cache_core[23]: Access = 6624, Miss = 5276, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 47383
	L1D_cache_core[24]: Access = 6656, Miss = 5340, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 54607
	L1D_cache_core[25]: Access = 6592, Miss = 5228, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 49911
	L1D_cache_core[26]: Access = 6592, Miss = 5180, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 47436
	L1D_cache_core[27]: Access = 6848, Miss = 5446, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 45768
	L1D_cache_core[28]: Access = 6464, Miss = 5139, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 43898
	L1D_cache_core[29]: Access = 6400, Miss = 5074, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 45956
	L1D_cache_core[30]: Access = 6624, Miss = 5274, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 46990
	L1D_cache_core[31]: Access = 6592, Miss = 5222, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 47130
	L1D_cache_core[32]: Access = 6560, Miss = 5281, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 50946
	L1D_cache_core[33]: Access = 6624, Miss = 5258, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 46306
	L1D_cache_core[34]: Access = 6464, Miss = 5134, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 46229
	L1D_cache_core[35]: Access = 6336, Miss = 5026, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 47960
	L1D_cache_core[36]: Access = 6240, Miss = 4950, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 47578
	L1D_cache_core[37]: Access = 6432, Miss = 5106, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 50170
	L1D_cache_core[38]: Access = 6496, Miss = 5158, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 45150
	L1D_cache_core[39]: Access = 6688, Miss = 5247, Miss_rate = 0.785, Pending_hits = 0, Reservation_fails = 43898
	L1D_cache_core[40]: Access = 6720, Miss = 5431, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 46132
	L1D_cache_core[41]: Access = 6848, Miss = 5591, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 51864
	L1D_cache_core[42]: Access = 6720, Miss = 5363, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 48312
	L1D_cache_core[43]: Access = 6592, Miss = 5264, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 49809
	L1D_cache_core[44]: Access = 6592, Miss = 5256, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 46831
	L1D_cache_core[45]: Access = 6752, Miss = 5402, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 44834
	L1D_cache_core[46]: Access = 6656, Miss = 5321, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 46641
	L1D_cache_core[47]: Access = 6496, Miss = 5201, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 48272
	L1D_cache_core[48]: Access = 6720, Miss = 5419, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 47187
	L1D_cache_core[49]: Access = 6464, Miss = 5205, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 46170
	L1D_cache_core[50]: Access = 6688, Miss = 5312, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 45429
	L1D_cache_core[51]: Access = 6592, Miss = 5208, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 46495
	L1D_cache_core[52]: Access = 6528, Miss = 5267, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 48264
	L1D_cache_core[53]: Access = 6336, Miss = 5008, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 47208
	L1D_cache_core[54]: Access = 6368, Miss = 5069, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 45199
	L1D_cache_core[55]: Access = 6240, Miss = 4961, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 49166
	L1D_cache_core[56]: Access = 6368, Miss = 5046, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 45996
	L1D_cache_core[57]: Access = 6528, Miss = 5194, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 45741
	L1D_cache_core[58]: Access = 6400, Miss = 5123, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 47357
	L1D_cache_core[59]: Access = 6464, Miss = 5126, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 47167
	L1D_total_cache_accesses = 295280
	L1D_total_cache_misses = 240855
	L1D_total_cache_miss_rate = 0.8157
	L1D_total_cache_pending_hits = 887
	L1D_total_cache_reservation_fails = 2120495
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 154970
	L1C_total_cache_misses = 1912
	L1C_total_cache_miss_rate = 0.0123
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 3125574
	L1T_total_cache_misses = 3550
	L1T_total_cache_miss_rate = 0.0011
	L1T_total_cache_pending_hits = 3122024
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 887
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 134961
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 497001
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 153058
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1912
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 3122024
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 3550
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 53202
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 105894
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1623494
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5397882
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 95310
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 44342
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
23352, 22025, 23364, 21768, 23091, 21550, 23554, 22041, 22338, 20823, 21502, 20094, 21251, 19887, 21207, 19863, 
gpgpu_n_tot_thrd_icount = 341958848
gpgpu_n_tot_w_icount = 10686214
gpgpu_n_stall_shd_mem = 4999687
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 134961
gpgpu_n_mem_write_global = 159096
gpgpu_n_mem_texture = 3550
gpgpu_n_mem_const = 100
gpgpu_n_load_insn  = 4214752
gpgpu_n_store_insn = 4501184
gpgpu_n_shmem_insn = 33708836
gpgpu_n_tex_insn = 10387424
gpgpu_n_const_mem_insn = 3670016
gpgpu_n_param_mem_insn = 1260902
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 10080
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2142273
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4416405	W0_Idle:3356454	W0_Scoreboard:15674910	W1:0	W2:7106	W3:21232	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:67731	W17:0	W18:10080	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:1561703	W29:1760598	W30:0	W31:0	W32:7258141
Warp Occupancy Distribution:
Stall:1668472	W0_Idle:230826	W0_Scoreboard:2576935	W1:0	W2:7106	W3:21232	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:67731	W17:0	W18:10080	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:1561703	W29:1760598	W30:0	W31:0	W32:3473437
Warp Occupancy Distribution:
Stall:1360905	W0_Idle:1632499	W0_Scoreboard:6492364	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1892352
warp_utilization0: 0.313074
warp_utilization1: 0.606593
warp_utilization2: 0.166315
traffic_breakdown_coretomem[CONST_ACC_R] = 800 {8:100,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1079688 {8:134961,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 20829312 {40:4986,72:5142,136:148968,}
traffic_breakdown_coretomem[INST_ACC_R] = 110840 {8:13855,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 28400 {8:3550,}
traffic_breakdown_memtocore[CONST_ACC_R] = 7200 {72:100,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 18353608 {136:134953,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1272768 {8:159096,}
traffic_breakdown_memtocore[INST_ACC_R] = 1880880 {136:13830,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 482800 {136:3550,}
maxmrqlatency = 1072 
maxdqlatency = 0 
maxmflatency = 2946 
averagemflatency = 545 
averagemflatency_1 = 577 
averagemflatency_2= 537 
averagemflatency_3 = 544 
averagemrqlatency_1 = 67 
averagemrqlatency_2 = 51 
averagemrqlatency_3 = 56 
max_icnt2mem_latency = 2350 
max_icnt2sh_latency = 284452 
mrq_lat_table:99939 	6186 	9437 	15745 	38046 	53665 	62210 	35562 	8346 	737 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	696 	583 	499 	36901 	113990 	127783 	17063 	184 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	59979 	28805 	24569 	38376 	86597 	59521 	12770 	926 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	65637 	70354 	2595 	17 	0 	0 	0 	0 	0 	0 	5120 	11292 	17523 	36746 	74709 	13706 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	5 	1 	4 	66 	175 	297 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        27        24        29        44        42        28        43        28        23        43        37        34        32        32        25 
dram[1]:        24        26        27        29        44        42        26        34        27        20        45        39        32        32        34        38 
dram[2]:        30        27        19        18        45        37        18        22        25        18        39        38        32        32        29        40 
dram[3]:        22        23        49        25        41        44        24        23        19        19        48        44        32        32        39        43 
dram[4]:        22        26        19        28        39        41        26        24        22        21        46        34        32        32        36        42 
dram[5]:        24        24        38        33        42        44        25        47        18        25        44        29        32        32        25        38 
maximum service time to same row:
dram[0]:      6275      6720      8072      6568      7101      6754      6690      6176      7061      7212      7447      6367     10696     10538      6629      6610 
dram[1]:      5900      6038      8379      5977      6901      7039      6848      6537      6852      7400      7082      7240     10590     10481      6555      6602 
dram[2]:      6574      5870      8386      5288      6838      6591      6398      6500      6786      6863      6709      6899     10722     10483      6527      6926 
dram[3]:      6532      4285      8311      5495      6894      6825      6856      6556      7503      7232      7537      6922     10658     10526      6731      6772 
dram[4]:      6763      5792      7603      5182      6968      7042      6448      6666      7016      7417      7614      7151     10566     10575      6485      7063 
dram[5]:      6527      7103      7599      5218      6468      7010      6791      6965      6577      7113      7423      7255     10386     10631      7093      6722 
average row accesses per activate:
dram[0]:  2.096955  2.100684  2.144494  2.097334  2.217982  2.366507  2.248062  2.229686  2.136084  2.111862  2.198483  2.135833  2.319077  2.324269  2.288372  2.363762 
dram[1]:  2.095831  2.080516  2.149682  2.137996  2.278473  2.273026  2.172886  2.244674  2.132389  2.083586  2.110909  2.211125  2.240315  2.336277  2.333561  2.268293 
dram[2]:  2.156888  2.082921  2.126342  2.043191  2.392265  2.324983  2.235370  2.222857  2.129790  2.140470  2.183302  2.292267  2.289526  2.273579  2.281812  2.317600 
dram[3]:  2.112353  2.009558  2.132698  2.143577  2.303772  2.340771  2.273794  2.282908  2.083183  2.083384  2.184975  2.153799  2.379694  2.251647  2.325866  2.385783 
dram[4]:  2.069853  2.082462  2.031363  2.091805  2.289438  2.377656  2.189514  2.257458  2.107795  2.109146  2.153560  2.226778  2.282667  2.237753  2.303560  2.426056 
dram[5]:  2.046061  2.081746  2.095738  2.112422  2.305741  2.357674  2.189873  2.281617  2.059880  2.087087  2.145062  2.195229  2.254630  2.227627  2.368056  2.308525 
average row locality = 329875/149790 = 2.202250
average row locality_1 = 151520/73054 = 2.074082
average row locality_2 = 90735/38225 = 2.373708
average row locality_3 = 87620/38511 = 2.275194
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1785      1804      1779      1791      1835      1849      1834      1833      1850      1815      1846      1842      1802      1817      1833      1817 
dram[1]:      1787      1805      1779      1806      1854      1855      1840      1838      1840      1821      1855      1860      1808      1829      1821      1826 
dram[2]:      1798      1788      1781      1807      1869      1828      1834      1854      1820      1839      1842      1869      1816      1799      1823      1830 
dram[3]:      1806      1789      1763      1816      1873      1863      1851      1843      1839      1819      1831      1847      1820      1808      1817      1851 
dram[4]:      1800      1800      1781      1797      1826      1867      1816      1842      1834      1839      1838      1845      1818      1822      1825      1831 
dram[5]:      1786      1807      1797      1814      1855      1882      1825      1853      1822      1848      1846      1856      1800      1833      1803      1812 
total reads: 175209
bank skew: 1882/1763 = 1.07
chip skew: 29239/29132 = 1.00
number of total write accesses:
dram[0]:      1589      1576      1590      1592      1594      1599      1646      1652      1619      1621      1632      1633      1614      1602      1611      1601 
dram[1]:      1581      1580      1596      1587      1607      1600      1654      1639      1623      1619      1628      1638      1604      1610      1600      1615 
dram[2]:      1584      1578      1585      1599      1595      1606      1642      1647      1626      1620      1636      1629      1616      1600      1602      1607 
dram[3]:      1597      1575      1596      1588      1608      1599      1637      1643      1617      1629      1630      1640      1602      1610      1609      1606 
dram[4]:      1578      1584      1587      1598      1599      1602      1650      1639      1627      1620      1640      1631      1606      1604      1605      1614 
dram[5]:      1590      1580      1596      1587      1599      1605      1635      1647      1618      1627      1629      1641      1609      1602      1607      1600 
total reads: 154666
bank skew: 1654/1575 = 1.05
chip skew: 25786/25771 = 1.00
average mf latency per bank:
dram[0]:        481       490       455       477       498       526       495       516       469       498       477       497       468       487       482       513
dram[1]:        486       489       465       485       510       525       501       516       480       500       483       494       482       496       497       517
dram[2]:        481       490       467       476       508       528       509       507       482       493       485       492       483       481       496       512
dram[3]:        480       463       471       463       506       512       508       500       483       482       485       477       489       472       501       500
dram[4]:        485       471       460       470       517       516       508       502       490       482       484       482       475       478       504       497
dram[5]:        498       470       479       470       530       519       511       494       501       484       498       482       492       472       516       507
maximum mf latency per bank:
dram[0]:       2353      2029      2671      1811      1907      2422      1870      1865      2880      2007      2079      2081      2404      2129      2338      2167
dram[1]:       2392      2131      2178      2338      1832      2357      2295      2137      2278      2327      2078      2257      2534      2061      2340      2144
dram[2]:       2946      2320      2122      2673      1967      2096      2429      2289      2232      1867      2395      2036      2855      2260      2586      2121
dram[3]:       2160      2534      1968      2285      2154      1910      2095      2145      2081      2350      2331      1894      2445      1832      2455      2109
dram[4]:       2027      2625      2143      2256      2333      2137      1966      1872      2589      2615      2319      2180      2002      2286      2451      2065
dram[5]:       2255      2196      2184      2360      2202      2014      2112      1916      2168      2621      2564      2138      2121      2136      2390      2201
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=375477 n_nop=217394 n_act=24872 n_pre=24856 n_req=37307 n_req_1=7665 n_req_2=15182 n_req_3=14460 n_rd=58264 n_write=50091 bw_util=0.3897 bw_util_1=0.07393 bw_util_2=0.1617 bw_util_3=0.154 blp=8.324505 blp_1= 2.205931 blp_2= 2.862672 blp_3= 2.866240
 n_activity=328591 dram_eff=0.4453 dram_eff_1=0.08448 dram_eff_2=0.1848 dram_eff_3=0.176
bk0: 3570a 219900i bk1: 3608a 216285i bk2: 3558a 217834i bk3: 3582a 214678i bk4: 3670a 206572i bk5: 3698a 204318i bk6: 3668a 197589i bk7: 3666a 196784i bk8: 3700a 220487i bk9: 3630a 212683i bk10: 3692a 209793i bk11: 3684a 204369i bk12: 3604a 211758i bk13: 3634a 205510i bk14: 3666a 199236i bk15: 3634a 195181i 
bw_dist = 0.074	0.162	0.154	0.485	0.125
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.8392
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=375477 n_nop=216776 n_act=25072 n_pre=25056 n_req=37456 n_req_1=7641 n_req_2=15147 n_req_3=14668 n_rd=58448 n_write=50125 bw_util=0.3914 bw_util_1=0.07375 bw_util_2=0.1614 bw_util_3=0.1563 blp=8.401124 blp_1= 2.181548 blp_2= 2.898294 blp_3= 2.884508
 n_activity=328794 dram_eff=0.4469 dram_eff_1=0.08422 dram_eff_2=0.1843 dram_eff_3=0.1784
bk0: 3574a 220180i bk1: 3610a 215563i bk2: 3558a 219735i bk3: 3612a 210716i bk4: 3708a 207648i bk5: 3710a 196768i bk6: 3680a 198944i bk7: 3676a 197624i bk8: 3680a 215809i bk9: 3642a 209768i bk10: 3710a 207357i bk11: 3720a 203665i bk12: 3616a 207833i bk13: 3658a 205003i bk14: 3642a 197937i bk15: 3652a 194851i 
bw_dist = 0.074	0.161	0.156	0.484	0.124
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.864
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=375477 n_nop=217322 n_act=24820 n_pre=24804 n_req=37374 n_req_1=7610 n_req_2=15204 n_req_3=14560 n_rd=58394 n_write=50137 bw_util=0.3907 bw_util_1=0.07358 bw_util_2=0.162 bw_util_3=0.1551 blp=8.388257 blp_1= 2.185656 blp_2= 2.902897 blp_3= 2.882568
 n_activity=328266 dram_eff=0.4468 dram_eff_1=0.08416 dram_eff_2=0.1853 dram_eff_3=0.1774
bk0: 3596a 219660i bk1: 3576a 213720i bk2: 3562a 216423i bk3: 3614a 208802i bk4: 3738a 203956i bk5: 3656a 202146i bk6: 3668a 199886i bk7: 3708a 195751i bk8: 3640a 216909i bk9: 3678a 212302i bk10: 3684a 210289i bk11: 3738a 205239i bk12: 3632a 211055i bk13: 3598a 205856i bk14: 3646a 200321i bk15: 3660a 193970i 
bw_dist = 0.074	0.162	0.155	0.484	0.126
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.7642
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=375477 n_nop=217116 n_act=24894 n_pre=24878 n_req=37507 n_req_1=7665 n_req_2=15192 n_req_3=14650 n_rd=58472 n_write=50117 bw_util=0.3918 bw_util_1=0.07391 bw_util_2=0.1618 bw_util_3=0.1561 blp=8.382672 blp_1= 2.198694 blp_2= 2.891969 blp_3= 2.872761
 n_activity=328463 dram_eff=0.4479 dram_eff_1=0.08448 dram_eff_2=0.185 dram_eff_3=0.1784
bk0: 3612a 219933i bk1: 3578a 216958i bk2: 3526a 216980i bk3: 3632a 211754i bk4: 3746a 205654i bk5: 3726a 199714i bk6: 3702a 199746i bk7: 3686a 194830i bk8: 3678a 214606i bk9: 3638a 215087i bk10: 3662a 212047i bk11: 3694a 204602i bk12: 3640a 207826i bk13: 3616a 206883i bk14: 3634a 197597i bk15: 3702a 190490i 
bw_dist = 0.074	0.162	0.156	0.483	0.125
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.7832
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=375477 n_nop=217010 n_act=25016 n_pre=25000 n_req=37421 n_req_1=7701 n_req_2=15109 n_req_3=14611 n_rd=58362 n_write=50089 bw_util=0.3908 bw_util_1=0.07416 bw_util_2=0.161 bw_util_3=0.1557 blp=8.396256 blp_1= 2.197844 blp_2= 2.883260 blp_3= 2.905862
 n_activity=328010 dram_eff=0.4473 dram_eff_1=0.08489 dram_eff_2=0.1843 dram_eff_3=0.1782
bk0: 3600a 220611i bk1: 3600a 214041i bk2: 3562a 216704i bk3: 3594a 212024i bk4: 3652a 206581i bk5: 3734a 201846i bk6: 3632a 197047i bk7: 3684a 193675i bk8: 3668a 215693i bk9: 3678a 212705i bk10: 3676a 210547i bk11: 3690a 207179i bk12: 3636a 211678i bk13: 3644a 205694i bk14: 3650a 196100i bk15: 3662a 196270i 
bw_dist = 0.074	0.161	0.156	0.483	0.126
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.9062
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=375477 n_nop=216702 n_act=25117 n_pre=25101 n_req=37542 n_req_1=7694 n_req_2=15134 n_req_3=14714 n_rd=58478 n_write=50079 bw_util=0.3921 bw_util_1=0.07416 bw_util_2=0.1612 bw_util_3=0.1567 blp=8.360192 blp_1= 2.225515 blp_2= 2.880318 blp_3= 2.886120
 n_activity=329151 dram_eff=0.4473 dram_eff_1=0.0846 dram_eff_2=0.1839 dram_eff_3=0.1788
bk0: 3572a 217468i bk1: 3614a 214456i bk2: 3594a 215650i bk3: 3628a 209693i bk4: 3710a 205474i bk5: 3764a 198275i bk6: 3650a 202830i bk7: 3706a 193379i bk8: 3644a 217025i bk9: 3696a 211354i bk10: 3692a 209659i bk11: 3712a 205453i bk12: 3600a 207855i bk13: 3666a 206536i bk14: 3606a 201858i bk15: 3624a 196269i 
bw_dist = 0.074	0.161	0.157	0.484	0.123
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.8682

========= L2 cache stats =========
L2_cache_bank[0]: Access = 25525, Miss = 14565, Miss_rate = 0.571, Pending_hits = 616, Reservation_fails = 2864
L2_cache_bank[1]: Access = 25593, Miss = 14568, Miss_rate = 0.569, Pending_hits = 606, Reservation_fails = 6771
L2_cache_bank[2]: Access = 25609, Miss = 14584, Miss_rate = 0.569, Pending_hits = 608, Reservation_fails = 2422
L2_cache_bank[3]: Access = 25571, Miss = 14640, Miss_rate = 0.573, Pending_hits = 583, Reservation_fails = 6947
L2_cache_bank[4]: Access = 26124, Miss = 14584, Miss_rate = 0.558, Pending_hits = 602, Reservation_fails = 4615
L2_cache_bank[5]: Access = 25590, Miss = 14614, Miss_rate = 0.571, Pending_hits = 581, Reservation_fails = 8403
L2_cache_bank[6]: Access = 26154, Miss = 14601, Miss_rate = 0.558, Pending_hits = 627, Reservation_fails = 3321
L2_cache_bank[7]: Access = 25637, Miss = 14636, Miss_rate = 0.571, Pending_hits = 621, Reservation_fails = 6032
L2_cache_bank[8]: Access = 26284, Miss = 14538, Miss_rate = 0.553, Pending_hits = 659, Reservation_fails = 6707
L2_cache_bank[9]: Access = 26332, Miss = 14643, Miss_rate = 0.556, Pending_hits = 651, Reservation_fails = 7303
L2_cache_bank[10]: Access = 26581, Miss = 14534, Miss_rate = 0.547, Pending_hits = 658, Reservation_fails = 5391
L2_cache_bank[11]: Access = 26534, Miss = 14706, Miss_rate = 0.554, Pending_hits = 688, Reservation_fails = 6347
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 25525, Miss = 14565 (0.571), PendingHit = 616 (0.0241)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 25593, Miss = 14568 (0.569), PendingHit = 606 (0.0237)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 25609, Miss = 14584 (0.569), PendingHit = 608 (0.0237)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 25571, Miss = 14640 (0.573), PendingHit = 583 (0.0228)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 26124, Miss = 14584 (0.558), PendingHit = 602 (0.023)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 25590, Miss = 14614 (0.571), PendingHit = 581 (0.0227)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 26154, Miss = 14601 (0.558), PendingHit = 627 (0.024)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 25637, Miss = 14636 (0.571), PendingHit = 621 (0.0242)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 26284, Miss = 14538 (0.553), PendingHit = 659 (0.0251)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 26332, Miss = 14643 (0.556), PendingHit = 651 (0.0247)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 26581, Miss = 14534 (0.547), PendingHit = 658 (0.0248)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 26534, Miss = 14706 (0.554), PendingHit = 688 (0.0259)
L2 Cache Total Miss Rate = 0.562
Stream 1: L2 Cache Miss Rate = 0.456
Stream 2: L2 Cache Miss Rate = 0.587
Stream 3: L2 Cache Miss Rate = 0.544
Stream 1: Accesses  = 44510
Stream 1: Misses  = 20301
Stream 2: Accesses  = 133512
Stream 2: Misses  = 78305
Stream 3: Accesses  = 178022
Stream 3: Misses  = 96908
Stream 1+2: Accesses  = 178022
Stream 1+2: Misses  = 98606
Stream 1+2+3: Accesses  = 356044
Stream 1+2+3: Misses  = 195514
Total Accesses  = 311534
MPKI-CORES
CORE_L2MPKI_0	0.103
CORE_L2MPKI_1	0.100
CORE_L2MPKI_2	0.100
CORE_L2MPKI_3	0.101
CORE_L2MPKI_4	0.101
CORE_L2MPKI_5	0.099
CORE_L2MPKI_6	0.098
CORE_L2MPKI_7	0.097
CORE_L2MPKI_8	0.099
CORE_L2MPKI_9	0.098
CORE_L2MPKI_10	0.098
CORE_L2MPKI_11	0.097
CORE_L2MPKI_12	0.098
CORE_L2MPKI_13	0.096
CORE_L2MPKI_14	0.096
CORE_L2MPKI_15	0.097
CORE_L2MPKI_16	0.098
CORE_L2MPKI_17	0.098
CORE_L2MPKI_18	0.097
CORE_L2MPKI_19	0.097
CORE_L2MPKI_20	1.280
CORE_L2MPKI_21	1.323
CORE_L2MPKI_22	1.308
CORE_L2MPKI_23	1.286
CORE_L2MPKI_24	1.296
CORE_L2MPKI_25	1.314
CORE_L2MPKI_26	1.312
CORE_L2MPKI_27	1.308
CORE_L2MPKI_28	1.306
CORE_L2MPKI_29	1.305
CORE_L2MPKI_30	1.289
CORE_L2MPKI_31	1.272
CORE_L2MPKI_32	1.273
CORE_L2MPKI_33	1.282
CORE_L2MPKI_34	1.303
CORE_L2MPKI_35	1.277
CORE_L2MPKI_36	1.300
CORE_L2MPKI_37	1.281
CORE_L2MPKI_38	1.283
CORE_L2MPKI_39	1.265
CORE_L2MPKI_40	1.257
CORE_L2MPKI_41	1.243
CORE_L2MPKI_42	1.239
CORE_L2MPKI_43	1.262
CORE_L2MPKI_44	1.271
CORE_L2MPKI_45	1.267
CORE_L2MPKI_46	1.272
CORE_L2MPKI_47	1.281
CORE_L2MPKI_48	1.268
CORE_L2MPKI_49	1.267
CORE_L2MPKI_50	1.254
CORE_L2MPKI_51	1.276
CORE_L2MPKI_52	1.252
CORE_L2MPKI_53	1.288
CORE_L2MPKI_54	1.278
CORE_L2MPKI_55	1.284
CORE_L2MPKI_56	1.268
CORE_L2MPKI_57	1.244
CORE_L2MPKI_58	1.279
CORE_L2MPKI_59	1.256
Avg_MPKI_Stream1= 0.098
Avg_MPKI_Stream2= 1.293
Avg_MPKI_Stream3= 1.265
MISSES-CORES
CORE_MISSES_0	1070
CORE_MISSES_1	1039
CORE_MISSES_2	1024
CORE_MISSES_3	1036
CORE_MISSES_4	1038
CORE_MISSES_5	1022
CORE_MISSES_6	1006
CORE_MISSES_7	998
CORE_MISSES_8	1021
CORE_MISSES_9	1000
CORE_MISSES_10	1014
CORE_MISSES_11	1003
CORE_MISSES_12	1013
CORE_MISSES_13	997
CORE_MISSES_14	986
CORE_MISSES_15	1000
CORE_MISSES_16	1013
CORE_MISSES_17	1004
CORE_MISSES_18	1009
CORE_MISSES_19	1008
CORE_MISSES_20	3973
CORE_MISSES_21	4010
CORE_MISSES_22	3964
CORE_MISSES_23	3935
CORE_MISSES_24	3986
CORE_MISSES_25	4003
CORE_MISSES_26	3996
CORE_MISSES_27	4137
CORE_MISSES_28	3899
CORE_MISSES_29	3858
CORE_MISSES_30	3945
CORE_MISSES_31	3874
CORE_MISSES_32	3859
CORE_MISSES_33	3922
CORE_MISSES_34	3891
CORE_MISSES_35	3738
CORE_MISSES_36	3749
CORE_MISSES_37	3807
CORE_MISSES_38	3851
CORE_MISSES_39	3908
CORE_MISSES_40	3903
CORE_MISSES_41	3931
CORE_MISSES_42	3848
CORE_MISSES_43	3843
CORE_MISSES_44	3870
CORE_MISSES_45	3952
CORE_MISSES_46	3910
CORE_MISSES_47	3843
CORE_MISSES_48	3938
CORE_MISSES_49	3784
CORE_MISSES_50	3876
CORE_MISSES_51	3885
CORE_MISSES_52	3776
CORE_MISSES_53	3769
CORE_MISSES_54	3761
CORE_MISSES_55	3702
CORE_MISSES_56	3730
CORE_MISSES_57	3753
CORE_MISSES_58	3782
CORE_MISSES_59	3751
L2_MISSES = 175213
L2_total_cache_accesses = 311534
L2_total_cache_misses = 175213
L2_total_cache_miss_rate = 0.5624
L2_total_cache_pending_hits = 7500
L2_total_cache_reservation_fails = 67123
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3097
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 407
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 131453
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 38868
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 2942
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 271
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 337
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 3764
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 109698
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6263
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 43135
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2412
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 12992
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 553
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 286
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 21979
L2_cache_data_port_util = 0.256
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=921061
icnt_total_pkts_simt_to_mem=922704
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =     726.4574
gpu_ipc_2 =     211.4207
gpu_ipc_3 =     211.2360
gpu_tot_sim_cycle_stream_1 = 322522
gpu_tot_sim_cycle_stream_2 = 322504
gpu_tot_sim_cycle_stream_3 = 322505
gpu_sim_insn_1 = 234298496
gpu_sim_insn_2 = 68184032
gpu_sim_insn_3 = 68124672
gpu_sim_cycle = 322523
gpu_sim_insn = 370607200
gpu_ipc =    1149.0876
gpu_tot_sim_cycle = 322523
gpu_tot_sim_insn = 370607200
gpu_tot_ipc =    1149.0876
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1128980
gpu_stall_icnt2sh    = 181678
gpu_total_sim_rate=350290

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6219514
	L1I_total_cache_misses = 107171
	L1I_total_cache_miss_rate = 0.0172
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 49345
L1D_cache:
	L1D_cache_core[0]: Access = 1920, Miss = 1846, Miss_rate = 0.961, Pending_hits = 57, Reservation_fails = 8432
	L1D_cache_core[1]: Access = 1896, Miss = 1837, Miss_rate = 0.969, Pending_hits = 47, Reservation_fails = 12311
	L1D_cache_core[2]: Access = 1912, Miss = 1846, Miss_rate = 0.965, Pending_hits = 55, Reservation_fails = 12830
	L1D_cache_core[3]: Access = 1888, Miss = 1817, Miss_rate = 0.962, Pending_hits = 50, Reservation_fails = 13266
	L1D_cache_core[4]: Access = 1912, Miss = 1836, Miss_rate = 0.960, Pending_hits = 60, Reservation_fails = 13205
	L1D_cache_core[5]: Access = 1880, Miss = 1810, Miss_rate = 0.963, Pending_hits = 49, Reservation_fails = 12161
	L1D_cache_core[6]: Access = 1904, Miss = 1828, Miss_rate = 0.960, Pending_hits = 45, Reservation_fails = 13621
	L1D_cache_core[7]: Access = 1888, Miss = 1816, Miss_rate = 0.962, Pending_hits = 48, Reservation_fails = 12782
	L1D_cache_core[8]: Access = 1872, Miss = 1789, Miss_rate = 0.956, Pending_hits = 61, Reservation_fails = 10876
	L1D_cache_core[9]: Access = 1880, Miss = 1817, Miss_rate = 0.966, Pending_hits = 39, Reservation_fails = 12271
	L1D_cache_core[10]: Access = 1864, Miss = 1800, Miss_rate = 0.966, Pending_hits = 41, Reservation_fails = 15197
	L1D_cache_core[11]: Access = 1848, Miss = 1799, Miss_rate = 0.973, Pending_hits = 31, Reservation_fails = 14391
	L1D_cache_core[12]: Access = 1872, Miss = 1821, Miss_rate = 0.973, Pending_hits = 36, Reservation_fails = 10516
	L1D_cache_core[13]: Access = 1912, Miss = 1844, Miss_rate = 0.964, Pending_hits = 52, Reservation_fails = 13516
	L1D_cache_core[14]: Access = 1896, Miss = 1824, Miss_rate = 0.962, Pending_hits = 47, Reservation_fails = 12921
	L1D_cache_core[15]: Access = 1896, Miss = 1831, Miss_rate = 0.966, Pending_hits = 48, Reservation_fails = 17099
	L1D_cache_core[16]: Access = 1920, Miss = 1843, Miss_rate = 0.960, Pending_hits = 61, Reservation_fails = 12896
	L1D_cache_core[17]: Access = 1916, Miss = 1843, Miss_rate = 0.962, Pending_hits = 46, Reservation_fails = 10241
	L1D_cache_core[18]: Access = 1856, Miss = 1783, Miss_rate = 0.961, Pending_hits = 51, Reservation_fails = 15049
	L1D_cache_core[19]: Access = 1864, Miss = 1810, Miss_rate = 0.971, Pending_hits = 44, Reservation_fails = 11995
	L1D_cache_core[20]: Access = 7584, Miss = 6034, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 53468
	L1D_cache_core[21]: Access = 7360, Miss = 5864, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 53550
	L1D_cache_core[22]: Access = 7360, Miss = 5922, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 58390
	L1D_cache_core[23]: Access = 7424, Miss = 5925, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 56124
	L1D_cache_core[24]: Access = 7456, Miss = 5979, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 62334
	L1D_cache_core[25]: Access = 7424, Miss = 5895, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 56115
	L1D_cache_core[26]: Access = 7456, Miss = 5870, Miss_rate = 0.787, Pending_hits = 0, Reservation_fails = 53295
	L1D_cache_core[27]: Access = 7712, Miss = 6139, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 52408
	L1D_cache_core[28]: Access = 7296, Miss = 5795, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 50206
	L1D_cache_core[29]: Access = 7168, Miss = 5681, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 53497
	L1D_cache_core[30]: Access = 7392, Miss = 5882, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 54487
	L1D_cache_core[31]: Access = 7360, Miss = 5821, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 54838
	L1D_cache_core[32]: Access = 7328, Miss = 5893, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 57926
	L1D_cache_core[33]: Access = 7456, Miss = 5898, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 54616
	L1D_cache_core[34]: Access = 7360, Miss = 5830, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 53594
	L1D_cache_core[35]: Access = 7168, Miss = 5682, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 54188
	L1D_cache_core[36]: Access = 7040, Miss = 5584, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 55544
	L1D_cache_core[37]: Access = 7232, Miss = 5740, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 56859
	L1D_cache_core[38]: Access = 7392, Miss = 5894, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 52479
	L1D_cache_core[39]: Access = 7488, Miss = 5887, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 49621
	L1D_cache_core[40]: Access = 7616, Miss = 6148, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 53843
	L1D_cache_core[41]: Access = 7776, Miss = 6327, Miss_rate = 0.814, Pending_hits = 0, Reservation_fails = 58093
	L1D_cache_core[42]: Access = 7584, Miss = 6033, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 54217
	L1D_cache_core[43]: Access = 7488, Miss = 5992, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 55997
	L1D_cache_core[44]: Access = 7424, Miss = 5929, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 55025
	L1D_cache_core[45]: Access = 7520, Miss = 6009, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 51574
	L1D_cache_core[46]: Access = 7424, Miss = 5945, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 54966
	L1D_cache_core[47]: Access = 7264, Miss = 5808, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 54708
	L1D_cache_core[48]: Access = 7520, Miss = 6059, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 54935
	L1D_cache_core[49]: Access = 7360, Miss = 5905, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 52331
	L1D_cache_core[50]: Access = 7520, Miss = 5968, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 52763
	L1D_cache_core[51]: Access = 7424, Miss = 5851, Miss_rate = 0.788, Pending_hits = 0, Reservation_fails = 52422
	L1D_cache_core[52]: Access = 7296, Miss = 5883, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 55488
	L1D_cache_core[53]: Access = 7104, Miss = 5631, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 53837
	L1D_cache_core[54]: Access = 7136, Miss = 5661, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 52337
	L1D_cache_core[55]: Access = 7040, Miss = 5577, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 54120
	L1D_cache_core[56]: Access = 7136, Miss = 5639, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 53647
	L1D_cache_core[57]: Access = 7392, Miss = 5881, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 53215
	L1D_cache_core[58]: Access = 7200, Miss = 5776, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 53921
	L1D_cache_core[59]: Access = 7232, Miss = 5750, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 54071
	L1D_total_cache_accesses = 332708
	L1D_total_cache_misses = 271427
	L1D_total_cache_miss_rate = 0.8158
	L1D_total_cache_pending_hits = 968
	L1D_total_cache_reservation_fails = 2430625
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 174368
	L1C_total_cache_misses = 1912
	L1C_total_cache_miss_rate = 0.0110
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 3567264
	L1T_total_cache_misses = 3933
	L1T_total_cache_miss_rate = 0.0011
	L1T_total_cache_pending_hits = 3563331
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 388
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 968
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 151856
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 576397
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 172456
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1912
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 3563331
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 3933
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 59925
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 119571
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1854228
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6112343
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 107171
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 49345
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
26232, 24732, 26215, 24478, 25983, 24126, 26224, 24607, 25072, 23327, 24311, 22787, 24277, 22754, 24224, 22687, 
gpgpu_n_tot_thrd_icount = 387206400
gpgpu_n_tot_w_icount = 12100200
gpgpu_n_stall_shd_mem = 5717353
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 151856
gpgpu_n_mem_write_global = 179496
gpgpu_n_mem_texture = 3933
gpgpu_n_mem_const = 100
gpgpu_n_load_insn  = 4741616
gpgpu_n_store_insn = 5069312
gpgpu_n_shmem_insn = 38019013
gpgpu_n_tex_insn = 11803391
gpgpu_n_const_mem_insn = 4128768
gpgpu_n_param_mem_insn = 1419328
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 11520
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2455462
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5056633	W0_Idle:3797248	W0_Scoreboard:17748141	W1:0	W2:8070	W3:24116	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:76297	W17:0	W18:11520	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:1781309	W29:1993653	W30:0	W31:0	W32:8205773
Warp Occupancy Distribution:
Stall:1888852	W0_Idle:235428	W0_Scoreboard:2935733	W1:0	W2:8070	W3:24116	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:76297	W17:0	W18:11520	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:1781309	W29:1993653	W30:0	W31:0	W32:3945942
Warp Occupancy Distribution:
Stall:1572816	W0_Idle:1846576	W0_Scoreboard:7350593	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2130935
warp_utilization0: 0.312658
warp_utilization1: 0.607779
warp_utilization2: 0.165177
traffic_breakdown_coretomem[CONST_ACC_R] = 800 {8:100,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1214848 {8:151856,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 23487616 {40:5670,72:5930,136:167896,}
traffic_breakdown_coretomem[INST_ACC_R] = 126376 {8:15797,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 31464 {8:3933,}
traffic_breakdown_memtocore[CONST_ACC_R] = 7200 {72:100,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 20652416 {136:151856,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1435968 {8:179496,}
traffic_breakdown_memtocore[INST_ACC_R] = 2147168 {136:15788,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 534888 {136:3933,}
maxmrqlatency = 1072 
maxdqlatency = 0 
maxmflatency = 2946 
averagemflatency = 550 
averagemflatency_1 = 583 
averagemflatency_2= 542 
averagemflatency_3 = 548 
averagemrqlatency_1 = 68 
averagemrqlatency_2 = 52 
averagemrqlatency_3 = 56 
max_icnt2mem_latency = 2350 
max_icnt2sh_latency = 322522 
mrq_lat_table:112658 	6958 	10643 	17698 	42916 	60716 	70646 	40596 	9531 	888 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	823 	643 	540 	40406 	126707 	146158 	19924 	184 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	67121 	31849 	27165 	42854 	97249 	68480 	15453 	1007 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	74356 	78652 	2860 	21 	0 	0 	0 	0 	0 	0 	5120 	11292 	17523 	36746 	74709 	34106 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	5 	1 	6 	77 	191 	344 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        27        24        29        44        42        28        43        28        23        43        37        34        32        32        27 
dram[1]:        27        26        27        29        44        42        26        34        27        20        45        39        32        32        34        38 
dram[2]:        30        27        19        18        45        37        18        22        25        19        39        38        32        32        29        40 
dram[3]:        29        23        49        25        41        44        24        23        19        19        48        44        32        32        39        43 
dram[4]:        29        26        19        28        39        41        26        24        25        21        46        34        32        32        36        42 
dram[5]:        30        24        38        33        42        44        25        47        20        25        44        29        40        32        26        38 
maximum service time to same row:
dram[0]:      6275      6720      8072      6568      7101      6754      6690      6176      7061      7212      7447      6367     10696     10538      6629      6610 
dram[1]:      5900      6038      8379      5977      6901      7039      6848      6537      6852      7400      7082      7240     10590     10481      6555      6602 
dram[2]:      6574      5870      8386      5288      6838      6591      6398      6500      6786      6863      6709      6899     10722     10483      6527      6926 
dram[3]:      6532      4285      8311      5495      6894      6825      6856      6556      7503      7232      7537      6922     10658     10526      6731      6772 
dram[4]:      6763      5792      7603      5182      6968      7042      6448      6666      7016      7417      7614      7151     10566     10575      6485      7063 
dram[5]:      6527      7103      7599      5218      6468      7010      6791      6965      6577      7113      7423      7255     10386     10631      7093      6722 
average row accesses per activate:
dram[0]:  2.095727  2.090958  2.172007  2.106696  2.245075  2.376600  2.248538  2.213916  2.125748  2.103132  2.184564  2.133443  2.333333  2.308701  2.270882  2.353438 
dram[1]:  2.105895  2.077087  2.175843  2.148537  2.290568  2.301362  2.162570  2.223631  2.117552  2.080792  2.097430  2.207770  2.234511  2.322235  2.309468  2.244559 
dram[2]:  2.125206  2.079613  2.121897  2.065045  2.432030  2.349879  2.206422  2.215675  2.118607  2.150496  2.169445  2.252018  2.274706  2.265920  2.277939  2.294118 
dram[3]:  2.095469  2.015081  2.165447  2.139637  2.339094  2.348767  2.256560  2.307921  2.079679  2.082711  2.175252  2.135816  2.352155  2.248116  2.305375  2.354030 
dram[4]:  2.081852  2.074627  2.047745  2.092183  2.297923  2.385976  2.179181  2.255841  2.127996  2.102523  2.139164  2.218857  2.280236  2.208785  2.266279  2.400488 
dram[5]:  2.048626  2.077701  2.108401  2.142779  2.323425  2.384615  2.176971  2.252028  2.055996  2.087327  2.140814  2.189838  2.257426  2.218430  2.346803  2.295401 
average row locality = 373252/169737 = 2.199002
average row locality_1 = 171659/82830 = 2.072425
average row locality_2 = 102892/43402 = 2.370674
average row locality_3 = 98701/43505 = 2.268728
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2048      2066      2034      2048      2069      2087      2044      2038      2076      2048      2060      2050      2017      2042      2085      2075 
dram[1]:      2039      2077      2041      2071      2090      2086      2050      2052      2074      2051      2077      2079      2029      2063      2076      2085 
dram[2]:      2051      2049      2033      2066      2110      2065      2038      2060      2054      2065      2061      2073      2035      2017      2090      2078 
dram[3]:      2062      2055      2021      2074      2109      2098      2061      2059      2061      2058      2052      2058      2047      2037      2071      2110 
dram[4]:      2052      2064      2036      2053      2065      2102      2019      2053      2066      2083      2046      2053      2034      2044      2076      2091 
dram[5]:      2047      2084      2059      2080      2093      2125      2033      2066      2057      2080      2056      2077      2032      2068      2056      2066 
total reads: 197921
bank skew: 2125/2017 = 1.05
chip skew: 33079/32887 = 1.01
number of total write accesses:
dram[0]:      1827      1819      1830      1822      1806      1813      1801      1812      1829      1847      1846      1835      1833      1832      1830      1827 
dram[1]:      1819      1830      1832      1820      1820      1801      1821      1806      1835      1838      1841      1842      1830      1843      1827      1834 
dram[2]:      1819      1817      1814      1839      1808      1817      1810      1813      1840      1836      1844      1832      1832      1826      1844      1822 
dram[3]:      1823      1820      1827      1818      1816      1808      1809      1816      1828      1845      1833      1842      1827      1841      1832      1833 
dram[4]:      1814      1828      1824      1828      1807      1811      1812      1809      1841      1834      1843      1830      1831      1828      1822      1841 
dram[5]:      1829      1820      1831      1822      1815      1812      1805      1821      1835      1840      1836      1845      1844      1832      1835      1827 
total reads: 175331
bank skew: 1847/1801 = 1.03
chip skew: 29249/29203 = 1.00
average mf latency per bank:
dram[0]:        475       492       454       481       495       525       500       521       469       498       475       501       468       489       483       516
dram[1]:        490       495       471       494       513       530       511       528       484       503       492       502       489       503       504       524
dram[2]:        482       487       471       478       511       528       516       515       483       495       489       492       488       484       499       515
dram[3]:        482       464       474       462       510       510       517       505       483       482       490       482       494       474       506       499
dram[4]:        482       469       462       470       517       513       512       507       488       482       486       484       476       480       505       496
dram[5]:        498       470       480       474       529       520       515       500       499       484       502       485       491       477       517       510
maximum mf latency per bank:
dram[0]:       2353      2029      2671      1811      1907      2422      1870      1865      2880      2007      2079      2081      2404      2129      2338      2167
dram[1]:       2392      2131      2178      2338      1855      2357      2295      2137      2278      2327      2078      2257      2534      2061      2340      2144
dram[2]:       2946      2320      2122      2673      1967      2096      2429      2289      2232      1867      2395      2036      2855      2260      2586      2121
dram[3]:       2160      2534      1968      2285      2154      1910      2095      2145      2081      2350      2331      1894      2445      1839      2455      2109
dram[4]:       2027      2625      2143      2256      2333      2137      1966      1872      2589      2615      2319      2180      2002      2286      2451      2065
dram[5]:       2255      2196      2184      2360      2202      2014      2112      1916      2168      2621      2564      2138      2121      2136      2390      2201
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=425730 n_nop=246919 n_act=28148 n_pre=28132 n_req=42216 n_req_1=8752 n_req_2=17194 n_req_3=16270 n_rd=65774 n_write=56757 bw_util=0.3888 bw_util_1=0.07443 bw_util_2=0.1615 bw_util_3=0.1529 blp=8.344698 blp_1= 2.175476 blp_2= 2.857156 blp_3= 2.857911
 n_activity=371458 dram_eff=0.4457 dram_eff_1=0.0853 dram_eff_2=0.1852 dram_eff_3=0.1752
bk0: 4096a 247776i bk1: 4132a 241857i bk2: 4068a 245718i bk3: 4096a 241498i bk4: 4138a 235032i bk5: 4174a 231734i bk6: 4088a 228828i bk7: 4076a 226450i bk8: 4152a 250885i bk9: 4096a 239277i bk10: 4120a 239018i bk11: 4100a 233007i bk12: 4034a 242012i bk13: 4084a 232887i bk14: 4170a 225423i bk15: 4150a 219684i 
bw_dist = 0.074	0.162	0.153	0.484	0.127
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.8761
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=425730 n_nop=245987 n_act=28429 n_pre=28413 n_req=42500 n_req_1=8741 n_req_2=17207 n_req_3=16552 n_rd=66080 n_write=56821 bw_util=0.3915 bw_util_1=0.07434 bw_util_2=0.1617 bw_util_3=0.1555 blp=8.416931 blp_1= 2.178012 blp_2= 2.894428 blp_3= 2.875609
 n_activity=371781 dram_eff=0.4483 dram_eff_1=0.08513 dram_eff_2=0.1851 dram_eff_3=0.1781
bk0: 4078a 249416i bk1: 4154a 241300i bk2: 4082a 246490i bk3: 4142a 235956i bk4: 4180a 235827i bk5: 4172a 224533i bk6: 4100a 229984i bk7: 4104a 226677i bk8: 4148a 244228i bk9: 4102a 238511i bk10: 4154a 236904i bk11: 4158a 231808i bk12: 4058a 235778i bk13: 4126a 232340i bk14: 4152a 225202i bk15: 4170a 218897i 
bw_dist = 0.074	0.162	0.156	0.482	0.127
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.9235
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=425730 n_nop=246758 n_act=28148 n_pre=28132 n_req=42277 n_req_1=8711 n_req_2=17216 n_req_3=16350 n_rd=65890 n_write=56802 bw_util=0.3896 bw_util_1=0.07422 bw_util_2=0.1618 bw_util_3=0.1536 blp=8.402758 blp_1= 2.170730 blp_2= 2.898428 blp_3= 2.870332
 n_activity=370980 dram_eff=0.4471 dram_eff_1=0.08517 dram_eff_2=0.1856 dram_eff_3=0.1763
bk0: 4102a 248537i bk1: 4098a 241952i bk2: 4066a 242417i bk3: 4132a 233924i bk4: 4220a 232180i bk5: 4130a 228562i bk6: 4076a 230506i bk7: 4120a 224822i bk8: 4108a 245767i bk9: 4130a 241732i bk10: 4122a 239209i bk11: 4146a 235062i bk12: 4070a 239667i bk13: 4034a 234523i bk14: 4180a 224791i bk15: 4156a 220206i 
bw_dist = 0.074	0.162	0.154	0.482	0.129
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.808
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=425730 n_nop=246503 n_act=28204 n_pre=28188 n_req=42509 n_req_1=8773 n_req_2=17210 n_req_3=16526 n_rd=66066 n_write=56769 bw_util=0.3916 bw_util_1=0.0746 bw_util_2=0.1617 bw_util_3=0.1553 blp=8.404345 blp_1= 2.187407 blp_2= 2.881670 blp_3= 2.874418
 n_activity=371637 dram_eff=0.4486 dram_eff_1=0.08545 dram_eff_2=0.1852 dram_eff_3=0.1779
bk0: 4124a 248048i bk1: 4110a 243027i bk2: 4042a 245358i bk3: 4148a 237581i bk4: 4218a 235010i bk5: 4196a 226683i bk6: 4122a 228589i bk7: 4118a 223894i bk8: 4122a 244715i bk9: 4116a 242809i bk10: 4104a 240768i bk11: 4116a 233944i bk12: 4094a 235488i bk13: 4074a 233743i bk14: 4142a 222477i bk15: 4220a 215777i 
bw_dist = 0.075	0.162	0.155	0.481	0.127
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.8516
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=425730 n_nop=246481 n_act=28341 n_pre=28325 n_req=42344 n_req_1=8810 n_req_2=17121 n_req_3=16413 n_rd=65874 n_write=56709 bw_util=0.3899 bw_util_1=0.0748 bw_util_2=0.1609 bw_util_3=0.1542 blp=8.428126 blp_1= 2.190045 blp_2= 2.887188 blp_3= 2.895194
 n_activity=370340 dram_eff=0.4482 dram_eff_1=0.08599 dram_eff_2=0.1849 dram_eff_3=0.1773
bk0: 4104a 249153i bk1: 4128a 241423i bk2: 4072a 242739i bk3: 4106a 238515i bk4: 4130a 233248i bk5: 4204a 228680i bk6: 4038a 227587i bk7: 4106a 222035i bk8: 4132a 245595i bk9: 4166a 240870i bk10: 4092a 239695i bk11: 4106a 237612i bk12: 4068a 240843i bk13: 4088a 232571i bk14: 4152a 221725i bk15: 4182a 220666i 
bw_dist = 0.075	0.161	0.154	0.480	0.130
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.926
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=425730 n_nop=245837 n_act=28468 n_pre=28452 n_req=42625 n_req_1=8801 n_req_2=17204 n_req_3=16620 n_rd=66158 n_write=56815 bw_util=0.3926 bw_util_1=0.07478 bw_util_2=0.1616 bw_util_3=0.1562 blp=8.394625 blp_1= 2.194908 blp_2= 2.878219 blp_3= 2.888578
 n_activity=372735 dram_eff=0.4484 dram_eff_1=0.08542 dram_eff_2=0.1846 dram_eff_3=0.1784
bk0: 4094a 245181i bk1: 4168a 240920i bk2: 4118a 241759i bk3: 4160a 235224i bk4: 4186a 233094i bk5: 4250a 225187i bk6: 4066a 231923i bk7: 4132a 221892i bk8: 4114a 245621i bk9: 4160a 240642i bk10: 4112a 238759i bk11: 4154a 233184i bk12: 4064a 235016i bk13: 4136a 232291i bk14: 4112a 227410i bk15: 4132a 220983i 
bw_dist = 0.075	0.162	0.156	0.483	0.124
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.9253

========= L2 cache stats =========
L2_cache_bank[0]: Access = 28774, Miss = 16433, Miss_rate = 0.571, Pending_hits = 702, Reservation_fails = 3152
L2_cache_bank[1]: Access = 28809, Miss = 16454, Miss_rate = 0.571, Pending_hits = 681, Reservation_fails = 7329
L2_cache_bank[2]: Access = 28874, Miss = 16476, Miss_rate = 0.571, Pending_hits = 695, Reservation_fails = 2834
L2_cache_bank[3]: Access = 28790, Miss = 16564, Miss_rate = 0.575, Pending_hits = 674, Reservation_fails = 7933
L2_cache_bank[4]: Access = 29470, Miss = 16472, Miss_rate = 0.559, Pending_hits = 681, Reservation_fails = 4847
L2_cache_bank[5]: Access = 28829, Miss = 16473, Miss_rate = 0.571, Pending_hits = 673, Reservation_fails = 9360
L2_cache_bank[6]: Access = 29508, Miss = 16484, Miss_rate = 0.559, Pending_hits = 706, Reservation_fails = 3687
L2_cache_bank[7]: Access = 28879, Miss = 16549, Miss_rate = 0.573, Pending_hits = 721, Reservation_fails = 6892
L2_cache_bank[8]: Access = 29667, Miss = 16394, Miss_rate = 0.553, Pending_hits = 749, Reservation_fails = 7606
L2_cache_bank[9]: Access = 29685, Miss = 16543, Miss_rate = 0.557, Pending_hits = 746, Reservation_fails = 8227
L2_cache_bank[10]: Access = 29962, Miss = 16433, Miss_rate = 0.548, Pending_hits = 746, Reservation_fails = 6280
L2_cache_bank[11]: Access = 29928, Miss = 16646, Miss_rate = 0.556, Pending_hits = 785, Reservation_fails = 6983
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 28774, Miss = 16433 (0.571), PendingHit = 702 (0.0244)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 28809, Miss = 16454 (0.571), PendingHit = 681 (0.0236)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 28874, Miss = 16476 (0.571), PendingHit = 695 (0.0241)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 28790, Miss = 16564 (0.575), PendingHit = 674 (0.0234)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 29470, Miss = 16472 (0.559), PendingHit = 681 (0.0231)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 28829, Miss = 16473 (0.571), PendingHit = 673 (0.0233)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 29508, Miss = 16484 (0.559), PendingHit = 706 (0.0239)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 28879, Miss = 16549 (0.573), PendingHit = 721 (0.025)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 29667, Miss = 16394 (0.553), PendingHit = 749 (0.0252)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 29685, Miss = 16543 (0.557), PendingHit = 746 (0.0251)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 29962, Miss = 16433 (0.548), PendingHit = 746 (0.0249)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 29928, Miss = 16646 (0.556), PendingHit = 785 (0.0262)
L2 Cache Total Miss Rate = 0.564
Stream 1: L2 Cache Miss Rate = 0.457
Stream 2: L2 Cache Miss Rate = 0.589
Stream 3: L2 Cache Miss Rate = 0.544
Stream 1: Accesses  = 50763
Stream 1: Misses  = 23183
Stream 2: Accesses  = 150216
Stream 2: Misses  = 88501
Stream 3: Accesses  = 200959
Stream 3: Misses  = 109420
Stream 1+2: Accesses  = 200979
Stream 1+2: Misses  = 111684
Stream 1+2+3: Accesses  = 401938
Stream 1+2+3: Misses  = 221104
Total Accesses  = 351175
MPKI-CORES
CORE_L2MPKI_0	0.104
CORE_L2MPKI_1	0.101
CORE_L2MPKI_2	0.101
CORE_L2MPKI_3	0.101
CORE_L2MPKI_4	0.101
CORE_L2MPKI_5	0.099
CORE_L2MPKI_6	0.099
CORE_L2MPKI_7	0.098
CORE_L2MPKI_8	0.099
CORE_L2MPKI_9	0.098
CORE_L2MPKI_10	0.099
CORE_L2MPKI_11	0.097
CORE_L2MPKI_12	0.099
CORE_L2MPKI_13	0.097
CORE_L2MPKI_14	0.096
CORE_L2MPKI_15	0.098
CORE_L2MPKI_16	0.098
CORE_L2MPKI_17	0.099
CORE_L2MPKI_18	0.098
CORE_L2MPKI_19	0.098
CORE_L2MPKI_20	1.278
CORE_L2MPKI_21	1.327
CORE_L2MPKI_22	1.307
CORE_L2MPKI_23	1.295
CORE_L2MPKI_24	1.306
CORE_L2MPKI_25	1.318
CORE_L2MPKI_26	1.311
CORE_L2MPKI_27	1.303
CORE_L2MPKI_28	1.307
CORE_L2MPKI_29	1.318
CORE_L2MPKI_30	1.301
CORE_L2MPKI_31	1.289
CORE_L2MPKI_32	1.283
CORE_L2MPKI_33	1.289
CORE_L2MPKI_34	1.302
CORE_L2MPKI_35	1.284
CORE_L2MPKI_36	1.306
CORE_L2MPKI_37	1.287
CORE_L2MPKI_38	1.278
CORE_L2MPKI_39	1.272
CORE_L2MPKI_40	1.258
CORE_L2MPKI_41	1.242
CORE_L2MPKI_42	1.239
CORE_L2MPKI_43	1.256
CORE_L2MPKI_44	1.269
CORE_L2MPKI_45	1.270
CORE_L2MPKI_46	1.282
CORE_L2MPKI_47	1.287
CORE_L2MPKI_48	1.265
CORE_L2MPKI_49	1.266
CORE_L2MPKI_50	1.251
CORE_L2MPKI_51	1.272
CORE_L2MPKI_52	1.264
CORE_L2MPKI_53	1.282
CORE_L2MPKI_54	1.283
CORE_L2MPKI_55	1.280
CORE_L2MPKI_56	1.279
CORE_L2MPKI_57	1.243
CORE_L2MPKI_58	1.275
CORE_L2MPKI_59	1.259
Avg_MPKI_Stream1= 0.099
Avg_MPKI_Stream2= 1.298
Avg_MPKI_Stream3= 1.266
MISSES-CORES
CORE_MISSES_0	1213
CORE_MISSES_1	1191
CORE_MISSES_2	1174
CORE_MISSES_3	1179
CORE_MISSES_4	1184
CORE_MISSES_5	1163
CORE_MISSES_6	1151
CORE_MISSES_7	1148
CORE_MISSES_8	1167
CORE_MISSES_9	1141
CORE_MISSES_10	1159
CORE_MISSES_11	1143
CORE_MISSES_12	1160
CORE_MISSES_13	1138
CORE_MISSES_14	1129
CORE_MISSES_15	1139
CORE_MISSES_16	1156
CORE_MISSES_17	1150
CORE_MISSES_18	1149
CORE_MISSES_19	1149
CORE_MISSES_20	4486
CORE_MISSES_21	4520
CORE_MISSES_22	4451
CORE_MISSES_23	4448
CORE_MISSES_24	4504
CORE_MISSES_25	4528
CORE_MISSES_26	4520
CORE_MISSES_27	4649
CORE_MISSES_28	4409
CORE_MISSES_29	4369
CORE_MISSES_30	4447
CORE_MISSES_31	4386
CORE_MISSES_32	4346
CORE_MISSES_33	4443
CORE_MISSES_34	4429
CORE_MISSES_35	4254
CORE_MISSES_36	4248
CORE_MISSES_37	4300
CORE_MISSES_38	4363
CORE_MISSES_39	4401
CORE_MISSES_40	4426
CORE_MISSES_41	4463
CORE_MISSES_42	4341
CORE_MISSES_43	4345
CORE_MISSES_44	4354
CORE_MISSES_45	4413
CORE_MISSES_46	4396
CORE_MISSES_47	4318
CORE_MISSES_48	4395
CORE_MISSES_49	4306
CORE_MISSES_50	4347
CORE_MISSES_51	4362
CORE_MISSES_52	4261
CORE_MISSES_53	4209
CORE_MISSES_54	4231
CORE_MISSES_55	4162
CORE_MISSES_56	4217
CORE_MISSES_57	4245
CORE_MISSES_58	4241
CORE_MISSES_59	4205
L2_MISSES = 197921
L2_total_cache_accesses = 351175
L2_total_cache_misses = 197921
L2_total_cache_miss_rate = 0.5636
L2_total_cache_pending_hits = 8559
L2_total_cache_reservation_fails = 75130
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3530
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 439
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 147887
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 44341
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 3266
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 384
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 3789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 122946
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7220
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 49330
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2699
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 14861
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 611
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 318
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 24201
L2_cache_data_port_util = 0.254
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1037681
icnt_total_pkts_simt_to_mem=1040296
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =     726.4574
gpu_ipc_2 =     211.4207
gpu_ipc_3 =     211.2360
gpu_tot_sim_cycle_stream_1 = 322522
gpu_tot_sim_cycle_stream_2 = 322504
gpu_tot_sim_cycle_stream_3 = 322505
gpu_sim_insn_1 = 234298496
gpu_sim_insn_2 = 68184032
gpu_sim_insn_3 = 68124672
gpu_sim_cycle = 322523
gpu_sim_insn = 370607200
gpu_ipc =    1149.0876
gpu_tot_sim_cycle = 322523
gpu_tot_sim_insn = 370607200
gpu_tot_ipc =    1149.0876
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1128980
gpu_stall_icnt2sh    = 181678
gpu_total_sim_rate=350290

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6219514
	L1I_total_cache_misses = 107171
	L1I_total_cache_miss_rate = 0.0172
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 49345
L1D_cache:
	L1D_cache_core[0]: Access = 1920, Miss = 1846, Miss_rate = 0.961, Pending_hits = 57, Reservation_fails = 8432
	L1D_cache_core[1]: Access = 1896, Miss = 1837, Miss_rate = 0.969, Pending_hits = 47, Reservation_fails = 12311
	L1D_cache_core[2]: Access = 1912, Miss = 1846, Miss_rate = 0.965, Pending_hits = 55, Reservation_fails = 12830
	L1D_cache_core[3]: Access = 1888, Miss = 1817, Miss_rate = 0.962, Pending_hits = 50, Reservation_fails = 13266
	L1D_cache_core[4]: Access = 1912, Miss = 1836, Miss_rate = 0.960, Pending_hits = 60, Reservation_fails = 13205
	L1D_cache_core[5]: Access = 1880, Miss = 1810, Miss_rate = 0.963, Pending_hits = 49, Reservation_fails = 12161
	L1D_cache_core[6]: Access = 1904, Miss = 1828, Miss_rate = 0.960, Pending_hits = 45, Reservation_fails = 13621
	L1D_cache_core[7]: Access = 1888, Miss = 1816, Miss_rate = 0.962, Pending_hits = 48, Reservation_fails = 12782
	L1D_cache_core[8]: Access = 1872, Miss = 1789, Miss_rate = 0.956, Pending_hits = 61, Reservation_fails = 10876
	L1D_cache_core[9]: Access = 1880, Miss = 1817, Miss_rate = 0.966, Pending_hits = 39, Reservation_fails = 12271
	L1D_cache_core[10]: Access = 1864, Miss = 1800, Miss_rate = 0.966, Pending_hits = 41, Reservation_fails = 15197
	L1D_cache_core[11]: Access = 1848, Miss = 1799, Miss_rate = 0.973, Pending_hits = 31, Reservation_fails = 14391
	L1D_cache_core[12]: Access = 1872, Miss = 1821, Miss_rate = 0.973, Pending_hits = 36, Reservation_fails = 10516
	L1D_cache_core[13]: Access = 1912, Miss = 1844, Miss_rate = 0.964, Pending_hits = 52, Reservation_fails = 13516
	L1D_cache_core[14]: Access = 1896, Miss = 1824, Miss_rate = 0.962, Pending_hits = 47, Reservation_fails = 12921
	L1D_cache_core[15]: Access = 1896, Miss = 1831, Miss_rate = 0.966, Pending_hits = 48, Reservation_fails = 17099
	L1D_cache_core[16]: Access = 1920, Miss = 1843, Miss_rate = 0.960, Pending_hits = 61, Reservation_fails = 12896
	L1D_cache_core[17]: Access = 1916, Miss = 1843, Miss_rate = 0.962, Pending_hits = 46, Reservation_fails = 10241
	L1D_cache_core[18]: Access = 1856, Miss = 1783, Miss_rate = 0.961, Pending_hits = 51, Reservation_fails = 15049
	L1D_cache_core[19]: Access = 1864, Miss = 1810, Miss_rate = 0.971, Pending_hits = 44, Reservation_fails = 11995
	L1D_cache_core[20]: Access = 7584, Miss = 6034, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 53468
	L1D_cache_core[21]: Access = 7360, Miss = 5864, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 53550
	L1D_cache_core[22]: Access = 7360, Miss = 5922, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 58390
	L1D_cache_core[23]: Access = 7424, Miss = 5925, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 56124
	L1D_cache_core[24]: Access = 7456, Miss = 5979, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 62334
	L1D_cache_core[25]: Access = 7424, Miss = 5895, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 56115
	L1D_cache_core[26]: Access = 7456, Miss = 5870, Miss_rate = 0.787, Pending_hits = 0, Reservation_fails = 53295
	L1D_cache_core[27]: Access = 7712, Miss = 6139, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 52408
	L1D_cache_core[28]: Access = 7296, Miss = 5795, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 50206
	L1D_cache_core[29]: Access = 7168, Miss = 5681, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 53497
	L1D_cache_core[30]: Access = 7392, Miss = 5882, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 54487
	L1D_cache_core[31]: Access = 7360, Miss = 5821, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 54838
	L1D_cache_core[32]: Access = 7328, Miss = 5893, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 57926
	L1D_cache_core[33]: Access = 7456, Miss = 5898, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 54616
	L1D_cache_core[34]: Access = 7360, Miss = 5830, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 53594
	L1D_cache_core[35]: Access = 7168, Miss = 5682, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 54188
	L1D_cache_core[36]: Access = 7040, Miss = 5584, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 55544
	L1D_cache_core[37]: Access = 7232, Miss = 5740, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 56859
	L1D_cache_core[38]: Access = 7392, Miss = 5894, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 52479
	L1D_cache_core[39]: Access = 7488, Miss = 5887, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 49621
	L1D_cache_core[40]: Access = 7616, Miss = 6148, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 53843
	L1D_cache_core[41]: Access = 7776, Miss = 6327, Miss_rate = 0.814, Pending_hits = 0, Reservation_fails = 58093
	L1D_cache_core[42]: Access = 7584, Miss = 6033, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 54217
	L1D_cache_core[43]: Access = 7488, Miss = 5992, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 55997
	L1D_cache_core[44]: Access = 7424, Miss = 5929, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 55025
	L1D_cache_core[45]: Access = 7520, Miss = 6009, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 51574
	L1D_cache_core[46]: Access = 7424, Miss = 5945, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 54966
	L1D_cache_core[47]: Access = 7264, Miss = 5808, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 54708
	L1D_cache_core[48]: Access = 7520, Miss = 6059, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 54935
	L1D_cache_core[49]: Access = 7360, Miss = 5905, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 52331
	L1D_cache_core[50]: Access = 7520, Miss = 5968, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 52763
	L1D_cache_core[51]: Access = 7424, Miss = 5851, Miss_rate = 0.788, Pending_hits = 0, Reservation_fails = 52422
	L1D_cache_core[52]: Access = 7296, Miss = 5883, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 55488
	L1D_cache_core[53]: Access = 7104, Miss = 5631, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 53837
	L1D_cache_core[54]: Access = 7136, Miss = 5661, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 52337
	L1D_cache_core[55]: Access = 7040, Miss = 5577, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 54120
	L1D_cache_core[56]: Access = 7136, Miss = 5639, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 53647
	L1D_cache_core[57]: Access = 7392, Miss = 5881, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 53215
	L1D_cache_core[58]: Access = 7200, Miss = 5776, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 53921
	L1D_cache_core[59]: Access = 7232, Miss = 5750, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 54071
	L1D_total_cache_accesses = 332708
	L1D_total_cache_misses = 271427
	L1D_total_cache_miss_rate = 0.8158
	L1D_total_cache_pending_hits = 968
	L1D_total_cache_reservation_fails = 2430625
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 174368
	L1C_total_cache_misses = 1912
	L1C_total_cache_miss_rate = 0.0110
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 3567264
	L1T_total_cache_misses = 3933
	L1T_total_cache_miss_rate = 0.0011
	L1T_total_cache_pending_hits = 3563331
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 388
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 968
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 151856
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 576397
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 172456
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1912
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 3563331
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 3933
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 59925
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 119571
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1854228
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6112343
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 107171
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 49345
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
26232, 24732, 26215, 24478, 25983, 24126, 26224, 24607, 25072, 23327, 24311, 22787, 24277, 22754, 24224, 22687, 
gpgpu_n_tot_thrd_icount = 387206400
gpgpu_n_tot_w_icount = 12100200
gpgpu_n_stall_shd_mem = 5717353
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 151856
gpgpu_n_mem_write_global = 179496
gpgpu_n_mem_texture = 3933
gpgpu_n_mem_const = 100
gpgpu_n_load_insn  = 4741616
gpgpu_n_store_insn = 5069312
gpgpu_n_shmem_insn = 38019013
gpgpu_n_tex_insn = 11803391
gpgpu_n_const_mem_insn = 4128768
gpgpu_n_param_mem_insn = 1419328
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 11520
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2455462
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5056633	W0_Idle:3797248	W0_Scoreboard:17748141	W1:0	W2:8070	W3:24116	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:76297	W17:0	W18:11520	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:1781309	W29:1993653	W30:0	W31:0	W32:8205773
Warp Occupancy Distribution:
Stall:1888852	W0_Idle:235428	W0_Scoreboard:2935733	W1:0	W2:8070	W3:24116	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:76297	W17:0	W18:11520	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:1781309	W29:1993653	W30:0	W31:0	W32:3945942
Warp Occupancy Distribution:
Stall:1572816	W0_Idle:1846576	W0_Scoreboard:7350593	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2130935
warp_utilization0: 0.312658
warp_utilization1: 0.607779
warp_utilization2: 0.165177
traffic_breakdown_coretomem[CONST_ACC_R] = 800 {8:100,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1214848 {8:151856,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 23487616 {40:5670,72:5930,136:167896,}
traffic_breakdown_coretomem[INST_ACC_R] = 126376 {8:15797,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 31464 {8:3933,}
traffic_breakdown_memtocore[CONST_ACC_R] = 7200 {72:100,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 20652416 {136:151856,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1435968 {8:179496,}
traffic_breakdown_memtocore[INST_ACC_R] = 2147168 {136:15788,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 534888 {136:3933,}
maxmrqlatency = 1072 
maxdqlatency = 0 
maxmflatency = 2946 
averagemflatency = 550 
averagemflatency_1 = 583 
averagemflatency_2= 542 
averagemflatency_3 = 548 
averagemrqlatency_1 = 68 
averagemrqlatency_2 = 52 
averagemrqlatency_3 = 56 
max_icnt2mem_latency = 2350 
max_icnt2sh_latency = 322522 
mrq_lat_table:112658 	6958 	10643 	17698 	42916 	60716 	70646 	40596 	9531 	888 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	823 	643 	540 	40406 	126707 	146158 	19924 	184 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	67121 	31849 	27165 	42854 	97249 	68480 	15453 	1007 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	74356 	78652 	2860 	21 	0 	0 	0 	0 	0 	0 	5120 	11292 	17523 	36746 	74709 	34106 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	5 	1 	6 	77 	191 	344 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        27        24        29        44        42        28        43        28        23        43        37        34        32        32        27 
dram[1]:        27        26        27        29        44        42        26        34        27        20        45        39        32        32        34        38 
dram[2]:        30        27        19        18        45        37        18        22        25        19        39        38        32        32        29        40 
dram[3]:        29        23        49        25        41        44        24        23        19        19        48        44        32        32        39        43 
dram[4]:        29        26        19        28        39        41        26        24        25        21        46        34        32        32        36        42 
dram[5]:        30        24        38        33        42        44        25        47        20        25        44        29        40        32        26        38 
maximum service time to same row:
dram[0]:      6275      6720      8072      6568      7101      6754      6690      6176      7061      7212      7447      6367     10696     10538      6629      6610 
dram[1]:      5900      6038      8379      5977      6901      7039      6848      6537      6852      7400      7082      7240     10590     10481      6555      6602 
dram[2]:      6574      5870      8386      5288      6838      6591      6398      6500      6786      6863      6709      6899     10722     10483      6527      6926 
dram[3]:      6532      4285      8311      5495      6894      6825      6856      6556      7503      7232      7537      6922     10658     10526      6731      6772 
dram[4]:      6763      5792      7603      5182      6968      7042      6448      6666      7016      7417      7614      7151     10566     10575      6485      7063 
dram[5]:      6527      7103      7599      5218      6468      7010      6791      6965      6577      7113      7423      7255     10386     10631      7093      6722 
average row accesses per activate:
dram[0]:  2.095727  2.090958  2.172007  2.106696  2.245075  2.376600  2.248538  2.213916  2.125748  2.103132  2.184564  2.133443  2.333333  2.308701  2.270882  2.353438 
dram[1]:  2.105895  2.077087  2.175843  2.148537  2.290568  2.301362  2.162570  2.223631  2.117552  2.080792  2.097430  2.207770  2.234511  2.322235  2.309468  2.244559 
dram[2]:  2.125206  2.079613  2.121897  2.065045  2.432030  2.349879  2.206422  2.215675  2.118607  2.150496  2.169445  2.252018  2.274706  2.265920  2.277939  2.294118 
dram[3]:  2.095469  2.015081  2.165447  2.139637  2.339094  2.348767  2.256560  2.307921  2.079679  2.082711  2.175252  2.135816  2.352155  2.248116  2.305375  2.354030 
dram[4]:  2.081852  2.074627  2.047745  2.092183  2.297923  2.385976  2.179181  2.255841  2.127996  2.102523  2.139164  2.218857  2.280236  2.208785  2.266279  2.400488 
dram[5]:  2.048626  2.077701  2.108401  2.142779  2.323425  2.384615  2.176971  2.252028  2.055996  2.087327  2.140814  2.189838  2.257426  2.218430  2.346803  2.295401 
average row locality = 373252/169737 = 2.199002
average row locality_1 = 171659/82830 = 2.072425
average row locality_2 = 102892/43402 = 2.370674
average row locality_3 = 98701/43505 = 2.268728
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2048      2066      2034      2048      2069      2087      2044      2038      2076      2048      2060      2050      2017      2042      2085      2075 
dram[1]:      2039      2077      2041      2071      2090      2086      2050      2052      2074      2051      2077      2079      2029      2063      2076      2085 
dram[2]:      2051      2049      2033      2066      2110      2065      2038      2060      2054      2065      2061      2073      2035      2017      2090      2078 
dram[3]:      2062      2055      2021      2074      2109      2098      2061      2059      2061      2058      2052      2058      2047      2037      2071      2110 
dram[4]:      2052      2064      2036      2053      2065      2102      2019      2053      2066      2083      2046      2053      2034      2044      2076      2091 
dram[5]:      2047      2084      2059      2080      2093      2125      2033      2066      2057      2080      2056      2077      2032      2068      2056      2066 
total reads: 197921
bank skew: 2125/2017 = 1.05
chip skew: 33079/32887 = 1.01
number of total write accesses:
dram[0]:      1827      1819      1830      1822      1806      1813      1801      1812      1829      1847      1846      1835      1833      1832      1830      1827 
dram[1]:      1819      1830      1832      1820      1820      1801      1821      1806      1835      1838      1841      1842      1830      1843      1827      1834 
dram[2]:      1819      1817      1814      1839      1808      1817      1810      1813      1840      1836      1844      1832      1832      1826      1844      1822 
dram[3]:      1823      1820      1827      1818      1816      1808      1809      1816      1828      1845      1833      1842      1827      1841      1832      1833 
dram[4]:      1814      1828      1824      1828      1807      1811      1812      1809      1841      1834      1843      1830      1831      1828      1822      1841 
dram[5]:      1829      1820      1831      1822      1815      1812      1805      1821      1835      1840      1836      1845      1844      1832      1835      1827 
total reads: 175331
bank skew: 1847/1801 = 1.03
chip skew: 29249/29203 = 1.00
average mf latency per bank:
dram[0]:        475       492       454       481       495       525       500       521       469       498       475       501       468       489       483       516
dram[1]:        490       495       471       494       513       530       511       528       484       503       492       502       489       503       504       524
dram[2]:        482       487       471       478       511       528       516       515       483       495       489       492       488       484       499       515
dram[3]:        482       464       474       462       510       510       517       505       483       482       490       482       494       474       506       499
dram[4]:        482       469       462       470       517       513       512       507       488       482       486       484       476       480       505       496
dram[5]:        498       470       480       474       529       520       515       500       499       484       502       485       491       477       517       510
maximum mf latency per bank:
dram[0]:       2353      2029      2671      1811      1907      2422      1870      1865      2880      2007      2079      2081      2404      2129      2338      2167
dram[1]:       2392      2131      2178      2338      1855      2357      2295      2137      2278      2327      2078      2257      2534      2061      2340      2144
dram[2]:       2946      2320      2122      2673      1967      2096      2429      2289      2232      1867      2395      2036      2855      2260      2586      2121
dram[3]:       2160      2534      1968      2285      2154      1910      2095      2145      2081      2350      2331      1894      2445      1839      2455      2109
dram[4]:       2027      2625      2143      2256      2333      2137      1966      1872      2589      2615      2319      2180      2002      2286      2451      2065
dram[5]:       2255      2196      2184      2360      2202      2014      2112      1916      2168      2621      2564      2138      2121      2136      2390      2201
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=425730 n_nop=246919 n_act=28148 n_pre=28132 n_req=42216 n_req_1=8752 n_req_2=17194 n_req_3=16270 n_rd=65774 n_write=56757 bw_util=0.3888 bw_util_1=0.07443 bw_util_2=0.1615 bw_util_3=0.1529 blp=8.344698 blp_1= 2.175476 blp_2= 2.857156 blp_3= 2.857911
 n_activity=371458 dram_eff=0.4457 dram_eff_1=0.0853 dram_eff_2=0.1852 dram_eff_3=0.1752
bk0: 4096a 247776i bk1: 4132a 241857i bk2: 4068a 245718i bk3: 4096a 241498i bk4: 4138a 235032i bk5: 4174a 231734i bk6: 4088a 228828i bk7: 4076a 226450i bk8: 4152a 250885i bk9: 4096a 239277i bk10: 4120a 239018i bk11: 4100a 233007i bk12: 4034a 242012i bk13: 4084a 232887i bk14: 4170a 225423i bk15: 4150a 219684i 
bw_dist = 0.074	0.162	0.153	0.484	0.127
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.8761
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=425730 n_nop=245987 n_act=28429 n_pre=28413 n_req=42500 n_req_1=8741 n_req_2=17207 n_req_3=16552 n_rd=66080 n_write=56821 bw_util=0.3915 bw_util_1=0.07434 bw_util_2=0.1617 bw_util_3=0.1555 blp=8.416931 blp_1= 2.178012 blp_2= 2.894428 blp_3= 2.875609
 n_activity=371781 dram_eff=0.4483 dram_eff_1=0.08513 dram_eff_2=0.1851 dram_eff_3=0.1781
bk0: 4078a 249416i bk1: 4154a 241300i bk2: 4082a 246490i bk3: 4142a 235956i bk4: 4180a 235827i bk5: 4172a 224533i bk6: 4100a 229984i bk7: 4104a 226677i bk8: 4148a 244228i bk9: 4102a 238511i bk10: 4154a 236904i bk11: 4158a 231808i bk12: 4058a 235778i bk13: 4126a 232340i bk14: 4152a 225202i bk15: 4170a 218897i 
bw_dist = 0.074	0.162	0.156	0.482	0.127
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.9235
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=425730 n_nop=246758 n_act=28148 n_pre=28132 n_req=42277 n_req_1=8711 n_req_2=17216 n_req_3=16350 n_rd=65890 n_write=56802 bw_util=0.3896 bw_util_1=0.07422 bw_util_2=0.1618 bw_util_3=0.1536 blp=8.402758 blp_1= 2.170730 blp_2= 2.898428 blp_3= 2.870332
 n_activity=370980 dram_eff=0.4471 dram_eff_1=0.08517 dram_eff_2=0.1856 dram_eff_3=0.1763
bk0: 4102a 248537i bk1: 4098a 241952i bk2: 4066a 242417i bk3: 4132a 233924i bk4: 4220a 232180i bk5: 4130a 228562i bk6: 4076a 230506i bk7: 4120a 224822i bk8: 4108a 245767i bk9: 4130a 241732i bk10: 4122a 239209i bk11: 4146a 235062i bk12: 4070a 239667i bk13: 4034a 234523i bk14: 4180a 224791i bk15: 4156a 220206i 
bw_dist = 0.074	0.162	0.154	0.482	0.129
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.808
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=425730 n_nop=246503 n_act=28204 n_pre=28188 n_req=42509 n_req_1=8773 n_req_2=17210 n_req_3=16526 n_rd=66066 n_write=56769 bw_util=0.3916 bw_util_1=0.0746 bw_util_2=0.1617 bw_util_3=0.1553 blp=8.404345 blp_1= 2.187407 blp_2= 2.881670 blp_3= 2.874418
 n_activity=371637 dram_eff=0.4486 dram_eff_1=0.08545 dram_eff_2=0.1852 dram_eff_3=0.1779
bk0: 4124a 248048i bk1: 4110a 243027i bk2: 4042a 245358i bk3: 4148a 237581i bk4: 4218a 235010i bk5: 4196a 226683i bk6: 4122a 228589i bk7: 4118a 223894i bk8: 4122a 244715i bk9: 4116a 242809i bk10: 4104a 240768i bk11: 4116a 233944i bk12: 4094a 235488i bk13: 4074a 233743i bk14: 4142a 222477i bk15: 4220a 215777i 
bw_dist = 0.075	0.162	0.155	0.481	0.127
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.8516
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=425730 n_nop=246481 n_act=28341 n_pre=28325 n_req=42344 n_req_1=8810 n_req_2=17121 n_req_3=16413 n_rd=65874 n_write=56709 bw_util=0.3899 bw_util_1=0.0748 bw_util_2=0.1609 bw_util_3=0.1542 blp=8.428126 blp_1= 2.190045 blp_2= 2.887188 blp_3= 2.895194
 n_activity=370340 dram_eff=0.4482 dram_eff_1=0.08599 dram_eff_2=0.1849 dram_eff_3=0.1773
bk0: 4104a 249153i bk1: 4128a 241423i bk2: 4072a 242739i bk3: 4106a 238515i bk4: 4130a 233248i bk5: 4204a 228680i bk6: 4038a 227587i bk7: 4106a 222035i bk8: 4132a 245595i bk9: 4166a 240870i bk10: 4092a 239695i bk11: 4106a 237612i bk12: 4068a 240843i bk13: 4088a 232571i bk14: 4152a 221725i bk15: 4182a 220666i 
bw_dist = 0.075	0.161	0.154	0.480	0.130
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.926
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=425730 n_nop=245837 n_act=28468 n_pre=28452 n_req=42625 n_req_1=8801 n_req_2=17204 n_req_3=16620 n_rd=66158 n_write=56815 bw_util=0.3926 bw_util_1=0.07478 bw_util_2=0.1616 bw_util_3=0.1562 blp=8.394625 blp_1= 2.194908 blp_2= 2.878219 blp_3= 2.888578
 n_activity=372735 dram_eff=0.4484 dram_eff_1=0.08542 dram_eff_2=0.1846 dram_eff_3=0.1784
bk0: 4094a 245181i bk1: 4168a 240920i bk2: 4118a 241759i bk3: 4160a 235224i bk4: 4186a 233094i bk5: 4250a 225187i bk6: 4066a 231923i bk7: 4132a 221892i bk8: 4114a 245621i bk9: 4160a 240642i bk10: 4112a 238759i bk11: 4154a 233184i bk12: 4064a 235016i bk13: 4136a 232291i bk14: 4112a 227410i bk15: 4132a 220983i 
bw_dist = 0.075	0.162	0.156	0.483	0.124
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.9253

========= L2 cache stats =========
L2_cache_bank[0]: Access = 28774, Miss = 16433, Miss_rate = 0.571, Pending_hits = 702, Reservation_fails = 3152
L2_cache_bank[1]: Access = 28809, Miss = 16454, Miss_rate = 0.571, Pending_hits = 681, Reservation_fails = 7329
L2_cache_bank[2]: Access = 28874, Miss = 16476, Miss_rate = 0.571, Pending_hits = 695, Reservation_fails = 2834
L2_cache_bank[3]: Access = 28790, Miss = 16564, Miss_rate = 0.575, Pending_hits = 674, Reservation_fails = 7933
L2_cache_bank[4]: Access = 29470, Miss = 16472, Miss_rate = 0.559, Pending_hits = 681, Reservation_fails = 4847
L2_cache_bank[5]: Access = 28829, Miss = 16473, Miss_rate = 0.571, Pending_hits = 673, Reservation_fails = 9360
L2_cache_bank[6]: Access = 29508, Miss = 16484, Miss_rate = 0.559, Pending_hits = 706, Reservation_fails = 3687
L2_cache_bank[7]: Access = 28879, Miss = 16549, Miss_rate = 0.573, Pending_hits = 721, Reservation_fails = 6892
L2_cache_bank[8]: Access = 29667, Miss = 16394, Miss_rate = 0.553, Pending_hits = 749, Reservation_fails = 7606
L2_cache_bank[9]: Access = 29685, Miss = 16543, Miss_rate = 0.557, Pending_hits = 746, Reservation_fails = 8227
L2_cache_bank[10]: Access = 29962, Miss = 16433, Miss_rate = 0.548, Pending_hits = 746, Reservation_fails = 6280
L2_cache_bank[11]: Access = 29928, Miss = 16646, Miss_rate = 0.556, Pending_hits = 785, Reservation_fails = 6983
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 28774, Miss = 16433 (0.571), PendingHit = 702 (0.0244)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 28809, Miss = 16454 (0.571), PendingHit = 681 (0.0236)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 28874, Miss = 16476 (0.571), PendingHit = 695 (0.0241)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 28790, Miss = 16564 (0.575), PendingHit = 674 (0.0234)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 29470, Miss = 16472 (0.559), PendingHit = 681 (0.0231)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 28829, Miss = 16473 (0.571), PendingHit = 673 (0.0233)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 29508, Miss = 16484 (0.559), PendingHit = 706 (0.0239)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 28879, Miss = 16549 (0.573), PendingHit = 721 (0.025)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 29667, Miss = 16394 (0.553), PendingHit = 749 (0.0252)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 29685, Miss = 16543 (0.557), PendingHit = 746 (0.0251)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 29962, Miss = 16433 (0.548), PendingHit = 746 (0.0249)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 29928, Miss = 16646 (0.556), PendingHit = 785 (0.0262)
L2 Cache Total Miss Rate = 0.564
Stream 1: L2 Cache Miss Rate = 0.457
Stream 2: L2 Cache Miss Rate = 0.589
Stream 3: L2 Cache Miss Rate = 0.544
Stream 1: Accesses  = 50763
Stream 1: Misses  = 23183
Stream 2: Accesses  = 150216
Stream 2: Misses  = 88501
Stream 3: Accesses  = 200959
Stream 3: Misses  = 109420
Stream 1+2: Accesses  = 200979
Stream 1+2: Misses  = 111684
Stream 1+2+3: Accesses  = 401938
Stream 1+2+3: Misses  = 221104
Total Accesses  = 351175
MPKI-CORES
CORE_L2MPKI_0	0.104
CORE_L2MPKI_1	0.101
CORE_L2MPKI_2	0.101
CORE_L2MPKI_3	0.101
CORE_L2MPKI_4	0.101
CORE_L2MPKI_5	0.099
CORE_L2MPKI_6	0.099
CORE_L2MPKI_7	0.098
CORE_L2MPKI_8	0.099
CORE_L2MPKI_9	0.098
CORE_L2MPKI_10	0.099
CORE_L2MPKI_11	0.097
CORE_L2MPKI_12	0.099
CORE_L2MPKI_13	0.097
CORE_L2MPKI_14	0.096
CORE_L2MPKI_15	0.098
CORE_L2MPKI_16	0.098
CORE_L2MPKI_17	0.099
CORE_L2MPKI_18	0.098
CORE_L2MPKI_19	0.098
CORE_L2MPKI_20	1.278
CORE_L2MPKI_21	1.327
CORE_L2MPKI_22	1.307
CORE_L2MPKI_23	1.295
CORE_L2MPKI_24	1.306
CORE_L2MPKI_25	1.318
CORE_L2MPKI_26	1.311
CORE_L2MPKI_27	1.303
CORE_L2MPKI_28	1.307
CORE_L2MPKI_29	1.318
CORE_L2MPKI_30	1.301
CORE_L2MPKI_31	1.289
CORE_L2MPKI_32	1.283
CORE_L2MPKI_33	1.289
CORE_L2MPKI_34	1.302
CORE_L2MPKI_35	1.284
CORE_L2MPKI_36	1.306
CORE_L2MPKI_37	1.287
CORE_L2MPKI_38	1.278
CORE_L2MPKI_39	1.272
CORE_L2MPKI_40	1.258
CORE_L2MPKI_41	1.242
CORE_L2MPKI_42	1.239
CORE_L2MPKI_43	1.256
CORE_L2MPKI_44	1.269
CORE_L2MPKI_45	1.270
CORE_L2MPKI_46	1.282
CORE_L2MPKI_47	1.287
CORE_L2MPKI_48	1.265
CORE_L2MPKI_49	1.266
CORE_L2MPKI_50	1.251
CORE_L2MPKI_51	1.272
CORE_L2MPKI_52	1.264
CORE_L2MPKI_53	1.282
CORE_L2MPKI_54	1.283
CORE_L2MPKI_55	1.280
CORE_L2MPKI_56	1.279
CORE_L2MPKI_57	1.243
CORE_L2MPKI_58	1.275
CORE_L2MPKI_59	1.259
Avg_MPKI_Stream1= 0.099
Avg_MPKI_Stream2= 1.298
Avg_MPKI_Stream3= 1.266
MISSES-CORES
CORE_MISSES_0	1213
CORE_MISSES_1	1191
CORE_MISSES_2	1174
CORE_MISSES_3	1179
CORE_MISSES_4	1184
CORE_MISSES_5	1163
CORE_MISSES_6	1151
CORE_MISSES_7	1148
CORE_MISSES_8	1167
CORE_MISSES_9	1141
CORE_MISSES_10	1159
CORE_MISSES_11	1143
CORE_MISSES_12	1160
CORE_MISSES_13	1138
CORE_MISSES_14	1129
CORE_MISSES_15	1139
CORE_MISSES_16	1156
CORE_MISSES_17	1150
CORE_MISSES_18	1149
CORE_MISSES_19	1149
CORE_MISSES_20	4486
CORE_MISSES_21	4520
CORE_MISSES_22	4451
CORE_MISSES_23	4448
CORE_MISSES_24	4504
CORE_MISSES_25	4528
CORE_MISSES_26	4520
CORE_MISSES_27	4649
CORE_MISSES_28	4409
CORE_MISSES_29	4369
CORE_MISSES_30	4447
CORE_MISSES_31	4386
CORE_MISSES_32	4346
CORE_MISSES_33	4443
CORE_MISSES_34	4429
CORE_MISSES_35	4254
CORE_MISSES_36	4248
CORE_MISSES_37	4300
CORE_MISSES_38	4363
CORE_MISSES_39	4401
CORE_MISSES_40	4426
CORE_MISSES_41	4463
CORE_MISSES_42	4341
CORE_MISSES_43	4345
CORE_MISSES_44	4354
CORE_MISSES_45	4413
CORE_MISSES_46	4396
CORE_MISSES_47	4318
CORE_MISSES_48	4395
CORE_MISSES_49	4306
CORE_MISSES_50	4347
CORE_MISSES_51	4362
CORE_MISSES_52	4261
CORE_MISSES_53	4209
CORE_MISSES_54	4231
CORE_MISSES_55	4162
CORE_MISSES_56	4217
CORE_MISSES_57	4245
CORE_MISSES_58	4241
CORE_MISSES_59	4205
L2_MISSES = 197921
L2_total_cache_accesses = 351175
L2_total_cache_misses = 197921
L2_total_cache_miss_rate = 0.5636
L2_total_cache_pending_hits = 8559
L2_total_cache_reservation_fails = 75130
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3530
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 439
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 147887
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 44341
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 3266
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 384
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 3789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 122946
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7220
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 49330
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2699
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 14861
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 611
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 318
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 24201
L2_cache_data_port_util = 0.254
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1037681
icnt_total_pkts_simt_to_mem=1040296
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =     730.6149
gpu_ipc_2 =     210.9346
gpu_ipc_3 =     210.6739
gpu_tot_sim_cycle_stream_1 = 359314
gpu_tot_sim_cycle_stream_2 = 359294
gpu_tot_sim_cycle_stream_3 = 359295
gpu_sim_insn_1 = 262520180
gpu_sim_insn_2 = 75787552
gpu_sim_insn_3 = 75694080
gpu_sim_cycle = 359315
gpu_sim_insn = 414001812
gpu_ipc =    1152.1974
gpu_tot_sim_cycle = 359315
gpu_tot_sim_insn = 414001812
gpu_tot_ipc =    1152.1974
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1264684
gpu_stall_icnt2sh    = 198720
gpu_total_sim_rate=346155

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6947226
	L1I_total_cache_misses = 118437
	L1I_total_cache_miss_rate = 0.0170
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 55613
L1D_cache:
	L1D_cache_core[0]: Access = 2152, Miss = 2068, Miss_rate = 0.961, Pending_hits = 63, Reservation_fails = 10618
	L1D_cache_core[1]: Access = 2136, Miss = 2067, Miss_rate = 0.968, Pending_hits = 57, Reservation_fails = 15484
	L1D_cache_core[2]: Access = 2148, Miss = 2072, Miss_rate = 0.965, Pending_hits = 62, Reservation_fails = 16638
	L1D_cache_core[3]: Access = 2116, Miss = 2044, Miss_rate = 0.966, Pending_hits = 50, Reservation_fails = 15419
	L1D_cache_core[4]: Access = 2132, Miss = 2049, Miss_rate = 0.961, Pending_hits = 66, Reservation_fails = 15951
	L1D_cache_core[5]: Access = 2100, Miss = 2021, Miss_rate = 0.962, Pending_hits = 57, Reservation_fails = 15002
	L1D_cache_core[6]: Access = 2132, Miss = 2048, Miss_rate = 0.961, Pending_hits = 52, Reservation_fails = 16352
	L1D_cache_core[7]: Access = 2124, Miss = 2043, Miss_rate = 0.962, Pending_hits = 55, Reservation_fails = 15353
	L1D_cache_core[8]: Access = 2096, Miss = 2003, Miss_rate = 0.956, Pending_hits = 70, Reservation_fails = 12305
	L1D_cache_core[9]: Access = 2118, Miss = 2046, Miss_rate = 0.966, Pending_hits = 45, Reservation_fails = 12607
	L1D_cache_core[10]: Access = 2100, Miss = 2028, Miss_rate = 0.966, Pending_hits = 44, Reservation_fails = 17432
	L1D_cache_core[11]: Access = 2072, Miss = 2016, Miss_rate = 0.973, Pending_hits = 37, Reservation_fails = 15571
	L1D_cache_core[12]: Access = 2088, Miss = 2029, Miss_rate = 0.972, Pending_hits = 44, Reservation_fails = 13028
	L1D_cache_core[13]: Access = 2144, Miss = 2065, Miss_rate = 0.963, Pending_hits = 58, Reservation_fails = 15181
	L1D_cache_core[14]: Access = 2124, Miss = 2043, Miss_rate = 0.962, Pending_hits = 54, Reservation_fails = 16425
	L1D_cache_core[15]: Access = 2124, Miss = 2050, Miss_rate = 0.965, Pending_hits = 57, Reservation_fails = 19217
	L1D_cache_core[16]: Access = 2148, Miss = 2063, Miss_rate = 0.960, Pending_hits = 69, Reservation_fails = 17128
	L1D_cache_core[17]: Access = 2148, Miss = 2064, Miss_rate = 0.961, Pending_hits = 53, Reservation_fails = 13103
	L1D_cache_core[18]: Access = 2080, Miss = 2003, Miss_rate = 0.963, Pending_hits = 51, Reservation_fails = 17824
	L1D_cache_core[19]: Access = 2104, Miss = 2044, Miss_rate = 0.971, Pending_hits = 45, Reservation_fails = 15336
	L1D_cache_core[20]: Access = 8416, Miss = 6679, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 60721
	L1D_cache_core[21]: Access = 8160, Miss = 6505, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 60119
	L1D_cache_core[22]: Access = 8128, Miss = 6522, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 66479
	L1D_cache_core[23]: Access = 8224, Miss = 6577, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 64146
	L1D_cache_core[24]: Access = 8256, Miss = 6616, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 69717
	L1D_cache_core[25]: Access = 8256, Miss = 6570, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 63588
	L1D_cache_core[26]: Access = 8320, Miss = 6565, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 61326
	L1D_cache_core[27]: Access = 8544, Miss = 6819, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 59830
	L1D_cache_core[28]: Access = 8128, Miss = 6429, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 57220
	L1D_cache_core[29]: Access = 8000, Miss = 6350, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 60111
	L1D_cache_core[30]: Access = 8256, Miss = 6566, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 62007
	L1D_cache_core[31]: Access = 8192, Miss = 6474, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 61283
	L1D_cache_core[32]: Access = 8096, Miss = 6487, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 64093
	L1D_cache_core[33]: Access = 8256, Miss = 6518, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 61888
	L1D_cache_core[34]: Access = 8160, Miss = 6461, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 60071
	L1D_cache_core[35]: Access = 7936, Miss = 6288, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 60658
	L1D_cache_core[36]: Access = 7872, Miss = 6234, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 61899
	L1D_cache_core[37]: Access = 8064, Miss = 6412, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 62783
	L1D_cache_core[38]: Access = 8224, Miss = 6569, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 58165
	L1D_cache_core[39]: Access = 8352, Miss = 6549, Miss_rate = 0.784, Pending_hits = 0, Reservation_fails = 56339
	L1D_cache_core[40]: Access = 8416, Miss = 6780, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 59410
	L1D_cache_core[41]: Access = 8576, Miss = 6972, Miss_rate = 0.813, Pending_hits = 0, Reservation_fails = 66209
	L1D_cache_core[42]: Access = 8480, Miss = 6753, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 62024
	L1D_cache_core[43]: Access = 8384, Miss = 6715, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 64251
	L1D_cache_core[44]: Access = 8224, Miss = 6574, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 62321
	L1D_cache_core[45]: Access = 8384, Miss = 6698, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 59436
	L1D_cache_core[46]: Access = 8224, Miss = 6561, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 62206
	L1D_cache_core[47]: Access = 8064, Miss = 6446, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 59851
	L1D_cache_core[48]: Access = 8352, Miss = 6722, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 60995
	L1D_cache_core[49]: Access = 8192, Miss = 6598, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 59240
	L1D_cache_core[50]: Access = 8384, Miss = 6625, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 59725
	L1D_cache_core[51]: Access = 8224, Miss = 6478, Miss_rate = 0.788, Pending_hits = 0, Reservation_fails = 58209
	L1D_cache_core[52]: Access = 8096, Miss = 6531, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 62215
	L1D_cache_core[53]: Access = 7936, Miss = 6304, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 60374
	L1D_cache_core[54]: Access = 7968, Miss = 6325, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 58107
	L1D_cache_core[55]: Access = 7808, Miss = 6195, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 60109
	L1D_cache_core[56]: Access = 7936, Miss = 6284, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 58790
	L1D_cache_core[57]: Access = 8192, Miss = 6529, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 58888
	L1D_cache_core[58]: Access = 8000, Miss = 6415, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 60652
	L1D_cache_core[59]: Access = 8000, Miss = 6376, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 60086
	L1D_total_cache_accesses = 370066
	L1D_total_cache_misses = 301937
	L1D_total_cache_miss_rate = 0.8159
	L1D_total_cache_pending_hits = 1089
	L1D_total_cache_reservation_fails = 2751515
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 193681
	L1C_total_cache_misses = 1912
	L1C_total_cache_miss_rate = 0.0099
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 3961545
	L1T_total_cache_misses = 3978
	L1T_total_cache_miss_rate = 0.0010
	L1T_total_cache_pending_hits = 3957567
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 431
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1089
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 168656
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 653593
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 191769
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1912
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 3957567
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 3978
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 66609
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 133281
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2097922
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6828789
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 118437
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55613
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
29602, 27709, 29379, 27441, 28777, 26867, 29380, 27546, 28102, 26285, 27321, 25564, 27355, 25648, 27227, 25469, 
gpgpu_n_tot_thrd_icount = 432592256
gpgpu_n_tot_w_icount = 13518508
gpgpu_n_stall_shd_mem = 6389755
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 168656
gpgpu_n_mem_write_global = 199890
gpgpu_n_mem_texture = 3978
gpgpu_n_mem_const = 100
gpgpu_n_load_insn  = 5268224
gpgpu_n_store_insn = 5637632
gpgpu_n_shmem_insn = 42342502
gpgpu_n_tex_insn = 13232068
gpgpu_n_const_mem_insn = 4587520
gpgpu_n_param_mem_insn = 1575424
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 12966
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2779351
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5708639	W0_Idle:4061326	W0_Scoreboard:19785167	W1:0	W2:9070	W3:27062	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:83952	W17:0	W18:12960	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:2005957	W29:2226331	W30:0	W31:0	W32:9153600
Warp Occupancy Distribution:
Stall:2132914	W0_Idle:238586	W0_Scoreboard:3216062	W1:0	W2:9070	W3:27062	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:83952	W17:0	W18:12960	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:2005957	W29:2226331	W30:0	W31:0	W32:4419706
Warp Occupancy Distribution:
Stall:1784847	W0_Idle:1983076	W0_Scoreboard:8209345	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2368454
warp_utilization0: 0.313853
warp_utilization1: 0.611235
warp_utilization2: 0.165098
traffic_breakdown_coretomem[CONST_ACC_R] = 800 {8:100,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1349248 {8:168656,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26145872 {40:6414,72:6616,136:186860,}
traffic_breakdown_coretomem[INST_ACC_R] = 140048 {8:17506,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 31824 {8:3978,}
traffic_breakdown_memtocore[CONST_ACC_R] = 7200 {72:100,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 22937216 {136:168656,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1599008 {8:199876,}
traffic_breakdown_memtocore[INST_ACC_R] = 2378776 {136:17491,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 541008 {136:3978,}
maxmrqlatency = 1072 
maxdqlatency = 0 
maxmflatency = 2946 
averagemflatency = 555 
averagemflatency_1 = 606 
averagemflatency_2= 545 
averagemflatency_3 = 551 
averagemrqlatency_1 = 69 
averagemrqlatency_2 = 51 
averagemrqlatency_3 = 57 
max_icnt2mem_latency = 2350 
max_icnt2sh_latency = 359314 
mrq_lat_table:125508 	7705 	11913 	19671 	47613 	67593 	78545 	45469 	10719 	982 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	846 	648 	548 	44014 	140351 	162304 	23702 	197 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	74341 	34757 	29688 	47180 	108108 	76644 	18151 	1256 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	83017 	86641 	3055 	21 	0 	0 	0 	0 	0 	0 	5120 	11292 	17523 	36746 	74709 	54486 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	5 	1 	8 	83 	213 	381 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        27        24        29        44        42        28        43        28        23        43        37        34        32        32        27 
dram[1]:        27        26        27        29        44        42        26        34        27        20        45        39        32        32        34        38 
dram[2]:        30        27        19        18        45        37        18        22        25        19        39        38        32        32        29        40 
dram[3]:        29        23        49        25        41        44        24        23        19        19        48        44        32        32        39        43 
dram[4]:        29        26        26        28        39        41        26        24        26        23        46        34        32        32        36        42 
dram[5]:        30        24        38        33        42        44        25        47        24        26        44        29        40        32        26        38 
maximum service time to same row:
dram[0]:      6275      6720      8072      6568      7101      6754      6690      6176      7061      7212      7447      6367     10696     10538      6629      6610 
dram[1]:      5900      6038      8379      5977      6901      7039      6848      6537      6852      7400      7082      7240     10590     10481      6555      6602 
dram[2]:      6574      5870      8386      5288      6838      6591      6398      6500      6786      6863      6709      6899     10722     10483      6527      6926 
dram[3]:      6532      4285      8311      5495      6894      6825      6856      6556      7503      7232      7537      6922     10658     10526      6731      6772 
dram[4]:      6763      5792      7603      5182      6968      7042      6448      6666      7016      7417      7614      7151     10566     10575      6485      7063 
dram[5]:      6527      7103      7599      5218      6468      7010      6791      6965      6577      7113      7423      7255     10386     10631      7093      6722 
average row accesses per activate:
dram[0]:  2.087864  2.062739  2.144140  2.114496  2.219662  2.336549  2.261546  2.236531  2.138672  2.114993  2.168929  2.157579  2.348953  2.314825  2.276963  2.341806 
dram[1]:  2.103143  2.062947  2.166583  2.153655  2.266217  2.287369  2.160954  2.238829  2.133625  2.088857  2.107265  2.213374  2.266702  2.326498  2.307898  2.247673 
dram[2]:  2.107949  2.051221  2.115518  2.062262  2.383106  2.324759  2.218766  2.221042  2.137408  2.149606  2.172292  2.274253  2.292045  2.275991  2.265381  2.294709 
dram[3]:  2.102101  2.013596  2.166414  2.134483  2.302204  2.327457  2.257231  2.297056  2.096681  2.081146  2.174619  2.173521  2.347017  2.270657  2.306503  2.353763 
dram[4]:  2.066538  2.054814  2.048256  2.098832  2.270115  2.355795  2.187689  2.260217  2.121373  2.093780  2.150624  2.225607  2.297268  2.211856  2.270341  2.376637 
dram[5]:  2.036897  2.073664  2.117848  2.149010  2.298736  2.354200  2.162338  2.268912  2.063567  2.076010  2.147705  2.196049  2.268925  2.219825  2.339848  2.288288 
average row locality = 415720/189176 = 2.197530
average row locality_1 = 191778/92794 = 2.066707
average row locality_2 = 114325/48178 = 2.372971
average row locality_3 = 109617/48204 = 2.274023
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2259      2279      2263      2275      2316      2336      2311      2303      2325      2294      2279      2277      2234      2266      2300      2294 
dram[1]:      2249      2289      2269      2299      2337      2336      2299      2314      2324      2293      2295      2306      2252      2277      2293      2300 
dram[2]:      2262      2257      2249      2298      2359      2315      2300      2331      2305      2307      2277      2306      2258      2231      2299      2300 
dram[3]:      2267      2266      2244      2305      2359      2343      2317      2319      2304      2294      2270      2295      2266      2255      2286      2334 
dram[4]:      2262      2275      2261      2281      2324      2347      2281      2320      2319      2323      2275      2283      2257      2264      2291      2309 
dram[5]:      2265      2283      2292      2312      2342      2375      2288      2327      2298      2314      2280      2305      2254      2290      2267      2283 
total reads: 220168
bank skew: 2375/2231 = 1.06
chip skew: 36775/36611 = 1.00
number of total write accesses:
dram[0]:      2042      2028      2036      2028      2019      2024      2047      2056      2055      2065      2035      2036      2027      2028      2049      2036 
dram[1]:      2033      2037      2036      2032      2030      2011      2051      2045      2067      2056      2027      2030      2023      2034      2032      2047 
dram[2]:      2034      2028      2018      2041      2014      2023      2051      2060      2066      2061      2035      2031      2035      2016      2046      2037 
dram[3]:      2036      2029      2039      2028      2029      2014      2053      2050      2055      2066      2014      2039      2022      2032      2041      2044 
dram[4]:      2024      2036      2026      2030      2024      2023      2055      2049      2068      2053      2037      2028      2032      2027      2034      2045 
dram[5]:      2041      2024      2039      2029      2021      2025      2041      2052      2052      2056      2024      2030      2032      2032      2043      2035 
total reads: 195556
bank skew: 2068/2011 = 1.03
chip skew: 32611/32576 = 1.00
average mf latency per bank:
dram[0]:        482       499       463       490       500       532       502       528       469       498       481       505       476       494       486       519
dram[1]:        492       500       477       498       515       531       512       528       481       501       495       504       491       506       504       523
dram[2]:        488       494       480       485       516       531       517       517       482       494       493       498       492       490       501       517
dram[3]:        485       472       478       470       512       516       516       509       482       481       493       488       493       478       506       502
dram[4]:        488       477       470       479       518       518       514       513       488       482       492       489       480       484       506       502
dram[5]:        501       476       486       479       533       520       516       502       498       484       506       490       493       479       516       512
maximum mf latency per bank:
dram[0]:       2353      2148      2671      1815      1907      2422      1870      2146      2880      2007      2079      2081      2404      2129      2338      2167
dram[1]:       2392      2131      2178      2338      1855      2357      2295      2137      2278      2327      2078      2257      2534      2061      2340      2144
dram[2]:       2946      2320      2122      2673      1967      2096      2429      2289      2232      1867      2395      2036      2855      2260      2586      2121
dram[3]:       2160      2534      1968      2285      2154      1910      2095      2145      2081      2350      2331      1894      2445      1839      2455      2109
dram[4]:       2027      2625      2143      2256      2333      2137      1966      1935      2589      2615      2319      2180      2002      2286      2451      2065
dram[5]:       2255      2196      2184      2360      2202      2014      2112      1916      2168      2621      2564      2138      2121      2136      2390      2201
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=474295 n_nop=274938 n_act=31408 n_pre=31393 n_req=47082 n_req_1=9858 n_req_2=19134 n_req_3=18090 n_rd=73220 n_write=63336 bw_util=0.3891 bw_util_1=0.07519 bw_util_2=0.1614 bw_util_3=0.1526 blp=8.343707 blp_1= 2.182894 blp_2= 2.834558 blp_3= 2.821799
 n_activity=413905 dram_eff=0.4459 dram_eff_1=0.08616 dram_eff_2=0.1849 dram_eff_3=0.1748
bk0: 4518a 276516i bk1: 4558a 270454i bk2: 4526a 273282i bk3: 4550a 268460i bk4: 4632a 260651i bk5: 4670a 256515i bk6: 4622a 251738i bk7: 4606a 250091i bk8: 4650a 278646i bk9: 4588a 267413i bk10: 4558a 267769i bk11: 4554a 261705i bk12: 4468a 270068i bk13: 4532a 261429i bk14: 4600a 251676i bk15: 4588a 245709i 
bw_dist = 0.075	0.161	0.153	0.484	0.127
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.9328
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=474295 n_nop=274311 n_act=31615 n_pre=31599 n_req=47301 n_req_1=9840 n_req_2=19073 n_req_3=18388 n_rd=73462 n_write=63308 bw_util=0.391 bw_util_1=0.07508 bw_util_2=0.1609 bw_util_3=0.1551 blp=8.416095 blp_1= 2.184726 blp_2= 2.878537 blp_3= 2.851552
 n_activity=413523 dram_eff=0.4485 dram_eff_1=0.08611 dram_eff_2=0.1845 dram_eff_3=0.1779
bk0: 4498a 277988i bk1: 4578a 269275i bk2: 4538a 273758i bk3: 4598a 262631i bk4: 4674a 261840i bk5: 4670a 249923i bk6: 4598a 254450i bk7: 4628a 250189i bk8: 4648a 272257i bk9: 4586a 266098i bk10: 4590a 266769i bk11: 4612a 261328i bk12: 4504a 264479i bk13: 4554a 260236i bk14: 4586a 251456i bk15: 4600a 243963i 
bw_dist = 0.075	0.161	0.155	0.481	0.128
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.9191
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=474295 n_nop=274844 n_act=31403 n_pre=31387 n_req=47119 n_req_1=9803 n_req_2=19168 n_req_3=18148 n_rd=73308 n_write=63353 bw_util=0.3896 bw_util_1=0.07492 bw_util_2=0.1617 bw_util_3=0.1531 blp=8.395605 blp_1= 2.183453 blp_2= 2.870541 blp_3= 2.838495
 n_activity=413430 dram_eff=0.447 dram_eff_1=0.08595 dram_eff_2=0.1855 dram_eff_3=0.1756
bk0: 4524a 276798i bk1: 4514a 270037i bk2: 4498a 271188i bk3: 4596a 261720i bk4: 4718a 257773i bk5: 4630a 254094i bk6: 4600a 254475i bk7: 4662a 247497i bk8: 4610a 273752i bk9: 4614a 268079i bk10: 4554a 268981i bk11: 4612a 263185i bk12: 4516a 266856i bk13: 4462a 261625i bk14: 4598a 253300i bk15: 4600a 245806i 
bw_dist = 0.075	0.162	0.153	0.482	0.128
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.8573
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=474295 n_nop=274769 n_act=31392 n_pre=31376 n_req=47303 n_req_1=9849 n_req_2=19108 n_req_3=18346 n_rd=73448 n_write=63310 bw_util=0.391 bw_util_1=0.07517 bw_util_2=0.1611 bw_util_3=0.1547 blp=8.402756 blp_1= 2.198807 blp_2= 2.861398 blp_3= 2.847062
 n_activity=413584 dram_eff=0.4484 dram_eff_1=0.0862 dram_eff_2=0.1848 dram_eff_3=0.1774
bk0: 4534a 278328i bk1: 4532a 271290i bk2: 4488a 273171i bk3: 4610a 264271i bk4: 4718a 260121i bk5: 4686a 252797i bk6: 4634a 251533i bk7: 4638a 248077i bk8: 4608a 271793i bk9: 4588a 271191i bk10: 4540a 270948i bk11: 4590a 261991i bk12: 4532a 262973i bk13: 4510a 261723i bk14: 4572a 248503i bk15: 4668a 241843i 
bw_dist = 0.075	0.161	0.155	0.481	0.128
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.8714
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=474295 n_nop=274395 n_act=31647 n_pre=31631 n_req=47213 n_req_1=9892 n_req_2=19090 n_req_3=18231 n_rd=73340 n_write=63282 bw_util=0.3901 bw_util_1=0.0754 bw_util_2=0.161 bw_util_3=0.1538 blp=8.421714 blp_1= 2.202895 blp_2= 2.865248 blp_3= 2.857596
 n_activity=412683 dram_eff=0.4484 dram_eff_1=0.08665 dram_eff_2=0.185 dram_eff_3=0.1767
bk0: 4524a 278399i bk1: 4550a 270110i bk2: 4522a 271063i bk3: 4562a 266763i bk4: 4644a 259099i bk5: 4694a 253887i bk6: 4562a 251816i bk7: 4640a 245607i bk8: 4638a 271929i bk9: 4646a 267701i bk10: 4550a 268551i bk11: 4566a 265559i bk12: 4514a 268495i bk13: 4528a 258744i bk14: 4582a 247989i bk15: 4618a 246632i 
bw_dist = 0.075	0.161	0.154	0.480	0.130
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.9644
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=474295 n_nop=274082 n_act=31711 n_pre=31695 n_req=47424 n_req_1=9902 n_req_2=19076 n_req_3=18446 n_rd=73550 n_write=63257 bw_util=0.392 bw_util_1=0.07552 bw_util_2=0.1609 bw_util_3=0.1556 blp=8.389771 blp_1= 2.201402 blp_2= 2.849012 blp_3= 2.856332
 n_activity=414897 dram_eff=0.4481 dram_eff_1=0.08633 dram_eff_2=0.1839 dram_eff_3=0.1778
bk0: 4530a 273194i bk1: 4566a 269259i bk2: 4584a 268725i bk3: 4624a 263544i bk4: 4684a 259236i bk5: 4750a 250355i bk6: 4576a 254678i bk7: 4654a 247187i bk8: 4596a 273394i bk9: 4628a 267494i bk10: 4560a 267552i bk11: 4610a 262201i bk12: 4508a 264335i bk13: 4580a 259102i bk14: 4534a 254090i bk15: 4566a 246407i 
bw_dist = 0.076	0.161	0.156	0.483	0.125
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.9297

========= L2 cache stats =========
L2_cache_bank[0]: Access = 31978, Miss = 18287, Miss_rate = 0.572, Pending_hits = 794, Reservation_fails = 3581
L2_cache_bank[1]: Access = 32003, Miss = 18324, Miss_rate = 0.573, Pending_hits = 767, Reservation_fails = 8329
L2_cache_bank[2]: Access = 32086, Miss = 18318, Miss_rate = 0.571, Pending_hits = 781, Reservation_fails = 3415
L2_cache_bank[3]: Access = 31973, Miss = 18415, Miss_rate = 0.576, Pending_hits = 762, Reservation_fails = 9248
L2_cache_bank[4]: Access = 32712, Miss = 18309, Miss_rate = 0.560, Pending_hits = 765, Reservation_fails = 5442
L2_cache_bank[5]: Access = 32006, Miss = 18346, Miss_rate = 0.573, Pending_hits = 764, Reservation_fails = 10654
L2_cache_bank[6]: Access = 32762, Miss = 18313, Miss_rate = 0.559, Pending_hits = 776, Reservation_fails = 4559
L2_cache_bank[7]: Access = 32078, Miss = 18411, Miss_rate = 0.574, Pending_hits = 811, Reservation_fails = 8103
L2_cache_bank[8]: Access = 32955, Miss = 18270, Miss_rate = 0.554, Pending_hits = 825, Reservation_fails = 8322
L2_cache_bank[9]: Access = 32978, Miss = 18402, Miss_rate = 0.558, Pending_hits = 832, Reservation_fails = 9480
L2_cache_bank[10]: Access = 33304, Miss = 18286, Miss_rate = 0.549, Pending_hits = 829, Reservation_fails = 7733
L2_cache_bank[11]: Access = 33274, Miss = 18489, Miss_rate = 0.556, Pending_hits = 878, Reservation_fails = 8736
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 31978, Miss = 18287 (0.572), PendingHit = 794 (0.0248)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 32003, Miss = 18324 (0.573), PendingHit = 767 (0.024)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 32086, Miss = 18318 (0.571), PendingHit = 781 (0.0243)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 31973, Miss = 18415 (0.576), PendingHit = 762 (0.0238)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 32712, Miss = 18309 (0.56), PendingHit = 765 (0.0234)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 32006, Miss = 18346 (0.573), PendingHit = 764 (0.0239)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 32762, Miss = 18313 (0.559), PendingHit = 776 (0.0237)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 32078, Miss = 18411 (0.574), PendingHit = 811 (0.0253)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 32955, Miss = 18270 (0.554), PendingHit = 825 (0.025)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 32978, Miss = 18402 (0.558), PendingHit = 832 (0.0252)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 33304, Miss = 18286 (0.549), PendingHit = 829 (0.0249)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 33274, Miss = 18489 (0.556), PendingHit = 878 (0.0264)
L2 Cache Total Miss Rate = 0.564
Stream 1: L2 Cache Miss Rate = 0.462
Stream 2: L2 Cache Miss Rate = 0.589
Stream 3: L2 Cache Miss Rate = 0.546
Stream 1: Accesses  = 56329
Stream 1: Misses  = 26025
Stream 2: Accesses  = 166900
Stream 2: Misses  = 98353
Stream 3: Accesses  = 223209
Stream 3: Misses  = 121817
Stream 1+2: Accesses  = 223229
Stream 1+2: Misses  = 124378
Stream 1+2+3: Accesses  = 446438
Stream 1+2+3: Misses  = 246195
Total Accesses  = 390109
MPKI-CORES
CORE_L2MPKI_0	0.103
CORE_L2MPKI_1	0.101
CORE_L2MPKI_2	0.100
CORE_L2MPKI_3	0.101
CORE_L2MPKI_4	0.101
CORE_L2MPKI_5	0.099
CORE_L2MPKI_6	0.099
CORE_L2MPKI_7	0.098
CORE_L2MPKI_8	0.100
CORE_L2MPKI_9	0.098
CORE_L2MPKI_10	0.099
CORE_L2MPKI_11	0.098
CORE_L2MPKI_12	0.099
CORE_L2MPKI_13	0.097
CORE_L2MPKI_14	0.097
CORE_L2MPKI_15	0.098
CORE_L2MPKI_16	0.099
CORE_L2MPKI_17	0.099
CORE_L2MPKI_18	0.098
CORE_L2MPKI_19	0.098
CORE_L2MPKI_20	1.281
CORE_L2MPKI_21	1.326
CORE_L2MPKI_22	1.312
CORE_L2MPKI_23	1.290
CORE_L2MPKI_24	1.309
CORE_L2MPKI_25	1.319
CORE_L2MPKI_26	1.310
CORE_L2MPKI_27	1.306
CORE_L2MPKI_28	1.307
CORE_L2MPKI_29	1.317
CORE_L2MPKI_30	1.299
CORE_L2MPKI_31	1.285
CORE_L2MPKI_32	1.282
CORE_L2MPKI_33	1.292
CORE_L2MPKI_34	1.299
CORE_L2MPKI_35	1.284
CORE_L2MPKI_36	1.302
CORE_L2MPKI_37	1.286
CORE_L2MPKI_38	1.280
CORE_L2MPKI_39	1.269
CORE_L2MPKI_40	1.259
CORE_L2MPKI_41	1.242
CORE_L2MPKI_42	1.241
CORE_L2MPKI_43	1.251
CORE_L2MPKI_44	1.261
CORE_L2MPKI_45	1.268
CORE_L2MPKI_46	1.289
CORE_L2MPKI_47	1.283
CORE_L2MPKI_48	1.267
CORE_L2MPKI_49	1.267
CORE_L2MPKI_50	1.249
CORE_L2MPKI_51	1.271
CORE_L2MPKI_52	1.263
CORE_L2MPKI_53	1.282
CORE_L2MPKI_54	1.279
CORE_L2MPKI_55	1.285
CORE_L2MPKI_56	1.276
CORE_L2MPKI_57	1.244
CORE_L2MPKI_58	1.277
CORE_L2MPKI_59	1.261
Avg_MPKI_Stream1= 0.099
Avg_MPKI_Stream2= 1.298
Avg_MPKI_Stream3= 1.266
MISSES-CORES
CORE_MISSES_0	1351
CORE_MISSES_1	1332
CORE_MISSES_2	1308
CORE_MISSES_3	1325
CORE_MISSES_4	1325
CORE_MISSES_5	1303
CORE_MISSES_6	1294
CORE_MISSES_7	1287
CORE_MISSES_8	1312
CORE_MISSES_9	1292
CORE_MISSES_10	1302
CORE_MISSES_11	1287
CORE_MISSES_12	1301
CORE_MISSES_13	1286
CORE_MISSES_14	1270
CORE_MISSES_15	1281
CORE_MISSES_16	1299
CORE_MISSES_17	1287
CORE_MISSES_18	1291
CORE_MISSES_19	1292
CORE_MISSES_20	4987
CORE_MISSES_21	5004
CORE_MISSES_22	4932
CORE_MISSES_23	4909
CORE_MISSES_24	4998
CORE_MISSES_25	5036
CORE_MISSES_26	5044
CORE_MISSES_27	5162
CORE_MISSES_28	4916
CORE_MISSES_29	4876
CORE_MISSES_30	4961
CORE_MISSES_31	4871
CORE_MISSES_32	4800
CORE_MISSES_33	4936
CORE_MISSES_34	4903
CORE_MISSES_35	4714
CORE_MISSES_36	4741
CORE_MISSES_37	4794
CORE_MISSES_38	4867
CORE_MISSES_39	4902
CORE_MISSES_40	4895
CORE_MISSES_41	4921
CORE_MISSES_42	4862
CORE_MISSES_43	4846
CORE_MISSES_44	4792
CORE_MISSES_45	4913
CORE_MISSES_46	4896
CORE_MISSES_47	4780
CORE_MISSES_48	4888
CORE_MISSES_49	4796
CORE_MISSES_50	4838
CORE_MISSES_51	4828
CORE_MISSES_52	4725
CORE_MISSES_53	4701
CORE_MISSES_54	4708
CORE_MISSES_55	4636
CORE_MISSES_56	4678
CORE_MISSES_57	4707
CORE_MISSES_58	4720
CORE_MISSES_59	4662
L2_MISSES = 220170
L2_total_cache_accesses = 390109
L2_total_cache_misses = 220170
L2_total_cache_miss_rate = 0.5644
L2_total_cache_pending_hits = 9584
L2_total_cache_reservation_fails = 87602
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3869
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 479
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 164308
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 53334
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 3303
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 392
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 3789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 136606
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8156
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 55122
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3744
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 16485
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 660
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 346
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 26635
L2_cache_data_port_util = 0.253
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1150801
icnt_total_pkts_simt_to_mem=1157216
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =     730.6149
gpu_ipc_2 =     210.9346
gpu_ipc_3 =     210.6739
gpu_tot_sim_cycle_stream_1 = 359314
gpu_tot_sim_cycle_stream_2 = 359294
gpu_tot_sim_cycle_stream_3 = 359295
gpu_sim_insn_1 = 262520180
gpu_sim_insn_2 = 75787552
gpu_sim_insn_3 = 75694080
gpu_sim_cycle = 359315
gpu_sim_insn = 414001812
gpu_ipc =    1152.1974
gpu_tot_sim_cycle = 359315
gpu_tot_sim_insn = 414001812
gpu_tot_ipc =    1152.1974
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1264684
gpu_stall_icnt2sh    = 198720
gpu_total_sim_rate=346155

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6947226
	L1I_total_cache_misses = 118437
	L1I_total_cache_miss_rate = 0.0170
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 55613
L1D_cache:
	L1D_cache_core[0]: Access = 2152, Miss = 2068, Miss_rate = 0.961, Pending_hits = 63, Reservation_fails = 10618
	L1D_cache_core[1]: Access = 2136, Miss = 2067, Miss_rate = 0.968, Pending_hits = 57, Reservation_fails = 15484
	L1D_cache_core[2]: Access = 2148, Miss = 2072, Miss_rate = 0.965, Pending_hits = 62, Reservation_fails = 16638
	L1D_cache_core[3]: Access = 2116, Miss = 2044, Miss_rate = 0.966, Pending_hits = 50, Reservation_fails = 15419
	L1D_cache_core[4]: Access = 2132, Miss = 2049, Miss_rate = 0.961, Pending_hits = 66, Reservation_fails = 15951
	L1D_cache_core[5]: Access = 2100, Miss = 2021, Miss_rate = 0.962, Pending_hits = 57, Reservation_fails = 15002
	L1D_cache_core[6]: Access = 2132, Miss = 2048, Miss_rate = 0.961, Pending_hits = 52, Reservation_fails = 16352
	L1D_cache_core[7]: Access = 2124, Miss = 2043, Miss_rate = 0.962, Pending_hits = 55, Reservation_fails = 15353
	L1D_cache_core[8]: Access = 2096, Miss = 2003, Miss_rate = 0.956, Pending_hits = 70, Reservation_fails = 12305
	L1D_cache_core[9]: Access = 2118, Miss = 2046, Miss_rate = 0.966, Pending_hits = 45, Reservation_fails = 12607
	L1D_cache_core[10]: Access = 2100, Miss = 2028, Miss_rate = 0.966, Pending_hits = 44, Reservation_fails = 17432
	L1D_cache_core[11]: Access = 2072, Miss = 2016, Miss_rate = 0.973, Pending_hits = 37, Reservation_fails = 15571
	L1D_cache_core[12]: Access = 2088, Miss = 2029, Miss_rate = 0.972, Pending_hits = 44, Reservation_fails = 13028
	L1D_cache_core[13]: Access = 2144, Miss = 2065, Miss_rate = 0.963, Pending_hits = 58, Reservation_fails = 15181
	L1D_cache_core[14]: Access = 2124, Miss = 2043, Miss_rate = 0.962, Pending_hits = 54, Reservation_fails = 16425
	L1D_cache_core[15]: Access = 2124, Miss = 2050, Miss_rate = 0.965, Pending_hits = 57, Reservation_fails = 19217
	L1D_cache_core[16]: Access = 2148, Miss = 2063, Miss_rate = 0.960, Pending_hits = 69, Reservation_fails = 17128
	L1D_cache_core[17]: Access = 2148, Miss = 2064, Miss_rate = 0.961, Pending_hits = 53, Reservation_fails = 13103
	L1D_cache_core[18]: Access = 2080, Miss = 2003, Miss_rate = 0.963, Pending_hits = 51, Reservation_fails = 17824
	L1D_cache_core[19]: Access = 2104, Miss = 2044, Miss_rate = 0.971, Pending_hits = 45, Reservation_fails = 15336
	L1D_cache_core[20]: Access = 8416, Miss = 6679, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 60721
	L1D_cache_core[21]: Access = 8160, Miss = 6505, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 60119
	L1D_cache_core[22]: Access = 8128, Miss = 6522, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 66479
	L1D_cache_core[23]: Access = 8224, Miss = 6577, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 64146
	L1D_cache_core[24]: Access = 8256, Miss = 6616, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 69717
	L1D_cache_core[25]: Access = 8256, Miss = 6570, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 63588
	L1D_cache_core[26]: Access = 8320, Miss = 6565, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 61326
	L1D_cache_core[27]: Access = 8544, Miss = 6819, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 59830
	L1D_cache_core[28]: Access = 8128, Miss = 6429, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 57220
	L1D_cache_core[29]: Access = 8000, Miss = 6350, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 60111
	L1D_cache_core[30]: Access = 8256, Miss = 6566, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 62007
	L1D_cache_core[31]: Access = 8192, Miss = 6474, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 61283
	L1D_cache_core[32]: Access = 8096, Miss = 6487, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 64093
	L1D_cache_core[33]: Access = 8256, Miss = 6518, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 61888
	L1D_cache_core[34]: Access = 8160, Miss = 6461, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 60071
	L1D_cache_core[35]: Access = 7936, Miss = 6288, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 60658
	L1D_cache_core[36]: Access = 7872, Miss = 6234, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 61899
	L1D_cache_core[37]: Access = 8064, Miss = 6412, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 62783
	L1D_cache_core[38]: Access = 8224, Miss = 6569, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 58165
	L1D_cache_core[39]: Access = 8352, Miss = 6549, Miss_rate = 0.784, Pending_hits = 0, Reservation_fails = 56339
	L1D_cache_core[40]: Access = 8416, Miss = 6780, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 59410
	L1D_cache_core[41]: Access = 8576, Miss = 6972, Miss_rate = 0.813, Pending_hits = 0, Reservation_fails = 66209
	L1D_cache_core[42]: Access = 8480, Miss = 6753, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 62024
	L1D_cache_core[43]: Access = 8384, Miss = 6715, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 64251
	L1D_cache_core[44]: Access = 8224, Miss = 6574, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 62321
	L1D_cache_core[45]: Access = 8384, Miss = 6698, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 59436
	L1D_cache_core[46]: Access = 8224, Miss = 6561, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 62206
	L1D_cache_core[47]: Access = 8064, Miss = 6446, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 59851
	L1D_cache_core[48]: Access = 8352, Miss = 6722, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 60995
	L1D_cache_core[49]: Access = 8192, Miss = 6598, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 59240
	L1D_cache_core[50]: Access = 8384, Miss = 6625, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 59725
	L1D_cache_core[51]: Access = 8224, Miss = 6478, Miss_rate = 0.788, Pending_hits = 0, Reservation_fails = 58209
	L1D_cache_core[52]: Access = 8096, Miss = 6531, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 62215
	L1D_cache_core[53]: Access = 7936, Miss = 6304, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 60374
	L1D_cache_core[54]: Access = 7968, Miss = 6325, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 58107
	L1D_cache_core[55]: Access = 7808, Miss = 6195, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 60109
	L1D_cache_core[56]: Access = 7936, Miss = 6284, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 58790
	L1D_cache_core[57]: Access = 8192, Miss = 6529, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 58888
	L1D_cache_core[58]: Access = 8000, Miss = 6415, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 60652
	L1D_cache_core[59]: Access = 8000, Miss = 6376, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 60086
	L1D_total_cache_accesses = 370066
	L1D_total_cache_misses = 301937
	L1D_total_cache_miss_rate = 0.8159
	L1D_total_cache_pending_hits = 1089
	L1D_total_cache_reservation_fails = 2751515
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 193681
	L1C_total_cache_misses = 1912
	L1C_total_cache_miss_rate = 0.0099
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 3961545
	L1T_total_cache_misses = 3978
	L1T_total_cache_miss_rate = 0.0010
	L1T_total_cache_pending_hits = 3957567
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 431
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1089
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 168656
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 653593
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 191769
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1912
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 3957567
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 3978
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 66609
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 133281
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2097922
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6828789
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 118437
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55613
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
29602, 27709, 29379, 27441, 28777, 26867, 29380, 27546, 28102, 26285, 27321, 25564, 27355, 25648, 27227, 25469, 
gpgpu_n_tot_thrd_icount = 432592256
gpgpu_n_tot_w_icount = 13518508
gpgpu_n_stall_shd_mem = 6389755
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 168656
gpgpu_n_mem_write_global = 199890
gpgpu_n_mem_texture = 3978
gpgpu_n_mem_const = 100
gpgpu_n_load_insn  = 5268224
gpgpu_n_store_insn = 5637632
gpgpu_n_shmem_insn = 42342502
gpgpu_n_tex_insn = 13232068
gpgpu_n_const_mem_insn = 4587520
gpgpu_n_param_mem_insn = 1575424
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 12966
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2779351
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5708639	W0_Idle:4061326	W0_Scoreboard:19785167	W1:0	W2:9070	W3:27062	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:83952	W17:0	W18:12960	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:2005957	W29:2226331	W30:0	W31:0	W32:9153600
Warp Occupancy Distribution:
Stall:2132914	W0_Idle:238586	W0_Scoreboard:3216062	W1:0	W2:9070	W3:27062	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:83952	W17:0	W18:12960	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:2005957	W29:2226331	W30:0	W31:0	W32:4419706
Warp Occupancy Distribution:
Stall:1784847	W0_Idle:1983076	W0_Scoreboard:8209345	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2368454
warp_utilization0: 0.313853
warp_utilization1: 0.611235
warp_utilization2: 0.165098
traffic_breakdown_coretomem[CONST_ACC_R] = 800 {8:100,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1349248 {8:168656,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26145872 {40:6414,72:6616,136:186860,}
traffic_breakdown_coretomem[INST_ACC_R] = 140048 {8:17506,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 31824 {8:3978,}
traffic_breakdown_memtocore[CONST_ACC_R] = 7200 {72:100,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 22937216 {136:168656,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1599008 {8:199876,}
traffic_breakdown_memtocore[INST_ACC_R] = 2378776 {136:17491,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 541008 {136:3978,}
maxmrqlatency = 1072 
maxdqlatency = 0 
maxmflatency = 2946 
averagemflatency = 555 
averagemflatency_1 = 606 
averagemflatency_2= 545 
averagemflatency_3 = 551 
averagemrqlatency_1 = 69 
averagemrqlatency_2 = 51 
averagemrqlatency_3 = 57 
max_icnt2mem_latency = 2350 
max_icnt2sh_latency = 359314 
mrq_lat_table:125508 	7705 	11913 	19671 	47613 	67593 	78545 	45469 	10719 	982 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	846 	648 	548 	44014 	140351 	162304 	23702 	197 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	74341 	34757 	29688 	47180 	108108 	76644 	18151 	1256 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	83017 	86641 	3055 	21 	0 	0 	0 	0 	0 	0 	5120 	11292 	17523 	36746 	74709 	54486 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	5 	1 	8 	83 	213 	381 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        27        24        29        44        42        28        43        28        23        43        37        34        32        32        27 
dram[1]:        27        26        27        29        44        42        26        34        27        20        45        39        32        32        34        38 
dram[2]:        30        27        19        18        45        37        18        22        25        19        39        38        32        32        29        40 
dram[3]:        29        23        49        25        41        44        24        23        19        19        48        44        32        32        39        43 
dram[4]:        29        26        26        28        39        41        26        24        26        23        46        34        32        32        36        42 
dram[5]:        30        24        38        33        42        44        25        47        24        26        44        29        40        32        26        38 
maximum service time to same row:
dram[0]:      6275      6720      8072      6568      7101      6754      6690      6176      7061      7212      7447      6367     10696     10538      6629      6610 
dram[1]:      5900      6038      8379      5977      6901      7039      6848      6537      6852      7400      7082      7240     10590     10481      6555      6602 
dram[2]:      6574      5870      8386      5288      6838      6591      6398      6500      6786      6863      6709      6899     10722     10483      6527      6926 
dram[3]:      6532      4285      8311      5495      6894      6825      6856      6556      7503      7232      7537      6922     10658     10526      6731      6772 
dram[4]:      6763      5792      7603      5182      6968      7042      6448      6666      7016      7417      7614      7151     10566     10575      6485      7063 
dram[5]:      6527      7103      7599      5218      6468      7010      6791      6965      6577      7113      7423      7255     10386     10631      7093      6722 
average row accesses per activate:
dram[0]:  2.087864  2.062739  2.144140  2.114496  2.219662  2.336549  2.261546  2.236531  2.138672  2.114993  2.168929  2.157579  2.348953  2.314825  2.276963  2.341806 
dram[1]:  2.103143  2.062947  2.166583  2.153655  2.266217  2.287369  2.160954  2.238829  2.133625  2.088857  2.107265  2.213374  2.266702  2.326498  2.307898  2.247673 
dram[2]:  2.107949  2.051221  2.115518  2.062262  2.383106  2.324759  2.218766  2.221042  2.137408  2.149606  2.172292  2.274253  2.292045  2.275991  2.265381  2.294709 
dram[3]:  2.102101  2.013596  2.166414  2.134483  2.302204  2.327457  2.257231  2.297056  2.096681  2.081146  2.174619  2.173521  2.347017  2.270657  2.306503  2.353763 
dram[4]:  2.066538  2.054814  2.048256  2.098832  2.270115  2.355795  2.187689  2.260217  2.121373  2.093780  2.150624  2.225607  2.297268  2.211856  2.270341  2.376637 
dram[5]:  2.036897  2.073664  2.117848  2.149010  2.298736  2.354200  2.162338  2.268912  2.063567  2.076010  2.147705  2.196049  2.268925  2.219825  2.339848  2.288288 
average row locality = 415720/189176 = 2.197530
average row locality_1 = 191778/92794 = 2.066707
average row locality_2 = 114325/48178 = 2.372971
average row locality_3 = 109617/48204 = 2.274023
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2259      2279      2263      2275      2316      2336      2311      2303      2325      2294      2279      2277      2234      2266      2300      2294 
dram[1]:      2249      2289      2269      2299      2337      2336      2299      2314      2324      2293      2295      2306      2252      2277      2293      2300 
dram[2]:      2262      2257      2249      2298      2359      2315      2300      2331      2305      2307      2277      2306      2258      2231      2299      2300 
dram[3]:      2267      2266      2244      2305      2359      2343      2317      2319      2304      2294      2270      2295      2266      2255      2286      2334 
dram[4]:      2262      2275      2261      2281      2324      2347      2281      2320      2319      2323      2275      2283      2257      2264      2291      2309 
dram[5]:      2265      2283      2292      2312      2342      2375      2288      2327      2298      2314      2280      2305      2254      2290      2267      2283 
total reads: 220168
bank skew: 2375/2231 = 1.06
chip skew: 36775/36611 = 1.00
number of total write accesses:
dram[0]:      2042      2028      2036      2028      2019      2024      2047      2056      2055      2065      2035      2036      2027      2028      2049      2036 
dram[1]:      2033      2037      2036      2032      2030      2011      2051      2045      2067      2056      2027      2030      2023      2034      2032      2047 
dram[2]:      2034      2028      2018      2041      2014      2023      2051      2060      2066      2061      2035      2031      2035      2016      2046      2037 
dram[3]:      2036      2029      2039      2028      2029      2014      2053      2050      2055      2066      2014      2039      2022      2032      2041      2044 
dram[4]:      2024      2036      2026      2030      2024      2023      2055      2049      2068      2053      2037      2028      2032      2027      2034      2045 
dram[5]:      2041      2024      2039      2029      2021      2025      2041      2052      2052      2056      2024      2030      2032      2032      2043      2035 
total reads: 195556
bank skew: 2068/2011 = 1.03
chip skew: 32611/32576 = 1.00
average mf latency per bank:
dram[0]:        482       499       463       490       500       532       502       528       469       498       481       505       476       494       486       519
dram[1]:        492       500       477       498       515       531       512       528       481       501       495       504       491       506       504       523
dram[2]:        488       494       480       485       516       531       517       517       482       494       493       498       492       490       501       517
dram[3]:        485       472       478       470       512       516       516       509       482       481       493       488       493       478       506       502
dram[4]:        488       477       470       479       518       518       514       513       488       482       492       489       480       484       506       502
dram[5]:        501       476       486       479       533       520       516       502       498       484       506       490       493       479       516       512
maximum mf latency per bank:
dram[0]:       2353      2148      2671      1815      1907      2422      1870      2146      2880      2007      2079      2081      2404      2129      2338      2167
dram[1]:       2392      2131      2178      2338      1855      2357      2295      2137      2278      2327      2078      2257      2534      2061      2340      2144
dram[2]:       2946      2320      2122      2673      1967      2096      2429      2289      2232      1867      2395      2036      2855      2260      2586      2121
dram[3]:       2160      2534      1968      2285      2154      1910      2095      2145      2081      2350      2331      1894      2445      1839      2455      2109
dram[4]:       2027      2625      2143      2256      2333      2137      1966      1935      2589      2615      2319      2180      2002      2286      2451      2065
dram[5]:       2255      2196      2184      2360      2202      2014      2112      1916      2168      2621      2564      2138      2121      2136      2390      2201
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=474295 n_nop=274938 n_act=31408 n_pre=31393 n_req=47082 n_req_1=9858 n_req_2=19134 n_req_3=18090 n_rd=73220 n_write=63336 bw_util=0.3891 bw_util_1=0.07519 bw_util_2=0.1614 bw_util_3=0.1526 blp=8.343707 blp_1= 2.182894 blp_2= 2.834558 blp_3= 2.821799
 n_activity=413905 dram_eff=0.4459 dram_eff_1=0.08616 dram_eff_2=0.1849 dram_eff_3=0.1748
bk0: 4518a 276516i bk1: 4558a 270454i bk2: 4526a 273282i bk3: 4550a 268460i bk4: 4632a 260651i bk5: 4670a 256515i bk6: 4622a 251738i bk7: 4606a 250091i bk8: 4650a 278646i bk9: 4588a 267413i bk10: 4558a 267769i bk11: 4554a 261705i bk12: 4468a 270068i bk13: 4532a 261429i bk14: 4600a 251676i bk15: 4588a 245709i 
bw_dist = 0.075	0.161	0.153	0.484	0.127
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.9328
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=474295 n_nop=274311 n_act=31615 n_pre=31599 n_req=47301 n_req_1=9840 n_req_2=19073 n_req_3=18388 n_rd=73462 n_write=63308 bw_util=0.391 bw_util_1=0.07508 bw_util_2=0.1609 bw_util_3=0.1551 blp=8.416095 blp_1= 2.184726 blp_2= 2.878537 blp_3= 2.851552
 n_activity=413523 dram_eff=0.4485 dram_eff_1=0.08611 dram_eff_2=0.1845 dram_eff_3=0.1779
bk0: 4498a 277988i bk1: 4578a 269275i bk2: 4538a 273758i bk3: 4598a 262631i bk4: 4674a 261840i bk5: 4670a 249923i bk6: 4598a 254450i bk7: 4628a 250189i bk8: 4648a 272257i bk9: 4586a 266098i bk10: 4590a 266769i bk11: 4612a 261328i bk12: 4504a 264479i bk13: 4554a 260236i bk14: 4586a 251456i bk15: 4600a 243963i 
bw_dist = 0.075	0.161	0.155	0.481	0.128
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.9191
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=474295 n_nop=274844 n_act=31403 n_pre=31387 n_req=47119 n_req_1=9803 n_req_2=19168 n_req_3=18148 n_rd=73308 n_write=63353 bw_util=0.3896 bw_util_1=0.07492 bw_util_2=0.1617 bw_util_3=0.1531 blp=8.395605 blp_1= 2.183453 blp_2= 2.870541 blp_3= 2.838495
 n_activity=413430 dram_eff=0.447 dram_eff_1=0.08595 dram_eff_2=0.1855 dram_eff_3=0.1756
bk0: 4524a 276798i bk1: 4514a 270037i bk2: 4498a 271188i bk3: 4596a 261720i bk4: 4718a 257773i bk5: 4630a 254094i bk6: 4600a 254475i bk7: 4662a 247497i bk8: 4610a 273752i bk9: 4614a 268079i bk10: 4554a 268981i bk11: 4612a 263185i bk12: 4516a 266856i bk13: 4462a 261625i bk14: 4598a 253300i bk15: 4600a 245806i 
bw_dist = 0.075	0.162	0.153	0.482	0.128
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.8573
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=474295 n_nop=274769 n_act=31392 n_pre=31376 n_req=47303 n_req_1=9849 n_req_2=19108 n_req_3=18346 n_rd=73448 n_write=63310 bw_util=0.391 bw_util_1=0.07517 bw_util_2=0.1611 bw_util_3=0.1547 blp=8.402756 blp_1= 2.198807 blp_2= 2.861398 blp_3= 2.847062
 n_activity=413584 dram_eff=0.4484 dram_eff_1=0.0862 dram_eff_2=0.1848 dram_eff_3=0.1774
bk0: 4534a 278328i bk1: 4532a 271290i bk2: 4488a 273171i bk3: 4610a 264271i bk4: 4718a 260121i bk5: 4686a 252797i bk6: 4634a 251533i bk7: 4638a 248077i bk8: 4608a 271793i bk9: 4588a 271191i bk10: 4540a 270948i bk11: 4590a 261991i bk12: 4532a 262973i bk13: 4510a 261723i bk14: 4572a 248503i bk15: 4668a 241843i 
bw_dist = 0.075	0.161	0.155	0.481	0.128
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.8714
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=474295 n_nop=274395 n_act=31647 n_pre=31631 n_req=47213 n_req_1=9892 n_req_2=19090 n_req_3=18231 n_rd=73340 n_write=63282 bw_util=0.3901 bw_util_1=0.0754 bw_util_2=0.161 bw_util_3=0.1538 blp=8.421714 blp_1= 2.202895 blp_2= 2.865248 blp_3= 2.857596
 n_activity=412683 dram_eff=0.4484 dram_eff_1=0.08665 dram_eff_2=0.185 dram_eff_3=0.1767
bk0: 4524a 278399i bk1: 4550a 270110i bk2: 4522a 271063i bk3: 4562a 266763i bk4: 4644a 259099i bk5: 4694a 253887i bk6: 4562a 251816i bk7: 4640a 245607i bk8: 4638a 271929i bk9: 4646a 267701i bk10: 4550a 268551i bk11: 4566a 265559i bk12: 4514a 268495i bk13: 4528a 258744i bk14: 4582a 247989i bk15: 4618a 246632i 
bw_dist = 0.075	0.161	0.154	0.480	0.130
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.9644
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=474295 n_nop=274082 n_act=31711 n_pre=31695 n_req=47424 n_req_1=9902 n_req_2=19076 n_req_3=18446 n_rd=73550 n_write=63257 bw_util=0.392 bw_util_1=0.07552 bw_util_2=0.1609 bw_util_3=0.1556 blp=8.389771 blp_1= 2.201402 blp_2= 2.849012 blp_3= 2.856332
 n_activity=414897 dram_eff=0.4481 dram_eff_1=0.08633 dram_eff_2=0.1839 dram_eff_3=0.1778
bk0: 4530a 273194i bk1: 4566a 269259i bk2: 4584a 268725i bk3: 4624a 263544i bk4: 4684a 259236i bk5: 4750a 250355i bk6: 4576a 254678i bk7: 4654a 247187i bk8: 4596a 273394i bk9: 4628a 267494i bk10: 4560a 267552i bk11: 4610a 262201i bk12: 4508a 264335i bk13: 4580a 259102i bk14: 4534a 254090i bk15: 4566a 246407i 
bw_dist = 0.076	0.161	0.156	0.483	0.125
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.9297

========= L2 cache stats =========
L2_cache_bank[0]: Access = 31978, Miss = 18287, Miss_rate = 0.572, Pending_hits = 794, Reservation_fails = 3581
L2_cache_bank[1]: Access = 32003, Miss = 18324, Miss_rate = 0.573, Pending_hits = 767, Reservation_fails = 8329
L2_cache_bank[2]: Access = 32086, Miss = 18318, Miss_rate = 0.571, Pending_hits = 781, Reservation_fails = 3415
L2_cache_bank[3]: Access = 31973, Miss = 18415, Miss_rate = 0.576, Pending_hits = 762, Reservation_fails = 9248
L2_cache_bank[4]: Access = 32712, Miss = 18309, Miss_rate = 0.560, Pending_hits = 765, Reservation_fails = 5442
L2_cache_bank[5]: Access = 32006, Miss = 18346, Miss_rate = 0.573, Pending_hits = 764, Reservation_fails = 10654
L2_cache_bank[6]: Access = 32762, Miss = 18313, Miss_rate = 0.559, Pending_hits = 776, Reservation_fails = 4559
L2_cache_bank[7]: Access = 32078, Miss = 18411, Miss_rate = 0.574, Pending_hits = 811, Reservation_fails = 8103
L2_cache_bank[8]: Access = 32955, Miss = 18270, Miss_rate = 0.554, Pending_hits = 825, Reservation_fails = 8322
L2_cache_bank[9]: Access = 32978, Miss = 18402, Miss_rate = 0.558, Pending_hits = 832, Reservation_fails = 9480
L2_cache_bank[10]: Access = 33304, Miss = 18286, Miss_rate = 0.549, Pending_hits = 829, Reservation_fails = 7733
L2_cache_bank[11]: Access = 33274, Miss = 18489, Miss_rate = 0.556, Pending_hits = 878, Reservation_fails = 8736
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 31978, Miss = 18287 (0.572), PendingHit = 794 (0.0248)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 32003, Miss = 18324 (0.573), PendingHit = 767 (0.024)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 32086, Miss = 18318 (0.571), PendingHit = 781 (0.0243)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 31973, Miss = 18415 (0.576), PendingHit = 762 (0.0238)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 32712, Miss = 18309 (0.56), PendingHit = 765 (0.0234)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 32006, Miss = 18346 (0.573), PendingHit = 764 (0.0239)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 32762, Miss = 18313 (0.559), PendingHit = 776 (0.0237)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 32078, Miss = 18411 (0.574), PendingHit = 811 (0.0253)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 32955, Miss = 18270 (0.554), PendingHit = 825 (0.025)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 32978, Miss = 18402 (0.558), PendingHit = 832 (0.0252)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 33304, Miss = 18286 (0.549), PendingHit = 829 (0.0249)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 33274, Miss = 18489 (0.556), PendingHit = 878 (0.0264)
L2 Cache Total Miss Rate = 0.564
Stream 1: L2 Cache Miss Rate = 0.462
Stream 2: L2 Cache Miss Rate = 0.589
Stream 3: L2 Cache Miss Rate = 0.546
Stream 1: Accesses  = 56329
Stream 1: Misses  = 26025
Stream 2: Accesses  = 166900
Stream 2: Misses  = 98353
Stream 3: Accesses  = 223209
Stream 3: Misses  = 121817
Stream 1+2: Accesses  = 223229
Stream 1+2: Misses  = 124378
Stream 1+2+3: Accesses  = 446438
Stream 1+2+3: Misses  = 246195
Total Accesses  = 390109
MPKI-CORES
CORE_L2MPKI_0	0.103
CORE_L2MPKI_1	0.101
CORE_L2MPKI_2	0.100
CORE_L2MPKI_3	0.101
CORE_L2MPKI_4	0.101
CORE_L2MPKI_5	0.099
CORE_L2MPKI_6	0.099
CORE_L2MPKI_7	0.098
CORE_L2MPKI_8	0.100
CORE_L2MPKI_9	0.098
CORE_L2MPKI_10	0.099
CORE_L2MPKI_11	0.098
CORE_L2MPKI_12	0.099
CORE_L2MPKI_13	0.097
CORE_L2MPKI_14	0.097
CORE_L2MPKI_15	0.098
CORE_L2MPKI_16	0.099
CORE_L2MPKI_17	0.099
CORE_L2MPKI_18	0.098
CORE_L2MPKI_19	0.098
CORE_L2MPKI_20	1.281
CORE_L2MPKI_21	1.326
CORE_L2MPKI_22	1.312
CORE_L2MPKI_23	1.290
CORE_L2MPKI_24	1.309
CORE_L2MPKI_25	1.319
CORE_L2MPKI_26	1.310
CORE_L2MPKI_27	1.306
CORE_L2MPKI_28	1.307
CORE_L2MPKI_29	1.317
CORE_L2MPKI_30	1.299
CORE_L2MPKI_31	1.285
CORE_L2MPKI_32	1.282
CORE_L2MPKI_33	1.292
CORE_L2MPKI_34	1.299
CORE_L2MPKI_35	1.284
CORE_L2MPKI_36	1.302
CORE_L2MPKI_37	1.286
CORE_L2MPKI_38	1.280
CORE_L2MPKI_39	1.269
CORE_L2MPKI_40	1.259
CORE_L2MPKI_41	1.242
CORE_L2MPKI_42	1.241
CORE_L2MPKI_43	1.251
CORE_L2MPKI_44	1.261
CORE_L2MPKI_45	1.268
CORE_L2MPKI_46	1.289
CORE_L2MPKI_47	1.283
CORE_L2MPKI_48	1.267
CORE_L2MPKI_49	1.267
CORE_L2MPKI_50	1.249
CORE_L2MPKI_51	1.271
CORE_L2MPKI_52	1.263
CORE_L2MPKI_53	1.282
CORE_L2MPKI_54	1.279
CORE_L2MPKI_55	1.285
CORE_L2MPKI_56	1.276
CORE_L2MPKI_57	1.244
CORE_L2MPKI_58	1.277
CORE_L2MPKI_59	1.261
Avg_MPKI_Stream1= 0.099
Avg_MPKI_Stream2= 1.298
Avg_MPKI_Stream3= 1.266
MISSES-CORES
CORE_MISSES_0	1351
CORE_MISSES_1	1332
CORE_MISSES_2	1308
CORE_MISSES_3	1325
CORE_MISSES_4	1325
CORE_MISSES_5	1303
CORE_MISSES_6	1294
CORE_MISSES_7	1287
CORE_MISSES_8	1312
CORE_MISSES_9	1292
CORE_MISSES_10	1302
CORE_MISSES_11	1287
CORE_MISSES_12	1301
CORE_MISSES_13	1286
CORE_MISSES_14	1270
CORE_MISSES_15	1281
CORE_MISSES_16	1299
CORE_MISSES_17	1287
CORE_MISSES_18	1291
CORE_MISSES_19	1292
CORE_MISSES_20	4987
CORE_MISSES_21	5004
CORE_MISSES_22	4932
CORE_MISSES_23	4909
CORE_MISSES_24	4998
CORE_MISSES_25	5036
CORE_MISSES_26	5044
CORE_MISSES_27	5162
CORE_MISSES_28	4916
CORE_MISSES_29	4876
CORE_MISSES_30	4961
CORE_MISSES_31	4871
CORE_MISSES_32	4800
CORE_MISSES_33	4936
CORE_MISSES_34	4903
CORE_MISSES_35	4714
CORE_MISSES_36	4741
CORE_MISSES_37	4794
CORE_MISSES_38	4867
CORE_MISSES_39	4902
CORE_MISSES_40	4895
CORE_MISSES_41	4921
CORE_MISSES_42	4862
CORE_MISSES_43	4846
CORE_MISSES_44	4792
CORE_MISSES_45	4913
CORE_MISSES_46	4896
CORE_MISSES_47	4780
CORE_MISSES_48	4888
CORE_MISSES_49	4796
CORE_MISSES_50	4838
CORE_MISSES_51	4828
CORE_MISSES_52	4725
CORE_MISSES_53	4701
CORE_MISSES_54	4708
CORE_MISSES_55	4636
CORE_MISSES_56	4678
CORE_MISSES_57	4707
CORE_MISSES_58	4720
CORE_MISSES_59	4662
L2_MISSES = 220170
L2_total_cache_accesses = 390109
L2_total_cache_misses = 220170
L2_total_cache_miss_rate = 0.5644
L2_total_cache_pending_hits = 9584
L2_total_cache_reservation_fails = 87602
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3869
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 479
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 164308
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 53334
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 3303
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 392
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 3789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 136606
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8156
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 55122
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3744
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 16485
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 660
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 346
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 26635
L2_cache_data_port_util = 0.253
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1150801
icnt_total_pkts_simt_to_mem=1157216
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =     679.9612
gpu_ipc_2 =     206.2692
gpu_ipc_3 =     205.6112
gpu_tot_sim_cycle_stream_1 = 404975
gpu_tot_sim_cycle_stream_2 = 404955
gpu_tot_sim_cycle_stream_3 = 404956
gpu_sim_insn_1 = 275367312
gpu_sim_insn_2 = 83529728
gpu_sim_insn_3 = 83263488
gpu_sim_cycle = 404978
gpu_sim_insn = 442160528
gpu_ipc =    1091.8136
gpu_tot_sim_cycle = 404978
gpu_tot_sim_insn = 442160528
gpu_tot_ipc =    1091.8136
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1454888
gpu_stall_icnt2sh    = 211743
gpu_total_sim_rate=339601

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7416562
	L1I_total_cache_misses = 129990
	L1I_total_cache_miss_rate = 0.0175
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 55613
L1D_cache:
	L1D_cache_core[0]: Access = 2864, Miss = 2700, Miss_rate = 0.943, Pending_hits = 63, Reservation_fails = 29172
	L1D_cache_core[1]: Access = 2790, Miss = 2663, Miss_rate = 0.954, Pending_hits = 57, Reservation_fails = 34682
	L1D_cache_core[2]: Access = 2905, Miss = 2743, Miss_rate = 0.944, Pending_hits = 62, Reservation_fails = 34680
	L1D_cache_core[3]: Access = 2945, Miss = 2792, Miss_rate = 0.948, Pending_hits = 50, Reservation_fails = 34818
	L1D_cache_core[4]: Access = 2923, Miss = 2751, Miss_rate = 0.941, Pending_hits = 66, Reservation_fails = 34937
	L1D_cache_core[5]: Access = 2860, Miss = 2691, Miss_rate = 0.941, Pending_hits = 57, Reservation_fails = 34484
	L1D_cache_core[6]: Access = 2794, Miss = 2641, Miss_rate = 0.945, Pending_hits = 52, Reservation_fails = 34345
	L1D_cache_core[7]: Access = 2889, Miss = 2741, Miss_rate = 0.949, Pending_hits = 55, Reservation_fails = 33397
	L1D_cache_core[8]: Access = 2842, Miss = 2671, Miss_rate = 0.940, Pending_hits = 70, Reservation_fails = 29346
	L1D_cache_core[9]: Access = 2766, Miss = 2626, Miss_rate = 0.949, Pending_hits = 45, Reservation_fails = 28465
	L1D_cache_core[10]: Access = 2858, Miss = 2717, Miss_rate = 0.951, Pending_hits = 44, Reservation_fails = 35336
	L1D_cache_core[11]: Access = 2822, Miss = 2647, Miss_rate = 0.938, Pending_hits = 37, Reservation_fails = 27641
	L1D_cache_core[12]: Access = 2803, Miss = 2681, Miss_rate = 0.956, Pending_hits = 44, Reservation_fails = 30627
	L1D_cache_core[13]: Access = 2880, Miss = 2733, Miss_rate = 0.949, Pending_hits = 58, Reservation_fails = 33371
	L1D_cache_core[14]: Access = 2951, Miss = 2778, Miss_rate = 0.941, Pending_hits = 54, Reservation_fails = 35275
	L1D_cache_core[15]: Access = 2802, Miss = 2663, Miss_rate = 0.950, Pending_hits = 57, Reservation_fails = 38228
	L1D_cache_core[16]: Access = 2932, Miss = 2767, Miss_rate = 0.944, Pending_hits = 69, Reservation_fails = 36832
	L1D_cache_core[17]: Access = 2905, Miss = 2737, Miss_rate = 0.942, Pending_hits = 53, Reservation_fails = 30164
	L1D_cache_core[18]: Access = 2236, Miss = 2159, Miss_rate = 0.966, Pending_hits = 51, Reservation_fails = 18359
	L1D_cache_core[19]: Access = 2841, Miss = 2724, Miss_rate = 0.959, Pending_hits = 45, Reservation_fails = 33735
	L1D_cache_core[20]: Access = 9248, Miss = 7359, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 70567
	L1D_cache_core[21]: Access = 8928, Miss = 7128, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 70392
	L1D_cache_core[22]: Access = 8896, Miss = 7146, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 77615
	L1D_cache_core[23]: Access = 9024, Miss = 7226, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 77530
	L1D_cache_core[24]: Access = 9056, Miss = 7266, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 78190
	L1D_cache_core[25]: Access = 9152, Miss = 7284, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 72858
	L1D_cache_core[26]: Access = 9152, Miss = 7255, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 73321
	L1D_cache_core[27]: Access = 9376, Miss = 7501, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 70200
	L1D_cache_core[28]: Access = 9024, Miss = 7172, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 66542
	L1D_cache_core[29]: Access = 8896, Miss = 7082, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 68813
	L1D_cache_core[30]: Access = 9088, Miss = 7247, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 74249
	L1D_cache_core[31]: Access = 8992, Miss = 7119, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 71259
	L1D_cache_core[32]: Access = 8928, Miss = 7167, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 74784
	L1D_cache_core[33]: Access = 9120, Miss = 7240, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 73468
	L1D_cache_core[34]: Access = 8960, Miss = 7127, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 69964
	L1D_cache_core[35]: Access = 8736, Miss = 6966, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 73043
	L1D_cache_core[36]: Access = 8640, Miss = 6873, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 74078
	L1D_cache_core[37]: Access = 8864, Miss = 7059, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 72364
	L1D_cache_core[38]: Access = 9024, Miss = 7215, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 68083
	L1D_cache_core[39]: Access = 9120, Miss = 7189, Miss_rate = 0.788, Pending_hits = 0, Reservation_fails = 66358
	L1D_cache_core[40]: Access = 9248, Miss = 7441, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 70377
	L1D_cache_core[41]: Access = 9408, Miss = 7635, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 76839
	L1D_cache_core[42]: Access = 9312, Miss = 7424, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 74489
	L1D_cache_core[43]: Access = 9184, Miss = 7378, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 79943
	L1D_cache_core[44]: Access = 9056, Miss = 7236, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 76135
	L1D_cache_core[45]: Access = 9184, Miss = 7327, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 69301
	L1D_cache_core[46]: Access = 9056, Miss = 7224, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 75852
	L1D_cache_core[47]: Access = 8864, Miss = 7090, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 71547
	L1D_cache_core[48]: Access = 9184, Miss = 7380, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 68761
	L1D_cache_core[49]: Access = 9024, Miss = 7261, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 69519
	L1D_cache_core[50]: Access = 9216, Miss = 7289, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 73078
	L1D_cache_core[51]: Access = 9024, Miss = 7111, Miss_rate = 0.788, Pending_hits = 0, Reservation_fails = 68030
	L1D_cache_core[52]: Access = 8896, Miss = 7155, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 73351
	L1D_cache_core[53]: Access = 8768, Miss = 6958, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 70028
	L1D_cache_core[54]: Access = 8832, Miss = 7012, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 68601
	L1D_cache_core[55]: Access = 8608, Miss = 6828, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 70501
	L1D_cache_core[56]: Access = 8736, Miss = 6924, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 71780
	L1D_cache_core[57]: Access = 9024, Miss = 7185, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 70802
	L1D_cache_core[58]: Access = 8832, Miss = 7068, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 70992
	L1D_cache_core[59]: Access = 8768, Miss = 6984, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 70534
	L1D_total_cache_accesses = 417056
	L1D_total_cache_misses = 341156
	L1D_total_cache_miss_rate = 0.8180
	L1D_total_cache_pending_hits = 1089
	L1D_total_cache_reservation_fails = 3532032
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 215272
	L1C_total_cache_misses = 1912
	L1C_total_cache_miss_rate = 0.0089
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 4075357
	L1T_total_cache_misses = 3978
	L1T_total_cache_miss_rate = 0.0010
	L1T_total_cache_pending_hits = 4071379
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1894
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1089
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 188825
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 920760
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 213360
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1912
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 4071379
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 3978
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 72917
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 152331
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2611272
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7286572
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 129990
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55613
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
30051, 28173, 30037, 28173, 30008, 28173, 30010, 28147, 29820, 28020, 29820, 28020, 29820, 28020, 29820, 28020, 
gpgpu_n_tot_thrd_icount = 461600960
gpgpu_n_tot_w_icount = 14425030
gpgpu_n_stall_shd_mem = 7273628
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 188784
gpgpu_n_mem_write_global = 225146
gpgpu_n_mem_texture = 3978
gpgpu_n_mem_const = 100
gpgpu_n_load_insn  = 5886208
gpgpu_n_store_insn = 6292704
gpgpu_n_shmem_insn = 45987216
gpgpu_n_tex_insn = 13799808
gpgpu_n_const_mem_insn = 5046272
gpgpu_n_param_mem_insn = 1807584
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14256
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3567030
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7004334	W0_Idle:4775010	W0_Scoreboard:22187353	W1:0	W2:9504	W3:28512	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:83952	W17:0	W18:14256	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:2138400	W29:2280960	W30:0	W31:0	W32:9869761
Warp Occupancy Distribution:
Stall:2778780	W0_Idle:562912	W0_Scoreboard:3621547	W1:0	W2:9504	W3:28512	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:83952	W17:0	W18:14256	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:2138400	W29:2280960	W30:0	W31:0	W32:4657473
Warp Occupancy Distribution:
Stall:2100025	W0_Idle:2189454	W0_Scoreboard:9182119	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2610304
warp_utilization0: 0.298093
warp_utilization1: 0.569541
warp_utilization2: 0.162313
traffic_breakdown_coretomem[CONST_ACC_R] = 800 {8:100,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1510272 {8:188784,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 29260880 {40:8246,72:8865,136:208035,}
traffic_breakdown_coretomem[INST_ACC_R] = 146536 {8:18317,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 31824 {8:3978,}
traffic_breakdown_memtocore[CONST_ACC_R] = 7200 {72:100,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 25647968 {136:188588,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1798600 {8:224825,}
traffic_breakdown_memtocore[INST_ACC_R] = 2488392 {136:18297,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 541008 {136:3978,}
maxmrqlatency = 1075 
maxdqlatency = 0 
maxmflatency = 3860 
averagemflatency = 577 
averagemflatency_1 = 676 
averagemflatency_2= 558 
averagemflatency_3 = 565 
averagemrqlatency_1 = 69 
averagemrqlatency_2 = 52 
averagemrqlatency_3 = 57 
max_icnt2mem_latency = 3127 
max_icnt2sh_latency = 404977 
mrq_lat_table:142333 	8604 	13293 	22229 	53991 	77106 	89700 	52507 	12410 	1086 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	846 	648 	548 	45850 	153381 	182306 	33313 	598 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	79008 	36695 	31718 	51850 	119251 	88444 	25731 	3466 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	94805 	94678 	3162 	21 	0 	0 	0 	0 	0 	0 	5120 	11292 	17523 	36746 	74709 	79434 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	5 	1 	8 	84 	233 	425 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        27        24        29        44        42        29        43        28        23        43        37        34        32        32        27 
dram[1]:        27        26        27        29        44        42        30        34        27        20        45        39        32        32        34        38 
dram[2]:        30        27        19        18        45        37        27        22        25        19        39        38        32        32        29        40 
dram[3]:        29        23        49        25        41        44        30        23        19        19        48        44        32        32        39        43 
dram[4]:        29        26        26        28        39        41        26        24        26        23        46        34        32        32        36        42 
dram[5]:        30        24        38        33        42        44        25        47        24        26        44        29        40        32        26        38 
maximum service time to same row:
dram[0]:      6275      6720      8072      6568      7101      6754      6690      6176      7061      7212      7447      6367     10696     10538      6629      6610 
dram[1]:      5900      6038      8379      5977      6901      7039      6848      6537      6852      7400      7082      7240     10590     10481      6555      6602 
dram[2]:      6574      5870      8386      5288      6838      6591      6398      6500      6786      6863      6709      6899     10722     10483      6527      6926 
dram[3]:      6532      4285      8311      5495      6894      6825      6856      6556      7503      7232      7537      6922     10658     10526      6731      6772 
dram[4]:      6763      5792      7603      5182      6968      7042      6448      6666      7016      7417      7614      7151     10566     10575      6485      7063 
dram[5]:      6527      7103      7599      5218      6468      7010      6791      6965      6577      7113      7423      7255     10386     10631      7093      6722 
average row accesses per activate:
dram[0]:  2.081554  2.053745  2.129654  2.093723  2.199551  2.301639  2.245027  2.224664  2.117421  2.078925  2.142612  2.138124  2.290503  2.246357  2.265165  2.317430 
dram[1]:  2.088210  2.060261  2.155073  2.129509  2.229864  2.264299  2.154549  2.211770  2.109705  2.062500  2.095178  2.192528  2.220977  2.269565  2.273694  2.242273 
dram[2]:  2.088450  2.035684  2.088159  2.043586  2.354117  2.292934  2.201249  2.190789  2.105464  2.122762  2.152080  2.242383  2.243427  2.237034  2.252747  2.292536 
dram[3]:  2.086957  2.015754  2.143363  2.118512  2.266332  2.301491  2.224921  2.266667  2.080753  2.060066  2.155691  2.163920  2.289559  2.210054  2.293651  2.325516 
dram[4]:  2.039158  2.041371  2.022028  2.071489  2.231891  2.311506  2.152941  2.229699  2.094316  2.074689  2.149376  2.176574  2.255495  2.173128  2.251601  2.347183 
dram[5]:  2.025833  2.079048  2.093911  2.124837  2.258035  2.314565  2.141059  2.228699  2.041564  2.066143  2.130472  2.176829  2.217372  2.171704  2.311321  2.270283 
average row locality = 473263/217832 = 2.172606
average row locality_1 = 223837/110233 = 2.030581
average row locality_2 = 127376/53658 = 2.373849
average row locality_3 = 122050/53941 = 2.262657
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2565      2568      2570      2575      2601      2618      2626      2609      2634      2612      2637      2627      2598      2620      2613      2599 
dram[1]:      2559      2592      2571      2612      2623      2625      2606      2619      2654      2610      2655      2653      2635      2636      2607      2616 
dram[2]:      2564      2552      2543      2614      2651      2600      2599      2647      2626      2641      2625      2671      2624      2600      2606      2626 
dram[3]:      2555      2571      2548      2615      2649      2643      2610      2618      2628      2621      2614      2644      2624      2614      2604      2646 
dram[4]:      2555      2574      2575      2573      2604      2643      2594      2627      2631      2655      2643      2640      2611      2621      2608      2604 
dram[5]:      2564      2595      2596      2614      2628      2667      2597      2620      2628      2648      2631      2654      2607      2648      2579      2592 
total reads: 250764
bank skew: 2671/2543 = 1.05
chip skew: 41873/41672 = 1.00
number of total write accesses:
dram[0]:      2312      2285      2296      2295      2293      2297      2341      2356      2325      2340      2351      2342      2324      2313      2318      2307 
dram[1]:      2298      2300      2295      2288      2305      2284      2343      2342      2348      2340      2344      2338      2320      2323      2311      2317 
dram[2]:      2300      2299      2289      2309      2295      2300      2336      2348      2346      2339      2345      2339      2328      2317      2314      2319 
dram[3]:      2293      2292      2297      2283      2312      2298      2336      2346      2345      2352      2330      2347      2315      2312      2311      2313 
dram[4]:      2288      2312      2290      2295      2296      2299      2353      2344      2343      2345      2351      2341      2315      2312      2314      2312 
dram[5]:      2300      2297      2287      2288      2290      2310      2338      2350      2334      2351      2337      2344      2322      2310      2322      2305 
total reads: 222591
bank skew: 2356/2283 = 1.03
chip skew: 37123/37082 = 1.00
average mf latency per bank:
dram[0]:        491       507       472       495       504       532       510       533       482       507       490       511       488       506       497       526
dram[1]:        511       515       494       513       529       542       528       541       503       519       513       521       517       524       524       537
dram[2]:        493       502       484       492       516       531       518       525       489       503       494       506       498       500       508       525
dram[3]:        493       483       486       480       514       517       517       515       491       490       499       496       501       488       512       509
dram[4]:        512       491       491       491       530       525       535       524       508       499       514       504       502       500       527       514
dram[5]:        515       495       500       498       539       532       529       513       513       502       520       510       512       502       529       532
maximum mf latency per bank:
dram[0]:       2353      2148      2671      2078      2498      2630      2595      2613      2880      2414      2389      2285      2404      3029      2338      2167
dram[1]:       2408      2509      2473      2338      2855      2564      3860      3055      2456      2552      2517      2257      2576      3035      2958      2258
dram[2]:       2946      2929      2122      2673      3394      2096      2429      2289      2232      2067      2395      2324      2855      2293      3232      2368
dram[3]:       2991      2534      2001      2432      3597      2109      2095      2145      2361      2350      2331      1993      2445      2229      2455      2895
dram[4]:       2760      2625      2807      2256      2700      2240      3293      2573      3034      2615      3075      2184      2928      2286      2883      2686
dram[5]:       2255      2471      2184      2365      2359      2027      3066      2382      2431      2621      3313      3105      2357      2808      3215      2730
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=534570 n_nop=307195 n_act=36129 n_pre=36113 n_req=54002 n_req_1=12600 n_req_2=21256 n_req_3=20146 n_rd=83317 n_write=71816 bw_util=0.3951 bw_util_1=0.08532 bw_util_2=0.1591 bw_util_3=0.1507 blp=8.385995 blp_1= 2.367293 blp_2= 2.801995 blp_3= 2.794993
 n_activity=469760 dram_eff=0.4496 dram_eff_1=0.09709 dram_eff_2=0.181 dram_eff_3=0.1715
bk0: 5128a 309975i bk1: 5136a 304687i bk2: 5134a 304964i bk3: 5150a 300492i bk4: 5202a 291941i bk5: 5234a 286894i bk6: 5252a 281554i bk7: 5210a 279889i bk8: 5268a 311475i bk9: 5224a 298588i bk10: 5274a 295354i bk11: 5254a 290363i bk12: 5190a 296149i bk13: 5240a 288387i bk14: 5223a 280953i bk15: 5198a 274711i 
bw_dist = 0.085	0.159	0.151	0.484	0.121
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.1022
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=534570 n_nop=306286 n_act=36381 n_pre=36365 n_req=54381 n_req_1=12576 n_req_2=21299 n_req_3=20506 n_rd=83712 n_write=71826 bw_util=0.3979 bw_util_1=0.08513 bw_util_2=0.1594 bw_util_3=0.1534 blp=8.465713 blp_1= 2.390747 blp_2= 2.845913 blp_3= 2.819719
 n_activity=469818 dram_eff=0.4528 dram_eff_1=0.09686 dram_eff_2=0.1813 dram_eff_3=0.1746
bk0: 5114a 311914i bk1: 5178a 302003i bk2: 5138a 305405i bk3: 5224a 293197i bk4: 5246a 292904i bk5: 5250a 279699i bk6: 5212a 283152i bk7: 5238a 278740i bk8: 5304a 303989i bk9: 5218a 295805i bk10: 5306a 296136i bk11: 5300a 289585i bk12: 5268a 289841i bk13: 5270a 286474i bk14: 5214a 279354i bk15: 5232a 272015i 
bw_dist = 0.085	0.159	0.153	0.481	0.121
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.1457
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=534570 n_nop=306801 n_act=36183 n_pre=36168 n_req=54192 n_req_1=12596 n_req_2=21384 n_req_3=20212 n_rd=83538 n_write=71880 bw_util=0.3965 bw_util_1=0.08526 bw_util_2=0.16 bw_util_3=0.1512 blp=8.449569 blp_1= 2.384976 blp_2= 2.846218 blp_3= 2.806297
 n_activity=469677 dram_eff=0.4513 dram_eff_1=0.09705 dram_eff_2=0.1821 dram_eff_3=0.1721
bk0: 5128a 309615i bk1: 5100a 301872i bk2: 5086a 304088i bk3: 5226a 291365i bk4: 5300a 288662i bk5: 5198a 285189i bk6: 5194a 285189i bk7: 5292a 274791i bk8: 5250a 303749i bk9: 5282a 298690i bk10: 5244a 297979i bk11: 5334a 290317i bk12: 5244a 292717i bk13: 5198a 288566i bk14: 5212a 282946i bk15: 5250a 271969i 
bw_dist = 0.085	0.160	0.151	0.482	0.121
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.0641
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=534570 n_nop=306996 n_act=36112 n_pre=36099 n_req=54273 n_req_1=12561 n_req_2=21292 n_req_3=20420 n_rd=83570 n_write=71793 bw_util=0.3971 bw_util_1=0.08499 bw_util_2=0.1593 bw_util_3=0.1528 blp=8.431350 blp_1= 2.392977 blp_2= 2.825763 blp_3= 2.802941
 n_activity=469907 dram_eff=0.4517 dram_eff_1=0.09669 dram_eff_2=0.1812 dram_eff_3=0.1738
bk0: 5110a 312368i bk1: 5140a 305115i bk2: 5094a 305324i bk3: 5230a 296173i bk4: 5298a 290335i bk5: 5282a 283663i bk6: 5220a 281865i bk7: 5234a 276307i bk8: 5254a 302784i bk9: 5242a 302027i bk10: 5224a 299213i bk11: 5284a 290810i bk12: 5240a 291106i bk13: 5224a 289434i bk14: 5204a 277830i bk15: 5290a 271087i 
bw_dist = 0.085	0.159	0.153	0.482	0.121
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.0332
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=534570 n_nop=306266 n_act=36509 n_pre=36493 n_req=54166 n_req_1=12626 n_req_2=21249 n_req_3=20291 n_rd=83486 n_write=71816 bw_util=0.3962 bw_util_1=0.08539 bw_util_2=0.159 bw_util_3=0.1518 blp=8.504393 blp_1= 2.435477 blp_2= 2.839843 blp_3= 2.830877
 n_activity=468558 dram_eff=0.452 dram_eff_1=0.09742 dram_eff_2=0.1814 dram_eff_3=0.1732
bk0: 5108a 311124i bk1: 5144a 302241i bk2: 5150a 301639i bk3: 5146a 297652i bk4: 5204a 291073i bk5: 5286a 284084i bk6: 5180a 279382i bk7: 5250a 273055i bk8: 5262a 302334i bk9: 5310a 296349i bk10: 5284a 294779i bk11: 5278a 290312i bk12: 5222a 295581i bk13: 5240a 285247i bk14: 5216a 274704i bk15: 5206a 274904i 
bw_dist = 0.085	0.159	0.152	0.480	0.123
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.1683
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=534570 n_nop=306084 n_act=36507 n_pre=36492 n_req=54415 n_req_1=12598 n_req_2=21291 n_req_3=20526 n_rd=83705 n_write=71782 bw_util=0.3981 bw_util_1=0.08522 bw_util_2=0.1593 bw_util_3=0.1536 blp=8.459854 blp_1= 2.413615 blp_2= 2.817587 blp_3= 2.814513
 n_activity=470800 dram_eff=0.4521 dram_eff_1=0.09677 dram_eff_2=0.1809 dram_eff_3=0.1744
bk0: 5124a 305436i bk1: 5190a 301460i bk2: 5190a 300833i bk3: 5228a 293900i bk4: 5256a 291505i bk5: 5328a 280055i bk6: 5190a 283211i bk7: 5238a 274760i bk8: 5256a 303966i bk9: 5294a 296393i bk10: 5256a 294814i bk11: 5308a 290593i bk12: 5211a 290670i bk13: 5296a 285468i bk14: 5156a 282023i bk15: 5184a 274800i 
bw_dist = 0.085	0.159	0.154	0.483	0.119
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.1593

========= L2 cache stats =========
L2_cache_bank[0]: Access = 35764, Miss = 20853, Miss_rate = 0.583, Pending_hits = 859, Reservation_fails = 4798
L2_cache_bank[1]: Access = 35844, Miss = 20837, Miss_rate = 0.581, Pending_hits = 830, Reservation_fails = 9403
L2_cache_bank[2]: Access = 35900, Miss = 20920, Miss_rate = 0.583, Pending_hits = 850, Reservation_fails = 5049
L2_cache_bank[3]: Access = 35792, Miss = 20976, Miss_rate = 0.586, Pending_hits = 833, Reservation_fails = 10633
L2_cache_bank[4]: Access = 36520, Miss = 20848, Miss_rate = 0.571, Pending_hits = 848, Reservation_fails = 6131
L2_cache_bank[5]: Access = 35874, Miss = 20962, Miss_rate = 0.584, Pending_hits = 836, Reservation_fails = 11570
L2_cache_bank[6]: Access = 36544, Miss = 20848, Miss_rate = 0.570, Pending_hits = 848, Reservation_fails = 5020
L2_cache_bank[7]: Access = 35917, Miss = 20989, Miss_rate = 0.584, Pending_hits = 880, Reservation_fails = 8994
L2_cache_bank[8]: Access = 36747, Miss = 20827, Miss_rate = 0.567, Pending_hits = 889, Reservation_fails = 8605
L2_cache_bank[9]: Access = 36847, Miss = 20945, Miss_rate = 0.568, Pending_hits = 897, Reservation_fails = 9764
L2_cache_bank[10]: Access = 37133, Miss = 20848, Miss_rate = 0.561, Pending_hits = 900, Reservation_fails = 8655
L2_cache_bank[11]: Access = 37145, Miss = 21053, Miss_rate = 0.567, Pending_hits = 941, Reservation_fails = 9318
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 35764, Miss = 20853 (0.583), PendingHit = 859 (0.024)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 35844, Miss = 20837 (0.581), PendingHit = 830 (0.0232)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 35900, Miss = 20920 (0.583), PendingHit = 850 (0.0237)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 35792, Miss = 20976 (0.586), PendingHit = 833 (0.0233)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 36520, Miss = 20848 (0.571), PendingHit = 848 (0.0232)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 35874, Miss = 20962 (0.584), PendingHit = 836 (0.0233)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 36544, Miss = 20848 (0.57), PendingHit = 848 (0.0232)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 35917, Miss = 20989 (0.584), PendingHit = 880 (0.0245)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 36747, Miss = 20827 (0.567), PendingHit = 889 (0.0242)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 36847, Miss = 20945 (0.568), PendingHit = 897 (0.0243)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 37133, Miss = 20848 (0.561), PendingHit = 900 (0.0242)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 37145, Miss = 21053 (0.567), PendingHit = 941 (0.0253)
L2 Cache Total Miss Rate = 0.575
Stream 1: L2 Cache Miss Rate = 0.520
Stream 2: L2 Cache Miss Rate = 0.594
Stream 3: L2 Cache Miss Rate = 0.562
Stream 1: Accesses  = 68855
Stream 1: Misses  = 35773
Stream 2: Accesses  = 183608
Stream 2: Misses  = 109019
Stream 3: Accesses  = 252419
Stream 3: Misses  = 141887
Stream 1+2: Accesses  = 252463
Stream 1+2: Misses  = 144792
Stream 1+2+3: Accesses  = 504882
Stream 1+2+3: Misses  = 286679
Total Accesses  = 436027
MPKI-CORES
CORE_L2MPKI_0	0.133
CORE_L2MPKI_1	0.129
CORE_L2MPKI_2	0.133
CORE_L2MPKI_3	0.137
CORE_L2MPKI_4	0.136
CORE_L2MPKI_5	0.132
CORE_L2MPKI_6	0.127
CORE_L2MPKI_7	0.133
CORE_L2MPKI_8	0.130
CORE_L2MPKI_9	0.128
CORE_L2MPKI_10	0.133
CORE_L2MPKI_11	0.129
CORE_L2MPKI_12	0.130
CORE_L2MPKI_13	0.129
CORE_L2MPKI_14	0.133
CORE_L2MPKI_15	0.129
CORE_L2MPKI_16	0.133
CORE_L2MPKI_17	0.131
CORE_L2MPKI_18	0.104
CORE_L2MPKI_19	0.131
CORE_L2MPKI_20	1.290
CORE_L2MPKI_21	1.332
CORE_L2MPKI_22	1.325
CORE_L2MPKI_23	1.306
CORE_L2MPKI_24	1.308
CORE_L2MPKI_25	1.317
CORE_L2MPKI_26	1.320
CORE_L2MPKI_27	1.313
CORE_L2MPKI_28	1.311
CORE_L2MPKI_29	1.319
CORE_L2MPKI_30	1.313
CORE_L2MPKI_31	1.296
CORE_L2MPKI_32	1.290
CORE_L2MPKI_33	1.297
CORE_L2MPKI_34	1.307
CORE_L2MPKI_35	1.295
CORE_L2MPKI_36	1.311
CORE_L2MPKI_37	1.292
CORE_L2MPKI_38	1.284
CORE_L2MPKI_39	1.277
CORE_L2MPKI_40	1.266
CORE_L2MPKI_41	1.247
CORE_L2MPKI_42	1.250
CORE_L2MPKI_43	1.266
CORE_L2MPKI_44	1.276
CORE_L2MPKI_45	1.277
CORE_L2MPKI_46	1.294
CORE_L2MPKI_47	1.292
CORE_L2MPKI_48	1.268
CORE_L2MPKI_49	1.270
CORE_L2MPKI_50	1.260
CORE_L2MPKI_51	1.284
CORE_L2MPKI_52	1.273
CORE_L2MPKI_53	1.291
CORE_L2MPKI_54	1.286
CORE_L2MPKI_55	1.292
CORE_L2MPKI_56	1.289
CORE_L2MPKI_57	1.257
CORE_L2MPKI_58	1.285
CORE_L2MPKI_59	1.273
Avg_MPKI_Stream1= 0.130
Avg_MPKI_Stream2= 1.305
Avg_MPKI_Stream3= 1.275
MISSES-CORES
CORE_MISSES_0	1838
CORE_MISSES_1	1803
CORE_MISSES_2	1822
CORE_MISSES_3	1884
CORE_MISSES_4	1867
CORE_MISSES_5	1812
CORE_MISSES_6	1742
CORE_MISSES_7	1829
CORE_MISSES_8	1812
CORE_MISSES_9	1760
CORE_MISSES_10	1832
CORE_MISSES_11	1741
CORE_MISSES_12	1804
CORE_MISSES_13	1792
CORE_MISSES_14	1821
CORE_MISSES_15	1768
CORE_MISSES_16	1831
CORE_MISSES_17	1795
CORE_MISSES_18	1398
CORE_MISSES_19	1822
CORE_MISSES_20	5529
CORE_MISSES_21	5512
CORE_MISSES_22	5465
CORE_MISSES_23	5462
CORE_MISSES_24	5490
CORE_MISSES_25	5587
CORE_MISSES_26	5598
CORE_MISSES_27	5704
CORE_MISSES_28	5483
CORE_MISSES_29	5438
CORE_MISSES_30	5532
CORE_MISSES_31	5403
CORE_MISSES_32	5337
CORE_MISSES_33	5481
CORE_MISSES_34	5429
CORE_MISSES_35	5245
CORE_MISSES_36	5249
CORE_MISSES_37	5307
CORE_MISSES_38	5371
CORE_MISSES_39	5397
CORE_MISSES_40	5407
CORE_MISSES_41	5419
CORE_MISSES_42	5376
CORE_MISSES_43	5371
CORE_MISSES_44	5338
CORE_MISSES_45	5418
CORE_MISSES_46	5413
CORE_MISSES_47	5292
CORE_MISSES_48	5379
CORE_MISSES_49	5296
CORE_MISSES_50	5363
CORE_MISSES_51	5354
CORE_MISSES_52	5234
CORE_MISSES_53	5229
CORE_MISSES_54	5247
CORE_MISSES_55	5139
CORE_MISSES_56	5202
CORE_MISSES_57	5240
CORE_MISSES_58	5242
CORE_MISSES_59	5155
L2_MISSES = 250906
L2_total_cache_accesses = 436027
L2_total_cache_misses = 250906
L2_total_cache_miss_rate = 0.5754
L2_total_cache_pending_hits = 10411
L2_total_cache_reservation_fails = 97940
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3907
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 479
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 184322
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 59104
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 3303
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 392
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 3789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 150206
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8914
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 65820
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4726
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 17202
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 729
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 370
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 30221
L2_cache_data_port_util = 0.246
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1279440
icnt_total_pkts_simt_to_mem=1294441
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =     679.9612
gpu_ipc_2 =     206.2692
gpu_ipc_3 =     205.6112
gpu_tot_sim_cycle_stream_1 = 404975
gpu_tot_sim_cycle_stream_2 = 404955
gpu_tot_sim_cycle_stream_3 = 404956
gpu_sim_insn_1 = 275367312
gpu_sim_insn_2 = 83529728
gpu_sim_insn_3 = 83263488
gpu_sim_cycle = 404978
gpu_sim_insn = 442160528
gpu_ipc =    1091.8136
gpu_tot_sim_cycle = 404978
gpu_tot_sim_insn = 442160528
gpu_tot_ipc =    1091.8136
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1454888
gpu_stall_icnt2sh    = 211743
gpu_total_sim_rate=339601

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7416562
	L1I_total_cache_misses = 129990
	L1I_total_cache_miss_rate = 0.0175
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 55613
L1D_cache:
	L1D_cache_core[0]: Access = 2864, Miss = 2700, Miss_rate = 0.943, Pending_hits = 63, Reservation_fails = 29172
	L1D_cache_core[1]: Access = 2790, Miss = 2663, Miss_rate = 0.954, Pending_hits = 57, Reservation_fails = 34682
	L1D_cache_core[2]: Access = 2905, Miss = 2743, Miss_rate = 0.944, Pending_hits = 62, Reservation_fails = 34680
	L1D_cache_core[3]: Access = 2945, Miss = 2792, Miss_rate = 0.948, Pending_hits = 50, Reservation_fails = 34818
	L1D_cache_core[4]: Access = 2923, Miss = 2751, Miss_rate = 0.941, Pending_hits = 66, Reservation_fails = 34937
	L1D_cache_core[5]: Access = 2860, Miss = 2691, Miss_rate = 0.941, Pending_hits = 57, Reservation_fails = 34484
	L1D_cache_core[6]: Access = 2794, Miss = 2641, Miss_rate = 0.945, Pending_hits = 52, Reservation_fails = 34345
	L1D_cache_core[7]: Access = 2889, Miss = 2741, Miss_rate = 0.949, Pending_hits = 55, Reservation_fails = 33397
	L1D_cache_core[8]: Access = 2842, Miss = 2671, Miss_rate = 0.940, Pending_hits = 70, Reservation_fails = 29346
	L1D_cache_core[9]: Access = 2766, Miss = 2626, Miss_rate = 0.949, Pending_hits = 45, Reservation_fails = 28465
	L1D_cache_core[10]: Access = 2858, Miss = 2717, Miss_rate = 0.951, Pending_hits = 44, Reservation_fails = 35336
	L1D_cache_core[11]: Access = 2822, Miss = 2647, Miss_rate = 0.938, Pending_hits = 37, Reservation_fails = 27641
	L1D_cache_core[12]: Access = 2803, Miss = 2681, Miss_rate = 0.956, Pending_hits = 44, Reservation_fails = 30627
	L1D_cache_core[13]: Access = 2880, Miss = 2733, Miss_rate = 0.949, Pending_hits = 58, Reservation_fails = 33371
	L1D_cache_core[14]: Access = 2951, Miss = 2778, Miss_rate = 0.941, Pending_hits = 54, Reservation_fails = 35275
	L1D_cache_core[15]: Access = 2802, Miss = 2663, Miss_rate = 0.950, Pending_hits = 57, Reservation_fails = 38228
	L1D_cache_core[16]: Access = 2932, Miss = 2767, Miss_rate = 0.944, Pending_hits = 69, Reservation_fails = 36832
	L1D_cache_core[17]: Access = 2905, Miss = 2737, Miss_rate = 0.942, Pending_hits = 53, Reservation_fails = 30164
	L1D_cache_core[18]: Access = 2236, Miss = 2159, Miss_rate = 0.966, Pending_hits = 51, Reservation_fails = 18359
	L1D_cache_core[19]: Access = 2841, Miss = 2724, Miss_rate = 0.959, Pending_hits = 45, Reservation_fails = 33735
	L1D_cache_core[20]: Access = 9248, Miss = 7359, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 70567
	L1D_cache_core[21]: Access = 8928, Miss = 7128, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 70392
	L1D_cache_core[22]: Access = 8896, Miss = 7146, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 77615
	L1D_cache_core[23]: Access = 9024, Miss = 7226, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 77530
	L1D_cache_core[24]: Access = 9056, Miss = 7266, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 78190
	L1D_cache_core[25]: Access = 9152, Miss = 7284, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 72858
	L1D_cache_core[26]: Access = 9152, Miss = 7255, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 73321
	L1D_cache_core[27]: Access = 9376, Miss = 7501, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 70200
	L1D_cache_core[28]: Access = 9024, Miss = 7172, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 66542
	L1D_cache_core[29]: Access = 8896, Miss = 7082, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 68813
	L1D_cache_core[30]: Access = 9088, Miss = 7247, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 74249
	L1D_cache_core[31]: Access = 8992, Miss = 7119, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 71259
	L1D_cache_core[32]: Access = 8928, Miss = 7167, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 74784
	L1D_cache_core[33]: Access = 9120, Miss = 7240, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 73468
	L1D_cache_core[34]: Access = 8960, Miss = 7127, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 69964
	L1D_cache_core[35]: Access = 8736, Miss = 6966, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 73043
	L1D_cache_core[36]: Access = 8640, Miss = 6873, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 74078
	L1D_cache_core[37]: Access = 8864, Miss = 7059, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 72364
	L1D_cache_core[38]: Access = 9024, Miss = 7215, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 68083
	L1D_cache_core[39]: Access = 9120, Miss = 7189, Miss_rate = 0.788, Pending_hits = 0, Reservation_fails = 66358
	L1D_cache_core[40]: Access = 9248, Miss = 7441, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 70377
	L1D_cache_core[41]: Access = 9408, Miss = 7635, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 76839
	L1D_cache_core[42]: Access = 9312, Miss = 7424, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 74489
	L1D_cache_core[43]: Access = 9184, Miss = 7378, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 79943
	L1D_cache_core[44]: Access = 9056, Miss = 7236, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 76135
	L1D_cache_core[45]: Access = 9184, Miss = 7327, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 69301
	L1D_cache_core[46]: Access = 9056, Miss = 7224, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 75852
	L1D_cache_core[47]: Access = 8864, Miss = 7090, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 71547
	L1D_cache_core[48]: Access = 9184, Miss = 7380, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 68761
	L1D_cache_core[49]: Access = 9024, Miss = 7261, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 69519
	L1D_cache_core[50]: Access = 9216, Miss = 7289, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 73078
	L1D_cache_core[51]: Access = 9024, Miss = 7111, Miss_rate = 0.788, Pending_hits = 0, Reservation_fails = 68030
	L1D_cache_core[52]: Access = 8896, Miss = 7155, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 73351
	L1D_cache_core[53]: Access = 8768, Miss = 6958, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 70028
	L1D_cache_core[54]: Access = 8832, Miss = 7012, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 68601
	L1D_cache_core[55]: Access = 8608, Miss = 6828, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 70501
	L1D_cache_core[56]: Access = 8736, Miss = 6924, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 71780
	L1D_cache_core[57]: Access = 9024, Miss = 7185, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 70802
	L1D_cache_core[58]: Access = 8832, Miss = 7068, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 70992
	L1D_cache_core[59]: Access = 8768, Miss = 6984, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 70534
	L1D_total_cache_accesses = 417056
	L1D_total_cache_misses = 341156
	L1D_total_cache_miss_rate = 0.8180
	L1D_total_cache_pending_hits = 1089
	L1D_total_cache_reservation_fails = 3532032
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 215272
	L1C_total_cache_misses = 1912
	L1C_total_cache_miss_rate = 0.0089
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 4075357
	L1T_total_cache_misses = 3978
	L1T_total_cache_miss_rate = 0.0010
	L1T_total_cache_pending_hits = 4071379
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1894
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1089
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 188825
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 920760
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 213360
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1912
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 4071379
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 3978
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 72917
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 152331
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2611272
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7286572
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 129990
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55613
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
30051, 28173, 30037, 28173, 30008, 28173, 30010, 28147, 29820, 28020, 29820, 28020, 29820, 28020, 29820, 28020, 
gpgpu_n_tot_thrd_icount = 461600960
gpgpu_n_tot_w_icount = 14425030
gpgpu_n_stall_shd_mem = 7273628
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 188784
gpgpu_n_mem_write_global = 225146
gpgpu_n_mem_texture = 3978
gpgpu_n_mem_const = 100
gpgpu_n_load_insn  = 5886208
gpgpu_n_store_insn = 6292704
gpgpu_n_shmem_insn = 45987216
gpgpu_n_tex_insn = 13799808
gpgpu_n_const_mem_insn = 5046272
gpgpu_n_param_mem_insn = 1807584
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14256
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3567030
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7004334	W0_Idle:4775010	W0_Scoreboard:22187353	W1:0	W2:9504	W3:28512	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:83952	W17:0	W18:14256	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:2138400	W29:2280960	W30:0	W31:0	W32:9869761
Warp Occupancy Distribution:
Stall:2778780	W0_Idle:562912	W0_Scoreboard:3621547	W1:0	W2:9504	W3:28512	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:83952	W17:0	W18:14256	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:2138400	W29:2280960	W30:0	W31:0	W32:4657473
Warp Occupancy Distribution:
Stall:2100025	W0_Idle:2189454	W0_Scoreboard:9182119	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2610304
warp_utilization0: 0.298093
warp_utilization1: 0.569541
warp_utilization2: 0.162313
traffic_breakdown_coretomem[CONST_ACC_R] = 800 {8:100,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1510272 {8:188784,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 29260880 {40:8246,72:8865,136:208035,}
traffic_breakdown_coretomem[INST_ACC_R] = 146536 {8:18317,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 31824 {8:3978,}
traffic_breakdown_memtocore[CONST_ACC_R] = 7200 {72:100,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 25647968 {136:188588,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1798600 {8:224825,}
traffic_breakdown_memtocore[INST_ACC_R] = 2488392 {136:18297,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 541008 {136:3978,}
maxmrqlatency = 1075 
maxdqlatency = 0 
maxmflatency = 3860 
averagemflatency = 577 
averagemflatency_1 = 676 
averagemflatency_2= 558 
averagemflatency_3 = 565 
averagemrqlatency_1 = 69 
averagemrqlatency_2 = 52 
averagemrqlatency_3 = 57 
max_icnt2mem_latency = 3127 
max_icnt2sh_latency = 404977 
mrq_lat_table:142333 	8604 	13293 	22229 	53991 	77106 	89700 	52507 	12410 	1086 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	846 	648 	548 	45850 	153381 	182306 	33313 	598 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	79008 	36695 	31718 	51850 	119251 	88444 	25731 	3466 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	94805 	94678 	3162 	21 	0 	0 	0 	0 	0 	0 	5120 	11292 	17523 	36746 	74709 	79434 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	5 	1 	8 	84 	233 	425 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        27        24        29        44        42        29        43        28        23        43        37        34        32        32        27 
dram[1]:        27        26        27        29        44        42        30        34        27        20        45        39        32        32        34        38 
dram[2]:        30        27        19        18        45        37        27        22        25        19        39        38        32        32        29        40 
dram[3]:        29        23        49        25        41        44        30        23        19        19        48        44        32        32        39        43 
dram[4]:        29        26        26        28        39        41        26        24        26        23        46        34        32        32        36        42 
dram[5]:        30        24        38        33        42        44        25        47        24        26        44        29        40        32        26        38 
maximum service time to same row:
dram[0]:      6275      6720      8072      6568      7101      6754      6690      6176      7061      7212      7447      6367     10696     10538      6629      6610 
dram[1]:      5900      6038      8379      5977      6901      7039      6848      6537      6852      7400      7082      7240     10590     10481      6555      6602 
dram[2]:      6574      5870      8386      5288      6838      6591      6398      6500      6786      6863      6709      6899     10722     10483      6527      6926 
dram[3]:      6532      4285      8311      5495      6894      6825      6856      6556      7503      7232      7537      6922     10658     10526      6731      6772 
dram[4]:      6763      5792      7603      5182      6968      7042      6448      6666      7016      7417      7614      7151     10566     10575      6485      7063 
dram[5]:      6527      7103      7599      5218      6468      7010      6791      6965      6577      7113      7423      7255     10386     10631      7093      6722 
average row accesses per activate:
dram[0]:  2.081554  2.053745  2.129654  2.093723  2.199551  2.301639  2.245027  2.224664  2.117421  2.078925  2.142612  2.138124  2.290503  2.246357  2.265165  2.317430 
dram[1]:  2.088210  2.060261  2.155073  2.129509  2.229864  2.264299  2.154549  2.211770  2.109705  2.062500  2.095178  2.192528  2.220977  2.269565  2.273694  2.242273 
dram[2]:  2.088450  2.035684  2.088159  2.043586  2.354117  2.292934  2.201249  2.190789  2.105464  2.122762  2.152080  2.242383  2.243427  2.237034  2.252747  2.292536 
dram[3]:  2.086957  2.015754  2.143363  2.118512  2.266332  2.301491  2.224921  2.266667  2.080753  2.060066  2.155691  2.163920  2.289559  2.210054  2.293651  2.325516 
dram[4]:  2.039158  2.041371  2.022028  2.071489  2.231891  2.311506  2.152941  2.229699  2.094316  2.074689  2.149376  2.176574  2.255495  2.173128  2.251601  2.347183 
dram[5]:  2.025833  2.079048  2.093911  2.124837  2.258035  2.314565  2.141059  2.228699  2.041564  2.066143  2.130472  2.176829  2.217372  2.171704  2.311321  2.270283 
average row locality = 473263/217832 = 2.172606
average row locality_1 = 223837/110233 = 2.030581
average row locality_2 = 127376/53658 = 2.373849
average row locality_3 = 122050/53941 = 2.262657
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2565      2568      2570      2575      2601      2618      2626      2609      2634      2612      2637      2627      2598      2620      2613      2599 
dram[1]:      2559      2592      2571      2612      2623      2625      2606      2619      2654      2610      2655      2653      2635      2636      2607      2616 
dram[2]:      2564      2552      2543      2614      2651      2600      2599      2647      2626      2641      2625      2671      2624      2600      2606      2626 
dram[3]:      2555      2571      2548      2615      2649      2643      2610      2618      2628      2621      2614      2644      2624      2614      2604      2646 
dram[4]:      2555      2574      2575      2573      2604      2643      2594      2627      2631      2655      2643      2640      2611      2621      2608      2604 
dram[5]:      2564      2595      2596      2614      2628      2667      2597      2620      2628      2648      2631      2654      2607      2648      2579      2592 
total reads: 250764
bank skew: 2671/2543 = 1.05
chip skew: 41873/41672 = 1.00
number of total write accesses:
dram[0]:      2312      2285      2296      2295      2293      2297      2341      2356      2325      2340      2351      2342      2324      2313      2318      2307 
dram[1]:      2298      2300      2295      2288      2305      2284      2343      2342      2348      2340      2344      2338      2320      2323      2311      2317 
dram[2]:      2300      2299      2289      2309      2295      2300      2336      2348      2346      2339      2345      2339      2328      2317      2314      2319 
dram[3]:      2293      2292      2297      2283      2312      2298      2336      2346      2345      2352      2330      2347      2315      2312      2311      2313 
dram[4]:      2288      2312      2290      2295      2296      2299      2353      2344      2343      2345      2351      2341      2315      2312      2314      2312 
dram[5]:      2300      2297      2287      2288      2290      2310      2338      2350      2334      2351      2337      2344      2322      2310      2322      2305 
total reads: 222591
bank skew: 2356/2283 = 1.03
chip skew: 37123/37082 = 1.00
average mf latency per bank:
dram[0]:        491       507       472       495       504       532       510       533       482       507       490       511       488       506       497       526
dram[1]:        511       515       494       513       529       542       528       541       503       519       513       521       517       524       524       537
dram[2]:        493       502       484       492       516       531       518       525       489       503       494       506       498       500       508       525
dram[3]:        493       483       486       480       514       517       517       515       491       490       499       496       501       488       512       509
dram[4]:        512       491       491       491       530       525       535       524       508       499       514       504       502       500       527       514
dram[5]:        515       495       500       498       539       532       529       513       513       502       520       510       512       502       529       532
maximum mf latency per bank:
dram[0]:       2353      2148      2671      2078      2498      2630      2595      2613      2880      2414      2389      2285      2404      3029      2338      2167
dram[1]:       2408      2509      2473      2338      2855      2564      3860      3055      2456      2552      2517      2257      2576      3035      2958      2258
dram[2]:       2946      2929      2122      2673      3394      2096      2429      2289      2232      2067      2395      2324      2855      2293      3232      2368
dram[3]:       2991      2534      2001      2432      3597      2109      2095      2145      2361      2350      2331      1993      2445      2229      2455      2895
dram[4]:       2760      2625      2807      2256      2700      2240      3293      2573      3034      2615      3075      2184      2928      2286      2883      2686
dram[5]:       2255      2471      2184      2365      2359      2027      3066      2382      2431      2621      3313      3105      2357      2808      3215      2730
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=534570 n_nop=307195 n_act=36129 n_pre=36113 n_req=54002 n_req_1=12600 n_req_2=21256 n_req_3=20146 n_rd=83317 n_write=71816 bw_util=0.3951 bw_util_1=0.08532 bw_util_2=0.1591 bw_util_3=0.1507 blp=8.385995 blp_1= 2.367293 blp_2= 2.801995 blp_3= 2.794993
 n_activity=469760 dram_eff=0.4496 dram_eff_1=0.09709 dram_eff_2=0.181 dram_eff_3=0.1715
bk0: 5128a 309975i bk1: 5136a 304687i bk2: 5134a 304964i bk3: 5150a 300492i bk4: 5202a 291941i bk5: 5234a 286894i bk6: 5252a 281554i bk7: 5210a 279889i bk8: 5268a 311475i bk9: 5224a 298588i bk10: 5274a 295354i bk11: 5254a 290363i bk12: 5190a 296149i bk13: 5240a 288387i bk14: 5223a 280953i bk15: 5198a 274711i 
bw_dist = 0.085	0.159	0.151	0.484	0.121
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.1022
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=534570 n_nop=306286 n_act=36381 n_pre=36365 n_req=54381 n_req_1=12576 n_req_2=21299 n_req_3=20506 n_rd=83712 n_write=71826 bw_util=0.3979 bw_util_1=0.08513 bw_util_2=0.1594 bw_util_3=0.1534 blp=8.465713 blp_1= 2.390747 blp_2= 2.845913 blp_3= 2.819719
 n_activity=469818 dram_eff=0.4528 dram_eff_1=0.09686 dram_eff_2=0.1813 dram_eff_3=0.1746
bk0: 5114a 311914i bk1: 5178a 302003i bk2: 5138a 305405i bk3: 5224a 293197i bk4: 5246a 292904i bk5: 5250a 279699i bk6: 5212a 283152i bk7: 5238a 278740i bk8: 5304a 303989i bk9: 5218a 295805i bk10: 5306a 296136i bk11: 5300a 289585i bk12: 5268a 289841i bk13: 5270a 286474i bk14: 5214a 279354i bk15: 5232a 272015i 
bw_dist = 0.085	0.159	0.153	0.481	0.121
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.1457
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=534570 n_nop=306801 n_act=36183 n_pre=36168 n_req=54192 n_req_1=12596 n_req_2=21384 n_req_3=20212 n_rd=83538 n_write=71880 bw_util=0.3965 bw_util_1=0.08526 bw_util_2=0.16 bw_util_3=0.1512 blp=8.449569 blp_1= 2.384976 blp_2= 2.846218 blp_3= 2.806297
 n_activity=469677 dram_eff=0.4513 dram_eff_1=0.09705 dram_eff_2=0.1821 dram_eff_3=0.1721
bk0: 5128a 309615i bk1: 5100a 301872i bk2: 5086a 304088i bk3: 5226a 291365i bk4: 5300a 288662i bk5: 5198a 285189i bk6: 5194a 285189i bk7: 5292a 274791i bk8: 5250a 303749i bk9: 5282a 298690i bk10: 5244a 297979i bk11: 5334a 290317i bk12: 5244a 292717i bk13: 5198a 288566i bk14: 5212a 282946i bk15: 5250a 271969i 
bw_dist = 0.085	0.160	0.151	0.482	0.121
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.0641
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=534570 n_nop=306996 n_act=36112 n_pre=36099 n_req=54273 n_req_1=12561 n_req_2=21292 n_req_3=20420 n_rd=83570 n_write=71793 bw_util=0.3971 bw_util_1=0.08499 bw_util_2=0.1593 bw_util_3=0.1528 blp=8.431350 blp_1= 2.392977 blp_2= 2.825763 blp_3= 2.802941
 n_activity=469907 dram_eff=0.4517 dram_eff_1=0.09669 dram_eff_2=0.1812 dram_eff_3=0.1738
bk0: 5110a 312368i bk1: 5140a 305115i bk2: 5094a 305324i bk3: 5230a 296173i bk4: 5298a 290335i bk5: 5282a 283663i bk6: 5220a 281865i bk7: 5234a 276307i bk8: 5254a 302784i bk9: 5242a 302027i bk10: 5224a 299213i bk11: 5284a 290810i bk12: 5240a 291106i bk13: 5224a 289434i bk14: 5204a 277830i bk15: 5290a 271087i 
bw_dist = 0.085	0.159	0.153	0.482	0.121
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.0332
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=534570 n_nop=306266 n_act=36509 n_pre=36493 n_req=54166 n_req_1=12626 n_req_2=21249 n_req_3=20291 n_rd=83486 n_write=71816 bw_util=0.3962 bw_util_1=0.08539 bw_util_2=0.159 bw_util_3=0.1518 blp=8.504393 blp_1= 2.435477 blp_2= 2.839843 blp_3= 2.830877
 n_activity=468558 dram_eff=0.452 dram_eff_1=0.09742 dram_eff_2=0.1814 dram_eff_3=0.1732
bk0: 5108a 311124i bk1: 5144a 302241i bk2: 5150a 301639i bk3: 5146a 297652i bk4: 5204a 291073i bk5: 5286a 284084i bk6: 5180a 279382i bk7: 5250a 273055i bk8: 5262a 302334i bk9: 5310a 296349i bk10: 5284a 294779i bk11: 5278a 290312i bk12: 5222a 295581i bk13: 5240a 285247i bk14: 5216a 274704i bk15: 5206a 274904i 
bw_dist = 0.085	0.159	0.152	0.480	0.123
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.1683
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=534570 n_nop=306084 n_act=36507 n_pre=36492 n_req=54415 n_req_1=12598 n_req_2=21291 n_req_3=20526 n_rd=83705 n_write=71782 bw_util=0.3981 bw_util_1=0.08522 bw_util_2=0.1593 bw_util_3=0.1536 blp=8.459854 blp_1= 2.413615 blp_2= 2.817587 blp_3= 2.814513
 n_activity=470800 dram_eff=0.4521 dram_eff_1=0.09677 dram_eff_2=0.1809 dram_eff_3=0.1744
bk0: 5124a 305436i bk1: 5190a 301460i bk2: 5190a 300833i bk3: 5228a 293900i bk4: 5256a 291505i bk5: 5328a 280055i bk6: 5190a 283211i bk7: 5238a 274760i bk8: 5256a 303966i bk9: 5294a 296393i bk10: 5256a 294814i bk11: 5308a 290593i bk12: 5211a 290670i bk13: 5296a 285468i bk14: 5156a 282023i bk15: 5184a 274800i 
bw_dist = 0.085	0.159	0.154	0.483	0.119
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.1593

========= L2 cache stats =========
L2_cache_bank[0]: Access = 35764, Miss = 20853, Miss_rate = 0.583, Pending_hits = 859, Reservation_fails = 4798
L2_cache_bank[1]: Access = 35844, Miss = 20837, Miss_rate = 0.581, Pending_hits = 830, Reservation_fails = 9403
L2_cache_bank[2]: Access = 35900, Miss = 20920, Miss_rate = 0.583, Pending_hits = 850, Reservation_fails = 5049
L2_cache_bank[3]: Access = 35792, Miss = 20976, Miss_rate = 0.586, Pending_hits = 833, Reservation_fails = 10633
L2_cache_bank[4]: Access = 36520, Miss = 20848, Miss_rate = 0.571, Pending_hits = 848, Reservation_fails = 6131
L2_cache_bank[5]: Access = 35874, Miss = 20962, Miss_rate = 0.584, Pending_hits = 836, Reservation_fails = 11570
L2_cache_bank[6]: Access = 36544, Miss = 20848, Miss_rate = 0.570, Pending_hits = 848, Reservation_fails = 5020
L2_cache_bank[7]: Access = 35917, Miss = 20989, Miss_rate = 0.584, Pending_hits = 880, Reservation_fails = 8994
L2_cache_bank[8]: Access = 36747, Miss = 20827, Miss_rate = 0.567, Pending_hits = 889, Reservation_fails = 8605
L2_cache_bank[9]: Access = 36847, Miss = 20945, Miss_rate = 0.568, Pending_hits = 897, Reservation_fails = 9764
L2_cache_bank[10]: Access = 37133, Miss = 20848, Miss_rate = 0.561, Pending_hits = 900, Reservation_fails = 8655
L2_cache_bank[11]: Access = 37145, Miss = 21053, Miss_rate = 0.567, Pending_hits = 941, Reservation_fails = 9318
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 35764, Miss = 20853 (0.583), PendingHit = 859 (0.024)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 35844, Miss = 20837 (0.581), PendingHit = 830 (0.0232)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 35900, Miss = 20920 (0.583), PendingHit = 850 (0.0237)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 35792, Miss = 20976 (0.586), PendingHit = 833 (0.0233)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 36520, Miss = 20848 (0.571), PendingHit = 848 (0.0232)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 35874, Miss = 20962 (0.584), PendingHit = 836 (0.0233)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 36544, Miss = 20848 (0.57), PendingHit = 848 (0.0232)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 35917, Miss = 20989 (0.584), PendingHit = 880 (0.0245)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 36747, Miss = 20827 (0.567), PendingHit = 889 (0.0242)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 36847, Miss = 20945 (0.568), PendingHit = 897 (0.0243)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 37133, Miss = 20848 (0.561), PendingHit = 900 (0.0242)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 37145, Miss = 21053 (0.567), PendingHit = 941 (0.0253)
L2 Cache Total Miss Rate = 0.575
Stream 1: L2 Cache Miss Rate = 0.520
Stream 2: L2 Cache Miss Rate = 0.594
Stream 3: L2 Cache Miss Rate = 0.562
Stream 1: Accesses  = 68855
Stream 1: Misses  = 35773
Stream 2: Accesses  = 183608
Stream 2: Misses  = 109019
Stream 3: Accesses  = 252419
Stream 3: Misses  = 141887
Stream 1+2: Accesses  = 252463
Stream 1+2: Misses  = 144792
Stream 1+2+3: Accesses  = 504882
Stream 1+2+3: Misses  = 286679
Total Accesses  = 436027
MPKI-CORES
CORE_L2MPKI_0	0.133
CORE_L2MPKI_1	0.129
CORE_L2MPKI_2	0.133
CORE_L2MPKI_3	0.137
CORE_L2MPKI_4	0.136
CORE_L2MPKI_5	0.132
CORE_L2MPKI_6	0.127
CORE_L2MPKI_7	0.133
CORE_L2MPKI_8	0.130
CORE_L2MPKI_9	0.128
CORE_L2MPKI_10	0.133
CORE_L2MPKI_11	0.129
CORE_L2MPKI_12	0.130
CORE_L2MPKI_13	0.129
CORE_L2MPKI_14	0.133
CORE_L2MPKI_15	0.129
CORE_L2MPKI_16	0.133
CORE_L2MPKI_17	0.131
CORE_L2MPKI_18	0.104
CORE_L2MPKI_19	0.131
CORE_L2MPKI_20	1.290
CORE_L2MPKI_21	1.332
CORE_L2MPKI_22	1.325
CORE_L2MPKI_23	1.306
CORE_L2MPKI_24	1.308
CORE_L2MPKI_25	1.317
CORE_L2MPKI_26	1.320
CORE_L2MPKI_27	1.313
CORE_L2MPKI_28	1.311
CORE_L2MPKI_29	1.319
CORE_L2MPKI_30	1.313
CORE_L2MPKI_31	1.296
CORE_L2MPKI_32	1.290
CORE_L2MPKI_33	1.297
CORE_L2MPKI_34	1.307
CORE_L2MPKI_35	1.295
CORE_L2MPKI_36	1.311
CORE_L2MPKI_37	1.292
CORE_L2MPKI_38	1.284
CORE_L2MPKI_39	1.277
CORE_L2MPKI_40	1.266
CORE_L2MPKI_41	1.247
CORE_L2MPKI_42	1.250
CORE_L2MPKI_43	1.266
CORE_L2MPKI_44	1.276
CORE_L2MPKI_45	1.277
CORE_L2MPKI_46	1.294
CORE_L2MPKI_47	1.292
CORE_L2MPKI_48	1.268
CORE_L2MPKI_49	1.270
CORE_L2MPKI_50	1.260
CORE_L2MPKI_51	1.284
CORE_L2MPKI_52	1.273
CORE_L2MPKI_53	1.291
CORE_L2MPKI_54	1.286
CORE_L2MPKI_55	1.292
CORE_L2MPKI_56	1.289
CORE_L2MPKI_57	1.257
CORE_L2MPKI_58	1.285
CORE_L2MPKI_59	1.273
Avg_MPKI_Stream1= 0.130
Avg_MPKI_Stream2= 1.305
Avg_MPKI_Stream3= 1.275
MISSES-CORES
CORE_MISSES_0	1838
CORE_MISSES_1	1803
CORE_MISSES_2	1822
CORE_MISSES_3	1884
CORE_MISSES_4	1867
CORE_MISSES_5	1812
CORE_MISSES_6	1742
CORE_MISSES_7	1829
CORE_MISSES_8	1812
CORE_MISSES_9	1760
CORE_MISSES_10	1832
CORE_MISSES_11	1741
CORE_MISSES_12	1804
CORE_MISSES_13	1792
CORE_MISSES_14	1821
CORE_MISSES_15	1768
CORE_MISSES_16	1831
CORE_MISSES_17	1795
CORE_MISSES_18	1398
CORE_MISSES_19	1822
CORE_MISSES_20	5529
CORE_MISSES_21	5512
CORE_MISSES_22	5465
CORE_MISSES_23	5462
CORE_MISSES_24	5490
CORE_MISSES_25	5587
CORE_MISSES_26	5598
CORE_MISSES_27	5704
CORE_MISSES_28	5483
CORE_MISSES_29	5438
CORE_MISSES_30	5532
CORE_MISSES_31	5403
CORE_MISSES_32	5337
CORE_MISSES_33	5481
CORE_MISSES_34	5429
CORE_MISSES_35	5245
CORE_MISSES_36	5249
CORE_MISSES_37	5307
CORE_MISSES_38	5371
CORE_MISSES_39	5397
CORE_MISSES_40	5407
CORE_MISSES_41	5419
CORE_MISSES_42	5376
CORE_MISSES_43	5371
CORE_MISSES_44	5338
CORE_MISSES_45	5418
CORE_MISSES_46	5413
CORE_MISSES_47	5292
CORE_MISSES_48	5379
CORE_MISSES_49	5296
CORE_MISSES_50	5363
CORE_MISSES_51	5354
CORE_MISSES_52	5234
CORE_MISSES_53	5229
CORE_MISSES_54	5247
CORE_MISSES_55	5139
CORE_MISSES_56	5202
CORE_MISSES_57	5240
CORE_MISSES_58	5242
CORE_MISSES_59	5155
L2_MISSES = 250906
L2_total_cache_accesses = 436027
L2_total_cache_misses = 250906
L2_total_cache_miss_rate = 0.5754
L2_total_cache_pending_hits = 10411
L2_total_cache_reservation_fails = 97940
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3907
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 479
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 184322
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 59104
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 3303
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 392
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 3789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 150206
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8914
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 65820
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4726
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 17202
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 729
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 370
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 30221
L2_cache_data_port_util = 0.246
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1279440
icnt_total_pkts_simt_to_mem=1294441
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =     598.1442
gpu_ipc_2 =     196.4320
gpu_ipc_3 =     196.4324
gpu_tot_sim_cycle_stream_1 = 462434
gpu_tot_sim_cycle_stream_2 = 462414
gpu_tot_sim_cycle_stream_3 = 462413
gpu_sim_insn_1 = 276602212
gpu_sim_insn_2 = 90832896
gpu_sim_insn_3 = 90832896
gpu_sim_cycle = 462437
gpu_sim_insn = 458268004
gpu_ipc =     990.9847
gpu_tot_sim_cycle = 462437
gpu_tot_sim_insn = 458268004
gpu_tot_ipc =     990.9847
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1711747
gpu_stall_icnt2sh    = 220615
gpu_total_sim_rate=325012

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7678542
	L1I_total_cache_misses = 136654
	L1I_total_cache_miss_rate = 0.0178
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 55613
L1D_cache:
	L1D_cache_core[0]: Access = 4644, Miss = 4114, Miss_rate = 0.886, Pending_hits = 63, Reservation_fails = 81351
	L1D_cache_core[1]: Access = 4301, Miss = 3923, Miss_rate = 0.912, Pending_hits = 57, Reservation_fails = 90630
	L1D_cache_core[2]: Access = 4532, Miss = 4118, Miss_rate = 0.909, Pending_hits = 62, Reservation_fails = 90510
	L1D_cache_core[3]: Access = 4626, Miss = 4194, Miss_rate = 0.907, Pending_hits = 50, Reservation_fails = 90594
	L1D_cache_core[4]: Access = 4617, Miss = 4179, Miss_rate = 0.905, Pending_hits = 67, Reservation_fails = 90701
	L1D_cache_core[5]: Access = 4488, Miss = 4042, Miss_rate = 0.901, Pending_hits = 57, Reservation_fails = 90314
	L1D_cache_core[6]: Access = 4398, Miss = 3968, Miss_rate = 0.902, Pending_hits = 52, Reservation_fails = 90087
	L1D_cache_core[7]: Access = 4527, Miss = 4111, Miss_rate = 0.908, Pending_hits = 55, Reservation_fails = 89218
	L1D_cache_core[8]: Access = 4477, Miss = 4040, Miss_rate = 0.902, Pending_hits = 70, Reservation_fails = 85170
	L1D_cache_core[9]: Access = 4308, Miss = 3903, Miss_rate = 0.906, Pending_hits = 46, Reservation_fails = 84380
	L1D_cache_core[10]: Access = 4489, Miss = 4085, Miss_rate = 0.910, Pending_hits = 44, Reservation_fails = 91164
	L1D_cache_core[11]: Access = 3395, Miss = 3101, Miss_rate = 0.913, Pending_hits = 37, Reservation_fails = 39585
	L1D_cache_core[12]: Access = 4294, Miss = 3926, Miss_rate = 0.914, Pending_hits = 44, Reservation_fails = 86595
	L1D_cache_core[13]: Access = 4561, Miss = 4141, Miss_rate = 0.908, Pending_hits = 58, Reservation_fails = 89146
	L1D_cache_core[14]: Access = 4616, Miss = 4176, Miss_rate = 0.905, Pending_hits = 54, Reservation_fails = 91069
	L1D_cache_core[15]: Access = 4395, Miss = 3985, Miss_rate = 0.907, Pending_hits = 57, Reservation_fails = 94094
	L1D_cache_core[16]: Access = 4579, Miss = 4147, Miss_rate = 0.906, Pending_hits = 69, Reservation_fails = 92642
	L1D_cache_core[17]: Access = 4422, Miss = 4002, Miss_rate = 0.905, Pending_hits = 53, Reservation_fails = 86104
	L1D_cache_core[18]: Access = 2236, Miss = 2159, Miss_rate = 0.966, Pending_hits = 51, Reservation_fails = 18359
	L1D_cache_core[19]: Access = 4492, Miss = 4104, Miss_rate = 0.914, Pending_hits = 45, Reservation_fails = 89543
	L1D_cache_core[20]: Access = 10080, Miss = 8039, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 90947
	L1D_cache_core[21]: Access = 9888, Miss = 7916, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 92705
	L1D_cache_core[22]: Access = 9696, Miss = 7793, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 98781
	L1D_cache_core[23]: Access = 9856, Miss = 7907, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 98474
	L1D_cache_core[24]: Access = 9920, Miss = 7946, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 99032
	L1D_cache_core[25]: Access = 9952, Miss = 7954, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 94525
	L1D_cache_core[26]: Access = 9920, Miss = 7880, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 96353
	L1D_cache_core[27]: Access = 10176, Miss = 8164, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 94322
	L1D_cache_core[28]: Access = 9824, Miss = 7820, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 90510
	L1D_cache_core[29]: Access = 9792, Miss = 7832, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 92733
	L1D_cache_core[30]: Access = 9856, Miss = 7879, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 96233
	L1D_cache_core[31]: Access = 9760, Miss = 7755, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 91828
	L1D_cache_core[32]: Access = 9760, Miss = 7842, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 95491
	L1D_cache_core[33]: Access = 9888, Miss = 7861, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 97601
	L1D_cache_core[34]: Access = 9760, Miss = 7791, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 94559
	L1D_cache_core[35]: Access = 9632, Miss = 7696, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 94324
	L1D_cache_core[36]: Access = 9472, Miss = 7531, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 96314
	L1D_cache_core[37]: Access = 9632, Miss = 7683, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 94306
	L1D_cache_core[38]: Access = 9792, Miss = 7837, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 87677
	L1D_cache_core[39]: Access = 9952, Miss = 7853, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 86260
	L1D_cache_core[40]: Access = 10048, Miss = 8063, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 93667
	L1D_cache_core[41]: Access = 10176, Miss = 8267, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 103642
	L1D_cache_core[42]: Access = 10080, Miss = 8031, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 99742
	L1D_cache_core[43]: Access = 9984, Miss = 8019, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 98476
	L1D_cache_core[44]: Access = 9952, Miss = 7950, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 94416
	L1D_cache_core[45]: Access = 9952, Miss = 7952, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 98569
	L1D_cache_core[46]: Access = 9984, Miss = 7953, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 93723
	L1D_cache_core[47]: Access = 9760, Miss = 7792, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 89584
	L1D_cache_core[48]: Access = 9984, Miss = 8010, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 90420
	L1D_cache_core[49]: Access = 9888, Miss = 7947, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 88752
	L1D_cache_core[50]: Access = 10016, Miss = 7919, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 93004
	L1D_cache_core[51]: Access = 9792, Miss = 7734, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 89730
	L1D_cache_core[52]: Access = 9760, Miss = 7828, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 93964
	L1D_cache_core[53]: Access = 9600, Miss = 7596, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 92794
	L1D_cache_core[54]: Access = 9664, Miss = 7666, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 91606
	L1D_cache_core[55]: Access = 9408, Miss = 7471, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 90638
	L1D_cache_core[56]: Access = 9568, Miss = 7594, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 91492
	L1D_cache_core[57]: Access = 9792, Miss = 7785, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 92097
	L1D_cache_core[58]: Access = 9664, Miss = 7711, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 93321
	L1D_cache_core[59]: Access = 9536, Miss = 7598, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 93876
	L1D_total_cache_accesses = 479613
	L1D_total_cache_misses = 392283
	L1D_total_cache_miss_rate = 0.8179
	L1D_total_cache_pending_hits = 1091
	L1D_total_cache_reservation_fails = 5417744
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 233064
	L1C_total_cache_misses = 1912
	L1C_total_cache_miss_rate = 0.0082
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 4075357
	L1T_total_cache_misses = 3978
	L1T_total_cache_miss_rate = 0.0010
	L1T_total_cache_pending_hits = 4071379
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6888
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1091
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 212949
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1582473
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 231152
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1912
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 4071379
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 3978
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 79351
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 179334
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3835271
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7541888
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 136654
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55613
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
30313, 28513, 30313, 28513, 30313, 28450, 30313, 28435, 29820, 28020, 29820, 28020, 29820, 28020, 29820, 28020, 
gpgpu_n_tot_thrd_icount = 477763072
gpgpu_n_tot_w_icount = 14930096
gpgpu_n_stall_shd_mem = 9172723
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 212912
gpgpu_n_mem_write_global = 258592
gpgpu_n_mem_texture = 3978
gpgpu_n_mem_const = 100
gpgpu_n_load_insn  = 6632568
gpgpu_n_store_insn = 7098397
gpgpu_n_shmem_insn = 49132944
gpgpu_n_tex_insn = 13799808
gpgpu_n_const_mem_insn = 5505024
gpgpu_n_param_mem_insn = 1918176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14256
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5466125
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:10336416	W0_Idle:5305271	W0_Scoreboard:24472961	W1:1686	W2:9504	W3:28512	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:83952	W17:0	W18:14256	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:2138400	W29:2280960	W30:0	W31:0	W32:10373158
Warp Occupancy Distribution:
Stall:4780471	W0_Idle:728859	W0_Scoreboard:3666302	W1:1686	W2:9504	W3:28512	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:83952	W17:0	W18:14256	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:2138400	W29:2280960	W30:0	W31:0	W32:4696102
Warp Occupancy Distribution:
Stall:2755896	W0_Idle:2377745	W0_Scoreboard:10301667	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2838528
warp_utilization0: 0.271240
warp_utilization1: 0.502109
warp_utilization2: 0.155333
traffic_breakdown_coretomem[CONST_ACC_R] = 800 {8:100,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1703296 {8:212912,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 33085760 {40:12256,72:14159,136:232177,}
traffic_breakdown_coretomem[INST_ACC_R] = 150856 {8:18857,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 31824 {8:3978,}
traffic_breakdown_memtocore[CONST_ACC_R] = 7200 {72:100,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 28921488 {136:212658,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2065720 {8:258215,}
traffic_breakdown_memtocore[INST_ACC_R] = 2564552 {136:18857,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 541008 {136:3978,}
maxmrqlatency = 1075 
maxdqlatency = 0 
maxmflatency = 3860 
averagemflatency = 631 
averagemflatency_1 = 790 
averagemflatency_2= 594 
averagemflatency_3 = 601 
averagemrqlatency_1 = 70 
averagemrqlatency_2 = 53 
averagemrqlatency_3 = 57 
max_icnt2mem_latency = 3127 
max_icnt2sh_latency = 462436 
mrq_lat_table:163986 	9439 	14768 	25306 	62623 	90837 	105947 	63575 	15216 	1264 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	846 	648 	548 	47002 	159386 	207159 	57103 	2257 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	81701 	37665 	33133 	56606 	125983 	103069 	45114 	10716 	311 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	111287 	102205 	3221 	21 	0 	0 	0 	0 	0 	0 	5120 	11292 	17523 	36746 	74709 	112825 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	5 	1 	8 	84 	233 	476 	115 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        27        24        29        44        42        29        43        28        23        43        37        34        32        32        27 
dram[1]:        27        26        27        29        44        42        30        34        27        20        45        39        32        32        34        38 
dram[2]:        30        27        19        18        45        37        27        22        25        19        39        38        32        32        29        40 
dram[3]:        29        30        49        25        41        44        30        23        19        19        48        44        32        32        39        43 
dram[4]:        29        26        26        28        39        41        26        24        26        23        46        34        32        32        36        42 
dram[5]:        30        26        38        33        42        44        25        47        24        26        44        29        40        32        26        38 
maximum service time to same row:
dram[0]:      6275      6720      8072      6568      7101      6754      6690      6176      7061      7212      7447      6367     10696     10538      6629      6610 
dram[1]:      5900      6038      8379      5977      6901      7039      6848      6537      6852      7400      7082      7240     10590     10481      6555      6602 
dram[2]:      6574      5870      8386      5288      6838      6591      6398      6500      6786      6863      6709      6899     10722     10483      6527      6926 
dram[3]:      6532      4285      8311      5495      6894      6825      6856      6556      7503      7232      7537      6922     10658     10526      6731      6772 
dram[4]:      6763      5792      7603      5182      6968      7042      6448      6666      7016      7417      7614      7151     10566     10575      6485      7063 
dram[5]:      6527      7103      7599      5218      6468      7010      6791      6965      6577      7113      7423      7255     10386     10631      7093      6722 
average row accesses per activate:
dram[0]:  2.068642  2.040512  2.086100  2.068617  2.191391  2.268187  2.186402  2.155932  2.078635  2.060158  2.098913  2.090223  2.206618  2.158718  2.217292  2.266745 
dram[1]:  2.063960  2.024399  2.110988  2.109118  2.197550  2.229546  2.120491  2.175000  2.076153  2.033904  2.048850  2.140505  2.142273  2.191481  2.204924  2.202575 
dram[2]:  2.046478  2.019580  2.070258  2.027749  2.317172  2.247435  2.149382  2.157068  2.074353  2.083668  2.096460  2.174302  2.156694  2.150639  2.210287  2.236489 
dram[3]:  2.061963  2.007035  2.114169  2.089202  2.222351  2.241002  2.192058  2.215497  2.059117  2.036351  2.109858  2.118996  2.201751  2.119601  2.246433  2.267131 
dram[4]:  2.013088  2.025213  2.009936  2.039887  2.200154  2.249608  2.118606  2.175758  2.073171  2.038818  2.101554  2.126281  2.170969  2.104082  2.206385  2.295392 
dram[5]:  2.018316  2.078119  2.062410  2.075492  2.230383  2.246202  2.099558  2.198470  2.038325  2.024886  2.083303  2.119811  2.124171  2.103486  2.259187  2.218189 
average row locality = 552969/259567 = 2.130352
average row locality_1 = 264961/136450 = 1.941818
average row locality_2 = 146938/61277 = 2.397931
average row locality_3 = 141070/61840 = 2.281209
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3058      3097      3077      3074      3080      3109      3073      3065      3116      3056      3100      3097      3067      3119      3142      3116 
dram[1]:      3076      3083      3084      3114      3100      3119      3054      3084      3120      3047      3106      3134      3103      3136      3124      3135 
dram[2]:      3064      3043      3054      3108      3107      3067      3082      3102      3086      3064      3090      3141      3095      3070      3144      3147 
dram[3]:      3092      3075      3045      3131      3109      3112      3089      3083      3098      3059      3093      3120      3121      3084      3135      3173 
dram[4]:      3057      3061      3044      3110      3077      3111      3062      3079      3102      3080      3099      3112      3124      3080      3125      3135 
dram[5]:      3079      3103      3083      3145      3122      3133      3059      3082      3081      3105      3097      3121      3085      3126      3094      3116 
total reads: 297237
bank skew: 3173/3043 = 1.04
chip skew: 49631/49446 = 1.00
number of total write accesses:
dram[0]:      2668      2648      2642      2655      2623      2659      2651      2661      2675      2663      2693      2720      2668      2676      2705      2674 
dram[1]:      2668      2642      2643      2646      2640      2633      2648      2658      2687      2653      2687      2716      2664      2678      2703      2682 
dram[2]:      2660      2630      2635      2665      2628      2628      2659      2666      2689      2640      2714      2697      2672      2657      2710      2688 
dram[3]:      2666      2635      2640      2654      2638      2616      2652      2664      2684      2655      2708      2704      2665      2658      2690      2690 
dram[4]:      2638      2642      2620      2669      2640      2630      2654      2667      2681      2646      2716      2697      2679      2645      2680      2694 
dram[5]:      2651      2643      2634      2656      2648      2634      2638      2668      2663      2673      2711      2700      2681      2668      2687      2689 
total reads: 255828
bank skew: 2720/2616 = 1.04
chip skew: 42681/42598 = 1.00
average mf latency per bank:
dram[0]:        522       539       502       526       531       562       537       563       512       535       517       537       520       538       530       559
dram[1]:        542       546       528       540       559       571       560       567       536       545       545       551       544       551       557       562
dram[2]:        526       526       515       515       544       557       546       549       517       529       519       533       525       528       541       553
dram[3]:        544       520       530       520       558       556       559       548       536       523       543       534       546       523       560       545
dram[4]:        550       534       528       539       560       565       573       560       545       536       550       543       545       537       569       558
dram[5]:        545       525       526       527       567       560       554       542       541       530       546       539       539       530       557       559
maximum mf latency per bank:
dram[0]:       2353      3339      3094      2798      2984      2912      3264      3405      3122      3443      2718      3400      2883      3029      3364      2930
dram[1]:       2895      2962      3482      2787      3250      2834      3860      3055      3033      2761      2911      2715      2576      3035      2979      2618
dram[2]:       2946      2929      2769      2673      3394      3099      2963      2967      2815      2974      2681      2768      2855      2449      3232      2786
dram[3]:       3267      3080      3757      3060      3597      2946      3283      3337      3233      2657      2575      3083      2732      2888      3275      3053
dram[4]:       2995      2868      2996      3591      2978      3043      3293      2695      3034      3008      3212      3181      2928      2993      3382      3746
dram[5]:       3020      3227      2410      2376      2984      3045      3066      2989      2749      2810      3313      3105      2469      2952      3215      2730
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=610416 n_nop=343429 n_act=43081 n_pre=43071 n_req=65571 n_req_1=17667 n_req_2=24522 n_req_3=23382 n_rd=98864 n_write=81971 bw_util=0.4185 bw_util_1=0.1046 bw_util_2=0.1607 bw_util_3=0.1532 blp=8.526204 blp_1= 2.726940 blp_2= 2.791101 blp_3= 2.772344
 n_activity=545505 dram_eff=0.4683 dram_eff_1=0.1171 dram_eff_2=0.1798 dram_eff_3=0.1715
bk0: 6116a 345031i bk1: 6190a 336557i bk2: 6152a 336499i bk3: 6146a 330223i bk4: 6158a 324660i bk5: 6218a 317126i bk6: 6144a 314586i bk7: 6128a 312209i bk8: 6230a 346475i bk9: 6112a 334972i bk10: 6198a 327284i bk11: 6192a 320950i bk12: 6134a 328371i bk13: 6236a 316259i bk14: 6282a 306379i bk15: 6228a 302389i 
bw_dist = 0.105	0.161	0.153	0.475	0.106
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.6277
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=610416 n_nop=342592 n_act=43353 n_pre=43339 n_req=65863 n_req_1=17638 n_req_2=24565 n_req_3=23660 n_rd=99208 n_write=81924 bw_util=0.4205 bw_util_1=0.1044 bw_util_2=0.161 bw_util_3=0.155 blp=8.587662 blp_1= 2.749400 blp_2= 2.831926 blp_3= 2.785160
 n_activity=545589 dram_eff=0.4704 dram_eff_1=0.1169 dram_eff_2=0.1801 dram_eff_3=0.1735
bk0: 6152a 343849i bk1: 6166a 335796i bk2: 6166a 337176i bk3: 6226a 323442i bk4: 6200a 324367i bk5: 6234a 308908i bk6: 6108a 317838i bk7: 6168a 310776i bk8: 6238a 340696i bk9: 6090a 333925i bk10: 6206a 331533i bk11: 6268a 319162i bk12: 6206a 320432i bk13: 6270a 315363i bk14: 6240a 304859i bk15: 6270a 299326i 
bw_dist = 0.104	0.161	0.155	0.473	0.106
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.6796
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=610416 n_nop=343389 n_act=43115 n_pre=43101 n_req=65565 n_req_1=17563 n_req_2=24630 n_req_3=23372 n_rd=98902 n_write=81909 bw_util=0.4186 bw_util_1=0.104 bw_util_2=0.1614 bw_util_3=0.1531 blp=8.550093 blp_1= 2.720777 blp_2= 2.824067 blp_3= 2.769732
 n_activity=545389 dram_eff=0.4685 dram_eff_1=0.1164 dram_eff_2=0.1806 dram_eff_3=0.1714
bk0: 6128a 343615i bk1: 6086a 337923i bk2: 6104a 336938i bk3: 6214a 323092i bk4: 6214a 322768i bk5: 6134a 318345i bk6: 6164a 316846i bk7: 6204a 306853i bk8: 6170a 340418i bk9: 6126a 337959i bk10: 6178a 331217i bk11: 6282a 321311i bk12: 6188a 325207i bk13: 6136a 320698i bk14: 6280a 307342i bk15: 6294a 298276i 
bw_dist = 0.104	0.161	0.153	0.475	0.107
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.564
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=610416 n_nop=343231 n_act=43068 n_pre=43055 n_req=65874 n_req_1=17660 n_req_2=24598 n_req_3=23616 n_rd=99211 n_write=81851 bw_util=0.4205 bw_util_1=0.1046 bw_util_2=0.1612 bw_util_3=0.1548 blp=8.558637 blp_1= 2.764342 blp_2= 2.806186 blp_3= 2.781281
 n_activity=545753 dram_eff=0.4703 dram_eff_1=0.117 dram_eff_2=0.1803 dram_eff_3=0.1731
bk0: 6180a 345191i bk1: 6144a 339802i bk2: 6090a 338273i bk3: 6262a 324099i bk4: 6218a 323766i bk5: 6224a 316022i bk6: 6178a 314009i bk7: 6166a 307427i bk8: 6196a 338971i bk9: 6118a 340491i bk10: 6184a 329607i bk11: 6240a 322536i bk12: 6237a 320173i bk13: 6168a 319481i bk14: 6270a 304505i bk15: 6336a 296945i 
bw_dist = 0.105	0.161	0.155	0.474	0.106
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.5985
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=610416 n_nop=342837 n_act=43433 n_pre=43422 n_req=65577 n_req_1=17569 n_req_2=24543 n_req_3=23465 n_rd=98882 n_write=81842 bw_util=0.4187 bw_util_1=0.1041 bw_util_2=0.1608 bw_util_3=0.1538 blp=8.600760 blp_1= 2.764261 blp_2= 2.824683 blp_3= 2.803146
 n_activity=544265 dram_eff=0.4695 dram_eff_1=0.1167 dram_eff_2=0.1804 dram_eff_3=0.1725
bk0: 6108a 345592i bk1: 6122a 336115i bk2: 6086a 336678i bk3: 6220a 325454i bk4: 6152a 323331i bk5: 6222a 316153i bk6: 6122a 311690i bk7: 6154a 305949i bk8: 6200a 338363i bk9: 6158a 335774i bk10: 6198a 327389i bk11: 6222a 323043i bk12: 6246a 325087i bk13: 6154a 317031i bk14: 6250a 304200i bk15: 6268a 301262i 
bw_dist = 0.104	0.161	0.154	0.473	0.108
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.6866
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=610416 n_nop=342300 n_act=43494 n_pre=43481 n_req=65911 n_req_1=17669 n_req_2=24566 n_req_3=23676 n_rd=99238 n_write=81903 bw_util=0.4208 bw_util_1=0.1047 bw_util_2=0.161 bw_util_3=0.1551 blp=8.579587 blp_1= 2.766484 blp_2= 2.797728 blp_3= 2.781171
 n_activity=546646 dram_eff=0.4699 dram_eff_1=0.1169 dram_eff_2=0.1798 dram_eff_3=0.1732
bk0: 6158a 339097i bk1: 6206a 334591i bk2: 6166a 334286i bk3: 6290a 322040i bk4: 6244a 321075i bk5: 6264a 313324i bk6: 6114a 316094i bk7: 6162a 306311i bk8: 6162a 340931i bk9: 6208a 334873i bk10: 6190a 326239i bk11: 6242a 323112i bk12: 6166a 320591i bk13: 6250a 316006i bk14: 6184a 309597i bk15: 6232a 299346i 
bw_dist = 0.105	0.161	0.155	0.475	0.104
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.6895

========= L2 cache stats =========
L2_cache_bank[0]: Access = 40553, Miss = 24729, Miss_rate = 0.610, Pending_hits = 859, Reservation_fails = 6329
L2_cache_bank[1]: Access = 40717, Miss = 24747, Miss_rate = 0.608, Pending_hits = 831, Reservation_fails = 11427
L2_cache_bank[2]: Access = 40698, Miss = 24780, Miss_rate = 0.609, Pending_hits = 850, Reservation_fails = 7152
L2_cache_bank[3]: Access = 40687, Miss = 24865, Miss_rate = 0.611, Pending_hits = 839, Reservation_fails = 12311
L2_cache_bank[4]: Access = 41309, Miss = 24739, Miss_rate = 0.599, Pending_hits = 851, Reservation_fails = 7092
L2_cache_bank[5]: Access = 40696, Miss = 24755, Miss_rate = 0.608, Pending_hits = 842, Reservation_fails = 13076
L2_cache_bank[6]: Access = 41377, Miss = 24790, Miss_rate = 0.599, Pending_hits = 848, Reservation_fails = 7088
L2_cache_bank[7]: Access = 40776, Miss = 24850, Miss_rate = 0.609, Pending_hits = 887, Reservation_fails = 12587
L2_cache_bank[8]: Access = 41573, Miss = 24708, Miss_rate = 0.594, Pending_hits = 889, Reservation_fails = 12989
L2_cache_bank[9]: Access = 41671, Miss = 24786, Miss_rate = 0.595, Pending_hits = 904, Reservation_fails = 13556
L2_cache_bank[10]: Access = 41994, Miss = 24715, Miss_rate = 0.589, Pending_hits = 900, Reservation_fails = 11180
L2_cache_bank[11]: Access = 42016, Miss = 24946, Miss_rate = 0.594, Pending_hits = 947, Reservation_fails = 12077
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 40553, Miss = 24729 (0.61), PendingHit = 859 (0.0212)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 40717, Miss = 24747 (0.608), PendingHit = 831 (0.0204)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 40698, Miss = 24780 (0.609), PendingHit = 850 (0.0209)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 40687, Miss = 24865 (0.611), PendingHit = 839 (0.0206)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 41309, Miss = 24739 (0.599), PendingHit = 851 (0.0206)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 40696, Miss = 24755 (0.608), PendingHit = 842 (0.0207)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 41377, Miss = 24790 (0.599), PendingHit = 848 (0.0205)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 40776, Miss = 24850 (0.609), PendingHit = 887 (0.0218)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 41573, Miss = 24708 (0.594), PendingHit = 889 (0.0214)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 41671, Miss = 24786 (0.595), PendingHit = 904 (0.0217)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 41994, Miss = 24715 (0.589), PendingHit = 900 (0.0214)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 42016, Miss = 24946 (0.594), PendingHit = 947 (0.0225)
L2 Cache Total Miss Rate = 0.602
Stream 1: L2 Cache Miss Rate = 0.585
Stream 2: L2 Cache Miss Rate = 0.614
Stream 3: L2 Cache Miss Rate = 0.594
Stream 1: Accesses  = 93571
Stream 1: Misses  = 54718
Stream 2: Accesses  = 200248
Stream 2: Misses  = 122947
Stream 3: Accesses  = 293819
Stream 3: Misses  = 174463
Stream 1+2: Accesses  = 293819
Stream 1+2: Misses  = 177665
Stream 1+2+3: Accesses  = 587638
Stream 1+2+3: Misses  = 352128
Total Accesses  = 494067
MPKI-CORES
CORE_L2MPKI_0	0.204
CORE_L2MPKI_1	0.198
CORE_L2MPKI_2	0.210
CORE_L2MPKI_3	0.213
CORE_L2MPKI_4	0.213
CORE_L2MPKI_5	0.206
CORE_L2MPKI_6	0.199
CORE_L2MPKI_7	0.209
CORE_L2MPKI_8	0.206
CORE_L2MPKI_9	0.198
CORE_L2MPKI_10	0.208
CORE_L2MPKI_11	0.151
CORE_L2MPKI_12	0.198
CORE_L2MPKI_13	0.204
CORE_L2MPKI_14	0.210
CORE_L2MPKI_15	0.201
CORE_L2MPKI_16	0.209
CORE_L2MPKI_17	0.202
CORE_L2MPKI_18	0.104
CORE_L2MPKI_19	0.208
CORE_L2MPKI_20	1.340
CORE_L2MPKI_21	1.373
CORE_L2MPKI_22	1.381
CORE_L2MPKI_23	1.356
CORE_L2MPKI_24	1.354
CORE_L2MPKI_25	1.365
CORE_L2MPKI_26	1.372
CORE_L2MPKI_27	1.358
CORE_L2MPKI_28	1.357
CORE_L2MPKI_29	1.367
CORE_L2MPKI_30	1.361
CORE_L2MPKI_31	1.350
CORE_L2MPKI_32	1.341
CORE_L2MPKI_33	1.341
CORE_L2MPKI_34	1.358
CORE_L2MPKI_35	1.340
CORE_L2MPKI_36	1.357
CORE_L2MPKI_37	1.345
CORE_L2MPKI_38	1.329
CORE_L2MPKI_39	1.326
CORE_L2MPKI_40	1.313
CORE_L2MPKI_41	1.297
CORE_L2MPKI_42	1.297
CORE_L2MPKI_43	1.302
CORE_L2MPKI_44	1.317
CORE_L2MPKI_45	1.325
CORE_L2MPKI_46	1.336
CORE_L2MPKI_47	1.336
CORE_L2MPKI_48	1.311
CORE_L2MPKI_49	1.315
CORE_L2MPKI_50	1.303
CORE_L2MPKI_51	1.323
CORE_L2MPKI_52	1.312
CORE_L2MPKI_53	1.332
CORE_L2MPKI_54	1.334
CORE_L2MPKI_55	1.335
CORE_L2MPKI_56	1.330
CORE_L2MPKI_57	1.306
CORE_L2MPKI_58	1.325
CORE_L2MPKI_59	1.322
Avg_MPKI_Stream1= 0.198
Avg_MPKI_Stream2= 1.354
Avg_MPKI_Stream3= 1.318
MISSES-CORES
CORE_MISSES_0	2849
CORE_MISSES_1	2777
CORE_MISSES_2	2900
CORE_MISSES_3	2943
CORE_MISSES_4	2952
CORE_MISSES_5	2836
CORE_MISSES_6	2743
CORE_MISSES_7	2889
CORE_MISSES_8	2880
CORE_MISSES_9	2736
CORE_MISSES_10	2882
CORE_MISSES_11	2046
CORE_MISSES_12	2771
CORE_MISSES_13	2863
CORE_MISSES_14	2898
CORE_MISSES_15	2775
CORE_MISSES_16	2891
CORE_MISSES_17	2784
CORE_MISSES_18	1398
CORE_MISSES_19	2905
CORE_MISSES_20	6238
CORE_MISSES_21	6270
CORE_MISSES_22	6185
CORE_MISSES_23	6175
CORE_MISSES_24	6205
CORE_MISSES_25	6278
CORE_MISSES_26	6288
CORE_MISSES_27	6384
CORE_MISSES_28	6161
CORE_MISSES_29	6186
CORE_MISSES_30	6196
CORE_MISSES_31	6088
CORE_MISSES_32	6046
CORE_MISSES_33	6127
CORE_MISSES_34	6123
CORE_MISSES_35	5963
CORE_MISSES_36	5940
CORE_MISSES_37	5984
CORE_MISSES_38	6013
CORE_MISSES_39	6097
CORE_MISSES_40	6093
CORE_MISSES_41	6096
CORE_MISSES_42	6040
CORE_MISSES_43	6007
CORE_MISSES_44	6056
CORE_MISSES_45	6090
CORE_MISSES_46	6164
CORE_MISSES_47	6025
CORE_MISSES_48	6046
CORE_MISSES_49	6008
CORE_MISSES_50	6028
CORE_MISSES_51	5984
CORE_MISSES_52	5915
CORE_MISSES_53	5906
CORE_MISSES_54	5955
CORE_MISSES_55	5803
CORE_MISSES_56	5878
CORE_MISSES_57	5909
CORE_MISSES_58	5918
CORE_MISSES_59	5824
L2_MISSES = 297410
L2_total_cache_accesses = 494067
L2_total_cache_misses = 297410
L2_total_cache_miss_rate = 0.6020
L2_total_cache_pending_hits = 10447
L2_total_cache_reservation_fails = 126864
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3963
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 479
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 208344
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 78669
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 3303
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 392
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 3789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 161137
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8919
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 88290
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 12348
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 17715
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 760
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 382
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 31958
L2_cache_data_port_util = 0.227
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1435980
icnt_total_pkts_simt_to_mem=1463721
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =     598.1442
gpu_ipc_2 =     196.4320
gpu_ipc_3 =     196.4324
gpu_tot_sim_cycle_stream_1 = 462434
gpu_tot_sim_cycle_stream_2 = 462414
gpu_tot_sim_cycle_stream_3 = 462413
gpu_sim_insn_1 = 276602212
gpu_sim_insn_2 = 90832896
gpu_sim_insn_3 = 90832896
gpu_sim_cycle = 462437
gpu_sim_insn = 458268004
gpu_ipc =     990.9847
gpu_tot_sim_cycle = 462437
gpu_tot_sim_insn = 458268004
gpu_tot_ipc =     990.9847
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1711747
gpu_stall_icnt2sh    = 220615
gpu_total_sim_rate=325012

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7678542
	L1I_total_cache_misses = 136654
	L1I_total_cache_miss_rate = 0.0178
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 55613
L1D_cache:
	L1D_cache_core[0]: Access = 4644, Miss = 4114, Miss_rate = 0.886, Pending_hits = 63, Reservation_fails = 81351
	L1D_cache_core[1]: Access = 4301, Miss = 3923, Miss_rate = 0.912, Pending_hits = 57, Reservation_fails = 90630
	L1D_cache_core[2]: Access = 4532, Miss = 4118, Miss_rate = 0.909, Pending_hits = 62, Reservation_fails = 90510
	L1D_cache_core[3]: Access = 4626, Miss = 4194, Miss_rate = 0.907, Pending_hits = 50, Reservation_fails = 90594
	L1D_cache_core[4]: Access = 4617, Miss = 4179, Miss_rate = 0.905, Pending_hits = 67, Reservation_fails = 90701
	L1D_cache_core[5]: Access = 4488, Miss = 4042, Miss_rate = 0.901, Pending_hits = 57, Reservation_fails = 90314
	L1D_cache_core[6]: Access = 4398, Miss = 3968, Miss_rate = 0.902, Pending_hits = 52, Reservation_fails = 90087
	L1D_cache_core[7]: Access = 4527, Miss = 4111, Miss_rate = 0.908, Pending_hits = 55, Reservation_fails = 89218
	L1D_cache_core[8]: Access = 4477, Miss = 4040, Miss_rate = 0.902, Pending_hits = 70, Reservation_fails = 85170
	L1D_cache_core[9]: Access = 4308, Miss = 3903, Miss_rate = 0.906, Pending_hits = 46, Reservation_fails = 84380
	L1D_cache_core[10]: Access = 4489, Miss = 4085, Miss_rate = 0.910, Pending_hits = 44, Reservation_fails = 91164
	L1D_cache_core[11]: Access = 3395, Miss = 3101, Miss_rate = 0.913, Pending_hits = 37, Reservation_fails = 39585
	L1D_cache_core[12]: Access = 4294, Miss = 3926, Miss_rate = 0.914, Pending_hits = 44, Reservation_fails = 86595
	L1D_cache_core[13]: Access = 4561, Miss = 4141, Miss_rate = 0.908, Pending_hits = 58, Reservation_fails = 89146
	L1D_cache_core[14]: Access = 4616, Miss = 4176, Miss_rate = 0.905, Pending_hits = 54, Reservation_fails = 91069
	L1D_cache_core[15]: Access = 4395, Miss = 3985, Miss_rate = 0.907, Pending_hits = 57, Reservation_fails = 94094
	L1D_cache_core[16]: Access = 4579, Miss = 4147, Miss_rate = 0.906, Pending_hits = 69, Reservation_fails = 92642
	L1D_cache_core[17]: Access = 4422, Miss = 4002, Miss_rate = 0.905, Pending_hits = 53, Reservation_fails = 86104
	L1D_cache_core[18]: Access = 2236, Miss = 2159, Miss_rate = 0.966, Pending_hits = 51, Reservation_fails = 18359
	L1D_cache_core[19]: Access = 4492, Miss = 4104, Miss_rate = 0.914, Pending_hits = 45, Reservation_fails = 89543
	L1D_cache_core[20]: Access = 10080, Miss = 8039, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 90947
	L1D_cache_core[21]: Access = 9888, Miss = 7916, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 92705
	L1D_cache_core[22]: Access = 9696, Miss = 7793, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 98781
	L1D_cache_core[23]: Access = 9856, Miss = 7907, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 98474
	L1D_cache_core[24]: Access = 9920, Miss = 7946, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 99032
	L1D_cache_core[25]: Access = 9952, Miss = 7954, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 94525
	L1D_cache_core[26]: Access = 9920, Miss = 7880, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 96353
	L1D_cache_core[27]: Access = 10176, Miss = 8164, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 94322
	L1D_cache_core[28]: Access = 9824, Miss = 7820, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 90510
	L1D_cache_core[29]: Access = 9792, Miss = 7832, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 92733
	L1D_cache_core[30]: Access = 9856, Miss = 7879, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 96233
	L1D_cache_core[31]: Access = 9760, Miss = 7755, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 91828
	L1D_cache_core[32]: Access = 9760, Miss = 7842, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 95491
	L1D_cache_core[33]: Access = 9888, Miss = 7861, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 97601
	L1D_cache_core[34]: Access = 9760, Miss = 7791, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 94559
	L1D_cache_core[35]: Access = 9632, Miss = 7696, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 94324
	L1D_cache_core[36]: Access = 9472, Miss = 7531, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 96314
	L1D_cache_core[37]: Access = 9632, Miss = 7683, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 94306
	L1D_cache_core[38]: Access = 9792, Miss = 7837, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 87677
	L1D_cache_core[39]: Access = 9952, Miss = 7853, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 86260
	L1D_cache_core[40]: Access = 10048, Miss = 8063, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 93667
	L1D_cache_core[41]: Access = 10176, Miss = 8267, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 103642
	L1D_cache_core[42]: Access = 10080, Miss = 8031, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 99742
	L1D_cache_core[43]: Access = 9984, Miss = 8019, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 98476
	L1D_cache_core[44]: Access = 9952, Miss = 7950, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 94416
	L1D_cache_core[45]: Access = 9952, Miss = 7952, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 98569
	L1D_cache_core[46]: Access = 9984, Miss = 7953, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 93723
	L1D_cache_core[47]: Access = 9760, Miss = 7792, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 89584
	L1D_cache_core[48]: Access = 9984, Miss = 8010, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 90420
	L1D_cache_core[49]: Access = 9888, Miss = 7947, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 88752
	L1D_cache_core[50]: Access = 10016, Miss = 7919, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 93004
	L1D_cache_core[51]: Access = 9792, Miss = 7734, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 89730
	L1D_cache_core[52]: Access = 9760, Miss = 7828, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 93964
	L1D_cache_core[53]: Access = 9600, Miss = 7596, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 92794
	L1D_cache_core[54]: Access = 9664, Miss = 7666, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 91606
	L1D_cache_core[55]: Access = 9408, Miss = 7471, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 90638
	L1D_cache_core[56]: Access = 9568, Miss = 7594, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 91492
	L1D_cache_core[57]: Access = 9792, Miss = 7785, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 92097
	L1D_cache_core[58]: Access = 9664, Miss = 7711, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 93321
	L1D_cache_core[59]: Access = 9536, Miss = 7598, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 93876
	L1D_total_cache_accesses = 479613
	L1D_total_cache_misses = 392283
	L1D_total_cache_miss_rate = 0.8179
	L1D_total_cache_pending_hits = 1091
	L1D_total_cache_reservation_fails = 5417744
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 233064
	L1C_total_cache_misses = 1912
	L1C_total_cache_miss_rate = 0.0082
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 4075357
	L1T_total_cache_misses = 3978
	L1T_total_cache_miss_rate = 0.0010
	L1T_total_cache_pending_hits = 4071379
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6888
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1091
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 212949
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1582473
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 231152
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1912
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 4071379
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 3978
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 79351
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 179334
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3835271
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7541888
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 136654
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55613
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
30313, 28513, 30313, 28513, 30313, 28450, 30313, 28435, 29820, 28020, 29820, 28020, 29820, 28020, 29820, 28020, 
gpgpu_n_tot_thrd_icount = 477763072
gpgpu_n_tot_w_icount = 14930096
gpgpu_n_stall_shd_mem = 9172723
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 212912
gpgpu_n_mem_write_global = 258592
gpgpu_n_mem_texture = 3978
gpgpu_n_mem_const = 100
gpgpu_n_load_insn  = 6632568
gpgpu_n_store_insn = 7098397
gpgpu_n_shmem_insn = 49132944
gpgpu_n_tex_insn = 13799808
gpgpu_n_const_mem_insn = 5505024
gpgpu_n_param_mem_insn = 1918176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14256
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5466125
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:10336416	W0_Idle:5305271	W0_Scoreboard:24472961	W1:1686	W2:9504	W3:28512	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:83952	W17:0	W18:14256	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:2138400	W29:2280960	W30:0	W31:0	W32:10373158
Warp Occupancy Distribution:
Stall:4780471	W0_Idle:728859	W0_Scoreboard:3666302	W1:1686	W2:9504	W3:28512	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:83952	W17:0	W18:14256	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:2138400	W29:2280960	W30:0	W31:0	W32:4696102
Warp Occupancy Distribution:
Stall:2755896	W0_Idle:2377745	W0_Scoreboard:10301667	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2838528
warp_utilization0: 0.271240
warp_utilization1: 0.502109
warp_utilization2: 0.155333
traffic_breakdown_coretomem[CONST_ACC_R] = 800 {8:100,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1703296 {8:212912,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 33085760 {40:12256,72:14159,136:232177,}
traffic_breakdown_coretomem[INST_ACC_R] = 150856 {8:18857,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 31824 {8:3978,}
traffic_breakdown_memtocore[CONST_ACC_R] = 7200 {72:100,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 28921488 {136:212658,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2065720 {8:258215,}
traffic_breakdown_memtocore[INST_ACC_R] = 2564552 {136:18857,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 541008 {136:3978,}
maxmrqlatency = 1075 
maxdqlatency = 0 
maxmflatency = 3860 
averagemflatency = 631 
averagemflatency_1 = 790 
averagemflatency_2= 594 
averagemflatency_3 = 601 
averagemrqlatency_1 = 70 
averagemrqlatency_2 = 53 
averagemrqlatency_3 = 57 
max_icnt2mem_latency = 3127 
max_icnt2sh_latency = 462436 
mrq_lat_table:163986 	9439 	14768 	25306 	62623 	90837 	105947 	63575 	15216 	1264 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	846 	648 	548 	47002 	159386 	207159 	57103 	2257 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	81701 	37665 	33133 	56606 	125983 	103069 	45114 	10716 	311 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	111287 	102205 	3221 	21 	0 	0 	0 	0 	0 	0 	5120 	11292 	17523 	36746 	74709 	112825 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	5 	1 	8 	84 	233 	476 	115 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        27        24        29        44        42        29        43        28        23        43        37        34        32        32        27 
dram[1]:        27        26        27        29        44        42        30        34        27        20        45        39        32        32        34        38 
dram[2]:        30        27        19        18        45        37        27        22        25        19        39        38        32        32        29        40 
dram[3]:        29        30        49        25        41        44        30        23        19        19        48        44        32        32        39        43 
dram[4]:        29        26        26        28        39        41        26        24        26        23        46        34        32        32        36        42 
dram[5]:        30        26        38        33        42        44        25        47        24        26        44        29        40        32        26        38 
maximum service time to same row:
dram[0]:      6275      6720      8072      6568      7101      6754      6690      6176      7061      7212      7447      6367     10696     10538      6629      6610 
dram[1]:      5900      6038      8379      5977      6901      7039      6848      6537      6852      7400      7082      7240     10590     10481      6555      6602 
dram[2]:      6574      5870      8386      5288      6838      6591      6398      6500      6786      6863      6709      6899     10722     10483      6527      6926 
dram[3]:      6532      4285      8311      5495      6894      6825      6856      6556      7503      7232      7537      6922     10658     10526      6731      6772 
dram[4]:      6763      5792      7603      5182      6968      7042      6448      6666      7016      7417      7614      7151     10566     10575      6485      7063 
dram[5]:      6527      7103      7599      5218      6468      7010      6791      6965      6577      7113      7423      7255     10386     10631      7093      6722 
average row accesses per activate:
dram[0]:  2.068642  2.040512  2.086100  2.068617  2.191391  2.268187  2.186402  2.155932  2.078635  2.060158  2.098913  2.090223  2.206618  2.158718  2.217292  2.266745 
dram[1]:  2.063960  2.024399  2.110988  2.109118  2.197550  2.229546  2.120491  2.175000  2.076153  2.033904  2.048850  2.140505  2.142273  2.191481  2.204924  2.202575 
dram[2]:  2.046478  2.019580  2.070258  2.027749  2.317172  2.247435  2.149382  2.157068  2.074353  2.083668  2.096460  2.174302  2.156694  2.150639  2.210287  2.236489 
dram[3]:  2.061963  2.007035  2.114169  2.089202  2.222351  2.241002  2.192058  2.215497  2.059117  2.036351  2.109858  2.118996  2.201751  2.119601  2.246433  2.267131 
dram[4]:  2.013088  2.025213  2.009936  2.039887  2.200154  2.249608  2.118606  2.175758  2.073171  2.038818  2.101554  2.126281  2.170969  2.104082  2.206385  2.295392 
dram[5]:  2.018316  2.078119  2.062410  2.075492  2.230383  2.246202  2.099558  2.198470  2.038325  2.024886  2.083303  2.119811  2.124171  2.103486  2.259187  2.218189 
average row locality = 552969/259567 = 2.130352
average row locality_1 = 264961/136450 = 1.941818
average row locality_2 = 146938/61277 = 2.397931
average row locality_3 = 141070/61840 = 2.281209
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3058      3097      3077      3074      3080      3109      3073      3065      3116      3056      3100      3097      3067      3119      3142      3116 
dram[1]:      3076      3083      3084      3114      3100      3119      3054      3084      3120      3047      3106      3134      3103      3136      3124      3135 
dram[2]:      3064      3043      3054      3108      3107      3067      3082      3102      3086      3064      3090      3141      3095      3070      3144      3147 
dram[3]:      3092      3075      3045      3131      3109      3112      3089      3083      3098      3059      3093      3120      3121      3084      3135      3173 
dram[4]:      3057      3061      3044      3110      3077      3111      3062      3079      3102      3080      3099      3112      3124      3080      3125      3135 
dram[5]:      3079      3103      3083      3145      3122      3133      3059      3082      3081      3105      3097      3121      3085      3126      3094      3116 
total reads: 297237
bank skew: 3173/3043 = 1.04
chip skew: 49631/49446 = 1.00
number of total write accesses:
dram[0]:      2668      2648      2642      2655      2623      2659      2651      2661      2675      2663      2693      2720      2668      2676      2705      2674 
dram[1]:      2668      2642      2643      2646      2640      2633      2648      2658      2687      2653      2687      2716      2664      2678      2703      2682 
dram[2]:      2660      2630      2635      2665      2628      2628      2659      2666      2689      2640      2714      2697      2672      2657      2710      2688 
dram[3]:      2666      2635      2640      2654      2638      2616      2652      2664      2684      2655      2708      2704      2665      2658      2690      2690 
dram[4]:      2638      2642      2620      2669      2640      2630      2654      2667      2681      2646      2716      2697      2679      2645      2680      2694 
dram[5]:      2651      2643      2634      2656      2648      2634      2638      2668      2663      2673      2711      2700      2681      2668      2687      2689 
total reads: 255828
bank skew: 2720/2616 = 1.04
chip skew: 42681/42598 = 1.00
average mf latency per bank:
dram[0]:        522       539       502       526       531       562       537       563       512       535       517       537       520       538       530       559
dram[1]:        542       546       528       540       559       571       560       567       536       545       545       551       544       551       557       562
dram[2]:        526       526       515       515       544       557       546       549       517       529       519       533       525       528       541       553
dram[3]:        544       520       530       520       558       556       559       548       536       523       543       534       546       523       560       545
dram[4]:        550       534       528       539       560       565       573       560       545       536       550       543       545       537       569       558
dram[5]:        545       525       526       527       567       560       554       542       541       530       546       539       539       530       557       559
maximum mf latency per bank:
dram[0]:       2353      3339      3094      2798      2984      2912      3264      3405      3122      3443      2718      3400      2883      3029      3364      2930
dram[1]:       2895      2962      3482      2787      3250      2834      3860      3055      3033      2761      2911      2715      2576      3035      2979      2618
dram[2]:       2946      2929      2769      2673      3394      3099      2963      2967      2815      2974      2681      2768      2855      2449      3232      2786
dram[3]:       3267      3080      3757      3060      3597      2946      3283      3337      3233      2657      2575      3083      2732      2888      3275      3053
dram[4]:       2995      2868      2996      3591      2978      3043      3293      2695      3034      3008      3212      3181      2928      2993      3382      3746
dram[5]:       3020      3227      2410      2376      2984      3045      3066      2989      2749      2810      3313      3105      2469      2952      3215      2730
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=610416 n_nop=343429 n_act=43081 n_pre=43071 n_req=65571 n_req_1=17667 n_req_2=24522 n_req_3=23382 n_rd=98864 n_write=81971 bw_util=0.4185 bw_util_1=0.1046 bw_util_2=0.1607 bw_util_3=0.1532 blp=8.526204 blp_1= 2.726940 blp_2= 2.791101 blp_3= 2.772344
 n_activity=545505 dram_eff=0.4683 dram_eff_1=0.1171 dram_eff_2=0.1798 dram_eff_3=0.1715
bk0: 6116a 345031i bk1: 6190a 336557i bk2: 6152a 336499i bk3: 6146a 330223i bk4: 6158a 324660i bk5: 6218a 317126i bk6: 6144a 314586i bk7: 6128a 312209i bk8: 6230a 346475i bk9: 6112a 334972i bk10: 6198a 327284i bk11: 6192a 320950i bk12: 6134a 328371i bk13: 6236a 316259i bk14: 6282a 306379i bk15: 6228a 302389i 
bw_dist = 0.105	0.161	0.153	0.475	0.106
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.6277
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=610416 n_nop=342592 n_act=43353 n_pre=43339 n_req=65863 n_req_1=17638 n_req_2=24565 n_req_3=23660 n_rd=99208 n_write=81924 bw_util=0.4205 bw_util_1=0.1044 bw_util_2=0.161 bw_util_3=0.155 blp=8.587662 blp_1= 2.749400 blp_2= 2.831926 blp_3= 2.785160
 n_activity=545589 dram_eff=0.4704 dram_eff_1=0.1169 dram_eff_2=0.1801 dram_eff_3=0.1735
bk0: 6152a 343849i bk1: 6166a 335796i bk2: 6166a 337176i bk3: 6226a 323442i bk4: 6200a 324367i bk5: 6234a 308908i bk6: 6108a 317838i bk7: 6168a 310776i bk8: 6238a 340696i bk9: 6090a 333925i bk10: 6206a 331533i bk11: 6268a 319162i bk12: 6206a 320432i bk13: 6270a 315363i bk14: 6240a 304859i bk15: 6270a 299326i 
bw_dist = 0.104	0.161	0.155	0.473	0.106
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.6796
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=610416 n_nop=343389 n_act=43115 n_pre=43101 n_req=65565 n_req_1=17563 n_req_2=24630 n_req_3=23372 n_rd=98902 n_write=81909 bw_util=0.4186 bw_util_1=0.104 bw_util_2=0.1614 bw_util_3=0.1531 blp=8.550093 blp_1= 2.720777 blp_2= 2.824067 blp_3= 2.769732
 n_activity=545389 dram_eff=0.4685 dram_eff_1=0.1164 dram_eff_2=0.1806 dram_eff_3=0.1714
bk0: 6128a 343615i bk1: 6086a 337923i bk2: 6104a 336938i bk3: 6214a 323092i bk4: 6214a 322768i bk5: 6134a 318345i bk6: 6164a 316846i bk7: 6204a 306853i bk8: 6170a 340418i bk9: 6126a 337959i bk10: 6178a 331217i bk11: 6282a 321311i bk12: 6188a 325207i bk13: 6136a 320698i bk14: 6280a 307342i bk15: 6294a 298276i 
bw_dist = 0.104	0.161	0.153	0.475	0.107
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.564
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=610416 n_nop=343231 n_act=43068 n_pre=43055 n_req=65874 n_req_1=17660 n_req_2=24598 n_req_3=23616 n_rd=99211 n_write=81851 bw_util=0.4205 bw_util_1=0.1046 bw_util_2=0.1612 bw_util_3=0.1548 blp=8.558637 blp_1= 2.764342 blp_2= 2.806186 blp_3= 2.781281
 n_activity=545753 dram_eff=0.4703 dram_eff_1=0.117 dram_eff_2=0.1803 dram_eff_3=0.1731
bk0: 6180a 345191i bk1: 6144a 339802i bk2: 6090a 338273i bk3: 6262a 324099i bk4: 6218a 323766i bk5: 6224a 316022i bk6: 6178a 314009i bk7: 6166a 307427i bk8: 6196a 338971i bk9: 6118a 340491i bk10: 6184a 329607i bk11: 6240a 322536i bk12: 6237a 320173i bk13: 6168a 319481i bk14: 6270a 304505i bk15: 6336a 296945i 
bw_dist = 0.105	0.161	0.155	0.474	0.106
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.5985
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=610416 n_nop=342837 n_act=43433 n_pre=43422 n_req=65577 n_req_1=17569 n_req_2=24543 n_req_3=23465 n_rd=98882 n_write=81842 bw_util=0.4187 bw_util_1=0.1041 bw_util_2=0.1608 bw_util_3=0.1538 blp=8.600760 blp_1= 2.764261 blp_2= 2.824683 blp_3= 2.803146
 n_activity=544265 dram_eff=0.4695 dram_eff_1=0.1167 dram_eff_2=0.1804 dram_eff_3=0.1725
bk0: 6108a 345592i bk1: 6122a 336115i bk2: 6086a 336678i bk3: 6220a 325454i bk4: 6152a 323331i bk5: 6222a 316153i bk6: 6122a 311690i bk7: 6154a 305949i bk8: 6200a 338363i bk9: 6158a 335774i bk10: 6198a 327389i bk11: 6222a 323043i bk12: 6246a 325087i bk13: 6154a 317031i bk14: 6250a 304200i bk15: 6268a 301262i 
bw_dist = 0.104	0.161	0.154	0.473	0.108
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.6866
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=610416 n_nop=342300 n_act=43494 n_pre=43481 n_req=65911 n_req_1=17669 n_req_2=24566 n_req_3=23676 n_rd=99238 n_write=81903 bw_util=0.4208 bw_util_1=0.1047 bw_util_2=0.161 bw_util_3=0.1551 blp=8.579587 blp_1= 2.766484 blp_2= 2.797728 blp_3= 2.781171
 n_activity=546646 dram_eff=0.4699 dram_eff_1=0.1169 dram_eff_2=0.1798 dram_eff_3=0.1732
bk0: 6158a 339097i bk1: 6206a 334591i bk2: 6166a 334286i bk3: 6290a 322040i bk4: 6244a 321075i bk5: 6264a 313324i bk6: 6114a 316094i bk7: 6162a 306311i bk8: 6162a 340931i bk9: 6208a 334873i bk10: 6190a 326239i bk11: 6242a 323112i bk12: 6166a 320591i bk13: 6250a 316006i bk14: 6184a 309597i bk15: 6232a 299346i 
bw_dist = 0.105	0.161	0.155	0.475	0.104
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.6895

========= L2 cache stats =========
L2_cache_bank[0]: Access = 40553, Miss = 24729, Miss_rate = 0.610, Pending_hits = 859, Reservation_fails = 6329
L2_cache_bank[1]: Access = 40717, Miss = 24747, Miss_rate = 0.608, Pending_hits = 831, Reservation_fails = 11427
L2_cache_bank[2]: Access = 40698, Miss = 24780, Miss_rate = 0.609, Pending_hits = 850, Reservation_fails = 7152
L2_cache_bank[3]: Access = 40687, Miss = 24865, Miss_rate = 0.611, Pending_hits = 839, Reservation_fails = 12311
L2_cache_bank[4]: Access = 41309, Miss = 24739, Miss_rate = 0.599, Pending_hits = 851, Reservation_fails = 7092
L2_cache_bank[5]: Access = 40696, Miss = 24755, Miss_rate = 0.608, Pending_hits = 842, Reservation_fails = 13076
L2_cache_bank[6]: Access = 41377, Miss = 24790, Miss_rate = 0.599, Pending_hits = 848, Reservation_fails = 7088
L2_cache_bank[7]: Access = 40776, Miss = 24850, Miss_rate = 0.609, Pending_hits = 887, Reservation_fails = 12587
L2_cache_bank[8]: Access = 41573, Miss = 24708, Miss_rate = 0.594, Pending_hits = 889, Reservation_fails = 12989
L2_cache_bank[9]: Access = 41671, Miss = 24786, Miss_rate = 0.595, Pending_hits = 904, Reservation_fails = 13556
L2_cache_bank[10]: Access = 41994, Miss = 24715, Miss_rate = 0.589, Pending_hits = 900, Reservation_fails = 11180
L2_cache_bank[11]: Access = 42016, Miss = 24946, Miss_rate = 0.594, Pending_hits = 947, Reservation_fails = 12077
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 40553, Miss = 24729 (0.61), PendingHit = 859 (0.0212)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 40717, Miss = 24747 (0.608), PendingHit = 831 (0.0204)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 40698, Miss = 24780 (0.609), PendingHit = 850 (0.0209)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 40687, Miss = 24865 (0.611), PendingHit = 839 (0.0206)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 41309, Miss = 24739 (0.599), PendingHit = 851 (0.0206)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 40696, Miss = 24755 (0.608), PendingHit = 842 (0.0207)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 41377, Miss = 24790 (0.599), PendingHit = 848 (0.0205)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 40776, Miss = 24850 (0.609), PendingHit = 887 (0.0218)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 41573, Miss = 24708 (0.594), PendingHit = 889 (0.0214)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 41671, Miss = 24786 (0.595), PendingHit = 904 (0.0217)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 41994, Miss = 24715 (0.589), PendingHit = 900 (0.0214)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 42016, Miss = 24946 (0.594), PendingHit = 947 (0.0225)
L2 Cache Total Miss Rate = 0.602
Stream 1: L2 Cache Miss Rate = 0.585
Stream 2: L2 Cache Miss Rate = 0.614
Stream 3: L2 Cache Miss Rate = 0.594
Stream 1: Accesses  = 93571
Stream 1: Misses  = 54718
Stream 2: Accesses  = 200248
Stream 2: Misses  = 122947
Stream 3: Accesses  = 293819
Stream 3: Misses  = 174463
Stream 1+2: Accesses  = 293819
Stream 1+2: Misses  = 177665
Stream 1+2+3: Accesses  = 587638
Stream 1+2+3: Misses  = 352128
Total Accesses  = 494067
MPKI-CORES
CORE_L2MPKI_0	0.204
CORE_L2MPKI_1	0.198
CORE_L2MPKI_2	0.210
CORE_L2MPKI_3	0.213
CORE_L2MPKI_4	0.213
CORE_L2MPKI_5	0.206
CORE_L2MPKI_6	0.199
CORE_L2MPKI_7	0.209
CORE_L2MPKI_8	0.206
CORE_L2MPKI_9	0.198
CORE_L2MPKI_10	0.208
CORE_L2MPKI_11	0.151
CORE_L2MPKI_12	0.198
CORE_L2MPKI_13	0.204
CORE_L2MPKI_14	0.210
CORE_L2MPKI_15	0.201
CORE_L2MPKI_16	0.209
CORE_L2MPKI_17	0.202
CORE_L2MPKI_18	0.104
CORE_L2MPKI_19	0.208
CORE_L2MPKI_20	1.340
CORE_L2MPKI_21	1.373
CORE_L2MPKI_22	1.381
CORE_L2MPKI_23	1.356
CORE_L2MPKI_24	1.354
CORE_L2MPKI_25	1.365
CORE_L2MPKI_26	1.372
CORE_L2MPKI_27	1.358
CORE_L2MPKI_28	1.357
CORE_L2MPKI_29	1.367
CORE_L2MPKI_30	1.361
CORE_L2MPKI_31	1.350
CORE_L2MPKI_32	1.341
CORE_L2MPKI_33	1.341
CORE_L2MPKI_34	1.358
CORE_L2MPKI_35	1.340
CORE_L2MPKI_36	1.357
CORE_L2MPKI_37	1.345
CORE_L2MPKI_38	1.329
CORE_L2MPKI_39	1.326
CORE_L2MPKI_40	1.313
CORE_L2MPKI_41	1.297
CORE_L2MPKI_42	1.297
CORE_L2MPKI_43	1.302
CORE_L2MPKI_44	1.317
CORE_L2MPKI_45	1.325
CORE_L2MPKI_46	1.336
CORE_L2MPKI_47	1.336
CORE_L2MPKI_48	1.311
CORE_L2MPKI_49	1.315
CORE_L2MPKI_50	1.303
CORE_L2MPKI_51	1.323
CORE_L2MPKI_52	1.312
CORE_L2MPKI_53	1.332
CORE_L2MPKI_54	1.334
CORE_L2MPKI_55	1.335
CORE_L2MPKI_56	1.330
CORE_L2MPKI_57	1.306
CORE_L2MPKI_58	1.325
CORE_L2MPKI_59	1.322
Avg_MPKI_Stream1= 0.198
Avg_MPKI_Stream2= 1.354
Avg_MPKI_Stream3= 1.318
MISSES-CORES
CORE_MISSES_0	2849
CORE_MISSES_1	2777
CORE_MISSES_2	2900
CORE_MISSES_3	2943
CORE_MISSES_4	2952
CORE_MISSES_5	2836
CORE_MISSES_6	2743
CORE_MISSES_7	2889
CORE_MISSES_8	2880
CORE_MISSES_9	2736
CORE_MISSES_10	2882
CORE_MISSES_11	2046
CORE_MISSES_12	2771
CORE_MISSES_13	2863
CORE_MISSES_14	2898
CORE_MISSES_15	2775
CORE_MISSES_16	2891
CORE_MISSES_17	2784
CORE_MISSES_18	1398
CORE_MISSES_19	2905
CORE_MISSES_20	6238
CORE_MISSES_21	6270
CORE_MISSES_22	6185
CORE_MISSES_23	6175
CORE_MISSES_24	6205
CORE_MISSES_25	6278
CORE_MISSES_26	6288
CORE_MISSES_27	6384
CORE_MISSES_28	6161
CORE_MISSES_29	6186
CORE_MISSES_30	6196
CORE_MISSES_31	6088
CORE_MISSES_32	6046
CORE_MISSES_33	6127
CORE_MISSES_34	6123
CORE_MISSES_35	5963
CORE_MISSES_36	5940
CORE_MISSES_37	5984
CORE_MISSES_38	6013
CORE_MISSES_39	6097
CORE_MISSES_40	6093
CORE_MISSES_41	6096
CORE_MISSES_42	6040
CORE_MISSES_43	6007
CORE_MISSES_44	6056
CORE_MISSES_45	6090
CORE_MISSES_46	6164
CORE_MISSES_47	6025
CORE_MISSES_48	6046
CORE_MISSES_49	6008
CORE_MISSES_50	6028
CORE_MISSES_51	5984
CORE_MISSES_52	5915
CORE_MISSES_53	5906
CORE_MISSES_54	5955
CORE_MISSES_55	5803
CORE_MISSES_56	5878
CORE_MISSES_57	5909
CORE_MISSES_58	5918
CORE_MISSES_59	5824
L2_MISSES = 297410
L2_total_cache_accesses = 494067
L2_total_cache_misses = 297410
L2_total_cache_miss_rate = 0.6020
L2_total_cache_pending_hits = 10447
L2_total_cache_reservation_fails = 126864
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3963
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 479
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 208344
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 78669
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 3303
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 392
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 3789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 161137
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8919
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 88290
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 12348
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 17715
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 760
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 382
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 31958
L2_cache_data_port_util = 0.227
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1435980
icnt_total_pkts_simt_to_mem=1463721
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =     533.4271
gpu_ipc_2 =     189.2840
gpu_ipc_3 =     188.9046
gpu_tot_sim_cycle_stream_1 = 520933
gpu_tot_sim_cycle_stream_2 = 520909
gpu_tot_sim_cycle_stream_3 = 520910
gpu_sim_insn_1 = 277879776
gpu_sim_insn_2 = 98599712
gpu_sim_insn_3 = 98402304
gpu_sim_cycle = 520936
gpu_sim_insn = 474881792
gpu_ipc =     911.5933
gpu_tot_sim_cycle = 520936
gpu_tot_sim_insn = 474881792
gpu_tot_ipc =     911.5933
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1954024
gpu_stall_icnt2sh    = 229645
gpu_total_sim_rate=309369

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7951310
	L1I_total_cache_misses = 145596
	L1I_total_cache_miss_rate = 0.0183
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 55613
L1D_cache:
	L1D_cache_core[0]: Access = 4728, Miss = 4178, Miss_rate = 0.884, Pending_hits = 63, Reservation_fails = 81992
	L1D_cache_core[1]: Access = 6144, Miss = 5459, Miss_rate = 0.889, Pending_hits = 57, Reservation_fails = 147285
	L1D_cache_core[2]: Access = 6515, Miss = 5721, Miss_rate = 0.878, Pending_hits = 63, Reservation_fails = 146984
	L1D_cache_core[3]: Access = 6526, Miss = 5770, Miss_rate = 0.884, Pending_hits = 50, Reservation_fails = 147192
	L1D_cache_core[4]: Access = 6370, Miss = 5636, Miss_rate = 0.885, Pending_hits = 67, Reservation_fails = 147446
	L1D_cache_core[5]: Access = 6436, Miss = 5582, Miss_rate = 0.867, Pending_hits = 57, Reservation_fails = 145803
	L1D_cache_core[6]: Access = 5890, Miss = 5121, Miss_rate = 0.869, Pending_hits = 52, Reservation_fails = 133698
	L1D_cache_core[7]: Access = 6527, Miss = 5788, Miss_rate = 0.887, Pending_hits = 55, Reservation_fails = 145717
	L1D_cache_core[8]: Access = 6226, Miss = 5497, Miss_rate = 0.883, Pending_hits = 70, Reservation_fails = 141918
	L1D_cache_core[9]: Access = 6155, Miss = 5425, Miss_rate = 0.881, Pending_hits = 48, Reservation_fails = 141031
	L1D_cache_core[10]: Access = 6538, Miss = 5797, Miss_rate = 0.887, Pending_hits = 44, Reservation_fails = 147611
	L1D_cache_core[11]: Access = 3395, Miss = 3101, Miss_rate = 0.913, Pending_hits = 37, Reservation_fails = 39585
	L1D_cache_core[12]: Access = 5958, Miss = 5306, Miss_rate = 0.891, Pending_hits = 44, Reservation_fails = 143429
	L1D_cache_core[13]: Access = 6384, Miss = 5671, Miss_rate = 0.888, Pending_hits = 58, Reservation_fails = 145820
	L1D_cache_core[14]: Access = 6554, Miss = 5698, Miss_rate = 0.869, Pending_hits = 54, Reservation_fails = 146406
	L1D_cache_core[15]: Access = 6080, Miss = 5379, Miss_rate = 0.885, Pending_hits = 57, Reservation_fails = 150894
	L1D_cache_core[16]: Access = 6349, Miss = 5618, Miss_rate = 0.885, Pending_hits = 69, Reservation_fails = 149369
	L1D_cache_core[17]: Access = 6238, Miss = 5485, Miss_rate = 0.879, Pending_hits = 53, Reservation_fails = 142784
	L1D_cache_core[18]: Access = 2236, Miss = 2159, Miss_rate = 0.966, Pending_hits = 51, Reservation_fails = 18359
	L1D_cache_core[19]: Access = 6334, Miss = 5647, Miss_rate = 0.892, Pending_hits = 45, Reservation_fails = 146195
	L1D_cache_core[20]: Access = 10976, Miss = 8774, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 110304
	L1D_cache_core[21]: Access = 10656, Miss = 8525, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 113811
	L1D_cache_core[22]: Access = 10464, Miss = 8422, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 124827
	L1D_cache_core[23]: Access = 10624, Miss = 8523, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 120985
	L1D_cache_core[24]: Access = 10720, Miss = 8578, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 119358
	L1D_cache_core[25]: Access = 10816, Miss = 8650, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 114071
	L1D_cache_core[26]: Access = 10752, Miss = 8544, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 118306
	L1D_cache_core[27]: Access = 11040, Miss = 8878, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 114863
	L1D_cache_core[28]: Access = 10688, Miss = 8494, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 110648
	L1D_cache_core[29]: Access = 10624, Miss = 8480, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 114878
	L1D_cache_core[30]: Access = 10624, Miss = 8499, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 120913
	L1D_cache_core[31]: Access = 10560, Miss = 8385, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 109713
	L1D_cache_core[32]: Access = 10528, Miss = 8457, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 117497
	L1D_cache_core[33]: Access = 10720, Miss = 8520, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 117222
	L1D_cache_core[34]: Access = 10528, Miss = 8390, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 116108
	L1D_cache_core[35]: Access = 10400, Miss = 8310, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 119170
	L1D_cache_core[36]: Access = 10272, Miss = 8194, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 118438
	L1D_cache_core[37]: Access = 10528, Miss = 8397, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 114696
	L1D_cache_core[38]: Access = 10688, Miss = 8540, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 106950
	L1D_cache_core[39]: Access = 10784, Miss = 8511, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 105760
	L1D_cache_core[40]: Access = 10816, Miss = 8693, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 114021
	L1D_cache_core[41]: Access = 11136, Miss = 9038, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 122598
	L1D_cache_core[42]: Access = 10912, Miss = 8705, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 119362
	L1D_cache_core[43]: Access = 10784, Miss = 8670, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 121465
	L1D_cache_core[44]: Access = 10816, Miss = 8669, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 116538
	L1D_cache_core[45]: Access = 10720, Miss = 8608, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 124866
	L1D_cache_core[46]: Access = 10784, Miss = 8600, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 117499
	L1D_cache_core[47]: Access = 10560, Miss = 8461, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 110741
	L1D_cache_core[48]: Access = 10752, Miss = 8626, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 109766
	L1D_cache_core[49]: Access = 10688, Miss = 8600, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 110987
	L1D_cache_core[50]: Access = 10816, Miss = 8567, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 113340
	L1D_cache_core[51]: Access = 10624, Miss = 8414, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 110741
	L1D_cache_core[52]: Access = 10528, Miss = 8465, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 118634
	L1D_cache_core[53]: Access = 10368, Miss = 8235, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 114713
	L1D_cache_core[54]: Access = 10432, Miss = 8298, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 112777
	L1D_cache_core[55]: Access = 10272, Miss = 8181, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 108916
	L1D_cache_core[56]: Access = 10464, Miss = 8327, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 108846
	L1D_cache_core[57]: Access = 10656, Miss = 8489, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 113043
	L1D_cache_core[58]: Access = 10496, Miss = 8425, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 115638
	L1D_cache_core[59]: Access = 10368, Miss = 8270, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 113782
	L1D_total_cache_accesses = 543567
	L1D_total_cache_misses = 444450
	L1D_total_cache_miss_rate = 0.8177
	L1D_total_cache_pending_hits = 1094
	L1D_total_cache_reservation_fails = 7216309
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 251916
	L1C_total_cache_misses = 1912
	L1C_total_cache_miss_rate = 0.0076
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 4075357
	L1T_total_cache_misses = 3978
	L1T_total_cache_miss_rate = 0.0010
	L1T_total_cache_pending_hits = 4071379
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 12451
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1094
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 237393
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2219127
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 250004
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1912
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 4071379
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 3978
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 85572
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 207057
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4997182
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7805714
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 145596
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55613
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
30313, 28513, 30313, 28513, 30313, 28513, 30313, 28513, 29820, 28020, 29820, 28020, 29820, 28020, 29820, 28020, 
gpgpu_n_tot_thrd_icount = 494452480
gpgpu_n_tot_w_icount = 15451640
gpgpu_n_stall_shd_mem = 10985281
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 237365
gpgpu_n_mem_write_global = 292546
gpgpu_n_mem_texture = 3978
gpgpu_n_mem_const = 100
gpgpu_n_load_insn  = 7386318
gpgpu_n_store_insn = 7913390
gpgpu_n_shmem_insn = 52278672
gpgpu_n_tex_insn = 13799808
gpgpu_n_const_mem_insn = 5963776
gpgpu_n_param_mem_insn = 2062752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14256
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7278683
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:13382513	W0_Idle:6239060	W0_Scoreboard:26729202	W1:4016	W2:9504	W3:28512	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:83952	W17:0	W18:14256	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:2138400	W29:2280960	W30:0	W31:0	W32:10892615
Warp Occupancy Distribution:
Stall:6522659	W0_Idle:1117362	W0_Scoreboard:3760823	W1:4016	W2:9504	W3:28512	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:83952	W17:0	W18:14256	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:2138400	W29:2280960	W30:0	W31:0	W32:4736004
Warp Occupancy Distribution:
Stall:3407345	W0_Idle:2636678	W0_Scoreboard:11399852	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3081539
warp_utilization0: 0.250024
warp_utilization1: 0.449140
warp_utilization2: 0.150133
traffic_breakdown_coretomem[CONST_ACC_R] = 800 {8:100,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1898920 {8:237365,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 36937488 {40:17146,72:18793,136:256607,}
traffic_breakdown_coretomem[INST_ACC_R] = 156040 {8:19505,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 31824 {8:3978,}
traffic_breakdown_memtocore[CONST_ACC_R] = 7200 {72:100,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 32254576 {136:237166,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2338016 {8:292252,}
traffic_breakdown_memtocore[INST_ACC_R] = 2651592 {136:19497,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 541008 {136:3978,}
maxmrqlatency = 1075 
maxdqlatency = 0 
maxmflatency = 3860 
averagemflatency = 667 
averagemflatency_1 = 836 
averagemflatency_2= 622 
averagemflatency_3 = 627 
averagemrqlatency_1 = 70 
averagemrqlatency_2 = 54 
averagemrqlatency_3 = 58 
max_icnt2mem_latency = 3127 
max_icnt2sh_latency = 520935 
mrq_lat_table:186180 	10297 	16329 	28433 	71366 	104569 	122277 	74506 	17897 	1431 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	846 	648 	548 	48500 	166491 	234003 	79005 	3454 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	84262 	38680 	34837 	62154 	133780 	118316 	63936 	16997 	412 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	128255 	109661 	3306 	21 	0 	0 	0 	0 	0 	0 	5120 	11292 	17523 	36746 	74709 	146862 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	5 	1 	8 	84 	234 	545 	162 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        27        24        29        44        42        29        43        28        23        43        37        34        32        32        27 
dram[1]:        27        26        27        29        44        42        30        34        27        20        45        39        32        32        34        38 
dram[2]:        30        27        19        18        45        37        27        22        25        19        39        38        32        32        29        40 
dram[3]:        29        30        49        25        41        44        30        23        19        19        48        44        32        32        39        43 
dram[4]:        29        26        26        28        39        41        26        24        26        23        46        34        32        32        36        42 
dram[5]:        30        26        38        33        42        44        25        47        24        26        44        29        40        32        26        38 
maximum service time to same row:
dram[0]:      6275      6720      8072      6568      7101      6754      6690      6176      7061      7212      7447      6367     10696     10538      6629      6610 
dram[1]:      5900      6038      8379      5977      6901      7039      6848      6537      6852      7400      7082      7240     10590     10481      6555      6602 
dram[2]:      6574      5870      8386      5288      6838      6591      6398      6500      6786      6863      6709      6899     10722     10483      6527      6926 
dram[3]:      6532      4285      8311      5495      6894      6825      6856      6556      7503      7232      7537      6922     10658     10526      6731      6772 
dram[4]:      6763      5792      7603      5182      6968      7042      6448      6666      7016      7417      7614      7151     10566     10575      6485      7063 
dram[5]:      6527      7103      7599      5218      6468      7010      6791      6965      6577      7113      7423      7255     10386     10631      7093      6722 
average row accesses per activate:
dram[0]:  2.025966  2.007585  2.057395  2.032817  2.143600  2.203525  2.144937  2.117137  2.046296  2.030424  2.054829  2.066272  2.159478  2.146933  2.161207  2.206168 
dram[1]:  2.011649  1.982509  2.072670  2.067563  2.171691  2.187789  2.066583  2.131349  2.032515  2.004264  2.022880  2.103995  2.115748  2.159592  2.164824  2.132989 
dram[2]:  2.013526  1.991771  2.047768  1.994852  2.267778  2.204530  2.117215  2.108495  2.043196  2.052271  2.063204  2.121309  2.143984  2.112125  2.163477  2.167321 
dram[3]:  2.033982  1.979173  2.065931  2.065033  2.175000  2.188914  2.142533  2.162722  2.027997  2.006404  2.079380  2.094393  2.161513  2.094273  2.190835  2.209341 
dram[4]:  1.988464  2.002426  1.971920  2.012015  2.144243  2.188425  2.080165  2.132797  2.037060  2.026502  2.057027  2.094483  2.145622  2.092604  2.154719  2.239986 
dram[5]:  1.987330  2.033794  2.003345  2.034664  2.193197  2.195859  2.066667  2.144834  2.000605  1.999396  2.056159  2.079950  2.098387  2.090070  2.188648  2.167869 
average row locality = 633293/302737 = 2.091892
average row locality_1 = 307843/164151 = 1.875365
average row locality_2 = 165508/69108 = 2.394918
average row locality_3 = 159942/69478 = 2.302052
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3527      3598      3528      3548      3594      3616      3607      3576      3610      3574      3570      3595      3483      3560      3613      3572 
dram[1]:      3549      3559      3541      3585      3626      3622      3582      3569      3602      3556      3612      3603      3523      3569      3603      3582 
dram[2]:      3543      3526      3541      3564      3653      3595      3604      3614      3593      3573      3573      3588      3537      3504      3621      3583 
dram[3]:      3570      3553      3524      3573      3666      3649      3592      3576      3621      3557      3565      3594      3584      3530      3633      3636 
dram[4]:      3539      3575      3527      3533      3606      3637      3557      3609      3619      3575      3572      3583      3556      3536      3595      3617 
dram[5]:      3560      3598      3569      3584      3633      3657      3561      3618      3591      3600      3592      3589      3519      3588      3538      3586 
total reads: 343708
bank skew: 3666/3483 = 1.05
chip skew: 57423/57171 = 1.00
number of total write accesses:
dram[0]:      3027      3022      2996      3018      3004      3010      3023      3030      3022      3033      3028      3046      2976      2986      3050      3009 
dram[1]:      3017      3015      3019      3025      3009      3010      3029      3019      3024      3024      3019      3034      2966      2994      3057      3026 
dram[2]:      3007      3010      3019      3024      3012      3023      3027      3014      3029      3026      3022      3022      2985      2977      3054      3036 
dram[3]:      3014      3004      3025      3003      3035      3025      3023      3006      3043      3022      3012      3023      2987      2979      3060      3034 
dram[4]:      3013      3027      3006      2998      3027      3018      3011      3024      3033      3001      3032      3025      2986      2972      3048      3038 
dram[5]:      3028      3022      3020      2990      3011      3025      3011      3046      3021      3024      3035      3022      2986      2979      3021      3027 
total reads: 289676
bank skew: 3060/2966 = 1.03
chip skew: 48295/48259 = 1.00
average mf latency per bank:
dram[0]:        535       555       516       541       548       579       556       581       529       554       533       559       532       554       545       576
dram[1]:        554       563       538       554       570       584       571       579       550       563       561       568       556       566       572       574
dram[2]:        538       540       530       532       561       577       563       567       535       547       535       551       539       545       557       568
dram[3]:        569       544       558       543       581       576       588       570       567       552       569       557       575       548       588       570
dram[4]:        572       567       556       563       584       593       593       591       567       566       570       572       570       566       593       587
dram[5]:        564       552       551       550       588       586       578       570       567       557       572       563       561       557       574       585
maximum mf latency per bank:
dram[0]:       2353      3339      3094      2798      2984      2912      3264      3405      3122      3443      2718      3400      2883      3029      3364      2930
dram[1]:       2895      2962      3482      3028      3250      2834      3860      3055      3033      2761      2911      2715      2602      3071      3215      2762
dram[2]:       2946      2929      2769      2673      3394      3099      3326      2967      2815      2974      2774      2768      2855      2543      3232      2862
dram[3]:       3267      3080      3757      3060      3597      2946      3326      3337      3233      2657      3254      3094      2732      2888      3275      3053
dram[4]:       3257      2868      2996      3591      3016      3043      3293      3306      3034      3119      3212      3181      2928      3353      3382      3746
dram[5]:       3020      3227      2929      2547      2984      3045      3066      2989      2749      2810      3313      3105      2481      3254      3530      2730
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=687635 n_nop=380629 n_act=50247 n_pre=50231 n_req=76942 n_req_1=22750 n_req_2=27622 n_req_3=26570 n_rd=114320 n_write=92208 bw_util=0.4349 bw_util_1=0.1197 bw_util_2=0.1607 bw_util_3=0.1546 blp=8.605722 blp_1= 2.951319 blp_2= 2.776133 blp_3= 2.767568
 n_activity=622218 dram_eff=0.4806 dram_eff_1=0.1322 dram_eff_2=0.1776 dram_eff_3=0.1708
bk0: 7054a 382159i bk1: 7192a 369942i bk2: 7056a 372855i bk3: 7096a 363340i bk4: 7188a 353779i bk5: 7232a 347885i bk6: 7214a 343601i bk7: 7144a 340650i bk8: 7216a 382518i bk9: 7146a 366881i bk10: 7136a 361793i bk11: 7190a 355748i bk12: 6966a 367937i bk13: 7120a 352725i bk14: 7226a 336796i bk15: 7144a 334732i 
bw_dist = 0.120	0.161	0.155	0.470	0.095
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.9614
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=687635 n_nop=379730 n_act=50566 n_pre=50551 n_req=77142 n_req_1=22723 n_req_2=27641 n_req_3=26778 n_rd=114536 n_write=92252 bw_util=0.4361 bw_util_1=0.1196 bw_util_2=0.1608 bw_util_3=0.1558 blp=8.646572 blp_1= 2.966633 blp_2= 2.805829 blp_3= 2.770626
 n_activity=622600 dram_eff=0.4817 dram_eff_1=0.132 dram_eff_2=0.1776 dram_eff_3=0.172
bk0: 7094a 381267i bk1: 7116a 368978i bk2: 7082a 372616i bk3: 7170a 355716i bk4: 7244a 355206i bk5: 7240a 339645i bk6: 7164a 345766i bk7: 7136a 340276i bk8: 7204a 377963i bk9: 7112a 367115i bk10: 7224a 366900i bk11: 7204a 356377i bk12: 7044a 360410i bk13: 7136a 352696i bk14: 7204a 334341i bk15: 7162a 330776i 
bw_dist = 0.120	0.161	0.156	0.469	0.095
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.9852
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=687635 n_nop=380459 n_act=50263 n_pre=50251 n_req=76992 n_req_1=22734 n_req_2=27752 n_req_3=26506 n_rd=114398 n_write=92264 bw_util=0.4353 bw_util_1=0.1196 bw_util_2=0.1614 bw_util_3=0.1542 blp=8.636135 blp_1= 2.962100 blp_2= 2.803456 blp_3= 2.765379
 n_activity=622427 dram_eff=0.4809 dram_eff_1=0.1322 dram_eff_2=0.1783 dram_eff_3=0.1703
bk0: 7086a 380975i bk1: 7050a 371775i bk2: 7080a 368967i bk3: 7126a 358682i bk4: 7306a 351011i bk5: 7190a 345618i bk6: 7206a 345650i bk7: 7224a 333947i bk8: 7186a 374917i bk9: 7142a 368691i bk10: 7144a 368304i bk11: 7176a 358216i bk12: 7074a 362343i bk13: 7006a 356904i bk14: 7236a 337149i bk15: 7166a 330233i 
bw_dist = 0.120	0.161	0.154	0.470	0.095
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.9321
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=687635 n_nop=380091 n_act=50267 n_pre=50251 n_req=77403 n_req_1=22885 n_req_2=27751 n_req_3=26767 n_rd=114813 n_write=92213 bw_util=0.4375 bw_util_1=0.1203 bw_util_2=0.1614 bw_util_3=0.1557 blp=8.651317 blp_1= 2.998056 blp_2= 2.789229 blp_3= 2.768863
 n_activity=622879 dram_eff=0.4829 dram_eff_1=0.1328 dram_eff_2=0.1782 dram_eff_3=0.1719
bk0: 7139a 381427i bk1: 7106a 372543i bk2: 7046a 370303i bk3: 7142a 360158i bk4: 7326a 350771i bk5: 7296a 342475i bk6: 7182a 340894i bk7: 7148a 336836i bk8: 7242a 373112i bk9: 7114a 371943i bk10: 7128a 367447i bk11: 7182a 359368i bk12: 7168a 355169i bk13: 7058a 356091i bk14: 7266a 334225i bk15: 7270a 327992i 
bw_dist = 0.120	0.161	0.156	0.468	0.094
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.0156
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=687635 n_nop=379771 n_act=50632 n_pre=50617 n_req=77077 n_req_1=22745 n_req_2=27683 n_req_3=26649 n_rd=114442 n_write=92173 bw_util=0.4357 bw_util_1=0.1196 bw_util_2=0.161 bw_util_3=0.155 blp=8.687581 blp_1= 2.991165 blp_2= 2.811450 blp_3= 2.791638
 n_activity=621163 dram_eff=0.4823 dram_eff_1=0.1324 dram_eff_2=0.1783 dram_eff_3=0.1716
bk0: 7077a 378899i bk1: 7150a 368315i bk2: 7050a 367986i bk3: 7066a 362595i bk4: 7206a 351700i bk5: 7274a 342540i bk6: 7112a 341857i bk7: 7218a 333237i bk8: 7237a 374214i bk9: 7150a 369146i bk10: 7138a 364404i bk11: 7162a 358311i bk12: 7112a 362784i bk13: 7070a 351954i bk14: 7188a 334945i bk15: 7232a 331708i 
bw_dist = 0.120	0.161	0.155	0.468	0.097
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.0943
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=687635 n_nop=379218 n_act=50751 n_pre=50737 n_req=77343 n_req_1=22844 n_req_2=27671 n_req_3=26828 n_rd=114739 n_write=92190 bw_util=0.4372 bw_util_1=0.1202 bw_util_2=0.161 bw_util_3=0.1561 blp=8.669559 blp_1= 3.006612 blp_2= 2.782216 blp_3= 2.764787
 n_activity=623495 dram_eff=0.4822 dram_eff_1=0.1325 dram_eff_2=0.1775 dram_eff_3=0.1721
bk0: 7118a 373082i bk1: 7196a 366679i bk2: 7138a 365797i bk3: 7168a 357993i bk4: 7262a 352162i bk5: 7313a 339917i bk6: 7122a 344527i bk7: 7234a 331524i bk8: 7182a 375611i bk9: 7198a 368944i bk10: 7184a 360579i bk11: 7174a 359438i bk12: 7038a 358142i bk13: 7174a 350753i bk14: 7070a 343475i bk15: 7168a 330003i 
bw_dist = 0.120	0.161	0.156	0.470	0.093
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.0625

========= L2 cache stats =========
L2_cache_bank[0]: Access = 45417, Miss = 28549, Miss_rate = 0.629, Pending_hits = 863, Reservation_fails = 8003
L2_cache_bank[1]: Access = 45673, Miss = 28652, Miss_rate = 0.627, Pending_hits = 837, Reservation_fails = 13777
L2_cache_bank[2]: Access = 45585, Miss = 28654, Miss_rate = 0.629, Pending_hits = 852, Reservation_fails = 9295
L2_cache_bank[3]: Access = 45608, Miss = 28660, Miss_rate = 0.628, Pending_hits = 848, Reservation_fails = 15083
L2_cache_bank[4]: Access = 46208, Miss = 28678, Miss_rate = 0.621, Pending_hits = 854, Reservation_fails = 7863
L2_cache_bank[5]: Access = 45665, Miss = 28558, Miss_rate = 0.625, Pending_hits = 851, Reservation_fails = 14822
L2_cache_bank[6]: Access = 46302, Miss = 28775, Miss_rate = 0.621, Pending_hits = 851, Reservation_fails = 10130
L2_cache_bank[7]: Access = 45705, Miss = 28682, Miss_rate = 0.628, Pending_hits = 895, Reservation_fails = 15685
L2_cache_bank[8]: Access = 46517, Miss = 28591, Miss_rate = 0.615, Pending_hits = 895, Reservation_fails = 14574
L2_cache_bank[9]: Access = 46618, Miss = 28680, Miss_rate = 0.615, Pending_hits = 912, Reservation_fails = 15451
L2_cache_bank[10]: Access = 46982, Miss = 28576, Miss_rate = 0.608, Pending_hits = 912, Reservation_fails = 14607
L2_cache_bank[11]: Access = 46959, Miss = 28825, Miss_rate = 0.614, Pending_hits = 954, Reservation_fails = 16517
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 45417, Miss = 28549 (0.629), PendingHit = 863 (0.019)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 45673, Miss = 28652 (0.627), PendingHit = 837 (0.0183)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 45585, Miss = 28654 (0.629), PendingHit = 852 (0.0187)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 45608, Miss = 28660 (0.628), PendingHit = 848 (0.0186)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 46208, Miss = 28678 (0.621), PendingHit = 854 (0.0185)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 45665, Miss = 28558 (0.625), PendingHit = 851 (0.0186)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 46302, Miss = 28775 (0.621), PendingHit = 851 (0.0184)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 45705, Miss = 28682 (0.628), PendingHit = 895 (0.0196)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 46517, Miss = 28591 (0.615), PendingHit = 895 (0.0192)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 46618, Miss = 28680 (0.615), PendingHit = 912 (0.0196)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 46982, Miss = 28576 (0.608), PendingHit = 912 (0.0194)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 46959, Miss = 28825 (0.614), PendingHit = 954 (0.0203)
L2 Cache Total Miss Rate = 0.622
Stream 1: L2 Cache Miss Rate = 0.622
Stream 2: L2 Cache Miss Rate = 0.629
Stream 3: L2 Cache Miss Rate = 0.617
Stream 1: Accesses  = 119335
Stream 1: Misses  = 74176
Stream 2: Accesses  = 216972
Stream 2: Misses  = 136394
Stream 3: Accesses  = 336267
Stream 3: Misses  = 207486
Stream 1+2: Accesses  = 336307
Stream 1+2: Misses  = 210570
Stream 1+2+3: Accesses  = 672574
Stream 1+2+3: Misses  = 418056
Total Accesses  = 553239
MPKI-CORES
CORE_L2MPKI_0	0.207
CORE_L2MPKI_1	0.281
CORE_L2MPKI_2	0.295
CORE_L2MPKI_3	0.298
CORE_L2MPKI_4	0.294
CORE_L2MPKI_5	0.287
CORE_L2MPKI_6	0.256
CORE_L2MPKI_7	0.300
CORE_L2MPKI_8	0.286
CORE_L2MPKI_9	0.280
CORE_L2MPKI_10	0.300
CORE_L2MPKI_11	0.151
CORE_L2MPKI_12	0.274
CORE_L2MPKI_13	0.287
CORE_L2MPKI_14	0.290
CORE_L2MPKI_15	0.277
CORE_L2MPKI_16	0.290
CORE_L2MPKI_17	0.283
CORE_L2MPKI_18	0.104
CORE_L2MPKI_19	0.291
CORE_L2MPKI_20	1.365
CORE_L2MPKI_21	1.404
CORE_L2MPKI_22	1.410
CORE_L2MPKI_23	1.380
CORE_L2MPKI_24	1.379
CORE_L2MPKI_25	1.389
CORE_L2MPKI_26	1.403
CORE_L2MPKI_27	1.384
CORE_L2MPKI_28	1.385
CORE_L2MPKI_29	1.399
CORE_L2MPKI_30	1.395
CORE_L2MPKI_31	1.383
CORE_L2MPKI_32	1.369
CORE_L2MPKI_33	1.364
CORE_L2MPKI_34	1.389
CORE_L2MPKI_35	1.375
CORE_L2MPKI_36	1.394
CORE_L2MPKI_37	1.381
CORE_L2MPKI_38	1.357
CORE_L2MPKI_39	1.361
CORE_L2MPKI_40	1.346
CORE_L2MPKI_41	1.332
CORE_L2MPKI_42	1.334
CORE_L2MPKI_43	1.341
CORE_L2MPKI_44	1.351
CORE_L2MPKI_45	1.368
CORE_L2MPKI_46	1.376
CORE_L2MPKI_47	1.378
CORE_L2MPKI_48	1.344
CORE_L2MPKI_49	1.354
CORE_L2MPKI_50	1.339
CORE_L2MPKI_51	1.356
CORE_L2MPKI_52	1.349
CORE_L2MPKI_53	1.368
CORE_L2MPKI_54	1.369
CORE_L2MPKI_55	1.377
CORE_L2MPKI_56	1.358
CORE_L2MPKI_57	1.342
CORE_L2MPKI_58	1.359
CORE_L2MPKI_59	1.356
Avg_MPKI_Stream1= 0.267
Avg_MPKI_Stream2= 1.383
Avg_MPKI_Stream3= 1.355
MISSES-CORES
CORE_MISSES_0	2887
CORE_MISSES_1	3952
CORE_MISSES_2	4097
CORE_MISSES_3	4136
CORE_MISSES_4	4085
CORE_MISSES_5	3982
CORE_MISSES_6	3542
CORE_MISSES_7	4177
CORE_MISSES_8	4023
CORE_MISSES_9	3887
CORE_MISSES_10	4174
CORE_MISSES_11	2046
CORE_MISSES_12	3845
CORE_MISSES_13	4039
CORE_MISSES_14	4020
CORE_MISSES_15	3835
CORE_MISSES_16	4032
CORE_MISSES_17	3930
CORE_MISSES_18	1398
CORE_MISSES_19	4089
CORE_MISSES_20	6941
CORE_MISSES_21	6929
CORE_MISSES_22	6835
CORE_MISSES_23	6792
CORE_MISSES_24	6846
CORE_MISSES_25	6959
CORE_MISSES_26	6984
CORE_MISSES_27	7074
CORE_MISSES_28	6856
CORE_MISSES_29	6880
CORE_MISSES_30	6862
CORE_MISSES_31	6758
CORE_MISSES_32	6671
CORE_MISSES_33	6768
CORE_MISSES_34	6768
CORE_MISSES_35	6619
CORE_MISSES_36	6628
CORE_MISSES_37	6727
CORE_MISSES_38	6709
CORE_MISSES_39	6788
CORE_MISSES_40	6727
CORE_MISSES_41	6855
CORE_MISSES_42	6727
CORE_MISSES_43	6682
CORE_MISSES_44	6751
CORE_MISSES_45	6774
CORE_MISSES_46	6856
CORE_MISSES_47	6722
CORE_MISSES_48	6678
CORE_MISSES_49	6686
CORE_MISSES_50	6693
CORE_MISSES_51	6658
CORE_MISSES_52	6563
CORE_MISSES_53	6551
CORE_MISSES_54	6598
CORE_MISSES_55	6533
CORE_MISSES_56	6565
CORE_MISSES_57	6608
CORE_MISSES_58	6589
CORE_MISSES_59	6494
L2_MISSES = 343880
L2_total_cache_accesses = 553239
L2_total_cache_misses = 343880
L2_total_cache_miss_rate = 0.6216
L2_total_cache_pending_hits = 10524
L2_total_cache_reservation_fails = 155807
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4047
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 479
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 232749
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 97190
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 3303
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 392
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 3789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 173106
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8945
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 110338
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 19383
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 18287
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 811
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 399
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 35345
L2_cache_data_port_util = 0.212
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1595757
icnt_total_pkts_simt_to_mem=1634654
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =     533.4271
gpu_ipc_2 =     189.2840
gpu_ipc_3 =     188.9046
gpu_tot_sim_cycle_stream_1 = 520933
gpu_tot_sim_cycle_stream_2 = 520909
gpu_tot_sim_cycle_stream_3 = 520910
gpu_sim_insn_1 = 277879776
gpu_sim_insn_2 = 98599712
gpu_sim_insn_3 = 98402304
gpu_sim_cycle = 520936
gpu_sim_insn = 474881792
gpu_ipc =     911.5933
gpu_tot_sim_cycle = 520936
gpu_tot_sim_insn = 474881792
gpu_tot_ipc =     911.5933
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1954024
gpu_stall_icnt2sh    = 229645
gpu_total_sim_rate=309369

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7951310
	L1I_total_cache_misses = 145596
	L1I_total_cache_miss_rate = 0.0183
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 55613
L1D_cache:
	L1D_cache_core[0]: Access = 4728, Miss = 4178, Miss_rate = 0.884, Pending_hits = 63, Reservation_fails = 81992
	L1D_cache_core[1]: Access = 6144, Miss = 5459, Miss_rate = 0.889, Pending_hits = 57, Reservation_fails = 147285
	L1D_cache_core[2]: Access = 6515, Miss = 5721, Miss_rate = 0.878, Pending_hits = 63, Reservation_fails = 146984
	L1D_cache_core[3]: Access = 6526, Miss = 5770, Miss_rate = 0.884, Pending_hits = 50, Reservation_fails = 147192
	L1D_cache_core[4]: Access = 6370, Miss = 5636, Miss_rate = 0.885, Pending_hits = 67, Reservation_fails = 147446
	L1D_cache_core[5]: Access = 6436, Miss = 5582, Miss_rate = 0.867, Pending_hits = 57, Reservation_fails = 145803
	L1D_cache_core[6]: Access = 5890, Miss = 5121, Miss_rate = 0.869, Pending_hits = 52, Reservation_fails = 133698
	L1D_cache_core[7]: Access = 6527, Miss = 5788, Miss_rate = 0.887, Pending_hits = 55, Reservation_fails = 145717
	L1D_cache_core[8]: Access = 6226, Miss = 5497, Miss_rate = 0.883, Pending_hits = 70, Reservation_fails = 141918
	L1D_cache_core[9]: Access = 6155, Miss = 5425, Miss_rate = 0.881, Pending_hits = 48, Reservation_fails = 141031
	L1D_cache_core[10]: Access = 6538, Miss = 5797, Miss_rate = 0.887, Pending_hits = 44, Reservation_fails = 147611
	L1D_cache_core[11]: Access = 3395, Miss = 3101, Miss_rate = 0.913, Pending_hits = 37, Reservation_fails = 39585
	L1D_cache_core[12]: Access = 5958, Miss = 5306, Miss_rate = 0.891, Pending_hits = 44, Reservation_fails = 143429
	L1D_cache_core[13]: Access = 6384, Miss = 5671, Miss_rate = 0.888, Pending_hits = 58, Reservation_fails = 145820
	L1D_cache_core[14]: Access = 6554, Miss = 5698, Miss_rate = 0.869, Pending_hits = 54, Reservation_fails = 146406
	L1D_cache_core[15]: Access = 6080, Miss = 5379, Miss_rate = 0.885, Pending_hits = 57, Reservation_fails = 150894
	L1D_cache_core[16]: Access = 6349, Miss = 5618, Miss_rate = 0.885, Pending_hits = 69, Reservation_fails = 149369
	L1D_cache_core[17]: Access = 6238, Miss = 5485, Miss_rate = 0.879, Pending_hits = 53, Reservation_fails = 142784
	L1D_cache_core[18]: Access = 2236, Miss = 2159, Miss_rate = 0.966, Pending_hits = 51, Reservation_fails = 18359
	L1D_cache_core[19]: Access = 6334, Miss = 5647, Miss_rate = 0.892, Pending_hits = 45, Reservation_fails = 146195
	L1D_cache_core[20]: Access = 10976, Miss = 8774, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 110304
	L1D_cache_core[21]: Access = 10656, Miss = 8525, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 113811
	L1D_cache_core[22]: Access = 10464, Miss = 8422, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 124827
	L1D_cache_core[23]: Access = 10624, Miss = 8523, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 120985
	L1D_cache_core[24]: Access = 10720, Miss = 8578, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 119358
	L1D_cache_core[25]: Access = 10816, Miss = 8650, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 114071
	L1D_cache_core[26]: Access = 10752, Miss = 8544, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 118306
	L1D_cache_core[27]: Access = 11040, Miss = 8878, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 114863
	L1D_cache_core[28]: Access = 10688, Miss = 8494, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 110648
	L1D_cache_core[29]: Access = 10624, Miss = 8480, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 114878
	L1D_cache_core[30]: Access = 10624, Miss = 8499, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 120913
	L1D_cache_core[31]: Access = 10560, Miss = 8385, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 109713
	L1D_cache_core[32]: Access = 10528, Miss = 8457, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 117497
	L1D_cache_core[33]: Access = 10720, Miss = 8520, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 117222
	L1D_cache_core[34]: Access = 10528, Miss = 8390, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 116108
	L1D_cache_core[35]: Access = 10400, Miss = 8310, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 119170
	L1D_cache_core[36]: Access = 10272, Miss = 8194, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 118438
	L1D_cache_core[37]: Access = 10528, Miss = 8397, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 114696
	L1D_cache_core[38]: Access = 10688, Miss = 8540, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 106950
	L1D_cache_core[39]: Access = 10784, Miss = 8511, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 105760
	L1D_cache_core[40]: Access = 10816, Miss = 8693, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 114021
	L1D_cache_core[41]: Access = 11136, Miss = 9038, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 122598
	L1D_cache_core[42]: Access = 10912, Miss = 8705, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 119362
	L1D_cache_core[43]: Access = 10784, Miss = 8670, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 121465
	L1D_cache_core[44]: Access = 10816, Miss = 8669, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 116538
	L1D_cache_core[45]: Access = 10720, Miss = 8608, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 124866
	L1D_cache_core[46]: Access = 10784, Miss = 8600, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 117499
	L1D_cache_core[47]: Access = 10560, Miss = 8461, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 110741
	L1D_cache_core[48]: Access = 10752, Miss = 8626, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 109766
	L1D_cache_core[49]: Access = 10688, Miss = 8600, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 110987
	L1D_cache_core[50]: Access = 10816, Miss = 8567, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 113340
	L1D_cache_core[51]: Access = 10624, Miss = 8414, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 110741
	L1D_cache_core[52]: Access = 10528, Miss = 8465, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 118634
	L1D_cache_core[53]: Access = 10368, Miss = 8235, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 114713
	L1D_cache_core[54]: Access = 10432, Miss = 8298, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 112777
	L1D_cache_core[55]: Access = 10272, Miss = 8181, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 108916
	L1D_cache_core[56]: Access = 10464, Miss = 8327, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 108846
	L1D_cache_core[57]: Access = 10656, Miss = 8489, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 113043
	L1D_cache_core[58]: Access = 10496, Miss = 8425, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 115638
	L1D_cache_core[59]: Access = 10368, Miss = 8270, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 113782
	L1D_total_cache_accesses = 543567
	L1D_total_cache_misses = 444450
	L1D_total_cache_miss_rate = 0.8177
	L1D_total_cache_pending_hits = 1094
	L1D_total_cache_reservation_fails = 7216309
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 251916
	L1C_total_cache_misses = 1912
	L1C_total_cache_miss_rate = 0.0076
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 4075357
	L1T_total_cache_misses = 3978
	L1T_total_cache_miss_rate = 0.0010
	L1T_total_cache_pending_hits = 4071379
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 12451
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1094
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 237393
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2219127
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 250004
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1912
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 4071379
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 3978
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 85572
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 207057
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4997182
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7805714
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 145596
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55613
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
30313, 28513, 30313, 28513, 30313, 28513, 30313, 28513, 29820, 28020, 29820, 28020, 29820, 28020, 29820, 28020, 
gpgpu_n_tot_thrd_icount = 494452480
gpgpu_n_tot_w_icount = 15451640
gpgpu_n_stall_shd_mem = 10985281
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 237365
gpgpu_n_mem_write_global = 292546
gpgpu_n_mem_texture = 3978
gpgpu_n_mem_const = 100
gpgpu_n_load_insn  = 7386318
gpgpu_n_store_insn = 7913390
gpgpu_n_shmem_insn = 52278672
gpgpu_n_tex_insn = 13799808
gpgpu_n_const_mem_insn = 5963776
gpgpu_n_param_mem_insn = 2062752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14256
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7278683
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:13382513	W0_Idle:6239060	W0_Scoreboard:26729202	W1:4016	W2:9504	W3:28512	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:83952	W17:0	W18:14256	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:2138400	W29:2280960	W30:0	W31:0	W32:10892615
Warp Occupancy Distribution:
Stall:6522659	W0_Idle:1117362	W0_Scoreboard:3760823	W1:4016	W2:9504	W3:28512	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:83952	W17:0	W18:14256	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:2138400	W29:2280960	W30:0	W31:0	W32:4736004
Warp Occupancy Distribution:
Stall:3407345	W0_Idle:2636678	W0_Scoreboard:11399852	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3081539
warp_utilization0: 0.250024
warp_utilization1: 0.449140
warp_utilization2: 0.150133
traffic_breakdown_coretomem[CONST_ACC_R] = 800 {8:100,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1898920 {8:237365,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 36937488 {40:17146,72:18793,136:256607,}
traffic_breakdown_coretomem[INST_ACC_R] = 156040 {8:19505,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 31824 {8:3978,}
traffic_breakdown_memtocore[CONST_ACC_R] = 7200 {72:100,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 32254576 {136:237166,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2338016 {8:292252,}
traffic_breakdown_memtocore[INST_ACC_R] = 2651592 {136:19497,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 541008 {136:3978,}
maxmrqlatency = 1075 
maxdqlatency = 0 
maxmflatency = 3860 
averagemflatency = 667 
averagemflatency_1 = 836 
averagemflatency_2= 622 
averagemflatency_3 = 627 
averagemrqlatency_1 = 70 
averagemrqlatency_2 = 54 
averagemrqlatency_3 = 58 
max_icnt2mem_latency = 3127 
max_icnt2sh_latency = 520935 
mrq_lat_table:186180 	10297 	16329 	28433 	71366 	104569 	122277 	74506 	17897 	1431 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	846 	648 	548 	48500 	166491 	234003 	79005 	3454 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	84262 	38680 	34837 	62154 	133780 	118316 	63936 	16997 	412 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	128255 	109661 	3306 	21 	0 	0 	0 	0 	0 	0 	5120 	11292 	17523 	36746 	74709 	146862 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	5 	1 	8 	84 	234 	545 	162 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        27        24        29        44        42        29        43        28        23        43        37        34        32        32        27 
dram[1]:        27        26        27        29        44        42        30        34        27        20        45        39        32        32        34        38 
dram[2]:        30        27        19        18        45        37        27        22        25        19        39        38        32        32        29        40 
dram[3]:        29        30        49        25        41        44        30        23        19        19        48        44        32        32        39        43 
dram[4]:        29        26        26        28        39        41        26        24        26        23        46        34        32        32        36        42 
dram[5]:        30        26        38        33        42        44        25        47        24        26        44        29        40        32        26        38 
maximum service time to same row:
dram[0]:      6275      6720      8072      6568      7101      6754      6690      6176      7061      7212      7447      6367     10696     10538      6629      6610 
dram[1]:      5900      6038      8379      5977      6901      7039      6848      6537      6852      7400      7082      7240     10590     10481      6555      6602 
dram[2]:      6574      5870      8386      5288      6838      6591      6398      6500      6786      6863      6709      6899     10722     10483      6527      6926 
dram[3]:      6532      4285      8311      5495      6894      6825      6856      6556      7503      7232      7537      6922     10658     10526      6731      6772 
dram[4]:      6763      5792      7603      5182      6968      7042      6448      6666      7016      7417      7614      7151     10566     10575      6485      7063 
dram[5]:      6527      7103      7599      5218      6468      7010      6791      6965      6577      7113      7423      7255     10386     10631      7093      6722 
average row accesses per activate:
dram[0]:  2.025966  2.007585  2.057395  2.032817  2.143600  2.203525  2.144937  2.117137  2.046296  2.030424  2.054829  2.066272  2.159478  2.146933  2.161207  2.206168 
dram[1]:  2.011649  1.982509  2.072670  2.067563  2.171691  2.187789  2.066583  2.131349  2.032515  2.004264  2.022880  2.103995  2.115748  2.159592  2.164824  2.132989 
dram[2]:  2.013526  1.991771  2.047768  1.994852  2.267778  2.204530  2.117215  2.108495  2.043196  2.052271  2.063204  2.121309  2.143984  2.112125  2.163477  2.167321 
dram[3]:  2.033982  1.979173  2.065931  2.065033  2.175000  2.188914  2.142533  2.162722  2.027997  2.006404  2.079380  2.094393  2.161513  2.094273  2.190835  2.209341 
dram[4]:  1.988464  2.002426  1.971920  2.012015  2.144243  2.188425  2.080165  2.132797  2.037060  2.026502  2.057027  2.094483  2.145622  2.092604  2.154719  2.239986 
dram[5]:  1.987330  2.033794  2.003345  2.034664  2.193197  2.195859  2.066667  2.144834  2.000605  1.999396  2.056159  2.079950  2.098387  2.090070  2.188648  2.167869 
average row locality = 633293/302737 = 2.091892
average row locality_1 = 307843/164151 = 1.875365
average row locality_2 = 165508/69108 = 2.394918
average row locality_3 = 159942/69478 = 2.302052
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3527      3598      3528      3548      3594      3616      3607      3576      3610      3574      3570      3595      3483      3560      3613      3572 
dram[1]:      3549      3559      3541      3585      3626      3622      3582      3569      3602      3556      3612      3603      3523      3569      3603      3582 
dram[2]:      3543      3526      3541      3564      3653      3595      3604      3614      3593      3573      3573      3588      3537      3504      3621      3583 
dram[3]:      3570      3553      3524      3573      3666      3649      3592      3576      3621      3557      3565      3594      3584      3530      3633      3636 
dram[4]:      3539      3575      3527      3533      3606      3637      3557      3609      3619      3575      3572      3583      3556      3536      3595      3617 
dram[5]:      3560      3598      3569      3584      3633      3657      3561      3618      3591      3600      3592      3589      3519      3588      3538      3586 
total reads: 343708
bank skew: 3666/3483 = 1.05
chip skew: 57423/57171 = 1.00
number of total write accesses:
dram[0]:      3027      3022      2996      3018      3004      3010      3023      3030      3022      3033      3028      3046      2976      2986      3050      3009 
dram[1]:      3017      3015      3019      3025      3009      3010      3029      3019      3024      3024      3019      3034      2966      2994      3057      3026 
dram[2]:      3007      3010      3019      3024      3012      3023      3027      3014      3029      3026      3022      3022      2985      2977      3054      3036 
dram[3]:      3014      3004      3025      3003      3035      3025      3023      3006      3043      3022      3012      3023      2987      2979      3060      3034 
dram[4]:      3013      3027      3006      2998      3027      3018      3011      3024      3033      3001      3032      3025      2986      2972      3048      3038 
dram[5]:      3028      3022      3020      2990      3011      3025      3011      3046      3021      3024      3035      3022      2986      2979      3021      3027 
total reads: 289676
bank skew: 3060/2966 = 1.03
chip skew: 48295/48259 = 1.00
average mf latency per bank:
dram[0]:        535       555       516       541       548       579       556       581       529       554       533       559       532       554       545       576
dram[1]:        554       563       538       554       570       584       571       579       550       563       561       568       556       566       572       574
dram[2]:        538       540       530       532       561       577       563       567       535       547       535       551       539       545       557       568
dram[3]:        569       544       558       543       581       576       588       570       567       552       569       557       575       548       588       570
dram[4]:        572       567       556       563       584       593       593       591       567       566       570       572       570       566       593       587
dram[5]:        564       552       551       550       588       586       578       570       567       557       572       563       561       557       574       585
maximum mf latency per bank:
dram[0]:       2353      3339      3094      2798      2984      2912      3264      3405      3122      3443      2718      3400      2883      3029      3364      2930
dram[1]:       2895      2962      3482      3028      3250      2834      3860      3055      3033      2761      2911      2715      2602      3071      3215      2762
dram[2]:       2946      2929      2769      2673      3394      3099      3326      2967      2815      2974      2774      2768      2855      2543      3232      2862
dram[3]:       3267      3080      3757      3060      3597      2946      3326      3337      3233      2657      3254      3094      2732      2888      3275      3053
dram[4]:       3257      2868      2996      3591      3016      3043      3293      3306      3034      3119      3212      3181      2928      3353      3382      3746
dram[5]:       3020      3227      2929      2547      2984      3045      3066      2989      2749      2810      3313      3105      2481      3254      3530      2730
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=687635 n_nop=380629 n_act=50247 n_pre=50231 n_req=76942 n_req_1=22750 n_req_2=27622 n_req_3=26570 n_rd=114320 n_write=92208 bw_util=0.4349 bw_util_1=0.1197 bw_util_2=0.1607 bw_util_3=0.1546 blp=8.605722 blp_1= 2.951319 blp_2= 2.776133 blp_3= 2.767568
 n_activity=622218 dram_eff=0.4806 dram_eff_1=0.1322 dram_eff_2=0.1776 dram_eff_3=0.1708
bk0: 7054a 382159i bk1: 7192a 369942i bk2: 7056a 372855i bk3: 7096a 363340i bk4: 7188a 353779i bk5: 7232a 347885i bk6: 7214a 343601i bk7: 7144a 340650i bk8: 7216a 382518i bk9: 7146a 366881i bk10: 7136a 361793i bk11: 7190a 355748i bk12: 6966a 367937i bk13: 7120a 352725i bk14: 7226a 336796i bk15: 7144a 334732i 
bw_dist = 0.120	0.161	0.155	0.470	0.095
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.9614
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=687635 n_nop=379730 n_act=50566 n_pre=50551 n_req=77142 n_req_1=22723 n_req_2=27641 n_req_3=26778 n_rd=114536 n_write=92252 bw_util=0.4361 bw_util_1=0.1196 bw_util_2=0.1608 bw_util_3=0.1558 blp=8.646572 blp_1= 2.966633 blp_2= 2.805829 blp_3= 2.770626
 n_activity=622600 dram_eff=0.4817 dram_eff_1=0.132 dram_eff_2=0.1776 dram_eff_3=0.172
bk0: 7094a 381267i bk1: 7116a 368978i bk2: 7082a 372616i bk3: 7170a 355716i bk4: 7244a 355206i bk5: 7240a 339645i bk6: 7164a 345766i bk7: 7136a 340276i bk8: 7204a 377963i bk9: 7112a 367115i bk10: 7224a 366900i bk11: 7204a 356377i bk12: 7044a 360410i bk13: 7136a 352696i bk14: 7204a 334341i bk15: 7162a 330776i 
bw_dist = 0.120	0.161	0.156	0.469	0.095
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.9852
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=687635 n_nop=380459 n_act=50263 n_pre=50251 n_req=76992 n_req_1=22734 n_req_2=27752 n_req_3=26506 n_rd=114398 n_write=92264 bw_util=0.4353 bw_util_1=0.1196 bw_util_2=0.1614 bw_util_3=0.1542 blp=8.636135 blp_1= 2.962100 blp_2= 2.803456 blp_3= 2.765379
 n_activity=622427 dram_eff=0.4809 dram_eff_1=0.1322 dram_eff_2=0.1783 dram_eff_3=0.1703
bk0: 7086a 380975i bk1: 7050a 371775i bk2: 7080a 368967i bk3: 7126a 358682i bk4: 7306a 351011i bk5: 7190a 345618i bk6: 7206a 345650i bk7: 7224a 333947i bk8: 7186a 374917i bk9: 7142a 368691i bk10: 7144a 368304i bk11: 7176a 358216i bk12: 7074a 362343i bk13: 7006a 356904i bk14: 7236a 337149i bk15: 7166a 330233i 
bw_dist = 0.120	0.161	0.154	0.470	0.095
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.9321
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=687635 n_nop=380091 n_act=50267 n_pre=50251 n_req=77403 n_req_1=22885 n_req_2=27751 n_req_3=26767 n_rd=114813 n_write=92213 bw_util=0.4375 bw_util_1=0.1203 bw_util_2=0.1614 bw_util_3=0.1557 blp=8.651317 blp_1= 2.998056 blp_2= 2.789229 blp_3= 2.768863
 n_activity=622879 dram_eff=0.4829 dram_eff_1=0.1328 dram_eff_2=0.1782 dram_eff_3=0.1719
bk0: 7139a 381427i bk1: 7106a 372543i bk2: 7046a 370303i bk3: 7142a 360158i bk4: 7326a 350771i bk5: 7296a 342475i bk6: 7182a 340894i bk7: 7148a 336836i bk8: 7242a 373112i bk9: 7114a 371943i bk10: 7128a 367447i bk11: 7182a 359368i bk12: 7168a 355169i bk13: 7058a 356091i bk14: 7266a 334225i bk15: 7270a 327992i 
bw_dist = 0.120	0.161	0.156	0.468	0.094
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.0156
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=687635 n_nop=379771 n_act=50632 n_pre=50617 n_req=77077 n_req_1=22745 n_req_2=27683 n_req_3=26649 n_rd=114442 n_write=92173 bw_util=0.4357 bw_util_1=0.1196 bw_util_2=0.161 bw_util_3=0.155 blp=8.687581 blp_1= 2.991165 blp_2= 2.811450 blp_3= 2.791638
 n_activity=621163 dram_eff=0.4823 dram_eff_1=0.1324 dram_eff_2=0.1783 dram_eff_3=0.1716
bk0: 7077a 378899i bk1: 7150a 368315i bk2: 7050a 367986i bk3: 7066a 362595i bk4: 7206a 351700i bk5: 7274a 342540i bk6: 7112a 341857i bk7: 7218a 333237i bk8: 7237a 374214i bk9: 7150a 369146i bk10: 7138a 364404i bk11: 7162a 358311i bk12: 7112a 362784i bk13: 7070a 351954i bk14: 7188a 334945i bk15: 7232a 331708i 
bw_dist = 0.120	0.161	0.155	0.468	0.097
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.0943
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=687635 n_nop=379218 n_act=50751 n_pre=50737 n_req=77343 n_req_1=22844 n_req_2=27671 n_req_3=26828 n_rd=114739 n_write=92190 bw_util=0.4372 bw_util_1=0.1202 bw_util_2=0.161 bw_util_3=0.1561 blp=8.669559 blp_1= 3.006612 blp_2= 2.782216 blp_3= 2.764787
 n_activity=623495 dram_eff=0.4822 dram_eff_1=0.1325 dram_eff_2=0.1775 dram_eff_3=0.1721
bk0: 7118a 373082i bk1: 7196a 366679i bk2: 7138a 365797i bk3: 7168a 357993i bk4: 7262a 352162i bk5: 7313a 339917i bk6: 7122a 344527i bk7: 7234a 331524i bk8: 7182a 375611i bk9: 7198a 368944i bk10: 7184a 360579i bk11: 7174a 359438i bk12: 7038a 358142i bk13: 7174a 350753i bk14: 7070a 343475i bk15: 7168a 330003i 
bw_dist = 0.120	0.161	0.156	0.470	0.093
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.0625

========= L2 cache stats =========
L2_cache_bank[0]: Access = 45417, Miss = 28549, Miss_rate = 0.629, Pending_hits = 863, Reservation_fails = 8003
L2_cache_bank[1]: Access = 45673, Miss = 28652, Miss_rate = 0.627, Pending_hits = 837, Reservation_fails = 13777
L2_cache_bank[2]: Access = 45585, Miss = 28654, Miss_rate = 0.629, Pending_hits = 852, Reservation_fails = 9295
L2_cache_bank[3]: Access = 45608, Miss = 28660, Miss_rate = 0.628, Pending_hits = 848, Reservation_fails = 15083
L2_cache_bank[4]: Access = 46208, Miss = 28678, Miss_rate = 0.621, Pending_hits = 854, Reservation_fails = 7863
L2_cache_bank[5]: Access = 45665, Miss = 28558, Miss_rate = 0.625, Pending_hits = 851, Reservation_fails = 14822
L2_cache_bank[6]: Access = 46302, Miss = 28775, Miss_rate = 0.621, Pending_hits = 851, Reservation_fails = 10130
L2_cache_bank[7]: Access = 45705, Miss = 28682, Miss_rate = 0.628, Pending_hits = 895, Reservation_fails = 15685
L2_cache_bank[8]: Access = 46517, Miss = 28591, Miss_rate = 0.615, Pending_hits = 895, Reservation_fails = 14574
L2_cache_bank[9]: Access = 46618, Miss = 28680, Miss_rate = 0.615, Pending_hits = 912, Reservation_fails = 15451
L2_cache_bank[10]: Access = 46982, Miss = 28576, Miss_rate = 0.608, Pending_hits = 912, Reservation_fails = 14607
L2_cache_bank[11]: Access = 46959, Miss = 28825, Miss_rate = 0.614, Pending_hits = 954, Reservation_fails = 16517
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 45417, Miss = 28549 (0.629), PendingHit = 863 (0.019)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 45673, Miss = 28652 (0.627), PendingHit = 837 (0.0183)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 45585, Miss = 28654 (0.629), PendingHit = 852 (0.0187)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 45608, Miss = 28660 (0.628), PendingHit = 848 (0.0186)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 46208, Miss = 28678 (0.621), PendingHit = 854 (0.0185)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 45665, Miss = 28558 (0.625), PendingHit = 851 (0.0186)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 46302, Miss = 28775 (0.621), PendingHit = 851 (0.0184)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 45705, Miss = 28682 (0.628), PendingHit = 895 (0.0196)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 46517, Miss = 28591 (0.615), PendingHit = 895 (0.0192)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 46618, Miss = 28680 (0.615), PendingHit = 912 (0.0196)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 46982, Miss = 28576 (0.608), PendingHit = 912 (0.0194)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 46959, Miss = 28825 (0.614), PendingHit = 954 (0.0203)
L2 Cache Total Miss Rate = 0.622
Stream 1: L2 Cache Miss Rate = 0.622
Stream 2: L2 Cache Miss Rate = 0.629
Stream 3: L2 Cache Miss Rate = 0.617
Stream 1: Accesses  = 119335
Stream 1: Misses  = 74176
Stream 2: Accesses  = 216972
Stream 2: Misses  = 136394
Stream 3: Accesses  = 336267
Stream 3: Misses  = 207486
Stream 1+2: Accesses  = 336307
Stream 1+2: Misses  = 210570
Stream 1+2+3: Accesses  = 672574
Stream 1+2+3: Misses  = 418056
Total Accesses  = 553239
MPKI-CORES
CORE_L2MPKI_0	0.207
CORE_L2MPKI_1	0.281
CORE_L2MPKI_2	0.295
CORE_L2MPKI_3	0.298
CORE_L2MPKI_4	0.294
CORE_L2MPKI_5	0.287
CORE_L2MPKI_6	0.256
CORE_L2MPKI_7	0.300
CORE_L2MPKI_8	0.286
CORE_L2MPKI_9	0.280
CORE_L2MPKI_10	0.300
CORE_L2MPKI_11	0.151
CORE_L2MPKI_12	0.274
CORE_L2MPKI_13	0.287
CORE_L2MPKI_14	0.290
CORE_L2MPKI_15	0.277
CORE_L2MPKI_16	0.290
CORE_L2MPKI_17	0.283
CORE_L2MPKI_18	0.104
CORE_L2MPKI_19	0.291
CORE_L2MPKI_20	1.365
CORE_L2MPKI_21	1.404
CORE_L2MPKI_22	1.410
CORE_L2MPKI_23	1.380
CORE_L2MPKI_24	1.379
CORE_L2MPKI_25	1.389
CORE_L2MPKI_26	1.403
CORE_L2MPKI_27	1.384
CORE_L2MPKI_28	1.385
CORE_L2MPKI_29	1.399
CORE_L2MPKI_30	1.395
CORE_L2MPKI_31	1.383
CORE_L2MPKI_32	1.369
CORE_L2MPKI_33	1.364
CORE_L2MPKI_34	1.389
CORE_L2MPKI_35	1.375
CORE_L2MPKI_36	1.394
CORE_L2MPKI_37	1.381
CORE_L2MPKI_38	1.357
CORE_L2MPKI_39	1.361
CORE_L2MPKI_40	1.346
CORE_L2MPKI_41	1.332
CORE_L2MPKI_42	1.334
CORE_L2MPKI_43	1.341
CORE_L2MPKI_44	1.351
CORE_L2MPKI_45	1.368
CORE_L2MPKI_46	1.376
CORE_L2MPKI_47	1.378
CORE_L2MPKI_48	1.344
CORE_L2MPKI_49	1.354
CORE_L2MPKI_50	1.339
CORE_L2MPKI_51	1.356
CORE_L2MPKI_52	1.349
CORE_L2MPKI_53	1.368
CORE_L2MPKI_54	1.369
CORE_L2MPKI_55	1.377
CORE_L2MPKI_56	1.358
CORE_L2MPKI_57	1.342
CORE_L2MPKI_58	1.359
CORE_L2MPKI_59	1.356
Avg_MPKI_Stream1= 0.267
Avg_MPKI_Stream2= 1.383
Avg_MPKI_Stream3= 1.355
MISSES-CORES
CORE_MISSES_0	2887
CORE_MISSES_1	3952
CORE_MISSES_2	4097
CORE_MISSES_3	4136
CORE_MISSES_4	4085
CORE_MISSES_5	3982
CORE_MISSES_6	3542
CORE_MISSES_7	4177
CORE_MISSES_8	4023
CORE_MISSES_9	3887
CORE_MISSES_10	4174
CORE_MISSES_11	2046
CORE_MISSES_12	3845
CORE_MISSES_13	4039
CORE_MISSES_14	4020
CORE_MISSES_15	3835
CORE_MISSES_16	4032
CORE_MISSES_17	3930
CORE_MISSES_18	1398
CORE_MISSES_19	4089
CORE_MISSES_20	6941
CORE_MISSES_21	6929
CORE_MISSES_22	6835
CORE_MISSES_23	6792
CORE_MISSES_24	6846
CORE_MISSES_25	6959
CORE_MISSES_26	6984
CORE_MISSES_27	7074
CORE_MISSES_28	6856
CORE_MISSES_29	6880
CORE_MISSES_30	6862
CORE_MISSES_31	6758
CORE_MISSES_32	6671
CORE_MISSES_33	6768
CORE_MISSES_34	6768
CORE_MISSES_35	6619
CORE_MISSES_36	6628
CORE_MISSES_37	6727
CORE_MISSES_38	6709
CORE_MISSES_39	6788
CORE_MISSES_40	6727
CORE_MISSES_41	6855
CORE_MISSES_42	6727
CORE_MISSES_43	6682
CORE_MISSES_44	6751
CORE_MISSES_45	6774
CORE_MISSES_46	6856
CORE_MISSES_47	6722
CORE_MISSES_48	6678
CORE_MISSES_49	6686
CORE_MISSES_50	6693
CORE_MISSES_51	6658
CORE_MISSES_52	6563
CORE_MISSES_53	6551
CORE_MISSES_54	6598
CORE_MISSES_55	6533
CORE_MISSES_56	6565
CORE_MISSES_57	6608
CORE_MISSES_58	6589
CORE_MISSES_59	6494
L2_MISSES = 343880
L2_total_cache_accesses = 553239
L2_total_cache_misses = 343880
L2_total_cache_miss_rate = 0.6216
L2_total_cache_pending_hits = 10524
L2_total_cache_reservation_fails = 155807
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4047
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 479
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 232749
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 97190
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 3303
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 392
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 3789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 173106
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8945
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 110338
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 19383
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 18287
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 811
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 399
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 35345
L2_cache_data_port_util = 0.212
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1595757
icnt_total_pkts_simt_to_mem=1634654
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =     485.3133
gpu_ipc_2 =     184.3628
gpu_ipc_3 =     184.3583
gpu_tot_sim_cycle_stream_1 = 574839
gpu_tot_sim_cycle_stream_2 = 574813
gpu_tot_sim_cycle_stream_3 = 574814
gpu_sim_insn_1 = 278976988
gpu_sim_insn_2 = 105974112
gpu_sim_insn_3 = 105971712
gpu_sim_cycle = 574842
gpu_sim_insn = 490922812
gpu_ipc =     854.0135
gpu_tot_sim_cycle = 574842
gpu_tot_sim_insn = 490922812
gpu_tot_ipc =     854.0135
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 2167516
gpu_stall_icnt2sh    = 239187
gpu_total_sim_rate=298070

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8213381
	L1I_total_cache_misses = 153521
	L1I_total_cache_miss_rate = 0.0187
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 55613
L1D_cache:
	L1D_cache_core[0]: Access = 4728, Miss = 4178, Miss_rate = 0.884, Pending_hits = 63, Reservation_fails = 81992
	L1D_cache_core[1]: Access = 7901, Miss = 6902, Miss_rate = 0.874, Pending_hits = 57, Reservation_fails = 199430
	L1D_cache_core[2]: Access = 8239, Miss = 7055, Miss_rate = 0.856, Pending_hits = 63, Reservation_fails = 193222
	L1D_cache_core[3]: Access = 8644, Miss = 7422, Miss_rate = 0.859, Pending_hits = 50, Reservation_fails = 197809
	L1D_cache_core[4]: Access = 8099, Miss = 7030, Miss_rate = 0.868, Pending_hits = 67, Reservation_fails = 199620
	L1D_cache_core[5]: Access = 6974, Miss = 5993, Miss_rate = 0.859, Pending_hits = 57, Reservation_fails = 153307
	L1D_cache_core[6]: Access = 5890, Miss = 5121, Miss_rate = 0.869, Pending_hits = 52, Reservation_fails = 133698
	L1D_cache_core[7]: Access = 8516, Miss = 7386, Miss_rate = 0.867, Pending_hits = 55, Reservation_fails = 197622
	L1D_cache_core[8]: Access = 8056, Miss = 6948, Miss_rate = 0.862, Pending_hits = 70, Reservation_fails = 193994
	L1D_cache_core[9]: Access = 7996, Miss = 6859, Miss_rate = 0.858, Pending_hits = 48, Reservation_fails = 190542
	L1D_cache_core[10]: Access = 8469, Miss = 7365, Miss_rate = 0.870, Pending_hits = 44, Reservation_fails = 199579
	L1D_cache_core[11]: Access = 3395, Miss = 3101, Miss_rate = 0.913, Pending_hits = 37, Reservation_fails = 39585
	L1D_cache_core[12]: Access = 8043, Miss = 6958, Miss_rate = 0.865, Pending_hits = 44, Reservation_fails = 194949
	L1D_cache_core[13]: Access = 8127, Miss = 7094, Miss_rate = 0.873, Pending_hits = 58, Reservation_fails = 197974
	L1D_cache_core[14]: Access = 7040, Miss = 6072, Miss_rate = 0.863, Pending_hits = 54, Reservation_fails = 157964
	L1D_cache_core[15]: Access = 7875, Miss = 6772, Miss_rate = 0.860, Pending_hits = 57, Reservation_fails = 200730
	L1D_cache_core[16]: Access = 8315, Miss = 7193, Miss_rate = 0.865, Pending_hits = 69, Reservation_fails = 200827
	L1D_cache_core[17]: Access = 8137, Miss = 6956, Miss_rate = 0.855, Pending_hits = 53, Reservation_fails = 190491
	L1D_cache_core[18]: Access = 2236, Miss = 2159, Miss_rate = 0.966, Pending_hits = 51, Reservation_fails = 18359
	L1D_cache_core[19]: Access = 8188, Miss = 7122, Miss_rate = 0.870, Pending_hits = 45, Reservation_fails = 198053
	L1D_cache_core[20]: Access = 11936, Miss = 9570, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 124679
	L1D_cache_core[21]: Access = 11424, Miss = 9148, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 136078
	L1D_cache_core[22]: Access = 11264, Miss = 9081, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 144665
	L1D_cache_core[23]: Access = 11456, Miss = 9204, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 138740
	L1D_cache_core[24]: Access = 11488, Miss = 9210, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 138629
	L1D_cache_core[25]: Access = 11584, Miss = 9300, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 133866
	L1D_cache_core[26]: Access = 11520, Miss = 9165, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 135370
	L1D_cache_core[27]: Access = 11872, Miss = 9563, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 131618
	L1D_cache_core[28]: Access = 11520, Miss = 9168, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 128419
	L1D_cache_core[29]: Access = 11424, Miss = 9150, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 131573
	L1D_cache_core[30]: Access = 11424, Miss = 9153, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 137446
	L1D_cache_core[31]: Access = 11392, Miss = 9064, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 127760
	L1D_cache_core[32]: Access = 11488, Miss = 9242, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 133995
	L1D_cache_core[33]: Access = 11520, Miss = 9188, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 135109
	L1D_cache_core[34]: Access = 11360, Miss = 9073, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 133948
	L1D_cache_core[35]: Access = 11168, Miss = 8959, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 137848
	L1D_cache_core[36]: Access = 11040, Miss = 8817, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 137261
	L1D_cache_core[37]: Access = 11360, Miss = 9077, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 132811
	L1D_cache_core[38]: Access = 11456, Miss = 9171, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 126922
	L1D_cache_core[39]: Access = 11680, Miss = 9238, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 122774
	L1D_cache_core[40]: Access = 11712, Miss = 9405, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 132914
	L1D_cache_core[41]: Access = 12000, Miss = 9743, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 141117
	L1D_cache_core[42]: Access = 11680, Miss = 9313, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 140553
	L1D_cache_core[43]: Access = 11552, Miss = 9294, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 141316
	L1D_cache_core[44]: Access = 11648, Miss = 9331, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 136432
	L1D_cache_core[45]: Access = 11552, Miss = 9272, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 143205
	L1D_cache_core[46]: Access = 11616, Miss = 9258, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 136140
	L1D_cache_core[47]: Access = 11360, Miss = 9082, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 126752
	L1D_cache_core[48]: Access = 11648, Miss = 9343, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 126287
	L1D_cache_core[49]: Access = 11552, Miss = 9266, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 127529
	L1D_cache_core[50]: Access = 11648, Miss = 9215, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 131763
	L1D_cache_core[51]: Access = 11392, Miss = 9014, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 131058
	L1D_cache_core[52]: Access = 11296, Miss = 9057, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 137343
	L1D_cache_core[53]: Access = 11232, Miss = 8907, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 131467
	L1D_cache_core[54]: Access = 11200, Miss = 8889, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 134605
	L1D_cache_core[55]: Access = 11072, Miss = 8808, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 126116
	L1D_cache_core[56]: Access = 11264, Miss = 8959, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 126665
	L1D_cache_core[57]: Access = 11488, Miss = 9160, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 132161
	L1D_cache_core[58]: Access = 11328, Miss = 9084, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 135697
	L1D_cache_core[59]: Access = 11136, Miss = 8878, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 135332
	L1D_total_cache_accesses = 603620
	L1D_total_cache_misses = 492505
	L1D_total_cache_miss_rate = 0.8159
	L1D_total_cache_pending_hits = 1094
	L1D_total_cache_reservation_fails = 8683710
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 269928
	L1C_total_cache_misses = 1912
	L1C_total_cache_miss_rate = 0.0071
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 4075357
	L1T_total_cache_misses = 3978
	L1T_total_cache_miss_rate = 0.0010
	L1T_total_cache_pending_hits = 4071379
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 18088
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1094
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 260457
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2705537
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 268016
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1912
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 4071379
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 3978
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 91933
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 232048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 5978173
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8059860
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 153521
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55613
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
30313, 28513, 30313, 28513, 30313, 28513, 30313, 28513, 29820, 28020, 29820, 28020, 29820, 28020, 29820, 28020, 
gpgpu_n_tot_thrd_icount = 510575488
gpgpu_n_tot_w_icount = 15955484
gpgpu_n_stall_shd_mem = 12465151
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 260437
gpgpu_n_mem_write_global = 323910
gpgpu_n_mem_texture = 3978
gpgpu_n_mem_const = 100
gpgpu_n_load_insn  = 8104424
gpgpu_n_store_insn = 8686348
gpgpu_n_shmem_insn = 55424400
gpgpu_n_tex_insn = 13799808
gpgpu_n_const_mem_insn = 6422528
gpgpu_n_param_mem_insn = 2180320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14256
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8758553
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15394508	W0_Idle:7689640	W0_Scoreboard:28991881	W1:6541	W2:9504	W3:28512	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:83952	W17:0	W18:14256	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:2138400	W29:2280960	W30:0	W31:0	W32:11393538
Warp Occupancy Distribution:
Stall:7426709	W0_Idle:2108397	W0_Scoreboard:3878692	W1:6541	W2:9504	W3:28512	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:83952	W17:0	W18:14256	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:2138400	W29:2280960	W30:0	W31:0	W32:4770181
Warp Occupancy Distribution:
Stall:3941761	W0_Idle:2876222	W0_Scoreboard:12472156	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3311741
warp_utilization0: 0.234533
warp_utilization1: 0.410282
warp_utilization2: 0.146525
traffic_breakdown_coretomem[CONST_ACC_R] = 800 {8:100,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2083496 {8:260437,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 40507696 {40:22214,72:22055,136:279641,}
traffic_breakdown_coretomem[INST_ACC_R] = 160616 {8:20077,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 31824 {8:3978,}
traffic_breakdown_memtocore[CONST_ACC_R] = 7200 {72:100,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 35411136 {136:260376,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2590216 {8:323777,}
traffic_breakdown_memtocore[INST_ACC_R] = 2728432 {136:20062,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 541008 {136:3978,}
maxmrqlatency = 1075 
maxdqlatency = 0 
maxmflatency = 3860 
averagemflatency = 691 
averagemflatency_1 = 852 
averagemflatency_2= 643 
averagemflatency_3 = 648 
averagemrqlatency_1 = 71 
averagemrqlatency_2 = 55 
averagemrqlatency_3 = 58 
max_icnt2mem_latency = 3127 
max_icnt2sh_latency = 574841 
mrq_lat_table:206699 	11134 	17809 	31269 	79438 	117285 	137425 	84406 	20337 	1586 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	846 	648 	548 	50406 	174689 	258951 	97713 	4430 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	87237 	39964 	36728 	67922 	141309 	132520 	80296 	21962 	481 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	143747 	117294 	3392 	21 	0 	0 	0 	0 	0 	0 	5120 	11292 	17523 	36746 	74709 	147971 	30416 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	5 	1 	8 	84 	239 	613 	197 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        27        24        29        44        42        29        43        28        23        43        37        34        32        32        27 
dram[1]:        27        26        27        29        44        42        30        34        27        20        45        39        32        32        34        38 
dram[2]:        30        27        19        18        45        37        27        22        25        19        39        38        32        32        29        40 
dram[3]:        29        30        49        25        41        44        30        23        19        19        48        44        32        32        39        43 
dram[4]:        29        26        26        28        39        41        26        24        26        23        46        34        32        32        36        42 
dram[5]:        30        26        38        33        42        44        25        47        24        26        44        29        40        32        26        38 
maximum service time to same row:
dram[0]:      6275      6720      8072      6568      7101      6754      6690      6176      7061      7212      7447      6367     10696     10538      6629      6610 
dram[1]:      5900      6038      8379      5977      6901      7039      6848      6537      6852      7400      7082      7240     10590     10481      6555      6602 
dram[2]:      6574      5870      8386      5288      6838      6591      6398      6500      6786      6863      6709      6899     10722     10483      6527      6926 
dram[3]:      6532      4285      8311      5495      6894      6825      6856      6556      7503      7232      7537      6922     10658     10526      6731      6772 
dram[4]:      6763      5792      7603      5182      6968      7042      6448      6666      7016      7417      7614      7151     10566     10575      6485      7063 
dram[5]:      6527      7103      7599      5218      6468      7010      6791      6965      6577      7113      7423      7255     10386     10631      7093      6722 
average row accesses per activate:
dram[0]:  1.998906  1.984144  2.028949  2.006345  2.106456  2.165398  2.093777  2.089493  2.013788  2.002436  2.034379  2.048236  2.144872  2.118258  2.132157  2.177666 
dram[1]:  1.994817  1.952875  2.046551  2.046218  2.143396  2.155258  2.036535  2.092719  2.006980  1.985472  2.010578  2.073878  2.094599  2.145773  2.152250  2.105098 
dram[2]:  1.997007  1.973272  2.026928  1.987473  2.225855  2.166814  2.066236  2.073130  2.022307  2.027337  2.033838  2.096348  2.129904  2.101149  2.149158  2.138408 
dram[3]:  2.004092  1.964649  2.053632  2.037836  2.137018  2.163123  2.109558  2.140611  2.015980  1.986877  2.057484  2.076281  2.144691  2.087229  2.167154  2.176661 
dram[4]:  1.974152  1.987079  1.968742  1.993943  2.121832  2.158597  2.043490  2.098583  2.021178  2.015739  2.043263  2.071726  2.132908  2.078143  2.132893  2.211550 
dram[5]:  1.965638  2.009793  1.993976  2.013311  2.168178  2.159243  2.047049  2.107570  1.978127  1.990634  2.026546  2.060959  2.092083  2.070107  2.157156  2.149839 
average row locality = 707396/341984 = 2.068506
average row locality_1 = 345349/188767 = 1.829499
average row locality_2 = 184093/76297 = 2.412847
average row locality_3 = 177954/76920 = 2.313494
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3971      4054      3928      3969      4011      4052      4019      4020      4069      4026      4034      4073      3969      4019      4035      4045 
dram[1]:      3986      4007      3919      3995      4048      4048      4005      4008      4082      4010      4063      4072      4008      4035      4026      4042 
dram[2]:      4011      3983      3929      3980      4086      4017      4023      4041      4055      4043      4033      4083      4003      3986      4051      4058 
dram[3]:      4016      4012      3932      3972      4074      4070      4045      4004      4069      4035      4050      4076      4029      4002      4057      4071 
dram[4]:      4002      4031      3947      3944      4017      4084      3990      4048      4068      4062      4053      4075      4026      4028      4055      4053 
dram[5]:      3993      4051      3977      3977      4060      4072      4005      4038      4045      4064      4051      4062      3979      4067      4007      4022 
total reads: 386497
bank skew: 4086/3919 = 1.04
chip skew: 64514/64294 = 1.00
number of total write accesses:
dram[0]:      3339      3329      3291      3304      3330      3346      3350      3359      3380      3373      3364      3364      3330      3326      3338      3349 
dram[1]:      3327      3328      3292      3310      3337      3351      3353      3351      3394      3370      3350      3367      3324      3325      3339      3349 
dram[2]:      3328      3326      3299      3319      3335      3352      3339      3358      3382      3373      3363      3380      3329      3326      3355      3358 
dram[3]:      3331      3329      3305      3299      3350      3356      3350      3350      3374      3384      3359      3382      3323      3320      3359      3334 
dram[4]:      3330      3351      3296      3302      3350      3361      3340      3360      3376      3366      3362      3380      3324      3321      3376      3338 
dram[5]:      3330      3337      3305      3284      3353      3346      3348      3368      3371      3375      3354      3378      3315      3315      3364      3324 
total reads: 320966
bank skew: 3394/3284 = 1.03
chip skew: 53533/53467 = 1.00
average mf latency per bank:
dram[0]:        549       572       530       558       561       590       567       594       545       571       546       572       551       569       559       592
dram[1]:        564       577       548       566       580       595       581       585       557       572       572       580       566       578       582       589
dram[2]:        551       549       541       540       571       585       569       572       545       553       546       560       551       555       570       577
dram[3]:        576       557       565       554       587       586       592       579       571       563       573       567       577       558       594       580
dram[4]:        591       594       576       583       604       616       612       611       589       590       591       594       593       593       611       612
dram[5]:        574       570       561       563       593       595       587       581       573       567       579       576       568       569       584       596
maximum mf latency per bank:
dram[0]:       2537      3339      3094      2798      2984      2912      3264      3405      3122      3443      2718      3400      2883      3029      3364      3271
dram[1]:       2895      2962      3482      3028      3250      2834      3860      3055      3033      2761      2911      2715      2628      3071      3215      2767
dram[2]:       2946      2929      2769      2756      3394      3099      3326      2967      2815      2974      2774      2768      2855      2543      3232      2862
dram[3]:       3267      3080      3757      3060      3597      2946      3326      3337      3233      2657      3254      3094      2732      2888      3275      3053
dram[4]:       3257      3308      3208      3591      3016      3043      3293      3411      3184      3119      3212      3181      2928      3784      3382      3746
dram[5]:       3020      3227      3063      2928      2984      3209      3066      2989      2749      2955      3313      3105      2481      3254      3530      2730
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=758791 n_nop=414674 n_act=56885 n_pre=56876 n_req=87342 n_req_1=26990 n_req_2=30778 n_req_3=29574 n_rd=128560 n_write=101796 bw_util=0.4468 bw_util_1=0.1287 bw_util_2=0.1622 bw_util_3=0.1559 blp=8.679081 blp_1= 3.051540 blp_2= 2.785952 blp_3= 2.760073
 n_activity=693146 dram_eff=0.4891 dram_eff_1=0.1409 dram_eff_2=0.1776 dram_eff_3=0.1707
bk0: 7942a 416586i bk1: 8108a 402075i bk2: 7856a 407063i bk3: 7938a 396937i bk4: 8022a 384149i bk5: 8102a 376846i bk6: 8038a 373414i bk7: 8038a 366907i bk8: 8138a 413227i bk9: 8050a 397073i bk10: 8066a 392252i bk11: 8138a 385389i bk12: 7936a 394245i bk13: 8036a 379773i bk14: 8068a 368188i bk15: 8084a 358364i 
bw_dist = 0.129	0.162	0.156	0.467	0.087
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.2271
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=758791 n_nop=414111 n_act=57099 n_pre=57084 n_req=87426 n_req_1=27017 n_req_2=30693 n_req_3=29716 n_rd=128698 n_write=101799 bw_util=0.4473 bw_util_1=0.1289 bw_util_2=0.1618 bw_util_3=0.1566 blp=8.691515 blp_1= 3.077238 blp_2= 2.798628 blp_3= 2.757766
 n_activity=693423 dram_eff=0.4895 dram_eff_1=0.141 dram_eff_2=0.1771 dram_eff_3=0.1714
bk0: 7972a 417167i bk1: 8014a 401400i bk2: 7836a 411275i bk3: 7990a 390032i bk4: 8094a 387711i bk5: 8096a 369625i bk6: 8010a 374407i bk7: 8014a 367766i bk8: 8164a 407086i bk9: 8020a 398720i bk10: 8126a 397618i bk11: 8144a 386135i bk12: 8012a 387268i bk13: 8070a 381356i bk14: 8052a 366731i bk15: 8084a 358194i 
bw_dist = 0.129	0.162	0.157	0.467	0.086
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.2279
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=758791 n_nop=414458 n_act=56844 n_pre=56828 n_req=87493 n_req_1=27007 n_req_2=30916 n_req_3=29570 n_rd=128732 n_write=101929 bw_util=0.4477 bw_util_1=0.1288 bw_util_2=0.163 bw_util_3=0.1559 blp=8.716585 blp_1= 3.072823 blp_2= 2.807565 blp_3= 2.767018
 n_activity=693201 dram_eff=0.49 dram_eff_1=0.141 dram_eff_2=0.1784 dram_eff_3=0.1706
bk0: 8022a 413057i bk1: 7966a 403932i bk2: 7855a 405799i bk3: 7958a 393649i bk4: 8170a 382758i bk5: 8026a 374180i bk6: 8046a 375353i bk7: 8082a 359504i bk8: 8106a 404772i bk9: 8086a 399236i bk10: 8060a 397263i bk11: 8166a 383725i bk12: 8001a 390039i bk13: 7970a 381954i bk14: 8102a 365565i bk15: 8116a 356207i 
bw_dist = 0.129	0.163	0.156	0.466	0.086
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.1978
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=758791 n_nop=414543 n_act=56715 n_pre=56702 n_req=87750 n_req_1=27192 n_req_2=30793 n_req_3=29765 n_rd=129018 n_write=101813 bw_util=0.4489 bw_util_1=0.1296 bw_util_2=0.1623 bw_util_3=0.1569 blp=8.708449 blp_1= 3.110811 blp_2= 2.782744 blp_3= 2.761405
 n_activity=693688 dram_eff=0.491 dram_eff_1=0.1418 dram_eff_2=0.1776 dram_eff_3=0.1716
bk0: 8032a 416798i bk1: 8018a 403682i bk2: 7864a 406219i bk3: 7944a 393037i bk4: 8148a 381552i bk5: 8140a 372900i bk6: 8088a 369084i bk7: 8006a 363900i bk8: 8138a 406055i bk9: 8070a 400298i bk10: 8100a 397779i bk11: 8152a 385970i bk12: 8058a 384280i bk13: 8004a 383626i bk14: 8114a 365603i bk15: 8142a 358083i 
bw_dist = 0.130	0.162	0.157	0.465	0.086
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.2572
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=758791 n_nop=413629 n_act=57173 n_pre=57159 n_req=87723 n_req_1=27084 n_req_2=30894 n_req_3=29745 n_rd=128941 n_write=101889 bw_util=0.4487 bw_util_1=0.1291 bw_util_2=0.1629 bw_util_3=0.1568 blp=8.766660 blp_1= 3.113643 blp_2= 2.821961 blp_3= 2.795689
 n_activity=692022 dram_eff=0.492 dram_eff_1=0.1415 dram_eff_2=0.1786 dram_eff_3=0.1719
bk0: 8004a 411538i bk1: 8062a 399704i bk2: 7894a 402599i bk3: 7883a 395900i bk4: 8034a 384107i bk5: 8166a 370109i bk6: 7980a 368421i bk7: 8096a 360006i bk8: 8136a 405793i bk9: 8124a 396887i bk10: 8106a 393455i bk11: 8144a 384428i bk12: 8052a 391798i bk13: 8046a 376765i bk14: 8110a 362350i bk15: 8104a 359933i 
bw_dist = 0.129	0.163	0.157	0.463	0.088
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.4098
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=758791 n_nop=413624 n_act=57254 n_pre=57238 n_req=87677 n_req_1=27171 n_req_2=30692 n_req_3=29814 n_rd=128920 n_write=101755 bw_util=0.4485 bw_util_1=0.1295 bw_util_2=0.1618 bw_util_3=0.1572 blp=8.710315 blp_1= 3.106087 blp_2= 2.779155 blp_3= 2.759784
 n_activity=694259 dram_eff=0.4902 dram_eff_1=0.1416 dram_eff_2=0.1768 dram_eff_3=0.1718
bk0: 7982a 410135i bk1: 8102a 399668i bk2: 7954a 401781i bk3: 7952a 393978i bk4: 8120a 382403i bk5: 8143a 372246i bk6: 8010a 372812i bk7: 8074a 362053i bk8: 8090a 407469i bk9: 8128a 399547i bk10: 8102a 391903i bk11: 8121a 386201i bk12: 7954a 387719i bk13: 8132a 379471i bk14: 8014a 368628i bk15: 8042a 360341i 
bw_dist = 0.130	0.162	0.157	0.466	0.085
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.3038

========= L2 cache stats =========
L2_cache_bank[0]: Access = 49934, Miss = 32037, Miss_rate = 0.642, Pending_hits = 867, Reservation_fails = 9222
L2_cache_bank[1]: Access = 50290, Miss = 32265, Miss_rate = 0.642, Pending_hits = 846, Reservation_fails = 16239
L2_cache_bank[2]: Access = 50082, Miss = 32138, Miss_rate = 0.642, Pending_hits = 857, Reservation_fails = 10460
L2_cache_bank[3]: Access = 50271, Miss = 32217, Miss_rate = 0.641, Pending_hits = 858, Reservation_fails = 16633
L2_cache_bank[4]: Access = 50708, Miss = 32197, Miss_rate = 0.635, Pending_hits = 857, Reservation_fails = 9796
L2_cache_bank[5]: Access = 50349, Miss = 32192, Miss_rate = 0.639, Pending_hits = 867, Reservation_fails = 16903
L2_cache_bank[6]: Access = 50811, Miss = 32274, Miss_rate = 0.635, Pending_hits = 855, Reservation_fails = 11946
L2_cache_bank[7]: Access = 50392, Miss = 32244, Miss_rate = 0.640, Pending_hits = 908, Reservation_fails = 18108
L2_cache_bank[8]: Access = 51076, Miss = 32158, Miss_rate = 0.630, Pending_hits = 902, Reservation_fails = 19882
L2_cache_bank[9]: Access = 51297, Miss = 32332, Miss_rate = 0.630, Pending_hits = 925, Reservation_fails = 20084
L2_cache_bank[10]: Access = 51611, Miss = 32118, Miss_rate = 0.622, Pending_hits = 918, Reservation_fails = 17272
L2_cache_bank[11]: Access = 51573, Miss = 32356, Miss_rate = 0.627, Pending_hits = 962, Reservation_fails = 19341
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 49934, Miss = 32037 (0.642), PendingHit = 867 (0.0174)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 50290, Miss = 32265 (0.642), PendingHit = 846 (0.0168)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 50082, Miss = 32138 (0.642), PendingHit = 857 (0.0171)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 50271, Miss = 32217 (0.641), PendingHit = 858 (0.0171)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 50708, Miss = 32197 (0.635), PendingHit = 857 (0.0169)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 50349, Miss = 32192 (0.639), PendingHit = 867 (0.0172)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 50811, Miss = 32274 (0.635), PendingHit = 855 (0.0168)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 50392, Miss = 32244 (0.64), PendingHit = 908 (0.018)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 51076, Miss = 32158 (0.63), PendingHit = 902 (0.0177)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 51297, Miss = 32332 (0.63), PendingHit = 925 (0.018)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 51611, Miss = 32118 (0.622), PendingHit = 918 (0.0178)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 51573, Miss = 32356 (0.627), PendingHit = 962 (0.0187)
L2 Cache Total Miss Rate = 0.635
Stream 1: L2 Cache Miss Rate = 0.639
Stream 2: L2 Cache Miss Rate = 0.641
Stream 3: L2 Cache Miss Rate = 0.632
Stream 1: Accesses  = 141147
Stream 1: Misses  = 90259
Stream 2: Accesses  = 233631
Stream 2: Misses  = 149820
Stream 3: Accesses  = 374763
Stream 3: Misses  = 236708
Stream 1+2: Accesses  = 374778
Stream 1+2: Misses  = 240079
Stream 1+2+3: Accesses  = 749541
Stream 1+2+3: Misses  = 476787
Total Accesses  = 608394
MPKI-CORES
CORE_L2MPKI_0	0.207
CORE_L2MPKI_1	0.359
CORE_L2MPKI_2	0.361
CORE_L2MPKI_3	0.384
CORE_L2MPKI_4	0.367
CORE_L2MPKI_5	0.307
CORE_L2MPKI_6	0.256
CORE_L2MPKI_7	0.386
CORE_L2MPKI_8	0.362
CORE_L2MPKI_9	0.352
CORE_L2MPKI_10	0.382
CORE_L2MPKI_11	0.151
CORE_L2MPKI_12	0.358
CORE_L2MPKI_13	0.364
CORE_L2MPKI_14	0.308
CORE_L2MPKI_15	0.347
CORE_L2MPKI_16	0.372
CORE_L2MPKI_17	0.359
CORE_L2MPKI_18	0.104
CORE_L2MPKI_19	0.366
CORE_L2MPKI_20	1.395
CORE_L2MPKI_21	1.439
CORE_L2MPKI_22	1.440
CORE_L2MPKI_23	1.410
CORE_L2MPKI_24	1.415
CORE_L2MPKI_25	1.423
CORE_L2MPKI_26	1.432
CORE_L2MPKI_27	1.414
CORE_L2MPKI_28	1.418
CORE_L2MPKI_29	1.432
CORE_L2MPKI_30	1.422
CORE_L2MPKI_31	1.414
CORE_L2MPKI_32	1.396
CORE_L2MPKI_33	1.395
CORE_L2MPKI_34	1.417
CORE_L2MPKI_35	1.404
CORE_L2MPKI_36	1.426
CORE_L2MPKI_37	1.410
CORE_L2MPKI_38	1.386
CORE_L2MPKI_39	1.388
CORE_L2MPKI_40	1.376
CORE_L2MPKI_41	1.359
CORE_L2MPKI_42	1.361
CORE_L2MPKI_43	1.372
CORE_L2MPKI_44	1.375
CORE_L2MPKI_45	1.390
CORE_L2MPKI_46	1.400
CORE_L2MPKI_47	1.408
CORE_L2MPKI_48	1.368
CORE_L2MPKI_49	1.383
CORE_L2MPKI_50	1.366
CORE_L2MPKI_51	1.385
CORE_L2MPKI_52	1.376
CORE_L2MPKI_53	1.388
CORE_L2MPKI_54	1.396
CORE_L2MPKI_55	1.401
CORE_L2MPKI_56	1.389
CORE_L2MPKI_57	1.372
CORE_L2MPKI_58	1.390
CORE_L2MPKI_59	1.389
Avg_MPKI_Stream1= 0.323
Avg_MPKI_Stream2= 1.414
Avg_MPKI_Stream3= 1.382
MISSES-CORES
CORE_MISSES_0	2887
CORE_MISSES_1	5082
CORE_MISSES_2	5039
CORE_MISSES_3	5377
CORE_MISSES_4	5125
CORE_MISSES_5	4266
CORE_MISSES_6	3542
CORE_MISSES_7	5404
CORE_MISSES_8	5116
CORE_MISSES_9	4914
CORE_MISSES_10	5351
CORE_MISSES_11	2046
CORE_MISSES_12	5063
CORE_MISSES_13	5144
CORE_MISSES_14	4283
CORE_MISSES_15	4844
CORE_MISSES_16	5197
CORE_MISSES_17	5011
CORE_MISSES_18	1398
CORE_MISSES_19	5170
CORE_MISSES_20	7693
CORE_MISSES_21	7595
CORE_MISSES_22	7495
CORE_MISSES_23	7463
CORE_MISSES_24	7512
CORE_MISSES_25	7615
CORE_MISSES_26	7623
CORE_MISSES_27	7753
CORE_MISSES_28	7545
CORE_MISSES_29	7557
CORE_MISSES_30	7506
CORE_MISSES_31	7442
CORE_MISSES_32	7411
CORE_MISSES_33	7426
CORE_MISSES_34	7438
CORE_MISSES_35	7243
CORE_MISSES_36	7275
CORE_MISSES_37	7401
CORE_MISSES_38	7336
CORE_MISSES_39	7491
CORE_MISSES_40	7444
CORE_MISSES_41	7533
CORE_MISSES_42	7346
CORE_MISSES_43	7320
CORE_MISSES_44	7399
CORE_MISSES_45	7417
CORE_MISSES_46	7513
CORE_MISSES_47	7389
CORE_MISSES_48	7361
CORE_MISSES_49	7383
CORE_MISSES_50	7351
CORE_MISSES_51	7291
CORE_MISSES_52	7180
CORE_MISSES_53	7205
CORE_MISSES_54	7223
CORE_MISSES_55	7168
CORE_MISSES_56	7229
CORE_MISSES_57	7280
CORE_MISSES_58	7272
CORE_MISSES_59	7145
L2_MISSES = 386528
L2_total_cache_accesses = 608394
L2_total_cache_misses = 386528
L2_total_cache_miss_rate = 0.6353
L2_total_cache_pending_hits = 10622
L2_total_cache_reservation_fails = 185886
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4146
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 479
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 255782
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 117397
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 3303
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 392
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 3789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 184896
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 9002
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129939
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 26666
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 18807
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 852
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 413
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 37934
L2_cache_data_port_util = 0.202
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1746157
icnt_total_pkts_simt_to_mem=1793390
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =     485.3133
gpu_ipc_2 =     184.3628
gpu_ipc_3 =     184.3583
gpu_tot_sim_cycle_stream_1 = 574839
gpu_tot_sim_cycle_stream_2 = 574813
gpu_tot_sim_cycle_stream_3 = 574814
gpu_sim_insn_1 = 278976988
gpu_sim_insn_2 = 105974112
gpu_sim_insn_3 = 105971712
gpu_sim_cycle = 574842
gpu_sim_insn = 490922812
gpu_ipc =     854.0135
gpu_tot_sim_cycle = 574842
gpu_tot_sim_insn = 490922812
gpu_tot_ipc =     854.0135
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 2167516
gpu_stall_icnt2sh    = 239187
gpu_total_sim_rate=298070

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8213381
	L1I_total_cache_misses = 153521
	L1I_total_cache_miss_rate = 0.0187
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 55613
L1D_cache:
	L1D_cache_core[0]: Access = 4728, Miss = 4178, Miss_rate = 0.884, Pending_hits = 63, Reservation_fails = 81992
	L1D_cache_core[1]: Access = 7901, Miss = 6902, Miss_rate = 0.874, Pending_hits = 57, Reservation_fails = 199430
	L1D_cache_core[2]: Access = 8239, Miss = 7055, Miss_rate = 0.856, Pending_hits = 63, Reservation_fails = 193222
	L1D_cache_core[3]: Access = 8644, Miss = 7422, Miss_rate = 0.859, Pending_hits = 50, Reservation_fails = 197809
	L1D_cache_core[4]: Access = 8099, Miss = 7030, Miss_rate = 0.868, Pending_hits = 67, Reservation_fails = 199620
	L1D_cache_core[5]: Access = 6974, Miss = 5993, Miss_rate = 0.859, Pending_hits = 57, Reservation_fails = 153307
	L1D_cache_core[6]: Access = 5890, Miss = 5121, Miss_rate = 0.869, Pending_hits = 52, Reservation_fails = 133698
	L1D_cache_core[7]: Access = 8516, Miss = 7386, Miss_rate = 0.867, Pending_hits = 55, Reservation_fails = 197622
	L1D_cache_core[8]: Access = 8056, Miss = 6948, Miss_rate = 0.862, Pending_hits = 70, Reservation_fails = 193994
	L1D_cache_core[9]: Access = 7996, Miss = 6859, Miss_rate = 0.858, Pending_hits = 48, Reservation_fails = 190542
	L1D_cache_core[10]: Access = 8469, Miss = 7365, Miss_rate = 0.870, Pending_hits = 44, Reservation_fails = 199579
	L1D_cache_core[11]: Access = 3395, Miss = 3101, Miss_rate = 0.913, Pending_hits = 37, Reservation_fails = 39585
	L1D_cache_core[12]: Access = 8043, Miss = 6958, Miss_rate = 0.865, Pending_hits = 44, Reservation_fails = 194949
	L1D_cache_core[13]: Access = 8127, Miss = 7094, Miss_rate = 0.873, Pending_hits = 58, Reservation_fails = 197974
	L1D_cache_core[14]: Access = 7040, Miss = 6072, Miss_rate = 0.863, Pending_hits = 54, Reservation_fails = 157964
	L1D_cache_core[15]: Access = 7875, Miss = 6772, Miss_rate = 0.860, Pending_hits = 57, Reservation_fails = 200730
	L1D_cache_core[16]: Access = 8315, Miss = 7193, Miss_rate = 0.865, Pending_hits = 69, Reservation_fails = 200827
	L1D_cache_core[17]: Access = 8137, Miss = 6956, Miss_rate = 0.855, Pending_hits = 53, Reservation_fails = 190491
	L1D_cache_core[18]: Access = 2236, Miss = 2159, Miss_rate = 0.966, Pending_hits = 51, Reservation_fails = 18359
	L1D_cache_core[19]: Access = 8188, Miss = 7122, Miss_rate = 0.870, Pending_hits = 45, Reservation_fails = 198053
	L1D_cache_core[20]: Access = 11936, Miss = 9570, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 124679
	L1D_cache_core[21]: Access = 11424, Miss = 9148, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 136078
	L1D_cache_core[22]: Access = 11264, Miss = 9081, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 144665
	L1D_cache_core[23]: Access = 11456, Miss = 9204, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 138740
	L1D_cache_core[24]: Access = 11488, Miss = 9210, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 138629
	L1D_cache_core[25]: Access = 11584, Miss = 9300, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 133866
	L1D_cache_core[26]: Access = 11520, Miss = 9165, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 135370
	L1D_cache_core[27]: Access = 11872, Miss = 9563, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 131618
	L1D_cache_core[28]: Access = 11520, Miss = 9168, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 128419
	L1D_cache_core[29]: Access = 11424, Miss = 9150, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 131573
	L1D_cache_core[30]: Access = 11424, Miss = 9153, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 137446
	L1D_cache_core[31]: Access = 11392, Miss = 9064, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 127760
	L1D_cache_core[32]: Access = 11488, Miss = 9242, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 133995
	L1D_cache_core[33]: Access = 11520, Miss = 9188, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 135109
	L1D_cache_core[34]: Access = 11360, Miss = 9073, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 133948
	L1D_cache_core[35]: Access = 11168, Miss = 8959, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 137848
	L1D_cache_core[36]: Access = 11040, Miss = 8817, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 137261
	L1D_cache_core[37]: Access = 11360, Miss = 9077, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 132811
	L1D_cache_core[38]: Access = 11456, Miss = 9171, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 126922
	L1D_cache_core[39]: Access = 11680, Miss = 9238, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 122774
	L1D_cache_core[40]: Access = 11712, Miss = 9405, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 132914
	L1D_cache_core[41]: Access = 12000, Miss = 9743, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 141117
	L1D_cache_core[42]: Access = 11680, Miss = 9313, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 140553
	L1D_cache_core[43]: Access = 11552, Miss = 9294, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 141316
	L1D_cache_core[44]: Access = 11648, Miss = 9331, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 136432
	L1D_cache_core[45]: Access = 11552, Miss = 9272, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 143205
	L1D_cache_core[46]: Access = 11616, Miss = 9258, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 136140
	L1D_cache_core[47]: Access = 11360, Miss = 9082, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 126752
	L1D_cache_core[48]: Access = 11648, Miss = 9343, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 126287
	L1D_cache_core[49]: Access = 11552, Miss = 9266, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 127529
	L1D_cache_core[50]: Access = 11648, Miss = 9215, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 131763
	L1D_cache_core[51]: Access = 11392, Miss = 9014, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 131058
	L1D_cache_core[52]: Access = 11296, Miss = 9057, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 137343
	L1D_cache_core[53]: Access = 11232, Miss = 8907, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 131467
	L1D_cache_core[54]: Access = 11200, Miss = 8889, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 134605
	L1D_cache_core[55]: Access = 11072, Miss = 8808, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 126116
	L1D_cache_core[56]: Access = 11264, Miss = 8959, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 126665
	L1D_cache_core[57]: Access = 11488, Miss = 9160, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 132161
	L1D_cache_core[58]: Access = 11328, Miss = 9084, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 135697
	L1D_cache_core[59]: Access = 11136, Miss = 8878, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 135332
	L1D_total_cache_accesses = 603620
	L1D_total_cache_misses = 492505
	L1D_total_cache_miss_rate = 0.8159
	L1D_total_cache_pending_hits = 1094
	L1D_total_cache_reservation_fails = 8683710
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 269928
	L1C_total_cache_misses = 1912
	L1C_total_cache_miss_rate = 0.0071
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 4075357
	L1T_total_cache_misses = 3978
	L1T_total_cache_miss_rate = 0.0010
	L1T_total_cache_pending_hits = 4071379
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 18088
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1094
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 260457
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2705537
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 268016
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1912
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 4071379
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 3978
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 91933
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 232048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 5978173
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8059860
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 153521
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55613
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
30313, 28513, 30313, 28513, 30313, 28513, 30313, 28513, 29820, 28020, 29820, 28020, 29820, 28020, 29820, 28020, 
gpgpu_n_tot_thrd_icount = 510575488
gpgpu_n_tot_w_icount = 15955484
gpgpu_n_stall_shd_mem = 12465151
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 260437
gpgpu_n_mem_write_global = 323910
gpgpu_n_mem_texture = 3978
gpgpu_n_mem_const = 100
gpgpu_n_load_insn  = 8104424
gpgpu_n_store_insn = 8686348
gpgpu_n_shmem_insn = 55424400
gpgpu_n_tex_insn = 13799808
gpgpu_n_const_mem_insn = 6422528
gpgpu_n_param_mem_insn = 2180320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14256
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8758553
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15394508	W0_Idle:7689640	W0_Scoreboard:28991881	W1:6541	W2:9504	W3:28512	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:83952	W17:0	W18:14256	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:2138400	W29:2280960	W30:0	W31:0	W32:11393538
Warp Occupancy Distribution:
Stall:7426709	W0_Idle:2108397	W0_Scoreboard:3878692	W1:6541	W2:9504	W3:28512	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:83952	W17:0	W18:14256	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:2138400	W29:2280960	W30:0	W31:0	W32:4770181
Warp Occupancy Distribution:
Stall:3941761	W0_Idle:2876222	W0_Scoreboard:12472156	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3311741
warp_utilization0: 0.234533
warp_utilization1: 0.410282
warp_utilization2: 0.146525
traffic_breakdown_coretomem[CONST_ACC_R] = 800 {8:100,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2083496 {8:260437,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 40507696 {40:22214,72:22055,136:279641,}
traffic_breakdown_coretomem[INST_ACC_R] = 160616 {8:20077,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 31824 {8:3978,}
traffic_breakdown_memtocore[CONST_ACC_R] = 7200 {72:100,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 35411136 {136:260376,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2590216 {8:323777,}
traffic_breakdown_memtocore[INST_ACC_R] = 2728432 {136:20062,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 541008 {136:3978,}
maxmrqlatency = 1075 
maxdqlatency = 0 
maxmflatency = 3860 
averagemflatency = 691 
averagemflatency_1 = 852 
averagemflatency_2= 643 
averagemflatency_3 = 648 
averagemrqlatency_1 = 71 
averagemrqlatency_2 = 55 
averagemrqlatency_3 = 58 
max_icnt2mem_latency = 3127 
max_icnt2sh_latency = 574841 
mrq_lat_table:206699 	11134 	17809 	31269 	79438 	117285 	137425 	84406 	20337 	1586 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	846 	648 	548 	50406 	174689 	258951 	97713 	4430 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	87237 	39964 	36728 	67922 	141309 	132520 	80296 	21962 	481 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	143747 	117294 	3392 	21 	0 	0 	0 	0 	0 	0 	5120 	11292 	17523 	36746 	74709 	147971 	30416 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	5 	1 	8 	84 	239 	613 	197 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        27        24        29        44        42        29        43        28        23        43        37        34        32        32        27 
dram[1]:        27        26        27        29        44        42        30        34        27        20        45        39        32        32        34        38 
dram[2]:        30        27        19        18        45        37        27        22        25        19        39        38        32        32        29        40 
dram[3]:        29        30        49        25        41        44        30        23        19        19        48        44        32        32        39        43 
dram[4]:        29        26        26        28        39        41        26        24        26        23        46        34        32        32        36        42 
dram[5]:        30        26        38        33        42        44        25        47        24        26        44        29        40        32        26        38 
maximum service time to same row:
dram[0]:      6275      6720      8072      6568      7101      6754      6690      6176      7061      7212      7447      6367     10696     10538      6629      6610 
dram[1]:      5900      6038      8379      5977      6901      7039      6848      6537      6852      7400      7082      7240     10590     10481      6555      6602 
dram[2]:      6574      5870      8386      5288      6838      6591      6398      6500      6786      6863      6709      6899     10722     10483      6527      6926 
dram[3]:      6532      4285      8311      5495      6894      6825      6856      6556      7503      7232      7537      6922     10658     10526      6731      6772 
dram[4]:      6763      5792      7603      5182      6968      7042      6448      6666      7016      7417      7614      7151     10566     10575      6485      7063 
dram[5]:      6527      7103      7599      5218      6468      7010      6791      6965      6577      7113      7423      7255     10386     10631      7093      6722 
average row accesses per activate:
dram[0]:  1.998906  1.984144  2.028949  2.006345  2.106456  2.165398  2.093777  2.089493  2.013788  2.002436  2.034379  2.048236  2.144872  2.118258  2.132157  2.177666 
dram[1]:  1.994817  1.952875  2.046551  2.046218  2.143396  2.155258  2.036535  2.092719  2.006980  1.985472  2.010578  2.073878  2.094599  2.145773  2.152250  2.105098 
dram[2]:  1.997007  1.973272  2.026928  1.987473  2.225855  2.166814  2.066236  2.073130  2.022307  2.027337  2.033838  2.096348  2.129904  2.101149  2.149158  2.138408 
dram[3]:  2.004092  1.964649  2.053632  2.037836  2.137018  2.163123  2.109558  2.140611  2.015980  1.986877  2.057484  2.076281  2.144691  2.087229  2.167154  2.176661 
dram[4]:  1.974152  1.987079  1.968742  1.993943  2.121832  2.158597  2.043490  2.098583  2.021178  2.015739  2.043263  2.071726  2.132908  2.078143  2.132893  2.211550 
dram[5]:  1.965638  2.009793  1.993976  2.013311  2.168178  2.159243  2.047049  2.107570  1.978127  1.990634  2.026546  2.060959  2.092083  2.070107  2.157156  2.149839 
average row locality = 707396/341984 = 2.068506
average row locality_1 = 345349/188767 = 1.829499
average row locality_2 = 184093/76297 = 2.412847
average row locality_3 = 177954/76920 = 2.313494
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3971      4054      3928      3969      4011      4052      4019      4020      4069      4026      4034      4073      3969      4019      4035      4045 
dram[1]:      3986      4007      3919      3995      4048      4048      4005      4008      4082      4010      4063      4072      4008      4035      4026      4042 
dram[2]:      4011      3983      3929      3980      4086      4017      4023      4041      4055      4043      4033      4083      4003      3986      4051      4058 
dram[3]:      4016      4012      3932      3972      4074      4070      4045      4004      4069      4035      4050      4076      4029      4002      4057      4071 
dram[4]:      4002      4031      3947      3944      4017      4084      3990      4048      4068      4062      4053      4075      4026      4028      4055      4053 
dram[5]:      3993      4051      3977      3977      4060      4072      4005      4038      4045      4064      4051      4062      3979      4067      4007      4022 
total reads: 386497
bank skew: 4086/3919 = 1.04
chip skew: 64514/64294 = 1.00
number of total write accesses:
dram[0]:      3339      3329      3291      3304      3330      3346      3350      3359      3380      3373      3364      3364      3330      3326      3338      3349 
dram[1]:      3327      3328      3292      3310      3337      3351      3353      3351      3394      3370      3350      3367      3324      3325      3339      3349 
dram[2]:      3328      3326      3299      3319      3335      3352      3339      3358      3382      3373      3363      3380      3329      3326      3355      3358 
dram[3]:      3331      3329      3305      3299      3350      3356      3350      3350      3374      3384      3359      3382      3323      3320      3359      3334 
dram[4]:      3330      3351      3296      3302      3350      3361      3340      3360      3376      3366      3362      3380      3324      3321      3376      3338 
dram[5]:      3330      3337      3305      3284      3353      3346      3348      3368      3371      3375      3354      3378      3315      3315      3364      3324 
total reads: 320966
bank skew: 3394/3284 = 1.03
chip skew: 53533/53467 = 1.00
average mf latency per bank:
dram[0]:        549       572       530       558       561       590       567       594       545       571       546       572       551       569       559       592
dram[1]:        564       577       548       566       580       595       581       585       557       572       572       580       566       578       582       589
dram[2]:        551       549       541       540       571       585       569       572       545       553       546       560       551       555       570       577
dram[3]:        576       557       565       554       587       586       592       579       571       563       573       567       577       558       594       580
dram[4]:        591       594       576       583       604       616       612       611       589       590       591       594       593       593       611       612
dram[5]:        574       570       561       563       593       595       587       581       573       567       579       576       568       569       584       596
maximum mf latency per bank:
dram[0]:       2537      3339      3094      2798      2984      2912      3264      3405      3122      3443      2718      3400      2883      3029      3364      3271
dram[1]:       2895      2962      3482      3028      3250      2834      3860      3055      3033      2761      2911      2715      2628      3071      3215      2767
dram[2]:       2946      2929      2769      2756      3394      3099      3326      2967      2815      2974      2774      2768      2855      2543      3232      2862
dram[3]:       3267      3080      3757      3060      3597      2946      3326      3337      3233      2657      3254      3094      2732      2888      3275      3053
dram[4]:       3257      3308      3208      3591      3016      3043      3293      3411      3184      3119      3212      3181      2928      3784      3382      3746
dram[5]:       3020      3227      3063      2928      2984      3209      3066      2989      2749      2955      3313      3105      2481      3254      3530      2730
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=758791 n_nop=414674 n_act=56885 n_pre=56876 n_req=87342 n_req_1=26990 n_req_2=30778 n_req_3=29574 n_rd=128560 n_write=101796 bw_util=0.4468 bw_util_1=0.1287 bw_util_2=0.1622 bw_util_3=0.1559 blp=8.679081 blp_1= 3.051540 blp_2= 2.785952 blp_3= 2.760073
 n_activity=693146 dram_eff=0.4891 dram_eff_1=0.1409 dram_eff_2=0.1776 dram_eff_3=0.1707
bk0: 7942a 416586i bk1: 8108a 402075i bk2: 7856a 407063i bk3: 7938a 396937i bk4: 8022a 384149i bk5: 8102a 376846i bk6: 8038a 373414i bk7: 8038a 366907i bk8: 8138a 413227i bk9: 8050a 397073i bk10: 8066a 392252i bk11: 8138a 385389i bk12: 7936a 394245i bk13: 8036a 379773i bk14: 8068a 368188i bk15: 8084a 358364i 
bw_dist = 0.129	0.162	0.156	0.467	0.087
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.2271
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=758791 n_nop=414111 n_act=57099 n_pre=57084 n_req=87426 n_req_1=27017 n_req_2=30693 n_req_3=29716 n_rd=128698 n_write=101799 bw_util=0.4473 bw_util_1=0.1289 bw_util_2=0.1618 bw_util_3=0.1566 blp=8.691515 blp_1= 3.077238 blp_2= 2.798628 blp_3= 2.757766
 n_activity=693423 dram_eff=0.4895 dram_eff_1=0.141 dram_eff_2=0.1771 dram_eff_3=0.1714
bk0: 7972a 417167i bk1: 8014a 401400i bk2: 7836a 411275i bk3: 7990a 390032i bk4: 8094a 387711i bk5: 8096a 369625i bk6: 8010a 374407i bk7: 8014a 367766i bk8: 8164a 407086i bk9: 8020a 398720i bk10: 8126a 397618i bk11: 8144a 386135i bk12: 8012a 387268i bk13: 8070a 381356i bk14: 8052a 366731i bk15: 8084a 358194i 
bw_dist = 0.129	0.162	0.157	0.467	0.086
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.2279
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=758791 n_nop=414458 n_act=56844 n_pre=56828 n_req=87493 n_req_1=27007 n_req_2=30916 n_req_3=29570 n_rd=128732 n_write=101929 bw_util=0.4477 bw_util_1=0.1288 bw_util_2=0.163 bw_util_3=0.1559 blp=8.716585 blp_1= 3.072823 blp_2= 2.807565 blp_3= 2.767018
 n_activity=693201 dram_eff=0.49 dram_eff_1=0.141 dram_eff_2=0.1784 dram_eff_3=0.1706
bk0: 8022a 413057i bk1: 7966a 403932i bk2: 7855a 405799i bk3: 7958a 393649i bk4: 8170a 382758i bk5: 8026a 374180i bk6: 8046a 375353i bk7: 8082a 359504i bk8: 8106a 404772i bk9: 8086a 399236i bk10: 8060a 397263i bk11: 8166a 383725i bk12: 8001a 390039i bk13: 7970a 381954i bk14: 8102a 365565i bk15: 8116a 356207i 
bw_dist = 0.129	0.163	0.156	0.466	0.086
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.1978
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=758791 n_nop=414543 n_act=56715 n_pre=56702 n_req=87750 n_req_1=27192 n_req_2=30793 n_req_3=29765 n_rd=129018 n_write=101813 bw_util=0.4489 bw_util_1=0.1296 bw_util_2=0.1623 bw_util_3=0.1569 blp=8.708449 blp_1= 3.110811 blp_2= 2.782744 blp_3= 2.761405
 n_activity=693688 dram_eff=0.491 dram_eff_1=0.1418 dram_eff_2=0.1776 dram_eff_3=0.1716
bk0: 8032a 416798i bk1: 8018a 403682i bk2: 7864a 406219i bk3: 7944a 393037i bk4: 8148a 381552i bk5: 8140a 372900i bk6: 8088a 369084i bk7: 8006a 363900i bk8: 8138a 406055i bk9: 8070a 400298i bk10: 8100a 397779i bk11: 8152a 385970i bk12: 8058a 384280i bk13: 8004a 383626i bk14: 8114a 365603i bk15: 8142a 358083i 
bw_dist = 0.130	0.162	0.157	0.465	0.086
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.2572
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=758791 n_nop=413629 n_act=57173 n_pre=57159 n_req=87723 n_req_1=27084 n_req_2=30894 n_req_3=29745 n_rd=128941 n_write=101889 bw_util=0.4487 bw_util_1=0.1291 bw_util_2=0.1629 bw_util_3=0.1568 blp=8.766660 blp_1= 3.113643 blp_2= 2.821961 blp_3= 2.795689
 n_activity=692022 dram_eff=0.492 dram_eff_1=0.1415 dram_eff_2=0.1786 dram_eff_3=0.1719
bk0: 8004a 411538i bk1: 8062a 399704i bk2: 7894a 402599i bk3: 7883a 395900i bk4: 8034a 384107i bk5: 8166a 370109i bk6: 7980a 368421i bk7: 8096a 360006i bk8: 8136a 405793i bk9: 8124a 396887i bk10: 8106a 393455i bk11: 8144a 384428i bk12: 8052a 391798i bk13: 8046a 376765i bk14: 8110a 362350i bk15: 8104a 359933i 
bw_dist = 0.129	0.163	0.157	0.463	0.088
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.4098
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=758791 n_nop=413624 n_act=57254 n_pre=57238 n_req=87677 n_req_1=27171 n_req_2=30692 n_req_3=29814 n_rd=128920 n_write=101755 bw_util=0.4485 bw_util_1=0.1295 bw_util_2=0.1618 bw_util_3=0.1572 blp=8.710315 blp_1= 3.106087 blp_2= 2.779155 blp_3= 2.759784
 n_activity=694259 dram_eff=0.4902 dram_eff_1=0.1416 dram_eff_2=0.1768 dram_eff_3=0.1718
bk0: 7982a 410135i bk1: 8102a 399668i bk2: 7954a 401781i bk3: 7952a 393978i bk4: 8120a 382403i bk5: 8143a 372246i bk6: 8010a 372812i bk7: 8074a 362053i bk8: 8090a 407469i bk9: 8128a 399547i bk10: 8102a 391903i bk11: 8121a 386201i bk12: 7954a 387719i bk13: 8132a 379471i bk14: 8014a 368628i bk15: 8042a 360341i 
bw_dist = 0.130	0.162	0.157	0.466	0.085
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.3038

========= L2 cache stats =========
L2_cache_bank[0]: Access = 49934, Miss = 32037, Miss_rate = 0.642, Pending_hits = 867, Reservation_fails = 9222
L2_cache_bank[1]: Access = 50290, Miss = 32265, Miss_rate = 0.642, Pending_hits = 846, Reservation_fails = 16239
L2_cache_bank[2]: Access = 50082, Miss = 32138, Miss_rate = 0.642, Pending_hits = 857, Reservation_fails = 10460
L2_cache_bank[3]: Access = 50271, Miss = 32217, Miss_rate = 0.641, Pending_hits = 858, Reservation_fails = 16633
L2_cache_bank[4]: Access = 50708, Miss = 32197, Miss_rate = 0.635, Pending_hits = 857, Reservation_fails = 9796
L2_cache_bank[5]: Access = 50349, Miss = 32192, Miss_rate = 0.639, Pending_hits = 867, Reservation_fails = 16903
L2_cache_bank[6]: Access = 50811, Miss = 32274, Miss_rate = 0.635, Pending_hits = 855, Reservation_fails = 11946
L2_cache_bank[7]: Access = 50392, Miss = 32244, Miss_rate = 0.640, Pending_hits = 908, Reservation_fails = 18108
L2_cache_bank[8]: Access = 51076, Miss = 32158, Miss_rate = 0.630, Pending_hits = 902, Reservation_fails = 19882
L2_cache_bank[9]: Access = 51297, Miss = 32332, Miss_rate = 0.630, Pending_hits = 925, Reservation_fails = 20084
L2_cache_bank[10]: Access = 51611, Miss = 32118, Miss_rate = 0.622, Pending_hits = 918, Reservation_fails = 17272
L2_cache_bank[11]: Access = 51573, Miss = 32356, Miss_rate = 0.627, Pending_hits = 962, Reservation_fails = 19341
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 49934, Miss = 32037 (0.642), PendingHit = 867 (0.0174)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 50290, Miss = 32265 (0.642), PendingHit = 846 (0.0168)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 50082, Miss = 32138 (0.642), PendingHit = 857 (0.0171)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 50271, Miss = 32217 (0.641), PendingHit = 858 (0.0171)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 50708, Miss = 32197 (0.635), PendingHit = 857 (0.0169)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 50349, Miss = 32192 (0.639), PendingHit = 867 (0.0172)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 50811, Miss = 32274 (0.635), PendingHit = 855 (0.0168)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 50392, Miss = 32244 (0.64), PendingHit = 908 (0.018)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 51076, Miss = 32158 (0.63), PendingHit = 902 (0.0177)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 51297, Miss = 32332 (0.63), PendingHit = 925 (0.018)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 51611, Miss = 32118 (0.622), PendingHit = 918 (0.0178)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 51573, Miss = 32356 (0.627), PendingHit = 962 (0.0187)
L2 Cache Total Miss Rate = 0.635
Stream 1: L2 Cache Miss Rate = 0.639
Stream 2: L2 Cache Miss Rate = 0.641
Stream 3: L2 Cache Miss Rate = 0.632
Stream 1: Accesses  = 141147
Stream 1: Misses  = 90259
Stream 2: Accesses  = 233631
Stream 2: Misses  = 149820
Stream 3: Accesses  = 374763
Stream 3: Misses  = 236708
Stream 1+2: Accesses  = 374778
Stream 1+2: Misses  = 240079
Stream 1+2+3: Accesses  = 749541
Stream 1+2+3: Misses  = 476787
Total Accesses  = 608394
MPKI-CORES
CORE_L2MPKI_0	0.207
CORE_L2MPKI_1	0.359
CORE_L2MPKI_2	0.361
CORE_L2MPKI_3	0.384
CORE_L2MPKI_4	0.367
CORE_L2MPKI_5	0.307
CORE_L2MPKI_6	0.256
CORE_L2MPKI_7	0.386
CORE_L2MPKI_8	0.362
CORE_L2MPKI_9	0.352
CORE_L2MPKI_10	0.382
CORE_L2MPKI_11	0.151
CORE_L2MPKI_12	0.358
CORE_L2MPKI_13	0.364
CORE_L2MPKI_14	0.308
CORE_L2MPKI_15	0.347
CORE_L2MPKI_16	0.372
CORE_L2MPKI_17	0.359
CORE_L2MPKI_18	0.104
CORE_L2MPKI_19	0.366
CORE_L2MPKI_20	1.395
CORE_L2MPKI_21	1.439
CORE_L2MPKI_22	1.440
CORE_L2MPKI_23	1.410
CORE_L2MPKI_24	1.415
CORE_L2MPKI_25	1.423
CORE_L2MPKI_26	1.432
CORE_L2MPKI_27	1.414
CORE_L2MPKI_28	1.418
CORE_L2MPKI_29	1.432
CORE_L2MPKI_30	1.422
CORE_L2MPKI_31	1.414
CORE_L2MPKI_32	1.396
CORE_L2MPKI_33	1.395
CORE_L2MPKI_34	1.417
CORE_L2MPKI_35	1.404
CORE_L2MPKI_36	1.426
CORE_L2MPKI_37	1.410
CORE_L2MPKI_38	1.386
CORE_L2MPKI_39	1.388
CORE_L2MPKI_40	1.376
CORE_L2MPKI_41	1.359
CORE_L2MPKI_42	1.361
CORE_L2MPKI_43	1.372
CORE_L2MPKI_44	1.375
CORE_L2MPKI_45	1.390
CORE_L2MPKI_46	1.400
CORE_L2MPKI_47	1.408
CORE_L2MPKI_48	1.368
CORE_L2MPKI_49	1.383
CORE_L2MPKI_50	1.366
CORE_L2MPKI_51	1.385
CORE_L2MPKI_52	1.376
CORE_L2MPKI_53	1.388
CORE_L2MPKI_54	1.396
CORE_L2MPKI_55	1.401
CORE_L2MPKI_56	1.389
CORE_L2MPKI_57	1.372
CORE_L2MPKI_58	1.390
CORE_L2MPKI_59	1.389
Avg_MPKI_Stream1= 0.323
Avg_MPKI_Stream2= 1.414
Avg_MPKI_Stream3= 1.382
MISSES-CORES
CORE_MISSES_0	2887
CORE_MISSES_1	5082
CORE_MISSES_2	5039
CORE_MISSES_3	5377
CORE_MISSES_4	5125
CORE_MISSES_5	4266
CORE_MISSES_6	3542
CORE_MISSES_7	5404
CORE_MISSES_8	5116
CORE_MISSES_9	4914
CORE_MISSES_10	5351
CORE_MISSES_11	2046
CORE_MISSES_12	5063
CORE_MISSES_13	5144
CORE_MISSES_14	4283
CORE_MISSES_15	4844
CORE_MISSES_16	5197
CORE_MISSES_17	5011
CORE_MISSES_18	1398
CORE_MISSES_19	5170
CORE_MISSES_20	7693
CORE_MISSES_21	7595
CORE_MISSES_22	7495
CORE_MISSES_23	7463
CORE_MISSES_24	7512
CORE_MISSES_25	7615
CORE_MISSES_26	7623
CORE_MISSES_27	7753
CORE_MISSES_28	7545
CORE_MISSES_29	7557
CORE_MISSES_30	7506
CORE_MISSES_31	7442
CORE_MISSES_32	7411
CORE_MISSES_33	7426
CORE_MISSES_34	7438
CORE_MISSES_35	7243
CORE_MISSES_36	7275
CORE_MISSES_37	7401
CORE_MISSES_38	7336
CORE_MISSES_39	7491
CORE_MISSES_40	7444
CORE_MISSES_41	7533
CORE_MISSES_42	7346
CORE_MISSES_43	7320
CORE_MISSES_44	7399
CORE_MISSES_45	7417
CORE_MISSES_46	7513
CORE_MISSES_47	7389
CORE_MISSES_48	7361
CORE_MISSES_49	7383
CORE_MISSES_50	7351
CORE_MISSES_51	7291
CORE_MISSES_52	7180
CORE_MISSES_53	7205
CORE_MISSES_54	7223
CORE_MISSES_55	7168
CORE_MISSES_56	7229
CORE_MISSES_57	7280
CORE_MISSES_58	7272
CORE_MISSES_59	7145
L2_MISSES = 386528
L2_total_cache_accesses = 608394
L2_total_cache_misses = 386528
L2_total_cache_miss_rate = 0.6353
L2_total_cache_pending_hits = 10622
L2_total_cache_reservation_fails = 185886
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4146
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 479
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 255782
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 117397
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 3303
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 392
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 3789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 184896
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 9002
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129939
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 26666
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 18807
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 852
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 413
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 37934
L2_cache_data_port_util = 0.202
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1746157
icnt_total_pkts_simt_to_mem=1793390
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =     451.8422
gpu_ipc_2 =     183.4424
gpu_ipc_3 =     183.4421
gpu_tot_sim_cycle_stream_1 = 618975
gpu_tot_sim_cycle_stream_2 = 618947
gpu_tot_sim_cycle_stream_3 = 618948
gpu_sim_insn_1 = 279679046
gpu_sim_insn_2 = 113541120
gpu_sim_insn_3 = 113541120
gpu_sim_cycle = 618978
gpu_sim_insn = 506761286
gpu_ipc =     818.7064
gpu_tot_sim_cycle = 618978
gpu_tot_sim_insn = 506761286
gpu_tot_ipc =     818.7064
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 2323387
gpu_stall_icnt2sh    = 249753
gpu_total_sim_rate=292756

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8472244
	L1I_total_cache_misses = 161997
	L1I_total_cache_miss_rate = 0.0191
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 55613
L1D_cache:
	L1D_cache_core[0]: Access = 4728, Miss = 4178, Miss_rate = 0.884, Pending_hits = 63, Reservation_fails = 81992
	L1D_cache_core[1]: Access = 10230, Miss = 8721, Miss_rate = 0.852, Pending_hits = 57, Reservation_fails = 238589
	L1D_cache_core[2]: Access = 8274, Miss = 7082, Miss_rate = 0.856, Pending_hits = 63, Reservation_fails = 193222
	L1D_cache_core[3]: Access = 9340, Miss = 7950, Miss_rate = 0.851, Pending_hits = 50, Reservation_fails = 206080
	L1D_cache_core[4]: Access = 10492, Miss = 8914, Miss_rate = 0.850, Pending_hits = 67, Reservation_fails = 238085
	L1D_cache_core[5]: Access = 6974, Miss = 5993, Miss_rate = 0.859, Pending_hits = 57, Reservation_fails = 153307
	L1D_cache_core[6]: Access = 5890, Miss = 5121, Miss_rate = 0.869, Pending_hits = 52, Reservation_fails = 133698
	L1D_cache_core[7]: Access = 10540, Miss = 8951, Miss_rate = 0.849, Pending_hits = 55, Reservation_fails = 231065
	L1D_cache_core[8]: Access = 9439, Miss = 8014, Miss_rate = 0.849, Pending_hits = 70, Reservation_fails = 213768
	L1D_cache_core[9]: Access = 8158, Miss = 6981, Miss_rate = 0.856, Pending_hits = 48, Reservation_fails = 190968
	L1D_cache_core[10]: Access = 10583, Miss = 9026, Miss_rate = 0.853, Pending_hits = 44, Reservation_fails = 235853
	L1D_cache_core[11]: Access = 3395, Miss = 3101, Miss_rate = 0.913, Pending_hits = 37, Reservation_fails = 39585
	L1D_cache_core[12]: Access = 9381, Miss = 7985, Miss_rate = 0.851, Pending_hits = 44, Reservation_fails = 215898
	L1D_cache_core[13]: Access = 10498, Miss = 8961, Miss_rate = 0.854, Pending_hits = 58, Reservation_fails = 236925
	L1D_cache_core[14]: Access = 7040, Miss = 6072, Miss_rate = 0.863, Pending_hits = 54, Reservation_fails = 157964
	L1D_cache_core[15]: Access = 8199, Miss = 7018, Miss_rate = 0.856, Pending_hits = 57, Reservation_fails = 202540
	L1D_cache_core[16]: Access = 9448, Miss = 8058, Miss_rate = 0.853, Pending_hits = 69, Reservation_fails = 216552
	L1D_cache_core[17]: Access = 8223, Miss = 7022, Miss_rate = 0.854, Pending_hits = 53, Reservation_fails = 190588
	L1D_cache_core[18]: Access = 2236, Miss = 2159, Miss_rate = 0.966, Pending_hits = 51, Reservation_fails = 18359
	L1D_cache_core[19]: Access = 9405, Miss = 8051, Miss_rate = 0.856, Pending_hits = 45, Reservation_fails = 217142
	L1D_cache_core[20]: Access = 12736, Miss = 10225, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 136010
	L1D_cache_core[21]: Access = 12256, Miss = 9835, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 148533
	L1D_cache_core[22]: Access = 12128, Miss = 9791, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 155799
	L1D_cache_core[23]: Access = 12352, Miss = 9943, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 149053
	L1D_cache_core[24]: Access = 12256, Miss = 9842, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 150051
	L1D_cache_core[25]: Access = 12384, Miss = 9964, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 147160
	L1D_cache_core[26]: Access = 12288, Miss = 9785, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 149018
	L1D_cache_core[27]: Access = 12672, Miss = 10229, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 144259
	L1D_cache_core[28]: Access = 12320, Miss = 9823, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 140584
	L1D_cache_core[29]: Access = 12256, Miss = 9827, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 144300
	L1D_cache_core[30]: Access = 12224, Miss = 9821, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 149261
	L1D_cache_core[31]: Access = 12224, Miss = 9765, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 139468
	L1D_cache_core[32]: Access = 12352, Miss = 9938, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 146282
	L1D_cache_core[33]: Access = 12288, Miss = 9803, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 146673
	L1D_cache_core[34]: Access = 12128, Miss = 9713, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 145633
	L1D_cache_core[35]: Access = 12128, Miss = 9751, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 150589
	L1D_cache_core[36]: Access = 11808, Miss = 9432, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 149790
	L1D_cache_core[37]: Access = 12224, Miss = 9765, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 144149
	L1D_cache_core[38]: Access = 12224, Miss = 9787, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 138202
	L1D_cache_core[39]: Access = 12512, Miss = 9915, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 134525
	L1D_cache_core[40]: Access = 12512, Miss = 10043, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 143707
	L1D_cache_core[41]: Access = 12832, Miss = 10408, Miss_rate = 0.811, Pending_hits = 0, Reservation_fails = 154118
	L1D_cache_core[42]: Access = 12512, Miss = 9985, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 153998
	L1D_cache_core[43]: Access = 12448, Miss = 10014, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 152510
	L1D_cache_core[44]: Access = 12448, Miss = 9966, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 150443
	L1D_cache_core[45]: Access = 12352, Miss = 9925, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 155165
	L1D_cache_core[46]: Access = 12448, Miss = 9913, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 147935
	L1D_cache_core[47]: Access = 12128, Miss = 9714, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 138060
	L1D_cache_core[48]: Access = 12480, Miss = 10006, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 138027
	L1D_cache_core[49]: Access = 12384, Miss = 9933, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 138853
	L1D_cache_core[50]: Access = 12512, Miss = 9908, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 143810
	L1D_cache_core[51]: Access = 12192, Miss = 9653, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 142948
	L1D_cache_core[52]: Access = 12096, Miss = 9702, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 148657
	L1D_cache_core[53]: Access = 12032, Miss = 9526, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 142496
	L1D_cache_core[54]: Access = 12000, Miss = 9508, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 146231
	L1D_cache_core[55]: Access = 11904, Miss = 9466, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 137865
	L1D_cache_core[56]: Access = 12032, Miss = 9552, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 138323
	L1D_cache_core[57]: Access = 12320, Miss = 9816, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 143408
	L1D_cache_core[58]: Access = 12192, Miss = 9771, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 147269
	L1D_cache_core[59]: Access = 11936, Miss = 9515, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 148196
	L1D_total_cache_accesses = 653993
	L1D_total_cache_misses = 532636
	L1D_total_cache_miss_rate = 0.8144
	L1D_total_cache_pending_hits = 1094
	L1D_total_cache_reservation_fails = 9433538
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 288360
	L1C_total_cache_misses = 1912
	L1C_total_cache_miss_rate = 0.0066
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 4075357
	L1T_total_cache_misses = 3978
	L1T_total_cache_miss_rate = 0.0010
	L1T_total_cache_pending_hits = 4071379
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 22021
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1094
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 280803
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2917065
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 286448
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1912
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 4071379
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 3978
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 98242
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 251833
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6516473
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8310247
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 161997
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55613
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
30313, 28513, 30313, 28513, 30313, 28513, 30313, 28513, 29820, 28020, 29820, 28020, 29820, 28020, 29820, 28020, 
gpgpu_n_tot_thrd_icount = 526476608
gpgpu_n_tot_w_icount = 16452394
gpgpu_n_stall_shd_mem = 13222993
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 280803
gpgpu_n_mem_write_global = 350074
gpgpu_n_mem_texture = 3978
gpgpu_n_mem_const = 100
gpgpu_n_load_insn  = 8749572
gpgpu_n_store_insn = 9371877
gpgpu_n_shmem_insn = 58570128
gpgpu_n_tex_insn = 13799808
gpgpu_n_const_mem_insn = 6881280
gpgpu_n_param_mem_insn = 2311392
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14256
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9516395
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16354608	W0_Idle:9295994	W0_Scoreboard:30965918	W1:8470	W2:9504	W3:28512	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:83952	W17:0	W18:14256	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:2138400	W29:2280960	W30:0	W31:0	W32:11888372
Warp Occupancy Distribution:
Stall:7673922	W0_Idle:3332166	W0_Scoreboard:3972234	W1:8470	W2:9504	W3:28512	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:83952	W17:0	W18:14256	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:2138400	W29:2280960	W30:0	W31:0	W32:4792052
Warp Occupancy Distribution:
Stall:4295927	W0_Idle:3081620	W0_Scoreboard:13393905	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3548160
warp_utilization0: 0.225163
warp_utilization1: 0.384480
warp_utilization2: 0.145897
traffic_breakdown_coretomem[CONST_ACC_R] = 800 {8:100,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2246424 {8:280803,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 43606160 {40:25786,72:23882,136:300406,}
traffic_breakdown_coretomem[INST_ACC_R] = 165416 {8:20677,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 31824 {8:3978,}
traffic_breakdown_memtocore[CONST_ACC_R] = 7200 {72:100,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 38185808 {136:280778,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2800216 {8:350027,}
traffic_breakdown_memtocore[INST_ACC_R] = 2809352 {136:20657,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 541008 {136:3978,}
maxmrqlatency = 1075 
maxdqlatency = 0 
maxmflatency = 3860 
averagemflatency = 693 
averagemflatency_1 = 839 
averagemflatency_2= 648 
averagemflatency_3 = 652 
averagemrqlatency_1 = 70 
averagemrqlatency_2 = 55 
averagemrqlatency_3 = 58 
max_icnt2mem_latency = 3127 
max_icnt2sh_latency = 618977 
mrq_lat_table:224049 	11891 	19038 	33640 	86293 	126944 	148122 	91300 	22222 	1734 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	846 	648 	548 	54530 	187198 	279561 	106922 	4629 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	92284 	42277 	39746 	74455 	150746 	144130 	87984 	23518 	487 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	156050 	125281 	3504 	21 	0 	0 	0 	0 	0 	0 	5120 	11292 	17523 	36746 	74709 	147971 	56665 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	5 	1 	8 	87 	260 	662 	212 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        27        24        29        44        42        29        43        28        23        43        37        34        32        32        27 
dram[1]:        27        26        27        29        44        42        30        34        27        20        45        39        32        32        34        38 
dram[2]:        30        27        19        18        45        37        27        22        25        19        39        38        32        32        29        40 
dram[3]:        29        30        49        25        41        44        30        23        19        19        48        44        32        32        39        43 
dram[4]:        29        26        26        28        39        41        26        24        26        23        46        34        32        32        36        42 
dram[5]:        30        26        38        33        42        44        25        47        24        26        44        29        40        32        26        38 
maximum service time to same row:
dram[0]:      6275      6720      8072      6568      7101      6754      6690      6176      7061      7212      7447      6367     10696     10538      6629      6610 
dram[1]:      5900      6038      8379      5977      6901      7039      6848      6537      6852      7400      7082      7240     10590     10481      6555      6602 
dram[2]:      6574      5870      8386      5288      6838      6591      6398      6500      6786      6863      6709      6899     10722     10483      6527      6926 
dram[3]:      6532      4285      8311      5495      6894      6825      6856      6556      7503      7232      7537      6922     10658     10526      6731      6772 
dram[4]:      6763      5792      7603      5182      6968      7042      6448      6666      7016      7417      7614      7151     10566     10575      6485      7063 
dram[5]:      6527      7103      7599      5218      6468      7010      6791      6965      6577      7113      7423      7255     10386     10631      7093      6722 
average row accesses per activate:
dram[0]:  1.986260  1.978524  2.010398  1.992717  2.093305  2.151704  2.087287  2.080755  1.990821  1.974913  2.010078  2.030594  2.125910  2.092109  2.112576  2.158248 
dram[1]:  1.976042  1.943700  2.031844  2.027756  2.125700  2.158480  2.022942  2.096006  1.987865  1.962222  2.000000  2.050128  2.062402  2.129560  2.129728  2.096968 
dram[2]:  1.982557  1.957206  2.018381  1.967630  2.217295  2.157709  2.066823  2.061789  1.996006  2.002760  2.014865  2.062757  2.097296  2.079315  2.116856  2.118997 
dram[3]:  1.989511  1.953922  2.038452  2.020061  2.135648  2.152954  2.094186  2.136805  2.000998  1.969667  2.035369  2.063190  2.108466  2.055628  2.144079  2.138985 
dram[4]:  1.956757  1.978934  1.956522  1.976564  2.108366  2.145269  2.037551  2.096164  2.000499  1.980688  2.024026  2.049130  2.108316  2.049405  2.106422  2.183474 
dram[5]:  1.947730  1.998753  1.984492  1.989500  2.158279  2.151197  2.044668  2.094548  1.964550  1.966667  2.011803  2.036350  2.071635  2.046095  2.134404  2.131117 
average row locality = 765241/373063 = 2.051238
average row locality_1 = 372319/207036 = 1.798330
average row locality_2 = 199983/82689 = 2.418496
average row locality_3 = 192939/83338 = 2.315138
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4350      4421      4338      4343      4364      4394      4348      4334      4405      4349      4359      4408      4279      4324      4415      4432 
dram[1]:      4331      4378      4322      4373      4393      4396      4325      4323      4408      4337      4410      4405      4295      4338      4405      4423 
dram[2]:      4368      4361      4318      4360      4430      4365      4347      4366      4375      4377      4369      4404      4300      4292      4428      4426 
dram[3]:      4374      4370      4315      4368      4425      4400      4352      4322      4397      4372      4375      4418      4350      4298      4424      4446 
dram[4]:      4368      4390      4331      4335      4369      4417      4309      4374      4402      4393      4377      4392      4346      4320      4426      4436 
dram[5]:      4344      4420      4353      4373      4403      4422      4322      4346      4374      4403      4387      4395      4286      4383      4367      4422 
total reads: 419602
bank skew: 4446/4279 = 1.04
chip skew: 70006/69862 = 1.00
number of total write accesses:
dram[0]:      3601      3594      3589      3592      3580      3563      3615      3602      3620      3602      3619      3623      3606      3603      3598      3601 
dram[1]:      3588      3597      3590      3590      3572      3558      3611      3602      3619      3610      3622      3611      3604      3601      3590      3600 
dram[2]:      3588      3597      3588      3603      3570      3584      3602      3609      3621      3604      3628      3616      3612      3599      3597      3605 
dram[3]:      3592      3602      3584      3587      3573      3581      3608      3597      3621      3615      3624      3614      3620      3610      3597      3603 
dram[4]:      3596      3595      3589      3593      3571      3588      3613      3604      3616      3607      3626      3616      3615      3603      3610      3597 
dram[5]:      3593      3593      3581      3585      3574      3574      3597      3607      3606      3621      3624      3616      3609      3607      3605      3591 
total reads: 345646
bank skew: 3628/3558 = 1.02
chip skew: 57639/57565 = 1.00
average mf latency per bank:
dram[0]:        561       573       545       557       573       591       572       592       555       572       557       575       558       568       573       591
dram[1]:        564       579       548       565       583       600       578       584       560       573       569       583       564       577       581       593
dram[2]:        550       547       538       539       568       582       566       567       544       551       544       557       547       552       568       576
dram[3]:        576       559       563       557       590       586       588       578       572       566       575       570       573       557       594       581
dram[4]:        589       596       578       582       602       614       608       610       588       590       587       596       589       591       611       612
dram[5]:        574       568       560       560       592       597       586       578       572       567       578       577       563       567       583       597
maximum mf latency per bank:
dram[0]:       2537      3339      3094      2798      3030      2912      3264      3405      3122      3443      2718      3400      2883      3029      3364      3271
dram[1]:       2895      2962      3482      3028      3501      3124      3860      3055      3033      2761      2911      2715      2628      3071      3215      2767
dram[2]:       2946      2929      2769      2756      3394      3099      3326      2967      2815      2974      2774      2768      2855      2543      3232      2862
dram[3]:       3267      3080      3757      3060      3597      2946      3326      3337      3233      2657      3254      3094      2732      2888      3275      3053
dram[4]:       3257      3308      3208      3591      3016      3043      3293      3411      3184      3119      3212      3181      2928      3784      3382      3746
dram[5]:       3020      3227      3063      2928      2984      3209      3066      2989      2749      2955      3313      3105      2481      3254      3530      2730
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=817050 n_nop=443594 n_act=62095 n_pre=62079 n_req=95131 n_req_1=29559 n_req_2=33486 n_req_3=32086 n_rd=139720 n_write=109562 bw_util=0.4519 bw_util_1=0.1309 bw_util_2=0.1639 bw_util_3=0.1571 blp=8.693313 blp_1= 3.049434 blp_2= 2.801134 blp_3= 2.765695
 n_activity=750688 dram_eff=0.4918 dram_eff_1=0.1424 dram_eff_2=0.1784 dram_eff_3=0.171
bk0: 8700a 443596i bk1: 8842a 429205i bk2: 8676a 429307i bk3: 8686a 420764i bk4: 8726a 409793i bk5: 8786a 405238i bk6: 8694a 399614i bk7: 8668a 394739i bk8: 8810a 444398i bk9: 8698a 427267i bk10: 8718a 419318i bk11: 8816a 412073i bk12: 8558a 420589i bk13: 8648a 406213i bk14: 8830a 392079i bk15: 8864a 382539i 
bw_dist = 0.131	0.164	0.157	0.467	0.081
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.3445
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=817050 n_nop=443412 n_act=62219 n_pre=62203 n_req=95088 n_req_1=29555 n_req_2=33309 n_req_3=32224 n_rd=139722 n_write=109494 bw_util=0.4517 bw_util_1=0.1309 bw_util_2=0.1631 bw_util_3=0.1578 blp=8.682889 blp_1= 3.066975 blp_2= 2.804339 blp_3= 2.760759
 n_activity=750889 dram_eff=0.4915 dram_eff_1=0.1424 dram_eff_2=0.1774 dram_eff_3=0.1717
bk0: 8660a 447241i bk1: 8756a 427488i bk2: 8644a 434252i bk3: 8746a 414463i bk4: 8786a 415745i bk5: 8792a 397748i bk6: 8650a 401783i bk7: 8646a 396018i bk8: 8816a 439352i bk9: 8674a 428156i bk10: 8820a 426486i bk11: 8810a 414671i bk12: 8590a 415145i bk13: 8676a 409761i bk14: 8810a 392096i bk15: 8846a 384044i 
bw_dist = 0.131	0.163	0.158	0.467	0.081
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.274
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=817050 n_nop=443579 n_act=62044 n_pre=62029 n_req=95138 n_req_1=29490 n_req_2=33578 n_req_3=32070 n_rd=139770 n_write=109628 bw_util=0.452 bw_util_1=0.1306 bw_util_2=0.1644 bw_util_3=0.157 blp=8.715957 blp_1= 3.059594 blp_2= 2.821829 blp_3= 2.768810
 n_activity=750567 dram_eff=0.4921 dram_eff_1=0.1422 dram_eff_2=0.1789 dram_eff_3=0.1709
bk0: 8736a 443406i bk1: 8722a 429811i bk2: 8636a 430067i bk3: 8720a 415699i bk4: 8860a 411720i bk5: 8730a 402072i bk6: 8694a 401299i bk7: 8732a 386199i bk8: 8750a 435066i bk9: 8754a 429111i bk10: 8738a 425167i bk11: 8808a 413012i bk12: 8598a 417555i bk13: 8584a 408898i bk14: 8856a 391502i bk15: 8852a 381571i 
bw_dist = 0.131	0.164	0.157	0.467	0.081
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.2464
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=817050 n_nop=443736 n_act=61872 n_pre=61856 n_req=95377 n_req_1=29675 n_req_2=33421 n_req_3=32281 n_rd=140012 n_write=109574 bw_util=0.453 bw_util_1=0.1314 bw_util_2=0.1636 bw_util_3=0.158 blp=8.708797 blp_1= 3.090372 blp_2= 2.789173 blp_3= 2.767039
 n_activity=751069 dram_eff=0.4928 dram_eff_1=0.1429 dram_eff_2=0.178 dram_eff_3=0.1719
bk0: 8748a 446145i bk1: 8740a 430565i bk2: 8630a 432364i bk3: 8736a 414344i bk4: 8850a 409778i bk5: 8800a 401678i bk6: 8704a 397786i bk7: 8644a 392293i bk8: 8794a 437432i bk9: 8744a 429957i bk10: 8750a 426620i bk11: 8836a 414689i bk12: 8700a 408602i bk13: 8596a 409159i bk14: 8848a 391159i bk15: 8892a 381722i 
bw_dist = 0.131	0.164	0.158	0.466	0.081
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.3029
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=817050 n_nop=442696 n_act=62398 n_pre=62383 n_req=95372 n_req_1=29604 n_req_2=33565 n_req_3=32203 n_rd=139963 n_write=109610 bw_util=0.453 bw_util_1=0.1311 bw_util_2=0.1643 bw_util_3=0.1577 blp=8.771132 blp_1= 3.096606 blp_2= 2.832163 blp_3= 2.796274
 n_activity=749279 dram_eff=0.494 dram_eff_1=0.1429 dram_eff_2=0.1792 dram_eff_3=0.1719
bk0: 8735a 439245i bk1: 8780a 428744i bk2: 8660a 426285i bk3: 8670a 418378i bk4: 8736a 413063i bk5: 8832a 397849i bk6: 8618a 394388i bk7: 8748a 386501i bk8: 8804a 437523i bk9: 8786a 426088i bk10: 8754a 421384i bk11: 8784a 413780i bk12: 8692a 417096i bk13: 8640a 403169i bk14: 8852a 387746i bk15: 8872a 382458i 
bw_dist = 0.131	0.164	0.158	0.464	0.083
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.4956
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=817050 n_nop=442719 n_act=62434 n_pre=62418 n_req=95366 n_req_1=29712 n_req_2=33332 n_req_3=32322 n_rd=140000 n_write=109479 bw_util=0.453 bw_util_1=0.1315 bw_util_2=0.1632 bw_util_3=0.1582 blp=8.712298 blp_1= 3.094137 blp_2= 2.785389 blp_3= 2.764262
 n_activity=751589 dram_eff=0.4924 dram_eff_1=0.143 dram_eff_2=0.1774 dram_eff_3=0.172
bk0: 8688a 438917i bk1: 8840a 426748i bk2: 8706a 427196i bk3: 8746a 416609i bk4: 8806a 411859i bk5: 8844a 398672i bk6: 8644a 400117i bk7: 8692a 391574i bk8: 8748a 439784i bk9: 8806a 427884i bk10: 8774a 419831i bk11: 8790a 415365i bk12: 8572a 413987i bk13: 8766a 405214i bk14: 8734a 394534i bk15: 8844a 382667i 
bw_dist = 0.132	0.163	0.158	0.467	0.080
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.3678

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53842, Miss = 34859, Miss_rate = 0.647, Pending_hits = 879, Reservation_fails = 15325
L2_cache_bank[1]: Access = 54256, Miss = 35008, Miss_rate = 0.645, Pending_hits = 866, Reservation_fails = 21321
L2_cache_bank[2]: Access = 53995, Miss = 34890, Miss_rate = 0.646, Pending_hits = 869, Reservation_fails = 12265
L2_cache_bank[3]: Access = 54207, Miss = 34976, Miss_rate = 0.645, Pending_hits = 878, Reservation_fails = 18707
L2_cache_bank[4]: Access = 54603, Miss = 34939, Miss_rate = 0.640, Pending_hits = 870, Reservation_fails = 11706
L2_cache_bank[5]: Access = 54276, Miss = 34952, Miss_rate = 0.644, Pending_hits = 889, Reservation_fails = 18361
L2_cache_bank[6]: Access = 54679, Miss = 35014, Miss_rate = 0.640, Pending_hits = 872, Reservation_fails = 12551
L2_cache_bank[7]: Access = 54343, Miss = 34996, Miss_rate = 0.644, Pending_hits = 922, Reservation_fails = 19416
L2_cache_bank[8]: Access = 54995, Miss = 34928, Miss_rate = 0.635, Pending_hits = 921, Reservation_fails = 21150
L2_cache_bank[9]: Access = 55249, Miss = 35058, Miss_rate = 0.635, Pending_hits = 942, Reservation_fails = 21814
L2_cache_bank[10]: Access = 55566, Miss = 34839, Miss_rate = 0.627, Pending_hits = 936, Reservation_fails = 19581
L2_cache_bank[11]: Access = 55568, Miss = 35168, Miss_rate = 0.633, Pending_hits = 980, Reservation_fails = 21877
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 53842, Miss = 34859 (0.647), PendingHit = 879 (0.0163)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 54256, Miss = 35008 (0.645), PendingHit = 866 (0.016)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 53995, Miss = 34890 (0.646), PendingHit = 869 (0.0161)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 54207, Miss = 34976 (0.645), PendingHit = 878 (0.0162)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 54603, Miss = 34939 (0.64), PendingHit = 870 (0.0159)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 54276, Miss = 34952 (0.644), PendingHit = 889 (0.0164)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 54679, Miss = 35014 (0.64), PendingHit = 872 (0.0159)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 54343, Miss = 34996 (0.644), PendingHit = 922 (0.017)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 54995, Miss = 34928 (0.635), PendingHit = 921 (0.0167)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 55249, Miss = 35058 (0.635), PendingHit = 942 (0.0171)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 55566, Miss = 34839 (0.627), PendingHit = 936 (0.0168)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 55568, Miss = 35168 (0.633), PendingHit = 980 (0.0176)
L2 Cache Total Miss Rate = 0.640
Stream 1: L2 Cache Miss Rate = 0.643
Stream 2: L2 Cache Miss Rate = 0.647
Stream 3: L2 Cache Miss Rate = 0.636
Stream 1: Accesses  = 154975
Stream 1: Misses  = 99695
Stream 2: Accesses  = 250304
Stream 2: Misses  = 161886
Stream 3: Accesses  = 405275
Stream 3: Misses  = 257741
Stream 1+2: Accesses  = 405279
Stream 1+2: Misses  = 261581
Stream 1+2+3: Accesses  = 810554
Stream 1+2+3: Misses  = 519322
Total Accesses  = 655579
MPKI-CORES
CORE_L2MPKI_0	0.207
CORE_L2MPKI_1	0.449
CORE_L2MPKI_2	0.362
CORE_L2MPKI_3	0.410
CORE_L2MPKI_4	0.457
CORE_L2MPKI_5	0.307
CORE_L2MPKI_6	0.256
CORE_L2MPKI_7	0.462
CORE_L2MPKI_8	0.410
CORE_L2MPKI_9	0.358
CORE_L2MPKI_10	0.460
CORE_L2MPKI_11	0.151
CORE_L2MPKI_12	0.406
CORE_L2MPKI_13	0.452
CORE_L2MPKI_14	0.308
CORE_L2MPKI_15	0.359
CORE_L2MPKI_16	0.413
CORE_L2MPKI_17	0.362
CORE_L2MPKI_18	0.104
CORE_L2MPKI_19	0.409
CORE_L2MPKI_20	1.412
CORE_L2MPKI_21	1.449
CORE_L2MPKI_22	1.454
CORE_L2MPKI_23	1.424
CORE_L2MPKI_24	1.430
CORE_L2MPKI_25	1.434
CORE_L2MPKI_26	1.444
CORE_L2MPKI_27	1.425
CORE_L2MPKI_28	1.431
CORE_L2MPKI_29	1.443
CORE_L2MPKI_30	1.434
CORE_L2MPKI_31	1.425
CORE_L2MPKI_32	1.406
CORE_L2MPKI_33	1.410
CORE_L2MPKI_34	1.430
CORE_L2MPKI_35	1.415
CORE_L2MPKI_36	1.440
CORE_L2MPKI_37	1.418
CORE_L2MPKI_38	1.398
CORE_L2MPKI_39	1.397
CORE_L2MPKI_40	1.384
CORE_L2MPKI_41	1.370
CORE_L2MPKI_42	1.372
CORE_L2MPKI_43	1.383
CORE_L2MPKI_44	1.384
CORE_L2MPKI_45	1.405
CORE_L2MPKI_46	1.405
CORE_L2MPKI_47	1.416
CORE_L2MPKI_48	1.377
CORE_L2MPKI_49	1.393
CORE_L2MPKI_50	1.379
CORE_L2MPKI_51	1.398
CORE_L2MPKI_52	1.389
CORE_L2MPKI_53	1.402
CORE_L2MPKI_54	1.404
CORE_L2MPKI_55	1.411
CORE_L2MPKI_56	1.401
CORE_L2MPKI_57	1.375
CORE_L2MPKI_58	1.396
CORE_L2MPKI_59	1.398
Avg_MPKI_Stream1= 0.355
Avg_MPKI_Stream2= 1.426
Avg_MPKI_Stream3= 1.392
MISSES-CORES
CORE_MISSES_0	2887
CORE_MISSES_1	6387
CORE_MISSES_2	5055
CORE_MISSES_3	5743
CORE_MISSES_4	6429
CORE_MISSES_5	4266
CORE_MISSES_6	3542
CORE_MISSES_7	6496
CORE_MISSES_8	5822
CORE_MISSES_9	4999
CORE_MISSES_10	6477
CORE_MISSES_11	2046
CORE_MISSES_12	5765
CORE_MISSES_13	6441
CORE_MISSES_14	4283
CORE_MISSES_15	5012
CORE_MISSES_16	5788
CORE_MISSES_17	5050
CORE_MISSES_18	1398
CORE_MISSES_19	5809
CORE_MISSES_20	8306
CORE_MISSES_21	8205
CORE_MISSES_22	8146
CORE_MISSES_23	8124
CORE_MISSES_24	8095
CORE_MISSES_25	8207
CORE_MISSES_26	8198
CORE_MISSES_27	8340
CORE_MISSES_28	8145
CORE_MISSES_29	8173
CORE_MISSES_30	8096
CORE_MISSES_31	8049
CORE_MISSES_32	8025
CORE_MISSES_33	8007
CORE_MISSES_34	8012
CORE_MISSES_35	7927
CORE_MISSES_36	7854
CORE_MISSES_37	8006
CORE_MISSES_38	7893
CORE_MISSES_39	8078
CORE_MISSES_40	7999
CORE_MISSES_41	8120
CORE_MISSES_42	7931
CORE_MISSES_43	7956
CORE_MISSES_44	7962
CORE_MISSES_45	8020
CORE_MISSES_46	8081
CORE_MISSES_47	7932
CORE_MISSES_48	7939
CORE_MISSES_49	7968
CORE_MISSES_50	7974
CORE_MISSES_51	7872
CORE_MISSES_52	7762
CORE_MISSES_53	7793
CORE_MISSES_54	7786
CORE_MISSES_55	7762
CORE_MISSES_56	7789
CORE_MISSES_57	7828
CORE_MISSES_58	7862
CORE_MISSES_59	7710
L2_MISSES = 419627
L2_total_cache_accesses = 655579
L2_total_cache_misses = 419627
L2_total_cache_miss_rate = 0.6401
L2_total_cache_pending_hits = 10824
L2_total_cache_reservation_fails = 214074
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4233
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 479
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 276085
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 139007
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 3303
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 392
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 3789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 198162
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 9161
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 142720
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 31008
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 19338
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 895
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 428
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 40170
L2_cache_data_port_util = 0.199
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1877392
icnt_total_pkts_simt_to_mem=1930806
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =     451.8422
gpu_ipc_2 =     183.4424
gpu_ipc_3 =     183.4421
gpu_tot_sim_cycle_stream_1 = 618975
gpu_tot_sim_cycle_stream_2 = 618947
gpu_tot_sim_cycle_stream_3 = 618948
gpu_sim_insn_1 = 279679046
gpu_sim_insn_2 = 113541120
gpu_sim_insn_3 = 113541120
gpu_sim_cycle = 618978
gpu_sim_insn = 506761286
gpu_ipc =     818.7064
gpu_tot_sim_cycle = 618978
gpu_tot_sim_insn = 506761286
gpu_tot_ipc =     818.7064
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 2323387
gpu_stall_icnt2sh    = 249753
gpu_total_sim_rate=292756

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8472244
	L1I_total_cache_misses = 161997
	L1I_total_cache_miss_rate = 0.0191
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 55613
L1D_cache:
	L1D_cache_core[0]: Access = 4728, Miss = 4178, Miss_rate = 0.884, Pending_hits = 63, Reservation_fails = 81992
	L1D_cache_core[1]: Access = 10230, Miss = 8721, Miss_rate = 0.852, Pending_hits = 57, Reservation_fails = 238589
	L1D_cache_core[2]: Access = 8274, Miss = 7082, Miss_rate = 0.856, Pending_hits = 63, Reservation_fails = 193222
	L1D_cache_core[3]: Access = 9340, Miss = 7950, Miss_rate = 0.851, Pending_hits = 50, Reservation_fails = 206080
	L1D_cache_core[4]: Access = 10492, Miss = 8914, Miss_rate = 0.850, Pending_hits = 67, Reservation_fails = 238085
	L1D_cache_core[5]: Access = 6974, Miss = 5993, Miss_rate = 0.859, Pending_hits = 57, Reservation_fails = 153307
	L1D_cache_core[6]: Access = 5890, Miss = 5121, Miss_rate = 0.869, Pending_hits = 52, Reservation_fails = 133698
	L1D_cache_core[7]: Access = 10540, Miss = 8951, Miss_rate = 0.849, Pending_hits = 55, Reservation_fails = 231065
	L1D_cache_core[8]: Access = 9439, Miss = 8014, Miss_rate = 0.849, Pending_hits = 70, Reservation_fails = 213768
	L1D_cache_core[9]: Access = 8158, Miss = 6981, Miss_rate = 0.856, Pending_hits = 48, Reservation_fails = 190968
	L1D_cache_core[10]: Access = 10583, Miss = 9026, Miss_rate = 0.853, Pending_hits = 44, Reservation_fails = 235853
	L1D_cache_core[11]: Access = 3395, Miss = 3101, Miss_rate = 0.913, Pending_hits = 37, Reservation_fails = 39585
	L1D_cache_core[12]: Access = 9381, Miss = 7985, Miss_rate = 0.851, Pending_hits = 44, Reservation_fails = 215898
	L1D_cache_core[13]: Access = 10498, Miss = 8961, Miss_rate = 0.854, Pending_hits = 58, Reservation_fails = 236925
	L1D_cache_core[14]: Access = 7040, Miss = 6072, Miss_rate = 0.863, Pending_hits = 54, Reservation_fails = 157964
	L1D_cache_core[15]: Access = 8199, Miss = 7018, Miss_rate = 0.856, Pending_hits = 57, Reservation_fails = 202540
	L1D_cache_core[16]: Access = 9448, Miss = 8058, Miss_rate = 0.853, Pending_hits = 69, Reservation_fails = 216552
	L1D_cache_core[17]: Access = 8223, Miss = 7022, Miss_rate = 0.854, Pending_hits = 53, Reservation_fails = 190588
	L1D_cache_core[18]: Access = 2236, Miss = 2159, Miss_rate = 0.966, Pending_hits = 51, Reservation_fails = 18359
	L1D_cache_core[19]: Access = 9405, Miss = 8051, Miss_rate = 0.856, Pending_hits = 45, Reservation_fails = 217142
	L1D_cache_core[20]: Access = 12736, Miss = 10225, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 136010
	L1D_cache_core[21]: Access = 12256, Miss = 9835, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 148533
	L1D_cache_core[22]: Access = 12128, Miss = 9791, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 155799
	L1D_cache_core[23]: Access = 12352, Miss = 9943, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 149053
	L1D_cache_core[24]: Access = 12256, Miss = 9842, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 150051
	L1D_cache_core[25]: Access = 12384, Miss = 9964, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 147160
	L1D_cache_core[26]: Access = 12288, Miss = 9785, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 149018
	L1D_cache_core[27]: Access = 12672, Miss = 10229, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 144259
	L1D_cache_core[28]: Access = 12320, Miss = 9823, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 140584
	L1D_cache_core[29]: Access = 12256, Miss = 9827, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 144300
	L1D_cache_core[30]: Access = 12224, Miss = 9821, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 149261
	L1D_cache_core[31]: Access = 12224, Miss = 9765, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 139468
	L1D_cache_core[32]: Access = 12352, Miss = 9938, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 146282
	L1D_cache_core[33]: Access = 12288, Miss = 9803, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 146673
	L1D_cache_core[34]: Access = 12128, Miss = 9713, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 145633
	L1D_cache_core[35]: Access = 12128, Miss = 9751, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 150589
	L1D_cache_core[36]: Access = 11808, Miss = 9432, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 149790
	L1D_cache_core[37]: Access = 12224, Miss = 9765, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 144149
	L1D_cache_core[38]: Access = 12224, Miss = 9787, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 138202
	L1D_cache_core[39]: Access = 12512, Miss = 9915, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 134525
	L1D_cache_core[40]: Access = 12512, Miss = 10043, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 143707
	L1D_cache_core[41]: Access = 12832, Miss = 10408, Miss_rate = 0.811, Pending_hits = 0, Reservation_fails = 154118
	L1D_cache_core[42]: Access = 12512, Miss = 9985, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 153998
	L1D_cache_core[43]: Access = 12448, Miss = 10014, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 152510
	L1D_cache_core[44]: Access = 12448, Miss = 9966, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 150443
	L1D_cache_core[45]: Access = 12352, Miss = 9925, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 155165
	L1D_cache_core[46]: Access = 12448, Miss = 9913, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 147935
	L1D_cache_core[47]: Access = 12128, Miss = 9714, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 138060
	L1D_cache_core[48]: Access = 12480, Miss = 10006, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 138027
	L1D_cache_core[49]: Access = 12384, Miss = 9933, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 138853
	L1D_cache_core[50]: Access = 12512, Miss = 9908, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 143810
	L1D_cache_core[51]: Access = 12192, Miss = 9653, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 142948
	L1D_cache_core[52]: Access = 12096, Miss = 9702, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 148657
	L1D_cache_core[53]: Access = 12032, Miss = 9526, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 142496
	L1D_cache_core[54]: Access = 12000, Miss = 9508, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 146231
	L1D_cache_core[55]: Access = 11904, Miss = 9466, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 137865
	L1D_cache_core[56]: Access = 12032, Miss = 9552, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 138323
	L1D_cache_core[57]: Access = 12320, Miss = 9816, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 143408
	L1D_cache_core[58]: Access = 12192, Miss = 9771, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 147269
	L1D_cache_core[59]: Access = 11936, Miss = 9515, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 148196
	L1D_total_cache_accesses = 653993
	L1D_total_cache_misses = 532636
	L1D_total_cache_miss_rate = 0.8144
	L1D_total_cache_pending_hits = 1094
	L1D_total_cache_reservation_fails = 9433538
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 288360
	L1C_total_cache_misses = 1912
	L1C_total_cache_miss_rate = 0.0066
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 4075357
	L1T_total_cache_misses = 3978
	L1T_total_cache_miss_rate = 0.0010
	L1T_total_cache_pending_hits = 4071379
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 22021
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1094
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 280803
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2917065
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 286448
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1912
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 4071379
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 3978
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 98242
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 251833
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6516473
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8310247
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 161997
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55613
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
30313, 28513, 30313, 28513, 30313, 28513, 30313, 28513, 29820, 28020, 29820, 28020, 29820, 28020, 29820, 28020, 
gpgpu_n_tot_thrd_icount = 526476608
gpgpu_n_tot_w_icount = 16452394
gpgpu_n_stall_shd_mem = 13222993
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 280803
gpgpu_n_mem_write_global = 350074
gpgpu_n_mem_texture = 3978
gpgpu_n_mem_const = 100
gpgpu_n_load_insn  = 8749572
gpgpu_n_store_insn = 9371877
gpgpu_n_shmem_insn = 58570128
gpgpu_n_tex_insn = 13799808
gpgpu_n_const_mem_insn = 6881280
gpgpu_n_param_mem_insn = 2311392
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14256
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9516395
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16354608	W0_Idle:9295994	W0_Scoreboard:30965918	W1:8470	W2:9504	W3:28512	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:83952	W17:0	W18:14256	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:2138400	W29:2280960	W30:0	W31:0	W32:11888372
Warp Occupancy Distribution:
Stall:7673922	W0_Idle:3332166	W0_Scoreboard:3972234	W1:8470	W2:9504	W3:28512	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:83952	W17:0	W18:14256	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:2138400	W29:2280960	W30:0	W31:0	W32:4792052
Warp Occupancy Distribution:
Stall:4295927	W0_Idle:3081620	W0_Scoreboard:13393905	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3548160
warp_utilization0: 0.225163
warp_utilization1: 0.384480
warp_utilization2: 0.145897
traffic_breakdown_coretomem[CONST_ACC_R] = 800 {8:100,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2246424 {8:280803,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 43606160 {40:25786,72:23882,136:300406,}
traffic_breakdown_coretomem[INST_ACC_R] = 165416 {8:20677,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 31824 {8:3978,}
traffic_breakdown_memtocore[CONST_ACC_R] = 7200 {72:100,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 38185808 {136:280778,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2800216 {8:350027,}
traffic_breakdown_memtocore[INST_ACC_R] = 2809352 {136:20657,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 541008 {136:3978,}
maxmrqlatency = 1075 
maxdqlatency = 0 
maxmflatency = 3860 
averagemflatency = 693 
averagemflatency_1 = 839 
averagemflatency_2= 648 
averagemflatency_3 = 652 
averagemrqlatency_1 = 70 
averagemrqlatency_2 = 55 
averagemrqlatency_3 = 58 
max_icnt2mem_latency = 3127 
max_icnt2sh_latency = 618977 
mrq_lat_table:224049 	11891 	19038 	33640 	86293 	126944 	148122 	91300 	22222 	1734 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	846 	648 	548 	54530 	187198 	279561 	106922 	4629 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	92284 	42277 	39746 	74455 	150746 	144130 	87984 	23518 	487 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	156050 	125281 	3504 	21 	0 	0 	0 	0 	0 	0 	5120 	11292 	17523 	36746 	74709 	147971 	56665 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	5 	1 	8 	87 	260 	662 	212 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        27        24        29        44        42        29        43        28        23        43        37        34        32        32        27 
dram[1]:        27        26        27        29        44        42        30        34        27        20        45        39        32        32        34        38 
dram[2]:        30        27        19        18        45        37        27        22        25        19        39        38        32        32        29        40 
dram[3]:        29        30        49        25        41        44        30        23        19        19        48        44        32        32        39        43 
dram[4]:        29        26        26        28        39        41        26        24        26        23        46        34        32        32        36        42 
dram[5]:        30        26        38        33        42        44        25        47        24        26        44        29        40        32        26        38 
maximum service time to same row:
dram[0]:      6275      6720      8072      6568      7101      6754      6690      6176      7061      7212      7447      6367     10696     10538      6629      6610 
dram[1]:      5900      6038      8379      5977      6901      7039      6848      6537      6852      7400      7082      7240     10590     10481      6555      6602 
dram[2]:      6574      5870      8386      5288      6838      6591      6398      6500      6786      6863      6709      6899     10722     10483      6527      6926 
dram[3]:      6532      4285      8311      5495      6894      6825      6856      6556      7503      7232      7537      6922     10658     10526      6731      6772 
dram[4]:      6763      5792      7603      5182      6968      7042      6448      6666      7016      7417      7614      7151     10566     10575      6485      7063 
dram[5]:      6527      7103      7599      5218      6468      7010      6791      6965      6577      7113      7423      7255     10386     10631      7093      6722 
average row accesses per activate:
dram[0]:  1.986260  1.978524  2.010398  1.992717  2.093305  2.151704  2.087287  2.080755  1.990821  1.974913  2.010078  2.030594  2.125910  2.092109  2.112576  2.158248 
dram[1]:  1.976042  1.943700  2.031844  2.027756  2.125700  2.158480  2.022942  2.096006  1.987865  1.962222  2.000000  2.050128  2.062402  2.129560  2.129728  2.096968 
dram[2]:  1.982557  1.957206  2.018381  1.967630  2.217295  2.157709  2.066823  2.061789  1.996006  2.002760  2.014865  2.062757  2.097296  2.079315  2.116856  2.118997 
dram[3]:  1.989511  1.953922  2.038452  2.020061  2.135648  2.152954  2.094186  2.136805  2.000998  1.969667  2.035369  2.063190  2.108466  2.055628  2.144079  2.138985 
dram[4]:  1.956757  1.978934  1.956522  1.976564  2.108366  2.145269  2.037551  2.096164  2.000499  1.980688  2.024026  2.049130  2.108316  2.049405  2.106422  2.183474 
dram[5]:  1.947730  1.998753  1.984492  1.989500  2.158279  2.151197  2.044668  2.094548  1.964550  1.966667  2.011803  2.036350  2.071635  2.046095  2.134404  2.131117 
average row locality = 765241/373063 = 2.051238
average row locality_1 = 372319/207036 = 1.798330
average row locality_2 = 199983/82689 = 2.418496
average row locality_3 = 192939/83338 = 2.315138
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4350      4421      4338      4343      4364      4394      4348      4334      4405      4349      4359      4408      4279      4324      4415      4432 
dram[1]:      4331      4378      4322      4373      4393      4396      4325      4323      4408      4337      4410      4405      4295      4338      4405      4423 
dram[2]:      4368      4361      4318      4360      4430      4365      4347      4366      4375      4377      4369      4404      4300      4292      4428      4426 
dram[3]:      4374      4370      4315      4368      4425      4400      4352      4322      4397      4372      4375      4418      4350      4298      4424      4446 
dram[4]:      4368      4390      4331      4335      4369      4417      4309      4374      4402      4393      4377      4392      4346      4320      4426      4436 
dram[5]:      4344      4420      4353      4373      4403      4422      4322      4346      4374      4403      4387      4395      4286      4383      4367      4422 
total reads: 419602
bank skew: 4446/4279 = 1.04
chip skew: 70006/69862 = 1.00
number of total write accesses:
dram[0]:      3601      3594      3589      3592      3580      3563      3615      3602      3620      3602      3619      3623      3606      3603      3598      3601 
dram[1]:      3588      3597      3590      3590      3572      3558      3611      3602      3619      3610      3622      3611      3604      3601      3590      3600 
dram[2]:      3588      3597      3588      3603      3570      3584      3602      3609      3621      3604      3628      3616      3612      3599      3597      3605 
dram[3]:      3592      3602      3584      3587      3573      3581      3608      3597      3621      3615      3624      3614      3620      3610      3597      3603 
dram[4]:      3596      3595      3589      3593      3571      3588      3613      3604      3616      3607      3626      3616      3615      3603      3610      3597 
dram[5]:      3593      3593      3581      3585      3574      3574      3597      3607      3606      3621      3624      3616      3609      3607      3605      3591 
total reads: 345646
bank skew: 3628/3558 = 1.02
chip skew: 57639/57565 = 1.00
average mf latency per bank:
dram[0]:        561       573       545       557       573       591       572       592       555       572       557       575       558       568       573       591
dram[1]:        564       579       548       565       583       600       578       584       560       573       569       583       564       577       581       593
dram[2]:        550       547       538       539       568       582       566       567       544       551       544       557       547       552       568       576
dram[3]:        576       559       563       557       590       586       588       578       572       566       575       570       573       557       594       581
dram[4]:        589       596       578       582       602       614       608       610       588       590       587       596       589       591       611       612
dram[5]:        574       568       560       560       592       597       586       578       572       567       578       577       563       567       583       597
maximum mf latency per bank:
dram[0]:       2537      3339      3094      2798      3030      2912      3264      3405      3122      3443      2718      3400      2883      3029      3364      3271
dram[1]:       2895      2962      3482      3028      3501      3124      3860      3055      3033      2761      2911      2715      2628      3071      3215      2767
dram[2]:       2946      2929      2769      2756      3394      3099      3326      2967      2815      2974      2774      2768      2855      2543      3232      2862
dram[3]:       3267      3080      3757      3060      3597      2946      3326      3337      3233      2657      3254      3094      2732      2888      3275      3053
dram[4]:       3257      3308      3208      3591      3016      3043      3293      3411      3184      3119      3212      3181      2928      3784      3382      3746
dram[5]:       3020      3227      3063      2928      2984      3209      3066      2989      2749      2955      3313      3105      2481      3254      3530      2730
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=817050 n_nop=443594 n_act=62095 n_pre=62079 n_req=95131 n_req_1=29559 n_req_2=33486 n_req_3=32086 n_rd=139720 n_write=109562 bw_util=0.4519 bw_util_1=0.1309 bw_util_2=0.1639 bw_util_3=0.1571 blp=8.693313 blp_1= 3.049434 blp_2= 2.801134 blp_3= 2.765695
 n_activity=750688 dram_eff=0.4918 dram_eff_1=0.1424 dram_eff_2=0.1784 dram_eff_3=0.171
bk0: 8700a 443596i bk1: 8842a 429205i bk2: 8676a 429307i bk3: 8686a 420764i bk4: 8726a 409793i bk5: 8786a 405238i bk6: 8694a 399614i bk7: 8668a 394739i bk8: 8810a 444398i bk9: 8698a 427267i bk10: 8718a 419318i bk11: 8816a 412073i bk12: 8558a 420589i bk13: 8648a 406213i bk14: 8830a 392079i bk15: 8864a 382539i 
bw_dist = 0.131	0.164	0.157	0.467	0.081
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.3445
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=817050 n_nop=443412 n_act=62219 n_pre=62203 n_req=95088 n_req_1=29555 n_req_2=33309 n_req_3=32224 n_rd=139722 n_write=109494 bw_util=0.4517 bw_util_1=0.1309 bw_util_2=0.1631 bw_util_3=0.1578 blp=8.682889 blp_1= 3.066975 blp_2= 2.804339 blp_3= 2.760759
 n_activity=750889 dram_eff=0.4915 dram_eff_1=0.1424 dram_eff_2=0.1774 dram_eff_3=0.1717
bk0: 8660a 447241i bk1: 8756a 427488i bk2: 8644a 434252i bk3: 8746a 414463i bk4: 8786a 415745i bk5: 8792a 397748i bk6: 8650a 401783i bk7: 8646a 396018i bk8: 8816a 439352i bk9: 8674a 428156i bk10: 8820a 426486i bk11: 8810a 414671i bk12: 8590a 415145i bk13: 8676a 409761i bk14: 8810a 392096i bk15: 8846a 384044i 
bw_dist = 0.131	0.163	0.158	0.467	0.081
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.274
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=817050 n_nop=443579 n_act=62044 n_pre=62029 n_req=95138 n_req_1=29490 n_req_2=33578 n_req_3=32070 n_rd=139770 n_write=109628 bw_util=0.452 bw_util_1=0.1306 bw_util_2=0.1644 bw_util_3=0.157 blp=8.715957 blp_1= 3.059594 blp_2= 2.821829 blp_3= 2.768810
 n_activity=750567 dram_eff=0.4921 dram_eff_1=0.1422 dram_eff_2=0.1789 dram_eff_3=0.1709
bk0: 8736a 443406i bk1: 8722a 429811i bk2: 8636a 430067i bk3: 8720a 415699i bk4: 8860a 411720i bk5: 8730a 402072i bk6: 8694a 401299i bk7: 8732a 386199i bk8: 8750a 435066i bk9: 8754a 429111i bk10: 8738a 425167i bk11: 8808a 413012i bk12: 8598a 417555i bk13: 8584a 408898i bk14: 8856a 391502i bk15: 8852a 381571i 
bw_dist = 0.131	0.164	0.157	0.467	0.081
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.2464
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=817050 n_nop=443736 n_act=61872 n_pre=61856 n_req=95377 n_req_1=29675 n_req_2=33421 n_req_3=32281 n_rd=140012 n_write=109574 bw_util=0.453 bw_util_1=0.1314 bw_util_2=0.1636 bw_util_3=0.158 blp=8.708797 blp_1= 3.090372 blp_2= 2.789173 blp_3= 2.767039
 n_activity=751069 dram_eff=0.4928 dram_eff_1=0.1429 dram_eff_2=0.178 dram_eff_3=0.1719
bk0: 8748a 446145i bk1: 8740a 430565i bk2: 8630a 432364i bk3: 8736a 414344i bk4: 8850a 409778i bk5: 8800a 401678i bk6: 8704a 397786i bk7: 8644a 392293i bk8: 8794a 437432i bk9: 8744a 429957i bk10: 8750a 426620i bk11: 8836a 414689i bk12: 8700a 408602i bk13: 8596a 409159i bk14: 8848a 391159i bk15: 8892a 381722i 
bw_dist = 0.131	0.164	0.158	0.466	0.081
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.3029
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=817050 n_nop=442696 n_act=62398 n_pre=62383 n_req=95372 n_req_1=29604 n_req_2=33565 n_req_3=32203 n_rd=139963 n_write=109610 bw_util=0.453 bw_util_1=0.1311 bw_util_2=0.1643 bw_util_3=0.1577 blp=8.771132 blp_1= 3.096606 blp_2= 2.832163 blp_3= 2.796274
 n_activity=749279 dram_eff=0.494 dram_eff_1=0.1429 dram_eff_2=0.1792 dram_eff_3=0.1719
bk0: 8735a 439245i bk1: 8780a 428744i bk2: 8660a 426285i bk3: 8670a 418378i bk4: 8736a 413063i bk5: 8832a 397849i bk6: 8618a 394388i bk7: 8748a 386501i bk8: 8804a 437523i bk9: 8786a 426088i bk10: 8754a 421384i bk11: 8784a 413780i bk12: 8692a 417096i bk13: 8640a 403169i bk14: 8852a 387746i bk15: 8872a 382458i 
bw_dist = 0.131	0.164	0.158	0.464	0.083
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.4956
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=817050 n_nop=442719 n_act=62434 n_pre=62418 n_req=95366 n_req_1=29712 n_req_2=33332 n_req_3=32322 n_rd=140000 n_write=109479 bw_util=0.453 bw_util_1=0.1315 bw_util_2=0.1632 bw_util_3=0.1582 blp=8.712298 blp_1= 3.094137 blp_2= 2.785389 blp_3= 2.764262
 n_activity=751589 dram_eff=0.4924 dram_eff_1=0.143 dram_eff_2=0.1774 dram_eff_3=0.172
bk0: 8688a 438917i bk1: 8840a 426748i bk2: 8706a 427196i bk3: 8746a 416609i bk4: 8806a 411859i bk5: 8844a 398672i bk6: 8644a 400117i bk7: 8692a 391574i bk8: 8748a 439784i bk9: 8806a 427884i bk10: 8774a 419831i bk11: 8790a 415365i bk12: 8572a 413987i bk13: 8766a 405214i bk14: 8734a 394534i bk15: 8844a 382667i 
bw_dist = 0.132	0.163	0.158	0.467	0.080
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.3678

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53842, Miss = 34859, Miss_rate = 0.647, Pending_hits = 879, Reservation_fails = 15325
L2_cache_bank[1]: Access = 54256, Miss = 35008, Miss_rate = 0.645, Pending_hits = 866, Reservation_fails = 21321
L2_cache_bank[2]: Access = 53995, Miss = 34890, Miss_rate = 0.646, Pending_hits = 869, Reservation_fails = 12265
L2_cache_bank[3]: Access = 54207, Miss = 34976, Miss_rate = 0.645, Pending_hits = 878, Reservation_fails = 18707
L2_cache_bank[4]: Access = 54603, Miss = 34939, Miss_rate = 0.640, Pending_hits = 870, Reservation_fails = 11706
L2_cache_bank[5]: Access = 54276, Miss = 34952, Miss_rate = 0.644, Pending_hits = 889, Reservation_fails = 18361
L2_cache_bank[6]: Access = 54679, Miss = 35014, Miss_rate = 0.640, Pending_hits = 872, Reservation_fails = 12551
L2_cache_bank[7]: Access = 54343, Miss = 34996, Miss_rate = 0.644, Pending_hits = 922, Reservation_fails = 19416
L2_cache_bank[8]: Access = 54995, Miss = 34928, Miss_rate = 0.635, Pending_hits = 921, Reservation_fails = 21150
L2_cache_bank[9]: Access = 55249, Miss = 35058, Miss_rate = 0.635, Pending_hits = 942, Reservation_fails = 21814
L2_cache_bank[10]: Access = 55566, Miss = 34839, Miss_rate = 0.627, Pending_hits = 936, Reservation_fails = 19581
L2_cache_bank[11]: Access = 55568, Miss = 35168, Miss_rate = 0.633, Pending_hits = 980, Reservation_fails = 21877
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 53842, Miss = 34859 (0.647), PendingHit = 879 (0.0163)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 54256, Miss = 35008 (0.645), PendingHit = 866 (0.016)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 53995, Miss = 34890 (0.646), PendingHit = 869 (0.0161)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 54207, Miss = 34976 (0.645), PendingHit = 878 (0.0162)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 54603, Miss = 34939 (0.64), PendingHit = 870 (0.0159)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 54276, Miss = 34952 (0.644), PendingHit = 889 (0.0164)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 54679, Miss = 35014 (0.64), PendingHit = 872 (0.0159)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 54343, Miss = 34996 (0.644), PendingHit = 922 (0.017)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 54995, Miss = 34928 (0.635), PendingHit = 921 (0.0167)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 55249, Miss = 35058 (0.635), PendingHit = 942 (0.0171)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 55566, Miss = 34839 (0.627), PendingHit = 936 (0.0168)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 55568, Miss = 35168 (0.633), PendingHit = 980 (0.0176)
L2 Cache Total Miss Rate = 0.640
Stream 1: L2 Cache Miss Rate = 0.643
Stream 2: L2 Cache Miss Rate = 0.647
Stream 3: L2 Cache Miss Rate = 0.636
Stream 1: Accesses  = 154975
Stream 1: Misses  = 99695
Stream 2: Accesses  = 250304
Stream 2: Misses  = 161886
Stream 3: Accesses  = 405275
Stream 3: Misses  = 257741
Stream 1+2: Accesses  = 405279
Stream 1+2: Misses  = 261581
Stream 1+2+3: Accesses  = 810554
Stream 1+2+3: Misses  = 519322
Total Accesses  = 655579
MPKI-CORES
CORE_L2MPKI_0	0.207
CORE_L2MPKI_1	0.449
CORE_L2MPKI_2	0.362
CORE_L2MPKI_3	0.410
CORE_L2MPKI_4	0.457
CORE_L2MPKI_5	0.307
CORE_L2MPKI_6	0.256
CORE_L2MPKI_7	0.462
CORE_L2MPKI_8	0.410
CORE_L2MPKI_9	0.358
CORE_L2MPKI_10	0.460
CORE_L2MPKI_11	0.151
CORE_L2MPKI_12	0.406
CORE_L2MPKI_13	0.452
CORE_L2MPKI_14	0.308
CORE_L2MPKI_15	0.359
CORE_L2MPKI_16	0.413
CORE_L2MPKI_17	0.362
CORE_L2MPKI_18	0.104
CORE_L2MPKI_19	0.409
CORE_L2MPKI_20	1.412
CORE_L2MPKI_21	1.449
CORE_L2MPKI_22	1.454
CORE_L2MPKI_23	1.424
CORE_L2MPKI_24	1.430
CORE_L2MPKI_25	1.434
CORE_L2MPKI_26	1.444
CORE_L2MPKI_27	1.425
CORE_L2MPKI_28	1.431
CORE_L2MPKI_29	1.443
CORE_L2MPKI_30	1.434
CORE_L2MPKI_31	1.425
CORE_L2MPKI_32	1.406
CORE_L2MPKI_33	1.410
CORE_L2MPKI_34	1.430
CORE_L2MPKI_35	1.415
CORE_L2MPKI_36	1.440
CORE_L2MPKI_37	1.418
CORE_L2MPKI_38	1.398
CORE_L2MPKI_39	1.397
CORE_L2MPKI_40	1.384
CORE_L2MPKI_41	1.370
CORE_L2MPKI_42	1.372
CORE_L2MPKI_43	1.383
CORE_L2MPKI_44	1.384
CORE_L2MPKI_45	1.405
CORE_L2MPKI_46	1.405
CORE_L2MPKI_47	1.416
CORE_L2MPKI_48	1.377
CORE_L2MPKI_49	1.393
CORE_L2MPKI_50	1.379
CORE_L2MPKI_51	1.398
CORE_L2MPKI_52	1.389
CORE_L2MPKI_53	1.402
CORE_L2MPKI_54	1.404
CORE_L2MPKI_55	1.411
CORE_L2MPKI_56	1.401
CORE_L2MPKI_57	1.375
CORE_L2MPKI_58	1.396
CORE_L2MPKI_59	1.398
Avg_MPKI_Stream1= 0.355
Avg_MPKI_Stream2= 1.426
Avg_MPKI_Stream3= 1.392
MISSES-CORES
CORE_MISSES_0	2887
CORE_MISSES_1	6387
CORE_MISSES_2	5055
CORE_MISSES_3	5743
CORE_MISSES_4	6429
CORE_MISSES_5	4266
CORE_MISSES_6	3542
CORE_MISSES_7	6496
CORE_MISSES_8	5822
CORE_MISSES_9	4999
CORE_MISSES_10	6477
CORE_MISSES_11	2046
CORE_MISSES_12	5765
CORE_MISSES_13	6441
CORE_MISSES_14	4283
CORE_MISSES_15	5012
CORE_MISSES_16	5788
CORE_MISSES_17	5050
CORE_MISSES_18	1398
CORE_MISSES_19	5809
CORE_MISSES_20	8306
CORE_MISSES_21	8205
CORE_MISSES_22	8146
CORE_MISSES_23	8124
CORE_MISSES_24	8095
CORE_MISSES_25	8207
CORE_MISSES_26	8198
CORE_MISSES_27	8340
CORE_MISSES_28	8145
CORE_MISSES_29	8173
CORE_MISSES_30	8096
CORE_MISSES_31	8049
CORE_MISSES_32	8025
CORE_MISSES_33	8007
CORE_MISSES_34	8012
CORE_MISSES_35	7927
CORE_MISSES_36	7854
CORE_MISSES_37	8006
CORE_MISSES_38	7893
CORE_MISSES_39	8078
CORE_MISSES_40	7999
CORE_MISSES_41	8120
CORE_MISSES_42	7931
CORE_MISSES_43	7956
CORE_MISSES_44	7962
CORE_MISSES_45	8020
CORE_MISSES_46	8081
CORE_MISSES_47	7932
CORE_MISSES_48	7939
CORE_MISSES_49	7968
CORE_MISSES_50	7974
CORE_MISSES_51	7872
CORE_MISSES_52	7762
CORE_MISSES_53	7793
CORE_MISSES_54	7786
CORE_MISSES_55	7762
CORE_MISSES_56	7789
CORE_MISSES_57	7828
CORE_MISSES_58	7862
CORE_MISSES_59	7710
L2_MISSES = 419627
L2_total_cache_accesses = 655579
L2_total_cache_misses = 419627
L2_total_cache_miss_rate = 0.6401
L2_total_cache_pending_hits = 10824
L2_total_cache_reservation_fails = 214074
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4233
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 479
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 276085
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 139007
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 3303
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 392
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 3789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 198162
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 9161
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 142720
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 31008
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 19338
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 895
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 428
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 40170
L2_cache_data_port_util = 0.199
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1877392
icnt_total_pkts_simt_to_mem=1930806
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =     417.4625
gpu_ipc_2 =     180.0078
gpu_ipc_3 =     180.0081
gpu_tot_sim_cycle_stream_1 = 672833
gpu_tot_sim_cycle_stream_2 = 672807
gpu_tot_sim_cycle_stream_3 = 672806
gpu_sim_insn_1 = 280882540
gpu_sim_insn_2 = 121110528
gpu_sim_insn_3 = 121110528
gpu_sim_cycle = 672838
gpu_sim_insn = 523103596
gpu_ipc =     777.4584
gpu_tot_sim_cycle = 672838
gpu_tot_sim_insn = 523103596
gpu_tot_ipc =     777.4584
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 2528354
gpu_stall_icnt2sh    = 266277
gpu_total_sim_rate=285848

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8740164
	L1I_total_cache_misses = 171203
	L1I_total_cache_miss_rate = 0.0196
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 55613
L1D_cache:
	L1D_cache_core[0]: Access = 6407, Miss = 5510, Miss_rate = 0.860, Pending_hits = 63, Reservation_fails = 124521
	L1D_cache_core[1]: Access = 12040, Miss = 10191, Miss_rate = 0.846, Pending_hits = 57, Reservation_fails = 280931
	L1D_cache_core[2]: Access = 9483, Miss = 8019, Miss_rate = 0.846, Pending_hits = 63, Reservation_fails = 228911
	L1D_cache_core[3]: Access = 10989, Miss = 9280, Miss_rate = 0.844, Pending_hits = 50, Reservation_fails = 249318
	L1D_cache_core[4]: Access = 11570, Miss = 9752, Miss_rate = 0.843, Pending_hits = 67, Reservation_fails = 263409
	L1D_cache_core[5]: Access = 8458, Miss = 7202, Miss_rate = 0.852, Pending_hits = 57, Reservation_fails = 195154
	L1D_cache_core[6]: Access = 7313, Miss = 6274, Miss_rate = 0.858, Pending_hits = 52, Reservation_fails = 177227
	L1D_cache_core[7]: Access = 11979, Miss = 10143, Miss_rate = 0.847, Pending_hits = 55, Reservation_fails = 268661
	L1D_cache_core[8]: Access = 9754, Miss = 8258, Miss_rate = 0.847, Pending_hits = 70, Reservation_fails = 214552
	L1D_cache_core[9]: Access = 9796, Miss = 8305, Miss_rate = 0.848, Pending_hits = 48, Reservation_fails = 233935
	L1D_cache_core[10]: Access = 12168, Miss = 10298, Miss_rate = 0.846, Pending_hits = 44, Reservation_fails = 278035
	L1D_cache_core[11]: Access = 4570, Miss = 4038, Miss_rate = 0.884, Pending_hits = 37, Reservation_fails = 72337
	L1D_cache_core[12]: Access = 10916, Miss = 9235, Miss_rate = 0.846, Pending_hits = 44, Reservation_fails = 259515
	L1D_cache_core[13]: Access = 11974, Miss = 10148, Miss_rate = 0.848, Pending_hits = 58, Reservation_fails = 277742
	L1D_cache_core[14]: Access = 8443, Miss = 7186, Miss_rate = 0.851, Pending_hits = 54, Reservation_fails = 198865
	L1D_cache_core[15]: Access = 9756, Miss = 8263, Miss_rate = 0.847, Pending_hits = 57, Reservation_fails = 244516
	L1D_cache_core[16]: Access = 9448, Miss = 8058, Miss_rate = 0.853, Pending_hits = 69, Reservation_fails = 216552
	L1D_cache_core[17]: Access = 8785, Miss = 7481, Miss_rate = 0.852, Pending_hits = 53, Reservation_fails = 195727
	L1D_cache_core[18]: Access = 3731, Miss = 3335, Miss_rate = 0.894, Pending_hits = 51, Reservation_fails = 60680
	L1D_cache_core[19]: Access = 10777, Miss = 9177, Miss_rate = 0.852, Pending_hits = 45, Reservation_fails = 256193
	L1D_cache_core[20]: Access = 13536, Miss = 10901, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 157891
	L1D_cache_core[21]: Access = 13088, Miss = 10500, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 167163
	L1D_cache_core[22]: Access = 12960, Miss = 10469, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 172308
	L1D_cache_core[23]: Access = 13184, Miss = 10637, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 165993
	L1D_cache_core[24]: Access = 13024, Miss = 10472, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 169499
	L1D_cache_core[25]: Access = 13216, Miss = 10653, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 166392
	L1D_cache_core[26]: Access = 13120, Miss = 10455, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 166443
	L1D_cache_core[27]: Access = 13536, Miss = 10941, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 162693
	L1D_cache_core[28]: Access = 13120, Miss = 10479, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 162944
	L1D_cache_core[29]: Access = 13024, Miss = 10465, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 165346
	L1D_cache_core[30]: Access = 13024, Miss = 10477, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 170138
	L1D_cache_core[31]: Access = 13120, Miss = 10492, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 158775
	L1D_cache_core[32]: Access = 13152, Miss = 10594, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 164056
	L1D_cache_core[33]: Access = 13120, Miss = 10490, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 167271
	L1D_cache_core[34]: Access = 12928, Miss = 10361, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 163856
	L1D_cache_core[35]: Access = 12928, Miss = 10407, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 170583
	L1D_cache_core[36]: Access = 12640, Miss = 10118, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 170294
	L1D_cache_core[37]: Access = 13024, Miss = 10404, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 163565
	L1D_cache_core[38]: Access = 13088, Miss = 10497, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 158042
	L1D_cache_core[39]: Access = 13312, Miss = 10578, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 153572
	L1D_cache_core[40]: Access = 13280, Miss = 10667, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 161685
	L1D_cache_core[41]: Access = 13728, Miss = 11111, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 171190
	L1D_cache_core[42]: Access = 13376, Miss = 10693, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 171853
	L1D_cache_core[43]: Access = 13248, Miss = 10646, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 174760
	L1D_cache_core[44]: Access = 13280, Miss = 10616, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 170249
	L1D_cache_core[45]: Access = 13184, Miss = 10605, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 175697
	L1D_cache_core[46]: Access = 13280, Miss = 10565, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 167662
	L1D_cache_core[47]: Access = 13024, Miss = 10423, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 154647
	L1D_cache_core[48]: Access = 13312, Miss = 10677, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 158291
	L1D_cache_core[49]: Access = 13152, Miss = 10540, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 159624
	L1D_cache_core[50]: Access = 13312, Miss = 10564, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 164639
	L1D_cache_core[51]: Access = 12960, Miss = 10255, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 160187
	L1D_cache_core[52]: Access = 12896, Miss = 10341, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 169666
	L1D_cache_core[53]: Access = 12896, Miss = 10218, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 162680
	L1D_cache_core[54]: Access = 12800, Miss = 10116, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 165146
	L1D_cache_core[55]: Access = 12672, Miss = 10066, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 158182
	L1D_cache_core[56]: Access = 12800, Miss = 10141, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 156327
	L1D_cache_core[57]: Access = 13152, Miss = 10487, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 164287
	L1D_cache_core[58]: Access = 13056, Miss = 10433, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 166943
	L1D_cache_core[59]: Access = 12736, Miss = 10136, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 168329
	L1D_total_cache_accesses = 712645
	L1D_total_cache_misses = 579843
	L1D_total_cache_miss_rate = 0.8136
	L1D_total_cache_pending_hits = 1094
	L1D_total_cache_reservation_fails = 10895649
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 307089
	L1C_total_cache_misses = 1912
	L1C_total_cache_miss_rate = 0.0062
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 4075357
	L1T_total_cache_misses = 3978
	L1T_total_cache_miss_rate = 0.0010
	L1T_total_cache_pending_hits = 4071379
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27110
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1094
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 303731
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3433245
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 305177
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1912
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 4071379
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 3978
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 104598
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 276112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 7462404
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8568961
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 171203
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55613
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
30760, 28831, 30760, 28765, 30719, 28746, 30697, 28513, 29820, 28020, 29820, 28020, 29820, 28020, 29820, 28020, 
gpgpu_n_tot_thrd_icount = 542865856
gpgpu_n_tot_w_icount = 16964558
gpgpu_n_stall_shd_mem = 14696925
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 303728
gpgpu_n_mem_write_global = 380704
gpgpu_n_mem_texture = 3978
gpgpu_n_mem_const = 100
gpgpu_n_load_insn  = 9468232
gpgpu_n_store_insn = 10134454
gpgpu_n_shmem_insn = 61715856
gpgpu_n_tex_insn = 13799808
gpgpu_n_const_mem_insn = 7340032
gpgpu_n_param_mem_insn = 2451968
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14256
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 10990327
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:18651396	W0_Idle:10215260	W0_Scoreboard:33487662	W1:9820	W2:9504	W3:28512	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:83952	W17:0	W18:14256	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:2138400	W29:2280960	W30:0	W31:0	W32:12399298
Warp Occupancy Distribution:
Stall:8785620	W0_Idle:3802445	W0_Scoreboard:4422931	W1:9820	W2:9504	W3:28512	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:83952	W17:0	W18:14256	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:2138400	W29:2280960	W30:0	W31:0	W32:4829890
Warp Occupancy Distribution:
Stall:4887621	W0_Idle:3305433	W0_Scoreboard:14435952	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3784704
warp_utilization0: 0.213879
warp_utilization1: 0.355798
warp_utilization2: 0.143286
traffic_breakdown_coretomem[CONST_ACC_R] = 800 {8:100,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2429824 {8:303728,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 47146944 {40:29770,72:27670,136:323264,}
traffic_breakdown_coretomem[INST_ACC_R] = 170816 {8:21352,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 31824 {8:3978,}
traffic_breakdown_memtocore[CONST_ACC_R] = 7200 {72:100,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41290960 {136:303610,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3043296 {8:380412,}
traffic_breakdown_memtocore[INST_ACC_R] = 2903872 {136:21352,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 541008 {136:3978,}
maxmrqlatency = 1144 
maxdqlatency = 0 
maxmflatency = 3860 
averagemflatency = 709 
averagemflatency_1 = 849 
averagemflatency_2= 664 
averagemflatency_3 = 668 
averagemrqlatency_1 = 70 
averagemrqlatency_2 = 56 
averagemrqlatency_3 = 58 
max_icnt2mem_latency = 3127 
max_icnt2sh_latency = 672837 
mrq_lat_table:244334 	12776 	20575 	36741 	94324 	139531 	163220 	100984 	24457 	1879 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	846 	648 	548 	56532 	195253 	303935 	124919 	5417 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	97631 	44733 	42056 	79283 	156808 	155869 	104592 	28245 	612 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	169974 	133833 	3853 	28 	0 	0 	0 	0 	0 	0 	5120 	11292 	17523 	36746 	74709 	147971 	87049 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	5 	1 	8 	89 	270 	720 	249 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        27        24        29        44        42        29        43        28        26        43        37        34        32        32        27 
dram[1]:        27        26        30        29        44        42        30        34        27        20        45        39        32        32        34        38 
dram[2]:        30        27        19        18        45        37        27        22        25        19        39        38        32        32        29        40 
dram[3]:        29        30        49        25        41        44        30        23        19        19        48        44        32        32        39        43 
dram[4]:        29        26        26        28        39        41        28        24        26        23        46        34        32        32        36        42 
dram[5]:        30        26        38        33        42        44        25        47        24        26        44        29        40        32        26        38 
maximum service time to same row:
dram[0]:      6275      6720      8072      6568      7101      6754      6690      6176      7061      7212      7447      6367     10696     10538      6629      6610 
dram[1]:      5900      6038      8379      5977      6901      7039      6848      6537      6852      7400      7082      7240     10590     10481      6555      6602 
dram[2]:      6574      5870      8386      5288      6838      6591      6398      6500      6786      6863      6709      6899     10722     10483      6527      6926 
dram[3]:      6532      4285      8311      5495      6894      6825      6856      6556      7503      7232      7537      6922     10658     10526      6731      6772 
dram[4]:      6763      5792      7603      5182      6968      7042      6448      6666      7016      7417      7614      7151     10566     10575      6485      7063 
dram[5]:      6527      7103      7599      5218      6468      7010      6791      6965      6577      7113      7423      7255     10386     10631      7093      6722 
average row accesses per activate:
dram[0]:  1.989272  1.976812  2.011529  1.994266  2.099904  2.150782  2.085167  2.081642  1.997488  1.978907  2.018605  2.035896  2.117285  2.091084  2.099355  2.154468 
dram[1]:  1.976511  1.948741  2.036300  2.035756  2.122980  2.151419  2.024668  2.102490  1.994309  1.973654  2.009622  2.051648  2.058248  2.130862  2.120444  2.087536 
dram[2]:  1.981633  1.958624  2.009451  1.969772  2.204681  2.151709  2.067552  2.055974  2.002065  2.013124  2.016647  2.057371  2.092032  2.070053  2.110899  2.104202 
dram[3]:  1.982712  1.965385  2.033863  2.018707  2.136441  2.144949  2.091605  2.129507  2.006855  1.987463  2.039010  2.072357  2.102831  2.051343  2.139105  2.126176 
dram[4]:  1.955157  1.977447  1.957011  1.971500  2.105693  2.146673  2.038732  2.102810  2.005035  1.991578  2.024588  2.046550  2.112676  2.055172  2.099714  2.169091 
dram[5]:  1.949327  1.989553  1.987010  1.986615  2.150585  2.142092  2.043182  2.094906  1.962065  1.976518  2.014987  2.037573  2.056482  2.045667  2.126493  2.121168 
average row locality = 838836/409040 = 2.050743
average row locality_1 = 408327/228729 = 1.785200
average row locality_2 = 219220/89805 = 2.441067
average row locality_3 = 211289/90506 = 2.334530
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4770      4835      4774      4764      4847      4879      4814      4810      4840      4799      4766      4847      4691      4747      4839      4860 
dram[1]:      4727      4789      4747      4817      4874      4878      4798      4791      4850      4781      4844      4843      4698      4756      4834      4840 
dram[2]:      4798      4766      4760      4779      4921      4836      4820      4827      4809      4833      4792      4820      4709      4687      4873      4824 
dram[3]:      4780      4791      4760      4795      4916      4868      4827      4781      4857      4811      4796      4839      4765      4706      4846      4867 
dram[4]:      4779      4814      4751      4767      4846      4911      4774      4851      4849      4836      4797      4819      4769      4726      4849      4858 
dram[5]:      4750      4822      4776      4804      4892      4885      4794      4812      4819      4846      4804      4806      4697      4803      4783      4840 
total reads: 461537
bank skew: 4921/4687 = 1.05
chip skew: 77005/76854 = 1.00
number of total write accesses:
dram[0]:      3945      3946      3950      3935      3939      3923      3902      3910      3907      3926      3914      3944      3925      3935      3953      3941 
dram[1]:      3941      3955      3948      3951      3934      3917      3902      3907      3911      3909      3929      3938      3924      3924      3954      3940 
dram[2]:      3947      3944      3957      3953      3936      3915      3903      3915      3916      3911      3931      3930      3930      3912      3959      3940 
dram[3]:      3936      3953      3952      3946      3932      3922      3920      3901      3925      3909      3933      3926      3928      3925      3951      3950 
dram[4]:      3941      3954      3945      3954      3920      3931      3914      3903      3911      3913      3934      3930      3931      3916      3954      3943 
dram[5]:      3944      3941      3950      3953      3935      3919      3913      3910      3922      3908      3935      3925      3933      3932      3942      3948 
total reads: 377391
bank skew: 3959/3901 = 1.01
chip skew: 62910/62884 = 1.00
average mf latency per bank:
dram[0]:        570       589       558       575       585       609       585       607       567       590       569       592       570       583       586       605
dram[1]:        578       593       564       580       599       616       594       600       577       589       583       598       578       592       596       606
dram[2]:        551       551       542       544       572       584       570       570       549       552       551       560       550       556       572       577
dram[3]:        580       564       571       563       597       591       594       584       579       572       581       575       582       563       600       585
dram[4]:        588       596       579       586       603       618       610       613       590       593       589       597       590       594       610       613
dram[5]:        575       569       561       562       592       598       586       581       575       570       580       581       565       569       583       599
maximum mf latency per bank:
dram[0]:       2537      3339      3094      3153      3116      2912      3264      3405      3122      3443      2718      3400      2904      3425      3364      3563
dram[1]:       2939      2962      3482      3028      3501      3124      3860      3055      3329      3174      2911      2853      2783      3164      3215      2925
dram[2]:       2946      2929      2769      2756      3394      3099      3326      2967      2815      2974      2774      2768      2855      2543      3232      2862
dram[3]:       3267      3080      3757      3060      3597      2946      3434      3337      3233      2657      3254      3094      3511      2888      3554      3053
dram[4]:       3257      3308      3208      3591      3016      3043      3369      3411      3184      3119      3212      3181      2928      3784      3382      3746
dram[5]:       3020      3227      3063      2928      2984      3209      3066      2989      2749      2955      3313      3105      2939      3254      3530      3523
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=888145 n_nop=478934 n_act=68058 n_pre=68042 n_req=105381 n_req_1=33451 n_req_2=36716 n_req_3=35214 n_rd=153740 n_write=119371 bw_util=0.4601 bw_util_1=0.1362 bw_util_2=0.1654 bw_util_3=0.1586 blp=8.744207 blp_1= 3.110142 blp_2= 2.813563 blp_3= 2.776737
 n_activity=820302 dram_eff=0.4982 dram_eff_1=0.1474 dram_eff_2=0.179 dram_eff_3=0.1717
bk0: 9538a 477611i bk1: 9668a 461965i bk2: 9548a 459530i bk3: 9524a 452304i bk4: 9694a 436363i bk5: 9756a 431358i bk6: 9626a 428449i bk7: 9620a 422268i bk8: 9680a 481148i bk9: 9598a 460515i bk10: 9532a 455663i bk11: 9694a 443982i bk12: 9376a 453207i bk13: 9490a 436663i bk14: 9676a 418496i bk15: 9720a 410797i 
bw_dist = 0.136	0.165	0.159	0.463	0.076
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.5401
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=888145 n_nop=478787 n_act=68166 n_pre=68150 n_req=105326 n_req_1=33489 n_req_2=36551 n_req_3=35286 n_rd=153700 n_write=119342 bw_util=0.4598 bw_util_1=0.1363 bw_util_2=0.1646 bw_util_3=0.1589 blp=8.735862 blp_1= 3.126069 blp_2= 2.816227 blp_3= 2.764374
 n_activity=820360 dram_eff=0.4978 dram_eff_1=0.1476 dram_eff_2=0.1782 dram_eff_3=0.172
bk0: 9452a 481681i bk1: 9576a 460228i bk2: 9494a 466433i bk3: 9634a 443796i bk4: 9742a 442797i bk5: 9756a 421900i bk6: 9594a 431534i bk7: 9580a 424557i bk8: 9700a 475591i bk9: 9562a 462905i bk10: 9686a 459632i bk11: 9682a 446508i bk12: 9394a 447534i bk13: 9510a 441253i bk14: 9664a 419525i bk15: 9674a 412652i 
bw_dist = 0.136	0.165	0.159	0.464	0.076
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.4875
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=888145 n_nop=478890 n_act=68093 n_pre=68077 n_req=105296 n_req_1=33390 n_req_2=36734 n_req_3=35172 n_rd=153682 n_write=119403 bw_util=0.4598 bw_util_1=0.1359 bw_util_2=0.1654 bw_util_3=0.1584 blp=8.752870 blp_1= 3.102602 blp_2= 2.829598 blp_3= 2.776037
 n_activity=819787 dram_eff=0.4981 dram_eff_1=0.1473 dram_eff_2=0.1792 dram_eff_3=0.1716
bk0: 9588a 477625i bk1: 9532a 463721i bk2: 9518a 461005i bk3: 9558a 447772i bk4: 9840a 438721i bk5: 9672a 430600i bk6: 9640a 431826i bk7: 9652a 415791i bk8: 9618a 471808i bk9: 9662a 462045i bk10: 9582a 457896i bk11: 9638a 447229i bk12: 9414a 450530i bk13: 9374a 442128i bk14: 9746a 418798i bk15: 9648a 411132i 
bw_dist = 0.136	0.165	0.158	0.463	0.077
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.3805
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=888145 n_nop=479189 n_act=67822 n_pre=67806 n_req=105596 n_req_1=33602 n_req_2=36673 n_req_3=35321 n_rd=153976 n_write=119352 bw_util=0.461 bw_util_1=0.1367 bw_util_2=0.1652 bw_util_3=0.1591 blp=8.752328 blp_1= 3.143832 blp_2= 2.798295 blp_3= 2.765302
 n_activity=820500 dram_eff=0.499 dram_eff_1=0.148 dram_eff_2=0.1788 dram_eff_3=0.1722
bk0: 9558a 480606i bk1: 9582a 463970i bk2: 9516a 462435i bk3: 9588a 444085i bk4: 9828a 437025i bk5: 9736a 429465i bk6: 9652a 427372i bk7: 9562a 421436i bk8: 9714a 472106i bk9: 9620a 465230i bk10: 9592a 460819i bk11: 9674a 448327i bk12: 9526a 441025i bk13: 9410a 441177i bk14: 9690a 419288i bk15: 9728a 410139i 
bw_dist = 0.137	0.165	0.159	0.463	0.076
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.4918
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=888145 n_nop=478073 n_act=68379 n_pre=68366 n_req=105596 n_req_1=33494 n_req_2=36807 n_req_3=35295 n_rd=153975 n_write=119352 bw_util=0.4611 bw_util_1=0.1363 bw_util_2=0.1658 bw_util_3=0.159 blp=8.820552 blp_1= 3.145203 blp_2= 2.844855 blp_3= 2.802281
 n_activity=818323 dram_eff=0.5004 dram_eff_1=0.148 dram_eff_2=0.1799 dram_eff_3=0.1725
bk0: 9558a 472558i bk1: 9628a 460237i bk2: 9500a 457080i bk3: 9530a 447081i bk4: 9692a 440820i bk5: 9818a 424504i bk6: 9546a 423397i bk7: 9702a 415541i bk8: 9698a 473602i bk9: 9672a 459992i bk10: 9592a 455679i bk11: 9638a 446141i bk12: 9538a 448606i bk13: 9452a 435747i bk14: 9697a 417143i bk15: 9714a 409949i 
bw_dist = 0.136	0.166	0.159	0.460	0.079
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.6565
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=888145 n_nop=477932 n_act=68512 n_pre=68498 n_req=105455 n_req_1=33597 n_req_2=36532 n_req_3=35326 n_rd=153845 n_write=119358 bw_util=0.4604 bw_util_1=0.1367 bw_util_2=0.1645 bw_util_3=0.1591 blp=8.753959 blp_1= 3.142401 blp_2= 2.791525 blp_3= 2.762107
 n_activity=820848 dram_eff=0.4981 dram_eff_1=0.148 dram_eff_2=0.178 dram_eff_3=0.1721
bk0: 9500a 472040i bk1: 9640a 460147i bk2: 9545a 458617i bk3: 9608a 447061i bk4: 9782a 438647i bk5: 9770a 426961i bk6: 9584a 428659i bk7: 9622a 420902i bk8: 9638a 474850i bk9: 9692a 463343i bk10: 9608a 454182i bk11: 9612a 449794i bk12: 9392a 446032i bk13: 9606a 437605i bk14: 9566a 424584i bk15: 9680a 410132i 
bw_dist = 0.137	0.165	0.159	0.464	0.076
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.5213

========= L2 cache stats =========
L2_cache_bank[0]: Access = 58284, Miss = 38351, Miss_rate = 0.658, Pending_hits = 895, Reservation_fails = 18145
L2_cache_bank[1]: Access = 58810, Miss = 38550, Miss_rate = 0.656, Pending_hits = 881, Reservation_fails = 24242
L2_cache_bank[2]: Access = 58438, Miss = 38383, Miss_rate = 0.657, Pending_hits = 885, Reservation_fails = 14224
L2_cache_bank[3]: Access = 58716, Miss = 38506, Miss_rate = 0.656, Pending_hits = 892, Reservation_fails = 21453
L2_cache_bank[4]: Access = 59069, Miss = 38486, Miss_rate = 0.652, Pending_hits = 877, Reservation_fails = 12969
L2_cache_bank[5]: Access = 58784, Miss = 38380, Miss_rate = 0.653, Pending_hits = 903, Reservation_fails = 20115
L2_cache_bank[6]: Access = 59154, Miss = 38558, Miss_rate = 0.652, Pending_hits = 881, Reservation_fails = 13870
L2_cache_bank[7]: Access = 58854, Miss = 38469, Miss_rate = 0.654, Pending_hits = 942, Reservation_fails = 21582
L2_cache_bank[8]: Access = 59531, Miss = 38428, Miss_rate = 0.646, Pending_hits = 934, Reservation_fails = 23317
L2_cache_bank[9]: Access = 59780, Miss = 38591, Miss_rate = 0.646, Pending_hits = 960, Reservation_fails = 24702
L2_cache_bank[10]: Access = 60163, Miss = 38328, Miss_rate = 0.637, Pending_hits = 965, Reservation_fails = 22864
L2_cache_bank[11]: Access = 60083, Miss = 38633, Miss_rate = 0.643, Pending_hits = 993, Reservation_fails = 25100
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 58284, Miss = 38351 (0.658), PendingHit = 895 (0.0154)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 58810, Miss = 38550 (0.656), PendingHit = 881 (0.015)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 58438, Miss = 38383 (0.657), PendingHit = 885 (0.0151)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 58716, Miss = 38506 (0.656), PendingHit = 892 (0.0152)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 59069, Miss = 38486 (0.652), PendingHit = 877 (0.0148)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 58784, Miss = 38380 (0.653), PendingHit = 903 (0.0154)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 59154, Miss = 38558 (0.652), PendingHit = 881 (0.0149)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 58854, Miss = 38469 (0.654), PendingHit = 942 (0.016)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 59531, Miss = 38428 (0.646), PendingHit = 934 (0.0157)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 59780, Miss = 38591 (0.646), PendingHit = 960 (0.0161)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 60163, Miss = 38328 (0.637), PendingHit = 965 (0.016)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 60083, Miss = 38633 (0.643), PendingHit = 993 (0.0165)
L2 Cache Total Miss Rate = 0.651
Stream 1: L2 Cache Miss Rate = 0.653
Stream 2: L2 Cache Miss Rate = 0.658
Stream 3: L2 Cache Miss Rate = 0.646
Stream 1: Accesses  = 175698
Stream 1: Misses  = 114657
Stream 2: Accesses  = 266984
Stream 2: Misses  = 175650
Stream 3: Accesses  = 442682
Stream 3: Misses  = 286013
Stream 1+2: Accesses  = 442682
Stream 1+2: Misses  = 290307
Stream 1+2+3: Accesses  = 885364
Stream 1+2+3: Misses  = 576320
Total Accesses  = 709666
MPKI-CORES
CORE_L2MPKI_0	0.276
CORE_L2MPKI_1	0.520
CORE_L2MPKI_2	0.408
CORE_L2MPKI_3	0.476
CORE_L2MPKI_4	0.495
CORE_L2MPKI_5	0.368
CORE_L2MPKI_6	0.318
CORE_L2MPKI_7	0.518
CORE_L2MPKI_8	0.421
CORE_L2MPKI_9	0.425
CORE_L2MPKI_10	0.522
CORE_L2MPKI_11	0.199
CORE_L2MPKI_12	0.469
CORE_L2MPKI_13	0.508
CORE_L2MPKI_14	0.364
CORE_L2MPKI_15	0.422
CORE_L2MPKI_16	0.413
CORE_L2MPKI_17	0.384
CORE_L2MPKI_18	0.167
CORE_L2MPKI_19	0.464
CORE_L2MPKI_20	1.437
CORE_L2MPKI_21	1.475
CORE_L2MPKI_22	1.475
CORE_L2MPKI_23	1.448
CORE_L2MPKI_24	1.455
CORE_L2MPKI_25	1.462
CORE_L2MPKI_26	1.466
CORE_L2MPKI_27	1.449
CORE_L2MPKI_28	1.457
CORE_L2MPKI_29	1.470
CORE_L2MPKI_30	1.457
CORE_L2MPKI_31	1.450
CORE_L2MPKI_32	1.429
CORE_L2MPKI_33	1.432
CORE_L2MPKI_34	1.453
CORE_L2MPKI_35	1.440
CORE_L2MPKI_36	1.467
CORE_L2MPKI_37	1.442
CORE_L2MPKI_38	1.423
CORE_L2MPKI_39	1.422
CORE_L2MPKI_40	1.410
CORE_L2MPKI_41	1.395
CORE_L2MPKI_42	1.394
CORE_L2MPKI_43	1.410
CORE_L2MPKI_44	1.407
CORE_L2MPKI_45	1.428
CORE_L2MPKI_46	1.429
CORE_L2MPKI_47	1.438
CORE_L2MPKI_48	1.403
CORE_L2MPKI_49	1.416
CORE_L2MPKI_50	1.403
CORE_L2MPKI_51	1.420
CORE_L2MPKI_52	1.413
CORE_L2MPKI_53	1.422
CORE_L2MPKI_54	1.429
CORE_L2MPKI_55	1.438
CORE_L2MPKI_56	1.419
CORE_L2MPKI_57	1.395
CORE_L2MPKI_58	1.411
CORE_L2MPKI_59	1.420
Avg_MPKI_Stream1= 0.407
Avg_MPKI_Stream2= 1.450
Avg_MPKI_Stream3= 1.415
MISSES-CORES
CORE_MISSES_0	3871
CORE_MISSES_1	7447
CORE_MISSES_2	5721
CORE_MISSES_3	6701
CORE_MISSES_4	6991
CORE_MISSES_5	5146
CORE_MISSES_6	4422
CORE_MISSES_7	7326
CORE_MISSES_8	5981
CORE_MISSES_9	5967
CORE_MISSES_10	7391
CORE_MISSES_11	2701
CORE_MISSES_12	6692
CORE_MISSES_13	7268
CORE_MISSES_14	5077
CORE_MISSES_15	5915
CORE_MISSES_16	5788
CORE_MISSES_17	5373
CORE_MISSES_18	2268
CORE_MISSES_19	6611
CORE_MISSES_20	8989
CORE_MISSES_21	8918
CORE_MISSES_22	8831
CORE_MISSES_23	8817
CORE_MISSES_24	8753
CORE_MISSES_25	8925
CORE_MISSES_26	8889
CORE_MISSES_27	9059
CORE_MISSES_28	8831
CORE_MISSES_29	8845
CORE_MISSES_30	8765
CORE_MISSES_31	8791
CORE_MISSES_32	8685
CORE_MISSES_33	8683
CORE_MISSES_34	8678
CORE_MISSES_35	8603
CORE_MISSES_36	8564
CORE_MISSES_37	8675
CORE_MISSES_38	8603
CORE_MISSES_39	8746
CORE_MISSES_40	8649
CORE_MISSES_41	8850
CORE_MISSES_42	8613
CORE_MISSES_43	8628
CORE_MISSES_44	8635
CORE_MISSES_45	8699
CORE_MISSES_46	8768
CORE_MISSES_47	8654
CORE_MISSES_48	8631
CORE_MISSES_49	8601
CORE_MISSES_50	8630
CORE_MISSES_51	8503
CORE_MISSES_52	8420
CORE_MISSES_53	8474
CORE_MISSES_54	8450
CORE_MISSES_55	8419
CORE_MISSES_56	8391
CORE_MISSES_57	8475
CORE_MISSES_58	8510
CORE_MISSES_59	8356
L2_MISSES = 461663
L2_total_cache_accesses = 709666
L2_total_cache_misses = 461663
L2_total_cache_miss_rate = 0.6505
L2_total_cache_pending_hits = 11008
L2_total_cache_reservation_fails = 242583
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4302
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 479
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 298909
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 160409
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 3303
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 392
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 3789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 209345
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 9288
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 161913
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 34936
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 19953
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 952
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 447
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 43349
L2_cache_data_port_util = 0.192
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2025412
icnt_total_pkts_simt_to_mem=2088028
statistics from finished app 3
-------------------------------------------------
gpu_ipc_1 =     417.4625
gpu_ipc_2 =     180.0078
gpu_ipc_3 =     180.0081
gpu_tot_sim_cycle_stream_1 = 672833
gpu_tot_sim_cycle_stream_2 = 672807
gpu_tot_sim_cycle_stream_3 = 672806
gpu_sim_insn_1 = 280882540
gpu_sim_insn_2 = 121110528
gpu_sim_insn_3 = 121110528
gpu_sim_cycle = 672838
gpu_sim_insn = 523103596
gpu_ipc =     777.4584
gpu_tot_sim_cycle = 672838
gpu_tot_sim_insn = 523103596
gpu_tot_ipc =     777.4584
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 2528354
gpu_stall_icnt2sh    = 266277
gpu_total_sim_rate=285848

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8740164
	L1I_total_cache_misses = 171203
	L1I_total_cache_miss_rate = 0.0196
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 55613
L1D_cache:
	L1D_cache_core[0]: Access = 6407, Miss = 5510, Miss_rate = 0.860, Pending_hits = 63, Reservation_fails = 124521
	L1D_cache_core[1]: Access = 12040, Miss = 10191, Miss_rate = 0.846, Pending_hits = 57, Reservation_fails = 280931
	L1D_cache_core[2]: Access = 9483, Miss = 8019, Miss_rate = 0.846, Pending_hits = 63, Reservation_fails = 228911
	L1D_cache_core[3]: Access = 10989, Miss = 9280, Miss_rate = 0.844, Pending_hits = 50, Reservation_fails = 249318
	L1D_cache_core[4]: Access = 11570, Miss = 9752, Miss_rate = 0.843, Pending_hits = 67, Reservation_fails = 263409
	L1D_cache_core[5]: Access = 8458, Miss = 7202, Miss_rate = 0.852, Pending_hits = 57, Reservation_fails = 195154
	L1D_cache_core[6]: Access = 7313, Miss = 6274, Miss_rate = 0.858, Pending_hits = 52, Reservation_fails = 177227
	L1D_cache_core[7]: Access = 11979, Miss = 10143, Miss_rate = 0.847, Pending_hits = 55, Reservation_fails = 268661
	L1D_cache_core[8]: Access = 9754, Miss = 8258, Miss_rate = 0.847, Pending_hits = 70, Reservation_fails = 214552
	L1D_cache_core[9]: Access = 9796, Miss = 8305, Miss_rate = 0.848, Pending_hits = 48, Reservation_fails = 233935
	L1D_cache_core[10]: Access = 12168, Miss = 10298, Miss_rate = 0.846, Pending_hits = 44, Reservation_fails = 278035
	L1D_cache_core[11]: Access = 4570, Miss = 4038, Miss_rate = 0.884, Pending_hits = 37, Reservation_fails = 72337
	L1D_cache_core[12]: Access = 10916, Miss = 9235, Miss_rate = 0.846, Pending_hits = 44, Reservation_fails = 259515
	L1D_cache_core[13]: Access = 11974, Miss = 10148, Miss_rate = 0.848, Pending_hits = 58, Reservation_fails = 277742
	L1D_cache_core[14]: Access = 8443, Miss = 7186, Miss_rate = 0.851, Pending_hits = 54, Reservation_fails = 198865
	L1D_cache_core[15]: Access = 9756, Miss = 8263, Miss_rate = 0.847, Pending_hits = 57, Reservation_fails = 244516
	L1D_cache_core[16]: Access = 9448, Miss = 8058, Miss_rate = 0.853, Pending_hits = 69, Reservation_fails = 216552
	L1D_cache_core[17]: Access = 8785, Miss = 7481, Miss_rate = 0.852, Pending_hits = 53, Reservation_fails = 195727
	L1D_cache_core[18]: Access = 3731, Miss = 3335, Miss_rate = 0.894, Pending_hits = 51, Reservation_fails = 60680
	L1D_cache_core[19]: Access = 10777, Miss = 9177, Miss_rate = 0.852, Pending_hits = 45, Reservation_fails = 256193
	L1D_cache_core[20]: Access = 13536, Miss = 10901, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 157891
	L1D_cache_core[21]: Access = 13088, Miss = 10500, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 167163
	L1D_cache_core[22]: Access = 12960, Miss = 10469, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 172308
	L1D_cache_core[23]: Access = 13184, Miss = 10637, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 165993
	L1D_cache_core[24]: Access = 13024, Miss = 10472, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 169499
	L1D_cache_core[25]: Access = 13216, Miss = 10653, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 166392
	L1D_cache_core[26]: Access = 13120, Miss = 10455, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 166443
	L1D_cache_core[27]: Access = 13536, Miss = 10941, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 162693
	L1D_cache_core[28]: Access = 13120, Miss = 10479, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 162944
	L1D_cache_core[29]: Access = 13024, Miss = 10465, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 165346
	L1D_cache_core[30]: Access = 13024, Miss = 10477, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 170138
	L1D_cache_core[31]: Access = 13120, Miss = 10492, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 158775
	L1D_cache_core[32]: Access = 13152, Miss = 10594, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 164056
	L1D_cache_core[33]: Access = 13120, Miss = 10490, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 167271
	L1D_cache_core[34]: Access = 12928, Miss = 10361, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 163856
	L1D_cache_core[35]: Access = 12928, Miss = 10407, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 170583
	L1D_cache_core[36]: Access = 12640, Miss = 10118, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 170294
	L1D_cache_core[37]: Access = 13024, Miss = 10404, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 163565
	L1D_cache_core[38]: Access = 13088, Miss = 10497, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 158042
	L1D_cache_core[39]: Access = 13312, Miss = 10578, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 153572
	L1D_cache_core[40]: Access = 13280, Miss = 10667, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 161685
	L1D_cache_core[41]: Access = 13728, Miss = 11111, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 171190
	L1D_cache_core[42]: Access = 13376, Miss = 10693, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 171853
	L1D_cache_core[43]: Access = 13248, Miss = 10646, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 174760
	L1D_cache_core[44]: Access = 13280, Miss = 10616, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 170249
	L1D_cache_core[45]: Access = 13184, Miss = 10605, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 175697
	L1D_cache_core[46]: Access = 13280, Miss = 10565, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 167662
	L1D_cache_core[47]: Access = 13024, Miss = 10423, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 154647
	L1D_cache_core[48]: Access = 13312, Miss = 10677, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 158291
	L1D_cache_core[49]: Access = 13152, Miss = 10540, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 159624
	L1D_cache_core[50]: Access = 13312, Miss = 10564, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 164639
	L1D_cache_core[51]: Access = 12960, Miss = 10255, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 160187
	L1D_cache_core[52]: Access = 12896, Miss = 10341, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 169666
	L1D_cache_core[53]: Access = 12896, Miss = 10218, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 162680
	L1D_cache_core[54]: Access = 12800, Miss = 10116, Miss_rate = 0.790, Pending_hits = 0, Reservation_fails = 165146
	L1D_cache_core[55]: Access = 12672, Miss = 10066, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 158182
	L1D_cache_core[56]: Access = 12800, Miss = 10141, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 156327
	L1D_cache_core[57]: Access = 13152, Miss = 10487, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 164287
	L1D_cache_core[58]: Access = 13056, Miss = 10433, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 166943
	L1D_cache_core[59]: Access = 12736, Miss = 10136, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 168329
	L1D_total_cache_accesses = 712645
	L1D_total_cache_misses = 579843
	L1D_total_cache_miss_rate = 0.8136
	L1D_total_cache_pending_hits = 1094
	L1D_total_cache_reservation_fails = 10895649
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 307089
	L1C_total_cache_misses = 1912
	L1C_total_cache_miss_rate = 0.0062
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 4075357
	L1T_total_cache_misses = 3978
	L1T_total_cache_miss_rate = 0.0010
	L1T_total_cache_pending_hits = 4071379
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27110
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1094
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 303731
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3433245
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 305177
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1912
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 4071379
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 3978
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 104598
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 276112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 7462404
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8568961
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 171203
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 55613
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
30760, 28831, 30760, 28765, 30719, 28746, 30697, 28513, 29820, 28020, 29820, 28020, 29820, 28020, 29820, 28020, 
gpgpu_n_tot_thrd_icount = 542865856
gpgpu_n_tot_w_icount = 16964558
gpgpu_n_stall_shd_mem = 14696925
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 303728
gpgpu_n_mem_write_global = 380704
gpgpu_n_mem_texture = 3978
gpgpu_n_mem_const = 100
gpgpu_n_load_insn  = 9468232
gpgpu_n_store_insn = 10134454
gpgpu_n_shmem_insn = 61715856
gpgpu_n_tex_insn = 13799808
gpgpu_n_const_mem_insn = 7340032
gpgpu_n_param_mem_insn = 2451968
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14256
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 10990327
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:18651396	W0_Idle:10215260	W0_Scoreboard:33487662	W1:9820	W2:9504	W3:28512	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:83952	W17:0	W18:14256	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:2138400	W29:2280960	W30:0	W31:0	W32:12399298
Warp Occupancy Distribution:
Stall:8785620	W0_Idle:3802445	W0_Scoreboard:4422931	W1:9820	W2:9504	W3:28512	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:83952	W17:0	W18:14256	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:2138400	W29:2280960	W30:0	W31:0	W32:4829890
Warp Occupancy Distribution:
Stall:4887621	W0_Idle:3305433	W0_Scoreboard:14435952	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3784704
warp_utilization0: 0.213879
warp_utilization1: 0.355798
warp_utilization2: 0.143286
traffic_breakdown_coretomem[CONST_ACC_R] = 800 {8:100,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2429824 {8:303728,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 47146944 {40:29770,72:27670,136:323264,}
traffic_breakdown_coretomem[INST_ACC_R] = 170816 {8:21352,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 31824 {8:3978,}
traffic_breakdown_memtocore[CONST_ACC_R] = 7200 {72:100,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41290960 {136:303610,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3043296 {8:380412,}
traffic_breakdown_memtocore[INST_ACC_R] = 2903872 {136:21352,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 541008 {136:3978,}
maxmrqlatency = 1144 
maxdqlatency = 0 
maxmflatency = 3860 
averagemflatency = 709 
averagemflatency_1 = 849 
averagemflatency_2= 664 
averagemflatency_3 = 668 
averagemrqlatency_1 = 70 
averagemrqlatency_2 = 56 
averagemrqlatency_3 = 58 
max_icnt2mem_latency = 3127 
max_icnt2sh_latency = 672837 
mrq_lat_table:244334 	12776 	20575 	36741 	94324 	139531 	163220 	100984 	24457 	1879 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	846 	648 	548 	56532 	195253 	303935 	124919 	5417 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	97631 	44733 	42056 	79283 	156808 	155869 	104592 	28245 	612 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	169974 	133833 	3853 	28 	0 	0 	0 	0 	0 	0 	5120 	11292 	17523 	36746 	74709 	147971 	87049 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	5 	1 	8 	89 	270 	720 	249 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        27        24        29        44        42        29        43        28        26        43        37        34        32        32        27 
dram[1]:        27        26        30        29        44        42        30        34        27        20        45        39        32        32        34        38 
dram[2]:        30        27        19        18        45        37        27        22        25        19        39        38        32        32        29        40 
dram[3]:        29        30        49        25        41        44        30        23        19        19        48        44        32        32        39        43 
dram[4]:        29        26        26        28        39        41        28        24        26        23        46        34        32        32        36        42 
dram[5]:        30        26        38        33        42        44        25        47        24        26        44        29        40        32        26        38 
maximum service time to same row:
dram[0]:      6275      6720      8072      6568      7101      6754      6690      6176      7061      7212      7447      6367     10696     10538      6629      6610 
dram[1]:      5900      6038      8379      5977      6901      7039      6848      6537      6852      7400      7082      7240     10590     10481      6555      6602 
dram[2]:      6574      5870      8386      5288      6838      6591      6398      6500      6786      6863      6709      6899     10722     10483      6527      6926 
dram[3]:      6532      4285      8311      5495      6894      6825      6856      6556      7503      7232      7537      6922     10658     10526      6731      6772 
dram[4]:      6763      5792      7603      5182      6968      7042      6448      6666      7016      7417      7614      7151     10566     10575      6485      7063 
dram[5]:      6527      7103      7599      5218      6468      7010      6791      6965      6577      7113      7423      7255     10386     10631      7093      6722 
average row accesses per activate:
dram[0]:  1.989272  1.976812  2.011529  1.994266  2.099904  2.150782  2.085167  2.081642  1.997488  1.978907  2.018605  2.035896  2.117285  2.091084  2.099355  2.154468 
dram[1]:  1.976511  1.948741  2.036300  2.035756  2.122980  2.151419  2.024668  2.102490  1.994309  1.973654  2.009622  2.051648  2.058248  2.130862  2.120444  2.087536 
dram[2]:  1.981633  1.958624  2.009451  1.969772  2.204681  2.151709  2.067552  2.055974  2.002065  2.013124  2.016647  2.057371  2.092032  2.070053  2.110899  2.104202 
dram[3]:  1.982712  1.965385  2.033863  2.018707  2.136441  2.144949  2.091605  2.129507  2.006855  1.987463  2.039010  2.072357  2.102831  2.051343  2.139105  2.126176 
dram[4]:  1.955157  1.977447  1.957011  1.971500  2.105693  2.146673  2.038732  2.102810  2.005035  1.991578  2.024588  2.046550  2.112676  2.055172  2.099714  2.169091 
dram[5]:  1.949327  1.989553  1.987010  1.986615  2.150585  2.142092  2.043182  2.094906  1.962065  1.976518  2.014987  2.037573  2.056482  2.045667  2.126493  2.121168 
average row locality = 838836/409040 = 2.050743
average row locality_1 = 408327/228729 = 1.785200
average row locality_2 = 219220/89805 = 2.441067
average row locality_3 = 211289/90506 = 2.334530
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4770      4835      4774      4764      4847      4879      4814      4810      4840      4799      4766      4847      4691      4747      4839      4860 
dram[1]:      4727      4789      4747      4817      4874      4878      4798      4791      4850      4781      4844      4843      4698      4756      4834      4840 
dram[2]:      4798      4766      4760      4779      4921      4836      4820      4827      4809      4833      4792      4820      4709      4687      4873      4824 
dram[3]:      4780      4791      4760      4795      4916      4868      4827      4781      4857      4811      4796      4839      4765      4706      4846      4867 
dram[4]:      4779      4814      4751      4767      4846      4911      4774      4851      4849      4836      4797      4819      4769      4726      4849      4858 
dram[5]:      4750      4822      4776      4804      4892      4885      4794      4812      4819      4846      4804      4806      4697      4803      4783      4840 
total reads: 461537
bank skew: 4921/4687 = 1.05
chip skew: 77005/76854 = 1.00
number of total write accesses:
dram[0]:      3945      3946      3950      3935      3939      3923      3902      3910      3907      3926      3914      3944      3925      3935      3953      3941 
dram[1]:      3941      3955      3948      3951      3934      3917      3902      3907      3911      3909      3929      3938      3924      3924      3954      3940 
dram[2]:      3947      3944      3957      3953      3936      3915      3903      3915      3916      3911      3931      3930      3930      3912      3959      3940 
dram[3]:      3936      3953      3952      3946      3932      3922      3920      3901      3925      3909      3933      3926      3928      3925      3951      3950 
dram[4]:      3941      3954      3945      3954      3920      3931      3914      3903      3911      3913      3934      3930      3931      3916      3954      3943 
dram[5]:      3944      3941      3950      3953      3935      3919      3913      3910      3922      3908      3935      3925      3933      3932      3942      3948 
total reads: 377391
bank skew: 3959/3901 = 1.01
chip skew: 62910/62884 = 1.00
average mf latency per bank:
dram[0]:        570       589       558       575       585       609       585       607       567       590       569       592       570       583       586       605
dram[1]:        578       593       564       580       599       616       594       600       577       589       583       598       578       592       596       606
dram[2]:        551       551       542       544       572       584       570       570       549       552       551       560       550       556       572       577
dram[3]:        580       564       571       563       597       591       594       584       579       572       581       575       582       563       600       585
dram[4]:        588       596       579       586       603       618       610       613       590       593       589       597       590       594       610       613
dram[5]:        575       569       561       562       592       598       586       581       575       570       580       581       565       569       583       599
maximum mf latency per bank:
dram[0]:       2537      3339      3094      3153      3116      2912      3264      3405      3122      3443      2718      3400      2904      3425      3364      3563
dram[1]:       2939      2962      3482      3028      3501      3124      3860      3055      3329      3174      2911      2853      2783      3164      3215      2925
dram[2]:       2946      2929      2769      2756      3394      3099      3326      2967      2815      2974      2774      2768      2855      2543      3232      2862
dram[3]:       3267      3080      3757      3060      3597      2946      3434      3337      3233      2657      3254      3094      3511      2888      3554      3053
dram[4]:       3257      3308      3208      3591      3016      3043      3369      3411      3184      3119      3212      3181      2928      3784      3382      3746
dram[5]:       3020      3227      3063      2928      2984      3209      3066      2989      2749      2955      3313      3105      2939      3254      3530      3523
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=888145 n_nop=478934 n_act=68058 n_pre=68042 n_req=105381 n_req_1=33451 n_req_2=36716 n_req_3=35214 n_rd=153740 n_write=119371 bw_util=0.4601 bw_util_1=0.1362 bw_util_2=0.1654 bw_util_3=0.1586 blp=8.744207 blp_1= 3.110142 blp_2= 2.813563 blp_3= 2.776737
 n_activity=820302 dram_eff=0.4982 dram_eff_1=0.1474 dram_eff_2=0.179 dram_eff_3=0.1717
bk0: 9538a 477611i bk1: 9668a 461965i bk2: 9548a 459530i bk3: 9524a 452304i bk4: 9694a 436363i bk5: 9756a 431358i bk6: 9626a 428449i bk7: 9620a 422268i bk8: 9680a 481148i bk9: 9598a 460515i bk10: 9532a 455663i bk11: 9694a 443982i bk12: 9376a 453207i bk13: 9490a 436663i bk14: 9676a 418496i bk15: 9720a 410797i 
bw_dist = 0.136	0.165	0.159	0.463	0.076
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.5401
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=888145 n_nop=478787 n_act=68166 n_pre=68150 n_req=105326 n_req_1=33489 n_req_2=36551 n_req_3=35286 n_rd=153700 n_write=119342 bw_util=0.4598 bw_util_1=0.1363 bw_util_2=0.1646 bw_util_3=0.1589 blp=8.735862 blp_1= 3.126069 blp_2= 2.816227 blp_3= 2.764374
 n_activity=820360 dram_eff=0.4978 dram_eff_1=0.1476 dram_eff_2=0.1782 dram_eff_3=0.172
bk0: 9452a 481681i bk1: 9576a 460228i bk2: 9494a 466433i bk3: 9634a 443796i bk4: 9742a 442797i bk5: 9756a 421900i bk6: 9594a 431534i bk7: 9580a 424557i bk8: 9700a 475591i bk9: 9562a 462905i bk10: 9686a 459632i bk11: 9682a 446508i bk12: 9394a 447534i bk13: 9510a 441253i bk14: 9664a 419525i bk15: 9674a 412652i 
bw_dist = 0.136	0.165	0.159	0.464	0.076
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.4875
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=888145 n_nop=478890 n_act=68093 n_pre=68077 n_req=105296 n_req_1=33390 n_req_2=36734 n_req_3=35172 n_rd=153682 n_write=119403 bw_util=0.4598 bw_util_1=0.1359 bw_util_2=0.1654 bw_util_3=0.1584 blp=8.752870 blp_1= 3.102602 blp_2= 2.829598 blp_3= 2.776037
 n_activity=819787 dram_eff=0.4981 dram_eff_1=0.1473 dram_eff_2=0.1792 dram_eff_3=0.1716
bk0: 9588a 477625i bk1: 9532a 463721i bk2: 9518a 461005i bk3: 9558a 447772i bk4: 9840a 438721i bk5: 9672a 430600i bk6: 9640a 431826i bk7: 9652a 415791i bk8: 9618a 471808i bk9: 9662a 462045i bk10: 9582a 457896i bk11: 9638a 447229i bk12: 9414a 450530i bk13: 9374a 442128i bk14: 9746a 418798i bk15: 9648a 411132i 
bw_dist = 0.136	0.165	0.158	0.463	0.077
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.3805
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=888145 n_nop=479189 n_act=67822 n_pre=67806 n_req=105596 n_req_1=33602 n_req_2=36673 n_req_3=35321 n_rd=153976 n_write=119352 bw_util=0.461 bw_util_1=0.1367 bw_util_2=0.1652 bw_util_3=0.1591 blp=8.752328 blp_1= 3.143832 blp_2= 2.798295 blp_3= 2.765302
 n_activity=820500 dram_eff=0.499 dram_eff_1=0.148 dram_eff_2=0.1788 dram_eff_3=0.1722
bk0: 9558a 480606i bk1: 9582a 463970i bk2: 9516a 462435i bk3: 9588a 444085i bk4: 9828a 437025i bk5: 9736a 429465i bk6: 9652a 427372i bk7: 9562a 421436i bk8: 9714a 472106i bk9: 9620a 465230i bk10: 9592a 460819i bk11: 9674a 448327i bk12: 9526a 441025i bk13: 9410a 441177i bk14: 9690a 419288i bk15: 9728a 410139i 
bw_dist = 0.137	0.165	0.159	0.463	0.076
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.4918
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=888145 n_nop=478073 n_act=68379 n_pre=68366 n_req=105596 n_req_1=33494 n_req_2=36807 n_req_3=35295 n_rd=153975 n_write=119352 bw_util=0.4611 bw_util_1=0.1363 bw_util_2=0.1658 bw_util_3=0.159 blp=8.820552 blp_1= 3.145203 blp_2= 2.844855 blp_3= 2.802281
 n_activity=818323 dram_eff=0.5004 dram_eff_1=0.148 dram_eff_2=0.1799 dram_eff_3=0.1725
bk0: 9558a 472558i bk1: 9628a 460237i bk2: 9500a 457080i bk3: 9530a 447081i bk4: 9692a 440820i bk5: 9818a 424504i bk6: 9546a 423397i bk7: 9702a 415541i bk8: 9698a 473602i bk9: 9672a 459992i bk10: 9592a 455679i bk11: 9638a 446141i bk12: 9538a 448606i bk13: 9452a 435747i bk14: 9697a 417143i bk15: 9714a 409949i 
bw_dist = 0.136	0.166	0.159	0.460	0.079
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.6565
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=888145 n_nop=477932 n_act=68512 n_pre=68498 n_req=105455 n_req_1=33597 n_req_2=36532 n_req_3=35326 n_rd=153845 n_write=119358 bw_util=0.4604 bw_util_1=0.1367 bw_util_2=0.1645 bw_util_3=0.1591 blp=8.753959 blp_1= 3.142401 blp_2= 2.791525 blp_3= 2.762107
 n_activity=820848 dram_eff=0.4981 dram_eff_1=0.148 dram_eff_2=0.178 dram_eff_3=0.1721
bk0: 9500a 472040i bk1: 9640a 460147i bk2: 9545a 458617i bk3: 9608a 447061i bk4: 9782a 438647i bk5: 9770a 426961i bk6: 9584a 428659i bk7: 9622a 420902i bk8: 9638a 474850i bk9: 9692a 463343i bk10: 9608a 454182i bk11: 9612a 449794i bk12: 9392a 446032i bk13: 9606a 437605i bk14: 9566a 424584i bk15: 9680a 410132i 
bw_dist = 0.137	0.165	0.159	0.464	0.076
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.5213

========= L2 cache stats =========
L2_cache_bank[0]: Access = 58284, Miss = 38351, Miss_rate = 0.658, Pending_hits = 895, Reservation_fails = 18145
L2_cache_bank[1]: Access = 58810, Miss = 38550, Miss_rate = 0.656, Pending_hits = 881, Reservation_fails = 24242
L2_cache_bank[2]: Access = 58438, Miss = 38383, Miss_rate = 0.657, Pending_hits = 885, Reservation_fails = 14224
L2_cache_bank[3]: Access = 58716, Miss = 38506, Miss_rate = 0.656, Pending_hits = 892, Reservation_fails = 21453
L2_cache_bank[4]: Access = 59069, Miss = 38486, Miss_rate = 0.652, Pending_hits = 877, Reservation_fails = 12969
L2_cache_bank[5]: Access = 58784, Miss = 38380, Miss_rate = 0.653, Pending_hits = 903, Reservation_fails = 20115
L2_cache_bank[6]: Access = 59154, Miss = 38558, Miss_rate = 0.652, Pending_hits = 881, Reservation_fails = 13870
L2_cache_bank[7]: Access = 58854, Miss = 38469, Miss_rate = 0.654, Pending_hits = 942, Reservation_fails = 21582
L2_cache_bank[8]: Access = 59531, Miss = 38428, Miss_rate = 0.646, Pending_hits = 934, Reservation_fails = 23317
L2_cache_bank[9]: Access = 59780, Miss = 38591, Miss_rate = 0.646, Pending_hits = 960, Reservation_fails = 24702
L2_cache_bank[10]: Access = 60163, Miss = 38328, Miss_rate = 0.637, Pending_hits = 965, Reservation_fails = 22864
L2_cache_bank[11]: Access = 60083, Miss = 38633, Miss_rate = 0.643, Pending_hits = 993, Reservation_fails = 25100
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 58284, Miss = 38351 (0.658), PendingHit = 895 (0.0154)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 58810, Miss = 38550 (0.656), PendingHit = 881 (0.015)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 58438, Miss = 38383 (0.657), PendingHit = 885 (0.0151)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 58716, Miss = 38506 (0.656), PendingHit = 892 (0.0152)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 59069, Miss = 38486 (0.652), PendingHit = 877 (0.0148)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 58784, Miss = 38380 (0.653), PendingHit = 903 (0.0154)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 59154, Miss = 38558 (0.652), PendingHit = 881 (0.0149)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 58854, Miss = 38469 (0.654), PendingHit = 942 (0.016)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 59531, Miss = 38428 (0.646), PendingHit = 934 (0.0157)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 59780, Miss = 38591 (0.646), PendingHit = 960 (0.0161)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 60163, Miss = 38328 (0.637), PendingHit = 965 (0.016)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 60083, Miss = 38633 (0.643), PendingHit = 993 (0.0165)
L2 Cache Total Miss Rate = 0.651
Stream 1: L2 Cache Miss Rate = 0.653
Stream 2: L2 Cache Miss Rate = 0.658
Stream 3: L2 Cache Miss Rate = 0.646
Stream 1: Accesses  = 175698
Stream 1: Misses  = 114657
Stream 2: Accesses  = 266984
Stream 2: Misses  = 175650
Stream 3: Accesses  = 442682
Stream 3: Misses  = 286013
Stream 1+2: Accesses  = 442682
Stream 1+2: Misses  = 290307
Stream 1+2+3: Accesses  = 885364
Stream 1+2+3: Misses  = 576320
Total Accesses  = 709666
MPKI-CORES
CORE_L2MPKI_0	0.276
CORE_L2MPKI_1	0.520
CORE_L2MPKI_2	0.408
CORE_L2MPKI_3	0.476
CORE_L2MPKI_4	0.495
CORE_L2MPKI_5	0.368
CORE_L2MPKI_6	0.318
CORE_L2MPKI_7	0.518
CORE_L2MPKI_8	0.421
CORE_L2MPKI_9	0.425
CORE_L2MPKI_10	0.522
CORE_L2MPKI_11	0.199
CORE_L2MPKI_12	0.469
CORE_L2MPKI_13	0.508
CORE_L2MPKI_14	0.364
CORE_L2MPKI_15	0.422
CORE_L2MPKI_16	0.413
CORE_L2MPKI_17	0.384
CORE_L2MPKI_18	0.167
CORE_L2MPKI_19	0.464
CORE_L2MPKI_20	1.437
CORE_L2MPKI_21	1.475
CORE_L2MPKI_22	1.475
CORE_L2MPKI_23	1.448
CORE_L2MPKI_24	1.455
CORE_L2MPKI_25	1.462
CORE_L2MPKI_26	1.466
CORE_L2MPKI_27	1.449
CORE_L2MPKI_28	1.457
CORE_L2MPKI_29	1.470
CORE_L2MPKI_30	1.457
CORE_L2MPKI_31	1.450
CORE_L2MPKI_32	1.429
CORE_L2MPKI_33	1.432
CORE_L2MPKI_34	1.453
CORE_L2MPKI_35	1.440
CORE_L2MPKI_36	1.467
CORE_L2MPKI_37	1.442
CORE_L2MPKI_38	1.423
CORE_L2MPKI_39	1.422
CORE_L2MPKI_40	1.410
CORE_L2MPKI_41	1.395
CORE_L2MPKI_42	1.394
CORE_L2MPKI_43	1.410
CORE_L2MPKI_44	1.407
CORE_L2MPKI_45	1.428
CORE_L2MPKI_46	1.429
CORE_L2MPKI_47	1.438
CORE_L2MPKI_48	1.403
CORE_L2MPKI_49	1.416
CORE_L2MPKI_50	1.403
CORE_L2MPKI_51	1.420
CORE_L2MPKI_52	1.413
CORE_L2MPKI_53	1.422
CORE_L2MPKI_54	1.429
CORE_L2MPKI_55	1.438
CORE_L2MPKI_56	1.419
CORE_L2MPKI_57	1.395
CORE_L2MPKI_58	1.411
CORE_L2MPKI_59	1.420
Avg_MPKI_Stream1= 0.407
Avg_MPKI_Stream2= 1.450
Avg_MPKI_Stream3= 1.415
MISSES-CORES
CORE_MISSES_0	3871
CORE_MISSES_1	7447
CORE_MISSES_2	5721
CORE_MISSES_3	6701
CORE_MISSES_4	6991
CORE_MISSES_5	5146
CORE_MISSES_6	4422
CORE_MISSES_7	7326
CORE_MISSES_8	5981
CORE_MISSES_9	5967
CORE_MISSES_10	7391
CORE_MISSES_11	2701
CORE_MISSES_12	6692
CORE_MISSES_13	7268
CORE_MISSES_14	5077
CORE_MISSES_15	5915
CORE_MISSES_16	5788
CORE_MISSES_17	5373
CORE_MISSES_18	2268
CORE_MISSES_19	6611
CORE_MISSES_20	8989
CORE_MISSES_21	8918
CORE_MISSES_22	8831
CORE_MISSES_23	8817
CORE_MISSES_24	8753
CORE_MISSES_25	8925
CORE_MISSES_26	8889
CORE_MISSES_27	9059
CORE_MISSES_28	8831
CORE_MISSES_29	8845
CORE_MISSES_30	8765
CORE_MISSES_31	8791
CORE_MISSES_32	8685
CORE_MISSES_33	8683
CORE_MISSES_34	8678
CORE_MISSES_35	8603
CORE_MISSES_36	8564
CORE_MISSES_37	8675
CORE_MISSES_38	8603
CORE_MISSES_39	8746
CORE_MISSES_40	8649
CORE_MISSES_41	8850
CORE_MISSES_42	8613
CORE_MISSES_43	8628
CORE_MISSES_44	8635
CORE_MISSES_45	8699
CORE_MISSES_46	8768
CORE_MISSES_47	8654
CORE_MISSES_48	8631
CORE_MISSES_49	8601
CORE_MISSES_50	8630
CORE_MISSES_51	8503
CORE_MISSES_52	8420
CORE_MISSES_53	8474
CORE_MISSES_54	8450
CORE_MISSES_55	8419
CORE_MISSES_56	8391
CORE_MISSES_57	8475
CORE_MISSES_58	8510
CORE_MISSES_59	8356
L2_MISSES = 461663
L2_total_cache_accesses = 709666
L2_total_cache_misses = 461663
L2_total_cache_miss_rate = 0.6505
L2_total_cache_pending_hits = 11008
L2_total_cache_reservation_fails = 242583
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4302
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 479
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 298909
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 160409
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 3303
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 283
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 392
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 3789
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 209345
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 9288
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 161913
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 34936
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 19953
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 952
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 447
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 43349
L2_cache_data_port_util = 0.192
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2025412
icnt_total_pkts_simt_to_mem=2088028
