vendor_name = ModelSim
source_file = 1, C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/REG0/REG0.vhd
source_file = 1, C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/ADD1/ADD1.vhd
source_file = 1, C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/MEMDATA/MEMDATA.vhd
source_file = 1, C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/COMP0/COMP0.vhd
source_file = 1, C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/COMP/COMP.vhd
source_file = 1, C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/REG16/REG16.vhd
source_file = 1, C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/REG8/REG8.vhd
source_file = 1, C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/MUX5E/MUX5E.vhd
source_file = 1, C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/MUX4E/MUX4E.vhd
source_file = 1, C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/PC/PC.vhd
source_file = 1, C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/MUX2E/MUX2E.vhd
source_file = 1, C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/ALU/ALU.vhd
source_file = 1, C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/GG210.vhd
source_file = 1, C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/PRGDATA/PRGDATA.vhd
source_file = 1, C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/db/GG210.cbx.xml
source_file = 1, c:/altera/13.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/db/altsyncram_g181.tdf
source_file = 1, prgdata.mif
source_file = 1, C:/Users/Crowler/Documents/GitHub/sistemas-digitais/Microcontrolador/db/altsyncram_gra1.tdf
design_name = GG210
instance = comp, \mux5E1|Mux7~1\, mux5E1|Mux7~1, GG210, 1
instance = comp, \mux5E1|Mux4~0\, mux5E1|Mux4~0, GG210, 1
instance = comp, \mux5E1|Mux5~0\, mux5E1|Mux5~0, GG210, 1
instance = comp, \mux5E1|Mux3~0\, mux5E1|Mux3~0, GG210, 1
instance = comp, \mux4|Mux7~1\, mux4|Mux7~1, GG210, 1
instance = comp, \mux4|Mux5~1\, mux4|Mux5~1, GG210, 1
instance = comp, \mux4|Mux3~1\, mux4|Mux3~1, GG210, 1
instance = comp, \mux4|Mux1~1\, mux4|Mux1~1, GG210, 1
instance = comp, \ula|Add0~8\, ula|Add0~8, GG210, 1
instance = comp, \ula|Mux2~3\, ula|Mux2~3, GG210, 1
instance = comp, \ula|Add0~17\, ula|Add0~17, GG210, 1
instance = comp, \ula|Mux6~2\, ula|Mux6~2, GG210, 1
instance = comp, \ula|Add0~20\, ula|Add0~20, GG210, 1
instance = comp, \ula|Mux6~3\, ula|Mux6~3, GG210, 1
instance = comp, \ula|Mux7~6\, ula|Mux7~6, GG210, 1
instance = comp, \ula|Mux5~4\, ula|Mux5~4, GG210, 1
instance = comp, \wren~I\, wren, GG210, 1
instance = comp, \clk~I\, clk, GG210, 1
instance = comp, \clk~clkctrl\, clk~clkctrl, GG210, 1
instance = comp, \IR_ld~I\, IR_ld, GG210, 1
instance = comp, \IR_clr~I\, IR_clr, GG210, 1
instance = comp, \IR_clr~clkctrl\, IR_clr~clkctrl, GG210, 1
instance = comp, \pcounter|addr_out[0]~10\, pcounter|addr_out[0]~10, GG210, 1
instance = comp, \mux2_in1[0]~I\, mux2_in1[0], GG210, 1
instance = comp, \pc_clr~I\, pc_clr, GG210, 1
instance = comp, \pc_clr~clkctrl\, pc_clr~clkctrl, GG210, 1
instance = comp, \sel_mux_pc~I\, sel_mux_pc, GG210, 1
instance = comp, \pc_ld~I\, pc_ld, GG210, 1
instance = comp, \pcounter|addr_out[0]\, pcounter|addr_out[0], GG210, 1
instance = comp, \pcounter|addr_out[1]~12\, pcounter|addr_out[1]~12, GG210, 1
instance = comp, \mux2_in1[1]~I\, mux2_in1[1], GG210, 1
instance = comp, \pcounter|addr_out[1]\, pcounter|addr_out[1], GG210, 1
instance = comp, \pcounter|addr_out[2]~14\, pcounter|addr_out[2]~14, GG210, 1
instance = comp, \mux2_in1[2]~I\, mux2_in1[2], GG210, 1
instance = comp, \pcounter|addr_out[2]\, pcounter|addr_out[2], GG210, 1
instance = comp, \pcounter|addr_out[3]~16\, pcounter|addr_out[3]~16, GG210, 1
instance = comp, \mux2_in1[3]~I\, mux2_in1[3], GG210, 1
instance = comp, \pcounter|addr_out[3]\, pcounter|addr_out[3], GG210, 1
instance = comp, \pcounter|addr_out[4]~18\, pcounter|addr_out[4]~18, GG210, 1
instance = comp, \mux2_in1[4]~I\, mux2_in1[4], GG210, 1
instance = comp, \pcounter|addr_out[4]\, pcounter|addr_out[4], GG210, 1
instance = comp, \pcounter|addr_out[5]~20\, pcounter|addr_out[5]~20, GG210, 1
instance = comp, \mux2_in1[5]~I\, mux2_in1[5], GG210, 1
instance = comp, \pcounter|addr_out[5]\, pcounter|addr_out[5], GG210, 1
instance = comp, \pcounter|addr_out[6]~22\, pcounter|addr_out[6]~22, GG210, 1
instance = comp, \mux2_in1[6]~I\, mux2_in1[6], GG210, 1
instance = comp, \pcounter|addr_out[6]\, pcounter|addr_out[6], GG210, 1
instance = comp, \pcounter|addr_out[7]~24\, pcounter|addr_out[7]~24, GG210, 1
instance = comp, \mux2_in1[7]~I\, mux2_in1[7], GG210, 1
instance = comp, \pcounter|addr_out[7]\, pcounter|addr_out[7], GG210, 1
instance = comp, \pcounter|addr_out[8]~26\, pcounter|addr_out[8]~26, GG210, 1
instance = comp, \mux2_in1[8]~I\, mux2_in1[8], GG210, 1
instance = comp, \pcounter|addr_out[8]\, pcounter|addr_out[8], GG210, 1
instance = comp, \pcounter|addr_out[9]~28\, pcounter|addr_out[9]~28, GG210, 1
instance = comp, \mux2_in1[9]~I\, mux2_in1[9], GG210, 1
instance = comp, \pcounter|addr_out[9]\, pcounter|addr_out[9], GG210, 1
instance = comp, \pmem|altsyncram_component|auto_generated|ram_block1a0\, pmem|altsyncram_component|auto_generated|ram_block1a0, GG210, 1
instance = comp, \pmem|altsyncram_component|auto_generated|ram_block1a4\, pmem|altsyncram_component|auto_generated|ram_block1a4, GG210, 1
instance = comp, \pmem|altsyncram_component|auto_generated|ram_block1a8\, pmem|altsyncram_component|auto_generated|ram_block1a8, GG210, 1
instance = comp, \pmem|altsyncram_component|auto_generated|ram_block1a12\, pmem|altsyncram_component|auto_generated|ram_block1a12, GG210, 1
instance = comp, \sel_5e2[0]~I\, sel_5e2[0], GG210, 1
instance = comp, \alu_sel[3]~I\, alu_sel[3], GG210, 1
instance = comp, \alu_sel[2]~I\, alu_sel[2], GG210, 1
instance = comp, \alu_sel[0]~I\, alu_sel[0], GG210, 1
instance = comp, \ula|Mux8~0\, ula|Mux8~0, GG210, 1
instance = comp, \ula|Mux8~0clkctrl\, ula|Mux8~0clkctrl, GG210, 1
instance = comp, \R3_clr~I\, R3_clr, GG210, 1
instance = comp, \R3_clr~clkctrl\, R3_clr~clkctrl, GG210, 1
instance = comp, \R3_ld~I\, R3_ld, GG210, 1
instance = comp, \R3|data_out[1]\, R3|data_out[1], GG210, 1
instance = comp, \R2_clr~I\, R2_clr, GG210, 1
instance = comp, \R2_clr~clkctrl\, R2_clr~clkctrl, GG210, 1
instance = comp, \R2_ld~I\, R2_ld, GG210, 1
instance = comp, \R2|data_out[1]\, R2|data_out[1], GG210, 1
instance = comp, \sel_5e1[2]~I\, sel_5e1[2], GG210, 1
instance = comp, \sel_5e1[1]~I\, sel_5e1[1], GG210, 1
instance = comp, \mux5E1|Mux7~3\, mux5E1|Mux7~3, GG210, 1
instance = comp, \R1|data_out[1]~feeder\, R1|data_out[1]~feeder, GG210, 1
instance = comp, \R1_clr~I\, R1_clr, GG210, 1
instance = comp, \R1_clr~clkctrl\, R1_clr~clkctrl, GG210, 1
instance = comp, \R1_ld~I\, R1_ld, GG210, 1
instance = comp, \R1|data_out[1]\, R1|data_out[1], GG210, 1
instance = comp, \mux5E1|Mux6~0\, mux5E1|Mux6~0, GG210, 1
instance = comp, \mux5E1|Mux6~1\, mux5E1|Mux6~1, GG210, 1
instance = comp, \mux5E1|Mux6\, mux5E1|Mux6, GG210, 1
instance = comp, \alu_sel[1]~I\, alu_sel[1], GG210, 1
instance = comp, \ula|Mux7~2\, ula|Mux7~2, GG210, 1
instance = comp, \ula|Mux1~2\, ula|Mux1~2, GG210, 1
instance = comp, \ula|Add0~5\, ula|Add0~5, GG210, 1
instance = comp, \sel_mux4e[0]~I\, sel_mux4e[0], GG210, 1
instance = comp, \ula|Mux0~2\, ula|Mux0~2, GG210, 1
instance = comp, \ula|Mux7~4\, ula|Mux7~4, GG210, 1
instance = comp, \ula|Add0~2\, ula|Add0~2, GG210, 1
instance = comp, \ula|Add0~3\, ula|Add0~3, GG210, 1
instance = comp, \ula|Mux0~4\, ula|Mux0~4, GG210, 1
instance = comp, \R3|data_out[0]\, R3|data_out[0], GG210, 1
instance = comp, \R2|data_out[0]\, R2|data_out[0], GG210, 1
instance = comp, \mux5E1|Mux7~2\, mux5E1|Mux7~2, GG210, 1
instance = comp, \mux5E1|Mux7~4\, mux5E1|Mux7~4, GG210, 1
instance = comp, \mux5E1|Mux7\, mux5E1|Mux7, GG210, 1
instance = comp, \ula|Mux0~5\, ula|Mux0~5, GG210, 1
instance = comp, \ula|Mux0~3\, ula|Mux0~3, GG210, 1
instance = comp, \ula|result[0]\, ula|result[0], GG210, 1
instance = comp, \mem_adr[0]~I\, mem_adr[0], GG210, 1
instance = comp, \mem_adr[1]~I\, mem_adr[1], GG210, 1
instance = comp, \mem_adr[2]~I\, mem_adr[2], GG210, 1
instance = comp, \mem_adr[3]~I\, mem_adr[3], GG210, 1
instance = comp, \mem_adr[4]~I\, mem_adr[4], GG210, 1
instance = comp, \mem_adr[5]~I\, mem_adr[5], GG210, 1
instance = comp, \mem_adr[6]~I\, mem_adr[6], GG210, 1
instance = comp, \mem_adr[7]~I\, mem_adr[7], GG210, 1
instance = comp, \sel_5e2[2]~I\, sel_5e2[2], GG210, 1
instance = comp, \sel_5e2[1]~I\, sel_5e2[1], GG210, 1
instance = comp, \mux5E2|Mux4~2\, mux5E2|Mux4~2, GG210, 1
instance = comp, \sel_mux4e[1]~I\, sel_mux4e[1], GG210, 1
instance = comp, \mux5E2|Mux4~3\, mux5E2|Mux4~3, GG210, 1
instance = comp, \mux5E2|Mux4~0\, mux5E2|Mux4~0, GG210, 1
instance = comp, \sel_5e1[0]~I\, sel_5e1[0], GG210, 1
instance = comp, \R1|data_out[7]\, R1|data_out[7], GG210, 1
instance = comp, \mux5E1|Mux0~0\, mux5E1|Mux0~0, GG210, 1
instance = comp, \mux5E1|Mux0~1\, mux5E1|Mux0~1, GG210, 1
instance = comp, \R2|data_out[7]\, R2|data_out[7], GG210, 1
instance = comp, \R3|data_out[7]\, R3|data_out[7], GG210, 1
instance = comp, \mux5E1|Mux0\, mux5E1|Mux0, GG210, 1
instance = comp, \ula|Mux7~5\, ula|Mux7~5, GG210, 1
instance = comp, \ula|Mux7~3\, ula|Mux7~3, GG210, 1
instance = comp, \ula|Add0~23\, ula|Add0~23, GG210, 1
instance = comp, \mux5E1|Mux7~0\, mux5E1|Mux7~0, GG210, 1
instance = comp, \R1|data_out[6]\, R1|data_out[6], GG210, 1
instance = comp, \mux5E1|Mux1~0\, mux5E1|Mux1~0, GG210, 1
instance = comp, \mux5E1|Mux1~1\, mux5E1|Mux1~1, GG210, 1
instance = comp, \R3|data_out[6]\, R3|data_out[6], GG210, 1
instance = comp, \mux5E1|Mux1\, mux5E1|Mux1, GG210, 1
instance = comp, \R3|data_out[5]\, R3|data_out[5], GG210, 1
instance = comp, \R1|data_out[5]\, R1|data_out[5], GG210, 1
instance = comp, \mux5E1|Mux2~0\, mux5E1|Mux2~0, GG210, 1
instance = comp, \mux5E1|Mux2~1\, mux5E1|Mux2~1, GG210, 1
instance = comp, \mux5E1|Mux2\, mux5E1|Mux2, GG210, 1
instance = comp, \ula|Add0~14\, ula|Add0~14, GG210, 1
instance = comp, \R3|data_out[3]\, R3|data_out[3], GG210, 1
instance = comp, \R2|data_out[3]\, R2|data_out[3], GG210, 1
instance = comp, \mux5E1|Mux4~1\, mux5E1|Mux4~1, GG210, 1
instance = comp, \mux5E1|Mux4\, mux5E1|Mux4, GG210, 1
instance = comp, \ula|Add0~9\, ula|Add0~9, GG210, 1
instance = comp, \ula|Add0~6\, ula|Add0~6, GG210, 1
instance = comp, \ula|Add0~10\, ula|Add0~10, GG210, 1
instance = comp, \ula|Add0~12\, ula|Add0~12, GG210, 1
instance = comp, \ula|Add0~15\, ula|Add0~15, GG210, 1
instance = comp, \ula|Add0~18\, ula|Add0~18, GG210, 1
instance = comp, \ula|Add0~21\, ula|Add0~21, GG210, 1
instance = comp, \ula|Add0~24\, ula|Add0~24, GG210, 1
instance = comp, \ula|Mux7~7\, ula|Mux7~7, GG210, 1
instance = comp, \ula|Mux7~8\, ula|Mux7~8, GG210, 1
instance = comp, \ula|result[7]\, ula|result[7], GG210, 1
instance = comp, \mem|altsyncram_component|auto_generated|ram_block1a0\, mem|altsyncram_component|auto_generated|ram_block1a0, GG210, 1
instance = comp, \mux4|Mux0~1\, mux4|Mux0~1, GG210, 1
instance = comp, \mux4|Mux0~2\, mux4|Mux0~2, GG210, 1
instance = comp, \mux5E2|Mux0~0\, mux5E2|Mux0~0, GG210, 1
instance = comp, \mux5E2|Mux0~1\, mux5E2|Mux0~1, GG210, 1
instance = comp, \mux5E2|Mux0\, mux5E2|Mux0, GG210, 1
instance = comp, \compa|Equal0~4\, compa|Equal0~4, GG210, 1
instance = comp, \ula|Mux6~4\, ula|Mux6~4, GG210, 1
instance = comp, \ula|Mux6~5\, ula|Mux6~5, GG210, 1
instance = comp, \ula|result[6]\, ula|result[6], GG210, 1
instance = comp, \mux4|Mux1~2\, mux4|Mux1~2, GG210, 1
instance = comp, \mux5E2|Mux1~0\, mux5E2|Mux1~0, GG210, 1
instance = comp, \mux5E2|Mux1~1\, mux5E2|Mux1~1, GG210, 1
instance = comp, \R2|data_out[6]\, R2|data_out[6], GG210, 1
instance = comp, \mux5E2|Mux1\, mux5E2|Mux1, GG210, 1
instance = comp, \mux4|Mux2~1\, mux4|Mux2~1, GG210, 1
instance = comp, \ula|Mux5~5\, ula|Mux5~5, GG210, 1
instance = comp, \ula|Mux5~2\, ula|Mux5~2, GG210, 1
instance = comp, \ula|Mux5~3\, ula|Mux5~3, GG210, 1
instance = comp, \ula|result[5]\, ula|result[5], GG210, 1
instance = comp, \mux4|Mux2~2\, mux4|Mux2~2, GG210, 1
instance = comp, \mux5E2|Mux2~0\, mux5E2|Mux2~0, GG210, 1
instance = comp, \mux5E2|Mux2~1\, mux5E2|Mux2~1, GG210, 1
instance = comp, \R2|data_out[5]\, R2|data_out[5], GG210, 1
instance = comp, \mux5E2|Mux2\, mux5E2|Mux2, GG210, 1
instance = comp, \R2|data_out[4]\, R2|data_out[4], GG210, 1
instance = comp, \mux5E1|Mux3~1\, mux5E1|Mux3~1, GG210, 1
instance = comp, \mux5E1|Mux3\, mux5E1|Mux3, GG210, 1
instance = comp, \ula|Mux4~2\, ula|Mux4~2, GG210, 1
instance = comp, \ula|Mux4~4\, ula|Mux4~4, GG210, 1
instance = comp, \ula|Mux4~5\, ula|Mux4~5, GG210, 1
instance = comp, \ula|Mux4~3\, ula|Mux4~3, GG210, 1
instance = comp, \ula|result[4]\, ula|result[4], GG210, 1
instance = comp, \mux4|Mux3~2\, mux4|Mux3~2, GG210, 1
instance = comp, \R3|data_out[4]\, R3|data_out[4], GG210, 1
instance = comp, \R1|data_out[4]~feeder\, R1|data_out[4]~feeder, GG210, 1
instance = comp, \R1|data_out[4]\, R1|data_out[4], GG210, 1
instance = comp, \mux5E2|Mux3~0\, mux5E2|Mux3~0, GG210, 1
instance = comp, \mux5E2|Mux3~1\, mux5E2|Mux3~1, GG210, 1
instance = comp, \mux5E2|Mux3\, mux5E2|Mux3, GG210, 1
instance = comp, \mux4|Mux4~1\, mux4|Mux4~1, GG210, 1
instance = comp, \ula|Mux3~4\, ula|Mux3~4, GG210, 1
instance = comp, \ula|Mux3~5\, ula|Mux3~5, GG210, 1
instance = comp, \ula|Mux3~2\, ula|Mux3~2, GG210, 1
instance = comp, \ula|Mux3~3\, ula|Mux3~3, GG210, 1
instance = comp, \ula|result[3]\, ula|result[3], GG210, 1
instance = comp, \mux4|Mux4~2\, mux4|Mux4~2, GG210, 1
instance = comp, \R1|data_out[3]\, R1|data_out[3], GG210, 1
instance = comp, \mux5E2|Mux4~1\, mux5E2|Mux4~1, GG210, 1
instance = comp, \mux5E2|Mux4~4\, mux5E2|Mux4~4, GG210, 1
instance = comp, \mux5E2|Mux4\, mux5E2|Mux4, GG210, 1
instance = comp, \R2|data_out[2]\, R2|data_out[2], GG210, 1
instance = comp, \R3|data_out[2]\, R3|data_out[2], GG210, 1
instance = comp, \mux5E1|Mux5~1\, mux5E1|Mux5~1, GG210, 1
instance = comp, \mux5E1|Mux5\, mux5E1|Mux5, GG210, 1
instance = comp, \compa|Equal0~1\, compa|Equal0~1, GG210, 1
instance = comp, \ula|Mux2~4\, ula|Mux2~4, GG210, 1
instance = comp, \ula|Mux2~2\, ula|Mux2~2, GG210, 1
instance = comp, \ula|Mux2~5\, ula|Mux2~5, GG210, 1
instance = comp, \ula|result[2]\, ula|result[2], GG210, 1
instance = comp, \mux4|Mux5~2\, mux4|Mux5~2, GG210, 1
instance = comp, \R1|data_out[2]~feeder\, R1|data_out[2]~feeder, GG210, 1
instance = comp, \R1|data_out[2]\, R1|data_out[2], GG210, 1
instance = comp, \mux5E2|Mux5~0\, mux5E2|Mux5~0, GG210, 1
instance = comp, \mux5E2|Mux5~1\, mux5E2|Mux5~1, GG210, 1
instance = comp, \mux5E2|Mux5\, mux5E2|Mux5, GG210, 1
instance = comp, \mux4|Mux7~2\, mux4|Mux7~2, GG210, 1
instance = comp, \R1|data_out[0]\, R1|data_out[0], GG210, 1
instance = comp, \mux5E2|Mux7~0\, mux5E2|Mux7~0, GG210, 1
instance = comp, \mux5E2|Mux7~1\, mux5E2|Mux7~1, GG210, 1
instance = comp, \mux5E2|Mux7\, mux5E2|Mux7, GG210, 1
instance = comp, \ula|Add0~0\, ula|Add0~0, GG210, 1
instance = comp, \ula|Mux1~4\, ula|Mux1~4, GG210, 1
instance = comp, \ula|Mux1~5\, ula|Mux1~5, GG210, 1
instance = comp, \ula|Mux1~3\, ula|Mux1~3, GG210, 1
instance = comp, \ula|result[1]\, ula|result[1], GG210, 1
instance = comp, \mux4|Mux6~1\, mux4|Mux6~1, GG210, 1
instance = comp, \mux4|Mux6~2\, mux4|Mux6~2, GG210, 1
instance = comp, \mux5E2|Mux6~0\, mux5E2|Mux6~0, GG210, 1
instance = comp, \mux5E2|Mux6~1\, mux5E2|Mux6~1, GG210, 1
instance = comp, \mux5E2|Mux6\, mux5E2|Mux6, GG210, 1
instance = comp, \compa|Equal0~0\, compa|Equal0~0, GG210, 1
instance = comp, \compa|Equal0~2\, compa|Equal0~2, GG210, 1
instance = comp, \compa|Equal0~3\, compa|Equal0~3, GG210, 1
instance = comp, \compa|Equal0~5\, compa|Equal0~5, GG210, 1
instance = comp, \compa|Equal0~6\, compa|Equal0~6, GG210, 1
instance = comp, \compa|LessThan0~1\, compa|LessThan0~1, GG210, 1
instance = comp, \compa|LessThan0~3\, compa|LessThan0~3, GG210, 1
instance = comp, \compa|LessThan0~5\, compa|LessThan0~5, GG210, 1
instance = comp, \compa|LessThan0~7\, compa|LessThan0~7, GG210, 1
instance = comp, \compa|LessThan0~9\, compa|LessThan0~9, GG210, 1
instance = comp, \compa|LessThan0~11\, compa|LessThan0~11, GG210, 1
instance = comp, \compa|LessThan0~13\, compa|LessThan0~13, GG210, 1
instance = comp, \compa|LessThan0~14\, compa|LessThan0~14, GG210, 1
instance = comp, \compa|LessThan1~1\, compa|LessThan1~1, GG210, 1
instance = comp, \compa|LessThan1~3\, compa|LessThan1~3, GG210, 1
instance = comp, \compa|LessThan1~5\, compa|LessThan1~5, GG210, 1
instance = comp, \compa|LessThan1~7\, compa|LessThan1~7, GG210, 1
instance = comp, \compa|LessThan1~9\, compa|LessThan1~9, GG210, 1
instance = comp, \compa|LessThan1~11\, compa|LessThan1~11, GG210, 1
instance = comp, \compa|LessThan1~13\, compa|LessThan1~13, GG210, 1
instance = comp, \compa|LessThan1~14\, compa|LessThan1~14, GG210, 1
instance = comp, \IR_out[0]~I\, IR_out[0], GG210, 1
instance = comp, \IR_out[1]~I\, IR_out[1], GG210, 1
instance = comp, \IR_out[2]~I\, IR_out[2], GG210, 1
instance = comp, \IR_out[3]~I\, IR_out[3], GG210, 1
instance = comp, \IR_out[4]~I\, IR_out[4], GG210, 1
instance = comp, \IR_out[5]~I\, IR_out[5], GG210, 1
instance = comp, \IR_out[6]~I\, IR_out[6], GG210, 1
instance = comp, \IR_out[7]~I\, IR_out[7], GG210, 1
instance = comp, \IR_out[8]~I\, IR_out[8], GG210, 1
instance = comp, \IR_out[9]~I\, IR_out[9], GG210, 1
instance = comp, \IR_out[10]~I\, IR_out[10], GG210, 1
instance = comp, \IR_out[11]~I\, IR_out[11], GG210, 1
instance = comp, \IR_out[12]~I\, IR_out[12], GG210, 1
instance = comp, \IR_out[13]~I\, IR_out[13], GG210, 1
instance = comp, \IR_out[14]~I\, IR_out[14], GG210, 1
instance = comp, \IR_out[15]~I\, IR_out[15], GG210, 1
instance = comp, \comp_out[0]~I\, comp_out[0], GG210, 1
instance = comp, \comp_out[1]~I\, comp_out[1], GG210, 1
instance = comp, \comp_out[2]~I\, comp_out[2], GG210, 1
