--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml Lab8_fpga_top.twx Lab8_fpga_top.ncd -o Lab8_fpga_top.twr
Lab8_fpga_top.pcf

Design file:              Lab8_fpga_top.ncd
Physical constraint file: Lab8_fpga_top.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2012-12-04)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
btn<0>      |    3.225(R)|   -1.273(R)|clk_BUFGP         |   0.000|
btn<1>      |    4.127(R)|   -1.051(R)|clk_BUFGP         |   0.000|
btn<2>      |    2.539(R)|    0.174(R)|clk_BUFGP         |   0.000|
btn<3>      |    2.392(R)|   -0.046(R)|clk_BUFGP         |   0.000|
sw<0>       |    3.304(R)|    0.388(R)|clk_BUFGP         |   0.000|
sw<1>       |    2.818(R)|    0.745(R)|clk_BUFGP         |   0.000|
sw<2>       |    2.893(R)|    0.699(R)|clk_BUFGP         |   0.000|
sw<3>       |    1.675(R)|    0.750(R)|clk_BUFGP         |   0.000|
sw<4>       |    1.956(R)|    0.392(R)|clk_BUFGP         |   0.000|
sw<5>       |    2.239(R)|    0.180(R)|clk_BUFGP         |   0.000|
sw<6>       |    2.276(R)|    0.388(R)|clk_BUFGP         |   0.000|
sw<7>       |    3.773(R)|   -0.036(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Hsync       |    8.328(R)|clk_BUFGP         |   0.000|
Vsync       |    8.905(R)|clk_BUFGP         |   0.000|
vgaBlue<2>  |   12.855(R)|clk_BUFGP         |   0.000|
            |   10.785(F)|clk_BUFGP         |   0.000|
vgaBlue<3>  |   12.856(R)|clk_BUFGP         |   0.000|
            |   10.786(F)|clk_BUFGP         |   0.000|
vgaGreen<1> |   11.894(R)|clk_BUFGP         |   0.000|
            |    9.247(F)|clk_BUFGP         |   0.000|
vgaGreen<2> |   11.892(R)|clk_BUFGP         |   0.000|
            |    9.245(F)|clk_BUFGP         |   0.000|
vgaGreen<3> |   12.380(R)|clk_BUFGP         |   0.000|
            |    9.733(F)|clk_BUFGP         |   0.000|
vgaRed<1>   |   12.146(R)|clk_BUFGP         |   0.000|
            |   10.076(F)|clk_BUFGP         |   0.000|
vgaRed<2>   |   11.875(R)|clk_BUFGP         |   0.000|
            |    9.805(F)|clk_BUFGP         |   0.000|
vgaRed<3>   |   12.116(R)|clk_BUFGP         |   0.000|
            |   10.046(F)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   39.152|         |    1.996|         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
sw<0>          |Led<0>         |    4.795|
sw<1>          |Led<1>         |    4.264|
sw<2>          |Led<2>         |    4.264|
sw<3>          |Led<3>         |    4.742|
sw<4>          |Led<4>         |    5.925|
sw<5>          |Led<5>         |    4.849|
sw<6>          |Led<6>         |    8.464|
sw<7>          |Led<7>         |    6.477|
---------------+---------------+---------+


Analysis completed Sat Apr 13 02:08:47 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 188 MB



