<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Global Net Report</title>
<text>Microchip Technology Inc. - Microchip Libero Software Release v2023.2 SP1 (Version 2023.2.0.10)</text>
<text>Date: Tue Mar 12 14:39:15 2024
</text>
<section>
<name>Global Nets Information</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> GB Location </cell>
 <cell> Net Name </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>GB[12] </cell>
 <cell>(306, 72)</cell>
 <cell>Ux2FPGA_sb_0/CCC_0/GL0_INST/U0_YWn_GEast</cell>
 <cell>667</cell>
</row>
<row>
 <cell>2</cell>
 <cell>GB[7] </cell>
 <cell>(297, 72)</cell>
 <cell>Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST_RNIPQ14/U0_YWn_GEast</cell>
 <cell>511</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>I/O to GB Connections</name>
<text>(none)</text>
</section>
<section>
<name>Fabric to GB Connections</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> To </cell>
 <cell> Net Name </cell>
 <cell> Net Type </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:I2C1_SCL_MGPIO1A_H2F_B</cell>
 <cell>(528, 146)</cell>
 <cell>GB[7] </cell>
 <cell>Ux2FPGA_sb_0_Ux2FPGA_sb_MSS_0_GPIO_1_M2F</cell>
 <cell>ROUTED</cell>
 <cell>38</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>CCC to GB Connections</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> To </cell>
 <cell> Net Name </cell>
 <cell> Net Type </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>Ux2FPGA_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>CCC-NE1 (618, 134)</cell>
 <cell>GB[12] </cell>
 <cell>Ux2FPGA_sb_0/CCC_0/GL0_net</cell>
 <cell>HARDWIRED</cell>
 <cell>1</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>CCC Input Connections</name>
<table>
<header>
 <cell/>
 <cell> Port Name </cell>
 <cell> Pin Number </cell>
 <cell> I/O Function </cell>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> To (Pin Swapped for Back Annotation Only) </cell>
 <cell> CCC Location </cell>
 <cell> Net Name </cell>
 <cell> Net Type </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>CLK0</cell>
 <cell>H16</cell>
 <cell>MSIO11NB2/I2C_1_SCL/GPIO_1_A/CCC_NE1_CLKI0</cell>
 <cell>CLK0_ibuf/U0/U_IOIN:Y</cell>
 <cell>(627, 28)</cell>
 <cell>Ux2FPGA_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK0</cell>
 <cell>CCC-NE1 (618, 134)</cell>
 <cell>CLK0_c</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>Local Nets to RGB Connections</name>
<text>(none)</text>
</section>
<section>
<name>Global Nets to RGB Connections</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> Net Name </cell>
 <cell> Fanout </cell>
 <cell> </cell>
 <cell> RGB Location </cell>
 <cell> RGB Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>GB[12] </cell>
 <cell>(306, 72)</cell>
 <cell>Ux2FPGA_sb_0/CCC_0/GL0_INST/U0_YWn_GEast</cell>
 <cell>667</cell>
 <cell>1</cell>
 <cell>(446, 66)</cell>
 <cell>12</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(446, 69)</cell>
 <cell>41</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(446, 75)</cell>
 <cell>54</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(446, 78)</cell>
 <cell>30</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5</cell>
 <cell>(446, 81)</cell>
 <cell>43</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6</cell>
 <cell>(446, 84)</cell>
 <cell>40</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7</cell>
 <cell>(446, 87)</cell>
 <cell>57</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8</cell>
 <cell>(446, 90)</cell>
 <cell>70</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>9</cell>
 <cell>(446, 93)</cell>
 <cell>86</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10</cell>
 <cell>(446, 96)</cell>
 <cell>70</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>11</cell>
 <cell>(446, 99)</cell>
 <cell>48</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>12</cell>
 <cell>(446, 102)</cell>
 <cell>61</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>13</cell>
 <cell>(446, 105)</cell>
 <cell>23</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>14</cell>
 <cell>(446, 108)</cell>
 <cell>8</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>15</cell>
 <cell>(446, 111)</cell>
 <cell>14</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>16</cell>
 <cell>(446, 114)</cell>
 <cell>9</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>17</cell>
 <cell>(446, 144)</cell>
 <cell>1</cell>
</row>
<row>
 <cell>2</cell>
 <cell>GB[7] </cell>
 <cell>(297, 72)</cell>
 <cell>Ux2FPGA_sb_0/Ux2FPGA_sb_MSS_0/MSS_ADLIB_INST_RNIPQ14/U0_YWn_GEast</cell>
 <cell>511</cell>
 <cell>1</cell>
 <cell>(447, 75)</cell>
 <cell>2</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(447, 78)</cell>
 <cell>30</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(447, 81)</cell>
 <cell>32</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(447, 84)</cell>
 <cell>36</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5</cell>
 <cell>(447, 87)</cell>
 <cell>56</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6</cell>
 <cell>(447, 90)</cell>
 <cell>51</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7</cell>
 <cell>(447, 93)</cell>
 <cell>81</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8</cell>
 <cell>(447, 96)</cell>
 <cell>69</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>9</cell>
 <cell>(447, 99)</cell>
 <cell>47</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10</cell>
 <cell>(447, 102)</cell>
 <cell>61</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>11</cell>
 <cell>(447, 105)</cell>
 <cell>22</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>12</cell>
 <cell>(447, 108)</cell>
 <cell>6</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>13</cell>
 <cell>(447, 111)</cell>
 <cell>9</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>14</cell>
 <cell>(447, 114)</cell>
 <cell>9</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>Warning: Local Clock Nets</name>
<text>The following clocks are routed using regular routing resources instead of dedicated global resources. Clocks using regular routing are more susceptible to Single Event Effects (SEEs) and have less predictable amounts of clock jitter versus the dedicated global resources. Microchip recommends using clock input and clock generation paths that maximize the usage of dedicated global routing resources, as well as promoting these signals to dedicated global resources. Refer to the RTG4 Clocking Resources User Guide and RTG4 Radiation-Mitigated Clock and Reset Network Usage Application Note for more information.
</text>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> Driving Net </cell>
 <cell> To </cell>
</header>
<row>
 <cell>1</cell>
 <cell>SpiMasterPorts_1/un1_rst:Y</cell>
 <cell>SpiMasterPorts_1/un1_rst_Z</cell>
 <cell>SpiMasterPorts_1/un1_rst_2_rs:CLK</cell>
</row>
<row>
 <cell>2</cell>
 <cell>SpiMasterPorts_3/un1_rst:Y</cell>
 <cell>SpiMasterPorts_3/un1_rst_Z</cell>
 <cell>SpiMasterPorts_3/un1_rst_2_rs:CLK</cell>
</row>
<row>
 <cell>3</cell>
 <cell>SpiMasterPorts_6/un1_rst_1:Y</cell>
 <cell>SpiMasterPorts_6/un1_rst_1_Z</cell>
 <cell>SpiMasterPorts_6/un1_rst_3_rs:CLK</cell>
</row>
<row>
 <cell>4</cell>
 <cell>SpiMasterPorts_6/un1_rst:Y</cell>
 <cell>SpiMasterPorts_6/un1_rst_Z</cell>
 <cell>SpiMasterPorts_6/un1_rst_2_rs:CLK</cell>
</row>
<row>
 <cell>5</cell>
 <cell>SpiMasterPorts_4/un1_rst_1:Y</cell>
 <cell>SpiMasterPorts_4/un1_rst_1_Z</cell>
 <cell>SpiMasterPorts_4/un1_rst_3_rs:CLK</cell>
</row>
<row>
 <cell>6</cell>
 <cell>SpiMasterPorts_4/un1_rst:Y</cell>
 <cell>SpiMasterPorts_4/un1_rst_Z</cell>
 <cell>SpiMasterPorts_4/un1_rst_2_rs:CLK</cell>
</row>
<row>
 <cell>7</cell>
 <cell>SpiMasterPorts_2/un1_rst_1:Y</cell>
 <cell>SpiMasterPorts_2/un1_rst_1_Z</cell>
 <cell>SpiMasterPorts_2/un1_rst_3_rs:CLK</cell>
</row>
<row>
 <cell>8</cell>
 <cell>SpiMasterPorts_5/un1_rst:Y</cell>
 <cell>SpiMasterPorts_5/un1_rst_Z</cell>
 <cell>SpiMasterPorts_5/un1_rst_2_rs:CLK</cell>
</row>
<row>
 <cell>9</cell>
 <cell>SpiMasterPorts_3/un1_rst_1:Y</cell>
 <cell>SpiMasterPorts_3/un1_rst_1_Z</cell>
 <cell>SpiMasterPorts_3/un1_rst_3_rs:CLK</cell>
</row>
<row>
 <cell>10</cell>
 <cell>SpiMasterPorts_1/un1_rst_1:Y</cell>
 <cell>SpiMasterPorts_1/un1_rst_1_Z</cell>
 <cell>SpiMasterPorts_1/un1_rst_3_rs:CLK</cell>
</row>
<row>
 <cell>11</cell>
 <cell>SpiMasterPorts_2/un1_rst:Y</cell>
 <cell>SpiMasterPorts_2/un1_rst_Z</cell>
 <cell>SpiMasterPorts_2/un1_rst_2_rs:CLK</cell>
</row>
<row>
 <cell>12</cell>
 <cell>SpiMasterPorts_5/un1_rst_1:Y</cell>
 <cell>SpiMasterPorts_5/un1_rst_1_Z</cell>
 <cell>SpiMasterPorts_5/un1_rst_3_rs:CLK</cell>
</row>
<row>
 <cell>13</cell>
 <cell>SpiMasterPorts_0/un1_rst:Y</cell>
 <cell>SpiMasterPorts_0/un1_rst_Z</cell>
 <cell>SpiMasterPorts_0/un1_rst_2_rs:CLK</cell>
</row>
<row>
 <cell>14</cell>
 <cell>SpiMasterPorts_7/un1_rst:Y</cell>
 <cell>SpiMasterPorts_7/un1_rst_Z</cell>
 <cell>SpiMasterPorts_7/un1_rst_2_rs:CLK</cell>
</row>
<row>
 <cell>15</cell>
 <cell>SpiMasterPorts_0/un1_rst_1:Y</cell>
 <cell>SpiMasterPorts_0/un1_rst_1_Z</cell>
 <cell>SpiMasterPorts_0/un1_rst_3_rs:CLK</cell>
</row>
</table>
</section>
</doc>
