$date
	Sun May  1 18:10:36 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module BCD_tb $end
$scope module BCD_1 $end
$var wire 1 ! clk $end
$var wire 1 " rst_asyn $end
$var reg 4 # Q_out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 #
0"
0!
$end
#10
b1 #
1!
#20
0!
#30
b10 #
1!
#40
0!
#50
b11 #
1!
#60
0!
#70
b100 #
1!
#80
0!
#90
b0 #
1!
1"
#100
0!
0"
#110
b1 #
1!
#120
0!
#130
b10 #
1!
#140
0!
#150
b11 #
1!
#160
0!
#170
b100 #
1!
#180
0!
#190
b101 #
1!
#200
0!
#210
b110 #
1!
#220
0!
#230
b111 #
1!
#240
0!
#250
b1000 #
1!
#260
0!
#270
b1001 #
1!
#280
0!
#290
b1010 #
1!
#300
0!
#310
b1011 #
1!
#320
0!
#330
b1100 #
1!
#340
0!
#350
b1101 #
1!
#360
0!
#370
b1110 #
1!
#380
0!
#390
b1111 #
1!
#400
0!
#410
b0 #
1!
#420
0!
