ff
#define DPM_TABLE_335__Smio_29__SHIFT 0x0
#define DPM_TABLE_336__Smio_30_MASK 0xffffffff
#define DPM_TABLE_336__Smio_30__SHIFT 0x0
#define DPM_TABLE_337__Smio_31_MASK 0xffffffff
#define DPM_TABLE_337__Smio_31__SHIFT 0x0
#define DPM_TABLE_338__GraphicsInterval_MASK 0xff
#define DPM_TABLE_338__GraphicsInterval__SHIFT 0x0
#define DPM_TABLE_338__GraphicsThermThrottleEnable_MASK 0xff00
#define DPM_TABLE_338__GraphicsThermThrottleEnable__SHIFT 0x8
#define DPM_TABLE_338__GraphicsVoltageChangeEnable_MASK 0xff0000
#define DPM_TABLE_338__GraphicsVoltageChangeEnable__SHIFT 0x10
#define DPM_TABLE_338__GraphicsBootLevel_MASK 0xff000000
#define DPM_TABLE_338__GraphicsBootLevel__SHIFT 0x18
#define DPM_TABLE_339__TemperatureLimitHigh_MASK 0xffff
#define DPM_TABLE_339__TemperatureLimitHigh__SHIFT 0x0
#define DPM_TABLE_339__ThermalInterval_MASK 0xff0000
#define DPM_TABLE_339__ThermalInterval__SHIFT 0x10
#define DPM_TABLE_339__VoltageInterval_MASK 0xff000000
#define DPM_TABLE_339__VoltageInterval__SHIFT 0x18
#define DPM_TABLE_340__MemoryVoltageChangeEnable_MASK 0xff
#define DPM_TABLE_340__MemoryVoltageChangeEnable__SHIFT 0x0
#define DPM_TABLE_340__MemoryBootLevel_MASK 0xff00
#define DPM_TABLE_340__MemoryBootLevel__SHIFT 0x8
#define DPM_TABLE_340__TemperatureLimitLow_MASK 0xffff0000
#define DPM_TABLE_340__TemperatureLimitLow__SHIFT 0x10
#define DPM_TABLE_341__padding2_MASK 0xff
#define DPM_TABLE_341__padding2__SHIFT 0x0
#define DPM_TABLE_341__MergedVddci_MASK 0xff00
#define DPM_TABLE_341__MergedVddci__SHIFT 0x8
#define DPM_TABLE_341__MemoryThermThrottleEnable_MASK 0xff0000
#define DPM_TABLE_341__MemoryThermThrottleEnable__SHIFT 0x10
#define DPM_TABLE_341__MemoryInterval_MASK 0xff000000
#define DPM_TABLE_341__MemoryInterval__SHIFT 0x18
#define DPM_TABLE_342__PhaseResponseTime_MASK 0xffff
#define DPM_TABLE_342__PhaseResponseTime__SHIFT 0x0
#define DPM_TABLE_342__VoltageResponseTime_MASK 0xffff0000
#define DPM_TABLE_342__VoltageResponseTime__SHIFT 0x10
#define DPM_TABLE_343__DTEMode_MASK 0xff
#define DPM_TABLE_343__DTEMode__SHIFT 0x0
#define DPM_TABLE_343__DTEInterval_MASK 0xff00
#define DPM_TABLE_343__DTEInterval__SHIFT 0x8
#define DPM_TABLE_343__PCIeGenInterval_MASK 0xff0000
#define DPM_TABLE_343__PCIeGenInterval__SHIFT 0x10
#define DPM_TABLE_343__PCIeBootLinkLevel_MASK 0xff000000
#define DPM_TABLE_343__PCIeBootLinkLevel__SHIFT 0x18
#define DPM_TABLE_344__ThermGpio_MASK 0xff
#define DPM_TABLE_344__ThermGpio__SHIFT 0x0
#define DPM_TABLE_344__AcDcGpio_MASK 0xff00
#define DPM_TABLE_344__AcDcGpio__SHIFT 0x8
#define DPM_TABLE_344__VRHotGpio_MASK 0xff0000
#define DPM_TABLE_344__VRHotGpio__SHIFT 0x10
#define DPM_TABLE_344__SVI2Enable_MASK 0xff000000
#define DPM_TABLE_344__SVI2Enable__SHIFT 0x18
#define DPM_TABLE_345__DisplayCac_MASK 0xffffffff
#define DPM_TABLE_345__DisplayCac__SHIFT 0x0
#define DPM_TABLE_346__NomPwr_MASK 0xffff
#define DPM_TABLE_346__NomPwr__SHIFT 0x0
#define DPM_TABLE_346__MaxPwr_MASK 0xffff0000
#define DPM_TABLE_346__MaxPwr__SHIFT 0x10
#define DPM_TABLE_347__FpsLowThreshold_MASK 0xffff
#define DPM_TABLE_347__FpsLowThreshold__SHIFT 0x0
#define DPM_TABLE_347__FpsHighThreshold_MASK 0xffff0000
#define DPM_TABLE_347__FpsHighThreshold__SHIFT 0x10
#define DPM_TABLE_348__BAPMTI_R_0_1_0_MASK 0xffff
#define DPM_TABLE_348__BAPMTI_R_0_1_0__SHIFT 0x0
#define DPM_TABLE_348__BAPMTI_R_0_0_0_MASK 0xffff0000
#define DPM_TABLE_348__BAPMTI_R_0_0_0__SHIFT 0x10
#define DPM_TABLE_349__BAPMTI_R_1_0_0_MASK 0xffff
#define DPM_TABLE_349__BAPMTI_R_1_0_0__SHIFT 0x0
#define DPM_TABLE_349__BAPMTI_R_0_2_0_MASK 0xffff0000
#define DPM_TABLE_349__BAPMTI_R_0_2_0__SHIFT 0x10
#define DPM_TABLE_350__BAPMTI_R_1_2_0_MASK 0xffff
#define DPM_TABLE_350__BAPMTI_R_1_2_0__SHIFT 0x0
#define DPM_TABLE_350__BAPMTI_R_1_1_0_MASK 0xffff0000
#define DPM_TABLE_350__BAPMTI_R_1_1_0__SHIFT 0x10
#define DPM_TABLE_351__BAPMTI_R_2_1_0_MASK 0xffff
#define DPM_TABLE_351__BAPMTI_R_2_1_0__SHIFT 0x0
#define DPM_TABLE_351__BAPMTI_R_2_0_0_MASK 0xffff0000
#define DPM_TABLE_351__BAPMTI_R_2_0_0__SHIFT 0x10
#define DPM_TABLE_352__BAPMTI_R_3_0_0_MASK 0xffff
#define DPM_TABLE_352__BAPMTI_R_3_0_0__SHIFT 0x0
#define DPM_TABLE_352__BAPMTI_R_2_2_0_MASK 0xffff0000
#define DPM_TABLE_352__BAPMTI_R_2_2_0__SHIFT 0x10
#define DPM_TABLE_353__BAPMTI_R_3_2_0_MASK 0xffff
#define DPM_TABLE_353__BAPMTI_R_3_2_0__SHIFT 0x0
#define DPM_TABLE_353__BAPMTI_R_3_1_0_MASK 0xffff0000
#define DPM_TABLE_353__BAPMTI_R_3_1_0__SHIFT 0x10
#define DPM_TABLE_354__BAPMTI_R_4_1_0_MASK 0xffff
#define DPM_TABLE_354__BAPMTI_R_4_1_0__SHIFT 0x0
#define DPM_TABLE_354__BAPMTI_R_4_0_0_MASK 0xffff0000
#define DPM_TABLE_354__BAPMTI_R_4_0_0__SHIFT 0x10
#define DPM_TABLE_355__BAPMTI_RC_0_0_0_MASK 0xffff
#define DPM_TABLE_355__BAPMTI_RC_0_0_0__SHIFT 0x0
#define DPM_TABLE_355__BAPMTI_R_4_2_0_MASK 0xffff0000
#define DPM_TABLE_355__BAPMTI_R_4_2_0__SHIFT 0x10
#define DPM_TABLE_356__BAPMTI_RC_0_2_0_MASK 0xffff
#define DPM_TABLE_356__BAPMTI_RC_0_2_0__SHIFT 0x0
#define DPM_TABLE_356__BAPMTI_RC_0_1_0_MASK 0xffff0000
#define DPM_TABLE_356__BAPMTI_RC_0_1_0__SHIFT 0x10
#define DPM_TABLE_357__BAPMTI_RC_1_1_0_MASK 0xffff
#define DPM_TABLE_357__BAPMTI_RC_1_1_0__SHIFT 0x0
#define DPM_TABLE_357__BAPMTI_RC_1_0_0_MASK 0xffff0000
#define DPM_TABLE_357__BAPMTI_RC_1_0_0__SHIFT 0x10
#define DPM_TABLE_358__BAPMTI_RC_2_0_0_MASK 0xffff
#define DPM_TABLE_358__BAPMTI_RC_2_0_0__SHIFT 0x0
#define DPM_TABLE_358__BAPMTI_RC_1_2_0_MASK 0xffff0000
#define DPM_TABLE_358__BAPMTI_RC_1_2_0__SHIFT 0x10
#define DPM_TABLE_359__BAPMTI_RC_2_2_0_MASK 0xffff
#define DPM_TABLE_359__BAPMTI_RC_2_2_0__SHIFT 0x0
#define DPM_TABLE_359__BAPMTI_RC_2_1_0_MASK 0xffff0000
#define DPM_TABLE_359__BAPMTI_RC_2_1_0__SHIFT 0x10
#define DPM_TABLE_360__BAPMTI_RC_3_1_0_MASK 0xffff
#define DPM_TABLE_360__BAPMTI_RC_3_1_0__SHIFT 0x0
#define DPM_TABLE_360__BAPMTI_RC_3_0_0_MASK 0xffff0000
#define DPM_TABLE_360__BAPMTI_RC_3_0_0__SHIFT 0x10
#define DPM_TABLE_361__BAPMTI_RC_4_0_0_MASK 0xffff
#define DPM_TABLE_361__BAPMTI_RC_4_0_0__SHIFT 0x0
#define DPM_TABLE_361__BAPMTI_RC_3_2_0_MASK 0xffff0000
#define DPM_TABLE_361__BAPMTI_RC_3_2_0__SHIFT 0x10
#define DPM_TABLE_362__BAPMTI_RC_4_2_0_MASK 0xffff
#define DPM_TABLE_362__BAPMTI_RC_4_2_0__SHIFT 0x0
#define DPM_TABLE_362__BAPMTI_RC_4_1_0_MASK 0xffff0000
#define DPM_TABLE_362__BAPMTI_RC_4_1_0__SHIFT 0x10
#define DPM_TABLE_363__GpuTjHyst_MASK 0xff
#define DPM_TABLE_363__GpuTjHyst__SHIFT 0x0
#define DPM_TABLE_363__GpuTjMax_MASK 0xff00
#define DPM_TABLE_363__GpuTjMax__SHIFT 0x8
#define DPM_TABLE_363__DTETjOffset_MASK 0xff0000
#define DPM_TABLE_363__DTETjOffset__SHIFT 0x10
#define DPM_TABLE_363__DTEAmbientTempBase_MASK 0xff000000
#define DPM_TABLE_363__DTEAmbientTempBase__SHIFT 0x18
#define DPM_TABLE_364__BootVddci_MASK 0xffff
#define DPM_TABLE_364__BootVddci__SHIFT 0x0
#define DPM_TABLE_364__BootVddc_MASK 0xffff0000
#define DPM_TABLE_364__BootVddc__SHIFT 0x10
#define DPM_TABLE_365__padding_MASK 0xffff
#define DPM_TABLE_365__padding__SHIFT 0x0
#define DPM_TABLE_365__BootMVdd_MASK 0xffff0000
#define DPM_TABLE_365__BootMVdd__SHIFT 0x10
#define DPM_TABLE_366__BAPM_TEMP_GRADIENT_MASK 0xffffffff
#define DPM_TABLE_366__BAPM_TEMP_GRADIENT__SHIFT 0x0
#define DPM_TABLE_367__LowSclkInterruptThreshold_MASK 0xffffffff
#define DPM_TABLE_367__LowSclkInterruptThreshold__SHIFT 0x0
#define DPM_TABLE_368__VddGfxReChkWait_MASK 0xffffffff
#define DPM_TABLE_368__VddGfxReChkWait__SHIFT 0x0
#define DPM_TABLE_369__PPM_TemperatureLimit_MASK 0xffff
#define DPM_TABLE_369__PPM_TemperatureLimit__SHIFT 0x0
#define DPM_TABLE_369__PPM_PkgPwrLimit_MASK 0xffff0000
#define DPM_TABLE_369__PPM_PkgPwrLimit__SHIFT 0x10
#define DPM_TABLE_370__TargetTdp_MASK 0xffff
#define DPM_TABLE_370__TargetTdp__SHIFT 0x0
#define DPM_TABLE_370__DefaultTdp_MASK 0xffff0000
#define DPM_TABLE_370__DefaultTdp__SHIFT 0x10
#define SOFT_REGISTERS_TABLE_1__RefClockFrequency_MASK 0xffffffff
#define SOFT_REGISTERS_TABLE_1__RefClockFrequency__SHIFT 0x0
#define SOFT_REGISTERS_TABLE_2__PmTimerPeriod_MASK 0xffffffff
#define SOFT_REGISTERS_TABLE_2__PmTimerPeriod__SHIFT 0x0
#define SOFT_REGISTERS_TABLE_3__FeatureEnables_MASK 0xffffffff
#define SOFT_REGISTERS_TABLE_3__FeatureEnables__SHIFT 0x0
#define SOFT_REGISTERS_TABLE_4__PreVBlankGap_MASK 0xffffffff
#define SOFT_REGISTERS_TABLE_4__PreVBlankGap__SHIFT 0x0
#define SOFT_REGISTERS_TABLE_5__VBlankTimeout_MASK 0xffffffff
#define SOFT_REGISTERS_TABLE_5__VBlankTimeout__SHIFT 0x0
#define SOFT_REGISTERS_TABLE_6__TrainTimeGap_MASK 0xffffffff
#define SOFT_REGISTERS_TABLE_6__TrainTimeGap__SHIFT 0x0
#define SOFT_REGISTERS_TABLE_7__MvddSwitchTime_MASK 0xffffffff
#define SOFT_REGISTERS_TABLE_7__MvddSwitchTime__SHIFT 0x0
#define SOFT_REGISTERS_TABLE_8__LongestAcpiTrainTime_MASK 0xffffffff
#define SOFT_REGISTERS_TABLE_8__LongestAcpiTrainTime__SHIFT 0x0
#define SOFT_REGISTERS_TABLE_9__AcpiDelay_MASK 0xffffffff
#define SOFT_REGISTERS_TABLE_9__AcpiDelay__SHIFT 0x0
#define SOFT_REGISTERS_TABLE_10__G5TrainTime_MASK 0xffffffff
#define SOFT_REGISTERS_TABLE_10__G5TrainTime__SHIFT 0x0
#define SOFT_REGISTERS_TABLE_11__DelayMpllPwron_MASK 0xffffffff
#define SOFT_REGISTERS_TABLE_11__DelayMpllPwron__SHIFT 0x0
#define SOFT_REGISTERS_TABLE_12__VoltageChangeTimeout_MASK 0xffffffff
#define SOFT_REGISTERS_TABLE_12__VoltageChangeTimeout__SHIFT 0x0
#define SOFT_REGISTERS_TABLE_13__HandshakeDisables_MASK 0xffffffff
#define SOFT_REGISTERS_TABLE_13__HandshakeDisables__SHIFT 0x0
#define SOFT_REGISTERS_TABLE_14__DisplayPhy4Config_MASK 0xff
#define SOFT_REGISTERS_TABLE_14__DisplayPhy4Config__SHIFT 0x0
#define SOFT_REGISTERS_TABLE_14__DisplayPhy3Config_MASK 0xff00
#define SOFT_REGISTERS_TABLE_14__DisplayPhy3Config__SHIFT 0x8
#define SOFT_REGISTERS_TABLE_14__DisplayPhy2Config_MASK 0xff0000
#define SOFT_REGISTERS_TABLE_14__DisplayPhy2Config__SHIFT 0x10
#define SOFT_REGISTERS_TABLE_14__DisplayPhy1Config_MASK 0xff000000
#define SOFT_REGISTERS_TABLE_14__DisplayPhy1Config__SHIFT 0x18
#define SOFT_REGISTERS_TABLE_15__DisplayPhy8Config_MASK 0xff
#define SOFT_REGISTERS_TABLE_15__DisplayPhy8Config__SHIFT 0x0
#define SOFT_REGISTERS_TABLE_15__DisplayPhy7Config_MASK 0xff00
#define SOFT_REGISTERS_TABLE_15__DisplayPhy7Config__SHIFT 0x8
#define SOFT_REGISTERS_TABLE_15__DisplayPhy6Config_MASK 0xff0000
#define SOFT_REGISTERS_TABLE_15__DisplayPhy6Config__SHIFT 0x10