Analysis & Synthesis report for platform01
Fri May  4 00:04:27 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |design01|design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper|design01_nios2_gen2_0_cpu_debug_slave_tck:the_design01_nios2_gen2_0_cpu_debug_slave_tck|DRsize
 12. State Machine - |design01|top:my_new_component_0|state
 13. Registers Protected by Synthesis
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Registers Packed Into Inferred Megafunctions
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for design01_jtag_uart_0:jtag_uart_0|design01_jtag_uart_0_scfifo_w:the_design01_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 21. Source assignments for design01_jtag_uart_0:jtag_uart_0|design01_jtag_uart_0_scfifo_r:the_design01_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 22. Source assignments for top:my_new_component_0|fp_mult:mult1|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_mult:man_product2_mult|mult_72t:auto_generated
 23. Source assignments for top:my_new_component_0|fp_mult:mult2|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_mult:man_product2_mult|mult_72t:auto_generated
 24. Source assignments for top:my_new_component_0|fp_mult:mult3|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_mult:man_product2_mult|mult_72t:auto_generated
 25. Source assignments for top:my_new_component_0|fp_mult:mult4|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_mult:man_product2_mult|mult_72t:auto_generated
 26. Source assignments for design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_register_bank_a_module:design01_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 27. Source assignments for design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_register_bank_b_module:design01_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 28. Source assignments for design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_oci_debug:the_design01_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 29. Source assignments for design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_ocimem:the_design01_nios2_gen2_0_cpu_nios2_ocimem|design01_nios2_gen2_0_cpu_ociram_sp_ram_module:design01_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated
 30. Source assignments for design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper|design01_nios2_gen2_0_cpu_debug_slave_tck:the_design01_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 31. Source assignments for design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper|design01_nios2_gen2_0_cpu_debug_slave_tck:the_design01_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 32. Source assignments for design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper|design01_nios2_gen2_0_cpu_debug_slave_sysclk:the_design01_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 33. Source assignments for design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper|design01_nios2_gen2_0_cpu_debug_slave_sysclk:the_design01_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 34. Source assignments for design01_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_u4h1:auto_generated
 35. Source assignments for design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_cmd_demux:cmd_demux
 36. Source assignments for design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_cmd_demux:cmd_demux_001
 37. Source assignments for design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_rsp_demux:rsp_demux
 38. Source assignments for design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_rsp_demux:rsp_demux_001
 39. Source assignments for design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_rsp_demux:rsp_demux_002
 40. Source assignments for design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_rsp_demux:rsp_demux_003
 41. Source assignments for altera_reset_controller:rst_controller
 42. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 43. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 44. Source assignments for top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_15m:auto_generated|altsyncram_8b81:altsyncram2
 45. Source assignments for top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_u4m:auto_generated|altsyncram_2b81:altsyncram2
 46. Source assignments for top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_h6m:auto_generated|altsyncram_dl31:altsyncram4
 47. Parameter Settings for User Entity Instance: design01_jtag_uart_0:jtag_uart_0|design01_jtag_uart_0_scfifo_w:the_design01_jtag_uart_0_scfifo_w|scfifo:wfifo
 48. Parameter Settings for User Entity Instance: design01_jtag_uart_0:jtag_uart_0|design01_jtag_uart_0_scfifo_r:the_design01_jtag_uart_0_scfifo_r|scfifo:rfifo
 49. Parameter Settings for User Entity Instance: top:my_new_component_0|fp_mult:mult1|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_add_sub:exp_add_adder
 50. Parameter Settings for User Entity Instance: top:my_new_component_0|fp_mult:mult1|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_add_sub:exp_adj_adder
 51. Parameter Settings for User Entity Instance: top:my_new_component_0|fp_mult:mult1|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_add_sub:exp_bias_subtr
 52. Parameter Settings for User Entity Instance: top:my_new_component_0|fp_mult:mult1|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_add_sub:man_round_adder
 53. Parameter Settings for User Entity Instance: top:my_new_component_0|fp_mult:mult1|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_mult:man_product2_mult
 54. Parameter Settings for User Entity Instance: top:my_new_component_0|fp_mult:mult2|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_add_sub:exp_add_adder
 55. Parameter Settings for User Entity Instance: top:my_new_component_0|fp_mult:mult2|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_add_sub:exp_adj_adder
 56. Parameter Settings for User Entity Instance: top:my_new_component_0|fp_mult:mult2|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_add_sub:exp_bias_subtr
 57. Parameter Settings for User Entity Instance: top:my_new_component_0|fp_mult:mult2|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_add_sub:man_round_adder
 58. Parameter Settings for User Entity Instance: top:my_new_component_0|fp_mult:mult2|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_mult:man_product2_mult
 59. Parameter Settings for User Entity Instance: top:my_new_component_0|fp_mult:mult3|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_add_sub:exp_add_adder
 60. Parameter Settings for User Entity Instance: top:my_new_component_0|fp_mult:mult3|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_add_sub:exp_adj_adder
 61. Parameter Settings for User Entity Instance: top:my_new_component_0|fp_mult:mult3|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_add_sub:exp_bias_subtr
 62. Parameter Settings for User Entity Instance: top:my_new_component_0|fp_mult:mult3|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_add_sub:man_round_adder
 63. Parameter Settings for User Entity Instance: top:my_new_component_0|fp_mult:mult3|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_mult:man_product2_mult
 64. Parameter Settings for User Entity Instance: top:my_new_component_0|fp_mult:mult4|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_add_sub:exp_add_adder
 65. Parameter Settings for User Entity Instance: top:my_new_component_0|fp_mult:mult4|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_add_sub:exp_adj_adder
 66. Parameter Settings for User Entity Instance: top:my_new_component_0|fp_mult:mult4|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_add_sub:exp_bias_subtr
 67. Parameter Settings for User Entity Instance: top:my_new_component_0|fp_mult:mult4|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_add_sub:man_round_adder
 68. Parameter Settings for User Entity Instance: top:my_new_component_0|fp_mult:mult4|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_mult:man_product2_mult
 69. Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub1
 70. Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub2
 71. Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub3
 72. Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub4
 73. Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub5
 74. Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub6
 75. Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_2comp_res_lower
 76. Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_2comp_res_upper0
 77. Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_2comp_res_upper1
 78. Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_add_sub_lower
 79. Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_add_sub_upper0
 80. Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_add_sub_upper1
 81. Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_res_rounding_add_sub_lower
 82. Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_res_rounding_add_sub_upper1
 83. Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_compare:trailing_zeros_limit_comparator
 84. Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub1
 85. Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub2
 86. Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub3
 87. Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub4
 88. Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub5
 89. Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub6
 90. Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_2comp_res_lower
 91. Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_2comp_res_upper0
 92. Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_2comp_res_upper1
 93. Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_add_sub_lower
 94. Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_add_sub_upper0
 95. Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_add_sub_upper1
 96. Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_res_rounding_add_sub_lower
 97. Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_res_rounding_add_sub_upper1
 98. Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_compare:trailing_zeros_limit_comparator
 99. Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub1
100. Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub2
101. Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub3
102. Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub4
103. Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub5
104. Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub6
105. Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_2comp_res_lower
106. Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_2comp_res_upper0
107. Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_2comp_res_upper1
108. Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_add_sub_lower
109. Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_add_sub_upper0
110. Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_add_sub_upper1
111. Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_res_rounding_add_sub_lower
112. Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_res_rounding_add_sub_upper1
113. Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_compare:trailing_zeros_limit_comparator
114. Parameter Settings for User Entity Instance: design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_register_bank_a_module:design01_nios2_gen2_0_cpu_register_bank_a
115. Parameter Settings for User Entity Instance: design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_register_bank_a_module:design01_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram
116. Parameter Settings for User Entity Instance: design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_register_bank_b_module:design01_nios2_gen2_0_cpu_register_bank_b
117. Parameter Settings for User Entity Instance: design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_register_bank_b_module:design01_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram
118. Parameter Settings for User Entity Instance: design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_oci_debug:the_design01_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
119. Parameter Settings for User Entity Instance: design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_ocimem:the_design01_nios2_gen2_0_cpu_nios2_ocimem|design01_nios2_gen2_0_cpu_ociram_sp_ram_module:design01_nios2_gen2_0_cpu_ociram_sp_ram
120. Parameter Settings for User Entity Instance: design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_ocimem:the_design01_nios2_gen2_0_cpu_nios2_ocimem|design01_nios2_gen2_0_cpu_ociram_sp_ram_module:design01_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram
121. Parameter Settings for User Entity Instance: design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper|design01_nios2_gen2_0_cpu_debug_slave_tck:the_design01_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
122. Parameter Settings for User Entity Instance: design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper|design01_nios2_gen2_0_cpu_debug_slave_tck:the_design01_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
123. Parameter Settings for User Entity Instance: design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper|design01_nios2_gen2_0_cpu_debug_slave_sysclk:the_design01_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
124. Parameter Settings for User Entity Instance: design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper|design01_nios2_gen2_0_cpu_debug_slave_sysclk:the_design01_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
125. Parameter Settings for User Entity Instance: design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:design01_nios2_gen2_0_cpu_debug_slave_phy
126. Parameter Settings for User Entity Instance: design01_onchip_memory2_0:onchip_memory2_0
127. Parameter Settings for User Entity Instance: design01_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
128. Parameter Settings for User Entity Instance: design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
129. Parameter Settings for User Entity Instance: design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
130. Parameter Settings for User Entity Instance: design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
131. Parameter Settings for User Entity Instance: design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:my_new_component_0_avalon_slave_0_translator
132. Parameter Settings for User Entity Instance: design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
133. Parameter Settings for User Entity Instance: design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
134. Parameter Settings for User Entity Instance: design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
135. Parameter Settings for User Entity Instance: design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
136. Parameter Settings for User Entity Instance: design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
137. Parameter Settings for User Entity Instance: design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
138. Parameter Settings for User Entity Instance: design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
139. Parameter Settings for User Entity Instance: design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_new_component_0_avalon_slave_0_agent
140. Parameter Settings for User Entity Instance: design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_new_component_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
141. Parameter Settings for User Entity Instance: design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_new_component_0_avalon_slave_0_agent_rsp_fifo
142. Parameter Settings for User Entity Instance: design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
143. Parameter Settings for User Entity Instance: design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
144. Parameter Settings for User Entity Instance: design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
145. Parameter Settings for User Entity Instance: design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
146. Parameter Settings for User Entity Instance: design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
147. Parameter Settings for User Entity Instance: design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
148. Parameter Settings for User Entity Instance: design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_router:router|design01_mm_interconnect_0_router_default_decode:the_default_decode
149. Parameter Settings for User Entity Instance: design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_router:router_001|design01_mm_interconnect_0_router_default_decode:the_default_decode
150. Parameter Settings for User Entity Instance: design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_router_002:router_002|design01_mm_interconnect_0_router_002_default_decode:the_default_decode
151. Parameter Settings for User Entity Instance: design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_router_002:router_003|design01_mm_interconnect_0_router_002_default_decode:the_default_decode
152. Parameter Settings for User Entity Instance: design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_router_002:router_004|design01_mm_interconnect_0_router_002_default_decode:the_default_decode
153. Parameter Settings for User Entity Instance: design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_router_002:router_005|design01_mm_interconnect_0_router_002_default_decode:the_default_decode
154. Parameter Settings for User Entity Instance: design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
155. Parameter Settings for User Entity Instance: design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
156. Parameter Settings for User Entity Instance: design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb
157. Parameter Settings for User Entity Instance: design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
158. Parameter Settings for User Entity Instance: design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb
159. Parameter Settings for User Entity Instance: design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
160. Parameter Settings for User Entity Instance: design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb
161. Parameter Settings for User Entity Instance: design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
162. Parameter Settings for User Entity Instance: design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
163. Parameter Settings for User Entity Instance: design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
164. Parameter Settings for User Entity Instance: design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb
165. Parameter Settings for User Entity Instance: design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
166. Parameter Settings for User Entity Instance: design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
167. Parameter Settings for User Entity Instance: design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
168. Parameter Settings for User Entity Instance: design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
169. Parameter Settings for User Entity Instance: design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
170. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller
171. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
172. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
173. Parameter Settings for Inferred Entity Instance: top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|altshift_taps:input_is_infinite_dffe1_rtl_0
174. Parameter Settings for Inferred Entity Instance: top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0
175. Parameter Settings for Inferred Entity Instance: top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0
176. scfifo Parameter Settings by Entity Instance
177. lpm_mult Parameter Settings by Entity Instance
178. altsyncram Parameter Settings by Entity Instance
179. altshift_taps Parameter Settings by Entity Instance
180. Port Connectivity Checks: "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
181. Port Connectivity Checks: "altera_reset_controller:rst_controller"
182. Port Connectivity Checks: "design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
183. Port Connectivity Checks: "design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
184. Port Connectivity Checks: "design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_router_002:router_002|design01_mm_interconnect_0_router_002_default_decode:the_default_decode"
185. Port Connectivity Checks: "design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_router:router|design01_mm_interconnect_0_router_default_decode:the_default_decode"
186. Port Connectivity Checks: "design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
187. Port Connectivity Checks: "design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
188. Port Connectivity Checks: "design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
189. Port Connectivity Checks: "design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent"
190. Port Connectivity Checks: "design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_new_component_0_avalon_slave_0_agent_rsp_fifo"
191. Port Connectivity Checks: "design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_new_component_0_avalon_slave_0_agent"
192. Port Connectivity Checks: "design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
193. Port Connectivity Checks: "design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
194. Port Connectivity Checks: "design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
195. Port Connectivity Checks: "design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
196. Port Connectivity Checks: "design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
197. Port Connectivity Checks: "design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
198. Port Connectivity Checks: "design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:my_new_component_0_avalon_slave_0_translator"
199. Port Connectivity Checks: "design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
200. Port Connectivity Checks: "design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
201. Port Connectivity Checks: "design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
202. Port Connectivity Checks: "design01_onchip_memory2_0:onchip_memory2_0"
203. Port Connectivity Checks: "design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:design01_nios2_gen2_0_cpu_debug_slave_phy"
204. Port Connectivity Checks: "design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper|design01_nios2_gen2_0_cpu_debug_slave_sysclk:the_design01_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
205. Port Connectivity Checks: "design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper|design01_nios2_gen2_0_cpu_debug_slave_sysclk:the_design01_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
206. Port Connectivity Checks: "design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_oci_pib:the_design01_nios2_gen2_0_cpu_nios2_oci_pib"
207. Port Connectivity Checks: "design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_oci_fifo:the_design01_nios2_gen2_0_cpu_nios2_oci_fifo|design01_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_design01_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc"
208. Port Connectivity Checks: "design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_oci_dtrace:the_design01_nios2_gen2_0_cpu_nios2_oci_dtrace|design01_nios2_gen2_0_cpu_nios2_oci_td_mode:design01_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode"
209. Port Connectivity Checks: "design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_oci_itrace:the_design01_nios2_gen2_0_cpu_nios2_oci_itrace"
210. Port Connectivity Checks: "design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_oci_dbrk:the_design01_nios2_gen2_0_cpu_nios2_oci_dbrk"
211. Port Connectivity Checks: "design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_oci_xbrk:the_design01_nios2_gen2_0_cpu_nios2_oci_xbrk"
212. Port Connectivity Checks: "design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_oci_debug:the_design01_nios2_gen2_0_cpu_nios2_oci_debug"
213. Port Connectivity Checks: "design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci"
214. Port Connectivity Checks: "design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_test_bench:the_design01_nios2_gen2_0_cpu_test_bench"
215. Port Connectivity Checks: "design01_nios2_gen2_0:nios2_gen2_0"
216. Port Connectivity Checks: "top:my_new_component_0|fp_add:add3"
217. Port Connectivity Checks: "top:my_new_component_0|fp_add:add2"
218. Port Connectivity Checks: "top:my_new_component_0|fp_add:add1"
219. Port Connectivity Checks: "top:my_new_component_0|fp_mult:mult4"
220. Port Connectivity Checks: "top:my_new_component_0|fp_mult:mult3"
221. Port Connectivity Checks: "top:my_new_component_0|fp_mult:mult2"
222. Port Connectivity Checks: "top:my_new_component_0|fp_mult:mult1"
223. Port Connectivity Checks: "design01_jtag_uart_0:jtag_uart_0"
224. Post-Synthesis Netlist Statistics for Top Partition
225. Elapsed Time Per Partition
226. Analysis & Synthesis Messages
227. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri May  4 00:04:27 2018       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; platform01                                  ;
; Top-level Entity Name              ; design01                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 7,215                                       ;
;     Total combinational functions  ; 5,775                                       ;
;     Dedicated logic registers      ; 3,797                                       ;
; Total registers                    ; 3797                                        ;
; Total pins                         ; 2                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 273,609                                     ;
; Embedded Multiplier 9-bit elements ; 28                                          ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; design01           ; platform01         ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                              ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                           ; Library     ;
+-----------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; design01/synthesis/design01.vhd                                                               ; yes             ; User VHDL File                               ; /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/design01.vhd                                                               ;             ;
; design01/synthesis/submodules/top.vhd                                                         ; yes             ; User VHDL File                               ; /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/top.vhd                                                         ;             ;
; design01/synthesis/submodules/headers.vhd                                                     ; yes             ; User VHDL File                               ; /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/headers.vhd                                                     ;             ;
; design01/synthesis/submodules/design01_onchip_memory2_0.v                                     ; yes             ; User Verilog HDL File                        ; /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_onchip_memory2_0.v                                     ;             ;
; design01/synthesis/submodules/design01_nios2_gen2_0_cpu_test_bench.v                          ; yes             ; User Verilog HDL File                        ; /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu_test_bench.v                          ;             ;
; design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_wrapper.v                 ; yes             ; User Verilog HDL File                        ; /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_wrapper.v                 ;             ;
; design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_tck.v                     ; yes             ; User Verilog HDL File                        ; /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_tck.v                     ;             ;
; design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_sysclk.v                  ; yes             ; User Verilog HDL File                        ; /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_sysclk.v                  ;             ;
; design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v                                     ; yes             ; User Verilog HDL File                        ; /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v                                     ;             ;
; design01/synthesis/submodules/design01_nios2_gen2_0.v                                         ; yes             ; User Verilog HDL File                        ; /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0.v                                         ;             ;
; design01/synthesis/submodules/design01_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_mm_interconnect_0_rsp_mux.sv                           ;             ;
; design01/synthesis/submodules/design01_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_mm_interconnect_0_rsp_demux.sv                         ;             ;
; design01/synthesis/submodules/design01_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File                  ; /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_mm_interconnect_0_router_002.sv                        ;             ;
; design01/synthesis/submodules/design01_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_mm_interconnect_0_router.sv                            ;             ;
; design01/synthesis/submodules/design01_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_mm_interconnect_0_cmd_mux.sv                           ;             ;
; design01/synthesis/submodules/design01_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_mm_interconnect_0_cmd_demux.sv                         ;             ;
; design01/synthesis/submodules/design01_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ;             ;
; design01/synthesis/submodules/design01_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                        ; /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_mm_interconnect_0_avalon_st_adapter.v                  ;             ;
; design01/synthesis/submodules/design01_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                        ; /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_mm_interconnect_0.v                                    ;             ;
; design01/synthesis/submodules/design01_jtag_uart_0.v                                          ; yes             ; User Verilog HDL File                        ; /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_jtag_uart_0.v                                          ;             ;
; design01/synthesis/submodules/design01_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File                  ; /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_irq_mapper.sv                                          ;             ;
; design01/synthesis/submodules/altera_reset_synchronizer.v                                     ; yes             ; User Verilog HDL File                        ; /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/altera_reset_synchronizer.v                                     ;             ;
; design01/synthesis/submodules/altera_reset_controller.v                                       ; yes             ; User Verilog HDL File                        ; /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/altera_reset_controller.v                                       ;             ;
; design01/synthesis/submodules/altera_merlin_slave_translator.sv                               ; yes             ; User SystemVerilog HDL File                  ; /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/altera_merlin_slave_translator.sv                               ;             ;
; design01/synthesis/submodules/altera_merlin_slave_agent.sv                                    ; yes             ; User SystemVerilog HDL File                  ; /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/altera_merlin_slave_agent.sv                                    ;             ;
; design01/synthesis/submodules/altera_merlin_master_translator.sv                              ; yes             ; User SystemVerilog HDL File                  ; /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/altera_merlin_master_translator.sv                              ;             ;
; design01/synthesis/submodules/altera_merlin_master_agent.sv                                   ; yes             ; User SystemVerilog HDL File                  ; /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/altera_merlin_master_agent.sv                                   ;             ;
; design01/synthesis/submodules/altera_merlin_burst_uncompressor.sv                             ; yes             ; User SystemVerilog HDL File                  ; /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/altera_merlin_burst_uncompressor.sv                             ;             ;
; design01/synthesis/submodules/altera_merlin_arbitrator.sv                                     ; yes             ; User SystemVerilog HDL File                  ; /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/altera_merlin_arbitrator.sv                                     ;             ;
; design01/synthesis/submodules/altera_avalon_sc_fifo.v                                         ; yes             ; User Verilog HDL File                        ; /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/altera_avalon_sc_fifo.v                                         ;             ;
; fp_add.vhd                                                                                    ; yes             ; User Wizard-Generated File                   ; /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd                                                                                    ;             ;
; fp_mult.vhd                                                                                   ; yes             ; User Wizard-Generated File                   ; /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_mult.vhd                                                                                   ;             ;
; scfifo.tdf                                                                                    ; yes             ; Megafunction                                 ; /home/vipinsoni/intelFPGA_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf                                                                         ;             ;
; a_regfifo.inc                                                                                 ; yes             ; Megafunction                                 ; /home/vipinsoni/intelFPGA_lite/17.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                      ;             ;
; a_dpfifo.inc                                                                                  ; yes             ; Megafunction                                 ; /home/vipinsoni/intelFPGA_lite/17.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                       ;             ;
; a_i2fifo.inc                                                                                  ; yes             ; Megafunction                                 ; /home/vipinsoni/intelFPGA_lite/17.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                       ;             ;
; a_fffifo.inc                                                                                  ; yes             ; Megafunction                                 ; /home/vipinsoni/intelFPGA_lite/17.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                       ;             ;
; a_f2fifo.inc                                                                                  ; yes             ; Megafunction                                 ; /home/vipinsoni/intelFPGA_lite/17.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                       ;             ;
; aglobal171.inc                                                                                ; yes             ; Megafunction                                 ; /home/vipinsoni/intelFPGA_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                                                                     ;             ;
; db/scfifo_jr21.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/db/scfifo_jr21.tdf                                                                            ;             ;
; db/a_dpfifo_l011.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/db/a_dpfifo_l011.tdf                                                                          ;             ;
; db/a_fefifo_7cf.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/db/a_fefifo_7cf.tdf                                                                           ;             ;
; db/cntr_do7.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/db/cntr_do7.tdf                                                                               ;             ;
; db/altsyncram_nio1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/db/altsyncram_nio1.tdf                                                                        ;             ;
; db/cntr_1ob.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/db/cntr_1ob.tdf                                                                               ;             ;
; alt_jtag_atlantic.v                                                                           ; yes             ; Encrypted Megafunction                       ; /home/vipinsoni/intelFPGA_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                ;             ;
; altera_sld_agent_endpoint.vhd                                                                 ; yes             ; Megafunction                                 ; /home/vipinsoni/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd                                                      ;             ;
; altera_fabric_endpoint.vhd                                                                    ; yes             ; Megafunction                                 ; /home/vipinsoni/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd                                                         ;             ;
; lpm_add_sub.tdf                                                                               ; yes             ; Megafunction                                 ; /home/vipinsoni/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                                    ;             ;
; addcore.inc                                                                                   ; yes             ; Megafunction                                 ; /home/vipinsoni/intelFPGA_lite/17.1/quartus/libraries/megafunctions/addcore.inc                                                                        ;             ;
; look_add.inc                                                                                  ; yes             ; Megafunction                                 ; /home/vipinsoni/intelFPGA_lite/17.1/quartus/libraries/megafunctions/look_add.inc                                                                       ;             ;
; bypassff.inc                                                                                  ; yes             ; Megafunction                                 ; /home/vipinsoni/intelFPGA_lite/17.1/quartus/libraries/megafunctions/bypassff.inc                                                                       ;             ;
; altshift.inc                                                                                  ; yes             ; Megafunction                                 ; /home/vipinsoni/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altshift.inc                                                                       ;             ;
; alt_stratix_add_sub.inc                                                                       ; yes             ; Megafunction                                 ; /home/vipinsoni/intelFPGA_lite/17.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                            ;             ;
; db/add_sub_j1j.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/db/add_sub_j1j.tdf                                                                            ;             ;
; db/add_sub_i5h.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/db/add_sub_i5h.tdf                                                                            ;             ;
; db/add_sub_0lg.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/db/add_sub_0lg.tdf                                                                            ;             ;
; db/add_sub_uqg.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/db/add_sub_uqg.tdf                                                                            ;             ;
; lpm_mult.tdf                                                                                  ; yes             ; Megafunction                                 ; /home/vipinsoni/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                                       ;             ;
; lpm_add_sub.inc                                                                               ; yes             ; Megafunction                                 ; /home/vipinsoni/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                    ;             ;
; multcore.inc                                                                                  ; yes             ; Megafunction                                 ; /home/vipinsoni/intelFPGA_lite/17.1/quartus/libraries/megafunctions/multcore.inc                                                                       ;             ;
; db/mult_72t.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/db/mult_72t.tdf                                                                               ;             ;
; db/add_sub_lcg.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/db/add_sub_lcg.tdf                                                                            ;             ;
; db/add_sub_icg.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/db/add_sub_icg.tdf                                                                            ;             ;
; db/add_sub_kbg.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/db/add_sub_kbg.tdf                                                                            ;             ;
; db/add_sub_adj.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/db/add_sub_adj.tdf                                                                            ;             ;
; db/add_sub_pdl.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/db/add_sub_pdl.tdf                                                                            ;             ;
; db/add_sub_uuk.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/db/add_sub_uuk.tdf                                                                            ;             ;
; db/add_sub_qrg.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/db/add_sub_qrg.tdf                                                                            ;             ;
; db/add_sub_34h.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/db/add_sub_34h.tdf                                                                            ;             ;
; lpm_compare.tdf                                                                               ; yes             ; Megafunction                                 ; /home/vipinsoni/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_compare.tdf                                                                    ;             ;
; comptree.inc                                                                                  ; yes             ; Megafunction                                 ; /home/vipinsoni/intelFPGA_lite/17.1/quartus/libraries/megafunctions/comptree.inc                                                                       ;             ;
; db/cmpr_7rh.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/db/cmpr_7rh.tdf                                                                               ;             ;
; altsyncram.tdf                                                                                ; yes             ; Megafunction                                 ; /home/vipinsoni/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                     ;             ;
; stratix_ram_block.inc                                                                         ; yes             ; Megafunction                                 ; /home/vipinsoni/intelFPGA_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                              ;             ;
; lpm_mux.inc                                                                                   ; yes             ; Megafunction                                 ; /home/vipinsoni/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                        ;             ;
; lpm_decode.inc                                                                                ; yes             ; Megafunction                                 ; /home/vipinsoni/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                     ;             ;
; a_rdenreg.inc                                                                                 ; yes             ; Megafunction                                 ; /home/vipinsoni/intelFPGA_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                      ;             ;
; altrom.inc                                                                                    ; yes             ; Megafunction                                 ; /home/vipinsoni/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altrom.inc                                                                         ;             ;
; altram.inc                                                                                    ; yes             ; Megafunction                                 ; /home/vipinsoni/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altram.inc                                                                         ;             ;
; altdpram.inc                                                                                  ; yes             ; Megafunction                                 ; /home/vipinsoni/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altdpram.inc                                                                       ;             ;
; db/altsyncram_6mc1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/db/altsyncram_6mc1.tdf                                                                        ;             ;
; altera_std_synchronizer.v                                                                     ; yes             ; Megafunction                                 ; /home/vipinsoni/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                          ;             ;
; db/altsyncram_ac71.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/db/altsyncram_ac71.tdf                                                                        ;             ;
; sld_virtual_jtag_basic.v                                                                      ; yes             ; Megafunction                                 ; /home/vipinsoni/intelFPGA_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                           ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                 ; yes             ; Encrypted Megafunction                       ; /home/vipinsoni/intelFPGA_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                      ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                             ; yes             ; Encrypted Megafunction                       ; /home/vipinsoni/intelFPGA_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                  ;             ;
; db/altsyncram_u4h1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/db/altsyncram_u4h1.tdf                                                                        ;             ;
; design01/synthesis/submodules/design01_onchip_memory2_0.hex                                   ; yes             ; Auto-Found Memory Initialization File        ; /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_onchip_memory2_0.hex                                   ;             ;
; sld_hub.vhd                                                                                   ; yes             ; Encrypted Megafunction                       ; /home/vipinsoni/intelFPGA_lite/17.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                        ; altera_sld  ;
; db/ip/sldd8db5910/alt_sld_fab.v                                                               ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/db/ip/sldd8db5910/alt_sld_fab.v                                                               ; alt_sld_fab ;
; db/ip/sldd8db5910/submodules/alt_sld_fab_alt_sld_fab.v                                        ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/db/ip/sldd8db5910/submodules/alt_sld_fab_alt_sld_fab.v                                        ; alt_sld_fab ;
; db/ip/sldd8db5910/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/db/ip/sldd8db5910/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                 ; alt_sld_fab ;
; db/ip/sldd8db5910/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                              ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/db/ip/sldd8db5910/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                              ; alt_sld_fab ;
; db/ip/sldd8db5910/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                            ; yes             ; Encrypted Auto-Found VHDL File               ; /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/db/ip/sldd8db5910/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                            ; alt_sld_fab ;
; db/ip/sldd8db5910/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                              ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/db/ip/sldd8db5910/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                              ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                              ; yes             ; Encrypted Megafunction                       ; /home/vipinsoni/intelFPGA_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                   ;             ;
; sld_rom_sr.vhd                                                                                ; yes             ; Encrypted Megafunction                       ; /home/vipinsoni/intelFPGA_lite/17.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                     ;             ;
; altshift_taps.tdf                                                                             ; yes             ; Megafunction                                 ; /home/vipinsoni/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altshift_taps.tdf                                                                  ;             ;
; lpm_counter.inc                                                                               ; yes             ; Megafunction                                 ; /home/vipinsoni/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                    ;             ;
; lpm_compare.inc                                                                               ; yes             ; Megafunction                                 ; /home/vipinsoni/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                    ;             ;
; lpm_constant.inc                                                                              ; yes             ; Megafunction                                 ; /home/vipinsoni/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                   ;             ;
; db/shift_taps_15m.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/db/shift_taps_15m.tdf                                                                         ;             ;
; db/altsyncram_8b81.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/db/altsyncram_8b81.tdf                                                                        ;             ;
; db/cntr_7pf.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/db/cntr_7pf.tdf                                                                               ;             ;
; db/shift_taps_u4m.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/db/shift_taps_u4m.tdf                                                                         ;             ;
; db/altsyncram_2b81.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/db/altsyncram_2b81.tdf                                                                        ;             ;
; db/cntr_6pf.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/db/cntr_6pf.tdf                                                                               ;             ;
; db/cmpr_ogc.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/db/cmpr_ogc.tdf                                                                               ;             ;
; db/shift_taps_h6m.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/db/shift_taps_h6m.tdf                                                                         ;             ;
; db/altsyncram_dl31.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/db/altsyncram_dl31.tdf                                                                        ;             ;
; db/add_sub_24e.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/db/add_sub_24e.tdf                                                                            ;             ;
+-----------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimated Total logic elements              ; 7,215         ;
;                                             ;               ;
; Total combinational functions               ; 5775          ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 2994          ;
;     -- 3 input functions                    ; 1916          ;
;     -- <=2 input functions                  ; 865           ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 4821          ;
;     -- arithmetic mode                      ; 954           ;
;                                             ;               ;
; Total registers                             ; 3797          ;
;     -- Dedicated logic registers            ; 3797          ;
;     -- I/O registers                        ; 0             ;
;                                             ;               ;
; I/O pins                                    ; 2             ;
; Total memory bits                           ; 273609        ;
;                                             ;               ;
; Embedded Multiplier 9-bit elements          ; 28            ;
;                                             ;               ;
; Maximum fan-out node                        ; clk_clk~input ;
; Maximum fan-out                             ; 3850          ;
; Total fan-out                               ; 32363         ;
; Average fan-out                             ; 3.29          ;
+---------------------------------------------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                       ; Entity Name                                      ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+
; |design01                                                                                                                               ; 5775 (4)            ; 3797 (0)                  ; 273609      ; 28           ; 4       ; 12        ; 2    ; 0            ; |design01                                                                                                                                                                                                                                                                                                                                                                                                 ; design01                                         ; work         ;
;    |altera_reset_controller:rst_controller|                                                                                             ; 6 (5)               ; 16 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                          ; altera_reset_controller                          ; work         ;
;       |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                                  ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                        ; work         ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                      ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                        ; work         ;
;    |design01_jtag_uart_0:jtag_uart_0|                                                                                                   ; 139 (36)            ; 113 (13)                  ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|design01_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                                ; design01_jtag_uart_0                             ; work         ;
;       |alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic|                                                                        ; 52 (52)             ; 60 (60)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|design01_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                       ; alt_jtag_atlantic                                ; work         ;
;       |design01_jtag_uart_0_scfifo_r:the_design01_jtag_uart_0_scfifo_r|                                                                 ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|design01_jtag_uart_0:jtag_uart_0|design01_jtag_uart_0_scfifo_r:the_design01_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                                                ; design01_jtag_uart_0_scfifo_r                    ; work         ;
;          |scfifo:rfifo|                                                                                                                 ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|design01_jtag_uart_0:jtag_uart_0|design01_jtag_uart_0_scfifo_r:the_design01_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                   ; scfifo                                           ; work         ;
;             |scfifo_jr21:auto_generated|                                                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|design01_jtag_uart_0:jtag_uart_0|design01_jtag_uart_0_scfifo_r:the_design01_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                                        ; scfifo_jr21                                      ; work         ;
;                |a_dpfifo_l011:dpfifo|                                                                                                   ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|design01_jtag_uart_0:jtag_uart_0|design01_jtag_uart_0_scfifo_r:the_design01_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                                                   ; a_dpfifo_l011                                    ; work         ;
;                   |a_fefifo_7cf:fifo_state|                                                                                             ; 14 (8)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|design01_jtag_uart_0:jtag_uart_0|design01_jtag_uart_0_scfifo_r:the_design01_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                           ; a_fefifo_7cf                                     ; work         ;
;                      |cntr_do7:count_usedw|                                                                                             ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|design01_jtag_uart_0:jtag_uart_0|design01_jtag_uart_0_scfifo_r:the_design01_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                                      ; cntr_do7                                         ; work         ;
;                   |altsyncram_nio1:FIFOram|                                                                                             ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|design01_jtag_uart_0:jtag_uart_0|design01_jtag_uart_0_scfifo_r:the_design01_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                                           ; altsyncram_nio1                                  ; work         ;
;                   |cntr_1ob:rd_ptr_count|                                                                                               ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|design01_jtag_uart_0:jtag_uart_0|design01_jtag_uart_0_scfifo_r:the_design01_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                                             ; cntr_1ob                                         ; work         ;
;                   |cntr_1ob:wr_ptr|                                                                                                     ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|design01_jtag_uart_0:jtag_uart_0|design01_jtag_uart_0_scfifo_r:the_design01_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                                   ; cntr_1ob                                         ; work         ;
;       |design01_jtag_uart_0_scfifo_w:the_design01_jtag_uart_0_scfifo_w|                                                                 ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|design01_jtag_uart_0:jtag_uart_0|design01_jtag_uart_0_scfifo_w:the_design01_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                                                ; design01_jtag_uart_0_scfifo_w                    ; work         ;
;          |scfifo:wfifo|                                                                                                                 ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|design01_jtag_uart_0:jtag_uart_0|design01_jtag_uart_0_scfifo_w:the_design01_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                   ; scfifo                                           ; work         ;
;             |scfifo_jr21:auto_generated|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|design01_jtag_uart_0:jtag_uart_0|design01_jtag_uart_0_scfifo_w:the_design01_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                                        ; scfifo_jr21                                      ; work         ;
;                |a_dpfifo_l011:dpfifo|                                                                                                   ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|design01_jtag_uart_0:jtag_uart_0|design01_jtag_uart_0_scfifo_w:the_design01_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                                                   ; a_dpfifo_l011                                    ; work         ;
;                   |a_fefifo_7cf:fifo_state|                                                                                             ; 13 (7)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|design01_jtag_uart_0:jtag_uart_0|design01_jtag_uart_0_scfifo_w:the_design01_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                           ; a_fefifo_7cf                                     ; work         ;
;                      |cntr_do7:count_usedw|                                                                                             ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|design01_jtag_uart_0:jtag_uart_0|design01_jtag_uart_0_scfifo_w:the_design01_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                                      ; cntr_do7                                         ; work         ;
;                   |altsyncram_nio1:FIFOram|                                                                                             ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|design01_jtag_uart_0:jtag_uart_0|design01_jtag_uart_0_scfifo_w:the_design01_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                                           ; altsyncram_nio1                                  ; work         ;
;                   |cntr_1ob:rd_ptr_count|                                                                                               ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|design01_jtag_uart_0:jtag_uart_0|design01_jtag_uart_0_scfifo_w:the_design01_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                                             ; cntr_1ob                                         ; work         ;
;                   |cntr_1ob:wr_ptr|                                                                                                     ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|design01_jtag_uart_0:jtag_uart_0|design01_jtag_uart_0_scfifo_w:the_design01_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                                   ; cntr_1ob                                         ; work         ;
;    |design01_mm_interconnect_0:mm_interconnect_0|                                                                                       ; 328 (0)             ; 140 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|design01_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                    ; design01_mm_interconnect_0                       ; work         ;
;       |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                              ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                            ; work         ;
;       |altera_avalon_sc_fifo:my_new_component_0_avalon_slave_0_agent_rsp_fifo|                                                          ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_new_component_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                            ; work         ;
;       |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                               ; 9 (9)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                            ; work         ;
;       |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                        ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                            ; work         ;
;       |altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|                                                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                                                                                                   ; altera_merlin_master_agent                       ; work         ;
;       |altera_merlin_master_translator:nios2_gen2_0_data_master_translator|                                                             ; 8 (8)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                                                ; altera_merlin_master_translator                  ; work         ;
;       |altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|                                                      ; 6 (6)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                                                         ; altera_merlin_master_translator                  ; work         ;
;       |altera_merlin_slave_agent:my_new_component_0_avalon_slave_0_agent|                                                               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_new_component_0_avalon_slave_0_agent                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                        ; work         ;
;       |altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|                                                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                        ; work         ;
;       |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                         ; 9 (9)               ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                   ; work         ;
;       |altera_merlin_slave_translator:my_new_component_0_avalon_slave_0_translator|                                                     ; 7 (7)               ; 35 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:my_new_component_0_avalon_slave_0_translator                                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                   ; work         ;
;       |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                          ; 1 (1)               ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                   ; work         ;
;       |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                   ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                   ; work         ;
;       |design01_mm_interconnect_0_cmd_demux:cmd_demux_001|                                                                              ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                                                                                 ; design01_mm_interconnect_0_cmd_demux             ; work         ;
;       |design01_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                  ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                     ; design01_mm_interconnect_0_cmd_demux             ; work         ;
;       |design01_mm_interconnect_0_cmd_mux:cmd_mux_001|                                                                                  ; 47 (43)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                                                                     ; design01_mm_interconnect_0_cmd_mux               ; work         ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                         ; work         ;
;       |design01_mm_interconnect_0_cmd_mux:cmd_mux_002|                                                                                  ; 55 (51)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                                                                                     ; design01_mm_interconnect_0_cmd_mux               ; work         ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                         ; work         ;
;       |design01_mm_interconnect_0_cmd_mux:cmd_mux_003|                                                                                  ; 57 (53)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                                                                                     ; design01_mm_interconnect_0_cmd_mux               ; work         ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                         ; work         ;
;       |design01_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                      ; 20 (16)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                                         ; design01_mm_interconnect_0_cmd_mux               ; work         ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                            ; altera_merlin_arbitrator                         ; work         ;
;       |design01_mm_interconnect_0_router:router_001|                                                                                    ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_router:router_001                                                                                                                                                                                                                                                                                                       ; design01_mm_interconnect_0_router                ; work         ;
;       |design01_mm_interconnect_0_router:router|                                                                                        ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                           ; design01_mm_interconnect_0_router                ; work         ;
;       |design01_mm_interconnect_0_rsp_demux:rsp_demux_001|                                                                              ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                                                                                 ; design01_mm_interconnect_0_rsp_demux             ; work         ;
;       |design01_mm_interconnect_0_rsp_demux:rsp_demux_002|                                                                              ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                                                                                                                                                 ; design01_mm_interconnect_0_rsp_demux             ; work         ;
;       |design01_mm_interconnect_0_rsp_demux:rsp_demux_003|                                                                              ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                                                                                                                                                 ; design01_mm_interconnect_0_rsp_demux             ; work         ;
;       |design01_mm_interconnect_0_rsp_demux:rsp_demux|                                                                                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                                     ; design01_mm_interconnect_0_rsp_demux             ; work         ;
;       |design01_mm_interconnect_0_rsp_mux:rsp_mux_001|                                                                                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                                                                                     ; design01_mm_interconnect_0_rsp_mux               ; work         ;
;       |design01_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                      ; 47 (47)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                         ; design01_mm_interconnect_0_rsp_mux               ; work         ;
;    |design01_nios2_gen2_0:nios2_gen2_0|                                                                                                 ; 993 (0)             ; 573 (0)                   ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|design01_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                              ; design01_nios2_gen2_0                            ; work         ;
;       |design01_nios2_gen2_0_cpu:cpu|                                                                                                   ; 993 (703)           ; 573 (305)                 ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                                ; design01_nios2_gen2_0_cpu                        ; work         ;
;          |design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|                                                  ; 290 (35)            ; 268 (80)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                                    ; design01_nios2_gen2_0_cpu_nios2_oci              ; work         ;
;             |design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper|                           ; 91 (0)              ; 96 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                    ; design01_nios2_gen2_0_cpu_debug_slave_wrapper    ; work         ;
;                |design01_nios2_gen2_0_cpu_debug_slave_sysclk:the_design01_nios2_gen2_0_cpu_debug_slave_sysclk|                          ; 6 (6)               ; 49 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper|design01_nios2_gen2_0_cpu_debug_slave_sysclk:the_design01_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; design01_nios2_gen2_0_cpu_debug_slave_sysclk     ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper|design01_nios2_gen2_0_cpu_debug_slave_sysclk:the_design01_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                          ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper|design01_nios2_gen2_0_cpu_debug_slave_sysclk:the_design01_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                          ; work         ;
;                |design01_nios2_gen2_0_cpu_debug_slave_tck:the_design01_nios2_gen2_0_cpu_debug_slave_tck|                                ; 81 (81)             ; 47 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper|design01_nios2_gen2_0_cpu_debug_slave_tck:the_design01_nios2_gen2_0_cpu_debug_slave_tck                                                            ; design01_nios2_gen2_0_cpu_debug_slave_tck        ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper|design01_nios2_gen2_0_cpu_debug_slave_tck:the_design01_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                          ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper|design01_nios2_gen2_0_cpu_debug_slave_tck:the_design01_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                          ; work         ;
;                |sld_virtual_jtag_basic:design01_nios2_gen2_0_cpu_debug_slave_phy|                                                       ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:design01_nios2_gen2_0_cpu_debug_slave_phy                                                                                   ; sld_virtual_jtag_basic                           ; work         ;
;             |design01_nios2_gen2_0_cpu_nios2_avalon_reg:the_design01_nios2_gen2_0_cpu_nios2_avalon_reg|                                 ; 9 (9)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_avalon_reg:the_design01_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                          ; design01_nios2_gen2_0_cpu_nios2_avalon_reg       ; work         ;
;             |design01_nios2_gen2_0_cpu_nios2_oci_break:the_design01_nios2_gen2_0_cpu_nios2_oci_break|                                   ; 33 (33)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_oci_break:the_design01_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                            ; design01_nios2_gen2_0_cpu_nios2_oci_break        ; work         ;
;             |design01_nios2_gen2_0_cpu_nios2_oci_debug:the_design01_nios2_gen2_0_cpu_nios2_oci_debug|                                   ; 8 (8)               ; 8 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_oci_debug:the_design01_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                            ; design01_nios2_gen2_0_cpu_nios2_oci_debug        ; work         ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                                    ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_oci_debug:the_design01_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                        ; altera_std_synchronizer                          ; work         ;
;             |design01_nios2_gen2_0_cpu_nios2_ocimem:the_design01_nios2_gen2_0_cpu_nios2_ocimem|                                         ; 114 (114)           ; 49 (49)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_ocimem:the_design01_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                                  ; design01_nios2_gen2_0_cpu_nios2_ocimem           ; work         ;
;                |design01_nios2_gen2_0_cpu_ociram_sp_ram_module:design01_nios2_gen2_0_cpu_ociram_sp_ram|                                 ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_ocimem:the_design01_nios2_gen2_0_cpu_nios2_ocimem|design01_nios2_gen2_0_cpu_ociram_sp_ram_module:design01_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; design01_nios2_gen2_0_cpu_ociram_sp_ram_module   ; work         ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_ocimem:the_design01_nios2_gen2_0_cpu_nios2_ocimem|design01_nios2_gen2_0_cpu_ociram_sp_ram_module:design01_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                       ; work         ;
;                      |altsyncram_ac71:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_ocimem:the_design01_nios2_gen2_0_cpu_nios2_ocimem|design01_nios2_gen2_0_cpu_ociram_sp_ram_module:design01_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated                  ; altsyncram_ac71                                  ; work         ;
;          |design01_nios2_gen2_0_cpu_register_bank_a_module:design01_nios2_gen2_0_cpu_register_bank_a|                                   ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_register_bank_a_module:design01_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                                     ; design01_nios2_gen2_0_cpu_register_bank_a_module ; work         ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_register_bank_a_module:design01_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                           ; altsyncram                                       ; work         ;
;                |altsyncram_6mc1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_register_bank_a_module:design01_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                            ; altsyncram_6mc1                                  ; work         ;
;          |design01_nios2_gen2_0_cpu_register_bank_b_module:design01_nios2_gen2_0_cpu_register_bank_b|                                   ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_register_bank_b_module:design01_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                                     ; design01_nios2_gen2_0_cpu_register_bank_b_module ; work         ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_register_bank_b_module:design01_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                           ; altsyncram                                       ; work         ;
;                |altsyncram_6mc1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_register_bank_b_module:design01_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                            ; altsyncram_6mc1                                  ; work         ;
;    |design01_onchip_memory2_0:onchip_memory2_0|                                                                                         ; 1 (1)               ; 0 (0)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|design01_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                                      ; design01_onchip_memory2_0                        ; work         ;
;       |altsyncram:the_altsyncram|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|design01_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                            ; altsyncram                                       ; work         ;
;          |altsyncram_u4h1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|design01_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_u4h1:auto_generated                                                                                                                                                                                                                                                                                             ; altsyncram_u4h1                                  ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 155 (1)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                ; sld_hub                                          ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 154 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                ; alt_sld_fab_with_jtag_input                      ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 154 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                             ; alt_sld_fab                                      ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 154 (1)             ; 85 (6)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                         ; alt_sld_fab_alt_sld_fab                          ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 153 (0)             ; 79 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                             ; alt_sld_fab_alt_sld_fab_sldfabric                ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 153 (111)           ; 79 (51)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                ; sld_jtag_hub                                     ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 24 (24)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                        ; sld_rom_sr                                       ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                      ; sld_shadow_jsm                                   ; altera_sld   ;
;    |top:my_new_component_0|                                                                                                             ; 4149 (897)          ; 2870 (1114)               ; 201         ; 28           ; 4       ; 12        ; 0    ; 0            ; |design01|top:my_new_component_0                                                                                                                                                                                                                                                                                                                                                                          ; top                                              ; work         ;
;       |fp_add:add1|                                                                                                                     ; 787 (0)             ; 312 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add1                                                                                                                                                                                                                                                                                                                                                              ; fp_add                                           ; work         ;
;          |fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|                                                                  ; 787 (305)           ; 312 (195)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component                                                                                                                                                                                                                                                                                                  ; fp_add_altfp_add_sub_7jj                         ; work         ;
;             |fp_add_altbarrel_shift_35e:lbarrel_shift|                                                                                  ; 111 (111)           ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|fp_add_altbarrel_shift_35e:lbarrel_shift                                                                                                                                                                                                                                                         ; fp_add_altbarrel_shift_35e                       ; work         ;
;             |fp_add_altbarrel_shift_olb:rbarrel_shift|                                                                                  ; 106 (106)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|fp_add_altbarrel_shift_olb:rbarrel_shift                                                                                                                                                                                                                                                         ; fp_add_altbarrel_shift_olb                       ; work         ;
;             |fp_add_altpriority_encoder_e48:trailing_zeros_cnt|                                                                         ; 33 (20)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|fp_add_altpriority_encoder_e48:trailing_zeros_cnt                                                                                                                                                                                                                                                ; fp_add_altpriority_encoder_e48                   ; work         ;
;                |fp_add_altpriority_encoder_fj8:altpriority_encoder21|                                                                   ; 13 (5)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|fp_add_altpriority_encoder_e48:trailing_zeros_cnt|fp_add_altpriority_encoder_fj8:altpriority_encoder21                                                                                                                                                                                           ; fp_add_altpriority_encoder_fj8                   ; work         ;
;                   |fp_add_altpriority_encoder_vh8:altpriority_encoder23|                                                                ; 2 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|fp_add_altpriority_encoder_e48:trailing_zeros_cnt|fp_add_altpriority_encoder_fj8:altpriority_encoder21|fp_add_altpriority_encoder_vh8:altpriority_encoder23                                                                                                                                      ; fp_add_altpriority_encoder_vh8                   ; work         ;
;                      |fp_add_altpriority_encoder_qh8:altpriority_encoder25|                                                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|fp_add_altpriority_encoder_e48:trailing_zeros_cnt|fp_add_altpriority_encoder_fj8:altpriority_encoder21|fp_add_altpriority_encoder_vh8:altpriority_encoder23|fp_add_altpriority_encoder_qh8:altpriority_encoder25                                                                                 ; fp_add_altpriority_encoder_qh8                   ; work         ;
;                   |fp_add_altpriority_encoder_vh8:altpriority_encoder24|                                                                ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|fp_add_altpriority_encoder_e48:trailing_zeros_cnt|fp_add_altpriority_encoder_fj8:altpriority_encoder21|fp_add_altpriority_encoder_vh8:altpriority_encoder24                                                                                                                                      ; fp_add_altpriority_encoder_vh8                   ; work         ;
;                      |fp_add_altpriority_encoder_qh8:altpriority_encoder25|                                                             ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|fp_add_altpriority_encoder_e48:trailing_zeros_cnt|fp_add_altpriority_encoder_fj8:altpriority_encoder21|fp_add_altpriority_encoder_vh8:altpriority_encoder24|fp_add_altpriority_encoder_qh8:altpriority_encoder25                                                                                 ; fp_add_altpriority_encoder_qh8                   ; work         ;
;                      |fp_add_altpriority_encoder_qh8:altpriority_encoder26|                                                             ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|fp_add_altpriority_encoder_e48:trailing_zeros_cnt|fp_add_altpriority_encoder_fj8:altpriority_encoder21|fp_add_altpriority_encoder_vh8:altpriority_encoder24|fp_add_altpriority_encoder_qh8:altpriority_encoder26                                                                                 ; fp_add_altpriority_encoder_qh8                   ; work         ;
;                         |fp_add_altpriority_encoder_nh8:altpriority_encoder27|                                                          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|fp_add_altpriority_encoder_e48:trailing_zeros_cnt|fp_add_altpriority_encoder_fj8:altpriority_encoder21|fp_add_altpriority_encoder_vh8:altpriority_encoder24|fp_add_altpriority_encoder_qh8:altpriority_encoder26|fp_add_altpriority_encoder_nh8:altpriority_encoder27                            ; fp_add_altpriority_encoder_nh8                   ; work         ;
;             |fp_add_altpriority_encoder_qb6:leading_zeroes_cnt|                                                                         ; 20 (20)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|fp_add_altpriority_encoder_qb6:leading_zeroes_cnt                                                                                                                                                                                                                                                ; fp_add_altpriority_encoder_qb6                   ; work         ;
;             |lpm_add_sub:add_sub1|                                                                                                      ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub1                                                                                                                                                                                                                                                                             ; lpm_add_sub                                      ; work         ;
;                |add_sub_lcg:auto_generated|                                                                                             ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub1|add_sub_lcg:auto_generated                                                                                                                                                                                                                                                  ; add_sub_lcg                                      ; work         ;
;             |lpm_add_sub:add_sub2|                                                                                                      ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub2                                                                                                                                                                                                                                                                             ; lpm_add_sub                                      ; work         ;
;                |add_sub_lcg:auto_generated|                                                                                             ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub2|add_sub_lcg:auto_generated                                                                                                                                                                                                                                                  ; add_sub_lcg                                      ; work         ;
;             |lpm_add_sub:add_sub3|                                                                                                      ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub3                                                                                                                                                                                                                                                                             ; lpm_add_sub                                      ; work         ;
;                |add_sub_icg:auto_generated|                                                                                             ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub3|add_sub_icg:auto_generated                                                                                                                                                                                                                                                  ; add_sub_icg                                      ; work         ;
;             |lpm_add_sub:add_sub4|                                                                                                      ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub4                                                                                                                                                                                                                                                                             ; lpm_add_sub                                      ; work         ;
;                |add_sub_kbg:auto_generated|                                                                                             ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub4|add_sub_kbg:auto_generated                                                                                                                                                                                                                                                  ; add_sub_kbg                                      ; work         ;
;             |lpm_add_sub:add_sub5|                                                                                                      ; 9 (0)               ; 9 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub5                                                                                                                                                                                                                                                                             ; lpm_add_sub                                      ; work         ;
;                |add_sub_adj:auto_generated|                                                                                             ; 9 (9)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated                                                                                                                                                                                                                                                  ; add_sub_adj                                      ; work         ;
;             |lpm_add_sub:add_sub6|                                                                                                      ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub6                                                                                                                                                                                                                                                                             ; lpm_add_sub                                      ; work         ;
;                |add_sub_kbg:auto_generated|                                                                                             ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub6|add_sub_kbg:auto_generated                                                                                                                                                                                                                                                  ; add_sub_kbg                                      ; work         ;
;             |lpm_add_sub:man_2comp_res_lower|                                                                                           ; 30 (0)              ; 15 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_2comp_res_lower                                                                                                                                                                                                                                                                  ; lpm_add_sub                                      ; work         ;
;                |add_sub_pdl:auto_generated|                                                                                             ; 30 (30)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated                                                                                                                                                                                                                                       ; add_sub_pdl                                      ; work         ;
;             |lpm_add_sub:man_2comp_res_upper0|                                                                                          ; 25 (0)              ; 13 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_2comp_res_upper0                                                                                                                                                                                                                                                                 ; lpm_add_sub                                      ; work         ;
;                |add_sub_uuk:auto_generated|                                                                                             ; 25 (25)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated                                                                                                                                                                                                                                      ; add_sub_uuk                                      ; work         ;
;             |lpm_add_sub:man_2comp_res_upper1|                                                                                          ; 13 (0)              ; 13 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_2comp_res_upper1                                                                                                                                                                                                                                                                 ; lpm_add_sub                                      ; work         ;
;                |add_sub_uuk:auto_generated|                                                                                             ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated                                                                                                                                                                                                                                      ; add_sub_uuk                                      ; work         ;
;             |lpm_add_sub:man_add_sub_lower|                                                                                             ; 30 (0)              ; 15 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_add_sub_lower                                                                                                                                                                                                                                                                    ; lpm_add_sub                                      ; work         ;
;                |add_sub_pdl:auto_generated|                                                                                             ; 30 (30)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated                                                                                                                                                                                                                                         ; add_sub_pdl                                      ; work         ;
;             |lpm_add_sub:man_add_sub_upper0|                                                                                            ; 26 (0)              ; 14 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_add_sub_upper0                                                                                                                                                                                                                                                                   ; lpm_add_sub                                      ; work         ;
;                |add_sub_uuk:auto_generated|                                                                                             ; 26 (26)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated                                                                                                                                                                                                                                        ; add_sub_uuk                                      ; work         ;
;             |lpm_add_sub:man_add_sub_upper1|                                                                                            ; 14 (0)              ; 14 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_add_sub_upper1                                                                                                                                                                                                                                                                   ; lpm_add_sub                                      ; work         ;
;                |add_sub_uuk:auto_generated|                                                                                             ; 14 (14)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated                                                                                                                                                                                                                                        ; add_sub_uuk                                      ; work         ;
;             |lpm_add_sub:man_res_rounding_add_sub_lower|                                                                                ; 14 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_res_rounding_add_sub_lower                                                                                                                                                                                                                                                       ; lpm_add_sub                                      ; work         ;
;                |add_sub_qrg:auto_generated|                                                                                             ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_qrg:auto_generated                                                                                                                                                                                                                            ; add_sub_qrg                                      ; work         ;
;             |lpm_add_sub:man_res_rounding_add_sub_upper1|                                                                               ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_res_rounding_add_sub_upper1                                                                                                                                                                                                                                                      ; lpm_add_sub                                      ; work         ;
;                |add_sub_34h:auto_generated|                                                                                             ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_34h:auto_generated                                                                                                                                                                                                                           ; add_sub_34h                                      ; work         ;
;             |lpm_compare:trailing_zeros_limit_comparator|                                                                               ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_compare:trailing_zeros_limit_comparator                                                                                                                                                                                                                                                      ; lpm_compare                                      ; work         ;
;                |cmpr_7rh:auto_generated|                                                                                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_7rh:auto_generated                                                                                                                                                                                                                              ; cmpr_7rh                                         ; work         ;
;       |fp_add:add2|                                                                                                                     ; 785 (0)             ; 312 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add2                                                                                                                                                                                                                                                                                                                                                              ; fp_add                                           ; work         ;
;          |fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|                                                                  ; 785 (303)           ; 312 (195)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component                                                                                                                                                                                                                                                                                                  ; fp_add_altfp_add_sub_7jj                         ; work         ;
;             |fp_add_altbarrel_shift_35e:lbarrel_shift|                                                                                  ; 111 (111)           ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|fp_add_altbarrel_shift_35e:lbarrel_shift                                                                                                                                                                                                                                                         ; fp_add_altbarrel_shift_35e                       ; work         ;
;             |fp_add_altbarrel_shift_olb:rbarrel_shift|                                                                                  ; 106 (106)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|fp_add_altbarrel_shift_olb:rbarrel_shift                                                                                                                                                                                                                                                         ; fp_add_altbarrel_shift_olb                       ; work         ;
;             |fp_add_altpriority_encoder_e48:trailing_zeros_cnt|                                                                         ; 33 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|fp_add_altpriority_encoder_e48:trailing_zeros_cnt                                                                                                                                                                                                                                                ; fp_add_altpriority_encoder_e48                   ; work         ;
;                |fp_add_altpriority_encoder_fj8:altpriority_encoder21|                                                                   ; 16 (7)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|fp_add_altpriority_encoder_e48:trailing_zeros_cnt|fp_add_altpriority_encoder_fj8:altpriority_encoder21                                                                                                                                                                                           ; fp_add_altpriority_encoder_fj8                   ; work         ;
;                   |fp_add_altpriority_encoder_vh8:altpriority_encoder23|                                                                ; 3 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|fp_add_altpriority_encoder_e48:trailing_zeros_cnt|fp_add_altpriority_encoder_fj8:altpriority_encoder21|fp_add_altpriority_encoder_vh8:altpriority_encoder23                                                                                                                                      ; fp_add_altpriority_encoder_vh8                   ; work         ;
;                      |fp_add_altpriority_encoder_qh8:altpriority_encoder25|                                                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|fp_add_altpriority_encoder_e48:trailing_zeros_cnt|fp_add_altpriority_encoder_fj8:altpriority_encoder21|fp_add_altpriority_encoder_vh8:altpriority_encoder23|fp_add_altpriority_encoder_qh8:altpriority_encoder25                                                                                 ; fp_add_altpriority_encoder_qh8                   ; work         ;
;                   |fp_add_altpriority_encoder_vh8:altpriority_encoder24|                                                                ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|fp_add_altpriority_encoder_e48:trailing_zeros_cnt|fp_add_altpriority_encoder_fj8:altpriority_encoder21|fp_add_altpriority_encoder_vh8:altpriority_encoder24                                                                                                                                      ; fp_add_altpriority_encoder_vh8                   ; work         ;
;                      |fp_add_altpriority_encoder_qh8:altpriority_encoder25|                                                             ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|fp_add_altpriority_encoder_e48:trailing_zeros_cnt|fp_add_altpriority_encoder_fj8:altpriority_encoder21|fp_add_altpriority_encoder_vh8:altpriority_encoder24|fp_add_altpriority_encoder_qh8:altpriority_encoder25                                                                                 ; fp_add_altpriority_encoder_qh8                   ; work         ;
;                      |fp_add_altpriority_encoder_qh8:altpriority_encoder26|                                                             ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|fp_add_altpriority_encoder_e48:trailing_zeros_cnt|fp_add_altpriority_encoder_fj8:altpriority_encoder21|fp_add_altpriority_encoder_vh8:altpriority_encoder24|fp_add_altpriority_encoder_qh8:altpriority_encoder26                                                                                 ; fp_add_altpriority_encoder_qh8                   ; work         ;
;                         |fp_add_altpriority_encoder_nh8:altpriority_encoder27|                                                          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|fp_add_altpriority_encoder_e48:trailing_zeros_cnt|fp_add_altpriority_encoder_fj8:altpriority_encoder21|fp_add_altpriority_encoder_vh8:altpriority_encoder24|fp_add_altpriority_encoder_qh8:altpriority_encoder26|fp_add_altpriority_encoder_nh8:altpriority_encoder27                            ; fp_add_altpriority_encoder_nh8                   ; work         ;
;             |fp_add_altpriority_encoder_qb6:leading_zeroes_cnt|                                                                         ; 20 (20)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|fp_add_altpriority_encoder_qb6:leading_zeroes_cnt                                                                                                                                                                                                                                                ; fp_add_altpriority_encoder_qb6                   ; work         ;
;             |lpm_add_sub:add_sub1|                                                                                                      ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub1                                                                                                                                                                                                                                                                             ; lpm_add_sub                                      ; work         ;
;                |add_sub_lcg:auto_generated|                                                                                             ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub1|add_sub_lcg:auto_generated                                                                                                                                                                                                                                                  ; add_sub_lcg                                      ; work         ;
;             |lpm_add_sub:add_sub2|                                                                                                      ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub2                                                                                                                                                                                                                                                                             ; lpm_add_sub                                      ; work         ;
;                |add_sub_lcg:auto_generated|                                                                                             ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub2|add_sub_lcg:auto_generated                                                                                                                                                                                                                                                  ; add_sub_lcg                                      ; work         ;
;             |lpm_add_sub:add_sub3|                                                                                                      ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub3                                                                                                                                                                                                                                                                             ; lpm_add_sub                                      ; work         ;
;                |add_sub_icg:auto_generated|                                                                                             ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub3|add_sub_icg:auto_generated                                                                                                                                                                                                                                                  ; add_sub_icg                                      ; work         ;
;             |lpm_add_sub:add_sub4|                                                                                                      ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub4                                                                                                                                                                                                                                                                             ; lpm_add_sub                                      ; work         ;
;                |add_sub_kbg:auto_generated|                                                                                             ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub4|add_sub_kbg:auto_generated                                                                                                                                                                                                                                                  ; add_sub_kbg                                      ; work         ;
;             |lpm_add_sub:add_sub5|                                                                                                      ; 9 (0)               ; 9 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub5                                                                                                                                                                                                                                                                             ; lpm_add_sub                                      ; work         ;
;                |add_sub_adj:auto_generated|                                                                                             ; 9 (9)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated                                                                                                                                                                                                                                                  ; add_sub_adj                                      ; work         ;
;             |lpm_add_sub:add_sub6|                                                                                                      ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub6                                                                                                                                                                                                                                                                             ; lpm_add_sub                                      ; work         ;
;                |add_sub_kbg:auto_generated|                                                                                             ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub6|add_sub_kbg:auto_generated                                                                                                                                                                                                                                                  ; add_sub_kbg                                      ; work         ;
;             |lpm_add_sub:man_2comp_res_lower|                                                                                           ; 30 (0)              ; 15 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_2comp_res_lower                                                                                                                                                                                                                                                                  ; lpm_add_sub                                      ; work         ;
;                |add_sub_pdl:auto_generated|                                                                                             ; 30 (30)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated                                                                                                                                                                                                                                       ; add_sub_pdl                                      ; work         ;
;             |lpm_add_sub:man_2comp_res_upper0|                                                                                          ; 25 (0)              ; 13 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_2comp_res_upper0                                                                                                                                                                                                                                                                 ; lpm_add_sub                                      ; work         ;
;                |add_sub_uuk:auto_generated|                                                                                             ; 25 (25)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated                                                                                                                                                                                                                                      ; add_sub_uuk                                      ; work         ;
;             |lpm_add_sub:man_2comp_res_upper1|                                                                                          ; 13 (0)              ; 13 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_2comp_res_upper1                                                                                                                                                                                                                                                                 ; lpm_add_sub                                      ; work         ;
;                |add_sub_uuk:auto_generated|                                                                                             ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated                                                                                                                                                                                                                                      ; add_sub_uuk                                      ; work         ;
;             |lpm_add_sub:man_add_sub_lower|                                                                                             ; 30 (0)              ; 15 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_add_sub_lower                                                                                                                                                                                                                                                                    ; lpm_add_sub                                      ; work         ;
;                |add_sub_pdl:auto_generated|                                                                                             ; 30 (30)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated                                                                                                                                                                                                                                         ; add_sub_pdl                                      ; work         ;
;             |lpm_add_sub:man_add_sub_upper0|                                                                                            ; 26 (0)              ; 14 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_add_sub_upper0                                                                                                                                                                                                                                                                   ; lpm_add_sub                                      ; work         ;
;                |add_sub_uuk:auto_generated|                                                                                             ; 26 (26)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated                                                                                                                                                                                                                                        ; add_sub_uuk                                      ; work         ;
;             |lpm_add_sub:man_add_sub_upper1|                                                                                            ; 14 (0)              ; 14 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_add_sub_upper1                                                                                                                                                                                                                                                                   ; lpm_add_sub                                      ; work         ;
;                |add_sub_uuk:auto_generated|                                                                                             ; 14 (14)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated                                                                                                                                                                                                                                        ; add_sub_uuk                                      ; work         ;
;             |lpm_add_sub:man_res_rounding_add_sub_lower|                                                                                ; 14 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_res_rounding_add_sub_lower                                                                                                                                                                                                                                                       ; lpm_add_sub                                      ; work         ;
;                |add_sub_qrg:auto_generated|                                                                                             ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_qrg:auto_generated                                                                                                                                                                                                                            ; add_sub_qrg                                      ; work         ;
;             |lpm_add_sub:man_res_rounding_add_sub_upper1|                                                                               ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_res_rounding_add_sub_upper1                                                                                                                                                                                                                                                      ; lpm_add_sub                                      ; work         ;
;                |add_sub_34h:auto_generated|                                                                                             ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_34h:auto_generated                                                                                                                                                                                                                           ; add_sub_34h                                      ; work         ;
;             |lpm_compare:trailing_zeros_limit_comparator|                                                                               ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_compare:trailing_zeros_limit_comparator                                                                                                                                                                                                                                                      ; lpm_compare                                      ; work         ;
;                |cmpr_7rh:auto_generated|                                                                                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_7rh:auto_generated                                                                                                                                                                                                                              ; cmpr_7rh                                         ; work         ;
;       |fp_add:add3|                                                                                                                     ; 796 (0)             ; 320 (0)                   ; 201         ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add3                                                                                                                                                                                                                                                                                                                                                              ; fp_add                                           ; work         ;
;          |fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|                                                                  ; 796 (300)           ; 320 (195)                 ; 201         ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component                                                                                                                                                                                                                                                                                                  ; fp_add_altfp_add_sub_7jj                         ; work         ;
;             |altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|                                                                          ; 5 (0)               ; 2 (0)                     ; 21          ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0                                                                                                                                                                                                                                                 ; altshift_taps                                    ; work         ;
;                |shift_taps_u4m:auto_generated|                                                                                          ; 5 (0)               ; 2 (0)                     ; 21          ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_u4m:auto_generated                                                                                                                                                                                                                   ; shift_taps_u4m                                   ; work         ;
;                   |altsyncram_2b81:altsyncram2|                                                                                         ; 0 (0)               ; 0 (0)                     ; 21          ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_u4m:auto_generated|altsyncram_2b81:altsyncram2                                                                                                                                                                                       ; altsyncram_2b81                                  ; work         ;
;                   |cntr_6pf:cntr1|                                                                                                      ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_u4m:auto_generated|cntr_6pf:cntr1                                                                                                                                                                                                    ; cntr_6pf                                         ; work         ;
;             |altshift_taps:input_is_infinite_dffe1_rtl_0|                                                                               ; 2 (0)               ; 2 (0)                     ; 36          ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|altshift_taps:input_is_infinite_dffe1_rtl_0                                                                                                                                                                                                                                                      ; altshift_taps                                    ; work         ;
;                |shift_taps_15m:auto_generated|                                                                                          ; 2 (0)               ; 2 (0)                     ; 36          ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_15m:auto_generated                                                                                                                                                                                                                        ; shift_taps_15m                                   ; work         ;
;                   |altsyncram_8b81:altsyncram2|                                                                                         ; 0 (0)               ; 0 (0)                     ; 36          ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_15m:auto_generated|altsyncram_8b81:altsyncram2                                                                                                                                                                                            ; altsyncram_8b81                                  ; work         ;
;                   |cntr_7pf:cntr1|                                                                                                      ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_15m:auto_generated|cntr_7pf:cntr1                                                                                                                                                                                                         ; cntr_7pf                                         ; work         ;
;             |altshift_taps:man_res_is_not_zero_dffe31_rtl_0|                                                                            ; 7 (0)               ; 4 (0)                     ; 144         ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0                                                                                                                                                                                                                                                   ; altshift_taps                                    ; work         ;
;                |shift_taps_h6m:auto_generated|                                                                                          ; 7 (2)               ; 4 (2)                     ; 144         ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_h6m:auto_generated                                                                                                                                                                                                                     ; shift_taps_h6m                                   ; work         ;
;                   |altsyncram_dl31:altsyncram4|                                                                                         ; 0 (0)               ; 0 (0)                     ; 144         ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_h6m:auto_generated|altsyncram_dl31:altsyncram4                                                                                                                                                                                         ; altsyncram_dl31                                  ; work         ;
;                   |cntr_6pf:cntr1|                                                                                                      ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_h6m:auto_generated|cntr_6pf:cntr1                                                                                                                                                                                                      ; cntr_6pf                                         ; work         ;
;             |fp_add_altbarrel_shift_35e:lbarrel_shift|                                                                                  ; 111 (111)           ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|fp_add_altbarrel_shift_35e:lbarrel_shift                                                                                                                                                                                                                                                         ; fp_add_altbarrel_shift_35e                       ; work         ;
;             |fp_add_altbarrel_shift_olb:rbarrel_shift|                                                                                  ; 106 (106)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|fp_add_altbarrel_shift_olb:rbarrel_shift                                                                                                                                                                                                                                                         ; fp_add_altbarrel_shift_olb                       ; work         ;
;             |fp_add_altpriority_encoder_e48:trailing_zeros_cnt|                                                                         ; 33 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|fp_add_altpriority_encoder_e48:trailing_zeros_cnt                                                                                                                                                                                                                                                ; fp_add_altpriority_encoder_e48                   ; work         ;
;                |fp_add_altpriority_encoder_fj8:altpriority_encoder21|                                                                   ; 16 (7)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|fp_add_altpriority_encoder_e48:trailing_zeros_cnt|fp_add_altpriority_encoder_fj8:altpriority_encoder21                                                                                                                                                                                           ; fp_add_altpriority_encoder_fj8                   ; work         ;
;                   |fp_add_altpriority_encoder_vh8:altpriority_encoder23|                                                                ; 3 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|fp_add_altpriority_encoder_e48:trailing_zeros_cnt|fp_add_altpriority_encoder_fj8:altpriority_encoder21|fp_add_altpriority_encoder_vh8:altpriority_encoder23                                                                                                                                      ; fp_add_altpriority_encoder_vh8                   ; work         ;
;                      |fp_add_altpriority_encoder_qh8:altpriority_encoder25|                                                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|fp_add_altpriority_encoder_e48:trailing_zeros_cnt|fp_add_altpriority_encoder_fj8:altpriority_encoder21|fp_add_altpriority_encoder_vh8:altpriority_encoder23|fp_add_altpriority_encoder_qh8:altpriority_encoder25                                                                                 ; fp_add_altpriority_encoder_qh8                   ; work         ;
;                   |fp_add_altpriority_encoder_vh8:altpriority_encoder24|                                                                ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|fp_add_altpriority_encoder_e48:trailing_zeros_cnt|fp_add_altpriority_encoder_fj8:altpriority_encoder21|fp_add_altpriority_encoder_vh8:altpriority_encoder24                                                                                                                                      ; fp_add_altpriority_encoder_vh8                   ; work         ;
;                      |fp_add_altpriority_encoder_qh8:altpriority_encoder25|                                                             ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|fp_add_altpriority_encoder_e48:trailing_zeros_cnt|fp_add_altpriority_encoder_fj8:altpriority_encoder21|fp_add_altpriority_encoder_vh8:altpriority_encoder24|fp_add_altpriority_encoder_qh8:altpriority_encoder25                                                                                 ; fp_add_altpriority_encoder_qh8                   ; work         ;
;                      |fp_add_altpriority_encoder_qh8:altpriority_encoder26|                                                             ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|fp_add_altpriority_encoder_e48:trailing_zeros_cnt|fp_add_altpriority_encoder_fj8:altpriority_encoder21|fp_add_altpriority_encoder_vh8:altpriority_encoder24|fp_add_altpriority_encoder_qh8:altpriority_encoder26                                                                                 ; fp_add_altpriority_encoder_qh8                   ; work         ;
;                         |fp_add_altpriority_encoder_nh8:altpriority_encoder27|                                                          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|fp_add_altpriority_encoder_e48:trailing_zeros_cnt|fp_add_altpriority_encoder_fj8:altpriority_encoder21|fp_add_altpriority_encoder_vh8:altpriority_encoder24|fp_add_altpriority_encoder_qh8:altpriority_encoder26|fp_add_altpriority_encoder_nh8:altpriority_encoder27                            ; fp_add_altpriority_encoder_nh8                   ; work         ;
;             |fp_add_altpriority_encoder_qb6:leading_zeroes_cnt|                                                                         ; 20 (20)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|fp_add_altpriority_encoder_qb6:leading_zeroes_cnt                                                                                                                                                                                                                                                ; fp_add_altpriority_encoder_qb6                   ; work         ;
;             |lpm_add_sub:add_sub1|                                                                                                      ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub1                                                                                                                                                                                                                                                                             ; lpm_add_sub                                      ; work         ;
;                |add_sub_lcg:auto_generated|                                                                                             ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub1|add_sub_lcg:auto_generated                                                                                                                                                                                                                                                  ; add_sub_lcg                                      ; work         ;
;             |lpm_add_sub:add_sub2|                                                                                                      ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub2                                                                                                                                                                                                                                                                             ; lpm_add_sub                                      ; work         ;
;                |add_sub_lcg:auto_generated|                                                                                             ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub2|add_sub_lcg:auto_generated                                                                                                                                                                                                                                                  ; add_sub_lcg                                      ; work         ;
;             |lpm_add_sub:add_sub3|                                                                                                      ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub3                                                                                                                                                                                                                                                                             ; lpm_add_sub                                      ; work         ;
;                |add_sub_icg:auto_generated|                                                                                             ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub3|add_sub_icg:auto_generated                                                                                                                                                                                                                                                  ; add_sub_icg                                      ; work         ;
;             |lpm_add_sub:add_sub4|                                                                                                      ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub4                                                                                                                                                                                                                                                                             ; lpm_add_sub                                      ; work         ;
;                |add_sub_kbg:auto_generated|                                                                                             ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub4|add_sub_kbg:auto_generated                                                                                                                                                                                                                                                  ; add_sub_kbg                                      ; work         ;
;             |lpm_add_sub:add_sub5|                                                                                                      ; 9 (0)               ; 9 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub5                                                                                                                                                                                                                                                                             ; lpm_add_sub                                      ; work         ;
;                |add_sub_adj:auto_generated|                                                                                             ; 9 (9)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated                                                                                                                                                                                                                                                  ; add_sub_adj                                      ; work         ;
;             |lpm_add_sub:add_sub6|                                                                                                      ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub6                                                                                                                                                                                                                                                                             ; lpm_add_sub                                      ; work         ;
;                |add_sub_kbg:auto_generated|                                                                                             ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub6|add_sub_kbg:auto_generated                                                                                                                                                                                                                                                  ; add_sub_kbg                                      ; work         ;
;             |lpm_add_sub:man_2comp_res_lower|                                                                                           ; 30 (0)              ; 15 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_2comp_res_lower                                                                                                                                                                                                                                                                  ; lpm_add_sub                                      ; work         ;
;                |add_sub_pdl:auto_generated|                                                                                             ; 30 (30)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated                                                                                                                                                                                                                                       ; add_sub_pdl                                      ; work         ;
;             |lpm_add_sub:man_2comp_res_upper0|                                                                                          ; 25 (0)              ; 13 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_2comp_res_upper0                                                                                                                                                                                                                                                                 ; lpm_add_sub                                      ; work         ;
;                |add_sub_uuk:auto_generated|                                                                                             ; 25 (25)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated                                                                                                                                                                                                                                      ; add_sub_uuk                                      ; work         ;
;             |lpm_add_sub:man_2comp_res_upper1|                                                                                          ; 13 (0)              ; 13 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_2comp_res_upper1                                                                                                                                                                                                                                                                 ; lpm_add_sub                                      ; work         ;
;                |add_sub_uuk:auto_generated|                                                                                             ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated                                                                                                                                                                                                                                      ; add_sub_uuk                                      ; work         ;
;             |lpm_add_sub:man_add_sub_lower|                                                                                             ; 30 (0)              ; 15 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_add_sub_lower                                                                                                                                                                                                                                                                    ; lpm_add_sub                                      ; work         ;
;                |add_sub_pdl:auto_generated|                                                                                             ; 30 (30)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_add_sub_lower|add_sub_pdl:auto_generated                                                                                                                                                                                                                                         ; add_sub_pdl                                      ; work         ;
;             |lpm_add_sub:man_add_sub_upper0|                                                                                            ; 26 (0)              ; 14 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_add_sub_upper0                                                                                                                                                                                                                                                                   ; lpm_add_sub                                      ; work         ;
;                |add_sub_uuk:auto_generated|                                                                                             ; 26 (26)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated                                                                                                                                                                                                                                        ; add_sub_uuk                                      ; work         ;
;             |lpm_add_sub:man_add_sub_upper1|                                                                                            ; 14 (0)              ; 14 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_add_sub_upper1                                                                                                                                                                                                                                                                   ; lpm_add_sub                                      ; work         ;
;                |add_sub_uuk:auto_generated|                                                                                             ; 14 (14)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated                                                                                                                                                                                                                                        ; add_sub_uuk                                      ; work         ;
;             |lpm_add_sub:man_res_rounding_add_sub_lower|                                                                                ; 14 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_res_rounding_add_sub_lower                                                                                                                                                                                                                                                       ; lpm_add_sub                                      ; work         ;
;                |add_sub_qrg:auto_generated|                                                                                             ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_qrg:auto_generated                                                                                                                                                                                                                            ; add_sub_qrg                                      ; work         ;
;             |lpm_add_sub:man_res_rounding_add_sub_upper1|                                                                               ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_res_rounding_add_sub_upper1                                                                                                                                                                                                                                                      ; lpm_add_sub                                      ; work         ;
;                |add_sub_34h:auto_generated|                                                                                             ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_34h:auto_generated                                                                                                                                                                                                                           ; add_sub_34h                                      ; work         ;
;             |lpm_compare:trailing_zeros_limit_comparator|                                                                               ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_compare:trailing_zeros_limit_comparator                                                                                                                                                                                                                                                      ; lpm_compare                                      ; work         ;
;                |cmpr_7rh:auto_generated|                                                                                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_7rh:auto_generated                                                                                                                                                                                                                              ; cmpr_7rh                                         ; work         ;
;       |fp_mult:mult1|                                                                                                                   ; 221 (0)             ; 203 (0)                   ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_mult:mult1                                                                                                                                                                                                                                                                                                                                                            ; fp_mult                                          ; work         ;
;          |fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|                                                                      ; 221 (147)           ; 203 (121)                 ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_mult:mult1|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component                                                                                                                                                                                                                                                                                                    ; fp_mult_altfp_mult_v9o                           ; work         ;
;             |lpm_add_sub:exp_add_adder|                                                                                                 ; 9 (0)               ; 9 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_mult:mult1|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_add_sub:exp_add_adder                                                                                                                                                                                                                                                                          ; lpm_add_sub                                      ; work         ;
;                |add_sub_j1j:auto_generated|                                                                                             ; 9 (9)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_mult:mult1|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_add_sub:exp_add_adder|add_sub_j1j:auto_generated                                                                                                                                                                                                                                               ; add_sub_j1j                                      ; work         ;
;             |lpm_add_sub:exp_adj_adder|                                                                                                 ; 10 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_mult:mult1|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_add_sub:exp_adj_adder                                                                                                                                                                                                                                                                          ; lpm_add_sub                                      ; work         ;
;                |add_sub_i5h:auto_generated|                                                                                             ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_mult:mult1|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_add_sub:exp_adj_adder|add_sub_i5h:auto_generated                                                                                                                                                                                                                                               ; add_sub_i5h                                      ; work         ;
;             |lpm_mult:man_product2_mult|                                                                                                ; 55 (0)              ; 73 (0)                    ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_mult:mult1|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_mult:man_product2_mult                                                                                                                                                                                                                                                                         ; lpm_mult                                         ; work         ;
;                |mult_72t:auto_generated|                                                                                                ; 55 (55)             ; 73 (73)                   ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_mult:mult1|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_mult:man_product2_mult|mult_72t:auto_generated                                                                                                                                                                                                                                                 ; mult_72t                                         ; work         ;
;       |fp_mult:mult2|                                                                                                                   ; 221 (0)             ; 203 (0)                   ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_mult:mult2                                                                                                                                                                                                                                                                                                                                                            ; fp_mult                                          ; work         ;
;          |fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|                                                                      ; 221 (147)           ; 203 (121)                 ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_mult:mult2|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component                                                                                                                                                                                                                                                                                                    ; fp_mult_altfp_mult_v9o                           ; work         ;
;             |lpm_add_sub:exp_add_adder|                                                                                                 ; 9 (0)               ; 9 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_mult:mult2|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_add_sub:exp_add_adder                                                                                                                                                                                                                                                                          ; lpm_add_sub                                      ; work         ;
;                |add_sub_j1j:auto_generated|                                                                                             ; 9 (9)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_mult:mult2|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_add_sub:exp_add_adder|add_sub_j1j:auto_generated                                                                                                                                                                                                                                               ; add_sub_j1j                                      ; work         ;
;             |lpm_add_sub:exp_adj_adder|                                                                                                 ; 10 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_mult:mult2|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_add_sub:exp_adj_adder                                                                                                                                                                                                                                                                          ; lpm_add_sub                                      ; work         ;
;                |add_sub_i5h:auto_generated|                                                                                             ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_mult:mult2|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_add_sub:exp_adj_adder|add_sub_i5h:auto_generated                                                                                                                                                                                                                                               ; add_sub_i5h                                      ; work         ;
;             |lpm_mult:man_product2_mult|                                                                                                ; 55 (0)              ; 73 (0)                    ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_mult:mult2|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_mult:man_product2_mult                                                                                                                                                                                                                                                                         ; lpm_mult                                         ; work         ;
;                |mult_72t:auto_generated|                                                                                                ; 55 (55)             ; 73 (73)                   ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_mult:mult2|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_mult:man_product2_mult|mult_72t:auto_generated                                                                                                                                                                                                                                                 ; mult_72t                                         ; work         ;
;       |fp_mult:mult3|                                                                                                                   ; 221 (0)             ; 203 (0)                   ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_mult:mult3                                                                                                                                                                                                                                                                                                                                                            ; fp_mult                                          ; work         ;
;          |fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|                                                                      ; 221 (147)           ; 203 (121)                 ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_mult:mult3|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component                                                                                                                                                                                                                                                                                                    ; fp_mult_altfp_mult_v9o                           ; work         ;
;             |lpm_add_sub:exp_add_adder|                                                                                                 ; 9 (0)               ; 9 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_mult:mult3|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_add_sub:exp_add_adder                                                                                                                                                                                                                                                                          ; lpm_add_sub                                      ; work         ;
;                |add_sub_j1j:auto_generated|                                                                                             ; 9 (9)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_mult:mult3|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_add_sub:exp_add_adder|add_sub_j1j:auto_generated                                                                                                                                                                                                                                               ; add_sub_j1j                                      ; work         ;
;             |lpm_add_sub:exp_adj_adder|                                                                                                 ; 10 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_mult:mult3|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_add_sub:exp_adj_adder                                                                                                                                                                                                                                                                          ; lpm_add_sub                                      ; work         ;
;                |add_sub_i5h:auto_generated|                                                                                             ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_mult:mult3|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_add_sub:exp_adj_adder|add_sub_i5h:auto_generated                                                                                                                                                                                                                                               ; add_sub_i5h                                      ; work         ;
;             |lpm_mult:man_product2_mult|                                                                                                ; 55 (0)              ; 73 (0)                    ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_mult:mult3|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_mult:man_product2_mult                                                                                                                                                                                                                                                                         ; lpm_mult                                         ; work         ;
;                |mult_72t:auto_generated|                                                                                                ; 55 (55)             ; 73 (73)                   ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_mult:mult3|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_mult:man_product2_mult|mult_72t:auto_generated                                                                                                                                                                                                                                                 ; mult_72t                                         ; work         ;
;       |fp_mult:mult4|                                                                                                                   ; 221 (0)             ; 203 (0)                   ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_mult:mult4                                                                                                                                                                                                                                                                                                                                                            ; fp_mult                                          ; work         ;
;          |fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|                                                                      ; 221 (147)           ; 203 (121)                 ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_mult:mult4|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component                                                                                                                                                                                                                                                                                                    ; fp_mult_altfp_mult_v9o                           ; work         ;
;             |lpm_add_sub:exp_add_adder|                                                                                                 ; 9 (0)               ; 9 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_mult:mult4|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_add_sub:exp_add_adder                                                                                                                                                                                                                                                                          ; lpm_add_sub                                      ; work         ;
;                |add_sub_j1j:auto_generated|                                                                                             ; 9 (9)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_mult:mult4|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_add_sub:exp_add_adder|add_sub_j1j:auto_generated                                                                                                                                                                                                                                               ; add_sub_j1j                                      ; work         ;
;             |lpm_add_sub:exp_adj_adder|                                                                                                 ; 10 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_mult:mult4|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_add_sub:exp_adj_adder                                                                                                                                                                                                                                                                          ; lpm_add_sub                                      ; work         ;
;                |add_sub_i5h:auto_generated|                                                                                             ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_mult:mult4|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_add_sub:exp_adj_adder|add_sub_i5h:auto_generated                                                                                                                                                                                                                                               ; add_sub_i5h                                      ; work         ;
;             |lpm_mult:man_product2_mult|                                                                                                ; 55 (0)              ; 73 (0)                    ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_mult:mult4|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_mult:man_product2_mult                                                                                                                                                                                                                                                                         ; lpm_mult                                         ; work         ;
;                |mult_72t:auto_generated|                                                                                                ; 55 (55)             ; 73 (73)                   ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |design01|top:my_new_component_0|fp_mult:mult4|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_mult:man_product2_mult|mult_72t:auto_generated                                                                                                                                                                                                                                                 ; mult_72t                                         ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                      ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------------+
; design01_jtag_uart_0:jtag_uart_0|design01_jtag_uart_0_scfifo_r:the_design01_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                                                          ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                          ;
; design01_jtag_uart_0:jtag_uart_0|design01_jtag_uart_0_scfifo_w:the_design01_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                                                          ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                          ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_ocimem:the_design01_nios2_gen2_0_cpu_nios2_ocimem|design01_nios2_gen2_0_cpu_ociram_sp_ram_module:design01_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; None                          ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_register_bank_a_module:design01_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                          ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_register_bank_b_module:design01_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                          ;
; design01_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_u4h1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                            ; AUTO ; Single Port      ; 8192         ; 32           ; --           ; --           ; 262144 ; design01_onchip_memory2_0.hex ;
; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_u4m:auto_generated|altsyncram_2b81:altsyncram2|ALTSYNCRAM                                                                                                                                                                      ; AUTO ; Simple Dual Port ; 3            ; 7            ; 3            ; 7            ; 21     ; None                          ;
; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_15m:auto_generated|altsyncram_8b81:altsyncram2|ALTSYNCRAM                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 4            ; 9            ; 4            ; 9            ; 36     ; None                          ;
; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_h6m:auto_generated|altsyncram_dl31:altsyncram4|ALTSYNCRAM                                                                                                                                                                        ; AUTO ; Simple Dual Port ; 3            ; 48           ; 3            ; 48           ; 144    ; None                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 4           ;
; Simple Multipliers (18-bit)           ; 12          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 28          ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 16          ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                            ;
+--------+---------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name  ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                               ; IP Include File ;
+--------+---------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed     ; |design01|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed     ; |design01|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed     ; |design01|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed     ; |design01|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed     ; |design01|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; ALTFP_ADD_SUB ; 17.1    ; N/A          ; N/A          ; |design01|top:my_new_component_0|fp_add:add1                                                                                                                                                                                                                                  ; fp_add.vhd      ;
; Altera ; ALTFP_ADD_SUB ; 17.1    ; N/A          ; N/A          ; |design01|top:my_new_component_0|fp_add:add2                                                                                                                                                                                                                                  ; fp_add.vhd      ;
; Altera ; ALTFP_ADD_SUB ; 17.1    ; N/A          ; N/A          ; |design01|top:my_new_component_0|fp_add:add3                                                                                                                                                                                                                                  ; fp_add.vhd      ;
; Altera ; ALTFP_MULT    ; 17.1    ; N/A          ; N/A          ; |design01|top:my_new_component_0|fp_mult:mult1                                                                                                                                                                                                                                ; fp_mult.vhd     ;
; Altera ; ALTFP_MULT    ; 17.1    ; N/A          ; N/A          ; |design01|top:my_new_component_0|fp_mult:mult2                                                                                                                                                                                                                                ; fp_mult.vhd     ;
; Altera ; ALTFP_MULT    ; 17.1    ; N/A          ; N/A          ; |design01|top:my_new_component_0|fp_mult:mult3                                                                                                                                                                                                                                ; fp_mult.vhd     ;
; Altera ; ALTFP_MULT    ; 17.1    ; N/A          ; N/A          ; |design01|top:my_new_component_0|fp_mult:mult4                                                                                                                                                                                                                                ; fp_mult.vhd     ;
+--------+---------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |design01|design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper|design01_nios2_gen2_0_cpu_debug_slave_tck:the_design01_nios2_gen2_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                              ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                       ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                       ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                       ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                       ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                       ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                       ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |design01|top:my_new_component_0|state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------+----------------+---------------------+---------------------+---------------------+---------------------+-------------------+-------------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+---------------+----------------+----------------+----------------+----------------+----------------+---------------+----------------+----------------+----------------+----------------+----------------+---------------+----------------+----------------+----------------+----------------+----------------+---------------+----------------+----------------+----------------+----------------+----------------+---------------+----------------+----------------+----------------+----------------+----------------+---------------+----------------+----------------+----------------+----------------+----------------+---------------+----------------+----------------+----------------+----------------+----------------+---------------+----------------+----------------+----------------+----------------+----------------+---------------+-------------------+-------------------+---------------+--------------+
; Name                ; state.stFINISH ; state.stRESULT_OUT4 ; state.stRESULT_OUT3 ; state.stRESULT_OUT2 ; state.stRESULT_OUT1 ; state.stPROC_ROW4 ; state.stPROC_ROW3 ; state.stTEMP60 ; state.stTEMP50 ; state.stTEMP40 ; state.stTEMP30 ; state.stTEMP20 ; state.stTEMP10 ; state.stTEMP59 ; state.stTEMP49 ; state.stTEMP39 ; state.stTEMP29 ; state.stTEMP19 ; state.stTEMP9 ; state.stTEMP58 ; state.stTEMP48 ; state.stTEMP38 ; state.stTEMP28 ; state.stTEMP18 ; state.stTEMP8 ; state.stTEMP57 ; state.stTEMP47 ; state.stTEMP37 ; state.stTEMP27 ; state.stTEMP17 ; state.stTEMP7 ; state.stTEMP56 ; state.stTEMP46 ; state.stTEMP36 ; state.stTEMP26 ; state.stTEMP16 ; state.stTEMP6 ; state.stTEMP55 ; state.stTEMP45 ; state.stTEMP35 ; state.stTEMP25 ; state.stTEMP15 ; state.stTEMP5 ; state.stTEMP54 ; state.stTEMP44 ; state.stTEMP34 ; state.stTEMP24 ; state.stTEMP14 ; state.stTEMP4 ; state.stTEMP53 ; state.stTEMP43 ; state.stTEMP33 ; state.stTEMP23 ; state.stTEMP13 ; state.stTEMP3 ; state.stTEMP52 ; state.stTEMP42 ; state.stTEMP32 ; state.stTEMP22 ; state.stTEMP12 ; state.stTEMP2 ; state.stTEMP51 ; state.stTEMP41 ; state.stTEMP31 ; state.stTEMP21 ; state.stTEMP11 ; state.stTEMP1 ; state.stPROC_ROW2 ; state.stPROC_ROW1 ; state.stSTART ; state.stIDLE ;
+---------------------+----------------+---------------------+---------------------+---------------------+---------------------+-------------------+-------------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+---------------+----------------+----------------+----------------+----------------+----------------+---------------+----------------+----------------+----------------+----------------+----------------+---------------+----------------+----------------+----------------+----------------+----------------+---------------+----------------+----------------+----------------+----------------+----------------+---------------+----------------+----------------+----------------+----------------+----------------+---------------+----------------+----------------+----------------+----------------+----------------+---------------+----------------+----------------+----------------+----------------+----------------+---------------+----------------+----------------+----------------+----------------+----------------+---------------+-------------------+-------------------+---------------+--------------+
; state.stIDLE        ; 0              ; 0                   ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0                 ; 0                 ; 0             ; 0            ;
; state.stSTART       ; 0              ; 0                   ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0                 ; 0                 ; 1             ; 1            ;
; state.stPROC_ROW1   ; 0              ; 0                   ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0                 ; 1                 ; 0             ; 1            ;
; state.stPROC_ROW2   ; 0              ; 0                   ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 1                 ; 0                 ; 0             ; 1            ;
; state.stTEMP1       ; 0              ; 0                   ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 1             ; 0                 ; 0                 ; 0             ; 1            ;
; state.stTEMP11      ; 0              ; 0                   ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 1              ; 0             ; 0                 ; 0                 ; 0             ; 1            ;
; state.stTEMP21      ; 0              ; 0                   ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 1              ; 0              ; 0             ; 0                 ; 0                 ; 0             ; 1            ;
; state.stTEMP31      ; 0              ; 0                   ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 1              ; 0              ; 0              ; 0             ; 0                 ; 0                 ; 0             ; 1            ;
; state.stTEMP41      ; 0              ; 0                   ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 1              ; 0              ; 0              ; 0              ; 0             ; 0                 ; 0                 ; 0             ; 1            ;
; state.stTEMP51      ; 0              ; 0                   ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 1              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0                 ; 0                 ; 0             ; 1            ;
; state.stTEMP2       ; 0              ; 0                   ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 1             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0                 ; 0                 ; 0             ; 1            ;
; state.stTEMP12      ; 0              ; 0                   ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 1              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0                 ; 0                 ; 0             ; 1            ;
; state.stTEMP22      ; 0              ; 0                   ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 1              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0                 ; 0                 ; 0             ; 1            ;
; state.stTEMP32      ; 0              ; 0                   ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 1              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0                 ; 0                 ; 0             ; 1            ;
; state.stTEMP42      ; 0              ; 0                   ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 1              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0                 ; 0                 ; 0             ; 1            ;
; state.stTEMP52      ; 0              ; 0                   ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 1              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0                 ; 0                 ; 0             ; 1            ;
; state.stTEMP3       ; 0              ; 0                   ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 1             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0                 ; 0                 ; 0             ; 1            ;
; state.stTEMP13      ; 0              ; 0                   ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 1              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0                 ; 0                 ; 0             ; 1            ;
; state.stTEMP23      ; 0              ; 0                   ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 1              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0                 ; 0                 ; 0             ; 1            ;
; state.stTEMP33      ; 0              ; 0                   ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 1              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0                 ; 0                 ; 0             ; 1            ;
; state.stTEMP43      ; 0              ; 0                   ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 1              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0                 ; 0                 ; 0             ; 1            ;
; state.stTEMP53      ; 0              ; 0                   ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 1              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0                 ; 0                 ; 0             ; 1            ;
; state.stTEMP4       ; 0              ; 0                   ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 1             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0                 ; 0                 ; 0             ; 1            ;
; state.stTEMP14      ; 0              ; 0                   ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 1              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0                 ; 0                 ; 0             ; 1            ;
; state.stTEMP24      ; 0              ; 0                   ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 1              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0                 ; 0                 ; 0             ; 1            ;
; state.stTEMP34      ; 0              ; 0                   ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 1              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0                 ; 0                 ; 0             ; 1            ;
; state.stTEMP44      ; 0              ; 0                   ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 1              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0                 ; 0                 ; 0             ; 1            ;
; state.stTEMP54      ; 0              ; 0                   ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 1              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0                 ; 0                 ; 0             ; 1            ;
; state.stTEMP5       ; 0              ; 0                   ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 1             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0                 ; 0                 ; 0             ; 1            ;
; state.stTEMP15      ; 0              ; 0                   ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 1              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0                 ; 0                 ; 0             ; 1            ;
; state.stTEMP25      ; 0              ; 0                   ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 1              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0                 ; 0                 ; 0             ; 1            ;
; state.stTEMP35      ; 0              ; 0                   ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 1              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0                 ; 0                 ; 0             ; 1            ;
; state.stTEMP45      ; 0              ; 0                   ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 1              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0                 ; 0                 ; 0             ; 1            ;
; state.stTEMP55      ; 0              ; 0                   ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 1              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0                 ; 0                 ; 0             ; 1            ;
; state.stTEMP6       ; 0              ; 0                   ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 1             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0                 ; 0                 ; 0             ; 1            ;
; state.stTEMP16      ; 0              ; 0                   ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 1              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0                 ; 0                 ; 0             ; 1            ;
; state.stTEMP26      ; 0              ; 0                   ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 1              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0                 ; 0                 ; 0             ; 1            ;
; state.stTEMP36      ; 0              ; 0                   ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 1              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0                 ; 0                 ; 0             ; 1            ;
; state.stTEMP46      ; 0              ; 0                   ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 1              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0                 ; 0                 ; 0             ; 1            ;
; state.stTEMP56      ; 0              ; 0                   ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 1              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0                 ; 0                 ; 0             ; 1            ;
; state.stTEMP7       ; 0              ; 0                   ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 1             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0                 ; 0                 ; 0             ; 1            ;
; state.stTEMP17      ; 0              ; 0                   ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 1              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0                 ; 0                 ; 0             ; 1            ;
; state.stTEMP27      ; 0              ; 0                   ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 1              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0                 ; 0                 ; 0             ; 1            ;
; state.stTEMP37      ; 0              ; 0                   ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 1              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0                 ; 0                 ; 0             ; 1            ;
; state.stTEMP47      ; 0              ; 0                   ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 1              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0                 ; 0                 ; 0             ; 1            ;
; state.stTEMP57      ; 0              ; 0                   ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 1              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0                 ; 0                 ; 0             ; 1            ;
; state.stTEMP8       ; 0              ; 0                   ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 1             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0                 ; 0                 ; 0             ; 1            ;
; state.stTEMP18      ; 0              ; 0                   ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 1              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0                 ; 0                 ; 0             ; 1            ;
; state.stTEMP28      ; 0              ; 0                   ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 1              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0                 ; 0                 ; 0             ; 1            ;
; state.stTEMP38      ; 0              ; 0                   ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 1              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0                 ; 0                 ; 0             ; 1            ;
; state.stTEMP48      ; 0              ; 0                   ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 1              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0                 ; 0                 ; 0             ; 1            ;
; state.stTEMP58      ; 0              ; 0                   ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 1              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0                 ; 0                 ; 0             ; 1            ;
; state.stTEMP9       ; 0              ; 0                   ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0                 ; 0                 ; 0             ; 1            ;
; state.stTEMP19      ; 0              ; 0                   ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0                 ; 0                 ; 0             ; 1            ;
; state.stTEMP29      ; 0              ; 0                   ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0                 ; 0                 ; 0             ; 1            ;
; state.stTEMP39      ; 0              ; 0                   ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0                 ; 0                 ; 0             ; 1            ;
; state.stTEMP49      ; 0              ; 0                   ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0                 ; 0                 ; 0             ; 1            ;
; state.stTEMP59      ; 0              ; 0                   ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0                 ; 0                 ; 0             ; 1            ;
; state.stTEMP10      ; 0              ; 0                   ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0                 ; 0                 ; 0             ; 1            ;
; state.stTEMP20      ; 0              ; 0                   ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0                 ; 0                 ; 0             ; 1            ;
; state.stTEMP30      ; 0              ; 0                   ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0                 ; 0                 ; 0             ; 1            ;
; state.stTEMP40      ; 0              ; 0                   ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0                 ; 0                 ; 0             ; 1            ;
; state.stTEMP50      ; 0              ; 0                   ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0                 ; 0                 ; 0             ; 1            ;
; state.stTEMP60      ; 0              ; 0                   ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0                 ; 0                 ; 0             ; 1            ;
; state.stPROC_ROW3   ; 0              ; 0                   ; 0                   ; 0                   ; 0                   ; 0                 ; 1                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0                 ; 0                 ; 0             ; 1            ;
; state.stPROC_ROW4   ; 0              ; 0                   ; 0                   ; 0                   ; 0                   ; 1                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0                 ; 0                 ; 0             ; 1            ;
; state.stRESULT_OUT1 ; 0              ; 0                   ; 0                   ; 0                   ; 1                   ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0                 ; 0                 ; 0             ; 1            ;
; state.stRESULT_OUT2 ; 0              ; 0                   ; 0                   ; 1                   ; 0                   ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0                 ; 0                 ; 0             ; 1            ;
; state.stRESULT_OUT3 ; 0              ; 0                   ; 1                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0                 ; 0                 ; 0             ; 1            ;
; state.stRESULT_OUT4 ; 0              ; 1                   ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0                 ; 0                 ; 0             ; 1            ;
; state.stFINISH      ; 1              ; 0                   ; 0                   ; 0                   ; 0                   ; 0                 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0                 ; 0                 ; 0             ; 1            ;
+---------------------+----------------+---------------------+---------------------+---------------------+---------------------+-------------------+-------------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+---------------+----------------+----------------+----------------+----------------+----------------+---------------+----------------+----------------+----------------+----------------+----------------+---------------+----------------+----------------+----------------+----------------+----------------+---------------+----------------+----------------+----------------+----------------+----------------+---------------+----------------+----------------+----------------+----------------+----------------+---------------+----------------+----------------+----------------+----------------+----------------+---------------+----------------+----------------+----------------+----------------+----------------+---------------+----------------+----------------+----------------+----------------+----------------+---------------+-------------------+-------------------+---------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                           ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper|design01_nios2_gen2_0_cpu_debug_slave_tck:the_design01_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper|design01_nios2_gen2_0_cpu_debug_slave_tck:the_design01_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; design01_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; design01_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; design01_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper|design01_nios2_gen2_0_cpu_debug_slave_tck:the_design01_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper|design01_nios2_gen2_0_cpu_debug_slave_tck:the_design01_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; design01_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; design01_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; design01_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; design01_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; design01_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; design01_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper|design01_nios2_gen2_0_cpu_debug_slave_sysclk:the_design01_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper|design01_nios2_gen2_0_cpu_debug_slave_sysclk:the_design01_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; design01_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; design01_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper|design01_nios2_gen2_0_cpu_debug_slave_sysclk:the_design01_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper|design01_nios2_gen2_0_cpu_debug_slave_sysclk:the_design01_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_oci_debug:the_design01_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                        ; yes                                                              ; yes                                        ;
; design01_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; design01_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_oci_debug:the_design01_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                         ; yes                                                              ; yes                                        ;
; design01_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; design01_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; design01_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; design01_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; design01_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; design01_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; design01_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; design01_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; design01_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; design01_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; design01_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; design01_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Total number of protected registers is 44                                                                                                                                                                                                                                                                                                                                                               ;                                                                  ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                   ; Reason for Removal                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_cmd_mux:cmd_mux_003|locked[0,1]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                      ;
; design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_cmd_mux:cmd_mux_002|locked[0,1]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                      ;
; design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_cmd_mux:cmd_mux_001|locked[0,1]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                      ;
; design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                      ;
; design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                      ;
; design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                      ;
; design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                      ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                      ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                      ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                      ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|W_ienable_reg[1..31]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                      ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|W_ipending_reg[1..31]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                      ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                      ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                      ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                      ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                      ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                      ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_oci_im:the_design01_nios2_gen2_0_cpu_nios2_oci_im|trc_wrap                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                      ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_oci_im:the_design01_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                      ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_oci_dbrk:the_design01_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                      ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_oci_dbrk:the_design01_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                      ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_oci_dbrk:the_design01_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                      ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_oci_xbrk:the_design01_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                      ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|W_control_rd_data[1..31]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                      ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                 ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_avalon_reg:the_design01_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                          ; Merged with design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_avalon_reg:the_design01_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                          ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_avalon_reg:the_design01_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                          ; Merged with design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_avalon_reg:the_design01_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                          ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_avalon_reg:the_design01_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                          ; Merged with design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_avalon_reg:the_design01_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                          ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_avalon_reg:the_design01_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                          ; Merged with design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_avalon_reg:the_design01_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                          ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_avalon_reg:the_design01_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                          ; Merged with design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_avalon_reg:the_design01_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                          ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_avalon_reg:the_design01_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                          ; Merged with design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_avalon_reg:the_design01_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                          ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_avalon_reg:the_design01_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                          ; Merged with design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_avalon_reg:the_design01_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                          ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_avalon_reg:the_design01_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                          ; Merged with design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_avalon_reg:the_design01_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                          ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_avalon_reg:the_design01_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                          ; Merged with design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_avalon_reg:the_design01_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                          ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_avalon_reg:the_design01_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                          ; Merged with design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_avalon_reg:the_design01_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                          ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_avalon_reg:the_design01_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                          ; Merged with design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_avalon_reg:the_design01_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                          ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_avalon_reg:the_design01_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                          ; Merged with design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_avalon_reg:the_design01_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                          ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_avalon_reg:the_design01_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                          ; Merged with design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_avalon_reg:the_design01_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                          ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_avalon_reg:the_design01_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                          ; Merged with design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_avalon_reg:the_design01_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                          ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_avalon_reg:the_design01_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                          ; Merged with design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_avalon_reg:the_design01_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                          ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_avalon_reg:the_design01_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                          ; Merged with design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_avalon_reg:the_design01_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                          ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_avalon_reg:the_design01_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                          ; Merged with design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_avalon_reg:the_design01_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                          ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_avalon_reg:the_design01_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                          ; Merged with design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_avalon_reg:the_design01_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                          ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_avalon_reg:the_design01_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                          ; Merged with design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_avalon_reg:the_design01_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                          ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_avalon_reg:the_design01_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                          ; Merged with design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_avalon_reg:the_design01_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                          ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_avalon_reg:the_design01_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                          ; Merged with design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_avalon_reg:the_design01_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                           ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_avalon_reg:the_design01_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                           ; Merged with design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_avalon_reg:the_design01_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                           ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_avalon_reg:the_design01_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                           ; Merged with design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_avalon_reg:the_design01_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                           ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_avalon_reg:the_design01_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                           ; Merged with design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_avalon_reg:the_design01_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                           ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_avalon_reg:the_design01_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                           ; Merged with design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_avalon_reg:the_design01_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                           ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_avalon_reg:the_design01_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                           ; Merged with design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_avalon_reg:the_design01_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                           ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_avalon_reg:the_design01_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                           ; Merged with design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_avalon_reg:the_design01_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                           ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_avalon_reg:the_design01_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                           ; Merged with design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_avalon_reg:the_design01_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                           ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_avalon_reg:the_design01_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                           ; Merged with design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_avalon_reg:the_design01_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                           ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_avalon_reg:the_design01_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                           ; Merged with design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_avalon_reg:the_design01_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                          ;
; design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                ; Merged with design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                ;
; design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                ; Merged with design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                ;
; design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                                ; Merged with design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                ;
; design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                       ; Merged with design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                       ;
; design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                       ; Merged with design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                       ;
; design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                       ; Merged with design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                       ;
; design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_new_component_0_avalon_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                  ; Merged with design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_new_component_0_avalon_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                  ;
; design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_new_component_0_avalon_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                  ; Merged with design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_new_component_0_avalon_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                  ;
; design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_new_component_0_avalon_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                  ; Merged with design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_new_component_0_avalon_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                  ;
; design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                      ; Merged with design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                      ;
; design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                      ; Merged with design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                      ;
; design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                      ; Merged with design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                      ;
; top:my_new_component_0|out_data[0]                                                                                                                                                                                                                                                                                                              ; Merged with top:my_new_component_0|readdata[0]                                                                                                                                                                                                                                                                                                              ;
; top:my_new_component_0|out_data[1]                                                                                                                                                                                                                                                                                                              ; Merged with top:my_new_component_0|readdata[1]                                                                                                                                                                                                                                                                                                              ;
; top:my_new_component_0|out_data[2]                                                                                                                                                                                                                                                                                                              ; Merged with top:my_new_component_0|readdata[2]                                                                                                                                                                                                                                                                                                              ;
; top:my_new_component_0|out_data[3]                                                                                                                                                                                                                                                                                                              ; Merged with top:my_new_component_0|readdata[3]                                                                                                                                                                                                                                                                                                              ;
; top:my_new_component_0|out_data[4]                                                                                                                                                                                                                                                                                                              ; Merged with top:my_new_component_0|readdata[4]                                                                                                                                                                                                                                                                                                              ;
; top:my_new_component_0|out_data[5]                                                                                                                                                                                                                                                                                                              ; Merged with top:my_new_component_0|readdata[5]                                                                                                                                                                                                                                                                                                              ;
; top:my_new_component_0|out_data[6]                                                                                                                                                                                                                                                                                                              ; Merged with top:my_new_component_0|readdata[6]                                                                                                                                                                                                                                                                                                              ;
; top:my_new_component_0|out_data[7]                                                                                                                                                                                                                                                                                                              ; Merged with top:my_new_component_0|readdata[7]                                                                                                                                                                                                                                                                                                              ;
; top:my_new_component_0|out_data[8]                                                                                                                                                                                                                                                                                                              ; Merged with top:my_new_component_0|readdata[8]                                                                                                                                                                                                                                                                                                              ;
; top:my_new_component_0|out_data[9]                                                                                                                                                                                                                                                                                                              ; Merged with top:my_new_component_0|readdata[9]                                                                                                                                                                                                                                                                                                              ;
; top:my_new_component_0|out_data[10]                                                                                                                                                                                                                                                                                                             ; Merged with top:my_new_component_0|readdata[10]                                                                                                                                                                                                                                                                                                             ;
; top:my_new_component_0|out_data[11]                                                                                                                                                                                                                                                                                                             ; Merged with top:my_new_component_0|readdata[11]                                                                                                                                                                                                                                                                                                             ;
; top:my_new_component_0|out_data[12]                                                                                                                                                                                                                                                                                                             ; Merged with top:my_new_component_0|readdata[12]                                                                                                                                                                                                                                                                                                             ;
; top:my_new_component_0|out_data[13]                                                                                                                                                                                                                                                                                                             ; Merged with top:my_new_component_0|readdata[13]                                                                                                                                                                                                                                                                                                             ;
; top:my_new_component_0|out_data[14]                                                                                                                                                                                                                                                                                                             ; Merged with top:my_new_component_0|readdata[14]                                                                                                                                                                                                                                                                                                             ;
; top:my_new_component_0|out_data[15]                                                                                                                                                                                                                                                                                                             ; Merged with top:my_new_component_0|readdata[15]                                                                                                                                                                                                                                                                                                             ;
; top:my_new_component_0|out_data[16]                                                                                                                                                                                                                                                                                                             ; Merged with top:my_new_component_0|readdata[16]                                                                                                                                                                                                                                                                                                             ;
; top:my_new_component_0|out_data[17]                                                                                                                                                                                                                                                                                                             ; Merged with top:my_new_component_0|readdata[17]                                                                                                                                                                                                                                                                                                             ;
; top:my_new_component_0|out_data[18]                                                                                                                                                                                                                                                                                                             ; Merged with top:my_new_component_0|readdata[18]                                                                                                                                                                                                                                                                                                             ;
; top:my_new_component_0|out_data[19]                                                                                                                                                                                                                                                                                                             ; Merged with top:my_new_component_0|readdata[19]                                                                                                                                                                                                                                                                                                             ;
; top:my_new_component_0|out_data[20]                                                                                                                                                                                                                                                                                                             ; Merged with top:my_new_component_0|readdata[20]                                                                                                                                                                                                                                                                                                             ;
; top:my_new_component_0|out_data[21]                                                                                                                                                                                                                                                                                                             ; Merged with top:my_new_component_0|readdata[21]                                                                                                                                                                                                                                                                                                             ;
; top:my_new_component_0|out_data[22]                                                                                                                                                                                                                                                                                                             ; Merged with top:my_new_component_0|readdata[22]                                                                                                                                                                                                                                                                                                             ;
; top:my_new_component_0|out_data[23]                                                                                                                                                                                                                                                                                                             ; Merged with top:my_new_component_0|readdata[23]                                                                                                                                                                                                                                                                                                             ;
; top:my_new_component_0|out_data[24]                                                                                                                                                                                                                                                                                                             ; Merged with top:my_new_component_0|readdata[24]                                                                                                                                                                                                                                                                                                             ;
; top:my_new_component_0|out_data[25]                                                                                                                                                                                                                                                                                                             ; Merged with top:my_new_component_0|readdata[25]                                                                                                                                                                                                                                                                                                             ;
; top:my_new_component_0|out_data[26]                                                                                                                                                                                                                                                                                                             ; Merged with top:my_new_component_0|readdata[26]                                                                                                                                                                                                                                                                                                             ;
; top:my_new_component_0|out_data[27]                                                                                                                                                                                                                                                                                                             ; Merged with top:my_new_component_0|readdata[27]                                                                                                                                                                                                                                                                                                             ;
; top:my_new_component_0|out_data[28]                                                                                                                                                                                                                                                                                                             ; Merged with top:my_new_component_0|readdata[28]                                                                                                                                                                                                                                                                                                             ;
; top:my_new_component_0|out_data[29]                                                                                                                                                                                                                                                                                                             ; Merged with top:my_new_component_0|readdata[29]                                                                                                                                                                                                                                                                                                             ;
; top:my_new_component_0|out_data[30]                                                                                                                                                                                                                                                                                                             ; Merged with top:my_new_component_0|readdata[30]                                                                                                                                                                                                                                                                                                             ;
; top:my_new_component_0|out_data[31]                                                                                                                                                                                                                                                                                                             ; Merged with top:my_new_component_0|readdata[31]                                                                                                                                                                                                                                                                                                             ;
; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|exp_adj_dffe21[0]                                                                                                                                                                                                                                ; Merged with top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|exp_adj_dffe21[1]                                                                                                                                                                                                                                ;
; top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|exp_adj_dffe21[0]                                                                                                                                                                                                                                ; Merged with top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|exp_adj_dffe21[1]                                                                                                                                                                                                                                ;
; top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|exp_adj_dffe21[0]                                                                                                                                                                                                                                ; Merged with top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|exp_adj_dffe21[1]                                                                                                                                                                                                                                ;
; top:my_new_component_0|fp_mult:mult4|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|man_round_p[0]                                                                                                                                                                                                                                     ; Merged with top:my_new_component_0|fp_mult:mult4|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lsb_dffe                                                                                                                                                                                                                                           ;
; top:my_new_component_0|fp_mult:mult3|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|man_round_p[0]                                                                                                                                                                                                                                     ; Merged with top:my_new_component_0|fp_mult:mult3|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lsb_dffe                                                                                                                                                                                                                                           ;
; top:my_new_component_0|fp_mult:mult2|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|man_round_p[0]                                                                                                                                                                                                                                     ; Merged with top:my_new_component_0|fp_mult:mult2|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lsb_dffe                                                                                                                                                                                                                                           ;
; top:my_new_component_0|fp_mult:mult1|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|man_round_p[0]                                                                                                                                                                                                                                     ; Merged with top:my_new_component_0|fp_mult:mult1|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lsb_dffe                                                                                                                                                                                                                                           ;
; design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                         ; Merged with design01_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                                  ; Merged with design01_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                                 ; Merged with design01_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:my_new_component_0_avalon_slave_0_translator|waitrequest_reset_override                                                                                                                                                                                             ; Merged with design01_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                                                  ; Merged with design01_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                           ; Merged with design01_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                  ;
; design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                      ; Merged with design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                      ;
; design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                      ; Merged with design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                      ;
; design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                      ; Merged with design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                      ;
; design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_new_component_0_avalon_slave_0_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                  ; Merged with design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_new_component_0_avalon_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                  ;
; design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_new_component_0_avalon_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                  ; Merged with design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_new_component_0_avalon_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                  ;
; design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_new_component_0_avalon_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                  ; Merged with design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_new_component_0_avalon_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                  ;
; design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                       ; Merged with design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                       ;
; design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                       ; Merged with design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                       ;
; design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                       ; Merged with design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                       ;
; design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                ; Merged with design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                ;
; design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                ; Merged with design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                ;
; design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                ; Merged with design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                ;
; design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                      ;
; design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                      ;
; design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_new_component_0_avalon_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                      ;
; design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                      ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_oci_break:the_design01_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                      ;
; design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                      ;
; design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                      ;
; design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                      ;
; design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                      ;
; design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                      ;
; design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                      ;
; design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_new_component_0_avalon_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                      ;
; design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_new_component_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                      ;
; design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_new_component_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                      ;
; design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                      ;
; design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                      ;
; design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                      ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_oci_dbrk:the_design01_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                      ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_oci_break:the_design01_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                      ;
; design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                 ;
; design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                 ;
; design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_new_component_0_avalon_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                 ;
; design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                 ;
; design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                      ;
; design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_new_component_0_avalon_slave_0_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                      ;
; design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                      ;
; design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                      ;
; design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                      ;
; design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_new_component_0_avalon_slave_0_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                      ;
; design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                      ;
; design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                      ;
; design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                      ;
; design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                      ;
; design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                      ;
; design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                      ;
; design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                      ;
; design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                      ;
; design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                      ;
; design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                      ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper|design01_nios2_gen2_0_cpu_debug_slave_tck:the_design01_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                 ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper|design01_nios2_gen2_0_cpu_debug_slave_tck:the_design01_nios2_gen2_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                 ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper|design01_nios2_gen2_0_cpu_debug_slave_tck:the_design01_nios2_gen2_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                 ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper|design01_nios2_gen2_0_cpu_debug_slave_tck:the_design01_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                 ;
; top:my_new_component_0|state.stTEMP31                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                 ;
; top:my_new_component_0|state.stTEMP41                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                 ;
; top:my_new_component_0|state.stTEMP51                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                 ;
; top:my_new_component_0|state.stTEMP2                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                 ;
; top:my_new_component_0|state.stTEMP32                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                 ;
; top:my_new_component_0|state.stTEMP42                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                 ;
; top:my_new_component_0|state.stTEMP52                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                 ;
; top:my_new_component_0|state.stTEMP3                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                 ;
; top:my_new_component_0|state.stTEMP33                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                 ;
; top:my_new_component_0|state.stTEMP43                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                 ;
; top:my_new_component_0|state.stTEMP53                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                 ;
; top:my_new_component_0|state.stTEMP4                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                 ;
; top:my_new_component_0|state.stTEMP34                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                 ;
; top:my_new_component_0|state.stTEMP44                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                 ;
; top:my_new_component_0|state.stTEMP54                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                 ;
; top:my_new_component_0|state.stTEMP5                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                 ;
; top:my_new_component_0|state.stTEMP25                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                 ;
; top:my_new_component_0|state.stTEMP35                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                 ;
; top:my_new_component_0|state.stTEMP45                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                 ;
; top:my_new_component_0|state.stTEMP55                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                 ;
; top:my_new_component_0|state.stTEMP6                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                 ;
; top:my_new_component_0|state.stTEMP26                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                 ;
; top:my_new_component_0|state.stTEMP36                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                 ;
; top:my_new_component_0|state.stTEMP46                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                 ;
; top:my_new_component_0|state.stTEMP56                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                 ;
; top:my_new_component_0|state.stTEMP27                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                 ;
; top:my_new_component_0|state.stTEMP37                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                 ;
; top:my_new_component_0|state.stTEMP47                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                 ;
; top:my_new_component_0|state.stTEMP57                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                 ;
; top:my_new_component_0|state.stTEMP28                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                 ;
; top:my_new_component_0|state.stTEMP38                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                 ;
; top:my_new_component_0|state.stTEMP48                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                 ;
; top:my_new_component_0|state.stTEMP58                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                 ;
; top:my_new_component_0|state.stTEMP29                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                 ;
; top:my_new_component_0|state.stTEMP39                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                 ;
; top:my_new_component_0|state.stTEMP49                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                 ;
; top:my_new_component_0|state.stTEMP59                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                 ;
; top:my_new_component_0|state.stTEMP30                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                 ;
; top:my_new_component_0|state.stTEMP40                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                 ;
; top:my_new_component_0|state.stTEMP50                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                 ;
; top:my_new_component_0|state.stTEMP60                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                 ;
; top:my_new_component_0|state.stRESULT_OUT1                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                 ;
; top:my_new_component_0|state.stRESULT_OUT2                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                 ;
; top:my_new_component_0|state.stRESULT_OUT3                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                 ;
; top:my_new_component_0|state.stRESULT_OUT4                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                 ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper|design01_nios2_gen2_0_cpu_debug_slave_tck:the_design01_nios2_gen2_0_cpu_debug_slave_tck|DRsize.011 ; Merged with design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper|design01_nios2_gen2_0_cpu_debug_slave_tck:the_design01_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper|design01_nios2_gen2_0_cpu_debug_slave_tck:the_design01_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                      ;
; Total Number of Removed Registers = 366                                                                                                                                                                                                                                                                                                         ;                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                 ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                    ; Stuck at GND              ; design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][53],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                               ;                           ; design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                               ;                           ; design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                               ;                           ; design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                       ;
; design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_new_component_0_avalon_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                ; Stuck at GND              ; design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_new_component_0_avalon_slave_0_agent_rsp_fifo|mem[0][53],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_new_component_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                               ;                           ; design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_new_component_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                               ;                           ; design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_new_component_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                               ;                           ; design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_new_component_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                   ;
; design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                     ; Stuck at GND              ; design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][53],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                               ;                           ; design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                               ;                           ; design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                               ;                           ; design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                        ;
; design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                              ; Stuck at GND              ; design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][53],                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                               ;                           ; design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                               ;                           ; design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                               ;                           ; design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                 ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_oci_dbrk:the_design01_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                           ; Stuck at GND              ; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_oci_dbrk:the_design01_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break,                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_oci_break:the_design01_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                                                                             ; Stuck at GND              ; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                 ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                                                                             ; Stuck at GND              ; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                 ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                                                                             ; Stuck at GND              ; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                 ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                                                                             ; Stuck at GND              ; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                 ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                                                             ; Stuck at GND              ; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                 ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                                                                             ; Stuck at GND              ; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                 ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|W_ienable_reg[3]                                                                                                                                                                                                                                                             ; Stuck at GND              ; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|W_control_rd_data[3]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                 ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|W_ienable_reg[2]                                                                                                                                                                                                                                                             ; Stuck at GND              ; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|W_control_rd_data[2]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                 ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|W_ienable_reg[1]                                                                                                                                                                                                                                                             ; Stuck at GND              ; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|W_control_rd_data[1]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                 ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_oci_dbrk:the_design01_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                 ; Stuck at GND              ; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_oci_break:the_design01_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                 ;
; design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                    ; Stuck at GND              ; design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                 ;
; design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_new_component_0_avalon_slave_0_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                ; Stuck at GND              ; design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_new_component_0_avalon_slave_0_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                 ;
; design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                     ; Stuck at GND              ; design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                 ;
; design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                              ; Stuck at GND              ; design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                 ;
; design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                             ; Stuck at VCC              ; design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                 ;
; design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                                                 ; Stuck at VCC              ; design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                 ;
; design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                             ; Stuck at VCC              ; design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                 ;
; design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                             ; Stuck at VCC              ; design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                 ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper|design01_nios2_gen2_0_cpu_debug_slave_tck:the_design01_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts              ; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper|design01_nios2_gen2_0_cpu_debug_slave_tck:the_design01_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                                                                            ; Stuck at GND              ; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                 ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                                                                            ; Stuck at GND              ; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                 ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                                                                            ; Stuck at GND              ; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                 ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                                                                            ; Stuck at GND              ; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                 ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                                                                            ; Stuck at GND              ; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                 ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                                                                            ; Stuck at GND              ; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                 ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                                                                            ; Stuck at GND              ; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                 ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                                                                            ; Stuck at GND              ; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                 ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                                                                            ; Stuck at GND              ; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                 ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                                                                            ; Stuck at GND              ; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                 ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                                                                            ; Stuck at GND              ; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                 ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                                                                            ; Stuck at GND              ; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                 ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                  ; Stuck at GND              ; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                 ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                                                                            ; Stuck at GND              ; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                 ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                                                                            ; Stuck at GND              ; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                 ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                                                                            ; Stuck at GND              ; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                 ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                                                                            ; Stuck at GND              ; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                 ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                                                                            ; Stuck at GND              ; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                 ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                                                                            ; Stuck at GND              ; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                 ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                                                                            ; Stuck at GND              ; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                 ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                                                                            ; Stuck at GND              ; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                 ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                                                                            ; Stuck at GND              ; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                 ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                                                                            ; Stuck at GND              ; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3797  ;
; Number of registers using Synchronous Clear  ; 81    ;
; Number of registers using Synchronous Load   ; 254   ;
; Number of registers using Asynchronous Clear ; 596   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1470  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; design01_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                              ; 11      ;
; design01_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                                                                                          ; 3       ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                 ; 7       ;
; design01_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                                                                                  ; 3       ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                                      ; 1       ;
; design01_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                  ; 17      ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|F_pc[13]                                                                                                                                                                                                                                                       ; 2       ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                                                         ; 6       ;
; design01_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                                                 ; 3       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                   ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                   ; 4       ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                                      ; 2       ;
; design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                        ; 2       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                   ; 1       ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                                      ; 1       ;
; design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                    ; 2       ;
; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_avalon_reg:the_design01_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                           ; 2       ;
; design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                    ; 2       ;
; design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                    ; 2       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                   ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                       ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                        ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 25                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------+
; Register Name                                                                                                                ; Megafunction                                                                                                                      ; Type       ;
+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------+
; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_infinite_dffe4       ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_infinite_dffe1_rtl_0      ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_infinite_dffe3       ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_infinite_dffe1_rtl_0      ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_infinite_dffe31      ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_infinite_dffe1_rtl_0      ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_infinite_dffe21      ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_infinite_dffe1_rtl_0      ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_infinite_dffe2       ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_infinite_dffe1_rtl_0      ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_infinite_dffe1       ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_infinite_dffe1_rtl_0      ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_nan_dffe4            ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_infinite_dffe1_rtl_0      ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_nan_dffe3            ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_infinite_dffe1_rtl_0      ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_nan_dffe31           ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_infinite_dffe1_rtl_0      ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_nan_dffe21           ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_infinite_dffe1_rtl_0      ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_nan_dffe2            ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_infinite_dffe1_rtl_0      ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_nan_dffe1            ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_infinite_dffe1_rtl_0      ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|infinite_output_sign_dffe4    ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_infinite_dffe1_rtl_0      ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|infinite_output_sign_dffe3    ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_infinite_dffe1_rtl_0      ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|infinite_output_sign_dffe31   ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_infinite_dffe1_rtl_0      ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|infinite_output_sign_dffe21   ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_infinite_dffe1_rtl_0      ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|infinite_output_sign_dffe2    ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_infinite_dffe1_rtl_0      ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|infinite_output_sign_dffe1    ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_infinite_dffe1_rtl_0      ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_infinite_dffe4       ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_infinite_dffe1_rtl_0      ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_infinite_dffe3       ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_infinite_dffe1_rtl_0      ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_infinite_dffe31      ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_infinite_dffe1_rtl_0      ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_infinite_dffe21      ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_infinite_dffe1_rtl_0      ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_infinite_dffe2       ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_infinite_dffe1_rtl_0      ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_infinite_dffe1       ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_infinite_dffe1_rtl_0      ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_nan_dffe4            ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_infinite_dffe1_rtl_0      ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_nan_dffe3            ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_infinite_dffe1_rtl_0      ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_nan_dffe31           ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_infinite_dffe1_rtl_0      ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_nan_dffe21           ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_infinite_dffe1_rtl_0      ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_nan_dffe2            ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_infinite_dffe1_rtl_0      ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_nan_dffe1            ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_infinite_dffe1_rtl_0      ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_infinite_dffe4       ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_infinite_dffe1_rtl_0      ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_infinite_dffe3       ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_infinite_dffe1_rtl_0      ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_infinite_dffe31      ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_infinite_dffe1_rtl_0      ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_infinite_dffe21      ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_infinite_dffe1_rtl_0      ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_infinite_dffe2       ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_infinite_dffe1_rtl_0      ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_infinite_dffe1       ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_infinite_dffe1_rtl_0      ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_nan_dffe4            ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_infinite_dffe1_rtl_0      ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_nan_dffe3            ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_infinite_dffe1_rtl_0      ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_nan_dffe31           ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_infinite_dffe1_rtl_0      ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_nan_dffe21           ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_infinite_dffe1_rtl_0      ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_nan_dffe2            ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_infinite_dffe1_rtl_0      ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_nan_dffe1            ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_infinite_dffe1_rtl_0      ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|infinite_output_sign_dffe4    ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_infinite_dffe1_rtl_0      ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|infinite_output_sign_dffe3    ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_infinite_dffe1_rtl_0      ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|infinite_output_sign_dffe31   ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_infinite_dffe1_rtl_0      ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|infinite_output_sign_dffe21   ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_infinite_dffe1_rtl_0      ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|infinite_output_sign_dffe2    ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_infinite_dffe1_rtl_0      ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|infinite_output_sign_dffe1    ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_infinite_dffe1_rtl_0      ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|infinite_output_sign_dffe4    ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_infinite_dffe1_rtl_0      ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|infinite_output_sign_dffe3    ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_infinite_dffe1_rtl_0      ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|infinite_output_sign_dffe31   ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_infinite_dffe1_rtl_0      ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|infinite_output_sign_dffe21   ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_infinite_dffe1_rtl_0      ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|infinite_output_sign_dffe2    ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_infinite_dffe1_rtl_0      ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|infinite_output_sign_dffe1    ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_infinite_dffe1_rtl_0      ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|infinity_magnitude_sub_dffe4  ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|infinity_magnitude_sub_dffe2_rtl_0 ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|infinity_magnitude_sub_dffe3  ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|infinity_magnitude_sub_dffe2_rtl_0 ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|infinity_magnitude_sub_dffe31 ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|infinity_magnitude_sub_dffe2_rtl_0 ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|infinity_magnitude_sub_dffe21 ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|infinity_magnitude_sub_dffe2_rtl_0 ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|infinity_magnitude_sub_dffe2  ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|infinity_magnitude_sub_dffe2_rtl_0 ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|infinity_magnitude_sub_dffe4  ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|infinity_magnitude_sub_dffe2_rtl_0 ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|infinity_magnitude_sub_dffe3  ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|infinity_magnitude_sub_dffe2_rtl_0 ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|infinity_magnitude_sub_dffe31 ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|infinity_magnitude_sub_dffe2_rtl_0 ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|infinity_magnitude_sub_dffe21 ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|infinity_magnitude_sub_dffe2_rtl_0 ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|infinity_magnitude_sub_dffe2  ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|infinity_magnitude_sub_dffe2_rtl_0 ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|infinity_magnitude_sub_dffe4  ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|infinity_magnitude_sub_dffe2_rtl_0 ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|infinity_magnitude_sub_dffe3  ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|infinity_magnitude_sub_dffe2_rtl_0 ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|infinity_magnitude_sub_dffe31 ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|infinity_magnitude_sub_dffe2_rtl_0 ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|infinity_magnitude_sub_dffe21 ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|infinity_magnitude_sub_dffe2_rtl_0 ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|infinity_magnitude_sub_dffe2  ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|infinity_magnitude_sub_dffe2_rtl_0 ; SHIFT_TAPS ;
; top:my_new_component_0|fp_mult:mult3|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|sign_node_ff4                   ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|infinity_magnitude_sub_dffe2_rtl_0 ; SHIFT_TAPS ;
; top:my_new_component_0|fp_mult:mult3|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|sign_node_ff3                   ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|infinity_magnitude_sub_dffe2_rtl_0 ; SHIFT_TAPS ;
; top:my_new_component_0|fp_mult:mult3|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|sign_node_ff2                   ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|infinity_magnitude_sub_dffe2_rtl_0 ; SHIFT_TAPS ;
; top:my_new_component_0|fp_mult:mult3|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|sign_node_ff1                   ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|infinity_magnitude_sub_dffe2_rtl_0 ; SHIFT_TAPS ;
; top:my_new_component_0|fp_mult:mult3|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|sign_node_ff0                   ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|infinity_magnitude_sub_dffe2_rtl_0 ; SHIFT_TAPS ;
; top:my_new_component_0|fp_mult:mult4|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|sign_node_ff4                   ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|infinity_magnitude_sub_dffe2_rtl_0 ; SHIFT_TAPS ;
; top:my_new_component_0|fp_mult:mult4|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|sign_node_ff3                   ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|infinity_magnitude_sub_dffe2_rtl_0 ; SHIFT_TAPS ;
; top:my_new_component_0|fp_mult:mult4|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|sign_node_ff2                   ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|infinity_magnitude_sub_dffe2_rtl_0 ; SHIFT_TAPS ;
; top:my_new_component_0|fp_mult:mult4|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|sign_node_ff1                   ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|infinity_magnitude_sub_dffe2_rtl_0 ; SHIFT_TAPS ;
; top:my_new_component_0|fp_mult:mult4|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|sign_node_ff0                   ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|infinity_magnitude_sub_dffe2_rtl_0 ; SHIFT_TAPS ;
; top:my_new_component_0|fp_mult:mult1|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|sign_node_ff4                   ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|infinity_magnitude_sub_dffe2_rtl_0 ; SHIFT_TAPS ;
; top:my_new_component_0|fp_mult:mult1|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|sign_node_ff3                   ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|infinity_magnitude_sub_dffe2_rtl_0 ; SHIFT_TAPS ;
; top:my_new_component_0|fp_mult:mult1|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|sign_node_ff2                   ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|infinity_magnitude_sub_dffe2_rtl_0 ; SHIFT_TAPS ;
; top:my_new_component_0|fp_mult:mult1|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|sign_node_ff1                   ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|infinity_magnitude_sub_dffe2_rtl_0 ; SHIFT_TAPS ;
; top:my_new_component_0|fp_mult:mult1|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|sign_node_ff0                   ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|infinity_magnitude_sub_dffe2_rtl_0 ; SHIFT_TAPS ;
; top:my_new_component_0|fp_mult:mult2|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|sign_node_ff4                   ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|infinity_magnitude_sub_dffe2_rtl_0 ; SHIFT_TAPS ;
; top:my_new_component_0|fp_mult:mult2|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|sign_node_ff3                   ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|infinity_magnitude_sub_dffe2_rtl_0 ; SHIFT_TAPS ;
; top:my_new_component_0|fp_mult:mult2|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|sign_node_ff2                   ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|infinity_magnitude_sub_dffe2_rtl_0 ; SHIFT_TAPS ;
; top:my_new_component_0|fp_mult:mult2|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|sign_node_ff1                   ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|infinity_magnitude_sub_dffe2_rtl_0 ; SHIFT_TAPS ;
; top:my_new_component_0|fp_mult:mult2|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|sign_node_ff0                   ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|infinity_magnitude_sub_dffe2_rtl_0 ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe4     ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe31_rtl_0   ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe3     ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe31_rtl_0   ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe31    ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe31_rtl_0   ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|sticky_bit_dffe3              ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe31_rtl_0   ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|sticky_bit_dffe31             ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe31_rtl_0   ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|sticky_bit_dffe21             ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe31_rtl_0   ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|round_bit_dffe3               ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe31_rtl_0   ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|round_bit_dffe31              ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe31_rtl_0   ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|round_bit_dffe21              ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe31_rtl_0   ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|sign_res_dffe4                ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe31_rtl_0   ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|sign_res_dffe3                ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe31_rtl_0   ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|sign_dffe31                   ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe31_rtl_0   ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|exp_res_dffe21[0..7]          ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe31_rtl_0   ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|exp_res_dffe2[0..7]           ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe31_rtl_0   ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|data_exp_dffe1[0..7]          ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe31_rtl_0   ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe4     ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe31_rtl_0   ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe3     ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe31_rtl_0   ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe31    ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe31_rtl_0   ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe4     ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe31_rtl_0   ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe3     ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe31_rtl_0   ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe31    ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe31_rtl_0   ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|sign_res_dffe4                ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe31_rtl_0   ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|sign_res_dffe3                ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe31_rtl_0   ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|sign_dffe31                   ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe31_rtl_0   ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|sign_res_dffe4                ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe31_rtl_0   ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|sign_res_dffe3                ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe31_rtl_0   ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|sign_dffe31                   ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe31_rtl_0   ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|sticky_bit_dffe3              ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe31_rtl_0   ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|sticky_bit_dffe31             ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe31_rtl_0   ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|sticky_bit_dffe21             ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe31_rtl_0   ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|round_bit_dffe3               ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe31_rtl_0   ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|round_bit_dffe31              ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe31_rtl_0   ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|round_bit_dffe21              ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe31_rtl_0   ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|sticky_bit_dffe3              ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe31_rtl_0   ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|sticky_bit_dffe31             ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe31_rtl_0   ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|sticky_bit_dffe21             ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe31_rtl_0   ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|round_bit_dffe3               ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe31_rtl_0   ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|round_bit_dffe31              ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe31_rtl_0   ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|round_bit_dffe21              ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe31_rtl_0   ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|exp_res_dffe21[0..7]          ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe31_rtl_0   ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|exp_res_dffe2[0..7]           ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe31_rtl_0   ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|data_exp_dffe1[0..7]          ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe31_rtl_0   ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|exp_res_dffe21[0..7]          ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe31_rtl_0   ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|exp_res_dffe2[0..7]           ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe31_rtl_0   ; SHIFT_TAPS ;
; top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|data_exp_dffe1[0..7]          ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe31_rtl_0   ; SHIFT_TAPS ;
; top:my_new_component_0|fp_mult:mult4|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|input_is_infinity_ff1           ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe31_rtl_0   ; SHIFT_TAPS ;
; top:my_new_component_0|fp_mult:mult4|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|input_is_infinity_dffe_1        ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe31_rtl_0   ; SHIFT_TAPS ;
; top:my_new_component_0|fp_mult:mult4|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|input_is_infinity_dffe_0        ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe31_rtl_0   ; SHIFT_TAPS ;
; top:my_new_component_0|fp_mult:mult4|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|input_is_nan_ff1                ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe31_rtl_0   ; SHIFT_TAPS ;
; top:my_new_component_0|fp_mult:mult4|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|input_is_nan_dffe_1             ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe31_rtl_0   ; SHIFT_TAPS ;
; top:my_new_component_0|fp_mult:mult4|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|input_is_nan_dffe_0             ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe31_rtl_0   ; SHIFT_TAPS ;
; top:my_new_component_0|fp_mult:mult4|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|input_not_zero_ff1              ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe31_rtl_0   ; SHIFT_TAPS ;
; top:my_new_component_0|fp_mult:mult4|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|input_not_zero_dffe_1           ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe31_rtl_0   ; SHIFT_TAPS ;
; top:my_new_component_0|fp_mult:mult4|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|input_not_zero_dffe_0           ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe31_rtl_0   ; SHIFT_TAPS ;
; top:my_new_component_0|fp_mult:mult3|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|input_is_infinity_ff1           ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe31_rtl_0   ; SHIFT_TAPS ;
; top:my_new_component_0|fp_mult:mult3|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|input_is_infinity_dffe_1        ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe31_rtl_0   ; SHIFT_TAPS ;
; top:my_new_component_0|fp_mult:mult3|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|input_is_infinity_dffe_0        ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe31_rtl_0   ; SHIFT_TAPS ;
; top:my_new_component_0|fp_mult:mult3|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|input_is_nan_ff1                ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe31_rtl_0   ; SHIFT_TAPS ;
; top:my_new_component_0|fp_mult:mult3|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|input_is_nan_dffe_1             ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe31_rtl_0   ; SHIFT_TAPS ;
; top:my_new_component_0|fp_mult:mult3|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|input_is_nan_dffe_0             ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe31_rtl_0   ; SHIFT_TAPS ;
; top:my_new_component_0|fp_mult:mult3|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|input_not_zero_ff1              ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe31_rtl_0   ; SHIFT_TAPS ;
; top:my_new_component_0|fp_mult:mult3|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|input_not_zero_dffe_1           ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe31_rtl_0   ; SHIFT_TAPS ;
; top:my_new_component_0|fp_mult:mult3|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|input_not_zero_dffe_0           ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe31_rtl_0   ; SHIFT_TAPS ;
; top:my_new_component_0|fp_mult:mult2|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|input_is_infinity_ff1           ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe31_rtl_0   ; SHIFT_TAPS ;
; top:my_new_component_0|fp_mult:mult2|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|input_is_infinity_dffe_1        ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe31_rtl_0   ; SHIFT_TAPS ;
; top:my_new_component_0|fp_mult:mult2|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|input_is_infinity_dffe_0        ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe31_rtl_0   ; SHIFT_TAPS ;
; top:my_new_component_0|fp_mult:mult2|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|input_is_nan_ff1                ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe31_rtl_0   ; SHIFT_TAPS ;
; top:my_new_component_0|fp_mult:mult2|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|input_is_nan_dffe_1             ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe31_rtl_0   ; SHIFT_TAPS ;
; top:my_new_component_0|fp_mult:mult2|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|input_is_nan_dffe_0             ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe31_rtl_0   ; SHIFT_TAPS ;
; top:my_new_component_0|fp_mult:mult2|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|input_not_zero_ff1              ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe31_rtl_0   ; SHIFT_TAPS ;
; top:my_new_component_0|fp_mult:mult2|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|input_not_zero_dffe_1           ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe31_rtl_0   ; SHIFT_TAPS ;
; top:my_new_component_0|fp_mult:mult2|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|input_not_zero_dffe_0           ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe31_rtl_0   ; SHIFT_TAPS ;
; top:my_new_component_0|fp_mult:mult1|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|input_is_infinity_ff1           ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe31_rtl_0   ; SHIFT_TAPS ;
; top:my_new_component_0|fp_mult:mult1|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|input_is_infinity_dffe_1        ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe31_rtl_0   ; SHIFT_TAPS ;
; top:my_new_component_0|fp_mult:mult1|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|input_is_infinity_dffe_0        ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe31_rtl_0   ; SHIFT_TAPS ;
; top:my_new_component_0|fp_mult:mult1|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|input_is_nan_ff1                ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe31_rtl_0   ; SHIFT_TAPS ;
; top:my_new_component_0|fp_mult:mult1|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|input_is_nan_dffe_1             ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe31_rtl_0   ; SHIFT_TAPS ;
; top:my_new_component_0|fp_mult:mult1|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|input_is_nan_dffe_0             ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe31_rtl_0   ; SHIFT_TAPS ;
; top:my_new_component_0|fp_mult:mult1|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|input_not_zero_ff1              ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe31_rtl_0   ; SHIFT_TAPS ;
; top:my_new_component_0|fp_mult:mult1|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|input_not_zero_dffe_1           ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe31_rtl_0   ; SHIFT_TAPS ;
; top:my_new_component_0|fp_mult:mult1|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|input_not_zero_dffe_0           ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe31_rtl_0   ; SHIFT_TAPS ;
+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |design01|design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:my_new_component_0_avalon_slave_0_translator|wait_latency_counter[0]                                                                                                                                                                                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |design01|design01_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |design01|design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|D_iw[19]                                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |design01|design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|E_src2[0]                                                                                                                                                                                                                                                                  ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |design01|design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|E_src1[30]                                                                                                                                                                                                                                                                 ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |design01|design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|E_src1[16]                                                                                                                                                                                                                                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |design01|design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|E_shift_rot_result[6]                                                                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |design01|design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[7]                                                                                                                                                                                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |design01|design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[0]                                                                                                                                                                                                                                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |design01|design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|readdata[3]                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |design01|design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|d_byteenable[0]                                                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |design01|top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|fp_add_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[17]                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |design01|top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|fp_add_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[17]                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |design01|top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|fp_add_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[17]                                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |design01|design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|d_writedata[24]                                                                                                                                                                                                                                                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |design01|design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|W_alu_result[24]                                                                                                                                                                                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |design01|design01_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                       ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |design01|design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|E_src2[14]                                                                                                                                                                                                                                                                 ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |design01|design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|E_src2[21]                                                                                                                                                                                                                                                                 ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |design01|design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_ocimem:the_design01_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]                                                                                                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |design01|design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_ocimem:the_design01_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]                                                                                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |design01|design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_oci_break:the_design01_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15]                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |design01|top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|fp_add_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[18]                                                                                                                                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |design01|top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|fp_add_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[18]                                                                                                                                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |design01|top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|fp_add_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[18]                                                                                                                                                                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |design01|design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper|design01_nios2_gen2_0_cpu_debug_slave_tck:the_design01_nios2_gen2_0_cpu_debug_slave_tck|sr[37] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |design01|design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper|design01_nios2_gen2_0_cpu_debug_slave_tck:the_design01_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |design01|design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper|design01_nios2_gen2_0_cpu_debug_slave_tck:the_design01_nios2_gen2_0_cpu_debug_slave_tck|sr[5]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |design01|design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper|design01_nios2_gen2_0_cpu_debug_slave_tck:the_design01_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |design01|design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|F_pc[0]                                                                                                                                                                                                                                                                    ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |design01|design01_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |design01|design01_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                       ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |design01|design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_ocimem:the_design01_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8]                                                                                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |design01|top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|fp_add_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[23]                                                                                                                                                                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |design01|top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|fp_add_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[23]                                                                                                                                                                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |design01|top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|fp_add_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[23]                                                                                                                                                                                    ;
; 5:1                ; 128 bits  ; 384 LEs       ; 256 LEs              ; 128 LEs                ; Yes        ; |design01|top:my_new_component_0|mult2_reg1[1]                                                                                                                                                                                                                                                                                                        ;
; 32:1               ; 32 bits   ; 672 LEs       ; 512 LEs              ; 160 LEs                ; Yes        ; |design01|top:my_new_component_0|readdata[12]                                                                                                                                                                                                                                                                                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |design01|design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|d_byteenable[2]                                                                                                                                                                                                                                                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |design01|top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|fp_add_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[25]                                                                                                                                                                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |design01|top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|fp_add_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[24]                                                                                                                                                                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |design01|top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|fp_add_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[24]                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |design01|design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_router:router|src_channel[3]                                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |design01|design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_router:router_001|src_channel[2]                                                                                                                                                                                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |design01|design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|E_logic_result[9]                                                                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |design01|top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|fp_add_altbarrel_shift_olb:rbarrel_shift|result[8]                                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |design01|top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|fp_add_altbarrel_shift_olb:rbarrel_shift|result[9]                                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |design01|top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|fp_add_altbarrel_shift_olb:rbarrel_shift|result[9]                                                                                                                                                                                           ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |design01|design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|W_rf_wr_data[6]                                                                                                                                                                                                                                                            ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |design01|top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[22]                                                                                                                                                                                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |design01|top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|fp_add_altbarrel_shift_olb:rbarrel_shift|result[7]                                                                                                                                                                                           ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |design01|top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[15]                                                                                                                                                                                           ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |design01|top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|wire_w_man_add_sub_res_mag_dffe27_wo_range413w[25]                                                                                                                                                                                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |design01|top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|fp_add_altbarrel_shift_olb:rbarrel_shift|result[7]                                                                                                                                                                                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |design01|top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|fp_add_altbarrel_shift_olb:rbarrel_shift|result[0]                                                                                                                                                                                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |design01|design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|D_dst_regnum[2]                                                                                                                                                                                                                                                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |design01|top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|fp_add_altbarrel_shift_olb:rbarrel_shift|result[1]                                                                                                                                                                                           ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |design01|top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|fp_add_altbarrel_shift_olb:rbarrel_shift|result[1]                                                                                                                                                                                           ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |design01|top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|fp_add_altbarrel_shift_olb:rbarrel_shift|result[1]                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for design01_jtag_uart_0:jtag_uart_0|design01_jtag_uart_0_scfifo_w:the_design01_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for design01_jtag_uart_0:jtag_uart_0|design01_jtag_uart_0_scfifo_r:the_design01_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top:my_new_component_0|fp_mult:mult1|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_mult:man_product2_mult|mult_72t:auto_generated ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                     ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe41                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe42                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe43                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe44                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe45                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe46                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe47                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe48                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe49                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe50                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe51                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe52                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe53                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe54                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe55                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe56                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe57                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe58                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe59                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe60                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe61                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe62                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe63                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe64                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe65                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe66                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe67                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe68                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe69                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe70                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe71                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe72                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe73                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe74                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe75                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe76                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe77                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe78                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe79                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe80                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe81                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                                                                  ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top:my_new_component_0|fp_mult:mult2|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_mult:man_product2_mult|mult_72t:auto_generated ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                     ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe41                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe42                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe43                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe44                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe45                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe46                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe47                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe48                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe49                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe50                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe51                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe52                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe53                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe54                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe55                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe56                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe57                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe58                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe59                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe60                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe61                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe62                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe63                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe64                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe65                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe66                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe67                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe68                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe69                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe70                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe71                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe72                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe73                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe74                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe75                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe76                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe77                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe78                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe79                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe80                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe81                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                                                                  ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top:my_new_component_0|fp_mult:mult3|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_mult:man_product2_mult|mult_72t:auto_generated ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                     ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe41                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe42                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe43                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe44                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe45                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe46                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe47                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe48                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe49                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe50                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe51                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe52                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe53                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe54                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe55                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe56                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe57                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe58                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe59                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe60                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe61                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe62                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe63                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe64                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe65                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe66                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe67                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe68                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe69                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe70                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe71                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe72                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe73                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe74                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe75                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe76                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe77                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe78                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe79                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe80                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe81                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                                                                  ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top:my_new_component_0|fp_mult:mult4|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_mult:man_product2_mult|mult_72t:auto_generated ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                     ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe41                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe42                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe43                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe44                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe45                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe46                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe47                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe48                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe49                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe50                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe51                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe52                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe53                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe54                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe55                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe56                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe57                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe58                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe59                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe60                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe61                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe62                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe63                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe64                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe65                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe66                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe67                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe68                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe69                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe70                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe71                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe72                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe73                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe74                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe75                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe76                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe77                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe78                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe79                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe80                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe81                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                                                                  ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_register_bank_a_module:design01_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_register_bank_b_module:design01_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_oci_debug:the_design01_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_ocimem:the_design01_nios2_gen2_0_cpu_nios2_ocimem|design01_nios2_gen2_0_cpu_ociram_sp_ram_module:design01_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper|design01_nios2_gen2_0_cpu_debug_slave_tck:the_design01_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper|design01_nios2_gen2_0_cpu_debug_slave_tck:the_design01_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper|design01_nios2_gen2_0_cpu_debug_slave_sysclk:the_design01_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper|design01_nios2_gen2_0_cpu_debug_slave_sysclk:the_design01_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for design01_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_u4h1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                             ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_cmd_demux:cmd_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                             ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller             ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                    ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                ;
+-------------------+-------+------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_15m:auto_generated|altsyncram_8b81:altsyncram2 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_u4m:auto_generated|altsyncram_2b81:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_h6m:auto_generated|altsyncram_dl31:altsyncram4 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: design01_jtag_uart_0:jtag_uart_0|design01_jtag_uart_0_scfifo_w:the_design01_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                              ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                        ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                      ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                      ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                    ;
; lpm_width               ; 8            ; Signed Integer                                                                                                    ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                    ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                    ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                           ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                           ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                           ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                           ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                           ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                           ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                           ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                           ;
; USE_EAB                 ; ON           ; Untyped                                                                                                           ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                           ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                           ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                           ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                           ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: design01_jtag_uart_0:jtag_uart_0|design01_jtag_uart_0_scfifo_r:the_design01_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                              ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                        ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                      ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                      ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                    ;
; lpm_width               ; 8            ; Signed Integer                                                                                                    ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                    ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                    ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                           ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                           ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                           ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                           ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                           ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                           ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                           ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                           ;
; USE_EAB                 ; ON           ; Untyped                                                                                                           ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                           ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                           ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                           ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                           ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:my_new_component_0|fp_mult:mult1|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_add_sub:exp_add_adder ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                        ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9            ; Signed Integer                                                                                                              ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                     ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                                                                                     ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                     ;
; LPM_PIPELINE           ; 1            ; Signed Integer                                                                                                              ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                     ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                     ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                     ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                     ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                          ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                     ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                     ;
; STYLE                  ; FAST         ; Untyped                                                                                                                     ;
; CBXI_PARAMETER         ; add_sub_j1j  ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                              ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:my_new_component_0|fp_mult:mult1|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_add_sub:exp_adj_adder ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                        ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 10           ; Signed Integer                                                                                                              ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                     ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                                                                                     ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                     ;
; LPM_PIPELINE           ; 0            ; Signed Integer                                                                                                              ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                     ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                     ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                     ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                     ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                          ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                     ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                     ;
; STYLE                  ; FAST         ; Untyped                                                                                                                     ;
; CBXI_PARAMETER         ; add_sub_i5h  ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                              ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:my_new_component_0|fp_mult:mult1|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_add_sub:exp_bias_subtr ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                         ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 10           ; Signed Integer                                                                                                               ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                                                                                                                      ;
; LPM_DIRECTION          ; SUB          ; Untyped                                                                                                                      ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                      ;
; LPM_PIPELINE           ; 0            ; Signed Integer                                                                                                               ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                      ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                      ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                      ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                      ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                      ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                           ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                      ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                      ;
; STYLE                  ; FAST         ; Untyped                                                                                                                      ;
; CBXI_PARAMETER         ; add_sub_0lg  ; Untyped                                                                                                                      ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                               ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:my_new_component_0|fp_mult:mult1|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_add_sub:man_round_adder ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                          ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 25           ; Signed Integer                                                                                                                ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                       ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                                                                                       ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                       ;
; LPM_PIPELINE           ; 0            ; Signed Integer                                                                                                                ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                       ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                       ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                       ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                       ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                       ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                            ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                       ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                       ;
; STYLE                  ; FAST         ; Untyped                                                                                                                       ;
; CBXI_PARAMETER         ; add_sub_uqg  ; Untyped                                                                                                                       ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:my_new_component_0|fp_mult:mult1|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_mult:man_product2_mult ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                 ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                       ;
; LPM_WIDTHA                                     ; 24           ; Signed Integer                                                                                       ;
; LPM_WIDTHB                                     ; 24           ; Signed Integer                                                                                       ;
; LPM_WIDTHP                                     ; 48           ; Signed Integer                                                                                       ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                              ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                       ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                                              ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                                       ;
; LATENCY                                        ; 0            ; Untyped                                                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                              ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                              ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                              ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                              ;
; CBXI_PARAMETER                                 ; mult_72t     ; Untyped                                                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                              ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:my_new_component_0|fp_mult:mult2|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_add_sub:exp_add_adder ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                        ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9            ; Signed Integer                                                                                                              ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                     ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                                                                                     ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                     ;
; LPM_PIPELINE           ; 1            ; Signed Integer                                                                                                              ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                     ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                     ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                     ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                     ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                          ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                     ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                     ;
; STYLE                  ; FAST         ; Untyped                                                                                                                     ;
; CBXI_PARAMETER         ; add_sub_j1j  ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                              ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:my_new_component_0|fp_mult:mult2|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_add_sub:exp_adj_adder ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                        ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 10           ; Signed Integer                                                                                                              ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                     ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                                                                                     ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                     ;
; LPM_PIPELINE           ; 0            ; Signed Integer                                                                                                              ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                     ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                     ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                     ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                     ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                          ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                     ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                     ;
; STYLE                  ; FAST         ; Untyped                                                                                                                     ;
; CBXI_PARAMETER         ; add_sub_i5h  ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                              ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:my_new_component_0|fp_mult:mult2|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_add_sub:exp_bias_subtr ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                         ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 10           ; Signed Integer                                                                                                               ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                                                                                                                      ;
; LPM_DIRECTION          ; SUB          ; Untyped                                                                                                                      ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                      ;
; LPM_PIPELINE           ; 0            ; Signed Integer                                                                                                               ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                      ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                      ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                      ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                      ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                      ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                           ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                      ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                      ;
; STYLE                  ; FAST         ; Untyped                                                                                                                      ;
; CBXI_PARAMETER         ; add_sub_0lg  ; Untyped                                                                                                                      ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                               ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:my_new_component_0|fp_mult:mult2|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_add_sub:man_round_adder ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                          ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 25           ; Signed Integer                                                                                                                ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                       ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                                                                                       ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                       ;
; LPM_PIPELINE           ; 0            ; Signed Integer                                                                                                                ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                       ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                       ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                       ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                       ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                       ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                            ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                       ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                       ;
; STYLE                  ; FAST         ; Untyped                                                                                                                       ;
; CBXI_PARAMETER         ; add_sub_uqg  ; Untyped                                                                                                                       ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:my_new_component_0|fp_mult:mult2|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_mult:man_product2_mult ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                 ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                       ;
; LPM_WIDTHA                                     ; 24           ; Signed Integer                                                                                       ;
; LPM_WIDTHB                                     ; 24           ; Signed Integer                                                                                       ;
; LPM_WIDTHP                                     ; 48           ; Signed Integer                                                                                       ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                              ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                       ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                                              ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                                       ;
; LATENCY                                        ; 0            ; Untyped                                                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                              ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                              ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                              ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                              ;
; CBXI_PARAMETER                                 ; mult_72t     ; Untyped                                                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                              ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:my_new_component_0|fp_mult:mult3|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_add_sub:exp_add_adder ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                        ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9            ; Signed Integer                                                                                                              ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                     ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                                                                                     ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                     ;
; LPM_PIPELINE           ; 1            ; Signed Integer                                                                                                              ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                     ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                     ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                     ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                     ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                          ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                     ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                     ;
; STYLE                  ; FAST         ; Untyped                                                                                                                     ;
; CBXI_PARAMETER         ; add_sub_j1j  ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                              ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:my_new_component_0|fp_mult:mult3|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_add_sub:exp_adj_adder ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                        ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 10           ; Signed Integer                                                                                                              ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                     ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                                                                                     ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                     ;
; LPM_PIPELINE           ; 0            ; Signed Integer                                                                                                              ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                     ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                     ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                     ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                     ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                          ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                     ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                     ;
; STYLE                  ; FAST         ; Untyped                                                                                                                     ;
; CBXI_PARAMETER         ; add_sub_i5h  ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                              ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:my_new_component_0|fp_mult:mult3|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_add_sub:exp_bias_subtr ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                         ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 10           ; Signed Integer                                                                                                               ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                                                                                                                      ;
; LPM_DIRECTION          ; SUB          ; Untyped                                                                                                                      ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                      ;
; LPM_PIPELINE           ; 0            ; Signed Integer                                                                                                               ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                      ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                      ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                      ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                      ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                      ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                           ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                      ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                      ;
; STYLE                  ; FAST         ; Untyped                                                                                                                      ;
; CBXI_PARAMETER         ; add_sub_0lg  ; Untyped                                                                                                                      ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                               ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:my_new_component_0|fp_mult:mult3|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_add_sub:man_round_adder ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                          ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 25           ; Signed Integer                                                                                                                ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                       ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                                                                                       ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                       ;
; LPM_PIPELINE           ; 0            ; Signed Integer                                                                                                                ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                       ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                       ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                       ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                       ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                       ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                            ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                       ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                       ;
; STYLE                  ; FAST         ; Untyped                                                                                                                       ;
; CBXI_PARAMETER         ; add_sub_uqg  ; Untyped                                                                                                                       ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:my_new_component_0|fp_mult:mult3|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_mult:man_product2_mult ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                 ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                       ;
; LPM_WIDTHA                                     ; 24           ; Signed Integer                                                                                       ;
; LPM_WIDTHB                                     ; 24           ; Signed Integer                                                                                       ;
; LPM_WIDTHP                                     ; 48           ; Signed Integer                                                                                       ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                              ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                       ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                                              ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                                       ;
; LATENCY                                        ; 0            ; Untyped                                                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                              ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                              ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                              ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                              ;
; CBXI_PARAMETER                                 ; mult_72t     ; Untyped                                                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                              ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:my_new_component_0|fp_mult:mult4|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_add_sub:exp_add_adder ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                        ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9            ; Signed Integer                                                                                                              ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                     ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                                                                                     ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                     ;
; LPM_PIPELINE           ; 1            ; Signed Integer                                                                                                              ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                     ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                     ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                     ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                     ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                          ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                     ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                     ;
; STYLE                  ; FAST         ; Untyped                                                                                                                     ;
; CBXI_PARAMETER         ; add_sub_j1j  ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                              ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:my_new_component_0|fp_mult:mult4|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_add_sub:exp_adj_adder ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                        ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 10           ; Signed Integer                                                                                                              ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                     ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                                                                                     ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                     ;
; LPM_PIPELINE           ; 0            ; Signed Integer                                                                                                              ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                     ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                     ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                     ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                     ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                          ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                     ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                     ;
; STYLE                  ; FAST         ; Untyped                                                                                                                     ;
; CBXI_PARAMETER         ; add_sub_i5h  ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                              ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:my_new_component_0|fp_mult:mult4|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_add_sub:exp_bias_subtr ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                         ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 10           ; Signed Integer                                                                                                               ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                                                                                                                      ;
; LPM_DIRECTION          ; SUB          ; Untyped                                                                                                                      ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                      ;
; LPM_PIPELINE           ; 0            ; Signed Integer                                                                                                               ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                      ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                      ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                      ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                      ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                      ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                           ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                      ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                      ;
; STYLE                  ; FAST         ; Untyped                                                                                                                      ;
; CBXI_PARAMETER         ; add_sub_0lg  ; Untyped                                                                                                                      ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                               ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:my_new_component_0|fp_mult:mult4|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_add_sub:man_round_adder ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                          ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 25           ; Signed Integer                                                                                                                ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                       ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                                                                                       ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                       ;
; LPM_PIPELINE           ; 0            ; Signed Integer                                                                                                                ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                       ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                       ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                       ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                       ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                       ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                            ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                       ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                       ;
; STYLE                  ; FAST         ; Untyped                                                                                                                       ;
; CBXI_PARAMETER         ; add_sub_uqg  ; Untyped                                                                                                                       ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:my_new_component_0|fp_mult:mult4|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_mult:man_product2_mult ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                 ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                       ;
; LPM_WIDTHA                                     ; 24           ; Signed Integer                                                                                       ;
; LPM_WIDTHB                                     ; 24           ; Signed Integer                                                                                       ;
; LPM_WIDTHP                                     ; 48           ; Signed Integer                                                                                       ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                              ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                       ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                                              ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                                       ;
; LATENCY                                        ; 0            ; Untyped                                                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                              ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                              ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                              ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                              ;
; CBXI_PARAMETER                                 ; mult_72t     ; Untyped                                                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                              ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub1 ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                     ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9            ; Signed Integer                                                                                                           ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                  ;
; LPM_DIRECTION          ; SUB          ; Untyped                                                                                                                  ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                  ;
; LPM_PIPELINE           ; 0            ; Signed Integer                                                                                                           ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                  ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                  ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                  ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                  ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                       ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                  ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                  ;
; STYLE                  ; FAST         ; Untyped                                                                                                                  ;
; CBXI_PARAMETER         ; add_sub_lcg  ; Untyped                                                                                                                  ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                           ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub2 ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                     ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9            ; Signed Integer                                                                                                           ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                  ;
; LPM_DIRECTION          ; SUB          ; Untyped                                                                                                                  ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                  ;
; LPM_PIPELINE           ; 0            ; Signed Integer                                                                                                           ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                  ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                  ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                  ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                  ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                       ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                  ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                  ;
; STYLE                  ; FAST         ; Untyped                                                                                                                  ;
; CBXI_PARAMETER         ; add_sub_lcg  ; Untyped                                                                                                                  ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                           ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub3 ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                     ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 6            ; Signed Integer                                                                                                           ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                  ;
; LPM_DIRECTION          ; SUB          ; Untyped                                                                                                                  ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                  ;
; LPM_PIPELINE           ; 0            ; Signed Integer                                                                                                           ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                  ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                  ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                  ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                  ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                       ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                  ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                  ;
; STYLE                  ; FAST         ; Untyped                                                                                                                  ;
; CBXI_PARAMETER         ; add_sub_icg  ; Untyped                                                                                                                  ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                           ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub4 ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                     ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9            ; Signed Integer                                                                                                           ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                  ;
; LPM_DIRECTION          ; ADD          ; Untyped                                                                                                                  ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                  ;
; LPM_PIPELINE           ; 0            ; Signed Integer                                                                                                           ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                  ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                  ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                  ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                  ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                       ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                  ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                  ;
; STYLE                  ; FAST         ; Untyped                                                                                                                  ;
; CBXI_PARAMETER         ; add_sub_kbg  ; Untyped                                                                                                                  ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                           ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub5 ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                     ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9            ; Signed Integer                                                                                                           ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                  ;
; LPM_DIRECTION          ; ADD          ; Untyped                                                                                                                  ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                  ;
; LPM_PIPELINE           ; 1            ; Signed Integer                                                                                                           ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                  ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                  ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                  ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                  ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                       ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                  ;
; USE_WYS                ; ON           ; Untyped                                                                                                                  ;
; STYLE                  ; FAST         ; Untyped                                                                                                                  ;
; CBXI_PARAMETER         ; add_sub_adj  ; Untyped                                                                                                                  ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                           ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub6 ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                     ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9            ; Signed Integer                                                                                                           ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                  ;
; LPM_DIRECTION          ; ADD          ; Untyped                                                                                                                  ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                  ;
; LPM_PIPELINE           ; 0            ; Signed Integer                                                                                                           ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                  ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                  ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                  ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                  ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                       ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                  ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                  ;
; STYLE                  ; FAST         ; Untyped                                                                                                                  ;
; CBXI_PARAMETER         ; add_sub_kbg  ; Untyped                                                                                                                  ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                           ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_2comp_res_lower ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14           ; Signed Integer                                                                                                                      ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                             ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                                                                                             ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                             ;
; LPM_PIPELINE           ; 1            ; Signed Integer                                                                                                                      ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                             ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                             ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                             ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                             ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                             ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                  ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                             ;
; USE_WYS                ; ON           ; Untyped                                                                                                                             ;
; STYLE                  ; FAST         ; Untyped                                                                                                                             ;
; CBXI_PARAMETER         ; add_sub_pdl  ; Untyped                                                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                      ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_2comp_res_upper0 ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                 ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14           ; Signed Integer                                                                                                                       ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                              ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                                                                                              ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                              ;
; LPM_PIPELINE           ; 1            ; Signed Integer                                                                                                                       ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                              ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                              ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                              ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                              ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                   ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                              ;
; USE_WYS                ; ON           ; Untyped                                                                                                                              ;
; STYLE                  ; FAST         ; Untyped                                                                                                                              ;
; CBXI_PARAMETER         ; add_sub_uuk  ; Untyped                                                                                                                              ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                       ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_2comp_res_upper1 ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                 ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14           ; Signed Integer                                                                                                                       ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                              ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                                                                                              ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                              ;
; LPM_PIPELINE           ; 1            ; Signed Integer                                                                                                                       ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                              ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                              ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                              ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                              ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                   ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                              ;
; USE_WYS                ; ON           ; Untyped                                                                                                                              ;
; STYLE                  ; FAST         ; Untyped                                                                                                                              ;
; CBXI_PARAMETER         ; add_sub_uuk  ; Untyped                                                                                                                              ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                       ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_add_sub_lower ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                              ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14           ; Signed Integer                                                                                                                    ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                           ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                           ;
; LPM_PIPELINE           ; 1            ; Signed Integer                                                                                                                    ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                           ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                           ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                           ;
; USE_WYS                ; ON           ; Untyped                                                                                                                           ;
; STYLE                  ; FAST         ; Untyped                                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_pdl  ; Untyped                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                    ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_add_sub_upper0 ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                               ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14           ; Signed Integer                                                                                                                     ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                            ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                                                                                            ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                            ;
; LPM_PIPELINE           ; 1            ; Signed Integer                                                                                                                     ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                            ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                            ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                            ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                            ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                            ;
; USE_WYS                ; ON           ; Untyped                                                                                                                            ;
; STYLE                  ; FAST         ; Untyped                                                                                                                            ;
; CBXI_PARAMETER         ; add_sub_uuk  ; Untyped                                                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                     ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_add_sub_upper1 ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                               ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14           ; Signed Integer                                                                                                                     ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                            ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                                                                                            ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                            ;
; LPM_PIPELINE           ; 1            ; Signed Integer                                                                                                                     ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                            ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                            ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                            ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                            ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                            ;
; USE_WYS                ; ON           ; Untyped                                                                                                                            ;
; STYLE                  ; FAST         ; Untyped                                                                                                                            ;
; CBXI_PARAMETER         ; add_sub_uuk  ; Untyped                                                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                     ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_res_rounding_add_sub_lower ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                           ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 13           ; Signed Integer                                                                                                                                 ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                                        ;
; LPM_DIRECTION          ; ADD          ; Untyped                                                                                                                                        ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                                        ;
; LPM_PIPELINE           ; 0            ; Signed Integer                                                                                                                                 ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                                        ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                                        ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                                        ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                                        ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                             ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                        ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                                        ;
; STYLE                  ; FAST         ; Untyped                                                                                                                                        ;
; CBXI_PARAMETER         ; add_sub_qrg  ; Untyped                                                                                                                                        ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                 ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_res_rounding_add_sub_upper1 ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                            ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 13           ; Signed Integer                                                                                                                                  ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                                         ;
; LPM_DIRECTION          ; ADD          ; Untyped                                                                                                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                                         ;
; LPM_PIPELINE           ; 0            ; Signed Integer                                                                                                                                  ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                                         ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                                         ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                                         ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                                         ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                         ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                                         ;
; STYLE                  ; FAST         ; Untyped                                                                                                                                         ;
; CBXI_PARAMETER         ; add_sub_34h  ; Untyped                                                                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                  ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_compare:trailing_zeros_limit_comparator ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                            ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 6            ; Signed Integer                                                                                                                                  ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                                         ;
; LPM_PIPELINE           ; 0            ; Signed Integer                                                                                                                                  ;
; CHAIN_SIZE             ; 8            ; Untyped                                                                                                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                                         ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                                         ;
; CASCADE_CHAIN          ; MANUAL       ; Untyped                                                                                                                                         ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                              ;
; CASCADE_CHAIN_LENGTH   ; 2            ; CASCADE_CHAIN_LENGTH                                                                                                                            ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                         ;
; CBXI_PARAMETER         ; cmpr_7rh     ; Untyped                                                                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                  ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub1 ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                     ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9            ; Signed Integer                                                                                                           ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                  ;
; LPM_DIRECTION          ; SUB          ; Untyped                                                                                                                  ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                  ;
; LPM_PIPELINE           ; 0            ; Signed Integer                                                                                                           ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                  ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                  ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                  ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                  ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                       ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                  ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                  ;
; STYLE                  ; FAST         ; Untyped                                                                                                                  ;
; CBXI_PARAMETER         ; add_sub_lcg  ; Untyped                                                                                                                  ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                           ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub2 ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                     ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9            ; Signed Integer                                                                                                           ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                  ;
; LPM_DIRECTION          ; SUB          ; Untyped                                                                                                                  ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                  ;
; LPM_PIPELINE           ; 0            ; Signed Integer                                                                                                           ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                  ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                  ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                  ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                  ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                       ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                  ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                  ;
; STYLE                  ; FAST         ; Untyped                                                                                                                  ;
; CBXI_PARAMETER         ; add_sub_lcg  ; Untyped                                                                                                                  ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                           ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub3 ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                     ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 6            ; Signed Integer                                                                                                           ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                  ;
; LPM_DIRECTION          ; SUB          ; Untyped                                                                                                                  ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                  ;
; LPM_PIPELINE           ; 0            ; Signed Integer                                                                                                           ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                  ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                  ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                  ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                  ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                       ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                  ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                  ;
; STYLE                  ; FAST         ; Untyped                                                                                                                  ;
; CBXI_PARAMETER         ; add_sub_icg  ; Untyped                                                                                                                  ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                           ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub4 ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                     ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9            ; Signed Integer                                                                                                           ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                  ;
; LPM_DIRECTION          ; ADD          ; Untyped                                                                                                                  ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                  ;
; LPM_PIPELINE           ; 0            ; Signed Integer                                                                                                           ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                  ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                  ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                  ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                  ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                       ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                  ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                  ;
; STYLE                  ; FAST         ; Untyped                                                                                                                  ;
; CBXI_PARAMETER         ; add_sub_kbg  ; Untyped                                                                                                                  ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                           ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub5 ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                     ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9            ; Signed Integer                                                                                                           ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                  ;
; LPM_DIRECTION          ; ADD          ; Untyped                                                                                                                  ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                  ;
; LPM_PIPELINE           ; 1            ; Signed Integer                                                                                                           ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                  ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                  ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                  ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                  ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                       ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                  ;
; USE_WYS                ; ON           ; Untyped                                                                                                                  ;
; STYLE                  ; FAST         ; Untyped                                                                                                                  ;
; CBXI_PARAMETER         ; add_sub_adj  ; Untyped                                                                                                                  ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                           ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub6 ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                     ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9            ; Signed Integer                                                                                                           ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                  ;
; LPM_DIRECTION          ; ADD          ; Untyped                                                                                                                  ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                  ;
; LPM_PIPELINE           ; 0            ; Signed Integer                                                                                                           ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                  ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                  ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                  ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                  ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                       ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                  ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                  ;
; STYLE                  ; FAST         ; Untyped                                                                                                                  ;
; CBXI_PARAMETER         ; add_sub_kbg  ; Untyped                                                                                                                  ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                           ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_2comp_res_lower ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14           ; Signed Integer                                                                                                                      ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                             ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                                                                                             ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                             ;
; LPM_PIPELINE           ; 1            ; Signed Integer                                                                                                                      ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                             ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                             ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                             ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                             ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                             ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                  ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                             ;
; USE_WYS                ; ON           ; Untyped                                                                                                                             ;
; STYLE                  ; FAST         ; Untyped                                                                                                                             ;
; CBXI_PARAMETER         ; add_sub_pdl  ; Untyped                                                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                      ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_2comp_res_upper0 ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                 ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14           ; Signed Integer                                                                                                                       ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                              ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                                                                                              ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                              ;
; LPM_PIPELINE           ; 1            ; Signed Integer                                                                                                                       ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                              ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                              ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                              ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                              ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                   ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                              ;
; USE_WYS                ; ON           ; Untyped                                                                                                                              ;
; STYLE                  ; FAST         ; Untyped                                                                                                                              ;
; CBXI_PARAMETER         ; add_sub_uuk  ; Untyped                                                                                                                              ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                       ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_2comp_res_upper1 ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                 ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14           ; Signed Integer                                                                                                                       ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                              ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                                                                                              ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                              ;
; LPM_PIPELINE           ; 1            ; Signed Integer                                                                                                                       ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                              ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                              ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                              ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                              ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                   ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                              ;
; USE_WYS                ; ON           ; Untyped                                                                                                                              ;
; STYLE                  ; FAST         ; Untyped                                                                                                                              ;
; CBXI_PARAMETER         ; add_sub_uuk  ; Untyped                                                                                                                              ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                       ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_add_sub_lower ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                              ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14           ; Signed Integer                                                                                                                    ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                           ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                           ;
; LPM_PIPELINE           ; 1            ; Signed Integer                                                                                                                    ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                           ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                           ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                           ;
; USE_WYS                ; ON           ; Untyped                                                                                                                           ;
; STYLE                  ; FAST         ; Untyped                                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_pdl  ; Untyped                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                    ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_add_sub_upper0 ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                               ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14           ; Signed Integer                                                                                                                     ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                            ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                                                                                            ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                            ;
; LPM_PIPELINE           ; 1            ; Signed Integer                                                                                                                     ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                            ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                            ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                            ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                            ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                            ;
; USE_WYS                ; ON           ; Untyped                                                                                                                            ;
; STYLE                  ; FAST         ; Untyped                                                                                                                            ;
; CBXI_PARAMETER         ; add_sub_uuk  ; Untyped                                                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                     ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_add_sub_upper1 ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                               ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14           ; Signed Integer                                                                                                                     ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                            ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                                                                                            ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                            ;
; LPM_PIPELINE           ; 1            ; Signed Integer                                                                                                                     ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                            ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                            ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                            ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                            ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                            ;
; USE_WYS                ; ON           ; Untyped                                                                                                                            ;
; STYLE                  ; FAST         ; Untyped                                                                                                                            ;
; CBXI_PARAMETER         ; add_sub_uuk  ; Untyped                                                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                     ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_res_rounding_add_sub_lower ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                           ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 13           ; Signed Integer                                                                                                                                 ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                                        ;
; LPM_DIRECTION          ; ADD          ; Untyped                                                                                                                                        ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                                        ;
; LPM_PIPELINE           ; 0            ; Signed Integer                                                                                                                                 ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                                        ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                                        ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                                        ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                                        ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                             ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                        ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                                        ;
; STYLE                  ; FAST         ; Untyped                                                                                                                                        ;
; CBXI_PARAMETER         ; add_sub_qrg  ; Untyped                                                                                                                                        ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                 ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_res_rounding_add_sub_upper1 ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                            ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 13           ; Signed Integer                                                                                                                                  ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                                         ;
; LPM_DIRECTION          ; ADD          ; Untyped                                                                                                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                                         ;
; LPM_PIPELINE           ; 0            ; Signed Integer                                                                                                                                  ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                                         ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                                         ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                                         ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                                         ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                         ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                                         ;
; STYLE                  ; FAST         ; Untyped                                                                                                                                         ;
; CBXI_PARAMETER         ; add_sub_34h  ; Untyped                                                                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                  ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add2|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_compare:trailing_zeros_limit_comparator ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                            ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 6            ; Signed Integer                                                                                                                                  ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                                         ;
; LPM_PIPELINE           ; 0            ; Signed Integer                                                                                                                                  ;
; CHAIN_SIZE             ; 8            ; Untyped                                                                                                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                                         ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                                         ;
; CASCADE_CHAIN          ; MANUAL       ; Untyped                                                                                                                                         ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                              ;
; CASCADE_CHAIN_LENGTH   ; 2            ; CASCADE_CHAIN_LENGTH                                                                                                                            ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                         ;
; CBXI_PARAMETER         ; cmpr_7rh     ; Untyped                                                                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                  ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub1 ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                     ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9            ; Signed Integer                                                                                                           ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                  ;
; LPM_DIRECTION          ; SUB          ; Untyped                                                                                                                  ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                  ;
; LPM_PIPELINE           ; 0            ; Signed Integer                                                                                                           ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                  ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                  ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                  ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                  ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                       ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                  ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                  ;
; STYLE                  ; FAST         ; Untyped                                                                                                                  ;
; CBXI_PARAMETER         ; add_sub_lcg  ; Untyped                                                                                                                  ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                           ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub2 ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                     ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9            ; Signed Integer                                                                                                           ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                  ;
; LPM_DIRECTION          ; SUB          ; Untyped                                                                                                                  ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                  ;
; LPM_PIPELINE           ; 0            ; Signed Integer                                                                                                           ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                  ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                  ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                  ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                  ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                       ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                  ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                  ;
; STYLE                  ; FAST         ; Untyped                                                                                                                  ;
; CBXI_PARAMETER         ; add_sub_lcg  ; Untyped                                                                                                                  ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                           ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub3 ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                     ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 6            ; Signed Integer                                                                                                           ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                  ;
; LPM_DIRECTION          ; SUB          ; Untyped                                                                                                                  ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                  ;
; LPM_PIPELINE           ; 0            ; Signed Integer                                                                                                           ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                  ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                  ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                  ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                  ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                       ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                  ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                  ;
; STYLE                  ; FAST         ; Untyped                                                                                                                  ;
; CBXI_PARAMETER         ; add_sub_icg  ; Untyped                                                                                                                  ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                           ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub4 ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                     ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9            ; Signed Integer                                                                                                           ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                  ;
; LPM_DIRECTION          ; ADD          ; Untyped                                                                                                                  ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                  ;
; LPM_PIPELINE           ; 0            ; Signed Integer                                                                                                           ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                  ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                  ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                  ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                  ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                       ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                  ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                  ;
; STYLE                  ; FAST         ; Untyped                                                                                                                  ;
; CBXI_PARAMETER         ; add_sub_kbg  ; Untyped                                                                                                                  ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                           ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub5 ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                     ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9            ; Signed Integer                                                                                                           ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                  ;
; LPM_DIRECTION          ; ADD          ; Untyped                                                                                                                  ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                  ;
; LPM_PIPELINE           ; 1            ; Signed Integer                                                                                                           ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                  ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                  ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                  ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                  ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                       ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                  ;
; USE_WYS                ; ON           ; Untyped                                                                                                                  ;
; STYLE                  ; FAST         ; Untyped                                                                                                                  ;
; CBXI_PARAMETER         ; add_sub_adj  ; Untyped                                                                                                                  ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                           ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub6 ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                     ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9            ; Signed Integer                                                                                                           ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                  ;
; LPM_DIRECTION          ; ADD          ; Untyped                                                                                                                  ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                  ;
; LPM_PIPELINE           ; 0            ; Signed Integer                                                                                                           ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                  ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                  ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                  ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                  ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                       ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                  ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                  ;
; STYLE                  ; FAST         ; Untyped                                                                                                                  ;
; CBXI_PARAMETER         ; add_sub_kbg  ; Untyped                                                                                                                  ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                           ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_2comp_res_lower ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14           ; Signed Integer                                                                                                                      ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                             ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                                                                                             ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                             ;
; LPM_PIPELINE           ; 1            ; Signed Integer                                                                                                                      ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                             ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                             ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                             ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                             ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                             ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                  ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                             ;
; USE_WYS                ; ON           ; Untyped                                                                                                                             ;
; STYLE                  ; FAST         ; Untyped                                                                                                                             ;
; CBXI_PARAMETER         ; add_sub_pdl  ; Untyped                                                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                      ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_2comp_res_upper0 ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                 ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14           ; Signed Integer                                                                                                                       ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                              ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                                                                                              ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                              ;
; LPM_PIPELINE           ; 1            ; Signed Integer                                                                                                                       ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                              ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                              ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                              ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                              ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                   ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                              ;
; USE_WYS                ; ON           ; Untyped                                                                                                                              ;
; STYLE                  ; FAST         ; Untyped                                                                                                                              ;
; CBXI_PARAMETER         ; add_sub_uuk  ; Untyped                                                                                                                              ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                       ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_2comp_res_upper1 ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                 ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14           ; Signed Integer                                                                                                                       ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                              ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                                                                                              ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                              ;
; LPM_PIPELINE           ; 1            ; Signed Integer                                                                                                                       ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                              ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                              ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                              ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                              ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                   ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                              ;
; USE_WYS                ; ON           ; Untyped                                                                                                                              ;
; STYLE                  ; FAST         ; Untyped                                                                                                                              ;
; CBXI_PARAMETER         ; add_sub_uuk  ; Untyped                                                                                                                              ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                       ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_add_sub_lower ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                              ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14           ; Signed Integer                                                                                                                    ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                           ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                           ;
; LPM_PIPELINE           ; 1            ; Signed Integer                                                                                                                    ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                           ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                           ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                           ;
; USE_WYS                ; ON           ; Untyped                                                                                                                           ;
; STYLE                  ; FAST         ; Untyped                                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_pdl  ; Untyped                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                    ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_add_sub_upper0 ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                               ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14           ; Signed Integer                                                                                                                     ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                            ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                                                                                            ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                            ;
; LPM_PIPELINE           ; 1            ; Signed Integer                                                                                                                     ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                            ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                            ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                            ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                            ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                            ;
; USE_WYS                ; ON           ; Untyped                                                                                                                            ;
; STYLE                  ; FAST         ; Untyped                                                                                                                            ;
; CBXI_PARAMETER         ; add_sub_uuk  ; Untyped                                                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                     ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_add_sub_upper1 ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                               ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14           ; Signed Integer                                                                                                                     ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                            ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                                                                                            ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                            ;
; LPM_PIPELINE           ; 1            ; Signed Integer                                                                                                                     ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                            ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                            ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                            ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                            ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                            ;
; USE_WYS                ; ON           ; Untyped                                                                                                                            ;
; STYLE                  ; FAST         ; Untyped                                                                                                                            ;
; CBXI_PARAMETER         ; add_sub_uuk  ; Untyped                                                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                     ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_res_rounding_add_sub_lower ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                           ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 13           ; Signed Integer                                                                                                                                 ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                                        ;
; LPM_DIRECTION          ; ADD          ; Untyped                                                                                                                                        ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                                        ;
; LPM_PIPELINE           ; 0            ; Signed Integer                                                                                                                                 ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                                        ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                                        ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                                        ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                                        ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                             ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                        ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                                        ;
; STYLE                  ; FAST         ; Untyped                                                                                                                                        ;
; CBXI_PARAMETER         ; add_sub_qrg  ; Untyped                                                                                                                                        ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                 ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_res_rounding_add_sub_upper1 ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                            ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 13           ; Signed Integer                                                                                                                                  ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                                         ;
; LPM_DIRECTION          ; ADD          ; Untyped                                                                                                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                                         ;
; LPM_PIPELINE           ; 0            ; Signed Integer                                                                                                                                  ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                                         ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                                         ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                                         ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                                         ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                         ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                                         ;
; STYLE                  ; FAST         ; Untyped                                                                                                                                         ;
; CBXI_PARAMETER         ; add_sub_34h  ; Untyped                                                                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                  ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_compare:trailing_zeros_limit_comparator ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                            ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 6            ; Signed Integer                                                                                                                                  ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                                         ;
; LPM_PIPELINE           ; 0            ; Signed Integer                                                                                                                                  ;
; CHAIN_SIZE             ; 8            ; Untyped                                                                                                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                                         ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                                         ;
; CASCADE_CHAIN          ; MANUAL       ; Untyped                                                                                                                                         ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                              ;
; CASCADE_CHAIN_LENGTH   ; 2            ; CASCADE_CHAIN_LENGTH                                                                                                                            ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                         ;
; CBXI_PARAMETER         ; cmpr_7rh     ; Untyped                                                                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                  ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_register_bank_a_module:design01_nios2_gen2_0_cpu_register_bank_a ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                           ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                         ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_register_bank_a_module:design01_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                         ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                         ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                         ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                         ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_register_bank_b_module:design01_nios2_gen2_0_cpu_register_bank_b ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                           ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                         ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_register_bank_b_module:design01_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                         ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                         ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                         ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                         ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_oci_debug:the_design01_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_ocimem:the_design01_nios2_gen2_0_cpu_nios2_ocimem|design01_nios2_gen2_0_cpu_ociram_sp_ram_module:design01_nios2_gen2_0_cpu_ociram_sp_ram ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                                                                   ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_ocimem:the_design01_nios2_gen2_0_cpu_nios2_ocimem|design01_nios2_gen2_0_cpu_ociram_sp_ram_module:design01_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                                                          ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                                                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_ac71      ; Untyped                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper|design01_nios2_gen2_0_cpu_debug_slave_tck:the_design01_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper|design01_nios2_gen2_0_cpu_debug_slave_tck:the_design01_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper|design01_nios2_gen2_0_cpu_debug_slave_sysclk:the_design01_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper|design01_nios2_gen2_0_cpu_debug_slave_sysclk:the_design01_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:design01_nios2_gen2_0_cpu_debug_slave_phy ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                                                  ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                                                  ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                                                  ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                                                  ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: design01_onchip_memory2_0:onchip_memory2_0 ;
+----------------+-------------------------------+----------------------------------------+
; Parameter Name ; Value                         ; Type                                   ;
+----------------+-------------------------------+----------------------------------------+
; INIT_FILE      ; design01_onchip_memory2_0.hex ; String                                 ;
+----------------+-------------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: design01_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+-------------------------------+----------------------------------------------+
; Parameter Name                     ; Value                         ; Type                                         ;
+------------------------------------+-------------------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                                      ;
; OPERATION_MODE                     ; SINGLE_PORT                   ; Untyped                                      ;
; WIDTH_A                            ; 32                            ; Signed Integer                               ;
; WIDTHAD_A                          ; 13                            ; Signed Integer                               ;
; NUMWORDS_A                         ; 8192                          ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                                      ;
; WIDTH_B                            ; 1                             ; Untyped                                      ;
; WIDTHAD_B                          ; 1                             ; Untyped                                      ;
; NUMWORDS_B                         ; 1                             ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 4                             ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                                      ;
; BYTE_SIZE                          ; 8                             ; Signed Integer                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                     ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                                      ;
; INIT_FILE                          ; design01_onchip_memory2_0.hex ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 8192                          ; Signed Integer                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                        ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                        ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_u4h1               ; Untyped                                      ;
+------------------------------------+-------------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                    ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 17    ; Signed Integer                                                                                                          ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                          ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                          ;
; UAV_ADDRESS_W               ; 17    ; Signed Integer                                                                                                          ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                          ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                          ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                          ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                          ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                          ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                          ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                          ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                          ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                          ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                          ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                          ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                          ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                           ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 17    ; Signed Integer                                                                                                                 ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                 ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                 ;
; UAV_ADDRESS_W               ; 17    ; Signed Integer                                                                                                                 ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                 ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                 ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                 ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                 ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                 ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                 ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                 ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                 ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                 ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                 ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                 ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                 ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                           ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                           ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                           ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:my_new_component_0_avalon_slave_0_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 5     ; Signed Integer                                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                          ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                          ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                          ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                           ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 13    ; Signed Integer                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                 ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                 ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                 ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 73    ; Signed Integer                                                                                                  ;
; PKT_QOS_L                 ; 73    ; Signed Integer                                                                                                  ;
; PKT_DATA_SIDEBAND_H       ; 71    ; Signed Integer                                                                                                  ;
; PKT_DATA_SIDEBAND_L       ; 71    ; Signed Integer                                                                                                  ;
; PKT_ADDR_SIDEBAND_H       ; 70    ; Signed Integer                                                                                                  ;
; PKT_ADDR_SIDEBAND_L       ; 70    ; Signed Integer                                                                                                  ;
; PKT_CACHE_H               ; 85    ; Signed Integer                                                                                                  ;
; PKT_CACHE_L               ; 82    ; Signed Integer                                                                                                  ;
; PKT_THREAD_ID_H           ; 78    ; Signed Integer                                                                                                  ;
; PKT_THREAD_ID_L           ; 78    ; Signed Integer                                                                                                  ;
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_H          ; 81    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_L          ; 79    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                  ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                  ;
; PKT_BURST_TYPE_H          ; 69    ; Signed Integer                                                                                                  ;
; PKT_BURST_TYPE_L          ; 68    ; Signed Integer                                                                                                  ;
; PKT_TRANS_EXCLUSIVE       ; 58    ; Signed Integer                                                                                                  ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                  ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                  ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                  ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_H             ; 77    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 86    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 87    ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 88    ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 90    ; Signed Integer                                                                                                  ;
; ST_DATA_W                 ; 91    ; Signed Integer                                                                                                  ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                  ;
; ID                        ; 0     ; Signed Integer                                                                                                  ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                  ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                  ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                  ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                  ;
; PKT_ADDR_W                ; 17    ; Signed Integer                                                                                                  ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 73    ; Signed Integer                                                                                                         ;
; PKT_QOS_L                 ; 73    ; Signed Integer                                                                                                         ;
; PKT_DATA_SIDEBAND_H       ; 71    ; Signed Integer                                                                                                         ;
; PKT_DATA_SIDEBAND_L       ; 71    ; Signed Integer                                                                                                         ;
; PKT_ADDR_SIDEBAND_H       ; 70    ; Signed Integer                                                                                                         ;
; PKT_ADDR_SIDEBAND_L       ; 70    ; Signed Integer                                                                                                         ;
; PKT_CACHE_H               ; 85    ; Signed Integer                                                                                                         ;
; PKT_CACHE_L               ; 82    ; Signed Integer                                                                                                         ;
; PKT_THREAD_ID_H           ; 78    ; Signed Integer                                                                                                         ;
; PKT_THREAD_ID_L           ; 78    ; Signed Integer                                                                                                         ;
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_H          ; 81    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_L          ; 79    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                         ;
; PKT_BURST_TYPE_H          ; 69    ; Signed Integer                                                                                                         ;
; PKT_BURST_TYPE_L          ; 68    ; Signed Integer                                                                                                         ;
; PKT_TRANS_EXCLUSIVE       ; 58    ; Signed Integer                                                                                                         ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                         ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 77    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 86    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 87    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 88    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 90    ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 91    ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                         ;
; ID                        ; 1     ; Signed Integer                                                                                                         ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                         ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                         ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                         ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                         ;
; PKT_ADDR_W                ; 17    ; Signed Integer                                                                                                         ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                      ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                      ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                      ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 77    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_H          ; 81    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_L          ; 79    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 87    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 86    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 88    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 90    ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 91    ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                      ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                      ;
; FIFO_DATA_W               ; 92    ; Signed Integer                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 92    ; Signed Integer                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                 ;
; DATA_WIDTH          ; 92    ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_new_component_0_avalon_slave_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                          ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                          ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 77    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_H          ; 81    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_L          ; 79    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 87    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 86    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 88    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 90    ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 91    ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                          ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                          ;
; FIFO_DATA_W               ; 92    ; Signed Integer                                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_new_component_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_new_component_0_avalon_slave_0_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 92    ; Signed Integer                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                     ;
; DATA_WIDTH          ; 92    ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                     ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                     ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                     ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_H             ; 77    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_H          ; 81    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_L          ; 79    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 87    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 86    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 88    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 90    ; Signed Integer                                                                                                     ;
; ST_DATA_W                 ; 91    ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                     ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                     ;
; FIFO_DATA_W               ; 92    ; Signed Integer                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 92    ; Signed Integer                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                ;
; DATA_WIDTH          ; 92    ; Signed Integer                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                            ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                            ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                            ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                            ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                            ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_H             ; 77    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_H          ; 81    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_L          ; 79    ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 87    ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 86    ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 88    ; Signed Integer                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 90    ; Signed Integer                                                                                            ;
; ST_DATA_W                 ; 91    ; Signed Integer                                                                                            ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                            ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                            ;
; FIFO_DATA_W               ; 92    ; Signed Integer                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 92    ; Signed Integer                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                       ;
; DATA_WIDTH          ; 92    ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_router:router|design01_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 3     ; Signed Integer                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_router:router_001|design01_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 3     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_router_002:router_002|design01_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_router_002:router_003|design01_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_router_002:router_004|design01_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_router_002:router_005|design01_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                               ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                     ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                   ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                         ;
; SCHEME         ; round-robin ; String                                                                                                                                 ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                         ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                   ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                         ;
; SCHEME         ; round-robin ; String                                                                                                                                 ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                         ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                   ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                         ;
; SCHEME         ; round-robin ; String                                                                                                                                 ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                         ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                    ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4      ; Signed Integer                                                                                                                          ;
; SCHEME         ; no-arb ; String                                                                                                                                  ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                          ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                        ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4      ; Signed Integer                                                                                                                              ;
; SCHEME         ; no-arb ; String                                                                                                                                      ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                              ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------+
; Parameter Name            ; Value    ; Type                                         ;
+---------------------------+----------+----------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                               ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                               ;
+---------------------------+----------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|altshift_taps:input_is_infinite_dffe1_rtl_0 ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                      ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                   ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                   ;
; TAP_DISTANCE   ; 6              ; Untyped                                                                                                                                                   ;
; WIDTH          ; 9              ; Untyped                                                                                                                                                   ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                   ;
; CBXI_PARAMETER ; shift_taps_15m ; Untyped                                                                                                                                                   ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0 ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                           ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                        ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                        ;
; TAP_DISTANCE   ; 5              ; Untyped                                                                                                                                                        ;
; WIDTH          ; 7              ; Untyped                                                                                                                                                        ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                        ;
; CBXI_PARAMETER ; shift_taps_u4m ; Untyped                                                                                                                                                        ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0 ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                         ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                      ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                      ;
; TAP_DISTANCE   ; 3              ; Untyped                                                                                                                                                      ;
; WIDTH          ; 48             ; Untyped                                                                                                                                                      ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                      ;
; CBXI_PARAMETER ; shift_taps_h6m ; Untyped                                                                                                                                                      ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                               ;
+----------------------------+---------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                         ;
+----------------------------+---------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                             ;
; Entity Instance            ; design01_jtag_uart_0:jtag_uart_0|design01_jtag_uart_0_scfifo_w:the_design01_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                  ;
;     -- lpm_width           ; 8                                                                                                             ;
;     -- LPM_NUMWORDS        ; 64                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                           ;
;     -- USE_EAB             ; ON                                                                                                            ;
; Entity Instance            ; design01_jtag_uart_0:jtag_uart_0|design01_jtag_uart_0_scfifo_r:the_design01_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                  ;
;     -- lpm_width           ; 8                                                                                                             ;
;     -- LPM_NUMWORDS        ; 64                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                           ;
;     -- USE_EAB             ; ON                                                                                                            ;
+----------------------------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                                  ;
+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                                   ;
+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 4                                                                                                                       ;
; Entity Instance                       ; top:my_new_component_0|fp_mult:mult1|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_mult:man_product2_mult ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                      ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                      ;
;     -- LPM_WIDTHP                     ; 48                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                      ;
; Entity Instance                       ; top:my_new_component_0|fp_mult:mult2|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_mult:man_product2_mult ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                      ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                      ;
;     -- LPM_WIDTHP                     ; 48                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                      ;
; Entity Instance                       ; top:my_new_component_0|fp_mult:mult3|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_mult:man_product2_mult ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                      ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                      ;
;     -- LPM_WIDTHP                     ; 48                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                      ;
; Entity Instance                       ; top:my_new_component_0|fp_mult:mult4|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_mult:man_product2_mult ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                      ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                      ;
;     -- LPM_WIDTHP                     ; 48                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                      ;
+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                                                                                                                                                                                                                                               ;
; Entity Instance                           ; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_register_bank_a_module:design01_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_register_bank_b_module:design01_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_ocimem:the_design01_nios2_gen2_0_cpu_nios2_ocimem|design01_nios2_gen2_0_cpu_ociram_sp_ram_module:design01_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; design01_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                            ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                                                                          ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                           ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 3                                                                                                                                               ;
; Entity Instance            ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|altshift_taps:input_is_infinite_dffe1_rtl_0      ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                               ;
;     -- TAP_DISTANCE        ; 6                                                                                                                                               ;
;     -- WIDTH               ; 9                                                                                                                                               ;
; Entity Instance            ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                               ;
;     -- TAP_DISTANCE        ; 5                                                                                                                                               ;
;     -- WIDTH               ; 7                                                                                                                                               ;
; Entity Instance            ; top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0   ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                               ;
;     -- TAP_DISTANCE        ; 3                                                                                                                                               ;
;     -- WIDTH               ; 48                                                                                                                                              ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                             ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                        ;
+----------+-------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller" ;
+----------------+-------+----------+--------------------------------+
; Port           ; Type  ; Severity ; Details                        ;
+----------------+-------+----------+--------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                   ;
; reset_in1      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                   ;
; reset_in2      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                   ;
; reset_in3      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                   ;
; reset_in4      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                   ;
; reset_in5      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                   ;
; reset_in6      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                   ;
; reset_in7      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                   ;
; reset_in8      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                   ;
; reset_in9      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                   ;
; reset_in10     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                   ;
; reset_in11     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                   ;
; reset_in12     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                   ;
; reset_in13     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                   ;
; reset_in14     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                   ;
; reset_in15     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                   ;
+----------------+-------+----------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                          ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; b[7..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                     ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                           ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                      ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_router_002:router_002|design01_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_router:router|design01_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                      ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                   ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                    ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                           ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                      ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                    ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                               ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:my_new_component_0_avalon_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                 ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:my_new_component_0_avalon_slave_0_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                         ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                    ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                     ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                       ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                 ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                   ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                              ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                            ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:my_new_component_0_avalon_slave_0_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                             ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                           ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                           ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                           ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                         ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                    ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                    ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                    ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "design01_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+--------------------------------------------+
; Port   ; Type  ; Severity ; Details                                    ;
+--------+-------+----------+--------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                               ;
+--------+-------+----------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:design01_nios2_gen2_0_cpu_debug_slave_phy" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                          ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                         ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                         ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                         ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                         ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                         ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                         ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                         ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                         ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                         ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                         ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                         ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                         ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                         ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                         ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                         ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                         ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                         ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                         ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                         ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                         ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper|design01_nios2_gen2_0_cpu_debug_slave_sysclk:the_design01_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper|design01_nios2_gen2_0_cpu_debug_slave_sysclk:the_design01_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_oci_pib:the_design01_nios2_gen2_0_cpu_nios2_oci_pib" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                            ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_oci_fifo:the_design01_nios2_gen2_0_cpu_nios2_oci_fifo|design01_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_design01_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                 ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_oci_dtrace:the_design01_nios2_gen2_0_cpu_nios2_oci_dtrace|design01_nios2_gen2_0_cpu_nios2_oci_td_mode:design01_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                               ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                   ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_oci_itrace:the_design01_nios2_gen2_0_cpu_nios2_oci_itrace" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                  ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                      ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_oci_dbrk:the_design01_nios2_gen2_0_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                     ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                         ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_oci_xbrk:the_design01_nios2_gen2_0_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                     ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                         ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_oci_debug:the_design01_nios2_gen2_0_cpu_nios2_oci_debug" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                         ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; oci_ienable[31..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                             ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_test_bench:the_design01_nios2_gen2_0_cpu_test_bench" ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                              ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                  ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "design01_nios2_gen2_0:nios2_gen2_0"                                                                ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; debug_reset_request ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dummy_ci_port       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "top:my_new_component_0|fp_add:add3" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; aclr ; Input ; Info     ; Stuck at GND                         ;
+------+-------+----------+--------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "top:my_new_component_0|fp_add:add2" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; aclr ; Input ; Info     ; Stuck at GND                         ;
+------+-------+----------+--------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "top:my_new_component_0|fp_add:add1" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; aclr ; Input ; Info     ; Stuck at GND                         ;
+------+-------+----------+--------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "top:my_new_component_0|fp_mult:mult4" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; aclr ; Input ; Info     ; Stuck at GND                           ;
+------+-------+----------+----------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "top:my_new_component_0|fp_mult:mult3" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; aclr ; Input ; Info     ; Stuck at GND                           ;
+------+-------+----------+----------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "top:my_new_component_0|fp_mult:mult2" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; aclr ; Input ; Info     ; Stuck at GND                           ;
+------+-------+----------+----------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "top:my_new_component_0|fp_mult:mult1" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; aclr ; Input ; Info     ; Stuck at GND                           ;
+------+-------+----------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "design01_jtag_uart_0:jtag_uart_0"                                                                                 ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 56                          ;
; cycloneiii_ff         ; 3712                        ;
;     CLR               ; 260                         ;
;     CLR SCLR          ; 1                           ;
;     CLR SCLR SLD      ; 47                          ;
;     CLR SLD           ; 75                          ;
;     ENA               ; 1223                        ;
;     ENA CLR           ; 170                         ;
;     ENA CLR SCLR      ; 3                           ;
;     ENA CLR SLD       ; 8                           ;
;     ENA SLD           ; 10                          ;
;     SCLR              ; 18                          ;
;     SLD               ; 103                         ;
;     plain             ; 1794                        ;
; cycloneiii_lcell_comb ; 5620                        ;
;     arith             ; 946                         ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 326                         ;
;         3 data inputs ; 617                         ;
;     normal            ; 4674                        ;
;         0 data inputs ; 42                          ;
;         1 data inputs ; 67                          ;
;         2 data inputs ; 383                         ;
;         3 data inputs ; 1263                        ;
;         4 data inputs ; 2919                        ;
; cycloneiii_mac_mult   ; 16                          ;
; cycloneiii_mac_out    ; 16                          ;
; cycloneiii_ram_block  ; 208                         ;
;                       ;                             ;
; Max LUT depth         ; 12.00                       ;
; Average LUT depth     ; 4.05                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:23     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Fri May  4 00:02:55 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off platform01 -c platform01
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file design01/synthesis/design01.vhd
    Info (12022): Found design unit 1: design01-rtl File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/design01.vhd Line: 16
    Info (12023): Found entity 1: design01 File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/design01.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file design01/synthesis/submodules/top.vhd
    Info (12022): Found design unit 1: top-arch File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/top.vhd Line: 18
    Info (12023): Found entity 1: top File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/top.vhd Line: 7
Info (12021): Found 1 design units, including 0 entities, in source file design01/synthesis/submodules/headers.vhd
    Info (12022): Found design unit 1: headers File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/headers.vhd Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file design01/synthesis/submodules/design01_onchip_memory2_0.v
    Info (12023): Found entity 1: design01_onchip_memory2_0 File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file design01/synthesis/submodules/design01_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: design01_nios2_gen2_0_cpu_test_bench File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: design01_nios2_gen2_0_cpu_debug_slave_wrapper File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: design01_nios2_gen2_0_cpu_debug_slave_tck File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: design01_nios2_gen2_0_cpu_debug_slave_sysclk File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 21 design units, including 21 entities, in source file design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: design01_nios2_gen2_0_cpu_register_bank_a_module File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: design01_nios2_gen2_0_cpu_register_bank_b_module File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v Line: 87
    Info (12023): Found entity 3: design01_nios2_gen2_0_cpu_nios2_oci_debug File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v Line: 153
    Info (12023): Found entity 4: design01_nios2_gen2_0_cpu_nios2_oci_break File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v Line: 295
    Info (12023): Found entity 5: design01_nios2_gen2_0_cpu_nios2_oci_xbrk File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v Line: 588
    Info (12023): Found entity 6: design01_nios2_gen2_0_cpu_nios2_oci_dbrk File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v Line: 795
    Info (12023): Found entity 7: design01_nios2_gen2_0_cpu_nios2_oci_itrace File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v Line: 982
    Info (12023): Found entity 8: design01_nios2_gen2_0_cpu_nios2_oci_td_mode File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v Line: 1115
    Info (12023): Found entity 9: design01_nios2_gen2_0_cpu_nios2_oci_dtrace File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v Line: 1183
    Info (12023): Found entity 10: design01_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v Line: 1265
    Info (12023): Found entity 11: design01_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v Line: 1337
    Info (12023): Found entity 12: design01_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v Line: 1380
    Info (12023): Found entity 13: design01_nios2_gen2_0_cpu_nios2_oci_fifo File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v Line: 1427
    Info (12023): Found entity 14: design01_nios2_gen2_0_cpu_nios2_oci_pib File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v Line: 1913
    Info (12023): Found entity 15: design01_nios2_gen2_0_cpu_nios2_oci_im File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v Line: 1936
    Info (12023): Found entity 16: design01_nios2_gen2_0_cpu_nios2_performance_monitors File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v Line: 2006
    Info (12023): Found entity 17: design01_nios2_gen2_0_cpu_nios2_avalon_reg File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v Line: 2023
    Info (12023): Found entity 18: design01_nios2_gen2_0_cpu_ociram_sp_ram_module File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v Line: 2116
    Info (12023): Found entity 19: design01_nios2_gen2_0_cpu_nios2_ocimem File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v Line: 2181
    Info (12023): Found entity 20: design01_nios2_gen2_0_cpu_nios2_oci File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v Line: 2362
    Info (12023): Found entity 21: design01_nios2_gen2_0_cpu File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file design01/synthesis/submodules/design01_nios2_gen2_0.v
    Info (12023): Found entity 1: design01_nios2_gen2_0 File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file design01/synthesis/submodules/design01_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: design01_mm_interconnect_0_rsp_mux File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file design01/synthesis/submodules/design01_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: design01_mm_interconnect_0_rsp_demux File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file design01/synthesis/submodules/design01_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: design01_mm_interconnect_0_router_002_default_decode File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: design01_mm_interconnect_0_router_002 File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file design01/synthesis/submodules/design01_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: design01_mm_interconnect_0_router_default_decode File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: design01_mm_interconnect_0_router File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file design01/synthesis/submodules/design01_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: design01_mm_interconnect_0_cmd_mux File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file design01/synthesis/submodules/design01_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: design01_mm_interconnect_0_cmd_demux File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file design01/synthesis/submodules/design01_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: design01_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file design01/synthesis/submodules/design01_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: design01_mm_interconnect_0_avalon_st_adapter File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file design01/synthesis/submodules/design01_mm_interconnect_0.v
    Info (12023): Found entity 1: design01_mm_interconnect_0 File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_mm_interconnect_0.v Line: 9
Info (12021): Found 5 design units, including 5 entities, in source file design01/synthesis/submodules/design01_jtag_uart_0.v
    Info (12023): Found entity 1: design01_jtag_uart_0_sim_scfifo_w File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: design01_jtag_uart_0_scfifo_w File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: design01_jtag_uart_0_sim_scfifo_r File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: design01_jtag_uart_0_scfifo_r File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: design01_jtag_uart_0 File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_jtag_uart_0.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file design01/synthesis/submodules/design01_irq_mapper.sv
    Info (12023): Found entity 1: design01_irq_mapper File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file design01/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file design01/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file design01/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file design01/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file design01/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file design01/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file design01/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 2 design units, including 2 entities, in source file design01/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file design01/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 44 design units, including 22 entities, in source file fp_add.vhd
    Info (12022): Found design unit 1: fp_add_altbarrel_shift_35e-RTL File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 59
    Info (12022): Found design unit 2: fp_add_altbarrel_shift_olb-RTL File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 314
    Info (12022): Found design unit 3: fp_add_altpriority_encoder_3e8-RTL File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 557
    Info (12022): Found design unit 4: fp_add_altpriority_encoder_6e8-RTL File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 579
    Info (12022): Found design unit 5: fp_add_altpriority_encoder_be8-RTL File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 633
    Info (12022): Found design unit 6: fp_add_altpriority_encoder_3v7-RTL File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 704
    Info (12022): Found design unit 7: fp_add_altpriority_encoder_6v7-RTL File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 724
    Info (12022): Found design unit 8: fp_add_altpriority_encoder_bv7-RTL File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 781
    Info (12022): Found design unit 9: fp_add_altpriority_encoder_r08-RTL File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 844
    Info (12022): Found design unit 10: fp_add_altpriority_encoder_rf8-RTL File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 912
    Info (12022): Found design unit 11: fp_add_altpriority_encoder_qb6-RTL File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 971
    Info (12022): Found design unit 12: fp_add_altpriority_encoder_nh8-RTL File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 1055
    Info (12022): Found design unit 13: fp_add_altpriority_encoder_qh8-RTL File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 1081
    Info (12022): Found design unit 14: fp_add_altpriority_encoder_vh8-RTL File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 1135
    Info (12022): Found design unit 15: fp_add_altpriority_encoder_fj8-RTL File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 1195
    Info (12022): Found design unit 16: fp_add_altpriority_encoder_n28-RTL File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 1270
    Info (12022): Found design unit 17: fp_add_altpriority_encoder_q28-RTL File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 1294
    Info (12022): Found design unit 18: fp_add_altpriority_encoder_v28-RTL File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 1351
    Info (12022): Found design unit 19: fp_add_altpriority_encoder_f48-RTL File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 1414
    Info (12022): Found design unit 20: fp_add_altpriority_encoder_e48-RTL File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 1477
    Info (12022): Found design unit 21: fp_add_altfp_add_sub_7jj-RTL File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 1546
    Info (12022): Found design unit 22: fp_add-RTL File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 4772
    Info (12023): Found entity 1: fp_add_altbarrel_shift_35e File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 47
    Info (12023): Found entity 2: fp_add_altbarrel_shift_olb File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 305
    Info (12023): Found entity 3: fp_add_altpriority_encoder_3e8 File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 548
    Info (12023): Found entity 4: fp_add_altpriority_encoder_6e8 File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 570
    Info (12023): Found entity 5: fp_add_altpriority_encoder_be8 File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 624
    Info (12023): Found entity 6: fp_add_altpriority_encoder_3v7 File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 696
    Info (12023): Found entity 7: fp_add_altpriority_encoder_6v7 File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 716
    Info (12023): Found entity 8: fp_add_altpriority_encoder_bv7 File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 773
    Info (12023): Found entity 9: fp_add_altpriority_encoder_r08 File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 836
    Info (12023): Found entity 10: fp_add_altpriority_encoder_rf8 File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 903
    Info (12023): Found entity 11: fp_add_altpriority_encoder_qb6 File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 963
    Info (12023): Found entity 12: fp_add_altpriority_encoder_nh8 File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 1046
    Info (12023): Found entity 13: fp_add_altpriority_encoder_qh8 File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 1072
    Info (12023): Found entity 14: fp_add_altpriority_encoder_vh8 File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 1126
    Info (12023): Found entity 15: fp_add_altpriority_encoder_fj8 File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 1186
    Info (12023): Found entity 16: fp_add_altpriority_encoder_n28 File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 1262
    Info (12023): Found entity 17: fp_add_altpriority_encoder_q28 File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 1286
    Info (12023): Found entity 18: fp_add_altpriority_encoder_v28 File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 1343
    Info (12023): Found entity 19: fp_add_altpriority_encoder_f48 File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 1406
    Info (12023): Found entity 20: fp_add_altpriority_encoder_e48 File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 1469
    Info (12023): Found entity 21: fp_add_altfp_add_sub_7jj File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 1535
    Info (12023): Found entity 22: fp_add File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 4760
Info (12021): Found 4 design units, including 2 entities, in source file fp_mult.vhd
    Info (12022): Found design unit 1: fp_mult_altfp_mult_v9o-RTL File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_mult.vhd Line: 57
    Info (12022): Found design unit 2: fp_mult-RTL File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_mult.vhd Line: 1433
    Info (12023): Found entity 1: fp_mult_altfp_mult_v9o File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_mult.vhd Line: 46
    Info (12023): Found entity 2: fp_mult File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_mult.vhd Line: 1421
Info (12127): Elaborating entity "design01" for the top level hierarchy
Info (12128): Elaborating entity "design01_jtag_uart_0" for hierarchy "design01_jtag_uart_0:jtag_uart_0" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/design01.vhd Line: 262
Info (12128): Elaborating entity "design01_jtag_uart_0_scfifo_w" for hierarchy "design01_jtag_uart_0:jtag_uart_0|design01_jtag_uart_0_scfifo_w:the_design01_jtag_uart_0_scfifo_w" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_jtag_uart_0.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "design01_jtag_uart_0:jtag_uart_0|design01_jtag_uart_0_scfifo_w:the_design01_jtag_uart_0_scfifo_w|scfifo:wfifo" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_jtag_uart_0.v Line: 139
Info (12130): Elaborated megafunction instantiation "design01_jtag_uart_0:jtag_uart_0|design01_jtag_uart_0_scfifo_w:the_design01_jtag_uart_0_scfifo_w|scfifo:wfifo" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_jtag_uart_0.v Line: 139
Info (12133): Instantiated megafunction "design01_jtag_uart_0:jtag_uart_0|design01_jtag_uart_0_scfifo_w:the_design01_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_jtag_uart_0.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21 File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/db/scfifo_jr21.tdf Line: 24
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "design01_jtag_uart_0:jtag_uart_0|design01_jtag_uart_0_scfifo_w:the_design01_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated" File: /home/vipinsoni/intelFPGA_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf
    Info (12023): Found entity 1: a_dpfifo_l011 File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/db/a_dpfifo_l011.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_l011" for hierarchy "design01_jtag_uart_0:jtag_uart_0|design01_jtag_uart_0_scfifo_w:the_design01_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/db/scfifo_jr21.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "design01_jtag_uart_0:jtag_uart_0|design01_jtag_uart_0_scfifo_w:the_design01_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/db/a_dpfifo_l011.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7 File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/db/cntr_do7.tdf Line: 25
Info (12128): Elaborating entity "cntr_do7" for hierarchy "design01_jtag_uart_0:jtag_uart_0|design01_jtag_uart_0_scfifo_w:the_design01_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf
    Info (12023): Found entity 1: altsyncram_nio1 File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/db/altsyncram_nio1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_nio1" for hierarchy "design01_jtag_uart_0:jtag_uart_0|design01_jtag_uart_0_scfifo_w:the_design01_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/db/a_dpfifo_l011.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/db/cntr_1ob.tdf Line: 25
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "design01_jtag_uart_0:jtag_uart_0|design01_jtag_uart_0_scfifo_w:the_design01_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/db/a_dpfifo_l011.tdf Line: 44
Info (12128): Elaborating entity "design01_jtag_uart_0_scfifo_r" for hierarchy "design01_jtag_uart_0:jtag_uart_0|design01_jtag_uart_0_scfifo_r:the_design01_jtag_uart_0_scfifo_r" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_jtag_uart_0.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "design01_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_jtag_uart_0.v Line: 569
Info (12130): Elaborated megafunction instantiation "design01_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_jtag_uart_0.v Line: 569
Info (12133): Instantiated megafunction "design01_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_jtag_uart_0.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "altera_sld_agent_endpoint" for hierarchy "design01_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst" File: /home/vipinsoni/intelFPGA_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12131): Elaborated megafunction instantiation "design01_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst", which is child of megafunction instantiation "design01_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic" File: /home/vipinsoni/intelFPGA_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12128): Elaborating entity "altera_fabric_endpoint" for hierarchy "design01_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep" File: /home/vipinsoni/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 254
Info (12131): Elaborated megafunction instantiation "design01_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep", which is child of megafunction instantiation "design01_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic" File: /home/vipinsoni/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 254
Info (12128): Elaborating entity "top" for hierarchy "top:my_new_component_0" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/design01.vhd Line: 276
Info (12128): Elaborating entity "fp_mult" for hierarchy "top:my_new_component_0|fp_mult:mult1" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/top.vhd Line: 96
Info (12128): Elaborating entity "fp_mult_altfp_mult_v9o" for hierarchy "top:my_new_component_0|fp_mult:mult1|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_mult.vhd Line: 1452
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "top:my_new_component_0|fp_mult:mult1|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_add_sub:exp_add_adder" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_mult.vhd Line: 1293
Info (12130): Elaborated megafunction instantiation "top:my_new_component_0|fp_mult:mult1|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_add_sub:exp_add_adder" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_mult.vhd Line: 1293
Info (12133): Instantiated megafunction "top:my_new_component_0|fp_mult:mult1|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_add_sub:exp_add_adder" with the following parameter: File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_mult.vhd Line: 1293
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_WIDTH" = "9"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_j1j.tdf
    Info (12023): Found entity 1: add_sub_j1j File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/db/add_sub_j1j.tdf Line: 22
Info (12128): Elaborating entity "add_sub_j1j" for hierarchy "top:my_new_component_0|fp_mult:mult1|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_add_sub:exp_add_adder|add_sub_j1j:auto_generated" File: /home/vipinsoni/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "top:my_new_component_0|fp_mult:mult1|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_add_sub:exp_adj_adder" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_mult.vhd Line: 1324
Info (12130): Elaborated megafunction instantiation "top:my_new_component_0|fp_mult:mult1|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_add_sub:exp_adj_adder" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_mult.vhd Line: 1324
Info (12133): Instantiated megafunction "top:my_new_component_0|fp_mult:mult1|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_add_sub:exp_adj_adder" with the following parameter: File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_mult.vhd Line: 1324
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_WIDTH" = "10"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_i5h.tdf
    Info (12023): Found entity 1: add_sub_i5h File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/db/add_sub_i5h.tdf Line: 22
Info (12128): Elaborating entity "add_sub_i5h" for hierarchy "top:my_new_component_0|fp_mult:mult1|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_add_sub:exp_adj_adder|add_sub_i5h:auto_generated" File: /home/vipinsoni/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "top:my_new_component_0|fp_mult:mult1|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_add_sub:exp_bias_subtr" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_mult.vhd Line: 1336
Info (12130): Elaborated megafunction instantiation "top:my_new_component_0|fp_mult:mult1|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_add_sub:exp_bias_subtr" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_mult.vhd Line: 1336
Info (12133): Instantiated megafunction "top:my_new_component_0|fp_mult:mult1|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_add_sub:exp_bias_subtr" with the following parameter: File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_mult.vhd Line: 1336
    Info (12134): Parameter "LPM_DIRECTION" = "SUB"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_WIDTH" = "10"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_0lg.tdf
    Info (12023): Found entity 1: add_sub_0lg File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/db/add_sub_0lg.tdf Line: 22
Info (12128): Elaborating entity "add_sub_0lg" for hierarchy "top:my_new_component_0|fp_mult:mult1|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_add_sub:exp_bias_subtr|add_sub_0lg:auto_generated" File: /home/vipinsoni/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "top:my_new_component_0|fp_mult:mult1|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_add_sub:man_round_adder" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_mult.vhd Line: 1350
Info (12130): Elaborated megafunction instantiation "top:my_new_component_0|fp_mult:mult1|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_add_sub:man_round_adder" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_mult.vhd Line: 1350
Info (12133): Instantiated megafunction "top:my_new_component_0|fp_mult:mult1|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_add_sub:man_round_adder" with the following parameter: File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_mult.vhd Line: 1350
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_WIDTH" = "25"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_uqg.tdf
    Info (12023): Found entity 1: add_sub_uqg File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/db/add_sub_uqg.tdf Line: 22
Info (12128): Elaborating entity "add_sub_uqg" for hierarchy "top:my_new_component_0|fp_mult:mult1|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_add_sub:man_round_adder|add_sub_uqg:auto_generated" File: /home/vipinsoni/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_mult" for hierarchy "top:my_new_component_0|fp_mult:mult1|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_mult:man_product2_mult" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_mult.vhd Line: 1395
Info (12130): Elaborated megafunction instantiation "top:my_new_component_0|fp_mult:mult1|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_mult:man_product2_mult" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_mult.vhd Line: 1395
Info (12133): Instantiated megafunction "top:my_new_component_0|fp_mult:mult1|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_mult:man_product2_mult" with the following parameter: File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_mult.vhd Line: 1395
    Info (12134): Parameter "LPM_PIPELINE" = "2"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_WIDTHA" = "24"
    Info (12134): Parameter "LPM_WIDTHB" = "24"
    Info (12134): Parameter "LPM_WIDTHP" = "48"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "lpm_hint" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES"
    Info (12134): Parameter "lpm_type" = "lpm_mult"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_72t.tdf
    Info (12023): Found entity 1: mult_72t File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/db/mult_72t.tdf Line: 33
Info (12128): Elaborating entity "mult_72t" for hierarchy "top:my_new_component_0|fp_mult:mult1|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_mult:man_product2_mult|mult_72t:auto_generated" File: /home/vipinsoni/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 376
Info (12128): Elaborating entity "fp_add" for hierarchy "top:my_new_component_0|fp_add:add1" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/top.vhd Line: 101
Info (12128): Elaborating entity "fp_add_altfp_add_sub_7jj" for hierarchy "top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 4791
Info (12128): Elaborating entity "fp_add_altbarrel_shift_35e" for hierarchy "top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|fp_add_altbarrel_shift_35e:lbarrel_shift" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 3973
Info (12128): Elaborating entity "fp_add_altbarrel_shift_olb" for hierarchy "top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|fp_add_altbarrel_shift_olb:rbarrel_shift" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 3983
Info (12128): Elaborating entity "fp_add_altpriority_encoder_qb6" for hierarchy "top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|fp_add_altpriority_encoder_qb6:leading_zeroes_cnt" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 3990
Info (12128): Elaborating entity "fp_add_altpriority_encoder_r08" for hierarchy "top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|fp_add_altpriority_encoder_qb6:leading_zeroes_cnt|fp_add_altpriority_encoder_r08:altpriority_encoder7" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 998
Info (12128): Elaborating entity "fp_add_altpriority_encoder_be8" for hierarchy "top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|fp_add_altpriority_encoder_qb6:leading_zeroes_cnt|fp_add_altpriority_encoder_r08:altpriority_encoder7|fp_add_altpriority_encoder_be8:altpriority_encoder10" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 881
Info (12128): Elaborating entity "fp_add_altpriority_encoder_6e8" for hierarchy "top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|fp_add_altpriority_encoder_qb6:leading_zeroes_cnt|fp_add_altpriority_encoder_r08:altpriority_encoder7|fp_add_altpriority_encoder_be8:altpriority_encoder10|fp_add_altpriority_encoder_6e8:altpriority_encoder11" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 655
Info (12128): Elaborating entity "fp_add_altpriority_encoder_3e8" for hierarchy "top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|fp_add_altpriority_encoder_qb6:leading_zeroes_cnt|fp_add_altpriority_encoder_r08:altpriority_encoder7|fp_add_altpriority_encoder_be8:altpriority_encoder10|fp_add_altpriority_encoder_6e8:altpriority_encoder11|fp_add_altpriority_encoder_3e8:altpriority_encoder13" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 601
Info (12128): Elaborating entity "fp_add_altpriority_encoder_bv7" for hierarchy "top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|fp_add_altpriority_encoder_qb6:leading_zeroes_cnt|fp_add_altpriority_encoder_r08:altpriority_encoder7|fp_add_altpriority_encoder_bv7:altpriority_encoder9" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 887
Info (12128): Elaborating entity "fp_add_altpriority_encoder_6v7" for hierarchy "top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|fp_add_altpriority_encoder_qb6:leading_zeroes_cnt|fp_add_altpriority_encoder_r08:altpriority_encoder7|fp_add_altpriority_encoder_bv7:altpriority_encoder9|fp_add_altpriority_encoder_6v7:altpriority_encoder15" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 808
Info (12128): Elaborating entity "fp_add_altpriority_encoder_3v7" for hierarchy "top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|fp_add_altpriority_encoder_qb6:leading_zeroes_cnt|fp_add_altpriority_encoder_r08:altpriority_encoder7|fp_add_altpriority_encoder_bv7:altpriority_encoder9|fp_add_altpriority_encoder_6v7:altpriority_encoder15|fp_add_altpriority_encoder_3v7:altpriority_encoder17" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 751
Info (12128): Elaborating entity "fp_add_altpriority_encoder_rf8" for hierarchy "top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|fp_add_altpriority_encoder_qb6:leading_zeroes_cnt|fp_add_altpriority_encoder_rf8:altpriority_encoder8" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 1013
Info (12128): Elaborating entity "fp_add_altpriority_encoder_e48" for hierarchy "top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|fp_add_altpriority_encoder_e48:trailing_zeros_cnt" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 3996
Info (12128): Elaborating entity "fp_add_altpriority_encoder_fj8" for hierarchy "top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|fp_add_altpriority_encoder_e48:trailing_zeros_cnt|fp_add_altpriority_encoder_fj8:altpriority_encoder21" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 1514
Info (12128): Elaborating entity "fp_add_altpriority_encoder_vh8" for hierarchy "top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|fp_add_altpriority_encoder_e48:trailing_zeros_cnt|fp_add_altpriority_encoder_fj8:altpriority_encoder21|fp_add_altpriority_encoder_vh8:altpriority_encoder23" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 1227
Info (12128): Elaborating entity "fp_add_altpriority_encoder_qh8" for hierarchy "top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|fp_add_altpriority_encoder_e48:trailing_zeros_cnt|fp_add_altpriority_encoder_fj8:altpriority_encoder21|fp_add_altpriority_encoder_vh8:altpriority_encoder23|fp_add_altpriority_encoder_qh8:altpriority_encoder25" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 1167
Info (12128): Elaborating entity "fp_add_altpriority_encoder_nh8" for hierarchy "top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|fp_add_altpriority_encoder_e48:trailing_zeros_cnt|fp_add_altpriority_encoder_fj8:altpriority_encoder21|fp_add_altpriority_encoder_vh8:altpriority_encoder23|fp_add_altpriority_encoder_qh8:altpriority_encoder25|fp_add_altpriority_encoder_nh8:altpriority_encoder27" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 1107
Info (12128): Elaborating entity "fp_add_altpriority_encoder_f48" for hierarchy "top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|fp_add_altpriority_encoder_e48:trailing_zeros_cnt|fp_add_altpriority_encoder_f48:altpriority_encoder22" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 1520
Info (12128): Elaborating entity "fp_add_altpriority_encoder_v28" for hierarchy "top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|fp_add_altpriority_encoder_e48:trailing_zeros_cnt|fp_add_altpriority_encoder_f48:altpriority_encoder22|fp_add_altpriority_encoder_v28:altpriority_encoder30" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 1457
Info (12128): Elaborating entity "fp_add_altpriority_encoder_q28" for hierarchy "top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|fp_add_altpriority_encoder_e48:trailing_zeros_cnt|fp_add_altpriority_encoder_f48:altpriority_encoder22|fp_add_altpriority_encoder_v28:altpriority_encoder30|fp_add_altpriority_encoder_q28:altpriority_encoder32" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 1394
Info (12128): Elaborating entity "fp_add_altpriority_encoder_n28" for hierarchy "top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|fp_add_altpriority_encoder_e48:trailing_zeros_cnt|fp_add_altpriority_encoder_f48:altpriority_encoder22|fp_add_altpriority_encoder_v28:altpriority_encoder30|fp_add_altpriority_encoder_q28:altpriority_encoder32|fp_add_altpriority_encoder_n28:altpriority_encoder34" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 1331
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub1" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 4513
Info (12130): Elaborated megafunction instantiation "top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub1" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 4513
Info (12133): Instantiated megafunction "top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub1" with the following parameter: File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 4513
    Info (12134): Parameter "LPM_DIRECTION" = "SUB"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_WIDTH" = "9"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lcg.tdf
    Info (12023): Found entity 1: add_sub_lcg File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/db/add_sub_lcg.tdf Line: 22
Info (12128): Elaborating entity "add_sub_lcg" for hierarchy "top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub1|add_sub_lcg:auto_generated" File: /home/vipinsoni/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub2" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 4524
Info (12130): Elaborated megafunction instantiation "top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub2" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 4524
Info (12133): Instantiated megafunction "top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub2" with the following parameter: File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 4524
    Info (12134): Parameter "LPM_DIRECTION" = "SUB"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_WIDTH" = "9"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub3" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 4535
Info (12130): Elaborated megafunction instantiation "top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub3" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 4535
Info (12133): Instantiated megafunction "top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub3" with the following parameter: File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 4535
    Info (12134): Parameter "LPM_DIRECTION" = "SUB"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_WIDTH" = "6"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_icg.tdf
    Info (12023): Found entity 1: add_sub_icg File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/db/add_sub_icg.tdf Line: 22
Info (12128): Elaborating entity "add_sub_icg" for hierarchy "top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub3|add_sub_icg:auto_generated" File: /home/vipinsoni/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub4" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 4546
Info (12130): Elaborated megafunction instantiation "top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub4" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 4546
Info (12133): Instantiated megafunction "top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub4" with the following parameter: File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 4546
    Info (12134): Parameter "LPM_DIRECTION" = "ADD"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_WIDTH" = "9"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_kbg.tdf
    Info (12023): Found entity 1: add_sub_kbg File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/db/add_sub_kbg.tdf Line: 22
Info (12128): Elaborating entity "add_sub_kbg" for hierarchy "top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub4|add_sub_kbg:auto_generated" File: /home/vipinsoni/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub5" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 4557
Info (12130): Elaborated megafunction instantiation "top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub5" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 4557
Info (12133): Instantiated megafunction "top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub5" with the following parameter: File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 4557
    Info (12134): Parameter "LPM_DIRECTION" = "ADD"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_WIDTH" = "9"
    Info (12134): Parameter "lpm_hint" = "USE_WYS=ON"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_adj.tdf
    Info (12023): Found entity 1: add_sub_adj File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/db/add_sub_adj.tdf Line: 25
Info (12128): Elaborating entity "add_sub_adj" for hierarchy "top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated" File: /home/vipinsoni/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub6" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 4573
Info (12130): Elaborated megafunction instantiation "top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub6" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 4573
Info (12133): Instantiated megafunction "top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:add_sub6" with the following parameter: File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 4573
    Info (12134): Parameter "LPM_DIRECTION" = "ADD"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_WIDTH" = "9"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_2comp_res_lower" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 4594
Info (12130): Elaborated megafunction instantiation "top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_2comp_res_lower" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 4594
Info (12133): Instantiated megafunction "top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_2comp_res_lower" with the following parameter: File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 4594
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_WIDTH" = "14"
    Info (12134): Parameter "lpm_hint" = "USE_WYS=ON"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_pdl.tdf
    Info (12023): Found entity 1: add_sub_pdl File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/db/add_sub_pdl.tdf Line: 25
Info (12128): Elaborating entity "add_sub_pdl" for hierarchy "top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_2comp_res_lower|add_sub_pdl:auto_generated" File: /home/vipinsoni/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_2comp_res_upper0" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 4612
Info (12130): Elaborated megafunction instantiation "top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_2comp_res_upper0" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 4612
Info (12133): Instantiated megafunction "top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_2comp_res_upper0" with the following parameter: File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 4612
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_WIDTH" = "14"
    Info (12134): Parameter "lpm_hint" = "USE_WYS=ON"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_uuk.tdf
    Info (12023): Found entity 1: add_sub_uuk File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/db/add_sub_uuk.tdf Line: 25
Info (12128): Elaborating entity "add_sub_uuk" for hierarchy "top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated" File: /home/vipinsoni/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_2comp_res_upper1" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 4629
Info (12130): Elaborated megafunction instantiation "top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_2comp_res_upper1" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 4629
Info (12133): Instantiated megafunction "top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_2comp_res_upper1" with the following parameter: File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 4629
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_WIDTH" = "14"
    Info (12134): Parameter "lpm_hint" = "USE_WYS=ON"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_add_sub_upper0" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 4674
Info (12130): Elaborated megafunction instantiation "top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_add_sub_upper0" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 4674
Info (12133): Instantiated megafunction "top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_add_sub_upper0" with the following parameter: File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 4674
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_WIDTH" = "14"
    Info (12134): Parameter "lpm_hint" = "USE_WYS=ON"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_add_sub_upper1" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 4691
Info (12130): Elaborated megafunction instantiation "top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_add_sub_upper1" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 4691
Info (12133): Instantiated megafunction "top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_add_sub_upper1" with the following parameter: File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 4691
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_WIDTH" = "14"
    Info (12134): Parameter "lpm_hint" = "USE_WYS=ON"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_res_rounding_add_sub_lower" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 4718
Info (12130): Elaborated megafunction instantiation "top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_res_rounding_add_sub_lower" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 4718
Info (12133): Instantiated megafunction "top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_res_rounding_add_sub_lower" with the following parameter: File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 4718
    Info (12134): Parameter "LPM_DIRECTION" = "ADD"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_WIDTH" = "13"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_qrg.tdf
    Info (12023): Found entity 1: add_sub_qrg File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/db/add_sub_qrg.tdf Line: 22
Info (12128): Elaborating entity "add_sub_qrg" for hierarchy "top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_qrg:auto_generated" File: /home/vipinsoni/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_res_rounding_add_sub_upper1" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 4730
Info (12130): Elaborated megafunction instantiation "top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_res_rounding_add_sub_upper1" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 4730
Info (12133): Instantiated megafunction "top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_res_rounding_add_sub_upper1" with the following parameter: File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 4730
    Info (12134): Parameter "LPM_DIRECTION" = "ADD"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_WIDTH" = "13"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_34h.tdf
    Info (12023): Found entity 1: add_sub_34h File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/db/add_sub_34h.tdf Line: 22
Info (12128): Elaborating entity "add_sub_34h" for hierarchy "top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_34h:auto_generated" File: /home/vipinsoni/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_compare" for hierarchy "top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_compare:trailing_zeros_limit_comparator" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 4742
Info (12130): Elaborated megafunction instantiation "top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_compare:trailing_zeros_limit_comparator" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 4742
Info (12133): Instantiated megafunction "top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_compare:trailing_zeros_limit_comparator" with the following parameter: File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/fp_add.vhd Line: 4742
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_WIDTH" = "6"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_7rh.tdf
    Info (12023): Found entity 1: cmpr_7rh File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/db/cmpr_7rh.tdf Line: 22
Info (12128): Elaborating entity "cmpr_7rh" for hierarchy "top:my_new_component_0|fp_add:add1|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_7rh:auto_generated" File: /home/vipinsoni/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_compare.tdf Line: 280
Info (12128): Elaborating entity "design01_nios2_gen2_0" for hierarchy "design01_nios2_gen2_0:nios2_gen2_0" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/design01.vhd Line: 287
Info (12128): Elaborating entity "design01_nios2_gen2_0_cpu" for hierarchy "design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0.v Line: 65
Info (12128): Elaborating entity "design01_nios2_gen2_0_cpu_test_bench" for hierarchy "design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_test_bench:the_design01_nios2_gen2_0_cpu_test_bench" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v Line: 3545
Info (12128): Elaborating entity "design01_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_register_bank_a_module:design01_nios2_gen2_0_cpu_register_bank_a" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v Line: 4061
Info (12128): Elaborating entity "altsyncram" for hierarchy "design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_register_bank_a_module:design01_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_register_bank_a_module:design01_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v Line: 58
Info (12133): Instantiated megafunction "design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_register_bank_a_module:design01_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf
    Info (12023): Found entity 1: altsyncram_6mc1 File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/db/altsyncram_6mc1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_6mc1" for hierarchy "design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_register_bank_a_module:design01_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated" File: /home/vipinsoni/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "design01_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_register_bank_b_module:design01_nios2_gen2_0_cpu_register_bank_b" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v Line: 4079
Info (12128): Elaborating entity "design01_nios2_gen2_0_cpu_nios2_oci" for hierarchy "design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v Line: 4575
Info (12128): Elaborating entity "design01_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_oci_debug:the_design01_nios2_gen2_0_cpu_nios2_oci_debug" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v Line: 2531
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_oci_debug:the_design01_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v Line: 220
Info (12130): Elaborated megafunction instantiation "design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_oci_debug:the_design01_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v Line: 220
Info (12133): Instantiated megafunction "design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_oci_debug:the_design01_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "design01_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_oci_break:the_design01_nios2_gen2_0_cpu_nios2_oci_break" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v Line: 2561
Info (12128): Elaborating entity "design01_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_oci_xbrk:the_design01_nios2_gen2_0_cpu_nios2_oci_xbrk" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v Line: 2582
Info (12128): Elaborating entity "design01_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_oci_dbrk:the_design01_nios2_gen2_0_cpu_nios2_oci_dbrk" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v Line: 2608
Info (12128): Elaborating entity "design01_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_oci_itrace:the_design01_nios2_gen2_0_cpu_nios2_oci_itrace" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v Line: 2624
Info (12128): Elaborating entity "design01_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_oci_dtrace:the_design01_nios2_gen2_0_cpu_nios2_oci_dtrace" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v Line: 2639
Info (12128): Elaborating entity "design01_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_oci_dtrace:the_design01_nios2_gen2_0_cpu_nios2_oci_dtrace|design01_nios2_gen2_0_cpu_nios2_oci_td_mode:design01_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v Line: 1233
Info (12128): Elaborating entity "design01_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_oci_fifo:the_design01_nios2_gen2_0_cpu_nios2_oci_fifo" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v Line: 2654
Info (12128): Elaborating entity "design01_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_oci_fifo:the_design01_nios2_gen2_0_cpu_nios2_oci_fifo|design01_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_design01_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v Line: 1546
Info (12128): Elaborating entity "design01_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_oci_fifo:the_design01_nios2_gen2_0_cpu_nios2_oci_fifo|design01_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_design01_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v Line: 1555
Info (12128): Elaborating entity "design01_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_oci_fifo:the_design01_nios2_gen2_0_cpu_nios2_oci_fifo|design01_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_design01_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v Line: 1564
Info (12128): Elaborating entity "design01_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_oci_pib:the_design01_nios2_gen2_0_cpu_nios2_oci_pib" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v Line: 2659
Info (12128): Elaborating entity "design01_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_oci_im:the_design01_nios2_gen2_0_cpu_nios2_oci_im" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v Line: 2673
Info (12128): Elaborating entity "design01_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_avalon_reg:the_design01_nios2_gen2_0_cpu_nios2_avalon_reg" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v Line: 2692
Info (12128): Elaborating entity "design01_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_ocimem:the_design01_nios2_gen2_0_cpu_nios2_ocimem" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v Line: 2712
Info (12128): Elaborating entity "design01_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_ocimem:the_design01_nios2_gen2_0_cpu_nios2_ocimem|design01_nios2_gen2_0_cpu_ociram_sp_ram_module:design01_nios2_gen2_0_cpu_ociram_sp_ram" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v Line: 2332
Info (12128): Elaborating entity "altsyncram" for hierarchy "design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_ocimem:the_design01_nios2_gen2_0_cpu_nios2_ocimem|design01_nios2_gen2_0_cpu_ociram_sp_ram_module:design01_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v Line: 2156
Info (12130): Elaborated megafunction instantiation "design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_ocimem:the_design01_nios2_gen2_0_cpu_nios2_ocimem|design01_nios2_gen2_0_cpu_ociram_sp_ram_module:design01_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v Line: 2156
Info (12133): Instantiated megafunction "design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_ocimem:the_design01_nios2_gen2_0_cpu_nios2_ocimem|design01_nios2_gen2_0_cpu_ociram_sp_ram_module:design01_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v Line: 2156
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf
    Info (12023): Found entity 1: altsyncram_ac71 File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/db/altsyncram_ac71.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ac71" for hierarchy "design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_nios2_ocimem:the_design01_nios2_gen2_0_cpu_nios2_ocimem|design01_nios2_gen2_0_cpu_ociram_sp_ram_module:design01_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated" File: /home/vipinsoni/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "design01_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v Line: 2814
Info (12128): Elaborating entity "design01_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper|design01_nios2_gen2_0_cpu_debug_slave_tck:the_design01_nios2_gen2_0_cpu_debug_slave_tck" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "design01_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper|design01_nios2_gen2_0_cpu_debug_slave_sysclk:the_design01_nios2_gen2_0_cpu_debug_slave_sysclk" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:design01_nios2_gen2_0_cpu_debug_slave_phy" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:design01_nios2_gen2_0_cpu_debug_slave_phy" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:design01_nios2_gen2_0_cpu_debug_slave_phy" with the following parameter: File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:design01_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: /home/vipinsoni/intelFPGA_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:design01_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:design01_nios2_gen2_0_cpu_debug_slave_phy" File: /home/vipinsoni/intelFPGA_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:design01_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: /home/vipinsoni/intelFPGA_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "design01_nios2_gen2_0:nios2_gen2_0|design01_nios2_gen2_0_cpu:cpu|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:design01_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /home/vipinsoni/intelFPGA_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "design01_onchip_memory2_0" for hierarchy "design01_onchip_memory2_0:onchip_memory2_0" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/design01.vhd Line: 317
Info (12128): Elaborating entity "altsyncram" for hierarchy "design01_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_onchip_memory2_0.v Line: 69
Info (12130): Elaborated megafunction instantiation "design01_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_onchip_memory2_0.v Line: 69
Info (12133): Instantiated megafunction "design01_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_onchip_memory2_0.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "design01_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "8192"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "13"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u4h1.tdf
    Info (12023): Found entity 1: altsyncram_u4h1 File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/db/altsyncram_u4h1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_u4h1" for hierarchy "design01_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_u4h1:auto_generated" File: /home/vipinsoni/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "design01_mm_interconnect_0" for hierarchy "design01_mm_interconnect_0:mm_interconnect_0" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/design01.vhd Line: 332
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_mm_interconnect_0.v Line: 444
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_mm_interconnect_0.v Line: 504
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_mm_interconnect_0.v Line: 568
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:my_new_component_0_avalon_slave_0_translator" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_mm_interconnect_0.v Line: 632
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_mm_interconnect_0.v Line: 696
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_mm_interconnect_0.v Line: 760
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_mm_interconnect_0.v Line: 841
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_mm_interconnect_0.v Line: 922
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_mm_interconnect_0.v Line: 1006
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "design01_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "design01_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_mm_interconnect_0.v Line: 1047
Info (12128): Elaborating entity "design01_mm_interconnect_0_router" for hierarchy "design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_router:router" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_mm_interconnect_0.v Line: 1438
Info (12128): Elaborating entity "design01_mm_interconnect_0_router_default_decode" for hierarchy "design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_router:router|design01_mm_interconnect_0_router_default_decode:the_default_decode" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_mm_interconnect_0_router.sv Line: 182
Info (12128): Elaborating entity "design01_mm_interconnect_0_router_002" for hierarchy "design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_router_002:router_002" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_mm_interconnect_0.v Line: 1470
Info (12128): Elaborating entity "design01_mm_interconnect_0_router_002_default_decode" for hierarchy "design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_router_002:router_002|design01_mm_interconnect_0_router_002_default_decode:the_default_decode" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_mm_interconnect_0_router_002.sv Line: 178
Info (12128): Elaborating entity "design01_mm_interconnect_0_cmd_demux" for hierarchy "design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_cmd_demux:cmd_demux" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_mm_interconnect_0.v Line: 1553
Info (12128): Elaborating entity "design01_mm_interconnect_0_cmd_mux" for hierarchy "design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_cmd_mux:cmd_mux" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_mm_interconnect_0.v Line: 1611
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_mm_interconnect_0_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "design01_mm_interconnect_0_rsp_demux" for hierarchy "design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_rsp_demux:rsp_demux" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_mm_interconnect_0.v Line: 1703
Info (12128): Elaborating entity "design01_mm_interconnect_0_rsp_mux" for hierarchy "design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_rsp_mux:rsp_mux" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_mm_interconnect_0.v Line: 1807
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_mm_interconnect_0_rsp_mux.sv Line: 342
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "design01_mm_interconnect_0_avalon_st_adapter" for hierarchy "design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_mm_interconnect_0.v Line: 1871
Info (12128): Elaborating entity "design01_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "design01_mm_interconnect_0:mm_interconnect_0|design01_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|design01_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/design01_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "design01_irq_mapper" for hierarchy "design01_irq_mapper:irq_mapper" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/design01.vhd Line: 377
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "altera_reset_controller:rst_controller" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/design01.vhd Line: 385
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/design01/synthesis/submodules/altera_reset_controller.v Line: 220
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2018.05.04.00:03:45 Progress: Loading sldd8db5910/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd8db5910/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/db/ip/sldd8db5910/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd8db5910/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/db/ip/sldd8db5910/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd8db5910/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/db/ip/sldd8db5910/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd8db5910/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/db/ip/sldd8db5910/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldd8db5910/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/db/ip/sldd8db5910/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/db/ip/sldd8db5910/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd8db5910/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/db/ip/sldd8db5910/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (13014): Ignored 632 buffer(s)
    Info (13019): Ignored 632 SOFT buffer(s)
Info (19000): Inferred 3 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|input_is_infinite_dffe1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 6
        Info (286033): Parameter WIDTH set to 9
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|infinity_magnitude_sub_dffe2_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 5
        Info (286033): Parameter WIDTH set to 7
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|man_res_is_not_zero_dffe31_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 48
Info (12130): Elaborated megafunction instantiation "top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|altshift_taps:input_is_infinite_dffe1_rtl_0"
Info (12133): Instantiated megafunction "top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|altshift_taps:input_is_infinite_dffe1_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "6"
    Info (12134): Parameter "WIDTH" = "9"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_15m.tdf
    Info (12023): Found entity 1: shift_taps_15m File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/db/shift_taps_15m.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8b81.tdf
    Info (12023): Found entity 1: altsyncram_8b81 File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/db/altsyncram_8b81.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_7pf.tdf
    Info (12023): Found entity 1: cntr_7pf File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/db/cntr_7pf.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0"
Info (12133): Instantiated megafunction "top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "5"
    Info (12134): Parameter "WIDTH" = "7"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_u4m.tdf
    Info (12023): Found entity 1: shift_taps_u4m File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/db/shift_taps_u4m.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2b81.tdf
    Info (12023): Found entity 1: altsyncram_2b81 File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/db/altsyncram_2b81.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf
    Info (12023): Found entity 1: cntr_6pf File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/db/cntr_6pf.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf
    Info (12023): Found entity 1: cmpr_ogc File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/db/cmpr_ogc.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0"
Info (12133): Instantiated megafunction "top:my_new_component_0|fp_add:add3|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "48"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_h6m.tdf
    Info (12023): Found entity 1: shift_taps_h6m File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/db/shift_taps_h6m.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dl31.tdf
    Info (12023): Found entity 1: altsyncram_dl31 File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/db/altsyncram_dl31.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf
    Info (12023): Found entity 1: add_sub_24e File: /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/db/add_sub_24e.tdf Line: 22
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: /home/vipinsoni/intelFPGA_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 286
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 54 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/output_files/platform01.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 7650 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 7407 logic cells
    Info (21064): Implemented 208 RAM segments
    Info (21062): Implemented 28 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 1146 megabytes
    Info: Processing ended: Fri May  4 00:04:27 2018
    Info: Elapsed time: 00:01:32
    Info: Total CPU time (on all processors): 00:02:25


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/vipinsoni/Desktop/MTP2/new_quartus/test_mat_mul_01/output_files/platform01.map.smsg.


