@W: MO171 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/Forth120719/VHDL/Forth.vhd":156:2:156:3|Sequential instance uForth.TrgIntReD reduced to a combinational gate by constant propagation 
@W: BN132 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/I2cMasterCommands.vhd":271:0:271:1|Removing instance uMaster.DeviceIdR[6],  because it is equivalent to instance uMaster.DeviceIdR[5]
@W: BN132 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/I2cMasterCommands.vhd":271:0:271:1|Removing instance uMaster.DeviceIdR[5],  because it is equivalent to instance uMaster.DeviceIdR[4]
@W: BN132 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/I2cMasterCommands.vhd":271:0:271:1|Removing instance uMaster.DeviceIdR[7],  because it is equivalent to instance uMaster.DeviceIdR[3]
@W: BN132 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/I2cMasterCommands.vhd":271:0:271:1|Removing instance uMaster.DeviceIdR[3],  because it is equivalent to instance uMaster.DeviceIdR[2]
@W: BN132 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/I2cMasterCommands.vhd":271:0:271:1|Removing instance uMaster.DeviceIdR[2],  because it is equivalent to instance uMaster.DeviceIdR[1]
@W: MT246 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/CopyVideoTop.vhd":244:0:244:6|Blackbox ODDRXC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/CopyVideoTop.vhd":210:0:210:9|Blackbox pmi_fifo_work_copyvideotop_rtl_0 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/I2cMasterCommands.vhd":194:0:194:9|Blackbox pmi_fifo_work_copyvideotop_rtl_1 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/VHDL/Forth120719/VHDL/Forth.vhd":229:0:229:8|Blackbox pmi_ram_dq_work_copyvideotop_rtl_0 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"/media/nfs/partage/Design/ProjetsEnCours/TACHYSSEMA/Extension/Ext12/FW/Xfr403410/IpxLpc/Pll125to50.vhd":86:4:86:12|Blackbox EPLLD1 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock CopyVideoTop|PinClk403 with period 5.00ns. Please declare a user-defined clock on object "p:PinClk403"
@W: MT420 |Found inferred clock Pll125to50|CLKOP_inferred_clock with period 5.00ns. Please declare a user-defined clock on object "n:uPll.CLKOP"
