Release 14.5 - xst P.58f (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: Reg_File.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Reg_File.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Reg_File"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : Reg_File
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "F:\programming\VHDL\Milestone1\Regester file\RegesterFile\ComponentsPackage.vhd" into library work
Parsing package <ComponentsPackage>.
Parsing VHDL file "F:\programming\VHDL\Milestone1\Regester file\RegesterFile\muxRegFile32x1.vhd" into library work
Parsing entity <muxRegFile32x1>.
Parsing architecture <Behavioral> of entity <muxregfile32x1>.
Parsing VHDL file "F:\programming\VHDL\Milestone1\Regester file\RegesterFile\GenericReg.vhd" into library work
Parsing entity <reg>.
Parsing architecture <Behavioral> of entity <reg>.
Parsing VHDL file "F:\programming\VHDL\Milestone1\Regester file\RegesterFile\Decoder32.vhd" into library work
Parsing entity <Decoder32>.
Parsing architecture <Behavioral> of entity <decoder32>.
Parsing VHDL file "F:\programming\VHDL\Milestone1\Regester file\RegesterFile\Reg_File.vhd" into library work
Parsing entity <Reg_File>.
Parsing architecture <Behavioral> of entity <reg_file>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Reg_File> (architecture <Behavioral>) from library <work>.

Elaborating entity <reg> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <muxRegFile32x1> (architecture <Behavioral>) from library <work>.

Elaborating entity <Decoder32> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "F:\programming\VHDL\Milestone1\Regester file\RegesterFile\Decoder32.vhd" Line 25: i should be on the sensitivity list of the process

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Reg_File>.
    Related source file is "F:\programming\VHDL\Milestone1\Regester file\RegesterFile\Reg_File.vhd".
WARNING:Xst:647 - Input <write_ena> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <Reg_File> synthesized.

Synthesizing Unit <reg>.
    Related source file is "F:\programming\VHDL\Milestone1\Regester file\RegesterFile\GenericReg.vhd".
        n = 32
    Found 32-bit register for signal <temp>.
    Found 32-bit adder for signal <temp[31]_GND_7_o_add_0_OUT> created at line 25.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <reg> synthesized.

Synthesizing Unit <muxRegFile32x1>.
    Related source file is "F:\programming\VHDL\Milestone1\Regester file\RegesterFile\muxRegFile32x1.vhd".
    Found 1-bit 32-to-1 multiplexer for signal <Z_8_o_I0[31]_MUX_64_o> created at line 46.
    Found 1-bit 32-to-1 multiplexer for signal <Z_8_o_I0[30]_MUX_96_o> created at line 46.
    Found 1-bit 32-to-1 multiplexer for signal <Z_8_o_I0[29]_MUX_128_o> created at line 46.
    Found 1-bit 32-to-1 multiplexer for signal <Z_8_o_I0[28]_MUX_160_o> created at line 46.
    Found 1-bit 32-to-1 multiplexer for signal <Z_8_o_I0[27]_MUX_192_o> created at line 46.
    Found 1-bit 32-to-1 multiplexer for signal <Z_8_o_I0[26]_MUX_224_o> created at line 46.
    Found 1-bit 32-to-1 multiplexer for signal <Z_8_o_I0[25]_MUX_256_o> created at line 46.
    Found 1-bit 32-to-1 multiplexer for signal <Z_8_o_I0[24]_MUX_288_o> created at line 46.
    Found 1-bit 32-to-1 multiplexer for signal <Z_8_o_I0[23]_MUX_320_o> created at line 46.
    Found 1-bit 32-to-1 multiplexer for signal <Z_8_o_I0[22]_MUX_352_o> created at line 46.
    Found 1-bit 32-to-1 multiplexer for signal <Z_8_o_I0[21]_MUX_384_o> created at line 46.
    Found 1-bit 32-to-1 multiplexer for signal <Z_8_o_I0[20]_MUX_416_o> created at line 46.
    Found 1-bit 32-to-1 multiplexer for signal <Z_8_o_I0[19]_MUX_448_o> created at line 46.
    Found 1-bit 32-to-1 multiplexer for signal <Z_8_o_I0[18]_MUX_480_o> created at line 46.
    Found 1-bit 32-to-1 multiplexer for signal <Z_8_o_I0[17]_MUX_512_o> created at line 46.
    Found 1-bit 32-to-1 multiplexer for signal <Z_8_o_I0[16]_MUX_544_o> created at line 46.
    Found 1-bit 32-to-1 multiplexer for signal <Z_8_o_I0[15]_MUX_576_o> created at line 46.
    Found 1-bit 32-to-1 multiplexer for signal <Z_8_o_I0[14]_MUX_608_o> created at line 46.
    Found 1-bit 32-to-1 multiplexer for signal <Z_8_o_I0[13]_MUX_640_o> created at line 46.
    Found 1-bit 32-to-1 multiplexer for signal <Z_8_o_I0[12]_MUX_672_o> created at line 46.
    Found 1-bit 32-to-1 multiplexer for signal <Z_8_o_I0[11]_MUX_704_o> created at line 46.
    Found 1-bit 32-to-1 multiplexer for signal <Z_8_o_I0[10]_MUX_736_o> created at line 46.
    Found 1-bit 32-to-1 multiplexer for signal <Z_8_o_I0[9]_MUX_768_o> created at line 46.
    Found 1-bit 32-to-1 multiplexer for signal <Z_8_o_I0[8]_MUX_800_o> created at line 46.
    Found 1-bit 32-to-1 multiplexer for signal <Z_8_o_I0[7]_MUX_832_o> created at line 46.
    Found 1-bit 32-to-1 multiplexer for signal <Z_8_o_I0[6]_MUX_864_o> created at line 46.
    Found 1-bit 32-to-1 multiplexer for signal <Z_8_o_I0[5]_MUX_896_o> created at line 46.
    Found 1-bit 32-to-1 multiplexer for signal <Z_8_o_I0[4]_MUX_928_o> created at line 46.
    Found 1-bit 32-to-1 multiplexer for signal <Z_8_o_I0[3]_MUX_960_o> created at line 46.
    Found 1-bit 32-to-1 multiplexer for signal <Z_8_o_I0[2]_MUX_992_o> created at line 46.
    Found 1-bit 32-to-1 multiplexer for signal <Z_8_o_I0[1]_MUX_1024_o> created at line 46.
    Found 1-bit 32-to-1 multiplexer for signal <Z_8_o_I0[0]_MUX_1056_o> created at line 46.
    Found 1-bit tristate buffer for signal <O<31>> created at line 46
    Found 1-bit tristate buffer for signal <O<30>> created at line 46
    Found 1-bit tristate buffer for signal <O<29>> created at line 46
    Found 1-bit tristate buffer for signal <O<28>> created at line 46
    Found 1-bit tristate buffer for signal <O<27>> created at line 46
    Found 1-bit tristate buffer for signal <O<26>> created at line 46
    Found 1-bit tristate buffer for signal <O<25>> created at line 46
    Found 1-bit tristate buffer for signal <O<24>> created at line 46
    Found 1-bit tristate buffer for signal <O<23>> created at line 46
    Found 1-bit tristate buffer for signal <O<22>> created at line 46
    Found 1-bit tristate buffer for signal <O<21>> created at line 46
    Found 1-bit tristate buffer for signal <O<20>> created at line 46
    Found 1-bit tristate buffer for signal <O<19>> created at line 46
    Found 1-bit tristate buffer for signal <O<18>> created at line 46
    Found 1-bit tristate buffer for signal <O<17>> created at line 46
    Found 1-bit tristate buffer for signal <O<16>> created at line 46
    Found 1-bit tristate buffer for signal <O<15>> created at line 46
    Found 1-bit tristate buffer for signal <O<14>> created at line 46
    Found 1-bit tristate buffer for signal <O<13>> created at line 46
    Found 1-bit tristate buffer for signal <O<12>> created at line 46
    Found 1-bit tristate buffer for signal <O<11>> created at line 46
    Found 1-bit tristate buffer for signal <O<10>> created at line 46
    Found 1-bit tristate buffer for signal <O<9>> created at line 46
    Found 1-bit tristate buffer for signal <O<8>> created at line 46
    Found 1-bit tristate buffer for signal <O<7>> created at line 46
    Found 1-bit tristate buffer for signal <O<6>> created at line 46
    Found 1-bit tristate buffer for signal <O<5>> created at line 46
    Found 1-bit tristate buffer for signal <O<4>> created at line 46
    Found 1-bit tristate buffer for signal <O<3>> created at line 46
    Found 1-bit tristate buffer for signal <O<2>> created at line 46
    Found 1-bit tristate buffer for signal <O<1>> created at line 46
    Found 1-bit tristate buffer for signal <O<0>> created at line 46
    Summary:
	inferred  32 Multiplexer(s).
	inferred  32 Tristate(s).
Unit <muxRegFile32x1> synthesized.

Synthesizing Unit <Decoder32>.
    Related source file is "F:\programming\VHDL\Milestone1\Regester file\RegesterFile\Decoder32.vhd".
WARNING:Xst:647 - Input <I<4:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <Decoder32> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 32
 32-bit adder                                          : 32
# Registers                                            : 32
 32-bit register                                       : 32
# Multiplexers                                         : 96
 1-bit 32-to-1 multiplexer                             : 64
 32-bit 2-to-1 multiplexer                             : 32
# Tristates                                            : 64
 1-bit tristate buffer                                 : 64

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <dec> is unconnected in block <Reg_File>.
   It will be removed from the design.

Synthesizing (advanced) Unit <reg>.
The following registers are absorbed into counter <temp>: 1 register on signal <temp>.
Unit <reg> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 32
 32-bit up counter                                     : 32
# Multiplexers                                         : 64
 1-bit 32-to-1 multiplexer                             : 64

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2146 - In block <Reg_File>, Counter <reg31/temp> <reg32/temp> <reg28/temp> <reg30/temp> <reg29/temp> <reg25/temp> <reg27/temp> <reg26/temp> <reg22/temp> <reg24/temp> <reg23/temp> <reg19/temp> <reg21/temp> <reg20/temp> <reg16/temp> <reg18/temp> <reg17/temp> <reg13/temp> <reg15/temp> <reg14/temp> <reg10/temp> <reg12/temp> <reg11/temp> <reg7/temp> <reg9/temp> <reg8/temp> <reg4/temp> <reg6/temp> <reg5/temp> <reg1/temp> <reg3/temp> <reg2/temp> are equivalent, XST will keep only <reg31/temp>.

Optimizing unit <Reg_File> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Reg_File, actual ratio is 0.
FlipFlop reg31/temp_31 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop reg31/temp_30 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop reg31/temp_29 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop reg31/temp_28 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop reg31/temp_27 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop reg31/temp_26 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop reg31/temp_25 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop reg31/temp_24 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop reg31/temp_23 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop reg31/temp_22 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop reg31/temp_21 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop reg31/temp_20 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop reg31/temp_19 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop reg31/temp_18 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop reg31/temp_17 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop reg31/temp_16 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop reg31/temp_15 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop reg31/temp_14 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop reg31/temp_13 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop reg31/temp_12 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop reg31/temp_11 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop reg31/temp_10 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop reg31/temp_9 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop reg31/temp_8 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop reg31/temp_7 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop reg31/temp_6 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop reg31/temp_5 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop reg31/temp_4 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop reg31/temp_3 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop reg31/temp_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop reg31/temp_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop reg31/temp_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 64
 Flip-Flops                                            : 64

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Reg_File.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 34
#      GND                         : 1
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 64
#      FDRE                        : 64
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 96
#      IBUF                        : 32
#      OBUF                        : 64

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:      0
   Number with an unused Flip Flop:       0  out of      0         
   Number with an unused LUT:             0  out of      0         
   Number of fully used LUT-FF pairs:     0  out of      0         
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                         113
 Number of bonded IOBs:                  97  out of    210    46%  
    IOB Flip Flops/Latches:              64

Specific Feature Utilization:
 Number of BUFG/BUFGCTRL/BUFHCEs:         1  out of    128     0%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 64    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: 0.182ns
   Maximum output required time after clock: 0.640ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              0.182ns (Levels of Logic = 2)
  Source:            write_data<0> (PAD)
  Destination:       reg31/temp_0 (FF)
  Destination Clock: clk rising

  Data Path: write_data<0> to reg31/temp_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             0   0.001   0.000  write_data_0_IBUF (reg31/Mcount_temp_lut<0>)
     XORCY:LI->O           2   0.173   0.000  reg31/Mcount_temp_xor<0> (reg31/Mcount_temp)
     FDRE:D                    0.008          reg31/temp_0
    ----------------------------------------
    Total                      0.182ns (0.182ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              0.640ns (Levels of Logic = 1)
  Source:            reg31/temp_31_1 (FF)
  Destination:       data1<31> (PAD)
  Source Clock:      clk rising

  Data Path: reg31/temp_31_1 to data1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.361   0.279  reg31/temp_31_1 (reg31/temp_31_1)
     OBUF:I->O                 0.000          data1_31_OBUF (data1<31>)
    ----------------------------------------
    Total                      0.640ns (0.361ns logic, 0.279ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.39 secs
 
--> 

Total memory usage is 352364 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    1 (   0 filtered)

