{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1622821167803 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622821167813 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 04 17:39:27 2021 " "Processing started: Fri Jun 04 17:39:27 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622821167813 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622821167813 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EV2 -c toplevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off EV2 -c toplevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622821167813 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1622821168309 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1622821168309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aniru/downloads/template/ramesh/vhdl/toplevel_entity.vhdl 1 1 " "Found 1 design units, including 1 entities, in source file /users/aniru/downloads/template/ramesh/vhdl/toplevel_entity.vhdl" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel " "Found entity 1: toplevel" {  } { { "../vhdl/toplevel_entity.vhdl" "" { Text "C:/Users/aniru/Downloads/template/ramesh/vhdl/toplevel_entity.vhdl" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622821182626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622821182626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aniru/downloads/template/ramesh/vhdl/toplevel_behavior.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file /users/aniru/downloads/template/ramesh/vhdl/toplevel_behavior.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toplevel-PlatformIndependent " "Found design unit 1: toplevel-PlatformIndependent" {  } { { "../vhdl/toplevel_behavior.vhdl" "" { Text "C:/Users/aniru/Downloads/template/ramesh/vhdl/toplevel_behavior.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622821182630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622821182630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aniru/downloads/template/ramesh/vhdl/sort_entity.vhdl 1 1 " "Found 1 design units, including 1 entities, in source file /users/aniru/downloads/template/ramesh/vhdl/sort_entity.vhdl" { { "Info" "ISGN_ENTITY_NAME" "1 Sort " "Found entity 1: Sort" {  } { { "../vhdl/Sort_entity.vhdl" "" { Text "C:/Users/aniru/Downloads/template/ramesh/vhdl/Sort_entity.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622821182635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622821182635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aniru/downloads/template/ramesh/vhdl/sort_behavior.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file /users/aniru/downloads/template/ramesh/vhdl/sort_behavior.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sort-behavior " "Found design unit 1: Sort-behavior" {  } { { "../vhdl/Sort_behavior.vhdl" "" { Text "C:/Users/aniru/Downloads/template/ramesh/vhdl/Sort_behavior.vhdl" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622821182640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622821182640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aniru/downloads/template/ramesh/vhdl/shifttoparallel_entity.vhdl 1 1 " "Found 1 design units, including 1 entities, in source file /users/aniru/downloads/template/ramesh/vhdl/shifttoparallel_entity.vhdl" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftToParallel " "Found entity 1: ShiftToParallel" {  } { { "../vhdl/ShiftToParallel_entity.vhdl" "" { Text "C:/Users/aniru/Downloads/template/ramesh/vhdl/ShiftToParallel_entity.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622821182644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622821182644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aniru/downloads/template/ramesh/vhdl/shifttoparallel_behavior.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file /users/aniru/downloads/template/ramesh/vhdl/shifttoparallel_behavior.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftToParallel-behavior " "Found design unit 1: ShiftToParallel-behavior" {  } { { "../vhdl/ShiftToParallel_behavior.vhdl" "" { Text "C:/Users/aniru/Downloads/template/ramesh/vhdl/ShiftToParallel_behavior.vhdl" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622821182649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622821182649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aniru/downloads/template/ramesh/vhdl/requestrandom_entity.vhdl 1 1 " "Found 1 design units, including 1 entities, in source file /users/aniru/downloads/template/ramesh/vhdl/requestrandom_entity.vhdl" { { "Info" "ISGN_ENTITY_NAME" "1 requestRandom " "Found entity 1: requestRandom" {  } { { "../vhdl/requestRandom_entity.vhdl" "" { Text "C:/Users/aniru/Downloads/template/ramesh/vhdl/requestRandom_entity.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622821182653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622821182653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aniru/downloads/template/ramesh/vhdl/requestrandom_behavior.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file /users/aniru/downloads/template/ramesh/vhdl/requestrandom_behavior.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 requestRandom-behavior " "Found design unit 1: requestRandom-behavior" {  } { { "../vhdl/requestRandom_behavior.vhdl" "" { Text "C:/Users/aniru/Downloads/template/ramesh/vhdl/requestRandom_behavior.vhdl" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622821182658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622821182658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aniru/downloads/template/ramesh/vhdl/randomnumber_entity.vhdl 1 1 " "Found 1 design units, including 1 entities, in source file /users/aniru/downloads/template/ramesh/vhdl/randomnumber_entity.vhdl" { { "Info" "ISGN_ENTITY_NAME" "1 randomNumber " "Found entity 1: randomNumber" {  } { { "../vhdl/randomNumber_entity.vhdl" "" { Text "C:/Users/aniru/Downloads/template/ramesh/vhdl/randomNumber_entity.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622821182663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622821182663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aniru/downloads/template/ramesh/vhdl/randomnumber_behavior.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file /users/aniru/downloads/template/ramesh/vhdl/randomnumber_behavior.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 randomNumber-emulator " "Found design unit 1: randomNumber-emulator" {  } { { "../vhdl/randomNumber_behavior.vhdl" "" { Text "C:/Users/aniru/Downloads/template/ramesh/vhdl/randomNumber_behavior.vhdl" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622821182668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622821182668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aniru/downloads/template/ramesh/vhdl/genericcounter_entity.vhdl 1 1 " "Found 1 design units, including 1 entities, in source file /users/aniru/downloads/template/ramesh/vhdl/genericcounter_entity.vhdl" { { "Info" "ISGN_ENTITY_NAME" "1 genericcounter " "Found entity 1: genericcounter" {  } { { "../vhdl/genericcounter_entity.vhdl" "" { Text "C:/Users/aniru/Downloads/template/ramesh/vhdl/genericcounter_entity.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622821182672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622821182672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aniru/downloads/template/ramesh/vhdl/genericcounter_behavior.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file /users/aniru/downloads/template/ramesh/vhdl/genericcounter_behavior.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GenericCounter-functional " "Found design unit 1: GenericCounter-functional" {  } { { "../vhdl/genericcounter_behavior.vhdl" "" { Text "C:/Users/aniru/Downloads/template/ramesh/vhdl/genericcounter_behavior.vhdl" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622821182677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622821182677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aniru/downloads/template/ramesh/vhdl/gamecontrol_entity.vhdl 1 1 " "Found 1 design units, including 1 entities, in source file /users/aniru/downloads/template/ramesh/vhdl/gamecontrol_entity.vhdl" { { "Info" "ISGN_ENTITY_NAME" "1 gamecontrol " "Found entity 1: gamecontrol" {  } { { "../vhdl/gamecontrol_entity.vhdl" "" { Text "C:/Users/aniru/Downloads/template/ramesh/vhdl/gamecontrol_entity.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622821182682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622821182682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aniru/downloads/template/ramesh/vhdl/gamecontrol_behavior.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file /users/aniru/downloads/template/ramesh/vhdl/gamecontrol_behavior.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GameControl-theo " "Found design unit 1: GameControl-theo" {  } { { "../vhdl/gamecontrol_behavior.vhdl" "" { Text "C:/Users/aniru/Downloads/template/ramesh/vhdl/gamecontrol_behavior.vhdl" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622821182687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622821182687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aniru/downloads/template/ramesh/vhdl/diceimplementation_entity.vhdl 1 1 " "Found 1 design units, including 1 entities, in source file /users/aniru/downloads/template/ramesh/vhdl/diceimplementation_entity.vhdl" { { "Info" "ISGN_ENTITY_NAME" "1 DiceImplementation " "Found entity 1: DiceImplementation" {  } { { "../vhdl/DiceImplementation_entity.vhdl" "" { Text "C:/Users/aniru/Downloads/template/ramesh/vhdl/DiceImplementation_entity.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622821182692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622821182692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aniru/downloads/template/ramesh/vhdl/diceimplementation_behavior.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file /users/aniru/downloads/template/ramesh/vhdl/diceimplementation_behavior.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DiceImplementation-behavior " "Found design unit 1: DiceImplementation-behavior" {  } { { "../vhdl/DiceImplementation_behavior.vhdl" "" { Text "C:/Users/aniru/Downloads/template/ramesh/vhdl/DiceImplementation_behavior.vhdl" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622821182697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622821182697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aniru/downloads/template/ramesh/vhdl/dicecontrol_entity.vhdl 1 1 " "Found 1 design units, including 1 entities, in source file /users/aniru/downloads/template/ramesh/vhdl/dicecontrol_entity.vhdl" { { "Info" "ISGN_ENTITY_NAME" "1 DiceControl " "Found entity 1: DiceControl" {  } { { "../vhdl/DiceControl_entity.vhdl" "" { Text "C:/Users/aniru/Downloads/template/ramesh/vhdl/DiceControl_entity.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622821182702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622821182702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aniru/downloads/template/ramesh/vhdl/dicecontrol_behavior.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file /users/aniru/downloads/template/ramesh/vhdl/dicecontrol_behavior.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DiceControl-behavior " "Found design unit 1: DiceControl-behavior" {  } { { "../vhdl/DiceControl_behavior.vhdl" "" { Text "C:/Users/aniru/Downloads/template/ramesh/vhdl/DiceControl_behavior.vhdl" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622821182707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622821182707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aniru/downloads/template/ramesh/vhdl/decoder_entity.vhdl 1 1 " "Found 1 design units, including 1 entities, in source file /users/aniru/downloads/template/ramesh/vhdl/decoder_entity.vhdl" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "../vhdl/Decoder_entity.vhdl" "" { Text "C:/Users/aniru/Downloads/template/ramesh/vhdl/Decoder_entity.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622821182713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622821182713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aniru/downloads/template/ramesh/vhdl/decoder_behavior.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file /users/aniru/downloads/template/ramesh/vhdl/decoder_behavior.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder-behavior " "Found design unit 1: Decoder-behavior" {  } { { "../vhdl/Decoder_behavior.vhdl" "" { Text "C:/Users/aniru/Downloads/template/ramesh/vhdl/Decoder_behavior.vhdl" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622821182719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622821182719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aniru/downloads/template/ramesh/vhdl/buttonlogic_entity.vhdl 1 1 " "Found 1 design units, including 1 entities, in source file /users/aniru/downloads/template/ramesh/vhdl/buttonlogic_entity.vhdl" { { "Info" "ISGN_ENTITY_NAME" "1 ButtonLogic " "Found entity 1: ButtonLogic" {  } { { "../vhdl/ButtonLogic_entity.vhdl" "" { Text "C:/Users/aniru/Downloads/template/ramesh/vhdl/ButtonLogic_entity.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622821182725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622821182725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aniru/downloads/template/ramesh/vhdl/buttonlogic_behavior.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file /users/aniru/downloads/template/ramesh/vhdl/buttonlogic_behavior.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ButtonLogic-behavior " "Found design unit 1: ButtonLogic-behavior" {  } { { "../vhdl/ButtonLogic_behavior.vhdl" "" { Text "C:/Users/aniru/Downloads/template/ramesh/vhdl/ButtonLogic_behavior.vhdl" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622821182730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622821182730 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "toplevel " "Elaborating entity \"toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1622821182812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ButtonLogic ButtonLogic:VHDL_1 " "Elaborating entity \"ButtonLogic\" for hierarchy \"ButtonLogic:VHDL_1\"" {  } { { "../vhdl/toplevel_behavior.vhdl" "VHDL_1" { Text "C:/Users/aniru/Downloads/template/ramesh/vhdl/toplevel_behavior.vhdl" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622821182818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sort Sort:VHDL_5 " "Elaborating entity \"Sort\" for hierarchy \"Sort:VHDL_5\"" {  } { { "../vhdl/toplevel_behavior.vhdl" "VHDL_5" { Text "C:/Users/aniru/Downloads/template/ramesh/vhdl/toplevel_behavior.vhdl" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622821182846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Decoder:VHDL_6 " "Elaborating entity \"Decoder\" for hierarchy \"Decoder:VHDL_6\"" {  } { { "../vhdl/toplevel_behavior.vhdl" "VHDL_6" { Text "C:/Users/aniru/Downloads/template/ramesh/vhdl/toplevel_behavior.vhdl" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622821182860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "genericcounter genericcounter:VHDL_10 " "Elaborating entity \"genericcounter\" for hierarchy \"genericcounter:VHDL_10\"" {  } { { "../vhdl/toplevel_behavior.vhdl" "VHDL_10" { Text "C:/Users/aniru/Downloads/template/ramesh/vhdl/toplevel_behavior.vhdl" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622821182882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gamecontrol gamecontrol:VHDL_11 " "Elaborating entity \"gamecontrol\" for hierarchy \"gamecontrol:VHDL_11\"" {  } { { "../vhdl/toplevel_behavior.vhdl" "VHDL_11" { Text "C:/Users/aniru/Downloads/template/ramesh/vhdl/toplevel_behavior.vhdl" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622821182888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DiceImplementation DiceImplementation:DiceImplementation_1 " "Elaborating entity \"DiceImplementation\" for hierarchy \"DiceImplementation:DiceImplementation_1\"" {  } { { "../vhdl/toplevel_behavior.vhdl" "DiceImplementation_1" { Text "C:/Users/aniru/Downloads/template/ramesh/vhdl/toplevel_behavior.vhdl" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622821182898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "requestRandom DiceImplementation:DiceImplementation_1\|requestRandom:requestRandom_1 " "Elaborating entity \"requestRandom\" for hierarchy \"DiceImplementation:DiceImplementation_1\|requestRandom:requestRandom_1\"" {  } { { "../vhdl/DiceImplementation_behavior.vhdl" "requestRandom_1" { Text "C:/Users/aniru/Downloads/template/ramesh/vhdl/DiceImplementation_behavior.vhdl" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622821182908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftToParallel DiceImplementation:DiceImplementation_1\|ShiftToParallel:ShiftToParallel_1 " "Elaborating entity \"ShiftToParallel\" for hierarchy \"DiceImplementation:DiceImplementation_1\|ShiftToParallel:ShiftToParallel_1\"" {  } { { "../vhdl/DiceImplementation_behavior.vhdl" "ShiftToParallel_1" { Text "C:/Users/aniru/Downloads/template/ramesh/vhdl/DiceImplementation_behavior.vhdl" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622821182920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DiceControl DiceImplementation:DiceImplementation_1\|DiceControl:DiceControl_1 " "Elaborating entity \"DiceControl\" for hierarchy \"DiceImplementation:DiceImplementation_1\|DiceControl:DiceControl_1\"" {  } { { "../vhdl/DiceImplementation_behavior.vhdl" "DiceControl_1" { Text "C:/Users/aniru/Downloads/template/ramesh/vhdl/DiceImplementation_behavior.vhdl" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622821182931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "randomNumber DiceImplementation:DiceImplementation_1\|randomNumber:randomNumber_1 " "Elaborating entity \"randomNumber\" for hierarchy \"DiceImplementation:DiceImplementation_1\|randomNumber:randomNumber_1\"" {  } { { "../vhdl/DiceImplementation_behavior.vhdl" "randomNumber_1" { Text "C:/Users/aniru/Downloads/template/ramesh/vhdl/DiceImplementation_behavior.vhdl" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622821182944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DiceImplementation DiceImplementation:DiceImplementation_2 " "Elaborating entity \"DiceImplementation\" for hierarchy \"DiceImplementation:DiceImplementation_2\"" {  } { { "../vhdl/toplevel_behavior.vhdl" "DiceImplementation_2" { Text "C:/Users/aniru/Downloads/template/ramesh/vhdl/toplevel_behavior.vhdl" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622821182953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "randomNumber DiceImplementation:DiceImplementation_2\|randomNumber:randomNumber_1 " "Elaborating entity \"randomNumber\" for hierarchy \"DiceImplementation:DiceImplementation_2\|randomNumber:randomNumber_1\"" {  } { { "../vhdl/DiceImplementation_behavior.vhdl" "randomNumber_1" { Text "C:/Users/aniru/Downloads/template/ramesh/vhdl/DiceImplementation_behavior.vhdl" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622821182971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DiceImplementation DiceImplementation:DiceImplementation_3 " "Elaborating entity \"DiceImplementation\" for hierarchy \"DiceImplementation:DiceImplementation_3\"" {  } { { "../vhdl/toplevel_behavior.vhdl" "DiceImplementation_3" { Text "C:/Users/aniru/Downloads/template/ramesh/vhdl/toplevel_behavior.vhdl" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622821182978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "randomNumber DiceImplementation:DiceImplementation_3\|randomNumber:randomNumber_1 " "Elaborating entity \"randomNumber\" for hierarchy \"DiceImplementation:DiceImplementation_3\|randomNumber:randomNumber_1\"" {  } { { "../vhdl/DiceImplementation_behavior.vhdl" "randomNumber_1" { Text "C:/Users/aniru/Downloads/template/ramesh/vhdl/DiceImplementation_behavior.vhdl" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622821182997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DiceImplementation DiceImplementation:DiceImplementation_4 " "Elaborating entity \"DiceImplementation\" for hierarchy \"DiceImplementation:DiceImplementation_4\"" {  } { { "../vhdl/toplevel_behavior.vhdl" "DiceImplementation_4" { Text "C:/Users/aniru/Downloads/template/ramesh/vhdl/toplevel_behavior.vhdl" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622821183004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "randomNumber DiceImplementation:DiceImplementation_4\|randomNumber:randomNumber_1 " "Elaborating entity \"randomNumber\" for hierarchy \"DiceImplementation:DiceImplementation_4\|randomNumber:randomNumber_1\"" {  } { { "../vhdl/DiceImplementation_behavior.vhdl" "randomNumber_1" { Text "C:/Users/aniru/Downloads/template/ramesh/vhdl/DiceImplementation_behavior.vhdl" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622821183022 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../vhdl/ButtonLogic_behavior.vhdl" "" { Text "C:/Users/aniru/Downloads/template/ramesh/vhdl/ButtonLogic_behavior.vhdl" 3 -1 0 } } { "../vhdl/randomNumber_behavior.vhdl" "" { Text "C:/Users/aniru/Downloads/template/ramesh/vhdl/randomNumber_behavior.vhdl" 9 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1622821183762 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1622821183762 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1622821184094 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1622821184801 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1622821184984 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622821184984 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "436 " "Implemented 436 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1622821185069 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1622821185069 ""} { "Info" "ICUT_CUT_TM_LCELLS" "391 " "Implemented 391 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1622821185069 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1622821185069 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4804 " "Peak virtual memory: 4804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622821185086 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 04 17:39:45 2021 " "Processing ended: Fri Jun 04 17:39:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622821185086 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622821185086 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622821185086 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1622821185086 ""}
