# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Nanoprocessor.srcs/sources_1/imports/digital_design_labs/Mux_8_1/Lab9.srcs/sources_1/imports/new/Decoder_2_to_4.vhd" \
"../../../../Nanoprocessor.srcs/sources_1/imports/digital_design_labs/Mux_8_1/Lab9.srcs/sources_1/imports/new/Decoder_3_to_8.vhd" \
"../../../../Nanoprocessor.srcs/sources_1/imports/digital_design_labs/register_bank/LAB09.srcs/sources_1/imports/sources_1/new/Reg.vhd" \
"../../../../Nanoprocessor.srcs/sources_1/imports/digital_design_labs/register_bank/LAB09.srcs/sources_1/new/Register_Bank.vhd" \
"../../../../Nanoprocessor.srcs/sources_1/imports/digital_design_labs/Program_Counter/Program_Counter.srcs/sources_1/imports/new/Slow_Clk.vhd" \
"../../../../Nanoprocessor.srcs/sim_1/imports/new/TB_Bank.vhd" \

# Do not sort compile order
nosort
