/*
 * Generated by Bluespec Compiler, version 2014.03.beta2 (build 33633, 2014-03-26)
 * 
 * On Tue Sep  9 03:11:42 EDT 2014
 * 
 */

/* Generation options: */
#ifndef __mkDmaConfigWrapperMemPortalPipes_h__
#define __mkDmaConfigWrapperMemPortalPipes_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"
#include "mkDmaConfigWrapperPipes.h"


/* Class declaration for the mkDmaConfigWrapperMemPortalPipes module */
class MOD_mkDmaConfigWrapperMemPortalPipes : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_Fifo<tUInt32> INST_memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo;
  MOD_Reg<tUInt8> INST_memPortal_ctrlPort_ctrlReadAddrGenerator_addrReg;
  MOD_Reg<tUInt8> INST_memPortal_ctrlPort_ctrlReadAddrGenerator_burstCountReg;
  MOD_Reg<tUInt8> INST_memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg;
  MOD_Reg<tUInt8> INST_memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg;
  MOD_Fifo<tUInt32> INST_memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo;
  MOD_Fifo<tUInt32> INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo;
  MOD_Reg<tUInt8> INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrReg;
  MOD_Reg<tUInt8> INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_burstCountReg;
  MOD_Reg<tUInt8> INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg;
  MOD_Reg<tUInt8> INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg;
  MOD_Fifo<tUInt32> INST_memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo;
  MOD_Fifo<tUInt64> INST_memPortal_ctrlPort_ctrlWriteDataFifo;
  MOD_Fifo<tUInt8> INST_memPortal_ctrlPort_ctrlWriteDoneFifo;
  MOD_Reg<tUInt8> INST_memPortal_ctrlPort_interruptEnableReg;
  MOD_Reg<tUInt32> INST_memPortal_ctrlPort_outOfRangeReadCountReg;
  MOD_Reg<tUInt32> INST_memPortal_ctrlPort_outOfRangeWriteCount;
  MOD_Reg<tUInt32> INST_memPortal_ctrlPort_underflowReadCountReg;
  MOD_Fifo<tUInt32> INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo;
  MOD_Reg<tUInt8> INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrReg;
  MOD_Reg<tUInt8> INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_burstCountReg;
  MOD_Reg<tUInt8> INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg;
  MOD_Reg<tUInt8> INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg;
  MOD_Fifo<tUInt32> INST_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo;
  MOD_Fifo<tUInt64> INST_memPortal_indicationMemSlaves_0_fifoReadDataFifo;
  MOD_Fifo<tUInt32> INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo;
  MOD_Reg<tUInt8> INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrReg;
  MOD_Reg<tUInt8> INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_burstCountReg;
  MOD_Reg<tUInt8> INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg;
  MOD_Reg<tUInt8> INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg;
  MOD_Fifo<tUInt32> INST_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo;
  MOD_Fifo<tUInt8> INST_memPortal_indicationMemSlaves_0_fifoWriteDoneFifo;
  MOD_Fifo<tUInt8> INST_memPortal_memslave_doneFifo;
  MOD_Fifo<tUInt32> INST_memPortal_memslave_req_ars;
  MOD_Fifo<tUInt32> INST_memPortal_memslave_req_aws;
  MOD_Fifo<tUInt8> INST_memPortal_memslave_rs;
  MOD_Fifo<tUInt8> INST_memPortal_memslave_ws;
  MOD_Fifo<tUInt32> INST_memPortal_putFailedIndicationFifo;
  MOD_Fifo<tUInt32> INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo;
  MOD_Reg<tUInt8> INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrReg;
  MOD_Reg<tUInt8> INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_burstCountReg;
  MOD_Reg<tUInt8> INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isFirstReg;
  MOD_Reg<tUInt8> INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_isLastReg;
  MOD_Fifo<tUInt32> INST_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_requestFifo;
  MOD_Fifo<tUInt32> INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo;
  MOD_Reg<tUInt8> INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrReg;
  MOD_Reg<tUInt8> INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_burstCountReg;
  MOD_Reg<tUInt8> INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isFirstReg;
  MOD_Reg<tUInt8> INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_isLastReg;
  MOD_Fifo<tUInt32> INST_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_requestFifo;
  MOD_Fifo<tUInt8> INST_memPortal_requestMemSlaves_0_fifoWriteDoneFifo;
  MOD_Fifo<tUInt8> INST_memPortal_requestMemSlaves_0_putFailedFifo;
  MOD_Fifo<tUInt32> INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo;
  MOD_Reg<tUInt8> INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrReg;
  MOD_Reg<tUInt8> INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_burstCountReg;
  MOD_Reg<tUInt8> INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isFirstReg;
  MOD_Reg<tUInt8> INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_isLastReg;
  MOD_Fifo<tUInt32> INST_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_requestFifo;
  MOD_Fifo<tUInt32> INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo;
  MOD_Reg<tUInt8> INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrReg;
  MOD_Reg<tUInt8> INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_burstCountReg;
  MOD_Reg<tUInt8> INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isFirstReg;
  MOD_Reg<tUInt8> INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_isLastReg;
  MOD_Fifo<tUInt32> INST_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_requestFifo;
  MOD_Fifo<tUInt8> INST_memPortal_requestMemSlaves_1_fifoWriteDoneFifo;
  MOD_Fifo<tUInt8> INST_memPortal_requestMemSlaves_1_putFailedFifo;
  MOD_Fifo<tUInt32> INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo;
  MOD_Reg<tUInt8> INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrReg;
  MOD_Reg<tUInt8> INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_burstCountReg;
  MOD_Reg<tUInt8> INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isFirstReg;
  MOD_Reg<tUInt8> INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_isLastReg;
  MOD_Fifo<tUInt32> INST_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_requestFifo;
  MOD_Fifo<tUInt32> INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo;
  MOD_Reg<tUInt8> INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrReg;
  MOD_Reg<tUInt8> INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_burstCountReg;
  MOD_Reg<tUInt8> INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isFirstReg;
  MOD_Reg<tUInt8> INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_isLastReg;
  MOD_Fifo<tUInt32> INST_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_requestFifo;
  MOD_Fifo<tUInt8> INST_memPortal_requestMemSlaves_2_fifoWriteDoneFifo;
  MOD_Fifo<tUInt8> INST_memPortal_requestMemSlaves_2_putFailedFifo;
  MOD_Fifo<tUInt32> INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo;
  MOD_Reg<tUInt8> INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrReg;
  MOD_Reg<tUInt8> INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_burstCountReg;
  MOD_Reg<tUInt8> INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isFirstReg;
  MOD_Reg<tUInt8> INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_isLastReg;
  MOD_Fifo<tUInt32> INST_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_requestFifo;
  MOD_Fifo<tUInt32> INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo;
  MOD_Reg<tUInt8> INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrReg;
  MOD_Reg<tUInt8> INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_burstCountReg;
  MOD_Reg<tUInt8> INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isFirstReg;
  MOD_Reg<tUInt8> INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_isLastReg;
  MOD_Fifo<tUInt32> INST_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_requestFifo;
  MOD_Fifo<tUInt8> INST_memPortal_requestMemSlaves_3_fifoWriteDoneFifo;
  MOD_Fifo<tUInt8> INST_memPortal_requestMemSlaves_3_putFailedFifo;
  MOD_Fifo<tUInt32> INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrBeatFifo;
  MOD_Reg<tUInt8> INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrReg;
  MOD_Reg<tUInt8> INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_burstCountReg;
  MOD_Reg<tUInt8> INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isFirstReg;
  MOD_Reg<tUInt8> INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_isLastReg;
  MOD_Fifo<tUInt32> INST_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_requestFifo;
  MOD_Fifo<tUInt32> INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrBeatFifo;
  MOD_Reg<tUInt8> INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrReg;
  MOD_Reg<tUInt8> INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_burstCountReg;
  MOD_Reg<tUInt8> INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isFirstReg;
  MOD_Reg<tUInt8> INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_isLastReg;
  MOD_Fifo<tUInt32> INST_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_requestFifo;
  MOD_Fifo<tUInt8> INST_memPortal_requestMemSlaves_4_fifoWriteDoneFifo;
  MOD_Fifo<tUInt8> INST_memPortal_requestMemSlaves_4_putFailedFifo;
  MOD_mkDmaConfigWrapperPipes INST_p;
 
 /* Constructor */
 public:
  MOD_mkDmaConfigWrapperMemPortalPipes(tSimStateHdl simHdl,
				       char const *name,
				       Module *parent,
				       tUInt32 ARG_id);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
  tUInt32 PORT_id;
  tUWide PORT_pipes_requestSizeBits;
  tUWide PORT_pipes_sglist_PipeOut_first;
  tUWide PORT_pipes_region_PipeOut_first;
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_memPortal_memslave_ws_i_notEmpty____d341;
  tUInt8 DEF_memPortal_memslave_rs_i_notEmpty____d383;
  tUInt8 DEF_p_RDY_inputPipes_4_enq____d413;
  tUInt8 DEF_p_RDY_inputPipes_3_enq____d411;
  tUInt8 DEF_p_RDY_inputPipes_2_enq____d409;
  tUInt8 DEF_p_RDY_inputPipes_1_enq____d407;
  tUInt8 DEF_p_RDY_inputPipes_0_enq____d405;
  tUInt8 DEF_x__h15801;
  tUInt8 DEF_x__h16918;
  tUInt32 DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d329;
  tUInt32 DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d535;
  tUInt32 DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d267;
  tUInt32 DEF_memPortal_requestMemSlaves_4_fifoWriteAddrGene_ETC___d530;
  tUInt32 DEF_memPortal_requestMemSlaves_3_fifoWriteAddrGene_ETC___d525;
  tUInt32 DEF_memPortal_requestMemSlaves_2_fifoWriteAddrGene_ETC___d520;
  tUInt32 DEF_memPortal_requestMemSlaves_1_fifoWriteAddrGene_ETC___d515;
  tUInt32 DEF_memPortal_requestMemSlaves_0_fifoWriteAddrGene_ETC___d509;
  tUInt8 DEF_x__h16419;
  tUInt8 DEF_x__h16472;
  tUInt8 DEF_x__h16525;
  tUInt8 DEF_x__h16578;
  tUInt8 DEF_x__h16631;
  tUInt8 DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d268;
  tUInt8 DEF_memPortal_indicationMemSlaves_0_fifoWriteAddrG_ETC___d536;
  tUInt8 DEF_memPortal_requestMemSlaves_4_fifoWriteAddrGene_ETC___d531;
  tUInt8 DEF_memPortal_requestMemSlaves_3_fifoWriteAddrGene_ETC___d526;
  tUInt8 DEF_memPortal_requestMemSlaves_2_fifoWriteAddrGene_ETC___d521;
  tUInt8 DEF_memPortal_requestMemSlaves_1_fifoWriteAddrGene_ETC___d516;
  tUInt8 DEF_memPortal_requestMemSlaves_0_fifoWriteAddrGene_ETC___d510;
  tUInt8 DEF_memPortal_ctrlPort_ctrlWriteAddrGenerator_addr_ETC___d330;
  tUInt8 DEF_memPortal_indicationMemSlaves_0_fifoReadAddrGe_ETC___d269;
 
 /* Local definitions */
 private:
  tUInt8 DEF_memPortal_ctrlPort_interruptEnableReg__h16376;
  tUInt8 DEF_memPortal_putFailedIndicationFifo_notEmpty____d277;
  tUInt8 DEF_memPortal_memslave_rs_first__84_EQ_6___d402;
  tUInt8 DEF_memPortal_memslave_rs_first__84_EQ_5___d401;
  tUInt8 DEF_memPortal_memslave_rs_first__84_EQ_4___d400;
  tUInt8 DEF_memPortal_memslave_rs_first__84_EQ_3___d399;
  tUInt8 DEF_memPortal_memslave_rs_first__84_EQ_2___d398;
  tUInt8 DEF_memPortal_memslave_rs_first__84_EQ_1___d397;
  tUInt8 DEF_memPortal_memslave_rs_first__84_EQ_0___d395;
  tUInt8 DEF_memPortal_memslave_ws_first__43_EQ_6___d360;
  tUInt8 DEF_memPortal_memslave_ws_first__43_EQ_5___d359;
  tUInt8 DEF_memPortal_memslave_ws_first__43_EQ_4___d358;
  tUInt8 DEF_memPortal_memslave_ws_first__43_EQ_3___d357;
  tUInt8 DEF_memPortal_memslave_ws_first__43_EQ_2___d356;
  tUInt8 DEF_memPortal_memslave_ws_first__43_EQ_1___d355;
  tUInt8 DEF_memPortal_memslave_ws_first__43_EQ_0___d354;
 
 /* Rules */
 public:
  void RL_memPortal_requestMemSlaves_0_fifoReadAddrGenerator_addrBeatRule();
  void RL_memPortal_requestMemSlaves_0_fifoWriteAddrGenerator_addrBeatRule();
  void RL_memPortal_requestMemSlaves_1_fifoReadAddrGenerator_addrBeatRule();
  void RL_memPortal_requestMemSlaves_1_fifoWriteAddrGenerator_addrBeatRule();
  void RL_memPortal_requestMemSlaves_2_fifoReadAddrGenerator_addrBeatRule();
  void RL_memPortal_requestMemSlaves_2_fifoWriteAddrGenerator_addrBeatRule();
  void RL_memPortal_requestMemSlaves_3_fifoReadAddrGenerator_addrBeatRule();
  void RL_memPortal_requestMemSlaves_3_fifoWriteAddrGenerator_addrBeatRule();
  void RL_memPortal_requestMemSlaves_4_fifoReadAddrGenerator_addrBeatRule();
  void RL_memPortal_requestMemSlaves_4_fifoWriteAddrGenerator_addrBeatRule();
  void RL_memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatRule();
  void RL_memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatRule();
  void RL_memPortal_indicationMemSlaves_0_readDataRule();
  void RL_memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatRule();
  void RL_memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatRule();
  void RL_memPortal_ctrlPort_writeDataRule();
  void RL_memPortal_memslave_write_done();
  void RL_memPortal_memslave_req_aw();
  void RL_memPortal_memslave_req_ar();
 
 /* Methods */
 public:
  tUWide METH_pipes_requestSizeBits();
  tUInt8 METH_RDY_pipes_requestSizeBits();
  tUInt32 METH_portalIfc_ifcType();
  tUInt8 METH_RDY_portalIfc_ifcType();
  void METH_pipes_inputPipes_0_enq(tUInt32 ARG_pipes_inputPipes_0_enq_v);
  tUInt8 METH_RDY_pipes_inputPipes_0_enq();
  tUInt8 METH_pipes_inputPipes_0_notFull();
  tUInt8 METH_RDY_pipes_inputPipes_0_notFull();
  void METH_pipes_inputPipes_1_enq(tUInt32 ARG_pipes_inputPipes_1_enq_v);
  tUInt8 METH_RDY_pipes_inputPipes_1_enq();
  tUInt8 METH_pipes_inputPipes_1_notFull();
  tUInt8 METH_RDY_pipes_inputPipes_1_notFull();
  void METH_pipes_inputPipes_2_enq(tUInt32 ARG_pipes_inputPipes_2_enq_v);
  tUInt8 METH_RDY_pipes_inputPipes_2_enq();
  tUInt8 METH_pipes_inputPipes_2_notFull();
  tUInt8 METH_RDY_pipes_inputPipes_2_notFull();
  void METH_pipes_inputPipes_3_enq(tUInt32 ARG_pipes_inputPipes_3_enq_v);
  tUInt8 METH_RDY_pipes_inputPipes_3_enq();
  tUInt8 METH_pipes_inputPipes_3_notFull();
  tUInt8 METH_RDY_pipes_inputPipes_3_notFull();
  void METH_pipes_inputPipes_4_enq(tUInt32 ARG_pipes_inputPipes_4_enq_v);
  tUInt8 METH_RDY_pipes_inputPipes_4_enq();
  tUInt8 METH_pipes_inputPipes_4_notFull();
  tUInt8 METH_RDY_pipes_inputPipes_4_notFull();
  tUWide METH_pipes_sglist_PipeOut_first();
  tUInt8 METH_RDY_pipes_sglist_PipeOut_first();
  void METH_pipes_sglist_PipeOut_deq();
  tUInt8 METH_RDY_pipes_sglist_PipeOut_deq();
  tUInt8 METH_pipes_sglist_PipeOut_notEmpty();
  tUInt8 METH_RDY_pipes_sglist_PipeOut_notEmpty();
  tUWide METH_pipes_region_PipeOut_first();
  tUInt8 METH_RDY_pipes_region_PipeOut_first();
  void METH_pipes_region_PipeOut_deq();
  tUInt8 METH_RDY_pipes_region_PipeOut_deq();
  tUInt8 METH_pipes_region_PipeOut_notEmpty();
  tUInt8 METH_RDY_pipes_region_PipeOut_notEmpty();
  tUInt64 METH_pipes_addrRequest_PipeOut_first();
  tUInt8 METH_RDY_pipes_addrRequest_PipeOut_first();
  void METH_pipes_addrRequest_PipeOut_deq();
  tUInt8 METH_RDY_pipes_addrRequest_PipeOut_deq();
  tUInt8 METH_pipes_addrRequest_PipeOut_notEmpty();
  tUInt8 METH_RDY_pipes_addrRequest_PipeOut_notEmpty();
  tUInt8 METH_pipes_getStateDbg_PipeOut_first();
  tUInt8 METH_RDY_pipes_getStateDbg_PipeOut_first();
  void METH_pipes_getStateDbg_PipeOut_deq();
  tUInt8 METH_RDY_pipes_getStateDbg_PipeOut_deq();
  tUInt8 METH_pipes_getStateDbg_PipeOut_notEmpty();
  tUInt8 METH_RDY_pipes_getStateDbg_PipeOut_notEmpty();
  tUInt8 METH_pipes_getMemoryTraffic_PipeOut_first();
  tUInt8 METH_RDY_pipes_getMemoryTraffic_PipeOut_first();
  void METH_pipes_getMemoryTraffic_PipeOut_deq();
  tUInt8 METH_RDY_pipes_getMemoryTraffic_PipeOut_deq();
  tUInt8 METH_pipes_getMemoryTraffic_PipeOut_notEmpty();
  tUInt8 METH_RDY_pipes_getMemoryTraffic_PipeOut_notEmpty();
  tUInt32 METH_portalIfc_ifcId();
  tUInt8 METH_RDY_portalIfc_ifcId();
  void METH_portalIfc_slave_read_server_readReq_put(tUInt32 ARG_portalIfc_slave_read_server_readReq_put);
  tUInt8 METH_RDY_portalIfc_slave_read_server_readReq_put();
  tUInt64 METH_portalIfc_slave_read_server_readData_get();
  tUInt8 METH_RDY_portalIfc_slave_read_server_readData_get();
  void METH_portalIfc_slave_write_server_writeReq_put(tUInt32 ARG_portalIfc_slave_write_server_writeReq_put);
  tUInt8 METH_RDY_portalIfc_slave_write_server_writeReq_put();
  void METH_portalIfc_slave_write_server_writeData_put(tUInt64 ARG_portalIfc_slave_write_server_writeData_put);
  tUInt8 METH_RDY_portalIfc_slave_write_server_writeData_put();
  tUInt8 METH_portalIfc_slave_write_server_writeDone_get();
  tUInt8 METH_RDY_portalIfc_slave_write_server_writeDone_get();
  tUInt8 METH_portalIfc_interrupt__read();
  tUInt8 METH_RDY_portalIfc_interrupt__read();
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkDmaConfigWrapperMemPortalPipes &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkDmaConfigWrapperMemPortalPipes &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkDmaConfigWrapperMemPortalPipes &backing);
  void vcd_submodules(tVCDDumpType dt,
		      unsigned int levels,
		      MOD_mkDmaConfigWrapperMemPortalPipes &backing);
};

#endif /* ifndef __mkDmaConfigWrapperMemPortalPipes_h__ */
