#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Apr 18 20:10:50 2025
# Process ID         : 21572
# Current directory  : C:/Users/benji/AppData/Roaming/Xilinx/Vivado
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent15988
# Log file           : C:/Users/benji/AppData/Roaming/Xilinx/Vivado/vivado.log
# Journal file       : C:/Users/benji/AppData/Roaming/Xilinx/Vivado\vivado.jou
# Running On         : bipe_surface_v2
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : Intel(R) Core(TM) i5-1035G7 CPU @ 1.20GHz
# CPU Frequency      : 1498 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 8155 MB
# Swap memory        : 9663 MB
# Total Virtual      : 17819 MB
# Available Virtual  : 6014 MB
#-----------------------------------------------------------
start_gui
open_project C:/VivadoProjects/project_2/project_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/benji/AppData/Roaming/Xilinx/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/VivadoProjects/pong_ip2'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/VivadoProjects/apb_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:myip_pong2:1.0'. The one found in IP location 'c:/Users/benji/AppData/Roaming/Xilinx/ip_repo' will take precedence over the same IP in location c:/VivadoProjects/pong_ip2
INFO: [Project 1-5579] Found utility IPs instantiated in one or more block designs which have equivalent inline hdl with improved performance and reduced diskspace. It is recommended to migrate these utility IPs to inline hdl using the command upgrade_project -migrate_to_inline_hdl. The utility IPs may be deprecated in future releases. More information on inline hdl is available in UG994.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1194.223 ; gain = 159.488
open_bd_design {C:/VivadoProjects/project_2/project_2.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/VivadoProjects/project_2/project_2.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:microblaze_riscv:1.0 - microblaze_riscv_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:mdm_riscv:1.0 - mdm_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:ip:axi_apb_bridge:3.0 - axi_apb_bridge_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:user:myip_pong2:1.0 - myip_pong2_0
Adding component instance block -- xilinx.com:user:apb_led_ctl:1.0 - apb_led_ctl_0
Successfully read diagram <design_1> from block design file <C:/VivadoProjects/project_2/project_2.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1226.758 ; gain = 27.230
update_compile_order -fileset sources_1
archive_project C:/VivadoProjects/project_2.xpr.zip -temp_dir C:/Users/benji/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-21572-bipe_surface_v2 -force -include_local_ip_cache
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/benji/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-21572-bipe_surface_v2' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/benji/AppData/Roaming/Xilinx/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/VivadoProjects/pong_ip2'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/VivadoProjects/apb_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:myip_pong2:1.0'. The one found in IP location 'c:/Users/benji/AppData/Roaming/Xilinx/ip_repo' will take precedence over the same IP in location c:/VivadoProjects/pong_ip2
INFO: [Project 1-5579] Found utility IPs instantiated in one or more block designs which have equivalent inline hdl with improved performance and reduced diskspace. It is recommended to migrate these utility IPs to inline hdl using the command upgrade_project -migrate_to_inline_hdl. The utility IPs may be deprecated in future releases. More information on inline hdl is available in UG994.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/benji/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-21572-bipe_surface_v2/PrjAr/_X_'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/benji/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-21572-bipe_surface_v2/PrjAr/_X_/project_2.cache/ip 
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_myip_pong2_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_apb_led_ctl_0_3_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] resetting run 'design_1_myip_pong2_0_0_impl_1'...
INFO: [Coretcl 2-133] resetting run 'design_1_apb_led_ctl_0_3_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_apb_led_ctl_0_3'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_apb_led_ctl_0_3'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_myip_pong2_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_myip_pong2_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'utils_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'utils_1'
