module decode #(parameter WIDTH = 	32)
	(input logic [2:0] writeA,
	 input logic [WIDTH-1:0] dataToSave, PC,
	 input logic [23:0] instruction,
	 input logic clock, reset, writeE,
	 output logic [WIDTH-1:0] rd1D, rd2D, inmediate,
	 output logic [3:0] regDestinationAddress, r1A, r2A,
	 output logic [3:0] opcode
	 );
		
	
	assign r1A = instruction[15:12];
	assign r2A = instruction[11:8];
	assign regDestinationAddress = instruction[19:16];
	assign inmediate[15:0] = instruction[15:0];
	assign inmediate[WIDTH-1:16] = 0;
	assign opcode = instruction[23:20];
		
	
	regfile #(WIDTH, REGNUM, ADDRESSWIDTH) registerFile (!clock, writeE, 
				r1A,r2A, writeA, dataToSave, PC, rd1D, rd2D );

endmodule