# Reading pref.tcl
# do {C:/Users/ShifT/GitHub/POP_timing_FPGA/toplevel_testbench/toplevel_testbench.mdo}
# Loading project toplevel_testbench
# Compile of top_testbench.v was successful.
# vsim -L work -L pmi_work -L ovi_machxo2 top_testbench 
# Start time: 13:53:58 on Mar 03,2022
# //  ModelSim - Lattice FPGA Edition 2020.3 Oct 14 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Lattice FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.top_testbench
# Loading work.clocks
# Loading ovi_machxo2.OSCH
# Loading work.DIV4PLL
# Loading ovi_machxo2.VLO
# Loading ovi_machxo2.EHXPLLJ
# Loading work.POPtimers
# Loading work.count_n
# Loading work.comparator
# Loading work.countupdownpreload
# Loading work.single_period_pulse
# Loading work.d_flip_flop
# Loading work.slow_clock_pulse
# Loading work.quad_state_machine
# Loading work.five_state_machine
# .main_pane.wave.interior.cs.body.pw.wf
run -all
# ** Note: $finish    : C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/top_testbench.v(120)
#    Time: 34040 us  Iteration: 0  Instance: /top_testbench
# 1
# Break in Module top_testbench at C:/Users/ShifT/GitHub/POP_timing_FPGA/POP_timers_AX2/source/top_testbench.v line 120
# End time: 13:55:52 on Mar 03,2022, Elapsed time: 0:01:54
# Errors: 0, Warnings: 2
