 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 1
        -transition_time
Design : encoder
Version: P-2019.03-SP5
Date   : Fri Apr 29 02:43:59 2022
****************************************

Operating Conditions: typical   Library: GSCLib.db
Wire Load Model Mode: top

  Startpoint: globalReset
              (input port clocked by clk)
  Endpoint: out (output port clocked by clk)
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               1.00       1.00 r
  globalReset (in)                         0.10      0.00       1.00 r
  globalReset (net)             10                   0.00       1.00 r
  FSM1/globalReset (FSM)                             0.00       1.00 r
  FSM1/globalReset (net)                             0.00       1.00 r
  FSM1/U10/Y (INVX1)                       0.11      0.10       1.10 f
  FSM1/n8 (net)                  5                   0.00       1.10 f
  FSM1/U16/Y (NAND3X1)                     0.07      0.07       1.17 r
  FSM1/n11 (net)                 2                   0.00       1.17 r
  FSM1/U8/Y (INVX1)                        0.06      0.06       1.23 f
  FSM1/n6 (net)                  2                   0.00       1.23 f
  FSM1/U12/Y (AOI21X1)                     0.07      0.05       1.28 r
  FSM1/n9 (net)                  1                   0.00       1.28 r
  FSM1/U11/Y (NOR3X1)                      0.08      0.09       1.37 f
  FSM1/n15 (net)                 1                   0.00       1.37 f
  FSM1/U18/Y (BUFX3)                       0.59      0.57       1.95 f
  FSM1/out (net)                 1                   0.00       1.95 f
  FSM1/out (FSM)                                     0.00       1.95 f
  out (net)                                          0.00       1.95 f
  out (out)                                0.59      0.00       1.95 f
  data arrival time                                             1.95

  clock clk (rise edge)                              5.00       5.00
  clock network delay (ideal)                        0.00       5.00
  output external delay                             -1.00       4.00
  data required time                                            4.00
  ------------------------------------------------------------------------------------------
  data required time                                            4.00
  data arrival time                                            -1.95
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   2.05


  Startpoint: IDLEdetection1/c1/count_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IDLEdetection1/c1/count_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  IDLEdetection1/c1/count_reg_1_/CK (DFFSRX1)             0.00      0.00       0.00 r
  IDLEdetection1/c1/count_reg_1_/Q (DFFSRX1)              0.12      0.16       0.16 f
  IDLEdetection1/c1/count[1] (net)              5                   0.00       0.16 f
  IDLEdetection1/c1/U16/Y (NAND3X1)                       0.08      0.09       0.25 r
  IDLEdetection1/c1/n10 (net)                   2                   0.00       0.25 r
  IDLEdetection1/c1/U15/Y (AND2X1)                        0.06      0.09       0.34 r
  IDLEdetection1/c1/n9 (net)                    2                   0.00       0.34 r
  IDLEdetection1/c1/U8/Y (NAND2X2)                        0.06      0.05       0.39 f
  IDLEdetection1/c1/n8 (net)                    2                   0.00       0.39 f
  IDLEdetection1/c1/U13/Y (XOR2X1)                        0.08      0.09       0.48 r
  IDLEdetection1/c1/n12 (net)                   1                   0.00       0.48 r
  IDLEdetection1/c1/count_reg_2_/D (DFFSRX1)              0.08      0.00       0.48 r
  data arrival time                                                            0.48

  clock clk (rise edge)                                             5.00       5.00
  clock network delay (ideal)                                       0.00       5.00
  IDLEdetection1/c1/count_reg_2_/CK (DFFSRX1)                       0.00       5.00 r
  library setup time                                               -0.16       4.84
  data required time                                                           4.84
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           4.84
  data arrival time                                                           -0.48
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  4.36


1
