/* Generated by Yosys 0.9+2406 (git sha1 ca763e6d5, gcc 10.2.1-6 -fPIC -Os) */

(* top =  1  *)
(* src = "/data/data/com.termux/files/home/fpga-examples/salmafpga/helloworldfpga.v:1.1-17.14" *)
module helloworldfpga(A, B, X, Y);
  wire _0_;
  wire _1_;
  wire _2_;
  wire _3_;
  (* src = "/data/data/com.termux/files/home/fpga-examples/salmafpga/helloworldfpga.v:3.17-3.18" *)
  input A;
  (* src = "/data/data/com.termux/files/home/fpga-examples/salmafpga/helloworldfpga.v:4.17-4.18" *)
  input B;
  (* src = "/data/data/com.termux/files/home/fpga-examples/salmafpga/helloworldfpga.v:6.17-6.18" *)
  output X;
  (* src = "/data/data/com.termux/files/home/fpga-examples/salmafpga/helloworldfpga.v:7.17-7.18" *)
  output Y;
  logic_1 _4_ (
    .a(_0_)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X10Y3"),
    .IO_PAD("2"),
    .IO_TYPE("BIDIR")
  ) _5_ (
    .P(A),
    .Q(_1_)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X12Y3"),
    .IO_PAD("3"),
    .IO_TYPE("BIDIR")
  ) _6_ (
    .P(B),
    .Q(_2_)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X28Y32"),
    .IO_PAD("36"),
    .IO_TYPE("BIDIR")
  ) _7_ (
    .A(_0_),
    .P(X)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X30Y32"),
    .IO_PAD("38"),
    .IO_TYPE("BIDIR")
  ) _8_ (
    .A(_3_),
    .P(Y)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(I0*~I1)+(~I0*I1)"),
    .INIT(4'h7)
  ) Y_LUT2_O (
    .I0(_2_),
    .I1(_1_),
    .O(_3_)
  );
endmodule
