// Seed: 3302174094
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  id_10(
      .id_0(1), .id_1(1 == id_6)
  );
  wire id_11;
  wire id_12, id_13;
  wire id_14, id_15;
  wor id_16, id_17 = 1;
endmodule
module module_1 (
    output supply0 id_0,
    input supply1 id_1
    , id_5,
    input wire id_2,
    input wor id_3
);
  assign id_0 = id_3;
  wand id_6;
  wire id_7;
  assign id_6 = "" - 1;
  module_0(
      id_5, id_6, id_7, id_5, id_6, id_6, id_6, id_5, id_6
  );
  wire id_8;
  wire id_9;
  wand id_10 = 1 ? 1 : ~1;
  assign id_5 = id_5;
endmodule
