Warning: Design 'top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : top
Version: O-2018.06-SP1
Date   : Fri Oct  4 11:20:58 2024
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: segmented

  Startpoint: rst (input port clocked by clk)
  Endpoint: EX_MEN_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 f
  rst (in)                                                0.00       2.00 f
  I_38/Z (GTECH_NOT)                                      0.00       2.00 r
  C3815/Z (GTECH_OR2)                                     0.00       2.00 r
  B_16/Z (GTECH_BUF)                                      0.00       2.00 r
  C3759/Z_4 (*SELECT_OP_2.122_2.1_122)                    0.00       2.00 r
  EX_MEN_reg_23_/next_state (**SEQGEN**)                  0.00       2.00 r
  data arrival time                                                  2.00

  clock clk (rise edge)                                   8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.50       7.50
  EX_MEN_reg_23_/clocked_on (**SEQGEN**)                  0.00       7.50 r
  library setup time                                      0.00       7.50
  data required time                                                 7.50
  --------------------------------------------------------------------------
  data required time                                                 7.50
  data arrival time                                                 -2.00
  --------------------------------------------------------------------------
  slack (MET)                                                        5.50


  Startpoint: rst (input port clocked by clk)
  Endpoint: EX_MEN_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 f
  rst (in)                                                0.00       2.00 f
  I_38/Z (GTECH_NOT)                                      0.00       2.00 r
  C3815/Z (GTECH_OR2)                                     0.00       2.00 r
  B_16/Z (GTECH_BUF)                                      0.00       2.00 r
  C3759/Z_3 (*SELECT_OP_2.122_2.1_122)                    0.00       2.00 r
  EX_MEN_reg_22_/next_state (**SEQGEN**)                  0.00       2.00 r
  data arrival time                                                  2.00

  clock clk (rise edge)                                   8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.50       7.50
  EX_MEN_reg_22_/clocked_on (**SEQGEN**)                  0.00       7.50 r
  library setup time                                      0.00       7.50
  data required time                                                 7.50
  --------------------------------------------------------------------------
  data required time                                                 7.50
  data arrival time                                                 -2.00
  --------------------------------------------------------------------------
  slack (MET)                                                        5.50


  Startpoint: rst (input port clocked by clk)
  Endpoint: EX_MEN_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 f
  rst (in)                                                0.00       2.00 f
  I_38/Z (GTECH_NOT)                                      0.00       2.00 r
  C3815/Z (GTECH_OR2)                                     0.00       2.00 r
  B_16/Z (GTECH_BUF)                                      0.00       2.00 r
  C3759/Z_2 (*SELECT_OP_2.122_2.1_122)                    0.00       2.00 r
  EX_MEN_reg_12_/next_state (**SEQGEN**)                  0.00       2.00 r
  data arrival time                                                  2.00

  clock clk (rise edge)                                   8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.50       7.50
  EX_MEN_reg_12_/clocked_on (**SEQGEN**)                  0.00       7.50 r
  library setup time                                      0.00       7.50
  data required time                                                 7.50
  --------------------------------------------------------------------------
  data required time                                                 7.50
  data arrival time                                                 -2.00
  --------------------------------------------------------------------------
  slack (MET)                                                        5.50


  Startpoint: rst (input port clocked by clk)
  Endpoint: EX_MEN_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 f
  rst (in)                                                0.00       2.00 f
  I_38/Z (GTECH_NOT)                                      0.00       2.00 r
  C3815/Z (GTECH_OR2)                                     0.00       2.00 r
  B_16/Z (GTECH_BUF)                                      0.00       2.00 r
  C3759/Z_1 (*SELECT_OP_2.122_2.1_122)                    0.00       2.00 r
  EX_MEN_reg_1_/next_state (**SEQGEN**)                   0.00       2.00 r
  data arrival time                                                  2.00

  clock clk (rise edge)                                   8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.50       7.50
  EX_MEN_reg_1_/clocked_on (**SEQGEN**)                   0.00       7.50 r
  library setup time                                      0.00       7.50
  data required time                                                 7.50
  --------------------------------------------------------------------------
  data required time                                                 7.50
  data arrival time                                                 -2.00
  --------------------------------------------------------------------------
  slack (MET)                                                        5.50


  Startpoint: rst (input port clocked by clk)
  Endpoint: EX_MEN_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 f
  rst (in)                                                0.00       2.00 f
  I_38/Z (GTECH_NOT)                                      0.00       2.00 r
  C3815/Z (GTECH_OR2)                                     0.00       2.00 r
  B_16/Z (GTECH_BUF)                                      0.00       2.00 r
  C3759/Z_0 (*SELECT_OP_2.122_2.1_122)                    0.00       2.00 r
  EX_MEN_reg_0_/next_state (**SEQGEN**)                   0.00       2.00 r
  data arrival time                                                  2.00

  clock clk (rise edge)                                   8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.50       7.50
  EX_MEN_reg_0_/clocked_on (**SEQGEN**)                   0.00       7.50 r
  library setup time                                      0.00       7.50
  data required time                                                 7.50
  --------------------------------------------------------------------------
  data required time                                                 7.50
  data arrival time                                                 -2.00
  --------------------------------------------------------------------------
  slack (MET)                                                        5.50


  Startpoint: rst (input port clocked by clk)
  Endpoint: EX_MEN_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 f
  rst (in)                                                0.00       2.00 f
  I_38/Z (GTECH_NOT)                                      0.00       2.00 r
  C3815/Z (GTECH_OR2)                                     0.00       2.00 r
  I_40/Z (GTECH_NOT)                                      0.00       2.00 f
  C3822/Z (GTECH_AND2)                                    0.00       2.00 f
  I_50/Z (GTECH_NOT)                                      0.00       2.00 r
  EX_MEN_reg_23_/synch_enable (**SEQGEN**)                0.00       2.00 r
  data arrival time                                                  2.00

  clock clk (rise edge)                                   8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.50       7.50
  EX_MEN_reg_23_/clocked_on (**SEQGEN**)                  0.00       7.50 r
  library setup time                                      0.00       7.50
  data required time                                                 7.50
  --------------------------------------------------------------------------
  data required time                                                 7.50
  data arrival time                                                 -2.00
  --------------------------------------------------------------------------
  slack (MET)                                                        5.50


  Startpoint: rst (input port clocked by clk)
  Endpoint: EX_MEN_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 f
  rst (in)                                                0.00       2.00 f
  I_38/Z (GTECH_NOT)                                      0.00       2.00 r
  C3815/Z (GTECH_OR2)                                     0.00       2.00 r
  I_40/Z (GTECH_NOT)                                      0.00       2.00 f
  C3822/Z (GTECH_AND2)                                    0.00       2.00 f
  I_50/Z (GTECH_NOT)                                      0.00       2.00 r
  EX_MEN_reg_22_/synch_enable (**SEQGEN**)                0.00       2.00 r
  data arrival time                                                  2.00

  clock clk (rise edge)                                   8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.50       7.50
  EX_MEN_reg_22_/clocked_on (**SEQGEN**)                  0.00       7.50 r
  library setup time                                      0.00       7.50
  data required time                                                 7.50
  --------------------------------------------------------------------------
  data required time                                                 7.50
  data arrival time                                                 -2.00
  --------------------------------------------------------------------------
  slack (MET)                                                        5.50


  Startpoint: rst (input port clocked by clk)
  Endpoint: EX_MEN_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 f
  rst (in)                                                0.00       2.00 f
  I_38/Z (GTECH_NOT)                                      0.00       2.00 r
  C3815/Z (GTECH_OR2)                                     0.00       2.00 r
  I_40/Z (GTECH_NOT)                                      0.00       2.00 f
  C3822/Z (GTECH_AND2)                                    0.00       2.00 f
  I_50/Z (GTECH_NOT)                                      0.00       2.00 r
  EX_MEN_reg_12_/synch_enable (**SEQGEN**)                0.00       2.00 r
  data arrival time                                                  2.00

  clock clk (rise edge)                                   8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.50       7.50
  EX_MEN_reg_12_/clocked_on (**SEQGEN**)                  0.00       7.50 r
  library setup time                                      0.00       7.50
  data required time                                                 7.50
  --------------------------------------------------------------------------
  data required time                                                 7.50
  data arrival time                                                 -2.00
  --------------------------------------------------------------------------
  slack (MET)                                                        5.50


  Startpoint: rst (input port clocked by clk)
  Endpoint: EX_MEN_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 f
  rst (in)                                                0.00       2.00 f
  I_38/Z (GTECH_NOT)                                      0.00       2.00 r
  C3815/Z (GTECH_OR2)                                     0.00       2.00 r
  I_40/Z (GTECH_NOT)                                      0.00       2.00 f
  C3822/Z (GTECH_AND2)                                    0.00       2.00 f
  I_50/Z (GTECH_NOT)                                      0.00       2.00 r
  EX_MEN_reg_1_/synch_enable (**SEQGEN**)                 0.00       2.00 r
  data arrival time                                                  2.00

  clock clk (rise edge)                                   8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.50       7.50
  EX_MEN_reg_1_/clocked_on (**SEQGEN**)                   0.00       7.50 r
  library setup time                                      0.00       7.50
  data required time                                                 7.50
  --------------------------------------------------------------------------
  data required time                                                 7.50
  data arrival time                                                 -2.00
  --------------------------------------------------------------------------
  slack (MET)                                                        5.50


  Startpoint: rst (input port clocked by clk)
  Endpoint: EX_MEN_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 f
  rst (in)                                                0.00       2.00 f
  I_38/Z (GTECH_NOT)                                      0.00       2.00 r
  C3815/Z (GTECH_OR2)                                     0.00       2.00 r
  I_40/Z (GTECH_NOT)                                      0.00       2.00 f
  C3822/Z (GTECH_AND2)                                    0.00       2.00 f
  I_50/Z (GTECH_NOT)                                      0.00       2.00 r
  EX_MEN_reg_0_/synch_enable (**SEQGEN**)                 0.00       2.00 r
  data arrival time                                                  2.00

  clock clk (rise edge)                                   8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.50       7.50
  EX_MEN_reg_0_/clocked_on (**SEQGEN**)                   0.00       7.50 r
  library setup time                                      0.00       7.50
  data required time                                                 7.50
  --------------------------------------------------------------------------
  data required time                                                 7.50
  data arrival time                                                 -2.00
  --------------------------------------------------------------------------
  slack (MET)                                                        5.50


  Startpoint: PC_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: led (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  PC_reg_2_/clocked_on (**SEQGEN**)        0.00 #     0.00 r
  PC_reg_2_/Q (**SEQGEN**)                 0.00       0.00 r
  led (out)                                0.00       0.00 r
  data arrival time                                   0.00

  clock clk (rise edge)                    8.00       8.00
  clock network delay (ideal)              0.00       8.00
  clock uncertainty                       -0.50       7.50
  output external delay                   -1.00       6.50
  data required time                                  6.50
  -----------------------------------------------------------
  data required time                                  6.50
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (MET)                                         6.50


  Startpoint: ID_EX_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEN_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ID_EX_reg_23_/clocked_on (**SEQGEN**)                   0.00 #     0.00 r
  ID_EX_reg_23_/Q (**SEQGEN**)                            0.00       0.00 r
  C3759/Z_4 (*SELECT_OP_2.122_2.1_122)                    0.00       0.00 r
  EX_MEN_reg_23_/next_state (**SEQGEN**)                  0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.50       7.50
  EX_MEN_reg_23_/clocked_on (**SEQGEN**)                  0.00       7.50 r
  library setup time                                      0.00       7.50
  data required time                                                 7.50
  --------------------------------------------------------------------------
  data required time                                                 7.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        7.50


  Startpoint: ID_EX_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEN_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ID_EX_reg_22_/clocked_on (**SEQGEN**)                   0.00 #     0.00 r
  ID_EX_reg_22_/Q (**SEQGEN**)                            0.00       0.00 r
  C3759/Z_3 (*SELECT_OP_2.122_2.1_122)                    0.00       0.00 r
  EX_MEN_reg_22_/next_state (**SEQGEN**)                  0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.50       7.50
  EX_MEN_reg_22_/clocked_on (**SEQGEN**)                  0.00       7.50 r
  library setup time                                      0.00       7.50
  data required time                                                 7.50
  --------------------------------------------------------------------------
  data required time                                                 7.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        7.50


  Startpoint: ID_EX_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEN_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ID_EX_reg_12_/clocked_on (**SEQGEN**)                   0.00 #     0.00 r
  ID_EX_reg_12_/Q (**SEQGEN**)                            0.00       0.00 r
  C3759/Z_2 (*SELECT_OP_2.122_2.1_122)                    0.00       0.00 r
  EX_MEN_reg_12_/next_state (**SEQGEN**)                  0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.50       7.50
  EX_MEN_reg_12_/clocked_on (**SEQGEN**)                  0.00       7.50 r
  library setup time                                      0.00       7.50
  data required time                                                 7.50
  --------------------------------------------------------------------------
  data required time                                                 7.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        7.50


  Startpoint: ID_EX_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEN_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ID_EX_reg_1_/clocked_on (**SEQGEN**)                    0.00 #     0.00 r
  ID_EX_reg_1_/Q (**SEQGEN**)                             0.00       0.00 r
  C3759/Z_1 (*SELECT_OP_2.122_2.1_122)                    0.00       0.00 r
  EX_MEN_reg_1_/next_state (**SEQGEN**)                   0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.50       7.50
  EX_MEN_reg_1_/clocked_on (**SEQGEN**)                   0.00       7.50 r
  library setup time                                      0.00       7.50
  data required time                                                 7.50
  --------------------------------------------------------------------------
  data required time                                                 7.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        7.50


  Startpoint: ID_EX_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEN_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ID_EX_reg_0_/clocked_on (**SEQGEN**)                    0.00 #     0.00 r
  ID_EX_reg_0_/Q (**SEQGEN**)                             0.00       0.00 r
  C3759/Z_0 (*SELECT_OP_2.122_2.1_122)                    0.00       0.00 r
  EX_MEN_reg_0_/next_state (**SEQGEN**)                   0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.50       7.50
  EX_MEN_reg_0_/clocked_on (**SEQGEN**)                   0.00       7.50 r
  library setup time                                      0.00       7.50
  data required time                                                 7.50
  --------------------------------------------------------------------------
  data required time                                                 7.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        7.50


  Startpoint: pause_0_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEN_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pause_0_reg/clocked_on (**SEQGEN**)                     0.00 #     0.00 r
  pause_0_reg/Q (**SEQGEN**)                              0.00       0.00 f
  C3827/Z (GTECH_AND2)                                    0.00       0.00 f
  C3822/Z (GTECH_AND2)                                    0.00       0.00 f
  I_50/Z (GTECH_NOT)                                      0.00       0.00 r
  EX_MEN_reg_23_/synch_enable (**SEQGEN**)                0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.50       7.50
  EX_MEN_reg_23_/clocked_on (**SEQGEN**)                  0.00       7.50 r
  library setup time                                      0.00       7.50
  data required time                                                 7.50
  --------------------------------------------------------------------------
  data required time                                                 7.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        7.50


  Startpoint: pause_0_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEN_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pause_0_reg/clocked_on (**SEQGEN**)                     0.00 #     0.00 r
  pause_0_reg/Q (**SEQGEN**)                              0.00       0.00 f
  C3827/Z (GTECH_AND2)                                    0.00       0.00 f
  C3822/Z (GTECH_AND2)                                    0.00       0.00 f
  I_50/Z (GTECH_NOT)                                      0.00       0.00 r
  EX_MEN_reg_22_/synch_enable (**SEQGEN**)                0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.50       7.50
  EX_MEN_reg_22_/clocked_on (**SEQGEN**)                  0.00       7.50 r
  library setup time                                      0.00       7.50
  data required time                                                 7.50
  --------------------------------------------------------------------------
  data required time                                                 7.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        7.50


  Startpoint: pause_0_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEN_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pause_0_reg/clocked_on (**SEQGEN**)                     0.00 #     0.00 r
  pause_0_reg/Q (**SEQGEN**)                              0.00       0.00 f
  C3827/Z (GTECH_AND2)                                    0.00       0.00 f
  C3822/Z (GTECH_AND2)                                    0.00       0.00 f
  I_50/Z (GTECH_NOT)                                      0.00       0.00 r
  EX_MEN_reg_12_/synch_enable (**SEQGEN**)                0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.50       7.50
  EX_MEN_reg_12_/clocked_on (**SEQGEN**)                  0.00       7.50 r
  library setup time                                      0.00       7.50
  data required time                                                 7.50
  --------------------------------------------------------------------------
  data required time                                                 7.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        7.50


  Startpoint: pause_0_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEN_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pause_0_reg/clocked_on (**SEQGEN**)                     0.00 #     0.00 r
  pause_0_reg/Q (**SEQGEN**)                              0.00       0.00 f
  C3827/Z (GTECH_AND2)                                    0.00       0.00 f
  C3822/Z (GTECH_AND2)                                    0.00       0.00 f
  I_50/Z (GTECH_NOT)                                      0.00       0.00 r
  EX_MEN_reg_1_/synch_enable (**SEQGEN**)                 0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.50       7.50
  EX_MEN_reg_1_/clocked_on (**SEQGEN**)                   0.00       7.50 r
  library setup time                                      0.00       7.50
  data required time                                                 7.50
  --------------------------------------------------------------------------
  data required time                                                 7.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        7.50


  Startpoint: pause_0_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEN_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pause_0_reg/clocked_on (**SEQGEN**)                     0.00 #     0.00 r
  pause_0_reg/Q (**SEQGEN**)                              0.00       0.00 f
  C3827/Z (GTECH_AND2)                                    0.00       0.00 f
  C3822/Z (GTECH_AND2)                                    0.00       0.00 f
  I_50/Z (GTECH_NOT)                                      0.00       0.00 r
  EX_MEN_reg_0_/synch_enable (**SEQGEN**)                 0.00       0.00 r
  data arrival time                                                  0.00

  clock clk (rise edge)                                   8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.50       7.50
  EX_MEN_reg_0_/clocked_on (**SEQGEN**)                   0.00       7.50 r
  library setup time                                      0.00       7.50
  data required time                                                 7.50
  --------------------------------------------------------------------------
  data required time                                                 7.50
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        7.50


1
