C:\Users\maxst\repos\mychip8\target\debug\deps\libstrsim-f2eb6d46dff8126f.rlib: C:\Users\maxst\.cargo\registry\src\github.com-1ecc6299db9ec823\strsim-0.7.0\src\lib.rs

C:\Users\maxst\repos\mychip8\target\debug\deps\strsim-f2eb6d46dff8126f.d: C:\Users\maxst\.cargo\registry\src\github.com-1ecc6299db9ec823\strsim-0.7.0\src\lib.rs

C:\Users\maxst\.cargo\registry\src\github.com-1ecc6299db9ec823\strsim-0.7.0\src\lib.rs:
