{"sha": "4a7f0dc0605c868a232b322862aa3b2e2c945ec9", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NGE3ZjBkYzA2MDVjODY4YTIzMmIzMjI4NjJhYTNiMmUyYzk0NWVjOQ==", "commit": {"author": {"name": "Carl Love", "email": "cel@us.ibm.com", "date": "2017-06-07T22:03:48Z"}, "committer": {"name": "Carl Love", "email": "carll@gcc.gnu.org", "date": "2017-06-07T22:03:48Z"}, "message": "re PR target/80982 (gcc.target/powerpc/builtins-3-runnable.c fails starting with its introduction in r248846)\n\ngcc/ChangeLog:\n\n2017-06-07  Carl Love  <cel@us.ibm.com>\n\n\tPR target/80982\n\t* config/rs6000/altivec.md (double<mode>2): Fix the implementation of\n\tfor BE.\n\nFrom-SVN: r248997", "tree": {"sha": "921e09fd30917c42b106d2a8418bf694016142fa", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/921e09fd30917c42b106d2a8418bf694016142fa"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/4a7f0dc0605c868a232b322862aa3b2e2c945ec9", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/4a7f0dc0605c868a232b322862aa3b2e2c945ec9", "html_url": "https://github.com/Rust-GCC/gccrs/commit/4a7f0dc0605c868a232b322862aa3b2e2c945ec9", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/4a7f0dc0605c868a232b322862aa3b2e2c945ec9/comments", "author": {"login": "carlelove", "id": 86435705, "node_id": "MDQ6VXNlcjg2NDM1NzA1", "avatar_url": "https://avatars.githubusercontent.com/u/86435705?v=4", "gravatar_id": "", "url": "https://api.github.com/users/carlelove", "html_url": "https://github.com/carlelove", "followers_url": "https://api.github.com/users/carlelove/followers", "following_url": "https://api.github.com/users/carlelove/following{/other_user}", "gists_url": "https://api.github.com/users/carlelove/gists{/gist_id}", "starred_url": "https://api.github.com/users/carlelove/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/carlelove/subscriptions", "organizations_url": "https://api.github.com/users/carlelove/orgs", "repos_url": "https://api.github.com/users/carlelove/repos", "events_url": "https://api.github.com/users/carlelove/events{/privacy}", "received_events_url": "https://api.github.com/users/carlelove/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "618f988cb292988a4380280bcc01cb4cbffe88d7", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/618f988cb292988a4380280bcc01cb4cbffe88d7", "html_url": "https://github.com/Rust-GCC/gccrs/commit/618f988cb292988a4380280bcc01cb4cbffe88d7"}], "stats": {"total": 12, "additions": 9, "deletions": 3}, "files": [{"sha": "706441fa058063c6883fbedf5ff1b0a1cb4cbdbc", "filename": "gcc/ChangeLog", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/4a7f0dc0605c868a232b322862aa3b2e2c945ec9/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/4a7f0dc0605c868a232b322862aa3b2e2c945ec9/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=4a7f0dc0605c868a232b322862aa3b2e2c945ec9", "patch": "@@ -1,3 +1,9 @@\n+2017-06-07  Carl Love  <cel@us.ibm.com>\n+\n+\tPR target/80982\n+\t* config/rs6000/altivec.md (double<mode>2): Fix the implementation of\n+\tfor BE.\n+\n 2017-06-07  Carl Love  <cel@us.ibm.com>\n \n \t* config/rs6000/altivec.md: Fix argument swizzle in vec_doublel"}, {"sha": "487b9a4d21d253078351badf30d8dd26741910dd", "filename": "gcc/config/rs6000/altivec.md", "status": "modified", "additions": 3, "deletions": 3, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/4a7f0dc0605c868a232b322862aa3b2e2c945ec9/gcc%2Fconfig%2Frs6000%2Faltivec.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/4a7f0dc0605c868a232b322862aa3b2e2c945ec9/gcc%2Fconfig%2Frs6000%2Faltivec.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Faltivec.md?ref=4a7f0dc0605c868a232b322862aa3b2e2c945ec9", "patch": "@@ -3002,9 +3002,9 @@\n       emit_insn (gen_vsx_xxsldwi_<mode> (rtx_tmp, operands[1],\n \t\t\t\t\t operands[1], rtx_val));\n \n-      rtx_val = GEN_INT (8);\n-      emit_insn (gen_vsx_xxsldwi_<mode> (rtx_tmp, rtx_tmp,\n-\t\t\t\t\t operands[1],rtx_val));\n+      rtx_val = GEN_INT (2);\n+      emit_insn (gen_vsx_xxsldwi_<mode> (rtx_tmp, operands[1],\n+\t\t\t\t\t rtx_tmp, rtx_val));\n       emit_insn (gen_vsx_xvcv<VS_sxwsp>dp (operands[0], rtx_tmp));\n     }\n   else"}]}