// Seed: 3399354374
macromodule module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3;
  wire id_4 = ~1;
  module_2(
      id_3, id_3, id_4, id_3, id_3
  );
endmodule
module module_1 #(
    parameter id_10 = 32'd13,
    parameter id_11 = 32'd57
) (
    input  wire id_0,
    output wire id_1,
    input  wire id_2,
    input  tri0 id_3,
    output wire id_4,
    input  wor  id_5
    , id_8, id_9,
    input  tri0 id_6
);
  defparam id_10.id_11 = 1; module_0(
      id_9, id_8
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_6, id_7;
  wire id_8;
endmodule
