#! /usr/bin/vvp
:ivl_version "10.2 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 15;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x141b8b0 .scope module, "tb_ro_integrated" "tb_ro_integrated" 2 41;
 .timescale -9 -12;
P_0x1410970 .param/l "PERIOD_CORE_0" 0 2 54, +C4<00000000000000000000001100100000>;
P_0x14109b0 .param/l "PERIOD_CORE_1" 0 2 58, +C4<0000000000000000000000000000000000000000000000000000011001000000>;
P_0x14109f0 .param/l "PERIOD_CORE_2" 0 2 62, +C4<0000000000000000000000000000000000000000000000000000110010000000>;
P_0x1410a30 .param/l "PERIOD_CORE_3" 0 2 66, +C4<0000000000000000000000000000000000000000000000000001100100000000>;
P_0x1410a70 .param/l "PERIOD_CORE_4" 0 2 70, +C4<0000000000000000000000000000000000000000000000000011001000000000>;
P_0x1410ab0 .param/l "PERIOD_CORE_5" 0 2 74, +C4<0000000000000000000000000000000000000000000000000110010000000000>;
P_0x1410af0 .param/l "PERIOD_CORE_6" 0 2 79, +C4<0000000000000000000000000000000000000000000000001100100000000000>;
P_0x1410b30 .param/l "PERIOD_CORE_7" 0 2 83, +C4<0000000000000000000000000000000000000000000000011001000000000000>;
P_0x1410b70 .param/l "PERIOD_MASTER" 0 2 47, +C4<00000000000000000000000110010000>;
P_0x1410bb0 .param/l "PERIOD_PITCH" 0 2 52, +C4<00000000000000000000001100100000>;
v0x1479860_0 .var/real "PITCH_FACTOR", 0 0;
v0x1479940_0 .net *"_s11", 0 0, L_0x1487270;  1 drivers
v0x1479a20_0 .net *"_s17", 0 0, L_0x1487310;  1 drivers
v0x1479ae0_0 .net *"_s23", 0 0, L_0x1487400;  1 drivers
v0x1479bc0_0 .net *"_s29", 0 0, L_0x14874d0;  1 drivers
v0x1479cf0_0 .net *"_s35", 0 0, L_0x1487630;  1 drivers
v0x1479dd0_0 .net *"_s41", 0 0, L_0x1487700;  1 drivers
v0x1479eb0_0 .net *"_s47", 0 0, L_0x14877d0;  1 drivers
v0x1479f90_0 .net *"_s53", 0 0, L_0x14878a0;  1 drivers
v0x147a100_0 .var/real "clk_core_half_pd_0", 0 0;
v0x147a1c0_0 .var/real "clk_core_half_pd_1", 0 0;
v0x147a280_0 .var/real "clk_core_half_pd_2", 0 0;
v0x147a340_0 .var/real "clk_core_half_pd_3", 0 0;
v0x147a400_0 .var/real "clk_core_half_pd_4", 0 0;
v0x147a4c0_0 .var/real "clk_core_half_pd_5", 0 0;
v0x147a580_0 .var/real "clk_core_half_pd_6", 0 0;
v0x147a640_0 .var/real "clk_core_half_pd_7", 0 0;
v0x147a7f0_0 .var "clk_master", 0 0;
v0x147a890_0 .var/real "clk_master_half_pd", 0 0;
v0x147a930_0 .var "clkdiv2", 7 0;
v0x147a9d0_0 .var/real "comp_out_half_pd_0", 0 0;
v0x147aa90_0 .var/real "comp_out_half_pd_1", 0 0;
v0x147ab50_0 .var/real "comp_out_half_pd_2", 0 0;
v0x147ac10_0 .var/real "comp_out_half_pd_3", 0 0;
v0x147acd0_0 .var/real "comp_out_half_pd_4", 0 0;
v0x147ad90_0 .var/real "comp_out_half_pd_5", 0 0;
v0x147ae50_0 .var/real "comp_out_half_pd_6", 0 0;
v0x147af10_0 .var/real "comp_out_half_pd_7", 0 0;
v0x147afd0_0 .net "gc_clk", 18 0, v0x131aa40_0;  1 drivers
v0x147b090_0 .var "in_eve", 7 0;
v0x147b130_0 .net "read_out_iq", 1 0, L_0x14871d0;  1 drivers
v0x147b210_0 .var "rstb", 0 0;
v0x147b2b0_0 .var "vpwr", 0 0;
E_0x1416e50 .event posedge, v0x140bf40_0;
E_0x1403870/0 .event negedge, L_0x14878a0, v0x130fc80_0;
E_0x1403870/1 .event posedge, v0x130fc80_0;
E_0x1403870 .event/or E_0x1403870/0, E_0x1403870/1;
E_0x1400f90/0 .event negedge, L_0x14877d0, v0x130fc80_0;
E_0x1400f90/1 .event posedge, v0x130fc80_0;
E_0x1400f90 .event/or E_0x1400f90/0, E_0x1400f90/1;
E_0x14004a0/0 .event negedge, L_0x1487700, v0x130fc80_0;
E_0x14004a0/1 .event posedge, v0x130fc80_0;
E_0x14004a0 .event/or E_0x14004a0/0, E_0x14004a0/1;
E_0x13fbaf0/0 .event negedge, L_0x1487630, v0x130fc80_0;
E_0x13fbaf0/1 .event posedge, v0x130fc80_0;
E_0x13fbaf0 .event/or E_0x13fbaf0/0, E_0x13fbaf0/1;
E_0x13fb000/0 .event negedge, L_0x14874d0, v0x130fc80_0;
E_0x13fb000/1 .event posedge, v0x130fc80_0;
E_0x13fb000 .event/or E_0x13fb000/0, E_0x13fb000/1;
E_0x13f5130/0 .event negedge, L_0x1487400, v0x130fc80_0;
E_0x13f5130/1 .event posedge, v0x130fc80_0;
E_0x13f5130 .event/or E_0x13f5130/0, E_0x13f5130/1;
E_0x13e32e0/0 .event negedge, L_0x1487310, v0x130fc80_0;
E_0x13e32e0/1 .event posedge, v0x130fc80_0;
E_0x13e32e0 .event/or E_0x13e32e0/0, E_0x13e32e0/1;
E_0x13f5c20/0 .event negedge, L_0x1487270, v0x130fc80_0;
E_0x13f5c20/1 .event posedge, v0x130fc80_0;
E_0x13f5c20 .event/or E_0x13f5c20/0, E_0x13f5c20/1;
L_0x1487130 .part v0x131aa40_0, 0, 8;
RS_0x7fa079e2e1b8 .resolv tri, v0x1432a80_0, v0x143bfc0_0, v0x1445570_0, v0x144e990_0, v0x14580d0_0, v0x14613e0_0, v0x146a8f0_0, v0x1474140_0;
RS_0x7fa079e2eb48 .resolv tri, v0x1436f30_0, v0x1440510_0, v0x1449970_0, v0x14531a0_0, v0x145c4d0_0, v0x14658e0_0, v0x146ecf0_0, v0x1478540_0;
L_0x14871d0 .concat8 [ 1 1 0 0], RS_0x7fa079e2e1b8, RS_0x7fa079e2eb48;
L_0x1487270 .part v0x147a930_0, 0, 1;
L_0x1487310 .part v0x147a930_0, 1, 1;
L_0x1487400 .part v0x147a930_0, 2, 1;
L_0x14874d0 .part v0x147a930_0, 3, 1;
L_0x1487630 .part v0x147a930_0, 4, 1;
L_0x1487700 .part v0x147a930_0, 5, 1;
L_0x14877d0 .part v0x147a930_0, 6, 1;
L_0x14878a0 .part v0x147a930_0, 7, 1;
S_0x1417a00 .scope module, "gc_clock" "gray_count" 2 93, 3 4 0, S_0x141b8b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 19 "gray_count"
v0x140bf40_0 .net "clk", 0 0, v0x147a7f0_0;  1 drivers
v0x131aa40_0 .var "gray_count", 18 0;
v0x131ab20_0 .var/i "i", 31 0;
v0x131ac10_0 .var/i "j", 31 0;
v0x131c6c0_0 .var/i "k", 31 0;
v0x131c7f0 .array "no_ones_below", -1 18, 0 0;
v0x1324830 .array "q", -1 18, 0 0;
v0x130fbc0_0 .var "q_msb", 0 0;
v0x130fc80_0 .net "reset", 0 0, v0x147b210_0;  1 drivers
v0x131c7f0_0 .array/port v0x131c7f0, 0;
v0x131c7f0_1 .array/port v0x131c7f0, 1;
v0x131c7f0_2 .array/port v0x131c7f0, 2;
E_0x13df300/0 .event edge, v0x131ac10_0, v0x131c7f0_0, v0x131c7f0_1, v0x131c7f0_2;
v0x131c7f0_3 .array/port v0x131c7f0, 3;
v0x131c7f0_4 .array/port v0x131c7f0, 4;
v0x131c7f0_5 .array/port v0x131c7f0, 5;
v0x131c7f0_6 .array/port v0x131c7f0, 6;
E_0x13df300/1 .event edge, v0x131c7f0_3, v0x131c7f0_4, v0x131c7f0_5, v0x131c7f0_6;
v0x131c7f0_7 .array/port v0x131c7f0, 7;
v0x131c7f0_8 .array/port v0x131c7f0, 8;
v0x131c7f0_9 .array/port v0x131c7f0, 9;
v0x131c7f0_10 .array/port v0x131c7f0, 10;
E_0x13df300/2 .event edge, v0x131c7f0_7, v0x131c7f0_8, v0x131c7f0_9, v0x131c7f0_10;
v0x131c7f0_11 .array/port v0x131c7f0, 11;
v0x131c7f0_12 .array/port v0x131c7f0, 12;
v0x131c7f0_13 .array/port v0x131c7f0, 13;
v0x131c7f0_14 .array/port v0x131c7f0, 14;
E_0x13df300/3 .event edge, v0x131c7f0_11, v0x131c7f0_12, v0x131c7f0_13, v0x131c7f0_14;
v0x131c7f0_15 .array/port v0x131c7f0, 15;
v0x131c7f0_16 .array/port v0x131c7f0, 16;
v0x131c7f0_17 .array/port v0x131c7f0, 17;
v0x131c7f0_18 .array/port v0x131c7f0, 18;
E_0x13df300/4 .event edge, v0x131c7f0_15, v0x131c7f0_16, v0x131c7f0_17, v0x131c7f0_18;
v0x131c7f0_19 .array/port v0x131c7f0, 19;
v0x1324830_0 .array/port v0x1324830, 0;
v0x1324830_1 .array/port v0x1324830, 1;
v0x1324830_2 .array/port v0x1324830, 2;
E_0x13df300/5 .event edge, v0x131c7f0_19, v0x1324830_0, v0x1324830_1, v0x1324830_2;
v0x1324830_3 .array/port v0x1324830, 3;
v0x1324830_4 .array/port v0x1324830, 4;
v0x1324830_5 .array/port v0x1324830, 5;
v0x1324830_6 .array/port v0x1324830, 6;
E_0x13df300/6 .event edge, v0x1324830_3, v0x1324830_4, v0x1324830_5, v0x1324830_6;
v0x1324830_7 .array/port v0x1324830, 7;
v0x1324830_8 .array/port v0x1324830, 8;
v0x1324830_9 .array/port v0x1324830, 9;
v0x1324830_10 .array/port v0x1324830, 10;
E_0x13df300/7 .event edge, v0x1324830_7, v0x1324830_8, v0x1324830_9, v0x1324830_10;
v0x1324830_11 .array/port v0x1324830, 11;
v0x1324830_12 .array/port v0x1324830, 12;
v0x1324830_13 .array/port v0x1324830, 13;
v0x1324830_14 .array/port v0x1324830, 14;
E_0x13df300/8 .event edge, v0x1324830_11, v0x1324830_12, v0x1324830_13, v0x1324830_14;
v0x1324830_15 .array/port v0x1324830, 15;
v0x1324830_16 .array/port v0x1324830, 16;
v0x1324830_17 .array/port v0x1324830, 17;
v0x1324830_18 .array/port v0x1324830, 18;
E_0x13df300/9 .event edge, v0x1324830_15, v0x1324830_16, v0x1324830_17, v0x1324830_18;
v0x1324830_19 .array/port v0x1324830, 19;
E_0x13df300/10 .event edge, v0x1324830_19, v0x131c6c0_0;
E_0x13df300 .event/or E_0x13df300/0, E_0x13df300/1, E_0x13df300/2, E_0x13df300/3, E_0x13df300/4, E_0x13df300/5, E_0x13df300/6, E_0x13df300/7, E_0x13df300/8, E_0x13df300/9, E_0x13df300/10;
E_0x13de810/0 .event negedge, v0x140bf40_0, v0x130fc80_0;
E_0x13de810/1 .event posedge, v0x140bf40_0;
E_0x13de810 .event/or E_0x13de810/0, E_0x13de810/1;
S_0x13189b0 .scope module, "ro_x" "ro_integrated" 2 97, 2 6 0, S_0x141b8b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "vpwr"
    .port_info 1 /INPUT 1 "clk_master"
    .port_info 2 /INPUT 8 "gray"
    .port_info 3 /INPUT 8 "in_eve"
    .port_info 4 /INPUT 8 "in_pol_eve"
    .port_info 5 /OUTPUT 1 "out_mux_eve"
    .port_info 6 /OUTPUT 1 "out_mux_pol_eve"
v0x1479250_0 .net "clk_master", 0 0, v0x147a7f0_0;  alias, 1 drivers
v0x1479310_0 .net "gray", 7 0, L_0x1487130;  1 drivers
v0x14793f0_0 .net "in_eve", 7 0, v0x147b090_0;  1 drivers
v0x14794b0_0 .net "in_pol_eve", 7 0, v0x147b090_0;  alias, 1 drivers
v0x1479570_0 .net8 "out_mux_eve", 0 0, RS_0x7fa079e2e1b8;  8 drivers
v0x1479660_0 .net8 "out_mux_pol_eve", 0 0, RS_0x7fa079e2eb48;  8 drivers
v0x1479700_0 .net "vpwr", 0 0, v0x147b2b0_0;  1 drivers
L_0x147c9a0 .part L_0x1487130, 1, 1;
L_0x147ca70 .part v0x147b090_0, 1, 1;
L_0x147cb10 .part v0x147b090_0, 1, 1;
L_0x147e110 .part L_0x1487130, 2, 1;
L_0x147e200 .part v0x147b090_0, 2, 1;
L_0x147e2a0 .part v0x147b090_0, 2, 1;
L_0x147f830 .part L_0x1487130, 3, 1;
L_0x147f8d0 .part v0x147b090_0, 3, 1;
L_0x147f9c0 .part v0x147b090_0, 3, 1;
L_0x1481020 .part L_0x1487130, 4, 1;
L_0x14811b0 .part v0x147b090_0, 4, 1;
L_0x1481250 .part v0x147b090_0, 4, 1;
L_0x14827e0 .part L_0x1487130, 5, 1;
L_0x1482880 .part v0x147b090_0, 5, 1;
L_0x14829a0 .part v0x147b090_0, 5, 1;
L_0x1483ef0 .part L_0x1487130, 6, 1;
L_0x1484020 .part v0x147b090_0, 6, 1;
L_0x14840c0 .part v0x147b090_0, 6, 1;
L_0x14856b0 .part L_0x1487130, 7, 1;
L_0x1485750 .part v0x147b090_0, 7, 1;
L_0x1484160 .part v0x147b090_0, 7, 1;
L_0x1486ee0 .part L_0x1487130, 0, 1;
L_0x14857f0 .part v0x147b090_0, 0, 1;
L_0x1487090 .part v0x147b090_0, 0, 1;
S_0x1318c20 .scope generate, "ro_loop[1]" "ro_loop[1]" 2 23, 2 23 0, S_0x13189b0;
 .timescale -9 -12;
P_0x130fec0 .param/l "i" 0 2 23, +C4<01>;
S_0x1319fa0 .scope module, "rox2" "ro_block_2" 2 24, 4 45 0, S_0x1318c20;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "vpwr"
    .port_info 1 /INPUT 1 "gray"
    .port_info 2 /INPUT 1 "clk_master"
    .port_info 3 /INPUT 1 "in_eve"
    .port_info 4 /INPUT 1 "in_pol_eve"
    .port_info 5 /OUTPUT 1 "out_mux_eve"
    .port_info 6 /OUTPUT 1 "out_mux_pol_eve"
v0x14376a0_0 .net "clk_master", 0 0, v0x147a7f0_0;  alias, 1 drivers
v0x1437740_0 .net "gray", 0 0, L_0x147c9a0;  1 drivers
v0x1437800_0 .net "in_eve", 0 0, L_0x147ca70;  1 drivers
v0x14378f0_0 .net "in_pol_eve", 0 0, L_0x147cb10;  1 drivers
v0x14379e0_0 .net8 "out_mux_eve", 0 0, RS_0x7fa079e2e1b8;  alias, 8 drivers
v0x1437b20_0 .net8 "out_mux_pol_eve", 0 0, RS_0x7fa079e2eb48;  alias, 8 drivers
v0x1437c10_0 .net "vpwr", 0 0, v0x147b2b0_0;  alias, 1 drivers
S_0x1320240 .scope module, "ro_pol" "ro_block_2x" 4 51, 4 26 0, S_0x1319fa0;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "vpwr"
    .port_info 1 /INPUT 1 "gray"
    .port_info 2 /INPUT 1 "clk_master"
    .port_info 3 /INPUT 1 "in"
    .port_info 4 /OUTPUT 1 "readout"
L_0x147a6e0 .functor NOT 1, v0x1431ea0_0, C4<0>, C4<0>, C4<0>;
v0x1432ba0_0 .net "clk_master", 0 0, v0x147a7f0_0;  alias, 1 drivers
v0x1432cd0_0 .net "eff_out", 0 0, v0x1431ea0_0;  1 drivers
v0x1432d90_0 .net "eff_outb", 0 0, L_0x147a6e0;  1 drivers
v0x1432e60_0 .net "gray", 0 0, L_0x147c9a0;  alias, 1 drivers
v0x1432f90_0 .net "in", 0 0, L_0x147ca70;  alias, 1 drivers
v0x1433030_0 .net8 "readout", 0 0, RS_0x7fa079e2e1b8;  alias, 8 drivers
v0x1433100_0 .net "vpwr", 0 0, v0x147b2b0_0;  alias, 1 drivers
S_0x13204b0 .scope module, "eff" "edge_ff_n" 4 33, 4 12 0, S_0x1320240;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0x14320e0_0 .net "buff_out", 0 0, L_0x147bad0;  1 drivers
v0x1432230_0 .net "clk", 0 0, L_0x147c9a0;  alias, 1 drivers
v0x14322f0_0 .net "d", 0 0, v0x147b2b0_0;  alias, 1 drivers
v0x1432390_0 .net "out", 0 0, v0x1431ea0_0;  alias, 1 drivers
v0x1432430_0 .net "q", 1 0, L_0x147bd00;  1 drivers
v0x1432520_0 .net "rstb", 0 0, v0x147a7f0_0;  alias, 1 drivers
L_0x147bd00 .concat8 [ 1 1 0 0], v0x1431840_0, v0x14311c0_0;
L_0x147bda0 .part L_0x147bd00, 0, 1;
L_0x147be70 .part L_0x147bd00, 1, 1;
S_0x131e900 .scope module, "bf" "buffer" 4 19, 5 9 0, S_0x13204b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x1430a90_0 .net "in", 0 0, L_0x147c9a0;  alias, 1 drivers
v0x1430b60_0 .net "out", 0 0, L_0x147bad0;  alias, 1 drivers
v0x1430c30_0 .net "w", 2 0, L_0x147b940;  1 drivers
L_0x147b5d0 .part L_0x147b940, 0, 1;
L_0x147b790 .part L_0x147b940, 1, 1;
L_0x147b940 .concat8 [ 1 1 1 0], L_0x147b8d0, L_0x147b560, L_0x147b6c0;
L_0x147bb80 .part L_0x147b940, 2, 1;
S_0x13283b0 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 5 15, 5 15 0, S_0x131e900;
 .timescale -9 -12;
P_0x13285c0 .param/l "i" 0 5 15, +C4<00>;
S_0x1326a00 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x13283b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x147b560 .functor NOT 1, L_0x147b5d0, C4<0>, C4<0>, C4<0>;
v0x1326c30_0 .net "a", 0 0, L_0x147b5d0;  1 drivers
v0x1326d10_0 .net "out", 0 0, L_0x147b560;  1 drivers
S_0x1329eb0 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 5 15, 5 15 0, S_0x131e900;
 .timescale -9 -12;
P_0x132a0a0 .param/l "i" 0 5 15, +C4<01>;
S_0x132c9a0 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x1329eb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x147b6c0 .functor NOT 1, L_0x147b790, C4<0>, C4<0>, C4<0>;
v0x132cbd0_0 .net "a", 0 0, L_0x147b790;  1 drivers
v0x132ccb0_0 .net "out", 0 0, L_0x147b6c0;  1 drivers
S_0x130e6f0 .scope module, "g1" "not_gate" 5 14, 5 3 0, S_0x131e900;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x147b8d0 .functor NOT 1, L_0x147c9a0, C4<0>, C4<0>, C4<0>;
v0x130e930_0 .net "a", 0 0, L_0x147c9a0;  alias, 1 drivers
v0x130e9f0_0 .net "out", 0 0, L_0x147b8d0;  1 drivers
S_0x1430910 .scope module, "g3" "not_gate" 5 19, 5 3 0, S_0x131e900;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x147bad0 .functor NOT 1, L_0x147bb80, C4<0>, C4<0>, C4<0>;
v0x131eb90_0 .net "a", 0 0, L_0x147bb80;  1 drivers
v0x132a160_0 .net "out", 0 0, L_0x147bad0;  alias, 1 drivers
S_0x1430d20 .scope module, "dff" "asyn_rst_dff" 4 20, 6 2 0, S_0x13204b0;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1430ff0_0 .net "clk", 0 0, L_0x147bad0;  alias, 1 drivers
v0x1431100_0 .net "d", 0 0, v0x147b2b0_0;  alias, 1 drivers
v0x14311c0_0 .var "q", 0 0;
v0x1431260_0 .net "rstb", 0 0, v0x147a7f0_0;  alias, 1 drivers
E_0x1430f90 .event posedge, v0x140bf40_0, v0x132a160_0;
S_0x14313c0 .scope module, "dff_n" "asyn_rst_dff_n" 4 21, 7 2 0, S_0x13204b0;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1431690_0 .net "clk", 0 0, L_0x147bad0;  alias, 1 drivers
v0x1431750_0 .net "d", 0 0, v0x147b2b0_0;  alias, 1 drivers
v0x1431840_0 .var "q", 0 0;
v0x1431910_0 .net "rstb", 0 0, v0x147a7f0_0;  alias, 1 drivers
E_0x1431630/0 .event negedge, v0x132a160_0;
E_0x1431630/1 .event posedge, v0x140bf40_0;
E_0x1431630 .event/or E_0x1431630/0, E_0x1431630/1;
S_0x1431a40 .scope module, "mux" "mux_2_1" 4 22, 8 2 0, S_0x13204b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0x1431d00_0 .net "in_0", 0 0, L_0x147bda0;  1 drivers
v0x1431de0_0 .net "in_1", 0 0, L_0x147be70;  1 drivers
v0x1431ea0_0 .var "out", 0 0;
v0x1431f70_0 .net "sel", 0 0, L_0x147c9a0;  alias, 1 drivers
E_0x1431c80 .event edge, v0x130e930_0, v0x1431d00_0, v0x1431de0_0;
S_0x1432620 .scope module, "tribuf" "tbuf" 4 39, 9 2 0, S_0x1320240;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "ctrlb"
    .port_info 2 /OUTPUT 1 "out"
v0x14328e0_0 .net "ctrlb", 0 0, L_0x147a6e0;  alias, 1 drivers
v0x14329c0_0 .net "in", 0 0, L_0x147ca70;  alias, 1 drivers
v0x1432a80_0 .var "out", 0 0;
E_0x1432860 .event edge, v0x14328e0_0, v0x14329c0_0;
S_0x14331d0 .scope module, "ro_pol_eve" "ro_block_2x" 4 58, 4 26 0, S_0x1319fa0;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "vpwr"
    .port_info 1 /INPUT 1 "gray"
    .port_info 2 /INPUT 1 "clk_master"
    .port_info 3 /INPUT 1 "in"
    .port_info 4 /OUTPUT 1 "readout"
L_0x147bf10 .functor NOT 1, v0x1436310_0, C4<0>, C4<0>, C4<0>;
v0x1437050_0 .net "clk_master", 0 0, v0x147a7f0_0;  alias, 1 drivers
v0x1437200_0 .net "eff_out", 0 0, v0x1436310_0;  1 drivers
v0x14372a0_0 .net "eff_outb", 0 0, L_0x147bf10;  1 drivers
v0x1437370_0 .net "gray", 0 0, L_0x147c9a0;  alias, 1 drivers
v0x1437410_0 .net "in", 0 0, L_0x147cb10;  alias, 1 drivers
v0x1437500_0 .net8 "readout", 0 0, RS_0x7fa079e2eb48;  alias, 8 drivers
v0x14375d0_0 .net "vpwr", 0 0, v0x147b2b0_0;  alias, 1 drivers
S_0x1433440 .scope module, "eff" "edge_ff_n" 4 33, 4 12 0, S_0x14331d0;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0x1436530_0 .net "buff_out", 0 0, L_0x147c570;  1 drivers
v0x1436680_0 .net "clk", 0 0, L_0x147c9a0;  alias, 1 drivers
v0x1436850_0 .net "d", 0 0, v0x147b2b0_0;  alias, 1 drivers
v0x14368f0_0 .net "out", 0 0, v0x1436310_0;  alias, 1 drivers
v0x1436990_0 .net "q", 1 0, L_0x147c760;  1 drivers
v0x1436a30_0 .net "rstb", 0 0, v0x147a7f0_0;  alias, 1 drivers
L_0x147c760 .concat8 [ 1 1 0 0], v0x1435cb0_0, v0x14356e0_0;
L_0x147c830 .part L_0x147c760, 0, 1;
L_0x147c900 .part L_0x147c760, 1, 1;
S_0x14336b0 .scope module, "bf" "buffer" 4 19, 5 9 0, S_0x1433440;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x1434f10_0 .net "in", 0 0, L_0x147c9a0;  alias, 1 drivers
v0x1434fb0_0 .net "out", 0 0, L_0x147c570;  alias, 1 drivers
v0x14350a0_0 .net "w", 2 0, L_0x147c3e0;  1 drivers
L_0x147c070 .part L_0x147c3e0, 0, 1;
L_0x147c230 .part L_0x147c3e0, 1, 1;
L_0x147c3e0 .concat8 [ 1 1 1 0], L_0x147c370, L_0x147bfd0, L_0x147c160;
L_0x147c5e0 .part L_0x147c3e0, 2, 1;
S_0x1433900 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 5 15, 5 15 0, S_0x14336b0;
 .timescale -9 -12;
P_0x1433b10 .param/l "i" 0 5 15, +C4<00>;
S_0x1433bf0 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x1433900;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x147bfd0 .functor NOT 1, L_0x147c070, C4<0>, C4<0>, C4<0>;
v0x1433e20_0 .net "a", 0 0, L_0x147c070;  1 drivers
v0x1433f00_0 .net "out", 0 0, L_0x147bfd0;  1 drivers
S_0x1434020 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 5 15, 5 15 0, S_0x14336b0;
 .timescale -9 -12;
P_0x1434210 .param/l "i" 0 5 15, +C4<01>;
S_0x14342d0 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x1434020;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x147c160 .functor NOT 1, L_0x147c230, C4<0>, C4<0>, C4<0>;
v0x1434500_0 .net "a", 0 0, L_0x147c230;  1 drivers
v0x14345e0_0 .net "out", 0 0, L_0x147c160;  1 drivers
S_0x1434700 .scope module, "g1" "not_gate" 5 14, 5 3 0, S_0x14336b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x147c370 .functor NOT 1, L_0x147c9a0, C4<0>, C4<0>, C4<0>;
v0x1434940_0 .net "a", 0 0, L_0x147c9a0;  alias, 1 drivers
v0x14349e0_0 .net "out", 0 0, L_0x147c370;  1 drivers
S_0x1434b00 .scope module, "g3" "not_gate" 5 19, 5 3 0, S_0x14336b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x147c570 .functor NOT 1, L_0x147c5e0, C4<0>, C4<0>, C4<0>;
v0x1434d10_0 .net "a", 0 0, L_0x147c5e0;  1 drivers
v0x1434df0_0 .net "out", 0 0, L_0x147c570;  alias, 1 drivers
S_0x14351b0 .scope module, "dff" "asyn_rst_dff" 4 20, 6 2 0, S_0x1433440;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1435480_0 .net "clk", 0 0, L_0x147c570;  alias, 1 drivers
v0x1435590_0 .net "d", 0 0, v0x147b2b0_0;  alias, 1 drivers
v0x14356e0_0 .var "q", 0 0;
v0x1435780_0 .net "rstb", 0 0, v0x147a7f0_0;  alias, 1 drivers
E_0x1435420 .event posedge, v0x140bf40_0, v0x1434df0_0;
S_0x14358b0 .scope module, "dff_n" "asyn_rst_dff_n" 4 21, 7 2 0, S_0x1433440;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1435b30_0 .net "clk", 0 0, L_0x147c570;  alias, 1 drivers
v0x1435bf0_0 .net "d", 0 0, v0x147b2b0_0;  alias, 1 drivers
v0x1435cb0_0 .var "q", 0 0;
v0x1435d80_0 .net "rstb", 0 0, v0x147a7f0_0;  alias, 1 drivers
E_0x1435ad0/0 .event negedge, v0x1434df0_0;
E_0x1435ad0/1 .event posedge, v0x140bf40_0;
E_0x1435ad0 .event/or E_0x1435ad0/0, E_0x1435ad0/1;
S_0x1435eb0 .scope module, "mux" "mux_2_1" 4 22, 8 2 0, S_0x1433440;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0x1436170_0 .net "in_0", 0 0, L_0x147c830;  1 drivers
v0x1436250_0 .net "in_1", 0 0, L_0x147c900;  1 drivers
v0x1436310_0 .var "out", 0 0;
v0x14363e0_0 .net "sel", 0 0, L_0x147c9a0;  alias, 1 drivers
E_0x14360f0 .event edge, v0x130e930_0, v0x1436170_0, v0x1436250_0;
S_0x1436ad0 .scope module, "tribuf" "tbuf" 4 39, 9 2 0, S_0x14331d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "ctrlb"
    .port_info 2 /OUTPUT 1 "out"
v0x1436d90_0 .net "ctrlb", 0 0, L_0x147bf10;  alias, 1 drivers
v0x1436e70_0 .net "in", 0 0, L_0x147cb10;  alias, 1 drivers
v0x1436f30_0 .var "out", 0 0;
E_0x1436d10 .event edge, v0x1436d90_0, v0x1436e70_0;
S_0x1437e20 .scope generate, "ro_loop[2]" "ro_loop[2]" 2 23, 2 23 0, S_0x13189b0;
 .timescale -9 -12;
P_0x1438030 .param/l "i" 0 2 23, +C4<010>;
S_0x14380f0 .scope module, "rox2" "ro_block_2" 2 24, 4 45 0, S_0x1437e20;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "vpwr"
    .port_info 1 /INPUT 1 "gray"
    .port_info 2 /INPUT 1 "clk_master"
    .port_info 3 /INPUT 1 "in_eve"
    .port_info 4 /INPUT 1 "in_pol_eve"
    .port_info 5 /OUTPUT 1 "out_mux_eve"
    .port_info 6 /OUTPUT 1 "out_mux_pol_eve"
v0x1437d00_0 .net "clk_master", 0 0, v0x147a7f0_0;  alias, 1 drivers
v0x1440e00_0 .net "gray", 0 0, L_0x147e110;  1 drivers
v0x1440ec0_0 .net "in_eve", 0 0, L_0x147e200;  1 drivers
v0x1440f60_0 .net "in_pol_eve", 0 0, L_0x147e2a0;  1 drivers
v0x1441050_0 .net8 "out_mux_eve", 0 0, RS_0x7fa079e2e1b8;  alias, 8 drivers
v0x1441140_0 .net8 "out_mux_pol_eve", 0 0, RS_0x7fa079e2eb48;  alias, 8 drivers
v0x14411e0_0 .net "vpwr", 0 0, v0x147b2b0_0;  alias, 1 drivers
S_0x1438370 .scope module, "ro_pol" "ro_block_2x" 4 51, 4 26 0, S_0x14380f0;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "vpwr"
    .port_info 1 /INPUT 1 "gray"
    .port_info 2 /INPUT 1 "clk_master"
    .port_info 3 /INPUT 1 "in"
    .port_info 4 /OUTPUT 1 "readout"
L_0x147cc40 .functor NOT 1, v0x143b400_0, C4<0>, C4<0>, C4<0>;
v0x143c0c0_0 .net "clk_master", 0 0, v0x147a7f0_0;  alias, 1 drivers
v0x143c160_0 .net "eff_out", 0 0, v0x143b400_0;  1 drivers
v0x143c270_0 .net "eff_outb", 0 0, L_0x147cc40;  1 drivers
v0x143c340_0 .net "gray", 0 0, L_0x147e110;  alias, 1 drivers
v0x143c470_0 .net "in", 0 0, L_0x147e200;  alias, 1 drivers
v0x143c510_0 .net8 "readout", 0 0, RS_0x7fa079e2e1b8;  alias, 8 drivers
v0x143c640_0 .net "vpwr", 0 0, v0x147b2b0_0;  alias, 1 drivers
S_0x14385e0 .scope module, "eff" "edge_ff_n" 4 33, 4 12 0, S_0x1438370;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0x143b640_0 .net "buff_out", 0 0, L_0x147d250;  1 drivers
v0x143b790_0 .net "clk", 0 0, L_0x147e110;  alias, 1 drivers
v0x143b850_0 .net "d", 0 0, v0x147b2b0_0;  alias, 1 drivers
v0x143b8f0_0 .net "out", 0 0, v0x143b400_0;  alias, 1 drivers
v0x143b9c0_0 .net "q", 1 0, L_0x147d440;  1 drivers
v0x143ba60_0 .net "rstb", 0 0, v0x147a7f0_0;  alias, 1 drivers
L_0x147d440 .concat8 [ 1 1 0 0], v0x143ada0_0, v0x143a780_0;
L_0x147d510 .part L_0x147d440, 0, 1;
L_0x147d5e0 .part L_0x147d440, 1, 1;
S_0x1438840 .scope module, "bf" "buffer" 4 19, 5 9 0, S_0x14385e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x143a090_0 .net "in", 0 0, L_0x147e110;  alias, 1 drivers
v0x143a130_0 .net "out", 0 0, L_0x147d250;  alias, 1 drivers
v0x143a1d0_0 .net "w", 2 0, L_0x147d0c0;  1 drivers
L_0x147cd50 .part L_0x147d0c0, 0, 1;
L_0x147cf10 .part L_0x147d0c0, 1, 1;
L_0x147d0c0 .concat8 [ 1 1 1 0], L_0x147d050, L_0x147ccb0, L_0x147ce40;
L_0x147d2c0 .part L_0x147d0c0, 2, 1;
S_0x1438a90 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 5 15, 5 15 0, S_0x1438840;
 .timescale -9 -12;
P_0x1438ca0 .param/l "i" 0 5 15, +C4<00>;
S_0x1438d80 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x1438a90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x147ccb0 .functor NOT 1, L_0x147cd50, C4<0>, C4<0>, C4<0>;
v0x1438fb0_0 .net "a", 0 0, L_0x147cd50;  1 drivers
v0x1439090_0 .net "out", 0 0, L_0x147ccb0;  1 drivers
S_0x14391b0 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 5 15, 5 15 0, S_0x1438840;
 .timescale -9 -12;
P_0x14393a0 .param/l "i" 0 5 15, +C4<01>;
S_0x1439460 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x14391b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x147ce40 .functor NOT 1, L_0x147cf10, C4<0>, C4<0>, C4<0>;
v0x1439690_0 .net "a", 0 0, L_0x147cf10;  1 drivers
v0x1439770_0 .net "out", 0 0, L_0x147ce40;  1 drivers
S_0x1439890 .scope module, "g1" "not_gate" 5 14, 5 3 0, S_0x1438840;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x147d050 .functor NOT 1, L_0x147e110, C4<0>, C4<0>, C4<0>;
v0x1439aa0_0 .net "a", 0 0, L_0x147e110;  alias, 1 drivers
v0x1439b60_0 .net "out", 0 0, L_0x147d050;  1 drivers
S_0x1439c80 .scope module, "g3" "not_gate" 5 19, 5 3 0, S_0x1438840;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x147d250 .functor NOT 1, L_0x147d2c0, C4<0>, C4<0>, C4<0>;
v0x1439e90_0 .net "a", 0 0, L_0x147d2c0;  1 drivers
v0x1439f70_0 .net "out", 0 0, L_0x147d250;  alias, 1 drivers
S_0x143a2e0 .scope module, "dff" "asyn_rst_dff" 4 20, 6 2 0, S_0x14385e0;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x143a5b0_0 .net "clk", 0 0, L_0x147d250;  alias, 1 drivers
v0x143a6c0_0 .net "d", 0 0, v0x147b2b0_0;  alias, 1 drivers
v0x143a780_0 .var "q", 0 0;
v0x143a820_0 .net "rstb", 0 0, v0x147a7f0_0;  alias, 1 drivers
E_0x143a550 .event posedge, v0x140bf40_0, v0x1439f70_0;
S_0x143a950 .scope module, "dff_n" "asyn_rst_dff_n" 4 21, 7 2 0, S_0x14385e0;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x143ac20_0 .net "clk", 0 0, L_0x147d250;  alias, 1 drivers
v0x143ace0_0 .net "d", 0 0, v0x147b2b0_0;  alias, 1 drivers
v0x143ada0_0 .var "q", 0 0;
v0x143ae70_0 .net "rstb", 0 0, v0x147a7f0_0;  alias, 1 drivers
E_0x143abc0/0 .event negedge, v0x1439f70_0;
E_0x143abc0/1 .event posedge, v0x140bf40_0;
E_0x143abc0 .event/or E_0x143abc0/0, E_0x143abc0/1;
S_0x143afa0 .scope module, "mux" "mux_2_1" 4 22, 8 2 0, S_0x14385e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0x143b260_0 .net "in_0", 0 0, L_0x147d510;  1 drivers
v0x143b340_0 .net "in_1", 0 0, L_0x147d5e0;  1 drivers
v0x143b400_0 .var "out", 0 0;
v0x143b4d0_0 .net "sel", 0 0, L_0x147e110;  alias, 1 drivers
E_0x143b1e0 .event edge, v0x1439aa0_0, v0x143b260_0, v0x143b340_0;
S_0x143bb60 .scope module, "tribuf" "tbuf" 4 39, 9 2 0, S_0x1438370;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "ctrlb"
    .port_info 2 /OUTPUT 1 "out"
v0x143be20_0 .net "ctrlb", 0 0, L_0x147cc40;  alias, 1 drivers
v0x143bf00_0 .net "in", 0 0, L_0x147e200;  alias, 1 drivers
v0x143bfc0_0 .var "out", 0 0;
E_0x143bda0 .event edge, v0x143be20_0, v0x143bf00_0;
S_0x143c730 .scope module, "ro_pol_eve" "ro_block_2x" 4 58, 4 26 0, S_0x14380f0;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "vpwr"
    .port_info 1 /INPUT 1 "gray"
    .port_info 2 /INPUT 1 "clk_master"
    .port_info 3 /INPUT 1 "in"
    .port_info 4 /OUTPUT 1 "readout"
L_0x147d680 .functor NOT 1, v0x143f7e0_0, C4<0>, C4<0>, C4<0>;
v0x1440610_0 .net "clk_master", 0 0, v0x147a7f0_0;  alias, 1 drivers
v0x14406b0_0 .net "eff_out", 0 0, v0x143f7e0_0;  1 drivers
v0x14407c0_0 .net "eff_outb", 0 0, L_0x147d680;  1 drivers
v0x1440890_0 .net "gray", 0 0, L_0x147e110;  alias, 1 drivers
v0x1440930_0 .net "in", 0 0, L_0x147e2a0;  alias, 1 drivers
v0x1440a20_0 .net8 "readout", 0 0, RS_0x7fa079e2eb48;  alias, 8 drivers
v0x1440b50_0 .net "vpwr", 0 0, v0x147b2b0_0;  alias, 1 drivers
S_0x143c950 .scope module, "eff" "edge_ff_n" 4 33, 4 12 0, S_0x143c730;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0x143fa00_0 .net "buff_out", 0 0, L_0x147dce0;  1 drivers
v0x143fb50_0 .net "clk", 0 0, L_0x147e110;  alias, 1 drivers
v0x143fd20_0 .net "d", 0 0, v0x147b2b0_0;  alias, 1 drivers
v0x143fdc0_0 .net "out", 0 0, v0x143f7e0_0;  alias, 1 drivers
v0x143fe60_0 .net "q", 1 0, L_0x147ded0;  1 drivers
v0x143ff00_0 .net "rstb", 0 0, v0x147a7f0_0;  alias, 1 drivers
L_0x147ded0 .concat8 [ 1 1 0 0], v0x143f180_0, v0x143eb60_0;
L_0x147dfa0 .part L_0x147ded0, 0, 1;
L_0x147e070 .part L_0x147ded0, 1, 1;
S_0x143cbc0 .scope module, "bf" "buffer" 4 19, 5 9 0, S_0x143c950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x143e420_0 .net "in", 0 0, L_0x147e110;  alias, 1 drivers
v0x143e4c0_0 .net "out", 0 0, L_0x147dce0;  alias, 1 drivers
v0x143e5b0_0 .net "w", 2 0, L_0x147db50;  1 drivers
L_0x147d7e0 .part L_0x147db50, 0, 1;
L_0x147d9a0 .part L_0x147db50, 1, 1;
L_0x147db50 .concat8 [ 1 1 1 0], L_0x147dae0, L_0x147d740, L_0x147d8d0;
L_0x147dd50 .part L_0x147db50, 2, 1;
S_0x143ce10 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 5 15, 5 15 0, S_0x143cbc0;
 .timescale -9 -12;
P_0x143d020 .param/l "i" 0 5 15, +C4<00>;
S_0x143d100 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x143ce10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x147d740 .functor NOT 1, L_0x147d7e0, C4<0>, C4<0>, C4<0>;
v0x143d330_0 .net "a", 0 0, L_0x147d7e0;  1 drivers
v0x143d410_0 .net "out", 0 0, L_0x147d740;  1 drivers
S_0x143d530 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 5 15, 5 15 0, S_0x143cbc0;
 .timescale -9 -12;
P_0x143d720 .param/l "i" 0 5 15, +C4<01>;
S_0x143d7e0 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x143d530;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x147d8d0 .functor NOT 1, L_0x147d9a0, C4<0>, C4<0>, C4<0>;
v0x143da10_0 .net "a", 0 0, L_0x147d9a0;  1 drivers
v0x143daf0_0 .net "out", 0 0, L_0x147d8d0;  1 drivers
S_0x143dc10 .scope module, "g1" "not_gate" 5 14, 5 3 0, S_0x143cbc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x147dae0 .functor NOT 1, L_0x147e110, C4<0>, C4<0>, C4<0>;
v0x143de50_0 .net "a", 0 0, L_0x147e110;  alias, 1 drivers
v0x143def0_0 .net "out", 0 0, L_0x147dae0;  1 drivers
S_0x143e010 .scope module, "g3" "not_gate" 5 19, 5 3 0, S_0x143cbc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x147dce0 .functor NOT 1, L_0x147dd50, C4<0>, C4<0>, C4<0>;
v0x143e220_0 .net "a", 0 0, L_0x147dd50;  1 drivers
v0x143e300_0 .net "out", 0 0, L_0x147dce0;  alias, 1 drivers
S_0x143e6c0 .scope module, "dff" "asyn_rst_dff" 4 20, 6 2 0, S_0x143c950;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x143e990_0 .net "clk", 0 0, L_0x147dce0;  alias, 1 drivers
v0x143eaa0_0 .net "d", 0 0, v0x147b2b0_0;  alias, 1 drivers
v0x143eb60_0 .var "q", 0 0;
v0x143ec00_0 .net "rstb", 0 0, v0x147a7f0_0;  alias, 1 drivers
E_0x143e930 .event posedge, v0x140bf40_0, v0x143e300_0;
S_0x143ed30 .scope module, "dff_n" "asyn_rst_dff_n" 4 21, 7 2 0, S_0x143c950;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x143f000_0 .net "clk", 0 0, L_0x147dce0;  alias, 1 drivers
v0x143f0c0_0 .net "d", 0 0, v0x147b2b0_0;  alias, 1 drivers
v0x143f180_0 .var "q", 0 0;
v0x143f250_0 .net "rstb", 0 0, v0x147a7f0_0;  alias, 1 drivers
E_0x143efa0/0 .event negedge, v0x143e300_0;
E_0x143efa0/1 .event posedge, v0x140bf40_0;
E_0x143efa0 .event/or E_0x143efa0/0, E_0x143efa0/1;
S_0x143f380 .scope module, "mux" "mux_2_1" 4 22, 8 2 0, S_0x143c950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0x143f640_0 .net "in_0", 0 0, L_0x147dfa0;  1 drivers
v0x143f720_0 .net "in_1", 0 0, L_0x147e070;  1 drivers
v0x143f7e0_0 .var "out", 0 0;
v0x143f8b0_0 .net "sel", 0 0, L_0x147e110;  alias, 1 drivers
E_0x143f5c0 .event edge, v0x1439aa0_0, v0x143f640_0, v0x143f720_0;
S_0x14401b0 .scope module, "tribuf" "tbuf" 4 39, 9 2 0, S_0x143c730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "ctrlb"
    .port_info 2 /OUTPUT 1 "out"
v0x1440370_0 .net "ctrlb", 0 0, L_0x147d680;  alias, 1 drivers
v0x1440450_0 .net "in", 0 0, L_0x147e2a0;  alias, 1 drivers
v0x1440510_0 .var "out", 0 0;
E_0x14371b0 .event edge, v0x1440370_0, v0x1440450_0;
S_0x1441360 .scope generate, "ro_loop[3]" "ro_loop[3]" 2 23, 2 23 0, S_0x13189b0;
 .timescale -9 -12;
P_0x1441570 .param/l "i" 0 2 23, +C4<011>;
S_0x1441610 .scope module, "rox2" "ro_block_2" 2 24, 4 45 0, S_0x1441360;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "vpwr"
    .port_info 1 /INPUT 1 "gray"
    .port_info 2 /INPUT 1 "clk_master"
    .port_info 3 /INPUT 1 "in_eve"
    .port_info 4 /INPUT 1 "in_pol_eve"
    .port_info 5 /OUTPUT 1 "out_mux_eve"
    .port_info 6 /OUTPUT 1 "out_mux_pol_eve"
v0x144a010_0 .net "clk_master", 0 0, v0x147a7f0_0;  alias, 1 drivers
v0x144a0d0_0 .net "gray", 0 0, L_0x147f830;  1 drivers
v0x144a190_0 .net "in_eve", 0 0, L_0x147f8d0;  1 drivers
v0x144a280_0 .net "in_pol_eve", 0 0, L_0x147f9c0;  1 drivers
v0x144a370_0 .net8 "out_mux_eve", 0 0, RS_0x7fa079e2e1b8;  alias, 8 drivers
v0x144a570_0 .net8 "out_mux_pol_eve", 0 0, RS_0x7fa079e2eb48;  alias, 8 drivers
v0x144a720_0 .net "vpwr", 0 0, v0x147b2b0_0;  alias, 1 drivers
S_0x1441890 .scope module, "ro_pol" "ro_block_2x" 4 51, 4 26 0, S_0x1441610;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "vpwr"
    .port_info 1 /INPUT 1 "gray"
    .port_info 2 /INPUT 1 "clk_master"
    .port_info 3 /INPUT 1 "in"
    .port_info 4 /OUTPUT 1 "readout"
L_0x147e340 .functor NOT 1, v0x14449b0_0, C4<0>, C4<0>, C4<0>;
v0x1445670_0 .net "clk_master", 0 0, v0x147a7f0_0;  alias, 1 drivers
v0x1445710_0 .net "eff_out", 0 0, v0x14449b0_0;  1 drivers
v0x1445820_0 .net "eff_outb", 0 0, L_0x147e340;  1 drivers
v0x14458f0_0 .net "gray", 0 0, L_0x147f830;  alias, 1 drivers
v0x1445a20_0 .net "in", 0 0, L_0x147f8d0;  alias, 1 drivers
v0x1445ac0_0 .net8 "readout", 0 0, RS_0x7fa079e2e1b8;  alias, 8 drivers
v0x1445b60_0 .net "vpwr", 0 0, v0x147b2b0_0;  alias, 1 drivers
S_0x1441b00 .scope module, "eff" "edge_ff_n" 4 33, 4 12 0, S_0x1441890;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0x1444bf0_0 .net "buff_out", 0 0, L_0x147e970;  1 drivers
v0x1444d40_0 .net "clk", 0 0, L_0x147f830;  alias, 1 drivers
v0x1444e00_0 .net "d", 0 0, v0x147b2b0_0;  alias, 1 drivers
v0x1444ea0_0 .net "out", 0 0, v0x14449b0_0;  alias, 1 drivers
v0x1444f70_0 .net "q", 1 0, L_0x147eb60;  1 drivers
v0x1445010_0 .net "rstb", 0 0, v0x147a7f0_0;  alias, 1 drivers
L_0x147eb60 .concat8 [ 1 1 0 0], v0x1444350_0, v0x1443d30_0;
L_0x147ec30 .part L_0x147eb60, 0, 1;
L_0x147ed00 .part L_0x147eb60, 1, 1;
S_0x1441d60 .scope module, "bf" "buffer" 4 19, 5 9 0, S_0x1441b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x14435e0_0 .net "in", 0 0, L_0x147f830;  alias, 1 drivers
v0x14436b0_0 .net "out", 0 0, L_0x147e970;  alias, 1 drivers
v0x1443780_0 .net "w", 2 0, L_0x147e7e0;  1 drivers
L_0x147e470 .part L_0x147e7e0, 0, 1;
L_0x147e630 .part L_0x147e7e0, 1, 1;
L_0x147e7e0 .concat8 [ 1 1 1 0], L_0x147e770, L_0x147e400, L_0x147e560;
L_0x147e9e0 .part L_0x147e7e0, 2, 1;
S_0x1441fb0 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 5 15, 5 15 0, S_0x1441d60;
 .timescale -9 -12;
P_0x14421c0 .param/l "i" 0 5 15, +C4<00>;
S_0x14422a0 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x1441fb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x147e400 .functor NOT 1, L_0x147e470, C4<0>, C4<0>, C4<0>;
v0x14424d0_0 .net "a", 0 0, L_0x147e470;  1 drivers
v0x14425b0_0 .net "out", 0 0, L_0x147e400;  1 drivers
S_0x14426d0 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 5 15, 5 15 0, S_0x1441d60;
 .timescale -9 -12;
P_0x14428c0 .param/l "i" 0 5 15, +C4<01>;
S_0x1442980 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x14426d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x147e560 .functor NOT 1, L_0x147e630, C4<0>, C4<0>, C4<0>;
v0x1442bb0_0 .net "a", 0 0, L_0x147e630;  1 drivers
v0x1442c90_0 .net "out", 0 0, L_0x147e560;  1 drivers
S_0x1442db0 .scope module, "g1" "not_gate" 5 14, 5 3 0, S_0x1441d60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x147e770 .functor NOT 1, L_0x147f830, C4<0>, C4<0>, C4<0>;
v0x1442ff0_0 .net "a", 0 0, L_0x147f830;  alias, 1 drivers
v0x14430b0_0 .net "out", 0 0, L_0x147e770;  1 drivers
S_0x14431d0 .scope module, "g3" "not_gate" 5 19, 5 3 0, S_0x1441d60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x147e970 .functor NOT 1, L_0x147e9e0, C4<0>, C4<0>, C4<0>;
v0x14433e0_0 .net "a", 0 0, L_0x147e9e0;  1 drivers
v0x14434c0_0 .net "out", 0 0, L_0x147e970;  alias, 1 drivers
S_0x1443890 .scope module, "dff" "asyn_rst_dff" 4 20, 6 2 0, S_0x1441b00;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1443b60_0 .net "clk", 0 0, L_0x147e970;  alias, 1 drivers
v0x1443c70_0 .net "d", 0 0, v0x147b2b0_0;  alias, 1 drivers
v0x1443d30_0 .var "q", 0 0;
v0x1443dd0_0 .net "rstb", 0 0, v0x147a7f0_0;  alias, 1 drivers
E_0x1443b00 .event posedge, v0x140bf40_0, v0x14434c0_0;
S_0x1443f00 .scope module, "dff_n" "asyn_rst_dff_n" 4 21, 7 2 0, S_0x1441b00;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x14441d0_0 .net "clk", 0 0, L_0x147e970;  alias, 1 drivers
v0x1444290_0 .net "d", 0 0, v0x147b2b0_0;  alias, 1 drivers
v0x1444350_0 .var "q", 0 0;
v0x1444420_0 .net "rstb", 0 0, v0x147a7f0_0;  alias, 1 drivers
E_0x1444170/0 .event negedge, v0x14434c0_0;
E_0x1444170/1 .event posedge, v0x140bf40_0;
E_0x1444170 .event/or E_0x1444170/0, E_0x1444170/1;
S_0x1444550 .scope module, "mux" "mux_2_1" 4 22, 8 2 0, S_0x1441b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0x1444810_0 .net "in_0", 0 0, L_0x147ec30;  1 drivers
v0x14448f0_0 .net "in_1", 0 0, L_0x147ed00;  1 drivers
v0x14449b0_0 .var "out", 0 0;
v0x1444a80_0 .net "sel", 0 0, L_0x147f830;  alias, 1 drivers
E_0x1444790 .event edge, v0x1442ff0_0, v0x1444810_0, v0x14448f0_0;
S_0x1445110 .scope module, "tribuf" "tbuf" 4 39, 9 2 0, S_0x1441890;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "ctrlb"
    .port_info 2 /OUTPUT 1 "out"
v0x14453d0_0 .net "ctrlb", 0 0, L_0x147e340;  alias, 1 drivers
v0x14454b0_0 .net "in", 0 0, L_0x147f8d0;  alias, 1 drivers
v0x1445570_0 .var "out", 0 0;
E_0x1445350 .event edge, v0x14453d0_0, v0x14454b0_0;
S_0x1445c50 .scope module, "ro_pol_eve" "ro_block_2x" 4 58, 4 26 0, S_0x1441610;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "vpwr"
    .port_info 1 /INPUT 1 "gray"
    .port_info 2 /INPUT 1 "clk_master"
    .port_info 3 /INPUT 1 "in"
    .port_info 4 /OUTPUT 1 "readout"
L_0x147eda0 .functor NOT 1, v0x1448d50_0, C4<0>, C4<0>, C4<0>;
v0x1449a70_0 .net "clk_master", 0 0, v0x147a7f0_0;  alias, 1 drivers
v0x1449b10_0 .net "eff_out", 0 0, v0x1448d50_0;  1 drivers
v0x1449c20_0 .net "eff_outb", 0 0, L_0x147eda0;  1 drivers
v0x1449cf0_0 .net "gray", 0 0, L_0x147f830;  alias, 1 drivers
v0x1449d90_0 .net "in", 0 0, L_0x147f9c0;  alias, 1 drivers
v0x1449e80_0 .net8 "readout", 0 0, RS_0x7fa079e2eb48;  alias, 8 drivers
v0x1449f20_0 .net "vpwr", 0 0, v0x147b2b0_0;  alias, 1 drivers
S_0x1445ec0 .scope module, "eff" "edge_ff_n" 4 33, 4 12 0, S_0x1445c50;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0x1448f70_0 .net "buff_out", 0 0, L_0x147f400;  1 drivers
v0x14490c0_0 .net "clk", 0 0, L_0x147f830;  alias, 1 drivers
v0x1449290_0 .net "d", 0 0, v0x147b2b0_0;  alias, 1 drivers
v0x1449330_0 .net "out", 0 0, v0x1448d50_0;  alias, 1 drivers
v0x14493d0_0 .net "q", 1 0, L_0x147f5f0;  1 drivers
v0x1449470_0 .net "rstb", 0 0, v0x147a7f0_0;  alias, 1 drivers
L_0x147f5f0 .concat8 [ 1 1 0 0], v0x14486f0_0, v0x14480d0_0;
L_0x147f6c0 .part L_0x147f5f0, 0, 1;
L_0x147f790 .part L_0x147f5f0, 1, 1;
S_0x1446130 .scope module, "bf" "buffer" 4 19, 5 9 0, S_0x1445ec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x1447990_0 .net "in", 0 0, L_0x147f830;  alias, 1 drivers
v0x1447a30_0 .net "out", 0 0, L_0x147f400;  alias, 1 drivers
v0x1447b20_0 .net "w", 2 0, L_0x147f270;  1 drivers
L_0x147ef00 .part L_0x147f270, 0, 1;
L_0x147f0c0 .part L_0x147f270, 1, 1;
L_0x147f270 .concat8 [ 1 1 1 0], L_0x147f200, L_0x147ee60, L_0x147eff0;
L_0x147f470 .part L_0x147f270, 2, 1;
S_0x1446380 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 5 15, 5 15 0, S_0x1446130;
 .timescale -9 -12;
P_0x1446590 .param/l "i" 0 5 15, +C4<00>;
S_0x1446670 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x1446380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x147ee60 .functor NOT 1, L_0x147ef00, C4<0>, C4<0>, C4<0>;
v0x14468a0_0 .net "a", 0 0, L_0x147ef00;  1 drivers
v0x1446980_0 .net "out", 0 0, L_0x147ee60;  1 drivers
S_0x1446aa0 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 5 15, 5 15 0, S_0x1446130;
 .timescale -9 -12;
P_0x1446c90 .param/l "i" 0 5 15, +C4<01>;
S_0x1446d50 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x1446aa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x147eff0 .functor NOT 1, L_0x147f0c0, C4<0>, C4<0>, C4<0>;
v0x1446f80_0 .net "a", 0 0, L_0x147f0c0;  1 drivers
v0x1447060_0 .net "out", 0 0, L_0x147eff0;  1 drivers
S_0x1447180 .scope module, "g1" "not_gate" 5 14, 5 3 0, S_0x1446130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x147f200 .functor NOT 1, L_0x147f830, C4<0>, C4<0>, C4<0>;
v0x14473c0_0 .net "a", 0 0, L_0x147f830;  alias, 1 drivers
v0x1447460_0 .net "out", 0 0, L_0x147f200;  1 drivers
S_0x1447580 .scope module, "g3" "not_gate" 5 19, 5 3 0, S_0x1446130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x147f400 .functor NOT 1, L_0x147f470, C4<0>, C4<0>, C4<0>;
v0x1447790_0 .net "a", 0 0, L_0x147f470;  1 drivers
v0x1447870_0 .net "out", 0 0, L_0x147f400;  alias, 1 drivers
S_0x1447c30 .scope module, "dff" "asyn_rst_dff" 4 20, 6 2 0, S_0x1445ec0;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1447f00_0 .net "clk", 0 0, L_0x147f400;  alias, 1 drivers
v0x1448010_0 .net "d", 0 0, v0x147b2b0_0;  alias, 1 drivers
v0x14480d0_0 .var "q", 0 0;
v0x1448170_0 .net "rstb", 0 0, v0x147a7f0_0;  alias, 1 drivers
E_0x1447ea0 .event posedge, v0x140bf40_0, v0x1447870_0;
S_0x14482a0 .scope module, "dff_n" "asyn_rst_dff_n" 4 21, 7 2 0, S_0x1445ec0;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1448570_0 .net "clk", 0 0, L_0x147f400;  alias, 1 drivers
v0x1448630_0 .net "d", 0 0, v0x147b2b0_0;  alias, 1 drivers
v0x14486f0_0 .var "q", 0 0;
v0x14487c0_0 .net "rstb", 0 0, v0x147a7f0_0;  alias, 1 drivers
E_0x1448510/0 .event negedge, v0x1447870_0;
E_0x1448510/1 .event posedge, v0x140bf40_0;
E_0x1448510 .event/or E_0x1448510/0, E_0x1448510/1;
S_0x14488f0 .scope module, "mux" "mux_2_1" 4 22, 8 2 0, S_0x1445ec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0x1448bb0_0 .net "in_0", 0 0, L_0x147f6c0;  1 drivers
v0x1448c90_0 .net "in_1", 0 0, L_0x147f790;  1 drivers
v0x1448d50_0 .var "out", 0 0;
v0x1448e20_0 .net "sel", 0 0, L_0x147f830;  alias, 1 drivers
E_0x1448b30 .event edge, v0x1442ff0_0, v0x1448bb0_0, v0x1448c90_0;
S_0x1449510 .scope module, "tribuf" "tbuf" 4 39, 9 2 0, S_0x1445c50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "ctrlb"
    .port_info 2 /OUTPUT 1 "out"
v0x14497d0_0 .net "ctrlb", 0 0, L_0x147eda0;  alias, 1 drivers
v0x14498b0_0 .net "in", 0 0, L_0x147f9c0;  alias, 1 drivers
v0x1449970_0 .var "out", 0 0;
E_0x1449750 .event edge, v0x14497d0_0, v0x14498b0_0;
S_0x144a7c0 .scope generate, "ro_loop[4]" "ro_loop[4]" 2 23, 2 23 0, S_0x13189b0;
 .timescale -9 -12;
P_0x144a9b0 .param/l "i" 0 2 23, +C4<0100>;
S_0x144aa90 .scope module, "rox2" "ro_block_2" 2 24, 4 45 0, S_0x144a7c0;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "vpwr"
    .port_info 1 /INPUT 1 "gray"
    .port_info 2 /INPUT 1 "clk_master"
    .port_info 3 /INPUT 1 "in_eve"
    .port_info 4 /INPUT 1 "in_pol_eve"
    .port_info 5 /OUTPUT 1 "out_mux_eve"
    .port_info 6 /OUTPUT 1 "out_mux_pol_eve"
v0x1453840_0 .net "clk_master", 0 0, v0x147a7f0_0;  alias, 1 drivers
v0x1453900_0 .net "gray", 0 0, L_0x1481020;  1 drivers
v0x14539c0_0 .net "in_eve", 0 0, L_0x14811b0;  1 drivers
v0x1453ab0_0 .net "in_pol_eve", 0 0, L_0x1481250;  1 drivers
v0x1453ba0_0 .net8 "out_mux_eve", 0 0, RS_0x7fa079e2e1b8;  alias, 8 drivers
v0x1453c90_0 .net8 "out_mux_pol_eve", 0 0, RS_0x7fa079e2eb48;  alias, 8 drivers
v0x1453d30_0 .net "vpwr", 0 0, v0x147b2b0_0;  alias, 1 drivers
S_0x144ad10 .scope module, "ro_pol" "ro_block_2x" 4 51, 4 26 0, S_0x144aa90;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "vpwr"
    .port_info 1 /INPUT 1 "gray"
    .port_info 2 /INPUT 1 "clk_master"
    .port_info 3 /INPUT 1 "in"
    .port_info 4 /OUTPUT 1 "readout"
L_0x147cbb0 .functor NOT 1, v0x144ddd0_0, C4<0>, C4<0>, C4<0>;
v0x144ea90_0 .net "clk_master", 0 0, v0x147a7f0_0;  alias, 1 drivers
v0x144eb30_0 .net "eff_out", 0 0, v0x144ddd0_0;  1 drivers
v0x144ec40_0 .net "eff_outb", 0 0, L_0x147cbb0;  1 drivers
v0x144ed10_0 .net "gray", 0 0, L_0x1481020;  alias, 1 drivers
v0x144ee40_0 .net "in", 0 0, L_0x14811b0;  alias, 1 drivers
v0x144eee0_0 .net8 "readout", 0 0, RS_0x7fa079e2e1b8;  alias, 8 drivers
v0x144ef80_0 .net "vpwr", 0 0, v0x147b2b0_0;  alias, 1 drivers
S_0x144af80 .scope module, "eff" "edge_ff_n" 4 33, 4 12 0, S_0x144ad10;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0x144e010_0 .net "buff_out", 0 0, L_0x1480160;  1 drivers
v0x144e160_0 .net "clk", 0 0, L_0x1481020;  alias, 1 drivers
v0x144e220_0 .net "d", 0 0, v0x147b2b0_0;  alias, 1 drivers
v0x144e2c0_0 .net "out", 0 0, v0x144ddd0_0;  alias, 1 drivers
v0x144e390_0 .net "q", 1 0, L_0x1480350;  1 drivers
v0x144e430_0 .net "rstb", 0 0, v0x147a7f0_0;  alias, 1 drivers
L_0x1480350 .concat8 [ 1 1 0 0], v0x144d770_0, v0x144d150_0;
L_0x1480420 .part L_0x1480350, 0, 1;
L_0x14804f0 .part L_0x1480350, 1, 1;
S_0x144b1e0 .scope module, "bf" "buffer" 4 19, 5 9 0, S_0x144af80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x144ca30_0 .net "in", 0 0, L_0x1481020;  alias, 1 drivers
v0x144cad0_0 .net "out", 0 0, L_0x1480160;  alias, 1 drivers
v0x144cba0_0 .net "w", 2 0, L_0x147ffd0;  1 drivers
L_0x147fc60 .part L_0x147ffd0, 0, 1;
L_0x147fe20 .part L_0x147ffd0, 1, 1;
L_0x147ffd0 .concat8 [ 1 1 1 0], L_0x147ff60, L_0x147fbc0, L_0x147fd50;
L_0x14801d0 .part L_0x147ffd0, 2, 1;
S_0x144b430 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 5 15, 5 15 0, S_0x144b1e0;
 .timescale -9 -12;
P_0x144b640 .param/l "i" 0 5 15, +C4<00>;
S_0x144b720 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x144b430;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x147fbc0 .functor NOT 1, L_0x147fc60, C4<0>, C4<0>, C4<0>;
v0x144b950_0 .net "a", 0 0, L_0x147fc60;  1 drivers
v0x144ba30_0 .net "out", 0 0, L_0x147fbc0;  1 drivers
S_0x144bb50 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 5 15, 5 15 0, S_0x144b1e0;
 .timescale -9 -12;
P_0x144bd40 .param/l "i" 0 5 15, +C4<01>;
S_0x144be00 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x144bb50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x147fd50 .functor NOT 1, L_0x147fe20, C4<0>, C4<0>, C4<0>;
v0x144c030_0 .net "a", 0 0, L_0x147fe20;  1 drivers
v0x144c110_0 .net "out", 0 0, L_0x147fd50;  1 drivers
S_0x144c230 .scope module, "g1" "not_gate" 5 14, 5 3 0, S_0x144b1e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x147ff60 .functor NOT 1, L_0x1481020, C4<0>, C4<0>, C4<0>;
v0x144c440_0 .net "a", 0 0, L_0x1481020;  alias, 1 drivers
v0x144c500_0 .net "out", 0 0, L_0x147ff60;  1 drivers
S_0x144c620 .scope module, "g3" "not_gate" 5 19, 5 3 0, S_0x144b1e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1480160 .functor NOT 1, L_0x14801d0, C4<0>, C4<0>, C4<0>;
v0x144c830_0 .net "a", 0 0, L_0x14801d0;  1 drivers
v0x144c910_0 .net "out", 0 0, L_0x1480160;  alias, 1 drivers
S_0x144ccb0 .scope module, "dff" "asyn_rst_dff" 4 20, 6 2 0, S_0x144af80;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x144cf80_0 .net "clk", 0 0, L_0x1480160;  alias, 1 drivers
v0x144d090_0 .net "d", 0 0, v0x147b2b0_0;  alias, 1 drivers
v0x144d150_0 .var "q", 0 0;
v0x144d1f0_0 .net "rstb", 0 0, v0x147a7f0_0;  alias, 1 drivers
E_0x144cf20 .event posedge, v0x140bf40_0, v0x144c910_0;
S_0x144d320 .scope module, "dff_n" "asyn_rst_dff_n" 4 21, 7 2 0, S_0x144af80;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x144d5f0_0 .net "clk", 0 0, L_0x1480160;  alias, 1 drivers
v0x144d6b0_0 .net "d", 0 0, v0x147b2b0_0;  alias, 1 drivers
v0x144d770_0 .var "q", 0 0;
v0x144d840_0 .net "rstb", 0 0, v0x147a7f0_0;  alias, 1 drivers
E_0x144d590/0 .event negedge, v0x144c910_0;
E_0x144d590/1 .event posedge, v0x140bf40_0;
E_0x144d590 .event/or E_0x144d590/0, E_0x144d590/1;
S_0x144d970 .scope module, "mux" "mux_2_1" 4 22, 8 2 0, S_0x144af80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0x144dc30_0 .net "in_0", 0 0, L_0x1480420;  1 drivers
v0x144dd10_0 .net "in_1", 0 0, L_0x14804f0;  1 drivers
v0x144ddd0_0 .var "out", 0 0;
v0x144dea0_0 .net "sel", 0 0, L_0x1481020;  alias, 1 drivers
E_0x144dbb0 .event edge, v0x144c440_0, v0x144dc30_0, v0x144dd10_0;
S_0x144e530 .scope module, "tribuf" "tbuf" 4 39, 9 2 0, S_0x144ad10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "ctrlb"
    .port_info 2 /OUTPUT 1 "out"
v0x144e7f0_0 .net "ctrlb", 0 0, L_0x147cbb0;  alias, 1 drivers
v0x144e8d0_0 .net "in", 0 0, L_0x14811b0;  alias, 1 drivers
v0x144e990_0 .var "out", 0 0;
E_0x144e770 .event edge, v0x144e7f0_0, v0x144e8d0_0;
S_0x144f070 .scope module, "ro_pol_eve" "ro_block_2x" 4 58, 4 26 0, S_0x144aa90;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "vpwr"
    .port_info 1 /INPUT 1 "gray"
    .port_info 2 /INPUT 1 "clk_master"
    .port_info 3 /INPUT 1 "in"
    .port_info 4 /OUTPUT 1 "readout"
L_0x1480590 .functor NOT 1, v0x1452580_0, C4<0>, C4<0>, C4<0>;
v0x14532a0_0 .net "clk_master", 0 0, v0x147a7f0_0;  alias, 1 drivers
v0x1453340_0 .net "eff_out", 0 0, v0x1452580_0;  1 drivers
v0x1453450_0 .net "eff_outb", 0 0, L_0x1480590;  1 drivers
v0x1453520_0 .net "gray", 0 0, L_0x1481020;  alias, 1 drivers
v0x14535c0_0 .net "in", 0 0, L_0x1481250;  alias, 1 drivers
v0x14536b0_0 .net8 "readout", 0 0, RS_0x7fa079e2eb48;  alias, 8 drivers
v0x1453750_0 .net "vpwr", 0 0, v0x147b2b0_0;  alias, 1 drivers
S_0x144f2e0 .scope module, "eff" "edge_ff_n" 4 33, 4 12 0, S_0x144f070;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0x14527a0_0 .net "buff_out", 0 0, L_0x1480bf0;  1 drivers
v0x14528f0_0 .net "clk", 0 0, L_0x1481020;  alias, 1 drivers
v0x1452ac0_0 .net "d", 0 0, v0x147b2b0_0;  alias, 1 drivers
v0x1452b60_0 .net "out", 0 0, v0x1452580_0;  alias, 1 drivers
v0x1452c00_0 .net "q", 1 0, L_0x1480de0;  1 drivers
v0x1452ca0_0 .net "rstb", 0 0, v0x147a7f0_0;  alias, 1 drivers
L_0x1480de0 .concat8 [ 1 1 0 0], v0x1440bf0_0, v0x14514f0_0;
L_0x1480eb0 .part L_0x1480de0, 0, 1;
L_0x1480f80 .part L_0x1480de0, 1, 1;
S_0x144f550 .scope module, "bf" "buffer" 4 19, 5 9 0, S_0x144f2e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x1450db0_0 .net "in", 0 0, L_0x1481020;  alias, 1 drivers
v0x1450e50_0 .net "out", 0 0, L_0x1480bf0;  alias, 1 drivers
v0x1450f40_0 .net "w", 2 0, L_0x1480a60;  1 drivers
L_0x14806f0 .part L_0x1480a60, 0, 1;
L_0x14808b0 .part L_0x1480a60, 1, 1;
L_0x1480a60 .concat8 [ 1 1 1 0], L_0x14809f0, L_0x1480650, L_0x14807e0;
L_0x1480c60 .part L_0x1480a60, 2, 1;
S_0x144f7a0 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 5 15, 5 15 0, S_0x144f550;
 .timescale -9 -12;
P_0x144f9b0 .param/l "i" 0 5 15, +C4<00>;
S_0x144fa90 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x144f7a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1480650 .functor NOT 1, L_0x14806f0, C4<0>, C4<0>, C4<0>;
v0x144fcc0_0 .net "a", 0 0, L_0x14806f0;  1 drivers
v0x144fda0_0 .net "out", 0 0, L_0x1480650;  1 drivers
S_0x144fec0 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 5 15, 5 15 0, S_0x144f550;
 .timescale -9 -12;
P_0x14500b0 .param/l "i" 0 5 15, +C4<01>;
S_0x1450170 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x144fec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x14807e0 .functor NOT 1, L_0x14808b0, C4<0>, C4<0>, C4<0>;
v0x14503a0_0 .net "a", 0 0, L_0x14808b0;  1 drivers
v0x1450480_0 .net "out", 0 0, L_0x14807e0;  1 drivers
S_0x14505a0 .scope module, "g1" "not_gate" 5 14, 5 3 0, S_0x144f550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x14809f0 .functor NOT 1, L_0x1481020, C4<0>, C4<0>, C4<0>;
v0x14507e0_0 .net "a", 0 0, L_0x1481020;  alias, 1 drivers
v0x1450880_0 .net "out", 0 0, L_0x14809f0;  1 drivers
S_0x14509a0 .scope module, "g3" "not_gate" 5 19, 5 3 0, S_0x144f550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1480bf0 .functor NOT 1, L_0x1480c60, C4<0>, C4<0>, C4<0>;
v0x1450bb0_0 .net "a", 0 0, L_0x1480c60;  1 drivers
v0x1450c90_0 .net "out", 0 0, L_0x1480bf0;  alias, 1 drivers
S_0x1451050 .scope module, "dff" "asyn_rst_dff" 4 20, 6 2 0, S_0x144f2e0;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1451320_0 .net "clk", 0 0, L_0x1480bf0;  alias, 1 drivers
v0x1451430_0 .net "d", 0 0, v0x147b2b0_0;  alias, 1 drivers
v0x14514f0_0 .var "q", 0 0;
v0x1451590_0 .net "rstb", 0 0, v0x147a7f0_0;  alias, 1 drivers
E_0x14512c0 .event posedge, v0x140bf40_0, v0x1450c90_0;
S_0x1440030 .scope module, "dff_n" "asyn_rst_dff_n" 4 21, 7 2 0, S_0x144f2e0;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1451b90_0 .net "clk", 0 0, L_0x1480bf0;  alias, 1 drivers
v0x1451c50_0 .net "d", 0 0, v0x147b2b0_0;  alias, 1 drivers
v0x1440bf0_0 .var "q", 0 0;
v0x1440cc0_0 .net "rstb", 0 0, v0x147a7f0_0;  alias, 1 drivers
E_0x1451b30/0 .event negedge, v0x1450c90_0;
E_0x1451b30/1 .event posedge, v0x140bf40_0;
E_0x1451b30 .event/or E_0x1451b30/0, E_0x1451b30/1;
S_0x1452120 .scope module, "mux" "mux_2_1" 4 22, 8 2 0, S_0x144f2e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0x14523e0_0 .net "in_0", 0 0, L_0x1480eb0;  1 drivers
v0x14524c0_0 .net "in_1", 0 0, L_0x1480f80;  1 drivers
v0x1452580_0 .var "out", 0 0;
v0x1452650_0 .net "sel", 0 0, L_0x1481020;  alias, 1 drivers
E_0x1452360 .event edge, v0x144c440_0, v0x14523e0_0, v0x14524c0_0;
S_0x1452d40 .scope module, "tribuf" "tbuf" 4 39, 9 2 0, S_0x144f070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "ctrlb"
    .port_info 2 /OUTPUT 1 "out"
v0x1453000_0 .net "ctrlb", 0 0, L_0x1480590;  alias, 1 drivers
v0x14530e0_0 .net "in", 0 0, L_0x1481250;  alias, 1 drivers
v0x14531a0_0 .var "out", 0 0;
E_0x1452f80 .event edge, v0x1453000_0, v0x14530e0_0;
S_0x1453eb0 .scope generate, "ro_loop[5]" "ro_loop[5]" 2 23, 2 23 0, S_0x13189b0;
 .timescale -9 -12;
P_0x1454110 .param/l "i" 0 2 23, +C4<0101>;
S_0x14541d0 .scope module, "rox2" "ro_block_2" 2 24, 4 45 0, S_0x1453eb0;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "vpwr"
    .port_info 1 /INPUT 1 "gray"
    .port_info 2 /INPUT 1 "clk_master"
    .port_info 3 /INPUT 1 "in_eve"
    .port_info 4 /INPUT 1 "in_pol_eve"
    .port_info 5 /OUTPUT 1 "out_mux_eve"
    .port_info 6 /OUTPUT 1 "out_mux_pol_eve"
v0x145cb70_0 .net "clk_master", 0 0, v0x147a7f0_0;  alias, 1 drivers
v0x145cc30_0 .net "gray", 0 0, L_0x14827e0;  1 drivers
v0x145ccf0_0 .net "in_eve", 0 0, L_0x1482880;  1 drivers
v0x145cde0_0 .net "in_pol_eve", 0 0, L_0x14829a0;  1 drivers
v0x145ced0_0 .net8 "out_mux_eve", 0 0, RS_0x7fa079e2e1b8;  alias, 8 drivers
v0x145cfc0_0 .net8 "out_mux_pol_eve", 0 0, RS_0x7fa079e2eb48;  alias, 8 drivers
v0x145d060_0 .net "vpwr", 0 0, v0x147b2b0_0;  alias, 1 drivers
S_0x1454450 .scope module, "ro_pol" "ro_block_2x" 4 51, 4 26 0, S_0x14541d0;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "vpwr"
    .port_info 1 /INPUT 1 "gray"
    .port_info 2 /INPUT 1 "clk_master"
    .port_info 3 /INPUT 1 "in"
    .port_info 4 /OUTPUT 1 "readout"
L_0x1481360 .functor NOT 1, v0x1457510_0, C4<0>, C4<0>, C4<0>;
v0x14581d0_0 .net "clk_master", 0 0, v0x147a7f0_0;  alias, 1 drivers
v0x1458270_0 .net "eff_out", 0 0, v0x1457510_0;  1 drivers
v0x1458380_0 .net "eff_outb", 0 0, L_0x1481360;  1 drivers
v0x1458450_0 .net "gray", 0 0, L_0x14827e0;  alias, 1 drivers
v0x1458580_0 .net "in", 0 0, L_0x1482880;  alias, 1 drivers
v0x1458620_0 .net8 "readout", 0 0, RS_0x7fa079e2e1b8;  alias, 8 drivers
v0x14586c0_0 .net "vpwr", 0 0, v0x147b2b0_0;  alias, 1 drivers
S_0x14546c0 .scope module, "eff" "edge_ff_n" 4 33, 4 12 0, S_0x1454450;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0x1457750_0 .net "buff_out", 0 0, L_0x1481920;  1 drivers
v0x14578a0_0 .net "clk", 0 0, L_0x14827e0;  alias, 1 drivers
v0x1457960_0 .net "d", 0 0, v0x147b2b0_0;  alias, 1 drivers
v0x1457a00_0 .net "out", 0 0, v0x1457510_0;  alias, 1 drivers
v0x1457ad0_0 .net "q", 1 0, L_0x1481b10;  1 drivers
v0x1457b70_0 .net "rstb", 0 0, v0x147a7f0_0;  alias, 1 drivers
L_0x1481b10 .concat8 [ 1 1 0 0], v0x1456eb0_0, v0x1456890_0;
L_0x1481be0 .part L_0x1481b10, 0, 1;
L_0x1481cb0 .part L_0x1481b10, 1, 1;
S_0x1454920 .scope module, "bf" "buffer" 4 19, 5 9 0, S_0x14546c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x1456170_0 .net "in", 0 0, L_0x14827e0;  alias, 1 drivers
v0x1456210_0 .net "out", 0 0, L_0x1481920;  alias, 1 drivers
v0x14562e0_0 .net "w", 2 0, L_0x1481790;  1 drivers
L_0x1481470 .part L_0x1481790, 0, 1;
L_0x14815e0 .part L_0x1481790, 1, 1;
L_0x1481790 .concat8 [ 1 1 1 0], L_0x1481720, L_0x14813d0, L_0x1481510;
L_0x1481990 .part L_0x1481790, 2, 1;
S_0x1454b70 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 5 15, 5 15 0, S_0x1454920;
 .timescale -9 -12;
P_0x1454d80 .param/l "i" 0 5 15, +C4<00>;
S_0x1454e60 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x1454b70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x14813d0 .functor NOT 1, L_0x1481470, C4<0>, C4<0>, C4<0>;
v0x1455090_0 .net "a", 0 0, L_0x1481470;  1 drivers
v0x1455170_0 .net "out", 0 0, L_0x14813d0;  1 drivers
S_0x1455290 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 5 15, 5 15 0, S_0x1454920;
 .timescale -9 -12;
P_0x1455480 .param/l "i" 0 5 15, +C4<01>;
S_0x1455540 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x1455290;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1481510 .functor NOT 1, L_0x14815e0, C4<0>, C4<0>, C4<0>;
v0x1455770_0 .net "a", 0 0, L_0x14815e0;  1 drivers
v0x1455850_0 .net "out", 0 0, L_0x1481510;  1 drivers
S_0x1455970 .scope module, "g1" "not_gate" 5 14, 5 3 0, S_0x1454920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1481720 .functor NOT 1, L_0x14827e0, C4<0>, C4<0>, C4<0>;
v0x1455b80_0 .net "a", 0 0, L_0x14827e0;  alias, 1 drivers
v0x1455c40_0 .net "out", 0 0, L_0x1481720;  1 drivers
S_0x1455d60 .scope module, "g3" "not_gate" 5 19, 5 3 0, S_0x1454920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1481920 .functor NOT 1, L_0x1481990, C4<0>, C4<0>, C4<0>;
v0x1455f70_0 .net "a", 0 0, L_0x1481990;  1 drivers
v0x1456050_0 .net "out", 0 0, L_0x1481920;  alias, 1 drivers
S_0x14563f0 .scope module, "dff" "asyn_rst_dff" 4 20, 6 2 0, S_0x14546c0;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x14566c0_0 .net "clk", 0 0, L_0x1481920;  alias, 1 drivers
v0x14567d0_0 .net "d", 0 0, v0x147b2b0_0;  alias, 1 drivers
v0x1456890_0 .var "q", 0 0;
v0x1456930_0 .net "rstb", 0 0, v0x147a7f0_0;  alias, 1 drivers
E_0x1456660 .event posedge, v0x140bf40_0, v0x1456050_0;
S_0x1456a60 .scope module, "dff_n" "asyn_rst_dff_n" 4 21, 7 2 0, S_0x14546c0;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1456d30_0 .net "clk", 0 0, L_0x1481920;  alias, 1 drivers
v0x1456df0_0 .net "d", 0 0, v0x147b2b0_0;  alias, 1 drivers
v0x1456eb0_0 .var "q", 0 0;
v0x1456f80_0 .net "rstb", 0 0, v0x147a7f0_0;  alias, 1 drivers
E_0x1456cd0/0 .event negedge, v0x1456050_0;
E_0x1456cd0/1 .event posedge, v0x140bf40_0;
E_0x1456cd0 .event/or E_0x1456cd0/0, E_0x1456cd0/1;
S_0x14570b0 .scope module, "mux" "mux_2_1" 4 22, 8 2 0, S_0x14546c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0x1457370_0 .net "in_0", 0 0, L_0x1481be0;  1 drivers
v0x1457450_0 .net "in_1", 0 0, L_0x1481cb0;  1 drivers
v0x1457510_0 .var "out", 0 0;
v0x14575e0_0 .net "sel", 0 0, L_0x14827e0;  alias, 1 drivers
E_0x14572f0 .event edge, v0x1455b80_0, v0x1457370_0, v0x1457450_0;
S_0x1457c70 .scope module, "tribuf" "tbuf" 4 39, 9 2 0, S_0x1454450;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "ctrlb"
    .port_info 2 /OUTPUT 1 "out"
v0x1457f30_0 .net "ctrlb", 0 0, L_0x1481360;  alias, 1 drivers
v0x1458010_0 .net "in", 0 0, L_0x1482880;  alias, 1 drivers
v0x14580d0_0 .var "out", 0 0;
E_0x1457eb0 .event edge, v0x1457f30_0, v0x1458010_0;
S_0x14587b0 .scope module, "ro_pol_eve" "ro_block_2x" 4 58, 4 26 0, S_0x14541d0;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "vpwr"
    .port_info 1 /INPUT 1 "gray"
    .port_info 2 /INPUT 1 "clk_master"
    .port_info 3 /INPUT 1 "in"
    .port_info 4 /OUTPUT 1 "readout"
L_0x1481d50 .functor NOT 1, v0x145b8b0_0, C4<0>, C4<0>, C4<0>;
v0x145c5d0_0 .net "clk_master", 0 0, v0x147a7f0_0;  alias, 1 drivers
v0x145c670_0 .net "eff_out", 0 0, v0x145b8b0_0;  1 drivers
v0x145c780_0 .net "eff_outb", 0 0, L_0x1481d50;  1 drivers
v0x145c850_0 .net "gray", 0 0, L_0x14827e0;  alias, 1 drivers
v0x145c8f0_0 .net "in", 0 0, L_0x14829a0;  alias, 1 drivers
v0x145c9e0_0 .net8 "readout", 0 0, RS_0x7fa079e2eb48;  alias, 8 drivers
v0x145ca80_0 .net "vpwr", 0 0, v0x147b2b0_0;  alias, 1 drivers
S_0x1458a20 .scope module, "eff" "edge_ff_n" 4 33, 4 12 0, S_0x14587b0;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0x145bad0_0 .net "buff_out", 0 0, L_0x14823b0;  1 drivers
v0x145bc20_0 .net "clk", 0 0, L_0x14827e0;  alias, 1 drivers
v0x145bdf0_0 .net "d", 0 0, v0x147b2b0_0;  alias, 1 drivers
v0x145be90_0 .net "out", 0 0, v0x145b8b0_0;  alias, 1 drivers
v0x145bf30_0 .net "q", 1 0, L_0x14825a0;  1 drivers
v0x145bfd0_0 .net "rstb", 0 0, v0x147a7f0_0;  alias, 1 drivers
L_0x14825a0 .concat8 [ 1 1 0 0], v0x145b250_0, v0x145ac30_0;
L_0x1482670 .part L_0x14825a0, 0, 1;
L_0x1482740 .part L_0x14825a0, 1, 1;
S_0x1458c90 .scope module, "bf" "buffer" 4 19, 5 9 0, S_0x1458a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x145a4f0_0 .net "in", 0 0, L_0x14827e0;  alias, 1 drivers
v0x145a590_0 .net "out", 0 0, L_0x14823b0;  alias, 1 drivers
v0x145a680_0 .net "w", 2 0, L_0x1482220;  1 drivers
L_0x1481eb0 .part L_0x1482220, 0, 1;
L_0x1482070 .part L_0x1482220, 1, 1;
L_0x1482220 .concat8 [ 1 1 1 0], L_0x14821b0, L_0x1481e10, L_0x1481fa0;
L_0x1482420 .part L_0x1482220, 2, 1;
S_0x1458ee0 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 5 15, 5 15 0, S_0x1458c90;
 .timescale -9 -12;
P_0x14590f0 .param/l "i" 0 5 15, +C4<00>;
S_0x14591d0 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x1458ee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1481e10 .functor NOT 1, L_0x1481eb0, C4<0>, C4<0>, C4<0>;
v0x1459400_0 .net "a", 0 0, L_0x1481eb0;  1 drivers
v0x14594e0_0 .net "out", 0 0, L_0x1481e10;  1 drivers
S_0x1459600 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 5 15, 5 15 0, S_0x1458c90;
 .timescale -9 -12;
P_0x14597f0 .param/l "i" 0 5 15, +C4<01>;
S_0x14598b0 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x1459600;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1481fa0 .functor NOT 1, L_0x1482070, C4<0>, C4<0>, C4<0>;
v0x1459ae0_0 .net "a", 0 0, L_0x1482070;  1 drivers
v0x1459bc0_0 .net "out", 0 0, L_0x1481fa0;  1 drivers
S_0x1459ce0 .scope module, "g1" "not_gate" 5 14, 5 3 0, S_0x1458c90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x14821b0 .functor NOT 1, L_0x14827e0, C4<0>, C4<0>, C4<0>;
v0x1459f20_0 .net "a", 0 0, L_0x14827e0;  alias, 1 drivers
v0x1459fc0_0 .net "out", 0 0, L_0x14821b0;  1 drivers
S_0x145a0e0 .scope module, "g3" "not_gate" 5 19, 5 3 0, S_0x1458c90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x14823b0 .functor NOT 1, L_0x1482420, C4<0>, C4<0>, C4<0>;
v0x145a2f0_0 .net "a", 0 0, L_0x1482420;  1 drivers
v0x145a3d0_0 .net "out", 0 0, L_0x14823b0;  alias, 1 drivers
S_0x145a790 .scope module, "dff" "asyn_rst_dff" 4 20, 6 2 0, S_0x1458a20;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x145aa60_0 .net "clk", 0 0, L_0x14823b0;  alias, 1 drivers
v0x145ab70_0 .net "d", 0 0, v0x147b2b0_0;  alias, 1 drivers
v0x145ac30_0 .var "q", 0 0;
v0x145acd0_0 .net "rstb", 0 0, v0x147a7f0_0;  alias, 1 drivers
E_0x145aa00 .event posedge, v0x140bf40_0, v0x145a3d0_0;
S_0x145ae00 .scope module, "dff_n" "asyn_rst_dff_n" 4 21, 7 2 0, S_0x1458a20;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x145b0d0_0 .net "clk", 0 0, L_0x14823b0;  alias, 1 drivers
v0x145b190_0 .net "d", 0 0, v0x147b2b0_0;  alias, 1 drivers
v0x145b250_0 .var "q", 0 0;
v0x145b320_0 .net "rstb", 0 0, v0x147a7f0_0;  alias, 1 drivers
E_0x145b070/0 .event negedge, v0x145a3d0_0;
E_0x145b070/1 .event posedge, v0x140bf40_0;
E_0x145b070 .event/or E_0x145b070/0, E_0x145b070/1;
S_0x145b450 .scope module, "mux" "mux_2_1" 4 22, 8 2 0, S_0x1458a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0x145b710_0 .net "in_0", 0 0, L_0x1482670;  1 drivers
v0x145b7f0_0 .net "in_1", 0 0, L_0x1482740;  1 drivers
v0x145b8b0_0 .var "out", 0 0;
v0x145b980_0 .net "sel", 0 0, L_0x14827e0;  alias, 1 drivers
E_0x145b690 .event edge, v0x1455b80_0, v0x145b710_0, v0x145b7f0_0;
S_0x145c070 .scope module, "tribuf" "tbuf" 4 39, 9 2 0, S_0x14587b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "ctrlb"
    .port_info 2 /OUTPUT 1 "out"
v0x145c330_0 .net "ctrlb", 0 0, L_0x1481d50;  alias, 1 drivers
v0x145c410_0 .net "in", 0 0, L_0x14829a0;  alias, 1 drivers
v0x145c4d0_0 .var "out", 0 0;
E_0x145c2b0 .event edge, v0x145c330_0, v0x145c410_0;
S_0x145d1e0 .scope generate, "ro_loop[6]" "ro_loop[6]" 2 23, 2 23 0, S_0x13189b0;
 .timescale -9 -12;
P_0x145d3f0 .param/l "i" 0 2 23, +C4<0110>;
S_0x145d4b0 .scope module, "rox2" "ro_block_2" 2 24, 4 45 0, S_0x145d1e0;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "vpwr"
    .port_info 1 /INPUT 1 "gray"
    .port_info 2 /INPUT 1 "clk_master"
    .port_info 3 /INPUT 1 "in_eve"
    .port_info 4 /INPUT 1 "in_pol_eve"
    .port_info 5 /OUTPUT 1 "out_mux_eve"
    .port_info 6 /OUTPUT 1 "out_mux_pol_eve"
v0x14660a0_0 .net "clk_master", 0 0, v0x147a7f0_0;  alias, 1 drivers
v0x1466140_0 .net "gray", 0 0, L_0x1483ef0;  1 drivers
v0x1466200_0 .net "in_eve", 0 0, L_0x1484020;  1 drivers
v0x14662f0_0 .net "in_pol_eve", 0 0, L_0x14840c0;  1 drivers
v0x14663e0_0 .net8 "out_mux_eve", 0 0, RS_0x7fa079e2e1b8;  alias, 8 drivers
v0x14664d0_0 .net8 "out_mux_pol_eve", 0 0, RS_0x7fa079e2eb48;  alias, 8 drivers
v0x1466570_0 .net "vpwr", 0 0, v0x147b2b0_0;  alias, 1 drivers
S_0x145d730 .scope module, "ro_pol" "ro_block_2x" 4 51, 4 26 0, S_0x145d4b0;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "vpwr"
    .port_info 1 /INPUT 1 "gray"
    .port_info 2 /INPUT 1 "clk_master"
    .port_info 3 /INPUT 1 "in"
    .port_info 4 /OUTPUT 1 "readout"
L_0x14812f0 .functor NOT 1, v0x1460820_0, C4<0>, C4<0>, C4<0>;
v0x14614e0_0 .net "clk_master", 0 0, v0x147a7f0_0;  alias, 1 drivers
v0x1461580_0 .net "eff_out", 0 0, v0x1460820_0;  1 drivers
v0x1461690_0 .net "eff_outb", 0 0, L_0x14812f0;  1 drivers
v0x1461760_0 .net "gray", 0 0, L_0x1483ef0;  alias, 1 drivers
v0x1461890_0 .net "in", 0 0, L_0x1484020;  alias, 1 drivers
v0x1461930_0 .net8 "readout", 0 0, RS_0x7fa079e2e1b8;  alias, 8 drivers
v0x144a460_0 .net "vpwr", 0 0, v0x147b2b0_0;  alias, 1 drivers
S_0x145d9a0 .scope module, "eff" "edge_ff_n" 4 33, 4 12 0, S_0x145d730;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0x1460a60_0 .net "buff_out", 0 0, L_0x1483030;  1 drivers
v0x1460bb0_0 .net "clk", 0 0, L_0x1483ef0;  alias, 1 drivers
v0x1460c70_0 .net "d", 0 0, v0x147b2b0_0;  alias, 1 drivers
v0x1460d10_0 .net "out", 0 0, v0x1460820_0;  alias, 1 drivers
v0x1460de0_0 .net "q", 1 0, L_0x1483220;  1 drivers
v0x1460e80_0 .net "rstb", 0 0, v0x147a7f0_0;  alias, 1 drivers
L_0x1483220 .concat8 [ 1 1 0 0], v0x14601c0_0, v0x145fba0_0;
L_0x14832f0 .part L_0x1483220, 0, 1;
L_0x14833c0 .part L_0x1483220, 1, 1;
S_0x145dc00 .scope module, "bf" "buffer" 4 19, 5 9 0, S_0x145d9a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x145f450_0 .net "in", 0 0, L_0x1483ef0;  alias, 1 drivers
v0x145f520_0 .net "out", 0 0, L_0x1483030;  alias, 1 drivers
v0x145f5f0_0 .net "w", 2 0, L_0x1482ea0;  1 drivers
L_0x1482b30 .part L_0x1482ea0, 0, 1;
L_0x1482cf0 .part L_0x1482ea0, 1, 1;
L_0x1482ea0 .concat8 [ 1 1 1 0], L_0x1482e30, L_0x1482a90, L_0x1482c20;
L_0x14830a0 .part L_0x1482ea0, 2, 1;
S_0x145de50 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 5 15, 5 15 0, S_0x145dc00;
 .timescale -9 -12;
P_0x145e060 .param/l "i" 0 5 15, +C4<00>;
S_0x145e140 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x145de50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1482a90 .functor NOT 1, L_0x1482b30, C4<0>, C4<0>, C4<0>;
v0x145e370_0 .net "a", 0 0, L_0x1482b30;  1 drivers
v0x145e450_0 .net "out", 0 0, L_0x1482a90;  1 drivers
S_0x145e570 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 5 15, 5 15 0, S_0x145dc00;
 .timescale -9 -12;
P_0x145e760 .param/l "i" 0 5 15, +C4<01>;
S_0x145e820 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x145e570;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1482c20 .functor NOT 1, L_0x1482cf0, C4<0>, C4<0>, C4<0>;
v0x145ea50_0 .net "a", 0 0, L_0x1482cf0;  1 drivers
v0x145eb30_0 .net "out", 0 0, L_0x1482c20;  1 drivers
S_0x145ec50 .scope module, "g1" "not_gate" 5 14, 5 3 0, S_0x145dc00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1482e30 .functor NOT 1, L_0x1483ef0, C4<0>, C4<0>, C4<0>;
v0x145ee60_0 .net "a", 0 0, L_0x1483ef0;  alias, 1 drivers
v0x145ef20_0 .net "out", 0 0, L_0x1482e30;  1 drivers
S_0x145f040 .scope module, "g3" "not_gate" 5 19, 5 3 0, S_0x145dc00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1483030 .functor NOT 1, L_0x14830a0, C4<0>, C4<0>, C4<0>;
v0x145f250_0 .net "a", 0 0, L_0x14830a0;  1 drivers
v0x145f330_0 .net "out", 0 0, L_0x1483030;  alias, 1 drivers
S_0x145f700 .scope module, "dff" "asyn_rst_dff" 4 20, 6 2 0, S_0x145d9a0;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x145f9d0_0 .net "clk", 0 0, L_0x1483030;  alias, 1 drivers
v0x145fae0_0 .net "d", 0 0, v0x147b2b0_0;  alias, 1 drivers
v0x145fba0_0 .var "q", 0 0;
v0x145fc40_0 .net "rstb", 0 0, v0x147a7f0_0;  alias, 1 drivers
E_0x145f970 .event posedge, v0x140bf40_0, v0x145f330_0;
S_0x145fd70 .scope module, "dff_n" "asyn_rst_dff_n" 4 21, 7 2 0, S_0x145d9a0;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1460040_0 .net "clk", 0 0, L_0x1483030;  alias, 1 drivers
v0x1460100_0 .net "d", 0 0, v0x147b2b0_0;  alias, 1 drivers
v0x14601c0_0 .var "q", 0 0;
v0x1460290_0 .net "rstb", 0 0, v0x147a7f0_0;  alias, 1 drivers
E_0x145ffe0/0 .event negedge, v0x145f330_0;
E_0x145ffe0/1 .event posedge, v0x140bf40_0;
E_0x145ffe0 .event/or E_0x145ffe0/0, E_0x145ffe0/1;
S_0x14603c0 .scope module, "mux" "mux_2_1" 4 22, 8 2 0, S_0x145d9a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0x1460680_0 .net "in_0", 0 0, L_0x14832f0;  1 drivers
v0x1460760_0 .net "in_1", 0 0, L_0x14833c0;  1 drivers
v0x1460820_0 .var "out", 0 0;
v0x14608f0_0 .net "sel", 0 0, L_0x1483ef0;  alias, 1 drivers
E_0x1460600 .event edge, v0x145ee60_0, v0x1460680_0, v0x1460760_0;
S_0x1460f80 .scope module, "tribuf" "tbuf" 4 39, 9 2 0, S_0x145d730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "ctrlb"
    .port_info 2 /OUTPUT 1 "out"
v0x1461240_0 .net "ctrlb", 0 0, L_0x14812f0;  alias, 1 drivers
v0x1461320_0 .net "in", 0 0, L_0x1484020;  alias, 1 drivers
v0x14613e0_0 .var "out", 0 0;
E_0x14611c0 .event edge, v0x1461240_0, v0x1461320_0;
S_0x1461be0 .scope module, "ro_pol_eve" "ro_block_2x" 4 58, 4 26 0, S_0x145d4b0;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "vpwr"
    .port_info 1 /INPUT 1 "gray"
    .port_info 2 /INPUT 1 "clk_master"
    .port_info 3 /INPUT 1 "in"
    .port_info 4 /OUTPUT 1 "readout"
L_0x1483460 .functor NOT 1, v0x1464cc0_0, C4<0>, C4<0>, C4<0>;
v0x14659e0_0 .net "clk_master", 0 0, v0x147a7f0_0;  alias, 1 drivers
v0x1465a80_0 .net "eff_out", 0 0, v0x1464cc0_0;  1 drivers
v0x1465b90_0 .net "eff_outb", 0 0, L_0x1483460;  1 drivers
v0x1465c60_0 .net "gray", 0 0, L_0x1483ef0;  alias, 1 drivers
v0x1465d00_0 .net "in", 0 0, L_0x14840c0;  alias, 1 drivers
v0x1465df0_0 .net8 "readout", 0 0, RS_0x7fa079e2eb48;  alias, 8 drivers
v0x144a610_0 .net "vpwr", 0 0, v0x147b2b0_0;  alias, 1 drivers
S_0x1461e30 .scope module, "eff" "edge_ff_n" 4 33, 4 12 0, S_0x1461be0;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0x1464ee0_0 .net "buff_out", 0 0, L_0x1483ac0;  1 drivers
v0x1465030_0 .net "clk", 0 0, L_0x1483ef0;  alias, 1 drivers
v0x1465200_0 .net "d", 0 0, v0x147b2b0_0;  alias, 1 drivers
v0x14652a0_0 .net "out", 0 0, v0x1464cc0_0;  alias, 1 drivers
v0x1465340_0 .net "q", 1 0, L_0x1483cb0;  1 drivers
v0x14653e0_0 .net "rstb", 0 0, v0x147a7f0_0;  alias, 1 drivers
L_0x1483cb0 .concat8 [ 1 1 0 0], v0x1464660_0, v0x1464040_0;
L_0x1483d80 .part L_0x1483cb0, 0, 1;
L_0x1483e50 .part L_0x1483cb0, 1, 1;
S_0x14620a0 .scope module, "bf" "buffer" 4 19, 5 9 0, S_0x1461e30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x1463900_0 .net "in", 0 0, L_0x1483ef0;  alias, 1 drivers
v0x14639a0_0 .net "out", 0 0, L_0x1483ac0;  alias, 1 drivers
v0x1463a90_0 .net "w", 2 0, L_0x1483930;  1 drivers
L_0x14835c0 .part L_0x1483930, 0, 1;
L_0x1483780 .part L_0x1483930, 1, 1;
L_0x1483930 .concat8 [ 1 1 1 0], L_0x14838c0, L_0x1483520, L_0x14836b0;
L_0x1483b30 .part L_0x1483930, 2, 1;
S_0x14622f0 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 5 15, 5 15 0, S_0x14620a0;
 .timescale -9 -12;
P_0x1462500 .param/l "i" 0 5 15, +C4<00>;
S_0x14625e0 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x14622f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1483520 .functor NOT 1, L_0x14835c0, C4<0>, C4<0>, C4<0>;
v0x1462810_0 .net "a", 0 0, L_0x14835c0;  1 drivers
v0x14628f0_0 .net "out", 0 0, L_0x1483520;  1 drivers
S_0x1462a10 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 5 15, 5 15 0, S_0x14620a0;
 .timescale -9 -12;
P_0x1462c00 .param/l "i" 0 5 15, +C4<01>;
S_0x1462cc0 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x1462a10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x14836b0 .functor NOT 1, L_0x1483780, C4<0>, C4<0>, C4<0>;
v0x1462ef0_0 .net "a", 0 0, L_0x1483780;  1 drivers
v0x1462fd0_0 .net "out", 0 0, L_0x14836b0;  1 drivers
S_0x14630f0 .scope module, "g1" "not_gate" 5 14, 5 3 0, S_0x14620a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x14838c0 .functor NOT 1, L_0x1483ef0, C4<0>, C4<0>, C4<0>;
v0x1463330_0 .net "a", 0 0, L_0x1483ef0;  alias, 1 drivers
v0x14633d0_0 .net "out", 0 0, L_0x14838c0;  1 drivers
S_0x14634f0 .scope module, "g3" "not_gate" 5 19, 5 3 0, S_0x14620a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1483ac0 .functor NOT 1, L_0x1483b30, C4<0>, C4<0>, C4<0>;
v0x1463700_0 .net "a", 0 0, L_0x1483b30;  1 drivers
v0x14637e0_0 .net "out", 0 0, L_0x1483ac0;  alias, 1 drivers
S_0x1463ba0 .scope module, "dff" "asyn_rst_dff" 4 20, 6 2 0, S_0x1461e30;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1463e70_0 .net "clk", 0 0, L_0x1483ac0;  alias, 1 drivers
v0x1463f80_0 .net "d", 0 0, v0x147b2b0_0;  alias, 1 drivers
v0x1464040_0 .var "q", 0 0;
v0x14640e0_0 .net "rstb", 0 0, v0x147a7f0_0;  alias, 1 drivers
E_0x1463e10 .event posedge, v0x140bf40_0, v0x14637e0_0;
S_0x1464210 .scope module, "dff_n" "asyn_rst_dff_n" 4 21, 7 2 0, S_0x1461e30;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x14644e0_0 .net "clk", 0 0, L_0x1483ac0;  alias, 1 drivers
v0x14645a0_0 .net "d", 0 0, v0x147b2b0_0;  alias, 1 drivers
v0x1464660_0 .var "q", 0 0;
v0x1464730_0 .net "rstb", 0 0, v0x147a7f0_0;  alias, 1 drivers
E_0x1464480/0 .event negedge, v0x14637e0_0;
E_0x1464480/1 .event posedge, v0x140bf40_0;
E_0x1464480 .event/or E_0x1464480/0, E_0x1464480/1;
S_0x1464860 .scope module, "mux" "mux_2_1" 4 22, 8 2 0, S_0x1461e30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0x1464b20_0 .net "in_0", 0 0, L_0x1483d80;  1 drivers
v0x1464c00_0 .net "in_1", 0 0, L_0x1483e50;  1 drivers
v0x1464cc0_0 .var "out", 0 0;
v0x1464d90_0 .net "sel", 0 0, L_0x1483ef0;  alias, 1 drivers
E_0x1464aa0 .event edge, v0x145ee60_0, v0x1464b20_0, v0x1464c00_0;
S_0x1465480 .scope module, "tribuf" "tbuf" 4 39, 9 2 0, S_0x1461be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "ctrlb"
    .port_info 2 /OUTPUT 1 "out"
v0x1465740_0 .net "ctrlb", 0 0, L_0x1483460;  alias, 1 drivers
v0x1465820_0 .net "in", 0 0, L_0x14840c0;  alias, 1 drivers
v0x14658e0_0 .var "out", 0 0;
E_0x14656c0 .event edge, v0x1465740_0, v0x1465820_0;
S_0x14666f0 .scope generate, "ro_loop[7]" "ro_loop[7]" 2 23, 2 23 0, S_0x13189b0;
 .timescale -9 -12;
P_0x1466900 .param/l "i" 0 2 23, +C4<0111>;
S_0x14669c0 .scope module, "rox2" "ro_block_2" 2 24, 4 45 0, S_0x14666f0;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "vpwr"
    .port_info 1 /INPUT 1 "gray"
    .port_info 2 /INPUT 1 "clk_master"
    .port_info 3 /INPUT 1 "in_eve"
    .port_info 4 /INPUT 1 "in_pol_eve"
    .port_info 5 /OUTPUT 1 "out_mux_eve"
    .port_info 6 /OUTPUT 1 "out_mux_pol_eve"
v0x146f390_0 .net "clk_master", 0 0, v0x147a7f0_0;  alias, 1 drivers
v0x146f450_0 .net "gray", 0 0, L_0x14856b0;  1 drivers
v0x146f510_0 .net "in_eve", 0 0, L_0x1485750;  1 drivers
v0x146f600_0 .net "in_pol_eve", 0 0, L_0x1484160;  1 drivers
v0x146f6f0_0 .net8 "out_mux_eve", 0 0, RS_0x7fa079e2e1b8;  alias, 8 drivers
v0x146f7e0_0 .net8 "out_mux_pol_eve", 0 0, RS_0x7fa079e2eb48;  alias, 8 drivers
v0x146f880_0 .net "vpwr", 0 0, v0x147b2b0_0;  alias, 1 drivers
S_0x1466c40 .scope module, "ro_pol" "ro_block_2x" 4 51, 4 26 0, S_0x14669c0;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "vpwr"
    .port_info 1 /INPUT 1 "gray"
    .port_info 2 /INPUT 1 "clk_master"
    .port_info 3 /INPUT 1 "in"
    .port_info 4 /OUTPUT 1 "readout"
L_0x1483f90 .functor NOT 1, v0x1469d30_0, C4<0>, C4<0>, C4<0>;
v0x146a9f0_0 .net "clk_master", 0 0, v0x147a7f0_0;  alias, 1 drivers
v0x146aa90_0 .net "eff_out", 0 0, v0x1469d30_0;  1 drivers
v0x146aba0_0 .net "eff_outb", 0 0, L_0x1483f90;  1 drivers
v0x146ac70_0 .net "gray", 0 0, L_0x14856b0;  alias, 1 drivers
v0x146ada0_0 .net "in", 0 0, L_0x1485750;  alias, 1 drivers
v0x146ae40_0 .net8 "readout", 0 0, RS_0x7fa079e2e1b8;  alias, 8 drivers
v0x146aee0_0 .net "vpwr", 0 0, v0x147b2b0_0;  alias, 1 drivers
S_0x1466eb0 .scope module, "eff" "edge_ff_n" 4 33, 4 12 0, S_0x1466c40;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0x1469f70_0 .net "buff_out", 0 0, L_0x14847f0;  1 drivers
v0x146a0c0_0 .net "clk", 0 0, L_0x14856b0;  alias, 1 drivers
v0x146a180_0 .net "d", 0 0, v0x147b2b0_0;  alias, 1 drivers
v0x146a220_0 .net "out", 0 0, v0x1469d30_0;  alias, 1 drivers
v0x146a2f0_0 .net "q", 1 0, L_0x14849e0;  1 drivers
v0x146a390_0 .net "rstb", 0 0, v0x147a7f0_0;  alias, 1 drivers
L_0x14849e0 .concat8 [ 1 1 0 0], v0x14696d0_0, v0x14690b0_0;
L_0x1484ab0 .part L_0x14849e0, 0, 1;
L_0x1484b80 .part L_0x14849e0, 1, 1;
S_0x1467110 .scope module, "bf" "buffer" 4 19, 5 9 0, S_0x1466eb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x1468960_0 .net "in", 0 0, L_0x14856b0;  alias, 1 drivers
v0x1468a30_0 .net "out", 0 0, L_0x14847f0;  alias, 1 drivers
v0x1468b00_0 .net "w", 2 0, L_0x1484660;  1 drivers
L_0x14842f0 .part L_0x1484660, 0, 1;
L_0x14844b0 .part L_0x1484660, 1, 1;
L_0x1484660 .concat8 [ 1 1 1 0], L_0x14845f0, L_0x1484250, L_0x14843e0;
L_0x1484860 .part L_0x1484660, 2, 1;
S_0x1467360 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 5 15, 5 15 0, S_0x1467110;
 .timescale -9 -12;
P_0x1467570 .param/l "i" 0 5 15, +C4<00>;
S_0x1467650 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x1467360;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1484250 .functor NOT 1, L_0x14842f0, C4<0>, C4<0>, C4<0>;
v0x1467880_0 .net "a", 0 0, L_0x14842f0;  1 drivers
v0x1467960_0 .net "out", 0 0, L_0x1484250;  1 drivers
S_0x1467a80 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 5 15, 5 15 0, S_0x1467110;
 .timescale -9 -12;
P_0x1467c70 .param/l "i" 0 5 15, +C4<01>;
S_0x1467d30 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x1467a80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x14843e0 .functor NOT 1, L_0x14844b0, C4<0>, C4<0>, C4<0>;
v0x1467f60_0 .net "a", 0 0, L_0x14844b0;  1 drivers
v0x1468040_0 .net "out", 0 0, L_0x14843e0;  1 drivers
S_0x1468160 .scope module, "g1" "not_gate" 5 14, 5 3 0, S_0x1467110;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x14845f0 .functor NOT 1, L_0x14856b0, C4<0>, C4<0>, C4<0>;
v0x1468370_0 .net "a", 0 0, L_0x14856b0;  alias, 1 drivers
v0x1468430_0 .net "out", 0 0, L_0x14845f0;  1 drivers
S_0x1468550 .scope module, "g3" "not_gate" 5 19, 5 3 0, S_0x1467110;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x14847f0 .functor NOT 1, L_0x1484860, C4<0>, C4<0>, C4<0>;
v0x1468760_0 .net "a", 0 0, L_0x1484860;  1 drivers
v0x1468840_0 .net "out", 0 0, L_0x14847f0;  alias, 1 drivers
S_0x1468c10 .scope module, "dff" "asyn_rst_dff" 4 20, 6 2 0, S_0x1466eb0;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1468ee0_0 .net "clk", 0 0, L_0x14847f0;  alias, 1 drivers
v0x1468ff0_0 .net "d", 0 0, v0x147b2b0_0;  alias, 1 drivers
v0x14690b0_0 .var "q", 0 0;
v0x1469150_0 .net "rstb", 0 0, v0x147a7f0_0;  alias, 1 drivers
E_0x1468e80 .event posedge, v0x140bf40_0, v0x1468840_0;
S_0x1469280 .scope module, "dff_n" "asyn_rst_dff_n" 4 21, 7 2 0, S_0x1466eb0;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1469550_0 .net "clk", 0 0, L_0x14847f0;  alias, 1 drivers
v0x1469610_0 .net "d", 0 0, v0x147b2b0_0;  alias, 1 drivers
v0x14696d0_0 .var "q", 0 0;
v0x14697a0_0 .net "rstb", 0 0, v0x147a7f0_0;  alias, 1 drivers
E_0x14694f0/0 .event negedge, v0x1468840_0;
E_0x14694f0/1 .event posedge, v0x140bf40_0;
E_0x14694f0 .event/or E_0x14694f0/0, E_0x14694f0/1;
S_0x14698d0 .scope module, "mux" "mux_2_1" 4 22, 8 2 0, S_0x1466eb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0x1469b90_0 .net "in_0", 0 0, L_0x1484ab0;  1 drivers
v0x1469c70_0 .net "in_1", 0 0, L_0x1484b80;  1 drivers
v0x1469d30_0 .var "out", 0 0;
v0x1469e00_0 .net "sel", 0 0, L_0x14856b0;  alias, 1 drivers
E_0x1469b10 .event edge, v0x1468370_0, v0x1469b90_0, v0x1469c70_0;
S_0x146a490 .scope module, "tribuf" "tbuf" 4 39, 9 2 0, S_0x1466c40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "ctrlb"
    .port_info 2 /OUTPUT 1 "out"
v0x146a750_0 .net "ctrlb", 0 0, L_0x1483f90;  alias, 1 drivers
v0x146a830_0 .net "in", 0 0, L_0x1485750;  alias, 1 drivers
v0x146a8f0_0 .var "out", 0 0;
E_0x146a6d0 .event edge, v0x146a750_0, v0x146a830_0;
S_0x146afd0 .scope module, "ro_pol_eve" "ro_block_2x" 4 58, 4 26 0, S_0x14669c0;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "vpwr"
    .port_info 1 /INPUT 1 "gray"
    .port_info 2 /INPUT 1 "clk_master"
    .port_info 3 /INPUT 1 "in"
    .port_info 4 /OUTPUT 1 "readout"
L_0x1484c20 .functor NOT 1, v0x146e0d0_0, C4<0>, C4<0>, C4<0>;
v0x146edf0_0 .net "clk_master", 0 0, v0x147a7f0_0;  alias, 1 drivers
v0x146ee90_0 .net "eff_out", 0 0, v0x146e0d0_0;  1 drivers
v0x146efa0_0 .net "eff_outb", 0 0, L_0x1484c20;  1 drivers
v0x146f070_0 .net "gray", 0 0, L_0x14856b0;  alias, 1 drivers
v0x146f110_0 .net "in", 0 0, L_0x1484160;  alias, 1 drivers
v0x146f200_0 .net8 "readout", 0 0, RS_0x7fa079e2eb48;  alias, 8 drivers
v0x146f2a0_0 .net "vpwr", 0 0, v0x147b2b0_0;  alias, 1 drivers
S_0x146b240 .scope module, "eff" "edge_ff_n" 4 33, 4 12 0, S_0x146afd0;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0x146e2f0_0 .net "buff_out", 0 0, L_0x1485280;  1 drivers
v0x146e440_0 .net "clk", 0 0, L_0x14856b0;  alias, 1 drivers
v0x146e610_0 .net "d", 0 0, v0x147b2b0_0;  alias, 1 drivers
v0x146e6b0_0 .net "out", 0 0, v0x146e0d0_0;  alias, 1 drivers
v0x146e750_0 .net "q", 1 0, L_0x1485470;  1 drivers
v0x146e7f0_0 .net "rstb", 0 0, v0x147a7f0_0;  alias, 1 drivers
L_0x1485470 .concat8 [ 1 1 0 0], v0x146da70_0, v0x146d450_0;
L_0x1485540 .part L_0x1485470, 0, 1;
L_0x1485610 .part L_0x1485470, 1, 1;
S_0x146b4b0 .scope module, "bf" "buffer" 4 19, 5 9 0, S_0x146b240;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x146cd10_0 .net "in", 0 0, L_0x14856b0;  alias, 1 drivers
v0x146cdb0_0 .net "out", 0 0, L_0x1485280;  alias, 1 drivers
v0x146cea0_0 .net "w", 2 0, L_0x14850f0;  1 drivers
L_0x1484d80 .part L_0x14850f0, 0, 1;
L_0x1484f40 .part L_0x14850f0, 1, 1;
L_0x14850f0 .concat8 [ 1 1 1 0], L_0x1485080, L_0x1484ce0, L_0x1484e70;
L_0x14852f0 .part L_0x14850f0, 2, 1;
S_0x146b700 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 5 15, 5 15 0, S_0x146b4b0;
 .timescale -9 -12;
P_0x146b910 .param/l "i" 0 5 15, +C4<00>;
S_0x146b9f0 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x146b700;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1484ce0 .functor NOT 1, L_0x1484d80, C4<0>, C4<0>, C4<0>;
v0x146bc20_0 .net "a", 0 0, L_0x1484d80;  1 drivers
v0x146bd00_0 .net "out", 0 0, L_0x1484ce0;  1 drivers
S_0x146be20 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 5 15, 5 15 0, S_0x146b4b0;
 .timescale -9 -12;
P_0x146c010 .param/l "i" 0 5 15, +C4<01>;
S_0x146c0d0 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x146be20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1484e70 .functor NOT 1, L_0x1484f40, C4<0>, C4<0>, C4<0>;
v0x146c300_0 .net "a", 0 0, L_0x1484f40;  1 drivers
v0x146c3e0_0 .net "out", 0 0, L_0x1484e70;  1 drivers
S_0x146c500 .scope module, "g1" "not_gate" 5 14, 5 3 0, S_0x146b4b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1485080 .functor NOT 1, L_0x14856b0, C4<0>, C4<0>, C4<0>;
v0x146c740_0 .net "a", 0 0, L_0x14856b0;  alias, 1 drivers
v0x146c7e0_0 .net "out", 0 0, L_0x1485080;  1 drivers
S_0x146c900 .scope module, "g3" "not_gate" 5 19, 5 3 0, S_0x146b4b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1485280 .functor NOT 1, L_0x14852f0, C4<0>, C4<0>, C4<0>;
v0x146cb10_0 .net "a", 0 0, L_0x14852f0;  1 drivers
v0x146cbf0_0 .net "out", 0 0, L_0x1485280;  alias, 1 drivers
S_0x146cfb0 .scope module, "dff" "asyn_rst_dff" 4 20, 6 2 0, S_0x146b240;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x146d280_0 .net "clk", 0 0, L_0x1485280;  alias, 1 drivers
v0x146d390_0 .net "d", 0 0, v0x147b2b0_0;  alias, 1 drivers
v0x146d450_0 .var "q", 0 0;
v0x146d4f0_0 .net "rstb", 0 0, v0x147a7f0_0;  alias, 1 drivers
E_0x146d220 .event posedge, v0x140bf40_0, v0x146cbf0_0;
S_0x146d620 .scope module, "dff_n" "asyn_rst_dff_n" 4 21, 7 2 0, S_0x146b240;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x146d8f0_0 .net "clk", 0 0, L_0x1485280;  alias, 1 drivers
v0x146d9b0_0 .net "d", 0 0, v0x147b2b0_0;  alias, 1 drivers
v0x146da70_0 .var "q", 0 0;
v0x146db40_0 .net "rstb", 0 0, v0x147a7f0_0;  alias, 1 drivers
E_0x146d890/0 .event negedge, v0x146cbf0_0;
E_0x146d890/1 .event posedge, v0x140bf40_0;
E_0x146d890 .event/or E_0x146d890/0, E_0x146d890/1;
S_0x146dc70 .scope module, "mux" "mux_2_1" 4 22, 8 2 0, S_0x146b240;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0x146df30_0 .net "in_0", 0 0, L_0x1485540;  1 drivers
v0x146e010_0 .net "in_1", 0 0, L_0x1485610;  1 drivers
v0x146e0d0_0 .var "out", 0 0;
v0x146e1a0_0 .net "sel", 0 0, L_0x14856b0;  alias, 1 drivers
E_0x146deb0 .event edge, v0x1468370_0, v0x146df30_0, v0x146e010_0;
S_0x146e890 .scope module, "tribuf" "tbuf" 4 39, 9 2 0, S_0x146afd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "ctrlb"
    .port_info 2 /OUTPUT 1 "out"
v0x146eb50_0 .net "ctrlb", 0 0, L_0x1484c20;  alias, 1 drivers
v0x146ec30_0 .net "in", 0 0, L_0x1484160;  alias, 1 drivers
v0x146ecf0_0 .var "out", 0 0;
E_0x146ead0 .event edge, v0x146eb50_0, v0x146ec30_0;
S_0x146fa00 .scope module, "rox1" "ro_block_1" 2 12, 10 44 0, S_0x13189b0;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "vpwr"
    .port_info 1 /INPUT 1 "gray"
    .port_info 2 /INPUT 1 "clk_master"
    .port_info 3 /INPUT 1 "in_eve"
    .port_info 4 /INPUT 1 "in_pol_eve"
    .port_info 5 /OUTPUT 1 "out_mux_eve"
    .port_info 6 /OUTPUT 1 "out_mux_pol_eve"
v0x1478be0_0 .net "clk_master", 0 0, v0x147a7f0_0;  alias, 1 drivers
v0x1478ca0_0 .net "gray", 0 0, L_0x1486ee0;  1 drivers
v0x1478d60_0 .net "in_eve", 0 0, L_0x14857f0;  1 drivers
v0x1478e50_0 .net "in_pol_eve", 0 0, L_0x1487090;  1 drivers
v0x1478f40_0 .net8 "out_mux_eve", 0 0, RS_0x7fa079e2e1b8;  alias, 8 drivers
v0x1479030_0 .net8 "out_mux_pol_eve", 0 0, RS_0x7fa079e2eb48;  alias, 8 drivers
v0x14790d0_0 .net "vpwr", 0 0, v0x147b2b0_0;  alias, 1 drivers
S_0x146fc80 .scope module, "ro_pol" "ro_block_1x" 10 50, 10 25 0, S_0x146fa00;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "vpwr"
    .port_info 1 /INPUT 1 "gray"
    .port_info 2 /INPUT 1 "clk_master"
    .port_info 3 /INPUT 1 "in"
    .port_info 4 /OUTPUT 1 "readout"
L_0x147fa60 .functor NOT 1, v0x1473580_0, C4<0>, C4<0>, C4<0>;
v0x1474240_0 .net "clk_master", 0 0, v0x147a7f0_0;  alias, 1 drivers
v0x14742e0_0 .net "eff_out", 0 0, v0x1473580_0;  1 drivers
v0x14743f0_0 .net "eff_outb", 0 0, L_0x147fa60;  1 drivers
v0x14744c0_0 .net "gray", 0 0, L_0x1486ee0;  alias, 1 drivers
v0x14745f0_0 .net "in", 0 0, L_0x14857f0;  alias, 1 drivers
v0x1474690_0 .net8 "readout", 0 0, RS_0x7fa079e2e1b8;  alias, 8 drivers
v0x1474730_0 .net "vpwr", 0 0, v0x147b2b0_0;  alias, 1 drivers
S_0x146fef0 .scope module, "eff" "edge_ff" 10 32, 10 12 0, S_0x146fc80;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0x14737c0_0 .net "buff_out", 0 0, L_0x1486020;  1 drivers
v0x1473910_0 .net "clk", 0 0, L_0x1486ee0;  alias, 1 drivers
v0x14739d0_0 .net "d", 0 0, v0x147b2b0_0;  alias, 1 drivers
v0x1473a70_0 .net "out", 0 0, v0x1473580_0;  alias, 1 drivers
v0x1473b40_0 .net "q", 1 0, L_0x1486210;  1 drivers
v0x1473be0_0 .net "rstb", 0 0, v0x147a7f0_0;  alias, 1 drivers
L_0x1486210 .concat8 [ 1 1 0 0], v0x1451d10_0, v0x14720f0_0;
L_0x14862e0 .part L_0x1486210, 0, 1;
L_0x14863b0 .part L_0x1486210, 1, 1;
S_0x1470150 .scope module, "bf" "buffer" 10 17, 5 9 0, S_0x146fef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x14719a0_0 .net "in", 0 0, L_0x1486ee0;  alias, 1 drivers
v0x1471a70_0 .net "out", 0 0, L_0x1486020;  alias, 1 drivers
v0x1471b40_0 .net "w", 2 0, L_0x1485e90;  1 drivers
L_0x1485b20 .part L_0x1485e90, 0, 1;
L_0x1485ce0 .part L_0x1485e90, 1, 1;
L_0x1485e90 .concat8 [ 1 1 1 0], L_0x1485e20, L_0x1485ab0, L_0x1485c10;
L_0x1486090 .part L_0x1485e90, 2, 1;
S_0x14703a0 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 5 15, 5 15 0, S_0x1470150;
 .timescale -9 -12;
P_0x14705b0 .param/l "i" 0 5 15, +C4<00>;
S_0x1470690 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x14703a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1485ab0 .functor NOT 1, L_0x1485b20, C4<0>, C4<0>, C4<0>;
v0x14708c0_0 .net "a", 0 0, L_0x1485b20;  1 drivers
v0x14709a0_0 .net "out", 0 0, L_0x1485ab0;  1 drivers
S_0x1470ac0 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 5 15, 5 15 0, S_0x1470150;
 .timescale -9 -12;
P_0x1470cb0 .param/l "i" 0 5 15, +C4<01>;
S_0x1470d70 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x1470ac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1485c10 .functor NOT 1, L_0x1485ce0, C4<0>, C4<0>, C4<0>;
v0x1470fa0_0 .net "a", 0 0, L_0x1485ce0;  1 drivers
v0x1471080_0 .net "out", 0 0, L_0x1485c10;  1 drivers
S_0x14711a0 .scope module, "g1" "not_gate" 5 14, 5 3 0, S_0x1470150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1485e20 .functor NOT 1, L_0x1486ee0, C4<0>, C4<0>, C4<0>;
v0x14713b0_0 .net "a", 0 0, L_0x1486ee0;  alias, 1 drivers
v0x1471470_0 .net "out", 0 0, L_0x1485e20;  1 drivers
S_0x1471590 .scope module, "g3" "not_gate" 5 19, 5 3 0, S_0x1470150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1486020 .functor NOT 1, L_0x1486090, C4<0>, C4<0>, C4<0>;
v0x14717a0_0 .net "a", 0 0, L_0x1486090;  1 drivers
v0x1471880_0 .net "out", 0 0, L_0x1486020;  alias, 1 drivers
S_0x1471c50 .scope module, "dff" "asyn_rstb_dff" 10 18, 11 2 0, S_0x146fef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1471f20_0 .net "clk", 0 0, L_0x1486020;  alias, 1 drivers
v0x1472030_0 .net "d", 0 0, v0x147b2b0_0;  alias, 1 drivers
v0x14720f0_0 .var "q", 0 0;
v0x1472190_0 .net "rstb", 0 0, v0x147a7f0_0;  alias, 1 drivers
E_0x1471ec0/0 .event negedge, v0x140bf40_0;
E_0x1471ec0/1 .event posedge, v0x1471880_0;
E_0x1471ec0 .event/or E_0x1471ec0/0, E_0x1471ec0/1;
S_0x14516c0 .scope module, "dff_n" "asyn_rstb_dff_n" 10 19, 12 2 0, S_0x146fef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1451990_0 .net "clk", 0 0, L_0x1486020;  alias, 1 drivers
v0x1472a60_0 .net "d", 0 0, v0x147b2b0_0;  alias, 1 drivers
v0x1451d10_0 .var "q", 0 0;
v0x1451de0_0 .net "rstb", 0 0, v0x147a7f0_0;  alias, 1 drivers
E_0x1451930 .event negedge, v0x140bf40_0, v0x1471880_0;
S_0x1451f10 .scope module, "mux" "mux_2_1" 10 20, 8 2 0, S_0x146fef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0x14733e0_0 .net "in_0", 0 0, L_0x14862e0;  1 drivers
v0x14734c0_0 .net "in_1", 0 0, L_0x14863b0;  1 drivers
v0x1473580_0 .var "out", 0 0;
v0x1473650_0 .net "sel", 0 0, L_0x1486ee0;  alias, 1 drivers
E_0x14520e0 .event edge, v0x14713b0_0, v0x14733e0_0, v0x14734c0_0;
S_0x1473ce0 .scope module, "tribuf" "tbuf" 10 38, 9 2 0, S_0x146fc80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "ctrlb"
    .port_info 2 /OUTPUT 1 "out"
v0x1473fa0_0 .net "ctrlb", 0 0, L_0x147fa60;  alias, 1 drivers
v0x1474080_0 .net "in", 0 0, L_0x14857f0;  alias, 1 drivers
v0x1474140_0 .var "out", 0 0;
E_0x1473f20 .event edge, v0x1473fa0_0, v0x1474080_0;
S_0x1474820 .scope module, "ro_pol_eve" "ro_block_1x" 10 57, 10 25 0, S_0x146fa00;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "vpwr"
    .port_info 1 /INPUT 1 "gray"
    .port_info 2 /INPUT 1 "clk_master"
    .port_info 3 /INPUT 1 "in"
    .port_info 4 /OUTPUT 1 "readout"
L_0x1486450 .functor NOT 1, v0x1477920_0, C4<0>, C4<0>, C4<0>;
v0x1478640_0 .net "clk_master", 0 0, v0x147a7f0_0;  alias, 1 drivers
v0x14786e0_0 .net "eff_out", 0 0, v0x1477920_0;  1 drivers
v0x14787f0_0 .net "eff_outb", 0 0, L_0x1486450;  1 drivers
v0x14788c0_0 .net "gray", 0 0, L_0x1486ee0;  alias, 1 drivers
v0x1478960_0 .net "in", 0 0, L_0x1487090;  alias, 1 drivers
v0x1478a50_0 .net8 "readout", 0 0, RS_0x7fa079e2eb48;  alias, 8 drivers
v0x1478af0_0 .net "vpwr", 0 0, v0x147b2b0_0;  alias, 1 drivers
S_0x1474a90 .scope module, "eff" "edge_ff" 10 32, 10 12 0, S_0x1474820;
 .timescale -9 -15;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0x1477b40_0 .net "buff_out", 0 0, L_0x1486ab0;  1 drivers
v0x1477c90_0 .net "clk", 0 0, L_0x1486ee0;  alias, 1 drivers
v0x1477e60_0 .net "d", 0 0, v0x147b2b0_0;  alias, 1 drivers
v0x1477f00_0 .net "out", 0 0, v0x1477920_0;  alias, 1 drivers
v0x1477fa0_0 .net "q", 1 0, L_0x1486ca0;  1 drivers
v0x1478040_0 .net "rstb", 0 0, v0x147a7f0_0;  alias, 1 drivers
L_0x1486ca0 .concat8 [ 1 1 0 0], v0x14772c0_0, v0x1476ca0_0;
L_0x1486d70 .part L_0x1486ca0, 0, 1;
L_0x1486e40 .part L_0x1486ca0, 1, 1;
S_0x1474d00 .scope module, "bf" "buffer" 10 17, 5 9 0, S_0x1474a90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x1476560_0 .net "in", 0 0, L_0x1486ee0;  alias, 1 drivers
v0x1476600_0 .net "out", 0 0, L_0x1486ab0;  alias, 1 drivers
v0x14766f0_0 .net "w", 2 0, L_0x1486920;  1 drivers
L_0x14865b0 .part L_0x1486920, 0, 1;
L_0x1486770 .part L_0x1486920, 1, 1;
L_0x1486920 .concat8 [ 1 1 1 0], L_0x14868b0, L_0x1486510, L_0x14866a0;
L_0x1486b20 .part L_0x1486920, 2, 1;
S_0x1474f50 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 5 15, 5 15 0, S_0x1474d00;
 .timescale -9 -12;
P_0x1475160 .param/l "i" 0 5 15, +C4<00>;
S_0x1475240 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x1474f50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1486510 .functor NOT 1, L_0x14865b0, C4<0>, C4<0>, C4<0>;
v0x1475470_0 .net "a", 0 0, L_0x14865b0;  1 drivers
v0x1475550_0 .net "out", 0 0, L_0x1486510;  1 drivers
S_0x1475670 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 5 15, 5 15 0, S_0x1474d00;
 .timescale -9 -12;
P_0x1475860 .param/l "i" 0 5 15, +C4<01>;
S_0x1475920 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x1475670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x14866a0 .functor NOT 1, L_0x1486770, C4<0>, C4<0>, C4<0>;
v0x1475b50_0 .net "a", 0 0, L_0x1486770;  1 drivers
v0x1475c30_0 .net "out", 0 0, L_0x14866a0;  1 drivers
S_0x1475d50 .scope module, "g1" "not_gate" 5 14, 5 3 0, S_0x1474d00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x14868b0 .functor NOT 1, L_0x1486ee0, C4<0>, C4<0>, C4<0>;
v0x1475f90_0 .net "a", 0 0, L_0x1486ee0;  alias, 1 drivers
v0x1476030_0 .net "out", 0 0, L_0x14868b0;  1 drivers
S_0x1476150 .scope module, "g3" "not_gate" 5 19, 5 3 0, S_0x1474d00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1486ab0 .functor NOT 1, L_0x1486b20, C4<0>, C4<0>, C4<0>;
v0x1476360_0 .net "a", 0 0, L_0x1486b20;  1 drivers
v0x1476440_0 .net "out", 0 0, L_0x1486ab0;  alias, 1 drivers
S_0x1476800 .scope module, "dff" "asyn_rstb_dff" 10 18, 11 2 0, S_0x1474a90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1476ad0_0 .net "clk", 0 0, L_0x1486ab0;  alias, 1 drivers
v0x1476be0_0 .net "d", 0 0, v0x147b2b0_0;  alias, 1 drivers
v0x1476ca0_0 .var "q", 0 0;
v0x1476d40_0 .net "rstb", 0 0, v0x147a7f0_0;  alias, 1 drivers
E_0x1476a70/0 .event negedge, v0x140bf40_0;
E_0x1476a70/1 .event posedge, v0x1476440_0;
E_0x1476a70 .event/or E_0x1476a70/0, E_0x1476a70/1;
S_0x1476e70 .scope module, "dff_n" "asyn_rstb_dff_n" 10 19, 12 2 0, S_0x1474a90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1477140_0 .net "clk", 0 0, L_0x1486ab0;  alias, 1 drivers
v0x1477200_0 .net "d", 0 0, v0x147b2b0_0;  alias, 1 drivers
v0x14772c0_0 .var "q", 0 0;
v0x1477390_0 .net "rstb", 0 0, v0x147a7f0_0;  alias, 1 drivers
E_0x14770e0 .event negedge, v0x140bf40_0, v0x1476440_0;
S_0x14774c0 .scope module, "mux" "mux_2_1" 10 20, 8 2 0, S_0x1474a90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0x1477780_0 .net "in_0", 0 0, L_0x1486d70;  1 drivers
v0x1477860_0 .net "in_1", 0 0, L_0x1486e40;  1 drivers
v0x1477920_0 .var "out", 0 0;
v0x14779f0_0 .net "sel", 0 0, L_0x1486ee0;  alias, 1 drivers
E_0x1477700 .event edge, v0x14713b0_0, v0x1477780_0, v0x1477860_0;
S_0x14780e0 .scope module, "tribuf" "tbuf" 10 38, 9 2 0, S_0x1474820;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "ctrlb"
    .port_info 2 /OUTPUT 1 "out"
v0x14783a0_0 .net "ctrlb", 0 0, L_0x1486450;  alias, 1 drivers
v0x1478480_0 .net "in", 0 0, L_0x1487090;  alias, 1 drivers
v0x1478540_0 .var "out", 0 0;
E_0x1478320 .event edge, v0x14783a0_0, v0x1478480_0;
    .scope S_0x1417a00;
T_0 ;
    %wait E_0x13de810;
    %load/vec4 v0x130fc80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1324830, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x131ab20_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x131ab20_0;
    %cmpi/s 18, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x131ab20_0;
    %addi 1, 0, 32;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1324830, 0, 4;
    %load/vec4 v0x131ab20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x131ab20_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1324830, 4;
    %inv;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1324830, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x131ab20_0, 0, 32;
T_0.4 ;
    %load/vec4 v0x131ab20_0;
    %cmpi/s 18, 0, 32;
    %jmp/0xz T_0.5, 5;
    %load/vec4 v0x131ab20_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x1324830, 4;
    %load/vec4 v0x131ab20_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x1324830, 4;
    %load/vec4 v0x131ab20_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x131c7f0, 4;
    %and;
    %xor;
    %load/vec4 v0x131ab20_0;
    %addi 1, 0, 32;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1324830, 0, 4;
    %load/vec4 v0x131ab20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x131ab20_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1324830, 4;
    %load/vec4 v0x130fbc0_0;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x131c7f0, 4;
    %and;
    %xor;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1324830, 0, 4;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1417a00;
T_1 ;
    %wait E_0x13df300;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x131c7f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x131ac10_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x131ac10_0;
    %cmpi/s 18, 0, 32;
    %jmp/0xz T_1.1, 5;
    %load/vec4 v0x131ac10_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x131c7f0, 4;
    %load/vec4 v0x131ac10_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x1324830, 4;
    %inv;
    %and;
    %load/vec4 v0x131ac10_0;
    %addi 1, 0, 32;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x131c7f0, 0, 4;
    %load/vec4 v0x131ac10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x131ac10_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1324830, 4;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1324830, 4;
    %or;
    %assign/vec4 v0x130fbc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x131c6c0_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x131c6c0_0;
    %cmpi/s 19, 0, 32;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0x131c6c0_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x1324830, 4;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x131c6c0_0;
    %assign/vec4/off/d v0x131aa40_0, 4, 5;
    %load/vec4 v0x131c6c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x131c6c0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x1430d20;
T_2 ;
    %wait E_0x1430f90;
    %load/vec4 v0x1431260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14311c0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x1431100_0;
    %assign/vec4 v0x14311c0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x14313c0;
T_3 ;
    %wait E_0x1431630;
    %load/vec4 v0x1431910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1431840_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x1431750_0;
    %assign/vec4 v0x1431840_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1431a40;
T_4 ;
    %wait E_0x1431c80;
    %load/vec4 v0x1431f70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %jmp T_4.2;
T_4.0 ;
    %load/vec4 v0x1431d00_0;
    %store/vec4 v0x1431ea0_0, 0, 1;
    %jmp T_4.2;
T_4.1 ;
    %load/vec4 v0x1431de0_0;
    %store/vec4 v0x1431ea0_0, 0, 1;
    %jmp T_4.2;
T_4.2 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1432620;
T_5 ;
    %wait E_0x1432860;
    %load/vec4 v0x14328e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %jmp T_5.2;
T_5.0 ;
    %load/vec4 v0x14329c0_0;
    %store/vec4 v0x1432a80_0, 0, 1;
    %jmp T_5.2;
T_5.1 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x1432a80_0, 0, 1;
    %jmp T_5.2;
T_5.2 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x14351b0;
T_6 ;
    %wait E_0x1435420;
    %load/vec4 v0x1435780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14356e0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x1435590_0;
    %assign/vec4 v0x14356e0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x14358b0;
T_7 ;
    %wait E_0x1435ad0;
    %load/vec4 v0x1435d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1435cb0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x1435bf0_0;
    %assign/vec4 v0x1435cb0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1435eb0;
T_8 ;
    %wait E_0x14360f0;
    %load/vec4 v0x14363e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %jmp T_8.2;
T_8.0 ;
    %load/vec4 v0x1436170_0;
    %store/vec4 v0x1436310_0, 0, 1;
    %jmp T_8.2;
T_8.1 ;
    %load/vec4 v0x1436250_0;
    %store/vec4 v0x1436310_0, 0, 1;
    %jmp T_8.2;
T_8.2 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x1436ad0;
T_9 ;
    %wait E_0x1436d10;
    %load/vec4 v0x1436d90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %jmp T_9.2;
T_9.0 ;
    %load/vec4 v0x1436e70_0;
    %store/vec4 v0x1436f30_0, 0, 1;
    %jmp T_9.2;
T_9.1 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x1436f30_0, 0, 1;
    %jmp T_9.2;
T_9.2 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x143a2e0;
T_10 ;
    %wait E_0x143a550;
    %load/vec4 v0x143a820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x143a780_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x143a6c0_0;
    %assign/vec4 v0x143a780_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x143a950;
T_11 ;
    %wait E_0x143abc0;
    %load/vec4 v0x143ae70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x143ada0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x143ace0_0;
    %assign/vec4 v0x143ada0_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x143afa0;
T_12 ;
    %wait E_0x143b1e0;
    %load/vec4 v0x143b4d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %jmp T_12.2;
T_12.0 ;
    %load/vec4 v0x143b260_0;
    %store/vec4 v0x143b400_0, 0, 1;
    %jmp T_12.2;
T_12.1 ;
    %load/vec4 v0x143b340_0;
    %store/vec4 v0x143b400_0, 0, 1;
    %jmp T_12.2;
T_12.2 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x143bb60;
T_13 ;
    %wait E_0x143bda0;
    %load/vec4 v0x143be20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %jmp T_13.2;
T_13.0 ;
    %load/vec4 v0x143bf00_0;
    %store/vec4 v0x143bfc0_0, 0, 1;
    %jmp T_13.2;
T_13.1 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x143bfc0_0, 0, 1;
    %jmp T_13.2;
T_13.2 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x143e6c0;
T_14 ;
    %wait E_0x143e930;
    %load/vec4 v0x143ec00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x143eb60_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x143eaa0_0;
    %assign/vec4 v0x143eb60_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x143ed30;
T_15 ;
    %wait E_0x143efa0;
    %load/vec4 v0x143f250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x143f180_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x143f0c0_0;
    %assign/vec4 v0x143f180_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x143f380;
T_16 ;
    %wait E_0x143f5c0;
    %load/vec4 v0x143f8b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %jmp T_16.2;
T_16.0 ;
    %load/vec4 v0x143f640_0;
    %store/vec4 v0x143f7e0_0, 0, 1;
    %jmp T_16.2;
T_16.1 ;
    %load/vec4 v0x143f720_0;
    %store/vec4 v0x143f7e0_0, 0, 1;
    %jmp T_16.2;
T_16.2 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x14401b0;
T_17 ;
    %wait E_0x14371b0;
    %load/vec4 v0x1440370_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %jmp T_17.2;
T_17.0 ;
    %load/vec4 v0x1440450_0;
    %store/vec4 v0x1440510_0, 0, 1;
    %jmp T_17.2;
T_17.1 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x1440510_0, 0, 1;
    %jmp T_17.2;
T_17.2 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x1443890;
T_18 ;
    %wait E_0x1443b00;
    %load/vec4 v0x1443dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1443d30_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x1443c70_0;
    %assign/vec4 v0x1443d30_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x1443f00;
T_19 ;
    %wait E_0x1444170;
    %load/vec4 v0x1444420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1444350_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x1444290_0;
    %assign/vec4 v0x1444350_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x1444550;
T_20 ;
    %wait E_0x1444790;
    %load/vec4 v0x1444a80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %jmp T_20.2;
T_20.0 ;
    %load/vec4 v0x1444810_0;
    %store/vec4 v0x14449b0_0, 0, 1;
    %jmp T_20.2;
T_20.1 ;
    %load/vec4 v0x14448f0_0;
    %store/vec4 v0x14449b0_0, 0, 1;
    %jmp T_20.2;
T_20.2 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x1445110;
T_21 ;
    %wait E_0x1445350;
    %load/vec4 v0x14453d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %jmp T_21.2;
T_21.0 ;
    %load/vec4 v0x14454b0_0;
    %store/vec4 v0x1445570_0, 0, 1;
    %jmp T_21.2;
T_21.1 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x1445570_0, 0, 1;
    %jmp T_21.2;
T_21.2 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x1447c30;
T_22 ;
    %wait E_0x1447ea0;
    %load/vec4 v0x1448170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14480d0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x1448010_0;
    %assign/vec4 v0x14480d0_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x14482a0;
T_23 ;
    %wait E_0x1448510;
    %load/vec4 v0x14487c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14486f0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x1448630_0;
    %assign/vec4 v0x14486f0_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x14488f0;
T_24 ;
    %wait E_0x1448b30;
    %load/vec4 v0x1448e20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_24.1, 6;
    %jmp T_24.2;
T_24.0 ;
    %load/vec4 v0x1448bb0_0;
    %store/vec4 v0x1448d50_0, 0, 1;
    %jmp T_24.2;
T_24.1 ;
    %load/vec4 v0x1448c90_0;
    %store/vec4 v0x1448d50_0, 0, 1;
    %jmp T_24.2;
T_24.2 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x1449510;
T_25 ;
    %wait E_0x1449750;
    %load/vec4 v0x14497d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_25.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_25.1, 6;
    %jmp T_25.2;
T_25.0 ;
    %load/vec4 v0x14498b0_0;
    %store/vec4 v0x1449970_0, 0, 1;
    %jmp T_25.2;
T_25.1 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x1449970_0, 0, 1;
    %jmp T_25.2;
T_25.2 ;
    %pop/vec4 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x144ccb0;
T_26 ;
    %wait E_0x144cf20;
    %load/vec4 v0x144d1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144d150_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x144d090_0;
    %assign/vec4 v0x144d150_0, 0;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x144d320;
T_27 ;
    %wait E_0x144d590;
    %load/vec4 v0x144d840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144d770_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x144d6b0_0;
    %assign/vec4 v0x144d770_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x144d970;
T_28 ;
    %wait E_0x144dbb0;
    %load/vec4 v0x144dea0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %jmp T_28.2;
T_28.0 ;
    %load/vec4 v0x144dc30_0;
    %store/vec4 v0x144ddd0_0, 0, 1;
    %jmp T_28.2;
T_28.1 ;
    %load/vec4 v0x144dd10_0;
    %store/vec4 v0x144ddd0_0, 0, 1;
    %jmp T_28.2;
T_28.2 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x144e530;
T_29 ;
    %wait E_0x144e770;
    %load/vec4 v0x144e7f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %jmp T_29.2;
T_29.0 ;
    %load/vec4 v0x144e8d0_0;
    %store/vec4 v0x144e990_0, 0, 1;
    %jmp T_29.2;
T_29.1 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x144e990_0, 0, 1;
    %jmp T_29.2;
T_29.2 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x1451050;
T_30 ;
    %wait E_0x14512c0;
    %load/vec4 v0x1451590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14514f0_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x1451430_0;
    %assign/vec4 v0x14514f0_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x1440030;
T_31 ;
    %wait E_0x1451b30;
    %load/vec4 v0x1440cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1440bf0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x1451c50_0;
    %assign/vec4 v0x1440bf0_0, 0;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x1452120;
T_32 ;
    %wait E_0x1452360;
    %load/vec4 v0x1452650_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_32.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_32.1, 6;
    %jmp T_32.2;
T_32.0 ;
    %load/vec4 v0x14523e0_0;
    %store/vec4 v0x1452580_0, 0, 1;
    %jmp T_32.2;
T_32.1 ;
    %load/vec4 v0x14524c0_0;
    %store/vec4 v0x1452580_0, 0, 1;
    %jmp T_32.2;
T_32.2 ;
    %pop/vec4 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x1452d40;
T_33 ;
    %wait E_0x1452f80;
    %load/vec4 v0x1453000_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %jmp T_33.2;
T_33.0 ;
    %load/vec4 v0x14530e0_0;
    %store/vec4 v0x14531a0_0, 0, 1;
    %jmp T_33.2;
T_33.1 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x14531a0_0, 0, 1;
    %jmp T_33.2;
T_33.2 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x14563f0;
T_34 ;
    %wait E_0x1456660;
    %load/vec4 v0x1456930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1456890_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x14567d0_0;
    %assign/vec4 v0x1456890_0, 0;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x1456a60;
T_35 ;
    %wait E_0x1456cd0;
    %load/vec4 v0x1456f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1456eb0_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x1456df0_0;
    %assign/vec4 v0x1456eb0_0, 0;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x14570b0;
T_36 ;
    %wait E_0x14572f0;
    %load/vec4 v0x14575e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_36.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_36.1, 6;
    %jmp T_36.2;
T_36.0 ;
    %load/vec4 v0x1457370_0;
    %store/vec4 v0x1457510_0, 0, 1;
    %jmp T_36.2;
T_36.1 ;
    %load/vec4 v0x1457450_0;
    %store/vec4 v0x1457510_0, 0, 1;
    %jmp T_36.2;
T_36.2 ;
    %pop/vec4 1;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x1457c70;
T_37 ;
    %wait E_0x1457eb0;
    %load/vec4 v0x1457f30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %jmp T_37.2;
T_37.0 ;
    %load/vec4 v0x1458010_0;
    %store/vec4 v0x14580d0_0, 0, 1;
    %jmp T_37.2;
T_37.1 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x14580d0_0, 0, 1;
    %jmp T_37.2;
T_37.2 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x145a790;
T_38 ;
    %wait E_0x145aa00;
    %load/vec4 v0x145acd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x145ac30_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x145ab70_0;
    %assign/vec4 v0x145ac30_0, 0;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x145ae00;
T_39 ;
    %wait E_0x145b070;
    %load/vec4 v0x145b320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x145b250_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x145b190_0;
    %assign/vec4 v0x145b250_0, 0;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x145b450;
T_40 ;
    %wait E_0x145b690;
    %load/vec4 v0x145b980_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_40.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_40.1, 6;
    %jmp T_40.2;
T_40.0 ;
    %load/vec4 v0x145b710_0;
    %store/vec4 v0x145b8b0_0, 0, 1;
    %jmp T_40.2;
T_40.1 ;
    %load/vec4 v0x145b7f0_0;
    %store/vec4 v0x145b8b0_0, 0, 1;
    %jmp T_40.2;
T_40.2 ;
    %pop/vec4 1;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x145c070;
T_41 ;
    %wait E_0x145c2b0;
    %load/vec4 v0x145c330_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %jmp T_41.2;
T_41.0 ;
    %load/vec4 v0x145c410_0;
    %store/vec4 v0x145c4d0_0, 0, 1;
    %jmp T_41.2;
T_41.1 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x145c4d0_0, 0, 1;
    %jmp T_41.2;
T_41.2 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x145f700;
T_42 ;
    %wait E_0x145f970;
    %load/vec4 v0x145fc40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x145fba0_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x145fae0_0;
    %assign/vec4 v0x145fba0_0, 0;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x145fd70;
T_43 ;
    %wait E_0x145ffe0;
    %load/vec4 v0x1460290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14601c0_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x1460100_0;
    %assign/vec4 v0x14601c0_0, 0;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x14603c0;
T_44 ;
    %wait E_0x1460600;
    %load/vec4 v0x14608f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_44.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_44.1, 6;
    %jmp T_44.2;
T_44.0 ;
    %load/vec4 v0x1460680_0;
    %store/vec4 v0x1460820_0, 0, 1;
    %jmp T_44.2;
T_44.1 ;
    %load/vec4 v0x1460760_0;
    %store/vec4 v0x1460820_0, 0, 1;
    %jmp T_44.2;
T_44.2 ;
    %pop/vec4 1;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x1460f80;
T_45 ;
    %wait E_0x14611c0;
    %load/vec4 v0x1461240_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %jmp T_45.2;
T_45.0 ;
    %load/vec4 v0x1461320_0;
    %store/vec4 v0x14613e0_0, 0, 1;
    %jmp T_45.2;
T_45.1 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x14613e0_0, 0, 1;
    %jmp T_45.2;
T_45.2 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x1463ba0;
T_46 ;
    %wait E_0x1463e10;
    %load/vec4 v0x14640e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1464040_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x1463f80_0;
    %assign/vec4 v0x1464040_0, 0;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x1464210;
T_47 ;
    %wait E_0x1464480;
    %load/vec4 v0x1464730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1464660_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x14645a0_0;
    %assign/vec4 v0x1464660_0, 0;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x1464860;
T_48 ;
    %wait E_0x1464aa0;
    %load/vec4 v0x1464d90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_48.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_48.1, 6;
    %jmp T_48.2;
T_48.0 ;
    %load/vec4 v0x1464b20_0;
    %store/vec4 v0x1464cc0_0, 0, 1;
    %jmp T_48.2;
T_48.1 ;
    %load/vec4 v0x1464c00_0;
    %store/vec4 v0x1464cc0_0, 0, 1;
    %jmp T_48.2;
T_48.2 ;
    %pop/vec4 1;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x1465480;
T_49 ;
    %wait E_0x14656c0;
    %load/vec4 v0x1465740_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %jmp T_49.2;
T_49.0 ;
    %load/vec4 v0x1465820_0;
    %store/vec4 v0x14658e0_0, 0, 1;
    %jmp T_49.2;
T_49.1 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x14658e0_0, 0, 1;
    %jmp T_49.2;
T_49.2 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x1468c10;
T_50 ;
    %wait E_0x1468e80;
    %load/vec4 v0x1469150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14690b0_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x1468ff0_0;
    %assign/vec4 v0x14690b0_0, 0;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x1469280;
T_51 ;
    %wait E_0x14694f0;
    %load/vec4 v0x14697a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14696d0_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0x1469610_0;
    %assign/vec4 v0x14696d0_0, 0;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x14698d0;
T_52 ;
    %wait E_0x1469b10;
    %load/vec4 v0x1469e00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_52.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_52.1, 6;
    %jmp T_52.2;
T_52.0 ;
    %load/vec4 v0x1469b90_0;
    %store/vec4 v0x1469d30_0, 0, 1;
    %jmp T_52.2;
T_52.1 ;
    %load/vec4 v0x1469c70_0;
    %store/vec4 v0x1469d30_0, 0, 1;
    %jmp T_52.2;
T_52.2 ;
    %pop/vec4 1;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x146a490;
T_53 ;
    %wait E_0x146a6d0;
    %load/vec4 v0x146a750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_53.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_53.1, 6;
    %jmp T_53.2;
T_53.0 ;
    %load/vec4 v0x146a830_0;
    %store/vec4 v0x146a8f0_0, 0, 1;
    %jmp T_53.2;
T_53.1 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x146a8f0_0, 0, 1;
    %jmp T_53.2;
T_53.2 ;
    %pop/vec4 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x146cfb0;
T_54 ;
    %wait E_0x146d220;
    %load/vec4 v0x146d4f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146d450_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0x146d390_0;
    %assign/vec4 v0x146d450_0, 0;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0x146d620;
T_55 ;
    %wait E_0x146d890;
    %load/vec4 v0x146db40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146da70_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v0x146d9b0_0;
    %assign/vec4 v0x146da70_0, 0;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0x146dc70;
T_56 ;
    %wait E_0x146deb0;
    %load/vec4 v0x146e1a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_56.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_56.1, 6;
    %jmp T_56.2;
T_56.0 ;
    %load/vec4 v0x146df30_0;
    %store/vec4 v0x146e0d0_0, 0, 1;
    %jmp T_56.2;
T_56.1 ;
    %load/vec4 v0x146e010_0;
    %store/vec4 v0x146e0d0_0, 0, 1;
    %jmp T_56.2;
T_56.2 ;
    %pop/vec4 1;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x146e890;
T_57 ;
    %wait E_0x146ead0;
    %load/vec4 v0x146eb50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_57.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_57.1, 6;
    %jmp T_57.2;
T_57.0 ;
    %load/vec4 v0x146ec30_0;
    %store/vec4 v0x146ecf0_0, 0, 1;
    %jmp T_57.2;
T_57.1 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x146ecf0_0, 0, 1;
    %jmp T_57.2;
T_57.2 ;
    %pop/vec4 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x1471c50;
T_58 ;
    %wait E_0x1471ec0;
    %load/vec4 v0x1472190_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14720f0_0, 0;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0x1472030_0;
    %assign/vec4 v0x14720f0_0, 0;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x14516c0;
T_59 ;
    %wait E_0x1451930;
    %load/vec4 v0x1451de0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1451d10_0, 0;
    %jmp T_59.1;
T_59.0 ;
    %load/vec4 v0x1472a60_0;
    %assign/vec4 v0x1451d10_0, 0;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0x1451f10;
T_60 ;
    %wait E_0x14520e0;
    %load/vec4 v0x1473650_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_60.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_60.1, 6;
    %jmp T_60.2;
T_60.0 ;
    %load/vec4 v0x14733e0_0;
    %store/vec4 v0x1473580_0, 0, 1;
    %jmp T_60.2;
T_60.1 ;
    %load/vec4 v0x14734c0_0;
    %store/vec4 v0x1473580_0, 0, 1;
    %jmp T_60.2;
T_60.2 ;
    %pop/vec4 1;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x1473ce0;
T_61 ;
    %wait E_0x1473f20;
    %load/vec4 v0x1473fa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_61.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_61.1, 6;
    %jmp T_61.2;
T_61.0 ;
    %load/vec4 v0x1474080_0;
    %store/vec4 v0x1474140_0, 0, 1;
    %jmp T_61.2;
T_61.1 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x1474140_0, 0, 1;
    %jmp T_61.2;
T_61.2 ;
    %pop/vec4 1;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x1476800;
T_62 ;
    %wait E_0x1476a70;
    %load/vec4 v0x1476d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1476ca0_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v0x1476be0_0;
    %assign/vec4 v0x1476ca0_0, 0;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x1476e70;
T_63 ;
    %wait E_0x14770e0;
    %load/vec4 v0x1477390_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14772c0_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %load/vec4 v0x1477200_0;
    %assign/vec4 v0x14772c0_0, 0;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x14774c0;
T_64 ;
    %wait E_0x1477700;
    %load/vec4 v0x14779f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_64.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_64.1, 6;
    %jmp T_64.2;
T_64.0 ;
    %load/vec4 v0x1477780_0;
    %store/vec4 v0x1477920_0, 0, 1;
    %jmp T_64.2;
T_64.1 ;
    %load/vec4 v0x1477860_0;
    %store/vec4 v0x1477920_0, 0, 1;
    %jmp T_64.2;
T_64.2 ;
    %pop/vec4 1;
    %jmp T_64;
    .thread T_64, $push;
    .scope S_0x14780e0;
T_65 ;
    %wait E_0x1478320;
    %load/vec4 v0x14783a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_65.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_65.1, 6;
    %jmp T_65.2;
T_65.0 ;
    %load/vec4 v0x1478480_0;
    %store/vec4 v0x1478540_0, 0, 1;
    %jmp T_65.2;
T_65.1 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x1478540_0, 0, 1;
    %jmp T_65.2;
T_65.2 ;
    %pop/vec4 1;
    %jmp T_65;
    .thread T_65, $push;
    .scope S_0x141b8b0;
T_66 ;
    %pushi/real 1677721600, 4073; load=200.000
    %store/real v0x147a890_0;
    %pushi/real 1073741824, 4067; load=2.00000
    %store/real v0x1479860_0;
    %pushi/real 1677721600, 4074; load=400.000
    %store/real v0x147a100_0;
    %pushi/real 1677721600, 4075; load=800.000
    %store/real v0x147a9d0_0;
    %pushi/real 1677721600, 4075; load=800.000
    %store/real v0x147a1c0_0;
    %pushi/real 1677721600, 4076; load=1600.00
    %store/real v0x147aa90_0;
    %pushi/real 1677721600, 4076; load=1600.00
    %store/real v0x147a280_0;
    %pushi/real 1677721600, 4077; load=3200.00
    %store/real v0x147ab50_0;
    %pushi/real 1677721600, 4077; load=3200.00
    %store/real v0x147a340_0;
    %pushi/real 1677721600, 4078; load=6400.00
    %store/real v0x147ac10_0;
    %pushi/real 1677721600, 4078; load=6400.00
    %store/real v0x147a400_0;
    %pushi/real 1677721600, 4079; load=12800.0
    %store/real v0x147acd0_0;
    %pushi/real 1677721600, 4079; load=12800.0
    %store/real v0x147a4c0_0;
    %pushi/real 1677721600, 4080; load=25600.0
    %store/real v0x147ad90_0;
    %pushi/real 1677721600, 4080; load=25600.0
    %store/real v0x147a580_0;
    %pushi/real 1677721600, 4081; load=51200.0
    %store/real v0x147ae50_0;
    %pushi/real 1677721600, 4081; load=51200.0
    %store/real v0x147a640_0;
    %pushi/real 1677721600, 4082; load=102400.
    %store/real v0x147af10_0;
    %end;
    .thread T_66;
    .scope S_0x141b8b0;
T_67 ;
    %vpi_call 2 89 "$dumpfile", "ro_integrated.vcd" {0 0 0};
    %vpi_call 2 90 "$dumpvars" {0 0 0};
    %end;
    .thread T_67;
    .scope S_0x141b8b0;
T_68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147a7f0_0, 0, 1;
T_68.0 ;
    %load/real v0x147a890_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x147a7f0_0;
    %inv;
    %store/vec4 v0x147a7f0_0, 0, 1;
    %jmp T_68.0;
    %end;
    .thread T_68;
    .scope S_0x141b8b0;
T_69 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x147a930_0, 4, 1;
T_69.0 ;
    %load/real v0x147a100_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x147a930_0;
    %parti/s 1, 0, 2;
    %inv;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x147a930_0, 4, 1;
    %jmp T_69.0;
    %end;
    .thread T_69;
    .scope S_0x141b8b0;
T_70 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x147a930_0, 4, 1;
T_70.0 ;
    %load/real v0x147a1c0_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x147a930_0;
    %parti/s 1, 1, 2;
    %inv;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x147a930_0, 4, 1;
    %jmp T_70.0;
    %end;
    .thread T_70;
    .scope S_0x141b8b0;
T_71 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x147a930_0, 4, 1;
T_71.0 ;
    %load/real v0x147a280_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x147a930_0;
    %parti/s 1, 2, 3;
    %inv;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x147a930_0, 4, 1;
    %jmp T_71.0;
    %end;
    .thread T_71;
    .scope S_0x141b8b0;
T_72 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x147a930_0, 4, 1;
T_72.0 ;
    %load/real v0x147a340_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x147a930_0;
    %parti/s 1, 3, 3;
    %inv;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x147a930_0, 4, 1;
    %jmp T_72.0;
    %end;
    .thread T_72;
    .scope S_0x141b8b0;
T_73 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x147a930_0, 4, 1;
T_73.0 ;
    %load/real v0x147a400_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x147a930_0;
    %parti/s 1, 4, 4;
    %inv;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x147a930_0, 4, 1;
    %jmp T_73.0;
    %end;
    .thread T_73;
    .scope S_0x141b8b0;
T_74 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x147a930_0, 4, 1;
T_74.0 ;
    %load/real v0x147a4c0_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x147a930_0;
    %parti/s 1, 5, 4;
    %inv;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x147a930_0, 4, 1;
    %jmp T_74.0;
    %end;
    .thread T_74;
    .scope S_0x141b8b0;
T_75 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x147a930_0, 4, 1;
T_75.0 ;
    %load/real v0x147a580_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x147a930_0;
    %parti/s 1, 6, 4;
    %inv;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x147a930_0, 4, 1;
    %jmp T_75.0;
    %end;
    .thread T_75;
    .scope S_0x141b8b0;
T_76 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x147a930_0, 4, 1;
T_76.0 ;
    %load/real v0x147a640_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x147a930_0;
    %parti/s 1, 7, 4;
    %inv;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x147a930_0, 4, 1;
    %jmp T_76.0;
    %end;
    .thread T_76;
    .scope S_0x141b8b0;
T_77 ;
    %wait E_0x13f5c20;
    %load/vec4 v0x147b210_0;
    %load/vec4 v0x147a930_0;
    %parti/s 1, 0, 2;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %delay 2000000, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x147b090_0, 4, 5;
    %load/real v0x147a9d0_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x147b090_0;
    %parti/s 1, 0, 2;
    %inv;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x147b090_0, 4, 1;
    %jmp T_77.1;
T_77.0 ;
    %load/vec4 v0x147b090_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x147b090_0, 4, 5;
T_77.1 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x141b8b0;
T_78 ;
    %wait E_0x13e32e0;
    %load/vec4 v0x147b210_0;
    %load/vec4 v0x147a930_0;
    %parti/s 1, 1, 2;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %delay 2000000, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x147b090_0, 4, 5;
    %load/real v0x147aa90_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x147b090_0;
    %parti/s 1, 1, 2;
    %inv;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x147b090_0, 4, 1;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x147b090_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x147b090_0, 4, 5;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x141b8b0;
T_79 ;
    %wait E_0x13f5130;
    %load/vec4 v0x147b210_0;
    %load/vec4 v0x147a930_0;
    %parti/s 1, 2, 3;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %delay 2000000, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x147b090_0, 4, 5;
    %load/real v0x147ab50_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x147b090_0;
    %parti/s 1, 2, 3;
    %inv;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x147b090_0, 4, 1;
    %jmp T_79.1;
T_79.0 ;
    %load/vec4 v0x147b090_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x147b090_0, 4, 5;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x141b8b0;
T_80 ;
    %wait E_0x13fb000;
    %load/vec4 v0x147b210_0;
    %load/vec4 v0x147a930_0;
    %parti/s 1, 3, 3;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.0, 8;
    %delay 2000000, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x147b090_0, 4, 5;
    %load/real v0x147ac10_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x147b090_0;
    %parti/s 1, 3, 3;
    %inv;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x147b090_0, 4, 1;
    %jmp T_80.1;
T_80.0 ;
    %load/vec4 v0x147b090_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x147b090_0, 4, 5;
T_80.1 ;
    %jmp T_80;
    .thread T_80;
    .scope S_0x141b8b0;
T_81 ;
    %wait E_0x13fbaf0;
    %load/vec4 v0x147b210_0;
    %load/vec4 v0x147a930_0;
    %parti/s 1, 4, 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.0, 8;
    %delay 2000000, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x147b090_0, 4, 5;
    %load/real v0x147acd0_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x147b090_0;
    %parti/s 1, 4, 4;
    %inv;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x147b090_0, 4, 1;
    %jmp T_81.1;
T_81.0 ;
    %load/vec4 v0x147b090_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x147b090_0, 4, 5;
T_81.1 ;
    %jmp T_81;
    .thread T_81;
    .scope S_0x141b8b0;
T_82 ;
    %wait E_0x14004a0;
    %load/vec4 v0x147b210_0;
    %load/vec4 v0x147a930_0;
    %parti/s 1, 5, 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.0, 8;
    %delay 2000000, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x147b090_0, 4, 5;
    %load/real v0x147ad90_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x147b090_0;
    %parti/s 1, 5, 4;
    %inv;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x147b090_0, 4, 1;
    %jmp T_82.1;
T_82.0 ;
    %load/vec4 v0x147b090_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x147b090_0, 4, 5;
T_82.1 ;
    %jmp T_82;
    .thread T_82;
    .scope S_0x141b8b0;
T_83 ;
    %wait E_0x1400f90;
    %load/vec4 v0x147b210_0;
    %load/vec4 v0x147a930_0;
    %parti/s 1, 6, 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.0, 8;
    %delay 2000000, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x147b090_0, 4, 5;
    %load/real v0x147ae50_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x147b090_0;
    %parti/s 1, 6, 4;
    %inv;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x147b090_0, 4, 1;
    %jmp T_83.1;
T_83.0 ;
    %load/vec4 v0x147b090_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x147b090_0, 4, 5;
T_83.1 ;
    %jmp T_83;
    .thread T_83;
    .scope S_0x141b8b0;
T_84 ;
    %wait E_0x1403870;
    %load/vec4 v0x147b210_0;
    %load/vec4 v0x147a930_0;
    %parti/s 1, 7, 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.0, 8;
    %delay 2000000, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x147b090_0, 4, 5;
    %load/real v0x147af10_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x147b090_0;
    %parti/s 1, 7, 4;
    %inv;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x147b090_0, 4, 1;
    %jmp T_84.1;
T_84.0 ;
    %load/vec4 v0x147b090_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x147b090_0, 4, 5;
T_84.1 ;
    %jmp T_84;
    .thread T_84;
    .scope S_0x141b8b0;
T_85 ;
    %vpi_call 2 231 "$display", "PITCH FACTOR:%f", v0x1479860_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147b210_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147b2b0_0, 0, 1;
    %delay 5000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147b210_0, 0, 1;
    %pushi/vec4 4000, 0, 32;
T_85.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_85.1, 5;
    %jmp/1 T_85.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1416e50;
    %jmp T_85.0;
T_85.1 ;
    %pop/vec4 1;
    %delay 100000000, 0;
    %vpi_call 2 237 "$finish" {0 0 0};
    %end;
    .thread T_85;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "ro_integrated.v";
    "././../feedback/gray_count.v";
    "./ro_block_2.v";
    "././../feedback/buffer.v";
    "././../feedback/asyn_rst_dff.v";
    "././../feedback/asyn_rst_dff_n.v";
    "././../feedback/mux_2_1.v";
    "././../feedback/tbuf.v";
    "./ro_block_1.v";
    "././../feedback/asyn_rstb_dff.v";
    "././../feedback/asyn_rstb_dff_n.v";
