0.6
2018.1
Apr  4 2018
18:43:17
/home/parallels/Desktop/riscv/riscvga/verilog/decode_stage.sv,1523673018,systemVerilog,,/home/parallels/Desktop/riscv/riscvga/verilog/rvga_top.sv,/home/parallels/Desktop/riscv/riscvga/verilog/rvga_types.svh,decode_stage,,xil_defaultlib,../../../../../;/home/parallels/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/parallels/Desktop/riscv/riscvga/verilog/execute_stage.sv,1523671841,systemVerilog,,/home/parallels/Desktop/riscv/riscvga/verilog/memory_stage.sv,/home/parallels/Desktop/riscv/riscvga/verilog/rvga_types.svh,execute_stage,,xil_defaultlib,../../../../../;/home/parallels/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/parallels/Desktop/riscv/riscvga/verilog/ifetch_stage.sv,1523676836,systemVerilog,,/home/parallels/Desktop/riscv/riscvga/verilog/execute_stage.sv,/home/parallels/Desktop/riscv/riscvga/verilog/rvga_types.svh,ifetch_stage,,xil_defaultlib,../../../../../;/home/parallels/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/parallels/Desktop/riscv/riscvga/verilog/memory_stage.sv,1523675546,systemVerilog,,/home/parallels/Desktop/riscv/riscvga/verilog/writeback_stage.sv,/home/parallels/Desktop/riscv/riscvga/verilog/rvga_types.svh,memory_stage,,xil_defaultlib,../../../../../;/home/parallels/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/parallels/Desktop/riscv/riscvga/verilog/mux2.sv,1523342171,systemVerilog,,/home/parallels/Desktop/riscv/riscvga/verilog/rfetch_stage.sv,/home/parallels/Desktop/riscv/riscvga/verilog/rvga_types.svh,mux2,,xil_defaultlib,../../../../../;/home/parallels/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/parallels/Desktop/riscv/riscvga/verilog/mux4.sv,1523342160,systemVerilog,/home/parallels/Desktop/riscv/riscvga/verilog/decode_stage.sv;/home/parallels/Desktop/riscv/riscvga/verilog/execute_stage.sv;/home/parallels/Desktop/riscv/riscvga/verilog/ifetch_stage.sv;/home/parallels/Desktop/riscv/riscvga/verilog/memory_stage.sv;/home/parallels/Desktop/riscv/riscvga/verilog/mux2.sv;/home/parallels/Desktop/riscv/riscvga/verilog/rfetch_stage.sv;/home/parallels/Desktop/riscv/riscvga/verilog/rvga_tb.sv;/home/parallels/Desktop/riscv/riscvga/verilog/rvga_top.sv;/home/parallels/Desktop/riscv/riscvga/verilog/test_ddr.sv;/home/parallels/Desktop/riscv/riscvga/verilog/writeback_stage.sv,/home/parallels/Desktop/riscv/riscvga/verilog/mux2.sv,/home/parallels/Desktop/riscv/riscvga/verilog/rvga_types.svh,$unit__home_parallels_Desktop_riscv_riscvga_verilog_mux4_sv;mux4,,xil_defaultlib,../../../../../;/home/parallels/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/parallels/Desktop/riscv/riscvga/verilog/rfetch_stage.sv,1523671841,systemVerilog,,/home/parallels/Desktop/riscv/riscvga/verilog/ifetch_stage.sv,/home/parallels/Desktop/riscv/riscvga/verilog/rvga_types.svh,rfetch_stage,,xil_defaultlib,../../../../../;/home/parallels/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/parallels/Desktop/riscv/riscvga/verilog/rvga/rvga.sim/sim_1/behav/xsim/glbl.v,1522801934,verilog,,,,glbl,,xil_defaultlib,,,,,,
/home/parallels/Desktop/riscv/riscvga/verilog/rvga_tb.sv,1523676359,systemVerilog,,/home/parallels/Desktop/riscv/riscvga/verilog/test_ddr.sv,/home/parallels/Desktop/riscv/riscvga/verilog/rvga_types.svh,rvga_tb,,xil_defaultlib,../../../../../;/home/parallels/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/parallels/Desktop/riscv/riscvga/verilog/rvga_top.sv,1523673235,systemVerilog,,/home/parallels/Desktop/riscv/riscvga/verilog/rvga_tb.sv,/home/parallels/Desktop/riscv/riscvga/verilog/rvga_types.svh,rvga_top,,xil_defaultlib,../../../../../;/home/parallels/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/parallels/Desktop/riscv/riscvga/verilog/rvga_types.svh,1523674451,verilog,,,,,,,,,,,,
/home/parallels/Desktop/riscv/riscvga/verilog/test_ddr.sv,1523676745,systemVerilog,,,/home/parallels/Desktop/riscv/riscvga/verilog/rvga_types.svh,test_ddr,,xil_defaultlib,../../../../../;/home/parallels/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
/home/parallels/Desktop/riscv/riscvga/verilog/writeback_stage.sv,1523671841,systemVerilog,,/home/parallels/Desktop/riscv/riscvga/verilog/decode_stage.sv,/home/parallels/Desktop/riscv/riscvga/verilog/rvga_types.svh,writeback_stage,,xil_defaultlib,../../../../../;/home/parallels/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
