/*
 * STM32H745_ZIQ_HAL_defines.h
 *
 *  Created on: May 6, 2023
 *      Author: MPV3KOR
 */

#ifndef STM32H745_ZIQ_HAL_DEFINES_H_
#define STM32H745_ZIQ_HAL_DEFINES_H_

#define PERIPHERAL_BASE 0x40000000UL
#define RCC_AHB4ENR_OFFSET 0x0E0UL
#define D2_BASE 0x00UL
#define D3_BASE 0x18000000UL
#define AHB4_BASE 0x20000UL
#define GPIO_AFRH_OFFSET 0x24UL

#define GPIO_BASE       PERIPHERAL_BASE + D3_BASE
#define GPIO_A_OFFSET     0x00UL
#define GPIO_B_OFFSET     0x0400UL
#define GPIO_E_OFFSET     0x1000UL
#define GPIO_C_OFFSET     0x800UL
#define GPIO_A_BASE     GPIO_BASE + AHB4_BASE + GPIO_A_OFFSET
#define GPIO_B_BASE     GPIO_BASE + AHB4_BASE + GPIO_B_OFFSET
#define GPIO_E_BASE     GPIO_BASE + AHB4_BASE + GPIO_E_OFFSET
#define GPIO_C_BASE     GPIO_BASE + AHB4_BASE + GPIO_C_OFFSET
#define PIN1	1UL<<1
#define PIN14   1UL<<14
#define PIN0    1UL<<0

#define RESETPIN1	1UL<<17
#define RESETPIN14   1UL<<30
#define RESETPIN0    1UL<<16

#define USART1_OFFSET 0x1000UL
#define APB2_BASE 0x10000UL
#define USART1  (PERIPHERAL_BASE + D2_BASE + APB2_BASE + USART1_OFFSET)
#define RCC_APB2ENR_OFFSET 0x0F0UL



#endif /* STM32H745_ZIQ_HAL_DEFINES_H_ */
