
PhonPhot_Complete_CM4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08100000  08100000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ed14  081002a0  081002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000a05b8  0810efc0  0810efc0  0000ffc0  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  081af578  081af578  000b0578  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  081af580  081af580  000b0580  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  081af584  081af584  000b0584  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000ce8  10000050  081af588  000b1050  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00019fdc  10000d40  081b0270  000b1d40  2**5
                  ALLOC
  8 ._user_heap_stack 00002004  1001ad1c  081b0270  000b2d1c  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  000b2050  2**0
                  CONTENTS, READONLY
 10 .debug_info   000294bc  00000000  00000000  000b2080  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 0000528f  00000000  00000000  000db53c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_loclists 0000d41e  00000000  00000000  000e07cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 000016a0  00000000  00000000  000edbf0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 0000172c  00000000  00000000  000ef290  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  0004134f  00000000  00000000  000f09bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0002ba83  00000000  00000000  00131d0b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    001a86e2  00000000  00000000  0015d78e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      000000e6  00000000  00000000  00305e70  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00005138  00000000  00000000  00305f58  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .ipc_data     00000050  10000000  10000000  000b2000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 21 .debug_line_str 00000099  00000000  00000000  0030b090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

081002a0 <__do_global_dtors_aux>:
 81002a0:	b510      	push	{r4, lr}
 81002a2:	4c05      	ldr	r4, [pc, #20]	@ (81002b8 <__do_global_dtors_aux+0x18>)
 81002a4:	7823      	ldrb	r3, [r4, #0]
 81002a6:	b933      	cbnz	r3, 81002b6 <__do_global_dtors_aux+0x16>
 81002a8:	4b04      	ldr	r3, [pc, #16]	@ (81002bc <__do_global_dtors_aux+0x1c>)
 81002aa:	b113      	cbz	r3, 81002b2 <__do_global_dtors_aux+0x12>
 81002ac:	4804      	ldr	r0, [pc, #16]	@ (81002c0 <__do_global_dtors_aux+0x20>)
 81002ae:	f3af 8000 	nop.w
 81002b2:	2301      	movs	r3, #1
 81002b4:	7023      	strb	r3, [r4, #0]
 81002b6:	bd10      	pop	{r4, pc}
 81002b8:	10000d40 	.word	0x10000d40
 81002bc:	00000000 	.word	0x00000000
 81002c0:	0810ef9c 	.word	0x0810ef9c

081002c4 <frame_dummy>:
 81002c4:	b508      	push	{r3, lr}
 81002c6:	4b03      	ldr	r3, [pc, #12]	@ (81002d4 <frame_dummy+0x10>)
 81002c8:	b11b      	cbz	r3, 81002d2 <frame_dummy+0xe>
 81002ca:	4903      	ldr	r1, [pc, #12]	@ (81002d8 <frame_dummy+0x14>)
 81002cc:	4803      	ldr	r0, [pc, #12]	@ (81002dc <frame_dummy+0x18>)
 81002ce:	f3af 8000 	nop.w
 81002d2:	bd08      	pop	{r3, pc}
 81002d4:	00000000 	.word	0x00000000
 81002d8:	10000d44 	.word	0x10000d44
 81002dc:	0810ef9c 	.word	0x0810ef9c

081002e0 <memchr>:
 81002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 81002e4:	2a10      	cmp	r2, #16
 81002e6:	db2b      	blt.n	8100340 <memchr+0x60>
 81002e8:	f010 0f07 	tst.w	r0, #7
 81002ec:	d008      	beq.n	8100300 <memchr+0x20>
 81002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 81002f2:	3a01      	subs	r2, #1
 81002f4:	428b      	cmp	r3, r1
 81002f6:	d02d      	beq.n	8100354 <memchr+0x74>
 81002f8:	f010 0f07 	tst.w	r0, #7
 81002fc:	b342      	cbz	r2, 8100350 <memchr+0x70>
 81002fe:	d1f6      	bne.n	81002ee <memchr+0xe>
 8100300:	b4f0      	push	{r4, r5, r6, r7}
 8100302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8100306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 810030a:	f022 0407 	bic.w	r4, r2, #7
 810030e:	f07f 0700 	mvns.w	r7, #0
 8100312:	2300      	movs	r3, #0
 8100314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8100318:	3c08      	subs	r4, #8
 810031a:	ea85 0501 	eor.w	r5, r5, r1
 810031e:	ea86 0601 	eor.w	r6, r6, r1
 8100322:	fa85 f547 	uadd8	r5, r5, r7
 8100326:	faa3 f587 	sel	r5, r3, r7
 810032a:	fa86 f647 	uadd8	r6, r6, r7
 810032e:	faa5 f687 	sel	r6, r5, r7
 8100332:	b98e      	cbnz	r6, 8100358 <memchr+0x78>
 8100334:	d1ee      	bne.n	8100314 <memchr+0x34>
 8100336:	bcf0      	pop	{r4, r5, r6, r7}
 8100338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 810033c:	f002 0207 	and.w	r2, r2, #7
 8100340:	b132      	cbz	r2, 8100350 <memchr+0x70>
 8100342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8100346:	3a01      	subs	r2, #1
 8100348:	ea83 0301 	eor.w	r3, r3, r1
 810034c:	b113      	cbz	r3, 8100354 <memchr+0x74>
 810034e:	d1f8      	bne.n	8100342 <memchr+0x62>
 8100350:	2000      	movs	r0, #0
 8100352:	4770      	bx	lr
 8100354:	3801      	subs	r0, #1
 8100356:	4770      	bx	lr
 8100358:	2d00      	cmp	r5, #0
 810035a:	bf06      	itte	eq
 810035c:	4635      	moveq	r5, r6
 810035e:	3803      	subeq	r0, #3
 8100360:	3807      	subne	r0, #7
 8100362:	f015 0f01 	tst.w	r5, #1
 8100366:	d107      	bne.n	8100378 <memchr+0x98>
 8100368:	3001      	adds	r0, #1
 810036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 810036e:	bf02      	ittt	eq
 8100370:	3001      	addeq	r0, #1
 8100372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8100376:	3001      	addeq	r0, #1
 8100378:	bcf0      	pop	{r4, r5, r6, r7}
 810037a:	3801      	subs	r0, #1
 810037c:	4770      	bx	lr
 810037e:	bf00      	nop

08100380 <strlen>:
 8100380:	4603      	mov	r3, r0
 8100382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8100386:	2a00      	cmp	r2, #0
 8100388:	d1fb      	bne.n	8100382 <strlen+0x2>
 810038a:	1a18      	subs	r0, r3, r0
 810038c:	3801      	subs	r0, #1
 810038e:	4770      	bx	lr

08100390 <__aeabi_drsub>:
 8100390:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8100394:	e002      	b.n	810039c <__adddf3>
 8100396:	bf00      	nop

08100398 <__aeabi_dsub>:
 8100398:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0810039c <__adddf3>:
 810039c:	b530      	push	{r4, r5, lr}
 810039e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 81003a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 81003a6:	ea94 0f05 	teq	r4, r5
 81003aa:	bf08      	it	eq
 81003ac:	ea90 0f02 	teqeq	r0, r2
 81003b0:	bf1f      	itttt	ne
 81003b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 81003b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 81003ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 81003be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 81003c2:	f000 80e2 	beq.w	810058a <__adddf3+0x1ee>
 81003c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 81003ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 81003ce:	bfb8      	it	lt
 81003d0:	426d      	neglt	r5, r5
 81003d2:	dd0c      	ble.n	81003ee <__adddf3+0x52>
 81003d4:	442c      	add	r4, r5
 81003d6:	ea80 0202 	eor.w	r2, r0, r2
 81003da:	ea81 0303 	eor.w	r3, r1, r3
 81003de:	ea82 0000 	eor.w	r0, r2, r0
 81003e2:	ea83 0101 	eor.w	r1, r3, r1
 81003e6:	ea80 0202 	eor.w	r2, r0, r2
 81003ea:	ea81 0303 	eor.w	r3, r1, r3
 81003ee:	2d36      	cmp	r5, #54	@ 0x36
 81003f0:	bf88      	it	hi
 81003f2:	bd30      	pophi	{r4, r5, pc}
 81003f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 81003f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 81003fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8100400:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8100404:	d002      	beq.n	810040c <__adddf3+0x70>
 8100406:	4240      	negs	r0, r0
 8100408:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 810040c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8100410:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8100414:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8100418:	d002      	beq.n	8100420 <__adddf3+0x84>
 810041a:	4252      	negs	r2, r2
 810041c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8100420:	ea94 0f05 	teq	r4, r5
 8100424:	f000 80a7 	beq.w	8100576 <__adddf3+0x1da>
 8100428:	f1a4 0401 	sub.w	r4, r4, #1
 810042c:	f1d5 0e20 	rsbs	lr, r5, #32
 8100430:	db0d      	blt.n	810044e <__adddf3+0xb2>
 8100432:	fa02 fc0e 	lsl.w	ip, r2, lr
 8100436:	fa22 f205 	lsr.w	r2, r2, r5
 810043a:	1880      	adds	r0, r0, r2
 810043c:	f141 0100 	adc.w	r1, r1, #0
 8100440:	fa03 f20e 	lsl.w	r2, r3, lr
 8100444:	1880      	adds	r0, r0, r2
 8100446:	fa43 f305 	asr.w	r3, r3, r5
 810044a:	4159      	adcs	r1, r3
 810044c:	e00e      	b.n	810046c <__adddf3+0xd0>
 810044e:	f1a5 0520 	sub.w	r5, r5, #32
 8100452:	f10e 0e20 	add.w	lr, lr, #32
 8100456:	2a01      	cmp	r2, #1
 8100458:	fa03 fc0e 	lsl.w	ip, r3, lr
 810045c:	bf28      	it	cs
 810045e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8100462:	fa43 f305 	asr.w	r3, r3, r5
 8100466:	18c0      	adds	r0, r0, r3
 8100468:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 810046c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8100470:	d507      	bpl.n	8100482 <__adddf3+0xe6>
 8100472:	f04f 0e00 	mov.w	lr, #0
 8100476:	f1dc 0c00 	rsbs	ip, ip, #0
 810047a:	eb7e 0000 	sbcs.w	r0, lr, r0
 810047e:	eb6e 0101 	sbc.w	r1, lr, r1
 8100482:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8100486:	d31b      	bcc.n	81004c0 <__adddf3+0x124>
 8100488:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 810048c:	d30c      	bcc.n	81004a8 <__adddf3+0x10c>
 810048e:	0849      	lsrs	r1, r1, #1
 8100490:	ea5f 0030 	movs.w	r0, r0, rrx
 8100494:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8100498:	f104 0401 	add.w	r4, r4, #1
 810049c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 81004a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 81004a4:	f080 809a 	bcs.w	81005dc <__adddf3+0x240>
 81004a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 81004ac:	bf08      	it	eq
 81004ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 81004b2:	f150 0000 	adcs.w	r0, r0, #0
 81004b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 81004ba:	ea41 0105 	orr.w	r1, r1, r5
 81004be:	bd30      	pop	{r4, r5, pc}
 81004c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 81004c4:	4140      	adcs	r0, r0
 81004c6:	eb41 0101 	adc.w	r1, r1, r1
 81004ca:	3c01      	subs	r4, #1
 81004cc:	bf28      	it	cs
 81004ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 81004d2:	d2e9      	bcs.n	81004a8 <__adddf3+0x10c>
 81004d4:	f091 0f00 	teq	r1, #0
 81004d8:	bf04      	itt	eq
 81004da:	4601      	moveq	r1, r0
 81004dc:	2000      	moveq	r0, #0
 81004de:	fab1 f381 	clz	r3, r1
 81004e2:	bf08      	it	eq
 81004e4:	3320      	addeq	r3, #32
 81004e6:	f1a3 030b 	sub.w	r3, r3, #11
 81004ea:	f1b3 0220 	subs.w	r2, r3, #32
 81004ee:	da0c      	bge.n	810050a <__adddf3+0x16e>
 81004f0:	320c      	adds	r2, #12
 81004f2:	dd08      	ble.n	8100506 <__adddf3+0x16a>
 81004f4:	f102 0c14 	add.w	ip, r2, #20
 81004f8:	f1c2 020c 	rsb	r2, r2, #12
 81004fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8100500:	fa21 f102 	lsr.w	r1, r1, r2
 8100504:	e00c      	b.n	8100520 <__adddf3+0x184>
 8100506:	f102 0214 	add.w	r2, r2, #20
 810050a:	bfd8      	it	le
 810050c:	f1c2 0c20 	rsble	ip, r2, #32
 8100510:	fa01 f102 	lsl.w	r1, r1, r2
 8100514:	fa20 fc0c 	lsr.w	ip, r0, ip
 8100518:	bfdc      	itt	le
 810051a:	ea41 010c 	orrle.w	r1, r1, ip
 810051e:	4090      	lslle	r0, r2
 8100520:	1ae4      	subs	r4, r4, r3
 8100522:	bfa2      	ittt	ge
 8100524:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8100528:	4329      	orrge	r1, r5
 810052a:	bd30      	popge	{r4, r5, pc}
 810052c:	ea6f 0404 	mvn.w	r4, r4
 8100530:	3c1f      	subs	r4, #31
 8100532:	da1c      	bge.n	810056e <__adddf3+0x1d2>
 8100534:	340c      	adds	r4, #12
 8100536:	dc0e      	bgt.n	8100556 <__adddf3+0x1ba>
 8100538:	f104 0414 	add.w	r4, r4, #20
 810053c:	f1c4 0220 	rsb	r2, r4, #32
 8100540:	fa20 f004 	lsr.w	r0, r0, r4
 8100544:	fa01 f302 	lsl.w	r3, r1, r2
 8100548:	ea40 0003 	orr.w	r0, r0, r3
 810054c:	fa21 f304 	lsr.w	r3, r1, r4
 8100550:	ea45 0103 	orr.w	r1, r5, r3
 8100554:	bd30      	pop	{r4, r5, pc}
 8100556:	f1c4 040c 	rsb	r4, r4, #12
 810055a:	f1c4 0220 	rsb	r2, r4, #32
 810055e:	fa20 f002 	lsr.w	r0, r0, r2
 8100562:	fa01 f304 	lsl.w	r3, r1, r4
 8100566:	ea40 0003 	orr.w	r0, r0, r3
 810056a:	4629      	mov	r1, r5
 810056c:	bd30      	pop	{r4, r5, pc}
 810056e:	fa21 f004 	lsr.w	r0, r1, r4
 8100572:	4629      	mov	r1, r5
 8100574:	bd30      	pop	{r4, r5, pc}
 8100576:	f094 0f00 	teq	r4, #0
 810057a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 810057e:	bf06      	itte	eq
 8100580:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8100584:	3401      	addeq	r4, #1
 8100586:	3d01      	subne	r5, #1
 8100588:	e74e      	b.n	8100428 <__adddf3+0x8c>
 810058a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 810058e:	bf18      	it	ne
 8100590:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8100594:	d029      	beq.n	81005ea <__adddf3+0x24e>
 8100596:	ea94 0f05 	teq	r4, r5
 810059a:	bf08      	it	eq
 810059c:	ea90 0f02 	teqeq	r0, r2
 81005a0:	d005      	beq.n	81005ae <__adddf3+0x212>
 81005a2:	ea54 0c00 	orrs.w	ip, r4, r0
 81005a6:	bf04      	itt	eq
 81005a8:	4619      	moveq	r1, r3
 81005aa:	4610      	moveq	r0, r2
 81005ac:	bd30      	pop	{r4, r5, pc}
 81005ae:	ea91 0f03 	teq	r1, r3
 81005b2:	bf1e      	ittt	ne
 81005b4:	2100      	movne	r1, #0
 81005b6:	2000      	movne	r0, #0
 81005b8:	bd30      	popne	{r4, r5, pc}
 81005ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 81005be:	d105      	bne.n	81005cc <__adddf3+0x230>
 81005c0:	0040      	lsls	r0, r0, #1
 81005c2:	4149      	adcs	r1, r1
 81005c4:	bf28      	it	cs
 81005c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 81005ca:	bd30      	pop	{r4, r5, pc}
 81005cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 81005d0:	bf3c      	itt	cc
 81005d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 81005d6:	bd30      	popcc	{r4, r5, pc}
 81005d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 81005dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 81005e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 81005e4:	f04f 0000 	mov.w	r0, #0
 81005e8:	bd30      	pop	{r4, r5, pc}
 81005ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 81005ee:	bf1a      	itte	ne
 81005f0:	4619      	movne	r1, r3
 81005f2:	4610      	movne	r0, r2
 81005f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 81005f8:	bf1c      	itt	ne
 81005fa:	460b      	movne	r3, r1
 81005fc:	4602      	movne	r2, r0
 81005fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8100602:	bf06      	itte	eq
 8100604:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8100608:	ea91 0f03 	teqeq	r1, r3
 810060c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8100610:	bd30      	pop	{r4, r5, pc}
 8100612:	bf00      	nop

08100614 <__aeabi_ui2d>:
 8100614:	f090 0f00 	teq	r0, #0
 8100618:	bf04      	itt	eq
 810061a:	2100      	moveq	r1, #0
 810061c:	4770      	bxeq	lr
 810061e:	b530      	push	{r4, r5, lr}
 8100620:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8100624:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8100628:	f04f 0500 	mov.w	r5, #0
 810062c:	f04f 0100 	mov.w	r1, #0
 8100630:	e750      	b.n	81004d4 <__adddf3+0x138>
 8100632:	bf00      	nop

08100634 <__aeabi_i2d>:
 8100634:	f090 0f00 	teq	r0, #0
 8100638:	bf04      	itt	eq
 810063a:	2100      	moveq	r1, #0
 810063c:	4770      	bxeq	lr
 810063e:	b530      	push	{r4, r5, lr}
 8100640:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8100644:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8100648:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 810064c:	bf48      	it	mi
 810064e:	4240      	negmi	r0, r0
 8100650:	f04f 0100 	mov.w	r1, #0
 8100654:	e73e      	b.n	81004d4 <__adddf3+0x138>
 8100656:	bf00      	nop

08100658 <__aeabi_f2d>:
 8100658:	0042      	lsls	r2, r0, #1
 810065a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 810065e:	ea4f 0131 	mov.w	r1, r1, rrx
 8100662:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8100666:	bf1f      	itttt	ne
 8100668:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 810066c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8100670:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8100674:	4770      	bxne	lr
 8100676:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 810067a:	bf08      	it	eq
 810067c:	4770      	bxeq	lr
 810067e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8100682:	bf04      	itt	eq
 8100684:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8100688:	4770      	bxeq	lr
 810068a:	b530      	push	{r4, r5, lr}
 810068c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8100690:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8100694:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8100698:	e71c      	b.n	81004d4 <__adddf3+0x138>
 810069a:	bf00      	nop

0810069c <__aeabi_ul2d>:
 810069c:	ea50 0201 	orrs.w	r2, r0, r1
 81006a0:	bf08      	it	eq
 81006a2:	4770      	bxeq	lr
 81006a4:	b530      	push	{r4, r5, lr}
 81006a6:	f04f 0500 	mov.w	r5, #0
 81006aa:	e00a      	b.n	81006c2 <__aeabi_l2d+0x16>

081006ac <__aeabi_l2d>:
 81006ac:	ea50 0201 	orrs.w	r2, r0, r1
 81006b0:	bf08      	it	eq
 81006b2:	4770      	bxeq	lr
 81006b4:	b530      	push	{r4, r5, lr}
 81006b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 81006ba:	d502      	bpl.n	81006c2 <__aeabi_l2d+0x16>
 81006bc:	4240      	negs	r0, r0
 81006be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 81006c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 81006c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 81006ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 81006ce:	f43f aed8 	beq.w	8100482 <__adddf3+0xe6>
 81006d2:	f04f 0203 	mov.w	r2, #3
 81006d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 81006da:	bf18      	it	ne
 81006dc:	3203      	addne	r2, #3
 81006de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 81006e2:	bf18      	it	ne
 81006e4:	3203      	addne	r2, #3
 81006e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 81006ea:	f1c2 0320 	rsb	r3, r2, #32
 81006ee:	fa00 fc03 	lsl.w	ip, r0, r3
 81006f2:	fa20 f002 	lsr.w	r0, r0, r2
 81006f6:	fa01 fe03 	lsl.w	lr, r1, r3
 81006fa:	ea40 000e 	orr.w	r0, r0, lr
 81006fe:	fa21 f102 	lsr.w	r1, r1, r2
 8100702:	4414      	add	r4, r2
 8100704:	e6bd      	b.n	8100482 <__adddf3+0xe6>
 8100706:	bf00      	nop

08100708 <__aeabi_dmul>:
 8100708:	b570      	push	{r4, r5, r6, lr}
 810070a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 810070e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8100712:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8100716:	bf1d      	ittte	ne
 8100718:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 810071c:	ea94 0f0c 	teqne	r4, ip
 8100720:	ea95 0f0c 	teqne	r5, ip
 8100724:	f000 f8de 	bleq	81008e4 <__aeabi_dmul+0x1dc>
 8100728:	442c      	add	r4, r5
 810072a:	ea81 0603 	eor.w	r6, r1, r3
 810072e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8100732:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8100736:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 810073a:	bf18      	it	ne
 810073c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8100740:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8100744:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8100748:	d038      	beq.n	81007bc <__aeabi_dmul+0xb4>
 810074a:	fba0 ce02 	umull	ip, lr, r0, r2
 810074e:	f04f 0500 	mov.w	r5, #0
 8100752:	fbe1 e502 	umlal	lr, r5, r1, r2
 8100756:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 810075a:	fbe0 e503 	umlal	lr, r5, r0, r3
 810075e:	f04f 0600 	mov.w	r6, #0
 8100762:	fbe1 5603 	umlal	r5, r6, r1, r3
 8100766:	f09c 0f00 	teq	ip, #0
 810076a:	bf18      	it	ne
 810076c:	f04e 0e01 	orrne.w	lr, lr, #1
 8100770:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8100774:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8100778:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 810077c:	d204      	bcs.n	8100788 <__aeabi_dmul+0x80>
 810077e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8100782:	416d      	adcs	r5, r5
 8100784:	eb46 0606 	adc.w	r6, r6, r6
 8100788:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 810078c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8100790:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8100794:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8100798:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 810079c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 81007a0:	bf88      	it	hi
 81007a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 81007a6:	d81e      	bhi.n	81007e6 <__aeabi_dmul+0xde>
 81007a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 81007ac:	bf08      	it	eq
 81007ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 81007b2:	f150 0000 	adcs.w	r0, r0, #0
 81007b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 81007ba:	bd70      	pop	{r4, r5, r6, pc}
 81007bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 81007c0:	ea46 0101 	orr.w	r1, r6, r1
 81007c4:	ea40 0002 	orr.w	r0, r0, r2
 81007c8:	ea81 0103 	eor.w	r1, r1, r3
 81007cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 81007d0:	bfc2      	ittt	gt
 81007d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 81007d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 81007da:	bd70      	popgt	{r4, r5, r6, pc}
 81007dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 81007e0:	f04f 0e00 	mov.w	lr, #0
 81007e4:	3c01      	subs	r4, #1
 81007e6:	f300 80ab 	bgt.w	8100940 <__aeabi_dmul+0x238>
 81007ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 81007ee:	bfde      	ittt	le
 81007f0:	2000      	movle	r0, #0
 81007f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 81007f6:	bd70      	pople	{r4, r5, r6, pc}
 81007f8:	f1c4 0400 	rsb	r4, r4, #0
 81007fc:	3c20      	subs	r4, #32
 81007fe:	da35      	bge.n	810086c <__aeabi_dmul+0x164>
 8100800:	340c      	adds	r4, #12
 8100802:	dc1b      	bgt.n	810083c <__aeabi_dmul+0x134>
 8100804:	f104 0414 	add.w	r4, r4, #20
 8100808:	f1c4 0520 	rsb	r5, r4, #32
 810080c:	fa00 f305 	lsl.w	r3, r0, r5
 8100810:	fa20 f004 	lsr.w	r0, r0, r4
 8100814:	fa01 f205 	lsl.w	r2, r1, r5
 8100818:	ea40 0002 	orr.w	r0, r0, r2
 810081c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8100820:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8100824:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8100828:	fa21 f604 	lsr.w	r6, r1, r4
 810082c:	eb42 0106 	adc.w	r1, r2, r6
 8100830:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8100834:	bf08      	it	eq
 8100836:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 810083a:	bd70      	pop	{r4, r5, r6, pc}
 810083c:	f1c4 040c 	rsb	r4, r4, #12
 8100840:	f1c4 0520 	rsb	r5, r4, #32
 8100844:	fa00 f304 	lsl.w	r3, r0, r4
 8100848:	fa20 f005 	lsr.w	r0, r0, r5
 810084c:	fa01 f204 	lsl.w	r2, r1, r4
 8100850:	ea40 0002 	orr.w	r0, r0, r2
 8100854:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8100858:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 810085c:	f141 0100 	adc.w	r1, r1, #0
 8100860:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8100864:	bf08      	it	eq
 8100866:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 810086a:	bd70      	pop	{r4, r5, r6, pc}
 810086c:	f1c4 0520 	rsb	r5, r4, #32
 8100870:	fa00 f205 	lsl.w	r2, r0, r5
 8100874:	ea4e 0e02 	orr.w	lr, lr, r2
 8100878:	fa20 f304 	lsr.w	r3, r0, r4
 810087c:	fa01 f205 	lsl.w	r2, r1, r5
 8100880:	ea43 0302 	orr.w	r3, r3, r2
 8100884:	fa21 f004 	lsr.w	r0, r1, r4
 8100888:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 810088c:	fa21 f204 	lsr.w	r2, r1, r4
 8100890:	ea20 0002 	bic.w	r0, r0, r2
 8100894:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8100898:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 810089c:	bf08      	it	eq
 810089e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 81008a2:	bd70      	pop	{r4, r5, r6, pc}
 81008a4:	f094 0f00 	teq	r4, #0
 81008a8:	d10f      	bne.n	81008ca <__aeabi_dmul+0x1c2>
 81008aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 81008ae:	0040      	lsls	r0, r0, #1
 81008b0:	eb41 0101 	adc.w	r1, r1, r1
 81008b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 81008b8:	bf08      	it	eq
 81008ba:	3c01      	subeq	r4, #1
 81008bc:	d0f7      	beq.n	81008ae <__aeabi_dmul+0x1a6>
 81008be:	ea41 0106 	orr.w	r1, r1, r6
 81008c2:	f095 0f00 	teq	r5, #0
 81008c6:	bf18      	it	ne
 81008c8:	4770      	bxne	lr
 81008ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 81008ce:	0052      	lsls	r2, r2, #1
 81008d0:	eb43 0303 	adc.w	r3, r3, r3
 81008d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 81008d8:	bf08      	it	eq
 81008da:	3d01      	subeq	r5, #1
 81008dc:	d0f7      	beq.n	81008ce <__aeabi_dmul+0x1c6>
 81008de:	ea43 0306 	orr.w	r3, r3, r6
 81008e2:	4770      	bx	lr
 81008e4:	ea94 0f0c 	teq	r4, ip
 81008e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 81008ec:	bf18      	it	ne
 81008ee:	ea95 0f0c 	teqne	r5, ip
 81008f2:	d00c      	beq.n	810090e <__aeabi_dmul+0x206>
 81008f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 81008f8:	bf18      	it	ne
 81008fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 81008fe:	d1d1      	bne.n	81008a4 <__aeabi_dmul+0x19c>
 8100900:	ea81 0103 	eor.w	r1, r1, r3
 8100904:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8100908:	f04f 0000 	mov.w	r0, #0
 810090c:	bd70      	pop	{r4, r5, r6, pc}
 810090e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8100912:	bf06      	itte	eq
 8100914:	4610      	moveq	r0, r2
 8100916:	4619      	moveq	r1, r3
 8100918:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 810091c:	d019      	beq.n	8100952 <__aeabi_dmul+0x24a>
 810091e:	ea94 0f0c 	teq	r4, ip
 8100922:	d102      	bne.n	810092a <__aeabi_dmul+0x222>
 8100924:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8100928:	d113      	bne.n	8100952 <__aeabi_dmul+0x24a>
 810092a:	ea95 0f0c 	teq	r5, ip
 810092e:	d105      	bne.n	810093c <__aeabi_dmul+0x234>
 8100930:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8100934:	bf1c      	itt	ne
 8100936:	4610      	movne	r0, r2
 8100938:	4619      	movne	r1, r3
 810093a:	d10a      	bne.n	8100952 <__aeabi_dmul+0x24a>
 810093c:	ea81 0103 	eor.w	r1, r1, r3
 8100940:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8100944:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8100948:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 810094c:	f04f 0000 	mov.w	r0, #0
 8100950:	bd70      	pop	{r4, r5, r6, pc}
 8100952:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8100956:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 810095a:	bd70      	pop	{r4, r5, r6, pc}

0810095c <__aeabi_ddiv>:
 810095c:	b570      	push	{r4, r5, r6, lr}
 810095e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8100962:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8100966:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 810096a:	bf1d      	ittte	ne
 810096c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8100970:	ea94 0f0c 	teqne	r4, ip
 8100974:	ea95 0f0c 	teqne	r5, ip
 8100978:	f000 f8a7 	bleq	8100aca <__aeabi_ddiv+0x16e>
 810097c:	eba4 0405 	sub.w	r4, r4, r5
 8100980:	ea81 0e03 	eor.w	lr, r1, r3
 8100984:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8100988:	ea4f 3101 	mov.w	r1, r1, lsl #12
 810098c:	f000 8088 	beq.w	8100aa0 <__aeabi_ddiv+0x144>
 8100990:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8100994:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8100998:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 810099c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 81009a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 81009a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 81009a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 81009ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 81009b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 81009b4:	429d      	cmp	r5, r3
 81009b6:	bf08      	it	eq
 81009b8:	4296      	cmpeq	r6, r2
 81009ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 81009be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 81009c2:	d202      	bcs.n	81009ca <__aeabi_ddiv+0x6e>
 81009c4:	085b      	lsrs	r3, r3, #1
 81009c6:	ea4f 0232 	mov.w	r2, r2, rrx
 81009ca:	1ab6      	subs	r6, r6, r2
 81009cc:	eb65 0503 	sbc.w	r5, r5, r3
 81009d0:	085b      	lsrs	r3, r3, #1
 81009d2:	ea4f 0232 	mov.w	r2, r2, rrx
 81009d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 81009da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 81009de:	ebb6 0e02 	subs.w	lr, r6, r2
 81009e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 81009e6:	bf22      	ittt	cs
 81009e8:	1ab6      	subcs	r6, r6, r2
 81009ea:	4675      	movcs	r5, lr
 81009ec:	ea40 000c 	orrcs.w	r0, r0, ip
 81009f0:	085b      	lsrs	r3, r3, #1
 81009f2:	ea4f 0232 	mov.w	r2, r2, rrx
 81009f6:	ebb6 0e02 	subs.w	lr, r6, r2
 81009fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 81009fe:	bf22      	ittt	cs
 8100a00:	1ab6      	subcs	r6, r6, r2
 8100a02:	4675      	movcs	r5, lr
 8100a04:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8100a08:	085b      	lsrs	r3, r3, #1
 8100a0a:	ea4f 0232 	mov.w	r2, r2, rrx
 8100a0e:	ebb6 0e02 	subs.w	lr, r6, r2
 8100a12:	eb75 0e03 	sbcs.w	lr, r5, r3
 8100a16:	bf22      	ittt	cs
 8100a18:	1ab6      	subcs	r6, r6, r2
 8100a1a:	4675      	movcs	r5, lr
 8100a1c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8100a20:	085b      	lsrs	r3, r3, #1
 8100a22:	ea4f 0232 	mov.w	r2, r2, rrx
 8100a26:	ebb6 0e02 	subs.w	lr, r6, r2
 8100a2a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8100a2e:	bf22      	ittt	cs
 8100a30:	1ab6      	subcs	r6, r6, r2
 8100a32:	4675      	movcs	r5, lr
 8100a34:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8100a38:	ea55 0e06 	orrs.w	lr, r5, r6
 8100a3c:	d018      	beq.n	8100a70 <__aeabi_ddiv+0x114>
 8100a3e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8100a42:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8100a46:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8100a4a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8100a4e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8100a52:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8100a56:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8100a5a:	d1c0      	bne.n	81009de <__aeabi_ddiv+0x82>
 8100a5c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8100a60:	d10b      	bne.n	8100a7a <__aeabi_ddiv+0x11e>
 8100a62:	ea41 0100 	orr.w	r1, r1, r0
 8100a66:	f04f 0000 	mov.w	r0, #0
 8100a6a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8100a6e:	e7b6      	b.n	81009de <__aeabi_ddiv+0x82>
 8100a70:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8100a74:	bf04      	itt	eq
 8100a76:	4301      	orreq	r1, r0
 8100a78:	2000      	moveq	r0, #0
 8100a7a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8100a7e:	bf88      	it	hi
 8100a80:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8100a84:	f63f aeaf 	bhi.w	81007e6 <__aeabi_dmul+0xde>
 8100a88:	ebb5 0c03 	subs.w	ip, r5, r3
 8100a8c:	bf04      	itt	eq
 8100a8e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8100a92:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8100a96:	f150 0000 	adcs.w	r0, r0, #0
 8100a9a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8100a9e:	bd70      	pop	{r4, r5, r6, pc}
 8100aa0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8100aa4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8100aa8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8100aac:	bfc2      	ittt	gt
 8100aae:	ebd4 050c 	rsbsgt	r5, r4, ip
 8100ab2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8100ab6:	bd70      	popgt	{r4, r5, r6, pc}
 8100ab8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8100abc:	f04f 0e00 	mov.w	lr, #0
 8100ac0:	3c01      	subs	r4, #1
 8100ac2:	e690      	b.n	81007e6 <__aeabi_dmul+0xde>
 8100ac4:	ea45 0e06 	orr.w	lr, r5, r6
 8100ac8:	e68d      	b.n	81007e6 <__aeabi_dmul+0xde>
 8100aca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8100ace:	ea94 0f0c 	teq	r4, ip
 8100ad2:	bf08      	it	eq
 8100ad4:	ea95 0f0c 	teqeq	r5, ip
 8100ad8:	f43f af3b 	beq.w	8100952 <__aeabi_dmul+0x24a>
 8100adc:	ea94 0f0c 	teq	r4, ip
 8100ae0:	d10a      	bne.n	8100af8 <__aeabi_ddiv+0x19c>
 8100ae2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8100ae6:	f47f af34 	bne.w	8100952 <__aeabi_dmul+0x24a>
 8100aea:	ea95 0f0c 	teq	r5, ip
 8100aee:	f47f af25 	bne.w	810093c <__aeabi_dmul+0x234>
 8100af2:	4610      	mov	r0, r2
 8100af4:	4619      	mov	r1, r3
 8100af6:	e72c      	b.n	8100952 <__aeabi_dmul+0x24a>
 8100af8:	ea95 0f0c 	teq	r5, ip
 8100afc:	d106      	bne.n	8100b0c <__aeabi_ddiv+0x1b0>
 8100afe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8100b02:	f43f aefd 	beq.w	8100900 <__aeabi_dmul+0x1f8>
 8100b06:	4610      	mov	r0, r2
 8100b08:	4619      	mov	r1, r3
 8100b0a:	e722      	b.n	8100952 <__aeabi_dmul+0x24a>
 8100b0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8100b10:	bf18      	it	ne
 8100b12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8100b16:	f47f aec5 	bne.w	81008a4 <__aeabi_dmul+0x19c>
 8100b1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8100b1e:	f47f af0d 	bne.w	810093c <__aeabi_dmul+0x234>
 8100b22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8100b26:	f47f aeeb 	bne.w	8100900 <__aeabi_dmul+0x1f8>
 8100b2a:	e712      	b.n	8100952 <__aeabi_dmul+0x24a>

08100b2c <__gedf2>:
 8100b2c:	f04f 3cff 	mov.w	ip, #4294967295
 8100b30:	e006      	b.n	8100b40 <__cmpdf2+0x4>
 8100b32:	bf00      	nop

08100b34 <__ledf2>:
 8100b34:	f04f 0c01 	mov.w	ip, #1
 8100b38:	e002      	b.n	8100b40 <__cmpdf2+0x4>
 8100b3a:	bf00      	nop

08100b3c <__cmpdf2>:
 8100b3c:	f04f 0c01 	mov.w	ip, #1
 8100b40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8100b44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8100b48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8100b50:	bf18      	it	ne
 8100b52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8100b56:	d01b      	beq.n	8100b90 <__cmpdf2+0x54>
 8100b58:	b001      	add	sp, #4
 8100b5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8100b5e:	bf0c      	ite	eq
 8100b60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8100b64:	ea91 0f03 	teqne	r1, r3
 8100b68:	bf02      	ittt	eq
 8100b6a:	ea90 0f02 	teqeq	r0, r2
 8100b6e:	2000      	moveq	r0, #0
 8100b70:	4770      	bxeq	lr
 8100b72:	f110 0f00 	cmn.w	r0, #0
 8100b76:	ea91 0f03 	teq	r1, r3
 8100b7a:	bf58      	it	pl
 8100b7c:	4299      	cmppl	r1, r3
 8100b7e:	bf08      	it	eq
 8100b80:	4290      	cmpeq	r0, r2
 8100b82:	bf2c      	ite	cs
 8100b84:	17d8      	asrcs	r0, r3, #31
 8100b86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8100b8a:	f040 0001 	orr.w	r0, r0, #1
 8100b8e:	4770      	bx	lr
 8100b90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8100b94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100b98:	d102      	bne.n	8100ba0 <__cmpdf2+0x64>
 8100b9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8100b9e:	d107      	bne.n	8100bb0 <__cmpdf2+0x74>
 8100ba0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8100ba4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100ba8:	d1d6      	bne.n	8100b58 <__cmpdf2+0x1c>
 8100baa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8100bae:	d0d3      	beq.n	8100b58 <__cmpdf2+0x1c>
 8100bb0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8100bb4:	4770      	bx	lr
 8100bb6:	bf00      	nop

08100bb8 <__aeabi_cdrcmple>:
 8100bb8:	4684      	mov	ip, r0
 8100bba:	4610      	mov	r0, r2
 8100bbc:	4662      	mov	r2, ip
 8100bbe:	468c      	mov	ip, r1
 8100bc0:	4619      	mov	r1, r3
 8100bc2:	4663      	mov	r3, ip
 8100bc4:	e000      	b.n	8100bc8 <__aeabi_cdcmpeq>
 8100bc6:	bf00      	nop

08100bc8 <__aeabi_cdcmpeq>:
 8100bc8:	b501      	push	{r0, lr}
 8100bca:	f7ff ffb7 	bl	8100b3c <__cmpdf2>
 8100bce:	2800      	cmp	r0, #0
 8100bd0:	bf48      	it	mi
 8100bd2:	f110 0f00 	cmnmi.w	r0, #0
 8100bd6:	bd01      	pop	{r0, pc}

08100bd8 <__aeabi_dcmpeq>:
 8100bd8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100bdc:	f7ff fff4 	bl	8100bc8 <__aeabi_cdcmpeq>
 8100be0:	bf0c      	ite	eq
 8100be2:	2001      	moveq	r0, #1
 8100be4:	2000      	movne	r0, #0
 8100be6:	f85d fb08 	ldr.w	pc, [sp], #8
 8100bea:	bf00      	nop

08100bec <__aeabi_dcmplt>:
 8100bec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100bf0:	f7ff ffea 	bl	8100bc8 <__aeabi_cdcmpeq>
 8100bf4:	bf34      	ite	cc
 8100bf6:	2001      	movcc	r0, #1
 8100bf8:	2000      	movcs	r0, #0
 8100bfa:	f85d fb08 	ldr.w	pc, [sp], #8
 8100bfe:	bf00      	nop

08100c00 <__aeabi_dcmple>:
 8100c00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100c04:	f7ff ffe0 	bl	8100bc8 <__aeabi_cdcmpeq>
 8100c08:	bf94      	ite	ls
 8100c0a:	2001      	movls	r0, #1
 8100c0c:	2000      	movhi	r0, #0
 8100c0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8100c12:	bf00      	nop

08100c14 <__aeabi_dcmpge>:
 8100c14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100c18:	f7ff ffce 	bl	8100bb8 <__aeabi_cdrcmple>
 8100c1c:	bf94      	ite	ls
 8100c1e:	2001      	movls	r0, #1
 8100c20:	2000      	movhi	r0, #0
 8100c22:	f85d fb08 	ldr.w	pc, [sp], #8
 8100c26:	bf00      	nop

08100c28 <__aeabi_dcmpgt>:
 8100c28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100c2c:	f7ff ffc4 	bl	8100bb8 <__aeabi_cdrcmple>
 8100c30:	bf34      	ite	cc
 8100c32:	2001      	movcc	r0, #1
 8100c34:	2000      	movcs	r0, #0
 8100c36:	f85d fb08 	ldr.w	pc, [sp], #8
 8100c3a:	bf00      	nop

08100c3c <__aeabi_dcmpun>:
 8100c3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8100c40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100c44:	d102      	bne.n	8100c4c <__aeabi_dcmpun+0x10>
 8100c46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8100c4a:	d10a      	bne.n	8100c62 <__aeabi_dcmpun+0x26>
 8100c4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8100c50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100c54:	d102      	bne.n	8100c5c <__aeabi_dcmpun+0x20>
 8100c56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8100c5a:	d102      	bne.n	8100c62 <__aeabi_dcmpun+0x26>
 8100c5c:	f04f 0000 	mov.w	r0, #0
 8100c60:	4770      	bx	lr
 8100c62:	f04f 0001 	mov.w	r0, #1
 8100c66:	4770      	bx	lr

08100c68 <__aeabi_d2iz>:
 8100c68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8100c6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8100c70:	d215      	bcs.n	8100c9e <__aeabi_d2iz+0x36>
 8100c72:	d511      	bpl.n	8100c98 <__aeabi_d2iz+0x30>
 8100c74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8100c78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8100c7c:	d912      	bls.n	8100ca4 <__aeabi_d2iz+0x3c>
 8100c7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8100c82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8100c86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8100c8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8100c8e:	fa23 f002 	lsr.w	r0, r3, r2
 8100c92:	bf18      	it	ne
 8100c94:	4240      	negne	r0, r0
 8100c96:	4770      	bx	lr
 8100c98:	f04f 0000 	mov.w	r0, #0
 8100c9c:	4770      	bx	lr
 8100c9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8100ca2:	d105      	bne.n	8100cb0 <__aeabi_d2iz+0x48>
 8100ca4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8100ca8:	bf08      	it	eq
 8100caa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8100cae:	4770      	bx	lr
 8100cb0:	f04f 0000 	mov.w	r0, #0
 8100cb4:	4770      	bx	lr
 8100cb6:	bf00      	nop

08100cb8 <__aeabi_d2uiz>:
 8100cb8:	004a      	lsls	r2, r1, #1
 8100cba:	d211      	bcs.n	8100ce0 <__aeabi_d2uiz+0x28>
 8100cbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8100cc0:	d211      	bcs.n	8100ce6 <__aeabi_d2uiz+0x2e>
 8100cc2:	d50d      	bpl.n	8100ce0 <__aeabi_d2uiz+0x28>
 8100cc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8100cc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8100ccc:	d40e      	bmi.n	8100cec <__aeabi_d2uiz+0x34>
 8100cce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8100cd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8100cd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8100cda:	fa23 f002 	lsr.w	r0, r3, r2
 8100cde:	4770      	bx	lr
 8100ce0:	f04f 0000 	mov.w	r0, #0
 8100ce4:	4770      	bx	lr
 8100ce6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8100cea:	d102      	bne.n	8100cf2 <__aeabi_d2uiz+0x3a>
 8100cec:	f04f 30ff 	mov.w	r0, #4294967295
 8100cf0:	4770      	bx	lr
 8100cf2:	f04f 0000 	mov.w	r0, #0
 8100cf6:	4770      	bx	lr

08100cf8 <__aeabi_d2f>:
 8100cf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8100cfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8100d00:	bf24      	itt	cs
 8100d02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8100d06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8100d0a:	d90d      	bls.n	8100d28 <__aeabi_d2f+0x30>
 8100d0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8100d10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8100d14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8100d18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8100d1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8100d20:	bf08      	it	eq
 8100d22:	f020 0001 	biceq.w	r0, r0, #1
 8100d26:	4770      	bx	lr
 8100d28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8100d2c:	d121      	bne.n	8100d72 <__aeabi_d2f+0x7a>
 8100d2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8100d32:	bfbc      	itt	lt
 8100d34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8100d38:	4770      	bxlt	lr
 8100d3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8100d3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8100d42:	f1c2 0218 	rsb	r2, r2, #24
 8100d46:	f1c2 0c20 	rsb	ip, r2, #32
 8100d4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8100d4e:	fa20 f002 	lsr.w	r0, r0, r2
 8100d52:	bf18      	it	ne
 8100d54:	f040 0001 	orrne.w	r0, r0, #1
 8100d58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8100d5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8100d60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8100d64:	ea40 000c 	orr.w	r0, r0, ip
 8100d68:	fa23 f302 	lsr.w	r3, r3, r2
 8100d6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8100d70:	e7cc      	b.n	8100d0c <__aeabi_d2f+0x14>
 8100d72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8100d76:	d107      	bne.n	8100d88 <__aeabi_d2f+0x90>
 8100d78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8100d7c:	bf1e      	ittt	ne
 8100d7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8100d82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8100d86:	4770      	bxne	lr
 8100d88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8100d8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8100d90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8100d94:	4770      	bx	lr
 8100d96:	bf00      	nop

08100d98 <__aeabi_uldivmod>:
 8100d98:	b953      	cbnz	r3, 8100db0 <__aeabi_uldivmod+0x18>
 8100d9a:	b94a      	cbnz	r2, 8100db0 <__aeabi_uldivmod+0x18>
 8100d9c:	2900      	cmp	r1, #0
 8100d9e:	bf08      	it	eq
 8100da0:	2800      	cmpeq	r0, #0
 8100da2:	bf1c      	itt	ne
 8100da4:	f04f 31ff 	movne.w	r1, #4294967295
 8100da8:	f04f 30ff 	movne.w	r0, #4294967295
 8100dac:	f000 b9a0 	b.w	81010f0 <__aeabi_idiv0>
 8100db0:	f1ad 0c08 	sub.w	ip, sp, #8
 8100db4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8100db8:	f000 f83c 	bl	8100e34 <__udivmoddi4>
 8100dbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8100dc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8100dc4:	b004      	add	sp, #16
 8100dc6:	4770      	bx	lr

08100dc8 <__aeabi_d2lz>:
 8100dc8:	b538      	push	{r3, r4, r5, lr}
 8100dca:	2200      	movs	r2, #0
 8100dcc:	2300      	movs	r3, #0
 8100dce:	4604      	mov	r4, r0
 8100dd0:	460d      	mov	r5, r1
 8100dd2:	f7ff ff0b 	bl	8100bec <__aeabi_dcmplt>
 8100dd6:	b928      	cbnz	r0, 8100de4 <__aeabi_d2lz+0x1c>
 8100dd8:	4620      	mov	r0, r4
 8100dda:	4629      	mov	r1, r5
 8100ddc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8100de0:	f000 b80a 	b.w	8100df8 <__aeabi_d2ulz>
 8100de4:	4620      	mov	r0, r4
 8100de6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8100dea:	f000 f805 	bl	8100df8 <__aeabi_d2ulz>
 8100dee:	4240      	negs	r0, r0
 8100df0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8100df4:	bd38      	pop	{r3, r4, r5, pc}
 8100df6:	bf00      	nop

08100df8 <__aeabi_d2ulz>:
 8100df8:	b5d0      	push	{r4, r6, r7, lr}
 8100dfa:	4b0c      	ldr	r3, [pc, #48]	@ (8100e2c <__aeabi_d2ulz+0x34>)
 8100dfc:	2200      	movs	r2, #0
 8100dfe:	4606      	mov	r6, r0
 8100e00:	460f      	mov	r7, r1
 8100e02:	f7ff fc81 	bl	8100708 <__aeabi_dmul>
 8100e06:	f7ff ff57 	bl	8100cb8 <__aeabi_d2uiz>
 8100e0a:	4604      	mov	r4, r0
 8100e0c:	f7ff fc02 	bl	8100614 <__aeabi_ui2d>
 8100e10:	4b07      	ldr	r3, [pc, #28]	@ (8100e30 <__aeabi_d2ulz+0x38>)
 8100e12:	2200      	movs	r2, #0
 8100e14:	f7ff fc78 	bl	8100708 <__aeabi_dmul>
 8100e18:	4602      	mov	r2, r0
 8100e1a:	460b      	mov	r3, r1
 8100e1c:	4630      	mov	r0, r6
 8100e1e:	4639      	mov	r1, r7
 8100e20:	f7ff faba 	bl	8100398 <__aeabi_dsub>
 8100e24:	f7ff ff48 	bl	8100cb8 <__aeabi_d2uiz>
 8100e28:	4621      	mov	r1, r4
 8100e2a:	bdd0      	pop	{r4, r6, r7, pc}
 8100e2c:	3df00000 	.word	0x3df00000
 8100e30:	41f00000 	.word	0x41f00000

08100e34 <__udivmoddi4>:
 8100e34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8100e38:	9d08      	ldr	r5, [sp, #32]
 8100e3a:	460c      	mov	r4, r1
 8100e3c:	2b00      	cmp	r3, #0
 8100e3e:	d14e      	bne.n	8100ede <__udivmoddi4+0xaa>
 8100e40:	4694      	mov	ip, r2
 8100e42:	458c      	cmp	ip, r1
 8100e44:	4686      	mov	lr, r0
 8100e46:	fab2 f282 	clz	r2, r2
 8100e4a:	d962      	bls.n	8100f12 <__udivmoddi4+0xde>
 8100e4c:	b14a      	cbz	r2, 8100e62 <__udivmoddi4+0x2e>
 8100e4e:	f1c2 0320 	rsb	r3, r2, #32
 8100e52:	4091      	lsls	r1, r2
 8100e54:	fa20 f303 	lsr.w	r3, r0, r3
 8100e58:	fa0c fc02 	lsl.w	ip, ip, r2
 8100e5c:	4319      	orrs	r1, r3
 8100e5e:	fa00 fe02 	lsl.w	lr, r0, r2
 8100e62:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8100e66:	fa1f f68c 	uxth.w	r6, ip
 8100e6a:	fbb1 f4f7 	udiv	r4, r1, r7
 8100e6e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8100e72:	fb07 1114 	mls	r1, r7, r4, r1
 8100e76:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8100e7a:	fb04 f106 	mul.w	r1, r4, r6
 8100e7e:	4299      	cmp	r1, r3
 8100e80:	d90a      	bls.n	8100e98 <__udivmoddi4+0x64>
 8100e82:	eb1c 0303 	adds.w	r3, ip, r3
 8100e86:	f104 30ff 	add.w	r0, r4, #4294967295
 8100e8a:	f080 8112 	bcs.w	81010b2 <__udivmoddi4+0x27e>
 8100e8e:	4299      	cmp	r1, r3
 8100e90:	f240 810f 	bls.w	81010b2 <__udivmoddi4+0x27e>
 8100e94:	3c02      	subs	r4, #2
 8100e96:	4463      	add	r3, ip
 8100e98:	1a59      	subs	r1, r3, r1
 8100e9a:	fa1f f38e 	uxth.w	r3, lr
 8100e9e:	fbb1 f0f7 	udiv	r0, r1, r7
 8100ea2:	fb07 1110 	mls	r1, r7, r0, r1
 8100ea6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8100eaa:	fb00 f606 	mul.w	r6, r0, r6
 8100eae:	429e      	cmp	r6, r3
 8100eb0:	d90a      	bls.n	8100ec8 <__udivmoddi4+0x94>
 8100eb2:	eb1c 0303 	adds.w	r3, ip, r3
 8100eb6:	f100 31ff 	add.w	r1, r0, #4294967295
 8100eba:	f080 80fc 	bcs.w	81010b6 <__udivmoddi4+0x282>
 8100ebe:	429e      	cmp	r6, r3
 8100ec0:	f240 80f9 	bls.w	81010b6 <__udivmoddi4+0x282>
 8100ec4:	4463      	add	r3, ip
 8100ec6:	3802      	subs	r0, #2
 8100ec8:	1b9b      	subs	r3, r3, r6
 8100eca:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8100ece:	2100      	movs	r1, #0
 8100ed0:	b11d      	cbz	r5, 8100eda <__udivmoddi4+0xa6>
 8100ed2:	40d3      	lsrs	r3, r2
 8100ed4:	2200      	movs	r2, #0
 8100ed6:	e9c5 3200 	strd	r3, r2, [r5]
 8100eda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8100ede:	428b      	cmp	r3, r1
 8100ee0:	d905      	bls.n	8100eee <__udivmoddi4+0xba>
 8100ee2:	b10d      	cbz	r5, 8100ee8 <__udivmoddi4+0xb4>
 8100ee4:	e9c5 0100 	strd	r0, r1, [r5]
 8100ee8:	2100      	movs	r1, #0
 8100eea:	4608      	mov	r0, r1
 8100eec:	e7f5      	b.n	8100eda <__udivmoddi4+0xa6>
 8100eee:	fab3 f183 	clz	r1, r3
 8100ef2:	2900      	cmp	r1, #0
 8100ef4:	d146      	bne.n	8100f84 <__udivmoddi4+0x150>
 8100ef6:	42a3      	cmp	r3, r4
 8100ef8:	d302      	bcc.n	8100f00 <__udivmoddi4+0xcc>
 8100efa:	4290      	cmp	r0, r2
 8100efc:	f0c0 80f0 	bcc.w	81010e0 <__udivmoddi4+0x2ac>
 8100f00:	1a86      	subs	r6, r0, r2
 8100f02:	eb64 0303 	sbc.w	r3, r4, r3
 8100f06:	2001      	movs	r0, #1
 8100f08:	2d00      	cmp	r5, #0
 8100f0a:	d0e6      	beq.n	8100eda <__udivmoddi4+0xa6>
 8100f0c:	e9c5 6300 	strd	r6, r3, [r5]
 8100f10:	e7e3      	b.n	8100eda <__udivmoddi4+0xa6>
 8100f12:	2a00      	cmp	r2, #0
 8100f14:	f040 8090 	bne.w	8101038 <__udivmoddi4+0x204>
 8100f18:	eba1 040c 	sub.w	r4, r1, ip
 8100f1c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8100f20:	fa1f f78c 	uxth.w	r7, ip
 8100f24:	2101      	movs	r1, #1
 8100f26:	fbb4 f6f8 	udiv	r6, r4, r8
 8100f2a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8100f2e:	fb08 4416 	mls	r4, r8, r6, r4
 8100f32:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8100f36:	fb07 f006 	mul.w	r0, r7, r6
 8100f3a:	4298      	cmp	r0, r3
 8100f3c:	d908      	bls.n	8100f50 <__udivmoddi4+0x11c>
 8100f3e:	eb1c 0303 	adds.w	r3, ip, r3
 8100f42:	f106 34ff 	add.w	r4, r6, #4294967295
 8100f46:	d202      	bcs.n	8100f4e <__udivmoddi4+0x11a>
 8100f48:	4298      	cmp	r0, r3
 8100f4a:	f200 80cd 	bhi.w	81010e8 <__udivmoddi4+0x2b4>
 8100f4e:	4626      	mov	r6, r4
 8100f50:	1a1c      	subs	r4, r3, r0
 8100f52:	fa1f f38e 	uxth.w	r3, lr
 8100f56:	fbb4 f0f8 	udiv	r0, r4, r8
 8100f5a:	fb08 4410 	mls	r4, r8, r0, r4
 8100f5e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8100f62:	fb00 f707 	mul.w	r7, r0, r7
 8100f66:	429f      	cmp	r7, r3
 8100f68:	d908      	bls.n	8100f7c <__udivmoddi4+0x148>
 8100f6a:	eb1c 0303 	adds.w	r3, ip, r3
 8100f6e:	f100 34ff 	add.w	r4, r0, #4294967295
 8100f72:	d202      	bcs.n	8100f7a <__udivmoddi4+0x146>
 8100f74:	429f      	cmp	r7, r3
 8100f76:	f200 80b0 	bhi.w	81010da <__udivmoddi4+0x2a6>
 8100f7a:	4620      	mov	r0, r4
 8100f7c:	1bdb      	subs	r3, r3, r7
 8100f7e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8100f82:	e7a5      	b.n	8100ed0 <__udivmoddi4+0x9c>
 8100f84:	f1c1 0620 	rsb	r6, r1, #32
 8100f88:	408b      	lsls	r3, r1
 8100f8a:	fa22 f706 	lsr.w	r7, r2, r6
 8100f8e:	431f      	orrs	r7, r3
 8100f90:	fa20 fc06 	lsr.w	ip, r0, r6
 8100f94:	fa04 f301 	lsl.w	r3, r4, r1
 8100f98:	ea43 030c 	orr.w	r3, r3, ip
 8100f9c:	40f4      	lsrs	r4, r6
 8100f9e:	fa00 f801 	lsl.w	r8, r0, r1
 8100fa2:	0c38      	lsrs	r0, r7, #16
 8100fa4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8100fa8:	fbb4 fef0 	udiv	lr, r4, r0
 8100fac:	fa1f fc87 	uxth.w	ip, r7
 8100fb0:	fb00 441e 	mls	r4, r0, lr, r4
 8100fb4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8100fb8:	fb0e f90c 	mul.w	r9, lr, ip
 8100fbc:	45a1      	cmp	r9, r4
 8100fbe:	fa02 f201 	lsl.w	r2, r2, r1
 8100fc2:	d90a      	bls.n	8100fda <__udivmoddi4+0x1a6>
 8100fc4:	193c      	adds	r4, r7, r4
 8100fc6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8100fca:	f080 8084 	bcs.w	81010d6 <__udivmoddi4+0x2a2>
 8100fce:	45a1      	cmp	r9, r4
 8100fd0:	f240 8081 	bls.w	81010d6 <__udivmoddi4+0x2a2>
 8100fd4:	f1ae 0e02 	sub.w	lr, lr, #2
 8100fd8:	443c      	add	r4, r7
 8100fda:	eba4 0409 	sub.w	r4, r4, r9
 8100fde:	fa1f f983 	uxth.w	r9, r3
 8100fe2:	fbb4 f3f0 	udiv	r3, r4, r0
 8100fe6:	fb00 4413 	mls	r4, r0, r3, r4
 8100fea:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8100fee:	fb03 fc0c 	mul.w	ip, r3, ip
 8100ff2:	45a4      	cmp	ip, r4
 8100ff4:	d907      	bls.n	8101006 <__udivmoddi4+0x1d2>
 8100ff6:	193c      	adds	r4, r7, r4
 8100ff8:	f103 30ff 	add.w	r0, r3, #4294967295
 8100ffc:	d267      	bcs.n	81010ce <__udivmoddi4+0x29a>
 8100ffe:	45a4      	cmp	ip, r4
 8101000:	d965      	bls.n	81010ce <__udivmoddi4+0x29a>
 8101002:	3b02      	subs	r3, #2
 8101004:	443c      	add	r4, r7
 8101006:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 810100a:	fba0 9302 	umull	r9, r3, r0, r2
 810100e:	eba4 040c 	sub.w	r4, r4, ip
 8101012:	429c      	cmp	r4, r3
 8101014:	46ce      	mov	lr, r9
 8101016:	469c      	mov	ip, r3
 8101018:	d351      	bcc.n	81010be <__udivmoddi4+0x28a>
 810101a:	d04e      	beq.n	81010ba <__udivmoddi4+0x286>
 810101c:	b155      	cbz	r5, 8101034 <__udivmoddi4+0x200>
 810101e:	ebb8 030e 	subs.w	r3, r8, lr
 8101022:	eb64 040c 	sbc.w	r4, r4, ip
 8101026:	fa04 f606 	lsl.w	r6, r4, r6
 810102a:	40cb      	lsrs	r3, r1
 810102c:	431e      	orrs	r6, r3
 810102e:	40cc      	lsrs	r4, r1
 8101030:	e9c5 6400 	strd	r6, r4, [r5]
 8101034:	2100      	movs	r1, #0
 8101036:	e750      	b.n	8100eda <__udivmoddi4+0xa6>
 8101038:	f1c2 0320 	rsb	r3, r2, #32
 810103c:	fa20 f103 	lsr.w	r1, r0, r3
 8101040:	fa0c fc02 	lsl.w	ip, ip, r2
 8101044:	fa24 f303 	lsr.w	r3, r4, r3
 8101048:	4094      	lsls	r4, r2
 810104a:	430c      	orrs	r4, r1
 810104c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8101050:	fa00 fe02 	lsl.w	lr, r0, r2
 8101054:	fa1f f78c 	uxth.w	r7, ip
 8101058:	fbb3 f0f8 	udiv	r0, r3, r8
 810105c:	fb08 3110 	mls	r1, r8, r0, r3
 8101060:	0c23      	lsrs	r3, r4, #16
 8101062:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8101066:	fb00 f107 	mul.w	r1, r0, r7
 810106a:	4299      	cmp	r1, r3
 810106c:	d908      	bls.n	8101080 <__udivmoddi4+0x24c>
 810106e:	eb1c 0303 	adds.w	r3, ip, r3
 8101072:	f100 36ff 	add.w	r6, r0, #4294967295
 8101076:	d22c      	bcs.n	81010d2 <__udivmoddi4+0x29e>
 8101078:	4299      	cmp	r1, r3
 810107a:	d92a      	bls.n	81010d2 <__udivmoddi4+0x29e>
 810107c:	3802      	subs	r0, #2
 810107e:	4463      	add	r3, ip
 8101080:	1a5b      	subs	r3, r3, r1
 8101082:	b2a4      	uxth	r4, r4
 8101084:	fbb3 f1f8 	udiv	r1, r3, r8
 8101088:	fb08 3311 	mls	r3, r8, r1, r3
 810108c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8101090:	fb01 f307 	mul.w	r3, r1, r7
 8101094:	42a3      	cmp	r3, r4
 8101096:	d908      	bls.n	81010aa <__udivmoddi4+0x276>
 8101098:	eb1c 0404 	adds.w	r4, ip, r4
 810109c:	f101 36ff 	add.w	r6, r1, #4294967295
 81010a0:	d213      	bcs.n	81010ca <__udivmoddi4+0x296>
 81010a2:	42a3      	cmp	r3, r4
 81010a4:	d911      	bls.n	81010ca <__udivmoddi4+0x296>
 81010a6:	3902      	subs	r1, #2
 81010a8:	4464      	add	r4, ip
 81010aa:	1ae4      	subs	r4, r4, r3
 81010ac:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 81010b0:	e739      	b.n	8100f26 <__udivmoddi4+0xf2>
 81010b2:	4604      	mov	r4, r0
 81010b4:	e6f0      	b.n	8100e98 <__udivmoddi4+0x64>
 81010b6:	4608      	mov	r0, r1
 81010b8:	e706      	b.n	8100ec8 <__udivmoddi4+0x94>
 81010ba:	45c8      	cmp	r8, r9
 81010bc:	d2ae      	bcs.n	810101c <__udivmoddi4+0x1e8>
 81010be:	ebb9 0e02 	subs.w	lr, r9, r2
 81010c2:	eb63 0c07 	sbc.w	ip, r3, r7
 81010c6:	3801      	subs	r0, #1
 81010c8:	e7a8      	b.n	810101c <__udivmoddi4+0x1e8>
 81010ca:	4631      	mov	r1, r6
 81010cc:	e7ed      	b.n	81010aa <__udivmoddi4+0x276>
 81010ce:	4603      	mov	r3, r0
 81010d0:	e799      	b.n	8101006 <__udivmoddi4+0x1d2>
 81010d2:	4630      	mov	r0, r6
 81010d4:	e7d4      	b.n	8101080 <__udivmoddi4+0x24c>
 81010d6:	46d6      	mov	lr, sl
 81010d8:	e77f      	b.n	8100fda <__udivmoddi4+0x1a6>
 81010da:	4463      	add	r3, ip
 81010dc:	3802      	subs	r0, #2
 81010de:	e74d      	b.n	8100f7c <__udivmoddi4+0x148>
 81010e0:	4606      	mov	r6, r0
 81010e2:	4623      	mov	r3, r4
 81010e4:	4608      	mov	r0, r1
 81010e6:	e70f      	b.n	8100f08 <__udivmoddi4+0xd4>
 81010e8:	3e02      	subs	r6, #2
 81010ea:	4463      	add	r3, ip
 81010ec:	e730      	b.n	8100f50 <__udivmoddi4+0x11c>
 81010ee:	bf00      	nop

081010f0 <__aeabi_idiv0>:
 81010f0:	4770      	bx	lr
 81010f2:	bf00      	nop

081010f4 <SystemInit>:
  */
void SystemInit (void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 81010f4:	4b07      	ldr	r3, [pc, #28]	@ (8101114 <SystemInit+0x20>)
 81010f6:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 81010fa:	f442 0270 	orr.w	r2, r2, #15728640	@ 0xf00000
 81010fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8101102:	691a      	ldr	r2, [r3, #16]
 8101104:	f042 0210 	orr.w	r2, r2, #16
 8101108:	611a      	str	r2, [r3, #16]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D2_AXISRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BANK2_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 810110a:	f04f 6201 	mov.w	r2, #135266304	@ 0x8100000
 810110e:	609a      	str	r2, [r3, #8]
#else
#error Please #define CORE_CM4 or CORE_CM7
#endif
#endif

}
 8101110:	4770      	bx	lr
 8101112:	bf00      	nop
 8101114:	e000ed00 	.word	0xe000ed00

08101118 <MX_ADC1_Init>:
DMA_HandleTypeDef hdma_adc1;
DMA_HandleTypeDef hdma_adc3;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8101118:	b510      	push	{r4, lr}

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 810111a:	2400      	movs	r4, #0
{
 810111c:	b08a      	sub	sp, #40	@ 0x28
  ADC_ChannelConfTypeDef sConfig = {0};
 810111e:	221c      	movs	r2, #28
 8101120:	4621      	mov	r1, r4
 8101122:	a803      	add	r0, sp, #12
  ADC_MultiModeTypeDef multimode = {0};
 8101124:	e9cd 4400 	strd	r4, r4, [sp]
 8101128:	9402      	str	r4, [sp, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 810112a:	f00a fa09 	bl	810b540 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 810112e:	482c      	ldr	r0, [pc, #176]	@ (81011e0 <MX_ADC1_Init+0xc8>)
 8101130:	4b2c      	ldr	r3, [pc, #176]	@ (81011e4 <MX_ADC1_Init+0xcc>)
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 8101132:	6084      	str	r4, [r0, #8]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8101134:	e9c0 3400 	strd	r3, r4, [r0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8101138:	f04f 0e01 	mov.w	lr, #1
 810113c:	2304      	movs	r3, #4
 810113e:	e9c0 e303 	strd	lr, r3, [r0, #12]
  hadc1.Init.LowPowerAutoWait = DISABLE;
  hadc1.Init.ContinuousConvMode = DISABLE;
  hadc1.Init.NbrOfConversion = 3;
 8101142:	2303      	movs	r3, #3
 8101144:	6183      	str	r3, [r0, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T3_TRGO;
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8101146:	f44f 6190 	mov.w	r1, #1152	@ 0x480
 810114a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 810114e:	62c3      	str	r3, [r0, #44]	@ 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8101150:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8101154:	e9c0 1209 	strd	r1, r2, [r0, #36]	@ 0x24
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8101158:	e9c0 340c 	strd	r3, r4, [r0, #48]	@ 0x30
  hadc1.Init.LowPowerAutoWait = DISABLE;
 810115c:	8284      	strh	r4, [r0, #20]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 810115e:	7704      	strb	r4, [r0, #28]
  hadc1.Init.OversamplingMode = DISABLE;
 8101160:	f880 4038 	strb.w	r4, [r0, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8101164:	f001 fd7c 	bl	8102c60 <HAL_ADC_Init>
 8101168:	b108      	cbz	r0, 810116e <MX_ADC1_Init+0x56>
  {
    Error_Handler();
 810116a:	f000 ff81 	bl	8102070 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 810116e:	481c      	ldr	r0, [pc, #112]	@ (81011e0 <MX_ADC1_Init+0xc8>)
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8101170:	9400      	str	r4, [sp, #0]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8101172:	4669      	mov	r1, sp
 8101174:	f001 fe88 	bl	8102e88 <HAL_ADCEx_MultiModeConfigChannel>
 8101178:	b108      	cbz	r0, 810117e <MX_ADC1_Init+0x66>
  {
    Error_Handler();
 810117a:	f000 ff79 	bl	8102070 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
  sConfig.Rank = ADC_REGULAR_RANK_1;
 810117e:	481a      	ldr	r0, [pc, #104]	@ (81011e8 <MX_ADC1_Init+0xd0>)
 8101180:	2306      	movs	r3, #6
 8101182:	e9cd 0303 	strd	r0, r3, [sp, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_16CYCLES_5;
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8101186:	2403      	movs	r4, #3
 8101188:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 810118c:	e9cd 4305 	strd	r4, r3, [sp, #20]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
  sConfig.Offset = 0;
 8101190:	f04f 0c04 	mov.w	ip, #4
 8101194:	2300      	movs	r3, #0
  sConfig.OffsetSignedSaturation = DISABLE;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8101196:	4812      	ldr	r0, [pc, #72]	@ (81011e0 <MX_ADC1_Init+0xc8>)
  sConfig.OffsetSignedSaturation = DISABLE;
 8101198:	f88d 3025 	strb.w	r3, [sp, #37]	@ 0x25
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 810119c:	a903      	add	r1, sp, #12
  sConfig.Offset = 0;
 810119e:	e9cd c307 	strd	ip, r3, [sp, #28]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 81011a2:	f001 faa1 	bl	81026e8 <HAL_ADC_ConfigChannel>
 81011a6:	b108      	cbz	r0, 81011ac <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 81011a8:	f000 ff62 	bl	8102070 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
  sConfig.Rank = ADC_REGULAR_RANK_2;
 81011ac:	2101      	movs	r1, #1
 81011ae:	230c      	movs	r3, #12
 81011b0:	e9cd 1303 	strd	r1, r3, [sp, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 81011b4:	480a      	ldr	r0, [pc, #40]	@ (81011e0 <MX_ADC1_Init+0xc8>)
 81011b6:	eb0d 0103 	add.w	r1, sp, r3
 81011ba:	f001 fa95 	bl	81026e8 <HAL_ADC_ConfigChannel>
 81011be:	b108      	cbz	r0, 81011c4 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 81011c0:	f000 ff56 	bl	8102070 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
  sConfig.Rank = ADC_REGULAR_RANK_3;
 81011c4:	4a09      	ldr	r2, [pc, #36]	@ (81011ec <MX_ADC1_Init+0xd4>)
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 81011c6:	4806      	ldr	r0, [pc, #24]	@ (81011e0 <MX_ADC1_Init+0xc8>)
  sConfig.Rank = ADC_REGULAR_RANK_3;
 81011c8:	2312      	movs	r3, #18
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 81011ca:	a903      	add	r1, sp, #12
  sConfig.Rank = ADC_REGULAR_RANK_3;
 81011cc:	e9cd 2303 	strd	r2, r3, [sp, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 81011d0:	f001 fa8a 	bl	81026e8 <HAL_ADC_ConfigChannel>
 81011d4:	b108      	cbz	r0, 81011da <MX_ADC1_Init+0xc2>
  {
    Error_Handler();
 81011d6:	f000 ff4b 	bl	8102070 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 81011da:	b00a      	add	sp, #40	@ 0x28
 81011dc:	bd10      	pop	{r4, pc}
 81011de:	bf00      	nop
 81011e0:	10000eb0 	.word	0x10000eb0
 81011e4:	40022000 	.word	0x40022000
 81011e8:	2a000400 	.word	0x2a000400
 81011ec:	04300002 	.word	0x04300002

081011f0 <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 81011f0:	b500      	push	{lr}
 81011f2:	b089      	sub	sp, #36	@ 0x24

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 81011f4:	221c      	movs	r2, #28
 81011f6:	2100      	movs	r1, #0
 81011f8:	a801      	add	r0, sp, #4
 81011fa:	f00a f9a1 	bl	810b540 <memset>

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 81011fe:	4828      	ldr	r0, [pc, #160]	@ (81012a0 <MX_ADC3_Init+0xb0>)
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8101200:	4a28      	ldr	r2, [pc, #160]	@ (81012a4 <MX_ADC3_Init+0xb4>)
 8101202:	2300      	movs	r3, #0
  hadc3.Init.Resolution = ADC_RESOLUTION_16B;
  hadc3.Init.ScanConvMode = ADC_SCAN_ENABLE;
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8101204:	2101      	movs	r1, #1
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8101206:	e9c0 2300 	strd	r2, r3, [r0]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 810120a:	2204      	movs	r2, #4
 810120c:	e9c0 1203 	strd	r1, r2, [r0, #12]
  hadc3.Init.LowPowerAutoWait = DISABLE;
  hadc3.Init.ContinuousConvMode = DISABLE;
  hadc3.Init.NbrOfConversion = 3;
 8101210:	2203      	movs	r2, #3
 8101212:	6182      	str	r2, [r0, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
  hadc3.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T3_TRGO;
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8101214:	f44f 6c90 	mov.w	ip, #1152	@ 0x480
 8101218:	f44f 6180 	mov.w	r1, #1024	@ 0x400
  hadc3.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 810121c:	62c2      	str	r2, [r0, #44]	@ 0x2c
  hadc3.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 810121e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8101222:	e9c0 c109 	strd	ip, r1, [r0, #36]	@ 0x24
  hadc3.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8101226:	e9c0 230c 	strd	r2, r3, [r0, #48]	@ 0x30
  hadc3.Init.Resolution = ADC_RESOLUTION_16B;
 810122a:	6083      	str	r3, [r0, #8]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 810122c:	8283      	strh	r3, [r0, #20]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 810122e:	7703      	strb	r3, [r0, #28]
  hadc3.Init.OversamplingMode = DISABLE;
 8101230:	f880 3038 	strb.w	r3, [r0, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8101234:	f001 fd14 	bl	8102c60 <HAL_ADC_Init>
 8101238:	b108      	cbz	r0, 810123e <MX_ADC3_Init+0x4e>
  {
    Error_Handler();
 810123a:	f000 ff19 	bl	8102070 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
  sConfig.Rank = ADC_REGULAR_RANK_1;
 810123e:	481a      	ldr	r0, [pc, #104]	@ (81012a8 <MX_ADC3_Init+0xb8>)
 8101240:	2306      	movs	r3, #6
 8101242:	e9cd 0301 	strd	r0, r3, [sp, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_16CYCLES_5;
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8101246:	f04f 0c03 	mov.w	ip, #3
 810124a:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 810124e:	e9cd c303 	strd	ip, r3, [sp, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
  sConfig.Offset = 0;
 8101252:	f04f 0e04 	mov.w	lr, #4
 8101256:	2300      	movs	r3, #0
  sConfig.OffsetSignedSaturation = DISABLE;
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8101258:	4811      	ldr	r0, [pc, #68]	@ (81012a0 <MX_ADC3_Init+0xb0>)
  sConfig.OffsetSignedSaturation = DISABLE;
 810125a:	f88d 301d 	strb.w	r3, [sp, #29]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 810125e:	a901      	add	r1, sp, #4
  sConfig.Offset = 0;
 8101260:	e9cd e305 	strd	lr, r3, [sp, #20]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8101264:	f001 fa40 	bl	81026e8 <HAL_ADC_ConfigChannel>
 8101268:	b108      	cbz	r0, 810126e <MX_ADC3_Init+0x7e>
  {
    Error_Handler();
 810126a:	f000 ff01 	bl	8102070 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
  sConfig.Rank = ADC_REGULAR_RANK_2;
 810126e:	2101      	movs	r1, #1
 8101270:	230c      	movs	r3, #12
 8101272:	e9cd 1301 	strd	r1, r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8101276:	480a      	ldr	r0, [pc, #40]	@ (81012a0 <MX_ADC3_Init+0xb0>)
 8101278:	a901      	add	r1, sp, #4
 810127a:	f001 fa35 	bl	81026e8 <HAL_ADC_ConfigChannel>
 810127e:	b108      	cbz	r0, 8101284 <MX_ADC3_Init+0x94>
  {
    Error_Handler();
 8101280:	f000 fef6 	bl	8102070 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8101284:	4a09      	ldr	r2, [pc, #36]	@ (81012ac <MX_ADC3_Init+0xbc>)
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8101286:	4806      	ldr	r0, [pc, #24]	@ (81012a0 <MX_ADC3_Init+0xb0>)
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8101288:	2312      	movs	r3, #18
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 810128a:	a901      	add	r1, sp, #4
  sConfig.Rank = ADC_REGULAR_RANK_3;
 810128c:	e9cd 2301 	strd	r2, r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8101290:	f001 fa2a 	bl	81026e8 <HAL_ADC_ConfigChannel>
 8101294:	b108      	cbz	r0, 810129a <MX_ADC3_Init+0xaa>
  {
    Error_Handler();
 8101296:	f000 feeb 	bl	8102070 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 810129a:	b009      	add	sp, #36	@ 0x24
 810129c:	f85d fb04 	ldr.w	pc, [sp], #4
 81012a0:	10000e4c 	.word	0x10000e4c
 81012a4:	58026000 	.word	0x58026000
 81012a8:	1d500080 	.word	0x1d500080
 81012ac:	04300002 	.word	0x04300002

081012b0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 81012b0:	b570      	push	{r4, r5, r6, lr}
 81012b2:	4605      	mov	r5, r0
 81012b4:	b08c      	sub	sp, #48	@ 0x30

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 81012b6:	2214      	movs	r2, #20
 81012b8:	2100      	movs	r1, #0
 81012ba:	a807      	add	r0, sp, #28
 81012bc:	f00a f940 	bl	810b540 <memset>
  if(adcHandle->Instance==ADC1)
 81012c0:	682b      	ldr	r3, [r5, #0]
 81012c2:	4a55      	ldr	r2, [pc, #340]	@ (8101418 <HAL_ADC_MspInit+0x168>)
 81012c4:	4293      	cmp	r3, r2
 81012c6:	d158      	bne.n	810137a <HAL_ADC_MspInit+0xca>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 81012c8:	4b54      	ldr	r3, [pc, #336]	@ (810141c <HAL_ADC_MspInit+0x16c>)

    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PA1, SYSCFG_SWITCH_PA1_OPEN);

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Stream0;
 81012ca:	4c55      	ldr	r4, [pc, #340]	@ (8101420 <HAL_ADC_MspInit+0x170>)
    __HAL_RCC_ADC12_CLK_ENABLE();
 81012cc:	f8d3 20d8 	ldr.w	r2, [r3, #216]	@ 0xd8
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 81012d0:	4e54      	ldr	r6, [pc, #336]	@ (8101424 <HAL_ADC_MspInit+0x174>)
    __HAL_RCC_ADC12_CLK_ENABLE();
 81012d2:	f042 0220 	orr.w	r2, r2, #32
 81012d6:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
 81012da:	f8d3 20d8 	ldr.w	r2, [r3, #216]	@ 0xd8
 81012de:	f002 0220 	and.w	r2, r2, #32
 81012e2:	9201      	str	r2, [sp, #4]
 81012e4:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 81012e6:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 81012ea:	f042 0204 	orr.w	r2, r2, #4
 81012ee:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 81012f2:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 81012f6:	f002 0204 	and.w	r2, r2, #4
 81012fa:	9202      	str	r2, [sp, #8]
 81012fc:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 81012fe:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8101302:	f042 0201 	orr.w	r2, r2, #1
 8101306:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 810130a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 810130e:	f003 0301 	and.w	r3, r3, #1
 8101312:	9303      	str	r3, [sp, #12]
 8101314:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8101316:	2001      	movs	r0, #1
 8101318:	2303      	movs	r3, #3
 810131a:	e9cd 0307 	strd	r0, r3, [sp, #28]
    HAL_GPIO_Init(MEMS_AIN_1_GPIO_Port, &GPIO_InitStruct);
 810131e:	a907      	add	r1, sp, #28
 8101320:	4841      	ldr	r0, [pc, #260]	@ (8101428 <HAL_ADC_MspInit+0x178>)
 8101322:	f002 fff7 	bl	8104314 <HAL_GPIO_Init>
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PA0, SYSCFG_SWITCH_PA0_OPEN);
 8101326:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
 810132a:	4608      	mov	r0, r1
 810132c:	f001 f9ba 	bl	81026a4 <HAL_SYSCFG_AnalogSwitchConfig>
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PA1, SYSCFG_SWITCH_PA1_OPEN);
 8101330:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8101334:	4608      	mov	r0, r1
 8101336:	f001 f9b5 	bl	81026a4 <HAL_SYSCFG_AnalogSwitchConfig>
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 810133a:	2309      	movs	r3, #9
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 810133c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8101340:	f44f 6c80 	mov.w	ip, #1024	@ 0x400
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8101344:	e9c4 6300 	strd	r6, r3, [r4]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8101348:	e9c4 c204 	strd	ip, r2, [r4, #16]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 810134c:	2300      	movs	r3, #0
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 810134e:	f44f 5e00 	mov.w	lr, #8192	@ 0x2000
 8101352:	f44f 7280 	mov.w	r2, #256	@ 0x100
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8101356:	e9c4 3302 	strd	r3, r3, [r4, #8]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 810135a:	e9c4 e206 	strd	lr, r2, [r4, #24]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
    hdma_adc3.Init.Priority = DMA_PRIORITY_HIGH;
 810135e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
    hdma_adc3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8101362:	e9c4 2308 	strd	r2, r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 8101366:	4620      	mov	r0, r4
 8101368:	f001 fff8 	bl	810335c <HAL_DMA_Init>
 810136c:	b108      	cbz	r0, 8101372 <HAL_ADC_MspInit+0xc2>
    {
      Error_Handler();
 810136e:	f000 fe7f 	bl	8102070 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc3);
 8101372:	64ec      	str	r4, [r5, #76]	@ 0x4c
 8101374:	63a5      	str	r5, [r4, #56]	@ 0x38

  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 8101376:	b00c      	add	sp, #48	@ 0x30
 8101378:	bd70      	pop	{r4, r5, r6, pc}
  else if(adcHandle->Instance==ADC3)
 810137a:	4a2c      	ldr	r2, [pc, #176]	@ (810142c <HAL_ADC_MspInit+0x17c>)
 810137c:	4293      	cmp	r3, r2
 810137e:	d1fa      	bne.n	8101376 <HAL_ADC_MspInit+0xc6>
    __HAL_RCC_ADC3_CLK_ENABLE();
 8101380:	4b26      	ldr	r3, [pc, #152]	@ (810141c <HAL_ADC_MspInit+0x16c>)
    HAL_GPIO_Init(MEMS_AIN_2_GPIO_Port, &GPIO_InitStruct);
 8101382:	482b      	ldr	r0, [pc, #172]	@ (8101430 <HAL_ADC_MspInit+0x180>)
    __HAL_RCC_ADC3_CLK_ENABLE();
 8101384:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
    hdma_adc3.Instance = DMA1_Stream1;
 8101388:	4c2a      	ldr	r4, [pc, #168]	@ (8101434 <HAL_ADC_MspInit+0x184>)
    __HAL_RCC_ADC3_CLK_ENABLE();
 810138a:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 810138e:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8101392:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8101396:	f002 7280 	and.w	r2, r2, #16777216	@ 0x1000000
 810139a:	9204      	str	r2, [sp, #16]
 810139c:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 810139e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 81013a2:	f042 0220 	orr.w	r2, r2, #32
 81013a6:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 81013aa:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 81013ae:	f002 0220 	and.w	r2, r2, #32
 81013b2:	9205      	str	r2, [sp, #20]
 81013b4:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 81013b6:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 81013ba:	f042 0204 	orr.w	r2, r2, #4
 81013be:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 81013c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81013c6:	f003 0304 	and.w	r3, r3, #4
 81013ca:	9306      	str	r3, [sp, #24]
 81013cc:	9b06      	ldr	r3, [sp, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 81013ce:	f44f 7680 	mov.w	r6, #256	@ 0x100
 81013d2:	2303      	movs	r3, #3
    HAL_GPIO_Init(MEMS_AIN_2_GPIO_Port, &GPIO_InitStruct);
 81013d4:	a907      	add	r1, sp, #28
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 81013d6:	e9cd 6307 	strd	r6, r3, [sp, #28]
    HAL_GPIO_Init(MEMS_AIN_2_GPIO_Port, &GPIO_InitStruct);
 81013da:	f002 ff9b 	bl	8104314 <HAL_GPIO_Init>
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC2, SYSCFG_SWITCH_PC2_OPEN);
 81013de:	f04f 6180 	mov.w	r1, #67108864	@ 0x4000000
 81013e2:	4608      	mov	r0, r1
 81013e4:	f001 f95e 	bl	81026a4 <HAL_SYSCFG_AnalogSwitchConfig>
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC3, SYSCFG_SWITCH_PC3_OPEN);
 81013e8:	f04f 6100 	mov.w	r1, #134217728	@ 0x8000000
 81013ec:	4608      	mov	r0, r1
 81013ee:	f001 f959 	bl	81026a4 <HAL_SYSCFG_AnalogSwitchConfig>
    hdma_adc3.Init.Request = DMA_REQUEST_ADC3;
 81013f2:	4a11      	ldr	r2, [pc, #68]	@ (8101438 <HAL_ADC_MspInit+0x188>)
 81013f4:	2373      	movs	r3, #115	@ 0x73
 81013f6:	e9c4 2300 	strd	r2, r3, [r4]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 81013fa:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 81013fe:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8101402:	e9c4 1204 	strd	r1, r2, [r4, #16]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8101406:	2300      	movs	r3, #0
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8101408:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 810140c:	e9c4 3302 	strd	r3, r3, [r4, #8]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 8101410:	e9c4 2606 	strd	r2, r6, [r4, #24]
 8101414:	e7a3      	b.n	810135e <HAL_ADC_MspInit+0xae>
 8101416:	bf00      	nop
 8101418:	40022000 	.word	0x40022000
 810141c:	58024400 	.word	0x58024400
 8101420:	10000dd4 	.word	0x10000dd4
 8101424:	40020010 	.word	0x40020010
 8101428:	58020800 	.word	0x58020800
 810142c:	58026000 	.word	0x58026000
 8101430:	58021400 	.word	0x58021400
 8101434:	10000d5c 	.word	0x10000d5c
 8101438:	40020028 	.word	0x40020028

0810143c <MX_DMA_Init>:
  */
void MX_DMA_Init(void)
{

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 810143c:	4b1e      	ldr	r3, [pc, #120]	@ (81014b8 <MX_DMA_Init+0x7c>)
{
 810143e:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_DMA1_CLK_ENABLE();
 8101440:	f8d3 20d8 	ldr.w	r2, [r3, #216]	@ 0xd8
 8101444:	f042 0201 	orr.w	r2, r2, #1
 8101448:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
 810144c:	f8d3 20d8 	ldr.w	r2, [r3, #216]	@ 0xd8
 8101450:	f002 0201 	and.w	r2, r2, #1
 8101454:	9200      	str	r2, [sp, #0]
 8101456:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8101458:	f8d3 20d8 	ldr.w	r2, [r3, #216]	@ 0xd8
 810145c:	f042 0202 	orr.w	r2, r2, #2
 8101460:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
 8101464:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8101468:	2200      	movs	r2, #0
  __HAL_RCC_DMA2_CLK_ENABLE();
 810146a:	f003 0302 	and.w	r3, r3, #2
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 810146e:	4611      	mov	r1, r2
  __HAL_RCC_DMA2_CLK_ENABLE();
 8101470:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8101472:	200b      	movs	r0, #11
  __HAL_RCC_DMA2_CLK_ENABLE();
 8101474:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8101476:	f001 fd7f 	bl	8102f78 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 810147a:	200b      	movs	r0, #11
 810147c:	f001 fdae 	bl	8102fdc <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8101480:	2200      	movs	r2, #0
 8101482:	4611      	mov	r1, r2
 8101484:	200c      	movs	r0, #12
 8101486:	f001 fd77 	bl	8102f78 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 810148a:	200c      	movs	r0, #12
 810148c:	f001 fda6 	bl	8102fdc <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8101490:	2200      	movs	r2, #0
 8101492:	4611      	mov	r1, r2
 8101494:	2038      	movs	r0, #56	@ 0x38
 8101496:	f001 fd6f 	bl	8102f78 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 810149a:	2038      	movs	r0, #56	@ 0x38
 810149c:	f001 fd9e 	bl	8102fdc <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 0, 0);
 81014a0:	2200      	movs	r2, #0
 81014a2:	4611      	mov	r1, r2
 81014a4:	202f      	movs	r0, #47	@ 0x2f
 81014a6:	f001 fd67 	bl	8102f78 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 81014aa:	202f      	movs	r0, #47	@ 0x2f

}
 81014ac:	b003      	add	sp, #12
 81014ae:	f85d eb04 	ldr.w	lr, [sp], #4
  HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 81014b2:	f001 bd93 	b.w	8102fdc <HAL_NVIC_EnableIRQ>
 81014b6:	bf00      	nop
 81014b8:	58024400 	.word	0x58024400

081014bc <copySamplesForFFT>:

  //setUserLED1State( FALSE );
}*/

static void copySamplesForFFT( volatile uint16_t *_source1, volatile uint16_t *_source2 )
{
 81014bc:	b530      	push	{r4, r5, lr}
    // ADC3 packed microphone 1,4,5

    // convert to voltage
    // apply HANN_WINDOW_COEFF
    fft_sample_buffer[0][_index] = (3.3f / 65535.0f * (float)_source1[0 + _index * 3]
                                  - (0.0f)) * HANN_WINDOW_COEFF[_index];
 81014be:	eddf 6a3a 	vldr	s13, [pc, #232]	@ 81015a8 <copySamplesForFFT+0xec>
 81014c2:	4d3a      	ldr	r5, [pc, #232]	@ (81015ac <copySamplesForFFT+0xf0>)
    fft_sample_buffer[0][_index] = (3.3f / 65535.0f * (float)_source1[0 + _index * 3]
 81014c4:	4c3a      	ldr	r4, [pc, #232]	@ (81015b0 <copySamplesForFFT+0xf4>)
  for ( _index = 0; _index < FFT_BATCH_SIZE; _index++ )
 81014c6:	2300      	movs	r3, #0
    fft_sample_buffer[0][_index] = (3.3f / 65535.0f * (float)_source1[0 + _index * 3]
 81014c8:	8802      	ldrh	r2, [r0, #0]
                                  - (0.0f)) * HANN_WINDOW_COEFF[_index];
 81014ca:	ecb5 7a01 	vldmia	r5!, {s14}
    fft_sample_buffer[0][_index] = (3.3f / 65535.0f * (float)_source1[0 + _index * 3]
 81014ce:	b292      	uxth	r2, r2
 81014d0:	ee07 2a90 	vmov	s15, r2
 81014d4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81014d8:	eb04 0283 	add.w	r2, r4, r3, lsl #2
                                  - (0.0f)) * HANN_WINDOW_COEFF[_index];
 81014dc:	ee67 7aa6 	vmul.f32	s15, s15, s13
  for ( _index = 0; _index < FFT_BATCH_SIZE; _index++ )
 81014e0:	3006      	adds	r0, #6
                                  - (0.0f)) * HANN_WINDOW_COEFF[_index];
 81014e2:	ee67 7a87 	vmul.f32	s15, s15, s14
  for ( _index = 0; _index < FFT_BATCH_SIZE; _index++ )
 81014e6:	3106      	adds	r1, #6
    fft_sample_buffer[0][_index] = (3.3f / 65535.0f * (float)_source1[0 + _index * 3]
 81014e8:	edc2 7a00 	vstr	s15, [r2]
    fft_sample_buffer[1][_index] = (3.3f / 65535.0f * (float)_source2[0 + _index * 3]
 81014ec:	f831 2c06 	ldrh.w	r2, [r1, #-6]
 81014f0:	b292      	uxth	r2, r2
 81014f2:	ee07 2a90 	vmov	s15, r2
 81014f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81014fa:	f503 7200 	add.w	r2, r3, #512	@ 0x200
                                  - (0.0f)) * HANN_WINDOW_COEFF[_index];
 81014fe:	ee67 7aa6 	vmul.f32	s15, s15, s13
    fft_sample_buffer[1][_index] = (3.3f / 65535.0f * (float)_source2[0 + _index * 3]
 8101502:	eb04 0282 	add.w	r2, r4, r2, lsl #2
                                  - (0.0f)) * HANN_WINDOW_COEFF[_index];
 8101506:	ee67 7a87 	vmul.f32	s15, s15, s14
    fft_sample_buffer[1][_index] = (3.3f / 65535.0f * (float)_source2[0 + _index * 3]
 810150a:	edc2 7a00 	vstr	s15, [r2]
    fft_sample_buffer[2][_index] = (3.3f / 65535.0f * (float)_source1[1 + _index * 3]
 810150e:	f830 2c04 	ldrh.w	r2, [r0, #-4]
 8101512:	b292      	uxth	r2, r2
 8101514:	ee07 2a90 	vmov	s15, r2
 8101518:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810151c:	f503 6280 	add.w	r2, r3, #1024	@ 0x400
                                  - (0.0f)) * HANN_WINDOW_COEFF[_index];
 8101520:	ee67 7aa6 	vmul.f32	s15, s15, s13
    fft_sample_buffer[2][_index] = (3.3f / 65535.0f * (float)_source1[1 + _index * 3]
 8101524:	eb04 0282 	add.w	r2, r4, r2, lsl #2
                                  - (0.0f)) * HANN_WINDOW_COEFF[_index];
 8101528:	ee67 7a87 	vmul.f32	s15, s15, s14
    fft_sample_buffer[2][_index] = (3.3f / 65535.0f * (float)_source1[1 + _index * 3]
 810152c:	edc2 7a00 	vstr	s15, [r2]
    fft_sample_buffer[3][_index] = (3.3f / 65535.0f * (float)_source1[2 + _index * 3]
 8101530:	f830 2c02 	ldrh.w	r2, [r0, #-2]
 8101534:	b292      	uxth	r2, r2
 8101536:	ee07 2a90 	vmov	s15, r2
 810153a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810153e:	f503 62c0 	add.w	r2, r3, #1536	@ 0x600
                                  - (0.0f)) * HANN_WINDOW_COEFF[_index];
 8101542:	ee67 7aa6 	vmul.f32	s15, s15, s13
    fft_sample_buffer[3][_index] = (3.3f / 65535.0f * (float)_source1[2 + _index * 3]
 8101546:	eb04 0282 	add.w	r2, r4, r2, lsl #2
                                  - (0.0f)) * HANN_WINDOW_COEFF[_index];
 810154a:	ee67 7a87 	vmul.f32	s15, s15, s14
    fft_sample_buffer[3][_index] = (3.3f / 65535.0f * (float)_source1[2 + _index * 3]
 810154e:	edc2 7a00 	vstr	s15, [r2]
    fft_sample_buffer[4][_index] = (3.3f / 65535.0f * (float)_source2[1 + _index * 3]
 8101552:	f831 2c04 	ldrh.w	r2, [r1, #-4]
 8101556:	b292      	uxth	r2, r2
 8101558:	ee07 2a90 	vmov	s15, r2
 810155c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8101560:	f503 6200 	add.w	r2, r3, #2048	@ 0x800
                                  - (0.0f)) * HANN_WINDOW_COEFF[_index];
 8101564:	ee67 7aa6 	vmul.f32	s15, s15, s13
    fft_sample_buffer[4][_index] = (3.3f / 65535.0f * (float)_source2[1 + _index * 3]
 8101568:	eb04 0282 	add.w	r2, r4, r2, lsl #2
                                  - (0.0f)) * HANN_WINDOW_COEFF[_index];
 810156c:	ee67 7a87 	vmul.f32	s15, s15, s14
    fft_sample_buffer[4][_index] = (3.3f / 65535.0f * (float)_source2[1 + _index * 3]
 8101570:	edc2 7a00 	vstr	s15, [r2]
    fft_sample_buffer[5][_index] = (3.3f / 65535.0f * (float)_source2[2 + _index * 3]
 8101574:	f831 2c02 	ldrh.w	r2, [r1, #-2]
 8101578:	b292      	uxth	r2, r2
 810157a:	ee07 2a90 	vmov	s15, r2
 810157e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8101582:	f503 6220 	add.w	r2, r3, #2560	@ 0xa00
                                  - (0.0f)) * HANN_WINDOW_COEFF[_index];
 8101586:	ee67 7aa6 	vmul.f32	s15, s15, s13
  for ( _index = 0; _index < FFT_BATCH_SIZE; _index++ )
 810158a:	3301      	adds	r3, #1
                                  - (0.0f)) * HANN_WINDOW_COEFF[_index];
 810158c:	ee67 7a87 	vmul.f32	s15, s15, s14
    fft_sample_buffer[5][_index] = (3.3f / 65535.0f * (float)_source2[2 + _index * 3]
 8101590:	eb04 0282 	add.w	r2, r4, r2, lsl #2
  for ( _index = 0; _index < FFT_BATCH_SIZE; _index++ )
 8101594:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
    fft_sample_buffer[5][_index] = (3.3f / 65535.0f * (float)_source2[2 + _index * 3]
 8101598:	edc2 7a00 	vstr	s15, [r2]
  for ( _index = 0; _index < FFT_BATCH_SIZE; _index++ )
 810159c:	d194      	bne.n	81014c8 <copySamplesForFFT+0xc>
  }

  // set ready for FFT flag so base loop or an RTOS task can perform the op without blocking interrupts
  fft_samples_ready = TRUE;
 810159e:	4b05      	ldr	r3, [pc, #20]	@ (81015b4 <copySamplesForFFT+0xf8>)
 81015a0:	2201      	movs	r2, #1
 81015a2:	701a      	strb	r2, [r3, #0]
}
 81015a4:	bd30      	pop	{r4, r5, pc}
 81015a6:	bf00      	nop
 81015a8:	38533406 	.word	0x38533406
 81015ac:	0810efe0 	.word	0x0810efe0
 81015b0:	1001208c 	.word	0x1001208c
 81015b4:	1001508f 	.word	0x1001508f

081015b8 <ADC3DMATransferCompleteIRQCallback>:
{
 81015b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  if ( debug_output_enable )
 81015bc:	4c48      	ldr	r4, [pc, #288]	@ (81016e0 <ADC3DMATransferCompleteIRQCallback+0x128>)
 81015be:	7823      	ldrb	r3, [r4, #0]
{
 81015c0:	b086      	sub	sp, #24
  if ( debug_output_enable )
 81015c2:	b123      	cbz	r3, 81015ce <ADC3DMATransferCompleteIRQCallback+0x16>
    HAL_GPIO_WritePin( DEBUG_GPIO_0_GPIO_Port, DEBUG_GPIO_0_Pin, GPIO_PIN_SET );
 81015c4:	4847      	ldr	r0, [pc, #284]	@ (81016e4 <ADC3DMATransferCompleteIRQCallback+0x12c>)
 81015c6:	2201      	movs	r2, #1
 81015c8:	2104      	movs	r1, #4
 81015ca:	f002 ff8f 	bl	81044ec <HAL_GPIO_WritePin>
  setUserLED1State(TRUE);
 81015ce:	2001      	movs	r0, #1
 81015d0:	f000 fd3a 	bl	8102048 <setUserLED1State>
  if ( ++fft_op_skip_counter == FFT_OP_ON_COUNT )
 81015d4:	4a44      	ldr	r2, [pc, #272]	@ (81016e8 <ADC3DMATransferCompleteIRQCallback+0x130>)
 81015d6:	8813      	ldrh	r3, [r2, #0]
 81015d8:	3301      	adds	r3, #1
 81015da:	b29b      	uxth	r3, r3
 81015dc:	2b14      	cmp	r3, #20
 81015de:	8013      	strh	r3, [r2, #0]
 81015e0:	d105      	bne.n	81015ee <ADC3DMATransferCompleteIRQCallback+0x36>
    fft_op_skip_counter = 0;
 81015e2:	2300      	movs	r3, #0
    copySamplesForFFT( &adc1_read_buffer[(ADC1_CHANNELS*ADC_BUFFER_SAMPLES_PER_CHANNEL)/2],
 81015e4:	4941      	ldr	r1, [pc, #260]	@ (81016ec <ADC3DMATransferCompleteIRQCallback+0x134>)
 81015e6:	4842      	ldr	r0, [pc, #264]	@ (81016f0 <ADC3DMATransferCompleteIRQCallback+0x138>)
    fft_op_skip_counter = 0;
 81015e8:	8013      	strh	r3, [r2, #0]
    copySamplesForFFT( &adc1_read_buffer[(ADC1_CHANNELS*ADC_BUFFER_SAMPLES_PER_CHANNEL)/2],
 81015ea:	f7ff ff67 	bl	81014bc <copySamplesForFFT>
{
 81015ee:	2300      	movs	r3, #0
    _channel_offset[0] += adc1_read_buffer[0 + index * 3];
 81015f0:	f8df e108 	ldr.w	lr, [pc, #264]	@ 81016fc <ADC3DMATransferCompleteIRQCallback+0x144>
    _channel_offset[1] += adc3_read_buffer[0 + index * 3];
 81015f4:	f8df c108 	ldr.w	ip, [pc, #264]	@ 8101700 <ADC3DMATransferCompleteIRQCallback+0x148>
{
 81015f8:	f44f 62e1 	mov.w	r2, #1800	@ 0x708
 81015fc:	4619      	mov	r1, r3
 81015fe:	4618      	mov	r0, r3
 8101600:	461d      	mov	r5, r3
 8101602:	461e      	mov	r6, r3
 8101604:	461f      	mov	r7, r3
    _channel_offset[0] += adc1_read_buffer[0 + index * 3];
 8101606:	f83e 8012 	ldrh.w	r8, [lr, r2, lsl #1]
    _channel_offset[2] += adc1_read_buffer[1 + index * 3];
 810160a:	f102 0901 	add.w	r9, r2, #1
    _channel_offset[0] += adc1_read_buffer[0 + index * 3];
 810160e:	fa17 f788 	uxtah	r7, r7, r8
    _channel_offset[1] += adc3_read_buffer[0 + index * 3];
 8101612:	f83c 8012 	ldrh.w	r8, [ip, r2, lsl #1]
 8101616:	fa16 f688 	uxtah	r6, r6, r8
    _channel_offset[2] += adc1_read_buffer[1 + index * 3];
 810161a:	f83e 8019 	ldrh.w	r8, [lr, r9, lsl #1]
 810161e:	fa15 f588 	uxtah	r5, r5, r8
    _channel_offset[3] += adc1_read_buffer[2 + index * 3];
 8101622:	f102 0802 	add.w	r8, r2, #2
  for ( int index = ADC_BUFFER_SAMPLES_PER_CHANNEL / 2; index < ADC_BUFFER_SAMPLES_PER_CHANNEL; index++ )
 8101626:	3203      	adds	r2, #3
    _channel_offset[3] += adc1_read_buffer[2 + index * 3];
 8101628:	f83e a018 	ldrh.w	sl, [lr, r8, lsl #1]
    _channel_offset[4] += adc3_read_buffer[1 + index * 3];
 810162c:	f83c 9019 	ldrh.w	r9, [ip, r9, lsl #1]
    _channel_offset[5] += adc3_read_buffer[2 + index * 3];
 8101630:	f83c 8018 	ldrh.w	r8, [ip, r8, lsl #1]
  for ( int index = ADC_BUFFER_SAMPLES_PER_CHANNEL / 2; index < ADC_BUFFER_SAMPLES_PER_CHANNEL; index++ )
 8101634:	f5b2 6f61 	cmp.w	r2, #3600	@ 0xe10
    _channel_offset[3] += adc1_read_buffer[2 + index * 3];
 8101638:	fa10 f08a 	uxtah	r0, r0, sl
    _channel_offset[4] += adc3_read_buffer[1 + index * 3];
 810163c:	fa11 f189 	uxtah	r1, r1, r9
    _channel_offset[5] += adc3_read_buffer[2 + index * 3];
 8101640:	fa13 f388 	uxtah	r3, r3, r8
  for ( int index = ADC_BUFFER_SAMPLES_PER_CHANNEL / 2; index < ADC_BUFFER_SAMPLES_PER_CHANNEL; index++ )
 8101644:	d1df      	bne.n	8101606 <ADC3DMATransferCompleteIRQCallback+0x4e>
  _channel_offset[0] /= ADC_BUFFER_SAMPLES_PER_CHANNEL / 2;
 8101646:	f44f 7216 	mov.w	r2, #600	@ 0x258
 810164a:	fbb7 f7f2 	udiv	r7, r7, r2
  _channel_offset[1] /= ADC_BUFFER_SAMPLES_PER_CHANNEL / 2;
 810164e:	fbb6 f6f2 	udiv	r6, r6, r2
  _channel_offset[2] /= ADC_BUFFER_SAMPLES_PER_CHANNEL / 2;
 8101652:	fbb5 f5f2 	udiv	r5, r5, r2
  _channel_offset[3] /= ADC_BUFFER_SAMPLES_PER_CHANNEL / 2;
 8101656:	fbb0 f0f2 	udiv	r0, r0, r2
  _channel_offset[5] /= ADC_BUFFER_SAMPLES_PER_CHANNEL / 2;
 810165a:	fbb3 f3f2 	udiv	r3, r3, r2
  _channel_offset[4] /= ADC_BUFFER_SAMPLES_PER_CHANNEL / 2;
 810165e:	fbb1 f1f2 	udiv	r1, r1, r2
  _channel_offset[2] /= ADC_BUFFER_SAMPLES_PER_CHANNEL / 2;
 8101662:	9502      	str	r5, [sp, #8]
  _channel_offset[5] /= ADC_BUFFER_SAMPLES_PER_CHANNEL / 2;
 8101664:	9305      	str	r3, [sp, #20]
 8101666:	4d23      	ldr	r5, [pc, #140]	@ (81016f4 <ADC3DMATransferCompleteIRQCallback+0x13c>)
      if ( _channel_offset[_channel] > adc_channel_dynamic_offsets[_channel] )
 8101668:	4a23      	ldr	r2, [pc, #140]	@ (81016f8 <ADC3DMATransferCompleteIRQCallback+0x140>)
  _channel_offset[0] /= ADC_BUFFER_SAMPLES_PER_CHANNEL / 2;
 810166a:	9700      	str	r7, [sp, #0]
  for ( int _channel = 0; _channel < NUM_MICROPHONE_CHANNELS; _channel++ )
 810166c:	2300      	movs	r3, #0
  _channel_offset[1] /= ADC_BUFFER_SAMPLES_PER_CHANNEL / 2;
 810166e:	9601      	str	r6, [sp, #4]
  _channel_offset[3] /= ADC_BUFFER_SAMPLES_PER_CHANNEL / 2;
 8101670:	9003      	str	r0, [sp, #12]
  _channel_offset[4] /= ADC_BUFFER_SAMPLES_PER_CHANNEL / 2;
 8101672:	9104      	str	r1, [sp, #16]
  for ( int _channel = 0; _channel < NUM_MICROPHONE_CHANNELS; _channel++ )
 8101674:	4668      	mov	r0, sp
    if (( _channel_offset[_channel] > ADC_CHANNEL_OFFSET_BOUND_MIN )
 8101676:	f644 661e 	movw	r6, #19998	@ 0x4e1e
      channel_is_valid[_channel] = FALSE;
 810167a:	461f      	mov	r7, r3
      channel_is_valid[_channel] = TRUE;
 810167c:	f04f 0c01 	mov.w	ip, #1
    if (( _channel_offset[_channel] > ADC_CHANNEL_OFFSET_BOUND_MIN )
 8101680:	f850 eb04 	ldr.w	lr, [r0], #4
         && ( _channel_offset[_channel] < ADC_CHANNEL_OFFSET_BOUND_MAX ))
 8101684:	f5ae 41b1 	sub.w	r1, lr, #22656	@ 0x5880
 8101688:	3970      	subs	r1, #112	@ 0x70
    if (( _channel_offset[_channel] > ADC_CHANNEL_OFFSET_BOUND_MIN )
 810168a:	42b1      	cmp	r1, r6
 810168c:	d823      	bhi.n	81016d6 <ADC3DMATransferCompleteIRQCallback+0x11e>
      channel_is_valid[_channel] = TRUE;
 810168e:	f805 c003 	strb.w	ip, [r5, r3]
      if ( _channel_offset[_channel] > adc_channel_dynamic_offsets[_channel] )
 8101692:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8101696:	b289      	uxth	r1, r1
 8101698:	458e      	cmp	lr, r1
        adc_channel_dynamic_offsets[_channel]++;
 810169a:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
      if ( _channel_offset[_channel] > adc_channel_dynamic_offsets[_channel] )
 810169e:	d913      	bls.n	81016c8 <ADC3DMATransferCompleteIRQCallback+0x110>
        adc_channel_dynamic_offsets[_channel]++;
 81016a0:	3101      	adds	r1, #1
        adc_channel_dynamic_offsets[_channel]--;
 81016a2:	b289      	uxth	r1, r1
 81016a4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
  for ( int _channel = 0; _channel < NUM_MICROPHONE_CHANNELS; _channel++ )
 81016a8:	3301      	adds	r3, #1
 81016aa:	2b06      	cmp	r3, #6
 81016ac:	d1e8      	bne.n	8101680 <ADC3DMATransferCompleteIRQCallback+0xc8>
  setUserLED1State(FALSE);
 81016ae:	2000      	movs	r0, #0
 81016b0:	f000 fcca 	bl	8102048 <setUserLED1State>
  if ( debug_output_enable )
 81016b4:	7823      	ldrb	r3, [r4, #0]
 81016b6:	b183      	cbz	r3, 81016da <ADC3DMATransferCompleteIRQCallback+0x122>
    HAL_GPIO_WritePin( DEBUG_GPIO_0_GPIO_Port, DEBUG_GPIO_0_Pin, GPIO_PIN_RESET );
 81016b8:	480a      	ldr	r0, [pc, #40]	@ (81016e4 <ADC3DMATransferCompleteIRQCallback+0x12c>)
 81016ba:	2200      	movs	r2, #0
 81016bc:	2104      	movs	r1, #4
}
 81016be:	b006      	add	sp, #24
 81016c0:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    HAL_GPIO_WritePin( DEBUG_GPIO_0_GPIO_Port, DEBUG_GPIO_0_Pin, GPIO_PIN_RESET );
 81016c4:	f002 bf12 	b.w	81044ec <HAL_GPIO_WritePin>
      else if ( _channel_offset[_channel] < adc_channel_dynamic_offsets[_channel] )
 81016c8:	b289      	uxth	r1, r1
 81016ca:	458e      	cmp	lr, r1
 81016cc:	d2ec      	bcs.n	81016a8 <ADC3DMATransferCompleteIRQCallback+0xf0>
        adc_channel_dynamic_offsets[_channel]--;
 81016ce:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 81016d2:	3901      	subs	r1, #1
 81016d4:	e7e5      	b.n	81016a2 <ADC3DMATransferCompleteIRQCallback+0xea>
      channel_is_valid[_channel] = FALSE;
 81016d6:	54ef      	strb	r7, [r5, r3]
 81016d8:	e7e6      	b.n	81016a8 <ADC3DMATransferCompleteIRQCallback+0xf0>
}
 81016da:	b006      	add	sp, #24
 81016dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 81016e0:	10000f18 	.word	0x10000f18
 81016e4:	58022000 	.word	0x58022000
 81016e8:	10015090 	.word	0x10015090
 81016ec:	10015ea2 	.word	0x10015ea2
 81016f0:	10017ac2 	.word	0x10017ac2
 81016f4:	10000f44 	.word	0x10000f44
 81016f8:	10000058 	.word	0x10000058
 81016fc:	10016cb2 	.word	0x10016cb2
 8101700:	10015092 	.word	0x10015092

08101704 <ADC3DMAHalfTransferIRQCallback>:
{
 8101704:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  if ( debug_output_enable )
 8101708:	4c48      	ldr	r4, [pc, #288]	@ (810182c <ADC3DMAHalfTransferIRQCallback+0x128>)
 810170a:	7823      	ldrb	r3, [r4, #0]
{
 810170c:	b086      	sub	sp, #24
  if ( debug_output_enable )
 810170e:	b123      	cbz	r3, 810171a <ADC3DMAHalfTransferIRQCallback+0x16>
    HAL_GPIO_WritePin( DEBUG_GPIO_0_GPIO_Port, DEBUG_GPIO_0_Pin, GPIO_PIN_SET );
 8101710:	4847      	ldr	r0, [pc, #284]	@ (8101830 <ADC3DMAHalfTransferIRQCallback+0x12c>)
 8101712:	2201      	movs	r2, #1
 8101714:	2104      	movs	r1, #4
 8101716:	f002 fee9 	bl	81044ec <HAL_GPIO_WritePin>
  setUserLED1State(TRUE);
 810171a:	2001      	movs	r0, #1
 810171c:	f000 fc94 	bl	8102048 <setUserLED1State>
  if ( ++fft_op_skip_counter == FFT_OP_ON_COUNT )
 8101720:	4a44      	ldr	r2, [pc, #272]	@ (8101834 <ADC3DMAHalfTransferIRQCallback+0x130>)
 8101722:	8813      	ldrh	r3, [r2, #0]
 8101724:	3301      	adds	r3, #1
 8101726:	b29b      	uxth	r3, r3
 8101728:	2b14      	cmp	r3, #20
 810172a:	8013      	strh	r3, [r2, #0]
 810172c:	d105      	bne.n	810173a <ADC3DMAHalfTransferIRQCallback+0x36>
    fft_op_skip_counter = 0;
 810172e:	2300      	movs	r3, #0
    copySamplesForFFT( adc1_read_buffer, adc3_read_buffer );
 8101730:	4941      	ldr	r1, [pc, #260]	@ (8101838 <ADC3DMAHalfTransferIRQCallback+0x134>)
 8101732:	4842      	ldr	r0, [pc, #264]	@ (810183c <ADC3DMAHalfTransferIRQCallback+0x138>)
    fft_op_skip_counter = 0;
 8101734:	8013      	strh	r3, [r2, #0]
    copySamplesForFFT( adc1_read_buffer, adc3_read_buffer );
 8101736:	f7ff fec1 	bl	81014bc <copySamplesForFFT>
{
 810173a:	2300      	movs	r3, #0
    _channel_offset[0] += adc1_read_buffer[0 + index * 3];
 810173c:	f8df e0fc 	ldr.w	lr, [pc, #252]	@ 810183c <ADC3DMAHalfTransferIRQCallback+0x138>
    _channel_offset[1] += adc3_read_buffer[0 + index * 3];
 8101740:	f8df c0f4 	ldr.w	ip, [pc, #244]	@ 8101838 <ADC3DMAHalfTransferIRQCallback+0x134>
{
 8101744:	461a      	mov	r2, r3
 8101746:	4619      	mov	r1, r3
 8101748:	4618      	mov	r0, r3
 810174a:	461d      	mov	r5, r3
 810174c:	461e      	mov	r6, r3
 810174e:	461f      	mov	r7, r3
    _channel_offset[0] += adc1_read_buffer[0 + index * 3];
 8101750:	f83e 8013 	ldrh.w	r8, [lr, r3, lsl #1]
    _channel_offset[2] += adc1_read_buffer[1 + index * 3];
 8101754:	f103 0901 	add.w	r9, r3, #1
    _channel_offset[0] += adc1_read_buffer[0 + index * 3];
 8101758:	fa17 f788 	uxtah	r7, r7, r8
    _channel_offset[1] += adc3_read_buffer[0 + index * 3];
 810175c:	f83c 8013 	ldrh.w	r8, [ip, r3, lsl #1]
 8101760:	fa16 f688 	uxtah	r6, r6, r8
    _channel_offset[2] += adc1_read_buffer[1 + index * 3];
 8101764:	f83e 8019 	ldrh.w	r8, [lr, r9, lsl #1]
 8101768:	fa15 f588 	uxtah	r5, r5, r8
    _channel_offset[3] += adc1_read_buffer[2 + index * 3];
 810176c:	f103 0802 	add.w	r8, r3, #2
  for ( int index = 0; index < ADC_BUFFER_SAMPLES_PER_CHANNEL / 2; index++ )
 8101770:	3303      	adds	r3, #3
    _channel_offset[3] += adc1_read_buffer[2 + index * 3];
 8101772:	f83e a018 	ldrh.w	sl, [lr, r8, lsl #1]
    _channel_offset[4] += adc3_read_buffer[1 + index * 3];
 8101776:	f83c 9019 	ldrh.w	r9, [ip, r9, lsl #1]
    _channel_offset[5] += adc3_read_buffer[2 + index * 3];
 810177a:	f83c 8018 	ldrh.w	r8, [ip, r8, lsl #1]
  for ( int index = 0; index < ADC_BUFFER_SAMPLES_PER_CHANNEL / 2; index++ )
 810177e:	f5b3 6fe1 	cmp.w	r3, #1800	@ 0x708
    _channel_offset[3] += adc1_read_buffer[2 + index * 3];
 8101782:	fa10 f08a 	uxtah	r0, r0, sl
    _channel_offset[4] += adc3_read_buffer[1 + index * 3];
 8101786:	fa11 f189 	uxtah	r1, r1, r9
    _channel_offset[5] += adc3_read_buffer[2 + index * 3];
 810178a:	fa12 f288 	uxtah	r2, r2, r8
  for ( int index = 0; index < ADC_BUFFER_SAMPLES_PER_CHANNEL / 2; index++ )
 810178e:	d1df      	bne.n	8101750 <ADC3DMAHalfTransferIRQCallback+0x4c>
  _channel_offset[0] /= ADC_BUFFER_SAMPLES_PER_CHANNEL / 2;
 8101790:	f44f 7316 	mov.w	r3, #600	@ 0x258
 8101794:	fbb7 f7f3 	udiv	r7, r7, r3
  _channel_offset[1] /= ADC_BUFFER_SAMPLES_PER_CHANNEL / 2;
 8101798:	fbb6 f6f3 	udiv	r6, r6, r3
  _channel_offset[2] /= ADC_BUFFER_SAMPLES_PER_CHANNEL / 2;
 810179c:	fbb5 f5f3 	udiv	r5, r5, r3
  _channel_offset[3] /= ADC_BUFFER_SAMPLES_PER_CHANNEL / 2;
 81017a0:	fbb0 f0f3 	udiv	r0, r0, r3
  _channel_offset[5] /= ADC_BUFFER_SAMPLES_PER_CHANNEL / 2;
 81017a4:	fbb2 f2f3 	udiv	r2, r2, r3
  _channel_offset[4] /= ADC_BUFFER_SAMPLES_PER_CHANNEL / 2;
 81017a8:	fbb1 f1f3 	udiv	r1, r1, r3
  _channel_offset[2] /= ADC_BUFFER_SAMPLES_PER_CHANNEL / 2;
 81017ac:	9502      	str	r5, [sp, #8]
  _channel_offset[5] /= ADC_BUFFER_SAMPLES_PER_CHANNEL / 2;
 81017ae:	9205      	str	r2, [sp, #20]
  for ( int _channel = 0; _channel < NUM_MICROPHONE_CHANNELS; _channel++ )
 81017b0:	2300      	movs	r3, #0
 81017b2:	4d23      	ldr	r5, [pc, #140]	@ (8101840 <ADC3DMAHalfTransferIRQCallback+0x13c>)
      if ( _channel_offset[_channel] > adc_channel_dynamic_offsets[_channel] )
 81017b4:	4a23      	ldr	r2, [pc, #140]	@ (8101844 <ADC3DMAHalfTransferIRQCallback+0x140>)
  _channel_offset[0] /= ADC_BUFFER_SAMPLES_PER_CHANNEL / 2;
 81017b6:	9700      	str	r7, [sp, #0]
  _channel_offset[1] /= ADC_BUFFER_SAMPLES_PER_CHANNEL / 2;
 81017b8:	9601      	str	r6, [sp, #4]
  _channel_offset[3] /= ADC_BUFFER_SAMPLES_PER_CHANNEL / 2;
 81017ba:	9003      	str	r0, [sp, #12]
  _channel_offset[4] /= ADC_BUFFER_SAMPLES_PER_CHANNEL / 2;
 81017bc:	9104      	str	r1, [sp, #16]
  for ( int _channel = 0; _channel < NUM_MICROPHONE_CHANNELS; _channel++ )
 81017be:	4668      	mov	r0, sp
    if (( _channel_offset[_channel] > ADC_CHANNEL_OFFSET_BOUND_MIN )
 81017c0:	f644 661e 	movw	r6, #19998	@ 0x4e1e
      channel_is_valid[_channel] = FALSE;
 81017c4:	461f      	mov	r7, r3
      channel_is_valid[_channel] = TRUE;
 81017c6:	f04f 0c01 	mov.w	ip, #1
    if (( _channel_offset[_channel] > ADC_CHANNEL_OFFSET_BOUND_MIN )
 81017ca:	f850 eb04 	ldr.w	lr, [r0], #4
         && ( _channel_offset[_channel] < ADC_CHANNEL_OFFSET_BOUND_MAX ))
 81017ce:	f5ae 41b1 	sub.w	r1, lr, #22656	@ 0x5880
 81017d2:	3970      	subs	r1, #112	@ 0x70
    if (( _channel_offset[_channel] > ADC_CHANNEL_OFFSET_BOUND_MIN )
 81017d4:	42b1      	cmp	r1, r6
 81017d6:	d823      	bhi.n	8101820 <ADC3DMAHalfTransferIRQCallback+0x11c>
      channel_is_valid[_channel] = TRUE;
 81017d8:	f805 c003 	strb.w	ip, [r5, r3]
      if ( _channel_offset[_channel] > adc_channel_dynamic_offsets[_channel] )
 81017dc:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 81017e0:	b289      	uxth	r1, r1
 81017e2:	458e      	cmp	lr, r1
        adc_channel_dynamic_offsets[_channel]++;
 81017e4:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
      if ( _channel_offset[_channel] > adc_channel_dynamic_offsets[_channel] )
 81017e8:	d913      	bls.n	8101812 <ADC3DMAHalfTransferIRQCallback+0x10e>
        adc_channel_dynamic_offsets[_channel]++;
 81017ea:	3101      	adds	r1, #1
        adc_channel_dynamic_offsets[_channel]--;
 81017ec:	b289      	uxth	r1, r1
 81017ee:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
  for ( int _channel = 0; _channel < NUM_MICROPHONE_CHANNELS; _channel++ )
 81017f2:	3301      	adds	r3, #1
 81017f4:	2b06      	cmp	r3, #6
 81017f6:	d1e8      	bne.n	81017ca <ADC3DMAHalfTransferIRQCallback+0xc6>
  setUserLED1State(FALSE);
 81017f8:	2000      	movs	r0, #0
 81017fa:	f000 fc25 	bl	8102048 <setUserLED1State>
  if ( debug_output_enable )
 81017fe:	7823      	ldrb	r3, [r4, #0]
 8101800:	b183      	cbz	r3, 8101824 <ADC3DMAHalfTransferIRQCallback+0x120>
    HAL_GPIO_WritePin( DEBUG_GPIO_0_GPIO_Port, DEBUG_GPIO_0_Pin, GPIO_PIN_RESET );
 8101802:	480b      	ldr	r0, [pc, #44]	@ (8101830 <ADC3DMAHalfTransferIRQCallback+0x12c>)
 8101804:	2200      	movs	r2, #0
 8101806:	2104      	movs	r1, #4
}
 8101808:	b006      	add	sp, #24
 810180a:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    HAL_GPIO_WritePin( DEBUG_GPIO_0_GPIO_Port, DEBUG_GPIO_0_Pin, GPIO_PIN_RESET );
 810180e:	f002 be6d 	b.w	81044ec <HAL_GPIO_WritePin>
      else if ( _channel_offset[_channel] < adc_channel_dynamic_offsets[_channel] )
 8101812:	b289      	uxth	r1, r1
 8101814:	458e      	cmp	lr, r1
 8101816:	d2ec      	bcs.n	81017f2 <ADC3DMAHalfTransferIRQCallback+0xee>
        adc_channel_dynamic_offsets[_channel]--;
 8101818:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 810181c:	3901      	subs	r1, #1
 810181e:	e7e5      	b.n	81017ec <ADC3DMAHalfTransferIRQCallback+0xe8>
      channel_is_valid[_channel] = FALSE;
 8101820:	54ef      	strb	r7, [r5, r3]
 8101822:	e7e6      	b.n	81017f2 <ADC3DMAHalfTransferIRQCallback+0xee>
}
 8101824:	b006      	add	sp, #24
 8101826:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 810182a:	bf00      	nop
 810182c:	10000f18 	.word	0x10000f18
 8101830:	58022000 	.word	0x58022000
 8101834:	10015090 	.word	0x10015090
 8101838:	10015092 	.word	0x10015092
 810183c:	10016cb2 	.word	0x10016cb2
 8101840:	10000f44 	.word	0x10000f44
 8101844:	10000058 	.word	0x10000058

08101848 <dspEntry>:
{
 8101848:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810184c:	ed2d 8b02 	vpush	{d8}
 8101850:	b083      	sub	sp, #12
  IPCInitialize( );
 8101852:	f000 fb4b 	bl	8101eec <IPCInitialize>
  debug_output_enable = (boolean_t)(HAL_GPIO_ReadPin( DEBUG_EN_IN_GPIO_Port, DEBUG_EN_IN_Pin ) == GPIO_PIN_RESET);
 8101856:	2108      	movs	r1, #8
 8101858:	48b5      	ldr	r0, [pc, #724]	@ (8101b30 <dspEntry+0x2e8>)
  ADC1->CR |= ADC_CR_BOOST;
 810185a:	4db6      	ldr	r5, [pc, #728]	@ (8101b34 <dspEntry+0x2ec>)
  ADC3->CR |= ADC_CR_BOOST;
 810185c:	4cb6      	ldr	r4, [pc, #728]	@ (8101b38 <dspEntry+0x2f0>)
    if ( fft_samples_ready )
 810185e:	f8df b33c 	ldr.w	fp, [pc, #828]	@ 8101b9c <dspEntry+0x354>
{

  for ( int _channel = 0; _channel < (ADC1_CHANNELS + ADC3_CHANNELS); _channel++ )
  {

    arm_rfft_fast_f32( &fft_handler, (float*)&fft_sample_buffer[_channel][0], (float*)&fft_out_buffer[_channel][0], 0);
 8101862:	4eb6      	ldr	r6, [pc, #728]	@ (8101b3c <dspEntry+0x2f4>)
  debug_output_enable = (boolean_t)(HAL_GPIO_ReadPin( DEBUG_EN_IN_GPIO_Port, DEBUG_EN_IN_Pin ) == GPIO_PIN_RESET);
 8101864:	f002 fe3c 	bl	81044e0 <HAL_GPIO_ReadPin>
 8101868:	4bb5      	ldr	r3, [pc, #724]	@ (8101b40 <dspEntry+0x2f8>)
  HAL_DMA_RegisterCallback(&hdma_adc3, HAL_DMA_XFER_HALFCPLT_CB_ID, ADC3DMAHalfTransferIRQCallback);
 810186a:	4ab6      	ldr	r2, [pc, #728]	@ (8101b44 <dspEntry+0x2fc>)
  debug_output_enable = (boolean_t)(HAL_GPIO_ReadPin( DEBUG_EN_IN_GPIO_Port, DEBUG_EN_IN_Pin ) == GPIO_PIN_RESET);
 810186c:	fab0 f080 	clz	r0, r0
 8101870:	0940      	lsrs	r0, r0, #5
 8101872:	7018      	strb	r0, [r3, #0]
  ADC1->CR |= ADC_CR_BOOST;
 8101874:	68ab      	ldr	r3, [r5, #8]
  HAL_DMA_RegisterCallback(&hdma_adc3, HAL_DMA_XFER_HALFCPLT_CB_ID, ADC3DMAHalfTransferIRQCallback);
 8101876:	48b4      	ldr	r0, [pc, #720]	@ (8101b48 <dspEntry+0x300>)
  ADC1->CR |= ADC_CR_BOOST;
 8101878:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 810187c:	60ab      	str	r3, [r5, #8]
  ADC3->CR |= ADC_CR_BOOST;
 810187e:	68a3      	ldr	r3, [r4, #8]
 8101880:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8101884:	60a3      	str	r3, [r4, #8]
  HAL_DMA_RegisterCallback(&hdma_adc3, HAL_DMA_XFER_HALFCPLT_CB_ID, ADC3DMAHalfTransferIRQCallback);
 8101886:	2101      	movs	r1, #1
 8101888:	f002 fd1a 	bl	81042c0 <HAL_DMA_RegisterCallback>
  HAL_DMA_RegisterCallback(&hdma_adc3, HAL_DMA_XFER_CPLT_CB_ID, ADC3DMATransferCompleteIRQCallback);
 810188c:	4aaf      	ldr	r2, [pc, #700]	@ (8101b4c <dspEntry+0x304>)
 810188e:	48ae      	ldr	r0, [pc, #696]	@ (8101b48 <dspEntry+0x300>)
 8101890:	2100      	movs	r1, #0
 8101892:	f002 fd15 	bl	81042c0 <HAL_DMA_RegisterCallback>
  DMA1_Stream0->CR |= DMA_SxCR_CIRC;
 8101896:	4bae      	ldr	r3, [pc, #696]	@ (8101b50 <dspEntry+0x308>)
  ADC_Enable( &hadc1 );
 8101898:	48ae      	ldr	r0, [pc, #696]	@ (8101b54 <dspEntry+0x30c>)
  DMA1_Stream0->CR |= DMA_SxCR_CIRC;
 810189a:	691a      	ldr	r2, [r3, #16]
 810189c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 81018a0:	611a      	str	r2, [r3, #16]
  DMA1_Stream0->NDTR = ADC1_CHANNELS * ADC_BUFFER_SAMPLES_PER_CHANNEL;
 81018a2:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
  DMA1_Stream0->PAR = (uint32_t)&ADC1->DR;
 81018a6:	4aac      	ldr	r2, [pc, #688]	@ (8101b58 <dspEntry+0x310>)
  DMA1_Stream0->NDTR = ADC1_CHANNELS * ADC_BUFFER_SAMPLES_PER_CHANNEL;
 81018a8:	6159      	str	r1, [r3, #20]
  DMA1_Stream0->PAR = (uint32_t)&ADC1->DR;
 81018aa:	619a      	str	r2, [r3, #24]
  DMA1_Stream0->M0AR = (uint32_t)adc1_read_buffer;
 81018ac:	4aab      	ldr	r2, [pc, #684]	@ (8101b5c <dspEntry+0x314>)
 81018ae:	61da      	str	r2, [r3, #28]
  DMA1_Stream0->CR |= DMA_SxCR_EN;
 81018b0:	691a      	ldr	r2, [r3, #16]
 81018b2:	f042 0201 	orr.w	r2, r2, #1
 81018b6:	611a      	str	r2, [r3, #16]
  DMA1->LIFCR = DMA_LIFCR_CTCIF1;
 81018b8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 81018bc:	609a      	str	r2, [r3, #8]
  DMA1_Stream1->CR |= DMA_SxCR_HTIE | DMA_SxCR_TCIE | DMA_SxCR_CIRC;
 81018be:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 81018c0:	f442 728c 	orr.w	r2, r2, #280	@ 0x118
 81018c4:	629a      	str	r2, [r3, #40]	@ 0x28
  DMA1_Stream1->PAR = (uint32_t)&ADC3->DR;
 81018c6:	4aa6      	ldr	r2, [pc, #664]	@ (8101b60 <dspEntry+0x318>)
  DMA1_Stream1->NDTR = ADC3_CHANNELS * ADC_BUFFER_SAMPLES_PER_CHANNEL;
 81018c8:	62d9      	str	r1, [r3, #44]	@ 0x2c
  DMA1_Stream1->PAR = (uint32_t)&ADC3->DR;
 81018ca:	631a      	str	r2, [r3, #48]	@ 0x30
  DMA1_Stream1->M0AR = (uint32_t)adc3_read_buffer;
 81018cc:	4aa5      	ldr	r2, [pc, #660]	@ (8101b64 <dspEntry+0x31c>)
 81018ce:	635a      	str	r2, [r3, #52]	@ 0x34
  DMA1_Stream1->CR |= DMA_SxCR_EN;
 81018d0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 81018d2:	f042 0201 	orr.w	r2, r2, #1
 81018d6:	629a      	str	r2, [r3, #40]	@ 0x28
  ADC_Enable( &hadc1 );
 81018d8:	f001 f8d2 	bl	8102a80 <ADC_Enable>
  ADC_Enable( &hadc3 );
 81018dc:	48a2      	ldr	r0, [pc, #648]	@ (8101b68 <dspEntry+0x320>)
 81018de:	f001 f8cf 	bl	8102a80 <ADC_Enable>
  while(!(ADC1->ISR | ADC_ISR_ADRDY) || !(ADC3->ISR | ADC_ISR_ADRDY));
 81018e2:	682b      	ldr	r3, [r5, #0]
 81018e4:	6823      	ldr	r3, [r4, #0]
  ADC1->CR |= ADC_CR_ADSTART;
 81018e6:	68ab      	ldr	r3, [r5, #8]
  DBGMCU->APB1LFZ1 |= DBGMCU_APB1LFZ1_DBG_TIM3;
 81018e8:	4aa0      	ldr	r2, [pc, #640]	@ (8101b6c <dspEntry+0x324>)
  HAL_TIM_Base_Start( &htim3 );
 81018ea:	48a1      	ldr	r0, [pc, #644]	@ (8101b70 <dspEntry+0x328>)
  ADC1->CR |= ADC_CR_ADSTART;
 81018ec:	f043 0304 	orr.w	r3, r3, #4
 81018f0:	60ab      	str	r3, [r5, #8]
  ADC3->CR |= ADC_CR_ADSTART;
 81018f2:	68a3      	ldr	r3, [r4, #8]
 81018f4:	f043 0304 	orr.w	r3, r3, #4
 81018f8:	60a3      	str	r3, [r4, #8]
  DBGMCU->APB1LFZ1 |= DBGMCU_APB1LFZ1_DBG_TIM3;
 81018fa:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
 81018fc:	f043 0302 	orr.w	r3, r3, #2
 8101900:	63d3      	str	r3, [r2, #60]	@ 0x3c
  TIM3->ARR = 750;
 8101902:	4b9c      	ldr	r3, [pc, #624]	@ (8101b74 <dspEntry+0x32c>)
 8101904:	f240 22ee 	movw	r2, #750	@ 0x2ee
 8101908:	62da      	str	r2, [r3, #44]	@ 0x2c
  TIM3->CCR1 = 375;
 810190a:	f240 1277 	movw	r2, #375	@ 0x177
 810190e:	635a      	str	r2, [r3, #52]	@ 0x34
  TIM3->CCER |= TIM_CCER_CC1E;
 8101910:	6a1a      	ldr	r2, [r3, #32]
 8101912:	f042 0201 	orr.w	r2, r2, #1
 8101916:	621a      	str	r2, [r3, #32]
  HAL_TIM_Base_Start( &htim3 );
 8101918:	f004 f9b8 	bl	8105c8c <HAL_TIM_Base_Start>
  arm_rfft_fast_init_f32( &fft_handler, FFT_BATCH_SIZE );
 810191c:	4896      	ldr	r0, [pc, #600]	@ (8101b78 <dspEntry+0x330>)
 810191e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8101922:	f006 fcd3 	bl	81082cc <arm_rfft_fast_init_f32>
  float_union.valueu8[0] = 0x55;
 8101926:	4b95      	ldr	r3, [pc, #596]	@ (8101b7c <dspEntry+0x334>)
 8101928:	f04f 3255 	mov.w	r2, #1431655765	@ 0x55555555
 810192c:	601a      	str	r2, [r3, #0]
    if ( fft_samples_ready )
 810192e:	f89b 3000 	ldrb.w	r3, [fp]
 8101932:	2b00      	cmp	r3, #0
 8101934:	d0fb      	beq.n	810192e <dspEntry+0xe6>
    arm_rfft_fast_f32( &fft_handler, (float*)&fft_sample_buffer[_channel][0], (float*)&fft_out_buffer[_channel][0], 0);
 8101936:	4d92      	ldr	r5, [pc, #584]	@ (8101b80 <dspEntry+0x338>)
 8101938:	2400      	movs	r4, #0
 810193a:	1932      	adds	r2, r6, r4
 810193c:	1929      	adds	r1, r5, r4
 810193e:	488e      	ldr	r0, [pc, #568]	@ (8101b78 <dspEntry+0x330>)
 8101940:	2300      	movs	r3, #0
  for ( int _channel = 0; _channel < (ADC1_CHANNELS + ADC3_CHANNELS); _channel++ )
 8101942:	f504 6400 	add.w	r4, r4, #2048	@ 0x800
    arm_rfft_fast_f32( &fft_handler, (float*)&fft_sample_buffer[_channel][0], (float*)&fft_out_buffer[_channel][0], 0);
 8101946:	f006 fc57 	bl	81081f8 <arm_rfft_fast_f32>
  for ( int _channel = 0; _channel < (ADC1_CHANNELS + ADC3_CHANNELS); _channel++ )
 810194a:	f5b4 5f40 	cmp.w	r4, #12288	@ 0x3000
 810194e:	d1f4      	bne.n	810193a <dspEntry+0xf2>
    {
#ifdef FFT_AVERAGING
      // compute magnitude, correct for dc offset, save value to current magnitude buffer

      fft_frequency_magnitude_db[_channel][fft_frequency_magnitude_db_index][_i]
                = (20.0f * log10f(complexABS(fft_out_buffer[_channel][_i*2] / (FFT_BATCH_SIZE / 8),
 8101950:	ed9f 8a8c 	vldr	s16, [pc, #560]	@ 8101b84 <dspEntry+0x33c>
      fft_frequency_magnitude_db[_channel][fft_frequency_magnitude_db_index][_i]
 8101954:	4f8c      	ldr	r7, [pc, #560]	@ (8101b88 <dspEntry+0x340>)
  for ( int _channel = 0; _channel < (ADC1_CHANNELS + ADC3_CHANNELS); _channel++ )
 8101956:	2500      	movs	r5, #0
	  for ( int _i=0; _i<FFT_BATCH_SIZE / 2; _i++ )
 8101958:	2400      	movs	r4, #0
                = (20.0f * log10f(complexABS(fft_out_buffer[_channel][_i*2] / (FFT_BATCH_SIZE / 8),
 810195a:	026b      	lsls	r3, r5, #9
 810195c:	eb03 0244 	add.w	r2, r3, r4, lsl #1
                                    fft_out_buffer[_channel][(_i*2)+1] / (FFT_BATCH_SIZE / 8))));
 8101960:	eb03 0344 	add.w	r3, r3, r4, lsl #1
 8101964:	3301      	adds	r3, #1
                = (20.0f * log10f(complexABS(fft_out_buffer[_channel][_i*2] / (FFT_BATCH_SIZE / 8),
 8101966:	eb06 0282 	add.w	r2, r6, r2, lsl #2
                                    fft_out_buffer[_channel][(_i*2)+1] / (FFT_BATCH_SIZE / 8))));
 810196a:	eb06 0383 	add.w	r3, r6, r3, lsl #2
                = (20.0f * log10f(complexABS(fft_out_buffer[_channel][_i*2] / (FFT_BATCH_SIZE / 8),
 810196e:	edd2 7a00 	vldr	s15, [r2]
                                    fft_out_buffer[_channel][(_i*2)+1] / (FFT_BATCH_SIZE / 8))));
 8101972:	ed93 0a00 	vldr	s0, [r3]
                = (20.0f * log10f(complexABS(fft_out_buffer[_channel][_i*2] / (FFT_BATCH_SIZE / 8),
 8101976:	ee20 0a08 	vmul.f32	s0, s0, s16
 810197a:	ee67 7a88 	vmul.f32	s15, s15, s16
  return sqrtf(_real * _real + _compl * _compl);
 810197e:	ee20 0a00 	vmul.f32	s0, s0, s0
 8101982:	eea7 0aa7 	vfma.f32	s0, s15, s15
 8101986:	f00d f89f 	bl	810eac8 <sqrtf>
                = (20.0f * log10f(complexABS(fft_out_buffer[_channel][_i*2] / (FFT_BATCH_SIZE / 8),
 810198a:	f00d f86f 	bl	810ea6c <log10f>
      fft_frequency_magnitude_db[_channel][fft_frequency_magnitude_db_index][_i]
 810198e:	883b      	ldrh	r3, [r7, #0]

      // sampling for noise floor at startup
      if ( noise_floor_samples < FFT_REQUIRED_NOISE_FLOOR_SAMPLES )
 8101990:	f8df c20c 	ldr.w	ip, [pc, #524]	@ 8101ba0 <dspEntry+0x358>
                = (20.0f * log10f(complexABS(fft_out_buffer[_channel][_i*2] / (FFT_BATCH_SIZE / 8),
 8101994:	497d      	ldr	r1, [pc, #500]	@ (8101b8c <dspEntry+0x344>)
      if ( noise_floor_samples < FFT_REQUIRED_NOISE_FLOOR_SAMPLES )
 8101996:	f8bc 2000 	ldrh.w	r2, [ip]
                = (20.0f * log10f(complexABS(fft_out_buffer[_channel][_i*2] / (FFT_BATCH_SIZE / 8),
 810199a:	00e8      	lsls	r0, r5, #3
 810199c:	eef3 7a04 	vmov.f32	s15, #52	@ 0x41a00000  20.0
 81019a0:	fa10 f383 	uxtah	r3, r0, r3
 81019a4:	ee20 0a27 	vmul.f32	s0, s0, s15
 81019a8:	eb04 2303 	add.w	r3, r4, r3, lsl #8
 81019ac:	eb01 0383 	add.w	r3, r1, r3, lsl #2
      if ( noise_floor_samples < FFT_REQUIRED_NOISE_FLOOR_SAMPLES )
 81019b0:	2a27      	cmp	r2, #39	@ 0x27
                = (20.0f * log10f(complexABS(fft_out_buffer[_channel][_i*2] / (FFT_BATCH_SIZE / 8),
 81019b2:	ed83 0a00 	vstr	s0, [r3]
      if ( noise_floor_samples < FFT_REQUIRED_NOISE_FLOOR_SAMPLES )
 81019b6:	d821      	bhi.n	81019fc <dspEntry+0x1b4>
      {
        if (( fft_frequency_magnitude_db[_channel][fft_frequency_magnitude_db_index][_i]
 81019b8:	883b      	ldrh	r3, [r7, #0]
              > fft_noise_floor[_i] )
 81019ba:	f8df e1dc 	ldr.w	lr, [pc, #476]	@ 8101b98 <dspEntry+0x350>
        if (( fft_frequency_magnitude_db[_channel][fft_frequency_magnitude_db_index][_i]
 81019be:	fa10 f383 	uxtah	r3, r0, r3
 81019c2:	eb04 2303 	add.w	r3, r4, r3, lsl #8
 81019c6:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 81019ca:	ed93 7a00 	vldr	s14, [r3]
              > fft_noise_floor[_i] )
 81019ce:	eb0e 0384 	add.w	r3, lr, r4, lsl #2
 81019d2:	edd3 7a00 	vldr	s15, [r3]
        if (( fft_frequency_magnitude_db[_channel][fft_frequency_magnitude_db_index][_i]
 81019d6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 81019da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
              > fft_noise_floor[_i] )
 81019de:	ea4f 0884 	mov.w	r8, r4, lsl #2
        if (( fft_frequency_magnitude_db[_channel][fft_frequency_magnitude_db_index][_i]
 81019e2:	dc00      	bgt.n	81019e6 <dspEntry+0x19e>
            || ( noise_floor_samples == 0 ))
 81019e4:	b952      	cbnz	r2, 81019fc <dspEntry+0x1b4>
        {
          fft_noise_floor[_i] = fft_frequency_magnitude_db[_channel][fft_frequency_magnitude_db_index][_i];
 81019e6:	883b      	ldrh	r3, [r7, #0]
 81019e8:	fa10 f383 	uxtah	r3, r0, r3
 81019ec:	eb04 2303 	add.w	r3, r4, r3, lsl #8
 81019f0:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 81019f4:	44c6      	add	lr, r8
 81019f6:	681b      	ldr	r3, [r3, #0]
 81019f8:	f8ce 3000 	str.w	r3, [lr]
        }
      }

      // perform average calculation for this channel and magnitude index
      fft_frequency_magnitude_db_average[_channel][_i] = fft_frequency_magnitude_db[_channel][0][_i];
 81019fc:	eb04 23c5 	add.w	r3, r4, r5, lsl #11
 8101a00:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8101a04:	f8df e19c 	ldr.w	lr, [pc, #412]	@ 8101ba4 <dspEntry+0x35c>
 8101a08:	f8d3 8000 	ldr.w	r8, [r3]
 8101a0c:	eb04 2305 	add.w	r3, r4, r5, lsl #8
 8101a10:	eb0e 0383 	add.w	r3, lr, r3, lsl #2

      for ( int sample_index = 1; sample_index < FFT_AVERAGE_SAMPLES; sample_index++ )
 8101a14:	f04f 0901 	mov.w	r9, #1
      fft_frequency_magnitude_db_average[_channel][_i] = fft_frequency_magnitude_db[_channel][0][_i];
 8101a18:	f8c3 8000 	str.w	r8, [r3]
      {

        fft_frequency_magnitude_db_average[_channel][_i] += fft_frequency_magnitude_db[_channel][sample_index][_i];
 8101a1c:	eb00 0809 	add.w	r8, r0, r9
 8101a20:	eb04 2808 	add.w	r8, r4, r8, lsl #8
 8101a24:	eb01 0888 	add.w	r8, r1, r8, lsl #2
 8101a28:	edd8 7a00 	vldr	s15, [r8]
 8101a2c:	ed93 7a00 	vldr	s14, [r3]
      for ( int sample_index = 1; sample_index < FFT_AVERAGE_SAMPLES; sample_index++ )
 8101a30:	f109 0901 	add.w	r9, r9, #1
        fft_frequency_magnitude_db_average[_channel][_i] += fft_frequency_magnitude_db[_channel][sample_index][_i];
 8101a34:	ee77 7a87 	vadd.f32	s15, s15, s14
      for ( int sample_index = 1; sample_index < FFT_AVERAGE_SAMPLES; sample_index++ )
 8101a38:	f1b9 0f08 	cmp.w	r9, #8
        fft_frequency_magnitude_db_average[_channel][_i] += fft_frequency_magnitude_db[_channel][sample_index][_i];
 8101a3c:	edc3 7a00 	vstr	s15, [r3]
      for ( int sample_index = 1; sample_index < FFT_AVERAGE_SAMPLES; sample_index++ )
 8101a40:	d1ec      	bne.n	8101a1c <dspEntry+0x1d4>
      }

      fft_frequency_magnitude_db_average[_channel][_i] /= (float)FFT_AVERAGE_SAMPLES;
 8101a42:	edd3 7a00 	vldr	s15, [r3]
 8101a46:	eeb4 7a00 	vmov.f32	s14, #64	@ 0x3e000000  0.125
 8101a4a:	ee67 7a87 	vmul.f32	s15, s15, s14
	  for ( int _i=0; _i<FFT_BATCH_SIZE / 2; _i++ )
 8101a4e:	3401      	adds	r4, #1
 8101a50:	f5b4 7f80 	cmp.w	r4, #256	@ 0x100
      fft_frequency_magnitude_db_average[_channel][_i] /= (float)FFT_AVERAGE_SAMPLES;
 8101a54:	edc3 7a00 	vstr	s15, [r3]
	  for ( int _i=0; _i<FFT_BATCH_SIZE / 2; _i++ )
 8101a58:	f47f af7f 	bne.w	810195a <dspEntry+0x112>
  for ( int _channel = 0; _channel < (ADC1_CHANNELS + ADC3_CHANNELS); _channel++ )
 8101a5c:	3501      	adds	r5, #1
 8101a5e:	2d06      	cmp	r5, #6
 8101a60:	f47f af7a 	bne.w	8101958 <dspEntry+0x110>
    noise_floor_samples++;
  }

  // increment fft buffer index for next iteration

  fft_frequency_magnitude_db_index = ( fft_frequency_magnitude_db_index + 1 ) % FFT_AVERAGE_SAMPLES;
 8101a64:	883b      	ldrh	r3, [r7, #0]
  boolean_t _anomaly_detected = FALSE;

  // for each channel
  for ( int channel = 0; channel < (ADC1_CHANNELS + ADC3_CHANNELS); channel++ )
  {
    _largest_magnitude_db = -200.0f;
 8101a66:	eddf 5a4a 	vldr	s11, [pc, #296]	@ 8101b90 <dspEntry+0x348>
    for ( int bin_index = 0; bin_index < FFT_SPECTRUM_NUMBER_OF_ULTRASONIC_BINS; bin_index++ )
    {
      // save bin and magnitude of bin with largest magnitude relative to the
      if ( (fft_frequency_magnitude_db_average[channel][bin_index + FFT_SPECTRUM_ULTRASONIC_BIN_INDEX_LOW]
             - (fft_noise_floor[bin_index + FFT_SPECTRUM_ULTRASONIC_BIN_INDEX_LOW]
                  + fft_trigger_threshold_offset_db))
 8101a6a:	f8df 813c 	ldr.w	r8, [pc, #316]	@ 8101ba8 <dspEntry+0x360>
  if ( noise_floor_samples < FFT_REQUIRED_NOISE_FLOOR_SAMPLES )
 8101a6e:	2a27      	cmp	r2, #39	@ 0x27
  fft_frequency_magnitude_db_index = ( fft_frequency_magnitude_db_index + 1 ) % FFT_AVERAGE_SAMPLES;
 8101a70:	f103 0301 	add.w	r3, r3, #1
  boolean_t _anomaly_detected = FALSE;
 8101a74:	f04f 0000 	mov.w	r0, #0
    noise_floor_samples++;
 8101a78:	bf98      	it	ls
 8101a7a:	3201      	addls	r2, #1
  fft_frequency_magnitude_db_index = ( fft_frequency_magnitude_db_index + 1 ) % FFT_AVERAGE_SAMPLES;
 8101a7c:	f003 0307 	and.w	r3, r3, #7
    noise_floor_samples++;
 8101a80:	bf98      	it	ls
 8101a82:	f8ac 2000 	strhls.w	r2, [ip]
  fft_frequency_magnitude_db_index = ( fft_frequency_magnitude_db_index + 1 ) % FFT_AVERAGE_SAMPLES;
 8101a86:	803b      	strh	r3, [r7, #0]
  for ( int channel = 0; channel < (ADC1_CHANNELS + ADC3_CHANNELS); channel++ )
 8101a88:	f8df c120 	ldr.w	ip, [pc, #288]	@ 8101bac <dspEntry+0x364>
        _anomaly_detected = TRUE;
      }
    }

    // update ultrasonic POIs for this channel
    channel_is_active_anomaly[channel] = _channel_active;
 8101a8c:	4f41      	ldr	r7, [pc, #260]	@ (8101b94 <dspEntry+0x34c>)
  uint16_t _largest_magnitude_bin = 0;
 8101a8e:	ee06 0a10 	vmov	s12, r0
  for ( int channel = 0; channel < (ADC1_CHANNELS + ADC3_CHANNELS); channel++ )
 8101a92:	4601      	mov	r1, r0
  for ( int _channel = 0; _channel < (ADC1_CHANNELS + ADC3_CHANNELS); _channel++ )
 8101a94:	4664      	mov	r4, ip
 8101a96:	222a      	movs	r2, #42	@ 0x2a
    _channel_active = FALSE;
 8101a98:	f04f 0900 	mov.w	r9, #0
    _largest_magnitude_db = -200.0f;
 8101a9c:	eef0 7a65 	vmov.f32	s15, s11
      if ( (fft_frequency_magnitude_db_average[channel][bin_index + FFT_SPECTRUM_ULTRASONIC_BIN_INDEX_LOW]
 8101aa0:	ea4f 2a01 	mov.w	sl, r1, lsl #8
             - (fft_noise_floor[bin_index + FFT_SPECTRUM_ULTRASONIC_BIN_INDEX_LOW]
 8101aa4:	4d3c      	ldr	r5, [pc, #240]	@ (8101b98 <dspEntry+0x350>)
      if ( (fft_frequency_magnitude_db_average[channel][bin_index + FFT_SPECTRUM_ULTRASONIC_BIN_INDEX_LOW]
 8101aa6:	eb0a 0302 	add.w	r3, sl, r2
 8101aaa:	eb0e 0383 	add.w	r3, lr, r3, lsl #2
             - (fft_noise_floor[bin_index + FFT_SPECTRUM_ULTRASONIC_BIN_INDEX_LOW]
 8101aae:	eb05 0582 	add.w	r5, r5, r2, lsl #2
      if ( (fft_frequency_magnitude_db_average[channel][bin_index + FFT_SPECTRUM_ULTRASONIC_BIN_INDEX_LOW]
 8101ab2:	ed93 7a00 	vldr	s14, [r3]
             - (fft_noise_floor[bin_index + FFT_SPECTRUM_ULTRASONIC_BIN_INDEX_LOW]
 8101ab6:	edd5 6a00 	vldr	s13, [r5]
                  + fft_trigger_threshold_offset_db))
 8101aba:	ed98 5a00 	vldr	s10, [r8]
 8101abe:	ee76 6a85 	vadd.f32	s13, s13, s10
             - (fft_noise_floor[bin_index + FFT_SPECTRUM_ULTRASONIC_BIN_INDEX_LOW]
 8101ac2:	ee37 7a66 	vsub.f32	s14, s14, s13
      if ( (fft_frequency_magnitude_db_average[channel][bin_index + FFT_SPECTRUM_ULTRASONIC_BIN_INDEX_LOW]
 8101ac6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8101aca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8101ace:	dd0c      	ble.n	8101aea <dspEntry+0x2a2>
        _largest_magnitude_db = fft_frequency_magnitude_db_average[channel][bin_index + FFT_SPECTRUM_ULTRASONIC_BIN_INDEX_LOW]
 8101ad0:	edd3 7a00 	vldr	s15, [r3]
                             - (fft_noise_floor[bin_index + FFT_SPECTRUM_ULTRASONIC_BIN_INDEX_LOW]
 8101ad4:	ed95 7a00 	vldr	s14, [r5]
                                    + fft_trigger_threshold_offset_db);
 8101ad8:	edd8 6a00 	vldr	s13, [r8]
 8101adc:	ee37 7a26 	vadd.f32	s14, s14, s13
 8101ae0:	b293      	uxth	r3, r2
        _largest_magnitude_db = fft_frequency_magnitude_db_average[channel][bin_index + FFT_SPECTRUM_ULTRASONIC_BIN_INDEX_LOW]
 8101ae2:	ee77 7ac7 	vsub.f32	s15, s15, s14
        _largest_magnitude_bin = bin_index + FFT_SPECTRUM_ULTRASONIC_BIN_INDEX_LOW;
 8101ae6:	ee06 3a10 	vmov	s12, r3
      if ( fft_frequency_magnitude_db_average[channel][bin_index + FFT_SPECTRUM_ULTRASONIC_BIN_INDEX_LOW]
 8101aea:	eb0a 0302 	add.w	r3, sl, r2
 8101aee:	eb0e 0383 	add.w	r3, lr, r3, lsl #2
 8101af2:	edd3 6a00 	vldr	s13, [r3]
                >= ( fft_noise_floor[bin_index + FFT_SPECTRUM_ULTRASONIC_BIN_INDEX_LOW]
 8101af6:	4b28      	ldr	r3, [pc, #160]	@ (8101b98 <dspEntry+0x350>)
        fft_magnitude_trigger_counter[channel][bin_index] = ((fft_magnitude_trigger_counter[channel][bin_index] & FFT_DETECT_COUNT_MASK)
 8101af8:	7825      	ldrb	r5, [r4, #0]
 8101afa:	9401      	str	r4, [sp, #4]
                >= ( fft_noise_floor[bin_index + FFT_SPECTRUM_ULTRASONIC_BIN_INDEX_LOW]
 8101afc:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8101b00:	ed93 7a00 	vldr	s14, [r3]
                         + fft_trigger_threshold_offset_db ))
 8101b04:	ed98 5a00 	vldr	s10, [r8]
 8101b08:	ee37 7a05 	vadd.f32	s14, s14, s10
 8101b0c:	f005 037f 	and.w	r3, r5, #127	@ 0x7f
      if ( fft_frequency_magnitude_db_average[channel][bin_index + FFT_SPECTRUM_ULTRASONIC_BIN_INDEX_LOW]
 8101b10:	eef4 6ac7 	vcmpe.f32	s13, s14
 8101b14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8101b18:	db4a      	blt.n	8101bb0 <dspEntry+0x368>
        fft_magnitude_trigger_counter[channel][bin_index] = ((fft_magnitude_trigger_counter[channel][bin_index] & FFT_DETECT_COUNT_MASK)
 8101b1a:	2b18      	cmp	r3, #24
 8101b1c:	d004      	beq.n	8101b28 <dspEntry+0x2e0>
 8101b1e:	1c6b      	adds	r3, r5, #1
 8101b20:	b2db      	uxtb	r3, r3
      if ( fft_magnitude_trigger_counter[channel][bin_index] >= FFT_DETECT_THRESHOLD_RISING_COUNT )
 8101b22:	2b0d      	cmp	r3, #13
        fft_magnitude_trigger_counter[channel][bin_index] = ((fft_magnitude_trigger_counter[channel][bin_index] & FFT_DETECT_COUNT_MASK)
 8101b24:	7023      	strb	r3, [r4, #0]
      if ( fft_magnitude_trigger_counter[channel][bin_index] >= FFT_DETECT_THRESHOLD_RISING_COUNT )
 8101b26:	d947      	bls.n	8101bb8 <dspEntry+0x370>
        fft_magnitude_trigger_counter[channel][bin_index] |= FFT_DETECT_BIN_ACTIVE_FLAG;
 8101b28:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8101b2c:	e043      	b.n	8101bb6 <dspEntry+0x36e>
 8101b2e:	bf00      	nop
 8101b30:	58020c00 	.word	0x58020c00
 8101b34:	40022000 	.word	0x40022000
 8101b38:	58026000 	.word	0x58026000
 8101b3c:	1000f08c 	.word	0x1000f08c
 8101b40:	10000f18 	.word	0x10000f18
 8101b44:	08101705 	.word	0x08101705
 8101b48:	10000d5c 	.word	0x10000d5c
 8101b4c:	081015b9 	.word	0x081015b9
 8101b50:	40020000 	.word	0x40020000
 8101b54:	10000eb0 	.word	0x10000eb0
 8101b58:	40022040 	.word	0x40022040
 8101b5c:	10016cb2 	.word	0x10016cb2
 8101b60:	58026040 	.word	0x58026040
 8101b64:	10015092 	.word	0x10015092
 8101b68:	10000e4c 	.word	0x10000e4c
 8101b6c:	5c001000 	.word	0x5c001000
 8101b70:	100188dc 	.word	0x100188dc
 8101b74:	40000400 	.word	0x40000400
 8101b78:	10000f20 	.word	0x10000f20
 8101b7c:	100188d4 	.word	0x100188d4
 8101b80:	1001208c 	.word	0x1001208c
 8101b84:	3c800000 	.word	0x3c800000
 8101b88:	10001484 	.word	0x10001484
 8101b8c:	10001488 	.word	0x10001488
 8101b90:	c3480000 	.word	0xc3480000
 8101b94:	10000f4a 	.word	0x10000f4a
 8101b98:	1000ec8c 	.word	0x1000ec8c
 8101b9c:	1001508f 	.word	0x1001508f
 8101ba0:	1000ec88 	.word	0x1000ec88
 8101ba4:	1000d488 	.word	0x1000d488
 8101ba8:	10000064 	.word	0x10000064
 8101bac:	10000f80 	.word	0x10000f80
        fft_magnitude_trigger_counter[channel][bin_index] = ((fft_magnitude_trigger_counter[channel][bin_index] & FFT_DETECT_COUNT_MASK)
 8101bb0:	2b00      	cmp	r3, #0
 8101bb2:	f040 80b9 	bne.w	8101d28 <dspEntry+0x4e0>
        fft_magnitude_trigger_counter[channel][bin_index] |= FFT_DETECT_BIN_ACTIVE_FLAG;
 8101bb6:	7023      	strb	r3, [r4, #0]
      if ( fft_magnitude_trigger_counter[channel][bin_index] & FFT_DETECT_BIN_ACTIVE_FLAG )
 8101bb8:	9b01      	ldr	r3, [sp, #4]
 8101bba:	f993 3000 	ldrsb.w	r3, [r3]
 8101bbe:	2b00      	cmp	r3, #0
        _anomaly_detected = TRUE;
 8101bc0:	bfb8      	it	lt
 8101bc2:	2001      	movlt	r0, #1
    for ( int bin_index = 0; bin_index < FFT_SPECTRUM_NUMBER_OF_ULTRASONIC_BINS; bin_index++ )
 8101bc4:	f102 0201 	add.w	r2, r2, #1
        _channel_active = TRUE;
 8101bc8:	bfb8      	it	lt
 8101bca:	4681      	movlt	r9, r0
    for ( int bin_index = 0; bin_index < FFT_SPECTRUM_NUMBER_OF_ULTRASONIC_BINS; bin_index++ )
 8101bcc:	f5b2 7f80 	cmp.w	r2, #256	@ 0x100
 8101bd0:	f104 0401 	add.w	r4, r4, #1
 8101bd4:	f47f af66 	bne.w	8101aa4 <dspEntry+0x25c>
    fft_channel_magnitude_db[channel] = _largest_magnitude_db;
 8101bd8:	4c61      	ldr	r4, [pc, #388]	@ (8101d60 <dspEntry+0x518>)
    fft_channel_magnitude_bin[channel] = _largest_magnitude_bin;
 8101bda:	4d62      	ldr	r5, [pc, #392]	@ (8101d64 <dspEntry+0x51c>)
    channel_is_active_anomaly[channel] = _channel_active;
 8101bdc:	f807 9001 	strb.w	r9, [r7, r1]
    fft_channel_magnitude_db[channel] = _largest_magnitude_db;
 8101be0:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8101be4:	edc3 7a00 	vstr	s15, [r3]
    fft_channel_magnitude_bin[channel] = _largest_magnitude_bin;
 8101be8:	eb05 0381 	add.w	r3, r5, r1, lsl #2
 8101bec:	eef8 7a46 	vcvt.f32.u32	s15, s12
  for ( int channel = 0; channel < (ADC1_CHANNELS + ADC3_CHANNELS); channel++ )
 8101bf0:	3101      	adds	r1, #1
 8101bf2:	2906      	cmp	r1, #6
    fft_channel_magnitude_bin[channel] = _largest_magnitude_bin;
 8101bf4:	edc3 7a00 	vstr	s15, [r3]
  for ( int channel = 0; channel < (ADC1_CHANNELS + ADC3_CHANNELS); channel++ )
 8101bf8:	f10c 0cd6 	add.w	ip, ip, #214	@ 0xd6
 8101bfc:	f47f af4a 	bne.w	8101a94 <dspEntry+0x24c>
  }

  // increment previous/current detect state
  anomaly_detect_state_previous = anomaly_detect_state_current;
  anomaly_detect_state_current = _anomaly_detected;
 8101c00:	f8df 91a8 	ldr.w	r9, [pc, #424]	@ 8101dac <dspEntry+0x564>
      fft_results_ready = TRUE;
 8101c04:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8101db0 <dspEntry+0x568>
  anomaly_detect_state_current = _anomaly_detected;
 8101c08:	f889 0000 	strb.w	r0, [r9]

  setUserLED2State( anomaly_detect_state_current );
 8101c0c:	f000 fa26 	bl	810205c <setUserLED2State>
      fft_results_ready = TRUE;
 8101c10:	2301      	movs	r3, #1
 8101c12:	f888 3000 	strb.w	r3, [r8]
// Only capable of generating one set of values, does not handle multiple anomalies
static void anomalyUpdateCharacteristics( void )
{
  // Anomaly frequency, ** just potato averaging of active microphone frequencies **
  //if(!RUN_ONCE) printf("In perform anomalyUpdateCharacteristics\r\n");
  float _sum = 0.0f;
 8101c16:	eddf 6a54 	vldr	s13, [pc, #336]	@ 8101d68 <dspEntry+0x520>
  // sum of frequencies of active channels
  for ( int _channel = 0; _channel < NUM_MICROPHONE_CHANNELS; _channel++ )
  {
    if ( channel_is_active_anomaly[_channel] )
    {
      _sum += (float)fft_channel_magnitude_bin[_channel] * ADC_SAMPLE_FREQUENCY / (FFT_BATCH_SIZE);
 8101c1a:	ed9f 7a54 	vldr	s14, [pc, #336]	@ 8101d6c <dspEntry+0x524>
 8101c1e:	ed9f 6a54 	vldr	s12, [pc, #336]	@ 8101d70 <dspEntry+0x528>
      fft_samples_ready = FALSE;
 8101c22:	2300      	movs	r3, #0
 8101c24:	f88b 3000 	strb.w	r3, [fp]
  for ( int _channel = 0; _channel < NUM_MICROPHONE_CHANNELS; _channel++ )
 8101c28:	461a      	mov	r2, r3
    if ( channel_is_active_anomaly[_channel] )
 8101c2a:	5cb9      	ldrb	r1, [r7, r2]
 8101c2c:	b149      	cbz	r1, 8101c42 <dspEntry+0x3fa>
      _sum += (float)fft_channel_magnitude_bin[_channel] * ADC_SAMPLE_FREQUENCY / (FFT_BATCH_SIZE);
 8101c2e:	eb05 0182 	add.w	r1, r5, r2, lsl #2
 8101c32:	edd1 7a00 	vldr	s15, [r1]
 8101c36:	ee67 7a87 	vmul.f32	s15, s15, s14
      _active_channels++;
 8101c3a:	3301      	adds	r3, #1
      _sum += (float)fft_channel_magnitude_bin[_channel] * ADC_SAMPLE_FREQUENCY / (FFT_BATCH_SIZE);
 8101c3c:	eee7 6a86 	vfma.f32	s13, s15, s12
      _active_channels++;
 8101c40:	b2db      	uxtb	r3, r3
  for ( int _channel = 0; _channel < NUM_MICROPHONE_CHANNELS; _channel++ )
 8101c42:	3201      	adds	r2, #1
 8101c44:	2a06      	cmp	r2, #6
 8101c46:	d1f0      	bne.n	8101c2a <dspEntry+0x3e2>
  if ( _active_channels == 0 )
  {
    anomaly_frequency = 20000.0f;
  }

  anomaly_frequency = _sum / _active_channels;
 8101c48:	ee07 3a90 	vmov	s15, r3
 8101c4c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8101c50:	4d48      	ldr	r5, [pc, #288]	@ (8101d74 <dspEntry+0x52c>)

  // normalized frequency
  anomaly_frequency_normalized = (anomaly_frequency - 20000.0f) / (120000.0f - 20000.0f);
 8101c52:	4b49      	ldr	r3, [pc, #292]	@ (8101d78 <dspEntry+0x530>)
  anomaly_frequency = _sum / _active_channels;
 8101c54:	ee86 7aa7 	vdiv.f32	s14, s13, s15
  anomaly_frequency_normalized = (anomaly_frequency - 20000.0f) / (120000.0f - 20000.0f);
 8101c58:	eddf 7a48 	vldr	s15, [pc, #288]	@ 8101d7c <dspEntry+0x534>
 8101c5c:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8101d80 <dspEntry+0x538>
  anomaly_frequency = _sum / _active_channels;
 8101c60:	ed85 7a00 	vstr	s14, [r5]
  anomaly_frequency_normalized = (anomaly_frequency - 20000.0f) / (120000.0f - 20000.0f);
 8101c64:	ee37 7a67 	vsub.f32	s14, s14, s15
 8101c68:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8101c6c:	edc3 7a00 	vstr	s15, [r3]

  // magnitude, ** also potato but functional **
  float _largest = -200.0f;
 8101c70:	eddf 7a44 	vldr	s15, [pc, #272]	@ 8101d84 <dspEntry+0x53c>

  for ( int _channel = 0; _channel < NUM_MICROPHONE_CHANNELS; _channel++ )
 8101c74:	2300      	movs	r3, #0
  {
    if (( fft_channel_magnitude_db[_channel] > _largest )
 8101c76:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 8101c7a:	ed92 7a00 	vldr	s14, [r2]
 8101c7e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8101c82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8101c86:	dd03      	ble.n	8101c90 <dspEntry+0x448>
        && ( channel_is_active_anomaly[_channel] ))
 8101c88:	5cf9      	ldrb	r1, [r7, r3]
 8101c8a:	b109      	cbz	r1, 8101c90 <dspEntry+0x448>
    {
      _largest = fft_channel_magnitude_db[_channel];
 8101c8c:	edd2 7a00 	vldr	s15, [r2]
  for ( int _channel = 0; _channel < NUM_MICROPHONE_CHANNELS; _channel++ )
 8101c90:	3301      	adds	r3, #1
 8101c92:	2b06      	cmp	r3, #6
 8101c94:	d1ef      	bne.n	8101c76 <dspEntry+0x42e>
    }
  }

  anomaly_magnitude = _largest;
 8101c96:	4c3c      	ldr	r4, [pc, #240]	@ (8101d88 <dspEntry+0x540>)

  // update inter-processor communication (shared RAM region)
  IPCSetAnomalyDetectState( anomaly_detect_state_current );
 8101c98:	f899 0000 	ldrb.w	r0, [r9]
  anomaly_magnitude = _largest;
 8101c9c:	edc4 7a00 	vstr	s15, [r4]
  IPCSetAnomalyDetectState( anomaly_detect_state_current );
 8101ca0:	f000 f93a 	bl	8101f18 <IPCSetAnomalyDetectState>
  IPCSetAnomalyFrequency( anomaly_frequency );
 8101ca4:	ed95 0a00 	vldr	s0, [r5]
 8101ca8:	f000 f93c 	bl	8101f24 <IPCSetAnomalyFrequency>
  IPCSetAnomalyMagnitudedB( anomaly_magnitude );
 8101cac:	ed94 0a00 	vldr	s0, [r4]
      if(anomaly_detect_state_current & (((SKIP_N_SAMPLES_READY % 40) == 0) || (SKIP_N_SAMPLES_READY == 0)))
 8101cb0:	4c36      	ldr	r4, [pc, #216]	@ (8101d8c <dspEntry+0x544>)
  IPCSetAnomalyMagnitudedB( anomaly_magnitude );
 8101cb2:	f000 f93d 	bl	8101f30 <IPCSetAnomalyMagnitudedB>
      if(anomaly_detect_state_current & (((SKIP_N_SAMPLES_READY % 40) == 0) || (SKIP_N_SAMPLES_READY == 0)))
 8101cb6:	6823      	ldr	r3, [r4, #0]
 8101cb8:	f899 1000 	ldrb.w	r1, [r9]
 8101cbc:	2028      	movs	r0, #40	@ 0x28
 8101cbe:	fb93 f2f0 	sdiv	r2, r3, r0
 8101cc2:	fb00 3212 	mls	r2, r0, r2, r3
 8101cc6:	2a00      	cmp	r2, #0
 8101cc8:	d031      	beq.n	8101d2e <dspEntry+0x4e6>
 8101cca:	fab3 f283 	clz	r2, r3
 8101cce:	0952      	lsrs	r2, r2, #5
 8101cd0:	4211      	tst	r1, r2
 8101cd2:	d02e      	beq.n	8101d32 <dspEntry+0x4ea>
    	    MX_X_CUBE_AI_Process(fft_frequency_magnitude_db_average);
 8101cd4:	482e      	ldr	r0, [pc, #184]	@ (8101d90 <dspEntry+0x548>)
 8101cd6:	f005 fa51 	bl	810717c <MX_X_CUBE_AI_Process>
      	    SKIP_N_SAMPLES_READY = 1;
 8101cda:	2301      	movs	r3, #1
      else if (anomaly_detect_state_current) SKIP_N_SAMPLES_READY++;
 8101cdc:	6023      	str	r3, [r4, #0]
      user_button_state_previous = user_button_state_current;
 8101cde:	4d2d      	ldr	r5, [pc, #180]	@ (8101d94 <dspEntry+0x54c>)
 8101ce0:	4c2d      	ldr	r4, [pc, #180]	@ (8101d98 <dspEntry+0x550>)
 8101ce2:	782b      	ldrb	r3, [r5, #0]
 8101ce4:	7023      	strb	r3, [r4, #0]
      user_button_state_current = getUserButtonState( );
 8101ce6:	f000 f9a3 	bl	8102030 <getUserButtonState>
 8101cea:	7028      	strb	r0, [r5, #0]
      if ( user_button_state_current && !user_button_state_previous )
 8101cec:	b138      	cbz	r0, 8101cfe <dspEntry+0x4b6>
 8101cee:	7823      	ldrb	r3, [r4, #0]
 8101cf0:	b92b      	cbnz	r3, 8101cfe <dspEntry+0x4b6>
        uart_data_flag = (uart_data_flag ? FALSE : TRUE);
 8101cf2:	4a2a      	ldr	r2, [pc, #168]	@ (8101d9c <dspEntry+0x554>)
 8101cf4:	7813      	ldrb	r3, [r2, #0]
 8101cf6:	fab3 f383 	clz	r3, r3
 8101cfa:	095b      	lsrs	r3, r3, #5
 8101cfc:	7013      	strb	r3, [r2, #0]
      if ( fft_results_ready && uart_data_flag )
 8101cfe:	f898 3000 	ldrb.w	r3, [r8]
 8101d02:	2b00      	cmp	r3, #0
 8101d04:	f43f ae13 	beq.w	810192e <dspEntry+0xe6>
 8101d08:	4b24      	ldr	r3, [pc, #144]	@ (8101d9c <dspEntry+0x554>)
 8101d0a:	781b      	ldrb	r3, [r3, #0]
 8101d0c:	2b00      	cmp	r3, #0
 8101d0e:	f43f ae0e 	beq.w	810192e <dspEntry+0xe6>
        usart_data_skip_counter++;
 8101d12:	4a23      	ldr	r2, [pc, #140]	@ (8101da0 <dspEntry+0x558>)
 8101d14:	8813      	ldrh	r3, [r2, #0]
 8101d16:	3301      	adds	r3, #1
 8101d18:	b29b      	uxth	r3, r3
        if ( usart_data_skip_counter >= USART_SKIP_N_DATA_SETS )
 8101d1a:	2b04      	cmp	r3, #4
 8101d1c:	d80d      	bhi.n	8101d3a <dspEntry+0x4f2>
        usart_data_skip_counter++;
 8101d1e:	8013      	strh	r3, [r2, #0]
        fft_results_ready = FALSE;
 8101d20:	2300      	movs	r3, #0
 8101d22:	f888 3000 	strb.w	r3, [r8]
 8101d26:	e602      	b.n	810192e <dspEntry+0xe6>
        fft_magnitude_trigger_counter[channel][bin_index] = ((fft_magnitude_trigger_counter[channel][bin_index] & FFT_DETECT_COUNT_MASK)
 8101d28:	3d01      	subs	r5, #1
 8101d2a:	b2eb      	uxtb	r3, r5
 8101d2c:	e6f9      	b.n	8101b22 <dspEntry+0x2da>
      if(anomaly_detect_state_current & (((SKIP_N_SAMPLES_READY % 40) == 0) || (SKIP_N_SAMPLES_READY == 0)))
 8101d2e:	2201      	movs	r2, #1
 8101d30:	e7ce      	b.n	8101cd0 <dspEntry+0x488>
      else if (anomaly_detect_state_current) SKIP_N_SAMPLES_READY++;
 8101d32:	2900      	cmp	r1, #0
 8101d34:	d0d3      	beq.n	8101cde <dspEntry+0x496>
 8101d36:	3301      	adds	r3, #1
 8101d38:	e7d0      	b.n	8101cdc <dspEntry+0x494>
          usart_data_skip_counter = 0;
 8101d3a:	2300      	movs	r3, #0
 8101d3c:	8013      	strh	r3, [r2, #0]
          status = HAL_UART_Transmit_DMA( &huart3, float_union.valueu8, 4 );
 8101d3e:	4919      	ldr	r1, [pc, #100]	@ (8101da4 <dspEntry+0x55c>)
 8101d40:	4819      	ldr	r0, [pc, #100]	@ (8101da8 <dspEntry+0x560>)
          while ( (status = HAL_UART_Transmit_DMA( &huart3,
 8101d42:	4c13      	ldr	r4, [pc, #76]	@ (8101d90 <dspEntry+0x548>)
 8101d44:	4d18      	ldr	r5, [pc, #96]	@ (8101da8 <dspEntry+0x560>)
          status = HAL_UART_Transmit_DMA( &huart3, float_union.valueu8, 4 );
 8101d46:	2204      	movs	r2, #4
 8101d48:	f004 fab8 	bl	81062bc <HAL_UART_Transmit_DMA>
          while ( (status = HAL_UART_Transmit_DMA( &huart3,
 8101d4c:	f44f 52c0 	mov.w	r2, #6144	@ 0x1800
 8101d50:	4621      	mov	r1, r4
 8101d52:	4628      	mov	r0, r5
 8101d54:	f004 fab2 	bl	81062bc <HAL_UART_Transmit_DMA>
                == HAL_BUSY );
 8101d58:	2802      	cmp	r0, #2
 8101d5a:	d1e1      	bne.n	8101d20 <dspEntry+0x4d8>
 8101d5c:	e7f6      	b.n	8101d4c <dspEntry+0x504>
 8101d5e:	bf00      	nop
 8101d60:	10000f68 	.word	0x10000f68
 8101d64:	10000f50 	.word	0x10000f50
 8101d68:	00000000 	.word	0x00000000
 8101d6c:	486a6000 	.word	0x486a6000
 8101d70:	3b000000 	.word	0x3b000000
 8101d74:	10000f40 	.word	0x10000f40
 8101d78:	10000f3c 	.word	0x10000f3c
 8101d7c:	469c4000 	.word	0x469c4000
 8101d80:	47c35000 	.word	0x47c35000
 8101d84:	c3480000 	.word	0xc3480000
 8101d88:	10000f38 	.word	0x10000f38
 8101d8c:	10000f14 	.word	0x10000f14
 8101d90:	1000d488 	.word	0x1000d488
 8101d94:	10000f1a 	.word	0x10000f1a
 8101d98:	10000f1b 	.word	0x10000f1b
 8101d9c:	10000f1c 	.word	0x10000f1c
 8101da0:	1001508c 	.word	0x1001508c
 8101da4:	100188d4 	.word	0x100188d4
 8101da8:	100189a0 	.word	0x100189a0
 8101dac:	10000f19 	.word	0x10000f19
 8101db0:	1001508e 	.word	0x1001508e

08101db4 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8101db4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8101db6:	b08d      	sub	sp, #52	@ 0x34

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8101db8:	2214      	movs	r2, #20
 8101dba:	2100      	movs	r1, #0
 8101dbc:	a807      	add	r0, sp, #28
 8101dbe:	f009 fbbf 	bl	810b540 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8101dc2:	4b45      	ldr	r3, [pc, #276]	@ (8101ed8 <MX_GPIO_Init+0x124>)
  __HAL_RCC_GPIOF_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOJ_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, DEBUG_GPIO_0_Pin|LD2_Pin, GPIO_PIN_RESET);
 8101dc4:	4f45      	ldr	r7, [pc, #276]	@ (8101edc <MX_GPIO_Init+0x128>)
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8101dc6:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_RESET);
 8101dca:	4e45      	ldr	r6, [pc, #276]	@ (8101ee0 <MX_GPIO_Init+0x12c>)
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8101dcc:	f042 0202 	orr.w	r2, r2, #2
 8101dd0:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8101dd4:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8101dd8:	f002 0202 	and.w	r2, r2, #2
 8101ddc:	9200      	str	r2, [sp, #0]
 8101dde:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8101de0:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8101de4:	f042 0208 	orr.w	r2, r2, #8
 8101de8:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8101dec:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8101df0:	f002 0208 	and.w	r2, r2, #8
 8101df4:	9201      	str	r2, [sp, #4]
 8101df6:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8101df8:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8101dfc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8101e00:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8101e04:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8101e08:	f402 7280 	and.w	r2, r2, #256	@ 0x100
 8101e0c:	9202      	str	r2, [sp, #8]
 8101e0e:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8101e10:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8101e14:	f042 0204 	orr.w	r2, r2, #4
 8101e18:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8101e1c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8101e20:	f002 0204 	and.w	r2, r2, #4
 8101e24:	9203      	str	r2, [sp, #12]
 8101e26:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8101e28:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8101e2c:	f042 0220 	orr.w	r2, r2, #32
 8101e30:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8101e34:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8101e38:	f002 0220 	and.w	r2, r2, #32
 8101e3c:	9204      	str	r2, [sp, #16]
 8101e3e:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8101e40:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8101e44:	f042 0201 	orr.w	r2, r2, #1
 8101e48:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8101e4c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8101e50:	f002 0201 	and.w	r2, r2, #1
 8101e54:	9205      	str	r2, [sp, #20]
 8101e56:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8101e58:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8101e5c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8101e60:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8101e64:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8101e68:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8101e6c:	9306      	str	r3, [sp, #24]
  HAL_GPIO_WritePin(GPIOI, DEBUG_GPIO_0_Pin|LD2_Pin, GPIO_PIN_RESET);
 8101e6e:	4638      	mov	r0, r7
 8101e70:	2200      	movs	r2, #0
 8101e72:	f242 0104 	movw	r1, #8196	@ 0x2004
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8101e76:	9b06      	ldr	r3, [sp, #24]
  HAL_GPIO_WritePin(GPIOI, DEBUG_GPIO_0_Pin|LD2_Pin, GPIO_PIN_RESET);
 8101e78:	f002 fb38 	bl	81044ec <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_RESET);
 8101e7c:	2200      	movs	r2, #0
 8101e7e:	4630      	mov	r0, r6
 8101e80:	2104      	movs	r1, #4
 8101e82:	f002 fb33 	bl	81044ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DEBUG_EN_IN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8101e86:	2400      	movs	r4, #0
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8101e88:	2501      	movs	r5, #1
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8101e8a:	2308      	movs	r3, #8
  HAL_GPIO_Init(DEBUG_EN_IN_GPIO_Port, &GPIO_InitStruct);
 8101e8c:	a907      	add	r1, sp, #28
 8101e8e:	4815      	ldr	r0, [pc, #84]	@ (8101ee4 <MX_GPIO_Init+0x130>)
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8101e90:	9509      	str	r5, [sp, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8101e92:	e9cd 3407 	strd	r3, r4, [sp, #28]
  HAL_GPIO_Init(DEBUG_EN_IN_GPIO_Port, &GPIO_InitStruct);
 8101e96:	f002 fa3d 	bl	8104314 <HAL_GPIO_Init>

  /*Configure GPIO pins : PIPin PIPin */
  GPIO_InitStruct.Pin = DEBUG_GPIO_0_Pin|LD2_Pin;
 8101e9a:	f242 0304 	movw	r3, #8196	@ 0x2004
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8101e9e:	a907      	add	r1, sp, #28
 8101ea0:	4638      	mov	r0, r7
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8101ea2:	e9cd 3507 	strd	r3, r5, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101ea6:	e9cd 4409 	strd	r4, r4, [sp, #36]	@ 0x24
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8101eaa:	f002 fa33 	bl	8104314 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8101eae:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8101eb2:	a907      	add	r1, sp, #28
 8101eb4:	480c      	ldr	r0, [pc, #48]	@ (8101ee8 <MX_GPIO_Init+0x134>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101eb6:	9409      	str	r4, [sp, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8101eb8:	e9cd 3407 	strd	r3, r4, [sp, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8101ebc:	f002 fa2a 	bl	8104314 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD1_Pin;
 8101ec0:	2304      	movs	r3, #4
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LD1_GPIO_Port, &GPIO_InitStruct);
 8101ec2:	a907      	add	r1, sp, #28
 8101ec4:	4630      	mov	r0, r6
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8101ec6:	e9cd 3507 	strd	r3, r5, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101eca:	e9cd 4409 	strd	r4, r4, [sp, #36]	@ 0x24
  HAL_GPIO_Init(LD1_GPIO_Port, &GPIO_InitStruct);
 8101ece:	f002 fa21 	bl	8104314 <HAL_GPIO_Init>

}
 8101ed2:	b00d      	add	sp, #52	@ 0x34
 8101ed4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8101ed6:	bf00      	nop
 8101ed8:	58024400 	.word	0x58024400
 8101edc:	58022000 	.word	0x58022000
 8101ee0:	58022400 	.word	0x58022400
 8101ee4:	58020c00 	.word	0x58020c00
 8101ee8:	58020800 	.word	0x58020800

08101eec <IPCInitialize>:
} shared_memory __attribute__((section(".ipc_data")));

void IPCInitialize( void )
{
  // only initialize a few, the others are constantly updated by DSP or others
  shared_memory.voice_volume_normalized = 0.5f;
 8101eec:	4b09      	ldr	r3, [pc, #36]	@ (8101f14 <IPCInitialize+0x28>)
 8101eee:	f04f 527c 	mov.w	r2, #1056964608	@ 0x3f000000
 8101ef2:	601a      	str	r2, [r3, #0]
  shared_memory.voice_mute_active = FALSE;
 8101ef4:	2200      	movs	r2, #0
 8101ef6:	711a      	strb	r2, [r3, #4]
  shared_memory.anomaly_detection_active = FALSE;
 8101ef8:	715a      	strb	r2, [r3, #5]
  shared_memory.lock = FALSE;
 8101efa:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  shared_memory.alarm_mute = FALSE;
 8101efe:	719a      	strb	r2, [r3, #6]
  shared_memory.anomaly_vector[0] = 0;
 8101f00:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
  shared_memory.anomaly_vector[1] = 0;
 8101f04:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49
  shared_memory.anomaly_vector[2] = 0;
 8101f08:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a
  shared_memory.predicted_region  = -1;
 8101f0c:	22ff      	movs	r2, #255	@ 0xff
 8101f0e:	f883 204b 	strb.w	r2, [r3, #75]	@ 0x4b
}
 8101f12:	4770      	bx	lr
 8101f14:	10000000 	.word	0x10000000

08101f18 <IPCSetAnomalyDetectState>:
  return shared_memory.anomaly_detection_active;
}

void IPCSetAnomalyDetectState( boolean_t new_state )
{
  shared_memory.anomaly_detection_active = new_state;
 8101f18:	4b01      	ldr	r3, [pc, #4]	@ (8101f20 <IPCSetAnomalyDetectState+0x8>)
 8101f1a:	7158      	strb	r0, [r3, #5]
}
 8101f1c:	4770      	bx	lr
 8101f1e:	bf00      	nop
 8101f20:	10000000 	.word	0x10000000

08101f24 <IPCSetAnomalyFrequency>:
  return shared_memory.anomaly_frequency;
}

void IPCSetAnomalyFrequency( float new_freq )
{
  shared_memory.anomaly_frequency = new_freq;
 8101f24:	4b01      	ldr	r3, [pc, #4]	@ (8101f2c <IPCSetAnomalyFrequency+0x8>)
 8101f26:	ed83 0a02 	vstr	s0, [r3, #8]
}
 8101f2a:	4770      	bx	lr
 8101f2c:	10000000 	.word	0x10000000

08101f30 <IPCSetAnomalyMagnitudedB>:
  return shared_memory.anomaly_magnitude_db;
}

void IPCSetAnomalyMagnitudedB( float new_mag )
{
  shared_memory.anomaly_magnitude_db = new_mag;
 8101f30:	4b01      	ldr	r3, [pc, #4]	@ (8101f38 <IPCSetAnomalyMagnitudedB+0x8>)
 8101f32:	ed83 0a03 	vstr	s0, [r3, #12]
}
 8101f36:	4770      	bx	lr
 8101f38:	10000000 	.word	0x10000000

08101f3c <IPCGetPredictedRegion>:
  shared_memory.alarm_mute = new_state;
}

int8_t IPCGetPredictedRegion( void )
{
	return shared_memory.predicted_region;
 8101f3c:	4b02      	ldr	r3, [pc, #8]	@ (8101f48 <IPCGetPredictedRegion+0xc>)
 8101f3e:	f893 004b 	ldrb.w	r0, [r3, #75]	@ 0x4b
}
 8101f42:	b240      	sxtb	r0, r0
 8101f44:	4770      	bx	lr
 8101f46:	bf00      	nop
 8101f48:	10000000 	.word	0x10000000

08101f4c <IPCSetPredictedRegion>:

void IPCSetPredictedRegion( int8_t region)
{
	shared_memory.predicted_region = region;
 8101f4c:	4b01      	ldr	r3, [pc, #4]	@ (8101f54 <IPCSetPredictedRegion+0x8>)
 8101f4e:	f883 004b 	strb.w	r0, [r3, #75]	@ 0x4b
}
 8101f52:	4770      	bx	lr
 8101f54:	10000000 	.word	0x10000000

08101f58 <_write>:
  * @brief  The application entry point.
  * @retval int
  */

int _write(int file, char *ptr, int len)
{
 8101f58:	b530      	push	{r4, r5, lr}
 8101f5a:	4610      	mov	r0, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8101f5c:	2300      	movs	r3, #0
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8101f5e:	f04f 4260 	mov.w	r2, #3758096384	@ 0xe0000000
 8101f62:	4283      	cmp	r3, r0
 8101f64:	db00      	blt.n	8101f68 <_write+0x10>
	{
		ITM_SendChar(*ptr++);
	}
	return len;
}
 8101f66:	bd30      	pop	{r4, r5, pc}
 8101f68:	f8d2 4e80 	ldr.w	r4, [r2, #3712]	@ 0xe80
 8101f6c:	07e5      	lsls	r5, r4, #31
 8101f6e:	d507      	bpl.n	8101f80 <_write+0x28>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8101f70:	f8d2 4e00 	ldr.w	r4, [r2, #3584]	@ 0xe00
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8101f74:	07e4      	lsls	r4, r4, #31
 8101f76:	d503      	bpl.n	8101f80 <_write+0x28>
		ITM_SendChar(*ptr++);
 8101f78:	5ccc      	ldrb	r4, [r1, r3]
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8101f7a:	6815      	ldr	r5, [r2, #0]
 8101f7c:	b115      	cbz	r5, 8101f84 <_write+0x2c>
    {
      __NOP();
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8101f7e:	7014      	strb	r4, [r2, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8101f80:	3301      	adds	r3, #1
 8101f82:	e7ee      	b.n	8101f62 <_write+0xa>
      __NOP();
 8101f84:	bf00      	nop
 8101f86:	e7f8      	b.n	8101f7a <_write+0x22>

08101f88 <main>:

  /* USER CODE END 1 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /*HW semaphore Clock enable*/
  __HAL_RCC_HSEM_CLK_ENABLE();
 8101f88:	4c26      	ldr	r4, [pc, #152]	@ (8102024 <main+0x9c>)
 8101f8a:	f8d4 30e0 	ldr.w	r3, [r4, #224]	@ 0xe0
{
 8101f8e:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_HSEM_CLK_ENABLE();
 8101f90:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8101f94:	f8c4 30e0 	str.w	r3, [r4, #224]	@ 0xe0
 8101f98:	f8d4 30e0 	ldr.w	r3, [r4, #224]	@ 0xe0
 8101f9c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
  /* Activate HSEM notification for Cortex-M4*/
  HAL_HSEM_ActivateNotification(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 8101fa0:	2001      	movs	r0, #1
  __HAL_RCC_HSEM_CLK_ENABLE();
 8101fa2:	9300      	str	r3, [sp, #0]
 8101fa4:	9b00      	ldr	r3, [sp, #0]
  HAL_HSEM_ActivateNotification(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 8101fa6:	f002 faa7 	bl	81044f8 <HAL_HSEM_ActivateNotification>
  /*
  Domain D2 goes to STOP mode (Cortex-M4 in deep-sleep) waiting for Cortex-M7 to
  perform system initialization (system clock config, external memory configuration.. )
  */

  HAL_PWREx_ClearPendingEvent();
 8101faa:	f002 faef 	bl	810458c <HAL_PWREx_ClearPendingEvent>
  HAL_PWREx_EnterSTOPMode(PWR_MAINREGULATOR_ON, PWR_STOPENTRY_WFE, PWR_D2_DOMAIN);
 8101fae:	2201      	movs	r2, #1
 8101fb0:	2102      	movs	r1, #2
 8101fb2:	2000      	movs	r0, #0
 8101fb4:	f002 faa8 	bl	8104508 <HAL_PWREx_EnterSTOPMode>

  /* Clear HSEM flag */
  __HAL_HSEM_CLEAR_FLAG(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 8101fb8:	4b1b      	ldr	r3, [pc, #108]	@ (8102028 <main+0xa0>)
 8101fba:	681b      	ldr	r3, [r3, #0]
 8101fbc:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8101fc0:	2b07      	cmp	r3, #7
 8101fc2:	4b1a      	ldr	r3, [pc, #104]	@ (810202c <main+0xa4>)
 8101fc4:	bf0b      	itete	eq
 8101fc6:	f8d3 2104 	ldreq.w	r2, [r3, #260]	@ 0x104
 8101fca:	f8d3 2114 	ldrne.w	r2, [r3, #276]	@ 0x114
 8101fce:	f042 0201 	orreq.w	r2, r2, #1
 8101fd2:	f042 0201 	orrne.w	r2, r2, #1
 8101fd6:	bf0c      	ite	eq
 8101fd8:	f8c3 2104 	streq.w	r2, [r3, #260]	@ 0x104
 8101fdc:	f8c3 2114 	strne.w	r2, [r3, #276]	@ 0x114

  __HAL_RCC_CRC_CLK_ENABLE();
 8101fe0:	f8d4 30e0 	ldr.w	r3, [r4, #224]	@ 0xe0
 8101fe4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8101fe8:	f8c4 30e0 	str.w	r3, [r4, #224]	@ 0xe0
 8101fec:	f8d4 30e0 	ldr.w	r3, [r4, #224]	@ 0xe0
 8101ff0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8101ff4:	9301      	str	r3, [sp, #4]
 8101ff6:	9b01      	ldr	r3, [sp, #4]

/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8101ff8:	f000 faee 	bl	81025d8 <HAL_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8101ffc:	f7ff feda 	bl	8101db4 <MX_GPIO_Init>
  MX_DMA_Init();
 8102000:	f7ff fa1c 	bl	810143c <MX_DMA_Init>
  MX_TIM3_Init();
 8102004:	f000 f90e 	bl	8102224 <MX_TIM3_Init>
  MX_USART3_UART_Init();
 8102008:	f000 f99a 	bl	8102340 <MX_USART3_UART_Init>
  MX_ADC3_Init();
 810200c:	f7ff f8f0 	bl	81011f0 <MX_ADC3_Init>
  MX_ADC1_Init();
 8102010:	f7ff f882 	bl	8101118 <MX_ADC1_Init>
  MX_X_CUBE_AI_Init();
 8102014:	f005 f870 	bl	81070f8 <MX_X_CUBE_AI_Init>
  /* USER CODE BEGIN 2 */
  MX_USART1_UART_Init();
 8102018:	f000 f960 	bl	81022dc <MX_USART1_UART_Init>

  dspEntry( );
 810201c:	f7ff fc14 	bl	8101848 <dspEntry>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8102020:	e7fe      	b.n	8102020 <main+0x98>
 8102022:	bf00      	nop
 8102024:	58024400 	.word	0x58024400
 8102028:	e000ed00 	.word	0xe000ed00
 810202c:	58026400 	.word	0x58026400

08102030 <getUserButtonState>:
}

/* USER CODE BEGIN 4 */

boolean_t getUserButtonState ( void )
{
 8102030:	b508      	push	{r3, lr}
  return (HAL_GPIO_ReadPin( B1_GPIO_Port, B1_Pin) ? TRUE : FALSE);
 8102032:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8102036:	4803      	ldr	r0, [pc, #12]	@ (8102044 <getUserButtonState+0x14>)
 8102038:	f002 fa52 	bl	81044e0 <HAL_GPIO_ReadPin>
}
 810203c:	3800      	subs	r0, #0
 810203e:	bf18      	it	ne
 8102040:	2001      	movne	r0, #1
 8102042:	bd08      	pop	{r3, pc}
 8102044:	58020800 	.word	0x58020800

08102048 <setUserLED1State>:

void setUserLED1State ( boolean_t state )
{
  HAL_GPIO_WritePin( LD1_GPIO_Port, LD1_Pin, (state ? GPIO_PIN_RESET : GPIO_PIN_SET) );
 8102048:	fab0 f280 	clz	r2, r0
 810204c:	0952      	lsrs	r2, r2, #5
 810204e:	4802      	ldr	r0, [pc, #8]	@ (8102058 <setUserLED1State+0x10>)
 8102050:	2104      	movs	r1, #4
 8102052:	f002 ba4b 	b.w	81044ec <HAL_GPIO_WritePin>
 8102056:	bf00      	nop
 8102058:	58022400 	.word	0x58022400

0810205c <setUserLED2State>:
}

void setUserLED2State ( boolean_t state )
{
  HAL_GPIO_WritePin( LD2_GPIO_Port, LD2_Pin, (state ? GPIO_PIN_RESET : GPIO_PIN_SET) );
 810205c:	fab0 f280 	clz	r2, r0
 8102060:	0952      	lsrs	r2, r2, #5
 8102062:	4802      	ldr	r0, [pc, #8]	@ (810206c <setUserLED2State+0x10>)
 8102064:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8102068:	f002 ba40 	b.w	81044ec <HAL_GPIO_WritePin>
 810206c:	58022000 	.word	0x58022000

08102070 <Error_Handler>:
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8102070:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8102072:	e7fe      	b.n	8102072 <Error_Handler+0x2>

08102074 <HAL_UART_TxCpltCallback>:
//**************************************************************************************************************************************************************************************************
//**************************************************************************************************************************************************************************************************
//**************************************************************************************************************************************************************************************************
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
  if(huart->Instance == USART1)
 8102074:	6802      	ldr	r2, [r0, #0]
 8102076:	4b03      	ldr	r3, [pc, #12]	@ (8102084 <HAL_UART_TxCpltCallback+0x10>)
 8102078:	429a      	cmp	r2, r3
  {
	  uart_tx_complete = 1; // Transmission completed, ready to send the next message
 810207a:	bf02      	ittt	eq
 810207c:	4b02      	ldreq	r3, [pc, #8]	@ (8102088 <HAL_UART_TxCpltCallback+0x14>)
 810207e:	2201      	moveq	r2, #1
 8102080:	701a      	strbeq	r2, [r3, #0]
  }
}
 8102082:	4770      	bx	lr
 8102084:	40011000 	.word	0x40011000
 8102088:	10000068 	.word	0x10000068

0810208c <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 810208c:	4b07      	ldr	r3, [pc, #28]	@ (81020ac <HAL_MspInit+0x20>)
 810208e:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
 8102092:	f042 0202 	orr.w	r2, r2, #2
 8102096:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4
 810209a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
{
 810209e:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 81020a0:	f003 0302 	and.w	r3, r3, #2
 81020a4:	9301      	str	r3, [sp, #4]
 81020a6:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 81020a8:	b002      	add	sp, #8
 81020aa:	4770      	bx	lr
 81020ac:	58024400 	.word	0x58024400

081020b0 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 81020b0:	e7fe      	b.n	81020b0 <NMI_Handler>

081020b2 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 81020b2:	e7fe      	b.n	81020b2 <HardFault_Handler>

081020b4 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 81020b4:	e7fe      	b.n	81020b4 <MemManage_Handler>

081020b6 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 81020b6:	e7fe      	b.n	81020b6 <BusFault_Handler>

081020b8 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 81020b8:	e7fe      	b.n	81020b8 <UsageFault_Handler>

081020ba <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 81020ba:	4770      	bx	lr

081020bc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
 81020bc:	4770      	bx	lr

081020be <PendSV_Handler>:
}

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 81020be:	4770      	bx	lr

081020c0 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 81020c0:	f000 bad8 	b.w	8102674 <HAL_IncTick>

081020c4 <DMA1_Stream0_IRQHandler>:
void DMA1_Stream0_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 81020c4:	4801      	ldr	r0, [pc, #4]	@ (81020cc <DMA1_Stream0_IRQHandler+0x8>)
 81020c6:	f001 be59 	b.w	8103d7c <HAL_DMA_IRQHandler>
 81020ca:	bf00      	nop
 81020cc:	10000dd4 	.word	0x10000dd4

081020d0 <DMA1_Stream1_IRQHandler>:
void DMA1_Stream1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 81020d0:	4801      	ldr	r0, [pc, #4]	@ (81020d8 <DMA1_Stream1_IRQHandler+0x8>)
 81020d2:	f001 be53 	b.w	8103d7c <HAL_DMA_IRQHandler>
 81020d6:	bf00      	nop
 81020d8:	10000d5c 	.word	0x10000d5c

081020dc <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 81020dc:	4801      	ldr	r0, [pc, #4]	@ (81020e4 <USART1_IRQHandler+0x8>)
 81020de:	f004 b989 	b.w	81063f4 <HAL_UART_IRQHandler>
 81020e2:	bf00      	nop
 81020e4:	10018aac 	.word	0x10018aac

081020e8 <USART3_IRQHandler>:
void USART3_IRQHandler(void)
{
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 81020e8:	4801      	ldr	r0, [pc, #4]	@ (81020f0 <USART3_IRQHandler+0x8>)
 81020ea:	f004 b983 	b.w	81063f4 <HAL_UART_IRQHandler>
 81020ee:	bf00      	nop
 81020f0:	100189a0 	.word	0x100189a0

081020f4 <DMA2_Stream0_IRQHandler>:
void DMA2_Stream0_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 81020f4:	4801      	ldr	r0, [pc, #4]	@ (81020fc <DMA2_Stream0_IRQHandler+0x8>)
 81020f6:	f001 be41 	b.w	8103d7c <HAL_DMA_IRQHandler>
 81020fa:	bf00      	nop
 81020fc:	10018a34 	.word	0x10018a34

08102100 <DMA1_Stream7_IRQHandler>:
void DMA1_Stream7_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8102100:	4801      	ldr	r0, [pc, #4]	@ (8102108 <DMA1_Stream7_IRQHandler+0x8>)
 8102102:	f001 be3b 	b.w	8103d7c <HAL_DMA_IRQHandler>
 8102106:	bf00      	nop
 8102108:	10018928 	.word	0x10018928

0810210c <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 810210c:	2001      	movs	r0, #1
 810210e:	4770      	bx	lr

08102110 <_kill>:

int _kill(int pid, int sig)
{
 8102110:	b508      	push	{r3, lr}
	errno = EINVAL;
 8102112:	f009 fa77 	bl	810b604 <__errno>
 8102116:	2316      	movs	r3, #22
 8102118:	6003      	str	r3, [r0, #0]
	return -1;
}
 810211a:	f04f 30ff 	mov.w	r0, #4294967295
 810211e:	bd08      	pop	{r3, pc}

08102120 <_exit>:

void _exit (int status)
{
 8102120:	b508      	push	{r3, lr}
	errno = EINVAL;
 8102122:	f009 fa6f 	bl	810b604 <__errno>
 8102126:	2316      	movs	r3, #22
 8102128:	6003      	str	r3, [r0, #0]
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
 810212a:	e7fe      	b.n	810212a <_exit+0xa>

0810212c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 810212c:	b570      	push	{r4, r5, r6, lr}
 810212e:	460d      	mov	r5, r1
 8102130:	4614      	mov	r4, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8102132:	460e      	mov	r6, r1
 8102134:	1b73      	subs	r3, r6, r5
 8102136:	429c      	cmp	r4, r3
 8102138:	dc01      	bgt.n	810213e <_read+0x12>
	{
		*ptr++ = __io_getchar();
	}

return len;
}
 810213a:	4620      	mov	r0, r4
 810213c:	bd70      	pop	{r4, r5, r6, pc}
		*ptr++ = __io_getchar();
 810213e:	f3af 8000 	nop.w
 8102142:	f806 0b01 	strb.w	r0, [r6], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8102146:	e7f5      	b.n	8102134 <_read+0x8>

08102148 <_close>:
}

int _close(int file)
{
	return -1;
}
 8102148:	f04f 30ff 	mov.w	r0, #4294967295
 810214c:	4770      	bx	lr

0810214e <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 810214e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8102152:	604b      	str	r3, [r1, #4]
	return 0;
}
 8102154:	2000      	movs	r0, #0
 8102156:	4770      	bx	lr

08102158 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8102158:	2001      	movs	r0, #1
 810215a:	4770      	bx	lr

0810215c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 810215c:	2000      	movs	r0, #0
 810215e:	4770      	bx	lr

08102160 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8102160:	4a0b      	ldr	r2, [pc, #44]	@ (8102190 <_sbrk+0x30>)
 8102162:	6811      	ldr	r1, [r2, #0]
{
 8102164:	b510      	push	{r4, lr}
 8102166:	4603      	mov	r3, r0
  if (NULL == __sbrk_heap_end)
 8102168:	b909      	cbnz	r1, 810216e <_sbrk+0xe>
  {
    __sbrk_heap_end = &_end;
 810216a:	490a      	ldr	r1, [pc, #40]	@ (8102194 <_sbrk+0x34>)
 810216c:	6011      	str	r1, [r2, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 810216e:	6810      	ldr	r0, [r2, #0]
 8102170:	4909      	ldr	r1, [pc, #36]	@ (8102198 <_sbrk+0x38>)
 8102172:	4c0a      	ldr	r4, [pc, #40]	@ (810219c <_sbrk+0x3c>)
 8102174:	4403      	add	r3, r0
 8102176:	1b09      	subs	r1, r1, r4
 8102178:	428b      	cmp	r3, r1
 810217a:	d906      	bls.n	810218a <_sbrk+0x2a>
  {
    errno = ENOMEM;
 810217c:	f009 fa42 	bl	810b604 <__errno>
 8102180:	230c      	movs	r3, #12
 8102182:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8102184:	f04f 30ff 	mov.w	r0, #4294967295

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 8102188:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 810218a:	6013      	str	r3, [r2, #0]
  return (void *)prev_heap_end;
 810218c:	e7fc      	b.n	8102188 <_sbrk+0x28>
 810218e:	bf00      	nop
 8102190:	100188d8 	.word	0x100188d8
 8102194:	1001ad20 	.word	0x1001ad20
 8102198:	10048000 	.word	0x10048000
 810219c:	00001000 	.word	0x00001000

081021a0 <HAL_TIM_Base_MspInit>:
}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{

  if(tim_baseHandle->Instance==TIM3)
 81021a0:	6802      	ldr	r2, [r0, #0]
 81021a2:	4b09      	ldr	r3, [pc, #36]	@ (81021c8 <HAL_TIM_Base_MspInit+0x28>)
 81021a4:	429a      	cmp	r2, r3
{
 81021a6:	b082      	sub	sp, #8
  if(tim_baseHandle->Instance==TIM3)
 81021a8:	d10c      	bne.n	81021c4 <HAL_TIM_Base_MspInit+0x24>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 81021aa:	4b08      	ldr	r3, [pc, #32]	@ (81021cc <HAL_TIM_Base_MspInit+0x2c>)
 81021ac:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 81021b0:	f042 0202 	orr.w	r2, r2, #2
 81021b4:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
 81021b8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 81021bc:	f003 0302 	and.w	r3, r3, #2
 81021c0:	9301      	str	r3, [sp, #4]
 81021c2:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 81021c4:	b002      	add	sp, #8
 81021c6:	4770      	bx	lr
 81021c8:	40000400 	.word	0x40000400
 81021cc:	58024400 	.word	0x58024400

081021d0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 81021d0:	b510      	push	{r4, lr}
 81021d2:	4604      	mov	r4, r0
 81021d4:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 81021d6:	2214      	movs	r2, #20
 81021d8:	2100      	movs	r1, #0
 81021da:	a801      	add	r0, sp, #4
 81021dc:	f009 f9b0 	bl	810b540 <memset>
  if(timHandle->Instance==TIM3)
 81021e0:	6822      	ldr	r2, [r4, #0]
 81021e2:	4b0d      	ldr	r3, [pc, #52]	@ (8102218 <HAL_TIM_MspPostInit+0x48>)
 81021e4:	429a      	cmp	r2, r3
 81021e6:	d115      	bne.n	8102214 <HAL_TIM_MspPostInit+0x44>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 81021e8:	4b0c      	ldr	r3, [pc, #48]	@ (810221c <HAL_TIM_MspPostInit+0x4c>)
    GPIO_InitStruct.Pin = GPIO_PIN_4;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 81021ea:	480d      	ldr	r0, [pc, #52]	@ (8102220 <HAL_TIM_MspPostInit+0x50>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 81021ec:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 81021f0:	f042 0202 	orr.w	r2, r2, #2
 81021f4:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 81021f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81021fc:	f003 0302 	and.w	r3, r3, #2
 8102200:	9300      	str	r3, [sp, #0]
 8102202:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8102204:	2210      	movs	r2, #16
 8102206:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8102208:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 810220a:	e9cd 2301 	strd	r2, r3, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 810220e:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8102210:	f002 f880 	bl	8104314 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8102214:	b006      	add	sp, #24
 8102216:	bd10      	pop	{r4, pc}
 8102218:	40000400 	.word	0x40000400
 810221c:	58024400 	.word	0x58024400
 8102220:	58020400 	.word	0x58020400

08102224 <MX_TIM3_Init>:
{
 8102224:	b510      	push	{r4, lr}
 8102226:	b08e      	sub	sp, #56	@ 0x38
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8102228:	2210      	movs	r2, #16
 810222a:	2100      	movs	r1, #0
 810222c:	a803      	add	r0, sp, #12
 810222e:	f009 f987 	bl	810b540 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8102232:	2400      	movs	r4, #0
  TIM_OC_InitTypeDef sConfigOC = {0};
 8102234:	221c      	movs	r2, #28
 8102236:	4621      	mov	r1, r4
 8102238:	eb0d 0002 	add.w	r0, sp, r2
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 810223c:	e9cd 4400 	strd	r4, r4, [sp]
 8102240:	9402      	str	r4, [sp, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8102242:	f009 f97d 	bl	810b540 <memset>
  htim3.Instance = TIM3;
 8102246:	4823      	ldr	r0, [pc, #140]	@ (81022d4 <MX_TIM3_Init+0xb0>)
 8102248:	4b23      	ldr	r3, [pc, #140]	@ (81022d8 <MX_TIM3_Init+0xb4>)
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 810224a:	6084      	str	r4, [r0, #8]
  htim3.Init.Prescaler = 0;
 810224c:	e9c0 3400 	strd	r3, r4, [r0]
  htim3.Init.Period = 750;
 8102250:	f240 23ee 	movw	r3, #750	@ 0x2ee
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8102254:	e9c0 3403 	strd	r3, r4, [r0, #12]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8102258:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 810225a:	f003 fdb9 	bl	8105dd0 <HAL_TIM_Base_Init>
 810225e:	b108      	cbz	r0, 8102264 <MX_TIM3_Init+0x40>
    Error_Handler();
 8102260:	f7ff ff06 	bl	8102070 <Error_Handler>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8102264:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8102268:	481a      	ldr	r0, [pc, #104]	@ (81022d4 <MX_TIM3_Init+0xb0>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 810226a:	9303      	str	r3, [sp, #12]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 810226c:	a903      	add	r1, sp, #12
 810226e:	f003 fedb 	bl	8106028 <HAL_TIM_ConfigClockSource>
 8102272:	b108      	cbz	r0, 8102278 <MX_TIM3_Init+0x54>
    Error_Handler();
 8102274:	f7ff fefc 	bl	8102070 <Error_Handler>
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8102278:	4816      	ldr	r0, [pc, #88]	@ (81022d4 <MX_TIM3_Init+0xb0>)
 810227a:	f003 fdd9 	bl	8105e30 <HAL_TIM_PWM_Init>
 810227e:	b108      	cbz	r0, 8102284 <MX_TIM3_Init+0x60>
    Error_Handler();
 8102280:	f7ff fef6 	bl	8102070 <Error_Handler>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8102284:	2320      	movs	r3, #32
 8102286:	9300      	str	r3, [sp, #0]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8102288:	4812      	ldr	r0, [pc, #72]	@ (81022d4 <MX_TIM3_Init+0xb0>)
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 810228a:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 810228c:	4669      	mov	r1, sp
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 810228e:	9302      	str	r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8102290:	f003 ff84 	bl	810619c <HAL_TIMEx_MasterConfigSynchronization>
 8102294:	b108      	cbz	r0, 810229a <MX_TIM3_Init+0x76>
    Error_Handler();
 8102296:	f7ff feeb 	bl	8102070 <Error_Handler>
  sConfigOC.Pulse = 400;
 810229a:	2270      	movs	r2, #112	@ 0x70
 810229c:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 81022a0:	e9cd 2307 	strd	r2, r3, [sp, #28]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 81022a4:	480b      	ldr	r0, [pc, #44]	@ (81022d4 <MX_TIM3_Init+0xb0>)
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 81022a6:	2200      	movs	r2, #0
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 81022a8:	a907      	add	r1, sp, #28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 81022aa:	9209      	str	r2, [sp, #36]	@ 0x24
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 81022ac:	920b      	str	r2, [sp, #44]	@ 0x2c
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 81022ae:	f003 fe35 	bl	8105f1c <HAL_TIM_PWM_ConfigChannel>
 81022b2:	b108      	cbz	r0, 81022b8 <MX_TIM3_Init+0x94>
    Error_Handler();
 81022b4:	f7ff fedc 	bl	8102070 <Error_Handler>
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 81022b8:	4806      	ldr	r0, [pc, #24]	@ (81022d4 <MX_TIM3_Init+0xb0>)
 81022ba:	220c      	movs	r2, #12
 81022bc:	a907      	add	r1, sp, #28
 81022be:	f003 fe2d 	bl	8105f1c <HAL_TIM_PWM_ConfigChannel>
 81022c2:	b108      	cbz	r0, 81022c8 <MX_TIM3_Init+0xa4>
    Error_Handler();
 81022c4:	f7ff fed4 	bl	8102070 <Error_Handler>
  HAL_TIM_MspPostInit(&htim3);
 81022c8:	4802      	ldr	r0, [pc, #8]	@ (81022d4 <MX_TIM3_Init+0xb0>)
 81022ca:	f7ff ff81 	bl	81021d0 <HAL_TIM_MspPostInit>
}
 81022ce:	b00e      	add	sp, #56	@ 0x38
 81022d0:	bd10      	pop	{r4, pc}
 81022d2:	bf00      	nop
 81022d4:	100188dc 	.word	0x100188dc
 81022d8:	40000400 	.word	0x40000400

081022dc <MX_USART1_UART_Init>:
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 81022dc:	4816      	ldr	r0, [pc, #88]	@ (8102338 <MX_USART1_UART_Init+0x5c>)
  huart1.Init.BaudRate = 115200;
 81022de:	4a17      	ldr	r2, [pc, #92]	@ (810233c <MX_USART1_UART_Init+0x60>)
{
 81022e0:	b508      	push	{r3, lr}
  huart1.Init.BaudRate = 115200;
 81022e2:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 81022e6:	e9c0 2300 	strd	r2, r3, [r0]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 81022ea:	2300      	movs	r3, #0
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 81022ec:	220c      	movs	r2, #12
  huart1.Init.StopBits = UART_STOPBITS_1;
 81022ee:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 81022f2:	e9c0 2305 	strd	r2, r3, [r0, #20]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 81022f6:	e9c0 3307 	strd	r3, r3, [r0, #28]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 81022fa:	e9c0 3309 	strd	r3, r3, [r0, #36]	@ 0x24
  huart1.Init.Parity = UART_PARITY_NONE;
 81022fe:	6103      	str	r3, [r0, #16]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8102300:	f004 fca5 	bl	8106c4e <HAL_UART_Init>
 8102304:	b108      	cbz	r0, 810230a <MX_USART1_UART_Init+0x2e>
  {
    Error_Handler();
 8102306:	f7ff feb3 	bl	8102070 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 810230a:	480b      	ldr	r0, [pc, #44]	@ (8102338 <MX_USART1_UART_Init+0x5c>)
 810230c:	2100      	movs	r1, #0
 810230e:	f004 fd0f 	bl	8106d30 <HAL_UARTEx_SetTxFifoThreshold>
 8102312:	b108      	cbz	r0, 8102318 <MX_USART1_UART_Init+0x3c>
  {
    Error_Handler();
 8102314:	f7ff feac 	bl	8102070 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8102318:	4807      	ldr	r0, [pc, #28]	@ (8102338 <MX_USART1_UART_Init+0x5c>)
 810231a:	2100      	movs	r1, #0
 810231c:	f004 fd28 	bl	8106d70 <HAL_UARTEx_SetRxFifoThreshold>
 8102320:	b108      	cbz	r0, 8102326 <MX_USART1_UART_Init+0x4a>
  {
    Error_Handler();
 8102322:	f7ff fea5 	bl	8102070 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8102326:	4804      	ldr	r0, [pc, #16]	@ (8102338 <MX_USART1_UART_Init+0x5c>)
 8102328:	f004 fce7 	bl	8106cfa <HAL_UARTEx_DisableFifoMode>
 810232c:	b118      	cbz	r0, 8102336 <MX_USART1_UART_Init+0x5a>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 810232e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8102332:	f7ff be9d 	b.w	8102070 <Error_Handler>
}
 8102336:	bd08      	pop	{r3, pc}
 8102338:	10018aac 	.word	0x10018aac
 810233c:	40011000 	.word	0x40011000

08102340 <MX_USART3_UART_Init>:
DMA_HandleTypeDef hdma_usart3_tx;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8102340:	b508      	push	{r3, lr}
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8102342:	4816      	ldr	r0, [pc, #88]	@ (810239c <MX_USART3_UART_Init+0x5c>)
  huart3.Init.BaudRate = 1800000;
 8102344:	4a16      	ldr	r2, [pc, #88]	@ (81023a0 <MX_USART3_UART_Init+0x60>)
 8102346:	4b17      	ldr	r3, [pc, #92]	@ (81023a4 <MX_USART3_UART_Init+0x64>)
 8102348:	e9c0 2300 	strd	r2, r3, [r0]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 810234c:	2300      	movs	r3, #0
  huart3.Init.StopBits = UART_STOPBITS_1;
  huart3.Init.Parity = UART_PARITY_NONE;
  huart3.Init.Mode = UART_MODE_TX_RX;
 810234e:	220c      	movs	r2, #12
  huart3.Init.StopBits = UART_STOPBITS_1;
 8102350:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8102354:	e9c0 2305 	strd	r2, r3, [r0, #20]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8102358:	e9c0 3307 	strd	r3, r3, [r0, #28]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 810235c:	e9c0 3309 	strd	r3, r3, [r0, #36]	@ 0x24
  huart3.Init.Parity = UART_PARITY_NONE;
 8102360:	6103      	str	r3, [r0, #16]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8102362:	f004 fc74 	bl	8106c4e <HAL_UART_Init>
 8102366:	b108      	cbz	r0, 810236c <MX_USART3_UART_Init+0x2c>
  {
    Error_Handler();
 8102368:	f7ff fe82 	bl	8102070 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 810236c:	480b      	ldr	r0, [pc, #44]	@ (810239c <MX_USART3_UART_Init+0x5c>)
 810236e:	2100      	movs	r1, #0
 8102370:	f004 fcde 	bl	8106d30 <HAL_UARTEx_SetTxFifoThreshold>
 8102374:	b108      	cbz	r0, 810237a <MX_USART3_UART_Init+0x3a>
  {
    Error_Handler();
 8102376:	f7ff fe7b 	bl	8102070 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 810237a:	4808      	ldr	r0, [pc, #32]	@ (810239c <MX_USART3_UART_Init+0x5c>)
 810237c:	2100      	movs	r1, #0
 810237e:	f004 fcf7 	bl	8106d70 <HAL_UARTEx_SetRxFifoThreshold>
 8102382:	b108      	cbz	r0, 8102388 <MX_USART3_UART_Init+0x48>
  {
    Error_Handler();
 8102384:	f7ff fe74 	bl	8102070 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8102388:	4804      	ldr	r0, [pc, #16]	@ (810239c <MX_USART3_UART_Init+0x5c>)
 810238a:	f004 fcb6 	bl	8106cfa <HAL_UARTEx_DisableFifoMode>
 810238e:	b118      	cbz	r0, 8102398 <MX_USART3_UART_Init+0x58>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8102390:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8102394:	f7ff be6c 	b.w	8102070 <Error_Handler>
}
 8102398:	bd08      	pop	{r3, pc}
 810239a:	bf00      	nop
 810239c:	100189a0 	.word	0x100189a0
 81023a0:	40004800 	.word	0x40004800
 81023a4:	001b7740 	.word	0x001b7740

081023a8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 81023a8:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 81023aa:	2214      	movs	r2, #20
{
 81023ac:	b0ba      	sub	sp, #232	@ 0xe8
 81023ae:	4606      	mov	r6, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 81023b0:	2100      	movs	r1, #0
 81023b2:	eb0d 0002 	add.w	r0, sp, r2
 81023b6:	f009 f8c3 	bl	810b540 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 81023ba:	22c0      	movs	r2, #192	@ 0xc0
 81023bc:	2100      	movs	r1, #0
 81023be:	a80a      	add	r0, sp, #40	@ 0x28
 81023c0:	f009 f8be 	bl	810b540 <memset>
  if(uartHandle->Instance==USART3)
 81023c4:	6833      	ldr	r3, [r6, #0]
 81023c6:	4a54      	ldr	r2, [pc, #336]	@ (8102518 <HAL_UART_MspInit+0x170>)
 81023c8:	4293      	cmp	r3, r2
 81023ca:	d153      	bne.n	8102474 <HAL_UART_MspInit+0xcc>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 81023cc:	2202      	movs	r2, #2
 81023ce:	2300      	movs	r3, #0
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 81023d0:	a80a      	add	r0, sp, #40	@ 0x28
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 81023d2:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 81023d6:	f002 fab9 	bl	810494c <HAL_RCCEx_PeriphCLKConfig>
 81023da:	b108      	cbz	r0, 81023e0 <HAL_UART_MspInit+0x38>
    {
      Error_Handler();
 81023dc:	f7ff fe48 	bl	8102070 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 81023e0:	4b4e      	ldr	r3, [pc, #312]	@ (810251c <HAL_UART_MspInit+0x174>)
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);

    /* USART3 DMA Init */
    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Stream7;
 81023e2:	4c4f      	ldr	r4, [pc, #316]	@ (8102520 <HAL_UART_MspInit+0x178>)
    __HAL_RCC_USART3_CLK_ENABLE();
 81023e4:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 81023e8:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 81023ec:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
 81023f0:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 81023f4:	f402 2280 	and.w	r2, r2, #262144	@ 0x40000
 81023f8:	9201      	str	r2, [sp, #4]
 81023fa:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 81023fc:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8102400:	f042 0202 	orr.w	r2, r2, #2
 8102404:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8102408:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 810240c:	f003 0302 	and.w	r3, r3, #2
 8102410:	9302      	str	r3, [sp, #8]
 8102412:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8102414:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 8102418:	2302      	movs	r3, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 810241a:	2500      	movs	r5, #0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 810241c:	e9cd 0305 	strd	r0, r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8102420:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8102422:	2307      	movs	r3, #7
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8102424:	483f      	ldr	r0, [pc, #252]	@ (8102524 <HAL_UART_MspInit+0x17c>)
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8102426:	9309      	str	r3, [sp, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8102428:	e9cd 5507 	strd	r5, r5, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 810242c:	f001 ff72 	bl	8104314 <HAL_GPIO_Init>
    hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 8102430:	f8df c100 	ldr.w	ip, [pc, #256]	@ 8102534 <HAL_UART_MspInit+0x18c>
 8102434:	232e      	movs	r3, #46	@ 0x2e
 8102436:	e9c4 c300 	strd	ip, r3, [r4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 810243a:	2340      	movs	r3, #64	@ 0x40
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 810243c:	e9c4 3502 	strd	r3, r5, [r4, #8]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8102440:	4620      	mov	r0, r4
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8102442:	f44f 6380 	mov.w	r3, #1024	@ 0x400
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8102446:	e9c4 3504 	strd	r3, r5, [r4, #16]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 810244a:	e9c4 5506 	strd	r5, r5, [r4, #24]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 810244e:	e9c4 5508 	strd	r5, r5, [r4, #32]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8102452:	f000 ff83 	bl	810335c <HAL_DMA_Init>
 8102456:	b108      	cbz	r0, 810245c <HAL_UART_MspInit+0xb4>
    {
      Error_Handler();
 8102458:	f7ff fe0a 	bl	8102070 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 810245c:	2200      	movs	r2, #0
 810245e:	2027      	movs	r0, #39	@ 0x27
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 8102460:	67f4      	str	r4, [r6, #124]	@ 0x7c
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8102462:	4611      	mov	r1, r2
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 8102464:	63a6      	str	r6, [r4, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8102466:	f000 fd87 	bl	8102f78 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 810246a:	2027      	movs	r0, #39	@ 0x27

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 810246c:	f000 fdb6 	bl	8102fdc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8102470:	b03a      	add	sp, #232	@ 0xe8
 8102472:	bd70      	pop	{r4, r5, r6, pc}
  else if(uartHandle->Instance==USART1)
 8102474:	4a2c      	ldr	r2, [pc, #176]	@ (8102528 <HAL_UART_MspInit+0x180>)
 8102476:	4293      	cmp	r3, r2
 8102478:	d1fa      	bne.n	8102470 <HAL_UART_MspInit+0xc8>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 810247a:	2201      	movs	r2, #1
 810247c:	2300      	movs	r3, #0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 810247e:	a80a      	add	r0, sp, #40	@ 0x28
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8102480:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8102484:	f002 fa62 	bl	810494c <HAL_RCCEx_PeriphCLKConfig>
 8102488:	b108      	cbz	r0, 810248e <HAL_UART_MspInit+0xe6>
      Error_Handler();
 810248a:	f7ff fdf1 	bl	8102070 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 810248e:	4b23      	ldr	r3, [pc, #140]	@ (810251c <HAL_UART_MspInit+0x174>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8102490:	4824      	ldr	r0, [pc, #144]	@ (8102524 <HAL_UART_MspInit+0x17c>)
    __HAL_RCC_USART1_CLK_ENABLE();
 8102492:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
    hdma_usart1_tx.Instance = DMA2_Stream0;
 8102496:	4c25      	ldr	r4, [pc, #148]	@ (810252c <HAL_UART_MspInit+0x184>)
    __HAL_RCC_USART1_CLK_ENABLE();
 8102498:	f042 0210 	orr.w	r2, r2, #16
 810249c:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 81024a0:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 81024a4:	f002 0210 	and.w	r2, r2, #16
 81024a8:	9203      	str	r2, [sp, #12]
 81024aa:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 81024ac:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 81024b0:	f042 0202 	orr.w	r2, r2, #2
 81024b4:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 81024b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81024bc:	f003 0302 	and.w	r3, r3, #2
 81024c0:	9304      	str	r3, [sp, #16]
 81024c2:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 81024c4:	22c0      	movs	r2, #192	@ 0xc0
 81024c6:	2302      	movs	r3, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 81024c8:	2500      	movs	r5, #0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 81024ca:	e9cd 2305 	strd	r2, r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 81024ce:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 81024d0:	2307      	movs	r3, #7
 81024d2:	9309      	str	r3, [sp, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 81024d4:	e9cd 5507 	strd	r5, r5, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 81024d8:	f001 ff1c 	bl	8104314 <HAL_GPIO_Init>
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 81024dc:	4914      	ldr	r1, [pc, #80]	@ (8102530 <HAL_UART_MspInit+0x188>)
 81024de:	232a      	movs	r3, #42	@ 0x2a
 81024e0:	e9c4 1300 	strd	r1, r3, [r4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 81024e4:	2340      	movs	r3, #64	@ 0x40
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 81024e6:	e9c4 3502 	strd	r3, r5, [r4, #8]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 81024ea:	4620      	mov	r0, r4
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 81024ec:	f44f 6380 	mov.w	r3, #1024	@ 0x400
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 81024f0:	e9c4 3504 	strd	r3, r5, [r4, #16]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 81024f4:	e9c4 5506 	strd	r5, r5, [r4, #24]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 81024f8:	e9c4 5508 	strd	r5, r5, [r4, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 81024fc:	f000 ff2e 	bl	810335c <HAL_DMA_Init>
 8102500:	b108      	cbz	r0, 8102506 <HAL_UART_MspInit+0x15e>
      Error_Handler();
 8102502:	f7ff fdb5 	bl	8102070 <Error_Handler>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8102506:	2200      	movs	r2, #0
 8102508:	2025      	movs	r0, #37	@ 0x25
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 810250a:	67f4      	str	r4, [r6, #124]	@ 0x7c
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 810250c:	4611      	mov	r1, r2
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 810250e:	63a6      	str	r6, [r4, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8102510:	f000 fd32 	bl	8102f78 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8102514:	2025      	movs	r0, #37	@ 0x25
 8102516:	e7a9      	b.n	810246c <HAL_UART_MspInit+0xc4>
 8102518:	40004800 	.word	0x40004800
 810251c:	58024400 	.word	0x58024400
 8102520:	10018928 	.word	0x10018928
 8102524:	58020400 	.word	0x58020400
 8102528:	40011000 	.word	0x40011000
 810252c:	10018a34 	.word	0x10018a34
 8102530:	40020410 	.word	0x40020410
 8102534:	400200b8 	.word	0x400200b8

08102538 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8102538:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8102570 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 810253c:	f7fe fdda 	bl	81010f4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8102540:	480c      	ldr	r0, [pc, #48]	@ (8102574 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8102542:	490d      	ldr	r1, [pc, #52]	@ (8102578 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8102544:	4a0d      	ldr	r2, [pc, #52]	@ (810257c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8102546:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8102548:	e002      	b.n	8102550 <LoopCopyDataInit>

0810254a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 810254a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 810254c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 810254e:	3304      	adds	r3, #4

08102550 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8102550:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8102552:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8102554:	d3f9      	bcc.n	810254a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8102556:	4a0a      	ldr	r2, [pc, #40]	@ (8102580 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8102558:	4c0a      	ldr	r4, [pc, #40]	@ (8102584 <LoopFillZerobss+0x22>)
  movs r3, #0
 810255a:	2300      	movs	r3, #0
  b LoopFillZerobss
 810255c:	e001      	b.n	8102562 <LoopFillZerobss>

0810255e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 810255e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8102560:	3204      	adds	r2, #4

08102562 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8102562:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8102564:	d3fb      	bcc.n	810255e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8102566:	f009 f853 	bl	810b610 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 810256a:	f7ff fd0d 	bl	8101f88 <main>
  bx  lr
 810256e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8102570:	10048000 	.word	0x10048000
  ldr r0, =_sdata
 8102574:	10000050 	.word	0x10000050
  ldr r1, =_edata
 8102578:	10000d38 	.word	0x10000d38
  ldr r2, =_sidata
 810257c:	081af588 	.word	0x081af588
  ldr r2, =_sbss
 8102580:	10000d40 	.word	0x10000d40
  ldr r4, =_ebss
 8102584:	1001ad1c 	.word	0x1001ad1c

08102588 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8102588:	e7fe      	b.n	8102588 <ADC3_IRQHandler>
	...

0810258c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 810258c:	b538      	push	{r3, r4, r5, lr}
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 810258e:	4b0f      	ldr	r3, [pc, #60]	@ (81025cc <HAL_InitTick+0x40>)
 8102590:	781a      	ldrb	r2, [r3, #0]
{
 8102592:	4605      	mov	r5, r0
  if((uint32_t)uwTickFreq == 0UL)
 8102594:	b90a      	cbnz	r2, 810259a <HAL_InitTick+0xe>
  {
    return HAL_ERROR;
 8102596:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8102598:	bd38      	pop	{r3, r4, r5, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 810259a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 810259e:	fbb3 f3f2 	udiv	r3, r3, r2
 81025a2:	4a0b      	ldr	r2, [pc, #44]	@ (81025d0 <HAL_InitTick+0x44>)
 81025a4:	6810      	ldr	r0, [r2, #0]
 81025a6:	fbb0 f0f3 	udiv	r0, r0, r3
 81025aa:	f000 fd25 	bl	8102ff8 <HAL_SYSTICK_Config>
 81025ae:	4604      	mov	r4, r0
 81025b0:	2800      	cmp	r0, #0
 81025b2:	d1f0      	bne.n	8102596 <HAL_InitTick+0xa>
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 81025b4:	2d0f      	cmp	r5, #15
 81025b6:	d8ee      	bhi.n	8102596 <HAL_InitTick+0xa>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 81025b8:	4602      	mov	r2, r0
 81025ba:	4629      	mov	r1, r5
 81025bc:	f04f 30ff 	mov.w	r0, #4294967295
 81025c0:	f000 fcda 	bl	8102f78 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 81025c4:	4b03      	ldr	r3, [pc, #12]	@ (81025d4 <HAL_InitTick+0x48>)
 81025c6:	4620      	mov	r0, r4
 81025c8:	601d      	str	r5, [r3, #0]
  return HAL_OK;
 81025ca:	e7e5      	b.n	8102598 <HAL_InitTick+0xc>
 81025cc:	10000069 	.word	0x10000069
 81025d0:	10000054 	.word	0x10000054
 81025d4:	1000006c 	.word	0x1000006c

081025d8 <HAL_Init>:
{
 81025d8:	b513      	push	{r0, r1, r4, lr}
   __HAL_RCC_ART_CLK_ENABLE();                   /* Enable the Cortex-M4 ART Clock */
 81025da:	4c21      	ldr	r4, [pc, #132]	@ (8102660 <HAL_Init+0x88>)
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
 81025dc:	4a21      	ldr	r2, [pc, #132]	@ (8102664 <HAL_Init+0x8c>)
   __HAL_RCC_ART_CLK_ENABLE();                   /* Enable the Cortex-M4 ART Clock */
 81025de:	f8d4 30d8 	ldr.w	r3, [r4, #216]	@ 0xd8
 81025e2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 81025e6:	f8c4 30d8 	str.w	r3, [r4, #216]	@ 0xd8
 81025ea:	f8d4 30d8 	ldr.w	r3, [r4, #216]	@ 0xd8
 81025ee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 81025f2:	9301      	str	r3, [sp, #4]
 81025f4:	9b01      	ldr	r3, [sp, #4]
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
 81025f6:	f8d2 3400 	ldr.w	r3, [r2, #1024]	@ 0x400
 81025fa:	f423 237f 	bic.w	r3, r3, #1044480	@ 0xff000
 81025fe:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8102602:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8102606:	f8c2 3400 	str.w	r3, [r2, #1024]	@ 0x400
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
 810260a:	f8d2 3400 	ldr.w	r3, [r2, #1024]	@ 0x400
 810260e:	f043 0301 	orr.w	r3, r3, #1
 8102612:	f8c2 3400 	str.w	r3, [r2, #1024]	@ 0x400
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8102616:	2003      	movs	r0, #3
 8102618:	f000 fc9c 	bl	8102f54 <HAL_NVIC_SetPriorityGrouping>
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 810261c:	f001 ffc0 	bl	81045a0 <HAL_RCC_GetSysClockFreq>
 8102620:	69a2      	ldr	r2, [r4, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8102622:	69a3      	ldr	r3, [r4, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8102624:	4910      	ldr	r1, [pc, #64]	@ (8102668 <HAL_Init+0x90>)
 8102626:	f3c2 2203 	ubfx	r2, r2, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 810262a:	f003 030f 	and.w	r3, r3, #15
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 810262e:	5c8a      	ldrb	r2, [r1, r2]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8102630:	5ccb      	ldrb	r3, [r1, r3]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8102632:	f002 021f 	and.w	r2, r2, #31
 8102636:	40d0      	lsrs	r0, r2
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8102638:	f003 031f 	and.w	r3, r3, #31
 810263c:	40d8      	lsrs	r0, r3
 810263e:	4b0b      	ldr	r3, [pc, #44]	@ (810266c <HAL_Init+0x94>)
 8102640:	6018      	str	r0, [r3, #0]
  SystemCoreClock = SystemD2Clock;
 8102642:	4b0b      	ldr	r3, [pc, #44]	@ (8102670 <HAL_Init+0x98>)
 8102644:	6018      	str	r0, [r3, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8102646:	200f      	movs	r0, #15
 8102648:	f7ff ffa0 	bl	810258c <HAL_InitTick>
 810264c:	4604      	mov	r4, r0
 810264e:	b920      	cbnz	r0, 810265a <HAL_Init+0x82>
  HAL_MspInit();
 8102650:	f7ff fd1c 	bl	810208c <HAL_MspInit>
}
 8102654:	4620      	mov	r0, r4
 8102656:	b002      	add	sp, #8
 8102658:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 810265a:	2401      	movs	r4, #1
 810265c:	e7fa      	b.n	8102654 <HAL_Init+0x7c>
 810265e:	bf00      	nop
 8102660:	58024400 	.word	0x58024400
 8102664:	40024000 	.word	0x40024000
 8102668:	0810efd0 	.word	0x0810efd0
 810266c:	10000050 	.word	0x10000050
 8102670:	10000054 	.word	0x10000054

08102674 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8102674:	4a03      	ldr	r2, [pc, #12]	@ (8102684 <HAL_IncTick+0x10>)
 8102676:	4b04      	ldr	r3, [pc, #16]	@ (8102688 <HAL_IncTick+0x14>)
 8102678:	6811      	ldr	r1, [r2, #0]
 810267a:	781b      	ldrb	r3, [r3, #0]
 810267c:	440b      	add	r3, r1
 810267e:	6013      	str	r3, [r2, #0]
}
 8102680:	4770      	bx	lr
 8102682:	bf00      	nop
 8102684:	10018b40 	.word	0x10018b40
 8102688:	10000069 	.word	0x10000069

0810268c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 810268c:	4b01      	ldr	r3, [pc, #4]	@ (8102694 <HAL_GetTick+0x8>)
 810268e:	6818      	ldr	r0, [r3, #0]
}
 8102690:	4770      	bx	lr
 8102692:	bf00      	nop
 8102694:	10018b40 	.word	0x10018b40

08102698 <HAL_GetREVID>:
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
   return((DBGMCU->IDCODE) >> 16);
 8102698:	4b01      	ldr	r3, [pc, #4]	@ (81026a0 <HAL_GetREVID+0x8>)
 810269a:	6818      	ldr	r0, [r3, #0]
}
 810269c:	0c00      	lsrs	r0, r0, #16
 810269e:	4770      	bx	lr
 81026a0:	5c001000 	.word	0x5c001000

081026a4 <HAL_SYSCFG_AnalogSwitchConfig>:
{
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 81026a4:	4a03      	ldr	r2, [pc, #12]	@ (81026b4 <HAL_SYSCFG_AnalogSwitchConfig+0x10>)
 81026a6:	6853      	ldr	r3, [r2, #4]
 81026a8:	ea23 0300 	bic.w	r3, r3, r0
 81026ac:	430b      	orrs	r3, r1
 81026ae:	6053      	str	r3, [r2, #4]
}
 81026b0:	4770      	bx	lr
 81026b2:	bf00      	nop
 81026b4:	58000400 	.word	0x58000400

081026b8 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 81026b8:	b530      	push	{r4, r5, lr}
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 81026ba:	0dcc      	lsrs	r4, r1, #23
 81026bc:	f004 0404 	and.w	r4, r4, #4
 81026c0:	3014      	adds	r0, #20

  MODIFY_REG(*preg,
 81026c2:	f3c1 5104 	ubfx	r1, r1, #20, #5
 81026c6:	5903      	ldr	r3, [r0, r4]
 81026c8:	2507      	movs	r5, #7
 81026ca:	408d      	lsls	r5, r1
 81026cc:	ea23 0305 	bic.w	r3, r3, r5
 81026d0:	408a      	lsls	r2, r1
 81026d2:	4313      	orrs	r3, r2
 81026d4:	5103      	str	r3, [r0, r4]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 81026d6:	bd30      	pop	{r4, r5, pc}

081026d8 <LL_ADC_IsEnabled>:
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 81026d8:	6880      	ldr	r0, [r0, #8]
}
 81026da:	f000 0001 	and.w	r0, r0, #1
 81026de:	4770      	bx	lr

081026e0 <LL_ADC_REG_IsConversionOngoing>:
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 81026e0:	6880      	ldr	r0, [r0, #8]
}
 81026e2:	f3c0 0080 	ubfx	r0, r0, #2, #1
 81026e6:	4770      	bx	lr

081026e8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 81026e8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 81026ea:	2300      	movs	r3, #0
 81026ec:	9301      	str	r3, [sp, #4]
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 81026ee:	f890 3050 	ldrb.w	r3, [r0, #80]	@ 0x50
 81026f2:	2b01      	cmp	r3, #1
{
 81026f4:	4605      	mov	r5, r0
 81026f6:	460e      	mov	r6, r1
  __HAL_LOCK(hadc);
 81026f8:	f000 81c0 	beq.w	8102a7c <HAL_ADC_ConfigChannel+0x394>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 81026fc:	6804      	ldr	r4, [r0, #0]
  __HAL_LOCK(hadc);
 81026fe:	2201      	movs	r2, #1
 8102700:	f880 2050 	strb.w	r2, [r0, #80]	@ 0x50
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8102704:	4620      	mov	r0, r4
 8102706:	f7ff ffeb 	bl	81026e0 <LL_ADC_REG_IsConversionOngoing>
 810270a:	2800      	cmp	r0, #0
 810270c:	f040 816f 	bne.w	81029ee <HAL_ADC_ConfigChannel+0x306>
      /* ADC channels preselection */
      hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8102710:	680b      	ldr	r3, [r1, #0]
 8102712:	f3c3 0013 	ubfx	r0, r3, #0, #20
 8102716:	f3c3 6184 	ubfx	r1, r3, #26, #5
 810271a:	2800      	cmp	r0, #0
 810271c:	d169      	bne.n	81027f2 <HAL_ADC_ConfigChannel+0x10a>
 810271e:	408a      	lsls	r2, r1
 8102720:	69e3      	ldr	r3, [r4, #28]
 8102722:	4313      	orrs	r3, r2
#endif /* ADC_VER_V5_V90 */

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8102724:	6872      	ldr	r2, [r6, #4]
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8102726:	61e3      	str	r3, [r4, #28]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8102728:	0990      	lsrs	r0, r2, #6
 810272a:	f000 000c 	and.w	r0, r0, #12
 810272e:	f104 0c30 	add.w	ip, r4, #48	@ 0x30
  MODIFY_REG(*preg,
 8102732:	f002 021f 	and.w	r2, r2, #31
 8102736:	f85c 3000 	ldr.w	r3, [ip, r0]
 810273a:	271f      	movs	r7, #31
 810273c:	4097      	lsls	r7, r2
 810273e:	ea23 0307 	bic.w	r3, r3, r7
 8102742:	4091      	lsls	r1, r2
 8102744:	430b      	orrs	r3, r1
 8102746:	f84c 3000 	str.w	r3, [ip, r0]
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 810274a:	4620      	mov	r0, r4
 810274c:	f7ff ffc8 	bl	81026e0 <LL_ADC_REG_IsConversionOngoing>
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8102750:	68a3      	ldr	r3, [r4, #8]
 8102752:	f003 0308 	and.w	r3, r3, #8
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8102756:	4303      	orrs	r3, r0
 8102758:	d140      	bne.n	81027dc <HAL_ADC_ConfigChannel+0xf4>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 810275a:	68b2      	ldr	r2, [r6, #8]
 810275c:	6831      	ldr	r1, [r6, #0]
 810275e:	4620      	mov	r0, r4
 8102760:	f7ff ffaa 	bl	81026b8 <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8102764:	4bb8      	ldr	r3, [pc, #736]	@ (8102a48 <HAL_ADC_ConfigChannel+0x360>)
 8102766:	6972      	ldr	r2, [r6, #20]
 8102768:	681b      	ldr	r3, [r3, #0]
 810276a:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 810276e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8102772:	68e3      	ldr	r3, [r4, #12]
 8102774:	d146      	bne.n	8102804 <HAL_ADC_ConfigChannel+0x11c>
 8102776:	f3c3 0382 	ubfx	r3, r3, #2, #3
 810277a:	005b      	lsls	r3, r3, #1
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 810277c:	6937      	ldr	r7, [r6, #16]
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 810277e:	6831      	ldr	r1, [r6, #0]
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8102780:	2f04      	cmp	r7, #4
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8102782:	fa02 f203 	lsl.w	r2, r2, r3
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8102786:	d045      	beq.n	8102814 <HAL_ADC_ConfigChannel+0x12c>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8102788:	f104 0060 	add.w	r0, r4, #96	@ 0x60
    MODIFY_REG(*preg,
 810278c:	f001 41f8 	and.w	r1, r1, #2080374784	@ 0x7c000000
 8102790:	f850 3027 	ldr.w	r3, [r0, r7, lsl #2]
 8102794:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8102798:	430b      	orrs	r3, r1
 810279a:	4313      	orrs	r3, r2
 810279c:	f840 3027 	str.w	r3, [r0, r7, lsl #2]
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 81027a0:	6931      	ldr	r1, [r6, #16]
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 81027a2:	7e72      	ldrb	r2, [r6, #25]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 81027a4:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
 81027a8:	1e57      	subs	r7, r2, #1
 81027aa:	427a      	negs	r2, r7
 81027ac:	417a      	adcs	r2, r7
 81027ae:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 81027b2:	ea43 73c2 	orr.w	r3, r3, r2, lsl #31
 81027b6:	f840 3021 	str.w	r3, [r0, r1, lsl #2]

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 81027ba:	7e33      	ldrb	r3, [r6, #24]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 81027bc:	6931      	ldr	r1, [r6, #16]
 81027be:	6922      	ldr	r2, [r4, #16]
 81027c0:	f103 3cff 	add.w	ip, r3, #4294967295
 81027c4:	f1dc 0300 	rsbs	r3, ip, #0
 81027c8:	eb43 030c 	adc.w	r3, r3, ip
 81027cc:	02db      	lsls	r3, r3, #11
 81027ce:	f001 011f 	and.w	r1, r1, #31
 81027d2:	408b      	lsls	r3, r1
 81027d4:	f422 42f0 	bic.w	r2, r2, #30720	@ 0x7800
 81027d8:	4313      	orrs	r3, r2
 81027da:	6123      	str	r3, [r4, #16]

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 81027dc:	4620      	mov	r0, r4
 81027de:	f7ff ff7b 	bl	81026d8 <LL_ADC_IsEnabled>
 81027e2:	2800      	cmp	r0, #0
 81027e4:	d03d      	beq.n	8102862 <HAL_ADC_ConfigChannel+0x17a>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 81027e6:	2000      	movs	r0, #0

    tmp_hal_status = HAL_ERROR;
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 81027e8:	2300      	movs	r3, #0
 81027ea:	f885 3050 	strb.w	r3, [r5, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
}
 81027ee:	b003      	add	sp, #12
 81027f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 81027f2:	fa93 f3a3 	rbit	r3, r3
   */
  if (value == 0U)
  {
    return 32U;
  }
  return __builtin_clz(value);
 81027f6:	fab3 f383 	clz	r3, r3
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 81027fa:	f003 031f 	and.w	r3, r3, #31
 81027fe:	2201      	movs	r2, #1
 8102800:	409a      	lsls	r2, r3
 8102802:	e78d      	b.n	8102720 <HAL_ADC_ConfigChannel+0x38>
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8102804:	f013 0f10 	tst.w	r3, #16
 8102808:	68e3      	ldr	r3, [r4, #12]
 810280a:	d0b4      	beq.n	8102776 <HAL_ADC_ConfigChannel+0x8e>
 810280c:	085b      	lsrs	r3, r3, #1
 810280e:	f003 0308 	and.w	r3, r3, #8
 8102812:	e7b3      	b.n	810277c <HAL_ADC_ConfigChannel+0x94>
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8102814:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8102816:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
 810281a:	ebb3 6f81 	cmp.w	r3, r1, lsl #26
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 810281e:	bf02      	ittt	eq
 8102820:	6e23      	ldreq	r3, [r4, #96]	@ 0x60
 8102822:	f023 4300 	biceq.w	r3, r3, #2147483648	@ 0x80000000
 8102826:	6623      	streq	r3, [r4, #96]	@ 0x60
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8102828:	6e63      	ldr	r3, [r4, #100]	@ 0x64
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 810282a:	068a      	lsls	r2, r1, #26
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 810282c:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
 8102830:	429a      	cmp	r2, r3
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8102832:	bf02      	ittt	eq
 8102834:	6e63      	ldreq	r3, [r4, #100]	@ 0x64
 8102836:	f023 4300 	biceq.w	r3, r3, #2147483648	@ 0x80000000
 810283a:	6663      	streq	r3, [r4, #100]	@ 0x64
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 810283c:	6ea3      	ldr	r3, [r4, #104]	@ 0x68
 810283e:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
 8102842:	429a      	cmp	r2, r3
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8102844:	bf02      	ittt	eq
 8102846:	6ea3      	ldreq	r3, [r4, #104]	@ 0x68
 8102848:	f023 4300 	biceq.w	r3, r3, #2147483648	@ 0x80000000
 810284c:	66a3      	streq	r3, [r4, #104]	@ 0x68
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 810284e:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 8102850:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
 8102854:	429a      	cmp	r2, r3
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8102856:	bf02      	ittt	eq
 8102858:	6ee3      	ldreq	r3, [r4, #108]	@ 0x6c
 810285a:	f023 4300 	biceq.w	r3, r3, #2147483648	@ 0x80000000
 810285e:	66e3      	streq	r3, [r4, #108]	@ 0x6c
 8102860:	e7bc      	b.n	81027dc <HAL_ADC_ConfigChannel+0xf4>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8102862:	68f7      	ldr	r7, [r6, #12]
 8102864:	6833      	ldr	r3, [r6, #0]
  MODIFY_REG(ADCx->DIFSEL,
 8102866:	4a79      	ldr	r2, [pc, #484]	@ (8102a4c <HAL_ADC_ConfigChannel+0x364>)
 8102868:	f8d4 10c0 	ldr.w	r1, [r4, #192]	@ 0xc0
 810286c:	f007 0c18 	and.w	ip, r7, #24
 8102870:	f3c3 0013 	ubfx	r0, r3, #0, #20
 8102874:	fa22 f20c 	lsr.w	r2, r2, ip
 8102878:	401a      	ands	r2, r3
 810287a:	ea21 0100 	bic.w	r1, r1, r0
 810287e:	430a      	orrs	r2, r1
 8102880:	f8c4 20c0 	str.w	r2, [r4, #192]	@ 0xc0
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8102884:	4a72      	ldr	r2, [pc, #456]	@ (8102a50 <HAL_ADC_ConfigChannel+0x368>)
 8102886:	4297      	cmp	r7, r2
 8102888:	d11d      	bne.n	81028c6 <HAL_ADC_ConfigChannel+0x1de>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 810288a:	2800      	cmp	r0, #0
 810288c:	d15a      	bne.n	8102944 <HAL_ADC_ConfigChannel+0x25c>
 810288e:	0e9a      	lsrs	r2, r3, #26
 8102890:	3201      	adds	r2, #1
 8102892:	f002 071f 	and.w	r7, r2, #31
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8102896:	2f09      	cmp	r7, #9
 8102898:	f04f 0101 	mov.w	r1, #1
 810289c:	ea4f 6282 	mov.w	r2, r2, lsl #26
 81028a0:	d870      	bhi.n	8102984 <HAL_ADC_ConfigChannel+0x29c>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 81028a2:	f002 42f8 	and.w	r2, r2, #2080374784	@ 0x7c000000
 81028a6:	40b9      	lsls	r1, r7
 81028a8:	4311      	orrs	r1, r2
 81028aa:	2800      	cmp	r0, #0
 81028ac:	d165      	bne.n	810297a <HAL_ADC_ConfigChannel+0x292>
 81028ae:	0e9b      	lsrs	r3, r3, #26
 81028b0:	3301      	adds	r3, #1
 81028b2:	f003 031f 	and.w	r3, r3, #31
 81028b6:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 81028ba:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 81028bc:	68b2      	ldr	r2, [r6, #8]
 81028be:	4319      	orrs	r1, r3
 81028c0:	4620      	mov	r0, r4
 81028c2:	f7ff fef9 	bl	81026b8 <LL_ADC_SetChannelSamplingTime>
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 81028c6:	6832      	ldr	r2, [r6, #0]
 81028c8:	2a00      	cmp	r2, #0
 81028ca:	da8c      	bge.n	81027e6 <HAL_ADC_ConfigChannel+0xfe>
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 81028cc:	4961      	ldr	r1, [pc, #388]	@ (8102a54 <HAL_ADC_ConfigChannel+0x36c>)
 81028ce:	428c      	cmp	r4, r1
 81028d0:	f000 8086 	beq.w	81029e0 <HAL_ADC_ConfigChannel+0x2f8>
 81028d4:	4e60      	ldr	r6, [pc, #384]	@ (8102a58 <HAL_ADC_ConfigChannel+0x370>)
 81028d6:	4b61      	ldr	r3, [pc, #388]	@ (8102a5c <HAL_ADC_ConfigChannel+0x374>)
 81028d8:	4861      	ldr	r0, [pc, #388]	@ (8102a60 <HAL_ADC_ConfigChannel+0x378>)
 81028da:	42b4      	cmp	r4, r6
 81028dc:	bf08      	it	eq
 81028de:	4603      	moveq	r3, r0
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 81028e0:	428c      	cmp	r4, r1
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 81028e2:	689b      	ldr	r3, [r3, #8]
 81028e4:	d002      	beq.n	81028ec <HAL_ADC_ConfigChannel+0x204>
 81028e6:	495c      	ldr	r1, [pc, #368]	@ (8102a58 <HAL_ADC_ConfigChannel+0x370>)
 81028e8:	428c      	cmp	r4, r1
 81028ea:	d17b      	bne.n	81029e4 <HAL_ADC_ConfigChannel+0x2fc>
 81028ec:	4859      	ldr	r0, [pc, #356]	@ (8102a54 <HAL_ADC_ConfigChannel+0x36c>)
 81028ee:	f7ff fef3 	bl	81026d8 <LL_ADC_IsEnabled>
 81028f2:	4601      	mov	r1, r0
 81028f4:	4858      	ldr	r0, [pc, #352]	@ (8102a58 <HAL_ADC_ConfigChannel+0x370>)
 81028f6:	f7ff feef 	bl	81026d8 <LL_ADC_IsEnabled>
 81028fa:	4301      	orrs	r1, r0
 81028fc:	d177      	bne.n	81029ee <HAL_ADC_ConfigChannel+0x306>
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 81028fe:	4859      	ldr	r0, [pc, #356]	@ (8102a64 <HAL_ADC_ConfigChannel+0x37c>)
 8102900:	4282      	cmp	r2, r0
 8102902:	f003 71e0 	and.w	r1, r3, #29360128	@ 0x1c00000
 8102906:	d178      	bne.n	81029fa <HAL_ADC_ConfigChannel+0x312>
 8102908:	0218      	lsls	r0, r3, #8
 810290a:	f53f af6c 	bmi.w	81027e6 <HAL_ADC_ConfigChannel+0xfe>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 810290e:	4b56      	ldr	r3, [pc, #344]	@ (8102a68 <HAL_ADC_ConfigChannel+0x380>)
 8102910:	429c      	cmp	r4, r3
 8102912:	f47f af68 	bne.w	81027e6 <HAL_ADC_ConfigChannel+0xfe>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8102916:	4a51      	ldr	r2, [pc, #324]	@ (8102a5c <HAL_ADC_ConfigChannel+0x374>)
 8102918:	6893      	ldr	r3, [r2, #8]
 810291a:	f023 73e0 	bic.w	r3, r3, #29360128	@ 0x1c00000
 810291e:	430b      	orrs	r3, r1
 8102920:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8102924:	6093      	str	r3, [r2, #8]
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8102926:	4b51      	ldr	r3, [pc, #324]	@ (8102a6c <HAL_ADC_ConfigChannel+0x384>)
 8102928:	4a51      	ldr	r2, [pc, #324]	@ (8102a70 <HAL_ADC_ConfigChannel+0x388>)
 810292a:	681b      	ldr	r3, [r3, #0]
 810292c:	fbb3 f3f2 	udiv	r3, r3, r2
 8102930:	3301      	adds	r3, #1
 8102932:	005b      	lsls	r3, r3, #1
                wait_loop_index--;
 8102934:	9301      	str	r3, [sp, #4]
              while (wait_loop_index != 0UL)
 8102936:	9b01      	ldr	r3, [sp, #4]
 8102938:	2b00      	cmp	r3, #0
 810293a:	f43f af54 	beq.w	81027e6 <HAL_ADC_ConfigChannel+0xfe>
                wait_loop_index--;
 810293e:	9b01      	ldr	r3, [sp, #4]
 8102940:	3b01      	subs	r3, #1
 8102942:	e7f7      	b.n	8102934 <HAL_ADC_ConfigChannel+0x24c>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8102944:	fa93 f2a3 	rbit	r2, r3
  if (value == 0U)
 8102948:	b132      	cbz	r2, 8102958 <HAL_ADC_ConfigChannel+0x270>
  return __builtin_clz(value);
 810294a:	fab2 f282 	clz	r2, r2
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 810294e:	3201      	adds	r2, #1
 8102950:	f002 021f 	and.w	r2, r2, #31
 8102954:	2a09      	cmp	r2, #9
 8102956:	d825      	bhi.n	81029a4 <HAL_ADC_ConfigChannel+0x2bc>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8102958:	fa93 f2a3 	rbit	r2, r3
  return __builtin_clz(value);
 810295c:	fab2 f282 	clz	r2, r2
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8102960:	3201      	adds	r2, #1
 8102962:	0692      	lsls	r2, r2, #26
 8102964:	f002 42f8 	and.w	r2, r2, #2080374784	@ 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8102968:	fa93 f7a3 	rbit	r7, r3
  return __builtin_clz(value);
 810296c:	fab7 f787 	clz	r7, r7
 8102970:	3701      	adds	r7, #1
 8102972:	f007 071f 	and.w	r7, r7, #31
 8102976:	2101      	movs	r1, #1
 8102978:	e795      	b.n	81028a6 <HAL_ADC_ConfigChannel+0x1be>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 810297a:	fa93 f3a3 	rbit	r3, r3
  return __builtin_clz(value);
 810297e:	fab3 f383 	clz	r3, r3
 8102982:	e795      	b.n	81028b0 <HAL_ADC_ConfigChannel+0x1c8>
 8102984:	f002 42f8 	and.w	r2, r2, #2080374784	@ 0x7c000000
 8102988:	40b9      	lsls	r1, r7
 810298a:	4311      	orrs	r1, r2
 810298c:	b9d8      	cbnz	r0, 81029c6 <HAL_ADC_ConfigChannel+0x2de>
 810298e:	0e9b      	lsrs	r3, r3, #26
 8102990:	3301      	adds	r3, #1
 8102992:	f003 031f 	and.w	r3, r3, #31
 8102996:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 810299a:	3b1e      	subs	r3, #30
 810299c:	051b      	lsls	r3, r3, #20
 810299e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 81029a2:	e78b      	b.n	81028bc <HAL_ADC_ConfigChannel+0x1d4>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 81029a4:	fa93 f2a3 	rbit	r2, r3
  return __builtin_clz(value);
 81029a8:	fab2 f282 	clz	r2, r2
 81029ac:	3201      	adds	r2, #1
 81029ae:	0692      	lsls	r2, r2, #26
 81029b0:	f002 42f8 	and.w	r2, r2, #2080374784	@ 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 81029b4:	fa93 f7a3 	rbit	r7, r3
  return __builtin_clz(value);
 81029b8:	fab7 f787 	clz	r7, r7
 81029bc:	3701      	adds	r7, #1
 81029be:	f007 071f 	and.w	r7, r7, #31
 81029c2:	2101      	movs	r1, #1
 81029c4:	e7e0      	b.n	8102988 <HAL_ADC_ConfigChannel+0x2a0>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 81029c6:	fa93 f2a3 	rbit	r2, r3
  return __builtin_clz(value);
 81029ca:	fab2 f282 	clz	r2, r2
 81029ce:	3201      	adds	r2, #1
 81029d0:	f002 021f 	and.w	r2, r2, #31
 81029d4:	2303      	movs	r3, #3
 81029d6:	f06f 001d 	mvn.w	r0, #29
 81029da:	fb13 0302 	smlabb	r3, r3, r2, r0
 81029de:	e7dd      	b.n	810299c <HAL_ADC_ConfigChannel+0x2b4>
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 81029e0:	4b1f      	ldr	r3, [pc, #124]	@ (8102a60 <HAL_ADC_ConfigChannel+0x378>)
 81029e2:	e77d      	b.n	81028e0 <HAL_ADC_ConfigChannel+0x1f8>
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 81029e4:	4820      	ldr	r0, [pc, #128]	@ (8102a68 <HAL_ADC_ConfigChannel+0x380>)
 81029e6:	f7ff fe77 	bl	81026d8 <LL_ADC_IsEnabled>
 81029ea:	2800      	cmp	r0, #0
 81029ec:	d087      	beq.n	81028fe <HAL_ADC_ConfigChannel+0x216>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 81029ee:	6d6b      	ldr	r3, [r5, #84]	@ 0x54
 81029f0:	f043 0320 	orr.w	r3, r3, #32
 81029f4:	656b      	str	r3, [r5, #84]	@ 0x54
    tmp_hal_status = HAL_ERROR;
 81029f6:	2001      	movs	r0, #1
 81029f8:	e6f6      	b.n	81027e8 <HAL_ADC_ConfigChannel+0x100>
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 81029fa:	481e      	ldr	r0, [pc, #120]	@ (8102a74 <HAL_ADC_ConfigChannel+0x38c>)
 81029fc:	4282      	cmp	r2, r0
 81029fe:	d10f      	bne.n	8102a20 <HAL_ADC_ConfigChannel+0x338>
 8102a00:	01da      	lsls	r2, r3, #7
 8102a02:	f53f aef0 	bmi.w	81027e6 <HAL_ADC_ConfigChannel+0xfe>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8102a06:	4b18      	ldr	r3, [pc, #96]	@ (8102a68 <HAL_ADC_ConfigChannel+0x380>)
 8102a08:	429c      	cmp	r4, r3
 8102a0a:	f47f aeec 	bne.w	81027e6 <HAL_ADC_ConfigChannel+0xfe>
 8102a0e:	4a13      	ldr	r2, [pc, #76]	@ (8102a5c <HAL_ADC_ConfigChannel+0x374>)
 8102a10:	6893      	ldr	r3, [r2, #8]
 8102a12:	f023 73e0 	bic.w	r3, r3, #29360128	@ 0x1c00000
 8102a16:	430b      	orrs	r3, r1
 8102a18:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8102a1c:	6093      	str	r3, [r2, #8]
}
 8102a1e:	e6e2      	b.n	81027e6 <HAL_ADC_ConfigChannel+0xfe>
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8102a20:	4815      	ldr	r0, [pc, #84]	@ (8102a78 <HAL_ADC_ConfigChannel+0x390>)
 8102a22:	4282      	cmp	r2, r0
 8102a24:	f47f aedf 	bne.w	81027e6 <HAL_ADC_ConfigChannel+0xfe>
 8102a28:	025b      	lsls	r3, r3, #9
 8102a2a:	f53f aedc 	bmi.w	81027e6 <HAL_ADC_ConfigChannel+0xfe>
            if (ADC_VREFINT_INSTANCE(hadc))
 8102a2e:	4b0e      	ldr	r3, [pc, #56]	@ (8102a68 <HAL_ADC_ConfigChannel+0x380>)
 8102a30:	429c      	cmp	r4, r3
 8102a32:	f47f aed8 	bne.w	81027e6 <HAL_ADC_ConfigChannel+0xfe>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8102a36:	4a09      	ldr	r2, [pc, #36]	@ (8102a5c <HAL_ADC_ConfigChannel+0x374>)
 8102a38:	6893      	ldr	r3, [r2, #8]
 8102a3a:	f023 73e0 	bic.w	r3, r3, #29360128	@ 0x1c00000
 8102a3e:	430b      	orrs	r3, r1
 8102a40:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8102a44:	e7ea      	b.n	8102a1c <HAL_ADC_ConfigChannel+0x334>
 8102a46:	bf00      	nop
 8102a48:	5c001000 	.word	0x5c001000
 8102a4c:	000fffff 	.word	0x000fffff
 8102a50:	47ff0000 	.word	0x47ff0000
 8102a54:	40022000 	.word	0x40022000
 8102a58:	40022100 	.word	0x40022100
 8102a5c:	58026300 	.word	0x58026300
 8102a60:	40022300 	.word	0x40022300
 8102a64:	cb840000 	.word	0xcb840000
 8102a68:	58026000 	.word	0x58026000
 8102a6c:	10000054 	.word	0x10000054
 8102a70:	00030d40 	.word	0x00030d40
 8102a74:	c7520000 	.word	0xc7520000
 8102a78:	cfb80000 	.word	0xcfb80000
  __HAL_LOCK(hadc);
 8102a7c:	2002      	movs	r0, #2
 8102a7e:	e6b6      	b.n	81027ee <HAL_ADC_ConfigChannel+0x106>

08102a80 <ADC_Enable>:

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8102a80:	6802      	ldr	r2, [r0, #0]
{
 8102a82:	b570      	push	{r4, r5, r6, lr}
 8102a84:	4604      	mov	r4, r0
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8102a86:	4610      	mov	r0, r2
 8102a88:	f7ff fe26 	bl	81026d8 <LL_ADC_IsEnabled>
 8102a8c:	b108      	cbz	r0, 8102a92 <ADC_Enable+0x12>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8102a8e:	2000      	movs	r0, #0
}
 8102a90:	bd70      	pop	{r4, r5, r6, pc}
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8102a92:	6891      	ldr	r1, [r2, #8]
 8102a94:	4b22      	ldr	r3, [pc, #136]	@ (8102b20 <ADC_Enable+0xa0>)
 8102a96:	4219      	tst	r1, r3
 8102a98:	d009      	beq.n	8102aae <ADC_Enable+0x2e>
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8102a9a:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8102a9c:	f043 0310 	orr.w	r3, r3, #16
 8102aa0:	6563      	str	r3, [r4, #84]	@ 0x54
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8102aa2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8102aa4:	f043 0301 	orr.w	r3, r3, #1
 8102aa8:	65a3      	str	r3, [r4, #88]	@ 0x58
      return HAL_ERROR;
 8102aaa:	2001      	movs	r0, #1
 8102aac:	e7f0      	b.n	8102a90 <ADC_Enable+0x10>
  MODIFY_REG(ADCx->CR,
 8102aae:	6893      	ldr	r3, [r2, #8]
 8102ab0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8102ab4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8102ab8:	f043 0301 	orr.w	r3, r3, #1
 8102abc:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();
 8102abe:	f7ff fde5 	bl	810268c <HAL_GetTick>
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8102ac2:	6822      	ldr	r2, [r4, #0]
 8102ac4:	4b17      	ldr	r3, [pc, #92]	@ (8102b24 <ADC_Enable+0xa4>)
 8102ac6:	4918      	ldr	r1, [pc, #96]	@ (8102b28 <ADC_Enable+0xa8>)
 8102ac8:	429a      	cmp	r2, r3
    tickstart = HAL_GetTick();
 8102aca:	4605      	mov	r5, r0
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8102acc:	d00e      	beq.n	8102aec <ADC_Enable+0x6c>
 8102ace:	4817      	ldr	r0, [pc, #92]	@ (8102b2c <ADC_Enable+0xac>)
 8102ad0:	f103 53c0 	add.w	r3, r3, #402653184	@ 0x18000000
 8102ad4:	f503 4386 	add.w	r3, r3, #17152	@ 0x4300
 8102ad8:	428a      	cmp	r2, r1
 8102ada:	bf08      	it	eq
 8102adc:	4603      	moveq	r3, r0
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8102ade:	428a      	cmp	r2, r1
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8102ae0:	689b      	ldr	r3, [r3, #8]
 8102ae2:	d101      	bne.n	8102ae8 <ADC_Enable+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8102ae4:	06d9      	lsls	r1, r3, #27
 8102ae6:	d1d2      	bne.n	8102a8e <ADC_Enable+0xe>
  MODIFY_REG(ADCx->CR,
 8102ae8:	4e11      	ldr	r6, [pc, #68]	@ (8102b30 <ADC_Enable+0xb0>)
 8102aea:	e013      	b.n	8102b14 <ADC_Enable+0x94>
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8102aec:	4b0f      	ldr	r3, [pc, #60]	@ (8102b2c <ADC_Enable+0xac>)
 8102aee:	e7f6      	b.n	8102ade <ADC_Enable+0x5e>
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8102af0:	4610      	mov	r0, r2
 8102af2:	f7ff fdf1 	bl	81026d8 <LL_ADC_IsEnabled>
 8102af6:	b920      	cbnz	r0, 8102b02 <ADC_Enable+0x82>
 8102af8:	6893      	ldr	r3, [r2, #8]
 8102afa:	4033      	ands	r3, r6
 8102afc:	f043 0301 	orr.w	r3, r3, #1
 8102b00:	6093      	str	r3, [r2, #8]
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8102b02:	f7ff fdc3 	bl	810268c <HAL_GetTick>
 8102b06:	1b40      	subs	r0, r0, r5
 8102b08:	2802      	cmp	r0, #2
 8102b0a:	d903      	bls.n	8102b14 <ADC_Enable+0x94>
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8102b0c:	6823      	ldr	r3, [r4, #0]
 8102b0e:	681b      	ldr	r3, [r3, #0]
 8102b10:	07da      	lsls	r2, r3, #31
 8102b12:	d5c2      	bpl.n	8102a9a <ADC_Enable+0x1a>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8102b14:	6822      	ldr	r2, [r4, #0]
 8102b16:	6813      	ldr	r3, [r2, #0]
 8102b18:	07db      	lsls	r3, r3, #31
 8102b1a:	d5e9      	bpl.n	8102af0 <ADC_Enable+0x70>
 8102b1c:	e7b7      	b.n	8102a8e <ADC_Enable+0xe>
 8102b1e:	bf00      	nop
 8102b20:	8000003f 	.word	0x8000003f
 8102b24:	40022000 	.word	0x40022000
 8102b28:	40022100 	.word	0x40022100
 8102b2c:	40022300 	.word	0x40022300
 8102b30:	7fffffc0 	.word	0x7fffffc0

08102b34 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8102b34:	b538      	push	{r3, r4, r5, lr}
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8102b36:	4a43      	ldr	r2, [pc, #268]	@ (8102c44 <ADC_ConfigureBoostMode+0x110>)
 8102b38:	6803      	ldr	r3, [r0, #0]
 8102b3a:	4293      	cmp	r3, r2
{
 8102b3c:	4605      	mov	r5, r0
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8102b3e:	d003      	beq.n	8102b48 <ADC_ConfigureBoostMode+0x14>
 8102b40:	f502 7280 	add.w	r2, r2, #256	@ 0x100
 8102b44:	4293      	cmp	r3, r2
 8102b46:	d125      	bne.n	8102b94 <ADC_ConfigureBoostMode+0x60>
 8102b48:	4b3f      	ldr	r3, [pc, #252]	@ (8102c48 <ADC_ConfigureBoostMode+0x114>)
 8102b4a:	689b      	ldr	r3, [r3, #8]
 8102b4c:	f413 3f40 	tst.w	r3, #196608	@ 0x30000
 8102b50:	bf14      	ite	ne
 8102b52:	2301      	movne	r3, #1
 8102b54:	2300      	moveq	r3, #0
 8102b56:	b9fb      	cbnz	r3, 8102b98 <ADC_ConfigureBoostMode+0x64>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8102b58:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8102b5c:	2100      	movs	r1, #0
 8102b5e:	f002 fded 	bl	810573c <HAL_RCCEx_GetPeriphCLKFreq>
    switch (hadc->Init.ClockPrescaler)
 8102b62:	686b      	ldr	r3, [r5, #4]
 8102b64:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8102b68:	4604      	mov	r4, r0
    switch (hadc->Init.ClockPrescaler)
 8102b6a:	d04a      	beq.n	8102c02 <ADC_ConfigureBoostMode+0xce>
 8102b6c:	d83f      	bhi.n	8102bee <ADC_ConfigureBoostMode+0xba>
 8102b6e:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8102b72:	d044      	beq.n	8102bfe <ADC_ConfigureBoostMode+0xca>
 8102b74:	d836      	bhi.n	8102be4 <ADC_ConfigureBoostMode+0xb0>
 8102b76:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8102b7a:	d008      	beq.n	8102b8e <ADC_ConfigureBoostMode+0x5a>
 8102b7c:	d82c      	bhi.n	8102bd8 <ADC_ConfigureBoostMode+0xa4>
 8102b7e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8102b82:	d004      	beq.n	8102b8e <ADC_ConfigureBoostMode+0x5a>
 8102b84:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8102b88:	f5b2 2f80 	cmp.w	r2, #262144	@ 0x40000
 8102b8c:	d116      	bne.n	8102bbc <ADC_ConfigureBoostMode+0x88>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8102b8e:	0c9b      	lsrs	r3, r3, #18
 8102b90:	005b      	lsls	r3, r3, #1
 8102b92:	e00f      	b.n	8102bb4 <ADC_ConfigureBoostMode+0x80>
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8102b94:	4b2d      	ldr	r3, [pc, #180]	@ (8102c4c <ADC_ConfigureBoostMode+0x118>)
 8102b96:	e7d8      	b.n	8102b4a <ADC_ConfigureBoostMode+0x16>
    freq = HAL_RCC_GetHCLKFreq();
 8102b98:	f001 fda4 	bl	81046e4 <HAL_RCC_GetHCLKFreq>
    switch (hadc->Init.ClockPrescaler)
 8102b9c:	686b      	ldr	r3, [r5, #4]
 8102b9e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
    freq = HAL_RCC_GetHCLKFreq();
 8102ba2:	4604      	mov	r4, r0
    switch (hadc->Init.ClockPrescaler)
 8102ba4:	d005      	beq.n	8102bb2 <ADC_ConfigureBoostMode+0x7e>
 8102ba6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8102baa:	d006      	beq.n	8102bba <ADC_ConfigureBoostMode+0x86>
 8102bac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8102bb0:	d104      	bne.n	8102bbc <ADC_ConfigureBoostMode+0x88>
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8102bb2:	0c1b      	lsrs	r3, r3, #16
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8102bb4:	fbb4 f4f3 	udiv	r4, r4, r3
        break;
 8102bb8:	e000      	b.n	8102bbc <ADC_ConfigureBoostMode+0x88>
        freq /= 4UL;
 8102bba:	0884      	lsrs	r4, r0, #2
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8102bbc:	f7ff fd6c 	bl	8102698 <HAL_GetREVID>
 8102bc0:	f241 0303 	movw	r3, #4099	@ 0x1003
 8102bc4:	4298      	cmp	r0, r3
 8102bc6:	682b      	ldr	r3, [r5, #0]
 8102bc8:	d823      	bhi.n	8102c12 <ADC_ConfigureBoostMode+0xde>
  {
    if (freq > 20000000UL)
 8102bca:	4a21      	ldr	r2, [pc, #132]	@ (8102c50 <ADC_ConfigureBoostMode+0x11c>)
 8102bcc:	4294      	cmp	r4, r2
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8102bce:	689a      	ldr	r2, [r3, #8]
    if (freq > 20000000UL)
 8102bd0:	d91b      	bls.n	8102c0a <ADC_ConfigureBoostMode+0xd6>
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
    }
    else if (freq <= 12500000UL)
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8102bd2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8102bd6:	e01a      	b.n	8102c0e <ADC_ConfigureBoostMode+0xda>
    switch (hadc->Init.ClockPrescaler)
 8102bd8:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8102bdc:	d0d7      	beq.n	8102b8e <ADC_ConfigureBoostMode+0x5a>
 8102bde:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8102be2:	e7d3      	b.n	8102b8c <ADC_ConfigureBoostMode+0x58>
 8102be4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8102be8:	d1e8      	bne.n	8102bbc <ADC_ConfigureBoostMode+0x88>
        freq /= 32UL;
 8102bea:	0944      	lsrs	r4, r0, #5
        break;
 8102bec:	e7e6      	b.n	8102bbc <ADC_ConfigureBoostMode+0x88>
    switch (hadc->Init.ClockPrescaler)
 8102bee:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8102bf2:	d008      	beq.n	8102c06 <ADC_ConfigureBoostMode+0xd2>
 8102bf4:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8102bf8:	d1e0      	bne.n	8102bbc <ADC_ConfigureBoostMode+0x88>
        freq /= 256UL;
 8102bfa:	0a04      	lsrs	r4, r0, #8
        break;
 8102bfc:	e7de      	b.n	8102bbc <ADC_ConfigureBoostMode+0x88>
        freq /= 16UL;
 8102bfe:	0904      	lsrs	r4, r0, #4
        break;
 8102c00:	e7dc      	b.n	8102bbc <ADC_ConfigureBoostMode+0x88>
        freq /= 64UL;
 8102c02:	0984      	lsrs	r4, r0, #6
        break;
 8102c04:	e7da      	b.n	8102bbc <ADC_ConfigureBoostMode+0x88>
        freq /= 128UL;
 8102c06:	09c4      	lsrs	r4, r0, #7
        break;
 8102c08:	e7d8      	b.n	8102bbc <ADC_ConfigureBoostMode+0x88>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8102c0a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
    }
    else /* if(freq > 25000000UL) */
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8102c0e:	609a      	str	r2, [r3, #8]
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8102c10:	bd38      	pop	{r3, r4, r5, pc}
    if (freq <= 6250000UL)
 8102c12:	4a10      	ldr	r2, [pc, #64]	@ (8102c54 <ADC_ConfigureBoostMode+0x120>)
 8102c14:	4294      	cmp	r4, r2
 8102c16:	d803      	bhi.n	8102c20 <ADC_ConfigureBoostMode+0xec>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8102c18:	689a      	ldr	r2, [r3, #8]
 8102c1a:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8102c1e:	e7f6      	b.n	8102c0e <ADC_ConfigureBoostMode+0xda>
    else if (freq <= 12500000UL)
 8102c20:	4a0d      	ldr	r2, [pc, #52]	@ (8102c58 <ADC_ConfigureBoostMode+0x124>)
 8102c22:	4294      	cmp	r4, r2
 8102c24:	d803      	bhi.n	8102c2e <ADC_ConfigureBoostMode+0xfa>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8102c26:	689a      	ldr	r2, [r3, #8]
 8102c28:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8102c2c:	e7d1      	b.n	8102bd2 <ADC_ConfigureBoostMode+0x9e>
    else if (freq <= 25000000UL)
 8102c2e:	4a0b      	ldr	r2, [pc, #44]	@ (8102c5c <ADC_ConfigureBoostMode+0x128>)
 8102c30:	4294      	cmp	r4, r2
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8102c32:	689a      	ldr	r2, [r3, #8]
 8102c34:	bf9a      	itte	ls
 8102c36:	f422 7240 	bicls.w	r2, r2, #768	@ 0x300
 8102c3a:	f442 7200 	orrls.w	r2, r2, #512	@ 0x200
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8102c3e:	f442 7240 	orrhi.w	r2, r2, #768	@ 0x300
 8102c42:	e7e4      	b.n	8102c0e <ADC_ConfigureBoostMode+0xda>
 8102c44:	40022000 	.word	0x40022000
 8102c48:	40022300 	.word	0x40022300
 8102c4c:	58026300 	.word	0x58026300
 8102c50:	01312d00 	.word	0x01312d00
 8102c54:	00bebc21 	.word	0x00bebc21
 8102c58:	017d7841 	.word	0x017d7841
 8102c5c:	02faf081 	.word	0x02faf081

08102c60 <HAL_ADC_Init>:
{
 8102c60:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0UL;
 8102c62:	2300      	movs	r3, #0
 8102c64:	9301      	str	r3, [sp, #4]
  if (hadc == NULL)
 8102c66:	4604      	mov	r4, r0
 8102c68:	2800      	cmp	r0, #0
 8102c6a:	f000 80f1 	beq.w	8102e50 <HAL_ADC_Init+0x1f0>
  if (hadc->State == HAL_ADC_STATE_RESET)
 8102c6e:	6d45      	ldr	r5, [r0, #84]	@ 0x54
 8102c70:	b925      	cbnz	r5, 8102c7c <HAL_ADC_Init+0x1c>
    HAL_ADC_MspInit(hadc);
 8102c72:	f7fe fb1d 	bl	81012b0 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8102c76:	65a5      	str	r5, [r4, #88]	@ 0x58
    hadc->Lock = HAL_UNLOCKED;
 8102c78:	f884 5050 	strb.w	r5, [r4, #80]	@ 0x50
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8102c7c:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8102c7e:	689a      	ldr	r2, [r3, #8]
 8102c80:	0090      	lsls	r0, r2, #2
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8102c82:	bf41      	itttt	mi
 8102c84:	689a      	ldrmi	r2, [r3, #8]
 8102c86:	f022 4220 	bicmi.w	r2, r2, #2684354560	@ 0xa0000000
 8102c8a:	f022 023f 	bicmi.w	r2, r2, #63	@ 0x3f
 8102c8e:	609a      	strmi	r2, [r3, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8102c90:	689a      	ldr	r2, [r3, #8]
 8102c92:	00d1      	lsls	r1, r2, #3
 8102c94:	f140 80a2 	bpl.w	8102ddc <HAL_ADC_Init+0x17c>
 8102c98:	689a      	ldr	r2, [r3, #8]
 8102c9a:	00d2      	lsls	r2, r2, #3
 8102c9c:	f100 80b4 	bmi.w	8102e08 <HAL_ADC_Init+0x1a8>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8102ca0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8102ca2:	f042 0210 	orr.w	r2, r2, #16
 8102ca6:	6562      	str	r2, [r4, #84]	@ 0x54
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8102ca8:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8102caa:	f042 0201 	orr.w	r2, r2, #1
 8102cae:	65a2      	str	r2, [r4, #88]	@ 0x58
    tmp_hal_status = HAL_ERROR;
 8102cb0:	2501      	movs	r5, #1
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8102cb2:	4618      	mov	r0, r3
 8102cb4:	f7ff fd14 	bl	81026e0 <LL_ADC_REG_IsConversionOngoing>
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8102cb8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8102cba:	f002 0210 	and.w	r2, r2, #16
 8102cbe:	4302      	orrs	r2, r0
 8102cc0:	f040 80c2 	bne.w	8102e48 <HAL_ADC_Init+0x1e8>
    ADC_STATE_CLR_SET(hadc->State,
 8102cc4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8102cc6:	f422 7281 	bic.w	r2, r2, #258	@ 0x102
 8102cca:	f042 0202 	orr.w	r2, r2, #2
 8102cce:	6562      	str	r2, [r4, #84]	@ 0x54
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8102cd0:	4618      	mov	r0, r3
 8102cd2:	f7ff fd01 	bl	81026d8 <LL_ADC_IsEnabled>
 8102cd6:	b980      	cbnz	r0, 8102cfa <HAL_ADC_Init+0x9a>
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8102cd8:	4e5e      	ldr	r6, [pc, #376]	@ (8102e54 <HAL_ADC_Init+0x1f4>)
 8102cda:	495f      	ldr	r1, [pc, #380]	@ (8102e58 <HAL_ADC_Init+0x1f8>)
 8102cdc:	42b3      	cmp	r3, r6
 8102cde:	d002      	beq.n	8102ce6 <HAL_ADC_Init+0x86>
 8102ce0:	428b      	cmp	r3, r1
 8102ce2:	f040 8093 	bne.w	8102e0c <HAL_ADC_Init+0x1ac>
 8102ce6:	485b      	ldr	r0, [pc, #364]	@ (8102e54 <HAL_ADC_Init+0x1f4>)
 8102ce8:	f7ff fcf6 	bl	81026d8 <LL_ADC_IsEnabled>
 8102cec:	4602      	mov	r2, r0
 8102cee:	485a      	ldr	r0, [pc, #360]	@ (8102e58 <HAL_ADC_Init+0x1f8>)
 8102cf0:	f7ff fcf2 	bl	81026d8 <LL_ADC_IsEnabled>
 8102cf4:	4302      	orrs	r2, r0
 8102cf6:	f000 8097 	beq.w	8102e28 <HAL_ADC_Init+0x1c8>
    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8102cfa:	f7ff fccd 	bl	8102698 <HAL_GetREVID>
 8102cfe:	f241 0303 	movw	r3, #4099	@ 0x1003
 8102d02:	4298      	cmp	r0, r3
 8102d04:	7f21      	ldrb	r1, [r4, #28]
 8102d06:	68a0      	ldr	r0, [r4, #8]
 8102d08:	7d62      	ldrb	r2, [r4, #21]
 8102d0a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8102d0c:	f240 8092 	bls.w	8102e34 <HAL_ADC_Init+0x1d4>
 8102d10:	2810      	cmp	r0, #16
 8102d12:	f040 808f 	bne.w	8102e34 <HAL_ADC_Init+0x1d4>
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8102d16:	0352      	lsls	r2, r2, #13
 8102d18:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8102d1c:	431a      	orrs	r2, r3
 8102d1e:	f042 031c 	orr.w	r3, r2, #28
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8102d22:	2901      	cmp	r1, #1
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8102d24:	bf02      	ittt	eq
 8102d26:	6a22      	ldreq	r2, [r4, #32]
 8102d28:	f102 32ff 	addeq.w	r2, r2, #4294967295
 8102d2c:	ea43 4342 	orreq.w	r3, r3, r2, lsl #17
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8102d30:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8102d32:	b122      	cbz	r2, 8102d3e <HAL_ADC_Init+0xde>
                  | hadc->Init.ExternalTrigConvEdge
 8102d34:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8102d36:	f402 7278 	and.w	r2, r2, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8102d3a:	430a      	orrs	r2, r1
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8102d3c:	4313      	orrs	r3, r2
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8102d3e:	6822      	ldr	r2, [r4, #0]
 8102d40:	4946      	ldr	r1, [pc, #280]	@ (8102e5c <HAL_ADC_Init+0x1fc>)
 8102d42:	68d0      	ldr	r0, [r2, #12]
 8102d44:	4001      	ands	r1, r0
 8102d46:	4319      	orrs	r1, r3
 8102d48:	60d1      	str	r1, [r2, #12]
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8102d4a:	4610      	mov	r0, r2
 8102d4c:	f7ff fcc8 	bl	81026e0 <LL_ADC_REG_IsConversionOngoing>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8102d50:	6893      	ldr	r3, [r2, #8]
 8102d52:	f003 0308 	and.w	r3, r3, #8
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8102d56:	4303      	orrs	r3, r0
 8102d58:	d127      	bne.n	8102daa <HAL_ADC_Init+0x14a>
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8102d5a:	68d3      	ldr	r3, [r2, #12]
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8102d5c:	7d21      	ldrb	r1, [r4, #20]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8102d5e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8102d62:	f023 0303 	bic.w	r3, r3, #3
 8102d66:	ea43 3381 	orr.w	r3, r3, r1, lsl #14
 8102d6a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8102d6c:	430b      	orrs	r3, r1
 8102d6e:	60d3      	str	r3, [r2, #12]
      if (hadc->Init.OversamplingMode == ENABLE)
 8102d70:	f894 3038 	ldrb.w	r3, [r4, #56]	@ 0x38
 8102d74:	2b01      	cmp	r3, #1
 8102d76:	d163      	bne.n	8102e40 <HAL_ADC_Init+0x1e0>
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8102d78:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8102d7a:	6910      	ldr	r0, [r2, #16]
 8102d7c:	1e59      	subs	r1, r3, #1
 8102d7e:	e9d4 3610 	ldrd	r3, r6, [r4, #64]	@ 0x40
 8102d82:	4333      	orrs	r3, r6
 8102d84:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8102d88:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8102d8a:	430b      	orrs	r3, r1
 8102d8c:	4934      	ldr	r1, [pc, #208]	@ (8102e60 <HAL_ADC_Init+0x200>)
 8102d8e:	4001      	ands	r1, r0
 8102d90:	430b      	orrs	r3, r1
 8102d92:	f043 0301 	orr.w	r3, r3, #1
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8102d96:	6113      	str	r3, [r2, #16]
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8102d98:	6913      	ldr	r3, [r2, #16]
 8102d9a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8102d9c:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8102da0:	430b      	orrs	r3, r1
 8102da2:	6113      	str	r3, [r2, #16]
      ADC_ConfigureBoostMode(hadc);
 8102da4:	4620      	mov	r0, r4
 8102da6:	f7ff fec5 	bl	8102b34 <ADC_ConfigureBoostMode>
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8102daa:	68e3      	ldr	r3, [r4, #12]
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8102dac:	6822      	ldr	r2, [r4, #0]
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8102dae:	2b01      	cmp	r3, #1
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8102db0:	bf05      	ittet	eq
 8102db2:	6b11      	ldreq	r1, [r2, #48]	@ 0x30
 8102db4:	69a3      	ldreq	r3, [r4, #24]
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8102db6:	6b13      	ldrne	r3, [r2, #48]	@ 0x30
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8102db8:	f103 33ff 	addeq.w	r3, r3, #4294967295
 8102dbc:	bf06      	itte	eq
 8102dbe:	f021 010f 	biceq.w	r1, r1, #15
 8102dc2:	430b      	orreq	r3, r1
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8102dc4:	f023 030f 	bicne.w	r3, r3, #15
 8102dc8:	6313      	str	r3, [r2, #48]	@ 0x30
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8102dca:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8102dcc:	f023 0303 	bic.w	r3, r3, #3
 8102dd0:	f043 0301 	orr.w	r3, r3, #1
 8102dd4:	6563      	str	r3, [r4, #84]	@ 0x54
}
 8102dd6:	4628      	mov	r0, r5
 8102dd8:	b002      	add	sp, #8
 8102dda:	bd70      	pop	{r4, r5, r6, pc}
  MODIFY_REG(ADCx->CR,
 8102ddc:	689a      	ldr	r2, [r3, #8]
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8102dde:	4921      	ldr	r1, [pc, #132]	@ (8102e64 <HAL_ADC_Init+0x204>)
 8102de0:	f022 4210 	bic.w	r2, r2, #2415919104	@ 0x90000000
 8102de4:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 8102de8:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8102dec:	609a      	str	r2, [r3, #8]
 8102dee:	4a1e      	ldr	r2, [pc, #120]	@ (8102e68 <HAL_ADC_Init+0x208>)
 8102df0:	6812      	ldr	r2, [r2, #0]
 8102df2:	fbb2 f2f1 	udiv	r2, r2, r1
 8102df6:	3201      	adds	r2, #1
      wait_loop_index--;
 8102df8:	9201      	str	r2, [sp, #4]
    while (wait_loop_index != 0UL)
 8102dfa:	9a01      	ldr	r2, [sp, #4]
 8102dfc:	2a00      	cmp	r2, #0
 8102dfe:	f43f af4b 	beq.w	8102c98 <HAL_ADC_Init+0x38>
      wait_loop_index--;
 8102e02:	9a01      	ldr	r2, [sp, #4]
 8102e04:	3a01      	subs	r2, #1
 8102e06:	e7f7      	b.n	8102df8 <HAL_ADC_Init+0x198>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8102e08:	2500      	movs	r5, #0
 8102e0a:	e752      	b.n	8102cb2 <HAL_ADC_Init+0x52>
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8102e0c:	4817      	ldr	r0, [pc, #92]	@ (8102e6c <HAL_ADC_Init+0x20c>)
 8102e0e:	f7ff fc63 	bl	81026d8 <LL_ADC_IsEnabled>
 8102e12:	2800      	cmp	r0, #0
 8102e14:	f47f af71 	bne.w	8102cfa <HAL_ADC_Init+0x9a>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8102e18:	4a15      	ldr	r2, [pc, #84]	@ (8102e70 <HAL_ADC_Init+0x210>)
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8102e1a:	6893      	ldr	r3, [r2, #8]
 8102e1c:	6861      	ldr	r1, [r4, #4]
 8102e1e:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
 8102e22:	430b      	orrs	r3, r1
 8102e24:	6093      	str	r3, [r2, #8]
}
 8102e26:	e768      	b.n	8102cfa <HAL_ADC_Init+0x9a>
 8102e28:	42b3      	cmp	r3, r6
 8102e2a:	d001      	beq.n	8102e30 <HAL_ADC_Init+0x1d0>
 8102e2c:	428b      	cmp	r3, r1
 8102e2e:	d1f3      	bne.n	8102e18 <HAL_ADC_Init+0x1b8>
 8102e30:	4a10      	ldr	r2, [pc, #64]	@ (8102e74 <HAL_ADC_Init+0x214>)
 8102e32:	e7f2      	b.n	8102e1a <HAL_ADC_Init+0x1ba>
                  hadc->Init.Overrun                                                    |
 8102e34:	4303      	orrs	r3, r0
 8102e36:	ea43 3342 	orr.w	r3, r3, r2, lsl #13
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8102e3a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8102e3e:	e770      	b.n	8102d22 <HAL_ADC_Init+0xc2>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8102e40:	6913      	ldr	r3, [r2, #16]
 8102e42:	f023 0301 	bic.w	r3, r3, #1
 8102e46:	e7a6      	b.n	8102d96 <HAL_ADC_Init+0x136>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8102e48:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8102e4a:	f043 0310 	orr.w	r3, r3, #16
 8102e4e:	6563      	str	r3, [r4, #84]	@ 0x54
    return HAL_ERROR;
 8102e50:	2501      	movs	r5, #1
 8102e52:	e7c0      	b.n	8102dd6 <HAL_ADC_Init+0x176>
 8102e54:	40022000 	.word	0x40022000
 8102e58:	40022100 	.word	0x40022100
 8102e5c:	fff0c003 	.word	0xfff0c003
 8102e60:	fc00f81e 	.word	0xfc00f81e
 8102e64:	00030d40 	.word	0x00030d40
 8102e68:	10000054 	.word	0x10000054
 8102e6c:	58026000 	.word	0x58026000
 8102e70:	58026300 	.word	0x58026300
 8102e74:	40022300 	.word	0x40022300

08102e78 <LL_ADC_IsEnabled>:
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8102e78:	6880      	ldr	r0, [r0, #8]
}
 8102e7a:	f000 0001 	and.w	r0, r0, #1
 8102e7e:	4770      	bx	lr

08102e80 <LL_ADC_REG_IsConversionOngoing>:
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8102e80:	6880      	ldr	r0, [r0, #8]
}
 8102e82:	f3c0 0080 	ubfx	r0, r0, #2, #1
 8102e86:	4770      	bx	lr

08102e88 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8102e88:	b570      	push	{r4, r5, r6, lr}
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8102e8a:	f890 2050 	ldrb.w	r2, [r0, #80]	@ 0x50
  if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8102e8e:	680c      	ldr	r4, [r1, #0]
  __HAL_LOCK(hadc);
 8102e90:	2a01      	cmp	r2, #1
{
 8102e92:	b09a      	sub	sp, #104	@ 0x68
 8102e94:	4603      	mov	r3, r0
  __HAL_LOCK(hadc);
 8102e96:	d054      	beq.n	8102f42 <HAL_ADCEx_MultiModeConfigChannel+0xba>
 8102e98:	2201      	movs	r2, #1
 8102e9a:	f880 2050 	strb.w	r2, [r0, #80]	@ 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8102e9e:	681d      	ldr	r5, [r3, #0]
 8102ea0:	4e29      	ldr	r6, [pc, #164]	@ (8102f48 <HAL_ADCEx_MultiModeConfigChannel+0xc0>)
  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8102ea2:	2000      	movs	r0, #0
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8102ea4:	42b5      	cmp	r5, r6
  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8102ea6:	9016      	str	r0, [sp, #88]	@ 0x58
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8102ea8:	9017      	str	r0, [sp, #92]	@ 0x5c
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8102eaa:	d10e      	bne.n	8102eca <HAL_ADCEx_MultiModeConfigChannel+0x42>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8102eac:	4827      	ldr	r0, [pc, #156]	@ (8102f4c <HAL_ADCEx_MultiModeConfigChannel+0xc4>)
 8102eae:	f7ff ffe7 	bl	8102e80 <LL_ADC_REG_IsConversionOngoing>
 8102eb2:	4606      	mov	r6, r0
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8102eb4:	4628      	mov	r0, r5
 8102eb6:	f7ff ffe3 	bl	8102e80 <LL_ADC_REG_IsConversionOngoing>
 8102eba:	4330      	orrs	r0, r6
 8102ebc:	d00e      	beq.n	8102edc <HAL_ADCEx_MultiModeConfigChannel+0x54>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8102ebe:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8102ec0:	f041 0120 	orr.w	r1, r1, #32
 8102ec4:	6559      	str	r1, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8102ec6:	4610      	mov	r0, r2
 8102ec8:	e023      	b.n	8102f12 <HAL_ADCEx_MultiModeConfigChannel+0x8a>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8102eca:	6d59      	ldr	r1, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hadc);
 8102ecc:	f883 0050 	strb.w	r0, [r3, #80]	@ 0x50
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8102ed0:	f041 0120 	orr.w	r1, r1, #32
 8102ed4:	6559      	str	r1, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8102ed6:	4610      	mov	r0, r2
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 8102ed8:	b01a      	add	sp, #104	@ 0x68
 8102eda:	bd70      	pop	{r4, r5, r6, pc}
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8102edc:	4a1c      	ldr	r2, [pc, #112]	@ (8102f50 <HAL_ADCEx_MultiModeConfigChannel+0xc8>)
 8102ede:	b1e4      	cbz	r4, 8102f1a <HAL_ADCEx_MultiModeConfigChannel+0x92>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8102ee0:	6890      	ldr	r0, [r2, #8]
 8102ee2:	684e      	ldr	r6, [r1, #4]
 8102ee4:	f420 4040 	bic.w	r0, r0, #49152	@ 0xc000
 8102ee8:	4330      	orrs	r0, r6
 8102eea:	6090      	str	r0, [r2, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8102eec:	4628      	mov	r0, r5
 8102eee:	f7ff ffc3 	bl	8102e78 <LL_ADC_IsEnabled>
 8102ef2:	4605      	mov	r5, r0
 8102ef4:	4815      	ldr	r0, [pc, #84]	@ (8102f4c <HAL_ADCEx_MultiModeConfigChannel+0xc4>)
 8102ef6:	f7ff ffbf 	bl	8102e78 <LL_ADC_IsEnabled>
 8102efa:	4305      	orrs	r5, r0
 8102efc:	d108      	bne.n	8102f10 <HAL_ADCEx_MultiModeConfigChannel+0x88>
        MODIFY_REG(tmpADC_Common->CCR,
 8102efe:	6889      	ldr	r1, [r1, #8]
 8102f00:	6890      	ldr	r0, [r2, #8]
 8102f02:	430c      	orrs	r4, r1
 8102f04:	f420 6171 	bic.w	r1, r0, #3856	@ 0xf10
 8102f08:	f021 010f 	bic.w	r1, r1, #15
 8102f0c:	430c      	orrs	r4, r1
 8102f0e:	6094      	str	r4, [r2, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8102f10:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 8102f12:	2200      	movs	r2, #0
 8102f14:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return tmp_hal_status;
 8102f18:	e7de      	b.n	8102ed8 <HAL_ADCEx_MultiModeConfigChannel+0x50>
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8102f1a:	6891      	ldr	r1, [r2, #8]
 8102f1c:	f421 4140 	bic.w	r1, r1, #49152	@ 0xc000
 8102f20:	6091      	str	r1, [r2, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8102f22:	4628      	mov	r0, r5
 8102f24:	f7ff ffa8 	bl	8102e78 <LL_ADC_IsEnabled>
 8102f28:	4601      	mov	r1, r0
 8102f2a:	4808      	ldr	r0, [pc, #32]	@ (8102f4c <HAL_ADCEx_MultiModeConfigChannel+0xc4>)
 8102f2c:	f7ff ffa4 	bl	8102e78 <LL_ADC_IsEnabled>
 8102f30:	4301      	orrs	r1, r0
 8102f32:	d1ed      	bne.n	8102f10 <HAL_ADCEx_MultiModeConfigChannel+0x88>
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8102f34:	6891      	ldr	r1, [r2, #8]
 8102f36:	f421 6171 	bic.w	r1, r1, #3856	@ 0xf10
 8102f3a:	f021 010f 	bic.w	r1, r1, #15
 8102f3e:	6091      	str	r1, [r2, #8]
 8102f40:	e7e6      	b.n	8102f10 <HAL_ADCEx_MultiModeConfigChannel+0x88>
  __HAL_LOCK(hadc);
 8102f42:	2002      	movs	r0, #2
 8102f44:	e7c8      	b.n	8102ed8 <HAL_ADCEx_MultiModeConfigChannel+0x50>
 8102f46:	bf00      	nop
 8102f48:	40022000 	.word	0x40022000
 8102f4c:	40022100 	.word	0x40022100
 8102f50:	40022300 	.word	0x40022300

08102f54 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8102f54:	4907      	ldr	r1, [pc, #28]	@ (8102f74 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8102f56:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8102f58:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8102f5c:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8102f5e:	0412      	lsls	r2, r2, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8102f60:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8102f64:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8102f66:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8102f68:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8102f6c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8102f70:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8102f72:	4770      	bx	lr
 8102f74:	e000ed00 	.word	0xe000ed00

08102f78 <HAL_NVIC_SetPriority>:
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8102f78:	4b16      	ldr	r3, [pc, #88]	@ (8102fd4 <HAL_NVIC_SetPriority+0x5c>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8102f7a:	b530      	push	{r4, r5, lr}
 8102f7c:	68dc      	ldr	r4, [r3, #12]
 8102f7e:	f3c4 2402 	ubfx	r4, r4, #8, #3
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8102f82:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8102f86:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8102f88:	2b04      	cmp	r3, #4
 8102f8a:	bf28      	it	cs
 8102f8c:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8102f8e:	2d06      	cmp	r5, #6
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8102f90:	f04f 35ff 	mov.w	r5, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8102f94:	bf8c      	ite	hi
 8102f96:	3c03      	subhi	r4, #3
 8102f98:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8102f9a:	fa05 f303 	lsl.w	r3, r5, r3
 8102f9e:	ea21 0303 	bic.w	r3, r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8102fa2:	40a5      	lsls	r5, r4
 8102fa4:	ea22 0205 	bic.w	r2, r2, r5
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8102fa8:	40a3      	lsls	r3, r4
  if ((int32_t)(IRQn) >= 0)
 8102faa:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8102fac:	ea43 0302 	orr.w	r3, r3, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8102fb0:	bfac      	ite	ge
 8102fb2:	f100 4060 	addge.w	r0, r0, #3758096384	@ 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8102fb6:	4a08      	ldrlt	r2, [pc, #32]	@ (8102fd8 <HAL_NVIC_SetPriority+0x60>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8102fb8:	ea4f 1303 	mov.w	r3, r3, lsl #4
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8102fbc:	bfb8      	it	lt
 8102fbe:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8102fc2:	b2db      	uxtb	r3, r3
 8102fc4:	bfaa      	itet	ge
 8102fc6:	f500 4061 	addge.w	r0, r0, #57600	@ 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8102fca:	5413      	strblt	r3, [r2, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8102fcc:	f880 3300 	strbge.w	r3, [r0, #768]	@ 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8102fd0:	bd30      	pop	{r4, r5, pc}
 8102fd2:	bf00      	nop
 8102fd4:	e000ed00 	.word	0xe000ed00
 8102fd8:	e000ed14 	.word	0xe000ed14

08102fdc <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8102fdc:	2800      	cmp	r0, #0
 8102fde:	db07      	blt.n	8102ff0 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8102fe0:	4a04      	ldr	r2, [pc, #16]	@ (8102ff4 <HAL_NVIC_EnableIRQ+0x18>)
 8102fe2:	0941      	lsrs	r1, r0, #5
 8102fe4:	2301      	movs	r3, #1
 8102fe6:	f000 001f 	and.w	r0, r0, #31
 8102fea:	4083      	lsls	r3, r0
 8102fec:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8102ff0:	4770      	bx	lr
 8102ff2:	bf00      	nop
 8102ff4:	e000e100 	.word	0xe000e100

08102ff8 <HAL_SYSTICK_Config>:
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8102ff8:	3801      	subs	r0, #1
 8102ffa:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8102ffe:	d20b      	bcs.n	8103018 <HAL_SYSTICK_Config+0x20>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8103000:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8103004:	4a05      	ldr	r2, [pc, #20]	@ (810301c <HAL_SYSTICK_Config+0x24>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8103006:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8103008:	21f0      	movs	r1, #240	@ 0xf0
 810300a:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 810300e:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8103010:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8103012:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8103014:	611a      	str	r2, [r3, #16]
  return (0UL);                                                     /* Function successful */
 8103016:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8103018:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 810301a:	4770      	bx	lr
 810301c:	e000ed00 	.word	0xe000ed00

08103020 <HAL_GetCurrentCPUID>:
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 8103020:	4b04      	ldr	r3, [pc, #16]	@ (8103034 <HAL_GetCurrentCPUID+0x14>)
 8103022:	681b      	ldr	r3, [r3, #0]
 8103024:	f3c3 1303 	ubfx	r3, r3, #4, #4
  {
    return  CM7_CPUID;
 8103028:	2b07      	cmp	r3, #7
  }
  else
  {
    return CM4_CPUID;
  }
}
 810302a:	bf14      	ite	ne
 810302c:	2001      	movne	r0, #1
 810302e:	2003      	moveq	r0, #3
 8103030:	4770      	bx	lr
 8103032:	bf00      	nop
 8103034:	e000ed00 	.word	0xe000ed00

08103038 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8103038:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 810303a:	f8df c178 	ldr.w	ip, [pc, #376]	@ 81031b4 <DMA_SetConfig+0x17c>
 810303e:	6804      	ldr	r4, [r0, #0]
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8103040:	6d87      	ldr	r7, [r0, #88]	@ 0x58
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8103042:	4564      	cmp	r4, ip
 8103044:	d045      	beq.n	81030d2 <DMA_SetConfig+0x9a>
 8103046:	4d58      	ldr	r5, [pc, #352]	@ (81031a8 <DMA_SetConfig+0x170>)
 8103048:	42ac      	cmp	r4, r5
 810304a:	d042      	beq.n	81030d2 <DMA_SetConfig+0x9a>
 810304c:	3518      	adds	r5, #24
 810304e:	42ac      	cmp	r4, r5
 8103050:	d03f      	beq.n	81030d2 <DMA_SetConfig+0x9a>
 8103052:	3518      	adds	r5, #24
 8103054:	42ac      	cmp	r4, r5
 8103056:	d03c      	beq.n	81030d2 <DMA_SetConfig+0x9a>
 8103058:	3518      	adds	r5, #24
 810305a:	42ac      	cmp	r4, r5
 810305c:	d039      	beq.n	81030d2 <DMA_SetConfig+0x9a>
 810305e:	3518      	adds	r5, #24
 8103060:	42ac      	cmp	r4, r5
 8103062:	d036      	beq.n	81030d2 <DMA_SetConfig+0x9a>
 8103064:	3518      	adds	r5, #24
 8103066:	42ac      	cmp	r4, r5
 8103068:	d033      	beq.n	81030d2 <DMA_SetConfig+0x9a>
 810306a:	3518      	adds	r5, #24
 810306c:	42ac      	cmp	r4, r5
 810306e:	d030      	beq.n	81030d2 <DMA_SetConfig+0x9a>
 8103070:	f505 7556 	add.w	r5, r5, #856	@ 0x358
 8103074:	42ac      	cmp	r4, r5
 8103076:	d02c      	beq.n	81030d2 <DMA_SetConfig+0x9a>
 8103078:	3518      	adds	r5, #24
 810307a:	42ac      	cmp	r4, r5
 810307c:	d029      	beq.n	81030d2 <DMA_SetConfig+0x9a>
 810307e:	3518      	adds	r5, #24
 8103080:	42ac      	cmp	r4, r5
 8103082:	d026      	beq.n	81030d2 <DMA_SetConfig+0x9a>
 8103084:	3518      	adds	r5, #24
 8103086:	42ac      	cmp	r4, r5
 8103088:	d023      	beq.n	81030d2 <DMA_SetConfig+0x9a>
 810308a:	3518      	adds	r5, #24
 810308c:	42ac      	cmp	r4, r5
 810308e:	d020      	beq.n	81030d2 <DMA_SetConfig+0x9a>
 8103090:	3518      	adds	r5, #24
 8103092:	42ac      	cmp	r4, r5
 8103094:	d01d      	beq.n	81030d2 <DMA_SetConfig+0x9a>
 8103096:	3518      	adds	r5, #24
 8103098:	42ac      	cmp	r4, r5
 810309a:	d01a      	beq.n	81030d2 <DMA_SetConfig+0x9a>
 810309c:	3518      	adds	r5, #24
 810309e:	42ac      	cmp	r4, r5
 81030a0:	d017      	beq.n	81030d2 <DMA_SetConfig+0x9a>
 81030a2:	4d42      	ldr	r5, [pc, #264]	@ (81031ac <DMA_SetConfig+0x174>)
 81030a4:	42ac      	cmp	r4, r5
 81030a6:	d014      	beq.n	81030d2 <DMA_SetConfig+0x9a>
 81030a8:	3514      	adds	r5, #20
 81030aa:	42ac      	cmp	r4, r5
 81030ac:	d011      	beq.n	81030d2 <DMA_SetConfig+0x9a>
 81030ae:	3514      	adds	r5, #20
 81030b0:	42ac      	cmp	r4, r5
 81030b2:	d00e      	beq.n	81030d2 <DMA_SetConfig+0x9a>
 81030b4:	3514      	adds	r5, #20
 81030b6:	42ac      	cmp	r4, r5
 81030b8:	d00b      	beq.n	81030d2 <DMA_SetConfig+0x9a>
 81030ba:	3514      	adds	r5, #20
 81030bc:	42ac      	cmp	r4, r5
 81030be:	d008      	beq.n	81030d2 <DMA_SetConfig+0x9a>
 81030c0:	3514      	adds	r5, #20
 81030c2:	42ac      	cmp	r4, r5
 81030c4:	d005      	beq.n	81030d2 <DMA_SetConfig+0x9a>
 81030c6:	3514      	adds	r5, #20
 81030c8:	42ac      	cmp	r4, r5
 81030ca:	d002      	beq.n	81030d2 <DMA_SetConfig+0x9a>
 81030cc:	3514      	adds	r5, #20
 81030ce:	42ac      	cmp	r4, r5
 81030d0:	d169      	bne.n	81031a6 <DMA_SetConfig+0x16e>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 81030d2:	e9d0 5619 	ldrd	r5, r6, [r0, #100]	@ 0x64
 81030d6:	606e      	str	r6, [r5, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 81030d8:	6ec5      	ldr	r5, [r0, #108]	@ 0x6c
 81030da:	b115      	cbz	r5, 81030e2 <DMA_SetConfig+0xaa>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 81030dc:	e9d0 561c 	ldrd	r5, r6, [r0, #112]	@ 0x70
 81030e0:	606e      	str	r6, [r5, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 81030e2:	4564      	cmp	r4, ip
 81030e4:	d037      	beq.n	8103156 <DMA_SetConfig+0x11e>
 81030e6:	4d30      	ldr	r5, [pc, #192]	@ (81031a8 <DMA_SetConfig+0x170>)
 81030e8:	42ac      	cmp	r4, r5
 81030ea:	d034      	beq.n	8103156 <DMA_SetConfig+0x11e>
 81030ec:	3518      	adds	r5, #24
 81030ee:	42ac      	cmp	r4, r5
 81030f0:	d031      	beq.n	8103156 <DMA_SetConfig+0x11e>
 81030f2:	3518      	adds	r5, #24
 81030f4:	42ac      	cmp	r4, r5
 81030f6:	d02e      	beq.n	8103156 <DMA_SetConfig+0x11e>
 81030f8:	3518      	adds	r5, #24
 81030fa:	42ac      	cmp	r4, r5
 81030fc:	d02b      	beq.n	8103156 <DMA_SetConfig+0x11e>
 81030fe:	3518      	adds	r5, #24
 8103100:	42ac      	cmp	r4, r5
 8103102:	d028      	beq.n	8103156 <DMA_SetConfig+0x11e>
 8103104:	3518      	adds	r5, #24
 8103106:	42ac      	cmp	r4, r5
 8103108:	d025      	beq.n	8103156 <DMA_SetConfig+0x11e>
 810310a:	3518      	adds	r5, #24
 810310c:	42ac      	cmp	r4, r5
 810310e:	d022      	beq.n	8103156 <DMA_SetConfig+0x11e>
 8103110:	f505 7556 	add.w	r5, r5, #856	@ 0x358
 8103114:	42ac      	cmp	r4, r5
 8103116:	d01e      	beq.n	8103156 <DMA_SetConfig+0x11e>
 8103118:	3518      	adds	r5, #24
 810311a:	42ac      	cmp	r4, r5
 810311c:	d01b      	beq.n	8103156 <DMA_SetConfig+0x11e>
 810311e:	3518      	adds	r5, #24
 8103120:	42ac      	cmp	r4, r5
 8103122:	d018      	beq.n	8103156 <DMA_SetConfig+0x11e>
 8103124:	3518      	adds	r5, #24
 8103126:	42ac      	cmp	r4, r5
 8103128:	d015      	beq.n	8103156 <DMA_SetConfig+0x11e>
 810312a:	3518      	adds	r5, #24
 810312c:	42ac      	cmp	r4, r5
 810312e:	d012      	beq.n	8103156 <DMA_SetConfig+0x11e>
 8103130:	3518      	adds	r5, #24
 8103132:	42ac      	cmp	r4, r5
 8103134:	d00f      	beq.n	8103156 <DMA_SetConfig+0x11e>
 8103136:	3518      	adds	r5, #24
 8103138:	42ac      	cmp	r4, r5
 810313a:	d00c      	beq.n	8103156 <DMA_SetConfig+0x11e>
 810313c:	3518      	adds	r5, #24
 810313e:	42ac      	cmp	r4, r5
 8103140:	d009      	beq.n	8103156 <DMA_SetConfig+0x11e>

      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8103142:	4d1a      	ldr	r5, [pc, #104]	@ (81031ac <DMA_SetConfig+0x174>)
 8103144:	42ac      	cmp	r4, r5
 8103146:	d119      	bne.n	810317c <DMA_SetConfig+0x144>
  {
    /* Clear all flags */
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8103148:	6dc5      	ldr	r5, [r0, #92]	@ 0x5c
 810314a:	f005 061f 	and.w	r6, r5, #31
 810314e:	2501      	movs	r5, #1
 8103150:	40b5      	lsls	r5, r6
 8103152:	607d      	str	r5, [r7, #4]
 8103154:	e009      	b.n	810316a <DMA_SetConfig+0x132>
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8103156:	6dc5      	ldr	r5, [r0, #92]	@ 0x5c
 8103158:	f005 061f 	and.w	r6, r5, #31
 810315c:	253f      	movs	r5, #63	@ 0x3f
 810315e:	40b5      	lsls	r5, r6
 8103160:	60bd      	str	r5, [r7, #8]
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8103162:	6825      	ldr	r5, [r4, #0]
 8103164:	f425 2580 	bic.w	r5, r5, #262144	@ 0x40000
 8103168:	6025      	str	r5, [r4, #0]

    /* Configure DMA Channel data length */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 810316a:	6063      	str	r3, [r4, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 810316c:	6883      	ldr	r3, [r0, #8]
 810316e:	2b40      	cmp	r3, #64	@ 0x40
    {
      /* Configure DMA Channel destination address */
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8103170:	bf0b      	itete	eq
 8103172:	60a2      	streq	r2, [r4, #8]
    }
    /* Memory to Peripheral */
    else
    {
      /* Configure DMA Channel source address */
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8103174:	60a1      	strne	r1, [r4, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8103176:	60e1      	streq	r1, [r4, #12]

      /* Configure DMA Channel destination address */
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8103178:	60e2      	strne	r2, [r4, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 810317a:	e014      	b.n	81031a6 <DMA_SetConfig+0x16e>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 810317c:	4d0c      	ldr	r5, [pc, #48]	@ (81031b0 <DMA_SetConfig+0x178>)
 810317e:	42ac      	cmp	r4, r5
 8103180:	d0e2      	beq.n	8103148 <DMA_SetConfig+0x110>
 8103182:	3514      	adds	r5, #20
 8103184:	42ac      	cmp	r4, r5
 8103186:	d0df      	beq.n	8103148 <DMA_SetConfig+0x110>
 8103188:	3514      	adds	r5, #20
 810318a:	42ac      	cmp	r4, r5
 810318c:	d0dc      	beq.n	8103148 <DMA_SetConfig+0x110>
 810318e:	3514      	adds	r5, #20
 8103190:	42ac      	cmp	r4, r5
 8103192:	d0d9      	beq.n	8103148 <DMA_SetConfig+0x110>
 8103194:	3514      	adds	r5, #20
 8103196:	42ac      	cmp	r4, r5
 8103198:	d0d6      	beq.n	8103148 <DMA_SetConfig+0x110>
 810319a:	3514      	adds	r5, #20
 810319c:	42ac      	cmp	r4, r5
 810319e:	d0d3      	beq.n	8103148 <DMA_SetConfig+0x110>
 81031a0:	3514      	adds	r5, #20
 81031a2:	42ac      	cmp	r4, r5
 81031a4:	d0d0      	beq.n	8103148 <DMA_SetConfig+0x110>
}
 81031a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 81031a8:	40020028 	.word	0x40020028
 81031ac:	58025408 	.word	0x58025408
 81031b0:	5802541c 	.word	0x5802541c
 81031b4:	40020010 	.word	0x40020010

081031b8 <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 81031b8:	6803      	ldr	r3, [r0, #0]
 81031ba:	4924      	ldr	r1, [pc, #144]	@ (810324c <DMA_CalcBaseAndBitshift+0x94>)
 81031bc:	428b      	cmp	r3, r1
{
 81031be:	b510      	push	{r4, lr}
 81031c0:	4602      	mov	r2, r0
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 81031c2:	d031      	beq.n	8103228 <DMA_CalcBaseAndBitshift+0x70>
 81031c4:	3118      	adds	r1, #24
 81031c6:	428b      	cmp	r3, r1
 81031c8:	d02e      	beq.n	8103228 <DMA_CalcBaseAndBitshift+0x70>
 81031ca:	3118      	adds	r1, #24
 81031cc:	428b      	cmp	r3, r1
 81031ce:	d02b      	beq.n	8103228 <DMA_CalcBaseAndBitshift+0x70>
 81031d0:	3118      	adds	r1, #24
 81031d2:	428b      	cmp	r3, r1
 81031d4:	d028      	beq.n	8103228 <DMA_CalcBaseAndBitshift+0x70>
 81031d6:	3118      	adds	r1, #24
 81031d8:	428b      	cmp	r3, r1
 81031da:	d025      	beq.n	8103228 <DMA_CalcBaseAndBitshift+0x70>
 81031dc:	3118      	adds	r1, #24
 81031de:	428b      	cmp	r3, r1
 81031e0:	d022      	beq.n	8103228 <DMA_CalcBaseAndBitshift+0x70>
 81031e2:	3118      	adds	r1, #24
 81031e4:	428b      	cmp	r3, r1
 81031e6:	d01f      	beq.n	8103228 <DMA_CalcBaseAndBitshift+0x70>
 81031e8:	3118      	adds	r1, #24
 81031ea:	428b      	cmp	r3, r1
 81031ec:	d01c      	beq.n	8103228 <DMA_CalcBaseAndBitshift+0x70>
 81031ee:	f501 7156 	add.w	r1, r1, #856	@ 0x358
 81031f2:	428b      	cmp	r3, r1
 81031f4:	d018      	beq.n	8103228 <DMA_CalcBaseAndBitshift+0x70>
 81031f6:	3118      	adds	r1, #24
 81031f8:	428b      	cmp	r3, r1
 81031fa:	d015      	beq.n	8103228 <DMA_CalcBaseAndBitshift+0x70>
 81031fc:	3118      	adds	r1, #24
 81031fe:	428b      	cmp	r3, r1
 8103200:	d012      	beq.n	8103228 <DMA_CalcBaseAndBitshift+0x70>
 8103202:	3118      	adds	r1, #24
 8103204:	428b      	cmp	r3, r1
 8103206:	d00f      	beq.n	8103228 <DMA_CalcBaseAndBitshift+0x70>
 8103208:	3118      	adds	r1, #24
 810320a:	428b      	cmp	r3, r1
 810320c:	d00c      	beq.n	8103228 <DMA_CalcBaseAndBitshift+0x70>
 810320e:	3118      	adds	r1, #24
 8103210:	428b      	cmp	r3, r1
 8103212:	d009      	beq.n	8103228 <DMA_CalcBaseAndBitshift+0x70>
 8103214:	3118      	adds	r1, #24
 8103216:	428b      	cmp	r3, r1
 8103218:	d006      	beq.n	8103228 <DMA_CalcBaseAndBitshift+0x70>
 810321a:	3118      	adds	r1, #24
 810321c:	428b      	cmp	r3, r1
 810321e:	d003      	beq.n	8103228 <DMA_CalcBaseAndBitshift+0x70>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8103220:	f023 00ff 	bic.w	r0, r3, #255	@ 0xff
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8103224:	6590      	str	r0, [r2, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
}
 8103226:	bd10      	pop	{r4, pc}
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8103228:	b2dc      	uxtb	r4, r3
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 810322a:	4809      	ldr	r0, [pc, #36]	@ (8103250 <DMA_CalcBaseAndBitshift+0x98>)
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 810322c:	3c10      	subs	r4, #16
 810322e:	2118      	movs	r1, #24
 8103230:	fbb4 f1f1 	udiv	r1, r4, r1
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8103234:	f001 0107 	and.w	r1, r1, #7
    if (stream_number > 3U)
 8103238:	2c5f      	cmp	r4, #95	@ 0x5f
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 810323a:	5c41      	ldrb	r1, [r0, r1]
 810323c:	65d1      	str	r1, [r2, #92]	@ 0x5c
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 810323e:	f423 707f 	bic.w	r0, r3, #1020	@ 0x3fc
 8103242:	f020 0003 	bic.w	r0, r0, #3
 8103246:	bf88      	it	hi
 8103248:	3004      	addhi	r0, #4
 810324a:	e7eb      	b.n	8103224 <DMA_CalcBaseAndBitshift+0x6c>
 810324c:	40020010 	.word	0x40020010
 8103250:	0810f7e0 	.word	0x0810f7e0

08103254 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8103254:	6802      	ldr	r2, [r0, #0]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8103256:	4921      	ldr	r1, [pc, #132]	@ (81032dc <DMA_CalcDMAMUXChannelBaseAndMask+0x88>)
 8103258:	428a      	cmp	r2, r1
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
  else
  {
    /* DMA1/DMA2 Streams are connected to DMAMUX1 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 810325a:	b2d3      	uxtb	r3, r2
  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 810325c:	d028      	beq.n	81032b0 <DMA_CalcDMAMUXChannelBaseAndMask+0x5c>
 810325e:	3114      	adds	r1, #20
 8103260:	428a      	cmp	r2, r1
 8103262:	d025      	beq.n	81032b0 <DMA_CalcDMAMUXChannelBaseAndMask+0x5c>
 8103264:	3114      	adds	r1, #20
 8103266:	428a      	cmp	r2, r1
 8103268:	d022      	beq.n	81032b0 <DMA_CalcDMAMUXChannelBaseAndMask+0x5c>
 810326a:	3114      	adds	r1, #20
 810326c:	428a      	cmp	r2, r1
 810326e:	d01f      	beq.n	81032b0 <DMA_CalcDMAMUXChannelBaseAndMask+0x5c>
 8103270:	3114      	adds	r1, #20
 8103272:	428a      	cmp	r2, r1
 8103274:	d01c      	beq.n	81032b0 <DMA_CalcDMAMUXChannelBaseAndMask+0x5c>
 8103276:	3114      	adds	r1, #20
 8103278:	428a      	cmp	r2, r1
 810327a:	d019      	beq.n	81032b0 <DMA_CalcDMAMUXChannelBaseAndMask+0x5c>
 810327c:	3114      	adds	r1, #20
 810327e:	428a      	cmp	r2, r1
 8103280:	d016      	beq.n	81032b0 <DMA_CalcDMAMUXChannelBaseAndMask+0x5c>
 8103282:	3114      	adds	r1, #20
 8103284:	428a      	cmp	r2, r1
 8103286:	d013      	beq.n	81032b0 <DMA_CalcDMAMUXChannelBaseAndMask+0x5c>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8103288:	2118      	movs	r1, #24
 810328a:	3b10      	subs	r3, #16
 810328c:	fbb3 f3f1 	udiv	r3, r3, r1

    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8103290:	4913      	ldr	r1, [pc, #76]	@ (81032e0 <DMA_CalcDMAMUXChannelBaseAndMask+0x8c>)
 8103292:	4411      	add	r1, r2
 8103294:	29a8      	cmp	r1, #168	@ 0xa8
 8103296:	d91e      	bls.n	81032d6 <DMA_CalcDMAMUXChannelBaseAndMask+0x82>
       (stream_baseaddress >= ((uint32_t)DMA2_Stream0)))
    {
      stream_number += 8U;
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8103298:	f103 5280 	add.w	r2, r3, #268435456	@ 0x10000000
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 810329c:	2101      	movs	r1, #1
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 810329e:	f502 4202 	add.w	r2, r2, #33280	@ 0x8200
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 81032a2:	f003 031f 	and.w	r3, r3, #31
 81032a6:	fa01 f303 	lsl.w	r3, r1, r3
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 81032aa:	0092      	lsls	r2, r2, #2
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 81032ac:	490d      	ldr	r1, [pc, #52]	@ (81032e4 <DMA_CalcDMAMUXChannelBaseAndMask+0x90>)
 81032ae:	e00e      	b.n	81032ce <DMA_CalcDMAMUXChannelBaseAndMask+0x7a>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 81032b0:	2214      	movs	r2, #20
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 81032b2:	2101      	movs	r1, #1
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 81032b4:	3b08      	subs	r3, #8
 81032b6:	fbb3 f3f2 	udiv	r3, r3, r2
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 81032ba:	f103 52b0 	add.w	r2, r3, #369098752	@ 0x16000000
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 81032be:	f003 031f 	and.w	r3, r3, #31
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 81032c2:	f502 4216 	add.w	r2, r2, #38400	@ 0x9600
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 81032c6:	fa01 f303 	lsl.w	r3, r1, r3
 81032ca:	4907      	ldr	r1, [pc, #28]	@ (81032e8 <DMA_CalcDMAMUXChannelBaseAndMask+0x94>)
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 81032cc:	0092      	lsls	r2, r2, #2
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 81032ce:	e9c0 2118 	strd	r2, r1, [r0, #96]	@ 0x60
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 81032d2:	6683      	str	r3, [r0, #104]	@ 0x68
  }
}
 81032d4:	4770      	bx	lr
      stream_number += 8U;
 81032d6:	3308      	adds	r3, #8
 81032d8:	e7de      	b.n	8103298 <DMA_CalcDMAMUXChannelBaseAndMask+0x44>
 81032da:	bf00      	nop
 81032dc:	58025408 	.word	0x58025408
 81032e0:	bffdfbf0 	.word	0xbffdfbf0
 81032e4:	40020880 	.word	0x40020880
 81032e8:	58025880 	.word	0x58025880

081032ec <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 81032ec:	7902      	ldrb	r2, [r0, #4]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 81032ee:	1e51      	subs	r1, r2, #1
 81032f0:	2907      	cmp	r1, #7
{
 81032f2:	b510      	push	{r4, lr}
  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 81032f4:	d821      	bhi.n	810333a <DMA_CalcDMAMUXRequestGenBaseAndMask+0x4e>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 81032f6:	6803      	ldr	r3, [r0, #0]
 81032f8:	4c13      	ldr	r4, [pc, #76]	@ (8103348 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x5c>)
 81032fa:	42a3      	cmp	r3, r4
 81032fc:	d01e      	beq.n	810333c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x50>
 81032fe:	3414      	adds	r4, #20
 8103300:	42a3      	cmp	r3, r4
 8103302:	d01b      	beq.n	810333c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x50>
 8103304:	3414      	adds	r4, #20
 8103306:	42a3      	cmp	r3, r4
 8103308:	d018      	beq.n	810333c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x50>
 810330a:	3414      	adds	r4, #20
 810330c:	42a3      	cmp	r3, r4
 810330e:	d015      	beq.n	810333c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x50>
 8103310:	3414      	adds	r4, #20
 8103312:	42a3      	cmp	r3, r4
 8103314:	d012      	beq.n	810333c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x50>
 8103316:	3414      	adds	r4, #20
 8103318:	42a3      	cmp	r3, r4
 810331a:	d00f      	beq.n	810333c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x50>
 810331c:	3414      	adds	r4, #20
 810331e:	42a3      	cmp	r3, r4
 8103320:	d00c      	beq.n	810333c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x50>
 8103322:	3414      	adds	r4, #20
 8103324:	42a3      	cmp	r3, r4
 8103326:	d009      	beq.n	810333c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x50>
      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8103328:	4b08      	ldr	r3, [pc, #32]	@ (810334c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x60>)
 810332a:	4413      	add	r3, r2
 810332c:	4a08      	ldr	r2, [pc, #32]	@ (8103350 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x64>)
 810332e:	009b      	lsls	r3, r3, #2
      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8103330:	e9c0 321b 	strd	r3, r2, [r0, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8103334:	2301      	movs	r3, #1
 8103336:	408b      	lsls	r3, r1
 8103338:	6743      	str	r3, [r0, #116]	@ 0x74
  }
}
 810333a:	bd10      	pop	{r4, pc}
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 810333c:	4b05      	ldr	r3, [pc, #20]	@ (8103354 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x68>)
 810333e:	4413      	add	r3, r2
 8103340:	009b      	lsls	r3, r3, #2
      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8103342:	4a05      	ldr	r2, [pc, #20]	@ (8103358 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>)
 8103344:	e7f4      	b.n	8103330 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>
 8103346:	bf00      	nop
 8103348:	58025408 	.word	0x58025408
 810334c:	1000823f 	.word	0x1000823f
 8103350:	40020940 	.word	0x40020940
 8103354:	1600963f 	.word	0x1600963f
 8103358:	58025940 	.word	0x58025940

0810335c <HAL_DMA_Init>:
{
 810335c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810335e:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8103360:	f7ff f994 	bl	810268c <HAL_GetTick>
 8103364:	4606      	mov	r6, r0
  if(hdma == NULL)
 8103366:	2c00      	cmp	r4, #0
 8103368:	f000 80ee 	beq.w	8103548 <HAL_DMA_Init+0x1ec>
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 810336c:	6823      	ldr	r3, [r4, #0]
 810336e:	4d83      	ldr	r5, [pc, #524]	@ (810357c <HAL_DMA_Init+0x220>)
 8103370:	42ab      	cmp	r3, r5
 8103372:	d06a      	beq.n	810344a <HAL_DMA_Init+0xee>
 8103374:	4a82      	ldr	r2, [pc, #520]	@ (8103580 <HAL_DMA_Init+0x224>)
 8103376:	4293      	cmp	r3, r2
 8103378:	d067      	beq.n	810344a <HAL_DMA_Init+0xee>
 810337a:	3218      	adds	r2, #24
 810337c:	4293      	cmp	r3, r2
 810337e:	d064      	beq.n	810344a <HAL_DMA_Init+0xee>
 8103380:	3218      	adds	r2, #24
 8103382:	4293      	cmp	r3, r2
 8103384:	d061      	beq.n	810344a <HAL_DMA_Init+0xee>
 8103386:	3218      	adds	r2, #24
 8103388:	4293      	cmp	r3, r2
 810338a:	d05e      	beq.n	810344a <HAL_DMA_Init+0xee>
 810338c:	3218      	adds	r2, #24
 810338e:	4293      	cmp	r3, r2
 8103390:	d05b      	beq.n	810344a <HAL_DMA_Init+0xee>
 8103392:	3218      	adds	r2, #24
 8103394:	4293      	cmp	r3, r2
 8103396:	d058      	beq.n	810344a <HAL_DMA_Init+0xee>
 8103398:	3218      	adds	r2, #24
 810339a:	4293      	cmp	r3, r2
 810339c:	d055      	beq.n	810344a <HAL_DMA_Init+0xee>
 810339e:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 81033a2:	4293      	cmp	r3, r2
 81033a4:	d051      	beq.n	810344a <HAL_DMA_Init+0xee>
 81033a6:	3218      	adds	r2, #24
 81033a8:	4293      	cmp	r3, r2
 81033aa:	d04e      	beq.n	810344a <HAL_DMA_Init+0xee>
 81033ac:	3218      	adds	r2, #24
 81033ae:	4293      	cmp	r3, r2
 81033b0:	d04b      	beq.n	810344a <HAL_DMA_Init+0xee>
 81033b2:	3218      	adds	r2, #24
 81033b4:	4293      	cmp	r3, r2
 81033b6:	d048      	beq.n	810344a <HAL_DMA_Init+0xee>
 81033b8:	3218      	adds	r2, #24
 81033ba:	4293      	cmp	r3, r2
 81033bc:	d045      	beq.n	810344a <HAL_DMA_Init+0xee>
 81033be:	3218      	adds	r2, #24
 81033c0:	4293      	cmp	r3, r2
 81033c2:	d042      	beq.n	810344a <HAL_DMA_Init+0xee>
 81033c4:	3218      	adds	r2, #24
 81033c6:	4293      	cmp	r3, r2
 81033c8:	d03f      	beq.n	810344a <HAL_DMA_Init+0xee>
 81033ca:	3218      	adds	r2, #24
 81033cc:	4293      	cmp	r3, r2
 81033ce:	d03c      	beq.n	810344a <HAL_DMA_Init+0xee>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 81033d0:	4a6c      	ldr	r2, [pc, #432]	@ (8103584 <HAL_DMA_Init+0x228>)
 81033d2:	4293      	cmp	r3, r2
 81033d4:	f040 8158 	bne.w	8103688 <HAL_DMA_Init+0x32c>
    hdma->State = HAL_DMA_STATE_BUSY;
 81033d8:	2202      	movs	r2, #2
 81033da:	f884 2035 	strb.w	r2, [r4, #53]	@ 0x35
    __HAL_UNLOCK(hdma);
 81033de:	2200      	movs	r2, #0
 81033e0:	f884 2034 	strb.w	r2, [r4, #52]	@ 0x34
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 81033e4:	6818      	ldr	r0, [r3, #0]
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 81033e6:	68a1      	ldr	r1, [r4, #8]
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 81033e8:	f420 30ff 	bic.w	r0, r0, #130560	@ 0x1fe00
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 81033ec:	2940      	cmp	r1, #64	@ 0x40
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 81033ee:	f420 70f8 	bic.w	r0, r0, #496	@ 0x1f0
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 81033f2:	f000 8167 	beq.w	81036c4 <HAL_DMA_Init+0x368>
 81033f6:	f1a1 0280 	sub.w	r2, r1, #128	@ 0x80
 81033fa:	4251      	negs	r1, r2
 81033fc:	4151      	adcs	r1, r2
 81033fe:	0389      	lsls	r1, r1, #14
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8103400:	e9d4 6203 	ldrd	r6, r2, [r4, #12]
 8103404:	08d2      	lsrs	r2, r2, #3
 8103406:	ea42 02d6 	orr.w	r2, r2, r6, lsr #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 810340a:	6966      	ldr	r6, [r4, #20]
 810340c:	ea42 02d6 	orr.w	r2, r2, r6, lsr #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8103410:	69a6      	ldr	r6, [r4, #24]
 8103412:	ea42 02d6 	orr.w	r2, r2, r6, lsr #3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8103416:	69e6      	ldr	r6, [r4, #28]
 8103418:	ea42 02d6 	orr.w	r2, r2, r6, lsr #3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 810341c:	6a26      	ldr	r6, [r4, #32]
 810341e:	ea42 1216 	orr.w	r2, r2, r6, lsr #4
 8103422:	4302      	orrs	r2, r0
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8103424:	4311      	orrs	r1, r2
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8103426:	4a58      	ldr	r2, [pc, #352]	@ (8103588 <HAL_DMA_Init+0x22c>)
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8103428:	6019      	str	r1, [r3, #0]
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 810342a:	441a      	add	r2, r3
 810342c:	2314      	movs	r3, #20
 810342e:	fbb2 f2f3 	udiv	r2, r2, r3
 8103432:	0092      	lsls	r2, r2, #2
 8103434:	65e2      	str	r2, [r4, #92]	@ 0x5c
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8103436:	4620      	mov	r0, r4
 8103438:	f7ff febe 	bl	81031b8 <DMA_CalcBaseAndBitshift>
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 810343c:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 810343e:	f003 021f 	and.w	r2, r3, #31
 8103442:	2301      	movs	r3, #1
 8103444:	4093      	lsls	r3, r2
 8103446:	6043      	str	r3, [r0, #4]
 8103448:	e0b4      	b.n	81035b4 <HAL_DMA_Init+0x258>
    hdma->State = HAL_DMA_STATE_BUSY;
 810344a:	2202      	movs	r2, #2
 810344c:	f884 2035 	strb.w	r2, [r4, #53]	@ 0x35
    __HAL_DMA_DISABLE(hdma);
 8103450:	42ab      	cmp	r3, r5
    __HAL_UNLOCK(hdma);
 8103452:	f04f 0200 	mov.w	r2, #0
 8103456:	f884 2034 	strb.w	r2, [r4, #52]	@ 0x34
    __HAL_DMA_DISABLE(hdma);
 810345a:	d01e      	beq.n	810349a <HAL_DMA_Init+0x13e>
 810345c:	4a48      	ldr	r2, [pc, #288]	@ (8103580 <HAL_DMA_Init+0x224>)
 810345e:	4293      	cmp	r3, r2
 8103460:	d01b      	beq.n	810349a <HAL_DMA_Init+0x13e>
 8103462:	3218      	adds	r2, #24
 8103464:	4293      	cmp	r3, r2
 8103466:	d018      	beq.n	810349a <HAL_DMA_Init+0x13e>
 8103468:	3218      	adds	r2, #24
 810346a:	4293      	cmp	r3, r2
 810346c:	d015      	beq.n	810349a <HAL_DMA_Init+0x13e>
 810346e:	3218      	adds	r2, #24
 8103470:	4293      	cmp	r3, r2
 8103472:	d012      	beq.n	810349a <HAL_DMA_Init+0x13e>
 8103474:	3218      	adds	r2, #24
 8103476:	4293      	cmp	r3, r2
 8103478:	d00f      	beq.n	810349a <HAL_DMA_Init+0x13e>
 810347a:	3218      	adds	r2, #24
 810347c:	4293      	cmp	r3, r2
 810347e:	d00c      	beq.n	810349a <HAL_DMA_Init+0x13e>
 8103480:	3218      	adds	r2, #24
 8103482:	4293      	cmp	r3, r2
 8103484:	d009      	beq.n	810349a <HAL_DMA_Init+0x13e>
 8103486:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 810348a:	4293      	cmp	r3, r2
 810348c:	d005      	beq.n	810349a <HAL_DMA_Init+0x13e>
 810348e:	3218      	adds	r2, #24
 8103490:	4293      	cmp	r3, r2
 8103492:	d002      	beq.n	810349a <HAL_DMA_Init+0x13e>
 8103494:	3218      	adds	r2, #24
 8103496:	4293      	cmp	r3, r2
 8103498:	d0ff      	beq.n	810349a <HAL_DMA_Init+0x13e>
 810349a:	681a      	ldr	r2, [r3, #0]
 810349c:	f022 0201 	bic.w	r2, r2, #1
 81034a0:	601a      	str	r2, [r3, #0]
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 81034a2:	6822      	ldr	r2, [r4, #0]
 81034a4:	6813      	ldr	r3, [r2, #0]
 81034a6:	07df      	lsls	r7, r3, #31
 81034a8:	d444      	bmi.n	8103534 <HAL_DMA_Init+0x1d8>
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 81034aa:	6813      	ldr	r3, [r2, #0]
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 81034ac:	4837      	ldr	r0, [pc, #220]	@ (810358c <HAL_DMA_Init+0x230>)
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 81034ae:	69a1      	ldr	r1, [r4, #24]
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 81034b0:	4018      	ands	r0, r3
    registerValue |=  hdma->Init.Direction           |
 81034b2:	e9d4 3602 	ldrd	r3, r6, [r4, #8]
 81034b6:	4333      	orrs	r3, r6
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 81034b8:	6926      	ldr	r6, [r4, #16]
 81034ba:	4333      	orrs	r3, r6
 81034bc:	6966      	ldr	r6, [r4, #20]
 81034be:	4333      	orrs	r3, r6
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 81034c0:	69e6      	ldr	r6, [r4, #28]
 81034c2:	430b      	orrs	r3, r1
 81034c4:	4333      	orrs	r3, r6
            hdma->Init.Mode                | hdma->Init.Priority;
 81034c6:	6a26      	ldr	r6, [r4, #32]
 81034c8:	4333      	orrs	r3, r6
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 81034ca:	6a66      	ldr	r6, [r4, #36]	@ 0x24
 81034cc:	2e04      	cmp	r6, #4
    registerValue |=  hdma->Init.Direction           |
 81034ce:	ea43 0300 	orr.w	r3, r3, r0
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 81034d2:	bf02      	ittt	eq
 81034d4:	e9d4 070b 	ldrdeq	r0, r7, [r4, #44]	@ 0x2c
 81034d8:	4338      	orreq	r0, r7
 81034da:	4303      	orreq	r3, r0
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 81034dc:	482c      	ldr	r0, [pc, #176]	@ (8103590 <HAL_DMA_Init+0x234>)
 81034de:	6800      	ldr	r0, [r0, #0]
 81034e0:	0c00      	lsrs	r0, r0, #16
 81034e2:	0400      	lsls	r0, r0, #16
 81034e4:	f1b0 5f00 	cmp.w	r0, #536870912	@ 0x20000000
 81034e8:	d30e      	bcc.n	8103508 <HAL_DMA_Init+0x1ac>
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 81034ea:	6860      	ldr	r0, [r4, #4]
 81034ec:	f1a0 0729 	sub.w	r7, r0, #41	@ 0x29
 81034f0:	2f05      	cmp	r7, #5
 81034f2:	d907      	bls.n	8103504 <HAL_DMA_Init+0x1a8>
 81034f4:	383f      	subs	r0, #63	@ 0x3f
 81034f6:	2813      	cmp	r0, #19
 81034f8:	d806      	bhi.n	8103508 <HAL_DMA_Init+0x1ac>
 81034fa:	4f26      	ldr	r7, [pc, #152]	@ (8103594 <HAL_DMA_Init+0x238>)
 81034fc:	fa27 f000 	lsr.w	r0, r7, r0
 8103500:	07c0      	lsls	r0, r0, #31
 8103502:	d501      	bpl.n	8103508 <HAL_DMA_Init+0x1ac>
        registerValue |= DMA_SxCR_TRBUFF;
 8103504:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8103508:	6013      	str	r3, [r2, #0]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 810350a:	6953      	ldr	r3, [r2, #20]
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 810350c:	2e04      	cmp	r6, #4
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 810350e:	f023 0307 	bic.w	r3, r3, #7
    registerValue |= hdma->Init.FIFOMode;
 8103512:	ea43 0306 	orr.w	r3, r3, r6
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8103516:	d143      	bne.n	81035a0 <HAL_DMA_Init+0x244>
      registerValue |= hdma->Init.FIFOThreshold;
 8103518:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 810351a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
      registerValue |= hdma->Init.FIFOThreshold;
 810351c:	4303      	orrs	r3, r0
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 810351e:	2e00      	cmp	r6, #0
 8103520:	d03e      	beq.n	81035a0 <HAL_DMA_Init+0x244>
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8103522:	b999      	cbnz	r1, 810354c <HAL_DMA_Init+0x1f0>
    switch (hdma->Init.FIFOThreshold)
 8103524:	2801      	cmp	r0, #1
 8103526:	d021      	beq.n	810356c <HAL_DMA_Init+0x210>
 8103528:	f030 0102 	bics.w	r1, r0, #2
 810352c:	d138      	bne.n	81035a0 <HAL_DMA_Init+0x244>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 810352e:	01f1      	lsls	r1, r6, #7
 8103530:	d536      	bpl.n	81035a0 <HAL_DMA_Init+0x244>
 8103532:	e01e      	b.n	8103572 <HAL_DMA_Init+0x216>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8103534:	f7ff f8aa 	bl	810268c <HAL_GetTick>
 8103538:	1b80      	subs	r0, r0, r6
 810353a:	2805      	cmp	r0, #5
 810353c:	d9b1      	bls.n	81034a2 <HAL_DMA_Init+0x146>
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 810353e:	2320      	movs	r3, #32
 8103540:	6563      	str	r3, [r4, #84]	@ 0x54
        hdma->State = HAL_DMA_STATE_ERROR;
 8103542:	2303      	movs	r3, #3
 8103544:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
    return HAL_ERROR;
 8103548:	2001      	movs	r0, #1
}
 810354a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 810354c:	f5b1 5f00 	cmp.w	r1, #8192	@ 0x2000
 8103550:	d122      	bne.n	8103598 <HAL_DMA_Init+0x23c>
    switch (hdma->Init.FIFOThreshold)
 8103552:	2803      	cmp	r0, #3
 8103554:	d824      	bhi.n	81035a0 <HAL_DMA_Init+0x244>
 8103556:	a101      	add	r1, pc, #4	@ (adr r1, 810355c <HAL_DMA_Init+0x200>)
 8103558:	f851 f020 	ldr.w	pc, [r1, r0, lsl #2]
 810355c:	08103573 	.word	0x08103573
 8103560:	0810352f 	.word	0x0810352f
 8103564:	08103573 	.word	0x08103573
 8103568:	0810356d 	.word	0x0810356d
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 810356c:	f1b6 7fc0 	cmp.w	r6, #25165824	@ 0x1800000
 8103570:	d116      	bne.n	81035a0 <HAL_DMA_Init+0x244>
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8103572:	2340      	movs	r3, #64	@ 0x40
 8103574:	6563      	str	r3, [r4, #84]	@ 0x54
          hdma->State = HAL_DMA_STATE_READY;
 8103576:	2301      	movs	r3, #1
 8103578:	e7e4      	b.n	8103544 <HAL_DMA_Init+0x1e8>
 810357a:	bf00      	nop
 810357c:	40020010 	.word	0x40020010
 8103580:	40020028 	.word	0x40020028
 8103584:	58025408 	.word	0x58025408
 8103588:	a7fdabf8 	.word	0xa7fdabf8
 810358c:	fe10803f 	.word	0xfe10803f
 8103590:	5c001000 	.word	0x5c001000
 8103594:	000f030f 	.word	0x000f030f
    switch (hdma->Init.FIFOThreshold)
 8103598:	2802      	cmp	r0, #2
 810359a:	d9ea      	bls.n	8103572 <HAL_DMA_Init+0x216>
 810359c:	2803      	cmp	r0, #3
 810359e:	d0c6      	beq.n	810352e <HAL_DMA_Init+0x1d2>
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 81035a0:	6153      	str	r3, [r2, #20]
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 81035a2:	4620      	mov	r0, r4
 81035a4:	f7ff fe08 	bl	81031b8 <DMA_CalcBaseAndBitshift>
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 81035a8:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 81035aa:	f003 021f 	and.w	r2, r3, #31
 81035ae:	233f      	movs	r3, #63	@ 0x3f
 81035b0:	4093      	lsls	r3, r2
 81035b2:	6083      	str	r3, [r0, #8]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 81035b4:	6823      	ldr	r3, [r4, #0]
 81035b6:	42ab      	cmp	r3, r5
 81035b8:	d045      	beq.n	8103646 <HAL_DMA_Init+0x2ea>
 81035ba:	4a45      	ldr	r2, [pc, #276]	@ (81036d0 <HAL_DMA_Init+0x374>)
 81035bc:	4293      	cmp	r3, r2
 81035be:	d042      	beq.n	8103646 <HAL_DMA_Init+0x2ea>
 81035c0:	3218      	adds	r2, #24
 81035c2:	4293      	cmp	r3, r2
 81035c4:	d03f      	beq.n	8103646 <HAL_DMA_Init+0x2ea>
 81035c6:	3218      	adds	r2, #24
 81035c8:	4293      	cmp	r3, r2
 81035ca:	d03c      	beq.n	8103646 <HAL_DMA_Init+0x2ea>
 81035cc:	3218      	adds	r2, #24
 81035ce:	4293      	cmp	r3, r2
 81035d0:	d039      	beq.n	8103646 <HAL_DMA_Init+0x2ea>
 81035d2:	3218      	adds	r2, #24
 81035d4:	4293      	cmp	r3, r2
 81035d6:	d036      	beq.n	8103646 <HAL_DMA_Init+0x2ea>
 81035d8:	3218      	adds	r2, #24
 81035da:	4293      	cmp	r3, r2
 81035dc:	d033      	beq.n	8103646 <HAL_DMA_Init+0x2ea>
 81035de:	3218      	adds	r2, #24
 81035e0:	4293      	cmp	r3, r2
 81035e2:	d030      	beq.n	8103646 <HAL_DMA_Init+0x2ea>
 81035e4:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 81035e8:	4293      	cmp	r3, r2
 81035ea:	d02c      	beq.n	8103646 <HAL_DMA_Init+0x2ea>
 81035ec:	3218      	adds	r2, #24
 81035ee:	4293      	cmp	r3, r2
 81035f0:	d029      	beq.n	8103646 <HAL_DMA_Init+0x2ea>
 81035f2:	3218      	adds	r2, #24
 81035f4:	4293      	cmp	r3, r2
 81035f6:	d026      	beq.n	8103646 <HAL_DMA_Init+0x2ea>
 81035f8:	3218      	adds	r2, #24
 81035fa:	4293      	cmp	r3, r2
 81035fc:	d023      	beq.n	8103646 <HAL_DMA_Init+0x2ea>
 81035fe:	3218      	adds	r2, #24
 8103600:	4293      	cmp	r3, r2
 8103602:	d020      	beq.n	8103646 <HAL_DMA_Init+0x2ea>
 8103604:	3218      	adds	r2, #24
 8103606:	4293      	cmp	r3, r2
 8103608:	d01d      	beq.n	8103646 <HAL_DMA_Init+0x2ea>
 810360a:	3218      	adds	r2, #24
 810360c:	4293      	cmp	r3, r2
 810360e:	d01a      	beq.n	8103646 <HAL_DMA_Init+0x2ea>
 8103610:	3218      	adds	r2, #24
 8103612:	4293      	cmp	r3, r2
 8103614:	d017      	beq.n	8103646 <HAL_DMA_Init+0x2ea>
 8103616:	4a2f      	ldr	r2, [pc, #188]	@ (81036d4 <HAL_DMA_Init+0x378>)
 8103618:	4293      	cmp	r3, r2
 810361a:	d014      	beq.n	8103646 <HAL_DMA_Init+0x2ea>
 810361c:	3214      	adds	r2, #20
 810361e:	4293      	cmp	r3, r2
 8103620:	d011      	beq.n	8103646 <HAL_DMA_Init+0x2ea>
 8103622:	3214      	adds	r2, #20
 8103624:	4293      	cmp	r3, r2
 8103626:	d00e      	beq.n	8103646 <HAL_DMA_Init+0x2ea>
 8103628:	3214      	adds	r2, #20
 810362a:	4293      	cmp	r3, r2
 810362c:	d00b      	beq.n	8103646 <HAL_DMA_Init+0x2ea>
 810362e:	3214      	adds	r2, #20
 8103630:	4293      	cmp	r3, r2
 8103632:	d008      	beq.n	8103646 <HAL_DMA_Init+0x2ea>
 8103634:	3214      	adds	r2, #20
 8103636:	4293      	cmp	r3, r2
 8103638:	d005      	beq.n	8103646 <HAL_DMA_Init+0x2ea>
 810363a:	3214      	adds	r2, #20
 810363c:	4293      	cmp	r3, r2
 810363e:	d002      	beq.n	8103646 <HAL_DMA_Init+0x2ea>
 8103640:	3214      	adds	r2, #20
 8103642:	4293      	cmp	r3, r2
 8103644:	d11a      	bne.n	810367c <HAL_DMA_Init+0x320>
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8103646:	4620      	mov	r0, r4
 8103648:	f7ff fe04 	bl	8103254 <DMA_CalcDMAMUXChannelBaseAndMask>
    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 810364c:	68a3      	ldr	r3, [r4, #8]
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 810364e:	6e22      	ldr	r2, [r4, #96]	@ 0x60
    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8103650:	2b80      	cmp	r3, #128	@ 0x80
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8103652:	bf04      	itt	eq
 8103654:	2300      	moveq	r3, #0
 8103656:	6063      	streq	r3, [r4, #4]
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8103658:	6863      	ldr	r3, [r4, #4]
 810365a:	b2d9      	uxtb	r1, r3
 810365c:	6011      	str	r1, [r2, #0]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 810365e:	e9d4 2119 	ldrd	r2, r1, [r4, #100]	@ 0x64
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8103662:	3b01      	subs	r3, #1
 8103664:	2b07      	cmp	r3, #7
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8103666:	6051      	str	r1, [r2, #4]
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8103668:	f04f 0500 	mov.w	r5, #0
 810366c:	d82c      	bhi.n	81036c8 <HAL_DMA_Init+0x36c>
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 810366e:	f7ff fe3d 	bl	81032ec <DMA_CalcDMAMUXRequestGenBaseAndMask>
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8103672:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 8103674:	601d      	str	r5, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8103676:	e9d4 321c 	ldrd	r3, r2, [r4, #112]	@ 0x70
 810367a:	605a      	str	r2, [r3, #4]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 810367c:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 810367e:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8103680:	6560      	str	r0, [r4, #84]	@ 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8103682:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
  return HAL_OK;
 8103686:	e760      	b.n	810354a <HAL_DMA_Init+0x1ee>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8103688:	4a13      	ldr	r2, [pc, #76]	@ (81036d8 <HAL_DMA_Init+0x37c>)
 810368a:	4293      	cmp	r3, r2
 810368c:	f43f aea4 	beq.w	81033d8 <HAL_DMA_Init+0x7c>
 8103690:	3214      	adds	r2, #20
 8103692:	4293      	cmp	r3, r2
 8103694:	f43f aea0 	beq.w	81033d8 <HAL_DMA_Init+0x7c>
 8103698:	3214      	adds	r2, #20
 810369a:	4293      	cmp	r3, r2
 810369c:	f43f ae9c 	beq.w	81033d8 <HAL_DMA_Init+0x7c>
 81036a0:	3214      	adds	r2, #20
 81036a2:	4293      	cmp	r3, r2
 81036a4:	f43f ae98 	beq.w	81033d8 <HAL_DMA_Init+0x7c>
 81036a8:	3214      	adds	r2, #20
 81036aa:	4293      	cmp	r3, r2
 81036ac:	f43f ae94 	beq.w	81033d8 <HAL_DMA_Init+0x7c>
 81036b0:	3214      	adds	r2, #20
 81036b2:	4293      	cmp	r3, r2
 81036b4:	f43f ae90 	beq.w	81033d8 <HAL_DMA_Init+0x7c>
 81036b8:	3214      	adds	r2, #20
 81036ba:	4293      	cmp	r3, r2
 81036bc:	f43f ae8c 	beq.w	81033d8 <HAL_DMA_Init+0x7c>
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 81036c0:	2340      	movs	r3, #64	@ 0x40
 81036c2:	e73d      	b.n	8103540 <HAL_DMA_Init+0x1e4>
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 81036c4:	2110      	movs	r1, #16
 81036c6:	e69b      	b.n	8103400 <HAL_DMA_Init+0xa4>
      hdma->DMAmuxRequestGenStatus = 0U;
 81036c8:	e9c4 551b 	strd	r5, r5, [r4, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatusMask = 0U;
 81036cc:	6765      	str	r5, [r4, #116]	@ 0x74
 81036ce:	e7d5      	b.n	810367c <HAL_DMA_Init+0x320>
 81036d0:	40020028 	.word	0x40020028
 81036d4:	58025408 	.word	0x58025408
 81036d8:	5802541c 	.word	0x5802541c

081036dc <HAL_DMA_Start_IT>:
{
 81036dc:	b570      	push	{r4, r5, r6, lr}
  if(hdma == NULL)
 81036de:	2800      	cmp	r0, #0
 81036e0:	f000 810a 	beq.w	81038f8 <HAL_DMA_Start_IT+0x21c>
  __HAL_LOCK(hdma);
 81036e4:	f890 4034 	ldrb.w	r4, [r0, #52]	@ 0x34
 81036e8:	2c01      	cmp	r4, #1
 81036ea:	f000 8107 	beq.w	81038fc <HAL_DMA_Start_IT+0x220>
 81036ee:	2401      	movs	r4, #1
 81036f0:	f880 4034 	strb.w	r4, [r0, #52]	@ 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 81036f4:	f890 4035 	ldrb.w	r4, [r0, #53]	@ 0x35
 81036f8:	2c01      	cmp	r4, #1
 81036fa:	f04f 0400 	mov.w	r4, #0
 81036fe:	f040 80f6 	bne.w	81038ee <HAL_DMA_Start_IT+0x212>
    hdma->State = HAL_DMA_STATE_BUSY;
 8103702:	2502      	movs	r5, #2
 8103704:	f880 5035 	strb.w	r5, [r0, #53]	@ 0x35
    __HAL_DMA_DISABLE(hdma);
 8103708:	4d7d      	ldr	r5, [pc, #500]	@ (8103900 <HAL_DMA_Start_IT+0x224>)
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 810370a:	6544      	str	r4, [r0, #84]	@ 0x54
    __HAL_DMA_DISABLE(hdma);
 810370c:	6804      	ldr	r4, [r0, #0]
 810370e:	42ac      	cmp	r4, r5
 8103710:	d01e      	beq.n	8103750 <HAL_DMA_Start_IT+0x74>
 8103712:	4e7c      	ldr	r6, [pc, #496]	@ (8103904 <HAL_DMA_Start_IT+0x228>)
 8103714:	42b4      	cmp	r4, r6
 8103716:	d01b      	beq.n	8103750 <HAL_DMA_Start_IT+0x74>
 8103718:	3618      	adds	r6, #24
 810371a:	42b4      	cmp	r4, r6
 810371c:	d018      	beq.n	8103750 <HAL_DMA_Start_IT+0x74>
 810371e:	3618      	adds	r6, #24
 8103720:	42b4      	cmp	r4, r6
 8103722:	d015      	beq.n	8103750 <HAL_DMA_Start_IT+0x74>
 8103724:	3618      	adds	r6, #24
 8103726:	42b4      	cmp	r4, r6
 8103728:	d012      	beq.n	8103750 <HAL_DMA_Start_IT+0x74>
 810372a:	3618      	adds	r6, #24
 810372c:	42b4      	cmp	r4, r6
 810372e:	d00f      	beq.n	8103750 <HAL_DMA_Start_IT+0x74>
 8103730:	3618      	adds	r6, #24
 8103732:	42b4      	cmp	r4, r6
 8103734:	d00c      	beq.n	8103750 <HAL_DMA_Start_IT+0x74>
 8103736:	3618      	adds	r6, #24
 8103738:	42b4      	cmp	r4, r6
 810373a:	d009      	beq.n	8103750 <HAL_DMA_Start_IT+0x74>
 810373c:	f506 7656 	add.w	r6, r6, #856	@ 0x358
 8103740:	42b4      	cmp	r4, r6
 8103742:	d005      	beq.n	8103750 <HAL_DMA_Start_IT+0x74>
 8103744:	3618      	adds	r6, #24
 8103746:	42b4      	cmp	r4, r6
 8103748:	d002      	beq.n	8103750 <HAL_DMA_Start_IT+0x74>
 810374a:	3618      	adds	r6, #24
 810374c:	42b4      	cmp	r4, r6
 810374e:	d0ff      	beq.n	8103750 <HAL_DMA_Start_IT+0x74>
 8103750:	6826      	ldr	r6, [r4, #0]
 8103752:	f026 0601 	bic.w	r6, r6, #1
 8103756:	6026      	str	r6, [r4, #0]
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8103758:	f7ff fc6e 	bl	8103038 <DMA_SetConfig>
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 810375c:	42ac      	cmp	r4, r5
 810375e:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 8103760:	d053      	beq.n	810380a <HAL_DMA_Start_IT+0x12e>
 8103762:	4b68      	ldr	r3, [pc, #416]	@ (8103904 <HAL_DMA_Start_IT+0x228>)
 8103764:	429c      	cmp	r4, r3
 8103766:	d050      	beq.n	810380a <HAL_DMA_Start_IT+0x12e>
 8103768:	3318      	adds	r3, #24
 810376a:	429c      	cmp	r4, r3
 810376c:	d04d      	beq.n	810380a <HAL_DMA_Start_IT+0x12e>
 810376e:	3318      	adds	r3, #24
 8103770:	429c      	cmp	r4, r3
 8103772:	d04a      	beq.n	810380a <HAL_DMA_Start_IT+0x12e>
 8103774:	3318      	adds	r3, #24
 8103776:	429c      	cmp	r4, r3
 8103778:	d047      	beq.n	810380a <HAL_DMA_Start_IT+0x12e>
 810377a:	3318      	adds	r3, #24
 810377c:	429c      	cmp	r4, r3
 810377e:	d044      	beq.n	810380a <HAL_DMA_Start_IT+0x12e>
 8103780:	3318      	adds	r3, #24
 8103782:	429c      	cmp	r4, r3
 8103784:	d041      	beq.n	810380a <HAL_DMA_Start_IT+0x12e>
 8103786:	3318      	adds	r3, #24
 8103788:	429c      	cmp	r4, r3
 810378a:	d03e      	beq.n	810380a <HAL_DMA_Start_IT+0x12e>
 810378c:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8103790:	429c      	cmp	r4, r3
 8103792:	d03a      	beq.n	810380a <HAL_DMA_Start_IT+0x12e>
 8103794:	3318      	adds	r3, #24
 8103796:	429c      	cmp	r4, r3
 8103798:	d037      	beq.n	810380a <HAL_DMA_Start_IT+0x12e>
 810379a:	3318      	adds	r3, #24
 810379c:	429c      	cmp	r4, r3
 810379e:	d034      	beq.n	810380a <HAL_DMA_Start_IT+0x12e>
 81037a0:	3318      	adds	r3, #24
 81037a2:	429c      	cmp	r4, r3
 81037a4:	d031      	beq.n	810380a <HAL_DMA_Start_IT+0x12e>
 81037a6:	3318      	adds	r3, #24
 81037a8:	429c      	cmp	r4, r3
 81037aa:	d02e      	beq.n	810380a <HAL_DMA_Start_IT+0x12e>
 81037ac:	3318      	adds	r3, #24
 81037ae:	429c      	cmp	r4, r3
 81037b0:	d02b      	beq.n	810380a <HAL_DMA_Start_IT+0x12e>
 81037b2:	3318      	adds	r3, #24
 81037b4:	429c      	cmp	r4, r3
 81037b6:	d028      	beq.n	810380a <HAL_DMA_Start_IT+0x12e>
 81037b8:	3318      	adds	r3, #24
 81037ba:	429c      	cmp	r4, r3
 81037bc:	d025      	beq.n	810380a <HAL_DMA_Start_IT+0x12e>
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 81037be:	6823      	ldr	r3, [r4, #0]
 81037c0:	f023 030e 	bic.w	r3, r3, #14
 81037c4:	f043 030a 	orr.w	r3, r3, #10
 81037c8:	6023      	str	r3, [r4, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 81037ca:	2a00      	cmp	r2, #0
 81037cc:	d156      	bne.n	810387c <HAL_DMA_Start_IT+0x1a0>
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 81037ce:	4b4e      	ldr	r3, [pc, #312]	@ (8103908 <HAL_DMA_Start_IT+0x22c>)
 81037d0:	429c      	cmp	r4, r3
 81037d2:	d027      	beq.n	8103824 <HAL_DMA_Start_IT+0x148>
 81037d4:	4b4d      	ldr	r3, [pc, #308]	@ (810390c <HAL_DMA_Start_IT+0x230>)
 81037d6:	429c      	cmp	r4, r3
 81037d8:	d024      	beq.n	8103824 <HAL_DMA_Start_IT+0x148>
 81037da:	3314      	adds	r3, #20
 81037dc:	429c      	cmp	r4, r3
 81037de:	d021      	beq.n	8103824 <HAL_DMA_Start_IT+0x148>
 81037e0:	3314      	adds	r3, #20
 81037e2:	429c      	cmp	r4, r3
 81037e4:	d01e      	beq.n	8103824 <HAL_DMA_Start_IT+0x148>
 81037e6:	3314      	adds	r3, #20
 81037e8:	429c      	cmp	r4, r3
 81037ea:	d01b      	beq.n	8103824 <HAL_DMA_Start_IT+0x148>
 81037ec:	3314      	adds	r3, #20
 81037ee:	429c      	cmp	r4, r3
 81037f0:	d018      	beq.n	8103824 <HAL_DMA_Start_IT+0x148>
 81037f2:	3314      	adds	r3, #20
 81037f4:	429c      	cmp	r4, r3
 81037f6:	d015      	beq.n	8103824 <HAL_DMA_Start_IT+0x148>
 81037f8:	3314      	adds	r3, #20
 81037fa:	429c      	cmp	r4, r3
 81037fc:	d012      	beq.n	8103824 <HAL_DMA_Start_IT+0x148>
    __HAL_DMA_ENABLE(hdma);
 81037fe:	6823      	ldr	r3, [r4, #0]
 8103800:	f043 0301 	orr.w	r3, r3, #1
 8103804:	6023      	str	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8103806:	2000      	movs	r0, #0
}
 8103808:	bd70      	pop	{r4, r5, r6, pc}
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 810380a:	6823      	ldr	r3, [r4, #0]
 810380c:	f023 031e 	bic.w	r3, r3, #30
 8103810:	f043 0316 	orr.w	r3, r3, #22
 8103814:	6023      	str	r3, [r4, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 8103816:	b11a      	cbz	r2, 8103820 <HAL_DMA_Start_IT+0x144>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8103818:	6823      	ldr	r3, [r4, #0]
 810381a:	f043 0308 	orr.w	r3, r3, #8
 810381e:	6023      	str	r3, [r4, #0]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8103820:	42ac      	cmp	r4, r5
 8103822:	d130      	bne.n	8103886 <HAL_DMA_Start_IT+0x1aa>
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8103824:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 8103826:	681a      	ldr	r2, [r3, #0]
 8103828:	03d2      	lsls	r2, r2, #15
 810382a:	d45b      	bmi.n	81038e4 <HAL_DMA_Start_IT+0x208>
      if(hdma->DMAmuxRequestGen != 0U)
 810382c:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 810382e:	b11b      	cbz	r3, 8103838 <HAL_DMA_Start_IT+0x15c>
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8103830:	681a      	ldr	r2, [r3, #0]
 8103832:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8103836:	601a      	str	r2, [r3, #0]
    __HAL_DMA_ENABLE(hdma);
 8103838:	42ac      	cmp	r4, r5
 810383a:	d0e0      	beq.n	81037fe <HAL_DMA_Start_IT+0x122>
 810383c:	4b31      	ldr	r3, [pc, #196]	@ (8103904 <HAL_DMA_Start_IT+0x228>)
 810383e:	429c      	cmp	r4, r3
 8103840:	d0dd      	beq.n	81037fe <HAL_DMA_Start_IT+0x122>
 8103842:	3318      	adds	r3, #24
 8103844:	429c      	cmp	r4, r3
 8103846:	d0da      	beq.n	81037fe <HAL_DMA_Start_IT+0x122>
 8103848:	3318      	adds	r3, #24
 810384a:	429c      	cmp	r4, r3
 810384c:	d0d7      	beq.n	81037fe <HAL_DMA_Start_IT+0x122>
 810384e:	3318      	adds	r3, #24
 8103850:	429c      	cmp	r4, r3
 8103852:	d0d4      	beq.n	81037fe <HAL_DMA_Start_IT+0x122>
 8103854:	3318      	adds	r3, #24
 8103856:	429c      	cmp	r4, r3
 8103858:	d0d1      	beq.n	81037fe <HAL_DMA_Start_IT+0x122>
 810385a:	3318      	adds	r3, #24
 810385c:	429c      	cmp	r4, r3
 810385e:	d0ce      	beq.n	81037fe <HAL_DMA_Start_IT+0x122>
 8103860:	3318      	adds	r3, #24
 8103862:	429c      	cmp	r4, r3
 8103864:	d0cb      	beq.n	81037fe <HAL_DMA_Start_IT+0x122>
 8103866:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 810386a:	429c      	cmp	r4, r3
 810386c:	d0c7      	beq.n	81037fe <HAL_DMA_Start_IT+0x122>
 810386e:	3318      	adds	r3, #24
 8103870:	429c      	cmp	r4, r3
 8103872:	d0c4      	beq.n	81037fe <HAL_DMA_Start_IT+0x122>
 8103874:	3318      	adds	r3, #24
 8103876:	429c      	cmp	r4, r3
 8103878:	d0c1      	beq.n	81037fe <HAL_DMA_Start_IT+0x122>
 810387a:	e7c0      	b.n	81037fe <HAL_DMA_Start_IT+0x122>
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 810387c:	6823      	ldr	r3, [r4, #0]
 810387e:	f043 0304 	orr.w	r3, r3, #4
 8103882:	6023      	str	r3, [r4, #0]
 8103884:	e7a3      	b.n	81037ce <HAL_DMA_Start_IT+0xf2>
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8103886:	4b1f      	ldr	r3, [pc, #124]	@ (8103904 <HAL_DMA_Start_IT+0x228>)
 8103888:	429c      	cmp	r4, r3
 810388a:	d0cb      	beq.n	8103824 <HAL_DMA_Start_IT+0x148>
 810388c:	3318      	adds	r3, #24
 810388e:	429c      	cmp	r4, r3
 8103890:	d0c8      	beq.n	8103824 <HAL_DMA_Start_IT+0x148>
 8103892:	3318      	adds	r3, #24
 8103894:	429c      	cmp	r4, r3
 8103896:	d0c5      	beq.n	8103824 <HAL_DMA_Start_IT+0x148>
 8103898:	3318      	adds	r3, #24
 810389a:	429c      	cmp	r4, r3
 810389c:	d0c2      	beq.n	8103824 <HAL_DMA_Start_IT+0x148>
 810389e:	3318      	adds	r3, #24
 81038a0:	429c      	cmp	r4, r3
 81038a2:	d0bf      	beq.n	8103824 <HAL_DMA_Start_IT+0x148>
 81038a4:	3318      	adds	r3, #24
 81038a6:	429c      	cmp	r4, r3
 81038a8:	d0bc      	beq.n	8103824 <HAL_DMA_Start_IT+0x148>
 81038aa:	3318      	adds	r3, #24
 81038ac:	429c      	cmp	r4, r3
 81038ae:	d0b9      	beq.n	8103824 <HAL_DMA_Start_IT+0x148>
 81038b0:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 81038b4:	429c      	cmp	r4, r3
 81038b6:	d0b5      	beq.n	8103824 <HAL_DMA_Start_IT+0x148>
 81038b8:	3318      	adds	r3, #24
 81038ba:	429c      	cmp	r4, r3
 81038bc:	d0b2      	beq.n	8103824 <HAL_DMA_Start_IT+0x148>
 81038be:	3318      	adds	r3, #24
 81038c0:	429c      	cmp	r4, r3
 81038c2:	d0af      	beq.n	8103824 <HAL_DMA_Start_IT+0x148>
 81038c4:	3318      	adds	r3, #24
 81038c6:	429c      	cmp	r4, r3
 81038c8:	d0ac      	beq.n	8103824 <HAL_DMA_Start_IT+0x148>
 81038ca:	3318      	adds	r3, #24
 81038cc:	429c      	cmp	r4, r3
 81038ce:	d0a9      	beq.n	8103824 <HAL_DMA_Start_IT+0x148>
 81038d0:	3318      	adds	r3, #24
 81038d2:	429c      	cmp	r4, r3
 81038d4:	d0a6      	beq.n	8103824 <HAL_DMA_Start_IT+0x148>
 81038d6:	3318      	adds	r3, #24
 81038d8:	429c      	cmp	r4, r3
 81038da:	d0a3      	beq.n	8103824 <HAL_DMA_Start_IT+0x148>
 81038dc:	3318      	adds	r3, #24
 81038de:	429c      	cmp	r4, r3
 81038e0:	d0a0      	beq.n	8103824 <HAL_DMA_Start_IT+0x148>
 81038e2:	e774      	b.n	81037ce <HAL_DMA_Start_IT+0xf2>
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 81038e4:	681a      	ldr	r2, [r3, #0]
 81038e6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 81038ea:	601a      	str	r2, [r3, #0]
 81038ec:	e79e      	b.n	810382c <HAL_DMA_Start_IT+0x150>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 81038ee:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 81038f2:	6543      	str	r3, [r0, #84]	@ 0x54
    __HAL_UNLOCK(hdma);
 81038f4:	f880 4034 	strb.w	r4, [r0, #52]	@ 0x34
    return HAL_ERROR;
 81038f8:	2001      	movs	r0, #1
 81038fa:	e785      	b.n	8103808 <HAL_DMA_Start_IT+0x12c>
  __HAL_LOCK(hdma);
 81038fc:	2002      	movs	r0, #2
 81038fe:	e783      	b.n	8103808 <HAL_DMA_Start_IT+0x12c>
 8103900:	40020010 	.word	0x40020010
 8103904:	40020028 	.word	0x40020028
 8103908:	58025408 	.word	0x58025408
 810390c:	5802541c 	.word	0x5802541c

08103910 <HAL_DMA_Abort>:
{
 8103910:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8103912:	4605      	mov	r5, r0
  uint32_t tickstart = HAL_GetTick();
 8103914:	f7fe feba 	bl	810268c <HAL_GetTick>
 8103918:	4607      	mov	r7, r0
  if(hdma == NULL)
 810391a:	b145      	cbz	r5, 810392e <HAL_DMA_Abort+0x1e>
  if(hdma->State != HAL_DMA_STATE_BUSY)
 810391c:	f895 3035 	ldrb.w	r3, [r5, #53]	@ 0x35
 8103920:	2b02      	cmp	r3, #2
 8103922:	d006      	beq.n	8103932 <HAL_DMA_Abort+0x22>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8103924:	2380      	movs	r3, #128	@ 0x80
 8103926:	656b      	str	r3, [r5, #84]	@ 0x54
    __HAL_UNLOCK(hdma);
 8103928:	2300      	movs	r3, #0
 810392a:	f885 3034 	strb.w	r3, [r5, #52]	@ 0x34
    return HAL_ERROR;
 810392e:	2001      	movs	r0, #1
}
 8103930:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8103932:	682c      	ldr	r4, [r5, #0]
 8103934:	4ea9      	ldr	r6, [pc, #676]	@ (8103bdc <HAL_DMA_Abort+0x2cc>)
 8103936:	42b4      	cmp	r4, r6
 8103938:	d04a      	beq.n	81039d0 <HAL_DMA_Abort+0xc0>
 810393a:	4ba9      	ldr	r3, [pc, #676]	@ (8103be0 <HAL_DMA_Abort+0x2d0>)
 810393c:	429c      	cmp	r4, r3
 810393e:	d047      	beq.n	81039d0 <HAL_DMA_Abort+0xc0>
 8103940:	3318      	adds	r3, #24
 8103942:	429c      	cmp	r4, r3
 8103944:	d044      	beq.n	81039d0 <HAL_DMA_Abort+0xc0>
 8103946:	3318      	adds	r3, #24
 8103948:	429c      	cmp	r4, r3
 810394a:	d041      	beq.n	81039d0 <HAL_DMA_Abort+0xc0>
 810394c:	3318      	adds	r3, #24
 810394e:	429c      	cmp	r4, r3
 8103950:	d03e      	beq.n	81039d0 <HAL_DMA_Abort+0xc0>
 8103952:	3318      	adds	r3, #24
 8103954:	429c      	cmp	r4, r3
 8103956:	d03b      	beq.n	81039d0 <HAL_DMA_Abort+0xc0>
 8103958:	3318      	adds	r3, #24
 810395a:	429c      	cmp	r4, r3
 810395c:	d038      	beq.n	81039d0 <HAL_DMA_Abort+0xc0>
 810395e:	3318      	adds	r3, #24
 8103960:	429c      	cmp	r4, r3
 8103962:	d035      	beq.n	81039d0 <HAL_DMA_Abort+0xc0>
 8103964:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8103968:	429c      	cmp	r4, r3
 810396a:	d031      	beq.n	81039d0 <HAL_DMA_Abort+0xc0>
 810396c:	3318      	adds	r3, #24
 810396e:	429c      	cmp	r4, r3
 8103970:	d02e      	beq.n	81039d0 <HAL_DMA_Abort+0xc0>
 8103972:	3318      	adds	r3, #24
 8103974:	429c      	cmp	r4, r3
 8103976:	d02b      	beq.n	81039d0 <HAL_DMA_Abort+0xc0>
 8103978:	3318      	adds	r3, #24
 810397a:	429c      	cmp	r4, r3
 810397c:	d028      	beq.n	81039d0 <HAL_DMA_Abort+0xc0>
 810397e:	3318      	adds	r3, #24
 8103980:	429c      	cmp	r4, r3
 8103982:	d025      	beq.n	81039d0 <HAL_DMA_Abort+0xc0>
 8103984:	3318      	adds	r3, #24
 8103986:	429c      	cmp	r4, r3
 8103988:	d022      	beq.n	81039d0 <HAL_DMA_Abort+0xc0>
 810398a:	3318      	adds	r3, #24
 810398c:	429c      	cmp	r4, r3
 810398e:	d01f      	beq.n	81039d0 <HAL_DMA_Abort+0xc0>
 8103990:	3318      	adds	r3, #24
 8103992:	429c      	cmp	r4, r3
 8103994:	d01c      	beq.n	81039d0 <HAL_DMA_Abort+0xc0>
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8103996:	6823      	ldr	r3, [r4, #0]
 8103998:	f023 030e 	bic.w	r3, r3, #14
 810399c:	6023      	str	r3, [r4, #0]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 810399e:	4b91      	ldr	r3, [pc, #580]	@ (8103be4 <HAL_DMA_Abort+0x2d4>)
 81039a0:	429c      	cmp	r4, r3
 81039a2:	d01f      	beq.n	81039e4 <HAL_DMA_Abort+0xd4>
 81039a4:	3314      	adds	r3, #20
 81039a6:	429c      	cmp	r4, r3
 81039a8:	d01c      	beq.n	81039e4 <HAL_DMA_Abort+0xd4>
 81039aa:	3314      	adds	r3, #20
 81039ac:	429c      	cmp	r4, r3
 81039ae:	d019      	beq.n	81039e4 <HAL_DMA_Abort+0xd4>
 81039b0:	3314      	adds	r3, #20
 81039b2:	429c      	cmp	r4, r3
 81039b4:	d016      	beq.n	81039e4 <HAL_DMA_Abort+0xd4>
 81039b6:	3314      	adds	r3, #20
 81039b8:	429c      	cmp	r4, r3
 81039ba:	d013      	beq.n	81039e4 <HAL_DMA_Abort+0xd4>
 81039bc:	3314      	adds	r3, #20
 81039be:	429c      	cmp	r4, r3
 81039c0:	d010      	beq.n	81039e4 <HAL_DMA_Abort+0xd4>
 81039c2:	3314      	adds	r3, #20
 81039c4:	429c      	cmp	r4, r3
 81039c6:	d00d      	beq.n	81039e4 <HAL_DMA_Abort+0xd4>
 81039c8:	3314      	adds	r3, #20
 81039ca:	429c      	cmp	r4, r3
 81039cc:	d112      	bne.n	81039f4 <HAL_DMA_Abort+0xe4>
 81039ce:	e009      	b.n	81039e4 <HAL_DMA_Abort+0xd4>
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 81039d0:	6823      	ldr	r3, [r4, #0]
 81039d2:	f023 031e 	bic.w	r3, r3, #30
 81039d6:	6023      	str	r3, [r4, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 81039d8:	6963      	ldr	r3, [r4, #20]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 81039da:	42b4      	cmp	r4, r6
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 81039dc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 81039e0:	6163      	str	r3, [r4, #20]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 81039e2:	d176      	bne.n	8103ad2 <HAL_DMA_Abort+0x1c2>
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 81039e4:	6e2a      	ldr	r2, [r5, #96]	@ 0x60
 81039e6:	6813      	ldr	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 81039e8:	42b4      	cmp	r4, r6
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 81039ea:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 81039ee:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 81039f0:	f040 80ab 	bne.w	8103b4a <HAL_DMA_Abort+0x23a>
 81039f4:	6823      	ldr	r3, [r4, #0]
 81039f6:	f023 0301 	bic.w	r3, r3, #1
 81039fa:	6023      	str	r3, [r4, #0]
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 81039fc:	6823      	ldr	r3, [r4, #0]
 81039fe:	07db      	lsls	r3, r3, #31
 8103a00:	f100 80cd 	bmi.w	8103b9e <HAL_DMA_Abort+0x28e>
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8103a04:	682b      	ldr	r3, [r5, #0]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8103a06:	6dea      	ldr	r2, [r5, #92]	@ 0x5c
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8103a08:	6da8      	ldr	r0, [r5, #88]	@ 0x58
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8103a0a:	42b3      	cmp	r3, r6
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8103a0c:	f002 021f 	and.w	r2, r2, #31
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8103a10:	f000 80d1 	beq.w	8103bb6 <HAL_DMA_Abort+0x2a6>
 8103a14:	4972      	ldr	r1, [pc, #456]	@ (8103be0 <HAL_DMA_Abort+0x2d0>)
 8103a16:	428b      	cmp	r3, r1
 8103a18:	f000 80cd 	beq.w	8103bb6 <HAL_DMA_Abort+0x2a6>
 8103a1c:	3118      	adds	r1, #24
 8103a1e:	428b      	cmp	r3, r1
 8103a20:	f000 80c9 	beq.w	8103bb6 <HAL_DMA_Abort+0x2a6>
 8103a24:	3118      	adds	r1, #24
 8103a26:	428b      	cmp	r3, r1
 8103a28:	f000 80c5 	beq.w	8103bb6 <HAL_DMA_Abort+0x2a6>
 8103a2c:	3118      	adds	r1, #24
 8103a2e:	428b      	cmp	r3, r1
 8103a30:	f000 80c1 	beq.w	8103bb6 <HAL_DMA_Abort+0x2a6>
 8103a34:	3118      	adds	r1, #24
 8103a36:	428b      	cmp	r3, r1
 8103a38:	f000 80bd 	beq.w	8103bb6 <HAL_DMA_Abort+0x2a6>
 8103a3c:	3118      	adds	r1, #24
 8103a3e:	428b      	cmp	r3, r1
 8103a40:	f000 80b9 	beq.w	8103bb6 <HAL_DMA_Abort+0x2a6>
 8103a44:	3118      	adds	r1, #24
 8103a46:	428b      	cmp	r3, r1
 8103a48:	f000 80b5 	beq.w	8103bb6 <HAL_DMA_Abort+0x2a6>
 8103a4c:	f501 7156 	add.w	r1, r1, #856	@ 0x358
 8103a50:	428b      	cmp	r3, r1
 8103a52:	f000 80b0 	beq.w	8103bb6 <HAL_DMA_Abort+0x2a6>
 8103a56:	3118      	adds	r1, #24
 8103a58:	428b      	cmp	r3, r1
 8103a5a:	f000 80ac 	beq.w	8103bb6 <HAL_DMA_Abort+0x2a6>
 8103a5e:	3118      	adds	r1, #24
 8103a60:	428b      	cmp	r3, r1
 8103a62:	f000 80a8 	beq.w	8103bb6 <HAL_DMA_Abort+0x2a6>
 8103a66:	3118      	adds	r1, #24
 8103a68:	428b      	cmp	r3, r1
 8103a6a:	f000 80a4 	beq.w	8103bb6 <HAL_DMA_Abort+0x2a6>
 8103a6e:	3118      	adds	r1, #24
 8103a70:	428b      	cmp	r3, r1
 8103a72:	f000 80a0 	beq.w	8103bb6 <HAL_DMA_Abort+0x2a6>
 8103a76:	3118      	adds	r1, #24
 8103a78:	428b      	cmp	r3, r1
 8103a7a:	f000 809c 	beq.w	8103bb6 <HAL_DMA_Abort+0x2a6>
 8103a7e:	3118      	adds	r1, #24
 8103a80:	428b      	cmp	r3, r1
 8103a82:	f000 8098 	beq.w	8103bb6 <HAL_DMA_Abort+0x2a6>
 8103a86:	3118      	adds	r1, #24
 8103a88:	428b      	cmp	r3, r1
 8103a8a:	f000 8094 	beq.w	8103bb6 <HAL_DMA_Abort+0x2a6>
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8103a8e:	2101      	movs	r1, #1
 8103a90:	fa01 f202 	lsl.w	r2, r1, r2
 8103a94:	6042      	str	r2, [r0, #4]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8103a96:	4a53      	ldr	r2, [pc, #332]	@ (8103be4 <HAL_DMA_Abort+0x2d4>)
 8103a98:	4293      	cmp	r3, r2
 8103a9a:	f000 8092 	beq.w	8103bc2 <HAL_DMA_Abort+0x2b2>
 8103a9e:	3214      	adds	r2, #20
 8103aa0:	4293      	cmp	r3, r2
 8103aa2:	f000 808e 	beq.w	8103bc2 <HAL_DMA_Abort+0x2b2>
 8103aa6:	3214      	adds	r2, #20
 8103aa8:	4293      	cmp	r3, r2
 8103aaa:	f000 808a 	beq.w	8103bc2 <HAL_DMA_Abort+0x2b2>
 8103aae:	3214      	adds	r2, #20
 8103ab0:	4293      	cmp	r3, r2
 8103ab2:	f000 8086 	beq.w	8103bc2 <HAL_DMA_Abort+0x2b2>
 8103ab6:	3214      	adds	r2, #20
 8103ab8:	4293      	cmp	r3, r2
 8103aba:	f000 8082 	beq.w	8103bc2 <HAL_DMA_Abort+0x2b2>
 8103abe:	3214      	adds	r2, #20
 8103ac0:	4293      	cmp	r3, r2
 8103ac2:	d07e      	beq.n	8103bc2 <HAL_DMA_Abort+0x2b2>
 8103ac4:	3214      	adds	r2, #20
 8103ac6:	4293      	cmp	r3, r2
 8103ac8:	d07b      	beq.n	8103bc2 <HAL_DMA_Abort+0x2b2>
 8103aca:	3214      	adds	r2, #20
 8103acc:	4293      	cmp	r3, r2
 8103ace:	d17e      	bne.n	8103bce <HAL_DMA_Abort+0x2be>
 8103ad0:	e077      	b.n	8103bc2 <HAL_DMA_Abort+0x2b2>
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8103ad2:	4b43      	ldr	r3, [pc, #268]	@ (8103be0 <HAL_DMA_Abort+0x2d0>)
 8103ad4:	429c      	cmp	r4, r3
 8103ad6:	d085      	beq.n	81039e4 <HAL_DMA_Abort+0xd4>
 8103ad8:	3318      	adds	r3, #24
 8103ada:	429c      	cmp	r4, r3
 8103adc:	d082      	beq.n	81039e4 <HAL_DMA_Abort+0xd4>
 8103ade:	3318      	adds	r3, #24
 8103ae0:	429c      	cmp	r4, r3
 8103ae2:	f43f af7f 	beq.w	81039e4 <HAL_DMA_Abort+0xd4>
 8103ae6:	3318      	adds	r3, #24
 8103ae8:	429c      	cmp	r4, r3
 8103aea:	f43f af7b 	beq.w	81039e4 <HAL_DMA_Abort+0xd4>
 8103aee:	3318      	adds	r3, #24
 8103af0:	429c      	cmp	r4, r3
 8103af2:	f43f af77 	beq.w	81039e4 <HAL_DMA_Abort+0xd4>
 8103af6:	3318      	adds	r3, #24
 8103af8:	429c      	cmp	r4, r3
 8103afa:	f43f af73 	beq.w	81039e4 <HAL_DMA_Abort+0xd4>
 8103afe:	3318      	adds	r3, #24
 8103b00:	429c      	cmp	r4, r3
 8103b02:	f43f af6f 	beq.w	81039e4 <HAL_DMA_Abort+0xd4>
 8103b06:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8103b0a:	429c      	cmp	r4, r3
 8103b0c:	f43f af6a 	beq.w	81039e4 <HAL_DMA_Abort+0xd4>
 8103b10:	3318      	adds	r3, #24
 8103b12:	429c      	cmp	r4, r3
 8103b14:	f43f af66 	beq.w	81039e4 <HAL_DMA_Abort+0xd4>
 8103b18:	3318      	adds	r3, #24
 8103b1a:	429c      	cmp	r4, r3
 8103b1c:	f43f af62 	beq.w	81039e4 <HAL_DMA_Abort+0xd4>
 8103b20:	3318      	adds	r3, #24
 8103b22:	429c      	cmp	r4, r3
 8103b24:	f43f af5e 	beq.w	81039e4 <HAL_DMA_Abort+0xd4>
 8103b28:	3318      	adds	r3, #24
 8103b2a:	429c      	cmp	r4, r3
 8103b2c:	f43f af5a 	beq.w	81039e4 <HAL_DMA_Abort+0xd4>
 8103b30:	3318      	adds	r3, #24
 8103b32:	429c      	cmp	r4, r3
 8103b34:	f43f af56 	beq.w	81039e4 <HAL_DMA_Abort+0xd4>
 8103b38:	3318      	adds	r3, #24
 8103b3a:	429c      	cmp	r4, r3
 8103b3c:	f43f af52 	beq.w	81039e4 <HAL_DMA_Abort+0xd4>
 8103b40:	3318      	adds	r3, #24
 8103b42:	429c      	cmp	r4, r3
 8103b44:	f43f af4e 	beq.w	81039e4 <HAL_DMA_Abort+0xd4>
 8103b48:	e729      	b.n	810399e <HAL_DMA_Abort+0x8e>
    __HAL_DMA_DISABLE(hdma);
 8103b4a:	4b25      	ldr	r3, [pc, #148]	@ (8103be0 <HAL_DMA_Abort+0x2d0>)
 8103b4c:	429c      	cmp	r4, r3
 8103b4e:	f43f af51 	beq.w	81039f4 <HAL_DMA_Abort+0xe4>
 8103b52:	3318      	adds	r3, #24
 8103b54:	429c      	cmp	r4, r3
 8103b56:	f43f af4d 	beq.w	81039f4 <HAL_DMA_Abort+0xe4>
 8103b5a:	3318      	adds	r3, #24
 8103b5c:	429c      	cmp	r4, r3
 8103b5e:	f43f af49 	beq.w	81039f4 <HAL_DMA_Abort+0xe4>
 8103b62:	3318      	adds	r3, #24
 8103b64:	429c      	cmp	r4, r3
 8103b66:	f43f af45 	beq.w	81039f4 <HAL_DMA_Abort+0xe4>
 8103b6a:	3318      	adds	r3, #24
 8103b6c:	429c      	cmp	r4, r3
 8103b6e:	f43f af41 	beq.w	81039f4 <HAL_DMA_Abort+0xe4>
 8103b72:	3318      	adds	r3, #24
 8103b74:	429c      	cmp	r4, r3
 8103b76:	f43f af3d 	beq.w	81039f4 <HAL_DMA_Abort+0xe4>
 8103b7a:	3318      	adds	r3, #24
 8103b7c:	429c      	cmp	r4, r3
 8103b7e:	f43f af39 	beq.w	81039f4 <HAL_DMA_Abort+0xe4>
 8103b82:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8103b86:	429c      	cmp	r4, r3
 8103b88:	f43f af34 	beq.w	81039f4 <HAL_DMA_Abort+0xe4>
 8103b8c:	3318      	adds	r3, #24
 8103b8e:	429c      	cmp	r4, r3
 8103b90:	f43f af30 	beq.w	81039f4 <HAL_DMA_Abort+0xe4>
 8103b94:	3318      	adds	r3, #24
 8103b96:	429c      	cmp	r4, r3
 8103b98:	f43f af2c 	beq.w	81039f4 <HAL_DMA_Abort+0xe4>
 8103b9c:	e72a      	b.n	81039f4 <HAL_DMA_Abort+0xe4>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8103b9e:	f7fe fd75 	bl	810268c <HAL_GetTick>
 8103ba2:	1bc0      	subs	r0, r0, r7
 8103ba4:	2805      	cmp	r0, #5
 8103ba6:	f67f af29 	bls.w	81039fc <HAL_DMA_Abort+0xec>
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8103baa:	2320      	movs	r3, #32
 8103bac:	656b      	str	r3, [r5, #84]	@ 0x54
        hdma->State = HAL_DMA_STATE_ERROR;
 8103bae:	2303      	movs	r3, #3
 8103bb0:	f885 3035 	strb.w	r3, [r5, #53]	@ 0x35
        __HAL_UNLOCK(hdma);
 8103bb4:	e6b8      	b.n	8103928 <HAL_DMA_Abort+0x18>
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8103bb6:	213f      	movs	r1, #63	@ 0x3f
 8103bb8:	fa01 f202 	lsl.w	r2, r1, r2
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8103bbc:	42b3      	cmp	r3, r6
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8103bbe:	6082      	str	r2, [r0, #8]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8103bc0:	d112      	bne.n	8103be8 <HAL_DMA_Abort+0x2d8>
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8103bc2:	e9d5 3219 	ldrd	r3, r2, [r5, #100]	@ 0x64
 8103bc6:	605a      	str	r2, [r3, #4]
      if(hdma->DMAmuxRequestGen != 0U)
 8103bc8:	6eeb      	ldr	r3, [r5, #108]	@ 0x6c
 8103bca:	2b00      	cmp	r3, #0
 8103bcc:	d13b      	bne.n	8103c46 <HAL_DMA_Abort+0x336>
    hdma->State = HAL_DMA_STATE_READY;
 8103bce:	2301      	movs	r3, #1
    __HAL_UNLOCK(hdma);
 8103bd0:	2000      	movs	r0, #0
    hdma->State = HAL_DMA_STATE_READY;
 8103bd2:	f885 3035 	strb.w	r3, [r5, #53]	@ 0x35
    __HAL_UNLOCK(hdma);
 8103bd6:	f885 0034 	strb.w	r0, [r5, #52]	@ 0x34
  return HAL_OK;
 8103bda:	e6a9      	b.n	8103930 <HAL_DMA_Abort+0x20>
 8103bdc:	40020010 	.word	0x40020010
 8103be0:	40020028 	.word	0x40020028
 8103be4:	58025408 	.word	0x58025408
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8103be8:	4a1b      	ldr	r2, [pc, #108]	@ (8103c58 <HAL_DMA_Abort+0x348>)
 8103bea:	4293      	cmp	r3, r2
 8103bec:	d0e9      	beq.n	8103bc2 <HAL_DMA_Abort+0x2b2>
 8103bee:	3218      	adds	r2, #24
 8103bf0:	4293      	cmp	r3, r2
 8103bf2:	d0e6      	beq.n	8103bc2 <HAL_DMA_Abort+0x2b2>
 8103bf4:	3218      	adds	r2, #24
 8103bf6:	4293      	cmp	r3, r2
 8103bf8:	d0e3      	beq.n	8103bc2 <HAL_DMA_Abort+0x2b2>
 8103bfa:	3218      	adds	r2, #24
 8103bfc:	4293      	cmp	r3, r2
 8103bfe:	d0e0      	beq.n	8103bc2 <HAL_DMA_Abort+0x2b2>
 8103c00:	3218      	adds	r2, #24
 8103c02:	4293      	cmp	r3, r2
 8103c04:	d0dd      	beq.n	8103bc2 <HAL_DMA_Abort+0x2b2>
 8103c06:	3218      	adds	r2, #24
 8103c08:	4293      	cmp	r3, r2
 8103c0a:	d0da      	beq.n	8103bc2 <HAL_DMA_Abort+0x2b2>
 8103c0c:	3218      	adds	r2, #24
 8103c0e:	4293      	cmp	r3, r2
 8103c10:	d0d7      	beq.n	8103bc2 <HAL_DMA_Abort+0x2b2>
 8103c12:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 8103c16:	4293      	cmp	r3, r2
 8103c18:	d0d3      	beq.n	8103bc2 <HAL_DMA_Abort+0x2b2>
 8103c1a:	3218      	adds	r2, #24
 8103c1c:	4293      	cmp	r3, r2
 8103c1e:	d0d0      	beq.n	8103bc2 <HAL_DMA_Abort+0x2b2>
 8103c20:	3218      	adds	r2, #24
 8103c22:	4293      	cmp	r3, r2
 8103c24:	d0cd      	beq.n	8103bc2 <HAL_DMA_Abort+0x2b2>
 8103c26:	3218      	adds	r2, #24
 8103c28:	4293      	cmp	r3, r2
 8103c2a:	d0ca      	beq.n	8103bc2 <HAL_DMA_Abort+0x2b2>
 8103c2c:	3218      	adds	r2, #24
 8103c2e:	4293      	cmp	r3, r2
 8103c30:	d0c7      	beq.n	8103bc2 <HAL_DMA_Abort+0x2b2>
 8103c32:	3218      	adds	r2, #24
 8103c34:	4293      	cmp	r3, r2
 8103c36:	d0c4      	beq.n	8103bc2 <HAL_DMA_Abort+0x2b2>
 8103c38:	3218      	adds	r2, #24
 8103c3a:	4293      	cmp	r3, r2
 8103c3c:	d0c1      	beq.n	8103bc2 <HAL_DMA_Abort+0x2b2>
 8103c3e:	3218      	adds	r2, #24
 8103c40:	4293      	cmp	r3, r2
 8103c42:	d0be      	beq.n	8103bc2 <HAL_DMA_Abort+0x2b2>
 8103c44:	e727      	b.n	8103a96 <HAL_DMA_Abort+0x186>
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8103c46:	681a      	ldr	r2, [r3, #0]
 8103c48:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8103c4c:	601a      	str	r2, [r3, #0]
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8103c4e:	e9d5 321c 	ldrd	r3, r2, [r5, #112]	@ 0x70
 8103c52:	605a      	str	r2, [r3, #4]
 8103c54:	e7bb      	b.n	8103bce <HAL_DMA_Abort+0x2be>
 8103c56:	bf00      	nop
 8103c58:	40020028 	.word	0x40020028

08103c5c <HAL_DMA_Abort_IT>:
{
 8103c5c:	b508      	push	{r3, lr}
  if(hdma == NULL)
 8103c5e:	b128      	cbz	r0, 8103c6c <HAL_DMA_Abort_IT+0x10>
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8103c60:	f890 3035 	ldrb.w	r3, [r0, #53]	@ 0x35
 8103c64:	2b02      	cmp	r3, #2
 8103c66:	d003      	beq.n	8103c70 <HAL_DMA_Abort_IT+0x14>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8103c68:	2380      	movs	r3, #128	@ 0x80
 8103c6a:	6543      	str	r3, [r0, #84]	@ 0x54
    return HAL_ERROR;
 8103c6c:	2001      	movs	r0, #1
 8103c6e:	e05d      	b.n	8103d2c <HAL_DMA_Abort_IT+0xd0>
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8103c70:	6803      	ldr	r3, [r0, #0]
 8103c72:	4a3f      	ldr	r2, [pc, #252]	@ (8103d70 <HAL_DMA_Abort_IT+0x114>)
 8103c74:	4293      	cmp	r3, r2
 8103c76:	d051      	beq.n	8103d1c <HAL_DMA_Abort_IT+0xc0>
 8103c78:	3218      	adds	r2, #24
 8103c7a:	4293      	cmp	r3, r2
 8103c7c:	d04e      	beq.n	8103d1c <HAL_DMA_Abort_IT+0xc0>
 8103c7e:	3218      	adds	r2, #24
 8103c80:	4293      	cmp	r3, r2
 8103c82:	d04b      	beq.n	8103d1c <HAL_DMA_Abort_IT+0xc0>
 8103c84:	3218      	adds	r2, #24
 8103c86:	4293      	cmp	r3, r2
 8103c88:	d048      	beq.n	8103d1c <HAL_DMA_Abort_IT+0xc0>
 8103c8a:	3218      	adds	r2, #24
 8103c8c:	4293      	cmp	r3, r2
 8103c8e:	d045      	beq.n	8103d1c <HAL_DMA_Abort_IT+0xc0>
 8103c90:	3218      	adds	r2, #24
 8103c92:	4293      	cmp	r3, r2
 8103c94:	d042      	beq.n	8103d1c <HAL_DMA_Abort_IT+0xc0>
 8103c96:	3218      	adds	r2, #24
 8103c98:	4293      	cmp	r3, r2
 8103c9a:	d03f      	beq.n	8103d1c <HAL_DMA_Abort_IT+0xc0>
 8103c9c:	3218      	adds	r2, #24
 8103c9e:	4293      	cmp	r3, r2
 8103ca0:	d03c      	beq.n	8103d1c <HAL_DMA_Abort_IT+0xc0>
 8103ca2:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 8103ca6:	4293      	cmp	r3, r2
 8103ca8:	d038      	beq.n	8103d1c <HAL_DMA_Abort_IT+0xc0>
 8103caa:	3218      	adds	r2, #24
 8103cac:	4293      	cmp	r3, r2
 8103cae:	d035      	beq.n	8103d1c <HAL_DMA_Abort_IT+0xc0>
 8103cb0:	3218      	adds	r2, #24
 8103cb2:	4293      	cmp	r3, r2
 8103cb4:	d032      	beq.n	8103d1c <HAL_DMA_Abort_IT+0xc0>
 8103cb6:	3218      	adds	r2, #24
 8103cb8:	4293      	cmp	r3, r2
 8103cba:	d02f      	beq.n	8103d1c <HAL_DMA_Abort_IT+0xc0>
 8103cbc:	3218      	adds	r2, #24
 8103cbe:	4293      	cmp	r3, r2
 8103cc0:	d02c      	beq.n	8103d1c <HAL_DMA_Abort_IT+0xc0>
 8103cc2:	3218      	adds	r2, #24
 8103cc4:	4293      	cmp	r3, r2
 8103cc6:	d029      	beq.n	8103d1c <HAL_DMA_Abort_IT+0xc0>
 8103cc8:	3218      	adds	r2, #24
 8103cca:	4293      	cmp	r3, r2
 8103ccc:	d026      	beq.n	8103d1c <HAL_DMA_Abort_IT+0xc0>
 8103cce:	3218      	adds	r2, #24
 8103cd0:	4293      	cmp	r3, r2
 8103cd2:	d023      	beq.n	8103d1c <HAL_DMA_Abort_IT+0xc0>
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8103cd4:	681a      	ldr	r2, [r3, #0]
 8103cd6:	f022 020e 	bic.w	r2, r2, #14
 8103cda:	601a      	str	r2, [r3, #0]
      __HAL_DMA_DISABLE(hdma);
 8103cdc:	681a      	ldr	r2, [r3, #0]
 8103cde:	f022 0201 	bic.w	r2, r2, #1
 8103ce2:	601a      	str	r2, [r3, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8103ce4:	4a23      	ldr	r2, [pc, #140]	@ (8103d74 <HAL_DMA_Abort_IT+0x118>)
 8103ce6:	4293      	cmp	r3, r2
 8103ce8:	d121      	bne.n	8103d2e <HAL_DMA_Abort_IT+0xd2>
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8103cea:	6e02      	ldr	r2, [r0, #96]	@ 0x60
 8103cec:	6813      	ldr	r3, [r2, #0]
 8103cee:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8103cf2:	6013      	str	r3, [r2, #0]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8103cf4:	e9d0 1316 	ldrd	r1, r3, [r0, #88]	@ 0x58
 8103cf8:	f003 021f 	and.w	r2, r3, #31
 8103cfc:	2301      	movs	r3, #1
 8103cfe:	4093      	lsls	r3, r2
 8103d00:	604b      	str	r3, [r1, #4]
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8103d02:	e9d0 3219 	ldrd	r3, r2, [r0, #100]	@ 0x64
 8103d06:	605a      	str	r2, [r3, #4]
        if(hdma->DMAmuxRequestGen != 0U)
 8103d08:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 8103d0a:	b32b      	cbz	r3, 8103d58 <HAL_DMA_Abort_IT+0xfc>
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8103d0c:	681a      	ldr	r2, [r3, #0]
 8103d0e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8103d12:	601a      	str	r2, [r3, #0]
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8103d14:	e9d0 321c 	ldrd	r3, r2, [r0, #112]	@ 0x70
 8103d18:	605a      	str	r2, [r3, #4]
 8103d1a:	e01d      	b.n	8103d58 <HAL_DMA_Abort_IT+0xfc>
      hdma->State = HAL_DMA_STATE_ABORT;
 8103d1c:	2204      	movs	r2, #4
 8103d1e:	f880 2035 	strb.w	r2, [r0, #53]	@ 0x35
      __HAL_DMA_DISABLE(hdma);
 8103d22:	681a      	ldr	r2, [r3, #0]
 8103d24:	f022 0201 	bic.w	r2, r2, #1
 8103d28:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8103d2a:	2000      	movs	r0, #0
}
 8103d2c:	bd08      	pop	{r3, pc}
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8103d2e:	4a12      	ldr	r2, [pc, #72]	@ (8103d78 <HAL_DMA_Abort_IT+0x11c>)
 8103d30:	4293      	cmp	r3, r2
 8103d32:	d0da      	beq.n	8103cea <HAL_DMA_Abort_IT+0x8e>
 8103d34:	3214      	adds	r2, #20
 8103d36:	4293      	cmp	r3, r2
 8103d38:	d0d7      	beq.n	8103cea <HAL_DMA_Abort_IT+0x8e>
 8103d3a:	3214      	adds	r2, #20
 8103d3c:	4293      	cmp	r3, r2
 8103d3e:	d0d4      	beq.n	8103cea <HAL_DMA_Abort_IT+0x8e>
 8103d40:	3214      	adds	r2, #20
 8103d42:	4293      	cmp	r3, r2
 8103d44:	d0d1      	beq.n	8103cea <HAL_DMA_Abort_IT+0x8e>
 8103d46:	3214      	adds	r2, #20
 8103d48:	4293      	cmp	r3, r2
 8103d4a:	d0ce      	beq.n	8103cea <HAL_DMA_Abort_IT+0x8e>
 8103d4c:	3214      	adds	r2, #20
 8103d4e:	4293      	cmp	r3, r2
 8103d50:	d0cb      	beq.n	8103cea <HAL_DMA_Abort_IT+0x8e>
 8103d52:	3214      	adds	r2, #20
 8103d54:	4293      	cmp	r3, r2
 8103d56:	d0c8      	beq.n	8103cea <HAL_DMA_Abort_IT+0x8e>
      hdma->State = HAL_DMA_STATE_READY;
 8103d58:	2301      	movs	r3, #1
 8103d5a:	f880 3035 	strb.w	r3, [r0, #53]	@ 0x35
      __HAL_UNLOCK(hdma);
 8103d5e:	2300      	movs	r3, #0
 8103d60:	f880 3034 	strb.w	r3, [r0, #52]	@ 0x34
      if(hdma->XferAbortCallback != NULL)
 8103d64:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 8103d66:	2b00      	cmp	r3, #0
 8103d68:	d0df      	beq.n	8103d2a <HAL_DMA_Abort_IT+0xce>
        hdma->XferAbortCallback(hdma);
 8103d6a:	4798      	blx	r3
 8103d6c:	e7dd      	b.n	8103d2a <HAL_DMA_Abort_IT+0xce>
 8103d6e:	bf00      	nop
 8103d70:	40020010 	.word	0x40020010
 8103d74:	58025408 	.word	0x58025408
 8103d78:	5802541c 	.word	0x5802541c

08103d7c <HAL_DMA_IRQHandler>:
{
 8103d7c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  __IO uint32_t count = 0U;
 8103d80:	2300      	movs	r3, #0
 8103d82:	9301      	str	r3, [sp, #4]
  uint32_t timeout = SystemCoreClock / 9600U;
 8103d84:	4b29      	ldr	r3, [pc, #164]	@ (8103e2c <HAL_DMA_IRQHandler+0xb0>)
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8103d86:	4e2a      	ldr	r6, [pc, #168]	@ (8103e30 <HAL_DMA_IRQHandler+0xb4>)
  uint32_t timeout = SystemCoreClock / 9600U;
 8103d88:	681f      	ldr	r7, [r3, #0]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8103d8a:	6803      	ldr	r3, [r0, #0]
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8103d8c:	6d85      	ldr	r5, [r0, #88]	@ 0x58
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8103d8e:	42b3      	cmp	r3, r6
  tmpisr_dma  = regs_dma->ISR;
 8103d90:	f8d5 8000 	ldr.w	r8, [r5]
  tmpisr_bdma = regs_bdma->ISR;
 8103d94:	f8d5 c000 	ldr.w	ip, [r5]
{
 8103d98:	4604      	mov	r4, r0
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8103d9a:	d04f      	beq.n	8103e3c <HAL_DMA_IRQHandler+0xc0>
 8103d9c:	4a25      	ldr	r2, [pc, #148]	@ (8103e34 <HAL_DMA_IRQHandler+0xb8>)
 8103d9e:	4293      	cmp	r3, r2
 8103da0:	d04c      	beq.n	8103e3c <HAL_DMA_IRQHandler+0xc0>
 8103da2:	3218      	adds	r2, #24
 8103da4:	4293      	cmp	r3, r2
 8103da6:	d049      	beq.n	8103e3c <HAL_DMA_IRQHandler+0xc0>
 8103da8:	3218      	adds	r2, #24
 8103daa:	4293      	cmp	r3, r2
 8103dac:	d046      	beq.n	8103e3c <HAL_DMA_IRQHandler+0xc0>
 8103dae:	3218      	adds	r2, #24
 8103db0:	4293      	cmp	r3, r2
 8103db2:	d043      	beq.n	8103e3c <HAL_DMA_IRQHandler+0xc0>
 8103db4:	3218      	adds	r2, #24
 8103db6:	4293      	cmp	r3, r2
 8103db8:	d040      	beq.n	8103e3c <HAL_DMA_IRQHandler+0xc0>
 8103dba:	3218      	adds	r2, #24
 8103dbc:	4293      	cmp	r3, r2
 8103dbe:	d03d      	beq.n	8103e3c <HAL_DMA_IRQHandler+0xc0>
 8103dc0:	3218      	adds	r2, #24
 8103dc2:	4293      	cmp	r3, r2
 8103dc4:	d03a      	beq.n	8103e3c <HAL_DMA_IRQHandler+0xc0>
 8103dc6:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 8103dca:	4293      	cmp	r3, r2
 8103dcc:	d036      	beq.n	8103e3c <HAL_DMA_IRQHandler+0xc0>
 8103dce:	3218      	adds	r2, #24
 8103dd0:	4293      	cmp	r3, r2
 8103dd2:	d033      	beq.n	8103e3c <HAL_DMA_IRQHandler+0xc0>
 8103dd4:	3218      	adds	r2, #24
 8103dd6:	4293      	cmp	r3, r2
 8103dd8:	d030      	beq.n	8103e3c <HAL_DMA_IRQHandler+0xc0>
 8103dda:	3218      	adds	r2, #24
 8103ddc:	4293      	cmp	r3, r2
 8103dde:	d02d      	beq.n	8103e3c <HAL_DMA_IRQHandler+0xc0>
 8103de0:	3218      	adds	r2, #24
 8103de2:	4293      	cmp	r3, r2
 8103de4:	d02a      	beq.n	8103e3c <HAL_DMA_IRQHandler+0xc0>
 8103de6:	3218      	adds	r2, #24
 8103de8:	4293      	cmp	r3, r2
 8103dea:	d027      	beq.n	8103e3c <HAL_DMA_IRQHandler+0xc0>
 8103dec:	3218      	adds	r2, #24
 8103dee:	4293      	cmp	r3, r2
 8103df0:	d024      	beq.n	8103e3c <HAL_DMA_IRQHandler+0xc0>
 8103df2:	3218      	adds	r2, #24
 8103df4:	4293      	cmp	r3, r2
 8103df6:	d021      	beq.n	8103e3c <HAL_DMA_IRQHandler+0xc0>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8103df8:	4a0f      	ldr	r2, [pc, #60]	@ (8103e38 <HAL_DMA_IRQHandler+0xbc>)
 8103dfa:	4293      	cmp	r3, r2
 8103dfc:	f040 8208 	bne.w	8104210 <HAL_DMA_IRQHandler+0x494>
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8103e00:	6de1      	ldr	r1, [r4, #92]	@ 0x5c
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8103e02:	681a      	ldr	r2, [r3, #0]
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8103e04:	f001 011f 	and.w	r1, r1, #31
 8103e08:	2004      	movs	r0, #4
 8103e0a:	4088      	lsls	r0, r1
 8103e0c:	ea10 0f0c 	tst.w	r0, ip
 8103e10:	f000 8225 	beq.w	810425e <HAL_DMA_IRQHandler+0x4e2>
 8103e14:	0756      	lsls	r6, r2, #29
 8103e16:	f140 8222 	bpl.w	810425e <HAL_DMA_IRQHandler+0x4e2>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8103e1a:	0411      	lsls	r1, r2, #16
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8103e1c:	6068      	str	r0, [r5, #4]
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8103e1e:	f140 8216 	bpl.w	810424e <HAL_DMA_IRQHandler+0x4d2>
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8103e22:	03d3      	lsls	r3, r2, #15
 8103e24:	f100 8219 	bmi.w	810425a <HAL_DMA_IRQHandler+0x4de>
          if(hdma->XferM1HalfCpltCallback != NULL)
 8103e28:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8103e2a:	e17e      	b.n	810412a <HAL_DMA_IRQHandler+0x3ae>
 8103e2c:	10000054 	.word	0x10000054
 8103e30:	40020010 	.word	0x40020010
 8103e34:	40020028 	.word	0x40020028
 8103e38:	58025408 	.word	0x58025408
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8103e3c:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8103e3e:	2008      	movs	r0, #8
 8103e40:	f002 021f 	and.w	r2, r2, #31
 8103e44:	4090      	lsls	r0, r2
 8103e46:	ea10 0f08 	tst.w	r0, r8
 8103e4a:	d03d      	beq.n	8103ec8 <HAL_DMA_IRQHandler+0x14c>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8103e4c:	42b3      	cmp	r3, r6
 8103e4e:	d02e      	beq.n	8103eae <HAL_DMA_IRQHandler+0x132>
 8103e50:	4984      	ldr	r1, [pc, #528]	@ (8104064 <HAL_DMA_IRQHandler+0x2e8>)
 8103e52:	428b      	cmp	r3, r1
 8103e54:	d02b      	beq.n	8103eae <HAL_DMA_IRQHandler+0x132>
 8103e56:	3118      	adds	r1, #24
 8103e58:	428b      	cmp	r3, r1
 8103e5a:	d028      	beq.n	8103eae <HAL_DMA_IRQHandler+0x132>
 8103e5c:	3118      	adds	r1, #24
 8103e5e:	428b      	cmp	r3, r1
 8103e60:	d025      	beq.n	8103eae <HAL_DMA_IRQHandler+0x132>
 8103e62:	3118      	adds	r1, #24
 8103e64:	428b      	cmp	r3, r1
 8103e66:	d022      	beq.n	8103eae <HAL_DMA_IRQHandler+0x132>
 8103e68:	3118      	adds	r1, #24
 8103e6a:	428b      	cmp	r3, r1
 8103e6c:	d01f      	beq.n	8103eae <HAL_DMA_IRQHandler+0x132>
 8103e6e:	3118      	adds	r1, #24
 8103e70:	428b      	cmp	r3, r1
 8103e72:	d01c      	beq.n	8103eae <HAL_DMA_IRQHandler+0x132>
 8103e74:	3118      	adds	r1, #24
 8103e76:	428b      	cmp	r3, r1
 8103e78:	d019      	beq.n	8103eae <HAL_DMA_IRQHandler+0x132>
 8103e7a:	f501 7156 	add.w	r1, r1, #856	@ 0x358
 8103e7e:	428b      	cmp	r3, r1
 8103e80:	d015      	beq.n	8103eae <HAL_DMA_IRQHandler+0x132>
 8103e82:	3118      	adds	r1, #24
 8103e84:	428b      	cmp	r3, r1
 8103e86:	d012      	beq.n	8103eae <HAL_DMA_IRQHandler+0x132>
 8103e88:	3118      	adds	r1, #24
 8103e8a:	428b      	cmp	r3, r1
 8103e8c:	d00f      	beq.n	8103eae <HAL_DMA_IRQHandler+0x132>
 8103e8e:	3118      	adds	r1, #24
 8103e90:	428b      	cmp	r3, r1
 8103e92:	d00c      	beq.n	8103eae <HAL_DMA_IRQHandler+0x132>
 8103e94:	3118      	adds	r1, #24
 8103e96:	428b      	cmp	r3, r1
 8103e98:	d009      	beq.n	8103eae <HAL_DMA_IRQHandler+0x132>
 8103e9a:	3118      	adds	r1, #24
 8103e9c:	428b      	cmp	r3, r1
 8103e9e:	d006      	beq.n	8103eae <HAL_DMA_IRQHandler+0x132>
 8103ea0:	3118      	adds	r1, #24
 8103ea2:	428b      	cmp	r3, r1
 8103ea4:	d003      	beq.n	8103eae <HAL_DMA_IRQHandler+0x132>
 8103ea6:	3118      	adds	r1, #24
 8103ea8:	428b      	cmp	r3, r1
 8103eaa:	f040 80c1 	bne.w	8104030 <HAL_DMA_IRQHandler+0x2b4>
 8103eae:	6819      	ldr	r1, [r3, #0]
 8103eb0:	f3c1 0180 	ubfx	r1, r1, #2, #1
 8103eb4:	b141      	cbz	r1, 8103ec8 <HAL_DMA_IRQHandler+0x14c>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8103eb6:	6819      	ldr	r1, [r3, #0]
 8103eb8:	f021 0104 	bic.w	r1, r1, #4
 8103ebc:	6019      	str	r1, [r3, #0]
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8103ebe:	60a8      	str	r0, [r5, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8103ec0:	6d61      	ldr	r1, [r4, #84]	@ 0x54
 8103ec2:	f041 0101 	orr.w	r1, r1, #1
 8103ec6:	6561      	str	r1, [r4, #84]	@ 0x54
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8103ec8:	fa28 f102 	lsr.w	r1, r8, r2
 8103ecc:	07c8      	lsls	r0, r1, #31
 8103ece:	d534      	bpl.n	8103f3a <HAL_DMA_IRQHandler+0x1be>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8103ed0:	42b3      	cmp	r3, r6
 8103ed2:	d02e      	beq.n	8103f32 <HAL_DMA_IRQHandler+0x1b6>
 8103ed4:	4963      	ldr	r1, [pc, #396]	@ (8104064 <HAL_DMA_IRQHandler+0x2e8>)
 8103ed6:	428b      	cmp	r3, r1
 8103ed8:	d02b      	beq.n	8103f32 <HAL_DMA_IRQHandler+0x1b6>
 8103eda:	3118      	adds	r1, #24
 8103edc:	428b      	cmp	r3, r1
 8103ede:	d028      	beq.n	8103f32 <HAL_DMA_IRQHandler+0x1b6>
 8103ee0:	3118      	adds	r1, #24
 8103ee2:	428b      	cmp	r3, r1
 8103ee4:	d025      	beq.n	8103f32 <HAL_DMA_IRQHandler+0x1b6>
 8103ee6:	3118      	adds	r1, #24
 8103ee8:	428b      	cmp	r3, r1
 8103eea:	d022      	beq.n	8103f32 <HAL_DMA_IRQHandler+0x1b6>
 8103eec:	3118      	adds	r1, #24
 8103eee:	428b      	cmp	r3, r1
 8103ef0:	d01f      	beq.n	8103f32 <HAL_DMA_IRQHandler+0x1b6>
 8103ef2:	3118      	adds	r1, #24
 8103ef4:	428b      	cmp	r3, r1
 8103ef6:	d01c      	beq.n	8103f32 <HAL_DMA_IRQHandler+0x1b6>
 8103ef8:	3118      	adds	r1, #24
 8103efa:	428b      	cmp	r3, r1
 8103efc:	d019      	beq.n	8103f32 <HAL_DMA_IRQHandler+0x1b6>
 8103efe:	f501 7156 	add.w	r1, r1, #856	@ 0x358
 8103f02:	428b      	cmp	r3, r1
 8103f04:	d015      	beq.n	8103f32 <HAL_DMA_IRQHandler+0x1b6>
 8103f06:	3118      	adds	r1, #24
 8103f08:	428b      	cmp	r3, r1
 8103f0a:	d012      	beq.n	8103f32 <HAL_DMA_IRQHandler+0x1b6>
 8103f0c:	3118      	adds	r1, #24
 8103f0e:	428b      	cmp	r3, r1
 8103f10:	d00f      	beq.n	8103f32 <HAL_DMA_IRQHandler+0x1b6>
 8103f12:	3118      	adds	r1, #24
 8103f14:	428b      	cmp	r3, r1
 8103f16:	d00c      	beq.n	8103f32 <HAL_DMA_IRQHandler+0x1b6>
 8103f18:	3118      	adds	r1, #24
 8103f1a:	428b      	cmp	r3, r1
 8103f1c:	d009      	beq.n	8103f32 <HAL_DMA_IRQHandler+0x1b6>
 8103f1e:	3118      	adds	r1, #24
 8103f20:	428b      	cmp	r3, r1
 8103f22:	d006      	beq.n	8103f32 <HAL_DMA_IRQHandler+0x1b6>
 8103f24:	3118      	adds	r1, #24
 8103f26:	428b      	cmp	r3, r1
 8103f28:	d003      	beq.n	8103f32 <HAL_DMA_IRQHandler+0x1b6>
 8103f2a:	3118      	adds	r1, #24
 8103f2c:	428b      	cmp	r3, r1
 8103f2e:	f040 8083 	bne.w	8104038 <HAL_DMA_IRQHandler+0x2bc>
 8103f32:	6959      	ldr	r1, [r3, #20]
 8103f34:	0609      	lsls	r1, r1, #24
 8103f36:	f100 8081 	bmi.w	810403c <HAL_DMA_IRQHandler+0x2c0>
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8103f3a:	2104      	movs	r1, #4
 8103f3c:	4091      	lsls	r1, r2
 8103f3e:	ea11 0f08 	tst.w	r1, r8
 8103f42:	d032      	beq.n	8103faa <HAL_DMA_IRQHandler+0x22e>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8103f44:	42b3      	cmp	r3, r6
 8103f46:	d02d      	beq.n	8103fa4 <HAL_DMA_IRQHandler+0x228>
 8103f48:	4846      	ldr	r0, [pc, #280]	@ (8104064 <HAL_DMA_IRQHandler+0x2e8>)
 8103f4a:	4283      	cmp	r3, r0
 8103f4c:	d02a      	beq.n	8103fa4 <HAL_DMA_IRQHandler+0x228>
 8103f4e:	3018      	adds	r0, #24
 8103f50:	4283      	cmp	r3, r0
 8103f52:	d027      	beq.n	8103fa4 <HAL_DMA_IRQHandler+0x228>
 8103f54:	3018      	adds	r0, #24
 8103f56:	4283      	cmp	r3, r0
 8103f58:	d024      	beq.n	8103fa4 <HAL_DMA_IRQHandler+0x228>
 8103f5a:	3018      	adds	r0, #24
 8103f5c:	4283      	cmp	r3, r0
 8103f5e:	d021      	beq.n	8103fa4 <HAL_DMA_IRQHandler+0x228>
 8103f60:	3018      	adds	r0, #24
 8103f62:	4283      	cmp	r3, r0
 8103f64:	d01e      	beq.n	8103fa4 <HAL_DMA_IRQHandler+0x228>
 8103f66:	3018      	adds	r0, #24
 8103f68:	4283      	cmp	r3, r0
 8103f6a:	d01b      	beq.n	8103fa4 <HAL_DMA_IRQHandler+0x228>
 8103f6c:	3018      	adds	r0, #24
 8103f6e:	4283      	cmp	r3, r0
 8103f70:	d018      	beq.n	8103fa4 <HAL_DMA_IRQHandler+0x228>
 8103f72:	f500 7056 	add.w	r0, r0, #856	@ 0x358
 8103f76:	4283      	cmp	r3, r0
 8103f78:	d014      	beq.n	8103fa4 <HAL_DMA_IRQHandler+0x228>
 8103f7a:	3018      	adds	r0, #24
 8103f7c:	4283      	cmp	r3, r0
 8103f7e:	d011      	beq.n	8103fa4 <HAL_DMA_IRQHandler+0x228>
 8103f80:	3018      	adds	r0, #24
 8103f82:	4283      	cmp	r3, r0
 8103f84:	d00e      	beq.n	8103fa4 <HAL_DMA_IRQHandler+0x228>
 8103f86:	3018      	adds	r0, #24
 8103f88:	4283      	cmp	r3, r0
 8103f8a:	d00b      	beq.n	8103fa4 <HAL_DMA_IRQHandler+0x228>
 8103f8c:	3018      	adds	r0, #24
 8103f8e:	4283      	cmp	r3, r0
 8103f90:	d008      	beq.n	8103fa4 <HAL_DMA_IRQHandler+0x228>
 8103f92:	3018      	adds	r0, #24
 8103f94:	4283      	cmp	r3, r0
 8103f96:	d005      	beq.n	8103fa4 <HAL_DMA_IRQHandler+0x228>
 8103f98:	3018      	adds	r0, #24
 8103f9a:	4283      	cmp	r3, r0
 8103f9c:	d002      	beq.n	8103fa4 <HAL_DMA_IRQHandler+0x228>
 8103f9e:	3018      	adds	r0, #24
 8103fa0:	4283      	cmp	r3, r0
 8103fa2:	d153      	bne.n	810404c <HAL_DMA_IRQHandler+0x2d0>
 8103fa4:	6818      	ldr	r0, [r3, #0]
 8103fa6:	0780      	lsls	r0, r0, #30
 8103fa8:	d452      	bmi.n	8104050 <HAL_DMA_IRQHandler+0x2d4>
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8103faa:	2110      	movs	r1, #16
 8103fac:	4091      	lsls	r1, r2
 8103fae:	ea11 0f08 	tst.w	r1, r8
 8103fb2:	d05d      	beq.n	8104070 <HAL_DMA_IRQHandler+0x2f4>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8103fb4:	42b3      	cmp	r3, r6
 8103fb6:	d02d      	beq.n	8104014 <HAL_DMA_IRQHandler+0x298>
 8103fb8:	4a2a      	ldr	r2, [pc, #168]	@ (8104064 <HAL_DMA_IRQHandler+0x2e8>)
 8103fba:	4293      	cmp	r3, r2
 8103fbc:	d02a      	beq.n	8104014 <HAL_DMA_IRQHandler+0x298>
 8103fbe:	3218      	adds	r2, #24
 8103fc0:	4293      	cmp	r3, r2
 8103fc2:	d027      	beq.n	8104014 <HAL_DMA_IRQHandler+0x298>
 8103fc4:	3218      	adds	r2, #24
 8103fc6:	4293      	cmp	r3, r2
 8103fc8:	d024      	beq.n	8104014 <HAL_DMA_IRQHandler+0x298>
 8103fca:	3218      	adds	r2, #24
 8103fcc:	4293      	cmp	r3, r2
 8103fce:	d021      	beq.n	8104014 <HAL_DMA_IRQHandler+0x298>
 8103fd0:	3218      	adds	r2, #24
 8103fd2:	4293      	cmp	r3, r2
 8103fd4:	d01e      	beq.n	8104014 <HAL_DMA_IRQHandler+0x298>
 8103fd6:	3218      	adds	r2, #24
 8103fd8:	4293      	cmp	r3, r2
 8103fda:	d01b      	beq.n	8104014 <HAL_DMA_IRQHandler+0x298>
 8103fdc:	3218      	adds	r2, #24
 8103fde:	4293      	cmp	r3, r2
 8103fe0:	d018      	beq.n	8104014 <HAL_DMA_IRQHandler+0x298>
 8103fe2:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 8103fe6:	4293      	cmp	r3, r2
 8103fe8:	d014      	beq.n	8104014 <HAL_DMA_IRQHandler+0x298>
 8103fea:	3218      	adds	r2, #24
 8103fec:	4293      	cmp	r3, r2
 8103fee:	d011      	beq.n	8104014 <HAL_DMA_IRQHandler+0x298>
 8103ff0:	3218      	adds	r2, #24
 8103ff2:	4293      	cmp	r3, r2
 8103ff4:	d00e      	beq.n	8104014 <HAL_DMA_IRQHandler+0x298>
 8103ff6:	3218      	adds	r2, #24
 8103ff8:	4293      	cmp	r3, r2
 8103ffa:	d00b      	beq.n	8104014 <HAL_DMA_IRQHandler+0x298>
 8103ffc:	3218      	adds	r2, #24
 8103ffe:	4293      	cmp	r3, r2
 8104000:	d008      	beq.n	8104014 <HAL_DMA_IRQHandler+0x298>
 8104002:	3218      	adds	r2, #24
 8104004:	4293      	cmp	r3, r2
 8104006:	d005      	beq.n	8104014 <HAL_DMA_IRQHandler+0x298>
 8104008:	3218      	adds	r2, #24
 810400a:	4293      	cmp	r3, r2
 810400c:	d002      	beq.n	8104014 <HAL_DMA_IRQHandler+0x298>
 810400e:	3218      	adds	r2, #24
 8104010:	4293      	cmp	r3, r2
 8104012:	d123      	bne.n	810405c <HAL_DMA_IRQHandler+0x2e0>
 8104014:	681a      	ldr	r2, [r3, #0]
 8104016:	f3c2 02c0 	ubfx	r2, r2, #3, #1
 810401a:	b34a      	cbz	r2, 8104070 <HAL_DMA_IRQHandler+0x2f4>
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 810401c:	60a9      	str	r1, [r5, #8]
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 810401e:	681a      	ldr	r2, [r3, #0]
 8104020:	0350      	lsls	r0, r2, #13
 8104022:	f140 808a 	bpl.w	810413a <HAL_DMA_IRQHandler+0x3be>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8104026:	681b      	ldr	r3, [r3, #0]
 8104028:	0319      	lsls	r1, r3, #12
 810402a:	d41d      	bmi.n	8104068 <HAL_DMA_IRQHandler+0x2ec>
          if(hdma->XferHalfCpltCallback != NULL)
 810402c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 810402e:	e01c      	b.n	810406a <HAL_DMA_IRQHandler+0x2ee>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8104030:	6819      	ldr	r1, [r3, #0]
 8104032:	f3c1 01c0 	ubfx	r1, r1, #3, #1
 8104036:	e73d      	b.n	8103eb4 <HAL_DMA_IRQHandler+0x138>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8104038:	6819      	ldr	r1, [r3, #0]
 810403a:	e77e      	b.n	8103f3a <HAL_DMA_IRQHandler+0x1be>
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 810403c:	2101      	movs	r1, #1
 810403e:	4091      	lsls	r1, r2
 8104040:	60a9      	str	r1, [r5, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8104042:	6d61      	ldr	r1, [r4, #84]	@ 0x54
 8104044:	f041 0102 	orr.w	r1, r1, #2
 8104048:	6561      	str	r1, [r4, #84]	@ 0x54
 810404a:	e776      	b.n	8103f3a <HAL_DMA_IRQHandler+0x1be>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 810404c:	6819      	ldr	r1, [r3, #0]
 810404e:	e7ac      	b.n	8103faa <HAL_DMA_IRQHandler+0x22e>
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8104050:	60a9      	str	r1, [r5, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8104052:	6d61      	ldr	r1, [r4, #84]	@ 0x54
 8104054:	f041 0104 	orr.w	r1, r1, #4
 8104058:	6561      	str	r1, [r4, #84]	@ 0x54
 810405a:	e7a6      	b.n	8103faa <HAL_DMA_IRQHandler+0x22e>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 810405c:	681a      	ldr	r2, [r3, #0]
 810405e:	f3c2 0280 	ubfx	r2, r2, #2, #1
 8104062:	e7da      	b.n	810401a <HAL_DMA_IRQHandler+0x29e>
 8104064:	40020028 	.word	0x40020028
            if(hdma->XferM1HalfCpltCallback != NULL)
 8104068:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
          if(hdma->XferHalfCpltCallback != NULL)
 810406a:	b10b      	cbz	r3, 8104070 <HAL_DMA_IRQHandler+0x2f4>
            hdma->XferHalfCpltCallback(hdma);
 810406c:	4620      	mov	r0, r4
 810406e:	4798      	blx	r3
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8104070:	6de1      	ldr	r1, [r4, #92]	@ 0x5c
 8104072:	2020      	movs	r0, #32
 8104074:	f001 011f 	and.w	r1, r1, #31
 8104078:	4088      	lsls	r0, r1
 810407a:	ea10 0f08 	tst.w	r0, r8
 810407e:	d071      	beq.n	8104164 <HAL_DMA_IRQHandler+0x3e8>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8104080:	6823      	ldr	r3, [r4, #0]
 8104082:	42b3      	cmp	r3, r6
 8104084:	d02d      	beq.n	81040e2 <HAL_DMA_IRQHandler+0x366>
 8104086:	4a8c      	ldr	r2, [pc, #560]	@ (81042b8 <HAL_DMA_IRQHandler+0x53c>)
 8104088:	4293      	cmp	r3, r2
 810408a:	d02a      	beq.n	81040e2 <HAL_DMA_IRQHandler+0x366>
 810408c:	3218      	adds	r2, #24
 810408e:	4293      	cmp	r3, r2
 8104090:	d027      	beq.n	81040e2 <HAL_DMA_IRQHandler+0x366>
 8104092:	3218      	adds	r2, #24
 8104094:	4293      	cmp	r3, r2
 8104096:	d024      	beq.n	81040e2 <HAL_DMA_IRQHandler+0x366>
 8104098:	3218      	adds	r2, #24
 810409a:	4293      	cmp	r3, r2
 810409c:	d021      	beq.n	81040e2 <HAL_DMA_IRQHandler+0x366>
 810409e:	3218      	adds	r2, #24
 81040a0:	4293      	cmp	r3, r2
 81040a2:	d01e      	beq.n	81040e2 <HAL_DMA_IRQHandler+0x366>
 81040a4:	3218      	adds	r2, #24
 81040a6:	4293      	cmp	r3, r2
 81040a8:	d01b      	beq.n	81040e2 <HAL_DMA_IRQHandler+0x366>
 81040aa:	3218      	adds	r2, #24
 81040ac:	4293      	cmp	r3, r2
 81040ae:	d018      	beq.n	81040e2 <HAL_DMA_IRQHandler+0x366>
 81040b0:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 81040b4:	4293      	cmp	r3, r2
 81040b6:	d014      	beq.n	81040e2 <HAL_DMA_IRQHandler+0x366>
 81040b8:	3218      	adds	r2, #24
 81040ba:	4293      	cmp	r3, r2
 81040bc:	d011      	beq.n	81040e2 <HAL_DMA_IRQHandler+0x366>
 81040be:	3218      	adds	r2, #24
 81040c0:	4293      	cmp	r3, r2
 81040c2:	d00e      	beq.n	81040e2 <HAL_DMA_IRQHandler+0x366>
 81040c4:	3218      	adds	r2, #24
 81040c6:	4293      	cmp	r3, r2
 81040c8:	d00b      	beq.n	81040e2 <HAL_DMA_IRQHandler+0x366>
 81040ca:	3218      	adds	r2, #24
 81040cc:	4293      	cmp	r3, r2
 81040ce:	d008      	beq.n	81040e2 <HAL_DMA_IRQHandler+0x366>
 81040d0:	3218      	adds	r2, #24
 81040d2:	4293      	cmp	r3, r2
 81040d4:	d005      	beq.n	81040e2 <HAL_DMA_IRQHandler+0x366>
 81040d6:	3218      	adds	r2, #24
 81040d8:	4293      	cmp	r3, r2
 81040da:	d002      	beq.n	81040e2 <HAL_DMA_IRQHandler+0x366>
 81040dc:	3218      	adds	r2, #24
 81040de:	4293      	cmp	r3, r2
 81040e0:	d133      	bne.n	810414a <HAL_DMA_IRQHandler+0x3ce>
 81040e2:	681a      	ldr	r2, [r3, #0]
 81040e4:	f3c2 1200 	ubfx	r2, r2, #4, #1
 81040e8:	2a00      	cmp	r2, #0
 81040ea:	d03b      	beq.n	8104164 <HAL_DMA_IRQHandler+0x3e8>
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 81040ec:	60a8      	str	r0, [r5, #8]
        if(HAL_DMA_STATE_ABORT == hdma->State)
 81040ee:	f894 2035 	ldrb.w	r2, [r4, #53]	@ 0x35
 81040f2:	2a04      	cmp	r2, #4
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 81040f4:	681a      	ldr	r2, [r3, #0]
        if(HAL_DMA_STATE_ABORT == hdma->State)
 81040f6:	d12c      	bne.n	8104152 <HAL_DMA_IRQHandler+0x3d6>
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 81040f8:	f022 0216 	bic.w	r2, r2, #22
 81040fc:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 81040fe:	695a      	ldr	r2, [r3, #20]
 8104100:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8104104:	615a      	str	r2, [r3, #20]
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8104106:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8104108:	b90a      	cbnz	r2, 810410e <HAL_DMA_IRQHandler+0x392>
 810410a:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 810410c:	b11a      	cbz	r2, 8104116 <HAL_DMA_IRQHandler+0x39a>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 810410e:	681a      	ldr	r2, [r3, #0]
 8104110:	f022 0208 	bic.w	r2, r2, #8
 8104114:	601a      	str	r2, [r3, #0]
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8104116:	233f      	movs	r3, #63	@ 0x3f
 8104118:	408b      	lsls	r3, r1
 810411a:	60ab      	str	r3, [r5, #8]
          hdma->State = HAL_DMA_STATE_READY;
 810411c:	2301      	movs	r3, #1
 810411e:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
          __HAL_UNLOCK(hdma);
 8104122:	2300      	movs	r3, #0
 8104124:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
          if(hdma->XferAbortCallback != NULL)
 8104128:	6d23      	ldr	r3, [r4, #80]	@ 0x50
      if (hdma->XferErrorCallback != NULL)
 810412a:	2b00      	cmp	r3, #0
 810412c:	f000 808c 	beq.w	8104248 <HAL_DMA_IRQHandler+0x4cc>
        hdma->XferErrorCallback(hdma);
 8104130:	4620      	mov	r0, r4
}
 8104132:	b002      	add	sp, #8
 8104134:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
        hdma->XferErrorCallback(hdma);
 8104138:	4718      	bx	r3
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 810413a:	681a      	ldr	r2, [r3, #0]
 810413c:	05d2      	lsls	r2, r2, #23
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 810413e:	bf5e      	ittt	pl
 8104140:	681a      	ldrpl	r2, [r3, #0]
 8104142:	f022 0208 	bicpl.w	r2, r2, #8
 8104146:	601a      	strpl	r2, [r3, #0]
 8104148:	e770      	b.n	810402c <HAL_DMA_IRQHandler+0x2b0>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 810414a:	681a      	ldr	r2, [r3, #0]
 810414c:	f3c2 0240 	ubfx	r2, r2, #1, #1
 8104150:	e7ca      	b.n	81040e8 <HAL_DMA_IRQHandler+0x36c>
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8104152:	0355      	lsls	r5, r2, #13
 8104154:	d54d      	bpl.n	81041f2 <HAL_DMA_IRQHandler+0x476>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8104156:	681b      	ldr	r3, [r3, #0]
 8104158:	0318      	lsls	r0, r3, #12
 810415a:	d457      	bmi.n	810420c <HAL_DMA_IRQHandler+0x490>
            if(hdma->XferM1CpltCallback != NULL)
 810415c:	6c63      	ldr	r3, [r4, #68]	@ 0x44
          if(hdma->XferCpltCallback != NULL)
 810415e:	b10b      	cbz	r3, 8104164 <HAL_DMA_IRQHandler+0x3e8>
            hdma->XferCpltCallback(hdma);
 8104160:	4620      	mov	r0, r4
 8104162:	4798      	blx	r3
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8104164:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8104166:	2b00      	cmp	r3, #0
 8104168:	d06e      	beq.n	8104248 <HAL_DMA_IRQHandler+0x4cc>
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 810416a:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 810416c:	07d9      	lsls	r1, r3, #31
 810416e:	d53e      	bpl.n	81041ee <HAL_DMA_IRQHandler+0x472>
        hdma->State = HAL_DMA_STATE_ABORT;
 8104170:	2304      	movs	r3, #4
 8104172:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
        __HAL_DMA_DISABLE(hdma);
 8104176:	6823      	ldr	r3, [r4, #0]
 8104178:	42b3      	cmp	r3, r6
 810417a:	d01e      	beq.n	81041ba <HAL_DMA_IRQHandler+0x43e>
 810417c:	4a4e      	ldr	r2, [pc, #312]	@ (81042b8 <HAL_DMA_IRQHandler+0x53c>)
 810417e:	4293      	cmp	r3, r2
 8104180:	d01b      	beq.n	81041ba <HAL_DMA_IRQHandler+0x43e>
 8104182:	3218      	adds	r2, #24
 8104184:	4293      	cmp	r3, r2
 8104186:	d018      	beq.n	81041ba <HAL_DMA_IRQHandler+0x43e>
 8104188:	3218      	adds	r2, #24
 810418a:	4293      	cmp	r3, r2
 810418c:	d015      	beq.n	81041ba <HAL_DMA_IRQHandler+0x43e>
 810418e:	3218      	adds	r2, #24
 8104190:	4293      	cmp	r3, r2
 8104192:	d012      	beq.n	81041ba <HAL_DMA_IRQHandler+0x43e>
 8104194:	3218      	adds	r2, #24
 8104196:	4293      	cmp	r3, r2
 8104198:	d00f      	beq.n	81041ba <HAL_DMA_IRQHandler+0x43e>
 810419a:	3218      	adds	r2, #24
 810419c:	4293      	cmp	r3, r2
 810419e:	d00c      	beq.n	81041ba <HAL_DMA_IRQHandler+0x43e>
 81041a0:	3218      	adds	r2, #24
 81041a2:	4293      	cmp	r3, r2
 81041a4:	d009      	beq.n	81041ba <HAL_DMA_IRQHandler+0x43e>
 81041a6:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 81041aa:	4293      	cmp	r3, r2
 81041ac:	d005      	beq.n	81041ba <HAL_DMA_IRQHandler+0x43e>
 81041ae:	3218      	adds	r2, #24
 81041b0:	4293      	cmp	r3, r2
 81041b2:	d002      	beq.n	81041ba <HAL_DMA_IRQHandler+0x43e>
 81041b4:	3218      	adds	r2, #24
 81041b6:	4293      	cmp	r3, r2
 81041b8:	d0ff      	beq.n	81041ba <HAL_DMA_IRQHandler+0x43e>
 81041ba:	681a      	ldr	r2, [r3, #0]
 81041bc:	f022 0201 	bic.w	r2, r2, #1
 81041c0:	601a      	str	r2, [r3, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 81041c2:	f44f 5116 	mov.w	r1, #9600	@ 0x2580
 81041c6:	fbb7 f1f1 	udiv	r1, r7, r1
          if (++count > timeout)
 81041ca:	9a01      	ldr	r2, [sp, #4]
 81041cc:	3201      	adds	r2, #1
 81041ce:	428a      	cmp	r2, r1
 81041d0:	9201      	str	r2, [sp, #4]
 81041d2:	d802      	bhi.n	81041da <HAL_DMA_IRQHandler+0x45e>
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 81041d4:	681a      	ldr	r2, [r3, #0]
 81041d6:	07d2      	lsls	r2, r2, #31
 81041d8:	d4f7      	bmi.n	81041ca <HAL_DMA_IRQHandler+0x44e>
        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 81041da:	681b      	ldr	r3, [r3, #0]
 81041dc:	07df      	lsls	r7, r3, #31
          hdma->State = HAL_DMA_STATE_ERROR;
 81041de:	bf4c      	ite	mi
 81041e0:	2303      	movmi	r3, #3
          hdma->State = HAL_DMA_STATE_READY;
 81041e2:	2301      	movpl	r3, #1
      hdma->State = HAL_DMA_STATE_READY;
 81041e4:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
      __HAL_UNLOCK(hdma);
 81041e8:	2300      	movs	r3, #0
 81041ea:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
      if (hdma->XferErrorCallback != NULL)
 81041ee:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 81041f0:	e79b      	b.n	810412a <HAL_DMA_IRQHandler+0x3ae>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 81041f2:	681a      	ldr	r2, [r3, #0]
 81041f4:	f412 7280 	ands.w	r2, r2, #256	@ 0x100
 81041f8:	d108      	bne.n	810420c <HAL_DMA_IRQHandler+0x490>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 81041fa:	6819      	ldr	r1, [r3, #0]
 81041fc:	f021 0110 	bic.w	r1, r1, #16
 8104200:	6019      	str	r1, [r3, #0]
            hdma->State = HAL_DMA_STATE_READY;
 8104202:	2301      	movs	r3, #1
 8104204:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
            __HAL_UNLOCK(hdma);
 8104208:	f884 2034 	strb.w	r2, [r4, #52]	@ 0x34
          if(hdma->XferCpltCallback != NULL)
 810420c:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 810420e:	e7a6      	b.n	810415e <HAL_DMA_IRQHandler+0x3e2>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8104210:	4a2a      	ldr	r2, [pc, #168]	@ (81042bc <HAL_DMA_IRQHandler+0x540>)
 8104212:	4293      	cmp	r3, r2
 8104214:	f43f adf4 	beq.w	8103e00 <HAL_DMA_IRQHandler+0x84>
 8104218:	3214      	adds	r2, #20
 810421a:	4293      	cmp	r3, r2
 810421c:	f43f adf0 	beq.w	8103e00 <HAL_DMA_IRQHandler+0x84>
 8104220:	3214      	adds	r2, #20
 8104222:	4293      	cmp	r3, r2
 8104224:	f43f adec 	beq.w	8103e00 <HAL_DMA_IRQHandler+0x84>
 8104228:	3214      	adds	r2, #20
 810422a:	4293      	cmp	r3, r2
 810422c:	f43f ade8 	beq.w	8103e00 <HAL_DMA_IRQHandler+0x84>
 8104230:	3214      	adds	r2, #20
 8104232:	4293      	cmp	r3, r2
 8104234:	f43f ade4 	beq.w	8103e00 <HAL_DMA_IRQHandler+0x84>
 8104238:	3214      	adds	r2, #20
 810423a:	4293      	cmp	r3, r2
 810423c:	f43f ade0 	beq.w	8103e00 <HAL_DMA_IRQHandler+0x84>
 8104240:	3214      	adds	r2, #20
 8104242:	4293      	cmp	r3, r2
 8104244:	f43f addc 	beq.w	8103e00 <HAL_DMA_IRQHandler+0x84>
}
 8104248:	b002      	add	sp, #8
 810424a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 810424e:	0697      	lsls	r7, r2, #26
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8104250:	bf5e      	ittt	pl
 8104252:	681a      	ldrpl	r2, [r3, #0]
 8104254:	f022 0204 	bicpl.w	r2, r2, #4
 8104258:	601a      	strpl	r2, [r3, #0]
       if(hdma->XferHalfCpltCallback != NULL)
 810425a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 810425c:	e765      	b.n	810412a <HAL_DMA_IRQHandler+0x3ae>
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 810425e:	2002      	movs	r0, #2
 8104260:	4088      	lsls	r0, r1
 8104262:	ea10 0f0c 	tst.w	r0, ip
 8104266:	d016      	beq.n	8104296 <HAL_DMA_IRQHandler+0x51a>
 8104268:	0796      	lsls	r6, r2, #30
 810426a:	d514      	bpl.n	8104296 <HAL_DMA_IRQHandler+0x51a>
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 810426c:	6068      	str	r0, [r5, #4]
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 810426e:	0410      	lsls	r0, r2, #16
 8104270:	d503      	bpl.n	810427a <HAL_DMA_IRQHandler+0x4fe>
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8104272:	03d1      	lsls	r1, r2, #15
 8104274:	d40d      	bmi.n	8104292 <HAL_DMA_IRQHandler+0x516>
          if(hdma->XferM1CpltCallback != NULL)
 8104276:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8104278:	e757      	b.n	810412a <HAL_DMA_IRQHandler+0x3ae>
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 810427a:	f012 0220 	ands.w	r2, r2, #32
 810427e:	d108      	bne.n	8104292 <HAL_DMA_IRQHandler+0x516>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8104280:	6819      	ldr	r1, [r3, #0]
 8104282:	f021 010a 	bic.w	r1, r1, #10
 8104286:	6019      	str	r1, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8104288:	2301      	movs	r3, #1
 810428a:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
          __HAL_UNLOCK(hdma);
 810428e:	f884 2034 	strb.w	r2, [r4, #52]	@ 0x34
        if(hdma->XferCpltCallback != NULL)
 8104292:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8104294:	e749      	b.n	810412a <HAL_DMA_IRQHandler+0x3ae>
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8104296:	2008      	movs	r0, #8
 8104298:	4088      	lsls	r0, r1
 810429a:	ea10 0f0c 	tst.w	r0, ip
 810429e:	d0d3      	beq.n	8104248 <HAL_DMA_IRQHandler+0x4cc>
 81042a0:	0712      	lsls	r2, r2, #28
 81042a2:	d5d1      	bpl.n	8104248 <HAL_DMA_IRQHandler+0x4cc>
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 81042a4:	681a      	ldr	r2, [r3, #0]
 81042a6:	f022 020e 	bic.w	r2, r2, #14
 81042aa:	601a      	str	r2, [r3, #0]
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 81042ac:	2301      	movs	r3, #1
 81042ae:	fa03 f101 	lsl.w	r1, r3, r1
 81042b2:	6069      	str	r1, [r5, #4]
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 81042b4:	6563      	str	r3, [r4, #84]	@ 0x54
 81042b6:	e795      	b.n	81041e4 <HAL_DMA_IRQHandler+0x468>
 81042b8:	40020028 	.word	0x40020028
 81042bc:	5802541c 	.word	0x5802541c

081042c0 <HAL_DMA_RegisterCallback>:
{
 81042c0:	b510      	push	{r4, lr}
  if(hdma == NULL)
 81042c2:	4603      	mov	r3, r0
 81042c4:	b308      	cbz	r0, 810430a <HAL_DMA_RegisterCallback+0x4a>
  __HAL_LOCK(hdma);
 81042c6:	f890 0034 	ldrb.w	r0, [r0, #52]	@ 0x34
 81042ca:	2801      	cmp	r0, #1
 81042cc:	d01f      	beq.n	810430e <HAL_DMA_RegisterCallback+0x4e>
  if(HAL_DMA_STATE_READY == hdma->State)
 81042ce:	f893 4035 	ldrb.w	r4, [r3, #53]	@ 0x35
 81042d2:	2c01      	cmp	r4, #1
 81042d4:	b2e0      	uxtb	r0, r4
 81042d6:	d116      	bne.n	8104306 <HAL_DMA_RegisterCallback+0x46>
    switch (CallbackID)
 81042d8:	2905      	cmp	r1, #5
 81042da:	d806      	bhi.n	81042ea <HAL_DMA_RegisterCallback+0x2a>
 81042dc:	e8df f001 	tbb	[pc, r1]
 81042e0:	0d0b0903 	.word	0x0d0b0903
 81042e4:	110f      	.short	0x110f
      hdma->XferCpltCallback = pCallback;
 81042e6:	63da      	str	r2, [r3, #60]	@ 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 81042e8:	2000      	movs	r0, #0
  __HAL_UNLOCK(hdma);
 81042ea:	2200      	movs	r2, #0
 81042ec:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
}
 81042f0:	bd10      	pop	{r4, pc}
      hdma->XferHalfCpltCallback = pCallback;
 81042f2:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 81042f4:	e7f8      	b.n	81042e8 <HAL_DMA_RegisterCallback+0x28>
      hdma->XferM1CpltCallback = pCallback;
 81042f6:	645a      	str	r2, [r3, #68]	@ 0x44
      break;
 81042f8:	e7f6      	b.n	81042e8 <HAL_DMA_RegisterCallback+0x28>
      hdma->XferM1HalfCpltCallback = pCallback;
 81042fa:	649a      	str	r2, [r3, #72]	@ 0x48
      break;
 81042fc:	e7f4      	b.n	81042e8 <HAL_DMA_RegisterCallback+0x28>
      hdma->XferErrorCallback = pCallback;
 81042fe:	64da      	str	r2, [r3, #76]	@ 0x4c
      break;
 8104300:	e7f2      	b.n	81042e8 <HAL_DMA_RegisterCallback+0x28>
      hdma->XferAbortCallback = pCallback;
 8104302:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8104304:	e7f0      	b.n	81042e8 <HAL_DMA_RegisterCallback+0x28>
 8104306:	2001      	movs	r0, #1
 8104308:	e7ef      	b.n	81042ea <HAL_DMA_RegisterCallback+0x2a>
    return HAL_ERROR;
 810430a:	2001      	movs	r0, #1
 810430c:	e7f0      	b.n	81042f0 <HAL_DMA_RegisterCallback+0x30>
  __HAL_LOCK(hdma);
 810430e:	2002      	movs	r0, #2
 8104310:	e7ee      	b.n	81042f0 <HAL_DMA_RegisterCallback+0x30>
	...

08104314 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8104314:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8104318:	f8df 91c0 	ldr.w	r9, [pc, #448]	@ 81044dc <HAL_GPIO_Init+0x1c8>
  uint32_t position = 0x00U;
 810431c:	2300      	movs	r3, #0
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 810431e:	f04f 44b0 	mov.w	r4, #1476395008	@ 0x58000000
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8104322:	680a      	ldr	r2, [r1, #0]
 8104324:	fa32 f503 	lsrs.w	r5, r2, r3
 8104328:	d102      	bne.n	8104330 <HAL_GPIO_Init+0x1c>
      }
    }

    position++;
  }
}
 810432a:	b003      	add	sp, #12
 810432c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8104330:	2501      	movs	r5, #1
 8104332:	fa05 f803 	lsl.w	r8, r5, r3
    if (iocurrent != 0x00U)
 8104336:	ea18 0202 	ands.w	r2, r8, r2
 810433a:	f000 80b9 	beq.w	81044b0 <HAL_GPIO_Init+0x19c>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 810433e:	684e      	ldr	r6, [r1, #4]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8104340:	2703      	movs	r7, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8104342:	f006 0503 	and.w	r5, r6, #3
 8104346:	ea4f 0e43 	mov.w	lr, r3, lsl #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 810434a:	fa07 fc0e 	lsl.w	ip, r7, lr
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 810434e:	1e6f      	subs	r7, r5, #1
 8104350:	2f01      	cmp	r7, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8104352:	ea6f 0c0c 	mvn.w	ip, ip
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8104356:	d834      	bhi.n	81043c2 <HAL_GPIO_Init+0xae>
        temp = GPIOx->OSPEEDR;
 8104358:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 810435a:	ea07 0a0c 	and.w	sl, r7, ip
        temp |= (GPIO_Init->Speed << (position * 2U));
 810435e:	68cf      	ldr	r7, [r1, #12]
 8104360:	fa07 f70e 	lsl.w	r7, r7, lr
 8104364:	ea47 070a 	orr.w	r7, r7, sl
        GPIOx->OSPEEDR = temp;
 8104368:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 810436a:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 810436c:	ea27 0808 	bic.w	r8, r7, r8
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8104370:	f3c6 1700 	ubfx	r7, r6, #4, #1
 8104374:	409f      	lsls	r7, r3
 8104376:	ea47 0708 	orr.w	r7, r7, r8
        GPIOx->OTYPER = temp;
 810437a:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 810437c:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 810437e:	ea07 080c 	and.w	r8, r7, ip
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8104382:	688f      	ldr	r7, [r1, #8]
 8104384:	fa07 f70e 	lsl.w	r7, r7, lr
 8104388:	ea47 0708 	orr.w	r7, r7, r8
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 810438c:	2d02      	cmp	r5, #2
      GPIOx->PUPDR = temp;
 810438e:	60c7      	str	r7, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8104390:	d119      	bne.n	81043c6 <HAL_GPIO_Init+0xb2>
        temp = GPIOx->AFR[position >> 3U];
 8104392:	ea4f 08d3 	mov.w	r8, r3, lsr #3
 8104396:	eb00 0888 	add.w	r8, r0, r8, lsl #2
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 810439a:	f003 0a07 	and.w	sl, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 810439e:	f8d8 7020 	ldr.w	r7, [r8, #32]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 81043a2:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 81043a6:	f04f 0b0f 	mov.w	fp, #15
 81043aa:	fa0b fb0a 	lsl.w	fp, fp, sl
 81043ae:	ea27 0b0b 	bic.w	fp, r7, fp
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 81043b2:	690f      	ldr	r7, [r1, #16]
 81043b4:	fa07 f70a 	lsl.w	r7, r7, sl
 81043b8:	ea47 070b 	orr.w	r7, r7, fp
        GPIOx->AFR[position >> 3U] = temp;
 81043bc:	f8c8 7020 	str.w	r7, [r8, #32]
 81043c0:	e001      	b.n	81043c6 <HAL_GPIO_Init+0xb2>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 81043c2:	2d03      	cmp	r5, #3
 81043c4:	d1da      	bne.n	810437c <HAL_GPIO_Init+0x68>
      temp = GPIOx->MODER;
 81043c6:	6807      	ldr	r7, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 81043c8:	fa05 f50e 	lsl.w	r5, r5, lr
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 81043cc:	ea07 070c 	and.w	r7, r7, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 81043d0:	433d      	orrs	r5, r7
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 81043d2:	f416 3f40 	tst.w	r6, #196608	@ 0x30000
      GPIOx->MODER = temp;
 81043d6:	6005      	str	r5, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 81043d8:	d06a      	beq.n	81044b0 <HAL_GPIO_Init+0x19c>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 81043da:	f8d9 50f4 	ldr.w	r5, [r9, #244]	@ 0xf4
 81043de:	f045 0502 	orr.w	r5, r5, #2
 81043e2:	f8c9 50f4 	str.w	r5, [r9, #244]	@ 0xf4
 81043e6:	f8d9 50f4 	ldr.w	r5, [r9, #244]	@ 0xf4
 81043ea:	f023 0703 	bic.w	r7, r3, #3
 81043ee:	f107 47b0 	add.w	r7, r7, #1476395008	@ 0x58000000
 81043f2:	f005 0502 	and.w	r5, r5, #2
 81043f6:	f507 6780 	add.w	r7, r7, #1024	@ 0x400
 81043fa:	9501      	str	r5, [sp, #4]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 81043fc:	f003 0c03 	and.w	ip, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8104400:	9d01      	ldr	r5, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 8104402:	68bd      	ldr	r5, [r7, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8104404:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8104408:	f04f 0e0f 	mov.w	lr, #15
 810440c:	fa0e fe0c 	lsl.w	lr, lr, ip
 8104410:	ea25 0e0e 	bic.w	lr, r5, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8104414:	4d30      	ldr	r5, [pc, #192]	@ (81044d8 <HAL_GPIO_Init+0x1c4>)
 8104416:	42a8      	cmp	r0, r5
 8104418:	d04c      	beq.n	81044b4 <HAL_GPIO_Init+0x1a0>
 810441a:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 810441e:	42a8      	cmp	r0, r5
 8104420:	d04a      	beq.n	81044b8 <HAL_GPIO_Init+0x1a4>
 8104422:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8104426:	42a8      	cmp	r0, r5
 8104428:	d048      	beq.n	81044bc <HAL_GPIO_Init+0x1a8>
 810442a:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 810442e:	42a8      	cmp	r0, r5
 8104430:	d046      	beq.n	81044c0 <HAL_GPIO_Init+0x1ac>
 8104432:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8104436:	42a8      	cmp	r0, r5
 8104438:	d044      	beq.n	81044c4 <HAL_GPIO_Init+0x1b0>
 810443a:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 810443e:	42a8      	cmp	r0, r5
 8104440:	d042      	beq.n	81044c8 <HAL_GPIO_Init+0x1b4>
 8104442:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8104446:	42a8      	cmp	r0, r5
 8104448:	d040      	beq.n	81044cc <HAL_GPIO_Init+0x1b8>
 810444a:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 810444e:	42a8      	cmp	r0, r5
 8104450:	d03e      	beq.n	81044d0 <HAL_GPIO_Init+0x1bc>
 8104452:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8104456:	42a8      	cmp	r0, r5
 8104458:	d03c      	beq.n	81044d4 <HAL_GPIO_Init+0x1c0>
 810445a:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 810445e:	42a8      	cmp	r0, r5
 8104460:	bf14      	ite	ne
 8104462:	250a      	movne	r5, #10
 8104464:	2509      	moveq	r5, #9
 8104466:	fa05 f50c 	lsl.w	r5, r5, ip
 810446a:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 810446e:	60bd      	str	r5, [r7, #8]
        temp = EXTI->RTSR1;
 8104470:	6825      	ldr	r5, [r4, #0]
        temp &= ~(iocurrent);
 8104472:	43d7      	mvns	r7, r2
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8104474:	f416 1f80 	tst.w	r6, #1048576	@ 0x100000
        temp &= ~(iocurrent);
 8104478:	bf0c      	ite	eq
 810447a:	403d      	andeq	r5, r7
          temp |= iocurrent;
 810447c:	4315      	orrne	r5, r2
        EXTI->RTSR1 = temp;
 810447e:	6025      	str	r5, [r4, #0]
        temp = EXTI->FTSR1;
 8104480:	6865      	ldr	r5, [r4, #4]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8104482:	f416 1f00 	tst.w	r6, #2097152	@ 0x200000
        temp &= ~(iocurrent);
 8104486:	bf0c      	ite	eq
 8104488:	403d      	andeq	r5, r7
          temp |= iocurrent;
 810448a:	4315      	orrne	r5, r2
        EXTI->FTSR1 = temp;
 810448c:	6065      	str	r5, [r4, #4]
        temp = EXTI_CurrentCPU->EMR1;
 810448e:	f8d4 50c4 	ldr.w	r5, [r4, #196]	@ 0xc4
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8104492:	f416 3f00 	tst.w	r6, #131072	@ 0x20000
        temp &= ~(iocurrent);
 8104496:	bf0c      	ite	eq
 8104498:	403d      	andeq	r5, r7
          temp |= iocurrent;
 810449a:	4315      	orrne	r5, r2
        EXTI_CurrentCPU->EMR1 = temp;
 810449c:	f8c4 50c4 	str.w	r5, [r4, #196]	@ 0xc4
        temp = EXTI_CurrentCPU->IMR1;
 81044a0:	f8d4 50c0 	ldr.w	r5, [r4, #192]	@ 0xc0
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 81044a4:	03f6      	lsls	r6, r6, #15
        temp &= ~(iocurrent);
 81044a6:	bf54      	ite	pl
 81044a8:	403d      	andpl	r5, r7
          temp |= iocurrent;
 81044aa:	4315      	orrmi	r5, r2
        EXTI_CurrentCPU->IMR1 = temp;
 81044ac:	f8c4 50c0 	str.w	r5, [r4, #192]	@ 0xc0
    position++;
 81044b0:	3301      	adds	r3, #1
 81044b2:	e736      	b.n	8104322 <HAL_GPIO_Init+0xe>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 81044b4:	2500      	movs	r5, #0
 81044b6:	e7d6      	b.n	8104466 <HAL_GPIO_Init+0x152>
 81044b8:	2501      	movs	r5, #1
 81044ba:	e7d4      	b.n	8104466 <HAL_GPIO_Init+0x152>
 81044bc:	2502      	movs	r5, #2
 81044be:	e7d2      	b.n	8104466 <HAL_GPIO_Init+0x152>
 81044c0:	2503      	movs	r5, #3
 81044c2:	e7d0      	b.n	8104466 <HAL_GPIO_Init+0x152>
 81044c4:	2504      	movs	r5, #4
 81044c6:	e7ce      	b.n	8104466 <HAL_GPIO_Init+0x152>
 81044c8:	2505      	movs	r5, #5
 81044ca:	e7cc      	b.n	8104466 <HAL_GPIO_Init+0x152>
 81044cc:	2506      	movs	r5, #6
 81044ce:	e7ca      	b.n	8104466 <HAL_GPIO_Init+0x152>
 81044d0:	2507      	movs	r5, #7
 81044d2:	e7c8      	b.n	8104466 <HAL_GPIO_Init+0x152>
 81044d4:	2508      	movs	r5, #8
 81044d6:	e7c6      	b.n	8104466 <HAL_GPIO_Init+0x152>
 81044d8:	58020000 	.word	0x58020000
 81044dc:	58024400 	.word	0x58024400

081044e0 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 81044e0:	6903      	ldr	r3, [r0, #16]
 81044e2:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 81044e4:	bf14      	ite	ne
 81044e6:	2001      	movne	r0, #1
 81044e8:	2000      	moveq	r0, #0
 81044ea:	4770      	bx	lr

081044ec <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 81044ec:	b10a      	cbz	r2, 81044f2 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 81044ee:	6181      	str	r1, [r0, #24]
  }
}
 81044f0:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 81044f2:	0409      	lsls	r1, r1, #16
 81044f4:	e7fb      	b.n	81044ee <HAL_GPIO_WritePin+0x2>
	...

081044f8 <HAL_HSEM_ActivateNotification>:
  {
    /*Use interrupt line 1 for CPU2 Master*/
    HSEM->C2IER |= SemMask;
  }
#else
  HSEM_COMMON->IER |= SemMask;
 81044f8:	4a02      	ldr	r2, [pc, #8]	@ (8104504 <HAL_HSEM_ActivateNotification+0xc>)
 81044fa:	6913      	ldr	r3, [r2, #16]
 81044fc:	4303      	orrs	r3, r0
 81044fe:	6113      	str	r3, [r2, #16]
#endif
}
 8104500:	4770      	bx	lr
 8104502:	bf00      	nop
 8104504:	58026500 	.word	0x58026500

08104508 <HAL_PWREx_EnterSTOPMode>:
  *            @arg PWR_D2_DOMAIN : Enter D2 Domain to DSTOP mode.
  *            @arg PWR_D3_DOMAIN : Enter D3/SRD Domain to DSTOP mode.
  * @retval None.
  */
void HAL_PWREx_EnterSTOPMode (uint32_t Regulator, uint8_t STOPEntry, uint32_t Domain)
{
 8104508:	b538      	push	{r3, r4, r5, lr}
  assert_param (IS_PWR_REGULATOR (Regulator));
  assert_param (IS_PWR_STOP_ENTRY (STOPEntry));
  assert_param (IS_PWR_DOMAIN (Domain));

  /* Select the regulator state in Stop mode */
  MODIFY_REG (PWR->CR1, PWR_CR1_LPDS, Regulator);
 810450a:	4c1e      	ldr	r4, [pc, #120]	@ (8104584 <HAL_PWREx_EnterSTOPMode+0x7c>)
 810450c:	6823      	ldr	r3, [r4, #0]
 810450e:	f023 0301 	bic.w	r3, r3, #1
 8104512:	4303      	orrs	r3, r0
{
 8104514:	460d      	mov	r5, r1
  MODIFY_REG (PWR->CR1, PWR_CR1_LPDS, Regulator);
 8104516:	6023      	str	r3, [r4, #0]

  /* Select the domain Power Down DeepSleep */
  if (Domain == PWR_D1_DOMAIN)
 8104518:	b9c2      	cbnz	r2, 810454c <HAL_PWREx_EnterSTOPMode+0x44>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM7_CPUID)
 810451a:	f7fe fd81 	bl	8103020 <HAL_GetCurrentCPUID>
 810451e:	2803      	cmp	r0, #3
 8104520:	d113      	bne.n	810454a <HAL_PWREx_EnterSTOPMode+0x42>
      return;
    }
#endif /* defined (DUAL_CORE) */

    /* Keep DSTOP mode when D1/CD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D1);
 8104522:	6923      	ldr	r3, [r4, #16]
 8104524:	f023 0301 	bic.w	r3, r3, #1
 8104528:	6123      	str	r3, [r4, #16]

    /* Keep DSTOP mode when D2 domain enters Deepsleep */
    CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D2);

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 810452a:	4b17      	ldr	r3, [pc, #92]	@ (8104588 <HAL_PWREx_EnterSTOPMode+0x80>)
 810452c:	691a      	ldr	r2, [r3, #16]
 810452e:	f042 0204 	orr.w	r2, r2, #4
 8104532:	611a      	str	r2, [r3, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 8104534:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8104538:	f3bf 8f6f 	isb	sy
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 810453c:	2d01      	cmp	r5, #1
 810453e:	d110      	bne.n	8104562 <HAL_PWREx_EnterSTOPMode+0x5a>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 8104540:	bf30      	wfi
      /* Request Wait For Event */
      __WFE ();
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8104542:	691a      	ldr	r2, [r3, #16]
 8104544:	f022 0204 	bic.w	r2, r2, #4
 8104548:	611a      	str	r2, [r3, #16]
#else
    /* Keep DSTOP mode when D3/SRD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
#endif  /* defined (DUAL_CORE) */
  }
}
 810454a:	bd38      	pop	{r3, r4, r5, pc}
  else if (Domain == PWR_D2_DOMAIN)
 810454c:	2a01      	cmp	r2, #1
 810454e:	d10a      	bne.n	8104566 <HAL_PWREx_EnterSTOPMode+0x5e>
    if (HAL_GetCurrentCPUID () != CM4_CPUID)
 8104550:	f7fe fd66 	bl	8103020 <HAL_GetCurrentCPUID>
 8104554:	2801      	cmp	r0, #1
 8104556:	d1f8      	bne.n	810454a <HAL_PWREx_EnterSTOPMode+0x42>
    CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D2);
 8104558:	6963      	ldr	r3, [r4, #20]
 810455a:	f023 0302 	bic.w	r3, r3, #2
 810455e:	6163      	str	r3, [r4, #20]
 8104560:	e7e3      	b.n	810452a <HAL_PWREx_EnterSTOPMode+0x22>
      __WFE ();
 8104562:	bf20      	wfe
 8104564:	e7ed      	b.n	8104542 <HAL_PWREx_EnterSTOPMode+0x3a>
    if (HAL_GetCurrentCPUID () == CM7_CPUID)
 8104566:	f7fe fd5b 	bl	8103020 <HAL_GetCurrentCPUID>
 810456a:	2803      	cmp	r0, #3
      CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
 810456c:	bf0b      	itete	eq
 810456e:	6923      	ldreq	r3, [r4, #16]
      CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D3);
 8104570:	6963      	ldrne	r3, [r4, #20]
      CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
 8104572:	f023 0304 	biceq.w	r3, r3, #4
      CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D3);
 8104576:	f023 0304 	bicne.w	r3, r3, #4
      CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
 810457a:	bf0c      	ite	eq
 810457c:	6123      	streq	r3, [r4, #16]
      CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D3);
 810457e:	6163      	strne	r3, [r4, #20]
 8104580:	e7e3      	b.n	810454a <HAL_PWREx_EnterSTOPMode+0x42>
 8104582:	bf00      	nop
 8104584:	58024800 	.word	0x58024800
 8104588:	e000ed00 	.word	0xe000ed00

0810458c <HAL_PWREx_ClearPendingEvent>:
  *         enter low power mode using Wait For Event request.
  * @note   Cortex-M7 must be in CRUN mode when calling this API by Cortex-M4.
  * @retval None.
  */
void HAL_PWREx_ClearPendingEvent (void)
{
 810458c:	b508      	push	{r3, lr}
#if defined (DUAL_CORE)
  /* Check the current Core */
  if (HAL_GetCurrentCPUID () == CM7_CPUID)
 810458e:	f7fe fd47 	bl	8103020 <HAL_GetCurrentCPUID>
 8104592:	2803      	cmp	r0, #3
 8104594:	d101      	bne.n	810459a <HAL_PWREx_ClearPendingEvent+0xe>
    __WFE ();
  }
  else
  {
    __SEV ();
    __WFE ();
 8104596:	bf20      	wfe
  }
#else
  __WFE ();
#endif /* defined (DUAL_CORE) */
}
 8104598:	bd08      	pop	{r3, pc}
    __SEV ();
 810459a:	bf40      	sev
 810459c:	e7fb      	b.n	8104596 <HAL_PWREx_ClearPendingEvent+0xa>
	...

081045a0 <HAL_RCC_GetSysClockFreq>:
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 81045a0:	4b49      	ldr	r3, [pc, #292]	@ (81046c8 <HAL_RCC_GetSysClockFreq+0x128>)
 81045a2:	691a      	ldr	r2, [r3, #16]
 81045a4:	f002 0238 	and.w	r2, r2, #56	@ 0x38
 81045a8:	2a10      	cmp	r2, #16
{
 81045aa:	b530      	push	{r4, r5, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 81045ac:	f000 8088 	beq.w	81046c0 <HAL_RCC_GetSysClockFreq+0x120>
 81045b0:	2a18      	cmp	r2, #24
 81045b2:	d00c      	beq.n	81045ce <HAL_RCC_GetSysClockFreq+0x2e>
 81045b4:	2a00      	cmp	r2, #0
 81045b6:	f040 8085 	bne.w	81046c4 <HAL_RCC_GetSysClockFreq+0x124>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 81045ba:	681a      	ldr	r2, [r3, #0]
 81045bc:	4843      	ldr	r0, [pc, #268]	@ (81046cc <HAL_RCC_GetSysClockFreq+0x12c>)
 81045be:	f012 0f20 	tst.w	r2, #32
 81045c2:	d003      	beq.n	81045cc <HAL_RCC_GetSysClockFreq+0x2c>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 81045c4:	681b      	ldr	r3, [r3, #0]
 81045c6:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 81045ca:	40d8      	lsrs	r0, r3
      sysclockfreq = CSI_VALUE;
      break;
  }

  return sysclockfreq;
}
 81045cc:	bd30      	pop	{r4, r5, pc}
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 81045ce:	6a99      	ldr	r1, [r3, #40]	@ 0x28
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 81045d0:	6a9d      	ldr	r5, [r3, #40]	@ 0x28
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 81045d2:	6adc      	ldr	r4, [r3, #44]	@ 0x2c
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 81045d4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
      if (pllm != 0U)
 81045d6:	f415 7f7c 	tst.w	r5, #1008	@ 0x3f0
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 81045da:	f3c5 1005 	ubfx	r0, r5, #4, #6
      if (pllm != 0U)
 81045de:	d0f5      	beq.n	81045cc <HAL_RCC_GetSysClockFreq+0x2c>
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 81045e0:	f3c2 02cc 	ubfx	r2, r2, #3, #13
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 81045e4:	f004 0401 	and.w	r4, r4, #1
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 81045e8:	4362      	muls	r2, r4
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 81045ea:	ee07 0a90 	vmov	s15, r0
 81045ee:	ee06 2a90 	vmov	s13, r2
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 81045f2:	f001 0103 	and.w	r1, r1, #3
 81045f6:	2901      	cmp	r1, #1
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 81045f8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 81045fc:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
 8104600:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8104604:	d04e      	beq.n	81046a4 <HAL_RCC_GetSysClockFreq+0x104>
 8104606:	2902      	cmp	r1, #2
 8104608:	d03e      	beq.n	8104688 <HAL_RCC_GetSysClockFreq+0xe8>
 810460a:	2900      	cmp	r1, #0
 810460c:	d14a      	bne.n	81046a4 <HAL_RCC_GetSysClockFreq+0x104>
            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 810460e:	681a      	ldr	r2, [r3, #0]
 8104610:	0692      	lsls	r2, r2, #26
 8104612:	d527      	bpl.n	8104664 <HAL_RCC_GetSysClockFreq+0xc4>
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8104614:	6819      	ldr	r1, [r3, #0]
 8104616:	4a2d      	ldr	r2, [pc, #180]	@ (81046cc <HAL_RCC_GetSysClockFreq+0x12c>)
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8104618:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 810461a:	f3c1 01c1 	ubfx	r1, r1, #3, #2
 810461e:	40ca      	lsrs	r2, r1
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8104620:	ee07 2a90 	vmov	s15, r2
 8104624:	eef8 5ae7 	vcvt.f32.s32	s11, s15
 8104628:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810462c:	eec5 7a87 	vdiv.f32	s15, s11, s14
 8104630:	ee07 3a10 	vmov	s14, r3
 8104634:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8104638:	ee37 7a26 	vadd.f32	s14, s14, s13
 810463c:	ee37 7a06 	vadd.f32	s14, s14, s12
 8104640:	ee67 7a87 	vmul.f32	s15, s15, s14
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8104644:	4b20      	ldr	r3, [pc, #128]	@ (81046c8 <HAL_RCC_GetSysClockFreq+0x128>)
 8104646:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8104648:	f3c3 2346 	ubfx	r3, r3, #9, #7
 810464c:	3301      	adds	r3, #1
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 810464e:	ee07 3a10 	vmov	s14, r3
 8104652:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 8104656:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 810465a:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 810465e:	ee17 0a90 	vmov	r0, s15
 8104662:	e7b3      	b.n	81045cc <HAL_RCC_GetSysClockFreq+0x2c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8104664:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8104666:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810466a:	ee07 3a90 	vmov	s15, r3
 810466e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8104672:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8104676:	ee77 7a86 	vadd.f32	s15, s15, s12
 810467a:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 81046d0 <HAL_RCC_GetSysClockFreq+0x130>
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 810467e:	eec6 6a07 	vdiv.f32	s13, s12, s14
 8104682:	ee67 7aa6 	vmul.f32	s15, s15, s13
            break;
 8104686:	e7dd      	b.n	8104644 <HAL_RCC_GetSysClockFreq+0xa4>
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8104688:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 810468a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810468e:	ee07 3a90 	vmov	s15, r3
 8104692:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8104696:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810469a:	ee77 7a86 	vadd.f32	s15, s15, s12
 810469e:	ed9f 6a0d 	vldr	s12, [pc, #52]	@ 81046d4 <HAL_RCC_GetSysClockFreq+0x134>
 81046a2:	e7ec      	b.n	810467e <HAL_RCC_GetSysClockFreq+0xde>
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 81046a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 81046a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81046aa:	ee07 3a90 	vmov	s15, r3
 81046ae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 81046b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81046b6:	ee77 7a86 	vadd.f32	s15, s15, s12
 81046ba:	ed9f 6a07 	vldr	s12, [pc, #28]	@ 81046d8 <HAL_RCC_GetSysClockFreq+0x138>
 81046be:	e7de      	b.n	810467e <HAL_RCC_GetSysClockFreq+0xde>
  switch (RCC->CFGR & RCC_CFGR_SWS)
 81046c0:	4806      	ldr	r0, [pc, #24]	@ (81046dc <HAL_RCC_GetSysClockFreq+0x13c>)
 81046c2:	e783      	b.n	81045cc <HAL_RCC_GetSysClockFreq+0x2c>
      sysclockfreq = CSI_VALUE;
 81046c4:	4806      	ldr	r0, [pc, #24]	@ (81046e0 <HAL_RCC_GetSysClockFreq+0x140>)
 81046c6:	e781      	b.n	81045cc <HAL_RCC_GetSysClockFreq+0x2c>
 81046c8:	58024400 	.word	0x58024400
 81046cc:	03d09000 	.word	0x03d09000
 81046d0:	4c742400 	.word	0x4c742400
 81046d4:	4bbebc20 	.word	0x4bbebc20
 81046d8:	4a742400 	.word	0x4a742400
 81046dc:	017d7840 	.word	0x017d7840
 81046e0:	003d0900 	.word	0x003d0900

081046e4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 81046e4:	b508      	push	{r3, lr}
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 81046e6:	f7ff ff5b 	bl	81045a0 <HAL_RCC_GetSysClockFreq>
 81046ea:	4b0a      	ldr	r3, [pc, #40]	@ (8104714 <HAL_RCC_GetHCLKFreq+0x30>)
 81046ec:	490a      	ldr	r1, [pc, #40]	@ (8104718 <HAL_RCC_GetHCLKFreq+0x34>)
 81046ee:	699a      	ldr	r2, [r3, #24]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 81046f0:	699b      	ldr	r3, [r3, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 81046f2:	f3c2 2203 	ubfx	r2, r2, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 81046f6:	f003 030f 	and.w	r3, r3, #15
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 81046fa:	5c8a      	ldrb	r2, [r1, r2]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 81046fc:	5ccb      	ldrb	r3, [r1, r3]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 81046fe:	f002 021f 	and.w	r2, r2, #31
 8104702:	40d0      	lsrs	r0, r2
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8104704:	f003 031f 	and.w	r3, r3, #31
 8104708:	40d8      	lsrs	r0, r3
 810470a:	4b04      	ldr	r3, [pc, #16]	@ (810471c <HAL_RCC_GetHCLKFreq+0x38>)
 810470c:	6018      	str	r0, [r3, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 810470e:	4b04      	ldr	r3, [pc, #16]	@ (8104720 <HAL_RCC_GetHCLKFreq+0x3c>)
 8104710:	6018      	str	r0, [r3, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
}
 8104712:	bd08      	pop	{r3, pc}
 8104714:	58024400 	.word	0x58024400
 8104718:	0810efd0 	.word	0x0810efd0
 810471c:	10000050 	.word	0x10000050
 8104720:	10000054 	.word	0x10000054

08104724 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8104724:	b508      	push	{r3, lr}
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8104726:	f7ff ffdd 	bl	81046e4 <HAL_RCC_GetHCLKFreq>
 810472a:	4b05      	ldr	r3, [pc, #20]	@ (8104740 <HAL_RCC_GetPCLK1Freq+0x1c>)
 810472c:	4a05      	ldr	r2, [pc, #20]	@ (8104744 <HAL_RCC_GetPCLK1Freq+0x20>)
 810472e:	69db      	ldr	r3, [r3, #28]
 8104730:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8104734:	5cd3      	ldrb	r3, [r2, r3]
 8104736:	f003 031f 	and.w	r3, r3, #31
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 810473a:	40d8      	lsrs	r0, r3
 810473c:	bd08      	pop	{r3, pc}
 810473e:	bf00      	nop
 8104740:	58024400 	.word	0x58024400
 8104744:	0810efd0 	.word	0x0810efd0

08104748 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8104748:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 810474a:	f7ff ffcb 	bl	81046e4 <HAL_RCC_GetHCLKFreq>
 810474e:	4b05      	ldr	r3, [pc, #20]	@ (8104764 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8104750:	4a05      	ldr	r2, [pc, #20]	@ (8104768 <HAL_RCC_GetPCLK2Freq+0x20>)
 8104752:	69db      	ldr	r3, [r3, #28]
 8104754:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8104758:	5cd3      	ldrb	r3, [r2, r3]
 810475a:	f003 031f 	and.w	r3, r3, #31
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 810475e:	40d8      	lsrs	r0, r3
 8104760:	bd08      	pop	{r3, pc}
 8104762:	bf00      	nop
 8104764:	58024400 	.word	0x58024400
 8104768:	0810efd0 	.word	0x0810efd0

0810476c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 810476c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 810476e:	4c3a      	ldr	r4, [pc, #232]	@ (8104858 <RCCEx_PLL2_Config+0xec>)
 8104770:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8104772:	f003 0303 	and.w	r3, r3, #3
 8104776:	2b03      	cmp	r3, #3
{
 8104778:	4606      	mov	r6, r0
 810477a:	460d      	mov	r5, r1
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 810477c:	d069      	beq.n	8104852 <RCCEx_PLL2_Config+0xe6>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 810477e:	6823      	ldr	r3, [r4, #0]
 8104780:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8104784:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8104786:	f7fd ff81 	bl	810268c <HAL_GetTick>
 810478a:	4607      	mov	r7, r0

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 810478c:	6823      	ldr	r3, [r4, #0]
 810478e:	011a      	lsls	r2, r3, #4
 8104790:	d44b      	bmi.n	810482a <RCCEx_PLL2_Config+0xbe>
        return HAL_TIMEOUT;
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8104792:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8104794:	6832      	ldr	r2, [r6, #0]
 8104796:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 810479a:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 810479e:	62a3      	str	r3, [r4, #40]	@ 0x28
 81047a0:	68b3      	ldr	r3, [r6, #8]
 81047a2:	68f2      	ldr	r2, [r6, #12]
 81047a4:	3b01      	subs	r3, #1
 81047a6:	3a01      	subs	r2, #1
 81047a8:	025b      	lsls	r3, r3, #9
 81047aa:	0412      	lsls	r2, r2, #16
 81047ac:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 81047b0:	b29b      	uxth	r3, r3
 81047b2:	4313      	orrs	r3, r2
 81047b4:	6872      	ldr	r2, [r6, #4]
 81047b6:	3a01      	subs	r2, #1
 81047b8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 81047bc:	4313      	orrs	r3, r2
 81047be:	6932      	ldr	r2, [r6, #16]
 81047c0:	3a01      	subs	r2, #1
 81047c2:	0612      	lsls	r2, r2, #24
 81047c4:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 81047c8:	4313      	orrs	r3, r2
 81047ca:	63a3      	str	r3, [r4, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 81047cc:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 81047ce:	6972      	ldr	r2, [r6, #20]
 81047d0:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 81047d4:	4313      	orrs	r3, r2
 81047d6:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 81047d8:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 81047da:	69b2      	ldr	r2, [r6, #24]
 81047dc:	f023 0320 	bic.w	r3, r3, #32
 81047e0:	4313      	orrs	r3, r2
 81047e2:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 81047e4:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 81047e6:	f023 0310 	bic.w	r3, r3, #16
 81047ea:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 81047ec:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 81047ee:	69f2      	ldr	r2, [r6, #28]
 81047f0:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 81047f4:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 81047f8:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 81047fc:	63e3      	str	r3, [r4, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 81047fe:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8104800:	f043 0310 	orr.w	r3, r3, #16
 8104804:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8104806:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
    if (Divider == DIVIDER_P_UPDATE)
 8104808:	b9b5      	cbnz	r5, 8104838 <RCCEx_PLL2_Config+0xcc>
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 810480a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 810480e:	62e3      	str	r3, [r4, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8104810:	4c11      	ldr	r4, [pc, #68]	@ (8104858 <RCCEx_PLL2_Config+0xec>)
 8104812:	6823      	ldr	r3, [r4, #0]
 8104814:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8104818:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 810481a:	f7fd ff37 	bl	810268c <HAL_GetTick>
 810481e:	4605      	mov	r5, r0

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8104820:	6823      	ldr	r3, [r4, #0]
 8104822:	011b      	lsls	r3, r3, #4
 8104824:	d50f      	bpl.n	8104846 <RCCEx_PLL2_Config+0xda>
    }

  }


  return status;
 8104826:	2000      	movs	r0, #0
 8104828:	e005      	b.n	8104836 <RCCEx_PLL2_Config+0xca>
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 810482a:	f7fd ff2f 	bl	810268c <HAL_GetTick>
 810482e:	1bc0      	subs	r0, r0, r7
 8104830:	2802      	cmp	r0, #2
 8104832:	d9ab      	bls.n	810478c <RCCEx_PLL2_Config+0x20>
        return HAL_TIMEOUT;
 8104834:	2003      	movs	r0, #3
}
 8104836:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    else if (Divider == DIVIDER_Q_UPDATE)
 8104838:	2d01      	cmp	r5, #1
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 810483a:	bf0c      	ite	eq
 810483c:	f443 1380 	orreq.w	r3, r3, #1048576	@ 0x100000
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8104840:	f443 1300 	orrne.w	r3, r3, #2097152	@ 0x200000
 8104844:	e7e3      	b.n	810480e <RCCEx_PLL2_Config+0xa2>
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8104846:	f7fd ff21 	bl	810268c <HAL_GetTick>
 810484a:	1b40      	subs	r0, r0, r5
 810484c:	2802      	cmp	r0, #2
 810484e:	d9e7      	bls.n	8104820 <RCCEx_PLL2_Config+0xb4>
 8104850:	e7f0      	b.n	8104834 <RCCEx_PLL2_Config+0xc8>
    return HAL_ERROR;
 8104852:	2001      	movs	r0, #1
 8104854:	e7ef      	b.n	8104836 <RCCEx_PLL2_Config+0xca>
 8104856:	bf00      	nop
 8104858:	58024400 	.word	0x58024400

0810485c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 810485c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 810485e:	4c3a      	ldr	r4, [pc, #232]	@ (8104948 <RCCEx_PLL3_Config+0xec>)
 8104860:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8104862:	f003 0303 	and.w	r3, r3, #3
 8104866:	2b03      	cmp	r3, #3
{
 8104868:	4606      	mov	r6, r0
 810486a:	460d      	mov	r5, r1
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 810486c:	d069      	beq.n	8104942 <RCCEx_PLL3_Config+0xe6>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 810486e:	6823      	ldr	r3, [r4, #0]
 8104870:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8104874:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8104876:	f7fd ff09 	bl	810268c <HAL_GetTick>
 810487a:	4607      	mov	r7, r0
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 810487c:	6823      	ldr	r3, [r4, #0]
 810487e:	009a      	lsls	r2, r3, #2
 8104880:	d44b      	bmi.n	810491a <RCCEx_PLL3_Config+0xbe>
        return HAL_TIMEOUT;
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8104882:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8104884:	6832      	ldr	r2, [r6, #0]
 8104886:	f023 737c 	bic.w	r3, r3, #66060288	@ 0x3f00000
 810488a:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 810488e:	62a3      	str	r3, [r4, #40]	@ 0x28
 8104890:	68b3      	ldr	r3, [r6, #8]
 8104892:	68f2      	ldr	r2, [r6, #12]
 8104894:	3b01      	subs	r3, #1
 8104896:	3a01      	subs	r2, #1
 8104898:	025b      	lsls	r3, r3, #9
 810489a:	0412      	lsls	r2, r2, #16
 810489c:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 81048a0:	b29b      	uxth	r3, r3
 81048a2:	4313      	orrs	r3, r2
 81048a4:	6872      	ldr	r2, [r6, #4]
 81048a6:	3a01      	subs	r2, #1
 81048a8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 81048ac:	4313      	orrs	r3, r2
 81048ae:	6932      	ldr	r2, [r6, #16]
 81048b0:	3a01      	subs	r2, #1
 81048b2:	0612      	lsls	r2, r2, #24
 81048b4:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 81048b8:	4313      	orrs	r3, r2
 81048ba:	6423      	str	r3, [r4, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 81048bc:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 81048be:	6972      	ldr	r2, [r6, #20]
 81048c0:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 81048c4:	4313      	orrs	r3, r2
 81048c6:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 81048c8:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 81048ca:	69b2      	ldr	r2, [r6, #24]
 81048cc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 81048d0:	4313      	orrs	r3, r2
 81048d2:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 81048d4:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 81048d6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 81048da:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 81048dc:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 81048de:	69f2      	ldr	r2, [r6, #28]
 81048e0:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 81048e4:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 81048e8:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 81048ec:	6463      	str	r3, [r4, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 81048ee:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 81048f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 81048f4:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 81048f6:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
    if (Divider == DIVIDER_P_UPDATE)
 81048f8:	b9b5      	cbnz	r5, 8104928 <RCCEx_PLL3_Config+0xcc>
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 81048fa:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 81048fe:	62e3      	str	r3, [r4, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8104900:	4c11      	ldr	r4, [pc, #68]	@ (8104948 <RCCEx_PLL3_Config+0xec>)
 8104902:	6823      	ldr	r3, [r4, #0]
 8104904:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8104908:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 810490a:	f7fd febf 	bl	810268c <HAL_GetTick>
 810490e:	4605      	mov	r5, r0

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8104910:	6823      	ldr	r3, [r4, #0]
 8104912:	009b      	lsls	r3, r3, #2
 8104914:	d50f      	bpl.n	8104936 <RCCEx_PLL3_Config+0xda>
    }

  }


  return status;
 8104916:	2000      	movs	r0, #0
 8104918:	e005      	b.n	8104926 <RCCEx_PLL3_Config+0xca>
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 810491a:	f7fd feb7 	bl	810268c <HAL_GetTick>
 810491e:	1bc0      	subs	r0, r0, r7
 8104920:	2802      	cmp	r0, #2
 8104922:	d9ab      	bls.n	810487c <RCCEx_PLL3_Config+0x20>
        return HAL_TIMEOUT;
 8104924:	2003      	movs	r0, #3
}
 8104926:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    else if (Divider == DIVIDER_Q_UPDATE)
 8104928:	2d01      	cmp	r5, #1
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 810492a:	bf0c      	ite	eq
 810492c:	f443 0300 	orreq.w	r3, r3, #8388608	@ 0x800000
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8104930:	f043 7380 	orrne.w	r3, r3, #16777216	@ 0x1000000
 8104934:	e7e3      	b.n	81048fe <RCCEx_PLL3_Config+0xa2>
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8104936:	f7fd fea9 	bl	810268c <HAL_GetTick>
 810493a:	1b40      	subs	r0, r0, r5
 810493c:	2802      	cmp	r0, #2
 810493e:	d9e7      	bls.n	8104910 <RCCEx_PLL3_Config+0xb4>
 8104940:	e7f0      	b.n	8104924 <RCCEx_PLL3_Config+0xc8>
    return HAL_ERROR;
 8104942:	2001      	movs	r0, #1
 8104944:	e7ef      	b.n	8104926 <RCCEx_PLL3_Config+0xca>
 8104946:	bf00      	nop
 8104948:	58024400 	.word	0x58024400

0810494c <HAL_RCCEx_PeriphCLKConfig>:
{
 810494c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8104950:	6803      	ldr	r3, [r0, #0]
{
 8104952:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8104954:	0118      	lsls	r0, r3, #4
 8104956:	d51e      	bpl.n	8104996 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    switch (PeriphClkInit->SpdifrxClockSelection)
 8104958:	6eab      	ldr	r3, [r5, #104]	@ 0x68
 810495a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 810495e:	d02b      	beq.n	81049b8 <HAL_RCCEx_PeriphCLKConfig+0x6c>
 8104960:	d80f      	bhi.n	8104982 <HAL_RCCEx_PeriphCLKConfig+0x36>
 8104962:	b1d3      	cbz	r3, 810499a <HAL_RCCEx_PeriphCLKConfig+0x4e>
 8104964:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8104968:	d01d      	beq.n	81049a6 <HAL_RCCEx_PeriphCLKConfig+0x5a>
 810496a:	2601      	movs	r6, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 810496c:	682b      	ldr	r3, [r5, #0]
 810496e:	05d9      	lsls	r1, r3, #23
 8104970:	d551      	bpl.n	8104a16 <HAL_RCCEx_PeriphCLKConfig+0xca>
    switch (PeriphClkInit->Sai1ClockSelection)
 8104972:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 8104974:	2b04      	cmp	r3, #4
 8104976:	d84d      	bhi.n	8104a14 <HAL_RCCEx_PeriphCLKConfig+0xc8>
 8104978:	e8df f003 	tbb	[pc, r3]
 810497c:	29463f24 	.word	0x29463f24
 8104980:	29          	.byte	0x29
 8104981:	00          	.byte	0x00
    switch (PeriphClkInit->SpdifrxClockSelection)
 8104982:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8104986:	d1f0      	bne.n	810496a <HAL_RCCEx_PeriphCLKConfig+0x1e>
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8104988:	4a85      	ldr	r2, [pc, #532]	@ (8104ba0 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 810498a:	6ea9      	ldr	r1, [r5, #104]	@ 0x68
 810498c:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 810498e:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8104992:	430b      	orrs	r3, r1
 8104994:	6513      	str	r3, [r2, #80]	@ 0x50
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8104996:	2600      	movs	r6, #0
 8104998:	e7e8      	b.n	810496c <HAL_RCCEx_PeriphCLKConfig+0x20>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 810499a:	4a81      	ldr	r2, [pc, #516]	@ (8104ba0 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 810499c:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 810499e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 81049a2:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 81049a4:	e7f0      	b.n	8104988 <HAL_RCCEx_PeriphCLKConfig+0x3c>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 81049a6:	2102      	movs	r1, #2
 81049a8:	f105 0008 	add.w	r0, r5, #8
 81049ac:	f7ff fede 	bl	810476c <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 81049b0:	4606      	mov	r6, r0
    if (ret == HAL_OK)
 81049b2:	2800      	cmp	r0, #0
 81049b4:	d1da      	bne.n	810496c <HAL_RCCEx_PeriphCLKConfig+0x20>
 81049b6:	e7e7      	b.n	8104988 <HAL_RCCEx_PeriphCLKConfig+0x3c>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 81049b8:	2102      	movs	r1, #2
 81049ba:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 81049be:	f7ff ff4d 	bl	810485c <RCCEx_PLL3_Config>
 81049c2:	e7f5      	b.n	81049b0 <HAL_RCCEx_PeriphCLKConfig+0x64>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81049c4:	4a76      	ldr	r2, [pc, #472]	@ (8104ba0 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 81049c6:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 81049c8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 81049cc:	62d3      	str	r3, [r2, #44]	@ 0x2c
    switch (PeriphClkInit->SpdifrxClockSelection)
 81049ce:	4634      	mov	r4, r6
    if (ret == HAL_OK)
 81049d0:	bb1c      	cbnz	r4, 8104a1a <HAL_RCCEx_PeriphCLKConfig+0xce>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 81049d2:	4a73      	ldr	r2, [pc, #460]	@ (8104ba0 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 81049d4:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 81049d6:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 81049d8:	f023 0307 	bic.w	r3, r3, #7
 81049dc:	430b      	orrs	r3, r1
 81049de:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 81049e0:	682b      	ldr	r3, [r5, #0]
 81049e2:	059a      	lsls	r2, r3, #22
 81049e4:	d528      	bpl.n	8104a38 <HAL_RCCEx_PeriphCLKConfig+0xec>
    switch (PeriphClkInit->Sai23ClockSelection)
 81049e6:	6deb      	ldr	r3, [r5, #92]	@ 0x5c
 81049e8:	2b80      	cmp	r3, #128	@ 0x80
 81049ea:	d043      	beq.n	8104a74 <HAL_RCCEx_PeriphCLKConfig+0x128>
 81049ec:	d817      	bhi.n	8104a1e <HAL_RCCEx_PeriphCLKConfig+0xd2>
 81049ee:	b3a3      	cbz	r3, 8104a5a <HAL_RCCEx_PeriphCLKConfig+0x10e>
 81049f0:	2b40      	cmp	r3, #64	@ 0x40
 81049f2:	d038      	beq.n	8104a66 <HAL_RCCEx_PeriphCLKConfig+0x11a>
 81049f4:	2601      	movs	r6, #1
 81049f6:	4634      	mov	r4, r6
 81049f8:	e01e      	b.n	8104a38 <HAL_RCCEx_PeriphCLKConfig+0xec>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 81049fa:	2100      	movs	r1, #0
 81049fc:	f105 0008 	add.w	r0, r5, #8
 8104a00:	f7ff feb4 	bl	810476c <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8104a04:	4604      	mov	r4, r0
        break;
 8104a06:	e7e3      	b.n	81049d0 <HAL_RCCEx_PeriphCLKConfig+0x84>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8104a08:	2100      	movs	r1, #0
 8104a0a:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 8104a0e:	f7ff ff25 	bl	810485c <RCCEx_PLL3_Config>
 8104a12:	e7f7      	b.n	8104a04 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    switch (PeriphClkInit->Sai1ClockSelection)
 8104a14:	2601      	movs	r6, #1
 8104a16:	4634      	mov	r4, r6
 8104a18:	e7e2      	b.n	81049e0 <HAL_RCCEx_PeriphCLKConfig+0x94>
 8104a1a:	4626      	mov	r6, r4
 8104a1c:	e7e0      	b.n	81049e0 <HAL_RCCEx_PeriphCLKConfig+0x94>
    switch (PeriphClkInit->Sai23ClockSelection)
 8104a1e:	2bc0      	cmp	r3, #192	@ 0xc0
 8104a20:	d002      	beq.n	8104a28 <HAL_RCCEx_PeriphCLKConfig+0xdc>
 8104a22:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8104a26:	d1e5      	bne.n	81049f4 <HAL_RCCEx_PeriphCLKConfig+0xa8>
    if (ret == HAL_OK)
 8104a28:	bb54      	cbnz	r4, 8104a80 <HAL_RCCEx_PeriphCLKConfig+0x134>
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8104a2a:	4a5d      	ldr	r2, [pc, #372]	@ (8104ba0 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8104a2c:	6de9      	ldr	r1, [r5, #92]	@ 0x5c
 8104a2e:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8104a30:	f423 73e0 	bic.w	r3, r3, #448	@ 0x1c0
 8104a34:	430b      	orrs	r3, r1
 8104a36:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8104a38:	682b      	ldr	r3, [r5, #0]
 8104a3a:	055b      	lsls	r3, r3, #21
 8104a3c:	d531      	bpl.n	8104aa2 <HAL_RCCEx_PeriphCLKConfig+0x156>
    switch (PeriphClkInit->Sai4AClockSelection)
 8104a3e:	f8d5 30a8 	ldr.w	r3, [r5, #168]	@ 0xa8
 8104a42:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8104a46:	d049      	beq.n	8104adc <HAL_RCCEx_PeriphCLKConfig+0x190>
 8104a48:	d81c      	bhi.n	8104a84 <HAL_RCCEx_PeriphCLKConfig+0x138>
 8104a4a:	2b00      	cmp	r3, #0
 8104a4c:	d039      	beq.n	8104ac2 <HAL_RCCEx_PeriphCLKConfig+0x176>
 8104a4e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8104a52:	d03c      	beq.n	8104ace <HAL_RCCEx_PeriphCLKConfig+0x182>
 8104a54:	2601      	movs	r6, #1
 8104a56:	4634      	mov	r4, r6
 8104a58:	e023      	b.n	8104aa2 <HAL_RCCEx_PeriphCLKConfig+0x156>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104a5a:	4a51      	ldr	r2, [pc, #324]	@ (8104ba0 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8104a5c:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8104a5e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8104a62:	62d3      	str	r3, [r2, #44]	@ 0x2c
        break;
 8104a64:	e7e0      	b.n	8104a28 <HAL_RCCEx_PeriphCLKConfig+0xdc>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8104a66:	2100      	movs	r1, #0
 8104a68:	f105 0008 	add.w	r0, r5, #8
 8104a6c:	f7ff fe7e 	bl	810476c <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8104a70:	4604      	mov	r4, r0
        break;
 8104a72:	e7d9      	b.n	8104a28 <HAL_RCCEx_PeriphCLKConfig+0xdc>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8104a74:	2100      	movs	r1, #0
 8104a76:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 8104a7a:	f7ff feef 	bl	810485c <RCCEx_PLL3_Config>
 8104a7e:	e7f7      	b.n	8104a70 <HAL_RCCEx_PeriphCLKConfig+0x124>
 8104a80:	4626      	mov	r6, r4
 8104a82:	e7d9      	b.n	8104a38 <HAL_RCCEx_PeriphCLKConfig+0xec>
    switch (PeriphClkInit->Sai4AClockSelection)
 8104a84:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8104a88:	d002      	beq.n	8104a90 <HAL_RCCEx_PeriphCLKConfig+0x144>
 8104a8a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8104a8e:	d1e1      	bne.n	8104a54 <HAL_RCCEx_PeriphCLKConfig+0x108>
    if (ret == HAL_OK)
 8104a90:	bb54      	cbnz	r4, 8104ae8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8104a92:	4a43      	ldr	r2, [pc, #268]	@ (8104ba0 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8104a94:	f8d5 10a8 	ldr.w	r1, [r5, #168]	@ 0xa8
 8104a98:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8104a9a:	f423 0360 	bic.w	r3, r3, #14680064	@ 0xe00000
 8104a9e:	430b      	orrs	r3, r1
 8104aa0:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8104aa2:	682b      	ldr	r3, [r5, #0]
 8104aa4:	051f      	lsls	r7, r3, #20
 8104aa6:	d530      	bpl.n	8104b0a <HAL_RCCEx_PeriphCLKConfig+0x1be>
    switch (PeriphClkInit->Sai4BClockSelection)
 8104aa8:	f8d5 30ac 	ldr.w	r3, [r5, #172]	@ 0xac
 8104aac:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8104ab0:	d045      	beq.n	8104b3e <HAL_RCCEx_PeriphCLKConfig+0x1f2>
 8104ab2:	d81b      	bhi.n	8104aec <HAL_RCCEx_PeriphCLKConfig+0x1a0>
 8104ab4:	b3b3      	cbz	r3, 8104b24 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
 8104ab6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8104aba:	d039      	beq.n	8104b30 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 8104abc:	2601      	movs	r6, #1
 8104abe:	4634      	mov	r4, r6
 8104ac0:	e023      	b.n	8104b0a <HAL_RCCEx_PeriphCLKConfig+0x1be>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104ac2:	4a37      	ldr	r2, [pc, #220]	@ (8104ba0 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8104ac4:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8104ac6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8104aca:	62d3      	str	r3, [r2, #44]	@ 0x2c
        break;
 8104acc:	e7e0      	b.n	8104a90 <HAL_RCCEx_PeriphCLKConfig+0x144>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8104ace:	2100      	movs	r1, #0
 8104ad0:	f105 0008 	add.w	r0, r5, #8
 8104ad4:	f7ff fe4a 	bl	810476c <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8104ad8:	4604      	mov	r4, r0
        break;
 8104ada:	e7d9      	b.n	8104a90 <HAL_RCCEx_PeriphCLKConfig+0x144>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8104adc:	2100      	movs	r1, #0
 8104ade:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 8104ae2:	f7ff febb 	bl	810485c <RCCEx_PLL3_Config>
 8104ae6:	e7f7      	b.n	8104ad8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8104ae8:	4626      	mov	r6, r4
 8104aea:	e7da      	b.n	8104aa2 <HAL_RCCEx_PeriphCLKConfig+0x156>
    switch (PeriphClkInit->Sai4BClockSelection)
 8104aec:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8104af0:	d002      	beq.n	8104af8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
 8104af2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8104af6:	d1e1      	bne.n	8104abc <HAL_RCCEx_PeriphCLKConfig+0x170>
    if (ret == HAL_OK)
 8104af8:	bb3c      	cbnz	r4, 8104b4a <HAL_RCCEx_PeriphCLKConfig+0x1fe>
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8104afa:	4a29      	ldr	r2, [pc, #164]	@ (8104ba0 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8104afc:	f8d5 10ac 	ldr.w	r1, [r5, #172]	@ 0xac
 8104b00:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8104b02:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8104b06:	430b      	orrs	r3, r1
 8104b08:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8104b0a:	682b      	ldr	r3, [r5, #0]
 8104b0c:	0198      	lsls	r0, r3, #6
 8104b0e:	d528      	bpl.n	8104b62 <HAL_RCCEx_PeriphCLKConfig+0x216>
    switch (PeriphClkInit->QspiClockSelection)
 8104b10:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8104b12:	2b20      	cmp	r3, #32
 8104b14:	d03b      	beq.n	8104b8e <HAL_RCCEx_PeriphCLKConfig+0x242>
 8104b16:	d81a      	bhi.n	8104b4e <HAL_RCCEx_PeriphCLKConfig+0x202>
 8104b18:	b1db      	cbz	r3, 8104b52 <HAL_RCCEx_PeriphCLKConfig+0x206>
 8104b1a:	2b10      	cmp	r3, #16
 8104b1c:	d031      	beq.n	8104b82 <HAL_RCCEx_PeriphCLKConfig+0x236>
 8104b1e:	2601      	movs	r6, #1
 8104b20:	4634      	mov	r4, r6
 8104b22:	e01e      	b.n	8104b62 <HAL_RCCEx_PeriphCLKConfig+0x216>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104b24:	4a1e      	ldr	r2, [pc, #120]	@ (8104ba0 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8104b26:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8104b28:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8104b2c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        break;
 8104b2e:	e7e3      	b.n	8104af8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8104b30:	2100      	movs	r1, #0
 8104b32:	f105 0008 	add.w	r0, r5, #8
 8104b36:	f7ff fe19 	bl	810476c <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8104b3a:	4604      	mov	r4, r0
        break;
 8104b3c:	e7dc      	b.n	8104af8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8104b3e:	2100      	movs	r1, #0
 8104b40:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 8104b44:	f7ff fe8a 	bl	810485c <RCCEx_PLL3_Config>
 8104b48:	e7f7      	b.n	8104b3a <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8104b4a:	4626      	mov	r6, r4
 8104b4c:	e7dd      	b.n	8104b0a <HAL_RCCEx_PeriphCLKConfig+0x1be>
    switch (PeriphClkInit->QspiClockSelection)
 8104b4e:	2b30      	cmp	r3, #48	@ 0x30
 8104b50:	d1e5      	bne.n	8104b1e <HAL_RCCEx_PeriphCLKConfig+0x1d2>
    if (ret == HAL_OK)
 8104b52:	bb1c      	cbnz	r4, 8104b9c <HAL_RCCEx_PeriphCLKConfig+0x250>
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8104b54:	4a12      	ldr	r2, [pc, #72]	@ (8104ba0 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8104b56:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 8104b58:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 8104b5a:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8104b5e:	430b      	orrs	r3, r1
 8104b60:	64d3      	str	r3, [r2, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8104b62:	682b      	ldr	r3, [r5, #0]
 8104b64:	04d9      	lsls	r1, r3, #19
 8104b66:	d52c      	bpl.n	8104bc2 <HAL_RCCEx_PeriphCLKConfig+0x276>
    switch (PeriphClkInit->Spi123ClockSelection)
 8104b68:	6e2b      	ldr	r3, [r5, #96]	@ 0x60
 8104b6a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8104b6e:	d076      	beq.n	8104c5e <HAL_RCCEx_PeriphCLKConfig+0x312>
 8104b70:	d818      	bhi.n	8104ba4 <HAL_RCCEx_PeriphCLKConfig+0x258>
 8104b72:	2b00      	cmp	r3, #0
 8104b74:	d066      	beq.n	8104c44 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
 8104b76:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8104b7a:	d069      	beq.n	8104c50 <HAL_RCCEx_PeriphCLKConfig+0x304>
 8104b7c:	2601      	movs	r6, #1
 8104b7e:	4634      	mov	r4, r6
 8104b80:	e01f      	b.n	8104bc2 <HAL_RCCEx_PeriphCLKConfig+0x276>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104b82:	4a07      	ldr	r2, [pc, #28]	@ (8104ba0 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8104b84:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8104b86:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8104b8a:	62d3      	str	r3, [r2, #44]	@ 0x2c
        break;
 8104b8c:	e7e1      	b.n	8104b52 <HAL_RCCEx_PeriphCLKConfig+0x206>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8104b8e:	2102      	movs	r1, #2
 8104b90:	f105 0008 	add.w	r0, r5, #8
 8104b94:	f7ff fdea 	bl	810476c <RCCEx_PLL2_Config>
 8104b98:	4604      	mov	r4, r0
        break;
 8104b9a:	e7da      	b.n	8104b52 <HAL_RCCEx_PeriphCLKConfig+0x206>
 8104b9c:	4626      	mov	r6, r4
 8104b9e:	e7e0      	b.n	8104b62 <HAL_RCCEx_PeriphCLKConfig+0x216>
 8104ba0:	58024400 	.word	0x58024400
    switch (PeriphClkInit->Spi123ClockSelection)
 8104ba4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8104ba8:	d002      	beq.n	8104bb0 <HAL_RCCEx_PeriphCLKConfig+0x264>
 8104baa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8104bae:	d1e5      	bne.n	8104b7c <HAL_RCCEx_PeriphCLKConfig+0x230>
    if (ret == HAL_OK)
 8104bb0:	2c00      	cmp	r4, #0
 8104bb2:	d15a      	bne.n	8104c6a <HAL_RCCEx_PeriphCLKConfig+0x31e>
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8104bb4:	4a9e      	ldr	r2, [pc, #632]	@ (8104e30 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8104bb6:	6e29      	ldr	r1, [r5, #96]	@ 0x60
 8104bb8:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8104bba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8104bbe:	430b      	orrs	r3, r1
 8104bc0:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8104bc2:	682b      	ldr	r3, [r5, #0]
 8104bc4:	049a      	lsls	r2, r3, #18
 8104bc6:	d50b      	bpl.n	8104be0 <HAL_RCCEx_PeriphCLKConfig+0x294>
    switch (PeriphClkInit->Spi45ClockSelection)
 8104bc8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8104bca:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8104bce:	d066      	beq.n	8104c9e <HAL_RCCEx_PeriphCLKConfig+0x352>
 8104bd0:	d84d      	bhi.n	8104c6e <HAL_RCCEx_PeriphCLKConfig+0x322>
 8104bd2:	2b00      	cmp	r3, #0
 8104bd4:	d053      	beq.n	8104c7e <HAL_RCCEx_PeriphCLKConfig+0x332>
 8104bd6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8104bda:	d059      	beq.n	8104c90 <HAL_RCCEx_PeriphCLKConfig+0x344>
 8104bdc:	2601      	movs	r6, #1
 8104bde:	4634      	mov	r4, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8104be0:	682b      	ldr	r3, [r5, #0]
 8104be2:	045b      	lsls	r3, r3, #17
 8104be4:	d50c      	bpl.n	8104c00 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
    switch (PeriphClkInit->Spi6ClockSelection)
 8104be6:	f8d5 30b0 	ldr.w	r3, [r5, #176]	@ 0xb0
 8104bea:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8104bee:	d077      	beq.n	8104ce0 <HAL_RCCEx_PeriphCLKConfig+0x394>
 8104bf0:	d85d      	bhi.n	8104cae <HAL_RCCEx_PeriphCLKConfig+0x362>
 8104bf2:	2b00      	cmp	r3, #0
 8104bf4:	d063      	beq.n	8104cbe <HAL_RCCEx_PeriphCLKConfig+0x372>
 8104bf6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8104bfa:	d06a      	beq.n	8104cd2 <HAL_RCCEx_PeriphCLKConfig+0x386>
 8104bfc:	2601      	movs	r6, #1
 8104bfe:	4634      	mov	r4, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8104c00:	682b      	ldr	r3, [r5, #0]
 8104c02:	041f      	lsls	r7, r3, #16
 8104c04:	d511      	bpl.n	8104c2a <HAL_RCCEx_PeriphCLKConfig+0x2de>
    switch (PeriphClkInit->FdcanClockSelection)
 8104c06:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 8104c08:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8104c0c:	d070      	beq.n	8104cf0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
 8104c0e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8104c12:	d073      	beq.n	8104cfc <HAL_RCCEx_PeriphCLKConfig+0x3b0>
 8104c14:	2b00      	cmp	r3, #0
 8104c16:	d178      	bne.n	8104d0a <HAL_RCCEx_PeriphCLKConfig+0x3be>
    if (ret == HAL_OK)
 8104c18:	2c00      	cmp	r4, #0
 8104c1a:	d179      	bne.n	8104d10 <HAL_RCCEx_PeriphCLKConfig+0x3c4>
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8104c1c:	4a84      	ldr	r2, [pc, #528]	@ (8104e30 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8104c1e:	6f29      	ldr	r1, [r5, #112]	@ 0x70
 8104c20:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8104c22:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 8104c26:	430b      	orrs	r3, r1
 8104c28:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8104c2a:	682b      	ldr	r3, [r5, #0]
 8104c2c:	01d8      	lsls	r0, r3, #7
 8104c2e:	d57f      	bpl.n	8104d30 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    switch (PeriphClkInit->FmcClockSelection)
 8104c30:	6cab      	ldr	r3, [r5, #72]	@ 0x48
 8104c32:	2b03      	cmp	r3, #3
 8104c34:	f200 80d8 	bhi.w	8104de8 <HAL_RCCEx_PeriphCLKConfig+0x49c>
 8104c38:	e8df f013 	tbh	[pc, r3, lsl #1]
 8104c3c:	006c0071 	.word	0x006c0071
 8104c40:	007100cf 	.word	0x007100cf
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104c44:	4a7a      	ldr	r2, [pc, #488]	@ (8104e30 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8104c46:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8104c48:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8104c4c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        break;
 8104c4e:	e7af      	b.n	8104bb0 <HAL_RCCEx_PeriphCLKConfig+0x264>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8104c50:	2100      	movs	r1, #0
 8104c52:	f105 0008 	add.w	r0, r5, #8
 8104c56:	f7ff fd89 	bl	810476c <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8104c5a:	4604      	mov	r4, r0
        break;
 8104c5c:	e7a8      	b.n	8104bb0 <HAL_RCCEx_PeriphCLKConfig+0x264>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8104c5e:	2100      	movs	r1, #0
 8104c60:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 8104c64:	f7ff fdfa 	bl	810485c <RCCEx_PLL3_Config>
 8104c68:	e7f7      	b.n	8104c5a <HAL_RCCEx_PeriphCLKConfig+0x30e>
 8104c6a:	4626      	mov	r6, r4
 8104c6c:	e7a9      	b.n	8104bc2 <HAL_RCCEx_PeriphCLKConfig+0x276>
    switch (PeriphClkInit->Spi45ClockSelection)
 8104c6e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8104c72:	f5b2 2f80 	cmp.w	r2, #262144	@ 0x40000
 8104c76:	d002      	beq.n	8104c7e <HAL_RCCEx_PeriphCLKConfig+0x332>
 8104c78:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8104c7c:	d1ae      	bne.n	8104bdc <HAL_RCCEx_PeriphCLKConfig+0x290>
    if (ret == HAL_OK)
 8104c7e:	b9a4      	cbnz	r4, 8104caa <HAL_RCCEx_PeriphCLKConfig+0x35e>
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8104c80:	4a6b      	ldr	r2, [pc, #428]	@ (8104e30 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8104c82:	6e69      	ldr	r1, [r5, #100]	@ 0x64
 8104c84:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8104c86:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8104c8a:	430b      	orrs	r3, r1
 8104c8c:	6513      	str	r3, [r2, #80]	@ 0x50
 8104c8e:	e7a7      	b.n	8104be0 <HAL_RCCEx_PeriphCLKConfig+0x294>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8104c90:	2101      	movs	r1, #1
 8104c92:	f105 0008 	add.w	r0, r5, #8
 8104c96:	f7ff fd69 	bl	810476c <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8104c9a:	4604      	mov	r4, r0
        break;
 8104c9c:	e7ef      	b.n	8104c7e <HAL_RCCEx_PeriphCLKConfig+0x332>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8104c9e:	2101      	movs	r1, #1
 8104ca0:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 8104ca4:	f7ff fdda 	bl	810485c <RCCEx_PLL3_Config>
 8104ca8:	e7f7      	b.n	8104c9a <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8104caa:	4626      	mov	r6, r4
 8104cac:	e798      	b.n	8104be0 <HAL_RCCEx_PeriphCLKConfig+0x294>
    switch (PeriphClkInit->Spi6ClockSelection)
 8104cae:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8104cb2:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 8104cb6:	d002      	beq.n	8104cbe <HAL_RCCEx_PeriphCLKConfig+0x372>
 8104cb8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8104cbc:	d19e      	bne.n	8104bfc <HAL_RCCEx_PeriphCLKConfig+0x2b0>
    if (ret == HAL_OK)
 8104cbe:	b9ac      	cbnz	r4, 8104cec <HAL_RCCEx_PeriphCLKConfig+0x3a0>
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8104cc0:	4a5b      	ldr	r2, [pc, #364]	@ (8104e30 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8104cc2:	f8d5 10b0 	ldr.w	r1, [r5, #176]	@ 0xb0
 8104cc6:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8104cc8:	f023 43e0 	bic.w	r3, r3, #1879048192	@ 0x70000000
 8104ccc:	430b      	orrs	r3, r1
 8104cce:	6593      	str	r3, [r2, #88]	@ 0x58
 8104cd0:	e796      	b.n	8104c00 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8104cd2:	2101      	movs	r1, #1
 8104cd4:	f105 0008 	add.w	r0, r5, #8
 8104cd8:	f7ff fd48 	bl	810476c <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8104cdc:	4604      	mov	r4, r0
        break;
 8104cde:	e7ee      	b.n	8104cbe <HAL_RCCEx_PeriphCLKConfig+0x372>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8104ce0:	2101      	movs	r1, #1
 8104ce2:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 8104ce6:	f7ff fdb9 	bl	810485c <RCCEx_PLL3_Config>
 8104cea:	e7f7      	b.n	8104cdc <HAL_RCCEx_PeriphCLKConfig+0x390>
 8104cec:	4626      	mov	r6, r4
 8104cee:	e787      	b.n	8104c00 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104cf0:	4a4f      	ldr	r2, [pc, #316]	@ (8104e30 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8104cf2:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8104cf4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8104cf8:	62d3      	str	r3, [r2, #44]	@ 0x2c
        break;
 8104cfa:	e78d      	b.n	8104c18 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8104cfc:	2101      	movs	r1, #1
 8104cfe:	f105 0008 	add.w	r0, r5, #8
 8104d02:	f7ff fd33 	bl	810476c <RCCEx_PLL2_Config>
 8104d06:	4604      	mov	r4, r0
        break;
 8104d08:	e786      	b.n	8104c18 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
    switch (PeriphClkInit->FdcanClockSelection)
 8104d0a:	2601      	movs	r6, #1
 8104d0c:	4634      	mov	r4, r6
 8104d0e:	e78c      	b.n	8104c2a <HAL_RCCEx_PeriphCLKConfig+0x2de>
 8104d10:	4626      	mov	r6, r4
 8104d12:	e78a      	b.n	8104c2a <HAL_RCCEx_PeriphCLKConfig+0x2de>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104d14:	4a46      	ldr	r2, [pc, #280]	@ (8104e30 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8104d16:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8104d18:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8104d1c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 8104d1e:	2c00      	cmp	r4, #0
 8104d20:	d165      	bne.n	8104dee <HAL_RCCEx_PeriphCLKConfig+0x4a2>
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8104d22:	4a43      	ldr	r2, [pc, #268]	@ (8104e30 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8104d24:	6ca9      	ldr	r1, [r5, #72]	@ 0x48
 8104d26:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 8104d28:	f023 0303 	bic.w	r3, r3, #3
 8104d2c:	430b      	orrs	r3, r1
 8104d2e:	64d3      	str	r3, [r2, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8104d30:	682b      	ldr	r3, [r5, #0]
 8104d32:	0259      	lsls	r1, r3, #9
 8104d34:	d539      	bpl.n	8104daa <HAL_RCCEx_PeriphCLKConfig+0x45e>
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8104d36:	4f3f      	ldr	r7, [pc, #252]	@ (8104e34 <HAL_RCCEx_PeriphCLKConfig+0x4e8>)
 8104d38:	683b      	ldr	r3, [r7, #0]
 8104d3a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8104d3e:	603b      	str	r3, [r7, #0]
    tickstart = HAL_GetTick();
 8104d40:	f7fd fca4 	bl	810268c <HAL_GetTick>
 8104d44:	4680      	mov	r8, r0
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8104d46:	683b      	ldr	r3, [r7, #0]
 8104d48:	05da      	lsls	r2, r3, #23
 8104d4a:	d552      	bpl.n	8104df2 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
    if (ret == HAL_OK)
 8104d4c:	2c00      	cmp	r4, #0
 8104d4e:	d175      	bne.n	8104e3c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8104d50:	4b37      	ldr	r3, [pc, #220]	@ (8104e30 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8104d52:	f8d5 00b4 	ldr.w	r0, [r5, #180]	@ 0xb4
 8104d56:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8104d58:	4042      	eors	r2, r0
 8104d5a:	f412 7f40 	tst.w	r2, #768	@ 0x300
 8104d5e:	d00b      	beq.n	8104d78 <HAL_RCCEx_PeriphCLKConfig+0x42c>
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8104d60:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_FORCE();
 8104d62:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8104d64:	f441 3180 	orr.w	r1, r1, #65536	@ 0x10000
 8104d68:	6719      	str	r1, [r3, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8104d6a:	6f19      	ldr	r1, [r3, #112]	@ 0x70
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8104d6c:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
        __HAL_RCC_BACKUPRESET_RELEASE();
 8104d70:	f421 3180 	bic.w	r1, r1, #65536	@ 0x10000
 8104d74:	6719      	str	r1, [r3, #112]	@ 0x70
        RCC->BDCR = tmpreg;
 8104d76:	671a      	str	r2, [r3, #112]	@ 0x70
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8104d78:	f5b0 7f80 	cmp.w	r0, #256	@ 0x100
 8104d7c:	d042      	beq.n	8104e04 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8104d7e:	f8d5 30b4 	ldr.w	r3, [r5, #180]	@ 0xb4
 8104d82:	492b      	ldr	r1, [pc, #172]	@ (8104e30 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8104d84:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 8104d88:	f5b2 7f40 	cmp.w	r2, #768	@ 0x300
 8104d8c:	d14b      	bne.n	8104e26 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8104d8e:	6908      	ldr	r0, [r1, #16]
 8104d90:	4a29      	ldr	r2, [pc, #164]	@ (8104e38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8104d92:	f420 507c 	bic.w	r0, r0, #16128	@ 0x3f00
 8104d96:	ea02 1213 	and.w	r2, r2, r3, lsr #4
 8104d9a:	4302      	orrs	r2, r0
 8104d9c:	610a      	str	r2, [r1, #16]
 8104d9e:	4a24      	ldr	r2, [pc, #144]	@ (8104e30 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8104da0:	6f11      	ldr	r1, [r2, #112]	@ 0x70
 8104da2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8104da6:	430b      	orrs	r3, r1
 8104da8:	6713      	str	r3, [r2, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8104daa:	682b      	ldr	r3, [r5, #0]
 8104dac:	07d8      	lsls	r0, r3, #31
 8104dae:	d509      	bpl.n	8104dc4 <HAL_RCCEx_PeriphCLKConfig+0x478>
    switch (PeriphClkInit->Usart16ClockSelection)
 8104db0:	6feb      	ldr	r3, [r5, #124]	@ 0x7c
 8104db2:	2b10      	cmp	r3, #16
 8104db4:	d05a      	beq.n	8104e6c <HAL_RCCEx_PeriphCLKConfig+0x520>
 8104db6:	d843      	bhi.n	8104e40 <HAL_RCCEx_PeriphCLKConfig+0x4f4>
 8104db8:	2b00      	cmp	r3, #0
 8104dba:	d047      	beq.n	8104e4c <HAL_RCCEx_PeriphCLKConfig+0x500>
 8104dbc:	2b08      	cmp	r3, #8
 8104dbe:	d04e      	beq.n	8104e5e <HAL_RCCEx_PeriphCLKConfig+0x512>
 8104dc0:	2601      	movs	r6, #1
 8104dc2:	4634      	mov	r4, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8104dc4:	682b      	ldr	r3, [r5, #0]
 8104dc6:	0799      	lsls	r1, r3, #30
 8104dc8:	d566      	bpl.n	8104e98 <HAL_RCCEx_PeriphCLKConfig+0x54c>
    switch (PeriphClkInit->Usart234578ClockSelection)
 8104dca:	6fab      	ldr	r3, [r5, #120]	@ 0x78
 8104dcc:	2b05      	cmp	r3, #5
 8104dce:	d879      	bhi.n	8104ec4 <HAL_RCCEx_PeriphCLKConfig+0x578>
 8104dd0:	e8df f003 	tbb	[pc, r3]
 8104dd4:	5a72545a 	.word	0x5a72545a
 8104dd8:	5a5a      	.short	0x5a5a
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8104dda:	2102      	movs	r1, #2
 8104ddc:	f105 0008 	add.w	r0, r5, #8
 8104de0:	f7ff fcc4 	bl	810476c <RCCEx_PLL2_Config>
 8104de4:	4604      	mov	r4, r0
        break;
 8104de6:	e79a      	b.n	8104d1e <HAL_RCCEx_PeriphCLKConfig+0x3d2>
    switch (PeriphClkInit->FmcClockSelection)
 8104de8:	2601      	movs	r6, #1
 8104dea:	4634      	mov	r4, r6
 8104dec:	e7a0      	b.n	8104d30 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8104dee:	4626      	mov	r6, r4
 8104df0:	e79e      	b.n	8104d30 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8104df2:	f7fd fc4b 	bl	810268c <HAL_GetTick>
 8104df6:	eba0 0008 	sub.w	r0, r0, r8
 8104dfa:	2864      	cmp	r0, #100	@ 0x64
 8104dfc:	d9a3      	bls.n	8104d46 <HAL_RCCEx_PeriphCLKConfig+0x3fa>
        ret = HAL_TIMEOUT;
 8104dfe:	2603      	movs	r6, #3
 8104e00:	4634      	mov	r4, r6
 8104e02:	e7d2      	b.n	8104daa <HAL_RCCEx_PeriphCLKConfig+0x45e>
        tickstart = HAL_GetTick();
 8104e04:	f7fd fc42 	bl	810268c <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8104e08:	f8df 8024 	ldr.w	r8, [pc, #36]	@ 8104e30 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
        tickstart = HAL_GetTick();
 8104e0c:	4607      	mov	r7, r0
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8104e0e:	f241 3988 	movw	r9, #5000	@ 0x1388
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8104e12:	f8d8 3070 	ldr.w	r3, [r8, #112]	@ 0x70
 8104e16:	079b      	lsls	r3, r3, #30
 8104e18:	d4b1      	bmi.n	8104d7e <HAL_RCCEx_PeriphCLKConfig+0x432>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8104e1a:	f7fd fc37 	bl	810268c <HAL_GetTick>
 8104e1e:	1bc0      	subs	r0, r0, r7
 8104e20:	4548      	cmp	r0, r9
 8104e22:	d9f6      	bls.n	8104e12 <HAL_RCCEx_PeriphCLKConfig+0x4c6>
 8104e24:	e7eb      	b.n	8104dfe <HAL_RCCEx_PeriphCLKConfig+0x4b2>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8104e26:	690a      	ldr	r2, [r1, #16]
 8104e28:	f422 527c 	bic.w	r2, r2, #16128	@ 0x3f00
 8104e2c:	e7b6      	b.n	8104d9c <HAL_RCCEx_PeriphCLKConfig+0x450>
 8104e2e:	bf00      	nop
 8104e30:	58024400 	.word	0x58024400
 8104e34:	58024800 	.word	0x58024800
 8104e38:	00ffffcf 	.word	0x00ffffcf
 8104e3c:	4626      	mov	r6, r4
 8104e3e:	e7b4      	b.n	8104daa <HAL_RCCEx_PeriphCLKConfig+0x45e>
    switch (PeriphClkInit->Usart16ClockSelection)
 8104e40:	f023 0208 	bic.w	r2, r3, #8
 8104e44:	2a20      	cmp	r2, #32
 8104e46:	d001      	beq.n	8104e4c <HAL_RCCEx_PeriphCLKConfig+0x500>
 8104e48:	2b18      	cmp	r3, #24
 8104e4a:	d1b9      	bne.n	8104dc0 <HAL_RCCEx_PeriphCLKConfig+0x474>
    if (ret == HAL_OK)
 8104e4c:	b9a4      	cbnz	r4, 8104e78 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8104e4e:	4a20      	ldr	r2, [pc, #128]	@ (8104ed0 <HAL_RCCEx_PeriphCLKConfig+0x584>)
 8104e50:	6fe9      	ldr	r1, [r5, #124]	@ 0x7c
 8104e52:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8104e54:	f023 0338 	bic.w	r3, r3, #56	@ 0x38
 8104e58:	430b      	orrs	r3, r1
 8104e5a:	6553      	str	r3, [r2, #84]	@ 0x54
 8104e5c:	e7b2      	b.n	8104dc4 <HAL_RCCEx_PeriphCLKConfig+0x478>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8104e5e:	2101      	movs	r1, #1
 8104e60:	f105 0008 	add.w	r0, r5, #8
 8104e64:	f7ff fc82 	bl	810476c <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8104e68:	4604      	mov	r4, r0
        break;
 8104e6a:	e7ef      	b.n	8104e4c <HAL_RCCEx_PeriphCLKConfig+0x500>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8104e6c:	2101      	movs	r1, #1
 8104e6e:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 8104e72:	f7ff fcf3 	bl	810485c <RCCEx_PLL3_Config>
 8104e76:	e7f7      	b.n	8104e68 <HAL_RCCEx_PeriphCLKConfig+0x51c>
 8104e78:	4626      	mov	r6, r4
 8104e7a:	e7a3      	b.n	8104dc4 <HAL_RCCEx_PeriphCLKConfig+0x478>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8104e7c:	2101      	movs	r1, #1
 8104e7e:	f105 0008 	add.w	r0, r5, #8
 8104e82:	f7ff fc73 	bl	810476c <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8104e86:	4604      	mov	r4, r0
    if (ret == HAL_OK)
 8104e88:	b9fc      	cbnz	r4, 8104eca <HAL_RCCEx_PeriphCLKConfig+0x57e>
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8104e8a:	4a11      	ldr	r2, [pc, #68]	@ (8104ed0 <HAL_RCCEx_PeriphCLKConfig+0x584>)
 8104e8c:	6fa9      	ldr	r1, [r5, #120]	@ 0x78
 8104e8e:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8104e90:	f023 0307 	bic.w	r3, r3, #7
 8104e94:	430b      	orrs	r3, r1
 8104e96:	6553      	str	r3, [r2, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8104e98:	682b      	ldr	r3, [r5, #0]
 8104e9a:	075a      	lsls	r2, r3, #29
 8104e9c:	d52b      	bpl.n	8104ef6 <HAL_RCCEx_PeriphCLKConfig+0x5aa>
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8104e9e:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 8104ea2:	2b05      	cmp	r3, #5
 8104ea4:	f200 816e 	bhi.w	8105184 <HAL_RCCEx_PeriphCLKConfig+0x838>
 8104ea8:	e8df f013 	tbh	[pc, r3, lsl #1]
 8104eac:	0014001a 	.word	0x0014001a
 8104eb0:	001a0166 	.word	0x001a0166
 8104eb4:	001a001a 	.word	0x001a001a
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8104eb8:	2101      	movs	r1, #1
 8104eba:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 8104ebe:	f7ff fccd 	bl	810485c <RCCEx_PLL3_Config>
 8104ec2:	e7e0      	b.n	8104e86 <HAL_RCCEx_PeriphCLKConfig+0x53a>
    switch (PeriphClkInit->Usart234578ClockSelection)
 8104ec4:	2601      	movs	r6, #1
 8104ec6:	4634      	mov	r4, r6
 8104ec8:	e7e6      	b.n	8104e98 <HAL_RCCEx_PeriphCLKConfig+0x54c>
 8104eca:	4626      	mov	r6, r4
 8104ecc:	e7e4      	b.n	8104e98 <HAL_RCCEx_PeriphCLKConfig+0x54c>
 8104ece:	bf00      	nop
 8104ed0:	58024400 	.word	0x58024400
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8104ed4:	2101      	movs	r1, #1
 8104ed6:	f105 0008 	add.w	r0, r5, #8
 8104eda:	f7ff fc47 	bl	810476c <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8104ede:	4604      	mov	r4, r0
    if (ret == HAL_OK)
 8104ee0:	2c00      	cmp	r4, #0
 8104ee2:	f040 8152 	bne.w	810518a <HAL_RCCEx_PeriphCLKConfig+0x83e>
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8104ee6:	4aaa      	ldr	r2, [pc, #680]	@ (8105190 <HAL_RCCEx_PeriphCLKConfig+0x844>)
 8104ee8:	f8d5 1094 	ldr.w	r1, [r5, #148]	@ 0x94
 8104eec:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8104eee:	f023 0307 	bic.w	r3, r3, #7
 8104ef2:	430b      	orrs	r3, r1
 8104ef4:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8104ef6:	682b      	ldr	r3, [r5, #0]
 8104ef8:	069b      	lsls	r3, r3, #26
 8104efa:	d510      	bpl.n	8104f1e <HAL_RCCEx_PeriphCLKConfig+0x5d2>
    switch (PeriphClkInit->Lptim1ClockSelection)
 8104efc:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 8104f00:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8104f04:	f000 8160 	beq.w	81051c8 <HAL_RCCEx_PeriphCLKConfig+0x87c>
 8104f08:	f200 8144 	bhi.w	8105194 <HAL_RCCEx_PeriphCLKConfig+0x848>
 8104f0c:	2b00      	cmp	r3, #0
 8104f0e:	f000 814a 	beq.w	81051a6 <HAL_RCCEx_PeriphCLKConfig+0x85a>
 8104f12:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8104f16:	f000 8150 	beq.w	81051ba <HAL_RCCEx_PeriphCLKConfig+0x86e>
 8104f1a:	2601      	movs	r6, #1
 8104f1c:	4634      	mov	r4, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8104f1e:	682b      	ldr	r3, [r5, #0]
 8104f20:	065f      	lsls	r7, r3, #25
 8104f22:	d510      	bpl.n	8104f46 <HAL_RCCEx_PeriphCLKConfig+0x5fa>
    switch (PeriphClkInit->Lptim2ClockSelection)
 8104f24:	f8d5 309c 	ldr.w	r3, [r5, #156]	@ 0x9c
 8104f28:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8104f2c:	f000 816e 	beq.w	810520c <HAL_RCCEx_PeriphCLKConfig+0x8c0>
 8104f30:	f200 8152 	bhi.w	81051d8 <HAL_RCCEx_PeriphCLKConfig+0x88c>
 8104f34:	2b00      	cmp	r3, #0
 8104f36:	f000 8158 	beq.w	81051ea <HAL_RCCEx_PeriphCLKConfig+0x89e>
 8104f3a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8104f3e:	f000 815e 	beq.w	81051fe <HAL_RCCEx_PeriphCLKConfig+0x8b2>
 8104f42:	2601      	movs	r6, #1
 8104f44:	4634      	mov	r4, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8104f46:	682b      	ldr	r3, [r5, #0]
 8104f48:	0618      	lsls	r0, r3, #24
 8104f4a:	d510      	bpl.n	8104f6e <HAL_RCCEx_PeriphCLKConfig+0x622>
    switch (PeriphClkInit->Lptim345ClockSelection)
 8104f4c:	f8d5 30a0 	ldr.w	r3, [r5, #160]	@ 0xa0
 8104f50:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8104f54:	f000 817c 	beq.w	8105250 <HAL_RCCEx_PeriphCLKConfig+0x904>
 8104f58:	f200 8160 	bhi.w	810521c <HAL_RCCEx_PeriphCLKConfig+0x8d0>
 8104f5c:	2b00      	cmp	r3, #0
 8104f5e:	f000 8166 	beq.w	810522e <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8104f62:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8104f66:	f000 816c 	beq.w	8105242 <HAL_RCCEx_PeriphCLKConfig+0x8f6>
 8104f6a:	2601      	movs	r6, #1
 8104f6c:	4634      	mov	r4, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8104f6e:	682b      	ldr	r3, [r5, #0]
 8104f70:	0719      	lsls	r1, r3, #28
 8104f72:	d514      	bpl.n	8104f9e <HAL_RCCEx_PeriphCLKConfig+0x652>
    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8104f74:	f8d5 3084 	ldr.w	r3, [r5, #132]	@ 0x84
 8104f78:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8104f7c:	d107      	bne.n	8104f8e <HAL_RCCEx_PeriphCLKConfig+0x642>
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8104f7e:	2102      	movs	r1, #2
 8104f80:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 8104f84:	f7ff fc6a 	bl	810485c <RCCEx_PLL3_Config>
        status = HAL_ERROR;
 8104f88:	2800      	cmp	r0, #0
 8104f8a:	bf18      	it	ne
 8104f8c:	2601      	movne	r6, #1
    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8104f8e:	4a80      	ldr	r2, [pc, #512]	@ (8105190 <HAL_RCCEx_PeriphCLKConfig+0x844>)
 8104f90:	f8d5 1084 	ldr.w	r1, [r5, #132]	@ 0x84
 8104f94:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8104f96:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8104f9a:	430b      	orrs	r3, r1
 8104f9c:	6553      	str	r3, [r2, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8104f9e:	682b      	ldr	r3, [r5, #0]
 8104fa0:	06da      	lsls	r2, r3, #27
 8104fa2:	d514      	bpl.n	8104fce <HAL_RCCEx_PeriphCLKConfig+0x682>
    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8104fa4:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 8104fa8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8104fac:	d107      	bne.n	8104fbe <HAL_RCCEx_PeriphCLKConfig+0x672>
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8104fae:	2102      	movs	r1, #2
 8104fb0:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 8104fb4:	f7ff fc52 	bl	810485c <RCCEx_PLL3_Config>
        status = HAL_ERROR;
 8104fb8:	2800      	cmp	r0, #0
 8104fba:	bf18      	it	ne
 8104fbc:	2601      	movne	r6, #1
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8104fbe:	4a74      	ldr	r2, [pc, #464]	@ (8105190 <HAL_RCCEx_PeriphCLKConfig+0x844>)
 8104fc0:	f8d5 1098 	ldr.w	r1, [r5, #152]	@ 0x98
 8104fc4:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8104fc6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8104fca:	430b      	orrs	r3, r1
 8104fcc:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8104fce:	682b      	ldr	r3, [r5, #0]
 8104fd0:	031b      	lsls	r3, r3, #12
 8104fd2:	d51b      	bpl.n	810500c <HAL_RCCEx_PeriphCLKConfig+0x6c0>
    switch (PeriphClkInit->AdcClockSelection)
 8104fd4:	f8d5 10a4 	ldr.w	r1, [r5, #164]	@ 0xa4
 8104fd8:	f5b1 3f80 	cmp.w	r1, #65536	@ 0x10000
 8104fdc:	f000 8140 	beq.w	8105260 <HAL_RCCEx_PeriphCLKConfig+0x914>
 8104fe0:	f5b1 3f00 	cmp.w	r1, #131072	@ 0x20000
 8104fe4:	d007      	beq.n	8104ff6 <HAL_RCCEx_PeriphCLKConfig+0x6aa>
 8104fe6:	2900      	cmp	r1, #0
 8104fe8:	f040 8140 	bne.w	810526c <HAL_RCCEx_PeriphCLKConfig+0x920>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8104fec:	f105 0008 	add.w	r0, r5, #8
 8104ff0:	f7ff fbbc 	bl	810476c <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8104ff4:	4604      	mov	r4, r0
    if (ret == HAL_OK)
 8104ff6:	2c00      	cmp	r4, #0
 8104ff8:	f040 813b 	bne.w	8105272 <HAL_RCCEx_PeriphCLKConfig+0x926>
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8104ffc:	4a64      	ldr	r2, [pc, #400]	@ (8105190 <HAL_RCCEx_PeriphCLKConfig+0x844>)
 8104ffe:	f8d5 10a4 	ldr.w	r1, [r5, #164]	@ 0xa4
 8105002:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8105004:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8105008:	430b      	orrs	r3, r1
 810500a:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 810500c:	682b      	ldr	r3, [r5, #0]
 810500e:	035f      	lsls	r7, r3, #13
 8105010:	d50f      	bpl.n	8105032 <HAL_RCCEx_PeriphCLKConfig+0x6e6>
    switch (PeriphClkInit->UsbClockSelection)
 8105012:	f8d5 3088 	ldr.w	r3, [r5, #136]	@ 0x88
 8105016:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 810501a:	f000 813b 	beq.w	8105294 <HAL_RCCEx_PeriphCLKConfig+0x948>
 810501e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8105022:	f000 812d 	beq.w	8105280 <HAL_RCCEx_PeriphCLKConfig+0x934>
 8105026:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 810502a:	f000 8124 	beq.w	8105276 <HAL_RCCEx_PeriphCLKConfig+0x92a>
 810502e:	2601      	movs	r6, #1
 8105030:	4634      	mov	r4, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8105032:	682b      	ldr	r3, [r5, #0]
 8105034:	03d8      	lsls	r0, r3, #15
 8105036:	d509      	bpl.n	810504c <HAL_RCCEx_PeriphCLKConfig+0x700>
    switch (PeriphClkInit->SdmmcClockSelection)
 8105038:	6d2b      	ldr	r3, [r5, #80]	@ 0x50
 810503a:	2b00      	cmp	r3, #0
 810503c:	f000 8133 	beq.w	81052a6 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8105040:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8105044:	f000 813d 	beq.w	81052c2 <HAL_RCCEx_PeriphCLKConfig+0x976>
 8105048:	2601      	movs	r6, #1
 810504a:	4634      	mov	r4, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 810504c:	682b      	ldr	r3, [r5, #0]
 810504e:	0099      	lsls	r1, r3, #2
 8105050:	d507      	bpl.n	8105062 <HAL_RCCEx_PeriphCLKConfig+0x716>
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8105052:	2102      	movs	r1, #2
 8105054:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 8105058:	f7ff fc00 	bl	810485c <RCCEx_PLL3_Config>
      status = HAL_ERROR;
 810505c:	2800      	cmp	r0, #0
 810505e:	bf18      	it	ne
 8105060:	2601      	movne	r6, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8105062:	e9d5 3100 	ldrd	r3, r1, [r5]
 8105066:	039a      	lsls	r2, r3, #14
 8105068:	f140 8143 	bpl.w	81052f2 <HAL_RCCEx_PeriphCLKConfig+0x9a6>
    switch (PeriphClkInit->RngClockSelection)
 810506c:	f8d5 0080 	ldr.w	r0, [r5, #128]	@ 0x80
 8105070:	f5b0 7f80 	cmp.w	r0, #256	@ 0x100
 8105074:	f000 813f 	beq.w	81052f6 <HAL_RCCEx_PeriphCLKConfig+0x9aa>
 8105078:	f200 812c 	bhi.w	81052d4 <HAL_RCCEx_PeriphCLKConfig+0x988>
 810507c:	2800      	cmp	r0, #0
 810507e:	f000 812f 	beq.w	81052e0 <HAL_RCCEx_PeriphCLKConfig+0x994>
 8105082:	2401      	movs	r4, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8105084:	02df      	lsls	r7, r3, #11
 8105086:	d506      	bpl.n	8105096 <HAL_RCCEx_PeriphCLKConfig+0x74a>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8105088:	4841      	ldr	r0, [pc, #260]	@ (8105190 <HAL_RCCEx_PeriphCLKConfig+0x844>)
 810508a:	6f6e      	ldr	r6, [r5, #116]	@ 0x74
 810508c:	6d02      	ldr	r2, [r0, #80]	@ 0x50
 810508e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8105092:	4332      	orrs	r2, r6
 8105094:	6502      	str	r2, [r0, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8105096:	00de      	lsls	r6, r3, #3
 8105098:	d507      	bpl.n	81050aa <HAL_RCCEx_PeriphCLKConfig+0x75e>
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 810509a:	483d      	ldr	r0, [pc, #244]	@ (8105190 <HAL_RCCEx_PeriphCLKConfig+0x844>)
 810509c:	f8d5 60b8 	ldr.w	r6, [r5, #184]	@ 0xb8
 81050a0:	6902      	ldr	r2, [r0, #16]
 81050a2:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 81050a6:	4332      	orrs	r2, r6
 81050a8:	6102      	str	r2, [r0, #16]
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 81050aa:	0298      	lsls	r0, r3, #10
 81050ac:	d506      	bpl.n	81050bc <HAL_RCCEx_PeriphCLKConfig+0x770>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 81050ae:	4838      	ldr	r0, [pc, #224]	@ (8105190 <HAL_RCCEx_PeriphCLKConfig+0x844>)
 81050b0:	6eee      	ldr	r6, [r5, #108]	@ 0x6c
 81050b2:	6d02      	ldr	r2, [r0, #80]	@ 0x50
 81050b4:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 81050b8:	4332      	orrs	r2, r6
 81050ba:	6502      	str	r2, [r0, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 81050bc:	005a      	lsls	r2, r3, #1
 81050be:	d509      	bpl.n	81050d4 <HAL_RCCEx_PeriphCLKConfig+0x788>
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 81050c0:	4a33      	ldr	r2, [pc, #204]	@ (8105190 <HAL_RCCEx_PeriphCLKConfig+0x844>)
 81050c2:	6910      	ldr	r0, [r2, #16]
 81050c4:	f420 4000 	bic.w	r0, r0, #32768	@ 0x8000
 81050c8:	6110      	str	r0, [r2, #16]
 81050ca:	6910      	ldr	r0, [r2, #16]
 81050cc:	f8d5 60bc 	ldr.w	r6, [r5, #188]	@ 0xbc
 81050d0:	4330      	orrs	r0, r6
 81050d2:	6110      	str	r0, [r2, #16]
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 81050d4:	2b00      	cmp	r3, #0
 81050d6:	da06      	bge.n	81050e6 <HAL_RCCEx_PeriphCLKConfig+0x79a>
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 81050d8:	482d      	ldr	r0, [pc, #180]	@ (8105190 <HAL_RCCEx_PeriphCLKConfig+0x844>)
 81050da:	6d6e      	ldr	r6, [r5, #84]	@ 0x54
 81050dc:	6cc2      	ldr	r2, [r0, #76]	@ 0x4c
 81050de:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 81050e2:	4332      	orrs	r2, r6
 81050e4:	64c2      	str	r2, [r0, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 81050e6:	021f      	lsls	r7, r3, #8
 81050e8:	d507      	bpl.n	81050fa <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 81050ea:	4a29      	ldr	r2, [pc, #164]	@ (8105190 <HAL_RCCEx_PeriphCLKConfig+0x844>)
 81050ec:	f8d5 008c 	ldr.w	r0, [r5, #140]	@ 0x8c
 81050f0:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 81050f2:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 81050f6:	4303      	orrs	r3, r0
 81050f8:	6553      	str	r3, [r2, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 81050fa:	07ce      	lsls	r6, r1, #31
 81050fc:	d506      	bpl.n	810510c <HAL_RCCEx_PeriphCLKConfig+0x7c0>
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 81050fe:	2100      	movs	r1, #0
 8105100:	f105 0008 	add.w	r0, r5, #8
 8105104:	f7ff fb32 	bl	810476c <RCCEx_PLL2_Config>
    if (ret == HAL_OK)
 8105108:	4607      	mov	r7, r0
 810510a:	b900      	cbnz	r0, 810510e <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    switch (PeriphClkInit->RngClockSelection)
 810510c:	4627      	mov	r7, r4
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 810510e:	686b      	ldr	r3, [r5, #4]
 8105110:	079c      	lsls	r4, r3, #30
 8105112:	d506      	bpl.n	8105122 <HAL_RCCEx_PeriphCLKConfig+0x7d6>
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8105114:	2101      	movs	r1, #1
 8105116:	f105 0008 	add.w	r0, r5, #8
 810511a:	f7ff fb27 	bl	810476c <RCCEx_PLL2_Config>
    if (ret == HAL_OK)
 810511e:	4606      	mov	r6, r0
 8105120:	b900      	cbnz	r0, 8105124 <HAL_RCCEx_PeriphCLKConfig+0x7d8>
    switch (PeriphClkInit->RngClockSelection)
 8105122:	463e      	mov	r6, r7
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8105124:	686b      	ldr	r3, [r5, #4]
 8105126:	0758      	lsls	r0, r3, #29
 8105128:	d506      	bpl.n	8105138 <HAL_RCCEx_PeriphCLKConfig+0x7ec>
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 810512a:	2102      	movs	r1, #2
 810512c:	f105 0008 	add.w	r0, r5, #8
 8105130:	f7ff fb1c 	bl	810476c <RCCEx_PLL2_Config>
    if (ret == HAL_OK)
 8105134:	4604      	mov	r4, r0
 8105136:	b900      	cbnz	r0, 810513a <HAL_RCCEx_PeriphCLKConfig+0x7ee>
    switch (PeriphClkInit->RngClockSelection)
 8105138:	4634      	mov	r4, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 810513a:	686b      	ldr	r3, [r5, #4]
 810513c:	0719      	lsls	r1, r3, #28
 810513e:	d506      	bpl.n	810514e <HAL_RCCEx_PeriphCLKConfig+0x802>
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8105140:	2100      	movs	r1, #0
 8105142:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 8105146:	f7ff fb89 	bl	810485c <RCCEx_PLL3_Config>
    if (ret == HAL_OK)
 810514a:	4606      	mov	r6, r0
 810514c:	b900      	cbnz	r0, 8105150 <HAL_RCCEx_PeriphCLKConfig+0x804>
    switch (PeriphClkInit->RngClockSelection)
 810514e:	4626      	mov	r6, r4
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8105150:	686b      	ldr	r3, [r5, #4]
 8105152:	06da      	lsls	r2, r3, #27
 8105154:	d506      	bpl.n	8105164 <HAL_RCCEx_PeriphCLKConfig+0x818>
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8105156:	2101      	movs	r1, #1
 8105158:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 810515c:	f7ff fb7e 	bl	810485c <RCCEx_PLL3_Config>
    if (ret == HAL_OK)
 8105160:	4604      	mov	r4, r0
 8105162:	b900      	cbnz	r0, 8105166 <HAL_RCCEx_PeriphCLKConfig+0x81a>
    switch (PeriphClkInit->RngClockSelection)
 8105164:	4634      	mov	r4, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8105166:	686b      	ldr	r3, [r5, #4]
 8105168:	069b      	lsls	r3, r3, #26
 810516a:	f100 80ca 	bmi.w	8105302 <HAL_RCCEx_PeriphCLKConfig+0x9b6>
  if (status == HAL_OK)
 810516e:	1e20      	subs	r0, r4, #0
 8105170:	bf18      	it	ne
 8105172:	2001      	movne	r0, #1
}
 8105174:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8105178:	2101      	movs	r1, #1
 810517a:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 810517e:	f7ff fb6d 	bl	810485c <RCCEx_PLL3_Config>
 8105182:	e6ac      	b.n	8104ede <HAL_RCCEx_PeriphCLKConfig+0x592>
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8105184:	2601      	movs	r6, #1
 8105186:	4634      	mov	r4, r6
 8105188:	e6b5      	b.n	8104ef6 <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 810518a:	4626      	mov	r6, r4
 810518c:	e6b3      	b.n	8104ef6 <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 810518e:	bf00      	nop
 8105190:	58024400 	.word	0x58024400
    switch (PeriphClkInit->Lptim1ClockSelection)
 8105194:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8105198:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 810519c:	d003      	beq.n	81051a6 <HAL_RCCEx_PeriphCLKConfig+0x85a>
 810519e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 81051a2:	f47f aeba 	bne.w	8104f1a <HAL_RCCEx_PeriphCLKConfig+0x5ce>
    if (ret == HAL_OK)
 81051a6:	b9ac      	cbnz	r4, 81051d4 <HAL_RCCEx_PeriphCLKConfig+0x888>
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 81051a8:	4a5b      	ldr	r2, [pc, #364]	@ (8105318 <HAL_RCCEx_PeriphCLKConfig+0x9cc>)
 81051aa:	f8d5 1090 	ldr.w	r1, [r5, #144]	@ 0x90
 81051ae:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 81051b0:	f023 43e0 	bic.w	r3, r3, #1879048192	@ 0x70000000
 81051b4:	430b      	orrs	r3, r1
 81051b6:	6553      	str	r3, [r2, #84]	@ 0x54
 81051b8:	e6b1      	b.n	8104f1e <HAL_RCCEx_PeriphCLKConfig+0x5d2>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 81051ba:	2100      	movs	r1, #0
 81051bc:	f105 0008 	add.w	r0, r5, #8
 81051c0:	f7ff fad4 	bl	810476c <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 81051c4:	4604      	mov	r4, r0
        break;
 81051c6:	e7ee      	b.n	81051a6 <HAL_RCCEx_PeriphCLKConfig+0x85a>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 81051c8:	2102      	movs	r1, #2
 81051ca:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 81051ce:	f7ff fb45 	bl	810485c <RCCEx_PLL3_Config>
 81051d2:	e7f7      	b.n	81051c4 <HAL_RCCEx_PeriphCLKConfig+0x878>
 81051d4:	4626      	mov	r6, r4
 81051d6:	e6a2      	b.n	8104f1e <HAL_RCCEx_PeriphCLKConfig+0x5d2>
    switch (PeriphClkInit->Lptim2ClockSelection)
 81051d8:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 81051dc:	f5b2 5f80 	cmp.w	r2, #4096	@ 0x1000
 81051e0:	d003      	beq.n	81051ea <HAL_RCCEx_PeriphCLKConfig+0x89e>
 81051e2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 81051e6:	f47f aeac 	bne.w	8104f42 <HAL_RCCEx_PeriphCLKConfig+0x5f6>
    if (ret == HAL_OK)
 81051ea:	b9ac      	cbnz	r4, 8105218 <HAL_RCCEx_PeriphCLKConfig+0x8cc>
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 81051ec:	4a4a      	ldr	r2, [pc, #296]	@ (8105318 <HAL_RCCEx_PeriphCLKConfig+0x9cc>)
 81051ee:	f8d5 109c 	ldr.w	r1, [r5, #156]	@ 0x9c
 81051f2:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 81051f4:	f423 53e0 	bic.w	r3, r3, #7168	@ 0x1c00
 81051f8:	430b      	orrs	r3, r1
 81051fa:	6593      	str	r3, [r2, #88]	@ 0x58
 81051fc:	e6a3      	b.n	8104f46 <HAL_RCCEx_PeriphCLKConfig+0x5fa>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 81051fe:	2100      	movs	r1, #0
 8105200:	f105 0008 	add.w	r0, r5, #8
 8105204:	f7ff fab2 	bl	810476c <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8105208:	4604      	mov	r4, r0
        break;
 810520a:	e7ee      	b.n	81051ea <HAL_RCCEx_PeriphCLKConfig+0x89e>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 810520c:	2102      	movs	r1, #2
 810520e:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 8105212:	f7ff fb23 	bl	810485c <RCCEx_PLL3_Config>
 8105216:	e7f7      	b.n	8105208 <HAL_RCCEx_PeriphCLKConfig+0x8bc>
 8105218:	4626      	mov	r6, r4
 810521a:	e694      	b.n	8104f46 <HAL_RCCEx_PeriphCLKConfig+0x5fa>
    switch (PeriphClkInit->Lptim345ClockSelection)
 810521c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8105220:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
 8105224:	d003      	beq.n	810522e <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8105226:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 810522a:	f47f ae9e 	bne.w	8104f6a <HAL_RCCEx_PeriphCLKConfig+0x61e>
    if (ret == HAL_OK)
 810522e:	b9ac      	cbnz	r4, 810525c <HAL_RCCEx_PeriphCLKConfig+0x910>
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8105230:	4a39      	ldr	r2, [pc, #228]	@ (8105318 <HAL_RCCEx_PeriphCLKConfig+0x9cc>)
 8105232:	f8d5 10a0 	ldr.w	r1, [r5, #160]	@ 0xa0
 8105236:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8105238:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 810523c:	430b      	orrs	r3, r1
 810523e:	6593      	str	r3, [r2, #88]	@ 0x58
 8105240:	e695      	b.n	8104f6e <HAL_RCCEx_PeriphCLKConfig+0x622>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8105242:	2100      	movs	r1, #0
 8105244:	f105 0008 	add.w	r0, r5, #8
 8105248:	f7ff fa90 	bl	810476c <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 810524c:	4604      	mov	r4, r0
        break;
 810524e:	e7ee      	b.n	810522e <HAL_RCCEx_PeriphCLKConfig+0x8e2>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8105250:	2102      	movs	r1, #2
 8105252:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 8105256:	f7ff fb01 	bl	810485c <RCCEx_PLL3_Config>
 810525a:	e7f7      	b.n	810524c <HAL_RCCEx_PeriphCLKConfig+0x900>
 810525c:	4626      	mov	r6, r4
 810525e:	e686      	b.n	8104f6e <HAL_RCCEx_PeriphCLKConfig+0x622>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8105260:	2102      	movs	r1, #2
 8105262:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 8105266:	f7ff faf9 	bl	810485c <RCCEx_PLL3_Config>
 810526a:	e6c3      	b.n	8104ff4 <HAL_RCCEx_PeriphCLKConfig+0x6a8>
    switch (PeriphClkInit->AdcClockSelection)
 810526c:	2601      	movs	r6, #1
 810526e:	4634      	mov	r4, r6
 8105270:	e6cc      	b.n	810500c <HAL_RCCEx_PeriphCLKConfig+0x6c0>
 8105272:	4626      	mov	r6, r4
 8105274:	e6ca      	b.n	810500c <HAL_RCCEx_PeriphCLKConfig+0x6c0>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8105276:	4a28      	ldr	r2, [pc, #160]	@ (8105318 <HAL_RCCEx_PeriphCLKConfig+0x9cc>)
 8105278:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 810527a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 810527e:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 8105280:	b97c      	cbnz	r4, 81052a2 <HAL_RCCEx_PeriphCLKConfig+0x956>
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8105282:	4a25      	ldr	r2, [pc, #148]	@ (8105318 <HAL_RCCEx_PeriphCLKConfig+0x9cc>)
 8105284:	f8d5 1088 	ldr.w	r1, [r5, #136]	@ 0x88
 8105288:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 810528a:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 810528e:	430b      	orrs	r3, r1
 8105290:	6553      	str	r3, [r2, #84]	@ 0x54
 8105292:	e6ce      	b.n	8105032 <HAL_RCCEx_PeriphCLKConfig+0x6e6>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8105294:	2101      	movs	r1, #1
 8105296:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 810529a:	f7ff fadf 	bl	810485c <RCCEx_PLL3_Config>
 810529e:	4604      	mov	r4, r0
        break;
 81052a0:	e7ee      	b.n	8105280 <HAL_RCCEx_PeriphCLKConfig+0x934>
 81052a2:	4626      	mov	r6, r4
 81052a4:	e6c5      	b.n	8105032 <HAL_RCCEx_PeriphCLKConfig+0x6e6>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81052a6:	4a1c      	ldr	r2, [pc, #112]	@ (8105318 <HAL_RCCEx_PeriphCLKConfig+0x9cc>)
 81052a8:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 81052aa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 81052ae:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 81052b0:	b974      	cbnz	r4, 81052d0 <HAL_RCCEx_PeriphCLKConfig+0x984>
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 81052b2:	4a19      	ldr	r2, [pc, #100]	@ (8105318 <HAL_RCCEx_PeriphCLKConfig+0x9cc>)
 81052b4:	6d29      	ldr	r1, [r5, #80]	@ 0x50
 81052b6:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 81052b8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 81052bc:	430b      	orrs	r3, r1
 81052be:	64d3      	str	r3, [r2, #76]	@ 0x4c
 81052c0:	e6c4      	b.n	810504c <HAL_RCCEx_PeriphCLKConfig+0x700>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 81052c2:	2102      	movs	r1, #2
 81052c4:	f105 0008 	add.w	r0, r5, #8
 81052c8:	f7ff fa50 	bl	810476c <RCCEx_PLL2_Config>
 81052cc:	4604      	mov	r4, r0
        break;
 81052ce:	e7ef      	b.n	81052b0 <HAL_RCCEx_PeriphCLKConfig+0x964>
 81052d0:	4626      	mov	r6, r4
 81052d2:	e6bb      	b.n	810504c <HAL_RCCEx_PeriphCLKConfig+0x700>
    switch (PeriphClkInit->RngClockSelection)
 81052d4:	f420 7280 	bic.w	r2, r0, #256	@ 0x100
 81052d8:	f5b2 7f00 	cmp.w	r2, #512	@ 0x200
 81052dc:	f47f aed1 	bne.w	8105082 <HAL_RCCEx_PeriphCLKConfig+0x736>
    if (ret == HAL_OK)
 81052e0:	2c00      	cmp	r4, #0
 81052e2:	f47f aecf 	bne.w	8105084 <HAL_RCCEx_PeriphCLKConfig+0x738>
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 81052e6:	4c0c      	ldr	r4, [pc, #48]	@ (8105318 <HAL_RCCEx_PeriphCLKConfig+0x9cc>)
 81052e8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 81052ea:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 81052ee:	4302      	orrs	r2, r0
 81052f0:	6562      	str	r2, [r4, #84]	@ 0x54
      status = HAL_ERROR;
 81052f2:	4634      	mov	r4, r6
 81052f4:	e6c6      	b.n	8105084 <HAL_RCCEx_PeriphCLKConfig+0x738>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81052f6:	4f08      	ldr	r7, [pc, #32]	@ (8105318 <HAL_RCCEx_PeriphCLKConfig+0x9cc>)
 81052f8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 81052fa:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 81052fe:	62fa      	str	r2, [r7, #44]	@ 0x2c
        break;
 8105300:	e7ee      	b.n	81052e0 <HAL_RCCEx_PeriphCLKConfig+0x994>
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8105302:	2102      	movs	r1, #2
 8105304:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 8105308:	f7ff faa8 	bl	810485c <RCCEx_PLL3_Config>
    if (ret == HAL_OK)
 810530c:	2800      	cmp	r0, #0
 810530e:	f43f af2e 	beq.w	810516e <HAL_RCCEx_PeriphCLKConfig+0x822>
  return HAL_ERROR;
 8105312:	2001      	movs	r0, #1
 8105314:	e72e      	b.n	8105174 <HAL_RCCEx_PeriphCLKConfig+0x828>
 8105316:	bf00      	nop
 8105318:	58024400 	.word	0x58024400

0810531c <HAL_RCCEx_GetD3PCLK1Freq>:
{
 810531c:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 810531e:	f7ff f9e1 	bl	81046e4 <HAL_RCC_GetHCLKFreq>
 8105322:	4b05      	ldr	r3, [pc, #20]	@ (8105338 <HAL_RCCEx_GetD3PCLK1Freq+0x1c>)
 8105324:	4a05      	ldr	r2, [pc, #20]	@ (810533c <HAL_RCCEx_GetD3PCLK1Freq+0x20>)
 8105326:	6a1b      	ldr	r3, [r3, #32]
 8105328:	f3c3 1302 	ubfx	r3, r3, #4, #3
 810532c:	5cd3      	ldrb	r3, [r2, r3]
 810532e:	f003 031f 	and.w	r3, r3, #31
}
 8105332:	40d8      	lsrs	r0, r3
 8105334:	bd08      	pop	{r3, pc}
 8105336:	bf00      	nop
 8105338:	58024400 	.word	0x58024400
 810533c:	0810efd0 	.word	0x0810efd0

08105340 <HAL_RCCEx_GetPLL2ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8105340:	494f      	ldr	r1, [pc, #316]	@ (8105480 <HAL_RCCEx_GetPLL2ClockFreq+0x140>)
{
 8105342:	b570      	push	{r4, r5, r6, lr}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8105344:	6a8c      	ldr	r4, [r1, #40]	@ 0x28
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8105346:	6a8e      	ldr	r6, [r1, #40]	@ 0x28
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8105348:	6acd      	ldr	r5, [r1, #44]	@ 0x2c
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 810534a:	6bca      	ldr	r2, [r1, #60]	@ 0x3c
  if (pll2m != 0U)
 810534c:	f416 3f7c 	tst.w	r6, #258048	@ 0x3f000
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8105350:	f3c6 3305 	ubfx	r3, r6, #12, #6
  if (pll2m != 0U)
 8105354:	f000 8090 	beq.w	8105478 <HAL_RCCEx_GetPLL2ClockFreq+0x138>
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8105358:	ee07 3a90 	vmov	s15, r3
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 810535c:	f3c2 03cc 	ubfx	r3, r2, #3, #13
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8105360:	f3c5 1200 	ubfx	r2, r5, #4, #1
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8105364:	4353      	muls	r3, r2
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8105366:	ee06 3a90 	vmov	s13, r3
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 810536a:	f004 0403 	and.w	r4, r4, #3
    switch (pllsource)
 810536e:	2c01      	cmp	r4, #1
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8105370:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8105374:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
 8105378:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
    switch (pllsource)
 810537c:	d06e      	beq.n	810545c <HAL_RCCEx_GetPLL2ClockFreq+0x11c>
 810537e:	2c02      	cmp	r4, #2
 8105380:	d05e      	beq.n	8105440 <HAL_RCCEx_GetPLL2ClockFreq+0x100>
 8105382:	2c00      	cmp	r4, #0
 8105384:	d16a      	bne.n	810545c <HAL_RCCEx_GetPLL2ClockFreq+0x11c>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8105386:	680b      	ldr	r3, [r1, #0]
 8105388:	069b      	lsls	r3, r3, #26
 810538a:	d547      	bpl.n	810541c <HAL_RCCEx_GetPLL2ClockFreq+0xdc>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 810538c:	680a      	ldr	r2, [r1, #0]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 810538e:	6b8b      	ldr	r3, [r1, #56]	@ 0x38
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8105390:	f3c2 01c1 	ubfx	r1, r2, #3, #2
 8105394:	4a3b      	ldr	r2, [pc, #236]	@ (8105484 <HAL_RCCEx_GetPLL2ClockFreq+0x144>)
 8105396:	40ca      	lsrs	r2, r1
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8105398:	ee07 2a90 	vmov	s15, r2
 810539c:	eef8 5ae7 	vcvt.f32.s32	s11, s15
 81053a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81053a4:	eec5 7a87 	vdiv.f32	s15, s11, s14
 81053a8:	ee07 3a10 	vmov	s14, r3
 81053ac:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 81053b0:	ee37 7a26 	vadd.f32	s14, s14, s13
 81053b4:	ee37 7a06 	vadd.f32	s14, s14, s12
 81053b8:	ee67 7a87 	vmul.f32	s15, s15, s14
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 81053bc:	4a30      	ldr	r2, [pc, #192]	@ (8105480 <HAL_RCCEx_GetPLL2ClockFreq+0x140>)
 81053be:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 81053c0:	f3c3 2346 	ubfx	r3, r3, #9, #7
 81053c4:	ee07 3a10 	vmov	s14, r3
 81053c8:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 81053cc:	ee37 7a06 	vadd.f32	s14, s14, s12
 81053d0:	eec7 6a87 	vdiv.f32	s13, s15, s14
 81053d4:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 81053d8:	edc0 6a00 	vstr	s13, [r0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 81053dc:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 81053de:	f3c3 4306 	ubfx	r3, r3, #16, #7
 81053e2:	ee07 3a10 	vmov	s14, r3
 81053e6:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 81053ea:	ee37 7a06 	vadd.f32	s14, s14, s12
 81053ee:	eec7 6a87 	vdiv.f32	s13, s15, s14
 81053f2:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 81053f6:	edc0 6a01 	vstr	s13, [r0, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 81053fa:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 81053fc:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8105400:	ee06 3a90 	vmov	s13, r3
 8105404:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8105408:	ee76 6a86 	vadd.f32	s13, s13, s12
 810540c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8105410:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 8105414:	ee17 3a90 	vmov	r3, s15
 8105418:	6083      	str	r3, [r0, #8]
}
 810541a:	bd70      	pop	{r4, r5, r6, pc}
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 810541c:	6b8b      	ldr	r3, [r1, #56]	@ 0x38
 810541e:	eddf 5a1a 	vldr	s11, [pc, #104]	@ 8105488 <HAL_RCCEx_GetPLL2ClockFreq+0x148>
 8105422:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8105426:	ee07 3a90 	vmov	s15, r3
 810542a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 810542e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105432:	ee77 7a86 	vadd.f32	s15, s15, s12
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8105436:	eec5 6a87 	vdiv.f32	s13, s11, s14
 810543a:	ee67 7aa6 	vmul.f32	s15, s15, s13
        break;
 810543e:	e7bd      	b.n	81053bc <HAL_RCCEx_GetPLL2ClockFreq+0x7c>
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8105440:	6b8b      	ldr	r3, [r1, #56]	@ 0x38
 8105442:	eddf 5a12 	vldr	s11, [pc, #72]	@ 810548c <HAL_RCCEx_GetPLL2ClockFreq+0x14c>
 8105446:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810544a:	ee07 3a90 	vmov	s15, r3
 810544e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8105452:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105456:	ee77 7a86 	vadd.f32	s15, s15, s12
 810545a:	e7ec      	b.n	8105436 <HAL_RCCEx_GetPLL2ClockFreq+0xf6>
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 810545c:	6b8b      	ldr	r3, [r1, #56]	@ 0x38
 810545e:	eddf 5a0c 	vldr	s11, [pc, #48]	@ 8105490 <HAL_RCCEx_GetPLL2ClockFreq+0x150>
 8105462:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8105466:	ee07 3a90 	vmov	s15, r3
 810546a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 810546e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105472:	ee77 7a86 	vadd.f32	s15, s15, s12
 8105476:	e7de      	b.n	8105436 <HAL_RCCEx_GetPLL2ClockFreq+0xf6>
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8105478:	e9c0 3300 	strd	r3, r3, [r0]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 810547c:	e7cc      	b.n	8105418 <HAL_RCCEx_GetPLL2ClockFreq+0xd8>
 810547e:	bf00      	nop
 8105480:	58024400 	.word	0x58024400
 8105484:	03d09000 	.word	0x03d09000
 8105488:	4c742400 	.word	0x4c742400
 810548c:	4bbebc20 	.word	0x4bbebc20
 8105490:	4a742400 	.word	0x4a742400

08105494 <HAL_RCCEx_GetPLL3ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8105494:	494f      	ldr	r1, [pc, #316]	@ (81055d4 <HAL_RCCEx_GetPLL3ClockFreq+0x140>)
{
 8105496:	b570      	push	{r4, r5, r6, lr}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8105498:	6a8c      	ldr	r4, [r1, #40]	@ 0x28
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 810549a:	6a8e      	ldr	r6, [r1, #40]	@ 0x28
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 810549c:	6acd      	ldr	r5, [r1, #44]	@ 0x2c
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 810549e:	6c4a      	ldr	r2, [r1, #68]	@ 0x44
  if (pll3m != 0U)
 81054a0:	f016 7f7c 	tst.w	r6, #66060288	@ 0x3f00000
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 81054a4:	f3c6 5305 	ubfx	r3, r6, #20, #6
  if (pll3m != 0U)
 81054a8:	f000 8090 	beq.w	81055cc <HAL_RCCEx_GetPLL3ClockFreq+0x138>
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 81054ac:	ee07 3a90 	vmov	s15, r3
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 81054b0:	f3c2 03cc 	ubfx	r3, r2, #3, #13
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 81054b4:	f3c5 2200 	ubfx	r2, r5, #8, #1
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 81054b8:	4353      	muls	r3, r2
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 81054ba:	ee06 3a90 	vmov	s13, r3
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 81054be:	f004 0403 	and.w	r4, r4, #3
    switch (pllsource)
 81054c2:	2c01      	cmp	r4, #1
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 81054c4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 81054c8:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
 81054cc:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
    switch (pllsource)
 81054d0:	d06e      	beq.n	81055b0 <HAL_RCCEx_GetPLL3ClockFreq+0x11c>
 81054d2:	2c02      	cmp	r4, #2
 81054d4:	d05e      	beq.n	8105594 <HAL_RCCEx_GetPLL3ClockFreq+0x100>
 81054d6:	2c00      	cmp	r4, #0
 81054d8:	d16a      	bne.n	81055b0 <HAL_RCCEx_GetPLL3ClockFreq+0x11c>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 81054da:	680b      	ldr	r3, [r1, #0]
 81054dc:	069b      	lsls	r3, r3, #26
 81054de:	d547      	bpl.n	8105570 <HAL_RCCEx_GetPLL3ClockFreq+0xdc>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 81054e0:	680a      	ldr	r2, [r1, #0]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 81054e2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 81054e4:	f3c2 01c1 	ubfx	r1, r2, #3, #2
 81054e8:	4a3b      	ldr	r2, [pc, #236]	@ (81055d8 <HAL_RCCEx_GetPLL3ClockFreq+0x144>)
 81054ea:	40ca      	lsrs	r2, r1
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 81054ec:	ee07 2a90 	vmov	s15, r2
 81054f0:	eef8 5ae7 	vcvt.f32.s32	s11, s15
 81054f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81054f8:	eec5 7a87 	vdiv.f32	s15, s11, s14
 81054fc:	ee07 3a10 	vmov	s14, r3
 8105500:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8105504:	ee37 7a26 	vadd.f32	s14, s14, s13
 8105508:	ee37 7a06 	vadd.f32	s14, s14, s12
 810550c:	ee67 7a87 	vmul.f32	s15, s15, s14
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8105510:	4a30      	ldr	r2, [pc, #192]	@ (81055d4 <HAL_RCCEx_GetPLL3ClockFreq+0x140>)
 8105512:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8105514:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8105518:	ee07 3a10 	vmov	s14, r3
 810551c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8105520:	ee37 7a06 	vadd.f32	s14, s14, s12
 8105524:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8105528:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 810552c:	edc0 6a00 	vstr	s13, [r0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8105530:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8105532:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8105536:	ee07 3a10 	vmov	s14, r3
 810553a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 810553e:	ee37 7a06 	vadd.f32	s14, s14, s12
 8105542:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8105546:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 810554a:	edc0 6a01 	vstr	s13, [r0, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 810554e:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8105550:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8105554:	ee06 3a90 	vmov	s13, r3
 8105558:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 810555c:	ee76 6a86 	vadd.f32	s13, s13, s12
 8105560:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8105564:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 8105568:	ee17 3a90 	vmov	r3, s15
 810556c:	6083      	str	r3, [r0, #8]
}
 810556e:	bd70      	pop	{r4, r5, r6, pc}
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8105570:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8105572:	eddf 5a1a 	vldr	s11, [pc, #104]	@ 81055dc <HAL_RCCEx_GetPLL3ClockFreq+0x148>
 8105576:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810557a:	ee07 3a90 	vmov	s15, r3
 810557e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8105582:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105586:	ee77 7a86 	vadd.f32	s15, s15, s12
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 810558a:	eec5 6a87 	vdiv.f32	s13, s11, s14
 810558e:	ee67 7aa6 	vmul.f32	s15, s15, s13
        break;
 8105592:	e7bd      	b.n	8105510 <HAL_RCCEx_GetPLL3ClockFreq+0x7c>
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8105594:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8105596:	eddf 5a12 	vldr	s11, [pc, #72]	@ 81055e0 <HAL_RCCEx_GetPLL3ClockFreq+0x14c>
 810559a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810559e:	ee07 3a90 	vmov	s15, r3
 81055a2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 81055a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81055aa:	ee77 7a86 	vadd.f32	s15, s15, s12
 81055ae:	e7ec      	b.n	810558a <HAL_RCCEx_GetPLL3ClockFreq+0xf6>
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 81055b0:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 81055b2:	eddf 5a0c 	vldr	s11, [pc, #48]	@ 81055e4 <HAL_RCCEx_GetPLL3ClockFreq+0x150>
 81055b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81055ba:	ee07 3a90 	vmov	s15, r3
 81055be:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 81055c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81055c6:	ee77 7a86 	vadd.f32	s15, s15, s12
 81055ca:	e7de      	b.n	810558a <HAL_RCCEx_GetPLL3ClockFreq+0xf6>
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 81055cc:	e9c0 3300 	strd	r3, r3, [r0]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 81055d0:	e7cc      	b.n	810556c <HAL_RCCEx_GetPLL3ClockFreq+0xd8>
 81055d2:	bf00      	nop
 81055d4:	58024400 	.word	0x58024400
 81055d8:	03d09000 	.word	0x03d09000
 81055dc:	4c742400 	.word	0x4c742400
 81055e0:	4bbebc20 	.word	0x4bbebc20
 81055e4:	4a742400 	.word	0x4a742400

081055e8 <HAL_RCCEx_GetPLL1ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 81055e8:	494f      	ldr	r1, [pc, #316]	@ (8105728 <HAL_RCCEx_GetPLL1ClockFreq+0x140>)
{
 81055ea:	b570      	push	{r4, r5, r6, lr}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 81055ec:	6a8c      	ldr	r4, [r1, #40]	@ 0x28
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 81055ee:	6a8e      	ldr	r6, [r1, #40]	@ 0x28
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 81055f0:	6acd      	ldr	r5, [r1, #44]	@ 0x2c
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 81055f2:	6b4a      	ldr	r2, [r1, #52]	@ 0x34
  if (pll1m != 0U)
 81055f4:	f416 7f7c 	tst.w	r6, #1008	@ 0x3f0
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 81055f8:	f3c6 1305 	ubfx	r3, r6, #4, #6
  if (pll1m != 0U)
 81055fc:	f000 8090 	beq.w	8105720 <HAL_RCCEx_GetPLL1ClockFreq+0x138>
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8105600:	ee07 3a90 	vmov	s15, r3
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8105604:	f3c2 03cc 	ubfx	r3, r2, #3, #13
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8105608:	f005 0201 	and.w	r2, r5, #1
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 810560c:	4353      	muls	r3, r2
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 810560e:	ee06 3a90 	vmov	s13, r3
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8105612:	f004 0403 	and.w	r4, r4, #3
    switch (pllsource)
 8105616:	2c01      	cmp	r4, #1
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8105618:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 810561c:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
 8105620:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
    switch (pllsource)
 8105624:	d04e      	beq.n	81056c4 <HAL_RCCEx_GetPLL1ClockFreq+0xdc>
 8105626:	2c02      	cmp	r4, #2
 8105628:	d05e      	beq.n	81056e8 <HAL_RCCEx_GetPLL1ClockFreq+0x100>
 810562a:	2c00      	cmp	r4, #0
 810562c:	d16a      	bne.n	8105704 <HAL_RCCEx_GetPLL1ClockFreq+0x11c>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 810562e:	680b      	ldr	r3, [r1, #0]
 8105630:	069b      	lsls	r3, r3, #26
 8105632:	d567      	bpl.n	8105704 <HAL_RCCEx_GetPLL1ClockFreq+0x11c>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8105634:	680a      	ldr	r2, [r1, #0]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8105636:	6b0b      	ldr	r3, [r1, #48]	@ 0x30
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8105638:	f3c2 01c1 	ubfx	r1, r2, #3, #2
 810563c:	4a3b      	ldr	r2, [pc, #236]	@ (810572c <HAL_RCCEx_GetPLL1ClockFreq+0x144>)
 810563e:	40ca      	lsrs	r2, r1
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8105640:	ee07 2a90 	vmov	s15, r2
 8105644:	eef8 5ae7 	vcvt.f32.s32	s11, s15
 8105648:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810564c:	eec5 7a87 	vdiv.f32	s15, s11, s14
 8105650:	ee07 3a10 	vmov	s14, r3
 8105654:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8105658:	ee37 7a26 	vadd.f32	s14, s14, s13
 810565c:	ee37 7a06 	vadd.f32	s14, s14, s12
 8105660:	ee67 7a87 	vmul.f32	s15, s15, s14
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8105664:	4a30      	ldr	r2, [pc, #192]	@ (8105728 <HAL_RCCEx_GetPLL1ClockFreq+0x140>)
 8105666:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8105668:	f3c3 2346 	ubfx	r3, r3, #9, #7
 810566c:	ee07 3a10 	vmov	s14, r3
 8105670:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8105674:	ee37 7a06 	vadd.f32	s14, s14, s12
 8105678:	eec7 6a87 	vdiv.f32	s13, s15, s14
 810567c:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8105680:	edc0 6a00 	vstr	s13, [r0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8105684:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8105686:	f3c3 4306 	ubfx	r3, r3, #16, #7
 810568a:	ee07 3a10 	vmov	s14, r3
 810568e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8105692:	ee37 7a06 	vadd.f32	s14, s14, s12
 8105696:	eec7 6a87 	vdiv.f32	s13, s15, s14
 810569a:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 810569e:	edc0 6a01 	vstr	s13, [r0, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 81056a2:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 81056a4:	f3c3 6306 	ubfx	r3, r3, #24, #7
 81056a8:	ee06 3a90 	vmov	s13, r3
 81056ac:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 81056b0:	ee76 6a86 	vadd.f32	s13, s13, s12
 81056b4:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 81056b8:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 81056bc:	ee17 3a90 	vmov	r3, s15
 81056c0:	6083      	str	r3, [r0, #8]
}
 81056c2:	bd70      	pop	{r4, r5, r6, pc}
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 81056c4:	6b0b      	ldr	r3, [r1, #48]	@ 0x30
 81056c6:	eddf 5a1a 	vldr	s11, [pc, #104]	@ 8105730 <HAL_RCCEx_GetPLL1ClockFreq+0x148>
 81056ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81056ce:	ee07 3a90 	vmov	s15, r3
 81056d2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 81056d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81056da:	ee77 7a86 	vadd.f32	s15, s15, s12
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 81056de:	eec5 6a87 	vdiv.f32	s13, s11, s14
 81056e2:	ee67 7aa6 	vmul.f32	s15, s15, s13
        break;
 81056e6:	e7bd      	b.n	8105664 <HAL_RCCEx_GetPLL1ClockFreq+0x7c>
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 81056e8:	6b0b      	ldr	r3, [r1, #48]	@ 0x30
 81056ea:	eddf 5a12 	vldr	s11, [pc, #72]	@ 8105734 <HAL_RCCEx_GetPLL1ClockFreq+0x14c>
 81056ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81056f2:	ee07 3a90 	vmov	s15, r3
 81056f6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 81056fa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81056fe:	ee77 7a86 	vadd.f32	s15, s15, s12
 8105702:	e7ec      	b.n	81056de <HAL_RCCEx_GetPLL1ClockFreq+0xf6>
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8105704:	6b0b      	ldr	r3, [r1, #48]	@ 0x30
 8105706:	eddf 5a0c 	vldr	s11, [pc, #48]	@ 8105738 <HAL_RCCEx_GetPLL1ClockFreq+0x150>
 810570a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810570e:	ee07 3a90 	vmov	s15, r3
 8105712:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8105716:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810571a:	ee77 7a86 	vadd.f32	s15, s15, s12
 810571e:	e7de      	b.n	81056de <HAL_RCCEx_GetPLL1ClockFreq+0xf6>
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8105720:	e9c0 3300 	strd	r3, r3, [r0]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8105724:	e7cc      	b.n	81056c0 <HAL_RCCEx_GetPLL1ClockFreq+0xd8>
 8105726:	bf00      	nop
 8105728:	58024400 	.word	0x58024400
 810572c:	03d09000 	.word	0x03d09000
 8105730:	4a742400 	.word	0x4a742400
 8105734:	4bbebc20 	.word	0x4bbebc20
 8105738:	4c742400 	.word	0x4c742400

0810573c <HAL_RCCEx_GetPeriphCLKFreq>:
{
 810573c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 810573e:	f5a0 7380 	sub.w	r3, r0, #256	@ 0x100
 8105742:	430b      	orrs	r3, r1
 8105744:	d114      	bne.n	8105770 <HAL_RCCEx_GetPeriphCLKFreq+0x34>
    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8105746:	4b9e      	ldr	r3, [pc, #632]	@ (81059c0 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8105748:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 810574a:	f002 0207 	and.w	r2, r2, #7
    switch (saiclocksource)
 810574e:	2a04      	cmp	r2, #4
 8105750:	d82f      	bhi.n	81057b2 <HAL_RCCEx_GetPeriphCLKFreq+0x76>
 8105752:	e8df f012 	tbh	[pc, r2, lsl #1]
 8105756:	0108      	.short	0x0108
 8105758:	0005001d 	.word	0x0005001d
 810575c:	00490165 	.word	0x00490165
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8105760:	6818      	ldr	r0, [r3, #0]
 8105762:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 8105766:	d01b      	beq.n	81057a0 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8105768:	a801      	add	r0, sp, #4
 810576a:	f7ff fe93 	bl	8105494 <HAL_RCCEx_GetPLL3ClockFreq>
 810576e:	e016      	b.n	810579e <HAL_RCCEx_GetPeriphCLKFreq+0x62>
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8105770:	f5a0 7300 	sub.w	r3, r0, #512	@ 0x200
 8105774:	430b      	orrs	r3, r1
 8105776:	d11e      	bne.n	81057b6 <HAL_RCCEx_GetPeriphCLKFreq+0x7a>
    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 8105778:	4b91      	ldr	r3, [pc, #580]	@ (81059c0 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 810577a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 810577c:	f402 72e0 	and.w	r2, r2, #448	@ 0x1c0
    switch (saiclocksource)
 8105780:	2a80      	cmp	r2, #128	@ 0x80
 8105782:	d0ed      	beq.n	8105760 <HAL_RCCEx_GetPeriphCLKFreq+0x24>
 8105784:	d80f      	bhi.n	81057a6 <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
 8105786:	2a00      	cmp	r2, #0
 8105788:	f000 80ed 	beq.w	8105966 <HAL_RCCEx_GetPeriphCLKFreq+0x22a>
 810578c:	2a40      	cmp	r2, #64	@ 0x40
    switch (srcclk)
 810578e:	d110      	bne.n	81057b2 <HAL_RCCEx_GetPeriphCLKFreq+0x76>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8105790:	6818      	ldr	r0, [r3, #0]
 8105792:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 8105796:	d003      	beq.n	81057a0 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8105798:	a801      	add	r0, sp, #4
 810579a:	f7ff fdd1 	bl	8105340 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 810579e:	9801      	ldr	r0, [sp, #4]
}
 81057a0:	b005      	add	sp, #20
 81057a2:	f85d fb04 	ldr.w	pc, [sp], #4
    switch (saiclocksource)
 81057a6:	2ac0      	cmp	r2, #192	@ 0xc0
 81057a8:	f000 813a 	beq.w	8105a20 <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>
 81057ac:	f5b2 7f80 	cmp.w	r2, #256	@ 0x100
    switch (saiclocksource)
 81057b0:	d01a      	beq.n	81057e8 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = 0;
 81057b2:	2000      	movs	r0, #0
  return frequency;
 81057b4:	e7f4      	b.n	81057a0 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 81057b6:	f5a0 6380 	sub.w	r3, r0, #1024	@ 0x400
 81057ba:	430b      	orrs	r3, r1
 81057bc:	d133      	bne.n	8105826 <HAL_RCCEx_GetPeriphCLKFreq+0xea>
    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 81057be:	4b80      	ldr	r3, [pc, #512]	@ (81059c0 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 81057c0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 81057c2:	f402 0260 	and.w	r2, r2, #14680064	@ 0xe00000
    switch (saiclocksource)
 81057c6:	f5b2 0f80 	cmp.w	r2, #4194304	@ 0x400000
 81057ca:	d0c9      	beq.n	8105760 <HAL_RCCEx_GetPeriphCLKFreq+0x24>
 81057cc:	d805      	bhi.n	81057da <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
 81057ce:	2a00      	cmp	r2, #0
 81057d0:	f000 80c9 	beq.w	8105966 <HAL_RCCEx_GetPeriphCLKFreq+0x22a>
 81057d4:	f5b2 1f00 	cmp.w	r2, #2097152	@ 0x200000
 81057d8:	e7d9      	b.n	810578e <HAL_RCCEx_GetPeriphCLKFreq+0x52>
 81057da:	f5b2 0fc0 	cmp.w	r2, #6291456	@ 0x600000
 81057de:	f000 811f 	beq.w	8105a20 <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>
 81057e2:	f5b2 0f00 	cmp.w	r2, #8388608	@ 0x800000
 81057e6:	e7e3      	b.n	81057b0 <HAL_RCCEx_GetPeriphCLKFreq+0x74>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 81057e8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 81057ea:	6819      	ldr	r1, [r3, #0]
 81057ec:	0748      	lsls	r0, r1, #29
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 81057ee:	f002 5240 	and.w	r2, r2, #805306368	@ 0x30000000
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 81057f2:	d506      	bpl.n	8105802 <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
 81057f4:	b92a      	cbnz	r2, 8105802 <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 81057f6:	681b      	ldr	r3, [r3, #0]
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 81057f8:	4872      	ldr	r0, [pc, #456]	@ (81059c4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 81057fa:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 81057fe:	40d8      	lsrs	r0, r3
 8105800:	e7ce      	b.n	81057a0 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8105802:	4b6f      	ldr	r3, [pc, #444]	@ (81059c0 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8105804:	6819      	ldr	r1, [r3, #0]
 8105806:	05c9      	lsls	r1, r1, #23
 8105808:	d503      	bpl.n	8105812 <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
 810580a:	f1b2 5f80 	cmp.w	r2, #268435456	@ 0x10000000
 810580e:	f000 8109 	beq.w	8105a24 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8105812:	6818      	ldr	r0, [r3, #0]
 8105814:	f410 3000 	ands.w	r0, r0, #131072	@ 0x20000
 8105818:	d0c2      	beq.n	81057a0 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
          frequency = HSE_VALUE;
 810581a:	f1b2 5f00 	cmp.w	r2, #536870912	@ 0x20000000
 810581e:	486a      	ldr	r0, [pc, #424]	@ (81059c8 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 8105820:	bf18      	it	ne
 8105822:	2000      	movne	r0, #0
 8105824:	e7bc      	b.n	81057a0 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8105826:	f5a0 6300 	sub.w	r3, r0, #2048	@ 0x800
 810582a:	430b      	orrs	r3, r1
 810582c:	d125      	bne.n	810587a <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 810582e:	4b64      	ldr	r3, [pc, #400]	@ (81059c0 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8105830:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8105832:	f002 62e0 	and.w	r2, r2, #117440512	@ 0x7000000
    switch (saiclocksource)
 8105836:	f1b2 7f00 	cmp.w	r2, #33554432	@ 0x2000000
 810583a:	d091      	beq.n	8105760 <HAL_RCCEx_GetPeriphCLKFreq+0x24>
 810583c:	d805      	bhi.n	810584a <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 810583e:	2a00      	cmp	r2, #0
 8105840:	f000 8091 	beq.w	8105966 <HAL_RCCEx_GetPeriphCLKFreq+0x22a>
 8105844:	f1b2 7f80 	cmp.w	r2, #16777216	@ 0x1000000
 8105848:	e7a1      	b.n	810578e <HAL_RCCEx_GetPeriphCLKFreq+0x52>
 810584a:	f1b2 7f40 	cmp.w	r2, #50331648	@ 0x3000000
 810584e:	f000 80e7 	beq.w	8105a20 <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>
 8105852:	f1b2 6f80 	cmp.w	r2, #67108864	@ 0x4000000
    switch (srcclk)
 8105856:	d1ac      	bne.n	81057b2 <HAL_RCCEx_GetPeriphCLKFreq+0x76>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8105858:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 810585a:	6819      	ldr	r1, [r3, #0]
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 810585c:	681b      	ldr	r3, [r3, #0]
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 810585e:	0748      	lsls	r0, r1, #29
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8105860:	f002 5240 	and.w	r2, r2, #805306368	@ 0x30000000
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8105864:	d501      	bpl.n	810586a <HAL_RCCEx_GetPeriphCLKFreq+0x12e>
 8105866:	2a00      	cmp	r2, #0
 8105868:	d0c6      	beq.n	81057f8 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 810586a:	05d9      	lsls	r1, r3, #23
 810586c:	d503      	bpl.n	8105876 <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
 810586e:	f1b2 5f80 	cmp.w	r2, #268435456	@ 0x10000000
 8105872:	f000 80d7 	beq.w	8105a24 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8105876:	4b52      	ldr	r3, [pc, #328]	@ (81059c0 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8105878:	e7cb      	b.n	8105812 <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 810587a:	f5a0 5380 	sub.w	r3, r0, #4096	@ 0x1000
 810587e:	430b      	orrs	r3, r1
 8105880:	d114      	bne.n	81058ac <HAL_RCCEx_GetPeriphCLKFreq+0x170>
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8105882:	4b4f      	ldr	r3, [pc, #316]	@ (81059c0 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8105884:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8105886:	f402 42e0 	and.w	r2, r2, #28672	@ 0x7000
    switch (srcclk)
 810588a:	f5b2 5f00 	cmp.w	r2, #8192	@ 0x2000
 810588e:	f43f af67 	beq.w	8105760 <HAL_RCCEx_GetPeriphCLKFreq+0x24>
 8105892:	d804      	bhi.n	810589e <HAL_RCCEx_GetPeriphCLKFreq+0x162>
 8105894:	2a00      	cmp	r2, #0
 8105896:	d066      	beq.n	8105966 <HAL_RCCEx_GetPeriphCLKFreq+0x22a>
 8105898:	f5b2 5f80 	cmp.w	r2, #4096	@ 0x1000
 810589c:	e777      	b.n	810578e <HAL_RCCEx_GetPeriphCLKFreq+0x52>
 810589e:	f5b2 5f40 	cmp.w	r2, #12288	@ 0x3000
 81058a2:	f000 80bd 	beq.w	8105a20 <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>
 81058a6:	f5b2 4f80 	cmp.w	r2, #16384	@ 0x4000
 81058aa:	e7d4      	b.n	8105856 <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 81058ac:	f5a0 5300 	sub.w	r3, r0, #8192	@ 0x2000
 81058b0:	430b      	orrs	r3, r1
 81058b2:	d134      	bne.n	810591e <HAL_RCCEx_GetPeriphCLKFreq+0x1e2>
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 81058b4:	4a42      	ldr	r2, [pc, #264]	@ (81059c0 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 81058b6:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 81058b8:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
    switch (srcclk)
 81058bc:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 81058c0:	f000 808a 	beq.w	81059d8 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
 81058c4:	d80d      	bhi.n	81058e2 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6>
 81058c6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 81058ca:	d016      	beq.n	81058fa <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 81058cc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 81058d0:	d01c      	beq.n	810590c <HAL_RCCEx_GetPeriphCLKFreq+0x1d0>
 81058d2:	2b00      	cmp	r3, #0
 81058d4:	f47f af6d 	bne.w	81057b2 <HAL_RCCEx_GetPeriphCLKFreq+0x76>
}
 81058d8:	b005      	add	sp, #20
 81058da:	f85d eb04 	ldr.w	lr, [sp], #4
        frequency = HAL_RCC_GetPCLK1Freq();
 81058de:	f7fe bf21 	b.w	8104724 <HAL_RCC_GetPCLK1Freq>
    switch (srcclk)
 81058e2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 81058e6:	d07e      	beq.n	81059e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2aa>
 81058e8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
    switch (srcclk)
 81058ec:	f47f af61 	bne.w	81057b2 <HAL_RCCEx_GetPeriphCLKFreq+0x76>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 81058f0:	6810      	ldr	r0, [r2, #0]
          frequency = HSE_VALUE;
 81058f2:	4b35      	ldr	r3, [pc, #212]	@ (81059c8 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 81058f4:	f410 3000 	ands.w	r0, r0, #131072	@ 0x20000
 81058f8:	e079      	b.n	81059ee <HAL_RCCEx_GetPeriphCLKFreq+0x2b2>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 81058fa:	6810      	ldr	r0, [r2, #0]
 81058fc:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 8105900:	f43f af4e 	beq.w	81057a0 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8105904:	a801      	add	r0, sp, #4
 8105906:	f7ff fd1b 	bl	8105340 <HAL_RCCEx_GetPLL2ClockFreq>
 810590a:	e034      	b.n	8105976 <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 810590c:	6810      	ldr	r0, [r2, #0]
 810590e:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 8105912:	f43f af45 	beq.w	81057a0 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8105916:	a801      	add	r0, sp, #4
 8105918:	f7ff fdbc 	bl	8105494 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 810591c:	e02b      	b.n	8105976 <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 810591e:	f5a0 2300 	sub.w	r3, r0, #524288	@ 0x80000
 8105922:	430b      	orrs	r3, r1
 8105924:	d117      	bne.n	8105956 <HAL_RCCEx_GetPeriphCLKFreq+0x21a>
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8105926:	4b26      	ldr	r3, [pc, #152]	@ (81059c0 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8105928:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 810592a:	f402 3240 	and.w	r2, r2, #196608	@ 0x30000
    switch (srcclk)
 810592e:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 8105932:	d006      	beq.n	8105942 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
 8105934:	f5b2 3f00 	cmp.w	r2, #131072	@ 0x20000
 8105938:	d08e      	beq.n	8105858 <HAL_RCCEx_GetPeriphCLKFreq+0x11c>
 810593a:	2a00      	cmp	r2, #0
 810593c:	f47f af39 	bne.w	81057b2 <HAL_RCCEx_GetPeriphCLKFreq+0x76>
 8105940:	e726      	b.n	8105790 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8105942:	6818      	ldr	r0, [r3, #0]
 8105944:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 8105948:	f43f af2a 	beq.w	81057a0 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 810594c:	a801      	add	r0, sp, #4
 810594e:	f7ff fda1 	bl	8105494 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8105952:	9803      	ldr	r0, [sp, #12]
 8105954:	e724      	b.n	81057a0 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8105956:	f5a0 3380 	sub.w	r3, r0, #65536	@ 0x10000
 810595a:	430b      	orrs	r3, r1
 810595c:	d116      	bne.n	810598c <HAL_RCCEx_GetPeriphCLKFreq+0x250>
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 810595e:	4b18      	ldr	r3, [pc, #96]	@ (81059c0 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8105960:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
    switch (srcclk)
 8105962:	03d2      	lsls	r2, r2, #15
 8105964:	d409      	bmi.n	810597a <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8105966:	6818      	ldr	r0, [r3, #0]
 8105968:	f010 7000 	ands.w	r0, r0, #33554432	@ 0x2000000
 810596c:	f43f af18 	beq.w	81057a0 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8105970:	a801      	add	r0, sp, #4
 8105972:	f7ff fe39 	bl	81055e8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8105976:	9802      	ldr	r0, [sp, #8]
 8105978:	e712      	b.n	81057a0 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 810597a:	6818      	ldr	r0, [r3, #0]
 810597c:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 8105980:	f43f af0e 	beq.w	81057a0 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8105984:	a801      	add	r0, sp, #4
 8105986:	f7ff fcdb 	bl	8105340 <HAL_RCCEx_GetPLL2ClockFreq>
 810598a:	e7e2      	b.n	8105952 <HAL_RCCEx_GetPeriphCLKFreq+0x216>
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 810598c:	f5a0 4380 	sub.w	r3, r0, #16384	@ 0x4000
 8105990:	430b      	orrs	r3, r1
 8105992:	d12f      	bne.n	81059f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8105994:	4a0a      	ldr	r2, [pc, #40]	@ (81059c0 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8105996:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8105998:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
    switch (srcclk)
 810599c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 81059a0:	d01a      	beq.n	81059d8 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
 81059a2:	d813      	bhi.n	81059cc <HAL_RCCEx_GetPeriphCLKFreq+0x290>
 81059a4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 81059a8:	d0a7      	beq.n	81058fa <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 81059aa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 81059ae:	d0ad      	beq.n	810590c <HAL_RCCEx_GetPeriphCLKFreq+0x1d0>
 81059b0:	2b00      	cmp	r3, #0
 81059b2:	f47f aefe 	bne.w	81057b2 <HAL_RCCEx_GetPeriphCLKFreq+0x76>
}
 81059b6:	b005      	add	sp, #20
 81059b8:	f85d eb04 	ldr.w	lr, [sp], #4
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 81059bc:	f7ff bcae 	b.w	810531c <HAL_RCCEx_GetD3PCLK1Freq>
 81059c0:	58024400 	.word	0x58024400
 81059c4:	03d09000 	.word	0x03d09000
 81059c8:	017d7840 	.word	0x017d7840
    switch (srcclk)
 81059cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 81059d0:	d009      	beq.n	81059e6 <HAL_RCCEx_GetPeriphCLKFreq+0x2aa>
 81059d2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 81059d6:	e789      	b.n	81058ec <HAL_RCCEx_GetPeriphCLKFreq+0x1b0>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 81059d8:	6810      	ldr	r0, [r2, #0]
 81059da:	f010 0004 	ands.w	r0, r0, #4
 81059de:	f43f aedf 	beq.w	81057a0 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 81059e2:	6813      	ldr	r3, [r2, #0]
 81059e4:	e708      	b.n	81057f8 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 81059e6:	6810      	ldr	r0, [r2, #0]
          frequency = CSI_VALUE;
 81059e8:	4b0f      	ldr	r3, [pc, #60]	@ (8105a28 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 81059ea:	f410 7080 	ands.w	r0, r0, #256	@ 0x100
          frequency = HSE_VALUE;
 81059ee:	bf18      	it	ne
 81059f0:	4618      	movne	r0, r3
 81059f2:	e6d5      	b.n	81057a0 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 81059f4:	f5a0 4000 	sub.w	r0, r0, #32768	@ 0x8000
 81059f8:	4308      	orrs	r0, r1
 81059fa:	f47f aeda 	bne.w	81057b2 <HAL_RCCEx_GetPeriphCLKFreq+0x76>
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 81059fe:	4a0b      	ldr	r2, [pc, #44]	@ (8105a2c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8105a00:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8105a02:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
    switch (srcclk)
 8105a06:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8105a0a:	d007      	beq.n	8105a1c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>
 8105a0c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8105a10:	f43f af73 	beq.w	81058fa <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 8105a14:	2b00      	cmp	r3, #0
 8105a16:	f47f aecc 	bne.w	81057b2 <HAL_RCCEx_GetPeriphCLKFreq+0x76>
 8105a1a:	e769      	b.n	81058f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1b4>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8105a1c:	6810      	ldr	r0, [r2, #0]
 8105a1e:	e7a3      	b.n	8105968 <HAL_RCCEx_GetPeriphCLKFreq+0x22c>
        frequency = EXTERNAL_CLOCK_VALUE;
 8105a20:	4803      	ldr	r0, [pc, #12]	@ (8105a30 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8105a22:	e6bd      	b.n	81057a0 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
          frequency = CSI_VALUE;
 8105a24:	4800      	ldr	r0, [pc, #0]	@ (8105a28 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8105a26:	e6bb      	b.n	81057a0 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
 8105a28:	003d0900 	.word	0x003d0900
 8105a2c:	58024400 	.word	0x58024400
 8105a30:	00bb8000 	.word	0x00bb8000

08105a34 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8105a34:	6a03      	ldr	r3, [r0, #32]
 8105a36:	f023 0301 	bic.w	r3, r3, #1
 8105a3a:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8105a3c:	6a03      	ldr	r3, [r0, #32]
{
 8105a3e:	b570      	push	{r4, r5, r6, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8105a40:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8105a42:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8105a44:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8105a46:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8105a4a:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
  tmpccmrx |= OC_Config->OCMode;
 8105a4e:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8105a50:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8105a52:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 8105a56:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8105a58:	4d1b      	ldr	r5, [pc, #108]	@ (8105ac8 <TIM_OC1_SetConfig+0x94>)
 8105a5a:	42a8      	cmp	r0, r5
 8105a5c:	d00f      	beq.n	8105a7e <TIM_OC1_SetConfig+0x4a>
 8105a5e:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8105a62:	42a8      	cmp	r0, r5
 8105a64:	d00b      	beq.n	8105a7e <TIM_OC1_SetConfig+0x4a>
 8105a66:	f505 5570 	add.w	r5, r5, #15360	@ 0x3c00
 8105a6a:	42a8      	cmp	r0, r5
 8105a6c:	d007      	beq.n	8105a7e <TIM_OC1_SetConfig+0x4a>
 8105a6e:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8105a72:	42a8      	cmp	r0, r5
 8105a74:	d003      	beq.n	8105a7e <TIM_OC1_SetConfig+0x4a>
 8105a76:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8105a7a:	42a8      	cmp	r0, r5
 8105a7c:	d11e      	bne.n	8105abc <TIM_OC1_SetConfig+0x88>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8105a7e:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8105a80:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8105a84:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8105a86:	4d10      	ldr	r5, [pc, #64]	@ (8105ac8 <TIM_OC1_SetConfig+0x94>)
 8105a88:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 8105a8a:	f023 0304 	bic.w	r3, r3, #4
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8105a8e:	d00f      	beq.n	8105ab0 <TIM_OC1_SetConfig+0x7c>
 8105a90:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8105a94:	42a8      	cmp	r0, r5
 8105a96:	d00b      	beq.n	8105ab0 <TIM_OC1_SetConfig+0x7c>
 8105a98:	f505 5570 	add.w	r5, r5, #15360	@ 0x3c00
 8105a9c:	42a8      	cmp	r0, r5
 8105a9e:	d007      	beq.n	8105ab0 <TIM_OC1_SetConfig+0x7c>
 8105aa0:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8105aa4:	42a8      	cmp	r0, r5
 8105aa6:	d003      	beq.n	8105ab0 <TIM_OC1_SetConfig+0x7c>
 8105aa8:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8105aac:	42a8      	cmp	r0, r5
 8105aae:	d105      	bne.n	8105abc <TIM_OC1_SetConfig+0x88>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8105ab0:	f424 7540 	bic.w	r5, r4, #768	@ 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8105ab4:	e9d1 4605 	ldrd	r4, r6, [r1, #20]
 8105ab8:	4334      	orrs	r4, r6
 8105aba:	432c      	orrs	r4, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8105abc:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8105abe:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8105ac0:	684a      	ldr	r2, [r1, #4]
 8105ac2:	6342      	str	r2, [r0, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8105ac4:	6203      	str	r3, [r0, #32]
}
 8105ac6:	bd70      	pop	{r4, r5, r6, pc}
 8105ac8:	40010000 	.word	0x40010000

08105acc <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8105acc:	6a03      	ldr	r3, [r0, #32]
 8105ace:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8105ad2:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8105ad4:	6a03      	ldr	r3, [r0, #32]
{
 8105ad6:	b570      	push	{r4, r5, r6, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8105ad8:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8105ada:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8105adc:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8105ade:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8105ae2:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
  tmpccmrx |= OC_Config->OCMode;
 8105ae6:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8105ae8:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8105aea:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8105aee:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8105af2:	4d16      	ldr	r5, [pc, #88]	@ (8105b4c <TIM_OC3_SetConfig+0x80>)
 8105af4:	42a8      	cmp	r0, r5
 8105af6:	d003      	beq.n	8105b00 <TIM_OC3_SetConfig+0x34>
 8105af8:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8105afc:	42a8      	cmp	r0, r5
 8105afe:	d10d      	bne.n	8105b1c <TIM_OC3_SetConfig+0x50>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8105b00:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8105b02:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8105b06:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8105b0a:	4d10      	ldr	r5, [pc, #64]	@ (8105b4c <TIM_OC3_SetConfig+0x80>)
 8105b0c:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC3NE;
 8105b0e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8105b12:	d00e      	beq.n	8105b32 <TIM_OC3_SetConfig+0x66>
 8105b14:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8105b18:	42a8      	cmp	r0, r5
 8105b1a:	d00a      	beq.n	8105b32 <TIM_OC3_SetConfig+0x66>
 8105b1c:	4d0c      	ldr	r5, [pc, #48]	@ (8105b50 <TIM_OC3_SetConfig+0x84>)
 8105b1e:	42a8      	cmp	r0, r5
 8105b20:	d007      	beq.n	8105b32 <TIM_OC3_SetConfig+0x66>
 8105b22:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8105b26:	42a8      	cmp	r0, r5
 8105b28:	d003      	beq.n	8105b32 <TIM_OC3_SetConfig+0x66>
 8105b2a:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8105b2e:	42a8      	cmp	r0, r5
 8105b30:	d106      	bne.n	8105b40 <TIM_OC3_SetConfig+0x74>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8105b32:	f424 5540 	bic.w	r5, r4, #12288	@ 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8105b36:	e9d1 4605 	ldrd	r4, r6, [r1, #20]
 8105b3a:	4334      	orrs	r4, r6
 8105b3c:	ea45 1404 	orr.w	r4, r5, r4, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8105b40:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8105b42:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8105b44:	684a      	ldr	r2, [r1, #4]
 8105b46:	63c2      	str	r2, [r0, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8105b48:	6203      	str	r3, [r0, #32]
}
 8105b4a:	bd70      	pop	{r4, r5, r6, pc}
 8105b4c:	40010000 	.word	0x40010000
 8105b50:	40014000 	.word	0x40014000

08105b54 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8105b54:	6a03      	ldr	r3, [r0, #32]
 8105b56:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8105b5a:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8105b5c:	6a03      	ldr	r3, [r0, #32]
{
 8105b5e:	b530      	push	{r4, r5, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8105b60:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8105b62:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8105b64:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8105b66:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 8105b6a:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8105b6e:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8105b72:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8105b74:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8105b78:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8105b7c:	4d0e      	ldr	r5, [pc, #56]	@ (8105bb8 <TIM_OC4_SetConfig+0x64>)
 8105b7e:	42a8      	cmp	r0, r5
 8105b80:	d00f      	beq.n	8105ba2 <TIM_OC4_SetConfig+0x4e>
 8105b82:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8105b86:	42a8      	cmp	r0, r5
 8105b88:	d00b      	beq.n	8105ba2 <TIM_OC4_SetConfig+0x4e>
 8105b8a:	f505 5570 	add.w	r5, r5, #15360	@ 0x3c00
 8105b8e:	42a8      	cmp	r0, r5
 8105b90:	d007      	beq.n	8105ba2 <TIM_OC4_SetConfig+0x4e>
 8105b92:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8105b96:	42a8      	cmp	r0, r5
 8105b98:	d003      	beq.n	8105ba2 <TIM_OC4_SetConfig+0x4e>
 8105b9a:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8105b9e:	42a8      	cmp	r0, r5
 8105ba0:	d104      	bne.n	8105bac <TIM_OC4_SetConfig+0x58>

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8105ba2:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8105ba4:	f424 4480 	bic.w	r4, r4, #16384	@ 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8105ba8:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8105bac:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8105bae:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8105bb0:	684a      	ldr	r2, [r1, #4]
 8105bb2:	6402      	str	r2, [r0, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8105bb4:	6203      	str	r3, [r0, #32]
}
 8105bb6:	bd30      	pop	{r4, r5, pc}
 8105bb8:	40010000 	.word	0x40010000

08105bbc <TIM_OC5_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8105bbc:	6a03      	ldr	r3, [r0, #32]
 8105bbe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8105bc2:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8105bc4:	6a03      	ldr	r3, [r0, #32]
{
 8105bc6:	b530      	push	{r4, r5, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8105bc8:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8105bca:	6d42      	ldr	r2, [r0, #84]	@ 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8105bcc:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8105bce:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8105bd2:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
  tmpccmrx |= OC_Config->OCMode;
 8105bd6:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8105bd8:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC5P;
 8105bda:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8105bde:	ea43 4305 	orr.w	r3, r3, r5, lsl #16

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8105be2:	4d0f      	ldr	r5, [pc, #60]	@ (8105c20 <TIM_OC5_SetConfig+0x64>)
 8105be4:	42a8      	cmp	r0, r5
 8105be6:	d00f      	beq.n	8105c08 <TIM_OC5_SetConfig+0x4c>
 8105be8:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8105bec:	42a8      	cmp	r0, r5
 8105bee:	d00b      	beq.n	8105c08 <TIM_OC5_SetConfig+0x4c>
 8105bf0:	f505 5570 	add.w	r5, r5, #15360	@ 0x3c00
 8105bf4:	42a8      	cmp	r0, r5
 8105bf6:	d007      	beq.n	8105c08 <TIM_OC5_SetConfig+0x4c>
 8105bf8:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8105bfc:	42a8      	cmp	r0, r5
 8105bfe:	d003      	beq.n	8105c08 <TIM_OC5_SetConfig+0x4c>
 8105c00:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8105c04:	42a8      	cmp	r0, r5
 8105c06:	d104      	bne.n	8105c12 <TIM_OC5_SetConfig+0x56>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8105c08:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS5;
 8105c0a:	f424 3480 	bic.w	r4, r4, #65536	@ 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8105c0e:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8105c12:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8105c14:	6542      	str	r2, [r0, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8105c16:	684a      	ldr	r2, [r1, #4]
 8105c18:	6582      	str	r2, [r0, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8105c1a:	6203      	str	r3, [r0, #32]
}
 8105c1c:	bd30      	pop	{r4, r5, pc}
 8105c1e:	bf00      	nop
 8105c20:	40010000 	.word	0x40010000

08105c24 <TIM_OC6_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8105c24:	6a03      	ldr	r3, [r0, #32]
 8105c26:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8105c2a:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8105c2c:	6a03      	ldr	r3, [r0, #32]
{
 8105c2e:	b530      	push	{r4, r5, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8105c30:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8105c32:	6d42      	ldr	r2, [r0, #84]	@ 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8105c34:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8105c36:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 8105c3a:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8105c3e:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8105c42:	688d      	ldr	r5, [r1, #8]
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8105c44:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8105c48:	ea43 5305 	orr.w	r3, r3, r5, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8105c4c:	4d0e      	ldr	r5, [pc, #56]	@ (8105c88 <TIM_OC6_SetConfig+0x64>)
 8105c4e:	42a8      	cmp	r0, r5
 8105c50:	d00f      	beq.n	8105c72 <TIM_OC6_SetConfig+0x4e>
 8105c52:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8105c56:	42a8      	cmp	r0, r5
 8105c58:	d00b      	beq.n	8105c72 <TIM_OC6_SetConfig+0x4e>
 8105c5a:	f505 5570 	add.w	r5, r5, #15360	@ 0x3c00
 8105c5e:	42a8      	cmp	r0, r5
 8105c60:	d007      	beq.n	8105c72 <TIM_OC6_SetConfig+0x4e>
 8105c62:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8105c66:	42a8      	cmp	r0, r5
 8105c68:	d003      	beq.n	8105c72 <TIM_OC6_SetConfig+0x4e>
 8105c6a:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8105c6e:	42a8      	cmp	r0, r5
 8105c70:	d104      	bne.n	8105c7c <TIM_OC6_SetConfig+0x58>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8105c72:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS6;
 8105c74:	f424 2480 	bic.w	r4, r4, #262144	@ 0x40000
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8105c78:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8105c7c:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8105c7e:	6542      	str	r2, [r0, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8105c80:	684a      	ldr	r2, [r1, #4]
 8105c82:	65c2      	str	r2, [r0, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8105c84:	6203      	str	r3, [r0, #32]
}
 8105c86:	bd30      	pop	{r4, r5, pc}
 8105c88:	40010000 	.word	0x40010000

08105c8c <HAL_TIM_Base_Start>:
  if (htim->State != HAL_TIM_STATE_READY)
 8105c8c:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8105c90:	2b01      	cmp	r3, #1
 8105c92:	d12f      	bne.n	8105cf4 <HAL_TIM_Base_Start+0x68>
  htim->State = HAL_TIM_STATE_BUSY;
 8105c94:	2302      	movs	r3, #2
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8105c96:	4a18      	ldr	r2, [pc, #96]	@ (8105cf8 <HAL_TIM_Base_Start+0x6c>)
  htim->State = HAL_TIM_STATE_BUSY;
 8105c98:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8105c9c:	6803      	ldr	r3, [r0, #0]
 8105c9e:	4293      	cmp	r3, r2
 8105ca0:	d01a      	beq.n	8105cd8 <HAL_TIM_Base_Start+0x4c>
 8105ca2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8105ca6:	d017      	beq.n	8105cd8 <HAL_TIM_Base_Start+0x4c>
 8105ca8:	f5a2 427c 	sub.w	r2, r2, #64512	@ 0xfc00
 8105cac:	4293      	cmp	r3, r2
 8105cae:	d013      	beq.n	8105cd8 <HAL_TIM_Base_Start+0x4c>
 8105cb0:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8105cb4:	4293      	cmp	r3, r2
 8105cb6:	d00f      	beq.n	8105cd8 <HAL_TIM_Base_Start+0x4c>
 8105cb8:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8105cbc:	4293      	cmp	r3, r2
 8105cbe:	d00b      	beq.n	8105cd8 <HAL_TIM_Base_Start+0x4c>
 8105cc0:	f502 4278 	add.w	r2, r2, #63488	@ 0xf800
 8105cc4:	4293      	cmp	r3, r2
 8105cc6:	d007      	beq.n	8105cd8 <HAL_TIM_Base_Start+0x4c>
 8105cc8:	f5a2 426c 	sub.w	r2, r2, #60416	@ 0xec00
 8105ccc:	4293      	cmp	r3, r2
 8105cce:	d003      	beq.n	8105cd8 <HAL_TIM_Base_Start+0x4c>
 8105cd0:	f502 3294 	add.w	r2, r2, #75776	@ 0x12800
 8105cd4:	4293      	cmp	r3, r2
 8105cd6:	d107      	bne.n	8105ce8 <HAL_TIM_Base_Start+0x5c>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8105cd8:	6899      	ldr	r1, [r3, #8]
 8105cda:	4a08      	ldr	r2, [pc, #32]	@ (8105cfc <HAL_TIM_Base_Start+0x70>)
 8105cdc:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8105cde:	2a06      	cmp	r2, #6
 8105ce0:	d006      	beq.n	8105cf0 <HAL_TIM_Base_Start+0x64>
 8105ce2:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 8105ce6:	d003      	beq.n	8105cf0 <HAL_TIM_Base_Start+0x64>
      __HAL_TIM_ENABLE(htim);
 8105ce8:	681a      	ldr	r2, [r3, #0]
 8105cea:	f042 0201 	orr.w	r2, r2, #1
 8105cee:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8105cf0:	2000      	movs	r0, #0
 8105cf2:	4770      	bx	lr
    return HAL_ERROR;
 8105cf4:	2001      	movs	r0, #1
}
 8105cf6:	4770      	bx	lr
 8105cf8:	40010000 	.word	0x40010000
 8105cfc:	00010007 	.word	0x00010007

08105d00 <HAL_TIM_PWM_MspInit>:
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
 8105d00:	4770      	bx	lr
	...

08105d04 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8105d04:	4a30      	ldr	r2, [pc, #192]	@ (8105dc8 <TIM_Base_SetConfig+0xc4>)
  tmpcr1 = TIMx->CR1;
 8105d06:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8105d08:	4290      	cmp	r0, r2
 8105d0a:	d012      	beq.n	8105d32 <TIM_Base_SetConfig+0x2e>
 8105d0c:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8105d10:	d00f      	beq.n	8105d32 <TIM_Base_SetConfig+0x2e>
 8105d12:	f5a2 427c 	sub.w	r2, r2, #64512	@ 0xfc00
 8105d16:	4290      	cmp	r0, r2
 8105d18:	d00b      	beq.n	8105d32 <TIM_Base_SetConfig+0x2e>
 8105d1a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8105d1e:	4290      	cmp	r0, r2
 8105d20:	d007      	beq.n	8105d32 <TIM_Base_SetConfig+0x2e>
 8105d22:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8105d26:	4290      	cmp	r0, r2
 8105d28:	d003      	beq.n	8105d32 <TIM_Base_SetConfig+0x2e>
 8105d2a:	f502 4278 	add.w	r2, r2, #63488	@ 0xf800
 8105d2e:	4290      	cmp	r0, r2
 8105d30:	d119      	bne.n	8105d66 <TIM_Base_SetConfig+0x62>
    tmpcr1 |= Structure->CounterMode;
 8105d32:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8105d34:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8105d38:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8105d3a:	4a23      	ldr	r2, [pc, #140]	@ (8105dc8 <TIM_Base_SetConfig+0xc4>)
 8105d3c:	4290      	cmp	r0, r2
 8105d3e:	d01d      	beq.n	8105d7c <TIM_Base_SetConfig+0x78>
 8105d40:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8105d44:	d01a      	beq.n	8105d7c <TIM_Base_SetConfig+0x78>
 8105d46:	f5a2 427c 	sub.w	r2, r2, #64512	@ 0xfc00
 8105d4a:	4290      	cmp	r0, r2
 8105d4c:	d016      	beq.n	8105d7c <TIM_Base_SetConfig+0x78>
 8105d4e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8105d52:	4290      	cmp	r0, r2
 8105d54:	d012      	beq.n	8105d7c <TIM_Base_SetConfig+0x78>
 8105d56:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8105d5a:	4290      	cmp	r0, r2
 8105d5c:	d00e      	beq.n	8105d7c <TIM_Base_SetConfig+0x78>
 8105d5e:	f502 4278 	add.w	r2, r2, #63488	@ 0xf800
 8105d62:	4290      	cmp	r0, r2
 8105d64:	d00a      	beq.n	8105d7c <TIM_Base_SetConfig+0x78>
 8105d66:	4a19      	ldr	r2, [pc, #100]	@ (8105dcc <TIM_Base_SetConfig+0xc8>)
 8105d68:	4290      	cmp	r0, r2
 8105d6a:	d007      	beq.n	8105d7c <TIM_Base_SetConfig+0x78>
 8105d6c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8105d70:	4290      	cmp	r0, r2
 8105d72:	d003      	beq.n	8105d7c <TIM_Base_SetConfig+0x78>
 8105d74:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8105d78:	4290      	cmp	r0, r2
 8105d7a:	d103      	bne.n	8105d84 <TIM_Base_SetConfig+0x80>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8105d7c:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8105d7e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8105d82:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8105d84:	694a      	ldr	r2, [r1, #20]
 8105d86:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8105d8a:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8105d8c:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8105d8e:	688b      	ldr	r3, [r1, #8]
 8105d90:	62c3      	str	r3, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8105d92:	680b      	ldr	r3, [r1, #0]
 8105d94:	6283      	str	r3, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8105d96:	4b0c      	ldr	r3, [pc, #48]	@ (8105dc8 <TIM_Base_SetConfig+0xc4>)
 8105d98:	4298      	cmp	r0, r3
 8105d9a:	d00f      	beq.n	8105dbc <TIM_Base_SetConfig+0xb8>
 8105d9c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8105da0:	4298      	cmp	r0, r3
 8105da2:	d00b      	beq.n	8105dbc <TIM_Base_SetConfig+0xb8>
 8105da4:	f503 5370 	add.w	r3, r3, #15360	@ 0x3c00
 8105da8:	4298      	cmp	r0, r3
 8105daa:	d007      	beq.n	8105dbc <TIM_Base_SetConfig+0xb8>
 8105dac:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8105db0:	4298      	cmp	r0, r3
 8105db2:	d003      	beq.n	8105dbc <TIM_Base_SetConfig+0xb8>
 8105db4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8105db8:	4298      	cmp	r0, r3
 8105dba:	d101      	bne.n	8105dc0 <TIM_Base_SetConfig+0xbc>
    TIMx->RCR = Structure->RepetitionCounter;
 8105dbc:	690b      	ldr	r3, [r1, #16]
 8105dbe:	6303      	str	r3, [r0, #48]	@ 0x30
  TIMx->EGR = TIM_EGR_UG;
 8105dc0:	2301      	movs	r3, #1
 8105dc2:	6143      	str	r3, [r0, #20]
}
 8105dc4:	4770      	bx	lr
 8105dc6:	bf00      	nop
 8105dc8:	40010000 	.word	0x40010000
 8105dcc:	40014000 	.word	0x40014000

08105dd0 <HAL_TIM_Base_Init>:
{
 8105dd0:	b510      	push	{r4, lr}
  if (htim == NULL)
 8105dd2:	4604      	mov	r4, r0
 8105dd4:	b350      	cbz	r0, 8105e2c <HAL_TIM_Base_Init+0x5c>
  if (htim->State == HAL_TIM_STATE_RESET)
 8105dd6:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8105dda:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8105dde:	b91b      	cbnz	r3, 8105de8 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8105de0:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 8105de4:	f7fc f9dc 	bl	81021a0 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8105de8:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8105dea:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8105dec:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8105df0:	1d21      	adds	r1, r4, #4
 8105df2:	f7ff ff87 	bl	8105d04 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8105df6:	2301      	movs	r3, #1
 8105df8:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  return HAL_OK;
 8105dfc:	2000      	movs	r0, #0
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8105dfe:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8105e02:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8105e06:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8105e0a:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8105e0e:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8105e12:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8105e16:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8105e1a:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 8105e1e:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 8105e22:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 8105e26:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
}
 8105e2a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8105e2c:	2001      	movs	r0, #1
 8105e2e:	e7fc      	b.n	8105e2a <HAL_TIM_Base_Init+0x5a>

08105e30 <HAL_TIM_PWM_Init>:
{
 8105e30:	b510      	push	{r4, lr}
  if (htim == NULL)
 8105e32:	4604      	mov	r4, r0
 8105e34:	b350      	cbz	r0, 8105e8c <HAL_TIM_PWM_Init+0x5c>
  if (htim->State == HAL_TIM_STATE_RESET)
 8105e36:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8105e3a:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8105e3e:	b91b      	cbnz	r3, 8105e48 <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8105e40:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8105e44:	f7ff ff5c 	bl	8105d00 <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8105e48:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8105e4a:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8105e4c:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8105e50:	1d21      	adds	r1, r4, #4
 8105e52:	f7ff ff57 	bl	8105d04 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8105e56:	2301      	movs	r3, #1
 8105e58:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  return HAL_OK;
 8105e5c:	2000      	movs	r0, #0
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8105e5e:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8105e62:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8105e66:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8105e6a:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8105e6e:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8105e72:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8105e76:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8105e7a:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 8105e7e:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 8105e82:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 8105e86:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
}
 8105e8a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8105e8c:	2001      	movs	r0, #1
 8105e8e:	e7fc      	b.n	8105e8a <HAL_TIM_PWM_Init+0x5a>

08105e90 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8105e90:	6a03      	ldr	r3, [r0, #32]
 8105e92:	f023 0310 	bic.w	r3, r3, #16
 8105e96:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8105e98:	6a03      	ldr	r3, [r0, #32]
{
 8105e9a:	b570      	push	{r4, r5, r6, lr}
  tmpcr2 =  TIMx->CR2;
 8105e9c:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8105e9e:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8105ea0:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8105ea2:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 8105ea6:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8105eaa:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8105eae:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8105eb0:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8105eb4:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8105eb8:	4d16      	ldr	r5, [pc, #88]	@ (8105f14 <TIM_OC2_SetConfig+0x84>)
 8105eba:	42a8      	cmp	r0, r5
 8105ebc:	d003      	beq.n	8105ec6 <TIM_OC2_SetConfig+0x36>
 8105ebe:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8105ec2:	42a8      	cmp	r0, r5
 8105ec4:	d10d      	bne.n	8105ee2 <TIM_OC2_SetConfig+0x52>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8105ec6:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8105ec8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8105ecc:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8105ed0:	4d10      	ldr	r5, [pc, #64]	@ (8105f14 <TIM_OC2_SetConfig+0x84>)
 8105ed2:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC2NE;
 8105ed4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8105ed8:	d00e      	beq.n	8105ef8 <TIM_OC2_SetConfig+0x68>
 8105eda:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8105ede:	42a8      	cmp	r0, r5
 8105ee0:	d00a      	beq.n	8105ef8 <TIM_OC2_SetConfig+0x68>
 8105ee2:	4d0d      	ldr	r5, [pc, #52]	@ (8105f18 <TIM_OC2_SetConfig+0x88>)
 8105ee4:	42a8      	cmp	r0, r5
 8105ee6:	d007      	beq.n	8105ef8 <TIM_OC2_SetConfig+0x68>
 8105ee8:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8105eec:	42a8      	cmp	r0, r5
 8105eee:	d003      	beq.n	8105ef8 <TIM_OC2_SetConfig+0x68>
 8105ef0:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8105ef4:	42a8      	cmp	r0, r5
 8105ef6:	d106      	bne.n	8105f06 <TIM_OC2_SetConfig+0x76>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8105ef8:	f424 6540 	bic.w	r5, r4, #3072	@ 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8105efc:	e9d1 4605 	ldrd	r4, r6, [r1, #20]
 8105f00:	4334      	orrs	r4, r6
 8105f02:	ea45 0484 	orr.w	r4, r5, r4, lsl #2
  TIMx->CR2 = tmpcr2;
 8105f06:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8105f08:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8105f0a:	684a      	ldr	r2, [r1, #4]
 8105f0c:	6382      	str	r2, [r0, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 8105f0e:	6203      	str	r3, [r0, #32]
}
 8105f10:	bd70      	pop	{r4, r5, r6, pc}
 8105f12:	bf00      	nop
 8105f14:	40010000 	.word	0x40010000
 8105f18:	40014000 	.word	0x40014000

08105f1c <HAL_TIM_PWM_ConfigChannel>:
{
 8105f1c:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8105f1e:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8105f22:	2b01      	cmp	r3, #1
{
 8105f24:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8105f26:	d073      	beq.n	8106010 <HAL_TIM_PWM_ConfigChannel+0xf4>
 8105f28:	2001      	movs	r0, #1
  switch (Channel)
 8105f2a:	2a0c      	cmp	r2, #12
  __HAL_LOCK(htim);
 8105f2c:	f884 003c 	strb.w	r0, [r4, #60]	@ 0x3c
  switch (Channel)
 8105f30:	d04e      	beq.n	8105fd0 <HAL_TIM_PWM_ConfigChannel+0xb4>
 8105f32:	d808      	bhi.n	8105f46 <HAL_TIM_PWM_ConfigChannel+0x2a>
 8105f34:	2a04      	cmp	r2, #4
 8105f36:	d02b      	beq.n	8105f90 <HAL_TIM_PWM_ConfigChannel+0x74>
 8105f38:	2a08      	cmp	r2, #8
 8105f3a:	d039      	beq.n	8105fb0 <HAL_TIM_PWM_ConfigChannel+0x94>
 8105f3c:	b1ba      	cbz	r2, 8105f6e <HAL_TIM_PWM_ConfigChannel+0x52>
  __HAL_UNLOCK(htim);
 8105f3e:	2300      	movs	r3, #0
 8105f40:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 8105f44:	bd38      	pop	{r3, r4, r5, pc}
  switch (Channel)
 8105f46:	2a10      	cmp	r2, #16
 8105f48:	d052      	beq.n	8105ff0 <HAL_TIM_PWM_ConfigChannel+0xd4>
 8105f4a:	2a14      	cmp	r2, #20
 8105f4c:	d1f7      	bne.n	8105f3e <HAL_TIM_PWM_ConfigChannel+0x22>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8105f4e:	6820      	ldr	r0, [r4, #0]
 8105f50:	f7ff fe68 	bl	8105c24 <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8105f54:	6d43      	ldr	r3, [r0, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8105f56:	690a      	ldr	r2, [r1, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8105f58:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8105f5c:	6543      	str	r3, [r0, #84]	@ 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8105f5e:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 8105f60:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8105f64:	6543      	str	r3, [r0, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8105f66:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 8105f68:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8105f6c:	e04e      	b.n	810600c <HAL_TIM_PWM_ConfigChannel+0xf0>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8105f6e:	6820      	ldr	r0, [r4, #0]
 8105f70:	f7ff fd60 	bl	8105a34 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8105f74:	6983      	ldr	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8105f76:	690a      	ldr	r2, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8105f78:	f043 0308 	orr.w	r3, r3, #8
 8105f7c:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8105f7e:	6983      	ldr	r3, [r0, #24]
 8105f80:	f023 0304 	bic.w	r3, r3, #4
 8105f84:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8105f86:	6983      	ldr	r3, [r0, #24]
 8105f88:	4313      	orrs	r3, r2
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8105f8a:	6183      	str	r3, [r0, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8105f8c:	2000      	movs	r0, #0
 8105f8e:	e7d6      	b.n	8105f3e <HAL_TIM_PWM_ConfigChannel+0x22>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8105f90:	6820      	ldr	r0, [r4, #0]
 8105f92:	f7ff ff7d 	bl	8105e90 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8105f96:	6983      	ldr	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8105f98:	690a      	ldr	r2, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8105f9a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8105f9e:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8105fa0:	6983      	ldr	r3, [r0, #24]
 8105fa2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8105fa6:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8105fa8:	6983      	ldr	r3, [r0, #24]
 8105faa:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8105fae:	e7ec      	b.n	8105f8a <HAL_TIM_PWM_ConfigChannel+0x6e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8105fb0:	6820      	ldr	r0, [r4, #0]
 8105fb2:	f7ff fd8b 	bl	8105acc <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8105fb6:	69c3      	ldr	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8105fb8:	690a      	ldr	r2, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8105fba:	f043 0308 	orr.w	r3, r3, #8
 8105fbe:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8105fc0:	69c3      	ldr	r3, [r0, #28]
 8105fc2:	f023 0304 	bic.w	r3, r3, #4
 8105fc6:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8105fc8:	69c3      	ldr	r3, [r0, #28]
 8105fca:	4313      	orrs	r3, r2
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8105fcc:	61c3      	str	r3, [r0, #28]
      break;
 8105fce:	e7dd      	b.n	8105f8c <HAL_TIM_PWM_ConfigChannel+0x70>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8105fd0:	6820      	ldr	r0, [r4, #0]
 8105fd2:	f7ff fdbf 	bl	8105b54 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8105fd6:	69c3      	ldr	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8105fd8:	690a      	ldr	r2, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8105fda:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8105fde:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8105fe0:	69c3      	ldr	r3, [r0, #28]
 8105fe2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8105fe6:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8105fe8:	69c3      	ldr	r3, [r0, #28]
 8105fea:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8105fee:	e7ed      	b.n	8105fcc <HAL_TIM_PWM_ConfigChannel+0xb0>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8105ff0:	6820      	ldr	r0, [r4, #0]
 8105ff2:	f7ff fde3 	bl	8105bbc <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8105ff6:	6d43      	ldr	r3, [r0, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8105ff8:	690a      	ldr	r2, [r1, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8105ffa:	f043 0308 	orr.w	r3, r3, #8
 8105ffe:	6543      	str	r3, [r0, #84]	@ 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8106000:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 8106002:	f023 0304 	bic.w	r3, r3, #4
 8106006:	6543      	str	r3, [r0, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8106008:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 810600a:	4313      	orrs	r3, r2
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 810600c:	6543      	str	r3, [r0, #84]	@ 0x54
      break;
 810600e:	e7bd      	b.n	8105f8c <HAL_TIM_PWM_ConfigChannel+0x70>
  __HAL_LOCK(htim);
 8106010:	2002      	movs	r0, #2
 8106012:	e797      	b.n	8105f44 <HAL_TIM_PWM_ConfigChannel+0x28>

08106014 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8106014:	b510      	push	{r4, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8106016:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8106018:	430a      	orrs	r2, r1
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 810601a:	f424 447f 	bic.w	r4, r4, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 810601e:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8106022:	4322      	orrs	r2, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8106024:	6082      	str	r2, [r0, #8]
}
 8106026:	bd10      	pop	{r4, pc}

08106028 <HAL_TIM_ConfigClockSource>:
{
 8106028:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 810602a:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 810602e:	2b01      	cmp	r3, #1
{
 8106030:	4604      	mov	r4, r0
 8106032:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 8106036:	f000 80a9 	beq.w	810618c <HAL_TIM_ConfigClockSource+0x164>
  htim->State = HAL_TIM_STATE_BUSY;
 810603a:	f884 003d 	strb.w	r0, [r4, #61]	@ 0x3d
  __HAL_LOCK(htim);
 810603e:	2201      	movs	r2, #1
  tmpsmcr = htim->Instance->SMCR;
 8106040:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(htim);
 8106042:	f884 203c 	strb.w	r2, [r4, #60]	@ 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8106046:	6885      	ldr	r5, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8106048:	4b51      	ldr	r3, [pc, #324]	@ (8106190 <HAL_TIM_ConfigClockSource+0x168>)
 810604a:	402b      	ands	r3, r5
  htim->Instance->SMCR = tmpsmcr;
 810604c:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 810604e:	680b      	ldr	r3, [r1, #0]
 8106050:	2b70      	cmp	r3, #112	@ 0x70
 8106052:	d056      	beq.n	8106102 <HAL_TIM_ConfigClockSource+0xda>
 8106054:	d83c      	bhi.n	81060d0 <HAL_TIM_ConfigClockSource+0xa8>
 8106056:	2b50      	cmp	r3, #80	@ 0x50
 8106058:	d066      	beq.n	8106128 <HAL_TIM_ConfigClockSource+0x100>
 810605a:	d81d      	bhi.n	8106098 <HAL_TIM_ConfigClockSource+0x70>
 810605c:	2b40      	cmp	r3, #64	@ 0x40
 810605e:	d07c      	beq.n	810615a <HAL_TIM_ConfigClockSource+0x132>
 8106060:	d806      	bhi.n	8106070 <HAL_TIM_ConfigClockSource+0x48>
 8106062:	2b20      	cmp	r3, #32
 8106064:	d00e      	beq.n	8106084 <HAL_TIM_ConfigClockSource+0x5c>
 8106066:	d80b      	bhi.n	8106080 <HAL_TIM_ConfigClockSource+0x58>
 8106068:	f033 0210 	bics.w	r2, r3, #16
 810606c:	d00a      	beq.n	8106084 <HAL_TIM_ConfigClockSource+0x5c>
      status = HAL_ERROR;
 810606e:	2201      	movs	r2, #1
  htim->State = HAL_TIM_STATE_READY;
 8106070:	2301      	movs	r3, #1
 8106072:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8106076:	2300      	movs	r3, #0
 8106078:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 810607c:	4610      	mov	r0, r2
 810607e:	bd38      	pop	{r3, r4, r5, pc}
  switch (sClockSourceConfig->ClockSource)
 8106080:	2b30      	cmp	r3, #48	@ 0x30
 8106082:	d1f4      	bne.n	810606e <HAL_TIM_ConfigClockSource+0x46>
  tmpsmcr = TIMx->SMCR;
 8106084:	6882      	ldr	r2, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8106086:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
 810608a:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 810608e:	431a      	orrs	r2, r3
 8106090:	f042 0207 	orr.w	r2, r2, #7
  TIMx->SMCR = tmpsmcr;
 8106094:	6082      	str	r2, [r0, #8]
}
 8106096:	e022      	b.n	81060de <HAL_TIM_ConfigClockSource+0xb6>
  switch (sClockSourceConfig->ClockSource)
 8106098:	2b60      	cmp	r3, #96	@ 0x60
 810609a:	d1e9      	bne.n	8106070 <HAL_TIM_ConfigClockSource+0x48>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 810609c:	6a03      	ldr	r3, [r0, #32]
                               sClockSourceConfig->ClockPolarity,
 810609e:	684d      	ldr	r5, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 81060a0:	68c9      	ldr	r1, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 81060a2:	f023 0310 	bic.w	r3, r3, #16
 81060a6:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 81060a8:	6982      	ldr	r2, [r0, #24]
  tmpccer = TIMx->CCER;
 81060aa:	6a03      	ldr	r3, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 81060ac:	f422 4270 	bic.w	r2, r2, #61440	@ 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 81060b0:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 81060b4:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 81060b8:	ea42 3201 	orr.w	r2, r2, r1, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 81060bc:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 81060be:	6203      	str	r3, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 81060c0:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 81060c2:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 81060c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 81060ca:	f043 0367 	orr.w	r3, r3, #103	@ 0x67
  TIMx->SMCR = tmpsmcr;
 81060ce:	e020      	b.n	8106112 <HAL_TIM_ConfigClockSource+0xea>
  switch (sClockSourceConfig->ClockSource)
 81060d0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 81060d4:	d01f      	beq.n	8106116 <HAL_TIM_ConfigClockSource+0xee>
 81060d6:	d804      	bhi.n	81060e2 <HAL_TIM_ConfigClockSource+0xba>
 81060d8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 81060dc:	d1c8      	bne.n	8106070 <HAL_TIM_ConfigClockSource+0x48>
  HAL_StatusTypeDef status = HAL_OK;
 81060de:	2200      	movs	r2, #0
 81060e0:	e7c6      	b.n	8106070 <HAL_TIM_ConfigClockSource+0x48>
  switch (sClockSourceConfig->ClockSource)
 81060e2:	492c      	ldr	r1, [pc, #176]	@ (8106194 <HAL_TIM_ConfigClockSource+0x16c>)
 81060e4:	428b      	cmp	r3, r1
 81060e6:	d0cd      	beq.n	8106084 <HAL_TIM_ConfigClockSource+0x5c>
 81060e8:	d805      	bhi.n	81060f6 <HAL_TIM_ConfigClockSource+0xce>
 81060ea:	f023 0110 	bic.w	r1, r3, #16
 81060ee:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 81060f2:	d0c7      	beq.n	8106084 <HAL_TIM_ConfigClockSource+0x5c>
 81060f4:	e7bc      	b.n	8106070 <HAL_TIM_ConfigClockSource+0x48>
 81060f6:	4928      	ldr	r1, [pc, #160]	@ (8106198 <HAL_TIM_ConfigClockSource+0x170>)
 81060f8:	428b      	cmp	r3, r1
 81060fa:	d0c3      	beq.n	8106084 <HAL_TIM_ConfigClockSource+0x5c>
 81060fc:	3110      	adds	r1, #16
 81060fe:	428b      	cmp	r3, r1
 8106100:	e7f7      	b.n	81060f2 <HAL_TIM_ConfigClockSource+0xca>
      TIM_ETR_SetConfig(htim->Instance,
 8106102:	68cb      	ldr	r3, [r1, #12]
 8106104:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 8106108:	f7ff ff84 	bl	8106014 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 810610c:	6883      	ldr	r3, [r0, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 810610e:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
      htim->Instance->SMCR = tmpsmcr;
 8106112:	6083      	str	r3, [r0, #8]
      break;
 8106114:	e7e3      	b.n	81060de <HAL_TIM_ConfigClockSource+0xb6>
      TIM_ETR_SetConfig(htim->Instance,
 8106116:	68cb      	ldr	r3, [r1, #12]
 8106118:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 810611c:	f7ff ff7a 	bl	8106014 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8106120:	6883      	ldr	r3, [r0, #8]
 8106122:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8106126:	e7f4      	b.n	8106112 <HAL_TIM_ConfigClockSource+0xea>
                               sClockSourceConfig->ClockPolarity,
 8106128:	684a      	ldr	r2, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 810612a:	68cd      	ldr	r5, [r1, #12]
  tmpccer = TIMx->CCER;
 810612c:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 810612e:	6a03      	ldr	r3, [r0, #32]
 8106130:	f023 0301 	bic.w	r3, r3, #1
 8106134:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8106136:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8106138:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 810613c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8106140:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccer |= TIM_ICPolarity;
 8106144:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8106146:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8106148:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 810614a:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 810614c:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8106150:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8106154:	f043 0357 	orr.w	r3, r3, #87	@ 0x57
  TIMx->SMCR = tmpsmcr;
 8106158:	e7db      	b.n	8106112 <HAL_TIM_ConfigClockSource+0xea>
                               sClockSourceConfig->ClockPolarity,
 810615a:	684a      	ldr	r2, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 810615c:	68cd      	ldr	r5, [r1, #12]
  tmpccer = TIMx->CCER;
 810615e:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8106160:	6a03      	ldr	r3, [r0, #32]
 8106162:	f023 0301 	bic.w	r3, r3, #1
 8106166:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8106168:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 810616a:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 810616e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8106172:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccer |= TIM_ICPolarity;
 8106176:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8106178:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 810617a:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 810617c:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 810617e:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8106182:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8106186:	f043 0347 	orr.w	r3, r3, #71	@ 0x47
  TIMx->SMCR = tmpsmcr;
 810618a:	e7c2      	b.n	8106112 <HAL_TIM_ConfigClockSource+0xea>
  __HAL_LOCK(htim);
 810618c:	4602      	mov	r2, r0
 810618e:	e775      	b.n	810607c <HAL_TIM_ConfigClockSource+0x54>
 8106190:	ffce0088 	.word	0xffce0088
 8106194:	00100020 	.word	0x00100020
 8106198:	00100030 	.word	0x00100030

0810619c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 810619c:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 810619e:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 81061a2:	2b01      	cmp	r3, #1
{
 81061a4:	4604      	mov	r4, r0
 81061a6:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 81061aa:	d03a      	beq.n	8106222 <HAL_TIMEx_MasterConfigSynchronization+0x86>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 81061ac:	6823      	ldr	r3, [r4, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 81061ae:	4d1d      	ldr	r5, [pc, #116]	@ (8106224 <HAL_TIMEx_MasterConfigSynchronization+0x88>)
  htim->State = HAL_TIM_STATE_BUSY;
 81061b0:	f884 003d 	strb.w	r0, [r4, #61]	@ 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 81061b4:	42ab      	cmp	r3, r5
  tmpcr2 = htim->Instance->CR2;
 81061b6:	685a      	ldr	r2, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 81061b8:	6898      	ldr	r0, [r3, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 81061ba:	d002      	beq.n	81061c2 <HAL_TIMEx_MasterConfigSynchronization+0x26>
 81061bc:	4e1a      	ldr	r6, [pc, #104]	@ (8106228 <HAL_TIMEx_MasterConfigSynchronization+0x8c>)
 81061be:	42b3      	cmp	r3, r6
 81061c0:	d103      	bne.n	81061ca <HAL_TIMEx_MasterConfigSynchronization+0x2e>
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 81061c2:	684e      	ldr	r6, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 81061c4:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 81061c8:	4332      	orrs	r2, r6
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 81061ca:	680e      	ldr	r6, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 81061cc:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 81061d0:	4332      	orrs	r2, r6

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 81061d2:	42ab      	cmp	r3, r5
  htim->Instance->CR2 = tmpcr2;
 81061d4:	605a      	str	r2, [r3, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 81061d6:	d019      	beq.n	810620c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 81061d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 81061dc:	d016      	beq.n	810620c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 81061de:	4a13      	ldr	r2, [pc, #76]	@ (810622c <HAL_TIMEx_MasterConfigSynchronization+0x90>)
 81061e0:	4293      	cmp	r3, r2
 81061e2:	d013      	beq.n	810620c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 81061e4:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 81061e8:	4293      	cmp	r3, r2
 81061ea:	d00f      	beq.n	810620c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 81061ec:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 81061f0:	4293      	cmp	r3, r2
 81061f2:	d00b      	beq.n	810620c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 81061f4:	f502 4278 	add.w	r2, r2, #63488	@ 0xf800
 81061f8:	4293      	cmp	r3, r2
 81061fa:	d007      	beq.n	810620c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 81061fc:	f5a2 426c 	sub.w	r2, r2, #60416	@ 0xec00
 8106200:	4293      	cmp	r3, r2
 8106202:	d003      	beq.n	810620c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8106204:	f502 3294 	add.w	r2, r2, #75776	@ 0x12800
 8106208:	4293      	cmp	r3, r2
 810620a:	d104      	bne.n	8106216 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 810620c:	6889      	ldr	r1, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 810620e:	f020 0280 	bic.w	r2, r0, #128	@ 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8106212:	430a      	orrs	r2, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8106214:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8106216:	2301      	movs	r3, #1

  __HAL_UNLOCK(htim);
 8106218:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 810621a:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 810621e:	f884 003c 	strb.w	r0, [r4, #60]	@ 0x3c

  return HAL_OK;
}
 8106222:	bd70      	pop	{r4, r5, r6, pc}
 8106224:	40010000 	.word	0x40010000
 8106228:	40010400 	.word	0x40010400
 810622c:	40000400 	.word	0x40000400

08106230 <UART_EndTxTransfer>:
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8106230:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8106232:	e852 3f00 	ldrex	r3, [r2]
 8106236:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 810623a:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 810623e:	6802      	ldr	r2, [r0, #0]
 8106240:	2900      	cmp	r1, #0
 8106242:	d1f5      	bne.n	8106230 <UART_EndTxTransfer>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8106244:	f102 0308 	add.w	r3, r2, #8
 8106248:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 810624c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8106250:	f102 0c08 	add.w	ip, r2, #8
 8106254:	e84c 3100 	strex	r1, r3, [ip]
 8106258:	2900      	cmp	r1, #0
 810625a:	d1f3      	bne.n	8106244 <UART_EndTxTransfer+0x14>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 810625c:	2320      	movs	r3, #32
 810625e:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
}
 8106262:	4770      	bx	lr

08106264 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8106264:	b510      	push	{r4, lr}
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8106266:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8106268:	e852 3f00 	ldrex	r3, [r2]
 810626c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8106270:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 8106274:	6802      	ldr	r2, [r0, #0]
 8106276:	2900      	cmp	r1, #0
 8106278:	d1f5      	bne.n	8106266 <UART_EndRxTransfer+0x2>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 810627a:	4c0f      	ldr	r4, [pc, #60]	@ (81062b8 <UART_EndRxTransfer+0x54>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 810627c:	f102 0308 	add.w	r3, r2, #8
 8106280:	e853 3f00 	ldrex	r3, [r3]
 8106284:	4023      	ands	r3, r4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8106286:	f102 0c08 	add.w	ip, r2, #8
 810628a:	e84c 3100 	strex	r1, r3, [ip]
 810628e:	2900      	cmp	r1, #0
 8106290:	d1f4      	bne.n	810627c <UART_EndRxTransfer+0x18>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8106292:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 8106294:	2b01      	cmp	r3, #1
 8106296:	d107      	bne.n	81062a8 <UART_EndRxTransfer+0x44>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8106298:	e852 3f00 	ldrex	r3, [r2]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 810629c:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 81062a0:	e842 3100 	strex	r1, r3, [r2]
 81062a4:	2900      	cmp	r1, #0
 81062a6:	d1f7      	bne.n	8106298 <UART_EndRxTransfer+0x34>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 81062a8:	2320      	movs	r3, #32
 81062aa:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 81062ae:	2300      	movs	r3, #0
 81062b0:	66c3      	str	r3, [r0, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 81062b2:	6743      	str	r3, [r0, #116]	@ 0x74
}
 81062b4:	bd10      	pop	{r4, pc}
 81062b6:	bf00      	nop
 81062b8:	effffffe 	.word	0xeffffffe

081062bc <HAL_UART_Transmit_DMA>:
{
 81062bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 81062be:	4604      	mov	r4, r0
 81062c0:	4613      	mov	r3, r2
  if (huart->gState == HAL_UART_STATE_READY)
 81062c2:	f8d4 5088 	ldr.w	r5, [r4, #136]	@ 0x88
 81062c6:	2d20      	cmp	r5, #32
 81062c8:	d132      	bne.n	8106330 <HAL_UART_Transmit_DMA+0x74>
    if ((pData == NULL) || (Size == 0U))
 81062ca:	b1f1      	cbz	r1, 810630a <HAL_UART_Transmit_DMA+0x4e>
 81062cc:	b1ea      	cbz	r2, 810630a <HAL_UART_Transmit_DMA+0x4e>
    if (huart->hdmatx != NULL)
 81062ce:	6fe0      	ldr	r0, [r4, #124]	@ 0x7c
    huart->TxXferCount = Size;
 81062d0:	f8a4 2056 	strh.w	r2, [r4, #86]	@ 0x56
    huart->TxXferSize  = Size;
 81062d4:	f8a4 2054 	strh.w	r2, [r4, #84]	@ 0x54
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 81062d8:	2600      	movs	r6, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 81062da:	2221      	movs	r2, #33	@ 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 81062dc:	f8c4 6090 	str.w	r6, [r4, #144]	@ 0x90
    huart->pTxBuffPtr  = pData;
 81062e0:	6521      	str	r1, [r4, #80]	@ 0x50
    huart->gState = HAL_UART_STATE_BUSY_TX;
 81062e2:	f8c4 2088 	str.w	r2, [r4, #136]	@ 0x88
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 81062e6:	6822      	ldr	r2, [r4, #0]
    if (huart->hdmatx != NULL)
 81062e8:	b188      	cbz	r0, 810630e <HAL_UART_Transmit_DMA+0x52>
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 81062ea:	4f12      	ldr	r7, [pc, #72]	@ (8106334 <HAL_UART_Transmit_DMA+0x78>)
 81062ec:	63c7      	str	r7, [r0, #60]	@ 0x3c
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 81062ee:	4f12      	ldr	r7, [pc, #72]	@ (8106338 <HAL_UART_Transmit_DMA+0x7c>)
 81062f0:	6407      	str	r7, [r0, #64]	@ 0x40
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 81062f2:	4f12      	ldr	r7, [pc, #72]	@ (810633c <HAL_UART_Transmit_DMA+0x80>)
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 81062f4:	3228      	adds	r2, #40	@ 0x28
      huart->hdmatx->XferAbortCallback = NULL;
 81062f6:	e9c0 7613 	strd	r7, r6, [r0, #76]	@ 0x4c
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 81062fa:	f7fd f9ef 	bl	81036dc <HAL_DMA_Start_IT>
 81062fe:	b130      	cbz	r0, 810630e <HAL_UART_Transmit_DMA+0x52>
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8106300:	2310      	movs	r3, #16
 8106302:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
        huart->gState = HAL_UART_STATE_READY;
 8106306:	f8c4 5088 	str.w	r5, [r4, #136]	@ 0x88
      return HAL_ERROR;
 810630a:	2001      	movs	r0, #1
}
 810630c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 810630e:	6823      	ldr	r3, [r4, #0]
 8106310:	2240      	movs	r2, #64	@ 0x40
 8106312:	621a      	str	r2, [r3, #32]
 8106314:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8106316:	f102 0308 	add.w	r3, r2, #8
 810631a:	e853 3f00 	ldrex	r3, [r3]
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 810631e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8106322:	f102 0108 	add.w	r1, r2, #8
 8106326:	e841 3000 	strex	r0, r3, [r1]
 810632a:	2800      	cmp	r0, #0
 810632c:	d1f3      	bne.n	8106316 <HAL_UART_Transmit_DMA+0x5a>
 810632e:	e7ed      	b.n	810630c <HAL_UART_Transmit_DMA+0x50>
    return HAL_BUSY;
 8106330:	2002      	movs	r0, #2
 8106332:	e7eb      	b.n	810630c <HAL_UART_Transmit_DMA+0x50>
 8106334:	08106341 	.word	0x08106341
 8106338:	08106389 	.word	0x08106389
 810633c:	08106395 	.word	0x08106395

08106340 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8106340:	b508      	push	{r3, lr}
 8106342:	4603      	mov	r3, r0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8106344:	6b80      	ldr	r0, [r0, #56]	@ 0x38

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8106346:	69db      	ldr	r3, [r3, #28]
 8106348:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 810634c:	d018      	beq.n	8106380 <UART_DMATransmitCplt+0x40>
  {
    huart->TxXferCount = 0U;
 810634e:	2300      	movs	r3, #0
 8106350:	f8a0 3056 	strh.w	r3, [r0, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8106354:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8106356:	f102 0308 	add.w	r3, r2, #8
 810635a:	e853 3f00 	ldrex	r3, [r3]
 810635e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8106362:	3208      	adds	r2, #8
 8106364:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 8106368:	6802      	ldr	r2, [r0, #0]
 810636a:	2900      	cmp	r1, #0
 810636c:	d1f2      	bne.n	8106354 <UART_DMATransmitCplt+0x14>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 810636e:	e852 3f00 	ldrex	r3, [r2]

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8106372:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8106376:	e842 3100 	strex	r1, r3, [r2]
 810637a:	2900      	cmp	r1, #0
 810637c:	d1f7      	bne.n	810636e <UART_DMATransmitCplt+0x2e>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 810637e:	bd08      	pop	{r3, pc}
    HAL_UART_TxCpltCallback(huart);
 8106380:	f7fb fe78 	bl	8102074 <HAL_UART_TxCpltCallback>
}
 8106384:	e7fb      	b.n	810637e <UART_DMATransmitCplt+0x3e>

08106386 <HAL_UART_TxHalfCpltCallback>:
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
 8106386:	4770      	bx	lr

08106388 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8106388:	b508      	push	{r3, lr}
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 810638a:	6b80      	ldr	r0, [r0, #56]	@ 0x38
 810638c:	f7ff fffb 	bl	8106386 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8106390:	bd08      	pop	{r3, pc}

08106392 <HAL_UART_ErrorCallback>:
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
 8106392:	4770      	bx	lr

08106394 <UART_DMAError>:
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8106394:	6b80      	ldr	r0, [r0, #56]	@ 0x38
{
 8106396:	b538      	push	{r3, r4, r5, lr}

  const HAL_UART_StateTypeDef gstate = huart->gState;
  const HAL_UART_StateTypeDef rxstate = huart->RxState;

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8106398:	6804      	ldr	r4, [r0, #0]
  const HAL_UART_StateTypeDef gstate = huart->gState;
 810639a:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 810639e:	f8d0 508c 	ldr.w	r5, [r0, #140]	@ 0x8c
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 81063a2:	68a2      	ldr	r2, [r4, #8]
 81063a4:	0612      	lsls	r2, r2, #24
 81063a6:	d506      	bpl.n	81063b6 <UART_DMAError+0x22>
 81063a8:	2b21      	cmp	r3, #33	@ 0x21
 81063aa:	d104      	bne.n	81063b6 <UART_DMAError+0x22>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 81063ac:	2300      	movs	r3, #0
 81063ae:	f8a0 3056 	strh.w	r3, [r0, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 81063b2:	f7ff ff3d 	bl	8106230 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 81063b6:	68a3      	ldr	r3, [r4, #8]
 81063b8:	065b      	lsls	r3, r3, #25
 81063ba:	d506      	bpl.n	81063ca <UART_DMAError+0x36>
 81063bc:	2d22      	cmp	r5, #34	@ 0x22
 81063be:	d104      	bne.n	81063ca <UART_DMAError+0x36>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 81063c0:	2300      	movs	r3, #0
 81063c2:	f8a0 305e 	strh.w	r3, [r0, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 81063c6:	f7ff ff4d 	bl	8106264 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 81063ca:	f8d0 3090 	ldr.w	r3, [r0, #144]	@ 0x90
 81063ce:	f043 0310 	orr.w	r3, r3, #16
 81063d2:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 81063d6:	f7ff ffdc 	bl	8106392 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 81063da:	bd38      	pop	{r3, r4, r5, pc}

081063dc <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 81063dc:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 81063de:	6b80      	ldr	r0, [r0, #56]	@ 0x38
  huart->RxXferCount = 0U;
 81063e0:	2300      	movs	r3, #0
 81063e2:	f8a0 305e 	strh.w	r3, [r0, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 81063e6:	f8a0 3056 	strh.w	r3, [r0, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 81063ea:	f7ff ffd2 	bl	8106392 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 81063ee:	bd08      	pop	{r3, pc}

081063f0 <HAL_UARTEx_RxEventCallback>:
}
 81063f0:	4770      	bx	lr
	...

081063f4 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 81063f4:	6803      	ldr	r3, [r0, #0]
 81063f6:	69d9      	ldr	r1, [r3, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 81063f8:	681a      	ldr	r2, [r3, #0]
{
 81063fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (errorflags == 0U)
 81063fe:	f640 060f 	movw	r6, #2063	@ 0x80f
 8106402:	4231      	tst	r1, r6
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8106404:	689d      	ldr	r5, [r3, #8]
{
 8106406:	4604      	mov	r4, r0
  if (errorflags == 0U)
 8106408:	d110      	bne.n	810642c <HAL_UART_IRQHandler+0x38>
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 810640a:	068e      	lsls	r6, r1, #26
 810640c:	f140 8097 	bpl.w	810653e <HAL_UART_IRQHandler+0x14a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8106410:	f002 0620 	and.w	r6, r2, #32
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8106414:	f005 5780 	and.w	r7, r5, #268435456	@ 0x10000000
 8106418:	433e      	orrs	r6, r7
 810641a:	f000 8090 	beq.w	810653e <HAL_UART_IRQHandler+0x14a>
      if (huart->RxISR != NULL)
 810641e:	6f43      	ldr	r3, [r0, #116]	@ 0x74
 8106420:	2b00      	cmp	r3, #0
 8106422:	f000 8085 	beq.w	8106530 <HAL_UART_IRQHandler+0x13c>
}
 8106426:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 810642a:	4718      	bx	r3
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 810642c:	4eaa      	ldr	r6, [pc, #680]	@ (81066d8 <HAL_UART_IRQHandler+0x2e4>)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 810642e:	48ab      	ldr	r0, [pc, #684]	@ (81066dc <HAL_UART_IRQHandler+0x2e8>)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8106430:	402e      	ands	r6, r5
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8106432:	4010      	ands	r0, r2
 8106434:	4330      	orrs	r0, r6
 8106436:	f000 8082 	beq.w	810653e <HAL_UART_IRQHandler+0x14a>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 810643a:	07cf      	lsls	r7, r1, #31
 810643c:	d509      	bpl.n	8106452 <HAL_UART_IRQHandler+0x5e>
 810643e:	05d0      	lsls	r0, r2, #23
 8106440:	d507      	bpl.n	8106452 <HAL_UART_IRQHandler+0x5e>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8106442:	2001      	movs	r0, #1
 8106444:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8106446:	f8d4 0090 	ldr.w	r0, [r4, #144]	@ 0x90
 810644a:	f040 0001 	orr.w	r0, r0, #1
 810644e:	f8c4 0090 	str.w	r0, [r4, #144]	@ 0x90
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8106452:	078f      	lsls	r7, r1, #30
 8106454:	d509      	bpl.n	810646a <HAL_UART_IRQHandler+0x76>
 8106456:	07e8      	lsls	r0, r5, #31
 8106458:	d507      	bpl.n	810646a <HAL_UART_IRQHandler+0x76>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 810645a:	2002      	movs	r0, #2
 810645c:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 810645e:	f8d4 0090 	ldr.w	r0, [r4, #144]	@ 0x90
 8106462:	f040 0004 	orr.w	r0, r0, #4
 8106466:	f8c4 0090 	str.w	r0, [r4, #144]	@ 0x90
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 810646a:	074f      	lsls	r7, r1, #29
 810646c:	d509      	bpl.n	8106482 <HAL_UART_IRQHandler+0x8e>
 810646e:	07e8      	lsls	r0, r5, #31
 8106470:	d507      	bpl.n	8106482 <HAL_UART_IRQHandler+0x8e>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8106472:	2004      	movs	r0, #4
 8106474:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8106476:	f8d4 0090 	ldr.w	r0, [r4, #144]	@ 0x90
 810647a:	f040 0002 	orr.w	r0, r0, #2
 810647e:	f8c4 0090 	str.w	r0, [r4, #144]	@ 0x90
    if (((isrflags & USART_ISR_ORE) != 0U)
 8106482:	070f      	lsls	r7, r1, #28
 8106484:	d50b      	bpl.n	810649e <HAL_UART_IRQHandler+0xaa>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8106486:	f002 0020 	and.w	r0, r2, #32
 810648a:	4330      	orrs	r0, r6
 810648c:	d007      	beq.n	810649e <HAL_UART_IRQHandler+0xaa>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 810648e:	2008      	movs	r0, #8
 8106490:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8106492:	f8d4 0090 	ldr.w	r0, [r4, #144]	@ 0x90
 8106496:	f040 0008 	orr.w	r0, r0, #8
 810649a:	f8c4 0090 	str.w	r0, [r4, #144]	@ 0x90
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 810649e:	050e      	lsls	r6, r1, #20
 81064a0:	d50a      	bpl.n	81064b8 <HAL_UART_IRQHandler+0xc4>
 81064a2:	0150      	lsls	r0, r2, #5
 81064a4:	d508      	bpl.n	81064b8 <HAL_UART_IRQHandler+0xc4>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 81064a6:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 81064aa:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 81064ac:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 81064b0:	f043 0320 	orr.w	r3, r3, #32
 81064b4:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 81064b8:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 81064bc:	2b00      	cmp	r3, #0
 81064be:	d037      	beq.n	8106530 <HAL_UART_IRQHandler+0x13c>
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 81064c0:	068b      	lsls	r3, r1, #26
 81064c2:	d509      	bpl.n	81064d8 <HAL_UART_IRQHandler+0xe4>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 81064c4:	f002 0220 	and.w	r2, r2, #32
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 81064c8:	f005 5580 	and.w	r5, r5, #268435456	@ 0x10000000
 81064cc:	432a      	orrs	r2, r5
 81064ce:	d003      	beq.n	81064d8 <HAL_UART_IRQHandler+0xe4>
        if (huart->RxISR != NULL)
 81064d0:	6f63      	ldr	r3, [r4, #116]	@ 0x74
 81064d2:	b10b      	cbz	r3, 81064d8 <HAL_UART_IRQHandler+0xe4>
          huart->RxISR(huart);
 81064d4:	4620      	mov	r0, r4
 81064d6:	4798      	blx	r3
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 81064d8:	6826      	ldr	r6, [r4, #0]
      errorcode = huart->ErrorCode;
 81064da:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 81064de:	68b3      	ldr	r3, [r6, #8]
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 81064e0:	f002 0228 	and.w	r2, r2, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 81064e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 81064e8:	ea53 0502 	orrs.w	r5, r3, r2
        UART_EndRxTransfer(huart);
 81064ec:	4620      	mov	r0, r4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 81064ee:	d021      	beq.n	8106534 <HAL_UART_IRQHandler+0x140>
        UART_EndRxTransfer(huart);
 81064f0:	f7ff feb8 	bl	8106264 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 81064f4:	68b3      	ldr	r3, [r6, #8]
 81064f6:	065f      	lsls	r7, r3, #25
 81064f8:	d517      	bpl.n	810652a <HAL_UART_IRQHandler+0x136>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 81064fa:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 81064fc:	f102 0308 	add.w	r3, r2, #8
 8106500:	e853 3f00 	ldrex	r3, [r3]
 8106504:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8106508:	3208      	adds	r2, #8
 810650a:	e842 3100 	strex	r1, r3, [r2]
 810650e:	2900      	cmp	r1, #0
 8106510:	d1f3      	bne.n	81064fa <HAL_UART_IRQHandler+0x106>
          if (huart->hdmarx != NULL)
 8106512:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 8106516:	b140      	cbz	r0, 810652a <HAL_UART_IRQHandler+0x136>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8106518:	4b71      	ldr	r3, [pc, #452]	@ (81066e0 <HAL_UART_IRQHandler+0x2ec>)
 810651a:	6503      	str	r3, [r0, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 810651c:	f7fd fb9e 	bl	8103c5c <HAL_DMA_Abort_IT>
 8106520:	b130      	cbz	r0, 8106530 <HAL_UART_IRQHandler+0x13c>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8106522:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 8106526:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 8106528:	e77d      	b.n	8106426 <HAL_UART_IRQHandler+0x32>
            HAL_UART_ErrorCallback(huart);
 810652a:	4620      	mov	r0, r4
 810652c:	f7ff ff31 	bl	8106392 <HAL_UART_ErrorCallback>
}
 8106530:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        HAL_UART_ErrorCallback(huart);
 8106534:	f7ff ff2d 	bl	8106392 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8106538:	f8c4 5090 	str.w	r5, [r4, #144]	@ 0x90
 810653c:	e7f8      	b.n	8106530 <HAL_UART_IRQHandler+0x13c>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 810653e:	6ee0      	ldr	r0, [r4, #108]	@ 0x6c
 8106540:	2801      	cmp	r0, #1
 8106542:	f040 80ae 	bne.w	81066a2 <HAL_UART_IRQHandler+0x2ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8106546:	06ce      	lsls	r6, r1, #27
 8106548:	f140 80ab 	bpl.w	81066a2 <HAL_UART_IRQHandler+0x2ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 810654c:	06d0      	lsls	r0, r2, #27
 810654e:	f140 80a8 	bpl.w	81066a2 <HAL_UART_IRQHandler+0x2ae>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8106552:	2210      	movs	r2, #16
 8106554:	621a      	str	r2, [r3, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8106556:	689a      	ldr	r2, [r3, #8]
 8106558:	0652      	lsls	r2, r2, #25
 810655a:	d56e      	bpl.n	810663a <HAL_UART_IRQHandler+0x246>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 810655c:	f8d4 1080 	ldr.w	r1, [r4, #128]	@ 0x80
 8106560:	4860      	ldr	r0, [pc, #384]	@ (81066e4 <HAL_UART_IRQHandler+0x2f0>)
 8106562:	680a      	ldr	r2, [r1, #0]
 8106564:	4282      	cmp	r2, r0
 8106566:	d01e      	beq.n	81065a6 <HAL_UART_IRQHandler+0x1b2>
 8106568:	3018      	adds	r0, #24
 810656a:	4282      	cmp	r2, r0
 810656c:	d01b      	beq.n	81065a6 <HAL_UART_IRQHandler+0x1b2>
 810656e:	3018      	adds	r0, #24
 8106570:	4282      	cmp	r2, r0
 8106572:	d018      	beq.n	81065a6 <HAL_UART_IRQHandler+0x1b2>
 8106574:	3018      	adds	r0, #24
 8106576:	4282      	cmp	r2, r0
 8106578:	d015      	beq.n	81065a6 <HAL_UART_IRQHandler+0x1b2>
 810657a:	3018      	adds	r0, #24
 810657c:	4282      	cmp	r2, r0
 810657e:	d012      	beq.n	81065a6 <HAL_UART_IRQHandler+0x1b2>
 8106580:	3018      	adds	r0, #24
 8106582:	4282      	cmp	r2, r0
 8106584:	d00f      	beq.n	81065a6 <HAL_UART_IRQHandler+0x1b2>
 8106586:	3018      	adds	r0, #24
 8106588:	4282      	cmp	r2, r0
 810658a:	d00c      	beq.n	81065a6 <HAL_UART_IRQHandler+0x1b2>
 810658c:	3018      	adds	r0, #24
 810658e:	4282      	cmp	r2, r0
 8106590:	d009      	beq.n	81065a6 <HAL_UART_IRQHandler+0x1b2>
 8106592:	f500 7056 	add.w	r0, r0, #856	@ 0x358
 8106596:	4282      	cmp	r2, r0
 8106598:	d005      	beq.n	81065a6 <HAL_UART_IRQHandler+0x1b2>
 810659a:	3018      	adds	r0, #24
 810659c:	4282      	cmp	r2, r0
 810659e:	d002      	beq.n	81065a6 <HAL_UART_IRQHandler+0x1b2>
 81065a0:	3018      	adds	r0, #24
 81065a2:	4282      	cmp	r2, r0
 81065a4:	d0ff      	beq.n	81065a6 <HAL_UART_IRQHandler+0x1b2>
 81065a6:	6852      	ldr	r2, [r2, #4]
 81065a8:	b292      	uxth	r2, r2
      if ((nb_remaining_rx_data > 0U)
 81065aa:	2a00      	cmp	r2, #0
 81065ac:	d0c0      	beq.n	8106530 <HAL_UART_IRQHandler+0x13c>
          && (nb_remaining_rx_data < huart->RxXferSize))
 81065ae:	f8b4 005c 	ldrh.w	r0, [r4, #92]	@ 0x5c
 81065b2:	4290      	cmp	r0, r2
 81065b4:	d9bc      	bls.n	8106530 <HAL_UART_IRQHandler+0x13c>
        huart->RxXferCount = nb_remaining_rx_data;
 81065b6:	f8a4 205e 	strh.w	r2, [r4, #94]	@ 0x5e
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 81065ba:	69ca      	ldr	r2, [r1, #28]
 81065bc:	f5b2 7f80 	cmp.w	r2, #256	@ 0x100
 81065c0:	d02f      	beq.n	8106622 <HAL_UART_IRQHandler+0x22e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 81065c2:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 81065c6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 81065ca:	e843 2100 	strex	r1, r2, [r3]
 81065ce:	2900      	cmp	r1, #0
 81065d0:	d1f7      	bne.n	81065c2 <HAL_UART_IRQHandler+0x1ce>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 81065d2:	f103 0208 	add.w	r2, r3, #8
 81065d6:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 81065da:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 81065de:	f103 0008 	add.w	r0, r3, #8
 81065e2:	e840 2100 	strex	r1, r2, [r0]
 81065e6:	2900      	cmp	r1, #0
 81065e8:	d1f3      	bne.n	81065d2 <HAL_UART_IRQHandler+0x1de>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 81065ea:	f103 0208 	add.w	r2, r3, #8
 81065ee:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 81065f2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 81065f6:	f103 0008 	add.w	r0, r3, #8
 81065fa:	e840 2100 	strex	r1, r2, [r0]
 81065fe:	2900      	cmp	r1, #0
 8106600:	d1f3      	bne.n	81065ea <HAL_UART_IRQHandler+0x1f6>
          huart->RxState = HAL_UART_STATE_READY;
 8106602:	2220      	movs	r2, #32
 8106604:	f8c4 208c 	str.w	r2, [r4, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8106608:	66e1      	str	r1, [r4, #108]	@ 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 810660a:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 810660e:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8106612:	e843 2100 	strex	r1, r2, [r3]
 8106616:	2900      	cmp	r1, #0
 8106618:	d1f7      	bne.n	810660a <HAL_UART_IRQHandler+0x216>
          (void)HAL_DMA_Abort(huart->hdmarx);
 810661a:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 810661e:	f7fd f977 	bl	8103910 <HAL_DMA_Abort>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8106622:	2302      	movs	r3, #2
 8106624:	6723      	str	r3, [r4, #112]	@ 0x70
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8106626:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 810662a:	f8b4 105c 	ldrh.w	r1, [r4, #92]	@ 0x5c
 810662e:	1ac9      	subs	r1, r1, r3
 8106630:	b289      	uxth	r1, r1
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8106632:	4620      	mov	r0, r4
 8106634:	f7ff fedc 	bl	81063f0 <HAL_UARTEx_RxEventCallback>
 8106638:	e77a      	b.n	8106530 <HAL_UART_IRQHandler+0x13c>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 810663a:	f8b4 205e 	ldrh.w	r2, [r4, #94]	@ 0x5e
      if ((huart->RxXferCount > 0U)
 810663e:	f8b4 005e 	ldrh.w	r0, [r4, #94]	@ 0x5e
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8106642:	f8b4 105c 	ldrh.w	r1, [r4, #92]	@ 0x5c
      if ((huart->RxXferCount > 0U)
 8106646:	b280      	uxth	r0, r0
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8106648:	b292      	uxth	r2, r2
      if ((huart->RxXferCount > 0U)
 810664a:	2800      	cmp	r0, #0
 810664c:	f43f af70 	beq.w	8106530 <HAL_UART_IRQHandler+0x13c>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8106650:	1a89      	subs	r1, r1, r2
 8106652:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 8106654:	2900      	cmp	r1, #0
 8106656:	f43f af6b 	beq.w	8106530 <HAL_UART_IRQHandler+0x13c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 810665a:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 810665e:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8106662:	e843 2000 	strex	r0, r2, [r3]
 8106666:	2800      	cmp	r0, #0
 8106668:	d1f7      	bne.n	810665a <HAL_UART_IRQHandler+0x266>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 810666a:	4d1f      	ldr	r5, [pc, #124]	@ (81066e8 <HAL_UART_IRQHandler+0x2f4>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 810666c:	f103 0208 	add.w	r2, r3, #8
 8106670:	e852 2f00 	ldrex	r2, [r2]
 8106674:	402a      	ands	r2, r5
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8106676:	f103 0608 	add.w	r6, r3, #8
 810667a:	e846 2000 	strex	r0, r2, [r6]
 810667e:	2800      	cmp	r0, #0
 8106680:	d1f4      	bne.n	810666c <HAL_UART_IRQHandler+0x278>
        huart->RxState = HAL_UART_STATE_READY;
 8106682:	2220      	movs	r2, #32
 8106684:	f8c4 208c 	str.w	r2, [r4, #140]	@ 0x8c
        huart->RxISR = NULL;
 8106688:	6760      	str	r0, [r4, #116]	@ 0x74
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 810668a:	66e0      	str	r0, [r4, #108]	@ 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 810668c:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8106690:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8106694:	e843 2000 	strex	r0, r2, [r3]
 8106698:	2800      	cmp	r0, #0
 810669a:	d1f7      	bne.n	810668c <HAL_UART_IRQHandler+0x298>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 810669c:	2302      	movs	r3, #2
 810669e:	6723      	str	r3, [r4, #112]	@ 0x70
 81066a0:	e7c7      	b.n	8106632 <HAL_UART_IRQHandler+0x23e>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 81066a2:	02cf      	lsls	r7, r1, #11
 81066a4:	d509      	bpl.n	81066ba <HAL_UART_IRQHandler+0x2c6>
 81066a6:	026e      	lsls	r6, r5, #9
 81066a8:	d507      	bpl.n	81066ba <HAL_UART_IRQHandler+0x2c6>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 81066aa:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
    HAL_UARTEx_WakeupCallback(huart);
 81066ae:	4620      	mov	r0, r4
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 81066b0:	621a      	str	r2, [r3, #32]
}
 81066b2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    HAL_UARTEx_WakeupCallback(huart);
 81066b6:	f000 bb1d 	b.w	8106cf4 <HAL_UARTEx_WakeupCallback>
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 81066ba:	0608      	lsls	r0, r1, #24
 81066bc:	d516      	bpl.n	81066ec <HAL_UART_IRQHandler+0x2f8>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 81066be:	f002 0080 	and.w	r0, r2, #128	@ 0x80
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 81066c2:	f405 0500 	and.w	r5, r5, #8388608	@ 0x800000
 81066c6:	4328      	orrs	r0, r5
 81066c8:	d010      	beq.n	81066ec <HAL_UART_IRQHandler+0x2f8>
    if (huart->TxISR != NULL)
 81066ca:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 81066cc:	2b00      	cmp	r3, #0
 81066ce:	f43f af2f 	beq.w	8106530 <HAL_UART_IRQHandler+0x13c>
      huart->TxISR(huart);
 81066d2:	4620      	mov	r0, r4
 81066d4:	e6a7      	b.n	8106426 <HAL_UART_IRQHandler+0x32>
 81066d6:	bf00      	nop
 81066d8:	10000001 	.word	0x10000001
 81066dc:	04000120 	.word	0x04000120
 81066e0:	081063dd 	.word	0x081063dd
 81066e4:	40020010 	.word	0x40020010
 81066e8:	effffffe 	.word	0xeffffffe
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 81066ec:	064f      	lsls	r7, r1, #25
 81066ee:	d511      	bpl.n	8106714 <HAL_UART_IRQHandler+0x320>
 81066f0:	0656      	lsls	r6, r2, #25
 81066f2:	d50f      	bpl.n	8106714 <HAL_UART_IRQHandler+0x320>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 81066f4:	e853 2f00 	ldrex	r2, [r3]
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 81066f8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 81066fc:	e843 2100 	strex	r1, r2, [r3]
 8106700:	2900      	cmp	r1, #0
 8106702:	d1f7      	bne.n	81066f4 <HAL_UART_IRQHandler+0x300>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8106704:	2320      	movs	r3, #32
 8106706:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 810670a:	67a1      	str	r1, [r4, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 810670c:	4620      	mov	r0, r4
 810670e:	f7fb fcb1 	bl	8102074 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8106712:	e70d      	b.n	8106530 <HAL_UART_IRQHandler+0x13c>
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8106714:	020d      	lsls	r5, r1, #8
 8106716:	d506      	bpl.n	8106726 <HAL_UART_IRQHandler+0x332>
 8106718:	0050      	lsls	r0, r2, #1
 810671a:	d504      	bpl.n	8106726 <HAL_UART_IRQHandler+0x332>
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 810671c:	4620      	mov	r0, r4
}
 810671e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8106722:	f000 bae9 	b.w	8106cf8 <HAL_UARTEx_TxFifoEmptyCallback>
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8106726:	01cb      	lsls	r3, r1, #7
 8106728:	f57f af02 	bpl.w	8106530 <HAL_UART_IRQHandler+0x13c>
 810672c:	2a00      	cmp	r2, #0
 810672e:	f6bf aeff 	bge.w	8106530 <HAL_UART_IRQHandler+0x13c>
    HAL_UARTEx_RxFifoFullCallback(huart);
 8106732:	4620      	mov	r0, r4
}
 8106734:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    HAL_UARTEx_RxFifoFullCallback(huart);
 8106738:	f000 badd 	b.w	8106cf6 <HAL_UARTEx_RxFifoFullCallback>

0810673c <UART_SetConfig>:
{
 810673c:	b530      	push	{r4, r5, lr}
 810673e:	4604      	mov	r4, r0
  if (UART_INSTANCE_LOWPOWER(huart))
 8106740:	6803      	ldr	r3, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8106742:	6921      	ldr	r1, [r4, #16]
 8106744:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8106746:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8106748:	69c0      	ldr	r0, [r0, #28]
 810674a:	430a      	orrs	r2, r1
 810674c:	6961      	ldr	r1, [r4, #20]
 810674e:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8106750:	499c      	ldr	r1, [pc, #624]	@ (81069c4 <UART_SetConfig+0x288>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8106752:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8106754:	4029      	ands	r1, r5
 8106756:	430a      	orrs	r2, r1
 8106758:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 810675a:	685a      	ldr	r2, [r3, #4]
 810675c:	68e1      	ldr	r1, [r4, #12]
 810675e:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 8106762:	430a      	orrs	r2, r1
 8106764:	605a      	str	r2, [r3, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8106766:	4a98      	ldr	r2, [pc, #608]	@ (81069c8 <UART_SetConfig+0x28c>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8106768:	69a1      	ldr	r1, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 810676a:	4293      	cmp	r3, r2
    tmpreg |= huart->Init.OneBitSampling;
 810676c:	bf1c      	itt	ne
 810676e:	6a22      	ldrne	r2, [r4, #32]
 8106770:	4311      	orrne	r1, r2
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8106772:	689a      	ldr	r2, [r3, #8]
 8106774:	f022 426e 	bic.w	r2, r2, #3992977408	@ 0xee000000
 8106778:	f422 6230 	bic.w	r2, r2, #2816	@ 0xb00
 810677c:	430a      	orrs	r2, r1
 810677e:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8106780:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8106782:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8106784:	f022 020f 	bic.w	r2, r2, #15
 8106788:	430a      	orrs	r2, r1
 810678a:	62da      	str	r2, [r3, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 810678c:	4a8f      	ldr	r2, [pc, #572]	@ (81069cc <UART_SetConfig+0x290>)
 810678e:	4293      	cmp	r3, r2
{
 8106790:	b087      	sub	sp, #28
  UART_GETCLOCKSOURCE(huart, clocksource);
 8106792:	d128      	bne.n	81067e6 <UART_SetConfig+0xaa>
 8106794:	4b8e      	ldr	r3, [pc, #568]	@ (81069d0 <UART_SetConfig+0x294>)
 8106796:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8106798:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 810679c:	2b18      	cmp	r3, #24
 810679e:	f000 812f 	beq.w	8106a00 <UART_SetConfig+0x2c4>
 81067a2:	d814      	bhi.n	81067ce <UART_SetConfig+0x92>
 81067a4:	2b08      	cmp	r3, #8
 81067a6:	f000 8154 	beq.w	8106a52 <UART_SetConfig+0x316>
 81067aa:	2b10      	cmp	r3, #16
 81067ac:	f000 8102 	beq.w	81069b4 <UART_SetConfig+0x278>
 81067b0:	2b00      	cmp	r3, #0
 81067b2:	f000 80f9 	beq.w	81069a8 <UART_SetConfig+0x26c>
 81067b6:	2380      	movs	r3, #128	@ 0x80
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 81067b8:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 81067bc:	f040 80b4 	bne.w	8106928 <UART_SetConfig+0x1ec>
    switch (clocksource)
 81067c0:	2b08      	cmp	r3, #8
 81067c2:	d846      	bhi.n	8106852 <UART_SetConfig+0x116>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 81067c4:	4668      	mov	r0, sp
 81067c6:	f7fe fdbb 	bl	8105340 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 81067ca:	9801      	ldr	r0, [sp, #4]
        break;
 81067cc:	e0e9      	b.n	81069a2 <UART_SetConfig+0x266>
  UART_GETCLOCKSOURCE(huart, clocksource);
 81067ce:	2b20      	cmp	r3, #32
 81067d0:	f000 80dd 	beq.w	810698e <UART_SetConfig+0x252>
 81067d4:	2b28      	cmp	r3, #40	@ 0x28
 81067d6:	d1ee      	bne.n	81067b6 <UART_SetConfig+0x7a>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 81067d8:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 81067dc:	f000 811d 	beq.w	8106a1a <UART_SetConfig+0x2de>
        pclk = (uint32_t) LSE_VALUE;
 81067e0:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 81067e4:	e0be      	b.n	8106964 <UART_SetConfig+0x228>
  UART_GETCLOCKSOURCE(huart, clocksource);
 81067e6:	4a7b      	ldr	r2, [pc, #492]	@ (81069d4 <UART_SetConfig+0x298>)
 81067e8:	4293      	cmp	r3, r2
 81067ea:	d115      	bne.n	8106818 <UART_SetConfig+0xdc>
 81067ec:	4b78      	ldr	r3, [pc, #480]	@ (81069d0 <UART_SetConfig+0x294>)
 81067ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81067f0:	f003 0307 	and.w	r3, r3, #7
 81067f4:	2b05      	cmp	r3, #5
 81067f6:	d82c      	bhi.n	8106852 <UART_SetConfig+0x116>
 81067f8:	a201      	add	r2, pc, #4	@ (adr r2, 8106800 <UART_SetConfig+0xc4>)
 81067fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81067fe:	bf00      	nop
 8106800:	08106999 	.word	0x08106999
 8106804:	08106925 	.word	0x08106925
 8106808:	081069b5 	.word	0x081069b5
 810680c:	08106a01 	.word	0x08106a01
 8106810:	0810698f 	.word	0x0810698f
 8106814:	081067d9 	.word	0x081067d9
 8106818:	4a6f      	ldr	r2, [pc, #444]	@ (81069d8 <UART_SetConfig+0x29c>)
 810681a:	4293      	cmp	r3, r2
 810681c:	d0e6      	beq.n	81067ec <UART_SetConfig+0xb0>
 810681e:	4a6f      	ldr	r2, [pc, #444]	@ (81069dc <UART_SetConfig+0x2a0>)
 8106820:	4293      	cmp	r3, r2
 8106822:	d0e3      	beq.n	81067ec <UART_SetConfig+0xb0>
 8106824:	4a6e      	ldr	r2, [pc, #440]	@ (81069e0 <UART_SetConfig+0x2a4>)
 8106826:	4293      	cmp	r3, r2
 8106828:	d0e0      	beq.n	81067ec <UART_SetConfig+0xb0>
 810682a:	4a6e      	ldr	r2, [pc, #440]	@ (81069e4 <UART_SetConfig+0x2a8>)
 810682c:	4293      	cmp	r3, r2
 810682e:	d118      	bne.n	8106862 <UART_SetConfig+0x126>
 8106830:	4b67      	ldr	r3, [pc, #412]	@ (81069d0 <UART_SetConfig+0x294>)
 8106832:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8106834:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8106838:	2b18      	cmp	r3, #24
 810683a:	f000 80e1 	beq.w	8106a00 <UART_SetConfig+0x2c4>
 810683e:	d80a      	bhi.n	8106856 <UART_SetConfig+0x11a>
 8106840:	2b08      	cmp	r3, #8
 8106842:	f000 8106 	beq.w	8106a52 <UART_SetConfig+0x316>
 8106846:	2b10      	cmp	r3, #16
 8106848:	f000 80b4 	beq.w	81069b4 <UART_SetConfig+0x278>
 810684c:	2b00      	cmp	r3, #0
 810684e:	f000 80ab 	beq.w	81069a8 <UART_SetConfig+0x26c>
        pclk = (uint32_t) CSI_VALUE;
 8106852:	2001      	movs	r0, #1
 8106854:	e049      	b.n	81068ea <UART_SetConfig+0x1ae>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8106856:	2b20      	cmp	r3, #32
 8106858:	f000 8099 	beq.w	810698e <UART_SetConfig+0x252>
 810685c:	2b28      	cmp	r3, #40	@ 0x28
 810685e:	d0bb      	beq.n	81067d8 <UART_SetConfig+0x9c>
 8106860:	e7f7      	b.n	8106852 <UART_SetConfig+0x116>
 8106862:	4a61      	ldr	r2, [pc, #388]	@ (81069e8 <UART_SetConfig+0x2ac>)
 8106864:	4293      	cmp	r3, r2
 8106866:	d0c1      	beq.n	81067ec <UART_SetConfig+0xb0>
 8106868:	4a60      	ldr	r2, [pc, #384]	@ (81069ec <UART_SetConfig+0x2b0>)
 810686a:	4293      	cmp	r3, r2
 810686c:	d0be      	beq.n	81067ec <UART_SetConfig+0xb0>
 810686e:	4a56      	ldr	r2, [pc, #344]	@ (81069c8 <UART_SetConfig+0x28c>)
 8106870:	4293      	cmp	r3, r2
 8106872:	d1ee      	bne.n	8106852 <UART_SetConfig+0x116>
 8106874:	f502 320e 	add.w	r2, r2, #145408	@ 0x23800
 8106878:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 810687a:	f003 0307 	and.w	r3, r3, #7
 810687e:	2b05      	cmp	r3, #5
 8106880:	d8e7      	bhi.n	8106852 <UART_SetConfig+0x116>
 8106882:	e8df f003 	tbb	[pc, r3]
 8106886:	2b49      	.short	0x2b49
 8106888:	4c033f3a 	.word	0x4c033f3a
        pclk = (uint32_t) CSI_VALUE;
 810688c:	4858      	ldr	r0, [pc, #352]	@ (81069f0 <UART_SetConfig+0x2b4>)
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 810688e:	6865      	ldr	r5, [r4, #4]
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8106890:	4b58      	ldr	r3, [pc, #352]	@ (81069f4 <UART_SetConfig+0x2b8>)
 8106892:	6a62      	ldr	r2, [r4, #36]	@ 0x24
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8106894:	eb05 0145 	add.w	r1, r5, r5, lsl #1
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8106898:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 810689c:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 81068a0:	4299      	cmp	r1, r3
 81068a2:	d8d6      	bhi.n	8106852 <UART_SetConfig+0x116>
 81068a4:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 81068a8:	d8d3      	bhi.n	8106852 <UART_SetConfig+0x116>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 81068aa:	2300      	movs	r3, #0
 81068ac:	4619      	mov	r1, r3
 81068ae:	f7fa fa73 	bl	8100d98 <__aeabi_uldivmod>
 81068b2:	0209      	lsls	r1, r1, #8
 81068b4:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 81068b8:	086b      	lsrs	r3, r5, #1
 81068ba:	0200      	lsls	r0, r0, #8
 81068bc:	18c0      	adds	r0, r0, r3
 81068be:	462a      	mov	r2, r5
 81068c0:	f04f 0300 	mov.w	r3, #0
 81068c4:	f141 0100 	adc.w	r1, r1, #0
 81068c8:	f7fa fa66 	bl	8100d98 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 81068cc:	4b4a      	ldr	r3, [pc, #296]	@ (81069f8 <UART_SetConfig+0x2bc>)
 81068ce:	f5a0 7240 	sub.w	r2, r0, #768	@ 0x300
 81068d2:	429a      	cmp	r2, r3
 81068d4:	d8bd      	bhi.n	8106852 <UART_SetConfig+0x116>
          huart->Instance->BRR = usartdiv;
 81068d6:	6823      	ldr	r3, [r4, #0]
 81068d8:	60d8      	str	r0, [r3, #12]
 81068da:	e005      	b.n	81068e8 <UART_SetConfig+0x1ac>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 81068dc:	4668      	mov	r0, sp
 81068de:	f7fe fd2f 	bl	8105340 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 81068e2:	9801      	ldr	r0, [sp, #4]
    if (pclk != 0U)
 81068e4:	2800      	cmp	r0, #0
 81068e6:	d1d2      	bne.n	810688e <UART_SetConfig+0x152>
        pclk = (uint32_t) CSI_VALUE;
 81068e8:	2000      	movs	r0, #0
  huart->NbRxDataToProcess = 1;
 81068ea:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 81068ee:	66a3      	str	r3, [r4, #104]	@ 0x68
  huart->RxISR = NULL;
 81068f0:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 81068f2:	e9c4 331d 	strd	r3, r3, [r4, #116]	@ 0x74
}
 81068f6:	b007      	add	sp, #28
 81068f8:	bd30      	pop	{r4, r5, pc}
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 81068fa:	a803      	add	r0, sp, #12
 81068fc:	f7fe fdca 	bl	8105494 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8106900:	9804      	ldr	r0, [sp, #16]
        break;
 8106902:	e7ef      	b.n	81068e4 <UART_SetConfig+0x1a8>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8106904:	6813      	ldr	r3, [r2, #0]
 8106906:	483d      	ldr	r0, [pc, #244]	@ (81069fc <UART_SetConfig+0x2c0>)
 8106908:	f013 0f20 	tst.w	r3, #32
 810690c:	d0bf      	beq.n	810688e <UART_SetConfig+0x152>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 810690e:	6813      	ldr	r3, [r2, #0]
 8106910:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8106914:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 8106916:	e7ba      	b.n	810688e <UART_SetConfig+0x152>
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8106918:	f7fe fd00 	bl	810531c <HAL_RCCEx_GetD3PCLK1Freq>
        break;
 810691c:	e7e2      	b.n	81068e4 <UART_SetConfig+0x1a8>
  UART_GETCLOCKSOURCE(huart, clocksource);
 810691e:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8106922:	e7b4      	b.n	810688e <UART_SetConfig+0x152>
 8106924:	2304      	movs	r3, #4
 8106926:	e747      	b.n	81067b8 <UART_SetConfig+0x7c>
    switch (clocksource)
 8106928:	2b08      	cmp	r3, #8
 810692a:	d892      	bhi.n	8106852 <UART_SetConfig+0x116>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 810692c:	4668      	mov	r0, sp
 810692e:	f7fe fd07 	bl	8105340 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8106932:	9801      	ldr	r0, [sp, #4]
        break;
 8106934:	e001      	b.n	810693a <UART_SetConfig+0x1fe>
        pclk = HAL_RCC_GetPCLK1Freq();
 8106936:	f7fd fef5 	bl	8104724 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 810693a:	2800      	cmp	r0, #0
 810693c:	d0d4      	beq.n	81068e8 <UART_SetConfig+0x1ac>
 810693e:	e011      	b.n	8106964 <UART_SetConfig+0x228>
        pclk = HAL_RCC_GetPCLK2Freq();
 8106940:	f7fd ff02 	bl	8104748 <HAL_RCC_GetPCLK2Freq>
        break;
 8106944:	e7f9      	b.n	810693a <UART_SetConfig+0x1fe>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8106946:	a803      	add	r0, sp, #12
 8106948:	f7fe fda4 	bl	8105494 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 810694c:	9804      	ldr	r0, [sp, #16]
        break;
 810694e:	e7f4      	b.n	810693a <UART_SetConfig+0x1fe>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8106950:	4b1f      	ldr	r3, [pc, #124]	@ (81069d0 <UART_SetConfig+0x294>)
 8106952:	482a      	ldr	r0, [pc, #168]	@ (81069fc <UART_SetConfig+0x2c0>)
 8106954:	681a      	ldr	r2, [r3, #0]
 8106956:	f012 0f20 	tst.w	r2, #32
 810695a:	d003      	beq.n	8106964 <UART_SetConfig+0x228>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 810695c:	681b      	ldr	r3, [r3, #0]
 810695e:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8106962:	40d8      	lsrs	r0, r3
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8106964:	6862      	ldr	r2, [r4, #4]
 8106966:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8106968:	4b22      	ldr	r3, [pc, #136]	@ (81069f4 <UART_SetConfig+0x2b8>)
 810696a:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 810696e:	fbb0 f3f3 	udiv	r3, r0, r3
 8106972:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 8106976:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 810697a:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 810697e:	f1a3 0110 	sub.w	r1, r3, #16
 8106982:	4291      	cmp	r1, r2
 8106984:	f63f af65 	bhi.w	8106852 <UART_SetConfig+0x116>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8106988:	6822      	ldr	r2, [r4, #0]
 810698a:	60d3      	str	r3, [r2, #12]
 810698c:	e7ac      	b.n	81068e8 <UART_SetConfig+0x1ac>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 810698e:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8106992:	4817      	ldr	r0, [pc, #92]	@ (81069f0 <UART_SetConfig+0x2b4>)
 8106994:	d1e6      	bne.n	8106964 <UART_SetConfig+0x228>
 8106996:	e040      	b.n	8106a1a <UART_SetConfig+0x2de>
 8106998:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 810699c:	d1cb      	bne.n	8106936 <UART_SetConfig+0x1fa>
        pclk = HAL_RCC_GetPCLK1Freq();
 810699e:	f7fd fec1 	bl	8104724 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 81069a2:	2800      	cmp	r0, #0
 81069a4:	d0a0      	beq.n	81068e8 <UART_SetConfig+0x1ac>
 81069a6:	e038      	b.n	8106a1a <UART_SetConfig+0x2de>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 81069a8:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 81069ac:	d1c8      	bne.n	8106940 <UART_SetConfig+0x204>
        pclk = HAL_RCC_GetPCLK2Freq();
 81069ae:	f7fd fecb 	bl	8104748 <HAL_RCC_GetPCLK2Freq>
        break;
 81069b2:	e7f6      	b.n	81069a2 <UART_SetConfig+0x266>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 81069b4:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 81069b8:	d1c5      	bne.n	8106946 <UART_SetConfig+0x20a>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 81069ba:	a803      	add	r0, sp, #12
 81069bc:	f7fe fd6a 	bl	8105494 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 81069c0:	9804      	ldr	r0, [sp, #16]
        break;
 81069c2:	e7ee      	b.n	81069a2 <UART_SetConfig+0x266>
 81069c4:	cfff69f3 	.word	0xcfff69f3
 81069c8:	58000c00 	.word	0x58000c00
 81069cc:	40011000 	.word	0x40011000
 81069d0:	58024400 	.word	0x58024400
 81069d4:	40004400 	.word	0x40004400
 81069d8:	40004800 	.word	0x40004800
 81069dc:	40004c00 	.word	0x40004c00
 81069e0:	40005000 	.word	0x40005000
 81069e4:	40011400 	.word	0x40011400
 81069e8:	40007800 	.word	0x40007800
 81069ec:	40007c00 	.word	0x40007c00
 81069f0:	003d0900 	.word	0x003d0900
 81069f4:	0810f7e8 	.word	0x0810f7e8
 81069f8:	000ffcff 	.word	0x000ffcff
 81069fc:	03d09000 	.word	0x03d09000
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8106a00:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8106a04:	d1a4      	bne.n	8106950 <UART_SetConfig+0x214>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8106a06:	4b15      	ldr	r3, [pc, #84]	@ (8106a5c <UART_SetConfig+0x320>)
 8106a08:	4815      	ldr	r0, [pc, #84]	@ (8106a60 <UART_SetConfig+0x324>)
 8106a0a:	681a      	ldr	r2, [r3, #0]
 8106a0c:	f012 0f20 	tst.w	r2, #32
 8106a10:	d003      	beq.n	8106a1a <UART_SetConfig+0x2de>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8106a12:	681b      	ldr	r3, [r3, #0]
 8106a14:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8106a18:	40d8      	lsrs	r0, r3
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8106a1a:	6861      	ldr	r1, [r4, #4]
 8106a1c:	4b11      	ldr	r3, [pc, #68]	@ (8106a64 <UART_SetConfig+0x328>)
 8106a1e:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8106a20:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8106a24:	fbb0 f2f2 	udiv	r2, r0, r2
 8106a28:	084b      	lsrs	r3, r1, #1
 8106a2a:	eb03 0342 	add.w	r3, r3, r2, lsl #1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8106a2e:	f64f 72ef 	movw	r2, #65519	@ 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8106a32:	fbb3 f3f1 	udiv	r3, r3, r1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8106a36:	f1a3 0110 	sub.w	r1, r3, #16
 8106a3a:	4291      	cmp	r1, r2
 8106a3c:	f63f af09 	bhi.w	8106852 <UART_SetConfig+0x116>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8106a40:	f023 020f 	bic.w	r2, r3, #15
        huart->Instance->BRR = brrtemp;
 8106a44:	6821      	ldr	r1, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8106a46:	b292      	uxth	r2, r2
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8106a48:	f3c3 0342 	ubfx	r3, r3, #1, #3
        huart->Instance->BRR = brrtemp;
 8106a4c:	4313      	orrs	r3, r2
 8106a4e:	60cb      	str	r3, [r1, #12]
 8106a50:	e74a      	b.n	81068e8 <UART_SetConfig+0x1ac>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8106a52:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8106a56:	f47f af69 	bne.w	810692c <UART_SetConfig+0x1f0>
 8106a5a:	e6b3      	b.n	81067c4 <UART_SetConfig+0x88>
 8106a5c:	58024400 	.word	0x58024400
 8106a60:	03d09000 	.word	0x03d09000
 8106a64:	0810f7e8 	.word	0x0810f7e8

08106a68 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8106a68:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8106a6a:	07da      	lsls	r2, r3, #31
{
 8106a6c:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8106a6e:	d506      	bpl.n	8106a7e <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8106a70:	6801      	ldr	r1, [r0, #0]
 8106a72:	6ac4      	ldr	r4, [r0, #44]	@ 0x2c
 8106a74:	684a      	ldr	r2, [r1, #4]
 8106a76:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8106a7a:	4322      	orrs	r2, r4
 8106a7c:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8106a7e:	079c      	lsls	r4, r3, #30
 8106a80:	d506      	bpl.n	8106a90 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8106a82:	6801      	ldr	r1, [r0, #0]
 8106a84:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 8106a86:	684a      	ldr	r2, [r1, #4]
 8106a88:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8106a8c:	4322      	orrs	r2, r4
 8106a8e:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8106a90:	0759      	lsls	r1, r3, #29
 8106a92:	d506      	bpl.n	8106aa2 <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8106a94:	6801      	ldr	r1, [r0, #0]
 8106a96:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 8106a98:	684a      	ldr	r2, [r1, #4]
 8106a9a:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8106a9e:	4322      	orrs	r2, r4
 8106aa0:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8106aa2:	071a      	lsls	r2, r3, #28
 8106aa4:	d506      	bpl.n	8106ab4 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8106aa6:	6801      	ldr	r1, [r0, #0]
 8106aa8:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 8106aaa:	684a      	ldr	r2, [r1, #4]
 8106aac:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8106ab0:	4322      	orrs	r2, r4
 8106ab2:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8106ab4:	06dc      	lsls	r4, r3, #27
 8106ab6:	d506      	bpl.n	8106ac6 <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8106ab8:	6801      	ldr	r1, [r0, #0]
 8106aba:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
 8106abc:	688a      	ldr	r2, [r1, #8]
 8106abe:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8106ac2:	4322      	orrs	r2, r4
 8106ac4:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8106ac6:	0699      	lsls	r1, r3, #26
 8106ac8:	d506      	bpl.n	8106ad8 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8106aca:	6801      	ldr	r1, [r0, #0]
 8106acc:	6c04      	ldr	r4, [r0, #64]	@ 0x40
 8106ace:	688a      	ldr	r2, [r1, #8]
 8106ad0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8106ad4:	4322      	orrs	r2, r4
 8106ad6:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8106ad8:	065a      	lsls	r2, r3, #25
 8106ada:	d50f      	bpl.n	8106afc <UART_AdvFeatureConfig+0x94>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8106adc:	6801      	ldr	r1, [r0, #0]
 8106ade:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 8106ae0:	684a      	ldr	r2, [r1, #4]
 8106ae2:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 8106ae6:	4322      	orrs	r2, r4
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8106ae8:	f5b4 1f80 	cmp.w	r4, #1048576	@ 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8106aec:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8106aee:	d105      	bne.n	8106afc <UART_AdvFeatureConfig+0x94>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8106af0:	684a      	ldr	r2, [r1, #4]
 8106af2:	6c84      	ldr	r4, [r0, #72]	@ 0x48
 8106af4:	f422 02c0 	bic.w	r2, r2, #6291456	@ 0x600000
 8106af8:	4322      	orrs	r2, r4
 8106afa:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8106afc:	061b      	lsls	r3, r3, #24
 8106afe:	d506      	bpl.n	8106b0e <UART_AdvFeatureConfig+0xa6>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8106b00:	6802      	ldr	r2, [r0, #0]
 8106b02:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 8106b04:	6853      	ldr	r3, [r2, #4]
 8106b06:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 8106b0a:	430b      	orrs	r3, r1
 8106b0c:	6053      	str	r3, [r2, #4]
}
 8106b0e:	bd10      	pop	{r4, pc}

08106b10 <UART_WaitOnFlagUntilTimeout>:
{
 8106b10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8106b14:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8106b18:	4604      	mov	r4, r0
 8106b1a:	460f      	mov	r7, r1
 8106b1c:	4616      	mov	r6, r2
 8106b1e:	4698      	mov	r8, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8106b20:	6822      	ldr	r2, [r4, #0]
 8106b22:	69d3      	ldr	r3, [r2, #28]
 8106b24:	ea37 0303 	bics.w	r3, r7, r3
 8106b28:	bf0c      	ite	eq
 8106b2a:	2301      	moveq	r3, #1
 8106b2c:	2300      	movne	r3, #0
 8106b2e:	42b3      	cmp	r3, r6
 8106b30:	d001      	beq.n	8106b36 <UART_WaitOnFlagUntilTimeout+0x26>
  return HAL_OK;
 8106b32:	2000      	movs	r0, #0
 8106b34:	e01e      	b.n	8106b74 <UART_WaitOnFlagUntilTimeout+0x64>
    if (Timeout != HAL_MAX_DELAY)
 8106b36:	f1b9 3fff 	cmp.w	r9, #4294967295
 8106b3a:	d0f2      	beq.n	8106b22 <UART_WaitOnFlagUntilTimeout+0x12>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8106b3c:	f7fb fda6 	bl	810268c <HAL_GetTick>
 8106b40:	eba0 0008 	sub.w	r0, r0, r8
 8106b44:	4548      	cmp	r0, r9
 8106b46:	d825      	bhi.n	8106b94 <UART_WaitOnFlagUntilTimeout+0x84>
 8106b48:	f1b9 0f00 	cmp.w	r9, #0
 8106b4c:	d022      	beq.n	8106b94 <UART_WaitOnFlagUntilTimeout+0x84>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8106b4e:	6820      	ldr	r0, [r4, #0]
 8106b50:	6803      	ldr	r3, [r0, #0]
 8106b52:	075a      	lsls	r2, r3, #29
 8106b54:	d5e4      	bpl.n	8106b20 <UART_WaitOnFlagUntilTimeout+0x10>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8106b56:	69c5      	ldr	r5, [r0, #28]
 8106b58:	f015 0508 	ands.w	r5, r5, #8
 8106b5c:	d00c      	beq.n	8106b78 <UART_WaitOnFlagUntilTimeout+0x68>
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8106b5e:	2508      	movs	r5, #8
 8106b60:	6205      	str	r5, [r0, #32]
           UART_EndRxTransfer(huart);
 8106b62:	4620      	mov	r0, r4
 8106b64:	f7ff fb7e 	bl	8106264 <UART_EndRxTransfer>
           __HAL_UNLOCK(huart);
 8106b68:	2300      	movs	r3, #0
           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8106b6a:	f8c4 5090 	str.w	r5, [r4, #144]	@ 0x90
           __HAL_UNLOCK(huart);
 8106b6e:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
           return HAL_ERROR;
 8106b72:	2001      	movs	r0, #1
}
 8106b74:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8106b78:	69c3      	ldr	r3, [r0, #28]
 8106b7a:	051b      	lsls	r3, r3, #20
 8106b7c:	d5d0      	bpl.n	8106b20 <UART_WaitOnFlagUntilTimeout+0x10>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8106b7e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8106b82:	6203      	str	r3, [r0, #32]
          UART_EndRxTransfer(huart);
 8106b84:	4620      	mov	r0, r4
 8106b86:	f7ff fb6d 	bl	8106264 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8106b8a:	2320      	movs	r3, #32
 8106b8c:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
          __HAL_UNLOCK(huart);
 8106b90:	f884 5084 	strb.w	r5, [r4, #132]	@ 0x84
        return HAL_TIMEOUT;
 8106b94:	2003      	movs	r0, #3
 8106b96:	e7ed      	b.n	8106b74 <UART_WaitOnFlagUntilTimeout+0x64>

08106b98 <UART_CheckIdleState>:
{
 8106b98:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8106b9a:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8106b9c:	2600      	movs	r6, #0
 8106b9e:	f8c0 6090 	str.w	r6, [r0, #144]	@ 0x90
  tickstart = HAL_GetTick();
 8106ba2:	f7fb fd73 	bl	810268c <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8106ba6:	6823      	ldr	r3, [r4, #0]
 8106ba8:	681b      	ldr	r3, [r3, #0]
 8106baa:	071a      	lsls	r2, r3, #28
  tickstart = HAL_GetTick();
 8106bac:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8106bae:	d51c      	bpl.n	8106bea <UART_CheckIdleState+0x52>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8106bb0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8106bb4:	9300      	str	r3, [sp, #0]
 8106bb6:	4632      	mov	r2, r6
 8106bb8:	4603      	mov	r3, r0
 8106bba:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8106bbe:	4620      	mov	r0, r4
 8106bc0:	f7ff ffa6 	bl	8106b10 <UART_WaitOnFlagUntilTimeout>
 8106bc4:	b188      	cbz	r0, 8106bea <UART_CheckIdleState+0x52>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8106bc6:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8106bc8:	e852 3f00 	ldrex	r3, [r2]
 8106bcc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8106bd0:	e842 3100 	strex	r1, r3, [r2]
 8106bd4:	2900      	cmp	r1, #0
 8106bd6:	d1f6      	bne.n	8106bc6 <UART_CheckIdleState+0x2e>
      huart->gState = HAL_UART_STATE_READY;
 8106bd8:	2320      	movs	r3, #32
 8106bda:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
      return HAL_TIMEOUT;
 8106bde:	2003      	movs	r0, #3
      __HAL_UNLOCK(huart);
 8106be0:	2300      	movs	r3, #0
 8106be2:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
}
 8106be6:	b002      	add	sp, #8
 8106be8:	bd70      	pop	{r4, r5, r6, pc}
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8106bea:	6823      	ldr	r3, [r4, #0]
 8106bec:	681b      	ldr	r3, [r3, #0]
 8106bee:	075b      	lsls	r3, r3, #29
 8106bf0:	d524      	bpl.n	8106c3c <UART_CheckIdleState+0xa4>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8106bf2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8106bf6:	9300      	str	r3, [sp, #0]
 8106bf8:	2200      	movs	r2, #0
 8106bfa:	462b      	mov	r3, r5
 8106bfc:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8106c00:	4620      	mov	r0, r4
 8106c02:	f7ff ff85 	bl	8106b10 <UART_WaitOnFlagUntilTimeout>
 8106c06:	b1c8      	cbz	r0, 8106c3c <UART_CheckIdleState+0xa4>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8106c08:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8106c0a:	e852 3f00 	ldrex	r3, [r2]
 8106c0e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8106c12:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 8106c16:	6822      	ldr	r2, [r4, #0]
 8106c18:	2900      	cmp	r1, #0
 8106c1a:	d1f5      	bne.n	8106c08 <UART_CheckIdleState+0x70>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8106c1c:	f102 0308 	add.w	r3, r2, #8
 8106c20:	e853 3f00 	ldrex	r3, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8106c24:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8106c28:	f102 0008 	add.w	r0, r2, #8
 8106c2c:	e840 3100 	strex	r1, r3, [r0]
 8106c30:	2900      	cmp	r1, #0
 8106c32:	d1f3      	bne.n	8106c1c <UART_CheckIdleState+0x84>
      huart->RxState = HAL_UART_STATE_READY;
 8106c34:	2320      	movs	r3, #32
 8106c36:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
      return HAL_TIMEOUT;
 8106c3a:	e7d0      	b.n	8106bde <UART_CheckIdleState+0x46>
  huart->gState = HAL_UART_STATE_READY;
 8106c3c:	2320      	movs	r3, #32
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8106c3e:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8106c40:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8106c44:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8106c48:	66e0      	str	r0, [r4, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8106c4a:	6720      	str	r0, [r4, #112]	@ 0x70
  return HAL_OK;
 8106c4c:	e7c8      	b.n	8106be0 <UART_CheckIdleState+0x48>

08106c4e <HAL_UART_Init>:
{
 8106c4e:	b510      	push	{r4, lr}
  if (huart == NULL)
 8106c50:	4604      	mov	r4, r0
 8106c52:	b350      	cbz	r0, 8106caa <HAL_UART_Init+0x5c>
  if (huart->gState == HAL_UART_STATE_RESET)
 8106c54:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 8106c58:	b91b      	cbnz	r3, 8106c62 <HAL_UART_Init+0x14>
    huart->Lock = HAL_UNLOCKED;
 8106c5a:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
    HAL_UART_MspInit(huart);
 8106c5e:	f7fb fba3 	bl	81023a8 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8106c62:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8106c64:	2324      	movs	r3, #36	@ 0x24
 8106c66:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UART_DISABLE(huart);
 8106c6a:	6813      	ldr	r3, [r2, #0]
 8106c6c:	f023 0301 	bic.w	r3, r3, #1
 8106c70:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8106c72:	4620      	mov	r0, r4
 8106c74:	f7ff fd62 	bl	810673c <UART_SetConfig>
 8106c78:	2801      	cmp	r0, #1
 8106c7a:	d016      	beq.n	8106caa <HAL_UART_Init+0x5c>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8106c7c:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8106c7e:	b113      	cbz	r3, 8106c86 <HAL_UART_Init+0x38>
    UART_AdvFeatureConfig(huart);
 8106c80:	4620      	mov	r0, r4
 8106c82:	f7ff fef1 	bl	8106a68 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8106c86:	6823      	ldr	r3, [r4, #0]
 8106c88:	685a      	ldr	r2, [r3, #4]
 8106c8a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8106c8e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8106c90:	689a      	ldr	r2, [r3, #8]
 8106c92:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8106c96:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8106c98:	681a      	ldr	r2, [r3, #0]
 8106c9a:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 8106c9e:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 8106ca0:	601a      	str	r2, [r3, #0]
}
 8106ca2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 8106ca6:	f7ff bf77 	b.w	8106b98 <UART_CheckIdleState>
}
 8106caa:	2001      	movs	r0, #1
 8106cac:	bd10      	pop	{r4, pc}
	...

08106cb0 <UARTEx_SetNbDataToProcess>:
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8106cb0:	6e43      	ldr	r3, [r0, #100]	@ 0x64
{
 8106cb2:	b530      	push	{r4, r5, lr}
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8106cb4:	b92b      	cbnz	r3, 8106cc2 <UARTEx_SetNbDataToProcess+0x12>
  {
    huart->NbTxDataToProcess = 1U;
 8106cb6:	2301      	movs	r3, #1
 8106cb8:	f8a0 306a 	strh.w	r3, [r0, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8106cbc:	f8a0 3068 	strh.w	r3, [r0, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8106cc0:	bd30      	pop	{r4, r5, pc}
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8106cc2:	6803      	ldr	r3, [r0, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8106cc4:	4d09      	ldr	r5, [pc, #36]	@ (8106cec <UARTEx_SetNbDataToProcess+0x3c>)
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8106cc6:	689a      	ldr	r2, [r3, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8106cc8:	6899      	ldr	r1, [r3, #8]
                               (uint16_t)denominator[tx_fifo_threshold];
 8106cca:	4c09      	ldr	r4, [pc, #36]	@ (8106cf0 <UARTEx_SetNbDataToProcess+0x40>)
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8106ccc:	0f49      	lsrs	r1, r1, #29
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8106cce:	f3c2 6242 	ubfx	r2, r2, #25, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8106cd2:	5c6b      	ldrb	r3, [r5, r1]
                               (uint16_t)denominator[tx_fifo_threshold];
 8106cd4:	5c61      	ldrb	r1, [r4, r1]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8106cd6:	011b      	lsls	r3, r3, #4
 8106cd8:	fbb3 f3f1 	udiv	r3, r3, r1
 8106cdc:	f8a0 306a 	strh.w	r3, [r0, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8106ce0:	5cab      	ldrb	r3, [r5, r2]
                               (uint16_t)denominator[rx_fifo_threshold];
 8106ce2:	5ca2      	ldrb	r2, [r4, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8106ce4:	011b      	lsls	r3, r3, #4
 8106ce6:	fbb3 f3f2 	udiv	r3, r3, r2
}
 8106cea:	e7e7      	b.n	8106cbc <UARTEx_SetNbDataToProcess+0xc>
 8106cec:	0810f808 	.word	0x0810f808
 8106cf0:	0810f800 	.word	0x0810f800

08106cf4 <HAL_UARTEx_WakeupCallback>:
}
 8106cf4:	4770      	bx	lr

08106cf6 <HAL_UARTEx_RxFifoFullCallback>:
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
 8106cf6:	4770      	bx	lr

08106cf8 <HAL_UARTEx_TxFifoEmptyCallback>:
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
 8106cf8:	4770      	bx	lr

08106cfa <HAL_UARTEx_DisableFifoMode>:
  __HAL_LOCK(huart);
 8106cfa:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 8106cfe:	2b01      	cmp	r3, #1
 8106d00:	d014      	beq.n	8106d2c <HAL_UARTEx_DisableFifoMode+0x32>
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8106d02:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8106d04:	2324      	movs	r3, #36	@ 0x24
 8106d06:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8106d0a:	6811      	ldr	r1, [r2, #0]
  __HAL_UART_DISABLE(huart);
 8106d0c:	6813      	ldr	r3, [r2, #0]
 8106d0e:	f023 0301 	bic.w	r3, r3, #1
 8106d12:	6013      	str	r3, [r2, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8106d14:	f021 5100 	bic.w	r1, r1, #536870912	@ 0x20000000
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8106d18:	2300      	movs	r3, #0
 8106d1a:	6643      	str	r3, [r0, #100]	@ 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8106d1c:	6011      	str	r1, [r2, #0]
  huart->gState = HAL_UART_STATE_READY;
 8106d1e:	2220      	movs	r2, #32
 8106d20:	f8c0 2088 	str.w	r2, [r0, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 8106d24:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  return HAL_OK;
 8106d28:	4618      	mov	r0, r3
 8106d2a:	4770      	bx	lr
  __HAL_LOCK(huart);
 8106d2c:	2002      	movs	r0, #2
}
 8106d2e:	4770      	bx	lr

08106d30 <HAL_UARTEx_SetTxFifoThreshold>:
{
 8106d30:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(huart);
 8106d32:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 8106d36:	2b01      	cmp	r3, #1
{
 8106d38:	4604      	mov	r4, r0
  __HAL_LOCK(huart);
 8106d3a:	d017      	beq.n	8106d6c <HAL_UARTEx_SetTxFifoThreshold+0x3c>
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8106d3c:	6805      	ldr	r5, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8106d3e:	2324      	movs	r3, #36	@ 0x24
 8106d40:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8106d44:	682e      	ldr	r6, [r5, #0]
  __HAL_UART_DISABLE(huart);
 8106d46:	682b      	ldr	r3, [r5, #0]
 8106d48:	f023 0301 	bic.w	r3, r3, #1
 8106d4c:	602b      	str	r3, [r5, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8106d4e:	68ab      	ldr	r3, [r5, #8]
 8106d50:	f023 4360 	bic.w	r3, r3, #3758096384	@ 0xe0000000
 8106d54:	4319      	orrs	r1, r3
 8106d56:	60a9      	str	r1, [r5, #8]
  UARTEx_SetNbDataToProcess(huart);
 8106d58:	f7ff ffaa 	bl	8106cb0 <UARTEx_SetNbDataToProcess>
  huart->gState = HAL_UART_STATE_READY;
 8106d5c:	2320      	movs	r3, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8106d5e:	602e      	str	r6, [r5, #0]
  huart->gState = HAL_UART_STATE_READY;
 8106d60:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 8106d64:	2000      	movs	r0, #0
 8106d66:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 8106d6a:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(huart);
 8106d6c:	2002      	movs	r0, #2
 8106d6e:	e7fc      	b.n	8106d6a <HAL_UARTEx_SetTxFifoThreshold+0x3a>

08106d70 <HAL_UARTEx_SetRxFifoThreshold>:
{
 8106d70:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(huart);
 8106d72:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 8106d76:	2b01      	cmp	r3, #1
{
 8106d78:	4604      	mov	r4, r0
  __HAL_LOCK(huart);
 8106d7a:	d017      	beq.n	8106dac <HAL_UARTEx_SetRxFifoThreshold+0x3c>
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8106d7c:	6805      	ldr	r5, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8106d7e:	2324      	movs	r3, #36	@ 0x24
 8106d80:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8106d84:	682e      	ldr	r6, [r5, #0]
  __HAL_UART_DISABLE(huart);
 8106d86:	682b      	ldr	r3, [r5, #0]
 8106d88:	f023 0301 	bic.w	r3, r3, #1
 8106d8c:	602b      	str	r3, [r5, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8106d8e:	68ab      	ldr	r3, [r5, #8]
 8106d90:	f023 6360 	bic.w	r3, r3, #234881024	@ 0xe000000
 8106d94:	4319      	orrs	r1, r3
 8106d96:	60a9      	str	r1, [r5, #8]
  UARTEx_SetNbDataToProcess(huart);
 8106d98:	f7ff ff8a 	bl	8106cb0 <UARTEx_SetNbDataToProcess>
  huart->gState = HAL_UART_STATE_READY;
 8106d9c:	2320      	movs	r3, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8106d9e:	602e      	str	r6, [r5, #0]
  huart->gState = HAL_UART_STATE_READY;
 8106da0:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 8106da4:	2000      	movs	r0, #0
 8106da6:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 8106daa:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(huart);
 8106dac:	2002      	movs	r0, #2
 8106dae:	e7fc      	b.n	8106daa <HAL_UARTEx_SetRxFifoThreshold+0x3a>

08106db0 <ai_ann_756_get_error>:
}

AI_API_ENTRY
ai_error ai_ann_756_get_error(ai_handle network)
{
  return ai_platform_network_get_error(network);
 8106db0:	f001 bbe2 	b.w	8108578 <ai_platform_network_get_error>

08106db4 <ai_ann_756_create>:
}

AI_API_ENTRY
ai_error ai_ann_756_create(
  ai_handle* network, const ai_buffer* network_config)
{
 8106db4:	b507      	push	{r0, r1, r2, lr}
  return ai_platform_network_create(
 8106db6:	2305      	movs	r3, #5
 8106db8:	2200      	movs	r2, #0
 8106dba:	e9cd 3200 	strd	r3, r2, [sp]
 8106dbe:	4a03      	ldr	r2, [pc, #12]	@ (8106dcc <ai_ann_756_create+0x18>)
 8106dc0:	2301      	movs	r3, #1
 8106dc2:	f001 fdf3 	bl	81089ac <ai_platform_network_create>
    network, network_config, 
    &AI_NET_OBJ_INSTANCE,
    AI_TOOLS_API_VERSION_MAJOR, AI_TOOLS_API_VERSION_MINOR, AI_TOOLS_API_VERSION_MICRO);
}
 8106dc6:	b003      	add	sp, #12
 8106dc8:	f85d fb04 	ldr.w	pc, [sp], #4
 8106dcc:	10000070 	.word	0x10000070

08106dd0 <ai_ann_756_inputs_get>:
}

AI_API_ENTRY
ai_buffer* ai_ann_756_inputs_get(ai_handle network, ai_u16 *n_buffer)
{
  if (network == AI_HANDLE_NULL) {
 8106dd0:	b910      	cbnz	r0, 8106dd8 <ai_ann_756_inputs_get+0x8>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
    ((ai_network *)network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 8106dd2:	4802      	ldr	r0, [pc, #8]	@ (8106ddc <ai_ann_756_inputs_get+0xc>)
 8106dd4:	4b02      	ldr	r3, [pc, #8]	@ (8106de0 <ai_ann_756_inputs_get+0x10>)
 8106dd6:	6003      	str	r3, [r0, #0]
  }
  return ai_platform_inputs_get(network, n_buffer);
 8106dd8:	f001 bc42 	b.w	8108660 <ai_platform_inputs_get>
 8106ddc:	10000070 	.word	0x10000070
 8106de0:	a1c00100 	.word	0xa1c00100

08106de4 <ai_ann_756_outputs_get>:
}

AI_API_ENTRY
ai_buffer* ai_ann_756_outputs_get(ai_handle network, ai_u16 *n_buffer)
{
  if (network == AI_HANDLE_NULL) {
 8106de4:	b910      	cbnz	r0, 8106dec <ai_ann_756_outputs_get+0x8>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
    ((ai_network *)network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 8106de6:	4802      	ldr	r0, [pc, #8]	@ (8106df0 <ai_ann_756_outputs_get+0xc>)
 8106de8:	4b02      	ldr	r3, [pc, #8]	@ (8106df4 <ai_ann_756_outputs_get+0x10>)
 8106dea:	6003      	str	r3, [r0, #0]
  }
  return ai_platform_outputs_get(network, n_buffer);
 8106dec:	f001 bd0e 	b.w	810880c <ai_platform_outputs_get>
 8106df0:	10000070 	.word	0x10000070
 8106df4:	a1c00100 	.word	0xa1c00100

08106df8 <ai_ann_756_init>:
}

AI_API_ENTRY
ai_bool ai_ann_756_init(
  ai_handle network, const ai_network_params* params)
{
 8106df8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8106dfc:	4607      	mov	r7, r0
 8106dfe:	4688      	mov	r8, r1
  ai_network* net_ctx = ai_platform_network_init(network, params);
 8106e00:	f001 feaa 	bl	8108b58 <ai_platform_network_init>
  if (!net_ctx) return false;
 8106e04:	4604      	mov	r4, r0
 8106e06:	2800      	cmp	r0, #0
 8106e08:	f000 80ac 	beq.w	8106f64 <ai_ann_756_init+0x16c>
  if (ai_platform_get_weights_map(g_ann_756_weights_map, 1, params)) {
 8106e0c:	4e5c      	ldr	r6, [pc, #368]	@ (8106f80 <ai_ann_756_init+0x188>)
 8106e0e:	4642      	mov	r2, r8
 8106e10:	2101      	movs	r1, #1
 8106e12:	4630      	mov	r0, r6
 8106e14:	f001 fae6 	bl	81083e4 <ai_platform_get_weights_map>
 8106e18:	4605      	mov	r5, r0
 8106e1a:	2800      	cmp	r0, #0
 8106e1c:	f000 80a4 	beq.w	8106f68 <ai_ann_756_init+0x170>
    gemm_0_weights_array.format |= AI_FMT_FLAG_CONST;
 8106e20:	4a58      	ldr	r2, [pc, #352]	@ (8106f84 <ai_ann_756_init+0x18c>)
 8106e22:	6813      	ldr	r3, [r2, #0]
 8106e24:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8106e28:	6013      	str	r3, [r2, #0]
    gemm_0_weights_array.data = AI_PTR(g_ann_756_weights_map[0] + 64);
 8106e2a:	6833      	ldr	r3, [r6, #0]
 8106e2c:	f103 0140 	add.w	r1, r3, #64	@ 0x40
    gemm_0_weights_array.data_start = AI_PTR(g_ann_756_weights_map[0] + 0);
 8106e30:	e9c2 1302 	strd	r1, r3, [r2, #8]
    gemm_0_bias_array.format |= AI_FMT_FLAG_CONST;
 8106e34:	4a54      	ldr	r2, [pc, #336]	@ (8106f88 <ai_ann_756_init+0x190>)
 8106e36:	6811      	ldr	r1, [r2, #0]
 8106e38:	f041 4180 	orr.w	r1, r1, #1073741824	@ 0x40000000
 8106e3c:	6011      	str	r1, [r2, #0]
    gemm_0_bias_array.data = AI_PTR(g_ann_756_weights_map[0] + 285832);
 8106e3e:	f503 218b 	add.w	r1, r3, #284672	@ 0x45800
 8106e42:	f501 6191 	add.w	r1, r1, #1160	@ 0x488
    gemm_0_bias_array.data_start = AI_PTR(g_ann_756_weights_map[0] + 285832);
 8106e46:	e9c2 1102 	strd	r1, r1, [r2, #8]
    gemm_1_weights_array.format |= AI_FMT_FLAG_CONST;
 8106e4a:	4a50      	ldr	r2, [pc, #320]	@ (8106f8c <ai_ann_756_init+0x194>)
 8106e4c:	6811      	ldr	r1, [r2, #0]
 8106e4e:	f041 4180 	orr.w	r1, r1, #1073741824	@ 0x40000000
 8106e52:	6011      	str	r1, [r2, #0]
    gemm_1_weights_array.data = AI_PTR(g_ann_756_weights_map[0] + 288920);
 8106e54:	f503 218d 	add.w	r1, r3, #288768	@ 0x46800
 8106e58:	f101 0098 	add.w	r0, r1, #152	@ 0x98
    gemm_1_weights_array.data_start = AI_PTR(g_ann_756_weights_map[0] + 288856);
 8106e5c:	3158      	adds	r1, #88	@ 0x58
    gemm_1_weights_array.data = AI_PTR(g_ann_756_weights_map[0] + 288920);
 8106e5e:	6090      	str	r0, [r2, #8]
    gemm_1_weights_array.data_start = AI_PTR(g_ann_756_weights_map[0] + 288856);
 8106e60:	60d1      	str	r1, [r2, #12]
    gemm_1_bias_array.format |= AI_FMT_FLAG_CONST;
 8106e62:	4a4b      	ldr	r2, [pc, #300]	@ (8106f90 <ai_ann_756_init+0x198>)
 8106e64:	6811      	ldr	r1, [r2, #0]
 8106e66:	f041 4180 	orr.w	r1, r1, #1073741824	@ 0x40000000
 8106e6a:	6011      	str	r1, [r2, #0]
    gemm_1_bias_array.data = AI_PTR(g_ann_756_weights_map[0] + 482456);
 8106e6c:	f503 21eb 	add.w	r1, r3, #481280	@ 0x75800
 8106e70:	f501 6193 	add.w	r1, r1, #1176	@ 0x498
    gemm_1_bias_array.data_start = AI_PTR(g_ann_756_weights_map[0] + 482456);
 8106e74:	e9c2 1102 	strd	r1, r1, [r2, #8]
    gemm_2_weights_array.format |= AI_FMT_FLAG_CONST;
 8106e78:	4a46      	ldr	r2, [pc, #280]	@ (8106f94 <ai_ann_756_init+0x19c>)
 8106e7a:	6811      	ldr	r1, [r2, #0]
 8106e7c:	f041 4180 	orr.w	r1, r1, #1073741824	@ 0x40000000
 8106e80:	6011      	str	r1, [r2, #0]
    gemm_2_weights_array.data = AI_PTR(g_ann_756_weights_map[0] + 484568);
 8106e82:	f503 21ec 	add.w	r1, r3, #483328	@ 0x76000
 8106e86:	f501 609b 	add.w	r0, r1, #1240	@ 0x4d8
    gemm_2_weights_array.data_start = AI_PTR(g_ann_756_weights_map[0] + 484504);
 8106e8a:	f501 6193 	add.w	r1, r1, #1176	@ 0x498
 8106e8e:	60d1      	str	r1, [r2, #12]
    gemm_2_bias_array.format |= AI_FMT_FLAG_CONST;
 8106e90:	4941      	ldr	r1, [pc, #260]	@ (8106f98 <ai_ann_756_init+0x1a0>)
    gemm_2_weights_array.data = AI_PTR(g_ann_756_weights_map[0] + 484568);
 8106e92:	6090      	str	r0, [r2, #8]
    gemm_2_bias_array.format |= AI_FMT_FLAG_CONST;
 8106e94:	680a      	ldr	r2, [r1, #0]
 8106e96:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8106e9a:	600a      	str	r2, [r1, #0]
    gemm_2_bias_array.data = AI_PTR(g_ann_756_weights_map[0] + 550104);
 8106e9c:	f503 2206 	add.w	r2, r3, #548864	@ 0x86000
 8106ea0:	f502 609b 	add.w	r0, r2, #1240	@ 0x4d8
    gemm_2_bias_array.data_start = AI_PTR(g_ann_756_weights_map[0] + 550104);
 8106ea4:	e9c1 0002 	strd	r0, r0, [r1, #8]
    gemm_3_weights_array.format |= AI_FMT_FLAG_CONST;
 8106ea8:	493c      	ldr	r1, [pc, #240]	@ (8106f9c <ai_ann_756_init+0x1a4>)
 8106eaa:	6808      	ldr	r0, [r1, #0]
 8106eac:	f040 4080 	orr.w	r0, r0, #1073741824	@ 0x40000000
 8106eb0:	6008      	str	r0, [r1, #0]
    gemm_3_weights_array.data = AI_PTR(g_ann_756_weights_map[0] + 551192);
 8106eb2:	f602 1018 	addw	r0, r2, #2328	@ 0x918
    gemm_3_weights_array.data_start = AI_PTR(g_ann_756_weights_map[0] + 551128);
 8106eb6:	f602 02d8 	addw	r2, r2, #2264	@ 0x8d8
 8106eba:	60ca      	str	r2, [r1, #12]
    gemm_3_bias_array.format |= AI_FMT_FLAG_CONST;
 8106ebc:	4a38      	ldr	r2, [pc, #224]	@ (8106fa0 <ai_ann_756_init+0x1a8>)
    gemm_3_weights_array.data = AI_PTR(g_ann_756_weights_map[0] + 551192);
 8106ebe:	6088      	str	r0, [r1, #8]
    gemm_3_bias_array.format |= AI_FMT_FLAG_CONST;
 8106ec0:	6811      	ldr	r1, [r2, #0]
    gemm_3_bias_array.data = AI_PTR(g_ann_756_weights_map[0] + 567576);
 8106ec2:	f503 260a 	add.w	r6, r3, #565248	@ 0x8a000
    gemm_3_bias_array.format |= AI_FMT_FLAG_CONST;
 8106ec6:	f041 4180 	orr.w	r1, r1, #1073741824	@ 0x40000000
 8106eca:	6011      	str	r1, [r2, #0]
    gemm_3_bias_array.data = AI_PTR(g_ann_756_weights_map[0] + 567576);
 8106ecc:	f606 1118 	addw	r1, r6, #2328	@ 0x918
    gemm_3_bias_array.data_start = AI_PTR(g_ann_756_weights_map[0] + 567576);
 8106ed0:	e9c2 1102 	strd	r1, r1, [r2, #8]
    gemm_4_weights_array.format |= AI_FMT_FLAG_CONST;
 8106ed4:	4a33      	ldr	r2, [pc, #204]	@ (8106fa4 <ai_ann_756_init+0x1ac>)
 8106ed6:	6811      	ldr	r1, [r2, #0]
    gemm_4_weights_array.data = AI_PTR(g_ann_756_weights_map[0] + 568088);
 8106ed8:	f606 3618 	addw	r6, r6, #2840	@ 0xb18
    gemm_4_weights_array.format |= AI_FMT_FLAG_CONST;
 8106edc:	f041 4180 	orr.w	r1, r1, #1073741824	@ 0x40000000
 8106ee0:	6011      	str	r1, [r2, #0]
    gemm_4_weights_array.data_start = AI_PTR(g_ann_756_weights_map[0] + 568088);
 8106ee2:	e9c2 6602 	strd	r6, r6, [r2, #8]
    gemm_4_bias_array.format |= AI_FMT_FLAG_CONST;
 8106ee6:	4a30      	ldr	r2, [pc, #192]	@ (8106fa8 <ai_ann_756_init+0x1b0>)
    gemm_4_bias_array.data = AI_PTR(g_ann_756_weights_map[0] + 574232);
 8106ee8:	f503 230c 	add.w	r3, r3, #573440	@ 0x8c000
    gemm_4_bias_array.format |= AI_FMT_FLAG_CONST;
 8106eec:	6811      	ldr	r1, [r2, #0]
    gemm_4_bias_array.data = AI_PTR(g_ann_756_weights_map[0] + 574232);
 8106eee:	f503 7346 	add.w	r3, r3, #792	@ 0x318
    gemm_4_bias_array.data_start = AI_PTR(g_ann_756_weights_map[0] + 574232);
 8106ef2:	e9c2 3302 	strd	r3, r3, [r2, #8]
    gemm_4_bias_array.format |= AI_FMT_FLAG_CONST;
 8106ef6:	f041 4180 	orr.w	r1, r1, #1073741824	@ 0x40000000
 8106efa:	6011      	str	r1, [r2, #0]
  if (ai_platform_get_activations_map(g_ann_756_activations_map, 1, params)) {
 8106efc:	f8df 90d0 	ldr.w	r9, [pc, #208]	@ 8106fd0 <ai_ann_756_init+0x1d8>
 8106f00:	4642      	mov	r2, r8
 8106f02:	2101      	movs	r1, #1
 8106f04:	4648      	mov	r0, r9
 8106f06:	f001 fac1 	bl	810848c <ai_platform_get_activations_map>
 8106f0a:	4606      	mov	r6, r0
 8106f0c:	b390      	cbz	r0, 8106f74 <ai_ann_756_init+0x17c>
    gemm_0_output_array.data = AI_PTR(g_ann_756_activations_map[0] + 0);
 8106f0e:	f8d9 3000 	ldr.w	r3, [r9]
 8106f12:	4a26      	ldr	r2, [pc, #152]	@ (8106fac <ai_ann_756_init+0x1b4>)
    gemm_0_output_array.data_start = AI_PTR(g_ann_756_activations_map[0] + 0);
 8106f14:	e9c2 3302 	strd	r3, r3, [r2, #8]
    nl_0_nl_output_array.data = AI_PTR(g_ann_756_activations_map[0] + 0);
 8106f18:	4a25      	ldr	r2, [pc, #148]	@ (8106fb0 <ai_ann_756_init+0x1b8>)
    nl_0_nl_output_array.data_start = AI_PTR(g_ann_756_activations_map[0] + 0);
 8106f1a:	e9c2 3302 	strd	r3, r3, [r2, #8]
    gemm_1_output_array.data = AI_PTR(g_ann_756_activations_map[0] + 3024);
 8106f1e:	4a25      	ldr	r2, [pc, #148]	@ (8106fb4 <ai_ann_756_init+0x1bc>)
 8106f20:	f503 613d 	add.w	r1, r3, #3024	@ 0xbd0
    gemm_1_output_array.data_start = AI_PTR(g_ann_756_activations_map[0] + 3024);
 8106f24:	e9c2 1102 	strd	r1, r1, [r2, #8]
    nl_1_nl_output_array.data = AI_PTR(g_ann_756_activations_map[0] + 0);
 8106f28:	4a23      	ldr	r2, [pc, #140]	@ (8106fb8 <ai_ann_756_init+0x1c0>)
    nl_1_nl_output_array.data_start = AI_PTR(g_ann_756_activations_map[0] + 0);
 8106f2a:	e9c2 3302 	strd	r3, r3, [r2, #8]
    gemm_2_output_array.data = AI_PTR(g_ann_756_activations_map[0] + 2048);
 8106f2e:	4a23      	ldr	r2, [pc, #140]	@ (8106fbc <ai_ann_756_init+0x1c4>)
 8106f30:	f503 6100 	add.w	r1, r3, #2048	@ 0x800
    gemm_2_output_array.data_start = AI_PTR(g_ann_756_activations_map[0] + 2048);
 8106f34:	e9c2 1102 	strd	r1, r1, [r2, #8]
    nl_2_nl_output_array.data = AI_PTR(g_ann_756_activations_map[0] + 0);
 8106f38:	4a21      	ldr	r2, [pc, #132]	@ (8106fc0 <ai_ann_756_init+0x1c8>)
    nl_2_nl_output_array.data_start = AI_PTR(g_ann_756_activations_map[0] + 0);
 8106f3a:	e9c2 3302 	strd	r3, r3, [r2, #8]
    gemm_3_output_array.data = AI_PTR(g_ann_756_activations_map[0] + 1024);
 8106f3e:	4a21      	ldr	r2, [pc, #132]	@ (8106fc4 <ai_ann_756_init+0x1cc>)
 8106f40:	f503 6180 	add.w	r1, r3, #1024	@ 0x400
    gemm_3_output_array.data_start = AI_PTR(g_ann_756_activations_map[0] + 1024);
 8106f44:	e9c2 1102 	strd	r1, r1, [r2, #8]
    nl_3_nl_output_array.data = AI_PTR(g_ann_756_activations_map[0] + 0);
 8106f48:	4a1f      	ldr	r2, [pc, #124]	@ (8106fc8 <ai_ann_756_init+0x1d0>)
    nl_3_nl_output_array.data_start = AI_PTR(g_ann_756_activations_map[0] + 0);
 8106f4a:	e9c2 3302 	strd	r3, r3, [r2, #8]
    gemm_4_output_array.data = AI_PTR(g_ann_756_activations_map[0] + 512);
 8106f4e:	4a1f      	ldr	r2, [pc, #124]	@ (8106fcc <ai_ann_756_init+0x1d4>)
 8106f50:	f503 7300 	add.w	r3, r3, #512	@ 0x200
    gemm_4_output_array.data_start = AI_PTR(g_ann_756_activations_map[0] + 512);
 8106f54:	e9c2 3302 	strd	r3, r3, [r2, #8]

  ai_bool ok = true;
  ok &= ann_756_configure_weights(net_ctx, params);
  ok &= ann_756_configure_activations(net_ctx, params);

  ok &= ai_platform_network_post_init(network);
 8106f58:	4638      	mov	r0, r7
 8106f5a:	f001 feeb 	bl	8108d34 <ai_platform_network_post_init>
 8106f5e:	4030      	ands	r0, r6
 8106f60:	4005      	ands	r5, r0
 8106f62:	b2e8      	uxtb	r0, r5

  return ok;
}
 8106f64:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_WEIGHTS);
 8106f68:	2212      	movs	r2, #18
 8106f6a:	2130      	movs	r1, #48	@ 0x30
 8106f6c:	4620      	mov	r0, r4
 8106f6e:	f001 fb71 	bl	8108654 <ai_platform_network_set_error>
  return false;
 8106f72:	e7c3      	b.n	8106efc <ai_ann_756_init+0x104>
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_ACTIVATIONS);
 8106f74:	2213      	movs	r2, #19
 8106f76:	2130      	movs	r1, #48	@ 0x30
 8106f78:	4620      	mov	r0, r4
 8106f7a:	f001 fb6b 	bl	8108654 <ai_platform_network_set_error>
  return false;
 8106f7e:	e7eb      	b.n	8106f58 <ai_ann_756_init+0x160>
 8106f80:	10018be8 	.word	0x10018be8
 8106f84:	10000afc 	.word	0x10000afc
 8106f88:	10000aec 	.word	0x10000aec
 8106f8c:	10000adc 	.word	0x10000adc
 8106f90:	10000acc 	.word	0x10000acc
 8106f94:	10000abc 	.word	0x10000abc
 8106f98:	10000aac 	.word	0x10000aac
 8106f9c:	10000a9c 	.word	0x10000a9c
 8106fa0:	10000a8c 	.word	0x10000a8c
 8106fa4:	10000a7c 	.word	0x10000a7c
 8106fa8:	10000a6c 	.word	0x10000a6c
 8106fac:	10000a4c 	.word	0x10000a4c
 8106fb0:	10000a3c 	.word	0x10000a3c
 8106fb4:	10000a2c 	.word	0x10000a2c
 8106fb8:	10000a1c 	.word	0x10000a1c
 8106fbc:	10000a0c 	.word	0x10000a0c
 8106fc0:	100009fc 	.word	0x100009fc
 8106fc4:	100009ec 	.word	0x100009ec
 8106fc8:	100009dc 	.word	0x100009dc
 8106fcc:	100009cc 	.word	0x100009cc
 8106fd0:	10018bec 	.word	0x10018bec

08106fd4 <ai_ann_756_create_and_init>:
{
 8106fd4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8106fd8:	4688      	mov	r8, r1
 8106fda:	b08f      	sub	sp, #60	@ 0x3c
    err = ai_ann_756_create(network, AI_ANN_756_DATA_CONFIG);
 8106fdc:	2100      	movs	r1, #0
{
 8106fde:	4606      	mov	r6, r0
 8106fe0:	4617      	mov	r7, r2
    err = ai_ann_756_create(network, AI_ANN_756_DATA_CONFIG);
 8106fe2:	f7ff fee7 	bl	8106db4 <ai_ann_756_create>
    if (err.type != AI_ERROR_NONE)
 8106fe6:	f010 09ff 	ands.w	r9, r0, #255	@ 0xff
    err = ai_ann_756_create(network, AI_ANN_756_DATA_CONFIG);
 8106fea:	4604      	mov	r4, r0
    if (err.type != AI_ERROR_NONE)
 8106fec:	d107      	bne.n	8106ffe <ai_ann_756_create_and_init+0x2a>
    if (ai_ann_756_data_params_get(&params) != true) {
 8106fee:	4668      	mov	r0, sp
 8106ff0:	f000 f83a 	bl	8107068 <ai_ann_756_data_params_get>
 8106ff4:	b938      	cbnz	r0, 8107006 <ai_ann_756_create_and_init+0x32>
  return ai_platform_network_get_error(network);
 8106ff6:	6830      	ldr	r0, [r6, #0]
 8106ff8:	f001 fabe 	bl	8108578 <ai_platform_network_get_error>
 8106ffc:	4604      	mov	r4, r0
}
 8106ffe:	4620      	mov	r0, r4
 8107000:	b00f      	add	sp, #60	@ 0x3c
 8107002:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if (activations) {
 8107006:	f1b8 0f00 	cmp.w	r8, #0
 810700a:	d11a      	bne.n	8107042 <ai_ann_756_create_and_init+0x6e>
    if (weights) {
 810700c:	bb3f      	cbnz	r7, 810705e <ai_ann_756_create_and_init+0x8a>
    if (ai_ann_756_init(*network, &params) != true) {
 810700e:	6830      	ldr	r0, [r6, #0]
 8107010:	4669      	mov	r1, sp
 8107012:	f7ff fef1 	bl	8106df8 <ai_ann_756_init>
 8107016:	b928      	cbnz	r0, 8107024 <ai_ann_756_create_and_init+0x50>
  return ai_platform_network_get_error(network);
 8107018:	6830      	ldr	r0, [r6, #0]
 810701a:	f001 faad 	bl	8108578 <ai_platform_network_get_error>
 810701e:	4604      	mov	r4, r0
 8107020:	fa5f f980 	uxtb.w	r9, r0
    return err;
 8107024:	f369 0407 	bfi	r4, r9, #0, #8
 8107028:	e7e9      	b.n	8106ffe <ai_ann_756_create_and_init+0x2a>
            AI_BUFFER_ARRAY_ITEM_SET_ADDRESS(&params.map_activations, idx, activations[idx]);
 810702a:	f858 2025 	ldr.w	r2, [r8, r5, lsl #2]
 810702e:	4629      	mov	r1, r5
 8107030:	a803      	add	r0, sp, #12
 8107032:	f001 f9c3 	bl	81083bc <ai_buffer_array_item_set_address>
        for (int idx=0;idx<params.map_activations.size;idx++)
 8107036:	3501      	adds	r5, #1
 8107038:	f8bd 300e 	ldrh.w	r3, [sp, #14]
 810703c:	42ab      	cmp	r3, r5
 810703e:	dcf4      	bgt.n	810702a <ai_ann_756_create_and_init+0x56>
 8107040:	e7e4      	b.n	810700c <ai_ann_756_create_and_init+0x38>
 8107042:	464d      	mov	r5, r9
 8107044:	e7f8      	b.n	8107038 <ai_ann_756_create_and_init+0x64>
            AI_BUFFER_ARRAY_ITEM_SET_ADDRESS(&params.map_weights, idx, weights[idx]);
 8107046:	f857 2025 	ldr.w	r2, [r7, r5, lsl #2]
 810704a:	4629      	mov	r1, r5
 810704c:	a801      	add	r0, sp, #4
 810704e:	f001 f9b5 	bl	81083bc <ai_buffer_array_item_set_address>
        for (int idx=0;idx<params.map_weights.size;idx++)
 8107052:	3501      	adds	r5, #1
 8107054:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8107058:	42ab      	cmp	r3, r5
 810705a:	dcf4      	bgt.n	8107046 <ai_ann_756_create_and_init+0x72>
 810705c:	e7d7      	b.n	810700e <ai_ann_756_create_and_init+0x3a>
 810705e:	2500      	movs	r5, #0
 8107060:	e7f8      	b.n	8107054 <ai_ann_756_create_and_init+0x80>

08107062 <ai_ann_756_run>:

AI_API_ENTRY
ai_i32 ai_ann_756_run(
  ai_handle network, const ai_buffer* input, ai_buffer* output)
{
  return ai_platform_network_process(network, input, output);
 8107062:	f001 beef 	b.w	8108e44 <ai_platform_network_process>
	...

08107068 <ai_ann_756_data_params_get>:
 * @ingroup ann_756_data
 * @return true if a valid configuration is present, false otherwise
 */
AI_API_ENTRY
ai_bool ai_ann_756_data_params_get(ai_network_params* params)
{
 8107068:	b530      	push	{r4, r5, lr}
  if (!params) return false;
 810706a:	4603      	mov	r3, r0
{
 810706c:	b085      	sub	sp, #20
  if (!params) return false;
 810706e:	b170      	cbz	r0, 810708e <ai_ann_756_data_params_get+0x26>
  
  const ai_buffer_array map_activations = 
 8107070:	4c08      	ldr	r4, [pc, #32]	@ (8107094 <ai_ann_756_data_params_get+0x2c>)
 8107072:	e894 0003 	ldmia.w	r4, {r0, r1}
 8107076:	466a      	mov	r2, sp
 8107078:	e882 0003 	stmia.w	r2, {r0, r1}
    AI_BUFFER_ARRAY_OBJ_INIT(AI_FLAG_NONE, AI_ANN_756_DATA_ACTIVATIONS_COUNT, g_ann_756_data_map_activations);
  
  const ai_buffer_array map_weights = 
 810707c:	e9d4 0102 	ldrd	r0, r1, [r4, #8]
 8107080:	ad02      	add	r5, sp, #8
 8107082:	e885 0003 	stmia.w	r5, {r0, r1}
    AI_BUFFER_ARRAY_OBJ_INIT(AI_FLAG_NONE, AI_ANN_756_DATA_WEIGHTS_COUNT, g_ann_756_data_map_weights);

  return ai_platform_bind_network_params(params, &map_weights, &map_activations);
 8107086:	4629      	mov	r1, r5
 8107088:	4618      	mov	r0, r3
 810708a:	f001 fa53 	bl	8108534 <ai_platform_bind_network_params>
}
 810708e:	b005      	add	sp, #20
 8107090:	bd30      	pop	{r4, r5, pc}
 8107092:	bf00      	nop
 8107094:	0810efc0 	.word	0x0810efc0

08107098 <acquire_and_process_data>:
  }

  return 0;
}

int acquire_and_process_data(ai_float data[AI_ANN_756_IN_1_SIZE], float mag_buffer[6][256]) {
 8107098:	b570      	push	{r4, r5, r6, lr}
 810709a:	3108      	adds	r1, #8

	int total_iters = 0;
 810709c:	2300      	movs	r3, #0
    for (int idx = 0; idx < 6; idx++) {

    	// Skip first two values in FFT data
    	// Are below 20k and add noise (not in training dataset)
        for (int j = 0; j < 126; j++) {
 810709e:	eb00 0483 	add.w	r4, r0, r3, lsl #2
int acquire_and_process_data(ai_float data[AI_ANN_756_IN_1_SIZE], float mag_buffer[6][256]) {
 81070a2:	460a      	mov	r2, r1
        for (int j = 0; j < 126; j++) {
 81070a4:	f501 75fc 	add.w	r5, r1, #504	@ 0x1f8
            data[total_iters] = mag_buffer[idx][j + 2];
 81070a8:	f852 6b04 	ldr.w	r6, [r2], #4
 81070ac:	f844 6b04 	str.w	r6, [r4], #4
        for (int j = 0; j < 126; j++) {
 81070b0:	42aa      	cmp	r2, r5
 81070b2:	d1f9      	bne.n	81070a8 <acquire_and_process_data+0x10>
            total_iters++;
 81070b4:	337e      	adds	r3, #126	@ 0x7e
    for (int idx = 0; idx < 6; idx++) {
 81070b6:	f5b3 7f3d 	cmp.w	r3, #756	@ 0x2f4
 81070ba:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 81070be:	d1ee      	bne.n	810709e <acquire_and_process_data+0x6>
        }
    }

    return 0;
}
 81070c0:	2000      	movs	r0, #0
 81070c2:	bd70      	pop	{r4, r5, r6, pc}

081070c4 <post_process>:

int post_process(ai_float data[AI_ANN_756_OUT_1_SIZE])
{
 81070c4:	b510      	push	{r4, lr}
 81070c6:	2301      	movs	r3, #1
 81070c8:	2400      	movs	r4, #0

    	  // For testing
          //predicted_region[idx] = data[idx];
    	  //printf("data[%d] = %f\r\n\n", idx, data[idx]);

          if (data[idx] == 1.0) {
 81070ca:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 81070ce:	ecb0 7a01 	vldmia	r0!, {s14}
 81070d2:	eeb4 7a67 	vcmp.f32	s14, s15
 81070d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
        	  curr_region = idx + 1;
 81070da:	bf08      	it	eq
 81070dc:	b25c      	sxtbeq	r4, r3
      for (int idx = 0; idx < AI_ANN_756_OUT_1_SIZE; idx++) {
 81070de:	3301      	adds	r3, #1
 81070e0:	2b0d      	cmp	r3, #13
 81070e2:	d1f4      	bne.n	81070ce <post_process+0xa>
          }
      }

      prev_region = IPCGetPredictedRegion();
 81070e4:	f7fa ff2a 	bl	8101f3c <IPCGetPredictedRegion>

      // Update IPC if predicted region has changed
      if( prev_region != curr_region) IPCSetPredictedRegion(curr_region);
 81070e8:	b240      	sxtb	r0, r0
 81070ea:	4284      	cmp	r4, r0
 81070ec:	d002      	beq.n	81070f4 <post_process+0x30>
 81070ee:	4620      	mov	r0, r4
 81070f0:	f7fa ff2c 	bl	8101f4c <IPCSetPredictedRegion>

      return 0;
}
 81070f4:	2000      	movs	r0, #0
 81070f6:	bd10      	pop	{r4, pc}

081070f8 <MX_X_CUBE_AI_Init>:


/* Entry points --------------------------------------------------------------*/

void MX_X_CUBE_AI_Init(void)
{
 81070f8:	b570      	push	{r4, r5, r6, lr}
  err = ai_ann_756_create_and_init(&ann_756, act_addr, NULL);
 81070fa:	4c16      	ldr	r4, [pc, #88]	@ (8107154 <MX_X_CUBE_AI_Init+0x5c>)

  printf("\r\nMX_X_CUBE_AI_Init\r\n");
 81070fc:	4816      	ldr	r0, [pc, #88]	@ (8107158 <MX_X_CUBE_AI_Init+0x60>)
 81070fe:	f004 f91f 	bl	810b340 <puts>
  err = ai_ann_756_create_and_init(&ann_756, act_addr, NULL);
 8107102:	4916      	ldr	r1, [pc, #88]	@ (810715c <MX_X_CUBE_AI_Init+0x64>)
 8107104:	2200      	movs	r2, #0
 8107106:	4620      	mov	r0, r4
 8107108:	f7ff ff64 	bl	8106fd4 <ai_ann_756_create_and_init>
  if (err.type != AI_ERROR_NONE) {
 810710c:	f010 05ff 	ands.w	r5, r0, #255	@ 0xff
 8107110:	d00c      	beq.n	810712c <MX_X_CUBE_AI_Init+0x34>
    printf("TEMPLATE - Error (%s) - type=0x%02x code=0x%02x\r\n", fct,
 8107112:	0a03      	lsrs	r3, r0, #8
 8107114:	4912      	ldr	r1, [pc, #72]	@ (8107160 <MX_X_CUBE_AI_Init+0x68>)
 8107116:	4813      	ldr	r0, [pc, #76]	@ (8107164 <MX_X_CUBE_AI_Init+0x6c>)
 8107118:	462a      	mov	r2, r5
 810711a:	f004 f8a9 	bl	810b270 <iprintf>

  ai_boostrap(data_activations0);
  printf("ann_756 returns  %d\r\n\n", ((uint8_t*) ann_756)[0]);
 810711e:	6823      	ldr	r3, [r4, #0]
 8107120:	4811      	ldr	r0, [pc, #68]	@ (8107168 <MX_X_CUBE_AI_Init+0x70>)
 8107122:	7819      	ldrb	r1, [r3, #0]

}
 8107124:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  printf("ann_756 returns  %d\r\n\n", ((uint8_t*) ann_756)[0]);
 8107128:	f004 b8a2 	b.w	810b270 <iprintf>
  ai_input = ai_ann_756_inputs_get(ann_756, NULL);
 810712c:	4629      	mov	r1, r5
 810712e:	6820      	ldr	r0, [r4, #0]
 8107130:	4e0e      	ldr	r6, [pc, #56]	@ (810716c <MX_X_CUBE_AI_Init+0x74>)
 8107132:	f7ff fe4d 	bl	8106dd0 <ai_ann_756_inputs_get>
  ai_output = ai_ann_756_outputs_get(ann_756, NULL);
 8107136:	4629      	mov	r1, r5
  ai_input = ai_ann_756_inputs_get(ann_756, NULL);
 8107138:	6030      	str	r0, [r6, #0]
  ai_output = ai_ann_756_outputs_get(ann_756, NULL);
 810713a:	6820      	ldr	r0, [r4, #0]
 810713c:	f7ff fe52 	bl	8106de4 <ai_ann_756_outputs_get>
 8107140:	4b0b      	ldr	r3, [pc, #44]	@ (8107170 <MX_X_CUBE_AI_Init+0x78>)
	  ai_input[idx].data = data_ins[idx];
 8107142:	4a0c      	ldr	r2, [pc, #48]	@ (8107174 <MX_X_CUBE_AI_Init+0x7c>)
  ai_output = ai_ann_756_outputs_get(ann_756, NULL);
 8107144:	6018      	str	r0, [r3, #0]
	  ai_input[idx].data = data_ins[idx];
 8107146:	6833      	ldr	r3, [r6, #0]
 8107148:	6812      	ldr	r2, [r2, #0]
 810714a:	605a      	str	r2, [r3, #4]
	ai_output[idx].data = data_outs[idx];
 810714c:	4b0a      	ldr	r3, [pc, #40]	@ (8107178 <MX_X_CUBE_AI_Init+0x80>)
 810714e:	681b      	ldr	r3, [r3, #0]
 8107150:	6043      	str	r3, [r0, #4]
  for (int idx=0; idx < AI_ANN_756_OUT_NUM; idx++) {
 8107152:	e7e4      	b.n	810711e <MX_X_CUBE_AI_Init+0x26>
 8107154:	10018bf8 	.word	0x10018bf8
 8107158:	0819bba8 	.word	0x0819bba8
 810715c:	10000b64 	.word	0x10000b64
 8107160:	0819bbbd 	.word	0x0819bbbd
 8107164:	0819bbd8 	.word	0x0819bbd8
 8107168:	0819bc0a 	.word	0x0819bc0a
 810716c:	10018bf4 	.word	0x10018bf4
 8107170:	10018bf0 	.word	0x10018bf0
 8107174:	10000b6c 	.word	0x10000b6c
 8107178:	10000b68 	.word	0x10000b68

0810717c <MX_X_CUBE_AI_Process>:

void MX_X_CUBE_AI_Process(float mag_buffer[6][256])
{
 810717c:	b570      	push	{r4, r5, r6, lr}
  int res = -1;

  printf("\nMX_X_CUBE_AI_Process\r\n\n");

  //printf("ann_756 %d\r\n", ((uint8_t*) ann_756)[0]);
  if (ann_756)
 810717e:	4d16      	ldr	r5, [pc, #88]	@ (81071d8 <MX_X_CUBE_AI_Process+0x5c>)
{
 8107180:	4604      	mov	r4, r0
  printf("\nMX_X_CUBE_AI_Process\r\n\n");
 8107182:	4816      	ldr	r0, [pc, #88]	@ (81071dc <MX_X_CUBE_AI_Process+0x60>)
 8107184:	f004 f8dc 	bl	810b340 <puts>
  if (ann_756)
 8107188:	682e      	ldr	r6, [r5, #0]
 810718a:	b18e      	cbz	r6, 81071b0 <MX_X_CUBE_AI_Process+0x34>
  {

    /* 1 - acquire and pre-process input data */
    res = acquire_and_process_data(data_in_1,mag_buffer);
 810718c:	4814      	ldr	r0, [pc, #80]	@ (81071e0 <MX_X_CUBE_AI_Process+0x64>)
 810718e:	4621      	mov	r1, r4
 8107190:	f7ff ff82 	bl	8107098 <acquire_and_process_data>

    /* 2 - process the data - call inference engine */
    if (res == 0 ) res = ai_run();
 8107194:	b960      	cbnz	r0, 81071b0 <MX_X_CUBE_AI_Process+0x34>
  batch = ai_ann_756_run(ann_756, ai_input, ai_output);
 8107196:	4b13      	ldr	r3, [pc, #76]	@ (81071e4 <MX_X_CUBE_AI_Process+0x68>)
 8107198:	681a      	ldr	r2, [r3, #0]
 810719a:	4b13      	ldr	r3, [pc, #76]	@ (81071e8 <MX_X_CUBE_AI_Process+0x6c>)
 810719c:	4630      	mov	r0, r6
 810719e:	6819      	ldr	r1, [r3, #0]
 81071a0:	f7ff ff5f 	bl	8107062 <ai_ann_756_run>
  if (batch != 1) {
 81071a4:	2801      	cmp	r0, #1
 81071a6:	d10b      	bne.n	81071c0 <MX_X_CUBE_AI_Process+0x44>

    /* 3- post-process the predictions */
    if (res == 0) res = post_process(data_out_1);
 81071a8:	4810      	ldr	r0, [pc, #64]	@ (81071ec <MX_X_CUBE_AI_Process+0x70>)
 81071aa:	f7ff ff8b 	bl	81070c4 <post_process>

  }

  if (res) {
 81071ae:	b188      	cbz	r0, 81071d4 <MX_X_CUBE_AI_Process+0x58>
    ai_error err = {AI_ERROR_INVALID_STATE, AI_ERROR_CODE_NETWORK};
    ai_log_err(err, "Process has FAILED");
  }
}
 81071b0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    printf("TEMPLATE - Error (%s) - type=0x%02x code=0x%02x\r\n", fct,
 81071b4:	490e      	ldr	r1, [pc, #56]	@ (81071f0 <MX_X_CUBE_AI_Process+0x74>)
 81071b6:	480f      	ldr	r0, [pc, #60]	@ (81071f4 <MX_X_CUBE_AI_Process+0x78>)
 81071b8:	2310      	movs	r3, #16
 81071ba:	2211      	movs	r2, #17
 81071bc:	f004 b858 	b.w	810b270 <iprintf>
    ai_log_err(ai_ann_756_get_error(ann_756),
 81071c0:	6828      	ldr	r0, [r5, #0]
 81071c2:	f7ff fdf5 	bl	8106db0 <ai_ann_756_get_error>
    printf("TEMPLATE - Error (%s) - type=0x%02x code=0x%02x\r\n", fct,
 81071c6:	490c      	ldr	r1, [pc, #48]	@ (81071f8 <MX_X_CUBE_AI_Process+0x7c>)
 81071c8:	0a03      	lsrs	r3, r0, #8
 81071ca:	b2c2      	uxtb	r2, r0
 81071cc:	4809      	ldr	r0, [pc, #36]	@ (81071f4 <MX_X_CUBE_AI_Process+0x78>)
 81071ce:	f004 f84f 	bl	810b270 <iprintf>
    if (res == 0) res = post_process(data_out_1);
 81071d2:	e7ed      	b.n	81071b0 <MX_X_CUBE_AI_Process+0x34>
}
 81071d4:	bd70      	pop	{r4, r5, r6, pc}
 81071d6:	bf00      	nop
 81071d8:	10018bf8 	.word	0x10018bf8
 81071dc:	0819bc21 	.word	0x0819bc21
 81071e0:	1001a000 	.word	0x1001a000
 81071e4:	10018bf0 	.word	0x10018bf0
 81071e8:	10018bf4 	.word	0x10018bf4
 81071ec:	10019fd0 	.word	0x10019fd0
 81071f0:	0819bc48 	.word	0x0819bc48
 81071f4:	0819bbd8 	.word	0x0819bbd8
 81071f8:	0819bc39 	.word	0x0819bc39

081071fc <arm_rfft_32_fast_init_f32>:
 81071fc:	b180      	cbz	r0, 8107220 <arm_rfft_32_fast_init_f32+0x24>
 81071fe:	4b0a      	ldr	r3, [pc, #40]	@ (8107228 <arm_rfft_32_fast_init_f32+0x2c>)
 8107200:	4a0a      	ldr	r2, [pc, #40]	@ (810722c <arm_rfft_32_fast_init_f32+0x30>)
 8107202:	8999      	ldrh	r1, [r3, #12]
 8107204:	b430      	push	{r4, r5}
 8107206:	e9d3 4501 	ldrd	r4, r5, [r3, #4]
 810720a:	e9c0 4501 	strd	r4, r5, [r0, #4]
 810720e:	8181      	strh	r1, [r0, #12]
 8107210:	2320      	movs	r3, #32
 8107212:	2110      	movs	r1, #16
 8107214:	8001      	strh	r1, [r0, #0]
 8107216:	8203      	strh	r3, [r0, #16]
 8107218:	6142      	str	r2, [r0, #20]
 810721a:	bc30      	pop	{r4, r5}
 810721c:	2000      	movs	r0, #0
 810721e:	4770      	bx	lr
 8107220:	f04f 30ff 	mov.w	r0, #4294967295
 8107224:	4770      	bx	lr
 8107226:	bf00      	nop
 8107228:	0819f1d4 	.word	0x0819f1d4
 810722c:	081aa7b4 	.word	0x081aa7b4

08107230 <arm_rfft_64_fast_init_f32>:
 8107230:	b180      	cbz	r0, 8107254 <arm_rfft_64_fast_init_f32+0x24>
 8107232:	4b0a      	ldr	r3, [pc, #40]	@ (810725c <arm_rfft_64_fast_init_f32+0x2c>)
 8107234:	4a0a      	ldr	r2, [pc, #40]	@ (8107260 <arm_rfft_64_fast_init_f32+0x30>)
 8107236:	8999      	ldrh	r1, [r3, #12]
 8107238:	b430      	push	{r4, r5}
 810723a:	e9d3 4501 	ldrd	r4, r5, [r3, #4]
 810723e:	e9c0 4501 	strd	r4, r5, [r0, #4]
 8107242:	8181      	strh	r1, [r0, #12]
 8107244:	2340      	movs	r3, #64	@ 0x40
 8107246:	2120      	movs	r1, #32
 8107248:	8001      	strh	r1, [r0, #0]
 810724a:	8203      	strh	r3, [r0, #16]
 810724c:	6142      	str	r2, [r0, #20]
 810724e:	bc30      	pop	{r4, r5}
 8107250:	2000      	movs	r0, #0
 8107252:	4770      	bx	lr
 8107254:	f04f 30ff 	mov.w	r0, #4294967295
 8107258:	4770      	bx	lr
 810725a:	bf00      	nop
 810725c:	0819f204 	.word	0x0819f204
 8107260:	081af034 	.word	0x081af034

08107264 <arm_rfft_128_fast_init_f32>:
 8107264:	b180      	cbz	r0, 8107288 <arm_rfft_128_fast_init_f32+0x24>
 8107266:	4b0a      	ldr	r3, [pc, #40]	@ (8107290 <arm_rfft_128_fast_init_f32+0x2c>)
 8107268:	4a0a      	ldr	r2, [pc, #40]	@ (8107294 <arm_rfft_128_fast_init_f32+0x30>)
 810726a:	8999      	ldrh	r1, [r3, #12]
 810726c:	b430      	push	{r4, r5}
 810726e:	e9d3 4501 	ldrd	r4, r5, [r3, #4]
 8107272:	e9c0 4501 	strd	r4, r5, [r0, #4]
 8107276:	8181      	strh	r1, [r0, #12]
 8107278:	2380      	movs	r3, #128	@ 0x80
 810727a:	2140      	movs	r1, #64	@ 0x40
 810727c:	8001      	strh	r1, [r0, #0]
 810727e:	8203      	strh	r3, [r0, #16]
 8107280:	6142      	str	r2, [r0, #20]
 8107282:	bc30      	pop	{r4, r5}
 8107284:	2000      	movs	r0, #0
 8107286:	4770      	bx	lr
 8107288:	f04f 30ff 	mov.w	r0, #4294967295
 810728c:	4770      	bx	lr
 810728e:	bf00      	nop
 8107290:	0819f224 	.word	0x0819f224
 8107294:	081a81b4 	.word	0x081a81b4

08107298 <arm_rfft_256_fast_init_f32>:
 8107298:	b188      	cbz	r0, 81072be <arm_rfft_256_fast_init_f32+0x26>
 810729a:	4b0a      	ldr	r3, [pc, #40]	@ (81072c4 <arm_rfft_256_fast_init_f32+0x2c>)
 810729c:	4a0a      	ldr	r2, [pc, #40]	@ (81072c8 <arm_rfft_256_fast_init_f32+0x30>)
 810729e:	8999      	ldrh	r1, [r3, #12]
 81072a0:	b430      	push	{r4, r5}
 81072a2:	e9d3 4501 	ldrd	r4, r5, [r3, #4]
 81072a6:	e9c0 4501 	strd	r4, r5, [r0, #4]
 81072aa:	8181      	strh	r1, [r0, #12]
 81072ac:	f44f 7380 	mov.w	r3, #256	@ 0x100
 81072b0:	2180      	movs	r1, #128	@ 0x80
 81072b2:	8001      	strh	r1, [r0, #0]
 81072b4:	8203      	strh	r3, [r0, #16]
 81072b6:	6142      	str	r2, [r0, #20]
 81072b8:	bc30      	pop	{r4, r5}
 81072ba:	2000      	movs	r0, #0
 81072bc:	4770      	bx	lr
 81072be:	f04f 30ff 	mov.w	r0, #4294967295
 81072c2:	4770      	bx	lr
 81072c4:	0819f1c4 	.word	0x0819f1c4
 81072c8:	081aa3b4 	.word	0x081aa3b4

081072cc <arm_rfft_512_fast_init_f32>:
 81072cc:	b190      	cbz	r0, 81072f4 <arm_rfft_512_fast_init_f32+0x28>
 81072ce:	4b0b      	ldr	r3, [pc, #44]	@ (81072fc <arm_rfft_512_fast_init_f32+0x30>)
 81072d0:	4a0b      	ldr	r2, [pc, #44]	@ (8107300 <arm_rfft_512_fast_init_f32+0x34>)
 81072d2:	8999      	ldrh	r1, [r3, #12]
 81072d4:	b430      	push	{r4, r5}
 81072d6:	e9d3 4501 	ldrd	r4, r5, [r3, #4]
 81072da:	e9c0 4501 	strd	r4, r5, [r0, #4]
 81072de:	8181      	strh	r1, [r0, #12]
 81072e0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 81072e4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 81072e8:	8001      	strh	r1, [r0, #0]
 81072ea:	8203      	strh	r3, [r0, #16]
 81072ec:	6142      	str	r2, [r0, #20]
 81072ee:	bc30      	pop	{r4, r5}
 81072f0:	2000      	movs	r0, #0
 81072f2:	4770      	bx	lr
 81072f4:	f04f 30ff 	mov.w	r0, #4294967295
 81072f8:	4770      	bx	lr
 81072fa:	bf00      	nop
 81072fc:	0819f1f4 	.word	0x0819f1f4
 8107300:	081ae834 	.word	0x081ae834

08107304 <arm_rfft_1024_fast_init_f32>:
 8107304:	b190      	cbz	r0, 810732c <arm_rfft_1024_fast_init_f32+0x28>
 8107306:	4b0b      	ldr	r3, [pc, #44]	@ (8107334 <arm_rfft_1024_fast_init_f32+0x30>)
 8107308:	4a0b      	ldr	r2, [pc, #44]	@ (8107338 <arm_rfft_1024_fast_init_f32+0x34>)
 810730a:	8999      	ldrh	r1, [r3, #12]
 810730c:	b430      	push	{r4, r5}
 810730e:	e9d3 4501 	ldrd	r4, r5, [r3, #4]
 8107312:	e9c0 4501 	strd	r4, r5, [r0, #4]
 8107316:	8181      	strh	r1, [r0, #12]
 8107318:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 810731c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8107320:	8001      	strh	r1, [r0, #0]
 8107322:	8203      	strh	r3, [r0, #16]
 8107324:	6142      	str	r2, [r0, #20]
 8107326:	bc30      	pop	{r4, r5}
 8107328:	2000      	movs	r0, #0
 810732a:	4770      	bx	lr
 810732c:	f04f 30ff 	mov.w	r0, #4294967295
 8107330:	4770      	bx	lr
 8107332:	bf00      	nop
 8107334:	0819f214 	.word	0x0819f214
 8107338:	081a71b4 	.word	0x081a71b4

0810733c <arm_rfft_2048_fast_init_f32>:
 810733c:	b190      	cbz	r0, 8107364 <arm_rfft_2048_fast_init_f32+0x28>
 810733e:	4b0b      	ldr	r3, [pc, #44]	@ (810736c <arm_rfft_2048_fast_init_f32+0x30>)
 8107340:	4a0b      	ldr	r2, [pc, #44]	@ (8107370 <arm_rfft_2048_fast_init_f32+0x34>)
 8107342:	8999      	ldrh	r1, [r3, #12]
 8107344:	b430      	push	{r4, r5}
 8107346:	e9d3 4501 	ldrd	r4, r5, [r3, #4]
 810734a:	e9c0 4501 	strd	r4, r5, [r0, #4]
 810734e:	8181      	strh	r1, [r0, #12]
 8107350:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8107354:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8107358:	8001      	strh	r1, [r0, #0]
 810735a:	8203      	strh	r3, [r0, #16]
 810735c:	6142      	str	r2, [r0, #20]
 810735e:	bc30      	pop	{r4, r5}
 8107360:	2000      	movs	r0, #0
 8107362:	4770      	bx	lr
 8107364:	f04f 30ff 	mov.w	r0, #4294967295
 8107368:	4770      	bx	lr
 810736a:	bf00      	nop
 810736c:	0819f1b4 	.word	0x0819f1b4
 8107370:	081a83b4 	.word	0x081a83b4

08107374 <arm_rfft_4096_fast_init_f32>:
 8107374:	b190      	cbz	r0, 810739c <arm_rfft_4096_fast_init_f32+0x28>
 8107376:	4b0b      	ldr	r3, [pc, #44]	@ (81073a4 <arm_rfft_4096_fast_init_f32+0x30>)
 8107378:	4a0b      	ldr	r2, [pc, #44]	@ (81073a8 <arm_rfft_4096_fast_init_f32+0x34>)
 810737a:	8999      	ldrh	r1, [r3, #12]
 810737c:	b430      	push	{r4, r5}
 810737e:	e9d3 4501 	ldrd	r4, r5, [r3, #4]
 8107382:	e9c0 4501 	strd	r4, r5, [r0, #4]
 8107386:	8181      	strh	r1, [r0, #12]
 8107388:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 810738c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8107390:	8001      	strh	r1, [r0, #0]
 8107392:	8203      	strh	r3, [r0, #16]
 8107394:	6142      	str	r2, [r0, #20]
 8107396:	bc30      	pop	{r4, r5}
 8107398:	2000      	movs	r0, #0
 810739a:	4770      	bx	lr
 810739c:	f04f 30ff 	mov.w	r0, #4294967295
 81073a0:	4770      	bx	lr
 81073a2:	bf00      	nop
 81073a4:	0819f1e4 	.word	0x0819f1e4
 81073a8:	081aa834 	.word	0x081aa834

081073ac <arm_radix8_butterfly_f32>:
 81073ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 81073b0:	ed2d 8b10 	vpush	{d8-d15}
 81073b4:	b097      	sub	sp, #92	@ 0x5c
 81073b6:	e9cd 3212 	strd	r3, r2, [sp, #72]	@ 0x48
 81073ba:	4603      	mov	r3, r0
 81073bc:	3304      	adds	r3, #4
 81073be:	eddf cacb 	vldr	s25, [pc, #812]	@ 81076ec <arm_radix8_butterfly_f32+0x340>
 81073c2:	9014      	str	r0, [sp, #80]	@ 0x50
 81073c4:	468a      	mov	sl, r1
 81073c6:	468b      	mov	fp, r1
 81073c8:	9315      	str	r3, [sp, #84]	@ 0x54
 81073ca:	9c14      	ldr	r4, [sp, #80]	@ 0x50
 81073cc:	ea4f 06db 	mov.w	r6, fp, lsr #3
 81073d0:	eb04 1246 	add.w	r2, r4, r6, lsl #5
 81073d4:	eb02 1006 	add.w	r0, r2, r6, lsl #4
 81073d8:	0131      	lsls	r1, r6, #4
 81073da:	eba6 0386 	sub.w	r3, r6, r6, lsl #2
 81073de:	ea4f 08c6 	mov.w	r8, r6, lsl #3
 81073e2:	eb06 0546 	add.w	r5, r6, r6, lsl #1
 81073e6:	e9cd 0100 	strd	r0, r1, [sp]
 81073ea:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 81073ee:	3104      	adds	r1, #4
 81073f0:	f108 0004 	add.w	r0, r8, #4
 81073f4:	9611      	str	r6, [sp, #68]	@ 0x44
 81073f6:	4420      	add	r0, r4
 81073f8:	4421      	add	r1, r4
 81073fa:	012c      	lsls	r4, r5, #4
 81073fc:	ebc6 0cc6 	rsb	ip, r6, r6, lsl #3
 8107400:	9403      	str	r4, [sp, #12]
 8107402:	00ec      	lsls	r4, r5, #3
 8107404:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 8107406:	9404      	str	r4, [sp, #16]
 8107408:	ea4f 04cc 	mov.w	r4, ip, lsl #3
 810740c:	9405      	str	r4, [sp, #20]
 810740e:	016c      	lsls	r4, r5, #5
 8107410:	eb06 0e86 	add.w	lr, r6, r6, lsl #2
 8107414:	9402      	str	r4, [sp, #8]
 8107416:	9d15      	ldr	r5, [sp, #84]	@ 0x54
 8107418:	9c00      	ldr	r4, [sp, #0]
 810741a:	eb03 1746 	add.w	r7, r3, r6, lsl #5
 810741e:	ea4f 0ece 	mov.w	lr, lr, lsl #3
 8107422:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 8107426:	ea4f 09cb 	mov.w	r9, fp, lsl #3
 810742a:	f04f 0c00 	mov.w	ip, #0
 810742e:	ed51 aa01 	vldr	s21, [r1, #-4]
 8107432:	edd3 1a00 	vldr	s3, [r3]
 8107436:	ed92 7a00 	vldr	s14, [r2]
 810743a:	ed94 5a00 	vldr	s10, [r4]
 810743e:	ed96 4a00 	vldr	s8, [r6]
 8107442:	edd7 7a00 	vldr	s15, [r7]
 8107446:	ed15 2a01 	vldr	s4, [r5, #-4]
 810744a:	ed50 6a01 	vldr	s13, [r0, #-4]
 810744e:	ee32 ba07 	vadd.f32	s22, s4, s14
 8107452:	ee76 0a84 	vadd.f32	s1, s13, s8
 8107456:	ee7a 5a85 	vadd.f32	s11, s21, s10
 810745a:	ee31 0aa7 	vadd.f32	s0, s3, s15
 810745e:	ee3b 6a25 	vadd.f32	s12, s22, s11
 8107462:	ee70 4a80 	vadd.f32	s9, s1, s0
 8107466:	ee76 6ac4 	vsub.f32	s13, s13, s8
 810746a:	ee36 4a24 	vadd.f32	s8, s12, s9
 810746e:	ee36 6a64 	vsub.f32	s12, s12, s9
 8107472:	ed05 4a01 	vstr	s8, [r5, #-4]
 8107476:	ed82 6a00 	vstr	s12, [r2]
 810747a:	edd0 ba00 	vldr	s23, [r0]
 810747e:	edd6 2a01 	vldr	s5, [r6, #4]
 8107482:	edd3 9a01 	vldr	s19, [r3, #4]
 8107486:	ed95 aa00 	vldr	s20, [r5]
 810748a:	ed92 6a01 	vldr	s12, [r2, #4]
 810748e:	ed97 3a01 	vldr	s6, [r7, #4]
 8107492:	ed91 ca00 	vldr	s24, [r1]
 8107496:	edd4 4a01 	vldr	s9, [r4, #4]
 810749a:	ee7b 3ae2 	vsub.f32	s7, s23, s5
 810749e:	ee36 9ae1 	vsub.f32	s18, s13, s3
 81074a2:	ee32 2a47 	vsub.f32	s4, s4, s14
 81074a6:	ee73 8ae9 	vsub.f32	s17, s7, s19
 81074aa:	ee3a 4a46 	vsub.f32	s8, s20, s12
 81074ae:	ee39 9a27 	vadd.f32	s18, s18, s15
 81074b2:	ee78 8a83 	vadd.f32	s17, s17, s6
 81074b6:	eeb0 8a42 	vmov.f32	s16, s4
 81074ba:	eea9 8a6c 	vfms.f32	s16, s18, s25
 81074be:	44dc      	add	ip, fp
 81074c0:	45e2      	cmp	sl, ip
 81074c2:	ee73 3ac3 	vsub.f32	s7, s7, s6
 81074c6:	eeb0 1a44 	vmov.f32	s2, s8
 81074ca:	eea8 1aec 	vfms.f32	s2, s17, s25
 81074ce:	ee76 7ae7 	vsub.f32	s15, s13, s15
 81074d2:	ee33 7aa9 	vadd.f32	s14, s7, s19
 81074d6:	ee7c 3a64 	vsub.f32	s7, s24, s9
 81074da:	ee77 7aa1 	vadd.f32	s15, s15, s3
 81074de:	ee3a 6a06 	vadd.f32	s12, s20, s12
 81074e2:	ee7a 1ac5 	vsub.f32	s3, s21, s10
 81074e6:	ee3c aa24 	vadd.f32	s20, s24, s9
 81074ea:	ee74 4acc 	vsub.f32	s9, s9, s24
 81074ee:	ee39 3a83 	vadd.f32	s6, s19, s6
 81074f2:	ee35 5a6a 	vsub.f32	s10, s10, s21
 81074f6:	eef0 9a63 	vmov.f32	s19, s7
 81074fa:	eef0 aa48 	vmov.f32	s21, s16
 81074fe:	eee7 9a2c 	vfma.f32	s19, s14, s25
 8107502:	eea8 4aac 	vfma.f32	s8, s17, s25
 8107506:	eee7 4a2c 	vfma.f32	s9, s14, s25
 810750a:	eee7 aa6c 	vfms.f32	s21, s14, s25
 810750e:	eef0 8a41 	vmov.f32	s17, s2
 8107512:	eeb0 7a42 	vmov.f32	s14, s4
 8107516:	eeb0 2a61 	vmov.f32	s4, s3
 810751a:	ee7b 6a65 	vsub.f32	s13, s22, s11
 810751e:	ee7b 2aa2 	vadd.f32	s5, s23, s5
 8107522:	ee76 5a4a 	vsub.f32	s11, s12, s20
 8107526:	eea9 7a2c 	vfma.f32	s14, s18, s25
 810752a:	eea7 2aac 	vfma.f32	s4, s15, s25
 810752e:	eea7 5aac 	vfma.f32	s10, s15, s25
 8107532:	eee7 8aec 	vfms.f32	s17, s15, s25
 8107536:	ee32 ba83 	vadd.f32	s22, s5, s6
 810753a:	ee76 bac3 	vsub.f32	s23, s13, s6
 810753e:	ee35 9ae0 	vsub.f32	s18, s11, s1
 8107542:	ee75 7ac0 	vsub.f32	s15, s11, s0
 8107546:	ee36 6a0a 	vadd.f32	s12, s12, s20
 810754a:	ee76 6ae2 	vsub.f32	s13, s13, s5
 810754e:	ee36 aa0b 	vadd.f32	s20, s12, s22
 8107552:	ee76 6a83 	vadd.f32	s13, s13, s6
 8107556:	ee77 7aa0 	vadd.f32	s15, s15, s1
 810755a:	ee34 3a42 	vsub.f32	s6, s8, s4
 810755e:	ee77 0a29 	vadd.f32	s1, s14, s19
 8107562:	ee36 6a4b 	vsub.f32	s12, s12, s22
 8107566:	ee7b 2aa2 	vadd.f32	s5, s23, s5
 810756a:	ee39 0a00 	vadd.f32	s0, s18, s0
 810756e:	ee73 3aaa 	vadd.f32	s7, s7, s21
 8107572:	ee78 4a24 	vadd.f32	s9, s16, s9
 8107576:	ee37 7a69 	vsub.f32	s14, s14, s19
 810757a:	ee31 5a05 	vadd.f32	s10, s2, s10
 810757e:	ee71 5aa8 	vadd.f32	s11, s3, s17
 8107582:	ee32 4a04 	vadd.f32	s8, s4, s8
 8107586:	ed85 aa00 	vstr	s20, [r5]
 810758a:	ed82 6a01 	vstr	s12, [r2, #4]
 810758e:	444d      	add	r5, r9
 8107590:	ed41 2a01 	vstr	s5, [r1, #-4]
 8107594:	444a      	add	r2, r9
 8107596:	edc4 6a00 	vstr	s13, [r4]
 810759a:	ed81 0a00 	vstr	s0, [r1]
 810759e:	edc4 7a01 	vstr	s15, [r4, #4]
 81075a2:	4449      	add	r1, r9
 81075a4:	ed40 0a01 	vstr	s1, [r0, #-4]
 81075a8:	444c      	add	r4, r9
 81075aa:	ed87 7a00 	vstr	s14, [r7]
 81075ae:	edc6 3a00 	vstr	s7, [r6]
 81075b2:	edc3 4a00 	vstr	s9, [r3]
 81075b6:	ed80 3a00 	vstr	s6, [r0]
 81075ba:	ed87 4a01 	vstr	s8, [r7, #4]
 81075be:	4448      	add	r0, r9
 81075c0:	ed86 5a01 	vstr	s10, [r6, #4]
 81075c4:	444f      	add	r7, r9
 81075c6:	edc3 5a01 	vstr	s11, [r3, #4]
 81075ca:	444e      	add	r6, r9
 81075cc:	444b      	add	r3, r9
 81075ce:	f63f af2e 	bhi.w	810742e <arm_radix8_butterfly_f32+0x82>
 81075d2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 81075d4:	2b07      	cmp	r3, #7
 81075d6:	f240 81c9 	bls.w	810796c <arm_radix8_butterfly_f32+0x5c0>
 81075da:	9d02      	ldr	r5, [sp, #8]
 81075dc:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 81075de:	9b01      	ldr	r3, [sp, #4]
 81075e0:	9803      	ldr	r0, [sp, #12]
 81075e2:	9904      	ldr	r1, [sp, #16]
 81075e4:	9a05      	ldr	r2, [sp, #20]
 81075e6:	3508      	adds	r5, #8
 81075e8:	1975      	adds	r5, r6, r5
 81075ea:	330c      	adds	r3, #12
 81075ec:	950e      	str	r5, [sp, #56]	@ 0x38
 81075ee:	4635      	mov	r5, r6
 81075f0:	18eb      	adds	r3, r5, r3
 81075f2:	f108 0808 	add.w	r8, r8, #8
 81075f6:	f10e 0408 	add.w	r4, lr, #8
 81075fa:	3008      	adds	r0, #8
 81075fc:	3108      	adds	r1, #8
 81075fe:	3208      	adds	r2, #8
 8107600:	9307      	str	r3, [sp, #28]
 8107602:	f105 030c 	add.w	r3, r5, #12
 8107606:	4446      	add	r6, r8
 8107608:	f04f 0e00 	mov.w	lr, #0
 810760c:	192c      	adds	r4, r5, r4
 810760e:	1828      	adds	r0, r5, r0
 8107610:	1869      	adds	r1, r5, r1
 8107612:	18aa      	adds	r2, r5, r2
 8107614:	9308      	str	r3, [sp, #32]
 8107616:	465b      	mov	r3, fp
 8107618:	960d      	str	r6, [sp, #52]	@ 0x34
 810761a:	46f3      	mov	fp, lr
 810761c:	940c      	str	r4, [sp, #48]	@ 0x30
 810761e:	900b      	str	r0, [sp, #44]	@ 0x2c
 8107620:	910a      	str	r1, [sp, #40]	@ 0x28
 8107622:	9209      	str	r2, [sp, #36]	@ 0x24
 8107624:	f04f 0801 	mov.w	r8, #1
 8107628:	469e      	mov	lr, r3
 810762a:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 810762c:	449b      	add	fp, r3
 810762e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8107630:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8107634:	eb03 02cb 	add.w	r2, r3, fp, lsl #3
 8107638:	9310      	str	r3, [sp, #64]	@ 0x40
 810763a:	eb02 03cb 	add.w	r3, r2, fp, lsl #3
 810763e:	eb03 01cb 	add.w	r1, r3, fp, lsl #3
 8107642:	9102      	str	r1, [sp, #8]
 8107644:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8107648:	eb01 05cb 	add.w	r5, r1, fp, lsl #3
 810764c:	eb05 06cb 	add.w	r6, r5, fp, lsl #3
 8107650:	edd6 7a00 	vldr	s15, [r6]
 8107654:	930f      	str	r3, [sp, #60]	@ 0x3c
 8107656:	ebab 038b 	sub.w	r3, fp, fp, lsl #2
 810765a:	9101      	str	r1, [sp, #4]
 810765c:	eb06 1303 	add.w	r3, r6, r3, lsl #4
 8107660:	eb03 07cb 	add.w	r7, r3, fp, lsl #3
 8107664:	edd3 aa01 	vldr	s21, [r3, #4]
 8107668:	edcd 7a06 	vstr	s15, [sp, #24]
 810766c:	9b01      	ldr	r3, [sp, #4]
 810766e:	edd5 7a00 	vldr	s15, [r5]
 8107672:	ed97 ba01 	vldr	s22, [r7, #4]
 8107676:	edcd 7a05 	vstr	s15, [sp, #20]
 810767a:	edd3 7a00 	vldr	s15, [r3]
 810767e:	9b02      	ldr	r3, [sp, #8]
 8107680:	edcd 7a04 	vstr	s15, [sp, #16]
 8107684:	edd3 7a00 	vldr	s15, [r3]
 8107688:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 810768a:	edcd 7a03 	vstr	s15, [sp, #12]
 810768e:	eb07 0ccb 	add.w	ip, r7, fp, lsl #3
 8107692:	edd3 7a00 	vldr	s15, [r3]
 8107696:	eddc ba01 	vldr	s23, [ip, #4]
 810769a:	edcd 7a02 	vstr	s15, [sp, #8]
 810769e:	eb0c 01cb 	add.w	r1, ip, fp, lsl #3
 81076a2:	edd2 7a00 	vldr	s15, [r2]
 81076a6:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 81076a8:	9100      	str	r1, [sp, #0]
 81076aa:	eb01 00cb 	add.w	r0, r1, fp, lsl #3
 81076ae:	4601      	mov	r1, r0
 81076b0:	ed91 da01 	vldr	s26, [r1, #4]
 81076b4:	edcd 7a01 	vstr	s15, [sp, #4]
 81076b8:	9900      	ldr	r1, [sp, #0]
 81076ba:	edd2 7a00 	vldr	s15, [r2]
 81076be:	ed91 ca01 	vldr	s24, [r1, #4]
 81076c2:	eb00 00cb 	add.w	r0, r0, fp, lsl #3
 81076c6:	eb00 04cb 	add.w	r4, r0, fp, lsl #3
 81076ca:	ed94 ea01 	vldr	s28, [r4, #4]
 81076ce:	edd0 da01 	vldr	s27, [r0, #4]
 81076d2:	edcd 7a00 	vstr	s15, [sp]
 81076d6:	e9dd 7607 	ldrd	r7, r6, [sp, #28]
 81076da:	e9dd 5409 	ldrd	r5, r4, [sp, #36]	@ 0x24
 81076de:	e9dd 010b 	ldrd	r0, r1, [sp, #44]	@ 0x2c
 81076e2:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	@ 0x34
 81076e6:	46c4      	mov	ip, r8
 81076e8:	e002      	b.n	81076f0 <arm_radix8_butterfly_f32+0x344>
 81076ea:	bf00      	nop
 81076ec:	3f3504f3 	.word	0x3f3504f3
 81076f0:	ed94 9a00 	vldr	s18, [r4]
 81076f4:	ed90 fa00 	vldr	s30, [r0]
 81076f8:	ed91 6a00 	vldr	s12, [r1]
 81076fc:	edd5 7a00 	vldr	s15, [r5]
 8107700:	edd3 6a00 	vldr	s13, [r3]
 8107704:	ed57 4a01 	vldr	s9, [r7, #-4]
 8107708:	ed92 5a00 	vldr	s10, [r2]
 810770c:	ed56 3a01 	vldr	s7, [r6, #-4]
 8107710:	ed96 aa00 	vldr	s20, [r6]
 8107714:	ee35 0a06 	vadd.f32	s0, s10, s12
 8107718:	ee73 5aa6 	vadd.f32	s11, s7, s13
 810771c:	ee39 8a27 	vadd.f32	s16, s18, s15
 8107720:	ee34 7a8f 	vadd.f32	s14, s9, s30
 8107724:	ee70 2a08 	vadd.f32	s5, s0, s16
 8107728:	ee75 ea87 	vadd.f32	s29, s11, s14
 810772c:	ee35 5a46 	vsub.f32	s10, s10, s12
 8107730:	ee3e 6aa2 	vadd.f32	s12, s29, s5
 8107734:	ee73 3ae6 	vsub.f32	s7, s7, s13
 8107738:	ed06 6a01 	vstr	s12, [r6, #-4]
 810773c:	edd1 9a01 	vldr	s19, [r1, #4]
 8107740:	edd2 fa01 	vldr	s31, [r2, #4]
 8107744:	edd4 6a01 	vldr	s13, [r4, #4]
 8107748:	edd3 1a01 	vldr	s3, [r3, #4]
 810774c:	ed95 3a01 	vldr	s6, [r5, #4]
 8107750:	edd0 8a01 	vldr	s17, [r0, #4]
 8107754:	ed97 4a00 	vldr	s8, [r7]
 8107758:	ee3f 6ae9 	vsub.f32	s12, s31, s19
 810775c:	ee35 1a49 	vsub.f32	s2, s10, s18
 8107760:	ee76 0a66 	vsub.f32	s1, s12, s13
 8107764:	ee31 1a27 	vadd.f32	s2, s2, s15
 8107768:	ee3a 2a61 	vsub.f32	s4, s20, s3
 810776c:	ee75 7a67 	vsub.f32	s15, s10, s15
 8107770:	ee70 0a83 	vadd.f32	s1, s1, s6
 8107774:	ee3f 5aa9 	vadd.f32	s10, s31, s19
 8107778:	ee74 9acf 	vsub.f32	s19, s9, s30
 810777c:	ee77 7a89 	vadd.f32	s15, s15, s18
 8107780:	ee7a 1a21 	vadd.f32	s3, s20, s3
 8107784:	eeb0 aa42 	vmov.f32	s20, s4
 8107788:	ee74 fa68 	vsub.f32	s31, s8, s17
 810778c:	eea0 aaec 	vfms.f32	s20, s1, s25
 8107790:	44f4      	add	ip, lr
 8107792:	45e2      	cmp	sl, ip
 8107794:	ee35 7ac7 	vsub.f32	s14, s11, s14
 8107798:	eeb0 9a63 	vmov.f32	s18, s7
 810779c:	ee74 5a28 	vadd.f32	s11, s8, s17
 81077a0:	ee38 4ac4 	vsub.f32	s8, s17, s8
 81077a4:	eef0 8a69 	vmov.f32	s17, s19
 81077a8:	eea1 9a6c 	vfms.f32	s18, s2, s25
 81077ac:	eee7 8aac 	vfma.f32	s17, s15, s25
 81077b0:	ee36 6a43 	vsub.f32	s12, s12, s6
 81077b4:	ee7f 4a64 	vsub.f32	s9, s30, s9
 81077b8:	ee36 6a26 	vadd.f32	s12, s12, s13
 81077bc:	eea0 2aac 	vfma.f32	s4, s1, s25
 81077c0:	eef0 0a4a 	vmov.f32	s1, s20
 81077c4:	eee7 0aec 	vfms.f32	s1, s15, s25
 81077c8:	eee7 4aac 	vfma.f32	s9, s15, s25
 81077cc:	eef0 7a68 	vmov.f32	s15, s17
 81077d0:	eef0 8a49 	vmov.f32	s17, s18
 81077d4:	ee36 3a83 	vadd.f32	s6, s13, s6
 81077d8:	eee6 8a6c 	vfms.f32	s17, s12, s25
 81077dc:	eee1 3a2c 	vfma.f32	s7, s2, s25
 81077e0:	eeb0 1a6f 	vmov.f32	s2, s31
 81077e4:	eea6 1a2c 	vfma.f32	s2, s12, s25
 81077e8:	ee71 6ae5 	vsub.f32	s13, s3, s11
 81077ec:	eea6 4a2c 	vfma.f32	s8, s12, s25
 81077f0:	ee71 5aa5 	vadd.f32	s11, s3, s11
 81077f4:	ee75 1a03 	vadd.f32	s3, s10, s6
 81077f8:	ee7e 2ae2 	vsub.f32	s5, s29, s5
 81077fc:	ee37 fa43 	vsub.f32	s30, s14, s6
 8107800:	ee75 eae1 	vsub.f32	s29, s11, s3
 8107804:	eeb0 6a68 	vmov.f32	s12, s17
 8107808:	ee76 8ac0 	vsub.f32	s17, s13, s0
 810780c:	ee34 4a09 	vadd.f32	s8, s8, s18
 8107810:	ee76 fa2f 	vadd.f32	s31, s12, s31
 8107814:	ee76 6ac8 	vsub.f32	s13, s13, s16
 8107818:	ee33 6a81 	vadd.f32	s12, s7, s2
 810781c:	ee38 8a88 	vadd.f32	s16, s17, s16
 8107820:	ee73 3ac1 	vsub.f32	s7, s7, s2
 8107824:	ee37 7a45 	vsub.f32	s14, s14, s10
 8107828:	ee2c 1a2e 	vmul.f32	s2, s24, s29
 810782c:	ee3f 5a05 	vadd.f32	s10, s30, s10
 8107830:	ee22 9acc 	vnmul.f32	s18, s5, s24
 8107834:	ed9d fa03 	vldr	s30, [sp, #12]
 8107838:	ee70 6a26 	vadd.f32	s13, s0, s13
 810783c:	ee33 7a07 	vadd.f32	s14, s6, s14
 8107840:	eeaf 1a22 	vfma.f32	s2, s30, s5
 8107844:	eeaf 9a2e 	vfma.f32	s18, s30, s29
 8107848:	ee7a 4a24 	vadd.f32	s9, s20, s9
 810784c:	ed9d fa01 	vldr	s30, [sp, #4]
 8107850:	ee79 9aa0 	vadd.f32	s19, s19, s1
 8107854:	ee25 aa4b 	vnmul.f32	s20, s10, s22
 8107858:	ee72 0a67 	vsub.f32	s1, s4, s15
 810785c:	ee37 2a82 	vadd.f32	s4, s15, s4
 8107860:	ee6b 7a08 	vmul.f32	s15, s22, s16
 8107864:	eeaf aa08 	vfma.f32	s20, s30, s16
 8107868:	eeef 7a05 	vfma.f32	s15, s30, s10
 810786c:	ee2d 3aa6 	vmul.f32	s6, s27, s13
 8107870:	ed9d fa05 	vldr	s30, [sp, #20]
 8107874:	ee67 8a6d 	vnmul.f32	s17, s14, s27
 8107878:	eeaf 3a07 	vfma.f32	s6, s30, s14
 810787c:	eeef 8a26 	vfma.f32	s17, s30, s13
 8107880:	ee66 2a6a 	vnmul.f32	s5, s12, s21
 8107884:	ed9d fa00 	vldr	s30, [sp]
 8107888:	ee2a 0aa0 	vmul.f32	s0, s21, s1
 810788c:	eeef 2a20 	vfma.f32	s5, s30, s1
 8107890:	ee6e ea02 	vmul.f32	s29, s28, s4
 8107894:	eddd 0a06 	vldr	s1, [sp, #24]
 8107898:	ee23 5ace 	vnmul.f32	s10, s7, s28
 810789c:	eee0 eaa3 	vfma.f32	s29, s1, s7
 81078a0:	ee2b 8aa9 	vmul.f32	s16, s23, s19
 81078a4:	eddd 3a02 	vldr	s7, [sp, #8]
 81078a8:	eeaf 0a06 	vfma.f32	s0, s30, s12
 81078ac:	eea3 8a84 	vfma.f32	s16, s7, s8
 81078b0:	ee24 7a6b 	vnmul.f32	s14, s8, s23
 81078b4:	ee6d 6a24 	vmul.f32	s13, s26, s9
 81078b8:	ed9d 4a04 	vldr	s8, [sp, #16]
 81078bc:	ee2f 6acd 	vnmul.f32	s12, s31, s26
 81078c0:	eea0 5a82 	vfma.f32	s10, s1, s4
 81078c4:	eea3 7aa9 	vfma.f32	s14, s7, s19
 81078c8:	eee4 6a2f 	vfma.f32	s13, s8, s31
 81078cc:	eea4 6a24 	vfma.f32	s12, s8, s9
 81078d0:	ee75 5aa1 	vadd.f32	s11, s11, s3
 81078d4:	edc6 5a00 	vstr	s11, [r6]
 81078d8:	ed83 1a00 	vstr	s2, [r3]
 81078dc:	ed83 9a01 	vstr	s18, [r3, #4]
 81078e0:	444e      	add	r6, r9
 81078e2:	ed47 7a01 	vstr	s15, [r7, #-4]
 81078e6:	ed87 aa00 	vstr	s20, [r7]
 81078ea:	444b      	add	r3, r9
 81078ec:	ed80 3a00 	vstr	s6, [r0]
 81078f0:	edc0 8a01 	vstr	s17, [r0, #4]
 81078f4:	444f      	add	r7, r9
 81078f6:	ed82 0a00 	vstr	s0, [r2]
 81078fa:	4448      	add	r0, r9
 81078fc:	edc2 2a01 	vstr	s5, [r2, #4]
 8107900:	edc5 ea00 	vstr	s29, [r5]
 8107904:	ed85 5a01 	vstr	s10, [r5, #4]
 8107908:	444a      	add	r2, r9
 810790a:	edc1 6a00 	vstr	s13, [r1]
 810790e:	ed81 6a01 	vstr	s12, [r1, #4]
 8107912:	444d      	add	r5, r9
 8107914:	ed84 8a00 	vstr	s16, [r4]
 8107918:	ed84 7a01 	vstr	s14, [r4, #4]
 810791c:	4449      	add	r1, r9
 810791e:	444c      	add	r4, r9
 8107920:	f63f aee6 	bhi.w	81076f0 <arm_radix8_butterfly_f32+0x344>
 8107924:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8107926:	3308      	adds	r3, #8
 8107928:	930e      	str	r3, [sp, #56]	@ 0x38
 810792a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 810792c:	3308      	adds	r3, #8
 810792e:	930d      	str	r3, [sp, #52]	@ 0x34
 8107930:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8107932:	3308      	adds	r3, #8
 8107934:	930c      	str	r3, [sp, #48]	@ 0x30
 8107936:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8107938:	3308      	adds	r3, #8
 810793a:	930b      	str	r3, [sp, #44]	@ 0x2c
 810793c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 810793e:	3308      	adds	r3, #8
 8107940:	930a      	str	r3, [sp, #40]	@ 0x28
 8107942:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8107944:	3308      	adds	r3, #8
 8107946:	9309      	str	r3, [sp, #36]	@ 0x24
 8107948:	9b08      	ldr	r3, [sp, #32]
 810794a:	3308      	adds	r3, #8
 810794c:	9308      	str	r3, [sp, #32]
 810794e:	9b07      	ldr	r3, [sp, #28]
 8107950:	3308      	adds	r3, #8
 8107952:	9307      	str	r3, [sp, #28]
 8107954:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8107956:	f108 0801 	add.w	r8, r8, #1
 810795a:	4543      	cmp	r3, r8
 810795c:	f47f ae65 	bne.w	810762a <arm_radix8_butterfly_f32+0x27e>
 8107960:	469b      	mov	fp, r3
 8107962:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8107964:	00db      	lsls	r3, r3, #3
 8107966:	b29b      	uxth	r3, r3
 8107968:	9312      	str	r3, [sp, #72]	@ 0x48
 810796a:	e52e      	b.n	81073ca <arm_radix8_butterfly_f32+0x1e>
 810796c:	b017      	add	sp, #92	@ 0x5c
 810796e:	ecbd 8b10 	vpop	{d8-d15}
 8107972:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8107976:	bf00      	nop

08107978 <arm_cfft_radix8by2_f32>:
 8107978:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810797c:	f8b0 e000 	ldrh.w	lr, [r0]
 8107980:	6842      	ldr	r2, [r0, #4]
 8107982:	ed2d 8b08 	vpush	{d8-d11}
 8107986:	4607      	mov	r7, r0
 8107988:	4608      	mov	r0, r1
 810798a:	eb00 088e 	add.w	r8, r0, lr, lsl #2
 810798e:	ea4f 015e 	mov.w	r1, lr, lsr #1
 8107992:	ea5f 0ede 	movs.w	lr, lr, lsr #3
 8107996:	b082      	sub	sp, #8
 8107998:	f000 80a0 	beq.w	8107adc <arm_cfft_radix8by2_f32+0x164>
 810799c:	008c      	lsls	r4, r1, #2
 810799e:	3410      	adds	r4, #16
 81079a0:	f100 0310 	add.w	r3, r0, #16
 81079a4:	1906      	adds	r6, r0, r4
 81079a6:	eb03 1e0e 	add.w	lr, r3, lr, lsl #4
 81079aa:	4444      	add	r4, r8
 81079ac:	f102 0c10 	add.w	ip, r2, #16
 81079b0:	f108 0510 	add.w	r5, r8, #16
 81079b4:	ed15 2a04 	vldr	s4, [r5, #-16]
 81079b8:	ed55 2a03 	vldr	s5, [r5, #-12]
 81079bc:	ed14 5a04 	vldr	s10, [r4, #-16]
 81079c0:	ed54 5a03 	vldr	s11, [r4, #-12]
 81079c4:	ed53 4a04 	vldr	s9, [r3, #-16]
 81079c8:	ed55 8a02 	vldr	s17, [r5, #-8]
 81079cc:	ed15 8a01 	vldr	s16, [r5, #-4]
 81079d0:	ed16 3a04 	vldr	s6, [r6, #-16]
 81079d4:	ed56 3a03 	vldr	s7, [r6, #-12]
 81079d8:	ed54 7a02 	vldr	s15, [r4, #-8]
 81079dc:	ed14 7a01 	vldr	s14, [r4, #-4]
 81079e0:	ed13 4a03 	vldr	s8, [r3, #-12]
 81079e4:	ed53 6a02 	vldr	s13, [r3, #-8]
 81079e8:	ed13 6a01 	vldr	s12, [r3, #-4]
 81079ec:	ed16 0a02 	vldr	s0, [r6, #-8]
 81079f0:	ed56 0a01 	vldr	s1, [r6, #-4]
 81079f4:	ee74 ba82 	vadd.f32	s23, s9, s4
 81079f8:	ee34 ba22 	vadd.f32	s22, s8, s5
 81079fc:	ee73 9a05 	vadd.f32	s19, s6, s10
 8107a00:	ee33 9aa5 	vadd.f32	s18, s7, s11
 8107a04:	ee30 1a27 	vadd.f32	s2, s0, s15
 8107a08:	ee70 1a87 	vadd.f32	s3, s1, s14
 8107a0c:	ee76 aaa8 	vadd.f32	s21, s13, s17
 8107a10:	ee36 aa08 	vadd.f32	s20, s12, s16
 8107a14:	ed43 ba04 	vstr	s23, [r3, #-16]
 8107a18:	ed03 ba03 	vstr	s22, [r3, #-12]
 8107a1c:	ed43 aa02 	vstr	s21, [r3, #-8]
 8107a20:	ed03 aa01 	vstr	s20, [r3, #-4]
 8107a24:	ed06 1a02 	vstr	s2, [r6, #-8]
 8107a28:	ed46 1a01 	vstr	s3, [r6, #-4]
 8107a2c:	ed46 9a04 	vstr	s19, [r6, #-16]
 8107a30:	ed06 9a03 	vstr	s18, [r6, #-12]
 8107a34:	ee74 4ac2 	vsub.f32	s9, s9, s4
 8107a38:	ee34 4a62 	vsub.f32	s8, s8, s5
 8107a3c:	ee35 5a43 	vsub.f32	s10, s10, s6
 8107a40:	ee75 5ae3 	vsub.f32	s11, s11, s7
 8107a44:	ed1c 3a04 	vldr	s6, [ip, #-16]
 8107a48:	ed5c 3a03 	vldr	s7, [ip, #-12]
 8107a4c:	ee23 2a65 	vnmul.f32	s4, s6, s11
 8107a50:	ee64 1a23 	vmul.f32	s3, s8, s7
 8107a54:	ee23 1ae4 	vnmul.f32	s2, s7, s9
 8107a58:	ee65 2a03 	vmul.f32	s5, s10, s6
 8107a5c:	eea4 1a03 	vfma.f32	s2, s8, s6
 8107a60:	3310      	adds	r3, #16
 8107a62:	4573      	cmp	r3, lr
 8107a64:	eee4 1a83 	vfma.f32	s3, s9, s6
 8107a68:	f106 0610 	add.w	r6, r6, #16
 8107a6c:	f10c 0c10 	add.w	ip, ip, #16
 8107a70:	eea5 2a23 	vfma.f32	s4, s10, s7
 8107a74:	f105 0510 	add.w	r5, r5, #16
 8107a78:	f104 0410 	add.w	r4, r4, #16
 8107a7c:	eee5 2aa3 	vfma.f32	s5, s11, s7
 8107a80:	ed05 1a07 	vstr	s2, [r5, #-28]	@ 0xffffffe4
 8107a84:	ed45 1a08 	vstr	s3, [r5, #-32]	@ 0xffffffe0
 8107a88:	ed04 2a08 	vstr	s4, [r4, #-32]	@ 0xffffffe0
 8107a8c:	ed44 2a07 	vstr	s5, [r4, #-28]	@ 0xffffffe4
 8107a90:	ed5c 5a05 	vldr	s11, [ip, #-20]	@ 0xffffffec
 8107a94:	ed1c 5a06 	vldr	s10, [ip, #-24]	@ 0xffffffe8
 8107a98:	ee76 6ae8 	vsub.f32	s13, s13, s17
 8107a9c:	ee36 6a48 	vsub.f32	s12, s12, s16
 8107aa0:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8107aa4:	ee37 7a60 	vsub.f32	s14, s14, s1
 8107aa8:	ee26 3a25 	vmul.f32	s6, s12, s11
 8107aac:	ee65 3ae6 	vnmul.f32	s7, s11, s13
 8107ab0:	ee27 4a85 	vmul.f32	s8, s15, s10
 8107ab4:	ee65 4a47 	vnmul.f32	s9, s10, s14
 8107ab8:	eee6 3a05 	vfma.f32	s7, s12, s10
 8107abc:	eea6 3a85 	vfma.f32	s6, s13, s10
 8107ac0:	eea7 4a25 	vfma.f32	s8, s14, s11
 8107ac4:	eee7 4aa5 	vfma.f32	s9, s15, s11
 8107ac8:	ed05 3a06 	vstr	s6, [r5, #-24]	@ 0xffffffe8
 8107acc:	ed45 3a05 	vstr	s7, [r5, #-20]	@ 0xffffffec
 8107ad0:	ed04 4a05 	vstr	s8, [r4, #-20]	@ 0xffffffec
 8107ad4:	ed44 4a06 	vstr	s9, [r4, #-24]	@ 0xffffffe8
 8107ad8:	f47f af6c 	bne.w	81079b4 <arm_cfft_radix8by2_f32+0x3c>
 8107adc:	b289      	uxth	r1, r1
 8107ade:	2302      	movs	r3, #2
 8107ae0:	9101      	str	r1, [sp, #4]
 8107ae2:	f7ff fc63 	bl	81073ac <arm_radix8_butterfly_f32>
 8107ae6:	9901      	ldr	r1, [sp, #4]
 8107ae8:	687a      	ldr	r2, [r7, #4]
 8107aea:	4640      	mov	r0, r8
 8107aec:	2302      	movs	r3, #2
 8107aee:	b002      	add	sp, #8
 8107af0:	ecbd 8b08 	vpop	{d8-d11}
 8107af4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8107af8:	f7ff bc58 	b.w	81073ac <arm_radix8_butterfly_f32>

08107afc <arm_cfft_radix8by4_f32>:
 8107afc:	8803      	ldrh	r3, [r0, #0]
 8107afe:	ed91 7a00 	vldr	s14, [r1]
 8107b02:	edd1 7a01 	vldr	s15, [r1, #4]
 8107b06:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8107b0a:	085b      	lsrs	r3, r3, #1
 8107b0c:	eb01 02c3 	add.w	r2, r1, r3, lsl #3
 8107b10:	edd2 5a00 	vldr	s11, [r2]
 8107b14:	6847      	ldr	r7, [r0, #4]
 8107b16:	ed92 4a01 	vldr	s8, [r2, #4]
 8107b1a:	eb02 0883 	add.w	r8, r2, r3, lsl #2
 8107b1e:	ed2d 8b0e 	vpush	{d8-d14}
 8107b22:	ed98 5a00 	vldr	s10, [r8]
 8107b26:	edd8 2a01 	vldr	s5, [r8, #4]
 8107b2a:	ee37 6a25 	vadd.f32	s12, s14, s11
 8107b2e:	eb01 0583 	add.w	r5, r1, r3, lsl #2
 8107b32:	edd5 4a00 	vldr	s9, [r5]
 8107b36:	ed95 3a01 	vldr	s6, [r5, #4]
 8107b3a:	ee75 6a06 	vadd.f32	s13, s10, s12
 8107b3e:	b08f      	sub	sp, #60	@ 0x3c
 8107b40:	ee76 6aa4 	vadd.f32	s13, s13, s9
 8107b44:	900d      	str	r0, [sp, #52]	@ 0x34
 8107b46:	4608      	mov	r0, r1
 8107b48:	edc0 6a00 	vstr	s13, [r0]
 8107b4c:	ee37 7a65 	vsub.f32	s14, s14, s11
 8107b50:	ee77 6a84 	vadd.f32	s13, s15, s8
 8107b54:	edd8 5a01 	vldr	s11, [r8, #4]
 8107b58:	ed95 2a01 	vldr	s4, [r5, #4]
 8107b5c:	920a      	str	r2, [sp, #40]	@ 0x28
 8107b5e:	ee77 7ac4 	vsub.f32	s15, s15, s8
 8107b62:	ee36 6a64 	vsub.f32	s12, s12, s9
 8107b66:	ee76 5aa5 	vadd.f32	s11, s13, s11
 8107b6a:	ee73 3a07 	vadd.f32	s7, s6, s14
 8107b6e:	ee35 4a27 	vadd.f32	s8, s10, s15
 8107b72:	4614      	mov	r4, r2
 8107b74:	ee76 6ac3 	vsub.f32	s13, s13, s6
 8107b78:	3408      	adds	r4, #8
 8107b7a:	462e      	mov	r6, r5
 8107b7c:	ee74 7aa7 	vadd.f32	s15, s9, s15
 8107b80:	3108      	adds	r1, #8
 8107b82:	3608      	adds	r6, #8
 8107b84:	9406      	str	r4, [sp, #24]
 8107b86:	ee32 7a87 	vadd.f32	s14, s5, s14
 8107b8a:	ee36 6a45 	vsub.f32	s12, s12, s10
 8107b8e:	ee76 6ae2 	vsub.f32	s13, s13, s5
 8107b92:	ee75 5a82 	vadd.f32	s11, s11, s4
 8107b96:	ee73 3ae2 	vsub.f32	s7, s7, s5
 8107b9a:	ee74 4a64 	vsub.f32	s9, s8, s9
 8107b9e:	463c      	mov	r4, r7
 8107ba0:	9103      	str	r1, [sp, #12]
 8107ba2:	9607      	str	r6, [sp, #28]
 8107ba4:	4611      	mov	r1, r2
 8107ba6:	f107 0608 	add.w	r6, r7, #8
 8107baa:	085a      	lsrs	r2, r3, #1
 8107bac:	3418      	adds	r4, #24
 8107bae:	edc0 5a01 	vstr	s11, [r0, #4]
 8107bb2:	920c      	str	r2, [sp, #48]	@ 0x30
 8107bb4:	edc5 3a00 	vstr	s7, [r5]
 8107bb8:	edc5 4a01 	vstr	s9, [r5, #4]
 8107bbc:	9602      	str	r6, [sp, #8]
 8107bbe:	ed81 6a00 	vstr	s12, [r1]
 8107bc2:	edc1 6a01 	vstr	s13, [r1, #4]
 8107bc6:	9401      	str	r4, [sp, #4]
 8107bc8:	ee37 7a43 	vsub.f32	s14, s14, s6
 8107bcc:	ee77 7ac5 	vsub.f32	s15, s15, s10
 8107bd0:	3a02      	subs	r2, #2
 8107bd2:	463e      	mov	r6, r7
 8107bd4:	460c      	mov	r4, r1
 8107bd6:	4641      	mov	r1, r8
 8107bd8:	3610      	adds	r6, #16
 8107bda:	3108      	adds	r1, #8
 8107bdc:	0852      	lsrs	r2, r2, #1
 8107bde:	970b      	str	r7, [sp, #44]	@ 0x2c
 8107be0:	9509      	str	r5, [sp, #36]	@ 0x24
 8107be2:	9604      	str	r6, [sp, #16]
 8107be4:	ed88 7a00 	vstr	s14, [r8]
 8107be8:	9105      	str	r1, [sp, #20]
 8107bea:	edc8 7a01 	vstr	s15, [r8, #4]
 8107bee:	9208      	str	r2, [sp, #32]
 8107bf0:	f000 812f 	beq.w	8107e52 <arm_cfft_radix8by4_f32+0x356>
 8107bf4:	4639      	mov	r1, r7
 8107bf6:	009b      	lsls	r3, r3, #2
 8107bf8:	4622      	mov	r2, r4
 8107bfa:	3b0c      	subs	r3, #12
 8107bfc:	f101 0930 	add.w	r9, r1, #48	@ 0x30
 8107c00:	9908      	ldr	r1, [sp, #32]
 8107c02:	f1a5 0c0c 	sub.w	ip, r5, #12
 8107c06:	46b3      	mov	fp, r6
 8107c08:	f107 0a20 	add.w	sl, r7, #32
 8107c0c:	4443      	add	r3, r8
 8107c0e:	f102 0710 	add.w	r7, r2, #16
 8107c12:	f100 0e10 	add.w	lr, r0, #16
 8107c16:	3510      	adds	r5, #16
 8107c18:	3c0c      	subs	r4, #12
 8107c1a:	f1a8 060c 	sub.w	r6, r8, #12
 8107c1e:	f108 0210 	add.w	r2, r8, #16
 8107c22:	ed12 5a02 	vldr	s10, [r2, #-8]
 8107c26:	ed57 6a02 	vldr	s13, [r7, #-8]
 8107c2a:	ed15 0a02 	vldr	s0, [r5, #-8]
 8107c2e:	ed5e 5a02 	vldr	s11, [lr, #-8]
 8107c32:	ed17 7a01 	vldr	s14, [r7, #-4]
 8107c36:	ed52 0a01 	vldr	s1, [r2, #-4]
 8107c3a:	ed15 9a01 	vldr	s18, [r5, #-4]
 8107c3e:	ed5e 4a01 	vldr	s9, [lr, #-4]
 8107c42:	ee75 3aa6 	vadd.f32	s7, s11, s13
 8107c46:	ee70 7a05 	vadd.f32	s15, s0, s10
 8107c4a:	ee75 5ae6 	vsub.f32	s11, s11, s13
 8107c4e:	ee77 7aa3 	vadd.f32	s15, s15, s7
 8107c52:	ee34 4a87 	vadd.f32	s8, s9, s14
 8107c56:	ed4e 7a02 	vstr	s15, [lr, #-8]
 8107c5a:	ed52 6a01 	vldr	s13, [r2, #-4]
 8107c5e:	ed55 7a01 	vldr	s15, [r5, #-4]
 8107c62:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8107c66:	ee74 4ac7 	vsub.f32	s9, s9, s14
 8107c6a:	ee77 7a84 	vadd.f32	s15, s15, s8
 8107c6e:	ee75 dae0 	vsub.f32	s27, s11, s1
 8107c72:	ed4e 7a01 	vstr	s15, [lr, #-4]
 8107c76:	ed96 7a02 	vldr	s14, [r6, #8]
 8107c7a:	ed93 ba02 	vldr	s22, [r3, #8]
 8107c7e:	ed9c 1a02 	vldr	s2, [ip, #8]
 8107c82:	edd4 7a02 	vldr	s15, [r4, #8]
 8107c86:	edd6 1a01 	vldr	s3, [r6, #4]
 8107c8a:	edd3 9a01 	vldr	s19, [r3, #4]
 8107c8e:	edd4 8a01 	vldr	s17, [r4, #4]
 8107c92:	ed9c 8a01 	vldr	s16, [ip, #4]
 8107c96:	ee71 aa07 	vadd.f32	s21, s2, s14
 8107c9a:	ee37 aa8b 	vadd.f32	s20, s15, s22
 8107c9e:	ee38 3a21 	vadd.f32	s6, s16, s3
 8107ca2:	ee7a 2a8a 	vadd.f32	s5, s21, s20
 8107ca6:	ee37 6acb 	vsub.f32	s12, s15, s22
 8107caa:	edcc 2a02 	vstr	s5, [ip, #8]
 8107cae:	edd3 2a01 	vldr	s5, [r3, #4]
 8107cb2:	ed94 2a01 	vldr	s4, [r4, #4]
 8107cb6:	ee32 2a22 	vadd.f32	s4, s4, s5
 8107cba:	ee71 2a29 	vadd.f32	s5, s2, s19
 8107cbe:	ee32 2a03 	vadd.f32	s4, s4, s6
 8107cc2:	ee72 2ac7 	vsub.f32	s5, s5, s14
 8107cc6:	ed8c 2a01 	vstr	s4, [ip, #4]
 8107cca:	ee74 6ac0 	vsub.f32	s13, s9, s0
 8107cce:	ee36 ca61 	vsub.f32	s24, s12, s3
 8107cd2:	ed5b ba01 	vldr	s23, [fp, #-4]
 8107cd6:	ed5b ca02 	vldr	s25, [fp, #-8]
 8107cda:	ee72 2ae8 	vsub.f32	s5, s5, s17
 8107cde:	ee7d da89 	vadd.f32	s27, s27, s18
 8107ce2:	ee76 6a85 	vadd.f32	s13, s13, s10
 8107ce6:	ee3c ca08 	vadd.f32	s24, s24, s16
 8107cea:	ee22 eaac 	vmul.f32	s28, s5, s25
 8107cee:	ee2b daed 	vnmul.f32	s26, s23, s27
 8107cf2:	ee66 eaab 	vmul.f32	s29, s13, s23
 8107cf6:	ee2c 2acc 	vnmul.f32	s4, s25, s24
 8107cfa:	eea6 daac 	vfma.f32	s26, s13, s25
 8107cfe:	3901      	subs	r1, #1
 8107d00:	f10e 0e08 	add.w	lr, lr, #8
 8107d04:	eef0 6a4e 	vmov.f32	s13, s28
 8107d08:	eea2 2aab 	vfma.f32	s4, s5, s23
 8107d0c:	f1ac 0c08 	sub.w	ip, ip, #8
 8107d10:	f10b 0b08 	add.w	fp, fp, #8
 8107d14:	eeec 6a2b 	vfma.f32	s13, s24, s23
 8107d18:	f105 0508 	add.w	r5, r5, #8
 8107d1c:	f1a4 0408 	sub.w	r4, r4, #8
 8107d20:	eeed eaac 	vfma.f32	s29, s27, s25
 8107d24:	f10a 0a10 	add.w	sl, sl, #16
 8107d28:	f107 0708 	add.w	r7, r7, #8
 8107d2c:	ee7a 7ae7 	vsub.f32	s15, s21, s15
 8107d30:	ee33 3a68 	vsub.f32	s6, s6, s17
 8107d34:	ed05 da03 	vstr	s26, [r5, #-12]
 8107d38:	ed45 ea04 	vstr	s29, [r5, #-16]
 8107d3c:	ee73 3ac0 	vsub.f32	s7, s7, s0
 8107d40:	ed84 2a04 	vstr	s4, [r4, #16]
 8107d44:	edc4 6a03 	vstr	s13, [r4, #12]
 8107d48:	ee34 4a49 	vsub.f32	s8, s8, s18
 8107d4c:	ed5a 6a07 	vldr	s13, [sl, #-28]	@ 0xffffffe4
 8107d50:	ed5a 2a08 	vldr	s5, [sl, #-32]	@ 0xffffffe0
 8107d54:	ee33 3a69 	vsub.f32	s6, s6, s19
 8107d58:	ee77 7acb 	vsub.f32	s15, s15, s22
 8107d5c:	ee73 3ac5 	vsub.f32	s7, s7, s10
 8107d60:	ee34 4a60 	vsub.f32	s8, s8, s1
 8107d64:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8107d68:	ee26 2ac3 	vnmul.f32	s4, s13, s6
 8107d6c:	ee3a aa6a 	vsub.f32	s20, s20, s21
 8107d70:	ee64 aa26 	vmul.f32	s21, s8, s13
 8107d74:	ee66 6ae3 	vnmul.f32	s13, s13, s7
 8107d78:	eee3 7a62 	vfms.f32	s15, s6, s5
 8107d7c:	f1a6 0608 	sub.w	r6, r6, #8
 8107d80:	f109 0918 	add.w	r9, r9, #24
 8107d84:	eeb0 3a42 	vmov.f32	s6, s4
 8107d88:	eee4 6a22 	vfma.f32	s13, s8, s5
 8107d8c:	f102 0208 	add.w	r2, r2, #8
 8107d90:	f1a3 0308 	sub.w	r3, r3, #8
 8107d94:	eeaa 3a22 	vfma.f32	s6, s20, s5
 8107d98:	eee3 aaa2 	vfma.f32	s21, s7, s5
 8107d9c:	ee37 7a29 	vadd.f32	s14, s14, s19
 8107da0:	ee34 5ac5 	vsub.f32	s10, s9, s10
 8107da4:	ee75 5ac9 	vsub.f32	s11, s11, s18
 8107da8:	ee36 6a48 	vsub.f32	s12, s12, s16
 8107dac:	ee37 7a68 	vsub.f32	s14, s14, s17
 8107db0:	ed47 aa04 	vstr	s21, [r7, #-16]
 8107db4:	ed47 6a03 	vstr	s13, [r7, #-12]
 8107db8:	ed86 3a04 	vstr	s6, [r6, #16]
 8107dbc:	edc6 7a03 	vstr	s15, [r6, #12]
 8107dc0:	ee75 6aa0 	vadd.f32	s13, s11, s1
 8107dc4:	ee76 7a21 	vadd.f32	s15, s12, s3
 8107dc8:	ed59 5a0c 	vldr	s11, [r9, #-48]	@ 0xffffffd0
 8107dcc:	ed19 6a0b 	vldr	s12, [r9, #-44]	@ 0xffffffd4
 8107dd0:	ee35 5a00 	vadd.f32	s10, s10, s0
 8107dd4:	ee37 7a41 	vsub.f32	s14, s14, s2
 8107dd8:	ee65 3a06 	vmul.f32	s7, s10, s12
 8107ddc:	ee27 4a25 	vmul.f32	s8, s14, s11
 8107de0:	ee65 4ae7 	vnmul.f32	s9, s11, s15
 8107de4:	eee6 3aa5 	vfma.f32	s7, s13, s11
 8107de8:	ee26 3a66 	vnmul.f32	s6, s12, s13
 8107dec:	eef0 6a44 	vmov.f32	s13, s8
 8107df0:	eee7 6a86 	vfma.f32	s13, s15, s12
 8107df4:	eef0 7a64 	vmov.f32	s15, s9
 8107df8:	eea5 3a25 	vfma.f32	s6, s10, s11
 8107dfc:	eee7 7a06 	vfma.f32	s15, s14, s12
 8107e00:	ed02 3a03 	vstr	s6, [r2, #-12]
 8107e04:	ed42 3a04 	vstr	s7, [r2, #-16]
 8107e08:	edc3 6a03 	vstr	s13, [r3, #12]
 8107e0c:	edc3 7a04 	vstr	s15, [r3, #16]
 8107e10:	f47f af07 	bne.w	8107c22 <arm_cfft_radix8by4_f32+0x126>
 8107e14:	9a08      	ldr	r2, [sp, #32]
 8107e16:	9903      	ldr	r1, [sp, #12]
 8107e18:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8107e1c:	9103      	str	r1, [sp, #12]
 8107e1e:	9902      	ldr	r1, [sp, #8]
 8107e20:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8107e24:	9102      	str	r1, [sp, #8]
 8107e26:	9907      	ldr	r1, [sp, #28]
 8107e28:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8107e2c:	9107      	str	r1, [sp, #28]
 8107e2e:	9904      	ldr	r1, [sp, #16]
 8107e30:	eb01 1102 	add.w	r1, r1, r2, lsl #4
 8107e34:	9104      	str	r1, [sp, #16]
 8107e36:	9906      	ldr	r1, [sp, #24]
 8107e38:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8107e3c:	9106      	str	r1, [sp, #24]
 8107e3e:	9905      	ldr	r1, [sp, #20]
 8107e40:	eb02 0342 	add.w	r3, r2, r2, lsl #1
 8107e44:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 8107e48:	9205      	str	r2, [sp, #20]
 8107e4a:	9a01      	ldr	r2, [sp, #4]
 8107e4c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8107e50:	9301      	str	r3, [sp, #4]
 8107e52:	9b07      	ldr	r3, [sp, #28]
 8107e54:	9903      	ldr	r1, [sp, #12]
 8107e56:	9e06      	ldr	r6, [sp, #24]
 8107e58:	9d05      	ldr	r5, [sp, #20]
 8107e5a:	edd3 4a00 	vldr	s9, [r3]
 8107e5e:	edd5 7a00 	vldr	s15, [r5]
 8107e62:	edd1 3a00 	vldr	s7, [r1]
 8107e66:	edd6 6a00 	vldr	s13, [r6]
 8107e6a:	edd3 2a01 	vldr	s5, [r3, #4]
 8107e6e:	ed95 3a01 	vldr	s6, [r5, #4]
 8107e72:	ed96 4a01 	vldr	s8, [r6, #4]
 8107e76:	ed91 7a01 	vldr	s14, [r1, #4]
 8107e7a:	9a02      	ldr	r2, [sp, #8]
 8107e7c:	9c01      	ldr	r4, [sp, #4]
 8107e7e:	ee34 5aa7 	vadd.f32	s10, s9, s15
 8107e82:	ee73 5aa6 	vadd.f32	s11, s7, s13
 8107e86:	ee73 6ae6 	vsub.f32	s13, s7, s13
 8107e8a:	ee35 5a25 	vadd.f32	s10, s10, s11
 8107e8e:	ee37 6a04 	vadd.f32	s12, s14, s8
 8107e92:	ed81 5a00 	vstr	s10, [r1]
 8107e96:	edd5 3a01 	vldr	s7, [r5, #4]
 8107e9a:	ed93 5a01 	vldr	s10, [r3, #4]
 8107e9e:	ee35 5a23 	vadd.f32	s10, s10, s7
 8107ea2:	ee37 7a44 	vsub.f32	s14, s14, s8
 8107ea6:	ee35 5a06 	vadd.f32	s10, s10, s12
 8107eaa:	ee37 4a64 	vsub.f32	s8, s14, s9
 8107eae:	ee76 3ac3 	vsub.f32	s7, s13, s6
 8107eb2:	ed81 5a01 	vstr	s10, [r1, #4]
 8107eb6:	ed92 5a01 	vldr	s10, [r2, #4]
 8107eba:	edd2 1a00 	vldr	s3, [r2]
 8107ebe:	f8bd 1030 	ldrh.w	r1, [sp, #48]	@ 0x30
 8107ec2:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8107ec4:	9102      	str	r1, [sp, #8]
 8107ec6:	ee73 3aa2 	vadd.f32	s7, s7, s5
 8107eca:	ee34 4a27 	vadd.f32	s8, s8, s15
 8107ece:	ee75 5ae4 	vsub.f32	s11, s11, s9
 8107ed2:	ee24 2a05 	vmul.f32	s4, s8, s10
 8107ed6:	ee25 5a63 	vnmul.f32	s10, s10, s7
 8107eda:	eea3 2aa1 	vfma.f32	s4, s7, s3
 8107ede:	eea4 5a21 	vfma.f32	s10, s8, s3
 8107ee2:	ed83 2a00 	vstr	s4, [r3]
 8107ee6:	ed83 5a01 	vstr	s10, [r3, #4]
 8107eea:	ee36 6a62 	vsub.f32	s12, s12, s5
 8107eee:	9b04      	ldr	r3, [sp, #16]
 8107ef0:	ee36 6a43 	vsub.f32	s12, s12, s6
 8107ef4:	ed93 5a01 	vldr	s10, [r3, #4]
 8107ef8:	edd3 3a00 	vldr	s7, [r3]
 8107efc:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8107f00:	ee26 4a05 	vmul.f32	s8, s12, s10
 8107f04:	ee25 5a65 	vnmul.f32	s10, s10, s11
 8107f08:	eea5 4aa3 	vfma.f32	s8, s11, s7
 8107f0c:	2304      	movs	r3, #4
 8107f0e:	eea6 5a23 	vfma.f32	s10, s12, s7
 8107f12:	ee77 7a67 	vsub.f32	s15, s14, s15
 8107f16:	ee36 7ae2 	vsub.f32	s14, s13, s5
 8107f1a:	ed86 4a00 	vstr	s8, [r6]
 8107f1e:	ed86 5a01 	vstr	s10, [r6, #4]
 8107f22:	ee77 7aa4 	vadd.f32	s15, s15, s9
 8107f26:	ee37 7a03 	vadd.f32	s14, s14, s6
 8107f2a:	edd4 6a01 	vldr	s13, [r4, #4]
 8107f2e:	edd4 5a00 	vldr	s11, [r4]
 8107f32:	ee27 6aa6 	vmul.f32	s12, s15, s13
 8107f36:	ee66 6ac7 	vnmul.f32	s13, s13, s14
 8107f3a:	eea7 6a25 	vfma.f32	s12, s14, s11
 8107f3e:	eee7 6aa5 	vfma.f32	s13, s15, s11
 8107f42:	ed85 6a00 	vstr	s12, [r5]
 8107f46:	edc5 6a01 	vstr	s13, [r5, #4]
 8107f4a:	f7ff fa2f 	bl	81073ac <arm_radix8_butterfly_f32>
 8107f4e:	9c0d      	ldr	r4, [sp, #52]	@ 0x34
 8107f50:	9902      	ldr	r1, [sp, #8]
 8107f52:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8107f54:	6862      	ldr	r2, [r4, #4]
 8107f56:	9101      	str	r1, [sp, #4]
 8107f58:	2304      	movs	r3, #4
 8107f5a:	f7ff fa27 	bl	81073ac <arm_radix8_butterfly_f32>
 8107f5e:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8107f60:	9901      	ldr	r1, [sp, #4]
 8107f62:	6862      	ldr	r2, [r4, #4]
 8107f64:	2304      	movs	r3, #4
 8107f66:	f7ff fa21 	bl	81073ac <arm_radix8_butterfly_f32>
 8107f6a:	9901      	ldr	r1, [sp, #4]
 8107f6c:	6862      	ldr	r2, [r4, #4]
 8107f6e:	4640      	mov	r0, r8
 8107f70:	2304      	movs	r3, #4
 8107f72:	b00f      	add	sp, #60	@ 0x3c
 8107f74:	ecbd 8b0e 	vpop	{d8-d14}
 8107f78:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8107f7c:	f7ff ba16 	b.w	81073ac <arm_radix8_butterfly_f32>

08107f80 <arm_cfft_f32>:
 8107f80:	2a01      	cmp	r2, #1
 8107f82:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8107f86:	8805      	ldrh	r5, [r0, #0]
 8107f88:	4680      	mov	r8, r0
 8107f8a:	4691      	mov	r9, r2
 8107f8c:	460c      	mov	r4, r1
 8107f8e:	461f      	mov	r7, r3
 8107f90:	d076      	beq.n	8108080 <arm_cfft_f32+0x100>
 8107f92:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 8107f96:	d06e      	beq.n	8108076 <arm_cfft_f32+0xf6>
 8107f98:	d80e      	bhi.n	8107fb8 <arm_cfft_f32+0x38>
 8107f9a:	2d40      	cmp	r5, #64	@ 0x40
 8107f9c:	d013      	beq.n	8107fc6 <arm_cfft_f32+0x46>
 8107f9e:	d966      	bls.n	810806e <arm_cfft_f32+0xee>
 8107fa0:	2d80      	cmp	r5, #128	@ 0x80
 8107fa2:	d103      	bne.n	8107fac <arm_cfft_f32+0x2c>
 8107fa4:	4621      	mov	r1, r4
 8107fa6:	4640      	mov	r0, r8
 8107fa8:	f7ff fce6 	bl	8107978 <arm_cfft_radix8by2_f32>
 8107fac:	b9a7      	cbnz	r7, 8107fd8 <arm_cfft_f32+0x58>
 8107fae:	f1b9 0f01 	cmp.w	r9, #1
 8107fb2:	d036      	beq.n	8108022 <arm_cfft_f32+0xa2>
 8107fb4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8107fb8:	f5b5 6f00 	cmp.w	r5, #2048	@ 0x800
 8107fbc:	d05b      	beq.n	8108076 <arm_cfft_f32+0xf6>
 8107fbe:	d94f      	bls.n	8108060 <arm_cfft_f32+0xe0>
 8107fc0:	f5b5 5f80 	cmp.w	r5, #4096	@ 0x1000
 8107fc4:	d1f2      	bne.n	8107fac <arm_cfft_f32+0x2c>
 8107fc6:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8107fca:	2301      	movs	r3, #1
 8107fcc:	4629      	mov	r1, r5
 8107fce:	4620      	mov	r0, r4
 8107fd0:	f7ff f9ec 	bl	81073ac <arm_radix8_butterfly_f32>
 8107fd4:	2f00      	cmp	r7, #0
 8107fd6:	d0ea      	beq.n	8107fae <arm_cfft_f32+0x2e>
 8107fd8:	f8b8 700c 	ldrh.w	r7, [r8, #12]
 8107fdc:	f8d8 c008 	ldr.w	ip, [r8, #8]
 8107fe0:	2f00      	cmp	r7, #0
 8107fe2:	d0e4      	beq.n	8107fae <arm_cfft_f32+0x2e>
 8107fe4:	2200      	movs	r2, #0
 8107fe6:	f10c 0e02 	add.w	lr, ip, #2
 8107fea:	f83e 1012 	ldrh.w	r1, [lr, r2, lsl #1]
 8107fee:	f83c 3012 	ldrh.w	r3, [ip, r2, lsl #1]
 8107ff2:	0889      	lsrs	r1, r1, #2
 8107ff4:	089b      	lsrs	r3, r3, #2
 8107ff6:	f854 0021 	ldr.w	r0, [r4, r1, lsl #2]
 8107ffa:	f854 8023 	ldr.w	r8, [r4, r3, lsl #2]
 8107ffe:	f844 0023 	str.w	r0, [r4, r3, lsl #2]
 8108002:	0088      	lsls	r0, r1, #2
 8108004:	009b      	lsls	r3, r3, #2
 8108006:	f844 8021 	str.w	r8, [r4, r1, lsl #2]
 810800a:	3304      	adds	r3, #4
 810800c:	3004      	adds	r0, #4
 810800e:	3202      	adds	r2, #2
 8108010:	58e1      	ldr	r1, [r4, r3]
 8108012:	5826      	ldr	r6, [r4, r0]
 8108014:	50e6      	str	r6, [r4, r3]
 8108016:	42ba      	cmp	r2, r7
 8108018:	5021      	str	r1, [r4, r0]
 810801a:	d3e6      	bcc.n	8107fea <arm_cfft_f32+0x6a>
 810801c:	f1b9 0f01 	cmp.w	r9, #1
 8108020:	d1c8      	bne.n	8107fb4 <arm_cfft_f32+0x34>
 8108022:	ee07 5a90 	vmov	s15, r5
 8108026:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810802a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 810802e:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8108032:	2d00      	cmp	r5, #0
 8108034:	d0be      	beq.n	8107fb4 <arm_cfft_f32+0x34>
 8108036:	3408      	adds	r4, #8
 8108038:	2300      	movs	r3, #0
 810803a:	3301      	adds	r3, #1
 810803c:	429d      	cmp	r5, r3
 810803e:	f104 0408 	add.w	r4, r4, #8
 8108042:	ed14 7a04 	vldr	s14, [r4, #-16]
 8108046:	ed54 7a03 	vldr	s15, [r4, #-12]
 810804a:	ee27 7a26 	vmul.f32	s14, s14, s13
 810804e:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8108052:	ed04 7a04 	vstr	s14, [r4, #-16]
 8108056:	ed44 7a03 	vstr	s15, [r4, #-12]
 810805a:	d1ee      	bne.n	810803a <arm_cfft_f32+0xba>
 810805c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8108060:	f5b5 7f00 	cmp.w	r5, #512	@ 0x200
 8108064:	d0af      	beq.n	8107fc6 <arm_cfft_f32+0x46>
 8108066:	f5b5 6f80 	cmp.w	r5, #1024	@ 0x400
 810806a:	d09b      	beq.n	8107fa4 <arm_cfft_f32+0x24>
 810806c:	e79e      	b.n	8107fac <arm_cfft_f32+0x2c>
 810806e:	2d10      	cmp	r5, #16
 8108070:	d098      	beq.n	8107fa4 <arm_cfft_f32+0x24>
 8108072:	2d20      	cmp	r5, #32
 8108074:	d19a      	bne.n	8107fac <arm_cfft_f32+0x2c>
 8108076:	4621      	mov	r1, r4
 8108078:	4640      	mov	r0, r8
 810807a:	f7ff fd3f 	bl	8107afc <arm_cfft_radix8by4_f32>
 810807e:	e795      	b.n	8107fac <arm_cfft_f32+0x2c>
 8108080:	b175      	cbz	r5, 81080a0 <arm_cfft_f32+0x120>
 8108082:	f101 020c 	add.w	r2, r1, #12
 8108086:	2100      	movs	r1, #0
 8108088:	ed52 7a02 	vldr	s15, [r2, #-8]
 810808c:	3101      	adds	r1, #1
 810808e:	eef1 7a67 	vneg.f32	s15, s15
 8108092:	428d      	cmp	r5, r1
 8108094:	ed42 7a02 	vstr	s15, [r2, #-8]
 8108098:	f102 0208 	add.w	r2, r2, #8
 810809c:	d1f4      	bne.n	8108088 <arm_cfft_f32+0x108>
 810809e:	e778      	b.n	8107f92 <arm_cfft_f32+0x12>
 81080a0:	2b00      	cmp	r3, #0
 81080a2:	d087      	beq.n	8107fb4 <arm_cfft_f32+0x34>
 81080a4:	8987      	ldrh	r7, [r0, #12]
 81080a6:	f8d0 c008 	ldr.w	ip, [r0, #8]
 81080aa:	2f00      	cmp	r7, #0
 81080ac:	d19a      	bne.n	8107fe4 <arm_cfft_f32+0x64>
 81080ae:	e7b8      	b.n	8108022 <arm_cfft_f32+0xa2>

081080b0 <stage_rfft_f32>:
 81080b0:	edd1 7a01 	vldr	s15, [r1, #4]
 81080b4:	ed91 6a00 	vldr	s12, [r1]
 81080b8:	ee77 7aa7 	vadd.f32	s15, s15, s15
 81080bc:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 81080c0:	eeb0 7a67 	vmov.f32	s14, s15
 81080c4:	eea6 7a26 	vfma.f32	s14, s12, s13
 81080c8:	b410      	push	{r4}
 81080ca:	eed6 7a26 	vfnms.f32	s15, s12, s13
 81080ce:	8804      	ldrh	r4, [r0, #0]
 81080d0:	6940      	ldr	r0, [r0, #20]
 81080d2:	eef6 3a00 	vmov.f32	s7, #96	@ 0x3f000000  0.5
 81080d6:	ee27 7a23 	vmul.f32	s14, s14, s7
 81080da:	ee67 7aa3 	vmul.f32	s15, s15, s7
 81080de:	3c01      	subs	r4, #1
 81080e0:	eb01 03c4 	add.w	r3, r1, r4, lsl #3
 81080e4:	ed82 7a00 	vstr	s14, [r2]
 81080e8:	edc2 7a01 	vstr	s15, [r2, #4]
 81080ec:	3010      	adds	r0, #16
 81080ee:	3210      	adds	r2, #16
 81080f0:	3b08      	subs	r3, #8
 81080f2:	3110      	adds	r1, #16
 81080f4:	edd3 6a03 	vldr	s13, [r3, #12]
 81080f8:	ed11 5a01 	vldr	s10, [r1, #-4]
 81080fc:	edd3 7a02 	vldr	s15, [r3, #8]
 8108100:	ed11 4a02 	vldr	s8, [r1, #-8]
 8108104:	ed50 5a01 	vldr	s11, [r0, #-4]
 8108108:	ed10 6a02 	vldr	s12, [r0, #-8]
 810810c:	ee77 4ac4 	vsub.f32	s9, s15, s8
 8108110:	ee35 7a66 	vsub.f32	s14, s10, s13
 8108114:	ee77 7a84 	vadd.f32	s15, s15, s8
 8108118:	eea5 7aa4 	vfma.f32	s14, s11, s9
 810811c:	3c01      	subs	r4, #1
 810811e:	2c00      	cmp	r4, #0
 8108120:	eee6 7a24 	vfma.f32	s15, s12, s9
 8108124:	f1a3 0308 	sub.w	r3, r3, #8
 8108128:	f101 0108 	add.w	r1, r1, #8
 810812c:	ee76 6a85 	vadd.f32	s13, s13, s10
 8108130:	f100 0008 	add.w	r0, r0, #8
 8108134:	eee5 7aa6 	vfma.f32	s15, s11, s13
 8108138:	f102 0208 	add.w	r2, r2, #8
 810813c:	eea6 7a66 	vfms.f32	s14, s12, s13
 8108140:	ee67 7aa3 	vmul.f32	s15, s15, s7
 8108144:	ee27 7a23 	vmul.f32	s14, s14, s7
 8108148:	ed42 7a04 	vstr	s15, [r2, #-16]
 810814c:	ed02 7a03 	vstr	s14, [r2, #-12]
 8108150:	dcd0      	bgt.n	81080f4 <stage_rfft_f32+0x44>
 8108152:	f85d 4b04 	ldr.w	r4, [sp], #4
 8108156:	4770      	bx	lr

08108158 <merge_rfft_f32>:
 8108158:	edd1 7a00 	vldr	s15, [r1]
 810815c:	edd1 6a01 	vldr	s13, [r1, #4]
 8108160:	b430      	push	{r4, r5}
 8108162:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8108166:	8804      	ldrh	r4, [r0, #0]
 8108168:	6940      	ldr	r0, [r0, #20]
 810816a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 810816e:	eef6 3a00 	vmov.f32	s7, #96	@ 0x3f000000  0.5
 8108172:	1e65      	subs	r5, r4, #1
 8108174:	ee27 7a23 	vmul.f32	s14, s14, s7
 8108178:	ee67 7aa3 	vmul.f32	s15, s15, s7
 810817c:	2d00      	cmp	r5, #0
 810817e:	ed82 7a00 	vstr	s14, [r2]
 8108182:	edc2 7a01 	vstr	s15, [r2, #4]
 8108186:	eb01 03c5 	add.w	r3, r1, r5, lsl #3
 810818a:	dd32      	ble.n	81081f2 <merge_rfft_f32+0x9a>
 810818c:	eba3 04c4 	sub.w	r4, r3, r4, lsl #3
 8108190:	3010      	adds	r0, #16
 8108192:	3210      	adds	r2, #16
 8108194:	3110      	adds	r1, #16
 8108196:	3b08      	subs	r3, #8
 8108198:	edd3 6a03 	vldr	s13, [r3, #12]
 810819c:	edd3 7a02 	vldr	s15, [r3, #8]
 81081a0:	ed11 5a01 	vldr	s10, [r1, #-4]
 81081a4:	ed11 4a02 	vldr	s8, [r1, #-8]
 81081a8:	ed50 5a01 	vldr	s11, [r0, #-4]
 81081ac:	ed10 6a02 	vldr	s12, [r0, #-8]
 81081b0:	ee74 4a67 	vsub.f32	s9, s8, s15
 81081b4:	ee35 7a66 	vsub.f32	s14, s10, s13
 81081b8:	ee77 7a84 	vadd.f32	s15, s15, s8
 81081bc:	eea5 7aa4 	vfma.f32	s14, s11, s9
 81081c0:	3b08      	subs	r3, #8
 81081c2:	429c      	cmp	r4, r3
 81081c4:	eee6 7a64 	vfms.f32	s15, s12, s9
 81081c8:	f101 0108 	add.w	r1, r1, #8
 81081cc:	f100 0008 	add.w	r0, r0, #8
 81081d0:	ee76 6a85 	vadd.f32	s13, s13, s10
 81081d4:	f102 0208 	add.w	r2, r2, #8
 81081d8:	eee5 7ae6 	vfms.f32	s15, s11, s13
 81081dc:	eea6 7a66 	vfms.f32	s14, s12, s13
 81081e0:	ee67 7aa3 	vmul.f32	s15, s15, s7
 81081e4:	ee27 7a23 	vmul.f32	s14, s14, s7
 81081e8:	ed42 7a04 	vstr	s15, [r2, #-16]
 81081ec:	ed02 7a03 	vstr	s14, [r2, #-12]
 81081f0:	d1d2      	bne.n	8108198 <merge_rfft_f32+0x40>
 81081f2:	bc30      	pop	{r4, r5}
 81081f4:	4770      	bx	lr
 81081f6:	bf00      	nop

081081f8 <arm_rfft_fast_f32>:
 81081f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 81081fc:	4605      	mov	r5, r0
 81081fe:	4616      	mov	r6, r2
 8108200:	b153      	cbz	r3, 8108218 <arm_rfft_fast_f32+0x20>
 8108202:	461f      	mov	r7, r3
 8108204:	f7ff ffa8 	bl	8108158 <merge_rfft_f32>
 8108208:	463a      	mov	r2, r7
 810820a:	4631      	mov	r1, r6
 810820c:	4628      	mov	r0, r5
 810820e:	2301      	movs	r3, #1
 8108210:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8108214:	f7ff beb4 	b.w	8107f80 <arm_cfft_f32>
 8108218:	460c      	mov	r4, r1
 810821a:	8801      	ldrh	r1, [r0, #0]
 810821c:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 8108220:	d03f      	beq.n	81082a2 <arm_rfft_fast_f32+0xaa>
 8108222:	d82d      	bhi.n	8108280 <arm_rfft_fast_f32+0x88>
 8108224:	2940      	cmp	r1, #64	@ 0x40
 8108226:	d032      	beq.n	810828e <arm_rfft_fast_f32+0x96>
 8108228:	d937      	bls.n	810829a <arm_rfft_fast_f32+0xa2>
 810822a:	2980      	cmp	r1, #128	@ 0x80
 810822c:	d049      	beq.n	81082c2 <arm_rfft_fast_f32+0xca>
 810822e:	89a8      	ldrh	r0, [r5, #12]
 8108230:	f8d5 c008 	ldr.w	ip, [r5, #8]
 8108234:	b1e8      	cbz	r0, 8108272 <arm_rfft_fast_f32+0x7a>
 8108236:	2200      	movs	r2, #0
 8108238:	f10c 0e02 	add.w	lr, ip, #2
 810823c:	f83e 1012 	ldrh.w	r1, [lr, r2, lsl #1]
 8108240:	f83c 3012 	ldrh.w	r3, [ip, r2, lsl #1]
 8108244:	0889      	lsrs	r1, r1, #2
 8108246:	089b      	lsrs	r3, r3, #2
 8108248:	f854 7021 	ldr.w	r7, [r4, r1, lsl #2]
 810824c:	f854 8023 	ldr.w	r8, [r4, r3, lsl #2]
 8108250:	f844 7023 	str.w	r7, [r4, r3, lsl #2]
 8108254:	008f      	lsls	r7, r1, #2
 8108256:	009b      	lsls	r3, r3, #2
 8108258:	f844 8021 	str.w	r8, [r4, r1, lsl #2]
 810825c:	3304      	adds	r3, #4
 810825e:	3704      	adds	r7, #4
 8108260:	3202      	adds	r2, #2
 8108262:	f854 8003 	ldr.w	r8, [r4, r3]
 8108266:	59e1      	ldr	r1, [r4, r7]
 8108268:	50e1      	str	r1, [r4, r3]
 810826a:	4290      	cmp	r0, r2
 810826c:	f844 8007 	str.w	r8, [r4, r7]
 8108270:	d8e4      	bhi.n	810823c <arm_rfft_fast_f32+0x44>
 8108272:	4632      	mov	r2, r6
 8108274:	4621      	mov	r1, r4
 8108276:	4628      	mov	r0, r5
 8108278:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 810827c:	f7ff bf18 	b.w	81080b0 <stage_rfft_f32>
 8108280:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
 8108284:	d00d      	beq.n	81082a2 <arm_rfft_fast_f32+0xaa>
 8108286:	d916      	bls.n	81082b6 <arm_rfft_fast_f32+0xbe>
 8108288:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 810828c:	d10d      	bne.n	81082aa <arm_rfft_fast_f32+0xb2>
 810828e:	686a      	ldr	r2, [r5, #4]
 8108290:	2301      	movs	r3, #1
 8108292:	4620      	mov	r0, r4
 8108294:	f7ff f88a 	bl	81073ac <arm_radix8_butterfly_f32>
 8108298:	e007      	b.n	81082aa <arm_rfft_fast_f32+0xb2>
 810829a:	2910      	cmp	r1, #16
 810829c:	d011      	beq.n	81082c2 <arm_rfft_fast_f32+0xca>
 810829e:	2920      	cmp	r1, #32
 81082a0:	d103      	bne.n	81082aa <arm_rfft_fast_f32+0xb2>
 81082a2:	4621      	mov	r1, r4
 81082a4:	4628      	mov	r0, r5
 81082a6:	f7ff fc29 	bl	8107afc <arm_cfft_radix8by4_f32>
 81082aa:	89a8      	ldrh	r0, [r5, #12]
 81082ac:	f8d5 c008 	ldr.w	ip, [r5, #8]
 81082b0:	2800      	cmp	r0, #0
 81082b2:	d1c0      	bne.n	8108236 <arm_rfft_fast_f32+0x3e>
 81082b4:	e7dd      	b.n	8108272 <arm_rfft_fast_f32+0x7a>
 81082b6:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 81082ba:	d0e8      	beq.n	810828e <arm_rfft_fast_f32+0x96>
 81082bc:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 81082c0:	d1f3      	bne.n	81082aa <arm_rfft_fast_f32+0xb2>
 81082c2:	4621      	mov	r1, r4
 81082c4:	4628      	mov	r0, r5
 81082c6:	f7ff fb57 	bl	8107978 <arm_cfft_radix8by2_f32>
 81082ca:	e7ee      	b.n	81082aa <arm_rfft_fast_f32+0xb2>

081082cc <arm_rfft_fast_init_f32>:
 81082cc:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 81082d0:	d024      	beq.n	810831c <arm_rfft_fast_init_f32+0x50>
 81082d2:	d807      	bhi.n	81082e4 <arm_rfft_fast_init_f32+0x18>
 81082d4:	2980      	cmp	r1, #128	@ 0x80
 81082d6:	d01c      	beq.n	8108312 <arm_rfft_fast_init_f32+0x46>
 81082d8:	d90c      	bls.n	81082f4 <arm_rfft_fast_init_f32+0x28>
 81082da:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 81082de:	d11a      	bne.n	8108316 <arm_rfft_fast_init_f32+0x4a>
 81082e0:	4b0f      	ldr	r3, [pc, #60]	@ (8108320 <arm_rfft_fast_init_f32+0x54>)
 81082e2:	4718      	bx	r3
 81082e4:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
 81082e8:	d011      	beq.n	810830e <arm_rfft_fast_init_f32+0x42>
 81082ea:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 81082ee:	d107      	bne.n	8108300 <arm_rfft_fast_init_f32+0x34>
 81082f0:	4b0c      	ldr	r3, [pc, #48]	@ (8108324 <arm_rfft_fast_init_f32+0x58>)
 81082f2:	4718      	bx	r3
 81082f4:	2920      	cmp	r1, #32
 81082f6:	d008      	beq.n	810830a <arm_rfft_fast_init_f32+0x3e>
 81082f8:	2940      	cmp	r1, #64	@ 0x40
 81082fa:	d10c      	bne.n	8108316 <arm_rfft_fast_init_f32+0x4a>
 81082fc:	4b0a      	ldr	r3, [pc, #40]	@ (8108328 <arm_rfft_fast_init_f32+0x5c>)
 81082fe:	e7f0      	b.n	81082e2 <arm_rfft_fast_init_f32+0x16>
 8108300:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8108304:	d107      	bne.n	8108316 <arm_rfft_fast_init_f32+0x4a>
 8108306:	4b09      	ldr	r3, [pc, #36]	@ (810832c <arm_rfft_fast_init_f32+0x60>)
 8108308:	e7eb      	b.n	81082e2 <arm_rfft_fast_init_f32+0x16>
 810830a:	4b09      	ldr	r3, [pc, #36]	@ (8108330 <arm_rfft_fast_init_f32+0x64>)
 810830c:	e7e9      	b.n	81082e2 <arm_rfft_fast_init_f32+0x16>
 810830e:	4b09      	ldr	r3, [pc, #36]	@ (8108334 <arm_rfft_fast_init_f32+0x68>)
 8108310:	e7e7      	b.n	81082e2 <arm_rfft_fast_init_f32+0x16>
 8108312:	4b09      	ldr	r3, [pc, #36]	@ (8108338 <arm_rfft_fast_init_f32+0x6c>)
 8108314:	e7e5      	b.n	81082e2 <arm_rfft_fast_init_f32+0x16>
 8108316:	f04f 30ff 	mov.w	r0, #4294967295
 810831a:	4770      	bx	lr
 810831c:	4b07      	ldr	r3, [pc, #28]	@ (810833c <arm_rfft_fast_init_f32+0x70>)
 810831e:	e7e0      	b.n	81082e2 <arm_rfft_fast_init_f32+0x16>
 8108320:	08107299 	.word	0x08107299
 8108324:	08107375 	.word	0x08107375
 8108328:	08107231 	.word	0x08107231
 810832c:	08107305 	.word	0x08107305
 8108330:	081071fd 	.word	0x081071fd
 8108334:	0810733d 	.word	0x0810733d
 8108338:	08107265 	.word	0x08107265
 810833c:	081072cd 	.word	0x081072cd

08108340 <ai_buffer_get_size>:
 8108340:	b378      	cbz	r0, 81083a2 <ai_buffer_get_size+0x62>
 8108342:	b410      	push	{r4}
 8108344:	6803      	ldr	r3, [r0, #0]
 8108346:	4a17      	ldr	r2, [pc, #92]	@ (81083a4 <ai_buffer_get_size+0x64>)
 8108348:	f023 437e 	bic.w	r3, r3, #4261412864	@ 0xfe000000
 810834c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8108350:	4293      	cmp	r3, r2
 8108352:	d01e      	beq.n	8108392 <ai_buffer_get_size+0x52>
 8108354:	6984      	ldr	r4, [r0, #24]
 8108356:	6862      	ldr	r2, [r4, #4]
 8108358:	7d03      	ldrb	r3, [r0, #20]
 810835a:	6941      	ldr	r1, [r0, #20]
 810835c:	f1a3 0301 	sub.w	r3, r3, #1
 8108360:	fab3 f383 	clz	r3, r3
 8108364:	095b      	lsrs	r3, r3, #5
 8108366:	ebb3 2f11 	cmp.w	r3, r1, lsr #8
 810836a:	f3c1 2017 	ubfx	r0, r1, #8, #24
 810836e:	da0b      	bge.n	8108388 <ai_buffer_get_size+0x48>
 8108370:	2b01      	cmp	r3, #1
 8108372:	d102      	bne.n	810837a <ai_buffer_get_size+0x3a>
 8108374:	2802      	cmp	r0, #2
 8108376:	d007      	beq.n	8108388 <ai_buffer_get_size+0x48>
 8108378:	2302      	movs	r3, #2
 810837a:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
 810837e:	3301      	adds	r3, #1
 8108380:	4298      	cmp	r0, r3
 8108382:	fb01 f202 	mul.w	r2, r1, r2
 8108386:	d1f3      	bne.n	8108370 <ai_buffer_get_size+0x30>
 8108388:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
 810838c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8108390:	4770      	bx	lr
 8108392:	2900      	cmp	r1, #0
 8108394:	d0de      	beq.n	8108354 <ai_buffer_get_size+0x14>
 8108396:	6984      	ldr	r4, [r0, #24]
 8108398:	6863      	ldr	r3, [r4, #4]
 810839a:	331f      	adds	r3, #31
 810839c:	f023 021f 	bic.w	r2, r3, #31
 81083a0:	e7da      	b.n	8108358 <ai_buffer_get_size+0x18>
 81083a2:	4770      	bx	lr
 81083a4:	000400c0 	.word	0x000400c0

081083a8 <ai_buffer_array_sane>:
 81083a8:	b138      	cbz	r0, 81083ba <ai_buffer_array_sane+0x12>
 81083aa:	6843      	ldr	r3, [r0, #4]
 81083ac:	b123      	cbz	r3, 81083b8 <ai_buffer_array_sane+0x10>
 81083ae:	8840      	ldrh	r0, [r0, #2]
 81083b0:	3800      	subs	r0, #0
 81083b2:	bf18      	it	ne
 81083b4:	2001      	movne	r0, #1
 81083b6:	4770      	bx	lr
 81083b8:	4618      	mov	r0, r3
 81083ba:	4770      	bx	lr

081083bc <ai_buffer_array_item_set_address>:
 81083bc:	b150      	cbz	r0, 81083d4 <ai_buffer_array_item_set_address+0x18>
 81083be:	6843      	ldr	r3, [r0, #4]
 81083c0:	b14b      	cbz	r3, 81083d6 <ai_buffer_array_item_set_address+0x1a>
 81083c2:	8840      	ldrh	r0, [r0, #2]
 81083c4:	b900      	cbnz	r0, 81083c8 <ai_buffer_array_item_set_address+0xc>
 81083c6:	4770      	bx	lr
 81083c8:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 81083cc:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 81083d0:	2001      	movs	r0, #1
 81083d2:	604a      	str	r2, [r1, #4]
 81083d4:	4770      	bx	lr
 81083d6:	4618      	mov	r0, r3
 81083d8:	4770      	bx	lr
 81083da:	bf00      	nop

081083dc <_ai_platform_acquire_crc>:
 81083dc:	2001      	movs	r0, #1
 81083de:	4770      	bx	lr

081083e0 <_ai_platform_release_crc>:
 81083e0:	4770      	bx	lr
 81083e2:	bf00      	nop

081083e4 <ai_platform_get_weights_map>:
 81083e4:	2a00      	cmp	r2, #0
 81083e6:	d037      	beq.n	8108458 <ai_platform_get_weights_map+0x74>
 81083e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 81083ea:	4604      	mov	r4, r0
 81083ec:	b1a0      	cbz	r0, 8108418 <ai_platform_get_weights_map+0x34>
 81083ee:	460f      	mov	r7, r1
 81083f0:	b191      	cbz	r1, 8108418 <ai_platform_get_weights_map+0x34>
 81083f2:	4b25      	ldr	r3, [pc, #148]	@ (8108488 <ai_platform_get_weights_map+0xa4>)
 81083f4:	6810      	ldr	r0, [r2, #0]
 81083f6:	4298      	cmp	r0, r3
 81083f8:	4615      	mov	r5, r2
 81083fa:	d00f      	beq.n	810841c <ai_platform_get_weights_map+0x38>
 81083fc:	6855      	ldr	r5, [r2, #4]
 81083fe:	b15d      	cbz	r5, 8108418 <ai_platform_get_weights_map+0x34>
 8108400:	682e      	ldr	r6, [r5, #0]
 8108402:	429e      	cmp	r6, r3
 8108404:	d02a      	beq.n	810845c <ai_platform_get_weights_map+0x78>
 8108406:	f1a1 0001 	sub.w	r0, r1, #1
 810840a:	6025      	str	r5, [r4, #0]
 810840c:	fab0 f080 	clz	r0, r0
 8108410:	0940      	lsrs	r0, r0, #5
 8108412:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8108414:	42a7      	cmp	r7, r4
 8108416:	d034      	beq.n	8108482 <ai_platform_get_weights_map+0x9e>
 8108418:	2000      	movs	r0, #0
 810841a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 810841c:	1d10      	adds	r0, r2, #4
 810841e:	f7ff ffc3 	bl	81083a8 <ai_buffer_array_sane>
 8108422:	2800      	cmp	r0, #0
 8108424:	d0f8      	beq.n	8108418 <ai_platform_get_weights_map+0x34>
 8108426:	88eb      	ldrh	r3, [r5, #6]
 8108428:	429f      	cmp	r7, r3
 810842a:	d1f5      	bne.n	8108418 <ai_platform_get_weights_map+0x34>
 810842c:	f04f 0e00 	mov.w	lr, #0
 8108430:	1f23      	subs	r3, r4, #4
 8108432:	4670      	mov	r0, lr
 8108434:	68aa      	ldr	r2, [r5, #8]
 8108436:	eb02 0c0e 	add.w	ip, r2, lr
 810843a:	f10e 0e1c 	add.w	lr, lr, #28
 810843e:	f8dc 4004 	ldr.w	r4, [ip, #4]
 8108442:	b124      	cbz	r4, 810844e <ai_platform_get_weights_map+0x6a>
 8108444:	3001      	adds	r0, #1
 8108446:	4287      	cmp	r7, r0
 8108448:	f843 4f04 	str.w	r4, [r3, #4]!
 810844c:	d1f2      	bne.n	8108434 <ai_platform_get_weights_map+0x50>
 810844e:	1a38      	subs	r0, r7, r0
 8108450:	fab0 f080 	clz	r0, r0
 8108454:	0940      	lsrs	r0, r0, #5
 8108456:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8108458:	2000      	movs	r0, #0
 810845a:	4770      	bx	lr
 810845c:	1f23      	subs	r3, r4, #4
 810845e:	4628      	mov	r0, r5
 8108460:	2400      	movs	r4, #0
 8108462:	e000      	b.n	8108466 <ai_platform_get_weights_map+0x82>
 8108464:	4614      	mov	r4, r2
 8108466:	f850 2f04 	ldr.w	r2, [r0, #4]!
 810846a:	42b2      	cmp	r2, r6
 810846c:	d0d2      	beq.n	8108414 <ai_platform_get_weights_map+0x30>
 810846e:	f843 2f04 	str.w	r2, [r3, #4]!
 8108472:	1c62      	adds	r2, r4, #1
 8108474:	4297      	cmp	r7, r2
 8108476:	d1f5      	bne.n	8108464 <ai_platform_get_weights_map+0x80>
 8108478:	3402      	adds	r4, #2
 810847a:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 810847e:	42b3      	cmp	r3, r6
 8108480:	d1ca      	bne.n	8108418 <ai_platform_get_weights_map+0x34>
 8108482:	2001      	movs	r0, #1
 8108484:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8108486:	bf00      	nop
 8108488:	a1facade 	.word	0xa1facade

0810848c <ai_platform_get_activations_map>:
 810848c:	2a00      	cmp	r2, #0
 810848e:	d038      	beq.n	8108502 <ai_platform_get_activations_map+0x76>
 8108490:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8108492:	4604      	mov	r4, r0
 8108494:	b1a0      	cbz	r0, 81084c0 <ai_platform_get_activations_map+0x34>
 8108496:	460f      	mov	r7, r1
 8108498:	b191      	cbz	r1, 81084c0 <ai_platform_get_activations_map+0x34>
 810849a:	4b25      	ldr	r3, [pc, #148]	@ (8108530 <ai_platform_get_activations_map+0xa4>)
 810849c:	6810      	ldr	r0, [r2, #0]
 810849e:	4298      	cmp	r0, r3
 81084a0:	4615      	mov	r5, r2
 81084a2:	d00f      	beq.n	81084c4 <ai_platform_get_activations_map+0x38>
 81084a4:	6a15      	ldr	r5, [r2, #32]
 81084a6:	b15d      	cbz	r5, 81084c0 <ai_platform_get_activations_map+0x34>
 81084a8:	682e      	ldr	r6, [r5, #0]
 81084aa:	429e      	cmp	r6, r3
 81084ac:	d02b      	beq.n	8108506 <ai_platform_get_activations_map+0x7a>
 81084ae:	f1a1 0001 	sub.w	r0, r1, #1
 81084b2:	6025      	str	r5, [r4, #0]
 81084b4:	fab0 f080 	clz	r0, r0
 81084b8:	0940      	lsrs	r0, r0, #5
 81084ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 81084bc:	42a7      	cmp	r7, r4
 81084be:	d035      	beq.n	810852c <ai_platform_get_activations_map+0xa0>
 81084c0:	2000      	movs	r0, #0
 81084c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 81084c4:	f102 000c 	add.w	r0, r2, #12
 81084c8:	f7ff ff6e 	bl	81083a8 <ai_buffer_array_sane>
 81084cc:	2800      	cmp	r0, #0
 81084ce:	d0f7      	beq.n	81084c0 <ai_platform_get_activations_map+0x34>
 81084d0:	89eb      	ldrh	r3, [r5, #14]
 81084d2:	429f      	cmp	r7, r3
 81084d4:	d1f4      	bne.n	81084c0 <ai_platform_get_activations_map+0x34>
 81084d6:	f04f 0e00 	mov.w	lr, #0
 81084da:	1f23      	subs	r3, r4, #4
 81084dc:	4670      	mov	r0, lr
 81084de:	692a      	ldr	r2, [r5, #16]
 81084e0:	eb02 0c0e 	add.w	ip, r2, lr
 81084e4:	f10e 0e1c 	add.w	lr, lr, #28
 81084e8:	f8dc 4004 	ldr.w	r4, [ip, #4]
 81084ec:	b124      	cbz	r4, 81084f8 <ai_platform_get_activations_map+0x6c>
 81084ee:	3001      	adds	r0, #1
 81084f0:	4287      	cmp	r7, r0
 81084f2:	f843 4f04 	str.w	r4, [r3, #4]!
 81084f6:	d1f2      	bne.n	81084de <ai_platform_get_activations_map+0x52>
 81084f8:	1a38      	subs	r0, r7, r0
 81084fa:	fab0 f080 	clz	r0, r0
 81084fe:	0940      	lsrs	r0, r0, #5
 8108500:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8108502:	2000      	movs	r0, #0
 8108504:	4770      	bx	lr
 8108506:	1f23      	subs	r3, r4, #4
 8108508:	4628      	mov	r0, r5
 810850a:	2400      	movs	r4, #0
 810850c:	e000      	b.n	8108510 <ai_platform_get_activations_map+0x84>
 810850e:	4614      	mov	r4, r2
 8108510:	f850 2f04 	ldr.w	r2, [r0, #4]!
 8108514:	42b2      	cmp	r2, r6
 8108516:	d0d1      	beq.n	81084bc <ai_platform_get_activations_map+0x30>
 8108518:	f843 2f04 	str.w	r2, [r3, #4]!
 810851c:	1c62      	adds	r2, r4, #1
 810851e:	4297      	cmp	r7, r2
 8108520:	d1f5      	bne.n	810850e <ai_platform_get_activations_map+0x82>
 8108522:	3402      	adds	r4, #2
 8108524:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 8108528:	42b3      	cmp	r3, r6
 810852a:	d1c9      	bne.n	81084c0 <ai_platform_get_activations_map+0x34>
 810852c:	2001      	movs	r0, #1
 810852e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8108530:	a1facade 	.word	0xa1facade

08108534 <ai_platform_bind_network_params>:
 8108534:	b1a0      	cbz	r0, 8108560 <ai_platform_bind_network_params+0x2c>
 8108536:	b1b1      	cbz	r1, 8108566 <ai_platform_bind_network_params+0x32>
 8108538:	b1c2      	cbz	r2, 810856c <ai_platform_bind_network_params+0x38>
 810853a:	b410      	push	{r4}
 810853c:	4603      	mov	r3, r0
 810853e:	4c0d      	ldr	r4, [pc, #52]	@ (8108574 <ai_platform_bind_network_params+0x40>)
 8108540:	f843 4b04 	str.w	r4, [r3], #4
 8108544:	f100 0c0c 	add.w	ip, r0, #12
 8108548:	c903      	ldmia	r1, {r0, r1}
 810854a:	e883 0003 	stmia.w	r3, {r0, r1}
 810854e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8108552:	e88c 0003 	stmia.w	ip, {r0, r1}
 8108556:	2301      	movs	r3, #1
 8108558:	4618      	mov	r0, r3
 810855a:	f85d 4b04 	ldr.w	r4, [sp], #4
 810855e:	4770      	bx	lr
 8108560:	4603      	mov	r3, r0
 8108562:	4618      	mov	r0, r3
 8108564:	4770      	bx	lr
 8108566:	460b      	mov	r3, r1
 8108568:	4618      	mov	r0, r3
 810856a:	4770      	bx	lr
 810856c:	4613      	mov	r3, r2
 810856e:	4618      	mov	r0, r3
 8108570:	4770      	bx	lr
 8108572:	bf00      	nop
 8108574:	a1facade 	.word	0xa1facade

08108578 <ai_platform_network_get_error>:
 8108578:	b510      	push	{r4, lr}
 810857a:	b1f0      	cbz	r0, 81085ba <ai_platform_network_get_error+0x42>
 810857c:	4b2f      	ldr	r3, [pc, #188]	@ (810863c <ai_platform_network_get_error+0xc4>)
 810857e:	6802      	ldr	r2, [r0, #0]
 8108580:	429a      	cmp	r2, r3
 8108582:	4604      	mov	r4, r0
 8108584:	d119      	bne.n	81085ba <ai_platform_network_get_error+0x42>
 8108586:	f7ff ff29 	bl	81083dc <_ai_platform_acquire_crc>
 810858a:	4b2d      	ldr	r3, [pc, #180]	@ (8108640 <ai_platform_network_get_error+0xc8>)
 810858c:	681b      	ldr	r3, [r3, #0]
 810858e:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8108592:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8108596:	d03c      	beq.n	8108612 <ai_platform_network_get_error+0x9a>
 8108598:	4a2a      	ldr	r2, [pc, #168]	@ (8108644 <ai_platform_network_get_error+0xcc>)
 810859a:	2301      	movs	r3, #1
 810859c:	f8c2 3c08 	str.w	r3, [r2, #3080]	@ 0xc08
 81085a0:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	@ 0xc08
 81085a4:	2b00      	cmp	r3, #0
 81085a6:	d1fb      	bne.n	81085a0 <ai_platform_network_get_error+0x28>
 81085a8:	4b27      	ldr	r3, [pc, #156]	@ (8108648 <ai_platform_network_get_error+0xd0>)
 81085aa:	f8c2 3c00 	str.w	r3, [r2, #3072]	@ 0xc00
 81085ae:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	@ 0xc00
 81085b2:	4b26      	ldr	r3, [pc, #152]	@ (810864c <ai_platform_network_get_error+0xd4>)
 81085b4:	429a      	cmp	r2, r3
 81085b6:	d038      	beq.n	810862a <ai_platform_network_get_error+0xb2>
 81085b8:	e7fe      	b.n	81085b8 <ai_platform_network_get_error+0x40>
 81085ba:	f7ff ff0f 	bl	81083dc <_ai_platform_acquire_crc>
 81085be:	4b20      	ldr	r3, [pc, #128]	@ (8108640 <ai_platform_network_get_error+0xc8>)
 81085c0:	681b      	ldr	r3, [r3, #0]
 81085c2:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 81085c6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 81085ca:	d010      	beq.n	81085ee <ai_platform_network_get_error+0x76>
 81085cc:	4a1d      	ldr	r2, [pc, #116]	@ (8108644 <ai_platform_network_get_error+0xcc>)
 81085ce:	2301      	movs	r3, #1
 81085d0:	f8c2 3c08 	str.w	r3, [r2, #3080]	@ 0xc08
 81085d4:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	@ 0xc08
 81085d8:	2b00      	cmp	r3, #0
 81085da:	d1fb      	bne.n	81085d4 <ai_platform_network_get_error+0x5c>
 81085dc:	4b1a      	ldr	r3, [pc, #104]	@ (8108648 <ai_platform_network_get_error+0xd0>)
 81085de:	f8c2 3c00 	str.w	r3, [r2, #3072]	@ 0xc00
 81085e2:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	@ 0xc00
 81085e6:	4b19      	ldr	r3, [pc, #100]	@ (810864c <ai_platform_network_get_error+0xd4>)
 81085e8:	429a      	cmp	r2, r3
 81085ea:	d00d      	beq.n	8108608 <ai_platform_network_get_error+0x90>
 81085ec:	e7fe      	b.n	81085ec <ai_platform_network_get_error+0x74>
 81085ee:	4a18      	ldr	r2, [pc, #96]	@ (8108650 <ai_platform_network_get_error+0xd8>)
 81085f0:	2301      	movs	r3, #1
 81085f2:	6093      	str	r3, [r2, #8]
 81085f4:	6893      	ldr	r3, [r2, #8]
 81085f6:	2b00      	cmp	r3, #0
 81085f8:	d1fc      	bne.n	81085f4 <ai_platform_network_get_error+0x7c>
 81085fa:	4b13      	ldr	r3, [pc, #76]	@ (8108648 <ai_platform_network_get_error+0xd0>)
 81085fc:	6013      	str	r3, [r2, #0]
 81085fe:	6812      	ldr	r2, [r2, #0]
 8108600:	4b12      	ldr	r3, [pc, #72]	@ (810864c <ai_platform_network_get_error+0xd4>)
 8108602:	429a      	cmp	r2, r3
 8108604:	d000      	beq.n	8108608 <ai_platform_network_get_error+0x90>
 8108606:	e7fe      	b.n	8108606 <ai_platform_network_get_error+0x8e>
 8108608:	f7ff feea 	bl	81083e0 <_ai_platform_release_crc>
 810860c:	f241 0010 	movw	r0, #4112	@ 0x1010
 8108610:	bd10      	pop	{r4, pc}
 8108612:	4a0f      	ldr	r2, [pc, #60]	@ (8108650 <ai_platform_network_get_error+0xd8>)
 8108614:	2301      	movs	r3, #1
 8108616:	6093      	str	r3, [r2, #8]
 8108618:	6893      	ldr	r3, [r2, #8]
 810861a:	2b00      	cmp	r3, #0
 810861c:	d1fc      	bne.n	8108618 <ai_platform_network_get_error+0xa0>
 810861e:	4b0a      	ldr	r3, [pc, #40]	@ (8108648 <ai_platform_network_get_error+0xd0>)
 8108620:	6013      	str	r3, [r2, #0]
 8108622:	6812      	ldr	r2, [r2, #0]
 8108624:	4b09      	ldr	r3, [pc, #36]	@ (810864c <ai_platform_network_get_error+0xd4>)
 8108626:	429a      	cmp	r2, r3
 8108628:	d107      	bne.n	810863a <ai_platform_network_get_error+0xc2>
 810862a:	f7ff fed9 	bl	81083e0 <_ai_platform_release_crc>
 810862e:	f104 0010 	add.w	r0, r4, #16
 8108632:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8108636:	f000 be8b 	b.w	8109350 <core_get_error>
 810863a:	e7fe      	b.n	810863a <ai_platform_network_get_error+0xc2>
 810863c:	a1c00100 	.word	0xa1c00100
 8108640:	e0042000 	.word	0xe0042000
 8108644:	58024000 	.word	0x58024000
 8108648:	f407a5c2 	.word	0xf407a5c2
 810864c:	b5e8b5cd 	.word	0xb5e8b5cd
 8108650:	40023000 	.word	0x40023000

08108654 <ai_platform_network_set_error>:
 8108654:	b110      	cbz	r0, 810865c <ai_platform_network_set_error+0x8>
 8108656:	3010      	adds	r0, #16
 8108658:	f000 be80 	b.w	810935c <core_set_error>
 810865c:	4770      	bx	lr
 810865e:	bf00      	nop

08108660 <ai_platform_inputs_get>:
 8108660:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8108664:	b085      	sub	sp, #20
 8108666:	9102      	str	r1, [sp, #8]
 8108668:	b1f0      	cbz	r0, 81086a8 <ai_platform_inputs_get+0x48>
 810866a:	4b62      	ldr	r3, [pc, #392]	@ (81087f4 <ai_platform_inputs_get+0x194>)
 810866c:	6802      	ldr	r2, [r0, #0]
 810866e:	429a      	cmp	r2, r3
 8108670:	4607      	mov	r7, r0
 8108672:	d119      	bne.n	81086a8 <ai_platform_inputs_get+0x48>
 8108674:	f7ff feb2 	bl	81083dc <_ai_platform_acquire_crc>
 8108678:	4b5f      	ldr	r3, [pc, #380]	@ (81087f8 <ai_platform_inputs_get+0x198>)
 810867a:	681b      	ldr	r3, [r3, #0]
 810867c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8108680:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8108684:	d03d      	beq.n	8108702 <ai_platform_inputs_get+0xa2>
 8108686:	4a5d      	ldr	r2, [pc, #372]	@ (81087fc <ai_platform_inputs_get+0x19c>)
 8108688:	2301      	movs	r3, #1
 810868a:	f8c2 3c08 	str.w	r3, [r2, #3080]	@ 0xc08
 810868e:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	@ 0xc08
 8108692:	2b00      	cmp	r3, #0
 8108694:	d1fb      	bne.n	810868e <ai_platform_inputs_get+0x2e>
 8108696:	4b5a      	ldr	r3, [pc, #360]	@ (8108800 <ai_platform_inputs_get+0x1a0>)
 8108698:	f8c2 3c00 	str.w	r3, [r2, #3072]	@ 0xc00
 810869c:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	@ 0xc00
 81086a0:	4b58      	ldr	r3, [pc, #352]	@ (8108804 <ai_platform_inputs_get+0x1a4>)
 81086a2:	429a      	cmp	r2, r3
 81086a4:	d039      	beq.n	810871a <ai_platform_inputs_get+0xba>
 81086a6:	e7fe      	b.n	81086a6 <ai_platform_inputs_get+0x46>
 81086a8:	f7ff fe98 	bl	81083dc <_ai_platform_acquire_crc>
 81086ac:	4b52      	ldr	r3, [pc, #328]	@ (81087f8 <ai_platform_inputs_get+0x198>)
 81086ae:	681b      	ldr	r3, [r3, #0]
 81086b0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 81086b4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 81086b8:	d010      	beq.n	81086dc <ai_platform_inputs_get+0x7c>
 81086ba:	4a50      	ldr	r2, [pc, #320]	@ (81087fc <ai_platform_inputs_get+0x19c>)
 81086bc:	2301      	movs	r3, #1
 81086be:	f8c2 3c08 	str.w	r3, [r2, #3080]	@ 0xc08
 81086c2:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	@ 0xc08
 81086c6:	2b00      	cmp	r3, #0
 81086c8:	d1fb      	bne.n	81086c2 <ai_platform_inputs_get+0x62>
 81086ca:	4b4d      	ldr	r3, [pc, #308]	@ (8108800 <ai_platform_inputs_get+0x1a0>)
 81086cc:	f8c2 3c00 	str.w	r3, [r2, #3072]	@ 0xc00
 81086d0:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	@ 0xc00
 81086d4:	4b4b      	ldr	r3, [pc, #300]	@ (8108804 <ai_platform_inputs_get+0x1a4>)
 81086d6:	429a      	cmp	r2, r3
 81086d8:	d00d      	beq.n	81086f6 <ai_platform_inputs_get+0x96>
 81086da:	e7fe      	b.n	81086da <ai_platform_inputs_get+0x7a>
 81086dc:	4a4a      	ldr	r2, [pc, #296]	@ (8108808 <ai_platform_inputs_get+0x1a8>)
 81086de:	2301      	movs	r3, #1
 81086e0:	6093      	str	r3, [r2, #8]
 81086e2:	6893      	ldr	r3, [r2, #8]
 81086e4:	2b00      	cmp	r3, #0
 81086e6:	d1fc      	bne.n	81086e2 <ai_platform_inputs_get+0x82>
 81086e8:	4b45      	ldr	r3, [pc, #276]	@ (8108800 <ai_platform_inputs_get+0x1a0>)
 81086ea:	6013      	str	r3, [r2, #0]
 81086ec:	6812      	ldr	r2, [r2, #0]
 81086ee:	4b45      	ldr	r3, [pc, #276]	@ (8108804 <ai_platform_inputs_get+0x1a4>)
 81086f0:	429a      	cmp	r2, r3
 81086f2:	d000      	beq.n	81086f6 <ai_platform_inputs_get+0x96>
 81086f4:	e7fe      	b.n	81086f4 <ai_platform_inputs_get+0x94>
 81086f6:	f7ff fe73 	bl	81083e0 <_ai_platform_release_crc>
 81086fa:	2000      	movs	r0, #0
 81086fc:	b005      	add	sp, #20
 81086fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8108702:	4a41      	ldr	r2, [pc, #260]	@ (8108808 <ai_platform_inputs_get+0x1a8>)
 8108704:	2301      	movs	r3, #1
 8108706:	6093      	str	r3, [r2, #8]
 8108708:	6893      	ldr	r3, [r2, #8]
 810870a:	2b00      	cmp	r3, #0
 810870c:	d1fc      	bne.n	8108708 <ai_platform_inputs_get+0xa8>
 810870e:	4b3c      	ldr	r3, [pc, #240]	@ (8108800 <ai_platform_inputs_get+0x1a0>)
 8108710:	6013      	str	r3, [r2, #0]
 8108712:	6812      	ldr	r2, [r2, #0]
 8108714:	4b3b      	ldr	r3, [pc, #236]	@ (8108804 <ai_platform_inputs_get+0x1a4>)
 8108716:	429a      	cmp	r2, r3
 8108718:	d155      	bne.n	81087c6 <ai_platform_inputs_get+0x166>
 810871a:	f7ff fe61 	bl	81083e0 <_ai_platform_release_crc>
 810871e:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8108720:	2b00      	cmp	r3, #0
 8108722:	d051      	beq.n	81087c8 <ai_platform_inputs_get+0x168>
 8108724:	f8d7 a030 	ldr.w	sl, [r7, #48]	@ 0x30
 8108728:	f1ba 0f00 	cmp.w	sl, #0
 810872c:	d04c      	beq.n	81087c8 <ai_platform_inputs_get+0x168>
 810872e:	f04f 0b00 	mov.w	fp, #0
 8108732:	465d      	mov	r5, fp
 8108734:	9703      	str	r7, [sp, #12]
 8108736:	e016      	b.n	8108766 <ai_platform_inputs_get+0x106>
 8108738:	9901      	ldr	r1, [sp, #4]
 810873a:	2301      	movs	r3, #1
 810873c:	507b      	str	r3, [r7, r1]
 810873e:	69b1      	ldr	r1, [r6, #24]
 8108740:	6849      	ldr	r1, [r1, #4]
 8108742:	6121      	str	r1, [r4, #16]
 8108744:	f04f 0301 	mov.w	r3, #1
 8108748:	7523      	strb	r3, [r4, #20]
 810874a:	e9c4 c200 	strd	ip, r2, [r4]
 810874e:	6962      	ldr	r2, [r4, #20]
 8108750:	60a0      	str	r0, [r4, #8]
 8108752:	2300      	movs	r3, #0
 8108754:	f369 221f 	bfi	r2, r9, #8, #24
 8108758:	f8c4 8018 	str.w	r8, [r4, #24]
 810875c:	60e3      	str	r3, [r4, #12]
 810875e:	3501      	adds	r5, #1
 8108760:	f10b 0b1c 	add.w	fp, fp, #28
 8108764:	6162      	str	r2, [r4, #20]
 8108766:	f8ba 3000 	ldrh.w	r3, [sl]
 810876a:	42ab      	cmp	r3, r5
 810876c:	b2aa      	uxth	r2, r5
 810876e:	d93a      	bls.n	81087e6 <ai_platform_inputs_get+0x186>
 8108770:	f8da 3004 	ldr.w	r3, [sl, #4]
 8108774:	00e9      	lsls	r1, r5, #3
 8108776:	9101      	str	r1, [sp, #4]
 8108778:	2b00      	cmp	r3, #0
 810877a:	d034      	beq.n	81087e6 <ai_platform_inputs_get+0x186>
 810877c:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
 8108780:	2e00      	cmp	r6, #0
 8108782:	d030      	beq.n	81087e6 <ai_platform_inputs_get+0x186>
 8108784:	f8da 3008 	ldr.w	r3, [sl, #8]
 8108788:	69b2      	ldr	r2, [r6, #24]
 810878a:	f8d6 800c 	ldr.w	r8, [r6, #12]
 810878e:	6810      	ldr	r0, [r2, #0]
 8108790:	e9d3 4701 	ldrd	r4, r7, [r3, #4]
 8108794:	68b3      	ldr	r3, [r6, #8]
 8108796:	f3c3 2917 	ubfx	r9, r3, #8, #24
 810879a:	f001 fc93 	bl	810a0c4 <ai_array_to_buffer_fmt>
 810879e:	69b1      	ldr	r1, [r6, #24]
 81087a0:	4684      	mov	ip, r0
 81087a2:	eb07 00c5 	add.w	r0, r7, r5, lsl #3
 81087a6:	688a      	ldr	r2, [r1, #8]
 81087a8:	445c      	add	r4, fp
 81087aa:	2800      	cmp	r0, #0
 81087ac:	d0c8      	beq.n	8108740 <ai_platform_inputs_get+0xe0>
 81087ae:	2100      	movs	r1, #0
 81087b0:	f847 1035 	str.w	r1, [r7, r5, lsl #3]
 81087b4:	6831      	ldr	r1, [r6, #0]
 81087b6:	6041      	str	r1, [r0, #4]
 81087b8:	b111      	cbz	r1, 81087c0 <ai_platform_inputs_get+0x160>
 81087ba:	8849      	ldrh	r1, [r1, #2]
 81087bc:	2900      	cmp	r1, #0
 81087be:	d1bb      	bne.n	8108738 <ai_platform_inputs_get+0xd8>
 81087c0:	69b1      	ldr	r1, [r6, #24]
 81087c2:	2000      	movs	r0, #0
 81087c4:	e7bc      	b.n	8108740 <ai_platform_inputs_get+0xe0>
 81087c6:	e7fe      	b.n	81087c6 <ai_platform_inputs_get+0x166>
 81087c8:	2218      	movs	r2, #24
 81087ca:	2111      	movs	r1, #17
 81087cc:	f107 0010 	add.w	r0, r7, #16
 81087d0:	f000 fdc4 	bl	810935c <core_set_error>
 81087d4:	2200      	movs	r2, #0
 81087d6:	4610      	mov	r0, r2
 81087d8:	9b02      	ldr	r3, [sp, #8]
 81087da:	2b00      	cmp	r3, #0
 81087dc:	d08e      	beq.n	81086fc <ai_platform_inputs_get+0x9c>
 81087de:	801a      	strh	r2, [r3, #0]
 81087e0:	b005      	add	sp, #20
 81087e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 81087e6:	9f03      	ldr	r7, [sp, #12]
 81087e8:	2a00      	cmp	r2, #0
 81087ea:	d0ed      	beq.n	81087c8 <ai_platform_inputs_get+0x168>
 81087ec:	f8da 3008 	ldr.w	r3, [sl, #8]
 81087f0:	6858      	ldr	r0, [r3, #4]
 81087f2:	e7f1      	b.n	81087d8 <ai_platform_inputs_get+0x178>
 81087f4:	a1c00100 	.word	0xa1c00100
 81087f8:	e0042000 	.word	0xe0042000
 81087fc:	58024000 	.word	0x58024000
 8108800:	f407a5c2 	.word	0xf407a5c2
 8108804:	b5e8b5cd 	.word	0xb5e8b5cd
 8108808:	40023000 	.word	0x40023000

0810880c <ai_platform_outputs_get>:
 810880c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8108810:	b085      	sub	sp, #20
 8108812:	9102      	str	r1, [sp, #8]
 8108814:	b1f0      	cbz	r0, 8108854 <ai_platform_outputs_get+0x48>
 8108816:	4b5f      	ldr	r3, [pc, #380]	@ (8108994 <ai_platform_outputs_get+0x188>)
 8108818:	6802      	ldr	r2, [r0, #0]
 810881a:	429a      	cmp	r2, r3
 810881c:	4607      	mov	r7, r0
 810881e:	d119      	bne.n	8108854 <ai_platform_outputs_get+0x48>
 8108820:	f7ff fddc 	bl	81083dc <_ai_platform_acquire_crc>
 8108824:	4b5c      	ldr	r3, [pc, #368]	@ (8108998 <ai_platform_outputs_get+0x18c>)
 8108826:	681b      	ldr	r3, [r3, #0]
 8108828:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 810882c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8108830:	d03d      	beq.n	81088ae <ai_platform_outputs_get+0xa2>
 8108832:	4a5a      	ldr	r2, [pc, #360]	@ (810899c <ai_platform_outputs_get+0x190>)
 8108834:	2301      	movs	r3, #1
 8108836:	f8c2 3c08 	str.w	r3, [r2, #3080]	@ 0xc08
 810883a:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	@ 0xc08
 810883e:	2b00      	cmp	r3, #0
 8108840:	d1fb      	bne.n	810883a <ai_platform_outputs_get+0x2e>
 8108842:	4b57      	ldr	r3, [pc, #348]	@ (81089a0 <ai_platform_outputs_get+0x194>)
 8108844:	f8c2 3c00 	str.w	r3, [r2, #3072]	@ 0xc00
 8108848:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	@ 0xc00
 810884c:	4b55      	ldr	r3, [pc, #340]	@ (81089a4 <ai_platform_outputs_get+0x198>)
 810884e:	429a      	cmp	r2, r3
 8108850:	d039      	beq.n	81088c6 <ai_platform_outputs_get+0xba>
 8108852:	e7fe      	b.n	8108852 <ai_platform_outputs_get+0x46>
 8108854:	f7ff fdc2 	bl	81083dc <_ai_platform_acquire_crc>
 8108858:	4b4f      	ldr	r3, [pc, #316]	@ (8108998 <ai_platform_outputs_get+0x18c>)
 810885a:	681b      	ldr	r3, [r3, #0]
 810885c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8108860:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8108864:	d010      	beq.n	8108888 <ai_platform_outputs_get+0x7c>
 8108866:	4a4d      	ldr	r2, [pc, #308]	@ (810899c <ai_platform_outputs_get+0x190>)
 8108868:	2301      	movs	r3, #1
 810886a:	f8c2 3c08 	str.w	r3, [r2, #3080]	@ 0xc08
 810886e:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	@ 0xc08
 8108872:	2b00      	cmp	r3, #0
 8108874:	d1fb      	bne.n	810886e <ai_platform_outputs_get+0x62>
 8108876:	4b4a      	ldr	r3, [pc, #296]	@ (81089a0 <ai_platform_outputs_get+0x194>)
 8108878:	f8c2 3c00 	str.w	r3, [r2, #3072]	@ 0xc00
 810887c:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	@ 0xc00
 8108880:	4b48      	ldr	r3, [pc, #288]	@ (81089a4 <ai_platform_outputs_get+0x198>)
 8108882:	429a      	cmp	r2, r3
 8108884:	d00d      	beq.n	81088a2 <ai_platform_outputs_get+0x96>
 8108886:	e7fe      	b.n	8108886 <ai_platform_outputs_get+0x7a>
 8108888:	4a47      	ldr	r2, [pc, #284]	@ (81089a8 <ai_platform_outputs_get+0x19c>)
 810888a:	2301      	movs	r3, #1
 810888c:	6093      	str	r3, [r2, #8]
 810888e:	6893      	ldr	r3, [r2, #8]
 8108890:	2b00      	cmp	r3, #0
 8108892:	d1fc      	bne.n	810888e <ai_platform_outputs_get+0x82>
 8108894:	4b42      	ldr	r3, [pc, #264]	@ (81089a0 <ai_platform_outputs_get+0x194>)
 8108896:	6013      	str	r3, [r2, #0]
 8108898:	6812      	ldr	r2, [r2, #0]
 810889a:	4b42      	ldr	r3, [pc, #264]	@ (81089a4 <ai_platform_outputs_get+0x198>)
 810889c:	429a      	cmp	r2, r3
 810889e:	d000      	beq.n	81088a2 <ai_platform_outputs_get+0x96>
 81088a0:	e7fe      	b.n	81088a0 <ai_platform_outputs_get+0x94>
 81088a2:	f7ff fd9d 	bl	81083e0 <_ai_platform_release_crc>
 81088a6:	2000      	movs	r0, #0
 81088a8:	b005      	add	sp, #20
 81088aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 81088ae:	4a3e      	ldr	r2, [pc, #248]	@ (81089a8 <ai_platform_outputs_get+0x19c>)
 81088b0:	2301      	movs	r3, #1
 81088b2:	6093      	str	r3, [r2, #8]
 81088b4:	6893      	ldr	r3, [r2, #8]
 81088b6:	2b00      	cmp	r3, #0
 81088b8:	d1fc      	bne.n	81088b4 <ai_platform_outputs_get+0xa8>
 81088ba:	4b39      	ldr	r3, [pc, #228]	@ (81089a0 <ai_platform_outputs_get+0x194>)
 81088bc:	6013      	str	r3, [r2, #0]
 81088be:	6812      	ldr	r2, [r2, #0]
 81088c0:	4b38      	ldr	r3, [pc, #224]	@ (81089a4 <ai_platform_outputs_get+0x198>)
 81088c2:	429a      	cmp	r2, r3
 81088c4:	d150      	bne.n	8108968 <ai_platform_outputs_get+0x15c>
 81088c6:	f7ff fd8b 	bl	81083e0 <_ai_platform_release_crc>
 81088ca:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 81088cc:	2b01      	cmp	r3, #1
 81088ce:	d958      	bls.n	8108982 <ai_platform_outputs_get+0x176>
 81088d0:	f04f 0b00 	mov.w	fp, #0
 81088d4:	f8d7 a030 	ldr.w	sl, [r7, #48]	@ 0x30
 81088d8:	9703      	str	r7, [sp, #12]
 81088da:	465d      	mov	r5, fp
 81088dc:	e016      	b.n	810890c <ai_platform_outputs_get+0x100>
 81088de:	9901      	ldr	r1, [sp, #4]
 81088e0:	2301      	movs	r3, #1
 81088e2:	507b      	str	r3, [r7, r1]
 81088e4:	69b1      	ldr	r1, [r6, #24]
 81088e6:	6849      	ldr	r1, [r1, #4]
 81088e8:	6121      	str	r1, [r4, #16]
 81088ea:	f04f 0301 	mov.w	r3, #1
 81088ee:	7523      	strb	r3, [r4, #20]
 81088f0:	e9c4 c200 	strd	ip, r2, [r4]
 81088f4:	6962      	ldr	r2, [r4, #20]
 81088f6:	60a0      	str	r0, [r4, #8]
 81088f8:	2300      	movs	r3, #0
 81088fa:	f369 221f 	bfi	r2, r9, #8, #24
 81088fe:	f8c4 8018 	str.w	r8, [r4, #24]
 8108902:	60e3      	str	r3, [r4, #12]
 8108904:	3501      	adds	r5, #1
 8108906:	f10b 0b1c 	add.w	fp, fp, #28
 810890a:	6162      	str	r2, [r4, #20]
 810890c:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8108910:	42ab      	cmp	r3, r5
 8108912:	b2aa      	uxth	r2, r5
 8108914:	d929      	bls.n	810896a <ai_platform_outputs_get+0x15e>
 8108916:	f8da 3010 	ldr.w	r3, [sl, #16]
 810891a:	00e9      	lsls	r1, r5, #3
 810891c:	9101      	str	r1, [sp, #4]
 810891e:	b323      	cbz	r3, 810896a <ai_platform_outputs_get+0x15e>
 8108920:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
 8108924:	b30e      	cbz	r6, 810896a <ai_platform_outputs_get+0x15e>
 8108926:	f8da 3014 	ldr.w	r3, [sl, #20]
 810892a:	69b2      	ldr	r2, [r6, #24]
 810892c:	f8d6 800c 	ldr.w	r8, [r6, #12]
 8108930:	6810      	ldr	r0, [r2, #0]
 8108932:	e9d3 4701 	ldrd	r4, r7, [r3, #4]
 8108936:	68b3      	ldr	r3, [r6, #8]
 8108938:	f3c3 2917 	ubfx	r9, r3, #8, #24
 810893c:	f001 fbc2 	bl	810a0c4 <ai_array_to_buffer_fmt>
 8108940:	69b1      	ldr	r1, [r6, #24]
 8108942:	4684      	mov	ip, r0
 8108944:	eb07 00c5 	add.w	r0, r7, r5, lsl #3
 8108948:	688a      	ldr	r2, [r1, #8]
 810894a:	445c      	add	r4, fp
 810894c:	2800      	cmp	r0, #0
 810894e:	d0ca      	beq.n	81088e6 <ai_platform_outputs_get+0xda>
 8108950:	2100      	movs	r1, #0
 8108952:	f847 1035 	str.w	r1, [r7, r5, lsl #3]
 8108956:	6831      	ldr	r1, [r6, #0]
 8108958:	6041      	str	r1, [r0, #4]
 810895a:	b111      	cbz	r1, 8108962 <ai_platform_outputs_get+0x156>
 810895c:	8849      	ldrh	r1, [r1, #2]
 810895e:	2900      	cmp	r1, #0
 8108960:	d1bd      	bne.n	81088de <ai_platform_outputs_get+0xd2>
 8108962:	69b1      	ldr	r1, [r6, #24]
 8108964:	2000      	movs	r0, #0
 8108966:	e7be      	b.n	81088e6 <ai_platform_outputs_get+0xda>
 8108968:	e7fe      	b.n	8108968 <ai_platform_outputs_get+0x15c>
 810896a:	9f03      	ldr	r7, [sp, #12]
 810896c:	b14a      	cbz	r2, 8108982 <ai_platform_outputs_get+0x176>
 810896e:	f8da 3014 	ldr.w	r3, [sl, #20]
 8108972:	6858      	ldr	r0, [r3, #4]
 8108974:	9b02      	ldr	r3, [sp, #8]
 8108976:	2b00      	cmp	r3, #0
 8108978:	d096      	beq.n	81088a8 <ai_platform_outputs_get+0x9c>
 810897a:	801a      	strh	r2, [r3, #0]
 810897c:	b005      	add	sp, #20
 810897e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8108982:	2218      	movs	r2, #24
 8108984:	2111      	movs	r1, #17
 8108986:	f107 0010 	add.w	r0, r7, #16
 810898a:	f000 fce7 	bl	810935c <core_set_error>
 810898e:	2200      	movs	r2, #0
 8108990:	4610      	mov	r0, r2
 8108992:	e7ef      	b.n	8108974 <ai_platform_outputs_get+0x168>
 8108994:	a1c00100 	.word	0xa1c00100
 8108998:	e0042000 	.word	0xe0042000
 810899c:	58024000 	.word	0x58024000
 81089a0:	f407a5c2 	.word	0xf407a5c2
 81089a4:	b5e8b5cd 	.word	0xb5e8b5cd
 81089a8:	40023000 	.word	0x40023000

081089ac <ai_platform_network_create>:
 81089ac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 81089b0:	b083      	sub	sp, #12
 81089b2:	4606      	mov	r6, r0
 81089b4:	f89d 8028 	ldrb.w	r8, [sp, #40]	@ 0x28
 81089b8:	f89d 902c 	ldrb.w	r9, [sp, #44]	@ 0x2c
 81089bc:	4615      	mov	r5, r2
 81089be:	461f      	mov	r7, r3
 81089c0:	f7ff fd0c 	bl	81083dc <_ai_platform_acquire_crc>
 81089c4:	b188      	cbz	r0, 81089ea <ai_platform_network_create+0x3e>
 81089c6:	4a5d      	ldr	r2, [pc, #372]	@ (8108b3c <ai_platform_network_create+0x190>)
 81089c8:	6812      	ldr	r2, [r2, #0]
 81089ca:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
 81089ce:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 81089d2:	4603      	mov	r3, r0
 81089d4:	d00e      	beq.n	81089f4 <ai_platform_network_create+0x48>
 81089d6:	4a5a      	ldr	r2, [pc, #360]	@ (8108b40 <ai_platform_network_create+0x194>)
 81089d8:	2118      	movs	r1, #24
 81089da:	f8c2 1c08 	str.w	r1, [r2, #3080]	@ 0xc08
 81089de:	f8d2 1c08 	ldr.w	r1, [r2, #3080]	@ 0xc08
 81089e2:	2918      	cmp	r1, #24
 81089e4:	d018      	beq.n	8108a18 <ai_platform_network_create+0x6c>
 81089e6:	f7ff fcfb 	bl	81083e0 <_ai_platform_release_crc>
 81089ea:	f244 1033 	movw	r0, #16691	@ 0x4133
 81089ee:	b003      	add	sp, #12
 81089f0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 81089f4:	4a53      	ldr	r2, [pc, #332]	@ (8108b44 <ai_platform_network_create+0x198>)
 81089f6:	2101      	movs	r1, #1
 81089f8:	6091      	str	r1, [r2, #8]
 81089fa:	2114      	movs	r1, #20
 81089fc:	e001      	b.n	8108a02 <ai_platform_network_create+0x56>
 81089fe:	3901      	subs	r1, #1
 8108a00:	d002      	beq.n	8108a08 <ai_platform_network_create+0x5c>
 8108a02:	6894      	ldr	r4, [r2, #8]
 8108a04:	2c00      	cmp	r4, #0
 8108a06:	d1fa      	bne.n	81089fe <ai_platform_network_create+0x52>
 8108a08:	4a4e      	ldr	r2, [pc, #312]	@ (8108b44 <ai_platform_network_create+0x198>)
 8108a0a:	6891      	ldr	r1, [r2, #8]
 8108a0c:	b911      	cbnz	r1, 8108a14 <ai_platform_network_create+0x68>
 8108a0e:	6812      	ldr	r2, [r2, #0]
 8108a10:	3201      	adds	r2, #1
 8108a12:	d008      	beq.n	8108a26 <ai_platform_network_create+0x7a>
 8108a14:	4618      	mov	r0, r3
 8108a16:	e7e6      	b.n	81089e6 <ai_platform_network_create+0x3a>
 8108a18:	2101      	movs	r1, #1
 8108a1a:	f8c2 1c08 	str.w	r1, [r2, #3080]	@ 0xc08
 8108a1e:	f8d2 1c08 	ldr.w	r1, [r2, #3080]	@ 0xc08
 8108a22:	2900      	cmp	r1, #0
 8108a24:	d1fb      	bne.n	8108a1e <ai_platform_network_create+0x72>
 8108a26:	4618      	mov	r0, r3
 8108a28:	f7ff fcda 	bl	81083e0 <_ai_platform_release_crc>
 8108a2c:	f7ff fcd6 	bl	81083dc <_ai_platform_acquire_crc>
 8108a30:	4b42      	ldr	r3, [pc, #264]	@ (8108b3c <ai_platform_network_create+0x190>)
 8108a32:	681b      	ldr	r3, [r3, #0]
 8108a34:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8108a38:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8108a3c:	d010      	beq.n	8108a60 <ai_platform_network_create+0xb4>
 8108a3e:	4b40      	ldr	r3, [pc, #256]	@ (8108b40 <ai_platform_network_create+0x194>)
 8108a40:	2201      	movs	r2, #1
 8108a42:	f8c3 2c08 	str.w	r2, [r3, #3080]	@ 0xc08
 8108a46:	f8d3 1c08 	ldr.w	r1, [r3, #3080]	@ 0xc08
 8108a4a:	2900      	cmp	r1, #0
 8108a4c:	d1fb      	bne.n	8108a46 <ai_platform_network_create+0x9a>
 8108a4e:	4a3e      	ldr	r2, [pc, #248]	@ (8108b48 <ai_platform_network_create+0x19c>)
 8108a50:	f8c3 2c00 	str.w	r2, [r3, #3072]	@ 0xc00
 8108a54:	f8d3 2c00 	ldr.w	r2, [r3, #3072]	@ 0xc00
 8108a58:	4b3c      	ldr	r3, [pc, #240]	@ (8108b4c <ai_platform_network_create+0x1a0>)
 8108a5a:	429a      	cmp	r2, r3
 8108a5c:	d00c      	beq.n	8108a78 <ai_platform_network_create+0xcc>
 8108a5e:	e7fe      	b.n	8108a5e <ai_platform_network_create+0xb2>
 8108a60:	4a38      	ldr	r2, [pc, #224]	@ (8108b44 <ai_platform_network_create+0x198>)
 8108a62:	2301      	movs	r3, #1
 8108a64:	6093      	str	r3, [r2, #8]
 8108a66:	6893      	ldr	r3, [r2, #8]
 8108a68:	2b00      	cmp	r3, #0
 8108a6a:	d1fc      	bne.n	8108a66 <ai_platform_network_create+0xba>
 8108a6c:	4b36      	ldr	r3, [pc, #216]	@ (8108b48 <ai_platform_network_create+0x19c>)
 8108a6e:	6013      	str	r3, [r2, #0]
 8108a70:	6812      	ldr	r2, [r2, #0]
 8108a72:	4b36      	ldr	r3, [pc, #216]	@ (8108b4c <ai_platform_network_create+0x1a0>)
 8108a74:	429a      	cmp	r2, r3
 8108a76:	d122      	bne.n	8108abe <ai_platform_network_create+0x112>
 8108a78:	f7ff fcb2 	bl	81083e0 <_ai_platform_release_crc>
 8108a7c:	b38e      	cbz	r6, 8108ae2 <ai_platform_network_create+0x136>
 8108a7e:	4b34      	ldr	r3, [pc, #208]	@ (8108b50 <ai_platform_network_create+0x1a4>)
 8108a80:	602b      	str	r3, [r5, #0]
 8108a82:	6035      	str	r5, [r6, #0]
 8108a84:	f000 fc62 	bl	810934c <core_init>
 8108a88:	b1d0      	cbz	r0, 8108ac0 <ai_platform_network_create+0x114>
 8108a8a:	f7ff fca7 	bl	81083dc <_ai_platform_acquire_crc>
 8108a8e:	4b2b      	ldr	r3, [pc, #172]	@ (8108b3c <ai_platform_network_create+0x190>)
 8108a90:	681b      	ldr	r3, [r3, #0]
 8108a92:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8108a96:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8108a9a:	d025      	beq.n	8108ae8 <ai_platform_network_create+0x13c>
 8108a9c:	4a28      	ldr	r2, [pc, #160]	@ (8108b40 <ai_platform_network_create+0x194>)
 8108a9e:	2301      	movs	r3, #1
 8108aa0:	f8c2 3c08 	str.w	r3, [r2, #3080]	@ 0xc08
 8108aa4:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	@ 0xc08
 8108aa8:	2b00      	cmp	r3, #0
 8108aaa:	d1fb      	bne.n	8108aa4 <ai_platform_network_create+0xf8>
 8108aac:	4b26      	ldr	r3, [pc, #152]	@ (8108b48 <ai_platform_network_create+0x19c>)
 8108aae:	f8c2 3c00 	str.w	r3, [r2, #3072]	@ 0xc00
 8108ab2:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	@ 0xc00
 8108ab6:	4b25      	ldr	r3, [pc, #148]	@ (8108b4c <ai_platform_network_create+0x1a0>)
 8108ab8:	429a      	cmp	r2, r3
 8108aba:	d022      	beq.n	8108b02 <ai_platform_network_create+0x156>
 8108abc:	e7fe      	b.n	8108abc <ai_platform_network_create+0x110>
 8108abe:	e7fe      	b.n	8108abe <ai_platform_network_create+0x112>
 8108ac0:	2430      	movs	r4, #48	@ 0x30
 8108ac2:	2300      	movs	r3, #0
 8108ac4:	6033      	str	r3, [r6, #0]
 8108ac6:	2610      	movs	r6, #16
 8108ac8:	464a      	mov	r2, r9
 8108aca:	4641      	mov	r1, r8
 8108acc:	4638      	mov	r0, r7
 8108ace:	f001 fb9f 	bl	810a210 <ai_version_get>
 8108ad2:	4603      	mov	r3, r0
 8108ad4:	2000      	movs	r0, #0
 8108ad6:	f364 0007 	bfi	r0, r4, #0, #8
 8108ada:	64ab      	str	r3, [r5, #72]	@ 0x48
 8108adc:	f366 201f 	bfi	r0, r6, #8, #24
 8108ae0:	e785      	b.n	81089ee <ai_platform_network_create+0x42>
 8108ae2:	f241 0010 	movw	r0, #4112	@ 0x1010
 8108ae6:	e782      	b.n	81089ee <ai_platform_network_create+0x42>
 8108ae8:	4a16      	ldr	r2, [pc, #88]	@ (8108b44 <ai_platform_network_create+0x198>)
 8108aea:	2301      	movs	r3, #1
 8108aec:	6093      	str	r3, [r2, #8]
 8108aee:	6893      	ldr	r3, [r2, #8]
 8108af0:	2b00      	cmp	r3, #0
 8108af2:	d1fc      	bne.n	8108aee <ai_platform_network_create+0x142>
 8108af4:	4b14      	ldr	r3, [pc, #80]	@ (8108b48 <ai_platform_network_create+0x19c>)
 8108af6:	6013      	str	r3, [r2, #0]
 8108af8:	6812      	ldr	r2, [r2, #0]
 8108afa:	4b14      	ldr	r3, [pc, #80]	@ (8108b4c <ai_platform_network_create+0x1a0>)
 8108afc:	429a      	cmp	r2, r3
 8108afe:	d000      	beq.n	8108b02 <ai_platform_network_create+0x156>
 8108b00:	e7fe      	b.n	8108b00 <ai_platform_network_create+0x154>
 8108b02:	f7ff fc6d 	bl	81083e0 <_ai_platform_release_crc>
 8108b06:	2200      	movs	r2, #0
 8108b08:	4641      	mov	r1, r8
 8108b0a:	4638      	mov	r0, r7
 8108b0c:	f001 fb80 	bl	810a210 <ai_version_get>
 8108b10:	2200      	movs	r2, #0
 8108b12:	4604      	mov	r4, r0
 8108b14:	2105      	movs	r1, #5
 8108b16:	2001      	movs	r0, #1
 8108b18:	f001 fb7a 	bl	810a210 <ai_version_get>
 8108b1c:	4284      	cmp	r4, r0
 8108b1e:	d001      	beq.n	8108b24 <ai_platform_network_create+0x178>
 8108b20:	2401      	movs	r4, #1
 8108b22:	e7ce      	b.n	8108ac2 <ai_platform_network_create+0x116>
 8108b24:	4b0b      	ldr	r3, [pc, #44]	@ (8108b54 <ai_platform_network_create+0x1a8>)
 8108b26:	9301      	str	r3, [sp, #4]
 8108b28:	a801      	add	r0, sp, #4
 8108b2a:	f000 fc23 	bl	8109374 <ai_check_custom_types>
 8108b2e:	b110      	cbz	r0, 8108b36 <ai_platform_network_create+0x18a>
 8108b30:	2600      	movs	r6, #0
 8108b32:	4634      	mov	r4, r6
 8108b34:	e7c8      	b.n	8108ac8 <ai_platform_network_create+0x11c>
 8108b36:	2402      	movs	r4, #2
 8108b38:	e7c3      	b.n	8108ac2 <ai_platform_network_create+0x116>
 8108b3a:	bf00      	nop
 8108b3c:	e0042000 	.word	0xe0042000
 8108b40:	58024000 	.word	0x58024000
 8108b44:	40023000 	.word	0x40023000
 8108b48:	f407a5c2 	.word	0xf407a5c2
 8108b4c:	b5e8b5cd 	.word	0xb5e8b5cd
 8108b50:	a1c00100 	.word	0xa1c00100
 8108b54:	84048403 	.word	0x84048403

08108b58 <ai_platform_network_init>:
 8108b58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8108b5c:	b1f8      	cbz	r0, 8108b9e <ai_platform_network_init+0x46>
 8108b5e:	4b6e      	ldr	r3, [pc, #440]	@ (8108d18 <ai_platform_network_init+0x1c0>)
 8108b60:	6802      	ldr	r2, [r0, #0]
 8108b62:	429a      	cmp	r2, r3
 8108b64:	4604      	mov	r4, r0
 8108b66:	d11a      	bne.n	8108b9e <ai_platform_network_init+0x46>
 8108b68:	460e      	mov	r6, r1
 8108b6a:	f7ff fc37 	bl	81083dc <_ai_platform_acquire_crc>
 8108b6e:	4b6b      	ldr	r3, [pc, #428]	@ (8108d1c <ai_platform_network_init+0x1c4>)
 8108b70:	681b      	ldr	r3, [r3, #0]
 8108b72:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8108b76:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8108b7a:	d03d      	beq.n	8108bf8 <ai_platform_network_init+0xa0>
 8108b7c:	4a68      	ldr	r2, [pc, #416]	@ (8108d20 <ai_platform_network_init+0x1c8>)
 8108b7e:	2301      	movs	r3, #1
 8108b80:	f8c2 3c08 	str.w	r3, [r2, #3080]	@ 0xc08
 8108b84:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	@ 0xc08
 8108b88:	2b00      	cmp	r3, #0
 8108b8a:	d1fb      	bne.n	8108b84 <ai_platform_network_init+0x2c>
 8108b8c:	4b65      	ldr	r3, [pc, #404]	@ (8108d24 <ai_platform_network_init+0x1cc>)
 8108b8e:	f8c2 3c00 	str.w	r3, [r2, #3072]	@ 0xc00
 8108b92:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	@ 0xc00
 8108b96:	4b64      	ldr	r3, [pc, #400]	@ (8108d28 <ai_platform_network_init+0x1d0>)
 8108b98:	429a      	cmp	r2, r3
 8108b9a:	d039      	beq.n	8108c10 <ai_platform_network_init+0xb8>
 8108b9c:	e7fe      	b.n	8108b9c <ai_platform_network_init+0x44>
 8108b9e:	f7ff fc1d 	bl	81083dc <_ai_platform_acquire_crc>
 8108ba2:	4b5e      	ldr	r3, [pc, #376]	@ (8108d1c <ai_platform_network_init+0x1c4>)
 8108ba4:	681b      	ldr	r3, [r3, #0]
 8108ba6:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8108baa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8108bae:	d010      	beq.n	8108bd2 <ai_platform_network_init+0x7a>
 8108bb0:	4a5b      	ldr	r2, [pc, #364]	@ (8108d20 <ai_platform_network_init+0x1c8>)
 8108bb2:	2301      	movs	r3, #1
 8108bb4:	f8c2 3c08 	str.w	r3, [r2, #3080]	@ 0xc08
 8108bb8:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	@ 0xc08
 8108bbc:	2b00      	cmp	r3, #0
 8108bbe:	d1fb      	bne.n	8108bb8 <ai_platform_network_init+0x60>
 8108bc0:	4b58      	ldr	r3, [pc, #352]	@ (8108d24 <ai_platform_network_init+0x1cc>)
 8108bc2:	f8c2 3c00 	str.w	r3, [r2, #3072]	@ 0xc00
 8108bc6:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	@ 0xc00
 8108bca:	4b57      	ldr	r3, [pc, #348]	@ (8108d28 <ai_platform_network_init+0x1d0>)
 8108bcc:	429a      	cmp	r2, r3
 8108bce:	d00d      	beq.n	8108bec <ai_platform_network_init+0x94>
 8108bd0:	e7fe      	b.n	8108bd0 <ai_platform_network_init+0x78>
 8108bd2:	4a56      	ldr	r2, [pc, #344]	@ (8108d2c <ai_platform_network_init+0x1d4>)
 8108bd4:	2301      	movs	r3, #1
 8108bd6:	6093      	str	r3, [r2, #8]
 8108bd8:	6893      	ldr	r3, [r2, #8]
 8108bda:	2b00      	cmp	r3, #0
 8108bdc:	d1fc      	bne.n	8108bd8 <ai_platform_network_init+0x80>
 8108bde:	4b51      	ldr	r3, [pc, #324]	@ (8108d24 <ai_platform_network_init+0x1cc>)
 8108be0:	6013      	str	r3, [r2, #0]
 8108be2:	6812      	ldr	r2, [r2, #0]
 8108be4:	4b50      	ldr	r3, [pc, #320]	@ (8108d28 <ai_platform_network_init+0x1d0>)
 8108be6:	429a      	cmp	r2, r3
 8108be8:	d000      	beq.n	8108bec <ai_platform_network_init+0x94>
 8108bea:	e7fe      	b.n	8108bea <ai_platform_network_init+0x92>
 8108bec:	f7ff fbf8 	bl	81083e0 <_ai_platform_release_crc>
 8108bf0:	2600      	movs	r6, #0
 8108bf2:	4630      	mov	r0, r6
 8108bf4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8108bf8:	4a4c      	ldr	r2, [pc, #304]	@ (8108d2c <ai_platform_network_init+0x1d4>)
 8108bfa:	2301      	movs	r3, #1
 8108bfc:	6093      	str	r3, [r2, #8]
 8108bfe:	6893      	ldr	r3, [r2, #8]
 8108c00:	2b00      	cmp	r3, #0
 8108c02:	d1fc      	bne.n	8108bfe <ai_platform_network_init+0xa6>
 8108c04:	4b47      	ldr	r3, [pc, #284]	@ (8108d24 <ai_platform_network_init+0x1cc>)
 8108c06:	6013      	str	r3, [r2, #0]
 8108c08:	6812      	ldr	r2, [r2, #0]
 8108c0a:	4b47      	ldr	r3, [pc, #284]	@ (8108d28 <ai_platform_network_init+0x1d0>)
 8108c0c:	429a      	cmp	r2, r3
 8108c0e:	d11c      	bne.n	8108c4a <ai_platform_network_init+0xf2>
 8108c10:	f7ff fbe6 	bl	81083e0 <_ai_platform_release_crc>
 8108c14:	2e00      	cmp	r6, #0
 8108c16:	d06f      	beq.n	8108cf8 <ai_platform_network_init+0x1a0>
 8108c18:	4b45      	ldr	r3, [pc, #276]	@ (8108d30 <ai_platform_network_init+0x1d8>)
 8108c1a:	6832      	ldr	r2, [r6, #0]
 8108c1c:	429a      	cmp	r2, r3
 8108c1e:	d115      	bne.n	8108c4c <ai_platform_network_init+0xf4>
 8108c20:	e9d6 2101 	ldrd	r2, r1, [r6, #4]
 8108c24:	6933      	ldr	r3, [r6, #16]
 8108c26:	f8b6 e00c 	ldrh.w	lr, [r6, #12]
 8108c2a:	89f7      	ldrh	r7, [r6, #14]
 8108c2c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8108c2e:	e9c4 2107 	strd	r2, r1, [r4, #28]
 8108c32:	2303      	movs	r3, #3
 8108c34:	84e7      	strh	r7, [r4, #38]	@ 0x26
 8108c36:	f8a4 e024 	strh.w	lr, [r4, #36]	@ 0x24
 8108c3a:	60e3      	str	r3, [r4, #12]
 8108c3c:	4620      	mov	r0, r4
 8108c3e:	4626      	mov	r6, r4
 8108c40:	f000 fbc2 	bl	81093c8 <ai_layers_init_all>
 8108c44:	4630      	mov	r0, r6
 8108c46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8108c4a:	e7fe      	b.n	8108c4a <ai_platform_network_init+0xf2>
 8108c4c:	2101      	movs	r1, #1
 8108c4e:	4630      	mov	r0, r6
 8108c50:	4635      	mov	r5, r6
 8108c52:	6876      	ldr	r6, [r6, #4]
 8108c54:	f7ff fb74 	bl	8108340 <ai_buffer_get_size>
 8108c58:	f105 081c 	add.w	r8, r5, #28
 8108c5c:	4681      	mov	r9, r0
 8108c5e:	2101      	movs	r1, #1
 8108c60:	4640      	mov	r0, r8
 8108c62:	6a2f      	ldr	r7, [r5, #32]
 8108c64:	f7ff fb6c 	bl	8108340 <ai_buffer_get_size>
 8108c68:	f1b9 0f00 	cmp.w	r9, #0
 8108c6c:	d025      	beq.n	8108cba <ai_platform_network_init+0x162>
 8108c6e:	2201      	movs	r2, #1
 8108c70:	4696      	mov	lr, r2
 8108c72:	bb30      	cbnz	r0, 8108cc2 <ai_platform_network_init+0x16a>
 8108c74:	4680      	mov	r8, r0
 8108c76:	4607      	mov	r7, r0
 8108c78:	b376      	cbz	r6, 8108cd8 <ai_platform_network_init+0x180>
 8108c7a:	8be3      	ldrh	r3, [r4, #30]
 8108c7c:	4573      	cmp	r3, lr
 8108c7e:	d323      	bcc.n	8108cc8 <ai_platform_network_init+0x170>
 8108c80:	b142      	cbz	r2, 8108c94 <ai_platform_network_init+0x13c>
 8108c82:	46ac      	mov	ip, r5
 8108c84:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8108c88:	6a25      	ldr	r5, [r4, #32]
 8108c8a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8108c8c:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 8108c90:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8108c94:	8ce3      	ldrh	r3, [r4, #38]	@ 0x26
 8108c96:	f8a4 e01e 	strh.w	lr, [r4, #30]
 8108c9a:	2600      	movs	r6, #0
 8108c9c:	42bb      	cmp	r3, r7
 8108c9e:	83a6      	strh	r6, [r4, #28]
 8108ca0:	d323      	bcc.n	8108cea <ai_platform_network_init+0x192>
 8108ca2:	b37f      	cbz	r7, 8108d04 <ai_platform_network_init+0x1ac>
 8108ca4:	46c4      	mov	ip, r8
 8108ca6:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8108caa:	6aa5      	ldr	r5, [r4, #40]	@ 0x28
 8108cac:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8108cae:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 8108cb2:	46b6      	mov	lr, r6
 8108cb4:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8108cb8:	e7bb      	b.n	8108c32 <ai_platform_network_init+0xda>
 8108cba:	464a      	mov	r2, r9
 8108cbc:	46ce      	mov	lr, r9
 8108cbe:	464d      	mov	r5, r9
 8108cc0:	e7d7      	b.n	8108c72 <ai_platform_network_init+0x11a>
 8108cc2:	b30f      	cbz	r7, 8108d08 <ai_platform_network_init+0x1b0>
 8108cc4:	2701      	movs	r7, #1
 8108cc6:	e7d7      	b.n	8108c78 <ai_platform_network_init+0x120>
 8108cc8:	2212      	movs	r2, #18
 8108cca:	2116      	movs	r1, #22
 8108ccc:	f104 0010 	add.w	r0, r4, #16
 8108cd0:	f000 fb44 	bl	810935c <core_set_error>
 8108cd4:	2600      	movs	r6, #0
 8108cd6:	e78c      	b.n	8108bf2 <ai_platform_network_init+0x9a>
 8108cd8:	f1b9 0f00 	cmp.w	r9, #0
 8108cdc:	d0cd      	beq.n	8108c7a <ai_platform_network_init+0x122>
 8108cde:	2110      	movs	r1, #16
 8108ce0:	2212      	movs	r2, #18
 8108ce2:	1860      	adds	r0, r4, r1
 8108ce4:	f000 fb3a 	bl	810935c <core_set_error>
 8108ce8:	e783      	b.n	8108bf2 <ai_platform_network_init+0x9a>
 8108cea:	2213      	movs	r2, #19
 8108cec:	2116      	movs	r1, #22
 8108cee:	f104 0010 	add.w	r0, r4, #16
 8108cf2:	f000 fb33 	bl	810935c <core_set_error>
 8108cf6:	e77c      	b.n	8108bf2 <ai_platform_network_init+0x9a>
 8108cf8:	2110      	movs	r1, #16
 8108cfa:	2211      	movs	r2, #17
 8108cfc:	1860      	adds	r0, r4, r1
 8108cfe:	f000 fb2d 	bl	810935c <core_set_error>
 8108d02:	e776      	b.n	8108bf2 <ai_platform_network_init+0x9a>
 8108d04:	46be      	mov	lr, r7
 8108d06:	e794      	b.n	8108c32 <ai_platform_network_init+0xda>
 8108d08:	2110      	movs	r1, #16
 8108d0a:	2213      	movs	r2, #19
 8108d0c:	1860      	adds	r0, r4, r1
 8108d0e:	f000 fb25 	bl	810935c <core_set_error>
 8108d12:	463e      	mov	r6, r7
 8108d14:	e76d      	b.n	8108bf2 <ai_platform_network_init+0x9a>
 8108d16:	bf00      	nop
 8108d18:	a1c00100 	.word	0xa1c00100
 8108d1c:	e0042000 	.word	0xe0042000
 8108d20:	58024000 	.word	0x58024000
 8108d24:	f407a5c2 	.word	0xf407a5c2
 8108d28:	b5e8b5cd 	.word	0xb5e8b5cd
 8108d2c:	40023000 	.word	0x40023000
 8108d30:	a1facade 	.word	0xa1facade

08108d34 <ai_platform_network_post_init>:
 8108d34:	b538      	push	{r3, r4, r5, lr}
 8108d36:	b1f0      	cbz	r0, 8108d76 <ai_platform_network_post_init+0x42>
 8108d38:	4b3c      	ldr	r3, [pc, #240]	@ (8108e2c <ai_platform_network_post_init+0xf8>)
 8108d3a:	6802      	ldr	r2, [r0, #0]
 8108d3c:	429a      	cmp	r2, r3
 8108d3e:	4604      	mov	r4, r0
 8108d40:	d119      	bne.n	8108d76 <ai_platform_network_post_init+0x42>
 8108d42:	f7ff fb4b 	bl	81083dc <_ai_platform_acquire_crc>
 8108d46:	4b3a      	ldr	r3, [pc, #232]	@ (8108e30 <ai_platform_network_post_init+0xfc>)
 8108d48:	681b      	ldr	r3, [r3, #0]
 8108d4a:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8108d4e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8108d52:	d03b      	beq.n	8108dcc <ai_platform_network_post_init+0x98>
 8108d54:	4a37      	ldr	r2, [pc, #220]	@ (8108e34 <ai_platform_network_post_init+0x100>)
 8108d56:	2301      	movs	r3, #1
 8108d58:	f8c2 3c08 	str.w	r3, [r2, #3080]	@ 0xc08
 8108d5c:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	@ 0xc08
 8108d60:	2b00      	cmp	r3, #0
 8108d62:	d1fb      	bne.n	8108d5c <ai_platform_network_post_init+0x28>
 8108d64:	4b34      	ldr	r3, [pc, #208]	@ (8108e38 <ai_platform_network_post_init+0x104>)
 8108d66:	f8c2 3c00 	str.w	r3, [r2, #3072]	@ 0xc00
 8108d6a:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	@ 0xc00
 8108d6e:	4b33      	ldr	r3, [pc, #204]	@ (8108e3c <ai_platform_network_post_init+0x108>)
 8108d70:	429a      	cmp	r2, r3
 8108d72:	d037      	beq.n	8108de4 <ai_platform_network_post_init+0xb0>
 8108d74:	e7fe      	b.n	8108d74 <ai_platform_network_post_init+0x40>
 8108d76:	f7ff fb31 	bl	81083dc <_ai_platform_acquire_crc>
 8108d7a:	4b2d      	ldr	r3, [pc, #180]	@ (8108e30 <ai_platform_network_post_init+0xfc>)
 8108d7c:	681b      	ldr	r3, [r3, #0]
 8108d7e:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8108d82:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8108d86:	d010      	beq.n	8108daa <ai_platform_network_post_init+0x76>
 8108d88:	4a2a      	ldr	r2, [pc, #168]	@ (8108e34 <ai_platform_network_post_init+0x100>)
 8108d8a:	2301      	movs	r3, #1
 8108d8c:	f8c2 3c08 	str.w	r3, [r2, #3080]	@ 0xc08
 8108d90:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	@ 0xc08
 8108d94:	2b00      	cmp	r3, #0
 8108d96:	d1fb      	bne.n	8108d90 <ai_platform_network_post_init+0x5c>
 8108d98:	4b27      	ldr	r3, [pc, #156]	@ (8108e38 <ai_platform_network_post_init+0x104>)
 8108d9a:	f8c2 3c00 	str.w	r3, [r2, #3072]	@ 0xc00
 8108d9e:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	@ 0xc00
 8108da2:	4b26      	ldr	r3, [pc, #152]	@ (8108e3c <ai_platform_network_post_init+0x108>)
 8108da4:	429a      	cmp	r2, r3
 8108da6:	d00d      	beq.n	8108dc4 <ai_platform_network_post_init+0x90>
 8108da8:	e7fe      	b.n	8108da8 <ai_platform_network_post_init+0x74>
 8108daa:	4a25      	ldr	r2, [pc, #148]	@ (8108e40 <ai_platform_network_post_init+0x10c>)
 8108dac:	2301      	movs	r3, #1
 8108dae:	6093      	str	r3, [r2, #8]
 8108db0:	6893      	ldr	r3, [r2, #8]
 8108db2:	2b00      	cmp	r3, #0
 8108db4:	d1fc      	bne.n	8108db0 <ai_platform_network_post_init+0x7c>
 8108db6:	4b20      	ldr	r3, [pc, #128]	@ (8108e38 <ai_platform_network_post_init+0x104>)
 8108db8:	6013      	str	r3, [r2, #0]
 8108dba:	6812      	ldr	r2, [r2, #0]
 8108dbc:	4b1f      	ldr	r3, [pc, #124]	@ (8108e3c <ai_platform_network_post_init+0x108>)
 8108dbe:	429a      	cmp	r2, r3
 8108dc0:	d000      	beq.n	8108dc4 <ai_platform_network_post_init+0x90>
 8108dc2:	e7fe      	b.n	8108dc2 <ai_platform_network_post_init+0x8e>
 8108dc4:	f7ff fb0c 	bl	81083e0 <_ai_platform_release_crc>
 8108dc8:	2000      	movs	r0, #0
 8108dca:	bd38      	pop	{r3, r4, r5, pc}
 8108dcc:	4a1c      	ldr	r2, [pc, #112]	@ (8108e40 <ai_platform_network_post_init+0x10c>)
 8108dce:	2301      	movs	r3, #1
 8108dd0:	6093      	str	r3, [r2, #8]
 8108dd2:	6893      	ldr	r3, [r2, #8]
 8108dd4:	2b00      	cmp	r3, #0
 8108dd6:	d1fc      	bne.n	8108dd2 <ai_platform_network_post_init+0x9e>
 8108dd8:	4b17      	ldr	r3, [pc, #92]	@ (8108e38 <ai_platform_network_post_init+0x104>)
 8108dda:	6013      	str	r3, [r2, #0]
 8108ddc:	6812      	ldr	r2, [r2, #0]
 8108dde:	4b17      	ldr	r3, [pc, #92]	@ (8108e3c <ai_platform_network_post_init+0x108>)
 8108de0:	429a      	cmp	r2, r3
 8108de2:	d11a      	bne.n	8108e1a <ai_platform_network_post_init+0xe6>
 8108de4:	f7ff fafc 	bl	81083e0 <_ai_platform_release_crc>
 8108de8:	68e3      	ldr	r3, [r4, #12]
 8108dea:	f013 0502 	ands.w	r5, r3, #2
 8108dee:	d015      	beq.n	8108e1c <ai_platform_network_post_init+0xe8>
 8108df0:	4620      	mov	r0, r4
 8108df2:	f000 faf7 	bl	81093e4 <ai_layers_post_init_all>
 8108df6:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8108df8:	b16b      	cbz	r3, 8108e16 <ai_platform_network_post_init+0xe2>
 8108dfa:	6b65      	ldr	r5, [r4, #52]	@ 0x34
 8108dfc:	e007      	b.n	8108e0e <ai_platform_network_post_init+0xda>
 8108dfe:	e9d4 320f 	ldrd	r3, r2, [r4, #60]	@ 0x3c
 8108e02:	4798      	blx	r3
 8108e04:	692b      	ldr	r3, [r5, #16]
 8108e06:	42ab      	cmp	r3, r5
 8108e08:	d005      	beq.n	8108e16 <ai_platform_network_post_init+0xe2>
 8108e0a:	b123      	cbz	r3, 8108e16 <ai_platform_network_post_init+0xe2>
 8108e0c:	461d      	mov	r5, r3
 8108e0e:	4629      	mov	r1, r5
 8108e10:	2000      	movs	r0, #0
 8108e12:	2d00      	cmp	r5, #0
 8108e14:	d1f3      	bne.n	8108dfe <ai_platform_network_post_init+0xca>
 8108e16:	2001      	movs	r0, #1
 8108e18:	bd38      	pop	{r3, r4, r5, pc}
 8108e1a:	e7fe      	b.n	8108e1a <ai_platform_network_post_init+0xe6>
 8108e1c:	2210      	movs	r2, #16
 8108e1e:	2111      	movs	r1, #17
 8108e20:	18a0      	adds	r0, r4, r2
 8108e22:	f000 fa9b 	bl	810935c <core_set_error>
 8108e26:	4628      	mov	r0, r5
 8108e28:	bd38      	pop	{r3, r4, r5, pc}
 8108e2a:	bf00      	nop
 8108e2c:	a1c00100 	.word	0xa1c00100
 8108e30:	e0042000 	.word	0xe0042000
 8108e34:	58024000 	.word	0x58024000
 8108e38:	f407a5c2 	.word	0xf407a5c2
 8108e3c:	b5e8b5cd 	.word	0xb5e8b5cd
 8108e40:	40023000 	.word	0x40023000

08108e44 <ai_platform_network_process>:
 8108e44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8108e48:	460e      	mov	r6, r1
 8108e4a:	b085      	sub	sp, #20
 8108e4c:	4693      	mov	fp, r2
 8108e4e:	4605      	mov	r5, r0
 8108e50:	b120      	cbz	r0, 8108e5c <ai_platform_network_process+0x18>
 8108e52:	4bb8      	ldr	r3, [pc, #736]	@ (8109134 <ai_platform_network_process+0x2f0>)
 8108e54:	6802      	ldr	r2, [r0, #0]
 8108e56:	429a      	cmp	r2, r3
 8108e58:	bf18      	it	ne
 8108e5a:	2500      	movne	r5, #0
 8108e5c:	f7ff fabe 	bl	81083dc <_ai_platform_acquire_crc>
 8108e60:	4bb5      	ldr	r3, [pc, #724]	@ (8109138 <ai_platform_network_process+0x2f4>)
 8108e62:	681b      	ldr	r3, [r3, #0]
 8108e64:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8108e68:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8108e6c:	d010      	beq.n	8108e90 <ai_platform_network_process+0x4c>
 8108e6e:	4ab3      	ldr	r2, [pc, #716]	@ (810913c <ai_platform_network_process+0x2f8>)
 8108e70:	2301      	movs	r3, #1
 8108e72:	f8c2 3c08 	str.w	r3, [r2, #3080]	@ 0xc08
 8108e76:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	@ 0xc08
 8108e7a:	2b00      	cmp	r3, #0
 8108e7c:	d1fb      	bne.n	8108e76 <ai_platform_network_process+0x32>
 8108e7e:	4bb0      	ldr	r3, [pc, #704]	@ (8109140 <ai_platform_network_process+0x2fc>)
 8108e80:	f8c2 3c00 	str.w	r3, [r2, #3072]	@ 0xc00
 8108e84:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	@ 0xc00
 8108e88:	4bae      	ldr	r3, [pc, #696]	@ (8109144 <ai_platform_network_process+0x300>)
 8108e8a:	429a      	cmp	r2, r3
 8108e8c:	d00d      	beq.n	8108eaa <ai_platform_network_process+0x66>
 8108e8e:	e7fe      	b.n	8108e8e <ai_platform_network_process+0x4a>
 8108e90:	4aad      	ldr	r2, [pc, #692]	@ (8109148 <ai_platform_network_process+0x304>)
 8108e92:	2301      	movs	r3, #1
 8108e94:	6093      	str	r3, [r2, #8]
 8108e96:	6893      	ldr	r3, [r2, #8]
 8108e98:	2b00      	cmp	r3, #0
 8108e9a:	d1fc      	bne.n	8108e96 <ai_platform_network_process+0x52>
 8108e9c:	4ba8      	ldr	r3, [pc, #672]	@ (8109140 <ai_platform_network_process+0x2fc>)
 8108e9e:	6013      	str	r3, [r2, #0]
 8108ea0:	6812      	ldr	r2, [r2, #0]
 8108ea2:	4ba8      	ldr	r3, [pc, #672]	@ (8109144 <ai_platform_network_process+0x300>)
 8108ea4:	429a      	cmp	r2, r3
 8108ea6:	f040 812c 	bne.w	8109102 <ai_platform_network_process+0x2be>
 8108eaa:	f7ff fa99 	bl	81083e0 <_ai_platform_release_crc>
 8108eae:	2d00      	cmp	r5, #0
 8108eb0:	f000 8154 	beq.w	810915c <ai_platform_network_process+0x318>
 8108eb4:	8dab      	ldrh	r3, [r5, #44]	@ 0x2c
 8108eb6:	2b00      	cmp	r3, #0
 8108eb8:	f000 8124 	beq.w	8109104 <ai_platform_network_process+0x2c0>
 8108ebc:	68eb      	ldr	r3, [r5, #12]
 8108ebe:	f8d5 a030 	ldr.w	sl, [r5, #48]	@ 0x30
 8108ec2:	f003 0303 	and.w	r3, r3, #3
 8108ec6:	2700      	movs	r7, #0
 8108ec8:	2b03      	cmp	r3, #3
 8108eca:	616f      	str	r7, [r5, #20]
 8108ecc:	f040 813e 	bne.w	810914c <ai_platform_network_process+0x308>
 8108ed0:	2e00      	cmp	r6, #0
 8108ed2:	f000 811d 	beq.w	8109110 <ai_platform_network_process+0x2cc>
 8108ed6:	f1ba 0f00 	cmp.w	sl, #0
 8108eda:	f000 8119 	beq.w	8109110 <ai_platform_network_process+0x2cc>
 8108ede:	f8ba 3000 	ldrh.w	r3, [sl]
 8108ee2:	2b00      	cmp	r3, #0
 8108ee4:	f000 8114 	beq.w	8109110 <ai_platform_network_process+0x2cc>
 8108ee8:	69b3      	ldr	r3, [r6, #24]
 8108eea:	f8cd b00c 	str.w	fp, [sp, #12]
 8108eee:	681b      	ldr	r3, [r3, #0]
 8108ef0:	e9cd 3501 	strd	r3, r5, [sp, #4]
 8108ef4:	f8da 3004 	ldr.w	r3, [sl, #4]
 8108ef8:	2b00      	cmp	r3, #0
 8108efa:	d072      	beq.n	8108fe2 <ai_platform_network_process+0x19e>
 8108efc:	f853 4027 	ldr.w	r4, [r3, r7, lsl #2]
 8108f00:	2c00      	cmp	r4, #0
 8108f02:	d06e      	beq.n	8108fe2 <ai_platform_network_process+0x19e>
 8108f04:	f8da 3008 	ldr.w	r3, [sl, #8]
 8108f08:	f8d3 9000 	ldr.w	r9, [r3]
 8108f0c:	eb19 1807 	adds.w	r8, r9, r7, lsl #4
 8108f10:	ea4f 1b07 	mov.w	fp, r7, lsl #4
 8108f14:	f000 81de 	beq.w	81092d4 <ai_platform_network_process+0x490>
 8108f18:	69a3      	ldr	r3, [r4, #24]
 8108f1a:	2101      	movs	r1, #1
 8108f1c:	4630      	mov	r0, r6
 8108f1e:	685d      	ldr	r5, [r3, #4]
 8108f20:	f7ff fa0e 	bl	8108340 <ai_buffer_get_size>
 8108f24:	4285      	cmp	r5, r0
 8108f26:	f0c0 811b 	bcc.w	8109160 <ai_platform_network_process+0x31c>
 8108f2a:	68e0      	ldr	r0, [r4, #12]
 8108f2c:	69b1      	ldr	r1, [r6, #24]
 8108f2e:	68c2      	ldr	r2, [r0, #12]
 8108f30:	68cb      	ldr	r3, [r1, #12]
 8108f32:	429a      	cmp	r2, r3
 8108f34:	f040 8114 	bne.w	8109160 <ai_platform_network_process+0x31c>
 8108f38:	6882      	ldr	r2, [r0, #8]
 8108f3a:	688b      	ldr	r3, [r1, #8]
 8108f3c:	429a      	cmp	r2, r3
 8108f3e:	f040 810f 	bne.w	8109160 <ai_platform_network_process+0x31c>
 8108f42:	6842      	ldr	r2, [r0, #4]
 8108f44:	684b      	ldr	r3, [r1, #4]
 8108f46:	429a      	cmp	r2, r3
 8108f48:	f040 810a 	bne.w	8109160 <ai_platform_network_process+0x31c>
 8108f4c:	69a3      	ldr	r3, [r4, #24]
 8108f4e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8108f52:	f001 f94b 	bl	810a1ec <ai_array_get_data_byte_size>
 8108f56:	4605      	mov	r5, r0
 8108f58:	4620      	mov	r0, r4
 8108f5a:	f001 f95f 	bl	810a21c <get_tensor_byte_size>
 8108f5e:	4285      	cmp	r5, r0
 8108f60:	f0c0 80fe 	bcc.w	8109160 <ai_platform_network_process+0x31c>
 8108f64:	69a3      	ldr	r3, [r4, #24]
 8108f66:	6818      	ldr	r0, [r3, #0]
 8108f68:	f001 f8ac 	bl	810a0c4 <ai_array_to_buffer_fmt>
 8108f6c:	6833      	ldr	r3, [r6, #0]
 8108f6e:	4058      	eors	r0, r3
 8108f70:	f030 407e 	bics.w	r0, r0, #4261412864	@ 0xfe000000
 8108f74:	f040 81b9 	bne.w	81092ea <ai_platform_network_process+0x4a6>
 8108f78:	6873      	ldr	r3, [r6, #4]
 8108f7a:	2b00      	cmp	r3, #0
 8108f7c:	f000 81ac 	beq.w	81092d8 <ai_platform_network_process+0x494>
 8108f80:	69b3      	ldr	r3, [r6, #24]
 8108f82:	681b      	ldr	r3, [r3, #0]
 8108f84:	2b00      	cmp	r3, #0
 8108f86:	f000 819c 	beq.w	81092c2 <ai_platform_network_process+0x47e>
 8108f8a:	9a01      	ldr	r2, [sp, #4]
 8108f8c:	429a      	cmp	r2, r3
 8108f8e:	bf38      	it	cc
 8108f90:	461a      	movcc	r2, r3
 8108f92:	4620      	mov	r0, r4
 8108f94:	9201      	str	r2, [sp, #4]
 8108f96:	f001 f941 	bl	810a21c <get_tensor_byte_size>
 8108f9a:	f8c8 0008 	str.w	r0, [r8, #8]
 8108f9e:	69b3      	ldr	r3, [r6, #24]
 8108fa0:	681b      	ldr	r3, [r3, #0]
 8108fa2:	fb00 f303 	mul.w	r3, r0, r3
 8108fa6:	f8c8 300c 	str.w	r3, [r8, #12]
 8108faa:	6871      	ldr	r1, [r6, #4]
 8108fac:	f8c8 1004 	str.w	r1, [r8, #4]
 8108fb0:	440b      	add	r3, r1
 8108fb2:	f849 300b 	str.w	r3, [r9, fp]
 8108fb6:	69a0      	ldr	r0, [r4, #24]
 8108fb8:	6803      	ldr	r3, [r0, #0]
 8108fba:	009a      	lsls	r2, r3, #2
 8108fbc:	f107 0701 	add.w	r7, r7, #1
 8108fc0:	f106 061c 	add.w	r6, r6, #28
 8108fc4:	f100 80af 	bmi.w	8109126 <ai_platform_network_process+0x2e2>
 8108fc8:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 8108fcc:	1a9b      	subs	r3, r3, r2
 8108fce:	4419      	add	r1, r3
 8108fd0:	6081      	str	r1, [r0, #8]
 8108fd2:	69a3      	ldr	r3, [r4, #24]
 8108fd4:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8108fd8:	60da      	str	r2, [r3, #12]
 8108fda:	f8ba 3000 	ldrh.w	r3, [sl]
 8108fde:	42bb      	cmp	r3, r7
 8108fe0:	d888      	bhi.n	8108ef4 <ai_platform_network_process+0xb0>
 8108fe2:	e9dd 5b02 	ldrd	r5, fp, [sp, #8]
 8108fe6:	8daa      	ldrh	r2, [r5, #44]	@ 0x2c
 8108fe8:	f1bb 0f00 	cmp.w	fp, #0
 8108fec:	f000 8186 	beq.w	81092fc <ai_platform_network_process+0x4b8>
 8108ff0:	2a01      	cmp	r2, #1
 8108ff2:	f240 815e 	bls.w	81092b2 <ai_platform_network_process+0x46e>
 8108ff6:	f8d5 9030 	ldr.w	r9, [r5, #48]	@ 0x30
 8108ffa:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8108ffe:	2b00      	cmp	r3, #0
 8109000:	f000 8157 	beq.w	81092b2 <ai_platform_network_process+0x46e>
 8109004:	465e      	mov	r6, fp
 8109006:	2700      	movs	r7, #0
 8109008:	462c      	mov	r4, r5
 810900a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 810900e:	2b00      	cmp	r3, #0
 8109010:	f000 80b4 	beq.w	810917c <ai_platform_network_process+0x338>
 8109014:	f853 5027 	ldr.w	r5, [r3, r7, lsl #2]
 8109018:	2d00      	cmp	r5, #0
 810901a:	f000 80af 	beq.w	810917c <ai_platform_network_process+0x338>
 810901e:	f8d9 3014 	ldr.w	r3, [r9, #20]
 8109022:	f8d3 8000 	ldr.w	r8, [r3]
 8109026:	eb18 1a07 	adds.w	sl, r8, r7, lsl #4
 810902a:	ea4f 1b07 	mov.w	fp, r7, lsl #4
 810902e:	f000 8171 	beq.w	8109314 <ai_platform_network_process+0x4d0>
 8109032:	69ab      	ldr	r3, [r5, #24]
 8109034:	2101      	movs	r1, #1
 8109036:	685b      	ldr	r3, [r3, #4]
 8109038:	9302      	str	r3, [sp, #8]
 810903a:	4630      	mov	r0, r6
 810903c:	f7ff f980 	bl	8108340 <ai_buffer_get_size>
 8109040:	9b02      	ldr	r3, [sp, #8]
 8109042:	4283      	cmp	r3, r0
 8109044:	f0c0 8134 	bcc.w	81092b0 <ai_platform_network_process+0x46c>
 8109048:	68e8      	ldr	r0, [r5, #12]
 810904a:	69b1      	ldr	r1, [r6, #24]
 810904c:	68c2      	ldr	r2, [r0, #12]
 810904e:	68cb      	ldr	r3, [r1, #12]
 8109050:	429a      	cmp	r2, r3
 8109052:	f040 812d 	bne.w	81092b0 <ai_platform_network_process+0x46c>
 8109056:	6882      	ldr	r2, [r0, #8]
 8109058:	688b      	ldr	r3, [r1, #8]
 810905a:	429a      	cmp	r2, r3
 810905c:	f040 8128 	bne.w	81092b0 <ai_platform_network_process+0x46c>
 8109060:	6842      	ldr	r2, [r0, #4]
 8109062:	684b      	ldr	r3, [r1, #4]
 8109064:	429a      	cmp	r2, r3
 8109066:	f040 8123 	bne.w	81092b0 <ai_platform_network_process+0x46c>
 810906a:	69ab      	ldr	r3, [r5, #24]
 810906c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8109070:	f001 f8bc 	bl	810a1ec <ai_array_get_data_byte_size>
 8109074:	9002      	str	r0, [sp, #8]
 8109076:	4628      	mov	r0, r5
 8109078:	f001 f8d0 	bl	810a21c <get_tensor_byte_size>
 810907c:	9b02      	ldr	r3, [sp, #8]
 810907e:	4283      	cmp	r3, r0
 8109080:	f0c0 8116 	bcc.w	81092b0 <ai_platform_network_process+0x46c>
 8109084:	69ab      	ldr	r3, [r5, #24]
 8109086:	6818      	ldr	r0, [r3, #0]
 8109088:	f001 f81c 	bl	810a0c4 <ai_array_to_buffer_fmt>
 810908c:	6833      	ldr	r3, [r6, #0]
 810908e:	4058      	eors	r0, r3
 8109090:	f030 407e 	bics.w	r0, r0, #4261412864	@ 0xfe000000
 8109094:	f040 8136 	bne.w	8109304 <ai_platform_network_process+0x4c0>
 8109098:	6873      	ldr	r3, [r6, #4]
 810909a:	2b00      	cmp	r3, #0
 810909c:	f000 814d 	beq.w	810933a <ai_platform_network_process+0x4f6>
 81090a0:	69b3      	ldr	r3, [r6, #24]
 81090a2:	681b      	ldr	r3, [r3, #0]
 81090a4:	2b00      	cmp	r3, #0
 81090a6:	f000 813f 	beq.w	8109328 <ai_platform_network_process+0x4e4>
 81090aa:	9a01      	ldr	r2, [sp, #4]
 81090ac:	429a      	cmp	r2, r3
 81090ae:	bf38      	it	cc
 81090b0:	461a      	movcc	r2, r3
 81090b2:	4628      	mov	r0, r5
 81090b4:	9201      	str	r2, [sp, #4]
 81090b6:	f001 f8b1 	bl	810a21c <get_tensor_byte_size>
 81090ba:	f8ca 0008 	str.w	r0, [sl, #8]
 81090be:	69b3      	ldr	r3, [r6, #24]
 81090c0:	681b      	ldr	r3, [r3, #0]
 81090c2:	fb00 f303 	mul.w	r3, r0, r3
 81090c6:	f8ca 300c 	str.w	r3, [sl, #12]
 81090ca:	6871      	ldr	r1, [r6, #4]
 81090cc:	f8ca 1004 	str.w	r1, [sl, #4]
 81090d0:	440b      	add	r3, r1
 81090d2:	f848 300b 	str.w	r3, [r8, fp]
 81090d6:	69a8      	ldr	r0, [r5, #24]
 81090d8:	6803      	ldr	r3, [r0, #0]
 81090da:	009b      	lsls	r3, r3, #2
 81090dc:	f107 0701 	add.w	r7, r7, #1
 81090e0:	f106 061c 	add.w	r6, r6, #28
 81090e4:	d445      	bmi.n	8109172 <ai_platform_network_process+0x32e>
 81090e6:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 81090ea:	1a9b      	subs	r3, r3, r2
 81090ec:	4419      	add	r1, r3
 81090ee:	6081      	str	r1, [r0, #8]
 81090f0:	69ab      	ldr	r3, [r5, #24]
 81090f2:	f8da 2004 	ldr.w	r2, [sl, #4]
 81090f6:	60da      	str	r2, [r3, #12]
 81090f8:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 81090fc:	429f      	cmp	r7, r3
 81090fe:	d384      	bcc.n	810900a <ai_platform_network_process+0x1c6>
 8109100:	e03c      	b.n	810917c <ai_platform_network_process+0x338>
 8109102:	e7fe      	b.n	8109102 <ai_platform_network_process+0x2be>
 8109104:	68ea      	ldr	r2, [r5, #12]
 8109106:	616b      	str	r3, [r5, #20]
 8109108:	f002 0203 	and.w	r2, r2, #3
 810910c:	2a03      	cmp	r2, #3
 810910e:	d11d      	bne.n	810914c <ai_platform_network_process+0x308>
 8109110:	2217      	movs	r2, #23
 8109112:	2112      	movs	r1, #18
 8109114:	f105 0010 	add.w	r0, r5, #16
 8109118:	f000 f920 	bl	810935c <core_set_error>
 810911c:	2400      	movs	r4, #0
 810911e:	4620      	mov	r0, r4
 8109120:	b005      	add	sp, #20
 8109122:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8109126:	f8ba 3000 	ldrh.w	r3, [sl]
 810912a:	429f      	cmp	r7, r3
 810912c:	f4ff aee2 	bcc.w	8108ef4 <ai_platform_network_process+0xb0>
 8109130:	e757      	b.n	8108fe2 <ai_platform_network_process+0x19e>
 8109132:	bf00      	nop
 8109134:	a1c00100 	.word	0xa1c00100
 8109138:	e0042000 	.word	0xe0042000
 810913c:	58024000 	.word	0x58024000
 8109140:	f407a5c2 	.word	0xf407a5c2
 8109144:	b5e8b5cd 	.word	0xb5e8b5cd
 8109148:	40023000 	.word	0x40023000
 810914c:	2230      	movs	r2, #48	@ 0x30
 810914e:	2111      	movs	r1, #17
 8109150:	f105 0010 	add.w	r0, r5, #16
 8109154:	f000 f902 	bl	810935c <core_set_error>
 8109158:	2400      	movs	r4, #0
 810915a:	e7e0      	b.n	810911e <ai_platform_network_process+0x2da>
 810915c:	462c      	mov	r4, r5
 810915e:	e7de      	b.n	810911e <ai_platform_network_process+0x2da>
 8109160:	9d02      	ldr	r5, [sp, #8]
 8109162:	2218      	movs	r2, #24
 8109164:	2112      	movs	r1, #18
 8109166:	f105 0010 	add.w	r0, r5, #16
 810916a:	f000 f8f7 	bl	810935c <core_set_error>
 810916e:	2400      	movs	r4, #0
 8109170:	e7d5      	b.n	810911e <ai_platform_network_process+0x2da>
 8109172:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8109176:	429f      	cmp	r7, r3
 8109178:	f4ff af47 	bcc.w	810900a <ai_platform_network_process+0x1c6>
 810917c:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 8109180:	8da2      	ldrh	r2, [r4, #44]	@ 0x2c
 8109182:	82a3      	strh	r3, [r4, #20]
 8109184:	4625      	mov	r5, r4
 8109186:	2a00      	cmp	r2, #0
 8109188:	f040 808c 	bne.w	81092a4 <ai_platform_network_process+0x460>
 810918c:	4616      	mov	r6, r2
 810918e:	4617      	mov	r7, r2
 8109190:	8aec      	ldrh	r4, [r5, #22]
 8109192:	429c      	cmp	r4, r3
 8109194:	bf38      	it	cc
 8109196:	46ab      	movcc	fp, r5
 8109198:	d2c1      	bcs.n	810911e <ai_platform_network_process+0x2da>
 810919a:	2e00      	cmp	r6, #0
 810919c:	d030      	beq.n	8109200 <ai_platform_network_process+0x3bc>
 810919e:	f04f 0800 	mov.w	r8, #0
 81091a2:	e014      	b.n	81091ce <ai_platform_network_process+0x38a>
 81091a4:	6882      	ldr	r2, [r0, #8]
 81091a6:	68c5      	ldr	r5, [r0, #12]
 81091a8:	6863      	ldr	r3, [r4, #4]
 81091aa:	1b52      	subs	r2, r2, r5
 81091ac:	4413      	add	r3, r2
 81091ae:	6083      	str	r3, [r0, #8]
 81091b0:	698b      	ldr	r3, [r1, #24]
 81091b2:	6862      	ldr	r2, [r4, #4]
 81091b4:	60da      	str	r2, [r3, #12]
 81091b6:	e9d4 3101 	ldrd	r3, r1, [r4, #4]
 81091ba:	f859 200a 	ldr.w	r2, [r9, sl]
 81091be:	440b      	add	r3, r1
 81091c0:	4293      	cmp	r3, r2
 81091c2:	bf24      	itt	cs
 81091c4:	68e3      	ldrcs	r3, [r4, #12]
 81091c6:	1ad3      	subcs	r3, r2, r3
 81091c8:	6063      	str	r3, [r4, #4]
 81091ca:	f108 0801 	add.w	r8, r8, #1
 81091ce:	8833      	ldrh	r3, [r6, #0]
 81091d0:	4543      	cmp	r3, r8
 81091d2:	ea4f 1a08 	mov.w	sl, r8, lsl #4
 81091d6:	d913      	bls.n	8109200 <ai_platform_network_process+0x3bc>
 81091d8:	6873      	ldr	r3, [r6, #4]
 81091da:	b18b      	cbz	r3, 8109200 <ai_platform_network_process+0x3bc>
 81091dc:	f853 1028 	ldr.w	r1, [r3, r8, lsl #2]
 81091e0:	b171      	cbz	r1, 8109200 <ai_platform_network_process+0x3bc>
 81091e2:	6988      	ldr	r0, [r1, #24]
 81091e4:	68b2      	ldr	r2, [r6, #8]
 81091e6:	6803      	ldr	r3, [r0, #0]
 81091e8:	f8d2 9000 	ldr.w	r9, [r2]
 81091ec:	009d      	lsls	r5, r3, #2
 81091ee:	eb09 1408 	add.w	r4, r9, r8, lsl #4
 81091f2:	d5d7      	bpl.n	81091a4 <ai_platform_network_process+0x360>
 81091f4:	6881      	ldr	r1, [r0, #8]
 81091f6:	68a2      	ldr	r2, [r4, #8]
 81091f8:	6860      	ldr	r0, [r4, #4]
 81091fa:	f000 fedd 	bl	8109fb8 <st_int8_copy>
 81091fe:	e7da      	b.n	81091b6 <ai_platform_network_process+0x372>
 8109200:	4658      	mov	r0, fp
 8109202:	f000 f903 	bl	810940c <ai_layers_forward_all>
 8109206:	2f00      	cmp	r7, #0
 8109208:	d03d      	beq.n	8109286 <ai_platform_network_process+0x442>
 810920a:	2400      	movs	r4, #0
 810920c:	e016      	b.n	810923c <ai_platform_network_process+0x3f8>
 810920e:	e9d8 3201 	ldrd	r3, r2, [r8, #4]
 8109212:	f859 100a 	ldr.w	r1, [r9, sl]
 8109216:	4413      	add	r3, r2
 8109218:	428b      	cmp	r3, r1
 810921a:	bf24      	itt	cs
 810921c:	f8d8 300c 	ldrcs.w	r3, [r8, #12]
 8109220:	1acb      	subcs	r3, r1, r3
 8109222:	f8c8 3004 	str.w	r3, [r8, #4]
 8109226:	6981      	ldr	r1, [r0, #24]
 8109228:	e9d1 2502 	ldrd	r2, r5, [r1, #8]
 810922c:	1b52      	subs	r2, r2, r5
 810922e:	4413      	add	r3, r2
 8109230:	608b      	str	r3, [r1, #8]
 8109232:	6983      	ldr	r3, [r0, #24]
 8109234:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8109238:	60da      	str	r2, [r3, #12]
 810923a:	3401      	adds	r4, #1
 810923c:	883b      	ldrh	r3, [r7, #0]
 810923e:	42a3      	cmp	r3, r4
 8109240:	d921      	bls.n	8109286 <ai_platform_network_process+0x442>
 8109242:	687b      	ldr	r3, [r7, #4]
 8109244:	b1fb      	cbz	r3, 8109286 <ai_platform_network_process+0x442>
 8109246:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 810924a:	b1e0      	cbz	r0, 8109286 <ai_platform_network_process+0x442>
 810924c:	68ba      	ldr	r2, [r7, #8]
 810924e:	6983      	ldr	r3, [r0, #24]
 8109250:	f8d2 9000 	ldr.w	r9, [r2]
 8109254:	681a      	ldr	r2, [r3, #0]
 8109256:	0092      	lsls	r2, r2, #2
 8109258:	ea4f 1a04 	mov.w	sl, r4, lsl #4
 810925c:	eb09 1804 	add.w	r8, r9, r4, lsl #4
 8109260:	d5d5      	bpl.n	810920e <ai_platform_network_process+0x3ca>
 8109262:	e9d8 1201 	ldrd	r1, r2, [r8, #4]
 8109266:	6898      	ldr	r0, [r3, #8]
 8109268:	f000 fea6 	bl	8109fb8 <st_int8_copy>
 810926c:	e9d8 3101 	ldrd	r3, r1, [r8, #4]
 8109270:	f859 200a 	ldr.w	r2, [r9, sl]
 8109274:	440b      	add	r3, r1
 8109276:	4293      	cmp	r3, r2
 8109278:	bf24      	itt	cs
 810927a:	f8d8 300c 	ldrcs.w	r3, [r8, #12]
 810927e:	1ad3      	subcs	r3, r2, r3
 8109280:	f8c8 3004 	str.w	r3, [r8, #4]
 8109284:	e7d9      	b.n	810923a <ai_platform_network_process+0x3f6>
 8109286:	f8bb 4016 	ldrh.w	r4, [fp, #22]
 810928a:	f8bb 3014 	ldrh.w	r3, [fp, #20]
 810928e:	3401      	adds	r4, #1
 8109290:	b2a4      	uxth	r4, r4
 8109292:	42a3      	cmp	r3, r4
 8109294:	f8ab 4016 	strh.w	r4, [fp, #22]
 8109298:	f63f af7f 	bhi.w	810919a <ai_platform_network_process+0x356>
 810929c:	4620      	mov	r0, r4
 810929e:	b005      	add	sp, #20
 81092a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 81092a4:	2a01      	cmp	r2, #1
 81092a6:	6b2e      	ldr	r6, [r5, #48]	@ 0x30
 81092a8:	d03c      	beq.n	8109324 <ai_platform_network_process+0x4e0>
 81092aa:	f106 070c 	add.w	r7, r6, #12
 81092ae:	e76f      	b.n	8109190 <ai_platform_network_process+0x34c>
 81092b0:	4625      	mov	r5, r4
 81092b2:	2218      	movs	r2, #24
 81092b4:	2113      	movs	r1, #19
 81092b6:	f105 0010 	add.w	r0, r5, #16
 81092ba:	f000 f84f 	bl	810935c <core_set_error>
 81092be:	2400      	movs	r4, #0
 81092c0:	e72d      	b.n	810911e <ai_platform_network_process+0x2da>
 81092c2:	9d02      	ldr	r5, [sp, #8]
 81092c4:	4604      	mov	r4, r0
 81092c6:	2221      	movs	r2, #33	@ 0x21
 81092c8:	2112      	movs	r1, #18
 81092ca:	f105 0010 	add.w	r0, r5, #16
 81092ce:	f000 f845 	bl	810935c <core_set_error>
 81092d2:	e724      	b.n	810911e <ai_platform_network_process+0x2da>
 81092d4:	9d02      	ldr	r5, [sp, #8]
 81092d6:	e71b      	b.n	8109110 <ai_platform_network_process+0x2cc>
 81092d8:	9d02      	ldr	r5, [sp, #8]
 81092da:	4604      	mov	r4, r0
 81092dc:	2217      	movs	r2, #23
 81092de:	2112      	movs	r1, #18
 81092e0:	f105 0010 	add.w	r0, r5, #16
 81092e4:	f000 f83a 	bl	810935c <core_set_error>
 81092e8:	e719      	b.n	810911e <ai_platform_network_process+0x2da>
 81092ea:	9d02      	ldr	r5, [sp, #8]
 81092ec:	2219      	movs	r2, #25
 81092ee:	2112      	movs	r1, #18
 81092f0:	f105 0010 	add.w	r0, r5, #16
 81092f4:	f000 f832 	bl	810935c <core_set_error>
 81092f8:	2400      	movs	r4, #0
 81092fa:	e710      	b.n	810911e <ai_platform_network_process+0x2da>
 81092fc:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 8109300:	82ab      	strh	r3, [r5, #20]
 8109302:	e740      	b.n	8109186 <ai_platform_network_process+0x342>
 8109304:	f104 0010 	add.w	r0, r4, #16
 8109308:	2219      	movs	r2, #25
 810930a:	2113      	movs	r1, #19
 810930c:	f000 f826 	bl	810935c <core_set_error>
 8109310:	2400      	movs	r4, #0
 8109312:	e704      	b.n	810911e <ai_platform_network_process+0x2da>
 8109314:	f104 0010 	add.w	r0, r4, #16
 8109318:	2217      	movs	r2, #23
 810931a:	2113      	movs	r1, #19
 810931c:	f000 f81e 	bl	810935c <core_set_error>
 8109320:	4654      	mov	r4, sl
 8109322:	e6fc      	b.n	810911e <ai_platform_network_process+0x2da>
 8109324:	2700      	movs	r7, #0
 8109326:	e733      	b.n	8109190 <ai_platform_network_process+0x34c>
 8109328:	4625      	mov	r5, r4
 810932a:	2221      	movs	r2, #33	@ 0x21
 810932c:	4604      	mov	r4, r0
 810932e:	2113      	movs	r1, #19
 8109330:	f105 0010 	add.w	r0, r5, #16
 8109334:	f000 f812 	bl	810935c <core_set_error>
 8109338:	e6f1      	b.n	810911e <ai_platform_network_process+0x2da>
 810933a:	4625      	mov	r5, r4
 810933c:	2217      	movs	r2, #23
 810933e:	4604      	mov	r4, r0
 8109340:	2113      	movs	r1, #19
 8109342:	f105 0010 	add.w	r0, r5, #16
 8109346:	f000 f809 	bl	810935c <core_set_error>
 810934a:	e6e8      	b.n	810911e <ai_platform_network_process+0x2da>

0810934c <core_init>:
 810934c:	2001      	movs	r0, #1
 810934e:	4770      	bx	lr

08109350 <core_get_error>:
 8109350:	4603      	mov	r3, r0
 8109352:	2200      	movs	r2, #0
 8109354:	6800      	ldr	r0, [r0, #0]
 8109356:	601a      	str	r2, [r3, #0]
 8109358:	4770      	bx	lr
 810935a:	bf00      	nop

0810935c <core_set_error>:
 810935c:	4603      	mov	r3, r0
 810935e:	7800      	ldrb	r0, [r0, #0]
 8109360:	b108      	cbz	r0, 8109366 <core_set_error+0xa>
 8109362:	2000      	movs	r0, #0
 8109364:	4770      	bx	lr
 8109366:	7019      	strb	r1, [r3, #0]
 8109368:	6819      	ldr	r1, [r3, #0]
 810936a:	f362 211f 	bfi	r1, r2, #8, #24
 810936e:	2001      	movs	r0, #1
 8109370:	6019      	str	r1, [r3, #0]
 8109372:	4770      	bx	lr

08109374 <ai_check_custom_types>:
 8109374:	b082      	sub	sp, #8
 8109376:	4b13      	ldr	r3, [pc, #76]	@ (81093c4 <ai_check_custom_types+0x50>)
 8109378:	9301      	str	r3, [sp, #4]
 810937a:	b118      	cbz	r0, 8109384 <ai_check_custom_types+0x10>
 810937c:	7803      	ldrb	r3, [r0, #0]
 810937e:	2b03      	cmp	r3, #3
 8109380:	d002      	beq.n	8109388 <ai_check_custom_types+0x14>
 8109382:	2000      	movs	r0, #0
 8109384:	b002      	add	sp, #8
 8109386:	4770      	bx	lr
 8109388:	f89d 2004 	ldrb.w	r2, [sp, #4]
 810938c:	4293      	cmp	r3, r2
 810938e:	d004      	beq.n	810939a <ai_check_custom_types+0x26>
 8109390:	2001      	movs	r0, #1
 8109392:	f080 0001 	eor.w	r0, r0, #1
 8109396:	b002      	add	sp, #8
 8109398:	4770      	bx	lr
 810939a:	7842      	ldrb	r2, [r0, #1]
 810939c:	f89d 3005 	ldrb.w	r3, [sp, #5]
 81093a0:	429a      	cmp	r2, r3
 81093a2:	f100 0001 	add.w	r0, r0, #1
 81093a6:	d1f3      	bne.n	8109390 <ai_check_custom_types+0x1c>
 81093a8:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 81093ac:	f89d 3006 	ldrb.w	r3, [sp, #6]
 81093b0:	429a      	cmp	r2, r3
 81093b2:	d1ed      	bne.n	8109390 <ai_check_custom_types+0x1c>
 81093b4:	7842      	ldrb	r2, [r0, #1]
 81093b6:	f89d 3007 	ldrb.w	r3, [sp, #7]
 81093ba:	429a      	cmp	r2, r3
 81093bc:	d1e8      	bne.n	8109390 <ai_check_custom_types+0x1c>
 81093be:	2000      	movs	r0, #0
 81093c0:	e7e7      	b.n	8109392 <ai_check_custom_types+0x1e>
 81093c2:	bf00      	nop
 81093c4:	84048403 	.word	0x84048403

081093c8 <ai_layers_init_all>:
 81093c8:	4601      	mov	r1, r0
 81093ca:	2000      	movs	r0, #0
 81093cc:	6b4b      	ldr	r3, [r1, #52]	@ 0x34
 81093ce:	b143      	cbz	r3, 81093e2 <ai_layers_init_all+0x1a>
 81093d0:	691a      	ldr	r2, [r3, #16]
 81093d2:	60d9      	str	r1, [r3, #12]
 81093d4:	429a      	cmp	r2, r3
 81093d6:	f100 0001 	add.w	r0, r0, #1
 81093da:	d002      	beq.n	81093e2 <ai_layers_init_all+0x1a>
 81093dc:	b10a      	cbz	r2, 81093e2 <ai_layers_init_all+0x1a>
 81093de:	4613      	mov	r3, r2
 81093e0:	e7f5      	b.n	81093ce <ai_layers_init_all+0x6>
 81093e2:	4770      	bx	lr

081093e4 <ai_layers_post_init_all>:
 81093e4:	b538      	push	{r3, r4, r5, lr}
 81093e6:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 81093e8:	2500      	movs	r5, #0
 81093ea:	b16c      	cbz	r4, 8109408 <ai_layers_post_init_all+0x24>
 81093ec:	6863      	ldr	r3, [r4, #4]
 81093ee:	07db      	lsls	r3, r3, #31
 81093f0:	d504      	bpl.n	81093fc <ai_layers_post_init_all+0x18>
 81093f2:	6a23      	ldr	r3, [r4, #32]
 81093f4:	4620      	mov	r0, r4
 81093f6:	b10b      	cbz	r3, 81093fc <ai_layers_post_init_all+0x18>
 81093f8:	4798      	blx	r3
 81093fa:	3501      	adds	r5, #1
 81093fc:	6923      	ldr	r3, [r4, #16]
 81093fe:	42a3      	cmp	r3, r4
 8109400:	d002      	beq.n	8109408 <ai_layers_post_init_all+0x24>
 8109402:	b10b      	cbz	r3, 8109408 <ai_layers_post_init_all+0x24>
 8109404:	461c      	mov	r4, r3
 8109406:	e7f0      	b.n	81093ea <ai_layers_post_init_all+0x6>
 8109408:	4628      	mov	r0, r5
 810940a:	bd38      	pop	{r3, r4, r5, pc}

0810940c <ai_layers_forward_all>:
 810940c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8109410:	f8d0 803c 	ldr.w	r8, [r0, #60]	@ 0x3c
 8109414:	4604      	mov	r4, r0
 8109416:	f1b8 0f00 	cmp.w	r8, #0
 810941a:	d02b      	beq.n	8109474 <ai_layers_forward_all+0x68>
 810941c:	6b41      	ldr	r1, [r0, #52]	@ 0x34
 810941e:	6381      	str	r1, [r0, #56]	@ 0x38
 8109420:	b321      	cbz	r1, 810946c <ai_layers_forward_all+0x60>
 8109422:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 8109424:	2001      	movs	r0, #1
 8109426:	47c0      	blx	r8
 8109428:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 810942a:	b1fe      	cbz	r6, 810946c <ai_layers_forward_all+0x60>
 810942c:	2700      	movs	r7, #0
 810942e:	4631      	mov	r1, r6
 8109430:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8109432:	2002      	movs	r0, #2
 8109434:	47c0      	blx	r8
 8109436:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
 8109438:	4628      	mov	r0, r5
 810943a:	696b      	ldr	r3, [r5, #20]
 810943c:	4798      	blx	r3
 810943e:	692e      	ldr	r6, [r5, #16]
 8109440:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8109442:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8109444:	42b5      	cmp	r5, r6
 8109446:	f04f 0003 	mov.w	r0, #3
 810944a:	d007      	beq.n	810945c <ai_layers_forward_all+0x50>
 810944c:	47c0      	blx	r8
 810944e:	3701      	adds	r7, #1
 8109450:	63a6      	str	r6, [r4, #56]	@ 0x38
 8109452:	2e00      	cmp	r6, #0
 8109454:	d1eb      	bne.n	810942e <ai_layers_forward_all+0x22>
 8109456:	4638      	mov	r0, r7
 8109458:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 810945c:	2003      	movs	r0, #3
 810945e:	47c0      	blx	r8
 8109460:	2300      	movs	r3, #0
 8109462:	3701      	adds	r7, #1
 8109464:	63a3      	str	r3, [r4, #56]	@ 0x38
 8109466:	4638      	mov	r0, r7
 8109468:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 810946c:	2700      	movs	r7, #0
 810946e:	4638      	mov	r0, r7
 8109470:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8109474:	6b45      	ldr	r5, [r0, #52]	@ 0x34
 8109476:	6385      	str	r5, [r0, #56]	@ 0x38
 8109478:	2d00      	cmp	r5, #0
 810947a:	d0f7      	beq.n	810946c <ai_layers_forward_all+0x60>
 810947c:	4647      	mov	r7, r8
 810947e:	696b      	ldr	r3, [r5, #20]
 8109480:	4628      	mov	r0, r5
 8109482:	4798      	blx	r3
 8109484:	462b      	mov	r3, r5
 8109486:	692d      	ldr	r5, [r5, #16]
 8109488:	429d      	cmp	r5, r3
 810948a:	d004      	beq.n	8109496 <ai_layers_forward_all+0x8a>
 810948c:	63a5      	str	r5, [r4, #56]	@ 0x38
 810948e:	3701      	adds	r7, #1
 8109490:	2d00      	cmp	r5, #0
 8109492:	d1f4      	bne.n	810947e <ai_layers_forward_all+0x72>
 8109494:	e7df      	b.n	8109456 <ai_layers_forward_all+0x4a>
 8109496:	2300      	movs	r3, #0
 8109498:	63a3      	str	r3, [r4, #56]	@ 0x38
 810949a:	3701      	adds	r7, #1
 810949c:	e7db      	b.n	8109456 <ai_layers_forward_all+0x4a>
 810949e:	bf00      	nop

081094a0 <forward_dense>:
 81094a0:	6983      	ldr	r3, [r0, #24]
 81094a2:	881a      	ldrh	r2, [r3, #0]
 81094a4:	2a00      	cmp	r2, #0
 81094a6:	f000 8181 	beq.w	81097ac <forward_dense+0x30c>
 81094aa:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 81094ae:	ed2d 8b02 	vpush	{d8}
 81094b2:	f8d3 c004 	ldr.w	ip, [r3, #4]
 81094b6:	f8dc 5004 	ldr.w	r5, [ip, #4]
 81094ba:	b095      	sub	sp, #84	@ 0x54
 81094bc:	b105      	cbz	r5, 81094c0 <forward_dense+0x20>
 81094be:	682d      	ldr	r5, [r5, #0]
 81094c0:	2a01      	cmp	r2, #1
 81094c2:	f000 828f 	beq.w	81099e4 <forward_dense+0x544>
 81094c6:	f8dc 6010 	ldr.w	r6, [ip, #16]
 81094ca:	b106      	cbz	r6, 81094ce <forward_dense+0x2e>
 81094cc:	6836      	ldr	r6, [r6, #0]
 81094ce:	2a02      	cmp	r2, #2
 81094d0:	f000 816e 	beq.w	81097b0 <forward_dense+0x310>
 81094d4:	f8dc 301c 	ldr.w	r3, [ip, #28]
 81094d8:	930b      	str	r3, [sp, #44]	@ 0x2c
 81094da:	2b00      	cmp	r3, #0
 81094dc:	f000 8274 	beq.w	81099c8 <forward_dense+0x528>
 81094e0:	4619      	mov	r1, r3
 81094e2:	f8bc 3018 	ldrh.w	r3, [ip, #24]
 81094e6:	6809      	ldr	r1, [r1, #0]
 81094e8:	910d      	str	r1, [sp, #52]	@ 0x34
 81094ea:	2b01      	cmp	r3, #1
 81094ec:	f240 826e 	bls.w	81099cc <forward_dense+0x52c>
 81094f0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 81094f2:	685b      	ldr	r3, [r3, #4]
 81094f4:	930b      	str	r3, [sp, #44]	@ 0x2c
 81094f6:	460b      	mov	r3, r1
 81094f8:	68e8      	ldr	r0, [r5, #12]
 81094fa:	68f7      	ldr	r7, [r6, #12]
 81094fc:	6840      	ldr	r0, [r0, #4]
 81094fe:	6999      	ldr	r1, [r3, #24]
 8109500:	9013      	str	r0, [sp, #76]	@ 0x4c
 8109502:	6878      	ldr	r0, [r7, #4]
 8109504:	680b      	ldr	r3, [r1, #0]
 8109506:	9012      	str	r0, [sp, #72]	@ 0x48
 8109508:	e9d7 4702 	ldrd	r4, r7, [r7, #8]
 810950c:	f3c3 1ec6 	ubfx	lr, r3, #7, #7
 8109510:	fb00 f404 	mul.w	r4, r0, r4
 8109514:	f3c3 5041 	ubfx	r0, r3, #21, #2
 8109518:	fa4e f000 	asr.w	r0, lr, r0
 810951c:	2a03      	cmp	r2, #3
 810951e:	9010      	str	r0, [sp, #64]	@ 0x40
 8109520:	f000 825d 	beq.w	81099de <forward_dense+0x53e>
 8109524:	f8dc 2028 	ldr.w	r2, [ip, #40]	@ 0x28
 8109528:	f3c3 4343 	ubfx	r3, r3, #17, #4
 810952c:	2a00      	cmp	r2, #0
 810952e:	f000 8246 	beq.w	81099be <forward_dense+0x51e>
 8109532:	6812      	ldr	r2, [r2, #0]
 8109534:	2a00      	cmp	r2, #0
 8109536:	f000 8242 	beq.w	81099be <forward_dense+0x51e>
 810953a:	2b04      	cmp	r3, #4
 810953c:	f8d2 9018 	ldr.w	r9, [r2, #24]
 8109540:	f000 822c 	beq.w	810999c <forward_dense+0x4fc>
 8109544:	2b08      	cmp	r3, #8
 8109546:	f000 8229 	beq.w	810999c <forward_dense+0x4fc>
 810954a:	f04f 0b00 	mov.w	fp, #0
 810954e:	69b2      	ldr	r2, [r6, #24]
 8109550:	69ab      	ldr	r3, [r5, #24]
 8109552:	6891      	ldr	r1, [r2, #8]
 8109554:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8109556:	689b      	ldr	r3, [r3, #8]
 8109558:	6952      	ldr	r2, [r2, #20]
 810955a:	9106      	str	r1, [sp, #24]
 810955c:	fb07 f404 	mul.w	r4, r7, r4
 8109560:	f8d2 9004 	ldr.w	r9, [r2, #4]
 8109564:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8109566:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 810956a:	4281      	cmp	r1, r0
 810956c:	ea4f 0482 	mov.w	r4, r2, lsl #2
 8109570:	900e      	str	r0, [sp, #56]	@ 0x38
 8109572:	940c      	str	r4, [sp, #48]	@ 0x30
 8109574:	eb01 0882 	add.w	r8, r1, r2, lsl #2
 8109578:	f080 8113 	bcs.w	81097a2 <forward_dense+0x302>
 810957c:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 810957e:	ed9f 8a93 	vldr	s16, [pc, #588]	@ 81097cc <forward_dense+0x32c>
 8109582:	f021 0201 	bic.w	r2, r1, #1
 8109586:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 810958a:	9204      	str	r2, [sp, #16]
 810958c:	f001 0201 	and.w	r2, r1, #1
 8109590:	08c8      	lsrs	r0, r1, #3
 8109592:	9208      	str	r2, [sp, #32]
 8109594:	008a      	lsls	r2, r1, #2
 8109596:	f001 0a07 	and.w	sl, r1, #7
 810959a:	920f      	str	r2, [sp, #60]	@ 0x3c
 810959c:	eb03 1240 	add.w	r2, r3, r0, lsl #5
 81095a0:	3320      	adds	r3, #32
 81095a2:	465c      	mov	r4, fp
 81095a4:	9007      	str	r0, [sp, #28]
 81095a6:	46cb      	mov	fp, r9
 81095a8:	9205      	str	r2, [sp, #20]
 81095aa:	9302      	str	r3, [sp, #8]
 81095ac:	46c1      	mov	r9, r8
 81095ae:	f8cd a044 	str.w	sl, [sp, #68]	@ 0x44
 81095b2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 81095b4:	699b      	ldr	r3, [r3, #24]
 81095b6:	689a      	ldr	r2, [r3, #8]
 81095b8:	9b02      	ldr	r3, [sp, #8]
 81095ba:	3b20      	subs	r3, #32
 81095bc:	930a      	str	r3, [sp, #40]	@ 0x28
 81095be:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 81095c0:	b10b      	cbz	r3, 81095c6 <forward_dense+0x126>
 81095c2:	699b      	ldr	r3, [r3, #24]
 81095c4:	689b      	ldr	r3, [r3, #8]
 81095c6:	2c00      	cmp	r4, #0
 81095c8:	f000 81da 	beq.w	8109980 <forward_dense+0x4e0>
 81095cc:	9910      	ldr	r1, [sp, #64]	@ 0x40
 81095ce:	2904      	cmp	r1, #4
 81095d0:	9906      	ldr	r1, [sp, #24]
 81095d2:	f000 80fd 	beq.w	81097d0 <forward_dense+0x330>
 81095d6:	4549      	cmp	r1, r9
 81095d8:	f080 80d2 	bcs.w	8109780 <forward_dense+0x2e0>
 81095dc:	460f      	mov	r7, r1
 81095de:	9907      	ldr	r1, [sp, #28]
 81095e0:	f8dd 8008 	ldr.w	r8, [sp, #8]
 81095e4:	f8dd a014 	ldr.w	sl, [sp, #20]
 81095e8:	1c4e      	adds	r6, r1, #1
 81095ea:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 81095ee:	4694      	mov	ip, r2
 81095f0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 81095f2:	468e      	mov	lr, r1
 81095f4:	2b00      	cmp	r3, #0
 81095f6:	f000 80de 	beq.w	81097b6 <forward_dense+0x316>
 81095fa:	ecf3 2a01 	vldmia	r3!, {s5}
 81095fe:	ed9f 7a73 	vldr	s14, [pc, #460]	@ 81097cc <forward_dense+0x32c>
 8109602:	f1be 0f00 	cmp.w	lr, #0
 8109606:	f000 80de 	beq.w	81097c6 <forward_dense+0x326>
 810960a:	f10c 0108 	add.w	r1, ip, #8
 810960e:	4640      	mov	r0, r8
 8109610:	f811 5c07 	ldrb.w	r5, [r1, #-7]
 8109614:	ed10 3a07 	vldr	s6, [r0, #-28]	@ 0xffffffe4
 8109618:	ed50 3a08 	vldr	s7, [r0, #-32]	@ 0xffffffe0
 810961c:	ed10 4a06 	vldr	s8, [r0, #-24]	@ 0xffffffe8
 8109620:	ed50 4a05 	vldr	s9, [r0, #-20]	@ 0xffffffec
 8109624:	ed10 5a04 	vldr	s10, [r0, #-16]
 8109628:	ed50 5a03 	vldr	s11, [r0, #-12]
 810962c:	ed10 6a02 	vldr	s12, [r0, #-8]
 8109630:	ed50 6a01 	vldr	s13, [r0, #-4]
 8109634:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8109638:	edd5 7a00 	vldr	s15, [r5]
 810963c:	f811 5c08 	ldrb.w	r5, [r1, #-8]
 8109640:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8109644:	ee67 7a83 	vmul.f32	s15, s15, s6
 8109648:	ed95 3a00 	vldr	s6, [r5]
 810964c:	f811 5c06 	ldrb.w	r5, [r1, #-6]
 8109650:	eee3 7a23 	vfma.f32	s15, s6, s7
 8109654:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8109658:	3108      	adds	r1, #8
 810965a:	edd5 3a00 	vldr	s7, [r5]
 810965e:	f811 5c0d 	ldrb.w	r5, [r1, #-13]
 8109662:	eee3 7a84 	vfma.f32	s15, s7, s8
 8109666:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 810966a:	3020      	adds	r0, #32
 810966c:	ed95 4a00 	vldr	s8, [r5]
 8109670:	f811 5c0c 	ldrb.w	r5, [r1, #-12]
 8109674:	eee4 7a24 	vfma.f32	s15, s8, s9
 8109678:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 810967c:	edd5 4a00 	vldr	s9, [r5]
 8109680:	f811 5c0b 	ldrb.w	r5, [r1, #-11]
 8109684:	eee4 7a85 	vfma.f32	s15, s9, s10
 8109688:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 810968c:	ed95 5a00 	vldr	s10, [r5]
 8109690:	f811 5c0a 	ldrb.w	r5, [r1, #-10]
 8109694:	eee5 7a25 	vfma.f32	s15, s10, s11
 8109698:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 810969c:	edd5 5a00 	vldr	s11, [r5]
 81096a0:	f811 5c09 	ldrb.w	r5, [r1, #-9]
 81096a4:	eee5 7a86 	vfma.f32	s15, s11, s12
 81096a8:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 81096ac:	428e      	cmp	r6, r1
 81096ae:	ed95 6a00 	vldr	s12, [r5]
 81096b2:	eee6 7a26 	vfma.f32	s15, s12, s13
 81096b6:	ee37 7a27 	vadd.f32	s14, s14, s15
 81096ba:	d1a9      	bne.n	8109610 <forward_dense+0x170>
 81096bc:	f1a6 0108 	sub.w	r1, r6, #8
 81096c0:	4650      	mov	r0, sl
 81096c2:	2a00      	cmp	r2, #0
 81096c4:	d04a      	beq.n	810975c <forward_dense+0x2bc>
 81096c6:	780d      	ldrb	r5, [r1, #0]
 81096c8:	edd0 6a00 	vldr	s13, [r0]
 81096cc:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 81096d0:	edd5 7a00 	vldr	s15, [r5]
 81096d4:	2a01      	cmp	r2, #1
 81096d6:	eea6 7aa7 	vfma.f32	s14, s13, s15
 81096da:	d03f      	beq.n	810975c <forward_dense+0x2bc>
 81096dc:	784d      	ldrb	r5, [r1, #1]
 81096de:	edd0 6a01 	vldr	s13, [r0, #4]
 81096e2:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 81096e6:	edd5 7a00 	vldr	s15, [r5]
 81096ea:	2a02      	cmp	r2, #2
 81096ec:	eea6 7aa7 	vfma.f32	s14, s13, s15
 81096f0:	d034      	beq.n	810975c <forward_dense+0x2bc>
 81096f2:	788d      	ldrb	r5, [r1, #2]
 81096f4:	edd0 6a02 	vldr	s13, [r0, #8]
 81096f8:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 81096fc:	edd5 7a00 	vldr	s15, [r5]
 8109700:	2a03      	cmp	r2, #3
 8109702:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8109706:	d029      	beq.n	810975c <forward_dense+0x2bc>
 8109708:	78cd      	ldrb	r5, [r1, #3]
 810970a:	edd0 6a03 	vldr	s13, [r0, #12]
 810970e:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8109712:	edd5 7a00 	vldr	s15, [r5]
 8109716:	2a04      	cmp	r2, #4
 8109718:	eea6 7aa7 	vfma.f32	s14, s13, s15
 810971c:	d01e      	beq.n	810975c <forward_dense+0x2bc>
 810971e:	790d      	ldrb	r5, [r1, #4]
 8109720:	edd0 6a04 	vldr	s13, [r0, #16]
 8109724:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8109728:	edd5 7a00 	vldr	s15, [r5]
 810972c:	2a05      	cmp	r2, #5
 810972e:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8109732:	d013      	beq.n	810975c <forward_dense+0x2bc>
 8109734:	794d      	ldrb	r5, [r1, #5]
 8109736:	edd0 6a05 	vldr	s13, [r0, #20]
 810973a:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 810973e:	edd5 7a00 	vldr	s15, [r5]
 8109742:	2a06      	cmp	r2, #6
 8109744:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8109748:	d008      	beq.n	810975c <forward_dense+0x2bc>
 810974a:	7989      	ldrb	r1, [r1, #6]
 810974c:	edd0 7a06 	vldr	s15, [r0, #24]
 8109750:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 8109754:	edd1 6a00 	vldr	s13, [r1]
 8109758:	eea6 7aa7 	vfma.f32	s14, s13, s15
 810975c:	44dc      	add	ip, fp
 810975e:	445e      	add	r6, fp
 8109760:	ee32 7a87 	vadd.f32	s14, s5, s14
 8109764:	eca7 7a01 	vstmia	r7!, {s14}
 8109768:	454f      	cmp	r7, r9
 810976a:	f4ff af43 	bcc.w	81095f4 <forward_dense+0x154>
 810976e:	9a06      	ldr	r2, [sp, #24]
 8109770:	eba9 0302 	sub.w	r3, r9, r2
 8109774:	3b01      	subs	r3, #1
 8109776:	f023 0303 	bic.w	r3, r3, #3
 810977a:	3304      	adds	r3, #4
 810977c:	18d3      	adds	r3, r2, r3
 810977e:	9306      	str	r3, [sp, #24]
 8109780:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8109782:	9a05      	ldr	r2, [sp, #20]
 8109784:	4499      	add	r9, r3
 8109786:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8109788:	441a      	add	r2, r3
 810978a:	9205      	str	r2, [sp, #20]
 810978c:	9a02      	ldr	r2, [sp, #8]
 810978e:	441a      	add	r2, r3
 8109790:	9202      	str	r2, [sp, #8]
 8109792:	9a04      	ldr	r2, [sp, #16]
 8109794:	441a      	add	r2, r3
 8109796:	9204      	str	r2, [sp, #16]
 8109798:	9b06      	ldr	r3, [sp, #24]
 810979a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 810979c:	4293      	cmp	r3, r2
 810979e:	f4ff af08 	bcc.w	81095b2 <forward_dense+0x112>
 81097a2:	b015      	add	sp, #84	@ 0x54
 81097a4:	ecbd 8b02 	vpop	{d8}
 81097a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 81097ac:	6853      	ldr	r3, [r2, #4]
 81097ae:	deff      	udf	#255	@ 0xff
 81097b0:	2300      	movs	r3, #0
 81097b2:	685b      	ldr	r3, [r3, #4]
 81097b4:	deff      	udf	#255	@ 0xff
 81097b6:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 81097cc <forward_dense+0x32c>
 81097ba:	eef0 2a48 	vmov.f32	s5, s16
 81097be:	f1be 0f00 	cmp.w	lr, #0
 81097c2:	f47f af22 	bne.w	810960a <forward_dense+0x16a>
 81097c6:	980a      	ldr	r0, [sp, #40]	@ 0x28
 81097c8:	4661      	mov	r1, ip
 81097ca:	e77a      	b.n	81096c2 <forward_dense+0x222>
 81097cc:	00000000 	.word	0x00000000
 81097d0:	4549      	cmp	r1, r9
 81097d2:	d2d5      	bcs.n	8109780 <forward_dense+0x2e0>
 81097d4:	9807      	ldr	r0, [sp, #28]
 81097d6:	9103      	str	r1, [sp, #12]
 81097d8:	9904      	ldr	r1, [sp, #16]
 81097da:	f100 0c01 	add.w	ip, r0, #1
 81097de:	3901      	subs	r1, #1
 81097e0:	eb02 0c8c 	add.w	ip, r2, ip, lsl #2
 81097e4:	9109      	str	r1, [sp, #36]	@ 0x24
 81097e6:	2b00      	cmp	r3, #0
 81097e8:	f000 80b2 	beq.w	8109950 <forward_dense+0x4b0>
 81097ec:	9907      	ldr	r1, [sp, #28]
 81097ee:	ecf3 2a01 	vldmia	r3!, {s5}
 81097f2:	ed1f 7a0a 	vldr	s14, [pc, #-40]	@ 81097cc <forward_dense+0x32c>
 81097f6:	2900      	cmp	r1, #0
 81097f8:	f000 80b2 	beq.w	8109960 <forward_dense+0x4c0>
 81097fc:	9902      	ldr	r1, [sp, #8]
 81097fe:	1d10      	adds	r0, r2, #4
 8109800:	f810 6c04 	ldrb.w	r6, [r0, #-4]
 8109804:	ed11 2a07 	vldr	s4, [r1, #-28]	@ 0xffffffe4
 8109808:	f810 5c03 	ldrb.w	r5, [r0, #-3]
 810980c:	ed51 3a08 	vldr	s7, [r1, #-32]	@ 0xffffffe0
 8109810:	ed11 4a06 	vldr	s8, [r1, #-24]	@ 0xffffffe8
 8109814:	ed51 4a05 	vldr	s9, [r1, #-20]	@ 0xffffffec
 8109818:	ed11 5a04 	vldr	s10, [r1, #-16]
 810981c:	ed51 5a03 	vldr	s11, [r1, #-12]
 8109820:	ed11 6a02 	vldr	s12, [r1, #-8]
 8109824:	ed51 6a01 	vldr	s13, [r1, #-4]
 8109828:	f006 070f 	and.w	r7, r6, #15
 810982c:	eb04 0787 	add.w	r7, r4, r7, lsl #2
 8109830:	edd7 7a00 	vldr	s15, [r7]
 8109834:	0936      	lsrs	r6, r6, #4
 8109836:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 810983a:	ed96 3a00 	vldr	s6, [r6]
 810983e:	ee67 7a82 	vmul.f32	s15, s15, s4
 8109842:	092e      	lsrs	r6, r5, #4
 8109844:	eee3 7a23 	vfma.f32	s15, s6, s7
 8109848:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 810984c:	f005 050f 	and.w	r5, r5, #15
 8109850:	edd6 3a00 	vldr	s7, [r6]
 8109854:	f810 6c02 	ldrb.w	r6, [r0, #-2]
 8109858:	eee3 7a84 	vfma.f32	s15, s7, s8
 810985c:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8109860:	0937      	lsrs	r7, r6, #4
 8109862:	ed95 4a00 	vldr	s8, [r5]
 8109866:	f810 5c01 	ldrb.w	r5, [r0, #-1]
 810986a:	eee4 7a24 	vfma.f32	s15, s8, s9
 810986e:	eb04 0787 	add.w	r7, r4, r7, lsl #2
 8109872:	f006 060f 	and.w	r6, r6, #15
 8109876:	edd7 4a00 	vldr	s9, [r7]
 810987a:	eee4 7a85 	vfma.f32	s15, s9, s10
 810987e:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8109882:	3004      	adds	r0, #4
 8109884:	ed96 5a00 	vldr	s10, [r6]
 8109888:	092e      	lsrs	r6, r5, #4
 810988a:	eee5 7a25 	vfma.f32	s15, s10, s11
 810988e:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8109892:	f005 050f 	and.w	r5, r5, #15
 8109896:	edd6 5a00 	vldr	s11, [r6]
 810989a:	eee5 7a86 	vfma.f32	s15, s11, s12
 810989e:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 81098a2:	4584      	cmp	ip, r0
 81098a4:	ed95 6a00 	vldr	s12, [r5]
 81098a8:	eee6 7a26 	vfma.f32	s15, s12, s13
 81098ac:	f101 0120 	add.w	r1, r1, #32
 81098b0:	ee37 7a27 	vadd.f32	s14, s14, s15
 81098b4:	d1a4      	bne.n	8109800 <forward_dense+0x360>
 81098b6:	f8dd e014 	ldr.w	lr, [sp, #20]
 81098ba:	f1ac 0804 	sub.w	r8, ip, #4
 81098be:	9904      	ldr	r1, [sp, #16]
 81098c0:	458e      	cmp	lr, r1
 81098c2:	d22a      	bcs.n	810991a <forward_dense+0x47a>
 81098c4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 81098c6:	eba1 070e 	sub.w	r7, r1, lr
 81098ca:	ea4f 0ad7 	mov.w	sl, r7, lsr #3
 81098ce:	f10e 0008 	add.w	r0, lr, #8
 81098d2:	f108 36ff 	add.w	r6, r8, #4294967295
 81098d6:	eb08 07d7 	add.w	r7, r8, r7, lsr #3
 81098da:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 81098de:	ed50 5a01 	vldr	s11, [r0, #-4]
 81098e2:	ed50 6a02 	vldr	s13, [r0, #-8]
 81098e6:	f001 050f 	and.w	r5, r1, #15
 81098ea:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 81098ee:	edd5 7a00 	vldr	s15, [r5]
 81098f2:	0909      	lsrs	r1, r1, #4
 81098f4:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 81098f8:	ed91 6a00 	vldr	s12, [r1]
 81098fc:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8109900:	42b7      	cmp	r7, r6
 8109902:	eee6 7a26 	vfma.f32	s15, s12, s13
 8109906:	f100 0008 	add.w	r0, r0, #8
 810990a:	ee37 7a27 	vadd.f32	s14, s14, s15
 810990e:	d1e4      	bne.n	81098da <forward_dense+0x43a>
 8109910:	f10a 0a01 	add.w	sl, sl, #1
 8109914:	44d0      	add	r8, sl
 8109916:	eb0e 0eca 	add.w	lr, lr, sl, lsl #3
 810991a:	9908      	ldr	r1, [sp, #32]
 810991c:	b321      	cbz	r1, 8109968 <forward_dense+0x4c8>
 810991e:	f898 1000 	ldrb.w	r1, [r8]
 8109922:	edde 7a00 	vldr	s15, [lr]
 8109926:	0909      	lsrs	r1, r1, #4
 8109928:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 810992c:	edd1 6a00 	vldr	s13, [r1]
 8109930:	9903      	ldr	r1, [sp, #12]
 8109932:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8109936:	445a      	add	r2, fp
 8109938:	44dc      	add	ip, fp
 810993a:	ee72 2a87 	vadd.f32	s5, s5, s14
 810993e:	ece1 2a01 	vstmia	r1!, {s5}
 8109942:	4589      	cmp	r9, r1
 8109944:	9103      	str	r1, [sp, #12]
 8109946:	f67f af12 	bls.w	810976e <forward_dense+0x2ce>
 810994a:	2b00      	cmp	r3, #0
 810994c:	f47f af4e 	bne.w	81097ec <forward_dense+0x34c>
 8109950:	9907      	ldr	r1, [sp, #28]
 8109952:	ed1f 7a62 	vldr	s14, [pc, #-392]	@ 81097cc <forward_dense+0x32c>
 8109956:	eef0 2a48 	vmov.f32	s5, s16
 810995a:	2900      	cmp	r1, #0
 810995c:	f47f af4e 	bne.w	81097fc <forward_dense+0x35c>
 8109960:	f8dd e028 	ldr.w	lr, [sp, #40]	@ 0x28
 8109964:	4690      	mov	r8, r2
 8109966:	e7aa      	b.n	81098be <forward_dense+0x41e>
 8109968:	9903      	ldr	r1, [sp, #12]
 810996a:	ee32 7a87 	vadd.f32	s14, s5, s14
 810996e:	445a      	add	r2, fp
 8109970:	eca1 7a01 	vstmia	r1!, {s14}
 8109974:	4549      	cmp	r1, r9
 8109976:	9103      	str	r1, [sp, #12]
 8109978:	44dc      	add	ip, fp
 810997a:	f4ff af34 	bcc.w	81097e6 <forward_dense+0x346>
 810997e:	e6f6      	b.n	810976e <forward_dense+0x2ce>
 8109980:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8109982:	9d06      	ldr	r5, [sp, #24]
 8109984:	9101      	str	r1, [sp, #4]
 8109986:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8109988:	9100      	str	r1, [sp, #0]
 810998a:	4628      	mov	r0, r5
 810998c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 810998e:	f000 f9ef 	bl	8109d70 <forward_lite_dense_if32of32wf32>
 8109992:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8109994:	462b      	mov	r3, r5
 8109996:	4413      	add	r3, r2
 8109998:	9306      	str	r3, [sp, #24]
 810999a:	e6f1      	b.n	8109780 <forward_dense+0x2e0>
 810999c:	f8d1 800c 	ldr.w	r8, [r1, #12]
 81099a0:	f1b9 0f00 	cmp.w	r9, #0
 81099a4:	d016      	beq.n	81099d4 <forward_dense+0x534>
 81099a6:	e9d9 0100 	ldrd	r0, r1, [r9]
 81099aa:	f000 fbf7 	bl	810a19c <ai_array_get_byte_size>
 81099ae:	f8d9 b00c 	ldr.w	fp, [r9, #12]
 81099b2:	4602      	mov	r2, r0
 81099b4:	4659      	mov	r1, fp
 81099b6:	4640      	mov	r0, r8
 81099b8:	f000 fafe 	bl	8109fb8 <st_int8_copy>
 81099bc:	e5c7      	b.n	810954e <forward_dense+0xae>
 81099be:	2b04      	cmp	r3, #4
 81099c0:	d00a      	beq.n	81099d8 <forward_dense+0x538>
 81099c2:	f04f 0900 	mov.w	r9, #0
 81099c6:	e5bd      	b.n	8109544 <forward_dense+0xa4>
 81099c8:	930d      	str	r3, [sp, #52]	@ 0x34
 81099ca:	e595      	b.n	81094f8 <forward_dense+0x58>
 81099cc:	2300      	movs	r3, #0
 81099ce:	930b      	str	r3, [sp, #44]	@ 0x2c
 81099d0:	460b      	mov	r3, r1
 81099d2:	e591      	b.n	81094f8 <forward_dense+0x58>
 81099d4:	46c3      	mov	fp, r8
 81099d6:	e5ba      	b.n	810954e <forward_dense+0xae>
 81099d8:	f8d1 b00c 	ldr.w	fp, [r1, #12]
 81099dc:	e5b7      	b.n	810954e <forward_dense+0xae>
 81099de:	2300      	movs	r3, #0
 81099e0:	685b      	ldr	r3, [r3, #4]
 81099e2:	deff      	udf	#255	@ 0xff
 81099e4:	2300      	movs	r3, #0
 81099e6:	685b      	ldr	r3, [r3, #4]
 81099e8:	deff      	udf	#255	@ 0xff
 81099ea:	bf00      	nop

081099ec <forward_relu>:
 81099ec:	6982      	ldr	r2, [r0, #24]
 81099ee:	8813      	ldrh	r3, [r2, #0]
 81099f0:	2b00      	cmp	r3, #0
 81099f2:	d05b      	beq.n	8109aac <forward_relu+0xc0>
 81099f4:	6851      	ldr	r1, [r2, #4]
 81099f6:	684a      	ldr	r2, [r1, #4]
 81099f8:	b102      	cbz	r2, 81099fc <forward_relu+0x10>
 81099fa:	6812      	ldr	r2, [r2, #0]
 81099fc:	2b01      	cmp	r3, #1
 81099fe:	f000 8123 	beq.w	8109c48 <forward_relu+0x25c>
 8109a02:	b470      	push	{r4, r5, r6}
 8109a04:	6909      	ldr	r1, [r1, #16]
 8109a06:	b101      	cbz	r1, 8109a0a <forward_relu+0x1e>
 8109a08:	6809      	ldr	r1, [r1, #0]
 8109a0a:	69c6      	ldr	r6, [r0, #28]
 8109a0c:	2e00      	cmp	r6, #0
 8109a0e:	f000 8097 	beq.w	8109b40 <forward_relu+0x154>
 8109a12:	6873      	ldr	r3, [r6, #4]
 8109a14:	6988      	ldr	r0, [r1, #24]
 8109a16:	6991      	ldr	r1, [r2, #24]
 8109a18:	2b01      	cmp	r3, #1
 8109a1a:	f000 80c1 	beq.w	8109ba0 <forward_relu+0x1b4>
 8109a1e:	6893      	ldr	r3, [r2, #8]
 8109a20:	6880      	ldr	r0, [r0, #8]
 8109a22:	688c      	ldr	r4, [r1, #8]
 8109a24:	0a1b      	lsrs	r3, r3, #8
 8109a26:	f000 80f2 	beq.w	8109c0e <forward_relu+0x222>
 8109a2a:	68d5      	ldr	r5, [r2, #12]
 8109a2c:	2201      	movs	r2, #1
 8109a2e:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8109a32:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8109a36:	42ab      	cmp	r3, r5
 8109a38:	fb01 f202 	mul.w	r2, r1, r2
 8109a3c:	d1f9      	bne.n	8109a32 <forward_relu+0x46>
 8109a3e:	68b3      	ldr	r3, [r6, #8]
 8109a40:	ed93 7a02 	vldr	s14, [r3, #8]
 8109a44:	edd3 6a00 	vldr	s13, [r3]
 8109a48:	ed93 6a01 	vldr	s12, [r3, #4]
 8109a4c:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8109a50:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
 8109a54:	3a01      	subs	r2, #1
 8109a56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8109a5a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8109a5e:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 8109a62:	d425      	bmi.n	8109ab0 <forward_relu+0xc4>
 8109a64:	429c      	cmp	r4, r3
 8109a66:	d81f      	bhi.n	8109aa8 <forward_relu+0xbc>
 8109a68:	1d1a      	adds	r2, r3, #4
 8109a6a:	1d01      	adds	r1, r0, #4
 8109a6c:	e00d      	b.n	8109a8a <forward_relu+0x9e>
 8109a6e:	eef4 6ae7 	vcmpe.f32	s13, s15
 8109a72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8109a76:	db03      	blt.n	8109a80 <forward_relu+0x94>
 8109a78:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8109a7c:	ee67 7a86 	vmul.f32	s15, s15, s12
 8109a80:	3b08      	subs	r3, #8
 8109a82:	429c      	cmp	r4, r3
 8109a84:	ed61 7a01 	vstmdb	r1!, {s15}
 8109a88:	d80e      	bhi.n	8109aa8 <forward_relu+0xbc>
 8109a8a:	4613      	mov	r3, r2
 8109a8c:	ed72 7a01 	vldmdb	r2!, {s15}
 8109a90:	eef4 7ac7 	vcmpe.f32	s15, s14
 8109a94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8109a98:	d9e9      	bls.n	8109a6e <forward_relu+0x82>
 8109a9a:	3b08      	subs	r3, #8
 8109a9c:	eef0 7a47 	vmov.f32	s15, s14
 8109aa0:	429c      	cmp	r4, r3
 8109aa2:	ed61 7a01 	vstmdb	r1!, {s15}
 8109aa6:	d9f0      	bls.n	8109a8a <forward_relu+0x9e>
 8109aa8:	bc70      	pop	{r4, r5, r6}
 8109aaa:	4770      	bx	lr
 8109aac:	685b      	ldr	r3, [r3, #4]
 8109aae:	deff      	udf	#255	@ 0xff
 8109ab0:	eeb5 6a40 	vcmp.f32	s12, #0.0
 8109ab4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8109ab8:	d11f      	bne.n	8109afa <forward_relu+0x10e>
 8109aba:	429c      	cmp	r4, r3
 8109abc:	d8f4      	bhi.n	8109aa8 <forward_relu+0xbc>
 8109abe:	1b1c      	subs	r4, r3, r4
 8109ac0:	f024 0403 	bic.w	r4, r4, #3
 8109ac4:	1d1a      	adds	r2, r3, #4
 8109ac6:	2500      	movs	r5, #0
 8109ac8:	1b1b      	subs	r3, r3, r4
 8109aca:	1d01      	adds	r1, r0, #4
 8109acc:	ed72 7a01 	vldmdb	r2!, {s15}
 8109ad0:	eef4 7ae6 	vcmpe.f32	s15, s13
 8109ad4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8109ad8:	dc0a      	bgt.n	8109af0 <forward_relu+0x104>
 8109ada:	429a      	cmp	r2, r3
 8109adc:	f841 5d04 	str.w	r5, [r1, #-4]!
 8109ae0:	d0e2      	beq.n	8109aa8 <forward_relu+0xbc>
 8109ae2:	ed72 7a01 	vldmdb	r2!, {s15}
 8109ae6:	eef4 7ae6 	vcmpe.f32	s15, s13
 8109aea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8109aee:	ddf4      	ble.n	8109ada <forward_relu+0xee>
 8109af0:	429a      	cmp	r2, r3
 8109af2:	ed61 7a01 	vstmdb	r1!, {s15}
 8109af6:	d1e9      	bne.n	8109acc <forward_relu+0xe0>
 8109af8:	e7d6      	b.n	8109aa8 <forward_relu+0xbc>
 8109afa:	429c      	cmp	r4, r3
 8109afc:	d8d4      	bhi.n	8109aa8 <forward_relu+0xbc>
 8109afe:	1b1c      	subs	r4, r3, r4
 8109b00:	f024 0403 	bic.w	r4, r4, #3
 8109b04:	1d1a      	adds	r2, r3, #4
 8109b06:	1d01      	adds	r1, r0, #4
 8109b08:	1b1b      	subs	r3, r3, r4
 8109b0a:	ed72 7a01 	vldmdb	r2!, {s15}
 8109b0e:	eef4 6ae7 	vcmpe.f32	s13, s15
 8109b12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8109b16:	db0e      	blt.n	8109b36 <forward_relu+0x14a>
 8109b18:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8109b1c:	4293      	cmp	r3, r2
 8109b1e:	ee67 7a86 	vmul.f32	s15, s15, s12
 8109b22:	ed61 7a01 	vstmdb	r1!, {s15}
 8109b26:	d0bf      	beq.n	8109aa8 <forward_relu+0xbc>
 8109b28:	ed72 7a01 	vldmdb	r2!, {s15}
 8109b2c:	eef4 6ae7 	vcmpe.f32	s13, s15
 8109b30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8109b34:	daf0      	bge.n	8109b18 <forward_relu+0x12c>
 8109b36:	4293      	cmp	r3, r2
 8109b38:	ed61 7a01 	vstmdb	r1!, {s15}
 8109b3c:	d1e5      	bne.n	8109b0a <forward_relu+0x11e>
 8109b3e:	e7b3      	b.n	8109aa8 <forward_relu+0xbc>
 8109b40:	6893      	ldr	r3, [r2, #8]
 8109b42:	6989      	ldr	r1, [r1, #24]
 8109b44:	6990      	ldr	r0, [r2, #24]
 8109b46:	6889      	ldr	r1, [r1, #8]
 8109b48:	6884      	ldr	r4, [r0, #8]
 8109b4a:	0a1b      	lsrs	r3, r3, #8
 8109b4c:	d075      	beq.n	8109c3a <forward_relu+0x24e>
 8109b4e:	68d5      	ldr	r5, [r2, #12]
 8109b50:	2201      	movs	r2, #1
 8109b52:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8109b56:	f853 0d04 	ldr.w	r0, [r3, #-4]!
 8109b5a:	429d      	cmp	r5, r3
 8109b5c:	fb00 f202 	mul.w	r2, r0, r2
 8109b60:	d1f9      	bne.n	8109b56 <forward_relu+0x16a>
 8109b62:	f102 4380 	add.w	r3, r2, #1073741824	@ 0x40000000
 8109b66:	3b01      	subs	r3, #1
 8109b68:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 8109b6c:	4294      	cmp	r4, r2
 8109b6e:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8109b72:	d899      	bhi.n	8109aa8 <forward_relu+0xbc>
 8109b74:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8109c50 <forward_relu+0x264>
 8109b78:	3204      	adds	r2, #4
 8109b7a:	3104      	adds	r1, #4
 8109b7c:	4613      	mov	r3, r2
 8109b7e:	ed72 7a01 	vldmdb	r2!, {s15}
 8109b82:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8109b86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8109b8a:	f1a3 0308 	sub.w	r3, r3, #8
 8109b8e:	bfb8      	it	lt
 8109b90:	eef0 7a47 	vmovlt.f32	s15, s14
 8109b94:	429c      	cmp	r4, r3
 8109b96:	ed61 7a01 	vstmdb	r1!, {s15}
 8109b9a:	d9ef      	bls.n	8109b7c <forward_relu+0x190>
 8109b9c:	bc70      	pop	{r4, r5, r6}
 8109b9e:	4770      	bx	lr
 8109ba0:	688c      	ldr	r4, [r1, #8]
 8109ba2:	6891      	ldr	r1, [r2, #8]
 8109ba4:	6880      	ldr	r0, [r0, #8]
 8109ba6:	0a09      	lsrs	r1, r1, #8
 8109ba8:	d049      	beq.n	8109c3e <forward_relu+0x252>
 8109baa:	68d5      	ldr	r5, [r2, #12]
 8109bac:	eb05 0281 	add.w	r2, r5, r1, lsl #2
 8109bb0:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8109bb4:	42aa      	cmp	r2, r5
 8109bb6:	fb01 f303 	mul.w	r3, r1, r3
 8109bba:	d1f9      	bne.n	8109bb0 <forward_relu+0x1c4>
 8109bbc:	f103 4280 	add.w	r2, r3, #1073741824	@ 0x40000000
 8109bc0:	3a01      	subs	r2, #1
 8109bc2:	68b1      	ldr	r1, [r6, #8]
 8109bc4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8109bc8:	429c      	cmp	r4, r3
 8109bca:	ed91 7a00 	vldr	s14, [r1]
 8109bce:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 8109bd2:	f63f af69 	bhi.w	8109aa8 <forward_relu+0xbc>
 8109bd6:	2500      	movs	r5, #0
 8109bd8:	3304      	adds	r3, #4
 8109bda:	1d02      	adds	r2, r0, #4
 8109bdc:	ed53 7a01 	vldr	s15, [r3, #-4]
 8109be0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8109be4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8109be8:	f1a3 0104 	sub.w	r1, r3, #4
 8109bec:	f1a3 0308 	sub.w	r3, r3, #8
 8109bf0:	d406      	bmi.n	8109c00 <forward_relu+0x214>
 8109bf2:	429c      	cmp	r4, r3
 8109bf4:	f842 5d04 	str.w	r5, [r2, #-4]!
 8109bf8:	f63f af56 	bhi.w	8109aa8 <forward_relu+0xbc>
 8109bfc:	460b      	mov	r3, r1
 8109bfe:	e7ed      	b.n	8109bdc <forward_relu+0x1f0>
 8109c00:	429c      	cmp	r4, r3
 8109c02:	ed62 7a01 	vstmdb	r2!, {s15}
 8109c06:	f63f af4f 	bhi.w	8109aa8 <forward_relu+0xbc>
 8109c0a:	460b      	mov	r3, r1
 8109c0c:	e7e6      	b.n	8109bdc <forward_relu+0x1f0>
 8109c0e:	68b3      	ldr	r3, [r6, #8]
 8109c10:	ed93 7a02 	vldr	s14, [r3, #8]
 8109c14:	edd3 6a00 	vldr	s13, [r3]
 8109c18:	ed93 6a01 	vldr	s12, [r3, #4]
 8109c1c:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8109c20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8109c24:	d401      	bmi.n	8109c2a <forward_relu+0x23e>
 8109c26:	4623      	mov	r3, r4
 8109c28:	e71e      	b.n	8109a68 <forward_relu+0x7c>
 8109c2a:	eeb5 6a40 	vcmp.f32	s12, #0.0
 8109c2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8109c32:	4623      	mov	r3, r4
 8109c34:	f47f af63 	bne.w	8109afe <forward_relu+0x112>
 8109c38:	e741      	b.n	8109abe <forward_relu+0xd2>
 8109c3a:	4622      	mov	r2, r4
 8109c3c:	e79a      	b.n	8109b74 <forward_relu+0x188>
 8109c3e:	68b2      	ldr	r2, [r6, #8]
 8109c40:	4623      	mov	r3, r4
 8109c42:	ed92 7a00 	vldr	s14, [r2]
 8109c46:	e7c6      	b.n	8109bd6 <forward_relu+0x1ea>
 8109c48:	2300      	movs	r3, #0
 8109c4a:	685b      	ldr	r3, [r3, #4]
 8109c4c:	deff      	udf	#255	@ 0xff
 8109c4e:	bf00      	nop
 8109c50:	00000000 	.word	0x00000000

08109c54 <forward_sm>:
 8109c54:	6982      	ldr	r2, [r0, #24]
 8109c56:	8813      	ldrh	r3, [r2, #0]
 8109c58:	2b00      	cmp	r3, #0
 8109c5a:	d07c      	beq.n	8109d56 <forward_sm+0x102>
 8109c5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8109c60:	ed2d 8b04 	vpush	{d8-d9}
 8109c64:	6852      	ldr	r2, [r2, #4]
 8109c66:	6854      	ldr	r4, [r2, #4]
 8109c68:	b085      	sub	sp, #20
 8109c6a:	b104      	cbz	r4, 8109c6e <forward_sm+0x1a>
 8109c6c:	6824      	ldr	r4, [r4, #0]
 8109c6e:	2b01      	cmp	r3, #1
 8109c70:	d076      	beq.n	8109d60 <forward_sm+0x10c>
 8109c72:	6913      	ldr	r3, [r2, #16]
 8109c74:	2b00      	cmp	r3, #0
 8109c76:	d076      	beq.n	8109d66 <forward_sm+0x112>
 8109c78:	681e      	ldr	r6, [r3, #0]
 8109c7a:	68a3      	ldr	r3, [r4, #8]
 8109c7c:	68e0      	ldr	r0, [r4, #12]
 8109c7e:	68f2      	ldr	r2, [r6, #12]
 8109c80:	6845      	ldr	r5, [r0, #4]
 8109c82:	6857      	ldr	r7, [r2, #4]
 8109c84:	0a1b      	lsrs	r3, r3, #8
 8109c86:	d068      	beq.n	8109d5a <forward_sm+0x106>
 8109c88:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8109c8c:	2201      	movs	r2, #1
 8109c8e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8109c92:	4298      	cmp	r0, r3
 8109c94:	fb01 f202 	mul.w	r2, r1, r2
 8109c98:	d1f9      	bne.n	8109c8e <forward_sm+0x3a>
 8109c9a:	ea4f 0982 	mov.w	r9, r2, lsl #2
 8109c9e:	69a2      	ldr	r2, [r4, #24]
 8109ca0:	69b3      	ldr	r3, [r6, #24]
 8109ca2:	6892      	ldr	r2, [r2, #8]
 8109ca4:	f8d3 8008 	ldr.w	r8, [r3, #8]
 8109ca8:	eb02 0309 	add.w	r3, r2, r9
 8109cac:	429a      	cmp	r2, r3
 8109cae:	9301      	str	r3, [sp, #4]
 8109cb0:	d24c      	bcs.n	8109d4c <forward_sm+0xf8>
 8109cb2:	00bb      	lsls	r3, r7, #2
 8109cb4:	9303      	str	r3, [sp, #12]
 8109cb6:	eb02 0785 	add.w	r7, r2, r5, lsl #2
 8109cba:	00ab      	lsls	r3, r5, #2
 8109cbc:	2d01      	cmp	r5, #1
 8109cbe:	ed92 8a00 	vldr	s16, [r2]
 8109cc2:	9302      	str	r3, [sp, #8]
 8109cc4:	eeb7 9a00 	vmov.f32	s18, #112	@ 0x3f800000  1.0
 8109cc8:	463e      	mov	r6, r7
 8109cca:	d93c      	bls.n	8109d46 <forward_sm+0xf2>
 8109ccc:	1d13      	adds	r3, r2, #4
 8109cce:	ecf3 7a01 	vldmia	r3!, {s15}
 8109cd2:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8109cd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8109cda:	bfb8      	it	lt
 8109cdc:	eeb0 8a67 	vmovlt.f32	s16, s15
 8109ce0:	429e      	cmp	r6, r3
 8109ce2:	d1f4      	bne.n	8109cce <forward_sm+0x7a>
 8109ce4:	eddf 8a21 	vldr	s17, [pc, #132]	@ 8109d6c <forward_sm+0x118>
 8109ce8:	4692      	mov	sl, r2
 8109cea:	46c3      	mov	fp, r8
 8109cec:	46c1      	mov	r9, r8
 8109cee:	2400      	movs	r4, #0
 8109cf0:	ecba 0a01 	vldmia	sl!, {s0}
 8109cf4:	ee30 0a48 	vsub.f32	s0, s0, s16
 8109cf8:	f004 fe82 	bl	810ea00 <expf>
 8109cfc:	3401      	adds	r4, #1
 8109cfe:	42a5      	cmp	r5, r4
 8109d00:	ee78 8a80 	vadd.f32	s17, s17, s0
 8109d04:	eca9 0a01 	vstmia	r9!, {s0}
 8109d08:	d8f2      	bhi.n	8109cf0 <forward_sm+0x9c>
 8109d0a:	eef5 8a40 	vcmp.f32	s17, #0.0
 8109d0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8109d12:	d00b      	beq.n	8109d2c <forward_sm+0xd8>
 8109d14:	ee89 7a28 	vdiv.f32	s14, s18, s17
 8109d18:	2300      	movs	r3, #0
 8109d1a:	3301      	adds	r3, #1
 8109d1c:	429d      	cmp	r5, r3
 8109d1e:	eddb 7a00 	vldr	s15, [fp]
 8109d22:	ee67 7a27 	vmul.f32	s15, s14, s15
 8109d26:	eceb 7a01 	vstmia	fp!, {s15}
 8109d2a:	d8f6      	bhi.n	8109d1a <forward_sm+0xc6>
 8109d2c:	9b03      	ldr	r3, [sp, #12]
 8109d2e:	9901      	ldr	r1, [sp, #4]
 8109d30:	4498      	add	r8, r3
 8109d32:	9b02      	ldr	r3, [sp, #8]
 8109d34:	42b9      	cmp	r1, r7
 8109d36:	463a      	mov	r2, r7
 8109d38:	441e      	add	r6, r3
 8109d3a:	d907      	bls.n	8109d4c <forward_sm+0xf8>
 8109d3c:	2d01      	cmp	r5, #1
 8109d3e:	ed92 8a00 	vldr	s16, [r2]
 8109d42:	441f      	add	r7, r3
 8109d44:	d8c2      	bhi.n	8109ccc <forward_sm+0x78>
 8109d46:	2d00      	cmp	r5, #0
 8109d48:	d0f0      	beq.n	8109d2c <forward_sm+0xd8>
 8109d4a:	e7cb      	b.n	8109ce4 <forward_sm+0x90>
 8109d4c:	b005      	add	sp, #20
 8109d4e:	ecbd 8b04 	vpop	{d8-d9}
 8109d52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8109d56:	685b      	ldr	r3, [r3, #4]
 8109d58:	deff      	udf	#255	@ 0xff
 8109d5a:	f04f 0904 	mov.w	r9, #4
 8109d5e:	e79e      	b.n	8109c9e <forward_sm+0x4a>
 8109d60:	2300      	movs	r3, #0
 8109d62:	685b      	ldr	r3, [r3, #4]
 8109d64:	deff      	udf	#255	@ 0xff
 8109d66:	68db      	ldr	r3, [r3, #12]
 8109d68:	deff      	udf	#255	@ 0xff
 8109d6a:	bf00      	nop
 8109d6c:	00000000 	.word	0x00000000

08109d70 <forward_lite_dense_if32of32wf32>:
 8109d70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8109d74:	e9dd 6409 	ldrd	r6, r4, [sp, #36]	@ 0x24
 8109d78:	eb00 0784 	add.w	r7, r0, r4, lsl #2
 8109d7c:	4287      	cmp	r7, r0
 8109d7e:	f240 8106 	bls.w	8109f8e <forward_lite_dense_if32of32wf32+0x21e>
 8109d82:	f1a6 0810 	sub.w	r8, r6, #16
 8109d86:	ea4f 1818 	mov.w	r8, r8, lsr #4
 8109d8a:	f108 0801 	add.w	r8, r8, #1
 8109d8e:	ea4f 1b88 	mov.w	fp, r8, lsl #6
 8109d92:	ea4f 0986 	mov.w	r9, r6, lsl #2
 8109d96:	eb01 1888 	add.w	r8, r1, r8, lsl #6
 8109d9a:	4605      	mov	r5, r0
 8109d9c:	f006 0a0f 	and.w	sl, r6, #15
 8109da0:	2e0f      	cmp	r6, #15
 8109da2:	ed9f 7a84 	vldr	s14, [pc, #528]	@ 8109fb4 <forward_lite_dense_if32of32wf32+0x244>
 8109da6:	f240 8101 	bls.w	8109fac <forward_lite_dense_if32of32wf32+0x23c>
 8109daa:	f101 0c40 	add.w	ip, r1, #64	@ 0x40
 8109dae:	f102 0440 	add.w	r4, r2, #64	@ 0x40
 8109db2:	46b6      	mov	lr, r6
 8109db4:	ed54 5a0f 	vldr	s11, [r4, #-60]	@ 0xffffffc4
 8109db8:	ed5c 7a0f 	vldr	s15, [ip, #-60]	@ 0xffffffc4
 8109dbc:	ed1c 6a10 	vldr	s12, [ip, #-64]	@ 0xffffffc0
 8109dc0:	ed54 6a10 	vldr	s13, [r4, #-64]	@ 0xffffffc0
 8109dc4:	ed5c 4a0d 	vldr	s9, [ip, #-52]	@ 0xffffffcc
 8109dc8:	ed1c 5a0c 	vldr	s10, [ip, #-48]	@ 0xffffffd0
 8109dcc:	ed1c 3a0a 	vldr	s6, [ip, #-40]	@ 0xffffffd8
 8109dd0:	ed54 3a0a 	vldr	s7, [r4, #-40]	@ 0xffffffd8
 8109dd4:	ed1c 4a09 	vldr	s8, [ip, #-36]	@ 0xffffffdc
 8109dd8:	ed1c 1a06 	vldr	s2, [ip, #-24]	@ 0xffffffe8
 8109ddc:	ed54 1a06 	vldr	s3, [r4, #-24]	@ 0xffffffe8
 8109de0:	ed1c 2a05 	vldr	s4, [ip, #-20]	@ 0xffffffec
 8109de4:	ed54 2a05 	vldr	s5, [r4, #-20]	@ 0xffffffec
 8109de8:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8109dec:	ed5c 5a0e 	vldr	s11, [ip, #-56]	@ 0xffffffc8
 8109df0:	eee6 7a26 	vfma.f32	s15, s12, s13
 8109df4:	f1ae 0e10 	sub.w	lr, lr, #16
 8109df8:	f1be 0f0f 	cmp.w	lr, #15
 8109dfc:	ed14 6a0e 	vldr	s12, [r4, #-56]	@ 0xffffffc8
 8109e00:	ed54 6a0d 	vldr	s13, [r4, #-52]	@ 0xffffffcc
 8109e04:	eee5 7a86 	vfma.f32	s15, s11, s12
 8109e08:	f10c 0c40 	add.w	ip, ip, #64	@ 0x40
 8109e0c:	f104 0440 	add.w	r4, r4, #64	@ 0x40
 8109e10:	ed54 5a1c 	vldr	s11, [r4, #-112]	@ 0xffffff90
 8109e14:	ed1c 6a1b 	vldr	s12, [ip, #-108]	@ 0xffffff94
 8109e18:	eee4 7aa6 	vfma.f32	s15, s9, s13
 8109e1c:	ed54 6a1b 	vldr	s13, [r4, #-108]	@ 0xffffff94
 8109e20:	ed54 4a19 	vldr	s9, [r4, #-100]	@ 0xffffff9c
 8109e24:	eee5 7a25 	vfma.f32	s15, s10, s11
 8109e28:	ed1c 5a18 	vldr	s10, [ip, #-96]	@ 0xffffffa0
 8109e2c:	ed54 5a18 	vldr	s11, [r4, #-96]	@ 0xffffffa0
 8109e30:	eee6 7a26 	vfma.f32	s15, s12, s13
 8109e34:	ed1c 6a17 	vldr	s12, [ip, #-92]	@ 0xffffffa4
 8109e38:	ed54 6a17 	vldr	s13, [r4, #-92]	@ 0xffffffa4
 8109e3c:	eee3 7a23 	vfma.f32	s15, s6, s7
 8109e40:	ed1c 3a14 	vldr	s6, [ip, #-80]	@ 0xffffffb0
 8109e44:	ed54 3a14 	vldr	s7, [r4, #-80]	@ 0xffffffb0
 8109e48:	eee4 7a24 	vfma.f32	s15, s8, s9
 8109e4c:	ed1c 4a13 	vldr	s8, [ip, #-76]	@ 0xffffffb4
 8109e50:	ed54 4a13 	vldr	s9, [r4, #-76]	@ 0xffffffb4
 8109e54:	eee5 7a25 	vfma.f32	s15, s10, s11
 8109e58:	ed1c 5a12 	vldr	s10, [ip, #-72]	@ 0xffffffb8
 8109e5c:	ed54 5a12 	vldr	s11, [r4, #-72]	@ 0xffffffb8
 8109e60:	eee6 7a26 	vfma.f32	s15, s12, s13
 8109e64:	ed1c 6a11 	vldr	s12, [ip, #-68]	@ 0xffffffbc
 8109e68:	ed54 6a11 	vldr	s13, [r4, #-68]	@ 0xffffffbc
 8109e6c:	eee1 7a21 	vfma.f32	s15, s2, s3
 8109e70:	eee2 7a22 	vfma.f32	s15, s4, s5
 8109e74:	eee3 7a23 	vfma.f32	s15, s6, s7
 8109e78:	eee4 7a24 	vfma.f32	s15, s8, s9
 8109e7c:	eee5 7a25 	vfma.f32	s15, s10, s11
 8109e80:	eee6 7a26 	vfma.f32	s15, s12, s13
 8109e84:	ee37 7a27 	vadd.f32	s14, s14, s15
 8109e88:	d894      	bhi.n	8109db4 <forward_lite_dense_if32of32wf32+0x44>
 8109e8a:	eb02 0e0b 	add.w	lr, r2, fp
 8109e8e:	4654      	mov	r4, sl
 8109e90:	46c4      	mov	ip, r8
 8109e92:	2c00      	cmp	r4, #0
 8109e94:	d075      	beq.n	8109f82 <forward_lite_dense_if32of32wf32+0x212>
 8109e96:	eddc 6a00 	vldr	s13, [ip]
 8109e9a:	edde 7a00 	vldr	s15, [lr]
 8109e9e:	2c01      	cmp	r4, #1
 8109ea0:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8109ea4:	d06d      	beq.n	8109f82 <forward_lite_dense_if32of32wf32+0x212>
 8109ea6:	eddc 6a01 	vldr	s13, [ip, #4]
 8109eaa:	edde 7a01 	vldr	s15, [lr, #4]
 8109eae:	2c02      	cmp	r4, #2
 8109eb0:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8109eb4:	d065      	beq.n	8109f82 <forward_lite_dense_if32of32wf32+0x212>
 8109eb6:	eddc 6a02 	vldr	s13, [ip, #8]
 8109eba:	edde 7a02 	vldr	s15, [lr, #8]
 8109ebe:	2c03      	cmp	r4, #3
 8109ec0:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8109ec4:	d05d      	beq.n	8109f82 <forward_lite_dense_if32of32wf32+0x212>
 8109ec6:	eddc 6a03 	vldr	s13, [ip, #12]
 8109eca:	edde 7a03 	vldr	s15, [lr, #12]
 8109ece:	2c04      	cmp	r4, #4
 8109ed0:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8109ed4:	d055      	beq.n	8109f82 <forward_lite_dense_if32of32wf32+0x212>
 8109ed6:	eddc 6a04 	vldr	s13, [ip, #16]
 8109eda:	edde 7a04 	vldr	s15, [lr, #16]
 8109ede:	2c05      	cmp	r4, #5
 8109ee0:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8109ee4:	d04d      	beq.n	8109f82 <forward_lite_dense_if32of32wf32+0x212>
 8109ee6:	eddc 6a05 	vldr	s13, [ip, #20]
 8109eea:	edde 7a05 	vldr	s15, [lr, #20]
 8109eee:	2c06      	cmp	r4, #6
 8109ef0:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8109ef4:	d045      	beq.n	8109f82 <forward_lite_dense_if32of32wf32+0x212>
 8109ef6:	eddc 6a06 	vldr	s13, [ip, #24]
 8109efa:	edde 7a06 	vldr	s15, [lr, #24]
 8109efe:	2c07      	cmp	r4, #7
 8109f00:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8109f04:	d03d      	beq.n	8109f82 <forward_lite_dense_if32of32wf32+0x212>
 8109f06:	eddc 6a07 	vldr	s13, [ip, #28]
 8109f0a:	edde 7a07 	vldr	s15, [lr, #28]
 8109f0e:	2c08      	cmp	r4, #8
 8109f10:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8109f14:	d035      	beq.n	8109f82 <forward_lite_dense_if32of32wf32+0x212>
 8109f16:	eddc 6a08 	vldr	s13, [ip, #32]
 8109f1a:	edde 7a08 	vldr	s15, [lr, #32]
 8109f1e:	2c09      	cmp	r4, #9
 8109f20:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8109f24:	d02d      	beq.n	8109f82 <forward_lite_dense_if32of32wf32+0x212>
 8109f26:	eddc 6a09 	vldr	s13, [ip, #36]	@ 0x24
 8109f2a:	edde 7a09 	vldr	s15, [lr, #36]	@ 0x24
 8109f2e:	2c0a      	cmp	r4, #10
 8109f30:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8109f34:	d025      	beq.n	8109f82 <forward_lite_dense_if32of32wf32+0x212>
 8109f36:	eddc 6a0a 	vldr	s13, [ip, #40]	@ 0x28
 8109f3a:	edde 7a0a 	vldr	s15, [lr, #40]	@ 0x28
 8109f3e:	2c0b      	cmp	r4, #11
 8109f40:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8109f44:	d01d      	beq.n	8109f82 <forward_lite_dense_if32of32wf32+0x212>
 8109f46:	eddc 6a0b 	vldr	s13, [ip, #44]	@ 0x2c
 8109f4a:	edde 7a0b 	vldr	s15, [lr, #44]	@ 0x2c
 8109f4e:	2c0c      	cmp	r4, #12
 8109f50:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8109f54:	d015      	beq.n	8109f82 <forward_lite_dense_if32of32wf32+0x212>
 8109f56:	eddc 6a0c 	vldr	s13, [ip, #48]	@ 0x30
 8109f5a:	edde 7a0c 	vldr	s15, [lr, #48]	@ 0x30
 8109f5e:	3c0d      	subs	r4, #13
 8109f60:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8109f64:	d00d      	beq.n	8109f82 <forward_lite_dense_if32of32wf32+0x212>
 8109f66:	eddc 6a0d 	vldr	s13, [ip, #52]	@ 0x34
 8109f6a:	edde 7a0d 	vldr	s15, [lr, #52]	@ 0x34
 8109f6e:	2c01      	cmp	r4, #1
 8109f70:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8109f74:	d005      	beq.n	8109f82 <forward_lite_dense_if32of32wf32+0x212>
 8109f76:	edde 6a0e 	vldr	s13, [lr, #56]	@ 0x38
 8109f7a:	eddc 7a0e 	vldr	s15, [ip, #56]	@ 0x38
 8109f7e:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8109f82:	444a      	add	r2, r9
 8109f84:	eca5 7a01 	vstmia	r5!, {s14}
 8109f88:	42af      	cmp	r7, r5
 8109f8a:	f63f af09 	bhi.w	8109da0 <forward_lite_dense_if32of32wf32+0x30>
 8109f8e:	b15b      	cbz	r3, 8109fa8 <forward_lite_dense_if32of32wf32+0x238>
 8109f90:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8109f92:	b14a      	cbz	r2, 8109fa8 <forward_lite_dense_if32of32wf32+0x238>
 8109f94:	edd0 7a00 	vldr	s15, [r0]
 8109f98:	ecb3 7a01 	vldmia	r3!, {s14}
 8109f9c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8109fa0:	ece0 7a01 	vstmia	r0!, {s15}
 8109fa4:	4287      	cmp	r7, r0
 8109fa6:	d1f5      	bne.n	8109f94 <forward_lite_dense_if32of32wf32+0x224>
 8109fa8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8109fac:	4634      	mov	r4, r6
 8109fae:	4696      	mov	lr, r2
 8109fb0:	468c      	mov	ip, r1
 8109fb2:	e76e      	b.n	8109e92 <forward_lite_dense_if32of32wf32+0x122>
 8109fb4:	00000000 	.word	0x00000000

08109fb8 <st_int8_copy>:
 8109fb8:	4288      	cmp	r0, r1
 8109fba:	d057      	beq.n	810a06c <st_int8_copy+0xb4>
 8109fbc:	2a00      	cmp	r2, #0
 8109fbe:	d055      	beq.n	810a06c <st_int8_copy+0xb4>
 8109fc0:	4288      	cmp	r0, r1
 8109fc2:	d354      	bcc.n	810a06e <st_int8_copy+0xb6>
 8109fc4:	078b      	lsls	r3, r1, #30
 8109fc6:	d102      	bne.n	8109fce <st_int8_copy+0x16>
 8109fc8:	e009      	b.n	8109fde <st_int8_copy+0x26>
 8109fca:	2a00      	cmp	r2, #0
 8109fcc:	d05c      	beq.n	810a088 <st_int8_copy+0xd0>
 8109fce:	f910 3b01 	ldrsb.w	r3, [r0], #1
 8109fd2:	f801 3b01 	strb.w	r3, [r1], #1
 8109fd6:	078b      	lsls	r3, r1, #30
 8109fd8:	f102 32ff 	add.w	r2, r2, #4294967295
 8109fdc:	d1f5      	bne.n	8109fca <st_int8_copy+0x12>
 8109fde:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8109fe2:	ea5f 1e12 	movs.w	lr, r2, lsr #4
 8109fe6:	d069      	beq.n	810a0bc <st_int8_copy+0x104>
 8109fe8:	ea41 0300 	orr.w	r3, r1, r0
 8109fec:	075b      	lsls	r3, r3, #29
 8109fee:	d14c      	bne.n	810a08a <st_int8_copy+0xd2>
 8109ff0:	f10e 33ff 	add.w	r3, lr, #4294967295
 8109ff4:	2b01      	cmp	r3, #1
 8109ff6:	d948      	bls.n	810a08a <st_int8_copy+0xd2>
 8109ff8:	f100 0310 	add.w	r3, r0, #16
 8109ffc:	ea4f 140e 	mov.w	r4, lr, lsl #4
 810a000:	f101 0c10 	add.w	ip, r1, #16
 810a004:	eb03 1e0e 	add.w	lr, r3, lr, lsl #4
 810a008:	ed13 6b04 	vldr	d6, [r3, #-16]
 810a00c:	ed13 7b02 	vldr	d7, [r3, #-8]
 810a010:	3310      	adds	r3, #16
 810a012:	4573      	cmp	r3, lr
 810a014:	ed0c 6b04 	vstr	d6, [ip, #-16]
 810a018:	ed0c 7b02 	vstr	d7, [ip, #-8]
 810a01c:	f10c 0c10 	add.w	ip, ip, #16
 810a020:	d1f2      	bne.n	810a008 <st_int8_copy+0x50>
 810a022:	f3c2 0381 	ubfx	r3, r2, #2, #2
 810a026:	4421      	add	r1, r4
 810a028:	4420      	add	r0, r4
 810a02a:	f002 0203 	and.w	r2, r2, #3
 810a02e:	b16b      	cbz	r3, 810a04c <st_int8_copy+0x94>
 810a030:	6804      	ldr	r4, [r0, #0]
 810a032:	600c      	str	r4, [r1, #0]
 810a034:	1e5c      	subs	r4, r3, #1
 810a036:	d005      	beq.n	810a044 <st_int8_copy+0x8c>
 810a038:	6845      	ldr	r5, [r0, #4]
 810a03a:	604d      	str	r5, [r1, #4]
 810a03c:	2c01      	cmp	r4, #1
 810a03e:	bf1c      	itt	ne
 810a040:	6884      	ldrne	r4, [r0, #8]
 810a042:	608c      	strne	r4, [r1, #8]
 810a044:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 810a048:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 810a04c:	b162      	cbz	r2, 810a068 <st_int8_copy+0xb0>
 810a04e:	f990 3000 	ldrsb.w	r3, [r0]
 810a052:	700b      	strb	r3, [r1, #0]
 810a054:	3a01      	subs	r2, #1
 810a056:	d007      	beq.n	810a068 <st_int8_copy+0xb0>
 810a058:	f990 3001 	ldrsb.w	r3, [r0, #1]
 810a05c:	704b      	strb	r3, [r1, #1]
 810a05e:	2a01      	cmp	r2, #1
 810a060:	bf1c      	itt	ne
 810a062:	f990 3002 	ldrsbne.w	r3, [r0, #2]
 810a066:	708b      	strbne	r3, [r1, #2]
 810a068:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 810a06c:	4770      	bx	lr
 810a06e:	1883      	adds	r3, r0, r2
 810a070:	428b      	cmp	r3, r1
 810a072:	d9a7      	bls.n	8109fc4 <st_int8_copy+0xc>
 810a074:	4283      	cmp	r3, r0
 810a076:	440a      	add	r2, r1
 810a078:	d9f8      	bls.n	810a06c <st_int8_copy+0xb4>
 810a07a:	f913 1d01 	ldrsb.w	r1, [r3, #-1]!
 810a07e:	f802 1d01 	strb.w	r1, [r2, #-1]!
 810a082:	4283      	cmp	r3, r0
 810a084:	d1f9      	bne.n	810a07a <st_int8_copy+0xc2>
 810a086:	4770      	bx	lr
 810a088:	4770      	bx	lr
 810a08a:	ea4f 140e 	mov.w	r4, lr, lsl #4
 810a08e:	460b      	mov	r3, r1
 810a090:	eb01 1e0e 	add.w	lr, r1, lr, lsl #4
 810a094:	4684      	mov	ip, r0
 810a096:	f8dc 7000 	ldr.w	r7, [ip]
 810a09a:	f8dc 6004 	ldr.w	r6, [ip, #4]
 810a09e:	f8dc 5008 	ldr.w	r5, [ip, #8]
 810a0a2:	f8dc 800c 	ldr.w	r8, [ip, #12]
 810a0a6:	f8c3 800c 	str.w	r8, [r3, #12]
 810a0aa:	601f      	str	r7, [r3, #0]
 810a0ac:	605e      	str	r6, [r3, #4]
 810a0ae:	609d      	str	r5, [r3, #8]
 810a0b0:	3310      	adds	r3, #16
 810a0b2:	459e      	cmp	lr, r3
 810a0b4:	f10c 0c10 	add.w	ip, ip, #16
 810a0b8:	d1ed      	bne.n	810a096 <st_int8_copy+0xde>
 810a0ba:	e7b2      	b.n	810a022 <st_int8_copy+0x6a>
 810a0bc:	0893      	lsrs	r3, r2, #2
 810a0be:	f002 0203 	and.w	r2, r2, #3
 810a0c2:	e7b4      	b.n	810a02e <st_int8_copy+0x76>

0810a0c4 <ai_array_to_buffer_fmt>:
 810a0c4:	f3c0 4343 	ubfx	r3, r0, #17, #4
 810a0c8:	2b02      	cmp	r3, #2
 810a0ca:	d050      	beq.n	810a16e <ai_array_to_buffer_fmt+0xaa>
 810a0cc:	4b2a      	ldr	r3, [pc, #168]	@ (810a178 <ai_array_to_buffer_fmt+0xb4>)
 810a0ce:	f020 427e 	bic.w	r2, r0, #4261412864	@ 0xfe000000
 810a0d2:	429a      	cmp	r2, r3
 810a0d4:	d00b      	beq.n	810a0ee <ai_array_to_buffer_fmt+0x2a>
 810a0d6:	dc1c      	bgt.n	810a112 <ai_array_to_buffer_fmt+0x4e>
 810a0d8:	4b28      	ldr	r3, [pc, #160]	@ (810a17c <ai_array_to_buffer_fmt+0xb8>)
 810a0da:	429a      	cmp	r2, r3
 810a0dc:	d007      	beq.n	810a0ee <ai_array_to_buffer_fmt+0x2a>
 810a0de:	dd0b      	ble.n	810a0f8 <ai_array_to_buffer_fmt+0x34>
 810a0e0:	4b27      	ldr	r3, [pc, #156]	@ (810a180 <ai_array_to_buffer_fmt+0xbc>)
 810a0e2:	429a      	cmp	r2, r3
 810a0e4:	d003      	beq.n	810a0ee <ai_array_to_buffer_fmt+0x2a>
 810a0e6:	f503 33fa 	add.w	r3, r3, #128000	@ 0x1f400
 810a0ea:	429a      	cmp	r2, r3
 810a0ec:	d131      	bne.n	810a152 <ai_array_to_buffer_fmt+0x8e>
 810a0ee:	4613      	mov	r3, r2
 810a0f0:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 810a0f4:	4318      	orrs	r0, r3
 810a0f6:	4770      	bx	lr
 810a0f8:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 810a0fc:	429a      	cmp	r2, r3
 810a0fe:	d0f6      	beq.n	810a0ee <ai_array_to_buffer_fmt+0x2a>
 810a100:	dd2c      	ble.n	810a15c <ai_array_to_buffer_fmt+0x98>
 810a102:	4b20      	ldr	r3, [pc, #128]	@ (810a184 <ai_array_to_buffer_fmt+0xc0>)
 810a104:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 810a108:	429a      	cmp	r2, r3
 810a10a:	bf18      	it	ne
 810a10c:	2340      	movne	r3, #64	@ 0x40
 810a10e:	4318      	orrs	r0, r3
 810a110:	4770      	bx	lr
 810a112:	4b1d      	ldr	r3, [pc, #116]	@ (810a188 <ai_array_to_buffer_fmt+0xc4>)
 810a114:	429a      	cmp	r2, r3
 810a116:	d0ea      	beq.n	810a0ee <ai_array_to_buffer_fmt+0x2a>
 810a118:	dd0e      	ble.n	810a138 <ai_array_to_buffer_fmt+0x74>
 810a11a:	4b1c      	ldr	r3, [pc, #112]	@ (810a18c <ai_array_to_buffer_fmt+0xc8>)
 810a11c:	429a      	cmp	r2, r3
 810a11e:	d0e6      	beq.n	810a0ee <ai_array_to_buffer_fmt+0x2a>
 810a120:	f503 037e 	add.w	r3, r3, #16646144	@ 0xfe0000
 810a124:	429a      	cmp	r2, r3
 810a126:	d0e2      	beq.n	810a0ee <ai_array_to_buffer_fmt+0x2a>
 810a128:	4b19      	ldr	r3, [pc, #100]	@ (810a190 <ai_array_to_buffer_fmt+0xcc>)
 810a12a:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 810a12e:	429a      	cmp	r2, r3
 810a130:	bf18      	it	ne
 810a132:	2340      	movne	r3, #64	@ 0x40
 810a134:	4318      	orrs	r0, r3
 810a136:	4770      	bx	lr
 810a138:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 810a13c:	429a      	cmp	r2, r3
 810a13e:	d0d6      	beq.n	810a0ee <ai_array_to_buffer_fmt+0x2a>
 810a140:	3307      	adds	r3, #7
 810a142:	429a      	cmp	r2, r3
 810a144:	d0d3      	beq.n	810a0ee <ai_array_to_buffer_fmt+0x2a>
 810a146:	f2a3 3387 	subw	r3, r3, #903	@ 0x387
 810a14a:	429a      	cmp	r2, r3
 810a14c:	bf18      	it	ne
 810a14e:	2340      	movne	r3, #64	@ 0x40
 810a150:	e7ce      	b.n	810a0f0 <ai_array_to_buffer_fmt+0x2c>
 810a152:	4b10      	ldr	r3, [pc, #64]	@ (810a194 <ai_array_to_buffer_fmt+0xd0>)
 810a154:	429a      	cmp	r2, r3
 810a156:	bf18      	it	ne
 810a158:	2340      	movne	r3, #64	@ 0x40
 810a15a:	e7c9      	b.n	810a0f0 <ai_array_to_buffer_fmt+0x2c>
 810a15c:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 810a160:	429a      	cmp	r2, r3
 810a162:	d0c4      	beq.n	810a0ee <ai_array_to_buffer_fmt+0x2a>
 810a164:	3380      	adds	r3, #128	@ 0x80
 810a166:	429a      	cmp	r2, r3
 810a168:	bf18      	it	ne
 810a16a:	2340      	movne	r3, #64	@ 0x40
 810a16c:	e7c0      	b.n	810a0f0 <ai_array_to_buffer_fmt+0x2c>
 810a16e:	4b0a      	ldr	r3, [pc, #40]	@ (810a198 <ai_array_to_buffer_fmt+0xd4>)
 810a170:	4003      	ands	r3, r0
 810a172:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 810a176:	e7bb      	b.n	810a0f0 <ai_array_to_buffer_fmt+0x2c>
 810a178:	00840040 	.word	0x00840040
 810a17c:	00040840 	.word	0x00040840
 810a180:	00041040 	.word	0x00041040
 810a184:	00040447 	.word	0x00040447
 810a188:	00840840 	.word	0x00840840
 810a18c:	00841040 	.word	0x00841040
 810a190:	0084084f 	.word	0x0084084f
 810a194:	0004084f 	.word	0x0004084f
 810a198:	00803fff 	.word	0x00803fff

0810a19c <ai_array_get_byte_size>:
 810a19c:	b319      	cbz	r1, 810a1e6 <ai_array_get_byte_size+0x4a>
 810a19e:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 810a1a2:	fb03 f101 	mul.w	r1, r3, r1
 810a1a6:	3107      	adds	r1, #7
 810a1a8:	f3c0 4243 	ubfx	r2, r0, #17, #4
 810a1ac:	f021 0307 	bic.w	r3, r1, #7
 810a1b0:	2a04      	cmp	r2, #4
 810a1b2:	f3c0 5141 	ubfx	r1, r0, #21, #2
 810a1b6:	fa23 f101 	lsr.w	r1, r3, r1
 810a1ba:	ea4f 10e0 	mov.w	r0, r0, asr #7
 810a1be:	d00b      	beq.n	810a1d8 <ai_array_get_byte_size+0x3c>
 810a1c0:	2a08      	cmp	r2, #8
 810a1c2:	d002      	beq.n	810a1ca <ai_array_get_byte_size+0x2e>
 810a1c4:	3107      	adds	r1, #7
 810a1c6:	08c8      	lsrs	r0, r1, #3
 810a1c8:	4770      	bx	lr
 810a1ca:	f000 007f 	and.w	r0, r0, #127	@ 0x7f
 810a1ce:	eb01 2100 	add.w	r1, r1, r0, lsl #8
 810a1d2:	3107      	adds	r1, #7
 810a1d4:	08c8      	lsrs	r0, r1, #3
 810a1d6:	4770      	bx	lr
 810a1d8:	f000 007f 	and.w	r0, r0, #127	@ 0x7f
 810a1dc:	eb01 1100 	add.w	r1, r1, r0, lsl #4
 810a1e0:	3107      	adds	r1, #7
 810a1e2:	08c8      	lsrs	r0, r1, #3
 810a1e4:	4770      	bx	lr
 810a1e6:	4608      	mov	r0, r1
 810a1e8:	4770      	bx	lr
 810a1ea:	bf00      	nop

0810a1ec <ai_array_get_data_byte_size>:
 810a1ec:	b169      	cbz	r1, 810a20a <ai_array_get_data_byte_size+0x1e>
 810a1ee:	f3c0 12c6 	ubfx	r2, r0, #7, #7
 810a1f2:	fb02 f101 	mul.w	r1, r2, r1
 810a1f6:	1dcb      	adds	r3, r1, #7
 810a1f8:	f023 0307 	bic.w	r3, r3, #7
 810a1fc:	f3c0 5041 	ubfx	r0, r0, #21, #2
 810a200:	fa23 f000 	lsr.w	r0, r3, r0
 810a204:	3007      	adds	r0, #7
 810a206:	08c0      	lsrs	r0, r0, #3
 810a208:	4770      	bx	lr
 810a20a:	4608      	mov	r0, r1
 810a20c:	4770      	bx	lr
 810a20e:	bf00      	nop

0810a210 <ai_version_get>:
 810a210:	0212      	lsls	r2, r2, #8
 810a212:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 810a216:	ea42 6000 	orr.w	r0, r2, r0, lsl #24
 810a21a:	4770      	bx	lr

0810a21c <get_tensor_byte_size>:
 810a21c:	b410      	push	{r4}
 810a21e:	6983      	ldr	r3, [r0, #24]
 810a220:	68c4      	ldr	r4, [r0, #12]
 810a222:	6941      	ldr	r1, [r0, #20]
 810a224:	681b      	ldr	r3, [r3, #0]
 810a226:	68e0      	ldr	r0, [r4, #12]
 810a228:	4a07      	ldr	r2, [pc, #28]	@ (810a248 <get_tensor_byte_size+0x2c>)
 810a22a:	68c9      	ldr	r1, [r1, #12]
 810a22c:	f85d 4b04 	ldr.w	r4, [sp], #4
 810a230:	f023 437e 	bic.w	r3, r3, #4261412864	@ 0xfe000000
 810a234:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 810a238:	fb01 f000 	mul.w	r0, r1, r0
 810a23c:	4293      	cmp	r3, r2
 810a23e:	bf04      	itt	eq
 810a240:	3007      	addeq	r0, #7
 810a242:	08c0      	lsreq	r0, r0, #3
 810a244:	4770      	bx	lr
 810a246:	bf00      	nop
 810a248:	000400c0 	.word	0x000400c0

0810a24c <malloc>:
 810a24c:	4b02      	ldr	r3, [pc, #8]	@ (810a258 <malloc+0xc>)
 810a24e:	4601      	mov	r1, r0
 810a250:	6818      	ldr	r0, [r3, #0]
 810a252:	f000 b825 	b.w	810a2a0 <_malloc_r>
 810a256:	bf00      	nop
 810a258:	10000b7c 	.word	0x10000b7c

0810a25c <sbrk_aligned>:
 810a25c:	b570      	push	{r4, r5, r6, lr}
 810a25e:	4e0f      	ldr	r6, [pc, #60]	@ (810a29c <sbrk_aligned+0x40>)
 810a260:	460c      	mov	r4, r1
 810a262:	6831      	ldr	r1, [r6, #0]
 810a264:	4605      	mov	r5, r0
 810a266:	b911      	cbnz	r1, 810a26e <sbrk_aligned+0x12>
 810a268:	f001 f9aa 	bl	810b5c0 <_sbrk_r>
 810a26c:	6030      	str	r0, [r6, #0]
 810a26e:	4621      	mov	r1, r4
 810a270:	4628      	mov	r0, r5
 810a272:	f001 f9a5 	bl	810b5c0 <_sbrk_r>
 810a276:	1c43      	adds	r3, r0, #1
 810a278:	d103      	bne.n	810a282 <sbrk_aligned+0x26>
 810a27a:	f04f 34ff 	mov.w	r4, #4294967295
 810a27e:	4620      	mov	r0, r4
 810a280:	bd70      	pop	{r4, r5, r6, pc}
 810a282:	1cc4      	adds	r4, r0, #3
 810a284:	f024 0403 	bic.w	r4, r4, #3
 810a288:	42a0      	cmp	r0, r4
 810a28a:	d0f8      	beq.n	810a27e <sbrk_aligned+0x22>
 810a28c:	1a21      	subs	r1, r4, r0
 810a28e:	4628      	mov	r0, r5
 810a290:	f001 f996 	bl	810b5c0 <_sbrk_r>
 810a294:	3001      	adds	r0, #1
 810a296:	d1f2      	bne.n	810a27e <sbrk_aligned+0x22>
 810a298:	e7ef      	b.n	810a27a <sbrk_aligned+0x1e>
 810a29a:	bf00      	nop
 810a29c:	1001abd0 	.word	0x1001abd0

0810a2a0 <_malloc_r>:
 810a2a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 810a2a4:	1ccd      	adds	r5, r1, #3
 810a2a6:	f025 0503 	bic.w	r5, r5, #3
 810a2aa:	3508      	adds	r5, #8
 810a2ac:	2d0c      	cmp	r5, #12
 810a2ae:	bf38      	it	cc
 810a2b0:	250c      	movcc	r5, #12
 810a2b2:	2d00      	cmp	r5, #0
 810a2b4:	4606      	mov	r6, r0
 810a2b6:	db01      	blt.n	810a2bc <_malloc_r+0x1c>
 810a2b8:	42a9      	cmp	r1, r5
 810a2ba:	d904      	bls.n	810a2c6 <_malloc_r+0x26>
 810a2bc:	230c      	movs	r3, #12
 810a2be:	6033      	str	r3, [r6, #0]
 810a2c0:	2000      	movs	r0, #0
 810a2c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 810a2c6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 810a39c <_malloc_r+0xfc>
 810a2ca:	f000 f869 	bl	810a3a0 <__malloc_lock>
 810a2ce:	f8d8 3000 	ldr.w	r3, [r8]
 810a2d2:	461c      	mov	r4, r3
 810a2d4:	bb44      	cbnz	r4, 810a328 <_malloc_r+0x88>
 810a2d6:	4629      	mov	r1, r5
 810a2d8:	4630      	mov	r0, r6
 810a2da:	f7ff ffbf 	bl	810a25c <sbrk_aligned>
 810a2de:	1c43      	adds	r3, r0, #1
 810a2e0:	4604      	mov	r4, r0
 810a2e2:	d158      	bne.n	810a396 <_malloc_r+0xf6>
 810a2e4:	f8d8 4000 	ldr.w	r4, [r8]
 810a2e8:	4627      	mov	r7, r4
 810a2ea:	2f00      	cmp	r7, #0
 810a2ec:	d143      	bne.n	810a376 <_malloc_r+0xd6>
 810a2ee:	2c00      	cmp	r4, #0
 810a2f0:	d04b      	beq.n	810a38a <_malloc_r+0xea>
 810a2f2:	6823      	ldr	r3, [r4, #0]
 810a2f4:	4639      	mov	r1, r7
 810a2f6:	4630      	mov	r0, r6
 810a2f8:	eb04 0903 	add.w	r9, r4, r3
 810a2fc:	f001 f960 	bl	810b5c0 <_sbrk_r>
 810a300:	4581      	cmp	r9, r0
 810a302:	d142      	bne.n	810a38a <_malloc_r+0xea>
 810a304:	6821      	ldr	r1, [r4, #0]
 810a306:	1a6d      	subs	r5, r5, r1
 810a308:	4629      	mov	r1, r5
 810a30a:	4630      	mov	r0, r6
 810a30c:	f7ff ffa6 	bl	810a25c <sbrk_aligned>
 810a310:	3001      	adds	r0, #1
 810a312:	d03a      	beq.n	810a38a <_malloc_r+0xea>
 810a314:	6823      	ldr	r3, [r4, #0]
 810a316:	442b      	add	r3, r5
 810a318:	6023      	str	r3, [r4, #0]
 810a31a:	f8d8 3000 	ldr.w	r3, [r8]
 810a31e:	685a      	ldr	r2, [r3, #4]
 810a320:	bb62      	cbnz	r2, 810a37c <_malloc_r+0xdc>
 810a322:	f8c8 7000 	str.w	r7, [r8]
 810a326:	e00f      	b.n	810a348 <_malloc_r+0xa8>
 810a328:	6822      	ldr	r2, [r4, #0]
 810a32a:	1b52      	subs	r2, r2, r5
 810a32c:	d420      	bmi.n	810a370 <_malloc_r+0xd0>
 810a32e:	2a0b      	cmp	r2, #11
 810a330:	d917      	bls.n	810a362 <_malloc_r+0xc2>
 810a332:	1961      	adds	r1, r4, r5
 810a334:	42a3      	cmp	r3, r4
 810a336:	6025      	str	r5, [r4, #0]
 810a338:	bf18      	it	ne
 810a33a:	6059      	strne	r1, [r3, #4]
 810a33c:	6863      	ldr	r3, [r4, #4]
 810a33e:	bf08      	it	eq
 810a340:	f8c8 1000 	streq.w	r1, [r8]
 810a344:	5162      	str	r2, [r4, r5]
 810a346:	604b      	str	r3, [r1, #4]
 810a348:	4630      	mov	r0, r6
 810a34a:	f000 f82f 	bl	810a3ac <__malloc_unlock>
 810a34e:	f104 000b 	add.w	r0, r4, #11
 810a352:	1d23      	adds	r3, r4, #4
 810a354:	f020 0007 	bic.w	r0, r0, #7
 810a358:	1ac2      	subs	r2, r0, r3
 810a35a:	bf1c      	itt	ne
 810a35c:	1a1b      	subne	r3, r3, r0
 810a35e:	50a3      	strne	r3, [r4, r2]
 810a360:	e7af      	b.n	810a2c2 <_malloc_r+0x22>
 810a362:	6862      	ldr	r2, [r4, #4]
 810a364:	42a3      	cmp	r3, r4
 810a366:	bf0c      	ite	eq
 810a368:	f8c8 2000 	streq.w	r2, [r8]
 810a36c:	605a      	strne	r2, [r3, #4]
 810a36e:	e7eb      	b.n	810a348 <_malloc_r+0xa8>
 810a370:	4623      	mov	r3, r4
 810a372:	6864      	ldr	r4, [r4, #4]
 810a374:	e7ae      	b.n	810a2d4 <_malloc_r+0x34>
 810a376:	463c      	mov	r4, r7
 810a378:	687f      	ldr	r7, [r7, #4]
 810a37a:	e7b6      	b.n	810a2ea <_malloc_r+0x4a>
 810a37c:	461a      	mov	r2, r3
 810a37e:	685b      	ldr	r3, [r3, #4]
 810a380:	42a3      	cmp	r3, r4
 810a382:	d1fb      	bne.n	810a37c <_malloc_r+0xdc>
 810a384:	2300      	movs	r3, #0
 810a386:	6053      	str	r3, [r2, #4]
 810a388:	e7de      	b.n	810a348 <_malloc_r+0xa8>
 810a38a:	230c      	movs	r3, #12
 810a38c:	6033      	str	r3, [r6, #0]
 810a38e:	4630      	mov	r0, r6
 810a390:	f000 f80c 	bl	810a3ac <__malloc_unlock>
 810a394:	e794      	b.n	810a2c0 <_malloc_r+0x20>
 810a396:	6005      	str	r5, [r0, #0]
 810a398:	e7d6      	b.n	810a348 <_malloc_r+0xa8>
 810a39a:	bf00      	nop
 810a39c:	1001abd4 	.word	0x1001abd4

0810a3a0 <__malloc_lock>:
 810a3a0:	4801      	ldr	r0, [pc, #4]	@ (810a3a8 <__malloc_lock+0x8>)
 810a3a2:	f001 b95a 	b.w	810b65a <__retarget_lock_acquire_recursive>
 810a3a6:	bf00      	nop
 810a3a8:	1001ad18 	.word	0x1001ad18

0810a3ac <__malloc_unlock>:
 810a3ac:	4801      	ldr	r0, [pc, #4]	@ (810a3b4 <__malloc_unlock+0x8>)
 810a3ae:	f001 b955 	b.w	810b65c <__retarget_lock_release_recursive>
 810a3b2:	bf00      	nop
 810a3b4:	1001ad18 	.word	0x1001ad18

0810a3b8 <_realloc_r>:
 810a3b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810a3bc:	4680      	mov	r8, r0
 810a3be:	4615      	mov	r5, r2
 810a3c0:	460c      	mov	r4, r1
 810a3c2:	b921      	cbnz	r1, 810a3ce <_realloc_r+0x16>
 810a3c4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 810a3c8:	4611      	mov	r1, r2
 810a3ca:	f7ff bf69 	b.w	810a2a0 <_malloc_r>
 810a3ce:	b92a      	cbnz	r2, 810a3dc <_realloc_r+0x24>
 810a3d0:	f001 ffa6 	bl	810c320 <_free_r>
 810a3d4:	2400      	movs	r4, #0
 810a3d6:	4620      	mov	r0, r4
 810a3d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 810a3dc:	f002 fc9c 	bl	810cd18 <_malloc_usable_size_r>
 810a3e0:	4285      	cmp	r5, r0
 810a3e2:	4606      	mov	r6, r0
 810a3e4:	d802      	bhi.n	810a3ec <_realloc_r+0x34>
 810a3e6:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 810a3ea:	d8f4      	bhi.n	810a3d6 <_realloc_r+0x1e>
 810a3ec:	4629      	mov	r1, r5
 810a3ee:	4640      	mov	r0, r8
 810a3f0:	f7ff ff56 	bl	810a2a0 <_malloc_r>
 810a3f4:	4607      	mov	r7, r0
 810a3f6:	2800      	cmp	r0, #0
 810a3f8:	d0ec      	beq.n	810a3d4 <_realloc_r+0x1c>
 810a3fa:	42b5      	cmp	r5, r6
 810a3fc:	462a      	mov	r2, r5
 810a3fe:	4621      	mov	r1, r4
 810a400:	bf28      	it	cs
 810a402:	4632      	movcs	r2, r6
 810a404:	f001 f92b 	bl	810b65e <memcpy>
 810a408:	4621      	mov	r1, r4
 810a40a:	4640      	mov	r0, r8
 810a40c:	f001 ff88 	bl	810c320 <_free_r>
 810a410:	463c      	mov	r4, r7
 810a412:	e7e0      	b.n	810a3d6 <_realloc_r+0x1e>

0810a414 <__cvt>:
 810a414:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 810a418:	ec57 6b10 	vmov	r6, r7, d0
 810a41c:	2f00      	cmp	r7, #0
 810a41e:	460c      	mov	r4, r1
 810a420:	4619      	mov	r1, r3
 810a422:	463b      	mov	r3, r7
 810a424:	bfbb      	ittet	lt
 810a426:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 810a42a:	461f      	movlt	r7, r3
 810a42c:	2300      	movge	r3, #0
 810a42e:	232d      	movlt	r3, #45	@ 0x2d
 810a430:	700b      	strb	r3, [r1, #0]
 810a432:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 810a434:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 810a438:	4691      	mov	r9, r2
 810a43a:	f023 0820 	bic.w	r8, r3, #32
 810a43e:	bfbc      	itt	lt
 810a440:	4632      	movlt	r2, r6
 810a442:	4616      	movlt	r6, r2
 810a444:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 810a448:	d005      	beq.n	810a456 <__cvt+0x42>
 810a44a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 810a44e:	d100      	bne.n	810a452 <__cvt+0x3e>
 810a450:	3401      	adds	r4, #1
 810a452:	2102      	movs	r1, #2
 810a454:	e000      	b.n	810a458 <__cvt+0x44>
 810a456:	2103      	movs	r1, #3
 810a458:	ab03      	add	r3, sp, #12
 810a45a:	9301      	str	r3, [sp, #4]
 810a45c:	ab02      	add	r3, sp, #8
 810a45e:	9300      	str	r3, [sp, #0]
 810a460:	ec47 6b10 	vmov	d0, r6, r7
 810a464:	4653      	mov	r3, sl
 810a466:	4622      	mov	r2, r4
 810a468:	f001 f996 	bl	810b798 <_dtoa_r>
 810a46c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 810a470:	4605      	mov	r5, r0
 810a472:	d119      	bne.n	810a4a8 <__cvt+0x94>
 810a474:	f019 0f01 	tst.w	r9, #1
 810a478:	d00e      	beq.n	810a498 <__cvt+0x84>
 810a47a:	eb00 0904 	add.w	r9, r0, r4
 810a47e:	2200      	movs	r2, #0
 810a480:	2300      	movs	r3, #0
 810a482:	4630      	mov	r0, r6
 810a484:	4639      	mov	r1, r7
 810a486:	f7f6 fba7 	bl	8100bd8 <__aeabi_dcmpeq>
 810a48a:	b108      	cbz	r0, 810a490 <__cvt+0x7c>
 810a48c:	f8cd 900c 	str.w	r9, [sp, #12]
 810a490:	2230      	movs	r2, #48	@ 0x30
 810a492:	9b03      	ldr	r3, [sp, #12]
 810a494:	454b      	cmp	r3, r9
 810a496:	d31e      	bcc.n	810a4d6 <__cvt+0xc2>
 810a498:	9b03      	ldr	r3, [sp, #12]
 810a49a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 810a49c:	1b5b      	subs	r3, r3, r5
 810a49e:	4628      	mov	r0, r5
 810a4a0:	6013      	str	r3, [r2, #0]
 810a4a2:	b004      	add	sp, #16
 810a4a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 810a4a8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 810a4ac:	eb00 0904 	add.w	r9, r0, r4
 810a4b0:	d1e5      	bne.n	810a47e <__cvt+0x6a>
 810a4b2:	7803      	ldrb	r3, [r0, #0]
 810a4b4:	2b30      	cmp	r3, #48	@ 0x30
 810a4b6:	d10a      	bne.n	810a4ce <__cvt+0xba>
 810a4b8:	2200      	movs	r2, #0
 810a4ba:	2300      	movs	r3, #0
 810a4bc:	4630      	mov	r0, r6
 810a4be:	4639      	mov	r1, r7
 810a4c0:	f7f6 fb8a 	bl	8100bd8 <__aeabi_dcmpeq>
 810a4c4:	b918      	cbnz	r0, 810a4ce <__cvt+0xba>
 810a4c6:	f1c4 0401 	rsb	r4, r4, #1
 810a4ca:	f8ca 4000 	str.w	r4, [sl]
 810a4ce:	f8da 3000 	ldr.w	r3, [sl]
 810a4d2:	4499      	add	r9, r3
 810a4d4:	e7d3      	b.n	810a47e <__cvt+0x6a>
 810a4d6:	1c59      	adds	r1, r3, #1
 810a4d8:	9103      	str	r1, [sp, #12]
 810a4da:	701a      	strb	r2, [r3, #0]
 810a4dc:	e7d9      	b.n	810a492 <__cvt+0x7e>

0810a4de <__exponent>:
 810a4de:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 810a4e0:	2900      	cmp	r1, #0
 810a4e2:	bfba      	itte	lt
 810a4e4:	4249      	neglt	r1, r1
 810a4e6:	232d      	movlt	r3, #45	@ 0x2d
 810a4e8:	232b      	movge	r3, #43	@ 0x2b
 810a4ea:	2909      	cmp	r1, #9
 810a4ec:	7002      	strb	r2, [r0, #0]
 810a4ee:	7043      	strb	r3, [r0, #1]
 810a4f0:	dd29      	ble.n	810a546 <__exponent+0x68>
 810a4f2:	f10d 0307 	add.w	r3, sp, #7
 810a4f6:	461d      	mov	r5, r3
 810a4f8:	270a      	movs	r7, #10
 810a4fa:	461a      	mov	r2, r3
 810a4fc:	fbb1 f6f7 	udiv	r6, r1, r7
 810a500:	fb07 1416 	mls	r4, r7, r6, r1
 810a504:	3430      	adds	r4, #48	@ 0x30
 810a506:	f802 4c01 	strb.w	r4, [r2, #-1]
 810a50a:	460c      	mov	r4, r1
 810a50c:	2c63      	cmp	r4, #99	@ 0x63
 810a50e:	f103 33ff 	add.w	r3, r3, #4294967295
 810a512:	4631      	mov	r1, r6
 810a514:	dcf1      	bgt.n	810a4fa <__exponent+0x1c>
 810a516:	3130      	adds	r1, #48	@ 0x30
 810a518:	1e94      	subs	r4, r2, #2
 810a51a:	f803 1c01 	strb.w	r1, [r3, #-1]
 810a51e:	1c41      	adds	r1, r0, #1
 810a520:	4623      	mov	r3, r4
 810a522:	42ab      	cmp	r3, r5
 810a524:	d30a      	bcc.n	810a53c <__exponent+0x5e>
 810a526:	f10d 0309 	add.w	r3, sp, #9
 810a52a:	1a9b      	subs	r3, r3, r2
 810a52c:	42ac      	cmp	r4, r5
 810a52e:	bf88      	it	hi
 810a530:	2300      	movhi	r3, #0
 810a532:	3302      	adds	r3, #2
 810a534:	4403      	add	r3, r0
 810a536:	1a18      	subs	r0, r3, r0
 810a538:	b003      	add	sp, #12
 810a53a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 810a53c:	f813 6b01 	ldrb.w	r6, [r3], #1
 810a540:	f801 6f01 	strb.w	r6, [r1, #1]!
 810a544:	e7ed      	b.n	810a522 <__exponent+0x44>
 810a546:	2330      	movs	r3, #48	@ 0x30
 810a548:	3130      	adds	r1, #48	@ 0x30
 810a54a:	7083      	strb	r3, [r0, #2]
 810a54c:	70c1      	strb	r1, [r0, #3]
 810a54e:	1d03      	adds	r3, r0, #4
 810a550:	e7f1      	b.n	810a536 <__exponent+0x58>
	...

0810a554 <_printf_float>:
 810a554:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810a558:	b08d      	sub	sp, #52	@ 0x34
 810a55a:	460c      	mov	r4, r1
 810a55c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 810a560:	4616      	mov	r6, r2
 810a562:	461f      	mov	r7, r3
 810a564:	4605      	mov	r5, r0
 810a566:	f000 fff3 	bl	810b550 <_localeconv_r>
 810a56a:	6803      	ldr	r3, [r0, #0]
 810a56c:	9304      	str	r3, [sp, #16]
 810a56e:	4618      	mov	r0, r3
 810a570:	f7f5 ff06 	bl	8100380 <strlen>
 810a574:	2300      	movs	r3, #0
 810a576:	930a      	str	r3, [sp, #40]	@ 0x28
 810a578:	f8d8 3000 	ldr.w	r3, [r8]
 810a57c:	9005      	str	r0, [sp, #20]
 810a57e:	3307      	adds	r3, #7
 810a580:	f023 0307 	bic.w	r3, r3, #7
 810a584:	f103 0208 	add.w	r2, r3, #8
 810a588:	f894 a018 	ldrb.w	sl, [r4, #24]
 810a58c:	f8d4 b000 	ldr.w	fp, [r4]
 810a590:	f8c8 2000 	str.w	r2, [r8]
 810a594:	e9d3 8900 	ldrd	r8, r9, [r3]
 810a598:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 810a59c:	9307      	str	r3, [sp, #28]
 810a59e:	f8cd 8018 	str.w	r8, [sp, #24]
 810a5a2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 810a5a6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 810a5aa:	4b9c      	ldr	r3, [pc, #624]	@ (810a81c <_printf_float+0x2c8>)
 810a5ac:	f04f 32ff 	mov.w	r2, #4294967295
 810a5b0:	f7f6 fb44 	bl	8100c3c <__aeabi_dcmpun>
 810a5b4:	bb70      	cbnz	r0, 810a614 <_printf_float+0xc0>
 810a5b6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 810a5ba:	4b98      	ldr	r3, [pc, #608]	@ (810a81c <_printf_float+0x2c8>)
 810a5bc:	f04f 32ff 	mov.w	r2, #4294967295
 810a5c0:	f7f6 fb1e 	bl	8100c00 <__aeabi_dcmple>
 810a5c4:	bb30      	cbnz	r0, 810a614 <_printf_float+0xc0>
 810a5c6:	2200      	movs	r2, #0
 810a5c8:	2300      	movs	r3, #0
 810a5ca:	4640      	mov	r0, r8
 810a5cc:	4649      	mov	r1, r9
 810a5ce:	f7f6 fb0d 	bl	8100bec <__aeabi_dcmplt>
 810a5d2:	b110      	cbz	r0, 810a5da <_printf_float+0x86>
 810a5d4:	232d      	movs	r3, #45	@ 0x2d
 810a5d6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 810a5da:	4a91      	ldr	r2, [pc, #580]	@ (810a820 <_printf_float+0x2cc>)
 810a5dc:	4b91      	ldr	r3, [pc, #580]	@ (810a824 <_printf_float+0x2d0>)
 810a5de:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 810a5e2:	bf94      	ite	ls
 810a5e4:	4690      	movls	r8, r2
 810a5e6:	4698      	movhi	r8, r3
 810a5e8:	2303      	movs	r3, #3
 810a5ea:	6123      	str	r3, [r4, #16]
 810a5ec:	f02b 0304 	bic.w	r3, fp, #4
 810a5f0:	6023      	str	r3, [r4, #0]
 810a5f2:	f04f 0900 	mov.w	r9, #0
 810a5f6:	9700      	str	r7, [sp, #0]
 810a5f8:	4633      	mov	r3, r6
 810a5fa:	aa0b      	add	r2, sp, #44	@ 0x2c
 810a5fc:	4621      	mov	r1, r4
 810a5fe:	4628      	mov	r0, r5
 810a600:	f000 f9d2 	bl	810a9a8 <_printf_common>
 810a604:	3001      	adds	r0, #1
 810a606:	f040 808d 	bne.w	810a724 <_printf_float+0x1d0>
 810a60a:	f04f 30ff 	mov.w	r0, #4294967295
 810a60e:	b00d      	add	sp, #52	@ 0x34
 810a610:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810a614:	4642      	mov	r2, r8
 810a616:	464b      	mov	r3, r9
 810a618:	4640      	mov	r0, r8
 810a61a:	4649      	mov	r1, r9
 810a61c:	f7f6 fb0e 	bl	8100c3c <__aeabi_dcmpun>
 810a620:	b140      	cbz	r0, 810a634 <_printf_float+0xe0>
 810a622:	464b      	mov	r3, r9
 810a624:	2b00      	cmp	r3, #0
 810a626:	bfbc      	itt	lt
 810a628:	232d      	movlt	r3, #45	@ 0x2d
 810a62a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 810a62e:	4a7e      	ldr	r2, [pc, #504]	@ (810a828 <_printf_float+0x2d4>)
 810a630:	4b7e      	ldr	r3, [pc, #504]	@ (810a82c <_printf_float+0x2d8>)
 810a632:	e7d4      	b.n	810a5de <_printf_float+0x8a>
 810a634:	6863      	ldr	r3, [r4, #4]
 810a636:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 810a63a:	9206      	str	r2, [sp, #24]
 810a63c:	1c5a      	adds	r2, r3, #1
 810a63e:	d13b      	bne.n	810a6b8 <_printf_float+0x164>
 810a640:	2306      	movs	r3, #6
 810a642:	6063      	str	r3, [r4, #4]
 810a644:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 810a648:	2300      	movs	r3, #0
 810a64a:	6022      	str	r2, [r4, #0]
 810a64c:	9303      	str	r3, [sp, #12]
 810a64e:	ab0a      	add	r3, sp, #40	@ 0x28
 810a650:	e9cd a301 	strd	sl, r3, [sp, #4]
 810a654:	ab09      	add	r3, sp, #36	@ 0x24
 810a656:	9300      	str	r3, [sp, #0]
 810a658:	6861      	ldr	r1, [r4, #4]
 810a65a:	ec49 8b10 	vmov	d0, r8, r9
 810a65e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 810a662:	4628      	mov	r0, r5
 810a664:	f7ff fed6 	bl	810a414 <__cvt>
 810a668:	9b06      	ldr	r3, [sp, #24]
 810a66a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 810a66c:	2b47      	cmp	r3, #71	@ 0x47
 810a66e:	4680      	mov	r8, r0
 810a670:	d129      	bne.n	810a6c6 <_printf_float+0x172>
 810a672:	1cc8      	adds	r0, r1, #3
 810a674:	db02      	blt.n	810a67c <_printf_float+0x128>
 810a676:	6863      	ldr	r3, [r4, #4]
 810a678:	4299      	cmp	r1, r3
 810a67a:	dd41      	ble.n	810a700 <_printf_float+0x1ac>
 810a67c:	f1aa 0a02 	sub.w	sl, sl, #2
 810a680:	fa5f fa8a 	uxtb.w	sl, sl
 810a684:	3901      	subs	r1, #1
 810a686:	4652      	mov	r2, sl
 810a688:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 810a68c:	9109      	str	r1, [sp, #36]	@ 0x24
 810a68e:	f7ff ff26 	bl	810a4de <__exponent>
 810a692:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 810a694:	1813      	adds	r3, r2, r0
 810a696:	2a01      	cmp	r2, #1
 810a698:	4681      	mov	r9, r0
 810a69a:	6123      	str	r3, [r4, #16]
 810a69c:	dc02      	bgt.n	810a6a4 <_printf_float+0x150>
 810a69e:	6822      	ldr	r2, [r4, #0]
 810a6a0:	07d2      	lsls	r2, r2, #31
 810a6a2:	d501      	bpl.n	810a6a8 <_printf_float+0x154>
 810a6a4:	3301      	adds	r3, #1
 810a6a6:	6123      	str	r3, [r4, #16]
 810a6a8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 810a6ac:	2b00      	cmp	r3, #0
 810a6ae:	d0a2      	beq.n	810a5f6 <_printf_float+0xa2>
 810a6b0:	232d      	movs	r3, #45	@ 0x2d
 810a6b2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 810a6b6:	e79e      	b.n	810a5f6 <_printf_float+0xa2>
 810a6b8:	9a06      	ldr	r2, [sp, #24]
 810a6ba:	2a47      	cmp	r2, #71	@ 0x47
 810a6bc:	d1c2      	bne.n	810a644 <_printf_float+0xf0>
 810a6be:	2b00      	cmp	r3, #0
 810a6c0:	d1c0      	bne.n	810a644 <_printf_float+0xf0>
 810a6c2:	2301      	movs	r3, #1
 810a6c4:	e7bd      	b.n	810a642 <_printf_float+0xee>
 810a6c6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 810a6ca:	d9db      	bls.n	810a684 <_printf_float+0x130>
 810a6cc:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 810a6d0:	d118      	bne.n	810a704 <_printf_float+0x1b0>
 810a6d2:	2900      	cmp	r1, #0
 810a6d4:	6863      	ldr	r3, [r4, #4]
 810a6d6:	dd0b      	ble.n	810a6f0 <_printf_float+0x19c>
 810a6d8:	6121      	str	r1, [r4, #16]
 810a6da:	b913      	cbnz	r3, 810a6e2 <_printf_float+0x18e>
 810a6dc:	6822      	ldr	r2, [r4, #0]
 810a6de:	07d0      	lsls	r0, r2, #31
 810a6e0:	d502      	bpl.n	810a6e8 <_printf_float+0x194>
 810a6e2:	3301      	adds	r3, #1
 810a6e4:	440b      	add	r3, r1
 810a6e6:	6123      	str	r3, [r4, #16]
 810a6e8:	65a1      	str	r1, [r4, #88]	@ 0x58
 810a6ea:	f04f 0900 	mov.w	r9, #0
 810a6ee:	e7db      	b.n	810a6a8 <_printf_float+0x154>
 810a6f0:	b913      	cbnz	r3, 810a6f8 <_printf_float+0x1a4>
 810a6f2:	6822      	ldr	r2, [r4, #0]
 810a6f4:	07d2      	lsls	r2, r2, #31
 810a6f6:	d501      	bpl.n	810a6fc <_printf_float+0x1a8>
 810a6f8:	3302      	adds	r3, #2
 810a6fa:	e7f4      	b.n	810a6e6 <_printf_float+0x192>
 810a6fc:	2301      	movs	r3, #1
 810a6fe:	e7f2      	b.n	810a6e6 <_printf_float+0x192>
 810a700:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 810a704:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 810a706:	4299      	cmp	r1, r3
 810a708:	db05      	blt.n	810a716 <_printf_float+0x1c2>
 810a70a:	6823      	ldr	r3, [r4, #0]
 810a70c:	6121      	str	r1, [r4, #16]
 810a70e:	07d8      	lsls	r0, r3, #31
 810a710:	d5ea      	bpl.n	810a6e8 <_printf_float+0x194>
 810a712:	1c4b      	adds	r3, r1, #1
 810a714:	e7e7      	b.n	810a6e6 <_printf_float+0x192>
 810a716:	2900      	cmp	r1, #0
 810a718:	bfd4      	ite	le
 810a71a:	f1c1 0202 	rsble	r2, r1, #2
 810a71e:	2201      	movgt	r2, #1
 810a720:	4413      	add	r3, r2
 810a722:	e7e0      	b.n	810a6e6 <_printf_float+0x192>
 810a724:	6823      	ldr	r3, [r4, #0]
 810a726:	055a      	lsls	r2, r3, #21
 810a728:	d407      	bmi.n	810a73a <_printf_float+0x1e6>
 810a72a:	6923      	ldr	r3, [r4, #16]
 810a72c:	4642      	mov	r2, r8
 810a72e:	4631      	mov	r1, r6
 810a730:	4628      	mov	r0, r5
 810a732:	47b8      	blx	r7
 810a734:	3001      	adds	r0, #1
 810a736:	d12b      	bne.n	810a790 <_printf_float+0x23c>
 810a738:	e767      	b.n	810a60a <_printf_float+0xb6>
 810a73a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 810a73e:	f240 80dd 	bls.w	810a8fc <_printf_float+0x3a8>
 810a742:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 810a746:	2200      	movs	r2, #0
 810a748:	2300      	movs	r3, #0
 810a74a:	f7f6 fa45 	bl	8100bd8 <__aeabi_dcmpeq>
 810a74e:	2800      	cmp	r0, #0
 810a750:	d033      	beq.n	810a7ba <_printf_float+0x266>
 810a752:	4a37      	ldr	r2, [pc, #220]	@ (810a830 <_printf_float+0x2dc>)
 810a754:	2301      	movs	r3, #1
 810a756:	4631      	mov	r1, r6
 810a758:	4628      	mov	r0, r5
 810a75a:	47b8      	blx	r7
 810a75c:	3001      	adds	r0, #1
 810a75e:	f43f af54 	beq.w	810a60a <_printf_float+0xb6>
 810a762:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 810a766:	4543      	cmp	r3, r8
 810a768:	db02      	blt.n	810a770 <_printf_float+0x21c>
 810a76a:	6823      	ldr	r3, [r4, #0]
 810a76c:	07d8      	lsls	r0, r3, #31
 810a76e:	d50f      	bpl.n	810a790 <_printf_float+0x23c>
 810a770:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 810a774:	4631      	mov	r1, r6
 810a776:	4628      	mov	r0, r5
 810a778:	47b8      	blx	r7
 810a77a:	3001      	adds	r0, #1
 810a77c:	f43f af45 	beq.w	810a60a <_printf_float+0xb6>
 810a780:	f04f 0900 	mov.w	r9, #0
 810a784:	f108 38ff 	add.w	r8, r8, #4294967295
 810a788:	f104 0a1a 	add.w	sl, r4, #26
 810a78c:	45c8      	cmp	r8, r9
 810a78e:	dc09      	bgt.n	810a7a4 <_printf_float+0x250>
 810a790:	6823      	ldr	r3, [r4, #0]
 810a792:	079b      	lsls	r3, r3, #30
 810a794:	f100 8103 	bmi.w	810a99e <_printf_float+0x44a>
 810a798:	68e0      	ldr	r0, [r4, #12]
 810a79a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 810a79c:	4298      	cmp	r0, r3
 810a79e:	bfb8      	it	lt
 810a7a0:	4618      	movlt	r0, r3
 810a7a2:	e734      	b.n	810a60e <_printf_float+0xba>
 810a7a4:	2301      	movs	r3, #1
 810a7a6:	4652      	mov	r2, sl
 810a7a8:	4631      	mov	r1, r6
 810a7aa:	4628      	mov	r0, r5
 810a7ac:	47b8      	blx	r7
 810a7ae:	3001      	adds	r0, #1
 810a7b0:	f43f af2b 	beq.w	810a60a <_printf_float+0xb6>
 810a7b4:	f109 0901 	add.w	r9, r9, #1
 810a7b8:	e7e8      	b.n	810a78c <_printf_float+0x238>
 810a7ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810a7bc:	2b00      	cmp	r3, #0
 810a7be:	dc39      	bgt.n	810a834 <_printf_float+0x2e0>
 810a7c0:	4a1b      	ldr	r2, [pc, #108]	@ (810a830 <_printf_float+0x2dc>)
 810a7c2:	2301      	movs	r3, #1
 810a7c4:	4631      	mov	r1, r6
 810a7c6:	4628      	mov	r0, r5
 810a7c8:	47b8      	blx	r7
 810a7ca:	3001      	adds	r0, #1
 810a7cc:	f43f af1d 	beq.w	810a60a <_printf_float+0xb6>
 810a7d0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 810a7d4:	ea59 0303 	orrs.w	r3, r9, r3
 810a7d8:	d102      	bne.n	810a7e0 <_printf_float+0x28c>
 810a7da:	6823      	ldr	r3, [r4, #0]
 810a7dc:	07d9      	lsls	r1, r3, #31
 810a7de:	d5d7      	bpl.n	810a790 <_printf_float+0x23c>
 810a7e0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 810a7e4:	4631      	mov	r1, r6
 810a7e6:	4628      	mov	r0, r5
 810a7e8:	47b8      	blx	r7
 810a7ea:	3001      	adds	r0, #1
 810a7ec:	f43f af0d 	beq.w	810a60a <_printf_float+0xb6>
 810a7f0:	f04f 0a00 	mov.w	sl, #0
 810a7f4:	f104 0b1a 	add.w	fp, r4, #26
 810a7f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810a7fa:	425b      	negs	r3, r3
 810a7fc:	4553      	cmp	r3, sl
 810a7fe:	dc01      	bgt.n	810a804 <_printf_float+0x2b0>
 810a800:	464b      	mov	r3, r9
 810a802:	e793      	b.n	810a72c <_printf_float+0x1d8>
 810a804:	2301      	movs	r3, #1
 810a806:	465a      	mov	r2, fp
 810a808:	4631      	mov	r1, r6
 810a80a:	4628      	mov	r0, r5
 810a80c:	47b8      	blx	r7
 810a80e:	3001      	adds	r0, #1
 810a810:	f43f aefb 	beq.w	810a60a <_printf_float+0xb6>
 810a814:	f10a 0a01 	add.w	sl, sl, #1
 810a818:	e7ee      	b.n	810a7f8 <_printf_float+0x2a4>
 810a81a:	bf00      	nop
 810a81c:	7fefffff 	.word	0x7fefffff
 810a820:	081af134 	.word	0x081af134
 810a824:	081af138 	.word	0x081af138
 810a828:	081af13c 	.word	0x081af13c
 810a82c:	081af140 	.word	0x081af140
 810a830:	081af144 	.word	0x081af144
 810a834:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 810a836:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 810a83a:	4553      	cmp	r3, sl
 810a83c:	bfa8      	it	ge
 810a83e:	4653      	movge	r3, sl
 810a840:	2b00      	cmp	r3, #0
 810a842:	4699      	mov	r9, r3
 810a844:	dc36      	bgt.n	810a8b4 <_printf_float+0x360>
 810a846:	f04f 0b00 	mov.w	fp, #0
 810a84a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 810a84e:	f104 021a 	add.w	r2, r4, #26
 810a852:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 810a854:	9306      	str	r3, [sp, #24]
 810a856:	eba3 0309 	sub.w	r3, r3, r9
 810a85a:	455b      	cmp	r3, fp
 810a85c:	dc31      	bgt.n	810a8c2 <_printf_float+0x36e>
 810a85e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810a860:	459a      	cmp	sl, r3
 810a862:	dc3a      	bgt.n	810a8da <_printf_float+0x386>
 810a864:	6823      	ldr	r3, [r4, #0]
 810a866:	07da      	lsls	r2, r3, #31
 810a868:	d437      	bmi.n	810a8da <_printf_float+0x386>
 810a86a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810a86c:	ebaa 0903 	sub.w	r9, sl, r3
 810a870:	9b06      	ldr	r3, [sp, #24]
 810a872:	ebaa 0303 	sub.w	r3, sl, r3
 810a876:	4599      	cmp	r9, r3
 810a878:	bfa8      	it	ge
 810a87a:	4699      	movge	r9, r3
 810a87c:	f1b9 0f00 	cmp.w	r9, #0
 810a880:	dc33      	bgt.n	810a8ea <_printf_float+0x396>
 810a882:	f04f 0800 	mov.w	r8, #0
 810a886:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 810a88a:	f104 0b1a 	add.w	fp, r4, #26
 810a88e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810a890:	ebaa 0303 	sub.w	r3, sl, r3
 810a894:	eba3 0309 	sub.w	r3, r3, r9
 810a898:	4543      	cmp	r3, r8
 810a89a:	f77f af79 	ble.w	810a790 <_printf_float+0x23c>
 810a89e:	2301      	movs	r3, #1
 810a8a0:	465a      	mov	r2, fp
 810a8a2:	4631      	mov	r1, r6
 810a8a4:	4628      	mov	r0, r5
 810a8a6:	47b8      	blx	r7
 810a8a8:	3001      	adds	r0, #1
 810a8aa:	f43f aeae 	beq.w	810a60a <_printf_float+0xb6>
 810a8ae:	f108 0801 	add.w	r8, r8, #1
 810a8b2:	e7ec      	b.n	810a88e <_printf_float+0x33a>
 810a8b4:	4642      	mov	r2, r8
 810a8b6:	4631      	mov	r1, r6
 810a8b8:	4628      	mov	r0, r5
 810a8ba:	47b8      	blx	r7
 810a8bc:	3001      	adds	r0, #1
 810a8be:	d1c2      	bne.n	810a846 <_printf_float+0x2f2>
 810a8c0:	e6a3      	b.n	810a60a <_printf_float+0xb6>
 810a8c2:	2301      	movs	r3, #1
 810a8c4:	4631      	mov	r1, r6
 810a8c6:	4628      	mov	r0, r5
 810a8c8:	9206      	str	r2, [sp, #24]
 810a8ca:	47b8      	blx	r7
 810a8cc:	3001      	adds	r0, #1
 810a8ce:	f43f ae9c 	beq.w	810a60a <_printf_float+0xb6>
 810a8d2:	9a06      	ldr	r2, [sp, #24]
 810a8d4:	f10b 0b01 	add.w	fp, fp, #1
 810a8d8:	e7bb      	b.n	810a852 <_printf_float+0x2fe>
 810a8da:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 810a8de:	4631      	mov	r1, r6
 810a8e0:	4628      	mov	r0, r5
 810a8e2:	47b8      	blx	r7
 810a8e4:	3001      	adds	r0, #1
 810a8e6:	d1c0      	bne.n	810a86a <_printf_float+0x316>
 810a8e8:	e68f      	b.n	810a60a <_printf_float+0xb6>
 810a8ea:	9a06      	ldr	r2, [sp, #24]
 810a8ec:	464b      	mov	r3, r9
 810a8ee:	4442      	add	r2, r8
 810a8f0:	4631      	mov	r1, r6
 810a8f2:	4628      	mov	r0, r5
 810a8f4:	47b8      	blx	r7
 810a8f6:	3001      	adds	r0, #1
 810a8f8:	d1c3      	bne.n	810a882 <_printf_float+0x32e>
 810a8fa:	e686      	b.n	810a60a <_printf_float+0xb6>
 810a8fc:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 810a900:	f1ba 0f01 	cmp.w	sl, #1
 810a904:	dc01      	bgt.n	810a90a <_printf_float+0x3b6>
 810a906:	07db      	lsls	r3, r3, #31
 810a908:	d536      	bpl.n	810a978 <_printf_float+0x424>
 810a90a:	2301      	movs	r3, #1
 810a90c:	4642      	mov	r2, r8
 810a90e:	4631      	mov	r1, r6
 810a910:	4628      	mov	r0, r5
 810a912:	47b8      	blx	r7
 810a914:	3001      	adds	r0, #1
 810a916:	f43f ae78 	beq.w	810a60a <_printf_float+0xb6>
 810a91a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 810a91e:	4631      	mov	r1, r6
 810a920:	4628      	mov	r0, r5
 810a922:	47b8      	blx	r7
 810a924:	3001      	adds	r0, #1
 810a926:	f43f ae70 	beq.w	810a60a <_printf_float+0xb6>
 810a92a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 810a92e:	2200      	movs	r2, #0
 810a930:	2300      	movs	r3, #0
 810a932:	f10a 3aff 	add.w	sl, sl, #4294967295
 810a936:	f7f6 f94f 	bl	8100bd8 <__aeabi_dcmpeq>
 810a93a:	b9c0      	cbnz	r0, 810a96e <_printf_float+0x41a>
 810a93c:	4653      	mov	r3, sl
 810a93e:	f108 0201 	add.w	r2, r8, #1
 810a942:	4631      	mov	r1, r6
 810a944:	4628      	mov	r0, r5
 810a946:	47b8      	blx	r7
 810a948:	3001      	adds	r0, #1
 810a94a:	d10c      	bne.n	810a966 <_printf_float+0x412>
 810a94c:	e65d      	b.n	810a60a <_printf_float+0xb6>
 810a94e:	2301      	movs	r3, #1
 810a950:	465a      	mov	r2, fp
 810a952:	4631      	mov	r1, r6
 810a954:	4628      	mov	r0, r5
 810a956:	47b8      	blx	r7
 810a958:	3001      	adds	r0, #1
 810a95a:	f43f ae56 	beq.w	810a60a <_printf_float+0xb6>
 810a95e:	f108 0801 	add.w	r8, r8, #1
 810a962:	45d0      	cmp	r8, sl
 810a964:	dbf3      	blt.n	810a94e <_printf_float+0x3fa>
 810a966:	464b      	mov	r3, r9
 810a968:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 810a96c:	e6df      	b.n	810a72e <_printf_float+0x1da>
 810a96e:	f04f 0800 	mov.w	r8, #0
 810a972:	f104 0b1a 	add.w	fp, r4, #26
 810a976:	e7f4      	b.n	810a962 <_printf_float+0x40e>
 810a978:	2301      	movs	r3, #1
 810a97a:	4642      	mov	r2, r8
 810a97c:	e7e1      	b.n	810a942 <_printf_float+0x3ee>
 810a97e:	2301      	movs	r3, #1
 810a980:	464a      	mov	r2, r9
 810a982:	4631      	mov	r1, r6
 810a984:	4628      	mov	r0, r5
 810a986:	47b8      	blx	r7
 810a988:	3001      	adds	r0, #1
 810a98a:	f43f ae3e 	beq.w	810a60a <_printf_float+0xb6>
 810a98e:	f108 0801 	add.w	r8, r8, #1
 810a992:	68e3      	ldr	r3, [r4, #12]
 810a994:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 810a996:	1a5b      	subs	r3, r3, r1
 810a998:	4543      	cmp	r3, r8
 810a99a:	dcf0      	bgt.n	810a97e <_printf_float+0x42a>
 810a99c:	e6fc      	b.n	810a798 <_printf_float+0x244>
 810a99e:	f04f 0800 	mov.w	r8, #0
 810a9a2:	f104 0919 	add.w	r9, r4, #25
 810a9a6:	e7f4      	b.n	810a992 <_printf_float+0x43e>

0810a9a8 <_printf_common>:
 810a9a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 810a9ac:	4616      	mov	r6, r2
 810a9ae:	4698      	mov	r8, r3
 810a9b0:	688a      	ldr	r2, [r1, #8]
 810a9b2:	690b      	ldr	r3, [r1, #16]
 810a9b4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 810a9b8:	4293      	cmp	r3, r2
 810a9ba:	bfb8      	it	lt
 810a9bc:	4613      	movlt	r3, r2
 810a9be:	6033      	str	r3, [r6, #0]
 810a9c0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 810a9c4:	4607      	mov	r7, r0
 810a9c6:	460c      	mov	r4, r1
 810a9c8:	b10a      	cbz	r2, 810a9ce <_printf_common+0x26>
 810a9ca:	3301      	adds	r3, #1
 810a9cc:	6033      	str	r3, [r6, #0]
 810a9ce:	6823      	ldr	r3, [r4, #0]
 810a9d0:	0699      	lsls	r1, r3, #26
 810a9d2:	bf42      	ittt	mi
 810a9d4:	6833      	ldrmi	r3, [r6, #0]
 810a9d6:	3302      	addmi	r3, #2
 810a9d8:	6033      	strmi	r3, [r6, #0]
 810a9da:	6825      	ldr	r5, [r4, #0]
 810a9dc:	f015 0506 	ands.w	r5, r5, #6
 810a9e0:	d106      	bne.n	810a9f0 <_printf_common+0x48>
 810a9e2:	f104 0a19 	add.w	sl, r4, #25
 810a9e6:	68e3      	ldr	r3, [r4, #12]
 810a9e8:	6832      	ldr	r2, [r6, #0]
 810a9ea:	1a9b      	subs	r3, r3, r2
 810a9ec:	42ab      	cmp	r3, r5
 810a9ee:	dc26      	bgt.n	810aa3e <_printf_common+0x96>
 810a9f0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 810a9f4:	6822      	ldr	r2, [r4, #0]
 810a9f6:	3b00      	subs	r3, #0
 810a9f8:	bf18      	it	ne
 810a9fa:	2301      	movne	r3, #1
 810a9fc:	0692      	lsls	r2, r2, #26
 810a9fe:	d42b      	bmi.n	810aa58 <_printf_common+0xb0>
 810aa00:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 810aa04:	4641      	mov	r1, r8
 810aa06:	4638      	mov	r0, r7
 810aa08:	47c8      	blx	r9
 810aa0a:	3001      	adds	r0, #1
 810aa0c:	d01e      	beq.n	810aa4c <_printf_common+0xa4>
 810aa0e:	6823      	ldr	r3, [r4, #0]
 810aa10:	6922      	ldr	r2, [r4, #16]
 810aa12:	f003 0306 	and.w	r3, r3, #6
 810aa16:	2b04      	cmp	r3, #4
 810aa18:	bf02      	ittt	eq
 810aa1a:	68e5      	ldreq	r5, [r4, #12]
 810aa1c:	6833      	ldreq	r3, [r6, #0]
 810aa1e:	1aed      	subeq	r5, r5, r3
 810aa20:	68a3      	ldr	r3, [r4, #8]
 810aa22:	bf0c      	ite	eq
 810aa24:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 810aa28:	2500      	movne	r5, #0
 810aa2a:	4293      	cmp	r3, r2
 810aa2c:	bfc4      	itt	gt
 810aa2e:	1a9b      	subgt	r3, r3, r2
 810aa30:	18ed      	addgt	r5, r5, r3
 810aa32:	2600      	movs	r6, #0
 810aa34:	341a      	adds	r4, #26
 810aa36:	42b5      	cmp	r5, r6
 810aa38:	d11a      	bne.n	810aa70 <_printf_common+0xc8>
 810aa3a:	2000      	movs	r0, #0
 810aa3c:	e008      	b.n	810aa50 <_printf_common+0xa8>
 810aa3e:	2301      	movs	r3, #1
 810aa40:	4652      	mov	r2, sl
 810aa42:	4641      	mov	r1, r8
 810aa44:	4638      	mov	r0, r7
 810aa46:	47c8      	blx	r9
 810aa48:	3001      	adds	r0, #1
 810aa4a:	d103      	bne.n	810aa54 <_printf_common+0xac>
 810aa4c:	f04f 30ff 	mov.w	r0, #4294967295
 810aa50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 810aa54:	3501      	adds	r5, #1
 810aa56:	e7c6      	b.n	810a9e6 <_printf_common+0x3e>
 810aa58:	18e1      	adds	r1, r4, r3
 810aa5a:	1c5a      	adds	r2, r3, #1
 810aa5c:	2030      	movs	r0, #48	@ 0x30
 810aa5e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 810aa62:	4422      	add	r2, r4
 810aa64:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 810aa68:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 810aa6c:	3302      	adds	r3, #2
 810aa6e:	e7c7      	b.n	810aa00 <_printf_common+0x58>
 810aa70:	2301      	movs	r3, #1
 810aa72:	4622      	mov	r2, r4
 810aa74:	4641      	mov	r1, r8
 810aa76:	4638      	mov	r0, r7
 810aa78:	47c8      	blx	r9
 810aa7a:	3001      	adds	r0, #1
 810aa7c:	d0e6      	beq.n	810aa4c <_printf_common+0xa4>
 810aa7e:	3601      	adds	r6, #1
 810aa80:	e7d9      	b.n	810aa36 <_printf_common+0x8e>
	...

0810aa84 <_printf_i>:
 810aa84:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 810aa88:	7e0f      	ldrb	r7, [r1, #24]
 810aa8a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 810aa8c:	2f78      	cmp	r7, #120	@ 0x78
 810aa8e:	4691      	mov	r9, r2
 810aa90:	4680      	mov	r8, r0
 810aa92:	460c      	mov	r4, r1
 810aa94:	469a      	mov	sl, r3
 810aa96:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 810aa9a:	d807      	bhi.n	810aaac <_printf_i+0x28>
 810aa9c:	2f62      	cmp	r7, #98	@ 0x62
 810aa9e:	d80a      	bhi.n	810aab6 <_printf_i+0x32>
 810aaa0:	2f00      	cmp	r7, #0
 810aaa2:	f000 80d2 	beq.w	810ac4a <_printf_i+0x1c6>
 810aaa6:	2f58      	cmp	r7, #88	@ 0x58
 810aaa8:	f000 80b9 	beq.w	810ac1e <_printf_i+0x19a>
 810aaac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 810aab0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 810aab4:	e03a      	b.n	810ab2c <_printf_i+0xa8>
 810aab6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 810aaba:	2b15      	cmp	r3, #21
 810aabc:	d8f6      	bhi.n	810aaac <_printf_i+0x28>
 810aabe:	a101      	add	r1, pc, #4	@ (adr r1, 810aac4 <_printf_i+0x40>)
 810aac0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 810aac4:	0810ab1d 	.word	0x0810ab1d
 810aac8:	0810ab31 	.word	0x0810ab31
 810aacc:	0810aaad 	.word	0x0810aaad
 810aad0:	0810aaad 	.word	0x0810aaad
 810aad4:	0810aaad 	.word	0x0810aaad
 810aad8:	0810aaad 	.word	0x0810aaad
 810aadc:	0810ab31 	.word	0x0810ab31
 810aae0:	0810aaad 	.word	0x0810aaad
 810aae4:	0810aaad 	.word	0x0810aaad
 810aae8:	0810aaad 	.word	0x0810aaad
 810aaec:	0810aaad 	.word	0x0810aaad
 810aaf0:	0810ac31 	.word	0x0810ac31
 810aaf4:	0810ab5b 	.word	0x0810ab5b
 810aaf8:	0810abeb 	.word	0x0810abeb
 810aafc:	0810aaad 	.word	0x0810aaad
 810ab00:	0810aaad 	.word	0x0810aaad
 810ab04:	0810ac53 	.word	0x0810ac53
 810ab08:	0810aaad 	.word	0x0810aaad
 810ab0c:	0810ab5b 	.word	0x0810ab5b
 810ab10:	0810aaad 	.word	0x0810aaad
 810ab14:	0810aaad 	.word	0x0810aaad
 810ab18:	0810abf3 	.word	0x0810abf3
 810ab1c:	6833      	ldr	r3, [r6, #0]
 810ab1e:	1d1a      	adds	r2, r3, #4
 810ab20:	681b      	ldr	r3, [r3, #0]
 810ab22:	6032      	str	r2, [r6, #0]
 810ab24:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 810ab28:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 810ab2c:	2301      	movs	r3, #1
 810ab2e:	e09d      	b.n	810ac6c <_printf_i+0x1e8>
 810ab30:	6833      	ldr	r3, [r6, #0]
 810ab32:	6820      	ldr	r0, [r4, #0]
 810ab34:	1d19      	adds	r1, r3, #4
 810ab36:	6031      	str	r1, [r6, #0]
 810ab38:	0606      	lsls	r6, r0, #24
 810ab3a:	d501      	bpl.n	810ab40 <_printf_i+0xbc>
 810ab3c:	681d      	ldr	r5, [r3, #0]
 810ab3e:	e003      	b.n	810ab48 <_printf_i+0xc4>
 810ab40:	0645      	lsls	r5, r0, #25
 810ab42:	d5fb      	bpl.n	810ab3c <_printf_i+0xb8>
 810ab44:	f9b3 5000 	ldrsh.w	r5, [r3]
 810ab48:	2d00      	cmp	r5, #0
 810ab4a:	da03      	bge.n	810ab54 <_printf_i+0xd0>
 810ab4c:	232d      	movs	r3, #45	@ 0x2d
 810ab4e:	426d      	negs	r5, r5
 810ab50:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 810ab54:	4859      	ldr	r0, [pc, #356]	@ (810acbc <_printf_i+0x238>)
 810ab56:	230a      	movs	r3, #10
 810ab58:	e011      	b.n	810ab7e <_printf_i+0xfa>
 810ab5a:	6821      	ldr	r1, [r4, #0]
 810ab5c:	6833      	ldr	r3, [r6, #0]
 810ab5e:	0608      	lsls	r0, r1, #24
 810ab60:	f853 5b04 	ldr.w	r5, [r3], #4
 810ab64:	d402      	bmi.n	810ab6c <_printf_i+0xe8>
 810ab66:	0649      	lsls	r1, r1, #25
 810ab68:	bf48      	it	mi
 810ab6a:	b2ad      	uxthmi	r5, r5
 810ab6c:	2f6f      	cmp	r7, #111	@ 0x6f
 810ab6e:	4853      	ldr	r0, [pc, #332]	@ (810acbc <_printf_i+0x238>)
 810ab70:	6033      	str	r3, [r6, #0]
 810ab72:	bf14      	ite	ne
 810ab74:	230a      	movne	r3, #10
 810ab76:	2308      	moveq	r3, #8
 810ab78:	2100      	movs	r1, #0
 810ab7a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 810ab7e:	6866      	ldr	r6, [r4, #4]
 810ab80:	60a6      	str	r6, [r4, #8]
 810ab82:	2e00      	cmp	r6, #0
 810ab84:	bfa2      	ittt	ge
 810ab86:	6821      	ldrge	r1, [r4, #0]
 810ab88:	f021 0104 	bicge.w	r1, r1, #4
 810ab8c:	6021      	strge	r1, [r4, #0]
 810ab8e:	b90d      	cbnz	r5, 810ab94 <_printf_i+0x110>
 810ab90:	2e00      	cmp	r6, #0
 810ab92:	d04b      	beq.n	810ac2c <_printf_i+0x1a8>
 810ab94:	4616      	mov	r6, r2
 810ab96:	fbb5 f1f3 	udiv	r1, r5, r3
 810ab9a:	fb03 5711 	mls	r7, r3, r1, r5
 810ab9e:	5dc7      	ldrb	r7, [r0, r7]
 810aba0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 810aba4:	462f      	mov	r7, r5
 810aba6:	42bb      	cmp	r3, r7
 810aba8:	460d      	mov	r5, r1
 810abaa:	d9f4      	bls.n	810ab96 <_printf_i+0x112>
 810abac:	2b08      	cmp	r3, #8
 810abae:	d10b      	bne.n	810abc8 <_printf_i+0x144>
 810abb0:	6823      	ldr	r3, [r4, #0]
 810abb2:	07df      	lsls	r7, r3, #31
 810abb4:	d508      	bpl.n	810abc8 <_printf_i+0x144>
 810abb6:	6923      	ldr	r3, [r4, #16]
 810abb8:	6861      	ldr	r1, [r4, #4]
 810abba:	4299      	cmp	r1, r3
 810abbc:	bfde      	ittt	le
 810abbe:	2330      	movle	r3, #48	@ 0x30
 810abc0:	f806 3c01 	strble.w	r3, [r6, #-1]
 810abc4:	f106 36ff 	addle.w	r6, r6, #4294967295
 810abc8:	1b92      	subs	r2, r2, r6
 810abca:	6122      	str	r2, [r4, #16]
 810abcc:	f8cd a000 	str.w	sl, [sp]
 810abd0:	464b      	mov	r3, r9
 810abd2:	aa03      	add	r2, sp, #12
 810abd4:	4621      	mov	r1, r4
 810abd6:	4640      	mov	r0, r8
 810abd8:	f7ff fee6 	bl	810a9a8 <_printf_common>
 810abdc:	3001      	adds	r0, #1
 810abde:	d14a      	bne.n	810ac76 <_printf_i+0x1f2>
 810abe0:	f04f 30ff 	mov.w	r0, #4294967295
 810abe4:	b004      	add	sp, #16
 810abe6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 810abea:	6823      	ldr	r3, [r4, #0]
 810abec:	f043 0320 	orr.w	r3, r3, #32
 810abf0:	6023      	str	r3, [r4, #0]
 810abf2:	4833      	ldr	r0, [pc, #204]	@ (810acc0 <_printf_i+0x23c>)
 810abf4:	2778      	movs	r7, #120	@ 0x78
 810abf6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 810abfa:	6823      	ldr	r3, [r4, #0]
 810abfc:	6831      	ldr	r1, [r6, #0]
 810abfe:	061f      	lsls	r7, r3, #24
 810ac00:	f851 5b04 	ldr.w	r5, [r1], #4
 810ac04:	d402      	bmi.n	810ac0c <_printf_i+0x188>
 810ac06:	065f      	lsls	r7, r3, #25
 810ac08:	bf48      	it	mi
 810ac0a:	b2ad      	uxthmi	r5, r5
 810ac0c:	6031      	str	r1, [r6, #0]
 810ac0e:	07d9      	lsls	r1, r3, #31
 810ac10:	bf44      	itt	mi
 810ac12:	f043 0320 	orrmi.w	r3, r3, #32
 810ac16:	6023      	strmi	r3, [r4, #0]
 810ac18:	b11d      	cbz	r5, 810ac22 <_printf_i+0x19e>
 810ac1a:	2310      	movs	r3, #16
 810ac1c:	e7ac      	b.n	810ab78 <_printf_i+0xf4>
 810ac1e:	4827      	ldr	r0, [pc, #156]	@ (810acbc <_printf_i+0x238>)
 810ac20:	e7e9      	b.n	810abf6 <_printf_i+0x172>
 810ac22:	6823      	ldr	r3, [r4, #0]
 810ac24:	f023 0320 	bic.w	r3, r3, #32
 810ac28:	6023      	str	r3, [r4, #0]
 810ac2a:	e7f6      	b.n	810ac1a <_printf_i+0x196>
 810ac2c:	4616      	mov	r6, r2
 810ac2e:	e7bd      	b.n	810abac <_printf_i+0x128>
 810ac30:	6833      	ldr	r3, [r6, #0]
 810ac32:	6825      	ldr	r5, [r4, #0]
 810ac34:	6961      	ldr	r1, [r4, #20]
 810ac36:	1d18      	adds	r0, r3, #4
 810ac38:	6030      	str	r0, [r6, #0]
 810ac3a:	062e      	lsls	r6, r5, #24
 810ac3c:	681b      	ldr	r3, [r3, #0]
 810ac3e:	d501      	bpl.n	810ac44 <_printf_i+0x1c0>
 810ac40:	6019      	str	r1, [r3, #0]
 810ac42:	e002      	b.n	810ac4a <_printf_i+0x1c6>
 810ac44:	0668      	lsls	r0, r5, #25
 810ac46:	d5fb      	bpl.n	810ac40 <_printf_i+0x1bc>
 810ac48:	8019      	strh	r1, [r3, #0]
 810ac4a:	2300      	movs	r3, #0
 810ac4c:	6123      	str	r3, [r4, #16]
 810ac4e:	4616      	mov	r6, r2
 810ac50:	e7bc      	b.n	810abcc <_printf_i+0x148>
 810ac52:	6833      	ldr	r3, [r6, #0]
 810ac54:	1d1a      	adds	r2, r3, #4
 810ac56:	6032      	str	r2, [r6, #0]
 810ac58:	681e      	ldr	r6, [r3, #0]
 810ac5a:	6862      	ldr	r2, [r4, #4]
 810ac5c:	2100      	movs	r1, #0
 810ac5e:	4630      	mov	r0, r6
 810ac60:	f7f5 fb3e 	bl	81002e0 <memchr>
 810ac64:	b108      	cbz	r0, 810ac6a <_printf_i+0x1e6>
 810ac66:	1b80      	subs	r0, r0, r6
 810ac68:	6060      	str	r0, [r4, #4]
 810ac6a:	6863      	ldr	r3, [r4, #4]
 810ac6c:	6123      	str	r3, [r4, #16]
 810ac6e:	2300      	movs	r3, #0
 810ac70:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 810ac74:	e7aa      	b.n	810abcc <_printf_i+0x148>
 810ac76:	6923      	ldr	r3, [r4, #16]
 810ac78:	4632      	mov	r2, r6
 810ac7a:	4649      	mov	r1, r9
 810ac7c:	4640      	mov	r0, r8
 810ac7e:	47d0      	blx	sl
 810ac80:	3001      	adds	r0, #1
 810ac82:	d0ad      	beq.n	810abe0 <_printf_i+0x15c>
 810ac84:	6823      	ldr	r3, [r4, #0]
 810ac86:	079b      	lsls	r3, r3, #30
 810ac88:	d413      	bmi.n	810acb2 <_printf_i+0x22e>
 810ac8a:	68e0      	ldr	r0, [r4, #12]
 810ac8c:	9b03      	ldr	r3, [sp, #12]
 810ac8e:	4298      	cmp	r0, r3
 810ac90:	bfb8      	it	lt
 810ac92:	4618      	movlt	r0, r3
 810ac94:	e7a6      	b.n	810abe4 <_printf_i+0x160>
 810ac96:	2301      	movs	r3, #1
 810ac98:	4632      	mov	r2, r6
 810ac9a:	4649      	mov	r1, r9
 810ac9c:	4640      	mov	r0, r8
 810ac9e:	47d0      	blx	sl
 810aca0:	3001      	adds	r0, #1
 810aca2:	d09d      	beq.n	810abe0 <_printf_i+0x15c>
 810aca4:	3501      	adds	r5, #1
 810aca6:	68e3      	ldr	r3, [r4, #12]
 810aca8:	9903      	ldr	r1, [sp, #12]
 810acaa:	1a5b      	subs	r3, r3, r1
 810acac:	42ab      	cmp	r3, r5
 810acae:	dcf2      	bgt.n	810ac96 <_printf_i+0x212>
 810acb0:	e7eb      	b.n	810ac8a <_printf_i+0x206>
 810acb2:	2500      	movs	r5, #0
 810acb4:	f104 0619 	add.w	r6, r4, #25
 810acb8:	e7f5      	b.n	810aca6 <_printf_i+0x222>
 810acba:	bf00      	nop
 810acbc:	081af146 	.word	0x081af146
 810acc0:	081af157 	.word	0x081af157

0810acc4 <_scanf_float>:
 810acc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810acc8:	b087      	sub	sp, #28
 810acca:	4617      	mov	r7, r2
 810accc:	9303      	str	r3, [sp, #12]
 810acce:	688b      	ldr	r3, [r1, #8]
 810acd0:	1e5a      	subs	r2, r3, #1
 810acd2:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 810acd6:	bf81      	itttt	hi
 810acd8:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 810acdc:	eb03 0b05 	addhi.w	fp, r3, r5
 810ace0:	f240 135d 	movwhi	r3, #349	@ 0x15d
 810ace4:	608b      	strhi	r3, [r1, #8]
 810ace6:	680b      	ldr	r3, [r1, #0]
 810ace8:	460a      	mov	r2, r1
 810acea:	f04f 0500 	mov.w	r5, #0
 810acee:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 810acf2:	f842 3b1c 	str.w	r3, [r2], #28
 810acf6:	e9cd 5504 	strd	r5, r5, [sp, #16]
 810acfa:	4680      	mov	r8, r0
 810acfc:	460c      	mov	r4, r1
 810acfe:	bf98      	it	ls
 810ad00:	f04f 0b00 	movls.w	fp, #0
 810ad04:	9201      	str	r2, [sp, #4]
 810ad06:	4616      	mov	r6, r2
 810ad08:	46aa      	mov	sl, r5
 810ad0a:	46a9      	mov	r9, r5
 810ad0c:	9502      	str	r5, [sp, #8]
 810ad0e:	68a2      	ldr	r2, [r4, #8]
 810ad10:	b152      	cbz	r2, 810ad28 <_scanf_float+0x64>
 810ad12:	683b      	ldr	r3, [r7, #0]
 810ad14:	781b      	ldrb	r3, [r3, #0]
 810ad16:	2b4e      	cmp	r3, #78	@ 0x4e
 810ad18:	d864      	bhi.n	810ade4 <_scanf_float+0x120>
 810ad1a:	2b40      	cmp	r3, #64	@ 0x40
 810ad1c:	d83c      	bhi.n	810ad98 <_scanf_float+0xd4>
 810ad1e:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 810ad22:	b2c8      	uxtb	r0, r1
 810ad24:	280e      	cmp	r0, #14
 810ad26:	d93a      	bls.n	810ad9e <_scanf_float+0xda>
 810ad28:	f1b9 0f00 	cmp.w	r9, #0
 810ad2c:	d003      	beq.n	810ad36 <_scanf_float+0x72>
 810ad2e:	6823      	ldr	r3, [r4, #0]
 810ad30:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 810ad34:	6023      	str	r3, [r4, #0]
 810ad36:	f10a 3aff 	add.w	sl, sl, #4294967295
 810ad3a:	f1ba 0f01 	cmp.w	sl, #1
 810ad3e:	f200 8117 	bhi.w	810af70 <_scanf_float+0x2ac>
 810ad42:	9b01      	ldr	r3, [sp, #4]
 810ad44:	429e      	cmp	r6, r3
 810ad46:	f200 8108 	bhi.w	810af5a <_scanf_float+0x296>
 810ad4a:	2001      	movs	r0, #1
 810ad4c:	b007      	add	sp, #28
 810ad4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810ad52:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 810ad56:	2a0d      	cmp	r2, #13
 810ad58:	d8e6      	bhi.n	810ad28 <_scanf_float+0x64>
 810ad5a:	a101      	add	r1, pc, #4	@ (adr r1, 810ad60 <_scanf_float+0x9c>)
 810ad5c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 810ad60:	0810aea7 	.word	0x0810aea7
 810ad64:	0810ad29 	.word	0x0810ad29
 810ad68:	0810ad29 	.word	0x0810ad29
 810ad6c:	0810ad29 	.word	0x0810ad29
 810ad70:	0810af07 	.word	0x0810af07
 810ad74:	0810aedf 	.word	0x0810aedf
 810ad78:	0810ad29 	.word	0x0810ad29
 810ad7c:	0810ad29 	.word	0x0810ad29
 810ad80:	0810aeb5 	.word	0x0810aeb5
 810ad84:	0810ad29 	.word	0x0810ad29
 810ad88:	0810ad29 	.word	0x0810ad29
 810ad8c:	0810ad29 	.word	0x0810ad29
 810ad90:	0810ad29 	.word	0x0810ad29
 810ad94:	0810ae6d 	.word	0x0810ae6d
 810ad98:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 810ad9c:	e7db      	b.n	810ad56 <_scanf_float+0x92>
 810ad9e:	290e      	cmp	r1, #14
 810ada0:	d8c2      	bhi.n	810ad28 <_scanf_float+0x64>
 810ada2:	a001      	add	r0, pc, #4	@ (adr r0, 810ada8 <_scanf_float+0xe4>)
 810ada4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 810ada8:	0810ae5d 	.word	0x0810ae5d
 810adac:	0810ad29 	.word	0x0810ad29
 810adb0:	0810ae5d 	.word	0x0810ae5d
 810adb4:	0810aef3 	.word	0x0810aef3
 810adb8:	0810ad29 	.word	0x0810ad29
 810adbc:	0810ae05 	.word	0x0810ae05
 810adc0:	0810ae43 	.word	0x0810ae43
 810adc4:	0810ae43 	.word	0x0810ae43
 810adc8:	0810ae43 	.word	0x0810ae43
 810adcc:	0810ae43 	.word	0x0810ae43
 810add0:	0810ae43 	.word	0x0810ae43
 810add4:	0810ae43 	.word	0x0810ae43
 810add8:	0810ae43 	.word	0x0810ae43
 810addc:	0810ae43 	.word	0x0810ae43
 810ade0:	0810ae43 	.word	0x0810ae43
 810ade4:	2b6e      	cmp	r3, #110	@ 0x6e
 810ade6:	d809      	bhi.n	810adfc <_scanf_float+0x138>
 810ade8:	2b60      	cmp	r3, #96	@ 0x60
 810adea:	d8b2      	bhi.n	810ad52 <_scanf_float+0x8e>
 810adec:	2b54      	cmp	r3, #84	@ 0x54
 810adee:	d07b      	beq.n	810aee8 <_scanf_float+0x224>
 810adf0:	2b59      	cmp	r3, #89	@ 0x59
 810adf2:	d199      	bne.n	810ad28 <_scanf_float+0x64>
 810adf4:	2d07      	cmp	r5, #7
 810adf6:	d197      	bne.n	810ad28 <_scanf_float+0x64>
 810adf8:	2508      	movs	r5, #8
 810adfa:	e02c      	b.n	810ae56 <_scanf_float+0x192>
 810adfc:	2b74      	cmp	r3, #116	@ 0x74
 810adfe:	d073      	beq.n	810aee8 <_scanf_float+0x224>
 810ae00:	2b79      	cmp	r3, #121	@ 0x79
 810ae02:	e7f6      	b.n	810adf2 <_scanf_float+0x12e>
 810ae04:	6821      	ldr	r1, [r4, #0]
 810ae06:	05c8      	lsls	r0, r1, #23
 810ae08:	d51b      	bpl.n	810ae42 <_scanf_float+0x17e>
 810ae0a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 810ae0e:	6021      	str	r1, [r4, #0]
 810ae10:	f109 0901 	add.w	r9, r9, #1
 810ae14:	f1bb 0f00 	cmp.w	fp, #0
 810ae18:	d003      	beq.n	810ae22 <_scanf_float+0x15e>
 810ae1a:	3201      	adds	r2, #1
 810ae1c:	f10b 3bff 	add.w	fp, fp, #4294967295
 810ae20:	60a2      	str	r2, [r4, #8]
 810ae22:	68a3      	ldr	r3, [r4, #8]
 810ae24:	3b01      	subs	r3, #1
 810ae26:	60a3      	str	r3, [r4, #8]
 810ae28:	6923      	ldr	r3, [r4, #16]
 810ae2a:	3301      	adds	r3, #1
 810ae2c:	6123      	str	r3, [r4, #16]
 810ae2e:	687b      	ldr	r3, [r7, #4]
 810ae30:	3b01      	subs	r3, #1
 810ae32:	2b00      	cmp	r3, #0
 810ae34:	607b      	str	r3, [r7, #4]
 810ae36:	f340 8087 	ble.w	810af48 <_scanf_float+0x284>
 810ae3a:	683b      	ldr	r3, [r7, #0]
 810ae3c:	3301      	adds	r3, #1
 810ae3e:	603b      	str	r3, [r7, #0]
 810ae40:	e765      	b.n	810ad0e <_scanf_float+0x4a>
 810ae42:	eb1a 0105 	adds.w	r1, sl, r5
 810ae46:	f47f af6f 	bne.w	810ad28 <_scanf_float+0x64>
 810ae4a:	6822      	ldr	r2, [r4, #0]
 810ae4c:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 810ae50:	6022      	str	r2, [r4, #0]
 810ae52:	460d      	mov	r5, r1
 810ae54:	468a      	mov	sl, r1
 810ae56:	f806 3b01 	strb.w	r3, [r6], #1
 810ae5a:	e7e2      	b.n	810ae22 <_scanf_float+0x15e>
 810ae5c:	6822      	ldr	r2, [r4, #0]
 810ae5e:	0610      	lsls	r0, r2, #24
 810ae60:	f57f af62 	bpl.w	810ad28 <_scanf_float+0x64>
 810ae64:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 810ae68:	6022      	str	r2, [r4, #0]
 810ae6a:	e7f4      	b.n	810ae56 <_scanf_float+0x192>
 810ae6c:	f1ba 0f00 	cmp.w	sl, #0
 810ae70:	d10e      	bne.n	810ae90 <_scanf_float+0x1cc>
 810ae72:	f1b9 0f00 	cmp.w	r9, #0
 810ae76:	d10e      	bne.n	810ae96 <_scanf_float+0x1d2>
 810ae78:	6822      	ldr	r2, [r4, #0]
 810ae7a:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 810ae7e:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 810ae82:	d108      	bne.n	810ae96 <_scanf_float+0x1d2>
 810ae84:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 810ae88:	6022      	str	r2, [r4, #0]
 810ae8a:	f04f 0a01 	mov.w	sl, #1
 810ae8e:	e7e2      	b.n	810ae56 <_scanf_float+0x192>
 810ae90:	f1ba 0f02 	cmp.w	sl, #2
 810ae94:	d055      	beq.n	810af42 <_scanf_float+0x27e>
 810ae96:	2d01      	cmp	r5, #1
 810ae98:	d002      	beq.n	810aea0 <_scanf_float+0x1dc>
 810ae9a:	2d04      	cmp	r5, #4
 810ae9c:	f47f af44 	bne.w	810ad28 <_scanf_float+0x64>
 810aea0:	3501      	adds	r5, #1
 810aea2:	b2ed      	uxtb	r5, r5
 810aea4:	e7d7      	b.n	810ae56 <_scanf_float+0x192>
 810aea6:	f1ba 0f01 	cmp.w	sl, #1
 810aeaa:	f47f af3d 	bne.w	810ad28 <_scanf_float+0x64>
 810aeae:	f04f 0a02 	mov.w	sl, #2
 810aeb2:	e7d0      	b.n	810ae56 <_scanf_float+0x192>
 810aeb4:	b97d      	cbnz	r5, 810aed6 <_scanf_float+0x212>
 810aeb6:	f1b9 0f00 	cmp.w	r9, #0
 810aeba:	f47f af38 	bne.w	810ad2e <_scanf_float+0x6a>
 810aebe:	6822      	ldr	r2, [r4, #0]
 810aec0:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 810aec4:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 810aec8:	f040 8108 	bne.w	810b0dc <_scanf_float+0x418>
 810aecc:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 810aed0:	6022      	str	r2, [r4, #0]
 810aed2:	2501      	movs	r5, #1
 810aed4:	e7bf      	b.n	810ae56 <_scanf_float+0x192>
 810aed6:	2d03      	cmp	r5, #3
 810aed8:	d0e2      	beq.n	810aea0 <_scanf_float+0x1dc>
 810aeda:	2d05      	cmp	r5, #5
 810aedc:	e7de      	b.n	810ae9c <_scanf_float+0x1d8>
 810aede:	2d02      	cmp	r5, #2
 810aee0:	f47f af22 	bne.w	810ad28 <_scanf_float+0x64>
 810aee4:	2503      	movs	r5, #3
 810aee6:	e7b6      	b.n	810ae56 <_scanf_float+0x192>
 810aee8:	2d06      	cmp	r5, #6
 810aeea:	f47f af1d 	bne.w	810ad28 <_scanf_float+0x64>
 810aeee:	2507      	movs	r5, #7
 810aef0:	e7b1      	b.n	810ae56 <_scanf_float+0x192>
 810aef2:	6822      	ldr	r2, [r4, #0]
 810aef4:	0591      	lsls	r1, r2, #22
 810aef6:	f57f af17 	bpl.w	810ad28 <_scanf_float+0x64>
 810aefa:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 810aefe:	6022      	str	r2, [r4, #0]
 810af00:	f8cd 9008 	str.w	r9, [sp, #8]
 810af04:	e7a7      	b.n	810ae56 <_scanf_float+0x192>
 810af06:	6822      	ldr	r2, [r4, #0]
 810af08:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 810af0c:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 810af10:	d006      	beq.n	810af20 <_scanf_float+0x25c>
 810af12:	0550      	lsls	r0, r2, #21
 810af14:	f57f af08 	bpl.w	810ad28 <_scanf_float+0x64>
 810af18:	f1b9 0f00 	cmp.w	r9, #0
 810af1c:	f000 80de 	beq.w	810b0dc <_scanf_float+0x418>
 810af20:	0591      	lsls	r1, r2, #22
 810af22:	bf58      	it	pl
 810af24:	9902      	ldrpl	r1, [sp, #8]
 810af26:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 810af2a:	bf58      	it	pl
 810af2c:	eba9 0101 	subpl.w	r1, r9, r1
 810af30:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 810af34:	bf58      	it	pl
 810af36:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 810af3a:	6022      	str	r2, [r4, #0]
 810af3c:	f04f 0900 	mov.w	r9, #0
 810af40:	e789      	b.n	810ae56 <_scanf_float+0x192>
 810af42:	f04f 0a03 	mov.w	sl, #3
 810af46:	e786      	b.n	810ae56 <_scanf_float+0x192>
 810af48:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 810af4c:	4639      	mov	r1, r7
 810af4e:	4640      	mov	r0, r8
 810af50:	4798      	blx	r3
 810af52:	2800      	cmp	r0, #0
 810af54:	f43f aedb 	beq.w	810ad0e <_scanf_float+0x4a>
 810af58:	e6e6      	b.n	810ad28 <_scanf_float+0x64>
 810af5a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 810af5e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 810af62:	463a      	mov	r2, r7
 810af64:	4640      	mov	r0, r8
 810af66:	4798      	blx	r3
 810af68:	6923      	ldr	r3, [r4, #16]
 810af6a:	3b01      	subs	r3, #1
 810af6c:	6123      	str	r3, [r4, #16]
 810af6e:	e6e8      	b.n	810ad42 <_scanf_float+0x7e>
 810af70:	1e6b      	subs	r3, r5, #1
 810af72:	2b06      	cmp	r3, #6
 810af74:	d824      	bhi.n	810afc0 <_scanf_float+0x2fc>
 810af76:	2d02      	cmp	r5, #2
 810af78:	d836      	bhi.n	810afe8 <_scanf_float+0x324>
 810af7a:	9b01      	ldr	r3, [sp, #4]
 810af7c:	429e      	cmp	r6, r3
 810af7e:	f67f aee4 	bls.w	810ad4a <_scanf_float+0x86>
 810af82:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 810af86:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 810af8a:	463a      	mov	r2, r7
 810af8c:	4640      	mov	r0, r8
 810af8e:	4798      	blx	r3
 810af90:	6923      	ldr	r3, [r4, #16]
 810af92:	3b01      	subs	r3, #1
 810af94:	6123      	str	r3, [r4, #16]
 810af96:	e7f0      	b.n	810af7a <_scanf_float+0x2b6>
 810af98:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 810af9c:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 810afa0:	463a      	mov	r2, r7
 810afa2:	4640      	mov	r0, r8
 810afa4:	4798      	blx	r3
 810afa6:	6923      	ldr	r3, [r4, #16]
 810afa8:	3b01      	subs	r3, #1
 810afaa:	6123      	str	r3, [r4, #16]
 810afac:	f10a 3aff 	add.w	sl, sl, #4294967295
 810afb0:	fa5f fa8a 	uxtb.w	sl, sl
 810afb4:	f1ba 0f02 	cmp.w	sl, #2
 810afb8:	d1ee      	bne.n	810af98 <_scanf_float+0x2d4>
 810afba:	3d03      	subs	r5, #3
 810afbc:	b2ed      	uxtb	r5, r5
 810afbe:	1b76      	subs	r6, r6, r5
 810afc0:	6823      	ldr	r3, [r4, #0]
 810afc2:	05da      	lsls	r2, r3, #23
 810afc4:	d530      	bpl.n	810b028 <_scanf_float+0x364>
 810afc6:	055b      	lsls	r3, r3, #21
 810afc8:	d511      	bpl.n	810afee <_scanf_float+0x32a>
 810afca:	9b01      	ldr	r3, [sp, #4]
 810afcc:	429e      	cmp	r6, r3
 810afce:	f67f aebc 	bls.w	810ad4a <_scanf_float+0x86>
 810afd2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 810afd6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 810afda:	463a      	mov	r2, r7
 810afdc:	4640      	mov	r0, r8
 810afde:	4798      	blx	r3
 810afe0:	6923      	ldr	r3, [r4, #16]
 810afe2:	3b01      	subs	r3, #1
 810afe4:	6123      	str	r3, [r4, #16]
 810afe6:	e7f0      	b.n	810afca <_scanf_float+0x306>
 810afe8:	46aa      	mov	sl, r5
 810afea:	46b3      	mov	fp, r6
 810afec:	e7de      	b.n	810afac <_scanf_float+0x2e8>
 810afee:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 810aff2:	6923      	ldr	r3, [r4, #16]
 810aff4:	2965      	cmp	r1, #101	@ 0x65
 810aff6:	f103 33ff 	add.w	r3, r3, #4294967295
 810affa:	f106 35ff 	add.w	r5, r6, #4294967295
 810affe:	6123      	str	r3, [r4, #16]
 810b000:	d00c      	beq.n	810b01c <_scanf_float+0x358>
 810b002:	2945      	cmp	r1, #69	@ 0x45
 810b004:	d00a      	beq.n	810b01c <_scanf_float+0x358>
 810b006:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 810b00a:	463a      	mov	r2, r7
 810b00c:	4640      	mov	r0, r8
 810b00e:	4798      	blx	r3
 810b010:	6923      	ldr	r3, [r4, #16]
 810b012:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 810b016:	3b01      	subs	r3, #1
 810b018:	1eb5      	subs	r5, r6, #2
 810b01a:	6123      	str	r3, [r4, #16]
 810b01c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 810b020:	463a      	mov	r2, r7
 810b022:	4640      	mov	r0, r8
 810b024:	4798      	blx	r3
 810b026:	462e      	mov	r6, r5
 810b028:	6822      	ldr	r2, [r4, #0]
 810b02a:	f012 0210 	ands.w	r2, r2, #16
 810b02e:	d001      	beq.n	810b034 <_scanf_float+0x370>
 810b030:	2000      	movs	r0, #0
 810b032:	e68b      	b.n	810ad4c <_scanf_float+0x88>
 810b034:	7032      	strb	r2, [r6, #0]
 810b036:	6823      	ldr	r3, [r4, #0]
 810b038:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 810b03c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 810b040:	d11c      	bne.n	810b07c <_scanf_float+0x3b8>
 810b042:	9b02      	ldr	r3, [sp, #8]
 810b044:	454b      	cmp	r3, r9
 810b046:	eba3 0209 	sub.w	r2, r3, r9
 810b04a:	d123      	bne.n	810b094 <_scanf_float+0x3d0>
 810b04c:	9901      	ldr	r1, [sp, #4]
 810b04e:	2200      	movs	r2, #0
 810b050:	4640      	mov	r0, r8
 810b052:	f002 fc6d 	bl	810d930 <_strtod_r>
 810b056:	9b03      	ldr	r3, [sp, #12]
 810b058:	6821      	ldr	r1, [r4, #0]
 810b05a:	681b      	ldr	r3, [r3, #0]
 810b05c:	f011 0f02 	tst.w	r1, #2
 810b060:	ec57 6b10 	vmov	r6, r7, d0
 810b064:	f103 0204 	add.w	r2, r3, #4
 810b068:	d01f      	beq.n	810b0aa <_scanf_float+0x3e6>
 810b06a:	9903      	ldr	r1, [sp, #12]
 810b06c:	600a      	str	r2, [r1, #0]
 810b06e:	681b      	ldr	r3, [r3, #0]
 810b070:	e9c3 6700 	strd	r6, r7, [r3]
 810b074:	68e3      	ldr	r3, [r4, #12]
 810b076:	3301      	adds	r3, #1
 810b078:	60e3      	str	r3, [r4, #12]
 810b07a:	e7d9      	b.n	810b030 <_scanf_float+0x36c>
 810b07c:	9b04      	ldr	r3, [sp, #16]
 810b07e:	2b00      	cmp	r3, #0
 810b080:	d0e4      	beq.n	810b04c <_scanf_float+0x388>
 810b082:	9905      	ldr	r1, [sp, #20]
 810b084:	230a      	movs	r3, #10
 810b086:	3101      	adds	r1, #1
 810b088:	4640      	mov	r0, r8
 810b08a:	f002 fcd1 	bl	810da30 <_strtol_r>
 810b08e:	9b04      	ldr	r3, [sp, #16]
 810b090:	9e05      	ldr	r6, [sp, #20]
 810b092:	1ac2      	subs	r2, r0, r3
 810b094:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 810b098:	429e      	cmp	r6, r3
 810b09a:	bf28      	it	cs
 810b09c:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 810b0a0:	4910      	ldr	r1, [pc, #64]	@ (810b0e4 <_scanf_float+0x420>)
 810b0a2:	4630      	mov	r0, r6
 810b0a4:	f000 f954 	bl	810b350 <siprintf>
 810b0a8:	e7d0      	b.n	810b04c <_scanf_float+0x388>
 810b0aa:	f011 0f04 	tst.w	r1, #4
 810b0ae:	9903      	ldr	r1, [sp, #12]
 810b0b0:	600a      	str	r2, [r1, #0]
 810b0b2:	d1dc      	bne.n	810b06e <_scanf_float+0x3aa>
 810b0b4:	681d      	ldr	r5, [r3, #0]
 810b0b6:	4632      	mov	r2, r6
 810b0b8:	463b      	mov	r3, r7
 810b0ba:	4630      	mov	r0, r6
 810b0bc:	4639      	mov	r1, r7
 810b0be:	f7f5 fdbd 	bl	8100c3c <__aeabi_dcmpun>
 810b0c2:	b128      	cbz	r0, 810b0d0 <_scanf_float+0x40c>
 810b0c4:	4808      	ldr	r0, [pc, #32]	@ (810b0e8 <_scanf_float+0x424>)
 810b0c6:	f000 fad9 	bl	810b67c <nanf>
 810b0ca:	ed85 0a00 	vstr	s0, [r5]
 810b0ce:	e7d1      	b.n	810b074 <_scanf_float+0x3b0>
 810b0d0:	4630      	mov	r0, r6
 810b0d2:	4639      	mov	r1, r7
 810b0d4:	f7f5 fe10 	bl	8100cf8 <__aeabi_d2f>
 810b0d8:	6028      	str	r0, [r5, #0]
 810b0da:	e7cb      	b.n	810b074 <_scanf_float+0x3b0>
 810b0dc:	f04f 0900 	mov.w	r9, #0
 810b0e0:	e629      	b.n	810ad36 <_scanf_float+0x72>
 810b0e2:	bf00      	nop
 810b0e4:	081af168 	.word	0x081af168
 810b0e8:	0819bc20 	.word	0x0819bc20

0810b0ec <std>:
 810b0ec:	2300      	movs	r3, #0
 810b0ee:	b510      	push	{r4, lr}
 810b0f0:	4604      	mov	r4, r0
 810b0f2:	e9c0 3300 	strd	r3, r3, [r0]
 810b0f6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 810b0fa:	6083      	str	r3, [r0, #8]
 810b0fc:	8181      	strh	r1, [r0, #12]
 810b0fe:	6643      	str	r3, [r0, #100]	@ 0x64
 810b100:	81c2      	strh	r2, [r0, #14]
 810b102:	6183      	str	r3, [r0, #24]
 810b104:	4619      	mov	r1, r3
 810b106:	2208      	movs	r2, #8
 810b108:	305c      	adds	r0, #92	@ 0x5c
 810b10a:	f000 fa19 	bl	810b540 <memset>
 810b10e:	4b0d      	ldr	r3, [pc, #52]	@ (810b144 <std+0x58>)
 810b110:	6263      	str	r3, [r4, #36]	@ 0x24
 810b112:	4b0d      	ldr	r3, [pc, #52]	@ (810b148 <std+0x5c>)
 810b114:	62a3      	str	r3, [r4, #40]	@ 0x28
 810b116:	4b0d      	ldr	r3, [pc, #52]	@ (810b14c <std+0x60>)
 810b118:	62e3      	str	r3, [r4, #44]	@ 0x2c
 810b11a:	4b0d      	ldr	r3, [pc, #52]	@ (810b150 <std+0x64>)
 810b11c:	6323      	str	r3, [r4, #48]	@ 0x30
 810b11e:	4b0d      	ldr	r3, [pc, #52]	@ (810b154 <std+0x68>)
 810b120:	6224      	str	r4, [r4, #32]
 810b122:	429c      	cmp	r4, r3
 810b124:	d006      	beq.n	810b134 <std+0x48>
 810b126:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 810b12a:	4294      	cmp	r4, r2
 810b12c:	d002      	beq.n	810b134 <std+0x48>
 810b12e:	33d0      	adds	r3, #208	@ 0xd0
 810b130:	429c      	cmp	r4, r3
 810b132:	d105      	bne.n	810b140 <std+0x54>
 810b134:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 810b138:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 810b13c:	f000 ba8c 	b.w	810b658 <__retarget_lock_init_recursive>
 810b140:	bd10      	pop	{r4, pc}
 810b142:	bf00      	nop
 810b144:	0810b391 	.word	0x0810b391
 810b148:	0810b3b3 	.word	0x0810b3b3
 810b14c:	0810b3eb 	.word	0x0810b3eb
 810b150:	0810b40f 	.word	0x0810b40f
 810b154:	1001abd8 	.word	0x1001abd8

0810b158 <stdio_exit_handler>:
 810b158:	4a02      	ldr	r2, [pc, #8]	@ (810b164 <stdio_exit_handler+0xc>)
 810b15a:	4903      	ldr	r1, [pc, #12]	@ (810b168 <stdio_exit_handler+0x10>)
 810b15c:	4803      	ldr	r0, [pc, #12]	@ (810b16c <stdio_exit_handler+0x14>)
 810b15e:	f000 b869 	b.w	810b234 <_fwalk_sglue>
 810b162:	bf00      	nop
 810b164:	10000b70 	.word	0x10000b70
 810b168:	0810e071 	.word	0x0810e071
 810b16c:	10000b80 	.word	0x10000b80

0810b170 <cleanup_stdio>:
 810b170:	6841      	ldr	r1, [r0, #4]
 810b172:	4b0c      	ldr	r3, [pc, #48]	@ (810b1a4 <cleanup_stdio+0x34>)
 810b174:	4299      	cmp	r1, r3
 810b176:	b510      	push	{r4, lr}
 810b178:	4604      	mov	r4, r0
 810b17a:	d001      	beq.n	810b180 <cleanup_stdio+0x10>
 810b17c:	f002 ff78 	bl	810e070 <_fflush_r>
 810b180:	68a1      	ldr	r1, [r4, #8]
 810b182:	4b09      	ldr	r3, [pc, #36]	@ (810b1a8 <cleanup_stdio+0x38>)
 810b184:	4299      	cmp	r1, r3
 810b186:	d002      	beq.n	810b18e <cleanup_stdio+0x1e>
 810b188:	4620      	mov	r0, r4
 810b18a:	f002 ff71 	bl	810e070 <_fflush_r>
 810b18e:	68e1      	ldr	r1, [r4, #12]
 810b190:	4b06      	ldr	r3, [pc, #24]	@ (810b1ac <cleanup_stdio+0x3c>)
 810b192:	4299      	cmp	r1, r3
 810b194:	d004      	beq.n	810b1a0 <cleanup_stdio+0x30>
 810b196:	4620      	mov	r0, r4
 810b198:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 810b19c:	f002 bf68 	b.w	810e070 <_fflush_r>
 810b1a0:	bd10      	pop	{r4, pc}
 810b1a2:	bf00      	nop
 810b1a4:	1001abd8 	.word	0x1001abd8
 810b1a8:	1001ac40 	.word	0x1001ac40
 810b1ac:	1001aca8 	.word	0x1001aca8

0810b1b0 <global_stdio_init.part.0>:
 810b1b0:	b510      	push	{r4, lr}
 810b1b2:	4b0b      	ldr	r3, [pc, #44]	@ (810b1e0 <global_stdio_init.part.0+0x30>)
 810b1b4:	4c0b      	ldr	r4, [pc, #44]	@ (810b1e4 <global_stdio_init.part.0+0x34>)
 810b1b6:	4a0c      	ldr	r2, [pc, #48]	@ (810b1e8 <global_stdio_init.part.0+0x38>)
 810b1b8:	601a      	str	r2, [r3, #0]
 810b1ba:	4620      	mov	r0, r4
 810b1bc:	2200      	movs	r2, #0
 810b1be:	2104      	movs	r1, #4
 810b1c0:	f7ff ff94 	bl	810b0ec <std>
 810b1c4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 810b1c8:	2201      	movs	r2, #1
 810b1ca:	2109      	movs	r1, #9
 810b1cc:	f7ff ff8e 	bl	810b0ec <std>
 810b1d0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 810b1d4:	2202      	movs	r2, #2
 810b1d6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 810b1da:	2112      	movs	r1, #18
 810b1dc:	f7ff bf86 	b.w	810b0ec <std>
 810b1e0:	1001ad10 	.word	0x1001ad10
 810b1e4:	1001abd8 	.word	0x1001abd8
 810b1e8:	0810b159 	.word	0x0810b159

0810b1ec <__sfp_lock_acquire>:
 810b1ec:	4801      	ldr	r0, [pc, #4]	@ (810b1f4 <__sfp_lock_acquire+0x8>)
 810b1ee:	f000 ba34 	b.w	810b65a <__retarget_lock_acquire_recursive>
 810b1f2:	bf00      	nop
 810b1f4:	1001ad19 	.word	0x1001ad19

0810b1f8 <__sfp_lock_release>:
 810b1f8:	4801      	ldr	r0, [pc, #4]	@ (810b200 <__sfp_lock_release+0x8>)
 810b1fa:	f000 ba2f 	b.w	810b65c <__retarget_lock_release_recursive>
 810b1fe:	bf00      	nop
 810b200:	1001ad19 	.word	0x1001ad19

0810b204 <__sinit>:
 810b204:	b510      	push	{r4, lr}
 810b206:	4604      	mov	r4, r0
 810b208:	f7ff fff0 	bl	810b1ec <__sfp_lock_acquire>
 810b20c:	6a23      	ldr	r3, [r4, #32]
 810b20e:	b11b      	cbz	r3, 810b218 <__sinit+0x14>
 810b210:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 810b214:	f7ff bff0 	b.w	810b1f8 <__sfp_lock_release>
 810b218:	4b04      	ldr	r3, [pc, #16]	@ (810b22c <__sinit+0x28>)
 810b21a:	6223      	str	r3, [r4, #32]
 810b21c:	4b04      	ldr	r3, [pc, #16]	@ (810b230 <__sinit+0x2c>)
 810b21e:	681b      	ldr	r3, [r3, #0]
 810b220:	2b00      	cmp	r3, #0
 810b222:	d1f5      	bne.n	810b210 <__sinit+0xc>
 810b224:	f7ff ffc4 	bl	810b1b0 <global_stdio_init.part.0>
 810b228:	e7f2      	b.n	810b210 <__sinit+0xc>
 810b22a:	bf00      	nop
 810b22c:	0810b171 	.word	0x0810b171
 810b230:	1001ad10 	.word	0x1001ad10

0810b234 <_fwalk_sglue>:
 810b234:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 810b238:	4607      	mov	r7, r0
 810b23a:	4688      	mov	r8, r1
 810b23c:	4614      	mov	r4, r2
 810b23e:	2600      	movs	r6, #0
 810b240:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 810b244:	f1b9 0901 	subs.w	r9, r9, #1
 810b248:	d505      	bpl.n	810b256 <_fwalk_sglue+0x22>
 810b24a:	6824      	ldr	r4, [r4, #0]
 810b24c:	2c00      	cmp	r4, #0
 810b24e:	d1f7      	bne.n	810b240 <_fwalk_sglue+0xc>
 810b250:	4630      	mov	r0, r6
 810b252:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 810b256:	89ab      	ldrh	r3, [r5, #12]
 810b258:	2b01      	cmp	r3, #1
 810b25a:	d907      	bls.n	810b26c <_fwalk_sglue+0x38>
 810b25c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 810b260:	3301      	adds	r3, #1
 810b262:	d003      	beq.n	810b26c <_fwalk_sglue+0x38>
 810b264:	4629      	mov	r1, r5
 810b266:	4638      	mov	r0, r7
 810b268:	47c0      	blx	r8
 810b26a:	4306      	orrs	r6, r0
 810b26c:	3568      	adds	r5, #104	@ 0x68
 810b26e:	e7e9      	b.n	810b244 <_fwalk_sglue+0x10>

0810b270 <iprintf>:
 810b270:	b40f      	push	{r0, r1, r2, r3}
 810b272:	b507      	push	{r0, r1, r2, lr}
 810b274:	4906      	ldr	r1, [pc, #24]	@ (810b290 <iprintf+0x20>)
 810b276:	ab04      	add	r3, sp, #16
 810b278:	6808      	ldr	r0, [r1, #0]
 810b27a:	f853 2b04 	ldr.w	r2, [r3], #4
 810b27e:	6881      	ldr	r1, [r0, #8]
 810b280:	9301      	str	r3, [sp, #4]
 810b282:	f002 fd59 	bl	810dd38 <_vfiprintf_r>
 810b286:	b003      	add	sp, #12
 810b288:	f85d eb04 	ldr.w	lr, [sp], #4
 810b28c:	b004      	add	sp, #16
 810b28e:	4770      	bx	lr
 810b290:	10000b7c 	.word	0x10000b7c

0810b294 <_puts_r>:
 810b294:	6a03      	ldr	r3, [r0, #32]
 810b296:	b570      	push	{r4, r5, r6, lr}
 810b298:	6884      	ldr	r4, [r0, #8]
 810b29a:	4605      	mov	r5, r0
 810b29c:	460e      	mov	r6, r1
 810b29e:	b90b      	cbnz	r3, 810b2a4 <_puts_r+0x10>
 810b2a0:	f7ff ffb0 	bl	810b204 <__sinit>
 810b2a4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 810b2a6:	07db      	lsls	r3, r3, #31
 810b2a8:	d405      	bmi.n	810b2b6 <_puts_r+0x22>
 810b2aa:	89a3      	ldrh	r3, [r4, #12]
 810b2ac:	0598      	lsls	r0, r3, #22
 810b2ae:	d402      	bmi.n	810b2b6 <_puts_r+0x22>
 810b2b0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 810b2b2:	f000 f9d2 	bl	810b65a <__retarget_lock_acquire_recursive>
 810b2b6:	89a3      	ldrh	r3, [r4, #12]
 810b2b8:	0719      	lsls	r1, r3, #28
 810b2ba:	d502      	bpl.n	810b2c2 <_puts_r+0x2e>
 810b2bc:	6923      	ldr	r3, [r4, #16]
 810b2be:	2b00      	cmp	r3, #0
 810b2c0:	d135      	bne.n	810b32e <_puts_r+0x9a>
 810b2c2:	4621      	mov	r1, r4
 810b2c4:	4628      	mov	r0, r5
 810b2c6:	f000 f8e5 	bl	810b494 <__swsetup_r>
 810b2ca:	b380      	cbz	r0, 810b32e <_puts_r+0x9a>
 810b2cc:	f04f 35ff 	mov.w	r5, #4294967295
 810b2d0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 810b2d2:	07da      	lsls	r2, r3, #31
 810b2d4:	d405      	bmi.n	810b2e2 <_puts_r+0x4e>
 810b2d6:	89a3      	ldrh	r3, [r4, #12]
 810b2d8:	059b      	lsls	r3, r3, #22
 810b2da:	d402      	bmi.n	810b2e2 <_puts_r+0x4e>
 810b2dc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 810b2de:	f000 f9bd 	bl	810b65c <__retarget_lock_release_recursive>
 810b2e2:	4628      	mov	r0, r5
 810b2e4:	bd70      	pop	{r4, r5, r6, pc}
 810b2e6:	2b00      	cmp	r3, #0
 810b2e8:	da04      	bge.n	810b2f4 <_puts_r+0x60>
 810b2ea:	69a2      	ldr	r2, [r4, #24]
 810b2ec:	429a      	cmp	r2, r3
 810b2ee:	dc17      	bgt.n	810b320 <_puts_r+0x8c>
 810b2f0:	290a      	cmp	r1, #10
 810b2f2:	d015      	beq.n	810b320 <_puts_r+0x8c>
 810b2f4:	6823      	ldr	r3, [r4, #0]
 810b2f6:	1c5a      	adds	r2, r3, #1
 810b2f8:	6022      	str	r2, [r4, #0]
 810b2fa:	7019      	strb	r1, [r3, #0]
 810b2fc:	68a3      	ldr	r3, [r4, #8]
 810b2fe:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 810b302:	3b01      	subs	r3, #1
 810b304:	60a3      	str	r3, [r4, #8]
 810b306:	2900      	cmp	r1, #0
 810b308:	d1ed      	bne.n	810b2e6 <_puts_r+0x52>
 810b30a:	2b00      	cmp	r3, #0
 810b30c:	da11      	bge.n	810b332 <_puts_r+0x9e>
 810b30e:	4622      	mov	r2, r4
 810b310:	210a      	movs	r1, #10
 810b312:	4628      	mov	r0, r5
 810b314:	f000 f87f 	bl	810b416 <__swbuf_r>
 810b318:	3001      	adds	r0, #1
 810b31a:	d0d7      	beq.n	810b2cc <_puts_r+0x38>
 810b31c:	250a      	movs	r5, #10
 810b31e:	e7d7      	b.n	810b2d0 <_puts_r+0x3c>
 810b320:	4622      	mov	r2, r4
 810b322:	4628      	mov	r0, r5
 810b324:	f000 f877 	bl	810b416 <__swbuf_r>
 810b328:	3001      	adds	r0, #1
 810b32a:	d1e7      	bne.n	810b2fc <_puts_r+0x68>
 810b32c:	e7ce      	b.n	810b2cc <_puts_r+0x38>
 810b32e:	3e01      	subs	r6, #1
 810b330:	e7e4      	b.n	810b2fc <_puts_r+0x68>
 810b332:	6823      	ldr	r3, [r4, #0]
 810b334:	1c5a      	adds	r2, r3, #1
 810b336:	6022      	str	r2, [r4, #0]
 810b338:	220a      	movs	r2, #10
 810b33a:	701a      	strb	r2, [r3, #0]
 810b33c:	e7ee      	b.n	810b31c <_puts_r+0x88>
	...

0810b340 <puts>:
 810b340:	4b02      	ldr	r3, [pc, #8]	@ (810b34c <puts+0xc>)
 810b342:	4601      	mov	r1, r0
 810b344:	6818      	ldr	r0, [r3, #0]
 810b346:	f7ff bfa5 	b.w	810b294 <_puts_r>
 810b34a:	bf00      	nop
 810b34c:	10000b7c 	.word	0x10000b7c

0810b350 <siprintf>:
 810b350:	b40e      	push	{r1, r2, r3}
 810b352:	b500      	push	{lr}
 810b354:	b09c      	sub	sp, #112	@ 0x70
 810b356:	ab1d      	add	r3, sp, #116	@ 0x74
 810b358:	9002      	str	r0, [sp, #8]
 810b35a:	9006      	str	r0, [sp, #24]
 810b35c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 810b360:	4809      	ldr	r0, [pc, #36]	@ (810b388 <siprintf+0x38>)
 810b362:	9107      	str	r1, [sp, #28]
 810b364:	9104      	str	r1, [sp, #16]
 810b366:	4909      	ldr	r1, [pc, #36]	@ (810b38c <siprintf+0x3c>)
 810b368:	f853 2b04 	ldr.w	r2, [r3], #4
 810b36c:	9105      	str	r1, [sp, #20]
 810b36e:	6800      	ldr	r0, [r0, #0]
 810b370:	9301      	str	r3, [sp, #4]
 810b372:	a902      	add	r1, sp, #8
 810b374:	f002 fbba 	bl	810daec <_svfiprintf_r>
 810b378:	9b02      	ldr	r3, [sp, #8]
 810b37a:	2200      	movs	r2, #0
 810b37c:	701a      	strb	r2, [r3, #0]
 810b37e:	b01c      	add	sp, #112	@ 0x70
 810b380:	f85d eb04 	ldr.w	lr, [sp], #4
 810b384:	b003      	add	sp, #12
 810b386:	4770      	bx	lr
 810b388:	10000b7c 	.word	0x10000b7c
 810b38c:	ffff0208 	.word	0xffff0208

0810b390 <__sread>:
 810b390:	b510      	push	{r4, lr}
 810b392:	460c      	mov	r4, r1
 810b394:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810b398:	f000 f900 	bl	810b59c <_read_r>
 810b39c:	2800      	cmp	r0, #0
 810b39e:	bfab      	itete	ge
 810b3a0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 810b3a2:	89a3      	ldrhlt	r3, [r4, #12]
 810b3a4:	181b      	addge	r3, r3, r0
 810b3a6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 810b3aa:	bfac      	ite	ge
 810b3ac:	6563      	strge	r3, [r4, #84]	@ 0x54
 810b3ae:	81a3      	strhlt	r3, [r4, #12]
 810b3b0:	bd10      	pop	{r4, pc}

0810b3b2 <__swrite>:
 810b3b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810b3b6:	461f      	mov	r7, r3
 810b3b8:	898b      	ldrh	r3, [r1, #12]
 810b3ba:	05db      	lsls	r3, r3, #23
 810b3bc:	4605      	mov	r5, r0
 810b3be:	460c      	mov	r4, r1
 810b3c0:	4616      	mov	r6, r2
 810b3c2:	d505      	bpl.n	810b3d0 <__swrite+0x1e>
 810b3c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810b3c8:	2302      	movs	r3, #2
 810b3ca:	2200      	movs	r2, #0
 810b3cc:	f000 f8d4 	bl	810b578 <_lseek_r>
 810b3d0:	89a3      	ldrh	r3, [r4, #12]
 810b3d2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 810b3d6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 810b3da:	81a3      	strh	r3, [r4, #12]
 810b3dc:	4632      	mov	r2, r6
 810b3de:	463b      	mov	r3, r7
 810b3e0:	4628      	mov	r0, r5
 810b3e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 810b3e6:	f000 b8fb 	b.w	810b5e0 <_write_r>

0810b3ea <__sseek>:
 810b3ea:	b510      	push	{r4, lr}
 810b3ec:	460c      	mov	r4, r1
 810b3ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810b3f2:	f000 f8c1 	bl	810b578 <_lseek_r>
 810b3f6:	1c43      	adds	r3, r0, #1
 810b3f8:	89a3      	ldrh	r3, [r4, #12]
 810b3fa:	bf15      	itete	ne
 810b3fc:	6560      	strne	r0, [r4, #84]	@ 0x54
 810b3fe:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 810b402:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 810b406:	81a3      	strheq	r3, [r4, #12]
 810b408:	bf18      	it	ne
 810b40a:	81a3      	strhne	r3, [r4, #12]
 810b40c:	bd10      	pop	{r4, pc}

0810b40e <__sclose>:
 810b40e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810b412:	f000 b8a1 	b.w	810b558 <_close_r>

0810b416 <__swbuf_r>:
 810b416:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810b418:	460e      	mov	r6, r1
 810b41a:	4614      	mov	r4, r2
 810b41c:	4605      	mov	r5, r0
 810b41e:	b118      	cbz	r0, 810b428 <__swbuf_r+0x12>
 810b420:	6a03      	ldr	r3, [r0, #32]
 810b422:	b90b      	cbnz	r3, 810b428 <__swbuf_r+0x12>
 810b424:	f7ff feee 	bl	810b204 <__sinit>
 810b428:	69a3      	ldr	r3, [r4, #24]
 810b42a:	60a3      	str	r3, [r4, #8]
 810b42c:	89a3      	ldrh	r3, [r4, #12]
 810b42e:	071a      	lsls	r2, r3, #28
 810b430:	d501      	bpl.n	810b436 <__swbuf_r+0x20>
 810b432:	6923      	ldr	r3, [r4, #16]
 810b434:	b943      	cbnz	r3, 810b448 <__swbuf_r+0x32>
 810b436:	4621      	mov	r1, r4
 810b438:	4628      	mov	r0, r5
 810b43a:	f000 f82b 	bl	810b494 <__swsetup_r>
 810b43e:	b118      	cbz	r0, 810b448 <__swbuf_r+0x32>
 810b440:	f04f 37ff 	mov.w	r7, #4294967295
 810b444:	4638      	mov	r0, r7
 810b446:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 810b448:	6823      	ldr	r3, [r4, #0]
 810b44a:	6922      	ldr	r2, [r4, #16]
 810b44c:	1a98      	subs	r0, r3, r2
 810b44e:	6963      	ldr	r3, [r4, #20]
 810b450:	b2f6      	uxtb	r6, r6
 810b452:	4283      	cmp	r3, r0
 810b454:	4637      	mov	r7, r6
 810b456:	dc05      	bgt.n	810b464 <__swbuf_r+0x4e>
 810b458:	4621      	mov	r1, r4
 810b45a:	4628      	mov	r0, r5
 810b45c:	f002 fe08 	bl	810e070 <_fflush_r>
 810b460:	2800      	cmp	r0, #0
 810b462:	d1ed      	bne.n	810b440 <__swbuf_r+0x2a>
 810b464:	68a3      	ldr	r3, [r4, #8]
 810b466:	3b01      	subs	r3, #1
 810b468:	60a3      	str	r3, [r4, #8]
 810b46a:	6823      	ldr	r3, [r4, #0]
 810b46c:	1c5a      	adds	r2, r3, #1
 810b46e:	6022      	str	r2, [r4, #0]
 810b470:	701e      	strb	r6, [r3, #0]
 810b472:	6962      	ldr	r2, [r4, #20]
 810b474:	1c43      	adds	r3, r0, #1
 810b476:	429a      	cmp	r2, r3
 810b478:	d004      	beq.n	810b484 <__swbuf_r+0x6e>
 810b47a:	89a3      	ldrh	r3, [r4, #12]
 810b47c:	07db      	lsls	r3, r3, #31
 810b47e:	d5e1      	bpl.n	810b444 <__swbuf_r+0x2e>
 810b480:	2e0a      	cmp	r6, #10
 810b482:	d1df      	bne.n	810b444 <__swbuf_r+0x2e>
 810b484:	4621      	mov	r1, r4
 810b486:	4628      	mov	r0, r5
 810b488:	f002 fdf2 	bl	810e070 <_fflush_r>
 810b48c:	2800      	cmp	r0, #0
 810b48e:	d0d9      	beq.n	810b444 <__swbuf_r+0x2e>
 810b490:	e7d6      	b.n	810b440 <__swbuf_r+0x2a>
	...

0810b494 <__swsetup_r>:
 810b494:	b538      	push	{r3, r4, r5, lr}
 810b496:	4b29      	ldr	r3, [pc, #164]	@ (810b53c <__swsetup_r+0xa8>)
 810b498:	4605      	mov	r5, r0
 810b49a:	6818      	ldr	r0, [r3, #0]
 810b49c:	460c      	mov	r4, r1
 810b49e:	b118      	cbz	r0, 810b4a8 <__swsetup_r+0x14>
 810b4a0:	6a03      	ldr	r3, [r0, #32]
 810b4a2:	b90b      	cbnz	r3, 810b4a8 <__swsetup_r+0x14>
 810b4a4:	f7ff feae 	bl	810b204 <__sinit>
 810b4a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 810b4ac:	0719      	lsls	r1, r3, #28
 810b4ae:	d422      	bmi.n	810b4f6 <__swsetup_r+0x62>
 810b4b0:	06da      	lsls	r2, r3, #27
 810b4b2:	d407      	bmi.n	810b4c4 <__swsetup_r+0x30>
 810b4b4:	2209      	movs	r2, #9
 810b4b6:	602a      	str	r2, [r5, #0]
 810b4b8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 810b4bc:	81a3      	strh	r3, [r4, #12]
 810b4be:	f04f 30ff 	mov.w	r0, #4294967295
 810b4c2:	e033      	b.n	810b52c <__swsetup_r+0x98>
 810b4c4:	0758      	lsls	r0, r3, #29
 810b4c6:	d512      	bpl.n	810b4ee <__swsetup_r+0x5a>
 810b4c8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 810b4ca:	b141      	cbz	r1, 810b4de <__swsetup_r+0x4a>
 810b4cc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 810b4d0:	4299      	cmp	r1, r3
 810b4d2:	d002      	beq.n	810b4da <__swsetup_r+0x46>
 810b4d4:	4628      	mov	r0, r5
 810b4d6:	f000 ff23 	bl	810c320 <_free_r>
 810b4da:	2300      	movs	r3, #0
 810b4dc:	6363      	str	r3, [r4, #52]	@ 0x34
 810b4de:	89a3      	ldrh	r3, [r4, #12]
 810b4e0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 810b4e4:	81a3      	strh	r3, [r4, #12]
 810b4e6:	2300      	movs	r3, #0
 810b4e8:	6063      	str	r3, [r4, #4]
 810b4ea:	6923      	ldr	r3, [r4, #16]
 810b4ec:	6023      	str	r3, [r4, #0]
 810b4ee:	89a3      	ldrh	r3, [r4, #12]
 810b4f0:	f043 0308 	orr.w	r3, r3, #8
 810b4f4:	81a3      	strh	r3, [r4, #12]
 810b4f6:	6923      	ldr	r3, [r4, #16]
 810b4f8:	b94b      	cbnz	r3, 810b50e <__swsetup_r+0x7a>
 810b4fa:	89a3      	ldrh	r3, [r4, #12]
 810b4fc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 810b500:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 810b504:	d003      	beq.n	810b50e <__swsetup_r+0x7a>
 810b506:	4621      	mov	r1, r4
 810b508:	4628      	mov	r0, r5
 810b50a:	f002 fdff 	bl	810e10c <__smakebuf_r>
 810b50e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 810b512:	f013 0201 	ands.w	r2, r3, #1
 810b516:	d00a      	beq.n	810b52e <__swsetup_r+0x9a>
 810b518:	2200      	movs	r2, #0
 810b51a:	60a2      	str	r2, [r4, #8]
 810b51c:	6962      	ldr	r2, [r4, #20]
 810b51e:	4252      	negs	r2, r2
 810b520:	61a2      	str	r2, [r4, #24]
 810b522:	6922      	ldr	r2, [r4, #16]
 810b524:	b942      	cbnz	r2, 810b538 <__swsetup_r+0xa4>
 810b526:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 810b52a:	d1c5      	bne.n	810b4b8 <__swsetup_r+0x24>
 810b52c:	bd38      	pop	{r3, r4, r5, pc}
 810b52e:	0799      	lsls	r1, r3, #30
 810b530:	bf58      	it	pl
 810b532:	6962      	ldrpl	r2, [r4, #20]
 810b534:	60a2      	str	r2, [r4, #8]
 810b536:	e7f4      	b.n	810b522 <__swsetup_r+0x8e>
 810b538:	2000      	movs	r0, #0
 810b53a:	e7f7      	b.n	810b52c <__swsetup_r+0x98>
 810b53c:	10000b7c 	.word	0x10000b7c

0810b540 <memset>:
 810b540:	4402      	add	r2, r0
 810b542:	4603      	mov	r3, r0
 810b544:	4293      	cmp	r3, r2
 810b546:	d100      	bne.n	810b54a <memset+0xa>
 810b548:	4770      	bx	lr
 810b54a:	f803 1b01 	strb.w	r1, [r3], #1
 810b54e:	e7f9      	b.n	810b544 <memset+0x4>

0810b550 <_localeconv_r>:
 810b550:	4800      	ldr	r0, [pc, #0]	@ (810b554 <_localeconv_r+0x4>)
 810b552:	4770      	bx	lr
 810b554:	10000cbc 	.word	0x10000cbc

0810b558 <_close_r>:
 810b558:	b538      	push	{r3, r4, r5, lr}
 810b55a:	4d06      	ldr	r5, [pc, #24]	@ (810b574 <_close_r+0x1c>)
 810b55c:	2300      	movs	r3, #0
 810b55e:	4604      	mov	r4, r0
 810b560:	4608      	mov	r0, r1
 810b562:	602b      	str	r3, [r5, #0]
 810b564:	f7f6 fdf0 	bl	8102148 <_close>
 810b568:	1c43      	adds	r3, r0, #1
 810b56a:	d102      	bne.n	810b572 <_close_r+0x1a>
 810b56c:	682b      	ldr	r3, [r5, #0]
 810b56e:	b103      	cbz	r3, 810b572 <_close_r+0x1a>
 810b570:	6023      	str	r3, [r4, #0]
 810b572:	bd38      	pop	{r3, r4, r5, pc}
 810b574:	1001ad14 	.word	0x1001ad14

0810b578 <_lseek_r>:
 810b578:	b538      	push	{r3, r4, r5, lr}
 810b57a:	4d07      	ldr	r5, [pc, #28]	@ (810b598 <_lseek_r+0x20>)
 810b57c:	4604      	mov	r4, r0
 810b57e:	4608      	mov	r0, r1
 810b580:	4611      	mov	r1, r2
 810b582:	2200      	movs	r2, #0
 810b584:	602a      	str	r2, [r5, #0]
 810b586:	461a      	mov	r2, r3
 810b588:	f7f6 fde8 	bl	810215c <_lseek>
 810b58c:	1c43      	adds	r3, r0, #1
 810b58e:	d102      	bne.n	810b596 <_lseek_r+0x1e>
 810b590:	682b      	ldr	r3, [r5, #0]
 810b592:	b103      	cbz	r3, 810b596 <_lseek_r+0x1e>
 810b594:	6023      	str	r3, [r4, #0]
 810b596:	bd38      	pop	{r3, r4, r5, pc}
 810b598:	1001ad14 	.word	0x1001ad14

0810b59c <_read_r>:
 810b59c:	b538      	push	{r3, r4, r5, lr}
 810b59e:	4d07      	ldr	r5, [pc, #28]	@ (810b5bc <_read_r+0x20>)
 810b5a0:	4604      	mov	r4, r0
 810b5a2:	4608      	mov	r0, r1
 810b5a4:	4611      	mov	r1, r2
 810b5a6:	2200      	movs	r2, #0
 810b5a8:	602a      	str	r2, [r5, #0]
 810b5aa:	461a      	mov	r2, r3
 810b5ac:	f7f6 fdbe 	bl	810212c <_read>
 810b5b0:	1c43      	adds	r3, r0, #1
 810b5b2:	d102      	bne.n	810b5ba <_read_r+0x1e>
 810b5b4:	682b      	ldr	r3, [r5, #0]
 810b5b6:	b103      	cbz	r3, 810b5ba <_read_r+0x1e>
 810b5b8:	6023      	str	r3, [r4, #0]
 810b5ba:	bd38      	pop	{r3, r4, r5, pc}
 810b5bc:	1001ad14 	.word	0x1001ad14

0810b5c0 <_sbrk_r>:
 810b5c0:	b538      	push	{r3, r4, r5, lr}
 810b5c2:	4d06      	ldr	r5, [pc, #24]	@ (810b5dc <_sbrk_r+0x1c>)
 810b5c4:	2300      	movs	r3, #0
 810b5c6:	4604      	mov	r4, r0
 810b5c8:	4608      	mov	r0, r1
 810b5ca:	602b      	str	r3, [r5, #0]
 810b5cc:	f7f6 fdc8 	bl	8102160 <_sbrk>
 810b5d0:	1c43      	adds	r3, r0, #1
 810b5d2:	d102      	bne.n	810b5da <_sbrk_r+0x1a>
 810b5d4:	682b      	ldr	r3, [r5, #0]
 810b5d6:	b103      	cbz	r3, 810b5da <_sbrk_r+0x1a>
 810b5d8:	6023      	str	r3, [r4, #0]
 810b5da:	bd38      	pop	{r3, r4, r5, pc}
 810b5dc:	1001ad14 	.word	0x1001ad14

0810b5e0 <_write_r>:
 810b5e0:	b538      	push	{r3, r4, r5, lr}
 810b5e2:	4d07      	ldr	r5, [pc, #28]	@ (810b600 <_write_r+0x20>)
 810b5e4:	4604      	mov	r4, r0
 810b5e6:	4608      	mov	r0, r1
 810b5e8:	4611      	mov	r1, r2
 810b5ea:	2200      	movs	r2, #0
 810b5ec:	602a      	str	r2, [r5, #0]
 810b5ee:	461a      	mov	r2, r3
 810b5f0:	f7f6 fcb2 	bl	8101f58 <_write>
 810b5f4:	1c43      	adds	r3, r0, #1
 810b5f6:	d102      	bne.n	810b5fe <_write_r+0x1e>
 810b5f8:	682b      	ldr	r3, [r5, #0]
 810b5fa:	b103      	cbz	r3, 810b5fe <_write_r+0x1e>
 810b5fc:	6023      	str	r3, [r4, #0]
 810b5fe:	bd38      	pop	{r3, r4, r5, pc}
 810b600:	1001ad14 	.word	0x1001ad14

0810b604 <__errno>:
 810b604:	4b01      	ldr	r3, [pc, #4]	@ (810b60c <__errno+0x8>)
 810b606:	6818      	ldr	r0, [r3, #0]
 810b608:	4770      	bx	lr
 810b60a:	bf00      	nop
 810b60c:	10000b7c 	.word	0x10000b7c

0810b610 <__libc_init_array>:
 810b610:	b570      	push	{r4, r5, r6, lr}
 810b612:	4d0d      	ldr	r5, [pc, #52]	@ (810b648 <__libc_init_array+0x38>)
 810b614:	4c0d      	ldr	r4, [pc, #52]	@ (810b64c <__libc_init_array+0x3c>)
 810b616:	1b64      	subs	r4, r4, r5
 810b618:	10a4      	asrs	r4, r4, #2
 810b61a:	2600      	movs	r6, #0
 810b61c:	42a6      	cmp	r6, r4
 810b61e:	d109      	bne.n	810b634 <__libc_init_array+0x24>
 810b620:	4d0b      	ldr	r5, [pc, #44]	@ (810b650 <__libc_init_array+0x40>)
 810b622:	4c0c      	ldr	r4, [pc, #48]	@ (810b654 <__libc_init_array+0x44>)
 810b624:	f003 fcba 	bl	810ef9c <_init>
 810b628:	1b64      	subs	r4, r4, r5
 810b62a:	10a4      	asrs	r4, r4, #2
 810b62c:	2600      	movs	r6, #0
 810b62e:	42a6      	cmp	r6, r4
 810b630:	d105      	bne.n	810b63e <__libc_init_array+0x2e>
 810b632:	bd70      	pop	{r4, r5, r6, pc}
 810b634:	f855 3b04 	ldr.w	r3, [r5], #4
 810b638:	4798      	blx	r3
 810b63a:	3601      	adds	r6, #1
 810b63c:	e7ee      	b.n	810b61c <__libc_init_array+0xc>
 810b63e:	f855 3b04 	ldr.w	r3, [r5], #4
 810b642:	4798      	blx	r3
 810b644:	3601      	adds	r6, #1
 810b646:	e7f2      	b.n	810b62e <__libc_init_array+0x1e>
 810b648:	081af580 	.word	0x081af580
 810b64c:	081af580 	.word	0x081af580
 810b650:	081af580 	.word	0x081af580
 810b654:	081af584 	.word	0x081af584

0810b658 <__retarget_lock_init_recursive>:
 810b658:	4770      	bx	lr

0810b65a <__retarget_lock_acquire_recursive>:
 810b65a:	4770      	bx	lr

0810b65c <__retarget_lock_release_recursive>:
 810b65c:	4770      	bx	lr

0810b65e <memcpy>:
 810b65e:	440a      	add	r2, r1
 810b660:	4291      	cmp	r1, r2
 810b662:	f100 33ff 	add.w	r3, r0, #4294967295
 810b666:	d100      	bne.n	810b66a <memcpy+0xc>
 810b668:	4770      	bx	lr
 810b66a:	b510      	push	{r4, lr}
 810b66c:	f811 4b01 	ldrb.w	r4, [r1], #1
 810b670:	f803 4f01 	strb.w	r4, [r3, #1]!
 810b674:	4291      	cmp	r1, r2
 810b676:	d1f9      	bne.n	810b66c <memcpy+0xe>
 810b678:	bd10      	pop	{r4, pc}
	...

0810b67c <nanf>:
 810b67c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 810b684 <nanf+0x8>
 810b680:	4770      	bx	lr
 810b682:	bf00      	nop
 810b684:	7fc00000 	.word	0x7fc00000

0810b688 <quorem>:
 810b688:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810b68c:	6903      	ldr	r3, [r0, #16]
 810b68e:	690c      	ldr	r4, [r1, #16]
 810b690:	42a3      	cmp	r3, r4
 810b692:	4607      	mov	r7, r0
 810b694:	db7e      	blt.n	810b794 <quorem+0x10c>
 810b696:	3c01      	subs	r4, #1
 810b698:	f101 0814 	add.w	r8, r1, #20
 810b69c:	00a3      	lsls	r3, r4, #2
 810b69e:	f100 0514 	add.w	r5, r0, #20
 810b6a2:	9300      	str	r3, [sp, #0]
 810b6a4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 810b6a8:	9301      	str	r3, [sp, #4]
 810b6aa:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 810b6ae:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 810b6b2:	3301      	adds	r3, #1
 810b6b4:	429a      	cmp	r2, r3
 810b6b6:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 810b6ba:	fbb2 f6f3 	udiv	r6, r2, r3
 810b6be:	d32e      	bcc.n	810b71e <quorem+0x96>
 810b6c0:	f04f 0a00 	mov.w	sl, #0
 810b6c4:	46c4      	mov	ip, r8
 810b6c6:	46ae      	mov	lr, r5
 810b6c8:	46d3      	mov	fp, sl
 810b6ca:	f85c 3b04 	ldr.w	r3, [ip], #4
 810b6ce:	b298      	uxth	r0, r3
 810b6d0:	fb06 a000 	mla	r0, r6, r0, sl
 810b6d4:	0c02      	lsrs	r2, r0, #16
 810b6d6:	0c1b      	lsrs	r3, r3, #16
 810b6d8:	fb06 2303 	mla	r3, r6, r3, r2
 810b6dc:	f8de 2000 	ldr.w	r2, [lr]
 810b6e0:	b280      	uxth	r0, r0
 810b6e2:	b292      	uxth	r2, r2
 810b6e4:	1a12      	subs	r2, r2, r0
 810b6e6:	445a      	add	r2, fp
 810b6e8:	f8de 0000 	ldr.w	r0, [lr]
 810b6ec:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 810b6f0:	b29b      	uxth	r3, r3
 810b6f2:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 810b6f6:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 810b6fa:	b292      	uxth	r2, r2
 810b6fc:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 810b700:	45e1      	cmp	r9, ip
 810b702:	f84e 2b04 	str.w	r2, [lr], #4
 810b706:	ea4f 4b23 	mov.w	fp, r3, asr #16
 810b70a:	d2de      	bcs.n	810b6ca <quorem+0x42>
 810b70c:	9b00      	ldr	r3, [sp, #0]
 810b70e:	58eb      	ldr	r3, [r5, r3]
 810b710:	b92b      	cbnz	r3, 810b71e <quorem+0x96>
 810b712:	9b01      	ldr	r3, [sp, #4]
 810b714:	3b04      	subs	r3, #4
 810b716:	429d      	cmp	r5, r3
 810b718:	461a      	mov	r2, r3
 810b71a:	d32f      	bcc.n	810b77c <quorem+0xf4>
 810b71c:	613c      	str	r4, [r7, #16]
 810b71e:	4638      	mov	r0, r7
 810b720:	f001 f90c 	bl	810c93c <__mcmp>
 810b724:	2800      	cmp	r0, #0
 810b726:	db25      	blt.n	810b774 <quorem+0xec>
 810b728:	4629      	mov	r1, r5
 810b72a:	2000      	movs	r0, #0
 810b72c:	f858 2b04 	ldr.w	r2, [r8], #4
 810b730:	f8d1 c000 	ldr.w	ip, [r1]
 810b734:	fa1f fe82 	uxth.w	lr, r2
 810b738:	fa1f f38c 	uxth.w	r3, ip
 810b73c:	eba3 030e 	sub.w	r3, r3, lr
 810b740:	4403      	add	r3, r0
 810b742:	0c12      	lsrs	r2, r2, #16
 810b744:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 810b748:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 810b74c:	b29b      	uxth	r3, r3
 810b74e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 810b752:	45c1      	cmp	r9, r8
 810b754:	f841 3b04 	str.w	r3, [r1], #4
 810b758:	ea4f 4022 	mov.w	r0, r2, asr #16
 810b75c:	d2e6      	bcs.n	810b72c <quorem+0xa4>
 810b75e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 810b762:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 810b766:	b922      	cbnz	r2, 810b772 <quorem+0xea>
 810b768:	3b04      	subs	r3, #4
 810b76a:	429d      	cmp	r5, r3
 810b76c:	461a      	mov	r2, r3
 810b76e:	d30b      	bcc.n	810b788 <quorem+0x100>
 810b770:	613c      	str	r4, [r7, #16]
 810b772:	3601      	adds	r6, #1
 810b774:	4630      	mov	r0, r6
 810b776:	b003      	add	sp, #12
 810b778:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810b77c:	6812      	ldr	r2, [r2, #0]
 810b77e:	3b04      	subs	r3, #4
 810b780:	2a00      	cmp	r2, #0
 810b782:	d1cb      	bne.n	810b71c <quorem+0x94>
 810b784:	3c01      	subs	r4, #1
 810b786:	e7c6      	b.n	810b716 <quorem+0x8e>
 810b788:	6812      	ldr	r2, [r2, #0]
 810b78a:	3b04      	subs	r3, #4
 810b78c:	2a00      	cmp	r2, #0
 810b78e:	d1ef      	bne.n	810b770 <quorem+0xe8>
 810b790:	3c01      	subs	r4, #1
 810b792:	e7ea      	b.n	810b76a <quorem+0xe2>
 810b794:	2000      	movs	r0, #0
 810b796:	e7ee      	b.n	810b776 <quorem+0xee>

0810b798 <_dtoa_r>:
 810b798:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810b79c:	69c7      	ldr	r7, [r0, #28]
 810b79e:	b099      	sub	sp, #100	@ 0x64
 810b7a0:	ed8d 0b02 	vstr	d0, [sp, #8]
 810b7a4:	ec55 4b10 	vmov	r4, r5, d0
 810b7a8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 810b7aa:	9109      	str	r1, [sp, #36]	@ 0x24
 810b7ac:	4683      	mov	fp, r0
 810b7ae:	920e      	str	r2, [sp, #56]	@ 0x38
 810b7b0:	9313      	str	r3, [sp, #76]	@ 0x4c
 810b7b2:	b97f      	cbnz	r7, 810b7d4 <_dtoa_r+0x3c>
 810b7b4:	2010      	movs	r0, #16
 810b7b6:	f7fe fd49 	bl	810a24c <malloc>
 810b7ba:	4602      	mov	r2, r0
 810b7bc:	f8cb 001c 	str.w	r0, [fp, #28]
 810b7c0:	b920      	cbnz	r0, 810b7cc <_dtoa_r+0x34>
 810b7c2:	4ba7      	ldr	r3, [pc, #668]	@ (810ba60 <_dtoa_r+0x2c8>)
 810b7c4:	21ef      	movs	r1, #239	@ 0xef
 810b7c6:	48a7      	ldr	r0, [pc, #668]	@ (810ba64 <_dtoa_r+0x2cc>)
 810b7c8:	f002 fd32 	bl	810e230 <__assert_func>
 810b7cc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 810b7d0:	6007      	str	r7, [r0, #0]
 810b7d2:	60c7      	str	r7, [r0, #12]
 810b7d4:	f8db 301c 	ldr.w	r3, [fp, #28]
 810b7d8:	6819      	ldr	r1, [r3, #0]
 810b7da:	b159      	cbz	r1, 810b7f4 <_dtoa_r+0x5c>
 810b7dc:	685a      	ldr	r2, [r3, #4]
 810b7de:	604a      	str	r2, [r1, #4]
 810b7e0:	2301      	movs	r3, #1
 810b7e2:	4093      	lsls	r3, r2
 810b7e4:	608b      	str	r3, [r1, #8]
 810b7e6:	4658      	mov	r0, fp
 810b7e8:	f000 fe24 	bl	810c434 <_Bfree>
 810b7ec:	f8db 301c 	ldr.w	r3, [fp, #28]
 810b7f0:	2200      	movs	r2, #0
 810b7f2:	601a      	str	r2, [r3, #0]
 810b7f4:	1e2b      	subs	r3, r5, #0
 810b7f6:	bfb9      	ittee	lt
 810b7f8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 810b7fc:	9303      	strlt	r3, [sp, #12]
 810b7fe:	2300      	movge	r3, #0
 810b800:	6033      	strge	r3, [r6, #0]
 810b802:	9f03      	ldr	r7, [sp, #12]
 810b804:	4b98      	ldr	r3, [pc, #608]	@ (810ba68 <_dtoa_r+0x2d0>)
 810b806:	bfbc      	itt	lt
 810b808:	2201      	movlt	r2, #1
 810b80a:	6032      	strlt	r2, [r6, #0]
 810b80c:	43bb      	bics	r3, r7
 810b80e:	d112      	bne.n	810b836 <_dtoa_r+0x9e>
 810b810:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 810b812:	f242 730f 	movw	r3, #9999	@ 0x270f
 810b816:	6013      	str	r3, [r2, #0]
 810b818:	f3c7 0313 	ubfx	r3, r7, #0, #20
 810b81c:	4323      	orrs	r3, r4
 810b81e:	f000 854d 	beq.w	810c2bc <_dtoa_r+0xb24>
 810b822:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 810b824:	f8df a254 	ldr.w	sl, [pc, #596]	@ 810ba7c <_dtoa_r+0x2e4>
 810b828:	2b00      	cmp	r3, #0
 810b82a:	f000 854f 	beq.w	810c2cc <_dtoa_r+0xb34>
 810b82e:	f10a 0303 	add.w	r3, sl, #3
 810b832:	f000 bd49 	b.w	810c2c8 <_dtoa_r+0xb30>
 810b836:	ed9d 7b02 	vldr	d7, [sp, #8]
 810b83a:	2200      	movs	r2, #0
 810b83c:	ec51 0b17 	vmov	r0, r1, d7
 810b840:	2300      	movs	r3, #0
 810b842:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 810b846:	f7f5 f9c7 	bl	8100bd8 <__aeabi_dcmpeq>
 810b84a:	4680      	mov	r8, r0
 810b84c:	b158      	cbz	r0, 810b866 <_dtoa_r+0xce>
 810b84e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 810b850:	2301      	movs	r3, #1
 810b852:	6013      	str	r3, [r2, #0]
 810b854:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 810b856:	b113      	cbz	r3, 810b85e <_dtoa_r+0xc6>
 810b858:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 810b85a:	4b84      	ldr	r3, [pc, #528]	@ (810ba6c <_dtoa_r+0x2d4>)
 810b85c:	6013      	str	r3, [r2, #0]
 810b85e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 810ba80 <_dtoa_r+0x2e8>
 810b862:	f000 bd33 	b.w	810c2cc <_dtoa_r+0xb34>
 810b866:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 810b86a:	aa16      	add	r2, sp, #88	@ 0x58
 810b86c:	a917      	add	r1, sp, #92	@ 0x5c
 810b86e:	4658      	mov	r0, fp
 810b870:	f001 f984 	bl	810cb7c <__d2b>
 810b874:	f3c7 560a 	ubfx	r6, r7, #20, #11
 810b878:	4681      	mov	r9, r0
 810b87a:	2e00      	cmp	r6, #0
 810b87c:	d077      	beq.n	810b96e <_dtoa_r+0x1d6>
 810b87e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 810b880:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 810b884:	f3c3 0313 	ubfx	r3, r3, #0, #20
 810b888:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 810b88c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 810b890:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 810b894:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 810b898:	4619      	mov	r1, r3
 810b89a:	2200      	movs	r2, #0
 810b89c:	4b74      	ldr	r3, [pc, #464]	@ (810ba70 <_dtoa_r+0x2d8>)
 810b89e:	f7f4 fd7b 	bl	8100398 <__aeabi_dsub>
 810b8a2:	a369      	add	r3, pc, #420	@ (adr r3, 810ba48 <_dtoa_r+0x2b0>)
 810b8a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 810b8a8:	f7f4 ff2e 	bl	8100708 <__aeabi_dmul>
 810b8ac:	a368      	add	r3, pc, #416	@ (adr r3, 810ba50 <_dtoa_r+0x2b8>)
 810b8ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 810b8b2:	f7f4 fd73 	bl	810039c <__adddf3>
 810b8b6:	4604      	mov	r4, r0
 810b8b8:	4630      	mov	r0, r6
 810b8ba:	460d      	mov	r5, r1
 810b8bc:	f7f4 feba 	bl	8100634 <__aeabi_i2d>
 810b8c0:	a365      	add	r3, pc, #404	@ (adr r3, 810ba58 <_dtoa_r+0x2c0>)
 810b8c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 810b8c6:	f7f4 ff1f 	bl	8100708 <__aeabi_dmul>
 810b8ca:	4602      	mov	r2, r0
 810b8cc:	460b      	mov	r3, r1
 810b8ce:	4620      	mov	r0, r4
 810b8d0:	4629      	mov	r1, r5
 810b8d2:	f7f4 fd63 	bl	810039c <__adddf3>
 810b8d6:	4604      	mov	r4, r0
 810b8d8:	460d      	mov	r5, r1
 810b8da:	f7f5 f9c5 	bl	8100c68 <__aeabi_d2iz>
 810b8de:	2200      	movs	r2, #0
 810b8e0:	4607      	mov	r7, r0
 810b8e2:	2300      	movs	r3, #0
 810b8e4:	4620      	mov	r0, r4
 810b8e6:	4629      	mov	r1, r5
 810b8e8:	f7f5 f980 	bl	8100bec <__aeabi_dcmplt>
 810b8ec:	b140      	cbz	r0, 810b900 <_dtoa_r+0x168>
 810b8ee:	4638      	mov	r0, r7
 810b8f0:	f7f4 fea0 	bl	8100634 <__aeabi_i2d>
 810b8f4:	4622      	mov	r2, r4
 810b8f6:	462b      	mov	r3, r5
 810b8f8:	f7f5 f96e 	bl	8100bd8 <__aeabi_dcmpeq>
 810b8fc:	b900      	cbnz	r0, 810b900 <_dtoa_r+0x168>
 810b8fe:	3f01      	subs	r7, #1
 810b900:	2f16      	cmp	r7, #22
 810b902:	d851      	bhi.n	810b9a8 <_dtoa_r+0x210>
 810b904:	4b5b      	ldr	r3, [pc, #364]	@ (810ba74 <_dtoa_r+0x2dc>)
 810b906:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 810b90a:	e9d3 2300 	ldrd	r2, r3, [r3]
 810b90e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 810b912:	f7f5 f96b 	bl	8100bec <__aeabi_dcmplt>
 810b916:	2800      	cmp	r0, #0
 810b918:	d048      	beq.n	810b9ac <_dtoa_r+0x214>
 810b91a:	3f01      	subs	r7, #1
 810b91c:	2300      	movs	r3, #0
 810b91e:	9312      	str	r3, [sp, #72]	@ 0x48
 810b920:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 810b922:	1b9b      	subs	r3, r3, r6
 810b924:	1e5a      	subs	r2, r3, #1
 810b926:	bf44      	itt	mi
 810b928:	f1c3 0801 	rsbmi	r8, r3, #1
 810b92c:	2300      	movmi	r3, #0
 810b92e:	9208      	str	r2, [sp, #32]
 810b930:	bf54      	ite	pl
 810b932:	f04f 0800 	movpl.w	r8, #0
 810b936:	9308      	strmi	r3, [sp, #32]
 810b938:	2f00      	cmp	r7, #0
 810b93a:	db39      	blt.n	810b9b0 <_dtoa_r+0x218>
 810b93c:	9b08      	ldr	r3, [sp, #32]
 810b93e:	970f      	str	r7, [sp, #60]	@ 0x3c
 810b940:	443b      	add	r3, r7
 810b942:	9308      	str	r3, [sp, #32]
 810b944:	2300      	movs	r3, #0
 810b946:	930a      	str	r3, [sp, #40]	@ 0x28
 810b948:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810b94a:	2b09      	cmp	r3, #9
 810b94c:	d864      	bhi.n	810ba18 <_dtoa_r+0x280>
 810b94e:	2b05      	cmp	r3, #5
 810b950:	bfc4      	itt	gt
 810b952:	3b04      	subgt	r3, #4
 810b954:	9309      	strgt	r3, [sp, #36]	@ 0x24
 810b956:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810b958:	f1a3 0302 	sub.w	r3, r3, #2
 810b95c:	bfcc      	ite	gt
 810b95e:	2400      	movgt	r4, #0
 810b960:	2401      	movle	r4, #1
 810b962:	2b03      	cmp	r3, #3
 810b964:	d863      	bhi.n	810ba2e <_dtoa_r+0x296>
 810b966:	e8df f003 	tbb	[pc, r3]
 810b96a:	372a      	.short	0x372a
 810b96c:	5535      	.short	0x5535
 810b96e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 810b972:	441e      	add	r6, r3
 810b974:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 810b978:	2b20      	cmp	r3, #32
 810b97a:	bfc1      	itttt	gt
 810b97c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 810b980:	409f      	lslgt	r7, r3
 810b982:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 810b986:	fa24 f303 	lsrgt.w	r3, r4, r3
 810b98a:	bfd6      	itet	le
 810b98c:	f1c3 0320 	rsble	r3, r3, #32
 810b990:	ea47 0003 	orrgt.w	r0, r7, r3
 810b994:	fa04 f003 	lslle.w	r0, r4, r3
 810b998:	f7f4 fe3c 	bl	8100614 <__aeabi_ui2d>
 810b99c:	2201      	movs	r2, #1
 810b99e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 810b9a2:	3e01      	subs	r6, #1
 810b9a4:	9214      	str	r2, [sp, #80]	@ 0x50
 810b9a6:	e777      	b.n	810b898 <_dtoa_r+0x100>
 810b9a8:	2301      	movs	r3, #1
 810b9aa:	e7b8      	b.n	810b91e <_dtoa_r+0x186>
 810b9ac:	9012      	str	r0, [sp, #72]	@ 0x48
 810b9ae:	e7b7      	b.n	810b920 <_dtoa_r+0x188>
 810b9b0:	427b      	negs	r3, r7
 810b9b2:	930a      	str	r3, [sp, #40]	@ 0x28
 810b9b4:	2300      	movs	r3, #0
 810b9b6:	eba8 0807 	sub.w	r8, r8, r7
 810b9ba:	930f      	str	r3, [sp, #60]	@ 0x3c
 810b9bc:	e7c4      	b.n	810b948 <_dtoa_r+0x1b0>
 810b9be:	2300      	movs	r3, #0
 810b9c0:	930b      	str	r3, [sp, #44]	@ 0x2c
 810b9c2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 810b9c4:	2b00      	cmp	r3, #0
 810b9c6:	dc35      	bgt.n	810ba34 <_dtoa_r+0x29c>
 810b9c8:	2301      	movs	r3, #1
 810b9ca:	9300      	str	r3, [sp, #0]
 810b9cc:	9307      	str	r3, [sp, #28]
 810b9ce:	461a      	mov	r2, r3
 810b9d0:	920e      	str	r2, [sp, #56]	@ 0x38
 810b9d2:	e00b      	b.n	810b9ec <_dtoa_r+0x254>
 810b9d4:	2301      	movs	r3, #1
 810b9d6:	e7f3      	b.n	810b9c0 <_dtoa_r+0x228>
 810b9d8:	2300      	movs	r3, #0
 810b9da:	930b      	str	r3, [sp, #44]	@ 0x2c
 810b9dc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 810b9de:	18fb      	adds	r3, r7, r3
 810b9e0:	9300      	str	r3, [sp, #0]
 810b9e2:	3301      	adds	r3, #1
 810b9e4:	2b01      	cmp	r3, #1
 810b9e6:	9307      	str	r3, [sp, #28]
 810b9e8:	bfb8      	it	lt
 810b9ea:	2301      	movlt	r3, #1
 810b9ec:	f8db 001c 	ldr.w	r0, [fp, #28]
 810b9f0:	2100      	movs	r1, #0
 810b9f2:	2204      	movs	r2, #4
 810b9f4:	f102 0514 	add.w	r5, r2, #20
 810b9f8:	429d      	cmp	r5, r3
 810b9fa:	d91f      	bls.n	810ba3c <_dtoa_r+0x2a4>
 810b9fc:	6041      	str	r1, [r0, #4]
 810b9fe:	4658      	mov	r0, fp
 810ba00:	f000 fcd8 	bl	810c3b4 <_Balloc>
 810ba04:	4682      	mov	sl, r0
 810ba06:	2800      	cmp	r0, #0
 810ba08:	d13c      	bne.n	810ba84 <_dtoa_r+0x2ec>
 810ba0a:	4b1b      	ldr	r3, [pc, #108]	@ (810ba78 <_dtoa_r+0x2e0>)
 810ba0c:	4602      	mov	r2, r0
 810ba0e:	f240 11af 	movw	r1, #431	@ 0x1af
 810ba12:	e6d8      	b.n	810b7c6 <_dtoa_r+0x2e>
 810ba14:	2301      	movs	r3, #1
 810ba16:	e7e0      	b.n	810b9da <_dtoa_r+0x242>
 810ba18:	2401      	movs	r4, #1
 810ba1a:	2300      	movs	r3, #0
 810ba1c:	9309      	str	r3, [sp, #36]	@ 0x24
 810ba1e:	940b      	str	r4, [sp, #44]	@ 0x2c
 810ba20:	f04f 33ff 	mov.w	r3, #4294967295
 810ba24:	9300      	str	r3, [sp, #0]
 810ba26:	9307      	str	r3, [sp, #28]
 810ba28:	2200      	movs	r2, #0
 810ba2a:	2312      	movs	r3, #18
 810ba2c:	e7d0      	b.n	810b9d0 <_dtoa_r+0x238>
 810ba2e:	2301      	movs	r3, #1
 810ba30:	930b      	str	r3, [sp, #44]	@ 0x2c
 810ba32:	e7f5      	b.n	810ba20 <_dtoa_r+0x288>
 810ba34:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 810ba36:	9300      	str	r3, [sp, #0]
 810ba38:	9307      	str	r3, [sp, #28]
 810ba3a:	e7d7      	b.n	810b9ec <_dtoa_r+0x254>
 810ba3c:	3101      	adds	r1, #1
 810ba3e:	0052      	lsls	r2, r2, #1
 810ba40:	e7d8      	b.n	810b9f4 <_dtoa_r+0x25c>
 810ba42:	bf00      	nop
 810ba44:	f3af 8000 	nop.w
 810ba48:	636f4361 	.word	0x636f4361
 810ba4c:	3fd287a7 	.word	0x3fd287a7
 810ba50:	8b60c8b3 	.word	0x8b60c8b3
 810ba54:	3fc68a28 	.word	0x3fc68a28
 810ba58:	509f79fb 	.word	0x509f79fb
 810ba5c:	3fd34413 	.word	0x3fd34413
 810ba60:	081af17a 	.word	0x081af17a
 810ba64:	081af191 	.word	0x081af191
 810ba68:	7ff00000 	.word	0x7ff00000
 810ba6c:	081af145 	.word	0x081af145
 810ba70:	3ff80000 	.word	0x3ff80000
 810ba74:	081af288 	.word	0x081af288
 810ba78:	081af1e9 	.word	0x081af1e9
 810ba7c:	081af176 	.word	0x081af176
 810ba80:	081af144 	.word	0x081af144
 810ba84:	f8db 301c 	ldr.w	r3, [fp, #28]
 810ba88:	6018      	str	r0, [r3, #0]
 810ba8a:	9b07      	ldr	r3, [sp, #28]
 810ba8c:	2b0e      	cmp	r3, #14
 810ba8e:	f200 80a4 	bhi.w	810bbda <_dtoa_r+0x442>
 810ba92:	2c00      	cmp	r4, #0
 810ba94:	f000 80a1 	beq.w	810bbda <_dtoa_r+0x442>
 810ba98:	2f00      	cmp	r7, #0
 810ba9a:	dd33      	ble.n	810bb04 <_dtoa_r+0x36c>
 810ba9c:	4bad      	ldr	r3, [pc, #692]	@ (810bd54 <_dtoa_r+0x5bc>)
 810ba9e:	f007 020f 	and.w	r2, r7, #15
 810baa2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 810baa6:	ed93 7b00 	vldr	d7, [r3]
 810baaa:	05f8      	lsls	r0, r7, #23
 810baac:	ed8d 7b04 	vstr	d7, [sp, #16]
 810bab0:	ea4f 1427 	mov.w	r4, r7, asr #4
 810bab4:	d516      	bpl.n	810bae4 <_dtoa_r+0x34c>
 810bab6:	4ba8      	ldr	r3, [pc, #672]	@ (810bd58 <_dtoa_r+0x5c0>)
 810bab8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 810babc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 810bac0:	f7f4 ff4c 	bl	810095c <__aeabi_ddiv>
 810bac4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 810bac8:	f004 040f 	and.w	r4, r4, #15
 810bacc:	2603      	movs	r6, #3
 810bace:	4da2      	ldr	r5, [pc, #648]	@ (810bd58 <_dtoa_r+0x5c0>)
 810bad0:	b954      	cbnz	r4, 810bae8 <_dtoa_r+0x350>
 810bad2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 810bad6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 810bada:	f7f4 ff3f 	bl	810095c <__aeabi_ddiv>
 810bade:	e9cd 0102 	strd	r0, r1, [sp, #8]
 810bae2:	e028      	b.n	810bb36 <_dtoa_r+0x39e>
 810bae4:	2602      	movs	r6, #2
 810bae6:	e7f2      	b.n	810bace <_dtoa_r+0x336>
 810bae8:	07e1      	lsls	r1, r4, #31
 810baea:	d508      	bpl.n	810bafe <_dtoa_r+0x366>
 810baec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 810baf0:	e9d5 2300 	ldrd	r2, r3, [r5]
 810baf4:	f7f4 fe08 	bl	8100708 <__aeabi_dmul>
 810baf8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 810bafc:	3601      	adds	r6, #1
 810bafe:	1064      	asrs	r4, r4, #1
 810bb00:	3508      	adds	r5, #8
 810bb02:	e7e5      	b.n	810bad0 <_dtoa_r+0x338>
 810bb04:	f000 80d2 	beq.w	810bcac <_dtoa_r+0x514>
 810bb08:	427c      	negs	r4, r7
 810bb0a:	4b92      	ldr	r3, [pc, #584]	@ (810bd54 <_dtoa_r+0x5bc>)
 810bb0c:	4d92      	ldr	r5, [pc, #584]	@ (810bd58 <_dtoa_r+0x5c0>)
 810bb0e:	f004 020f 	and.w	r2, r4, #15
 810bb12:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 810bb16:	e9d3 2300 	ldrd	r2, r3, [r3]
 810bb1a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 810bb1e:	f7f4 fdf3 	bl	8100708 <__aeabi_dmul>
 810bb22:	e9cd 0102 	strd	r0, r1, [sp, #8]
 810bb26:	1124      	asrs	r4, r4, #4
 810bb28:	2300      	movs	r3, #0
 810bb2a:	2602      	movs	r6, #2
 810bb2c:	2c00      	cmp	r4, #0
 810bb2e:	f040 80b2 	bne.w	810bc96 <_dtoa_r+0x4fe>
 810bb32:	2b00      	cmp	r3, #0
 810bb34:	d1d3      	bne.n	810bade <_dtoa_r+0x346>
 810bb36:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 810bb38:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 810bb3c:	2b00      	cmp	r3, #0
 810bb3e:	f000 80b7 	beq.w	810bcb0 <_dtoa_r+0x518>
 810bb42:	4b86      	ldr	r3, [pc, #536]	@ (810bd5c <_dtoa_r+0x5c4>)
 810bb44:	2200      	movs	r2, #0
 810bb46:	4620      	mov	r0, r4
 810bb48:	4629      	mov	r1, r5
 810bb4a:	f7f5 f84f 	bl	8100bec <__aeabi_dcmplt>
 810bb4e:	2800      	cmp	r0, #0
 810bb50:	f000 80ae 	beq.w	810bcb0 <_dtoa_r+0x518>
 810bb54:	9b07      	ldr	r3, [sp, #28]
 810bb56:	2b00      	cmp	r3, #0
 810bb58:	f000 80aa 	beq.w	810bcb0 <_dtoa_r+0x518>
 810bb5c:	9b00      	ldr	r3, [sp, #0]
 810bb5e:	2b00      	cmp	r3, #0
 810bb60:	dd37      	ble.n	810bbd2 <_dtoa_r+0x43a>
 810bb62:	1e7b      	subs	r3, r7, #1
 810bb64:	9304      	str	r3, [sp, #16]
 810bb66:	4620      	mov	r0, r4
 810bb68:	4b7d      	ldr	r3, [pc, #500]	@ (810bd60 <_dtoa_r+0x5c8>)
 810bb6a:	2200      	movs	r2, #0
 810bb6c:	4629      	mov	r1, r5
 810bb6e:	f7f4 fdcb 	bl	8100708 <__aeabi_dmul>
 810bb72:	e9cd 0102 	strd	r0, r1, [sp, #8]
 810bb76:	9c00      	ldr	r4, [sp, #0]
 810bb78:	3601      	adds	r6, #1
 810bb7a:	4630      	mov	r0, r6
 810bb7c:	f7f4 fd5a 	bl	8100634 <__aeabi_i2d>
 810bb80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 810bb84:	f7f4 fdc0 	bl	8100708 <__aeabi_dmul>
 810bb88:	4b76      	ldr	r3, [pc, #472]	@ (810bd64 <_dtoa_r+0x5cc>)
 810bb8a:	2200      	movs	r2, #0
 810bb8c:	f7f4 fc06 	bl	810039c <__adddf3>
 810bb90:	4605      	mov	r5, r0
 810bb92:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 810bb96:	2c00      	cmp	r4, #0
 810bb98:	f040 808d 	bne.w	810bcb6 <_dtoa_r+0x51e>
 810bb9c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 810bba0:	4b71      	ldr	r3, [pc, #452]	@ (810bd68 <_dtoa_r+0x5d0>)
 810bba2:	2200      	movs	r2, #0
 810bba4:	f7f4 fbf8 	bl	8100398 <__aeabi_dsub>
 810bba8:	4602      	mov	r2, r0
 810bbaa:	460b      	mov	r3, r1
 810bbac:	e9cd 2302 	strd	r2, r3, [sp, #8]
 810bbb0:	462a      	mov	r2, r5
 810bbb2:	4633      	mov	r3, r6
 810bbb4:	f7f5 f838 	bl	8100c28 <__aeabi_dcmpgt>
 810bbb8:	2800      	cmp	r0, #0
 810bbba:	f040 828b 	bne.w	810c0d4 <_dtoa_r+0x93c>
 810bbbe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 810bbc2:	462a      	mov	r2, r5
 810bbc4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 810bbc8:	f7f5 f810 	bl	8100bec <__aeabi_dcmplt>
 810bbcc:	2800      	cmp	r0, #0
 810bbce:	f040 8128 	bne.w	810be22 <_dtoa_r+0x68a>
 810bbd2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 810bbd6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 810bbda:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 810bbdc:	2b00      	cmp	r3, #0
 810bbde:	f2c0 815a 	blt.w	810be96 <_dtoa_r+0x6fe>
 810bbe2:	2f0e      	cmp	r7, #14
 810bbe4:	f300 8157 	bgt.w	810be96 <_dtoa_r+0x6fe>
 810bbe8:	4b5a      	ldr	r3, [pc, #360]	@ (810bd54 <_dtoa_r+0x5bc>)
 810bbea:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 810bbee:	ed93 7b00 	vldr	d7, [r3]
 810bbf2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 810bbf4:	2b00      	cmp	r3, #0
 810bbf6:	ed8d 7b00 	vstr	d7, [sp]
 810bbfa:	da03      	bge.n	810bc04 <_dtoa_r+0x46c>
 810bbfc:	9b07      	ldr	r3, [sp, #28]
 810bbfe:	2b00      	cmp	r3, #0
 810bc00:	f340 8101 	ble.w	810be06 <_dtoa_r+0x66e>
 810bc04:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 810bc08:	4656      	mov	r6, sl
 810bc0a:	e9dd 2300 	ldrd	r2, r3, [sp]
 810bc0e:	4620      	mov	r0, r4
 810bc10:	4629      	mov	r1, r5
 810bc12:	f7f4 fea3 	bl	810095c <__aeabi_ddiv>
 810bc16:	f7f5 f827 	bl	8100c68 <__aeabi_d2iz>
 810bc1a:	4680      	mov	r8, r0
 810bc1c:	f7f4 fd0a 	bl	8100634 <__aeabi_i2d>
 810bc20:	e9dd 2300 	ldrd	r2, r3, [sp]
 810bc24:	f7f4 fd70 	bl	8100708 <__aeabi_dmul>
 810bc28:	4602      	mov	r2, r0
 810bc2a:	460b      	mov	r3, r1
 810bc2c:	4620      	mov	r0, r4
 810bc2e:	4629      	mov	r1, r5
 810bc30:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 810bc34:	f7f4 fbb0 	bl	8100398 <__aeabi_dsub>
 810bc38:	f806 4b01 	strb.w	r4, [r6], #1
 810bc3c:	9d07      	ldr	r5, [sp, #28]
 810bc3e:	eba6 040a 	sub.w	r4, r6, sl
 810bc42:	42a5      	cmp	r5, r4
 810bc44:	4602      	mov	r2, r0
 810bc46:	460b      	mov	r3, r1
 810bc48:	f040 8117 	bne.w	810be7a <_dtoa_r+0x6e2>
 810bc4c:	f7f4 fba6 	bl	810039c <__adddf3>
 810bc50:	e9dd 2300 	ldrd	r2, r3, [sp]
 810bc54:	4604      	mov	r4, r0
 810bc56:	460d      	mov	r5, r1
 810bc58:	f7f4 ffe6 	bl	8100c28 <__aeabi_dcmpgt>
 810bc5c:	2800      	cmp	r0, #0
 810bc5e:	f040 80f9 	bne.w	810be54 <_dtoa_r+0x6bc>
 810bc62:	e9dd 2300 	ldrd	r2, r3, [sp]
 810bc66:	4620      	mov	r0, r4
 810bc68:	4629      	mov	r1, r5
 810bc6a:	f7f4 ffb5 	bl	8100bd8 <__aeabi_dcmpeq>
 810bc6e:	b118      	cbz	r0, 810bc78 <_dtoa_r+0x4e0>
 810bc70:	f018 0f01 	tst.w	r8, #1
 810bc74:	f040 80ee 	bne.w	810be54 <_dtoa_r+0x6bc>
 810bc78:	4649      	mov	r1, r9
 810bc7a:	4658      	mov	r0, fp
 810bc7c:	f000 fbda 	bl	810c434 <_Bfree>
 810bc80:	2300      	movs	r3, #0
 810bc82:	7033      	strb	r3, [r6, #0]
 810bc84:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 810bc86:	3701      	adds	r7, #1
 810bc88:	601f      	str	r7, [r3, #0]
 810bc8a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 810bc8c:	2b00      	cmp	r3, #0
 810bc8e:	f000 831d 	beq.w	810c2cc <_dtoa_r+0xb34>
 810bc92:	601e      	str	r6, [r3, #0]
 810bc94:	e31a      	b.n	810c2cc <_dtoa_r+0xb34>
 810bc96:	07e2      	lsls	r2, r4, #31
 810bc98:	d505      	bpl.n	810bca6 <_dtoa_r+0x50e>
 810bc9a:	e9d5 2300 	ldrd	r2, r3, [r5]
 810bc9e:	f7f4 fd33 	bl	8100708 <__aeabi_dmul>
 810bca2:	3601      	adds	r6, #1
 810bca4:	2301      	movs	r3, #1
 810bca6:	1064      	asrs	r4, r4, #1
 810bca8:	3508      	adds	r5, #8
 810bcaa:	e73f      	b.n	810bb2c <_dtoa_r+0x394>
 810bcac:	2602      	movs	r6, #2
 810bcae:	e742      	b.n	810bb36 <_dtoa_r+0x39e>
 810bcb0:	9c07      	ldr	r4, [sp, #28]
 810bcb2:	9704      	str	r7, [sp, #16]
 810bcb4:	e761      	b.n	810bb7a <_dtoa_r+0x3e2>
 810bcb6:	4b27      	ldr	r3, [pc, #156]	@ (810bd54 <_dtoa_r+0x5bc>)
 810bcb8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 810bcba:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 810bcbe:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 810bcc2:	4454      	add	r4, sl
 810bcc4:	2900      	cmp	r1, #0
 810bcc6:	d053      	beq.n	810bd70 <_dtoa_r+0x5d8>
 810bcc8:	4928      	ldr	r1, [pc, #160]	@ (810bd6c <_dtoa_r+0x5d4>)
 810bcca:	2000      	movs	r0, #0
 810bccc:	f7f4 fe46 	bl	810095c <__aeabi_ddiv>
 810bcd0:	4633      	mov	r3, r6
 810bcd2:	462a      	mov	r2, r5
 810bcd4:	f7f4 fb60 	bl	8100398 <__aeabi_dsub>
 810bcd8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 810bcdc:	4656      	mov	r6, sl
 810bcde:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 810bce2:	f7f4 ffc1 	bl	8100c68 <__aeabi_d2iz>
 810bce6:	4605      	mov	r5, r0
 810bce8:	f7f4 fca4 	bl	8100634 <__aeabi_i2d>
 810bcec:	4602      	mov	r2, r0
 810bcee:	460b      	mov	r3, r1
 810bcf0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 810bcf4:	f7f4 fb50 	bl	8100398 <__aeabi_dsub>
 810bcf8:	3530      	adds	r5, #48	@ 0x30
 810bcfa:	4602      	mov	r2, r0
 810bcfc:	460b      	mov	r3, r1
 810bcfe:	e9cd 2302 	strd	r2, r3, [sp, #8]
 810bd02:	f806 5b01 	strb.w	r5, [r6], #1
 810bd06:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 810bd0a:	f7f4 ff6f 	bl	8100bec <__aeabi_dcmplt>
 810bd0e:	2800      	cmp	r0, #0
 810bd10:	d171      	bne.n	810bdf6 <_dtoa_r+0x65e>
 810bd12:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 810bd16:	4911      	ldr	r1, [pc, #68]	@ (810bd5c <_dtoa_r+0x5c4>)
 810bd18:	2000      	movs	r0, #0
 810bd1a:	f7f4 fb3d 	bl	8100398 <__aeabi_dsub>
 810bd1e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 810bd22:	f7f4 ff63 	bl	8100bec <__aeabi_dcmplt>
 810bd26:	2800      	cmp	r0, #0
 810bd28:	f040 8095 	bne.w	810be56 <_dtoa_r+0x6be>
 810bd2c:	42a6      	cmp	r6, r4
 810bd2e:	f43f af50 	beq.w	810bbd2 <_dtoa_r+0x43a>
 810bd32:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 810bd36:	4b0a      	ldr	r3, [pc, #40]	@ (810bd60 <_dtoa_r+0x5c8>)
 810bd38:	2200      	movs	r2, #0
 810bd3a:	f7f4 fce5 	bl	8100708 <__aeabi_dmul>
 810bd3e:	4b08      	ldr	r3, [pc, #32]	@ (810bd60 <_dtoa_r+0x5c8>)
 810bd40:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 810bd44:	2200      	movs	r2, #0
 810bd46:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 810bd4a:	f7f4 fcdd 	bl	8100708 <__aeabi_dmul>
 810bd4e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 810bd52:	e7c4      	b.n	810bcde <_dtoa_r+0x546>
 810bd54:	081af288 	.word	0x081af288
 810bd58:	081af260 	.word	0x081af260
 810bd5c:	3ff00000 	.word	0x3ff00000
 810bd60:	40240000 	.word	0x40240000
 810bd64:	401c0000 	.word	0x401c0000
 810bd68:	40140000 	.word	0x40140000
 810bd6c:	3fe00000 	.word	0x3fe00000
 810bd70:	4631      	mov	r1, r6
 810bd72:	4628      	mov	r0, r5
 810bd74:	f7f4 fcc8 	bl	8100708 <__aeabi_dmul>
 810bd78:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 810bd7c:	9415      	str	r4, [sp, #84]	@ 0x54
 810bd7e:	4656      	mov	r6, sl
 810bd80:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 810bd84:	f7f4 ff70 	bl	8100c68 <__aeabi_d2iz>
 810bd88:	4605      	mov	r5, r0
 810bd8a:	f7f4 fc53 	bl	8100634 <__aeabi_i2d>
 810bd8e:	4602      	mov	r2, r0
 810bd90:	460b      	mov	r3, r1
 810bd92:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 810bd96:	f7f4 faff 	bl	8100398 <__aeabi_dsub>
 810bd9a:	3530      	adds	r5, #48	@ 0x30
 810bd9c:	f806 5b01 	strb.w	r5, [r6], #1
 810bda0:	4602      	mov	r2, r0
 810bda2:	460b      	mov	r3, r1
 810bda4:	42a6      	cmp	r6, r4
 810bda6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 810bdaa:	f04f 0200 	mov.w	r2, #0
 810bdae:	d124      	bne.n	810bdfa <_dtoa_r+0x662>
 810bdb0:	4bac      	ldr	r3, [pc, #688]	@ (810c064 <_dtoa_r+0x8cc>)
 810bdb2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 810bdb6:	f7f4 faf1 	bl	810039c <__adddf3>
 810bdba:	4602      	mov	r2, r0
 810bdbc:	460b      	mov	r3, r1
 810bdbe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 810bdc2:	f7f4 ff31 	bl	8100c28 <__aeabi_dcmpgt>
 810bdc6:	2800      	cmp	r0, #0
 810bdc8:	d145      	bne.n	810be56 <_dtoa_r+0x6be>
 810bdca:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 810bdce:	49a5      	ldr	r1, [pc, #660]	@ (810c064 <_dtoa_r+0x8cc>)
 810bdd0:	2000      	movs	r0, #0
 810bdd2:	f7f4 fae1 	bl	8100398 <__aeabi_dsub>
 810bdd6:	4602      	mov	r2, r0
 810bdd8:	460b      	mov	r3, r1
 810bdda:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 810bdde:	f7f4 ff05 	bl	8100bec <__aeabi_dcmplt>
 810bde2:	2800      	cmp	r0, #0
 810bde4:	f43f aef5 	beq.w	810bbd2 <_dtoa_r+0x43a>
 810bde8:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 810bdea:	1e73      	subs	r3, r6, #1
 810bdec:	9315      	str	r3, [sp, #84]	@ 0x54
 810bdee:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 810bdf2:	2b30      	cmp	r3, #48	@ 0x30
 810bdf4:	d0f8      	beq.n	810bde8 <_dtoa_r+0x650>
 810bdf6:	9f04      	ldr	r7, [sp, #16]
 810bdf8:	e73e      	b.n	810bc78 <_dtoa_r+0x4e0>
 810bdfa:	4b9b      	ldr	r3, [pc, #620]	@ (810c068 <_dtoa_r+0x8d0>)
 810bdfc:	f7f4 fc84 	bl	8100708 <__aeabi_dmul>
 810be00:	e9cd 0102 	strd	r0, r1, [sp, #8]
 810be04:	e7bc      	b.n	810bd80 <_dtoa_r+0x5e8>
 810be06:	d10c      	bne.n	810be22 <_dtoa_r+0x68a>
 810be08:	4b98      	ldr	r3, [pc, #608]	@ (810c06c <_dtoa_r+0x8d4>)
 810be0a:	2200      	movs	r2, #0
 810be0c:	e9dd 0100 	ldrd	r0, r1, [sp]
 810be10:	f7f4 fc7a 	bl	8100708 <__aeabi_dmul>
 810be14:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 810be18:	f7f4 fefc 	bl	8100c14 <__aeabi_dcmpge>
 810be1c:	2800      	cmp	r0, #0
 810be1e:	f000 8157 	beq.w	810c0d0 <_dtoa_r+0x938>
 810be22:	2400      	movs	r4, #0
 810be24:	4625      	mov	r5, r4
 810be26:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 810be28:	43db      	mvns	r3, r3
 810be2a:	9304      	str	r3, [sp, #16]
 810be2c:	4656      	mov	r6, sl
 810be2e:	2700      	movs	r7, #0
 810be30:	4621      	mov	r1, r4
 810be32:	4658      	mov	r0, fp
 810be34:	f000 fafe 	bl	810c434 <_Bfree>
 810be38:	2d00      	cmp	r5, #0
 810be3a:	d0dc      	beq.n	810bdf6 <_dtoa_r+0x65e>
 810be3c:	b12f      	cbz	r7, 810be4a <_dtoa_r+0x6b2>
 810be3e:	42af      	cmp	r7, r5
 810be40:	d003      	beq.n	810be4a <_dtoa_r+0x6b2>
 810be42:	4639      	mov	r1, r7
 810be44:	4658      	mov	r0, fp
 810be46:	f000 faf5 	bl	810c434 <_Bfree>
 810be4a:	4629      	mov	r1, r5
 810be4c:	4658      	mov	r0, fp
 810be4e:	f000 faf1 	bl	810c434 <_Bfree>
 810be52:	e7d0      	b.n	810bdf6 <_dtoa_r+0x65e>
 810be54:	9704      	str	r7, [sp, #16]
 810be56:	4633      	mov	r3, r6
 810be58:	461e      	mov	r6, r3
 810be5a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 810be5e:	2a39      	cmp	r2, #57	@ 0x39
 810be60:	d107      	bne.n	810be72 <_dtoa_r+0x6da>
 810be62:	459a      	cmp	sl, r3
 810be64:	d1f8      	bne.n	810be58 <_dtoa_r+0x6c0>
 810be66:	9a04      	ldr	r2, [sp, #16]
 810be68:	3201      	adds	r2, #1
 810be6a:	9204      	str	r2, [sp, #16]
 810be6c:	2230      	movs	r2, #48	@ 0x30
 810be6e:	f88a 2000 	strb.w	r2, [sl]
 810be72:	781a      	ldrb	r2, [r3, #0]
 810be74:	3201      	adds	r2, #1
 810be76:	701a      	strb	r2, [r3, #0]
 810be78:	e7bd      	b.n	810bdf6 <_dtoa_r+0x65e>
 810be7a:	4b7b      	ldr	r3, [pc, #492]	@ (810c068 <_dtoa_r+0x8d0>)
 810be7c:	2200      	movs	r2, #0
 810be7e:	f7f4 fc43 	bl	8100708 <__aeabi_dmul>
 810be82:	2200      	movs	r2, #0
 810be84:	2300      	movs	r3, #0
 810be86:	4604      	mov	r4, r0
 810be88:	460d      	mov	r5, r1
 810be8a:	f7f4 fea5 	bl	8100bd8 <__aeabi_dcmpeq>
 810be8e:	2800      	cmp	r0, #0
 810be90:	f43f aebb 	beq.w	810bc0a <_dtoa_r+0x472>
 810be94:	e6f0      	b.n	810bc78 <_dtoa_r+0x4e0>
 810be96:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 810be98:	2a00      	cmp	r2, #0
 810be9a:	f000 80db 	beq.w	810c054 <_dtoa_r+0x8bc>
 810be9e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 810bea0:	2a01      	cmp	r2, #1
 810bea2:	f300 80bf 	bgt.w	810c024 <_dtoa_r+0x88c>
 810bea6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 810bea8:	2a00      	cmp	r2, #0
 810beaa:	f000 80b7 	beq.w	810c01c <_dtoa_r+0x884>
 810beae:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 810beb2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 810beb4:	4646      	mov	r6, r8
 810beb6:	9a08      	ldr	r2, [sp, #32]
 810beb8:	2101      	movs	r1, #1
 810beba:	441a      	add	r2, r3
 810bebc:	4658      	mov	r0, fp
 810bebe:	4498      	add	r8, r3
 810bec0:	9208      	str	r2, [sp, #32]
 810bec2:	f000 fbb5 	bl	810c630 <__i2b>
 810bec6:	4605      	mov	r5, r0
 810bec8:	b15e      	cbz	r6, 810bee2 <_dtoa_r+0x74a>
 810beca:	9b08      	ldr	r3, [sp, #32]
 810becc:	2b00      	cmp	r3, #0
 810bece:	dd08      	ble.n	810bee2 <_dtoa_r+0x74a>
 810bed0:	42b3      	cmp	r3, r6
 810bed2:	9a08      	ldr	r2, [sp, #32]
 810bed4:	bfa8      	it	ge
 810bed6:	4633      	movge	r3, r6
 810bed8:	eba8 0803 	sub.w	r8, r8, r3
 810bedc:	1af6      	subs	r6, r6, r3
 810bede:	1ad3      	subs	r3, r2, r3
 810bee0:	9308      	str	r3, [sp, #32]
 810bee2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 810bee4:	b1f3      	cbz	r3, 810bf24 <_dtoa_r+0x78c>
 810bee6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 810bee8:	2b00      	cmp	r3, #0
 810beea:	f000 80b7 	beq.w	810c05c <_dtoa_r+0x8c4>
 810beee:	b18c      	cbz	r4, 810bf14 <_dtoa_r+0x77c>
 810bef0:	4629      	mov	r1, r5
 810bef2:	4622      	mov	r2, r4
 810bef4:	4658      	mov	r0, fp
 810bef6:	f000 fc5b 	bl	810c7b0 <__pow5mult>
 810befa:	464a      	mov	r2, r9
 810befc:	4601      	mov	r1, r0
 810befe:	4605      	mov	r5, r0
 810bf00:	4658      	mov	r0, fp
 810bf02:	f000 fbab 	bl	810c65c <__multiply>
 810bf06:	4649      	mov	r1, r9
 810bf08:	9004      	str	r0, [sp, #16]
 810bf0a:	4658      	mov	r0, fp
 810bf0c:	f000 fa92 	bl	810c434 <_Bfree>
 810bf10:	9b04      	ldr	r3, [sp, #16]
 810bf12:	4699      	mov	r9, r3
 810bf14:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 810bf16:	1b1a      	subs	r2, r3, r4
 810bf18:	d004      	beq.n	810bf24 <_dtoa_r+0x78c>
 810bf1a:	4649      	mov	r1, r9
 810bf1c:	4658      	mov	r0, fp
 810bf1e:	f000 fc47 	bl	810c7b0 <__pow5mult>
 810bf22:	4681      	mov	r9, r0
 810bf24:	2101      	movs	r1, #1
 810bf26:	4658      	mov	r0, fp
 810bf28:	f000 fb82 	bl	810c630 <__i2b>
 810bf2c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 810bf2e:	4604      	mov	r4, r0
 810bf30:	2b00      	cmp	r3, #0
 810bf32:	f000 81cf 	beq.w	810c2d4 <_dtoa_r+0xb3c>
 810bf36:	461a      	mov	r2, r3
 810bf38:	4601      	mov	r1, r0
 810bf3a:	4658      	mov	r0, fp
 810bf3c:	f000 fc38 	bl	810c7b0 <__pow5mult>
 810bf40:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810bf42:	2b01      	cmp	r3, #1
 810bf44:	4604      	mov	r4, r0
 810bf46:	f300 8095 	bgt.w	810c074 <_dtoa_r+0x8dc>
 810bf4a:	9b02      	ldr	r3, [sp, #8]
 810bf4c:	2b00      	cmp	r3, #0
 810bf4e:	f040 8087 	bne.w	810c060 <_dtoa_r+0x8c8>
 810bf52:	9b03      	ldr	r3, [sp, #12]
 810bf54:	f3c3 0313 	ubfx	r3, r3, #0, #20
 810bf58:	2b00      	cmp	r3, #0
 810bf5a:	f040 8089 	bne.w	810c070 <_dtoa_r+0x8d8>
 810bf5e:	9b03      	ldr	r3, [sp, #12]
 810bf60:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 810bf64:	0d1b      	lsrs	r3, r3, #20
 810bf66:	051b      	lsls	r3, r3, #20
 810bf68:	b12b      	cbz	r3, 810bf76 <_dtoa_r+0x7de>
 810bf6a:	9b08      	ldr	r3, [sp, #32]
 810bf6c:	3301      	adds	r3, #1
 810bf6e:	9308      	str	r3, [sp, #32]
 810bf70:	f108 0801 	add.w	r8, r8, #1
 810bf74:	2301      	movs	r3, #1
 810bf76:	930a      	str	r3, [sp, #40]	@ 0x28
 810bf78:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 810bf7a:	2b00      	cmp	r3, #0
 810bf7c:	f000 81b0 	beq.w	810c2e0 <_dtoa_r+0xb48>
 810bf80:	6923      	ldr	r3, [r4, #16]
 810bf82:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 810bf86:	6918      	ldr	r0, [r3, #16]
 810bf88:	f000 fb06 	bl	810c598 <__hi0bits>
 810bf8c:	f1c0 0020 	rsb	r0, r0, #32
 810bf90:	9b08      	ldr	r3, [sp, #32]
 810bf92:	4418      	add	r0, r3
 810bf94:	f010 001f 	ands.w	r0, r0, #31
 810bf98:	d077      	beq.n	810c08a <_dtoa_r+0x8f2>
 810bf9a:	f1c0 0320 	rsb	r3, r0, #32
 810bf9e:	2b04      	cmp	r3, #4
 810bfa0:	dd6b      	ble.n	810c07a <_dtoa_r+0x8e2>
 810bfa2:	9b08      	ldr	r3, [sp, #32]
 810bfa4:	f1c0 001c 	rsb	r0, r0, #28
 810bfa8:	4403      	add	r3, r0
 810bfaa:	4480      	add	r8, r0
 810bfac:	4406      	add	r6, r0
 810bfae:	9308      	str	r3, [sp, #32]
 810bfb0:	f1b8 0f00 	cmp.w	r8, #0
 810bfb4:	dd05      	ble.n	810bfc2 <_dtoa_r+0x82a>
 810bfb6:	4649      	mov	r1, r9
 810bfb8:	4642      	mov	r2, r8
 810bfba:	4658      	mov	r0, fp
 810bfbc:	f000 fc52 	bl	810c864 <__lshift>
 810bfc0:	4681      	mov	r9, r0
 810bfc2:	9b08      	ldr	r3, [sp, #32]
 810bfc4:	2b00      	cmp	r3, #0
 810bfc6:	dd05      	ble.n	810bfd4 <_dtoa_r+0x83c>
 810bfc8:	4621      	mov	r1, r4
 810bfca:	461a      	mov	r2, r3
 810bfcc:	4658      	mov	r0, fp
 810bfce:	f000 fc49 	bl	810c864 <__lshift>
 810bfd2:	4604      	mov	r4, r0
 810bfd4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 810bfd6:	2b00      	cmp	r3, #0
 810bfd8:	d059      	beq.n	810c08e <_dtoa_r+0x8f6>
 810bfda:	4621      	mov	r1, r4
 810bfdc:	4648      	mov	r0, r9
 810bfde:	f000 fcad 	bl	810c93c <__mcmp>
 810bfe2:	2800      	cmp	r0, #0
 810bfe4:	da53      	bge.n	810c08e <_dtoa_r+0x8f6>
 810bfe6:	1e7b      	subs	r3, r7, #1
 810bfe8:	9304      	str	r3, [sp, #16]
 810bfea:	4649      	mov	r1, r9
 810bfec:	2300      	movs	r3, #0
 810bfee:	220a      	movs	r2, #10
 810bff0:	4658      	mov	r0, fp
 810bff2:	f000 fa41 	bl	810c478 <__multadd>
 810bff6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 810bff8:	4681      	mov	r9, r0
 810bffa:	2b00      	cmp	r3, #0
 810bffc:	f000 8172 	beq.w	810c2e4 <_dtoa_r+0xb4c>
 810c000:	2300      	movs	r3, #0
 810c002:	4629      	mov	r1, r5
 810c004:	220a      	movs	r2, #10
 810c006:	4658      	mov	r0, fp
 810c008:	f000 fa36 	bl	810c478 <__multadd>
 810c00c:	9b00      	ldr	r3, [sp, #0]
 810c00e:	2b00      	cmp	r3, #0
 810c010:	4605      	mov	r5, r0
 810c012:	dc67      	bgt.n	810c0e4 <_dtoa_r+0x94c>
 810c014:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810c016:	2b02      	cmp	r3, #2
 810c018:	dc41      	bgt.n	810c09e <_dtoa_r+0x906>
 810c01a:	e063      	b.n	810c0e4 <_dtoa_r+0x94c>
 810c01c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 810c01e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 810c022:	e746      	b.n	810beb2 <_dtoa_r+0x71a>
 810c024:	9b07      	ldr	r3, [sp, #28]
 810c026:	1e5c      	subs	r4, r3, #1
 810c028:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 810c02a:	42a3      	cmp	r3, r4
 810c02c:	bfbf      	itttt	lt
 810c02e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 810c030:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 810c032:	940a      	strlt	r4, [sp, #40]	@ 0x28
 810c034:	1ae3      	sublt	r3, r4, r3
 810c036:	bfb4      	ite	lt
 810c038:	18d2      	addlt	r2, r2, r3
 810c03a:	1b1c      	subge	r4, r3, r4
 810c03c:	9b07      	ldr	r3, [sp, #28]
 810c03e:	bfbc      	itt	lt
 810c040:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 810c042:	2400      	movlt	r4, #0
 810c044:	2b00      	cmp	r3, #0
 810c046:	bfb5      	itete	lt
 810c048:	eba8 0603 	sublt.w	r6, r8, r3
 810c04c:	9b07      	ldrge	r3, [sp, #28]
 810c04e:	2300      	movlt	r3, #0
 810c050:	4646      	movge	r6, r8
 810c052:	e730      	b.n	810beb6 <_dtoa_r+0x71e>
 810c054:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 810c056:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 810c058:	4646      	mov	r6, r8
 810c05a:	e735      	b.n	810bec8 <_dtoa_r+0x730>
 810c05c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 810c05e:	e75c      	b.n	810bf1a <_dtoa_r+0x782>
 810c060:	2300      	movs	r3, #0
 810c062:	e788      	b.n	810bf76 <_dtoa_r+0x7de>
 810c064:	3fe00000 	.word	0x3fe00000
 810c068:	40240000 	.word	0x40240000
 810c06c:	40140000 	.word	0x40140000
 810c070:	9b02      	ldr	r3, [sp, #8]
 810c072:	e780      	b.n	810bf76 <_dtoa_r+0x7de>
 810c074:	2300      	movs	r3, #0
 810c076:	930a      	str	r3, [sp, #40]	@ 0x28
 810c078:	e782      	b.n	810bf80 <_dtoa_r+0x7e8>
 810c07a:	d099      	beq.n	810bfb0 <_dtoa_r+0x818>
 810c07c:	9a08      	ldr	r2, [sp, #32]
 810c07e:	331c      	adds	r3, #28
 810c080:	441a      	add	r2, r3
 810c082:	4498      	add	r8, r3
 810c084:	441e      	add	r6, r3
 810c086:	9208      	str	r2, [sp, #32]
 810c088:	e792      	b.n	810bfb0 <_dtoa_r+0x818>
 810c08a:	4603      	mov	r3, r0
 810c08c:	e7f6      	b.n	810c07c <_dtoa_r+0x8e4>
 810c08e:	9b07      	ldr	r3, [sp, #28]
 810c090:	9704      	str	r7, [sp, #16]
 810c092:	2b00      	cmp	r3, #0
 810c094:	dc20      	bgt.n	810c0d8 <_dtoa_r+0x940>
 810c096:	9300      	str	r3, [sp, #0]
 810c098:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810c09a:	2b02      	cmp	r3, #2
 810c09c:	dd1e      	ble.n	810c0dc <_dtoa_r+0x944>
 810c09e:	9b00      	ldr	r3, [sp, #0]
 810c0a0:	2b00      	cmp	r3, #0
 810c0a2:	f47f aec0 	bne.w	810be26 <_dtoa_r+0x68e>
 810c0a6:	4621      	mov	r1, r4
 810c0a8:	2205      	movs	r2, #5
 810c0aa:	4658      	mov	r0, fp
 810c0ac:	f000 f9e4 	bl	810c478 <__multadd>
 810c0b0:	4601      	mov	r1, r0
 810c0b2:	4604      	mov	r4, r0
 810c0b4:	4648      	mov	r0, r9
 810c0b6:	f000 fc41 	bl	810c93c <__mcmp>
 810c0ba:	2800      	cmp	r0, #0
 810c0bc:	f77f aeb3 	ble.w	810be26 <_dtoa_r+0x68e>
 810c0c0:	4656      	mov	r6, sl
 810c0c2:	2331      	movs	r3, #49	@ 0x31
 810c0c4:	f806 3b01 	strb.w	r3, [r6], #1
 810c0c8:	9b04      	ldr	r3, [sp, #16]
 810c0ca:	3301      	adds	r3, #1
 810c0cc:	9304      	str	r3, [sp, #16]
 810c0ce:	e6ae      	b.n	810be2e <_dtoa_r+0x696>
 810c0d0:	9c07      	ldr	r4, [sp, #28]
 810c0d2:	9704      	str	r7, [sp, #16]
 810c0d4:	4625      	mov	r5, r4
 810c0d6:	e7f3      	b.n	810c0c0 <_dtoa_r+0x928>
 810c0d8:	9b07      	ldr	r3, [sp, #28]
 810c0da:	9300      	str	r3, [sp, #0]
 810c0dc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 810c0de:	2b00      	cmp	r3, #0
 810c0e0:	f000 8104 	beq.w	810c2ec <_dtoa_r+0xb54>
 810c0e4:	2e00      	cmp	r6, #0
 810c0e6:	dd05      	ble.n	810c0f4 <_dtoa_r+0x95c>
 810c0e8:	4629      	mov	r1, r5
 810c0ea:	4632      	mov	r2, r6
 810c0ec:	4658      	mov	r0, fp
 810c0ee:	f000 fbb9 	bl	810c864 <__lshift>
 810c0f2:	4605      	mov	r5, r0
 810c0f4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 810c0f6:	2b00      	cmp	r3, #0
 810c0f8:	d05a      	beq.n	810c1b0 <_dtoa_r+0xa18>
 810c0fa:	6869      	ldr	r1, [r5, #4]
 810c0fc:	4658      	mov	r0, fp
 810c0fe:	f000 f959 	bl	810c3b4 <_Balloc>
 810c102:	4606      	mov	r6, r0
 810c104:	b928      	cbnz	r0, 810c112 <_dtoa_r+0x97a>
 810c106:	4b84      	ldr	r3, [pc, #528]	@ (810c318 <_dtoa_r+0xb80>)
 810c108:	4602      	mov	r2, r0
 810c10a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 810c10e:	f7ff bb5a 	b.w	810b7c6 <_dtoa_r+0x2e>
 810c112:	692a      	ldr	r2, [r5, #16]
 810c114:	3202      	adds	r2, #2
 810c116:	0092      	lsls	r2, r2, #2
 810c118:	f105 010c 	add.w	r1, r5, #12
 810c11c:	300c      	adds	r0, #12
 810c11e:	f7ff fa9e 	bl	810b65e <memcpy>
 810c122:	2201      	movs	r2, #1
 810c124:	4631      	mov	r1, r6
 810c126:	4658      	mov	r0, fp
 810c128:	f000 fb9c 	bl	810c864 <__lshift>
 810c12c:	f10a 0301 	add.w	r3, sl, #1
 810c130:	9307      	str	r3, [sp, #28]
 810c132:	9b00      	ldr	r3, [sp, #0]
 810c134:	4453      	add	r3, sl
 810c136:	930b      	str	r3, [sp, #44]	@ 0x2c
 810c138:	9b02      	ldr	r3, [sp, #8]
 810c13a:	f003 0301 	and.w	r3, r3, #1
 810c13e:	462f      	mov	r7, r5
 810c140:	930a      	str	r3, [sp, #40]	@ 0x28
 810c142:	4605      	mov	r5, r0
 810c144:	9b07      	ldr	r3, [sp, #28]
 810c146:	4621      	mov	r1, r4
 810c148:	3b01      	subs	r3, #1
 810c14a:	4648      	mov	r0, r9
 810c14c:	9300      	str	r3, [sp, #0]
 810c14e:	f7ff fa9b 	bl	810b688 <quorem>
 810c152:	4639      	mov	r1, r7
 810c154:	9002      	str	r0, [sp, #8]
 810c156:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 810c15a:	4648      	mov	r0, r9
 810c15c:	f000 fbee 	bl	810c93c <__mcmp>
 810c160:	462a      	mov	r2, r5
 810c162:	9008      	str	r0, [sp, #32]
 810c164:	4621      	mov	r1, r4
 810c166:	4658      	mov	r0, fp
 810c168:	f000 fc04 	bl	810c974 <__mdiff>
 810c16c:	68c2      	ldr	r2, [r0, #12]
 810c16e:	4606      	mov	r6, r0
 810c170:	bb02      	cbnz	r2, 810c1b4 <_dtoa_r+0xa1c>
 810c172:	4601      	mov	r1, r0
 810c174:	4648      	mov	r0, r9
 810c176:	f000 fbe1 	bl	810c93c <__mcmp>
 810c17a:	4602      	mov	r2, r0
 810c17c:	4631      	mov	r1, r6
 810c17e:	4658      	mov	r0, fp
 810c180:	920e      	str	r2, [sp, #56]	@ 0x38
 810c182:	f000 f957 	bl	810c434 <_Bfree>
 810c186:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810c188:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 810c18a:	9e07      	ldr	r6, [sp, #28]
 810c18c:	ea43 0102 	orr.w	r1, r3, r2
 810c190:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 810c192:	4319      	orrs	r1, r3
 810c194:	d110      	bne.n	810c1b8 <_dtoa_r+0xa20>
 810c196:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 810c19a:	d029      	beq.n	810c1f0 <_dtoa_r+0xa58>
 810c19c:	9b08      	ldr	r3, [sp, #32]
 810c19e:	2b00      	cmp	r3, #0
 810c1a0:	dd02      	ble.n	810c1a8 <_dtoa_r+0xa10>
 810c1a2:	9b02      	ldr	r3, [sp, #8]
 810c1a4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 810c1a8:	9b00      	ldr	r3, [sp, #0]
 810c1aa:	f883 8000 	strb.w	r8, [r3]
 810c1ae:	e63f      	b.n	810be30 <_dtoa_r+0x698>
 810c1b0:	4628      	mov	r0, r5
 810c1b2:	e7bb      	b.n	810c12c <_dtoa_r+0x994>
 810c1b4:	2201      	movs	r2, #1
 810c1b6:	e7e1      	b.n	810c17c <_dtoa_r+0x9e4>
 810c1b8:	9b08      	ldr	r3, [sp, #32]
 810c1ba:	2b00      	cmp	r3, #0
 810c1bc:	db04      	blt.n	810c1c8 <_dtoa_r+0xa30>
 810c1be:	9909      	ldr	r1, [sp, #36]	@ 0x24
 810c1c0:	430b      	orrs	r3, r1
 810c1c2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 810c1c4:	430b      	orrs	r3, r1
 810c1c6:	d120      	bne.n	810c20a <_dtoa_r+0xa72>
 810c1c8:	2a00      	cmp	r2, #0
 810c1ca:	dded      	ble.n	810c1a8 <_dtoa_r+0xa10>
 810c1cc:	4649      	mov	r1, r9
 810c1ce:	2201      	movs	r2, #1
 810c1d0:	4658      	mov	r0, fp
 810c1d2:	f000 fb47 	bl	810c864 <__lshift>
 810c1d6:	4621      	mov	r1, r4
 810c1d8:	4681      	mov	r9, r0
 810c1da:	f000 fbaf 	bl	810c93c <__mcmp>
 810c1de:	2800      	cmp	r0, #0
 810c1e0:	dc03      	bgt.n	810c1ea <_dtoa_r+0xa52>
 810c1e2:	d1e1      	bne.n	810c1a8 <_dtoa_r+0xa10>
 810c1e4:	f018 0f01 	tst.w	r8, #1
 810c1e8:	d0de      	beq.n	810c1a8 <_dtoa_r+0xa10>
 810c1ea:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 810c1ee:	d1d8      	bne.n	810c1a2 <_dtoa_r+0xa0a>
 810c1f0:	9a00      	ldr	r2, [sp, #0]
 810c1f2:	2339      	movs	r3, #57	@ 0x39
 810c1f4:	7013      	strb	r3, [r2, #0]
 810c1f6:	4633      	mov	r3, r6
 810c1f8:	461e      	mov	r6, r3
 810c1fa:	3b01      	subs	r3, #1
 810c1fc:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 810c200:	2a39      	cmp	r2, #57	@ 0x39
 810c202:	d052      	beq.n	810c2aa <_dtoa_r+0xb12>
 810c204:	3201      	adds	r2, #1
 810c206:	701a      	strb	r2, [r3, #0]
 810c208:	e612      	b.n	810be30 <_dtoa_r+0x698>
 810c20a:	2a00      	cmp	r2, #0
 810c20c:	dd07      	ble.n	810c21e <_dtoa_r+0xa86>
 810c20e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 810c212:	d0ed      	beq.n	810c1f0 <_dtoa_r+0xa58>
 810c214:	9a00      	ldr	r2, [sp, #0]
 810c216:	f108 0301 	add.w	r3, r8, #1
 810c21a:	7013      	strb	r3, [r2, #0]
 810c21c:	e608      	b.n	810be30 <_dtoa_r+0x698>
 810c21e:	9b07      	ldr	r3, [sp, #28]
 810c220:	9a07      	ldr	r2, [sp, #28]
 810c222:	f803 8c01 	strb.w	r8, [r3, #-1]
 810c226:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 810c228:	4293      	cmp	r3, r2
 810c22a:	d028      	beq.n	810c27e <_dtoa_r+0xae6>
 810c22c:	4649      	mov	r1, r9
 810c22e:	2300      	movs	r3, #0
 810c230:	220a      	movs	r2, #10
 810c232:	4658      	mov	r0, fp
 810c234:	f000 f920 	bl	810c478 <__multadd>
 810c238:	42af      	cmp	r7, r5
 810c23a:	4681      	mov	r9, r0
 810c23c:	f04f 0300 	mov.w	r3, #0
 810c240:	f04f 020a 	mov.w	r2, #10
 810c244:	4639      	mov	r1, r7
 810c246:	4658      	mov	r0, fp
 810c248:	d107      	bne.n	810c25a <_dtoa_r+0xac2>
 810c24a:	f000 f915 	bl	810c478 <__multadd>
 810c24e:	4607      	mov	r7, r0
 810c250:	4605      	mov	r5, r0
 810c252:	9b07      	ldr	r3, [sp, #28]
 810c254:	3301      	adds	r3, #1
 810c256:	9307      	str	r3, [sp, #28]
 810c258:	e774      	b.n	810c144 <_dtoa_r+0x9ac>
 810c25a:	f000 f90d 	bl	810c478 <__multadd>
 810c25e:	4629      	mov	r1, r5
 810c260:	4607      	mov	r7, r0
 810c262:	2300      	movs	r3, #0
 810c264:	220a      	movs	r2, #10
 810c266:	4658      	mov	r0, fp
 810c268:	f000 f906 	bl	810c478 <__multadd>
 810c26c:	4605      	mov	r5, r0
 810c26e:	e7f0      	b.n	810c252 <_dtoa_r+0xaba>
 810c270:	9b00      	ldr	r3, [sp, #0]
 810c272:	2b00      	cmp	r3, #0
 810c274:	bfcc      	ite	gt
 810c276:	461e      	movgt	r6, r3
 810c278:	2601      	movle	r6, #1
 810c27a:	4456      	add	r6, sl
 810c27c:	2700      	movs	r7, #0
 810c27e:	4649      	mov	r1, r9
 810c280:	2201      	movs	r2, #1
 810c282:	4658      	mov	r0, fp
 810c284:	f000 faee 	bl	810c864 <__lshift>
 810c288:	4621      	mov	r1, r4
 810c28a:	4681      	mov	r9, r0
 810c28c:	f000 fb56 	bl	810c93c <__mcmp>
 810c290:	2800      	cmp	r0, #0
 810c292:	dcb0      	bgt.n	810c1f6 <_dtoa_r+0xa5e>
 810c294:	d102      	bne.n	810c29c <_dtoa_r+0xb04>
 810c296:	f018 0f01 	tst.w	r8, #1
 810c29a:	d1ac      	bne.n	810c1f6 <_dtoa_r+0xa5e>
 810c29c:	4633      	mov	r3, r6
 810c29e:	461e      	mov	r6, r3
 810c2a0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 810c2a4:	2a30      	cmp	r2, #48	@ 0x30
 810c2a6:	d0fa      	beq.n	810c29e <_dtoa_r+0xb06>
 810c2a8:	e5c2      	b.n	810be30 <_dtoa_r+0x698>
 810c2aa:	459a      	cmp	sl, r3
 810c2ac:	d1a4      	bne.n	810c1f8 <_dtoa_r+0xa60>
 810c2ae:	9b04      	ldr	r3, [sp, #16]
 810c2b0:	3301      	adds	r3, #1
 810c2b2:	9304      	str	r3, [sp, #16]
 810c2b4:	2331      	movs	r3, #49	@ 0x31
 810c2b6:	f88a 3000 	strb.w	r3, [sl]
 810c2ba:	e5b9      	b.n	810be30 <_dtoa_r+0x698>
 810c2bc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 810c2be:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 810c31c <_dtoa_r+0xb84>
 810c2c2:	b11b      	cbz	r3, 810c2cc <_dtoa_r+0xb34>
 810c2c4:	f10a 0308 	add.w	r3, sl, #8
 810c2c8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 810c2ca:	6013      	str	r3, [r2, #0]
 810c2cc:	4650      	mov	r0, sl
 810c2ce:	b019      	add	sp, #100	@ 0x64
 810c2d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810c2d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810c2d6:	2b01      	cmp	r3, #1
 810c2d8:	f77f ae37 	ble.w	810bf4a <_dtoa_r+0x7b2>
 810c2dc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 810c2de:	930a      	str	r3, [sp, #40]	@ 0x28
 810c2e0:	2001      	movs	r0, #1
 810c2e2:	e655      	b.n	810bf90 <_dtoa_r+0x7f8>
 810c2e4:	9b00      	ldr	r3, [sp, #0]
 810c2e6:	2b00      	cmp	r3, #0
 810c2e8:	f77f aed6 	ble.w	810c098 <_dtoa_r+0x900>
 810c2ec:	4656      	mov	r6, sl
 810c2ee:	4621      	mov	r1, r4
 810c2f0:	4648      	mov	r0, r9
 810c2f2:	f7ff f9c9 	bl	810b688 <quorem>
 810c2f6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 810c2fa:	f806 8b01 	strb.w	r8, [r6], #1
 810c2fe:	9b00      	ldr	r3, [sp, #0]
 810c300:	eba6 020a 	sub.w	r2, r6, sl
 810c304:	4293      	cmp	r3, r2
 810c306:	ddb3      	ble.n	810c270 <_dtoa_r+0xad8>
 810c308:	4649      	mov	r1, r9
 810c30a:	2300      	movs	r3, #0
 810c30c:	220a      	movs	r2, #10
 810c30e:	4658      	mov	r0, fp
 810c310:	f000 f8b2 	bl	810c478 <__multadd>
 810c314:	4681      	mov	r9, r0
 810c316:	e7ea      	b.n	810c2ee <_dtoa_r+0xb56>
 810c318:	081af1e9 	.word	0x081af1e9
 810c31c:	081af16d 	.word	0x081af16d

0810c320 <_free_r>:
 810c320:	b538      	push	{r3, r4, r5, lr}
 810c322:	4605      	mov	r5, r0
 810c324:	2900      	cmp	r1, #0
 810c326:	d041      	beq.n	810c3ac <_free_r+0x8c>
 810c328:	f851 3c04 	ldr.w	r3, [r1, #-4]
 810c32c:	1f0c      	subs	r4, r1, #4
 810c32e:	2b00      	cmp	r3, #0
 810c330:	bfb8      	it	lt
 810c332:	18e4      	addlt	r4, r4, r3
 810c334:	f7fe f834 	bl	810a3a0 <__malloc_lock>
 810c338:	4a1d      	ldr	r2, [pc, #116]	@ (810c3b0 <_free_r+0x90>)
 810c33a:	6813      	ldr	r3, [r2, #0]
 810c33c:	b933      	cbnz	r3, 810c34c <_free_r+0x2c>
 810c33e:	6063      	str	r3, [r4, #4]
 810c340:	6014      	str	r4, [r2, #0]
 810c342:	4628      	mov	r0, r5
 810c344:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 810c348:	f7fe b830 	b.w	810a3ac <__malloc_unlock>
 810c34c:	42a3      	cmp	r3, r4
 810c34e:	d908      	bls.n	810c362 <_free_r+0x42>
 810c350:	6820      	ldr	r0, [r4, #0]
 810c352:	1821      	adds	r1, r4, r0
 810c354:	428b      	cmp	r3, r1
 810c356:	bf01      	itttt	eq
 810c358:	6819      	ldreq	r1, [r3, #0]
 810c35a:	685b      	ldreq	r3, [r3, #4]
 810c35c:	1809      	addeq	r1, r1, r0
 810c35e:	6021      	streq	r1, [r4, #0]
 810c360:	e7ed      	b.n	810c33e <_free_r+0x1e>
 810c362:	461a      	mov	r2, r3
 810c364:	685b      	ldr	r3, [r3, #4]
 810c366:	b10b      	cbz	r3, 810c36c <_free_r+0x4c>
 810c368:	42a3      	cmp	r3, r4
 810c36a:	d9fa      	bls.n	810c362 <_free_r+0x42>
 810c36c:	6811      	ldr	r1, [r2, #0]
 810c36e:	1850      	adds	r0, r2, r1
 810c370:	42a0      	cmp	r0, r4
 810c372:	d10b      	bne.n	810c38c <_free_r+0x6c>
 810c374:	6820      	ldr	r0, [r4, #0]
 810c376:	4401      	add	r1, r0
 810c378:	1850      	adds	r0, r2, r1
 810c37a:	4283      	cmp	r3, r0
 810c37c:	6011      	str	r1, [r2, #0]
 810c37e:	d1e0      	bne.n	810c342 <_free_r+0x22>
 810c380:	6818      	ldr	r0, [r3, #0]
 810c382:	685b      	ldr	r3, [r3, #4]
 810c384:	6053      	str	r3, [r2, #4]
 810c386:	4408      	add	r0, r1
 810c388:	6010      	str	r0, [r2, #0]
 810c38a:	e7da      	b.n	810c342 <_free_r+0x22>
 810c38c:	d902      	bls.n	810c394 <_free_r+0x74>
 810c38e:	230c      	movs	r3, #12
 810c390:	602b      	str	r3, [r5, #0]
 810c392:	e7d6      	b.n	810c342 <_free_r+0x22>
 810c394:	6820      	ldr	r0, [r4, #0]
 810c396:	1821      	adds	r1, r4, r0
 810c398:	428b      	cmp	r3, r1
 810c39a:	bf04      	itt	eq
 810c39c:	6819      	ldreq	r1, [r3, #0]
 810c39e:	685b      	ldreq	r3, [r3, #4]
 810c3a0:	6063      	str	r3, [r4, #4]
 810c3a2:	bf04      	itt	eq
 810c3a4:	1809      	addeq	r1, r1, r0
 810c3a6:	6021      	streq	r1, [r4, #0]
 810c3a8:	6054      	str	r4, [r2, #4]
 810c3aa:	e7ca      	b.n	810c342 <_free_r+0x22>
 810c3ac:	bd38      	pop	{r3, r4, r5, pc}
 810c3ae:	bf00      	nop
 810c3b0:	1001abd4 	.word	0x1001abd4

0810c3b4 <_Balloc>:
 810c3b4:	b570      	push	{r4, r5, r6, lr}
 810c3b6:	69c6      	ldr	r6, [r0, #28]
 810c3b8:	4604      	mov	r4, r0
 810c3ba:	460d      	mov	r5, r1
 810c3bc:	b976      	cbnz	r6, 810c3dc <_Balloc+0x28>
 810c3be:	2010      	movs	r0, #16
 810c3c0:	f7fd ff44 	bl	810a24c <malloc>
 810c3c4:	4602      	mov	r2, r0
 810c3c6:	61e0      	str	r0, [r4, #28]
 810c3c8:	b920      	cbnz	r0, 810c3d4 <_Balloc+0x20>
 810c3ca:	4b18      	ldr	r3, [pc, #96]	@ (810c42c <_Balloc+0x78>)
 810c3cc:	4818      	ldr	r0, [pc, #96]	@ (810c430 <_Balloc+0x7c>)
 810c3ce:	216b      	movs	r1, #107	@ 0x6b
 810c3d0:	f001 ff2e 	bl	810e230 <__assert_func>
 810c3d4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 810c3d8:	6006      	str	r6, [r0, #0]
 810c3da:	60c6      	str	r6, [r0, #12]
 810c3dc:	69e6      	ldr	r6, [r4, #28]
 810c3de:	68f3      	ldr	r3, [r6, #12]
 810c3e0:	b183      	cbz	r3, 810c404 <_Balloc+0x50>
 810c3e2:	69e3      	ldr	r3, [r4, #28]
 810c3e4:	68db      	ldr	r3, [r3, #12]
 810c3e6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 810c3ea:	b9b8      	cbnz	r0, 810c41c <_Balloc+0x68>
 810c3ec:	2101      	movs	r1, #1
 810c3ee:	fa01 f605 	lsl.w	r6, r1, r5
 810c3f2:	1d72      	adds	r2, r6, #5
 810c3f4:	0092      	lsls	r2, r2, #2
 810c3f6:	4620      	mov	r0, r4
 810c3f8:	f001 ff38 	bl	810e26c <_calloc_r>
 810c3fc:	b160      	cbz	r0, 810c418 <_Balloc+0x64>
 810c3fe:	e9c0 5601 	strd	r5, r6, [r0, #4]
 810c402:	e00e      	b.n	810c422 <_Balloc+0x6e>
 810c404:	2221      	movs	r2, #33	@ 0x21
 810c406:	2104      	movs	r1, #4
 810c408:	4620      	mov	r0, r4
 810c40a:	f001 ff2f 	bl	810e26c <_calloc_r>
 810c40e:	69e3      	ldr	r3, [r4, #28]
 810c410:	60f0      	str	r0, [r6, #12]
 810c412:	68db      	ldr	r3, [r3, #12]
 810c414:	2b00      	cmp	r3, #0
 810c416:	d1e4      	bne.n	810c3e2 <_Balloc+0x2e>
 810c418:	2000      	movs	r0, #0
 810c41a:	bd70      	pop	{r4, r5, r6, pc}
 810c41c:	6802      	ldr	r2, [r0, #0]
 810c41e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 810c422:	2300      	movs	r3, #0
 810c424:	e9c0 3303 	strd	r3, r3, [r0, #12]
 810c428:	e7f7      	b.n	810c41a <_Balloc+0x66>
 810c42a:	bf00      	nop
 810c42c:	081af17a 	.word	0x081af17a
 810c430:	081af1fa 	.word	0x081af1fa

0810c434 <_Bfree>:
 810c434:	b570      	push	{r4, r5, r6, lr}
 810c436:	69c6      	ldr	r6, [r0, #28]
 810c438:	4605      	mov	r5, r0
 810c43a:	460c      	mov	r4, r1
 810c43c:	b976      	cbnz	r6, 810c45c <_Bfree+0x28>
 810c43e:	2010      	movs	r0, #16
 810c440:	f7fd ff04 	bl	810a24c <malloc>
 810c444:	4602      	mov	r2, r0
 810c446:	61e8      	str	r0, [r5, #28]
 810c448:	b920      	cbnz	r0, 810c454 <_Bfree+0x20>
 810c44a:	4b09      	ldr	r3, [pc, #36]	@ (810c470 <_Bfree+0x3c>)
 810c44c:	4809      	ldr	r0, [pc, #36]	@ (810c474 <_Bfree+0x40>)
 810c44e:	218f      	movs	r1, #143	@ 0x8f
 810c450:	f001 feee 	bl	810e230 <__assert_func>
 810c454:	e9c0 6601 	strd	r6, r6, [r0, #4]
 810c458:	6006      	str	r6, [r0, #0]
 810c45a:	60c6      	str	r6, [r0, #12]
 810c45c:	b13c      	cbz	r4, 810c46e <_Bfree+0x3a>
 810c45e:	69eb      	ldr	r3, [r5, #28]
 810c460:	6862      	ldr	r2, [r4, #4]
 810c462:	68db      	ldr	r3, [r3, #12]
 810c464:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 810c468:	6021      	str	r1, [r4, #0]
 810c46a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 810c46e:	bd70      	pop	{r4, r5, r6, pc}
 810c470:	081af17a 	.word	0x081af17a
 810c474:	081af1fa 	.word	0x081af1fa

0810c478 <__multadd>:
 810c478:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810c47c:	690d      	ldr	r5, [r1, #16]
 810c47e:	4607      	mov	r7, r0
 810c480:	460c      	mov	r4, r1
 810c482:	461e      	mov	r6, r3
 810c484:	f101 0c14 	add.w	ip, r1, #20
 810c488:	2000      	movs	r0, #0
 810c48a:	f8dc 3000 	ldr.w	r3, [ip]
 810c48e:	b299      	uxth	r1, r3
 810c490:	fb02 6101 	mla	r1, r2, r1, r6
 810c494:	0c1e      	lsrs	r6, r3, #16
 810c496:	0c0b      	lsrs	r3, r1, #16
 810c498:	fb02 3306 	mla	r3, r2, r6, r3
 810c49c:	b289      	uxth	r1, r1
 810c49e:	3001      	adds	r0, #1
 810c4a0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 810c4a4:	4285      	cmp	r5, r0
 810c4a6:	f84c 1b04 	str.w	r1, [ip], #4
 810c4aa:	ea4f 4613 	mov.w	r6, r3, lsr #16
 810c4ae:	dcec      	bgt.n	810c48a <__multadd+0x12>
 810c4b0:	b30e      	cbz	r6, 810c4f6 <__multadd+0x7e>
 810c4b2:	68a3      	ldr	r3, [r4, #8]
 810c4b4:	42ab      	cmp	r3, r5
 810c4b6:	dc19      	bgt.n	810c4ec <__multadd+0x74>
 810c4b8:	6861      	ldr	r1, [r4, #4]
 810c4ba:	4638      	mov	r0, r7
 810c4bc:	3101      	adds	r1, #1
 810c4be:	f7ff ff79 	bl	810c3b4 <_Balloc>
 810c4c2:	4680      	mov	r8, r0
 810c4c4:	b928      	cbnz	r0, 810c4d2 <__multadd+0x5a>
 810c4c6:	4602      	mov	r2, r0
 810c4c8:	4b0c      	ldr	r3, [pc, #48]	@ (810c4fc <__multadd+0x84>)
 810c4ca:	480d      	ldr	r0, [pc, #52]	@ (810c500 <__multadd+0x88>)
 810c4cc:	21ba      	movs	r1, #186	@ 0xba
 810c4ce:	f001 feaf 	bl	810e230 <__assert_func>
 810c4d2:	6922      	ldr	r2, [r4, #16]
 810c4d4:	3202      	adds	r2, #2
 810c4d6:	f104 010c 	add.w	r1, r4, #12
 810c4da:	0092      	lsls	r2, r2, #2
 810c4dc:	300c      	adds	r0, #12
 810c4de:	f7ff f8be 	bl	810b65e <memcpy>
 810c4e2:	4621      	mov	r1, r4
 810c4e4:	4638      	mov	r0, r7
 810c4e6:	f7ff ffa5 	bl	810c434 <_Bfree>
 810c4ea:	4644      	mov	r4, r8
 810c4ec:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 810c4f0:	3501      	adds	r5, #1
 810c4f2:	615e      	str	r6, [r3, #20]
 810c4f4:	6125      	str	r5, [r4, #16]
 810c4f6:	4620      	mov	r0, r4
 810c4f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 810c4fc:	081af1e9 	.word	0x081af1e9
 810c500:	081af1fa 	.word	0x081af1fa

0810c504 <__s2b>:
 810c504:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 810c508:	460c      	mov	r4, r1
 810c50a:	4615      	mov	r5, r2
 810c50c:	461f      	mov	r7, r3
 810c50e:	2209      	movs	r2, #9
 810c510:	3308      	adds	r3, #8
 810c512:	4606      	mov	r6, r0
 810c514:	fb93 f3f2 	sdiv	r3, r3, r2
 810c518:	2100      	movs	r1, #0
 810c51a:	2201      	movs	r2, #1
 810c51c:	429a      	cmp	r2, r3
 810c51e:	db09      	blt.n	810c534 <__s2b+0x30>
 810c520:	4630      	mov	r0, r6
 810c522:	f7ff ff47 	bl	810c3b4 <_Balloc>
 810c526:	b940      	cbnz	r0, 810c53a <__s2b+0x36>
 810c528:	4602      	mov	r2, r0
 810c52a:	4b19      	ldr	r3, [pc, #100]	@ (810c590 <__s2b+0x8c>)
 810c52c:	4819      	ldr	r0, [pc, #100]	@ (810c594 <__s2b+0x90>)
 810c52e:	21d3      	movs	r1, #211	@ 0xd3
 810c530:	f001 fe7e 	bl	810e230 <__assert_func>
 810c534:	0052      	lsls	r2, r2, #1
 810c536:	3101      	adds	r1, #1
 810c538:	e7f0      	b.n	810c51c <__s2b+0x18>
 810c53a:	9b08      	ldr	r3, [sp, #32]
 810c53c:	6143      	str	r3, [r0, #20]
 810c53e:	2d09      	cmp	r5, #9
 810c540:	f04f 0301 	mov.w	r3, #1
 810c544:	6103      	str	r3, [r0, #16]
 810c546:	dd16      	ble.n	810c576 <__s2b+0x72>
 810c548:	f104 0909 	add.w	r9, r4, #9
 810c54c:	46c8      	mov	r8, r9
 810c54e:	442c      	add	r4, r5
 810c550:	f818 3b01 	ldrb.w	r3, [r8], #1
 810c554:	4601      	mov	r1, r0
 810c556:	3b30      	subs	r3, #48	@ 0x30
 810c558:	220a      	movs	r2, #10
 810c55a:	4630      	mov	r0, r6
 810c55c:	f7ff ff8c 	bl	810c478 <__multadd>
 810c560:	45a0      	cmp	r8, r4
 810c562:	d1f5      	bne.n	810c550 <__s2b+0x4c>
 810c564:	f1a5 0408 	sub.w	r4, r5, #8
 810c568:	444c      	add	r4, r9
 810c56a:	1b2d      	subs	r5, r5, r4
 810c56c:	1963      	adds	r3, r4, r5
 810c56e:	42bb      	cmp	r3, r7
 810c570:	db04      	blt.n	810c57c <__s2b+0x78>
 810c572:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 810c576:	340a      	adds	r4, #10
 810c578:	2509      	movs	r5, #9
 810c57a:	e7f6      	b.n	810c56a <__s2b+0x66>
 810c57c:	f814 3b01 	ldrb.w	r3, [r4], #1
 810c580:	4601      	mov	r1, r0
 810c582:	3b30      	subs	r3, #48	@ 0x30
 810c584:	220a      	movs	r2, #10
 810c586:	4630      	mov	r0, r6
 810c588:	f7ff ff76 	bl	810c478 <__multadd>
 810c58c:	e7ee      	b.n	810c56c <__s2b+0x68>
 810c58e:	bf00      	nop
 810c590:	081af1e9 	.word	0x081af1e9
 810c594:	081af1fa 	.word	0x081af1fa

0810c598 <__hi0bits>:
 810c598:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 810c59c:	4603      	mov	r3, r0
 810c59e:	bf36      	itet	cc
 810c5a0:	0403      	lslcc	r3, r0, #16
 810c5a2:	2000      	movcs	r0, #0
 810c5a4:	2010      	movcc	r0, #16
 810c5a6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 810c5aa:	bf3c      	itt	cc
 810c5ac:	021b      	lslcc	r3, r3, #8
 810c5ae:	3008      	addcc	r0, #8
 810c5b0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 810c5b4:	bf3c      	itt	cc
 810c5b6:	011b      	lslcc	r3, r3, #4
 810c5b8:	3004      	addcc	r0, #4
 810c5ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 810c5be:	bf3c      	itt	cc
 810c5c0:	009b      	lslcc	r3, r3, #2
 810c5c2:	3002      	addcc	r0, #2
 810c5c4:	2b00      	cmp	r3, #0
 810c5c6:	db05      	blt.n	810c5d4 <__hi0bits+0x3c>
 810c5c8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 810c5cc:	f100 0001 	add.w	r0, r0, #1
 810c5d0:	bf08      	it	eq
 810c5d2:	2020      	moveq	r0, #32
 810c5d4:	4770      	bx	lr

0810c5d6 <__lo0bits>:
 810c5d6:	6803      	ldr	r3, [r0, #0]
 810c5d8:	4602      	mov	r2, r0
 810c5da:	f013 0007 	ands.w	r0, r3, #7
 810c5de:	d00b      	beq.n	810c5f8 <__lo0bits+0x22>
 810c5e0:	07d9      	lsls	r1, r3, #31
 810c5e2:	d421      	bmi.n	810c628 <__lo0bits+0x52>
 810c5e4:	0798      	lsls	r0, r3, #30
 810c5e6:	bf49      	itett	mi
 810c5e8:	085b      	lsrmi	r3, r3, #1
 810c5ea:	089b      	lsrpl	r3, r3, #2
 810c5ec:	2001      	movmi	r0, #1
 810c5ee:	6013      	strmi	r3, [r2, #0]
 810c5f0:	bf5c      	itt	pl
 810c5f2:	6013      	strpl	r3, [r2, #0]
 810c5f4:	2002      	movpl	r0, #2
 810c5f6:	4770      	bx	lr
 810c5f8:	b299      	uxth	r1, r3
 810c5fa:	b909      	cbnz	r1, 810c600 <__lo0bits+0x2a>
 810c5fc:	0c1b      	lsrs	r3, r3, #16
 810c5fe:	2010      	movs	r0, #16
 810c600:	b2d9      	uxtb	r1, r3
 810c602:	b909      	cbnz	r1, 810c608 <__lo0bits+0x32>
 810c604:	3008      	adds	r0, #8
 810c606:	0a1b      	lsrs	r3, r3, #8
 810c608:	0719      	lsls	r1, r3, #28
 810c60a:	bf04      	itt	eq
 810c60c:	091b      	lsreq	r3, r3, #4
 810c60e:	3004      	addeq	r0, #4
 810c610:	0799      	lsls	r1, r3, #30
 810c612:	bf04      	itt	eq
 810c614:	089b      	lsreq	r3, r3, #2
 810c616:	3002      	addeq	r0, #2
 810c618:	07d9      	lsls	r1, r3, #31
 810c61a:	d403      	bmi.n	810c624 <__lo0bits+0x4e>
 810c61c:	085b      	lsrs	r3, r3, #1
 810c61e:	f100 0001 	add.w	r0, r0, #1
 810c622:	d003      	beq.n	810c62c <__lo0bits+0x56>
 810c624:	6013      	str	r3, [r2, #0]
 810c626:	4770      	bx	lr
 810c628:	2000      	movs	r0, #0
 810c62a:	4770      	bx	lr
 810c62c:	2020      	movs	r0, #32
 810c62e:	4770      	bx	lr

0810c630 <__i2b>:
 810c630:	b510      	push	{r4, lr}
 810c632:	460c      	mov	r4, r1
 810c634:	2101      	movs	r1, #1
 810c636:	f7ff febd 	bl	810c3b4 <_Balloc>
 810c63a:	4602      	mov	r2, r0
 810c63c:	b928      	cbnz	r0, 810c64a <__i2b+0x1a>
 810c63e:	4b05      	ldr	r3, [pc, #20]	@ (810c654 <__i2b+0x24>)
 810c640:	4805      	ldr	r0, [pc, #20]	@ (810c658 <__i2b+0x28>)
 810c642:	f240 1145 	movw	r1, #325	@ 0x145
 810c646:	f001 fdf3 	bl	810e230 <__assert_func>
 810c64a:	2301      	movs	r3, #1
 810c64c:	6144      	str	r4, [r0, #20]
 810c64e:	6103      	str	r3, [r0, #16]
 810c650:	bd10      	pop	{r4, pc}
 810c652:	bf00      	nop
 810c654:	081af1e9 	.word	0x081af1e9
 810c658:	081af1fa 	.word	0x081af1fa

0810c65c <__multiply>:
 810c65c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810c660:	4614      	mov	r4, r2
 810c662:	690a      	ldr	r2, [r1, #16]
 810c664:	6923      	ldr	r3, [r4, #16]
 810c666:	429a      	cmp	r2, r3
 810c668:	bfa8      	it	ge
 810c66a:	4623      	movge	r3, r4
 810c66c:	460f      	mov	r7, r1
 810c66e:	bfa4      	itt	ge
 810c670:	460c      	movge	r4, r1
 810c672:	461f      	movge	r7, r3
 810c674:	f8d4 a010 	ldr.w	sl, [r4, #16]
 810c678:	f8d7 9010 	ldr.w	r9, [r7, #16]
 810c67c:	68a3      	ldr	r3, [r4, #8]
 810c67e:	6861      	ldr	r1, [r4, #4]
 810c680:	eb0a 0609 	add.w	r6, sl, r9
 810c684:	42b3      	cmp	r3, r6
 810c686:	b085      	sub	sp, #20
 810c688:	bfb8      	it	lt
 810c68a:	3101      	addlt	r1, #1
 810c68c:	f7ff fe92 	bl	810c3b4 <_Balloc>
 810c690:	b930      	cbnz	r0, 810c6a0 <__multiply+0x44>
 810c692:	4602      	mov	r2, r0
 810c694:	4b44      	ldr	r3, [pc, #272]	@ (810c7a8 <__multiply+0x14c>)
 810c696:	4845      	ldr	r0, [pc, #276]	@ (810c7ac <__multiply+0x150>)
 810c698:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 810c69c:	f001 fdc8 	bl	810e230 <__assert_func>
 810c6a0:	f100 0514 	add.w	r5, r0, #20
 810c6a4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 810c6a8:	462b      	mov	r3, r5
 810c6aa:	2200      	movs	r2, #0
 810c6ac:	4543      	cmp	r3, r8
 810c6ae:	d321      	bcc.n	810c6f4 <__multiply+0x98>
 810c6b0:	f107 0114 	add.w	r1, r7, #20
 810c6b4:	f104 0214 	add.w	r2, r4, #20
 810c6b8:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 810c6bc:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 810c6c0:	9302      	str	r3, [sp, #8]
 810c6c2:	1b13      	subs	r3, r2, r4
 810c6c4:	3b15      	subs	r3, #21
 810c6c6:	f023 0303 	bic.w	r3, r3, #3
 810c6ca:	3304      	adds	r3, #4
 810c6cc:	f104 0715 	add.w	r7, r4, #21
 810c6d0:	42ba      	cmp	r2, r7
 810c6d2:	bf38      	it	cc
 810c6d4:	2304      	movcc	r3, #4
 810c6d6:	9301      	str	r3, [sp, #4]
 810c6d8:	9b02      	ldr	r3, [sp, #8]
 810c6da:	9103      	str	r1, [sp, #12]
 810c6dc:	428b      	cmp	r3, r1
 810c6de:	d80c      	bhi.n	810c6fa <__multiply+0x9e>
 810c6e0:	2e00      	cmp	r6, #0
 810c6e2:	dd03      	ble.n	810c6ec <__multiply+0x90>
 810c6e4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 810c6e8:	2b00      	cmp	r3, #0
 810c6ea:	d05b      	beq.n	810c7a4 <__multiply+0x148>
 810c6ec:	6106      	str	r6, [r0, #16]
 810c6ee:	b005      	add	sp, #20
 810c6f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810c6f4:	f843 2b04 	str.w	r2, [r3], #4
 810c6f8:	e7d8      	b.n	810c6ac <__multiply+0x50>
 810c6fa:	f8b1 a000 	ldrh.w	sl, [r1]
 810c6fe:	f1ba 0f00 	cmp.w	sl, #0
 810c702:	d024      	beq.n	810c74e <__multiply+0xf2>
 810c704:	f104 0e14 	add.w	lr, r4, #20
 810c708:	46a9      	mov	r9, r5
 810c70a:	f04f 0c00 	mov.w	ip, #0
 810c70e:	f85e 7b04 	ldr.w	r7, [lr], #4
 810c712:	f8d9 3000 	ldr.w	r3, [r9]
 810c716:	fa1f fb87 	uxth.w	fp, r7
 810c71a:	b29b      	uxth	r3, r3
 810c71c:	fb0a 330b 	mla	r3, sl, fp, r3
 810c720:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 810c724:	f8d9 7000 	ldr.w	r7, [r9]
 810c728:	4463      	add	r3, ip
 810c72a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 810c72e:	fb0a c70b 	mla	r7, sl, fp, ip
 810c732:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 810c736:	b29b      	uxth	r3, r3
 810c738:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 810c73c:	4572      	cmp	r2, lr
 810c73e:	f849 3b04 	str.w	r3, [r9], #4
 810c742:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 810c746:	d8e2      	bhi.n	810c70e <__multiply+0xb2>
 810c748:	9b01      	ldr	r3, [sp, #4]
 810c74a:	f845 c003 	str.w	ip, [r5, r3]
 810c74e:	9b03      	ldr	r3, [sp, #12]
 810c750:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 810c754:	3104      	adds	r1, #4
 810c756:	f1b9 0f00 	cmp.w	r9, #0
 810c75a:	d021      	beq.n	810c7a0 <__multiply+0x144>
 810c75c:	682b      	ldr	r3, [r5, #0]
 810c75e:	f104 0c14 	add.w	ip, r4, #20
 810c762:	46ae      	mov	lr, r5
 810c764:	f04f 0a00 	mov.w	sl, #0
 810c768:	f8bc b000 	ldrh.w	fp, [ip]
 810c76c:	f8be 7002 	ldrh.w	r7, [lr, #2]
 810c770:	fb09 770b 	mla	r7, r9, fp, r7
 810c774:	4457      	add	r7, sl
 810c776:	b29b      	uxth	r3, r3
 810c778:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 810c77c:	f84e 3b04 	str.w	r3, [lr], #4
 810c780:	f85c 3b04 	ldr.w	r3, [ip], #4
 810c784:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 810c788:	f8be 3000 	ldrh.w	r3, [lr]
 810c78c:	fb09 330a 	mla	r3, r9, sl, r3
 810c790:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 810c794:	4562      	cmp	r2, ip
 810c796:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 810c79a:	d8e5      	bhi.n	810c768 <__multiply+0x10c>
 810c79c:	9f01      	ldr	r7, [sp, #4]
 810c79e:	51eb      	str	r3, [r5, r7]
 810c7a0:	3504      	adds	r5, #4
 810c7a2:	e799      	b.n	810c6d8 <__multiply+0x7c>
 810c7a4:	3e01      	subs	r6, #1
 810c7a6:	e79b      	b.n	810c6e0 <__multiply+0x84>
 810c7a8:	081af1e9 	.word	0x081af1e9
 810c7ac:	081af1fa 	.word	0x081af1fa

0810c7b0 <__pow5mult>:
 810c7b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 810c7b4:	4615      	mov	r5, r2
 810c7b6:	f012 0203 	ands.w	r2, r2, #3
 810c7ba:	4607      	mov	r7, r0
 810c7bc:	460e      	mov	r6, r1
 810c7be:	d007      	beq.n	810c7d0 <__pow5mult+0x20>
 810c7c0:	4c25      	ldr	r4, [pc, #148]	@ (810c858 <__pow5mult+0xa8>)
 810c7c2:	3a01      	subs	r2, #1
 810c7c4:	2300      	movs	r3, #0
 810c7c6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 810c7ca:	f7ff fe55 	bl	810c478 <__multadd>
 810c7ce:	4606      	mov	r6, r0
 810c7d0:	10ad      	asrs	r5, r5, #2
 810c7d2:	d03d      	beq.n	810c850 <__pow5mult+0xa0>
 810c7d4:	69fc      	ldr	r4, [r7, #28]
 810c7d6:	b97c      	cbnz	r4, 810c7f8 <__pow5mult+0x48>
 810c7d8:	2010      	movs	r0, #16
 810c7da:	f7fd fd37 	bl	810a24c <malloc>
 810c7de:	4602      	mov	r2, r0
 810c7e0:	61f8      	str	r0, [r7, #28]
 810c7e2:	b928      	cbnz	r0, 810c7f0 <__pow5mult+0x40>
 810c7e4:	4b1d      	ldr	r3, [pc, #116]	@ (810c85c <__pow5mult+0xac>)
 810c7e6:	481e      	ldr	r0, [pc, #120]	@ (810c860 <__pow5mult+0xb0>)
 810c7e8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 810c7ec:	f001 fd20 	bl	810e230 <__assert_func>
 810c7f0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 810c7f4:	6004      	str	r4, [r0, #0]
 810c7f6:	60c4      	str	r4, [r0, #12]
 810c7f8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 810c7fc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 810c800:	b94c      	cbnz	r4, 810c816 <__pow5mult+0x66>
 810c802:	f240 2171 	movw	r1, #625	@ 0x271
 810c806:	4638      	mov	r0, r7
 810c808:	f7ff ff12 	bl	810c630 <__i2b>
 810c80c:	2300      	movs	r3, #0
 810c80e:	f8c8 0008 	str.w	r0, [r8, #8]
 810c812:	4604      	mov	r4, r0
 810c814:	6003      	str	r3, [r0, #0]
 810c816:	f04f 0900 	mov.w	r9, #0
 810c81a:	07eb      	lsls	r3, r5, #31
 810c81c:	d50a      	bpl.n	810c834 <__pow5mult+0x84>
 810c81e:	4631      	mov	r1, r6
 810c820:	4622      	mov	r2, r4
 810c822:	4638      	mov	r0, r7
 810c824:	f7ff ff1a 	bl	810c65c <__multiply>
 810c828:	4631      	mov	r1, r6
 810c82a:	4680      	mov	r8, r0
 810c82c:	4638      	mov	r0, r7
 810c82e:	f7ff fe01 	bl	810c434 <_Bfree>
 810c832:	4646      	mov	r6, r8
 810c834:	106d      	asrs	r5, r5, #1
 810c836:	d00b      	beq.n	810c850 <__pow5mult+0xa0>
 810c838:	6820      	ldr	r0, [r4, #0]
 810c83a:	b938      	cbnz	r0, 810c84c <__pow5mult+0x9c>
 810c83c:	4622      	mov	r2, r4
 810c83e:	4621      	mov	r1, r4
 810c840:	4638      	mov	r0, r7
 810c842:	f7ff ff0b 	bl	810c65c <__multiply>
 810c846:	6020      	str	r0, [r4, #0]
 810c848:	f8c0 9000 	str.w	r9, [r0]
 810c84c:	4604      	mov	r4, r0
 810c84e:	e7e4      	b.n	810c81a <__pow5mult+0x6a>
 810c850:	4630      	mov	r0, r6
 810c852:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 810c856:	bf00      	nop
 810c858:	081af254 	.word	0x081af254
 810c85c:	081af17a 	.word	0x081af17a
 810c860:	081af1fa 	.word	0x081af1fa

0810c864 <__lshift>:
 810c864:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 810c868:	460c      	mov	r4, r1
 810c86a:	6849      	ldr	r1, [r1, #4]
 810c86c:	6923      	ldr	r3, [r4, #16]
 810c86e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 810c872:	68a3      	ldr	r3, [r4, #8]
 810c874:	4607      	mov	r7, r0
 810c876:	4691      	mov	r9, r2
 810c878:	ea4f 1a62 	mov.w	sl, r2, asr #5
 810c87c:	f108 0601 	add.w	r6, r8, #1
 810c880:	42b3      	cmp	r3, r6
 810c882:	db0b      	blt.n	810c89c <__lshift+0x38>
 810c884:	4638      	mov	r0, r7
 810c886:	f7ff fd95 	bl	810c3b4 <_Balloc>
 810c88a:	4605      	mov	r5, r0
 810c88c:	b948      	cbnz	r0, 810c8a2 <__lshift+0x3e>
 810c88e:	4602      	mov	r2, r0
 810c890:	4b28      	ldr	r3, [pc, #160]	@ (810c934 <__lshift+0xd0>)
 810c892:	4829      	ldr	r0, [pc, #164]	@ (810c938 <__lshift+0xd4>)
 810c894:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 810c898:	f001 fcca 	bl	810e230 <__assert_func>
 810c89c:	3101      	adds	r1, #1
 810c89e:	005b      	lsls	r3, r3, #1
 810c8a0:	e7ee      	b.n	810c880 <__lshift+0x1c>
 810c8a2:	2300      	movs	r3, #0
 810c8a4:	f100 0114 	add.w	r1, r0, #20
 810c8a8:	f100 0210 	add.w	r2, r0, #16
 810c8ac:	4618      	mov	r0, r3
 810c8ae:	4553      	cmp	r3, sl
 810c8b0:	db33      	blt.n	810c91a <__lshift+0xb6>
 810c8b2:	6920      	ldr	r0, [r4, #16]
 810c8b4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 810c8b8:	f104 0314 	add.w	r3, r4, #20
 810c8bc:	f019 091f 	ands.w	r9, r9, #31
 810c8c0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 810c8c4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 810c8c8:	d02b      	beq.n	810c922 <__lshift+0xbe>
 810c8ca:	f1c9 0e20 	rsb	lr, r9, #32
 810c8ce:	468a      	mov	sl, r1
 810c8d0:	2200      	movs	r2, #0
 810c8d2:	6818      	ldr	r0, [r3, #0]
 810c8d4:	fa00 f009 	lsl.w	r0, r0, r9
 810c8d8:	4310      	orrs	r0, r2
 810c8da:	f84a 0b04 	str.w	r0, [sl], #4
 810c8de:	f853 2b04 	ldr.w	r2, [r3], #4
 810c8e2:	459c      	cmp	ip, r3
 810c8e4:	fa22 f20e 	lsr.w	r2, r2, lr
 810c8e8:	d8f3      	bhi.n	810c8d2 <__lshift+0x6e>
 810c8ea:	ebac 0304 	sub.w	r3, ip, r4
 810c8ee:	3b15      	subs	r3, #21
 810c8f0:	f023 0303 	bic.w	r3, r3, #3
 810c8f4:	3304      	adds	r3, #4
 810c8f6:	f104 0015 	add.w	r0, r4, #21
 810c8fa:	4584      	cmp	ip, r0
 810c8fc:	bf38      	it	cc
 810c8fe:	2304      	movcc	r3, #4
 810c900:	50ca      	str	r2, [r1, r3]
 810c902:	b10a      	cbz	r2, 810c908 <__lshift+0xa4>
 810c904:	f108 0602 	add.w	r6, r8, #2
 810c908:	3e01      	subs	r6, #1
 810c90a:	4638      	mov	r0, r7
 810c90c:	612e      	str	r6, [r5, #16]
 810c90e:	4621      	mov	r1, r4
 810c910:	f7ff fd90 	bl	810c434 <_Bfree>
 810c914:	4628      	mov	r0, r5
 810c916:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 810c91a:	f842 0f04 	str.w	r0, [r2, #4]!
 810c91e:	3301      	adds	r3, #1
 810c920:	e7c5      	b.n	810c8ae <__lshift+0x4a>
 810c922:	3904      	subs	r1, #4
 810c924:	f853 2b04 	ldr.w	r2, [r3], #4
 810c928:	f841 2f04 	str.w	r2, [r1, #4]!
 810c92c:	459c      	cmp	ip, r3
 810c92e:	d8f9      	bhi.n	810c924 <__lshift+0xc0>
 810c930:	e7ea      	b.n	810c908 <__lshift+0xa4>
 810c932:	bf00      	nop
 810c934:	081af1e9 	.word	0x081af1e9
 810c938:	081af1fa 	.word	0x081af1fa

0810c93c <__mcmp>:
 810c93c:	690a      	ldr	r2, [r1, #16]
 810c93e:	4603      	mov	r3, r0
 810c940:	6900      	ldr	r0, [r0, #16]
 810c942:	1a80      	subs	r0, r0, r2
 810c944:	b530      	push	{r4, r5, lr}
 810c946:	d10e      	bne.n	810c966 <__mcmp+0x2a>
 810c948:	3314      	adds	r3, #20
 810c94a:	3114      	adds	r1, #20
 810c94c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 810c950:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 810c954:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 810c958:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 810c95c:	4295      	cmp	r5, r2
 810c95e:	d003      	beq.n	810c968 <__mcmp+0x2c>
 810c960:	d205      	bcs.n	810c96e <__mcmp+0x32>
 810c962:	f04f 30ff 	mov.w	r0, #4294967295
 810c966:	bd30      	pop	{r4, r5, pc}
 810c968:	42a3      	cmp	r3, r4
 810c96a:	d3f3      	bcc.n	810c954 <__mcmp+0x18>
 810c96c:	e7fb      	b.n	810c966 <__mcmp+0x2a>
 810c96e:	2001      	movs	r0, #1
 810c970:	e7f9      	b.n	810c966 <__mcmp+0x2a>
	...

0810c974 <__mdiff>:
 810c974:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810c978:	4689      	mov	r9, r1
 810c97a:	4606      	mov	r6, r0
 810c97c:	4611      	mov	r1, r2
 810c97e:	4648      	mov	r0, r9
 810c980:	4614      	mov	r4, r2
 810c982:	f7ff ffdb 	bl	810c93c <__mcmp>
 810c986:	1e05      	subs	r5, r0, #0
 810c988:	d112      	bne.n	810c9b0 <__mdiff+0x3c>
 810c98a:	4629      	mov	r1, r5
 810c98c:	4630      	mov	r0, r6
 810c98e:	f7ff fd11 	bl	810c3b4 <_Balloc>
 810c992:	4602      	mov	r2, r0
 810c994:	b928      	cbnz	r0, 810c9a2 <__mdiff+0x2e>
 810c996:	4b3f      	ldr	r3, [pc, #252]	@ (810ca94 <__mdiff+0x120>)
 810c998:	f240 2137 	movw	r1, #567	@ 0x237
 810c99c:	483e      	ldr	r0, [pc, #248]	@ (810ca98 <__mdiff+0x124>)
 810c99e:	f001 fc47 	bl	810e230 <__assert_func>
 810c9a2:	2301      	movs	r3, #1
 810c9a4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 810c9a8:	4610      	mov	r0, r2
 810c9aa:	b003      	add	sp, #12
 810c9ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810c9b0:	bfbc      	itt	lt
 810c9b2:	464b      	movlt	r3, r9
 810c9b4:	46a1      	movlt	r9, r4
 810c9b6:	4630      	mov	r0, r6
 810c9b8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 810c9bc:	bfba      	itte	lt
 810c9be:	461c      	movlt	r4, r3
 810c9c0:	2501      	movlt	r5, #1
 810c9c2:	2500      	movge	r5, #0
 810c9c4:	f7ff fcf6 	bl	810c3b4 <_Balloc>
 810c9c8:	4602      	mov	r2, r0
 810c9ca:	b918      	cbnz	r0, 810c9d4 <__mdiff+0x60>
 810c9cc:	4b31      	ldr	r3, [pc, #196]	@ (810ca94 <__mdiff+0x120>)
 810c9ce:	f240 2145 	movw	r1, #581	@ 0x245
 810c9d2:	e7e3      	b.n	810c99c <__mdiff+0x28>
 810c9d4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 810c9d8:	6926      	ldr	r6, [r4, #16]
 810c9da:	60c5      	str	r5, [r0, #12]
 810c9dc:	f109 0310 	add.w	r3, r9, #16
 810c9e0:	f109 0514 	add.w	r5, r9, #20
 810c9e4:	f104 0e14 	add.w	lr, r4, #20
 810c9e8:	f100 0b14 	add.w	fp, r0, #20
 810c9ec:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 810c9f0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 810c9f4:	9301      	str	r3, [sp, #4]
 810c9f6:	46d9      	mov	r9, fp
 810c9f8:	f04f 0c00 	mov.w	ip, #0
 810c9fc:	9b01      	ldr	r3, [sp, #4]
 810c9fe:	f85e 0b04 	ldr.w	r0, [lr], #4
 810ca02:	f853 af04 	ldr.w	sl, [r3, #4]!
 810ca06:	9301      	str	r3, [sp, #4]
 810ca08:	fa1f f38a 	uxth.w	r3, sl
 810ca0c:	4619      	mov	r1, r3
 810ca0e:	b283      	uxth	r3, r0
 810ca10:	1acb      	subs	r3, r1, r3
 810ca12:	0c00      	lsrs	r0, r0, #16
 810ca14:	4463      	add	r3, ip
 810ca16:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 810ca1a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 810ca1e:	b29b      	uxth	r3, r3
 810ca20:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 810ca24:	4576      	cmp	r6, lr
 810ca26:	f849 3b04 	str.w	r3, [r9], #4
 810ca2a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 810ca2e:	d8e5      	bhi.n	810c9fc <__mdiff+0x88>
 810ca30:	1b33      	subs	r3, r6, r4
 810ca32:	3b15      	subs	r3, #21
 810ca34:	f023 0303 	bic.w	r3, r3, #3
 810ca38:	3415      	adds	r4, #21
 810ca3a:	3304      	adds	r3, #4
 810ca3c:	42a6      	cmp	r6, r4
 810ca3e:	bf38      	it	cc
 810ca40:	2304      	movcc	r3, #4
 810ca42:	441d      	add	r5, r3
 810ca44:	445b      	add	r3, fp
 810ca46:	461e      	mov	r6, r3
 810ca48:	462c      	mov	r4, r5
 810ca4a:	4544      	cmp	r4, r8
 810ca4c:	d30e      	bcc.n	810ca6c <__mdiff+0xf8>
 810ca4e:	f108 0103 	add.w	r1, r8, #3
 810ca52:	1b49      	subs	r1, r1, r5
 810ca54:	f021 0103 	bic.w	r1, r1, #3
 810ca58:	3d03      	subs	r5, #3
 810ca5a:	45a8      	cmp	r8, r5
 810ca5c:	bf38      	it	cc
 810ca5e:	2100      	movcc	r1, #0
 810ca60:	440b      	add	r3, r1
 810ca62:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 810ca66:	b191      	cbz	r1, 810ca8e <__mdiff+0x11a>
 810ca68:	6117      	str	r7, [r2, #16]
 810ca6a:	e79d      	b.n	810c9a8 <__mdiff+0x34>
 810ca6c:	f854 1b04 	ldr.w	r1, [r4], #4
 810ca70:	46e6      	mov	lr, ip
 810ca72:	0c08      	lsrs	r0, r1, #16
 810ca74:	fa1c fc81 	uxtah	ip, ip, r1
 810ca78:	4471      	add	r1, lr
 810ca7a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 810ca7e:	b289      	uxth	r1, r1
 810ca80:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 810ca84:	f846 1b04 	str.w	r1, [r6], #4
 810ca88:	ea4f 4c20 	mov.w	ip, r0, asr #16
 810ca8c:	e7dd      	b.n	810ca4a <__mdiff+0xd6>
 810ca8e:	3f01      	subs	r7, #1
 810ca90:	e7e7      	b.n	810ca62 <__mdiff+0xee>
 810ca92:	bf00      	nop
 810ca94:	081af1e9 	.word	0x081af1e9
 810ca98:	081af1fa 	.word	0x081af1fa

0810ca9c <__ulp>:
 810ca9c:	b082      	sub	sp, #8
 810ca9e:	ed8d 0b00 	vstr	d0, [sp]
 810caa2:	9a01      	ldr	r2, [sp, #4]
 810caa4:	4b0f      	ldr	r3, [pc, #60]	@ (810cae4 <__ulp+0x48>)
 810caa6:	4013      	ands	r3, r2
 810caa8:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 810caac:	2b00      	cmp	r3, #0
 810caae:	dc08      	bgt.n	810cac2 <__ulp+0x26>
 810cab0:	425b      	negs	r3, r3
 810cab2:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 810cab6:	ea4f 5223 	mov.w	r2, r3, asr #20
 810caba:	da04      	bge.n	810cac6 <__ulp+0x2a>
 810cabc:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 810cac0:	4113      	asrs	r3, r2
 810cac2:	2200      	movs	r2, #0
 810cac4:	e008      	b.n	810cad8 <__ulp+0x3c>
 810cac6:	f1a2 0314 	sub.w	r3, r2, #20
 810caca:	2b1e      	cmp	r3, #30
 810cacc:	bfda      	itte	le
 810cace:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 810cad2:	40da      	lsrle	r2, r3
 810cad4:	2201      	movgt	r2, #1
 810cad6:	2300      	movs	r3, #0
 810cad8:	4619      	mov	r1, r3
 810cada:	4610      	mov	r0, r2
 810cadc:	ec41 0b10 	vmov	d0, r0, r1
 810cae0:	b002      	add	sp, #8
 810cae2:	4770      	bx	lr
 810cae4:	7ff00000 	.word	0x7ff00000

0810cae8 <__b2d>:
 810cae8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810caec:	6906      	ldr	r6, [r0, #16]
 810caee:	f100 0814 	add.w	r8, r0, #20
 810caf2:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 810caf6:	1f37      	subs	r7, r6, #4
 810caf8:	f856 2c04 	ldr.w	r2, [r6, #-4]
 810cafc:	4610      	mov	r0, r2
 810cafe:	f7ff fd4b 	bl	810c598 <__hi0bits>
 810cb02:	f1c0 0320 	rsb	r3, r0, #32
 810cb06:	280a      	cmp	r0, #10
 810cb08:	600b      	str	r3, [r1, #0]
 810cb0a:	491b      	ldr	r1, [pc, #108]	@ (810cb78 <__b2d+0x90>)
 810cb0c:	dc15      	bgt.n	810cb3a <__b2d+0x52>
 810cb0e:	f1c0 0c0b 	rsb	ip, r0, #11
 810cb12:	fa22 f30c 	lsr.w	r3, r2, ip
 810cb16:	45b8      	cmp	r8, r7
 810cb18:	ea43 0501 	orr.w	r5, r3, r1
 810cb1c:	bf34      	ite	cc
 810cb1e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 810cb22:	2300      	movcs	r3, #0
 810cb24:	3015      	adds	r0, #21
 810cb26:	fa02 f000 	lsl.w	r0, r2, r0
 810cb2a:	fa23 f30c 	lsr.w	r3, r3, ip
 810cb2e:	4303      	orrs	r3, r0
 810cb30:	461c      	mov	r4, r3
 810cb32:	ec45 4b10 	vmov	d0, r4, r5
 810cb36:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 810cb3a:	45b8      	cmp	r8, r7
 810cb3c:	bf3a      	itte	cc
 810cb3e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 810cb42:	f1a6 0708 	subcc.w	r7, r6, #8
 810cb46:	2300      	movcs	r3, #0
 810cb48:	380b      	subs	r0, #11
 810cb4a:	d012      	beq.n	810cb72 <__b2d+0x8a>
 810cb4c:	f1c0 0120 	rsb	r1, r0, #32
 810cb50:	fa23 f401 	lsr.w	r4, r3, r1
 810cb54:	4082      	lsls	r2, r0
 810cb56:	4322      	orrs	r2, r4
 810cb58:	4547      	cmp	r7, r8
 810cb5a:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 810cb5e:	bf8c      	ite	hi
 810cb60:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 810cb64:	2200      	movls	r2, #0
 810cb66:	4083      	lsls	r3, r0
 810cb68:	40ca      	lsrs	r2, r1
 810cb6a:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 810cb6e:	4313      	orrs	r3, r2
 810cb70:	e7de      	b.n	810cb30 <__b2d+0x48>
 810cb72:	ea42 0501 	orr.w	r5, r2, r1
 810cb76:	e7db      	b.n	810cb30 <__b2d+0x48>
 810cb78:	3ff00000 	.word	0x3ff00000

0810cb7c <__d2b>:
 810cb7c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 810cb80:	460f      	mov	r7, r1
 810cb82:	2101      	movs	r1, #1
 810cb84:	ec59 8b10 	vmov	r8, r9, d0
 810cb88:	4616      	mov	r6, r2
 810cb8a:	f7ff fc13 	bl	810c3b4 <_Balloc>
 810cb8e:	4604      	mov	r4, r0
 810cb90:	b930      	cbnz	r0, 810cba0 <__d2b+0x24>
 810cb92:	4602      	mov	r2, r0
 810cb94:	4b23      	ldr	r3, [pc, #140]	@ (810cc24 <__d2b+0xa8>)
 810cb96:	4824      	ldr	r0, [pc, #144]	@ (810cc28 <__d2b+0xac>)
 810cb98:	f240 310f 	movw	r1, #783	@ 0x30f
 810cb9c:	f001 fb48 	bl	810e230 <__assert_func>
 810cba0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 810cba4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 810cba8:	b10d      	cbz	r5, 810cbae <__d2b+0x32>
 810cbaa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 810cbae:	9301      	str	r3, [sp, #4]
 810cbb0:	f1b8 0300 	subs.w	r3, r8, #0
 810cbb4:	d023      	beq.n	810cbfe <__d2b+0x82>
 810cbb6:	4668      	mov	r0, sp
 810cbb8:	9300      	str	r3, [sp, #0]
 810cbba:	f7ff fd0c 	bl	810c5d6 <__lo0bits>
 810cbbe:	e9dd 1200 	ldrd	r1, r2, [sp]
 810cbc2:	b1d0      	cbz	r0, 810cbfa <__d2b+0x7e>
 810cbc4:	f1c0 0320 	rsb	r3, r0, #32
 810cbc8:	fa02 f303 	lsl.w	r3, r2, r3
 810cbcc:	430b      	orrs	r3, r1
 810cbce:	40c2      	lsrs	r2, r0
 810cbd0:	6163      	str	r3, [r4, #20]
 810cbd2:	9201      	str	r2, [sp, #4]
 810cbd4:	9b01      	ldr	r3, [sp, #4]
 810cbd6:	61a3      	str	r3, [r4, #24]
 810cbd8:	2b00      	cmp	r3, #0
 810cbda:	bf0c      	ite	eq
 810cbdc:	2201      	moveq	r2, #1
 810cbde:	2202      	movne	r2, #2
 810cbe0:	6122      	str	r2, [r4, #16]
 810cbe2:	b1a5      	cbz	r5, 810cc0e <__d2b+0x92>
 810cbe4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 810cbe8:	4405      	add	r5, r0
 810cbea:	603d      	str	r5, [r7, #0]
 810cbec:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 810cbf0:	6030      	str	r0, [r6, #0]
 810cbf2:	4620      	mov	r0, r4
 810cbf4:	b003      	add	sp, #12
 810cbf6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 810cbfa:	6161      	str	r1, [r4, #20]
 810cbfc:	e7ea      	b.n	810cbd4 <__d2b+0x58>
 810cbfe:	a801      	add	r0, sp, #4
 810cc00:	f7ff fce9 	bl	810c5d6 <__lo0bits>
 810cc04:	9b01      	ldr	r3, [sp, #4]
 810cc06:	6163      	str	r3, [r4, #20]
 810cc08:	3020      	adds	r0, #32
 810cc0a:	2201      	movs	r2, #1
 810cc0c:	e7e8      	b.n	810cbe0 <__d2b+0x64>
 810cc0e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 810cc12:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 810cc16:	6038      	str	r0, [r7, #0]
 810cc18:	6918      	ldr	r0, [r3, #16]
 810cc1a:	f7ff fcbd 	bl	810c598 <__hi0bits>
 810cc1e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 810cc22:	e7e5      	b.n	810cbf0 <__d2b+0x74>
 810cc24:	081af1e9 	.word	0x081af1e9
 810cc28:	081af1fa 	.word	0x081af1fa

0810cc2c <__ratio>:
 810cc2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810cc30:	b085      	sub	sp, #20
 810cc32:	e9cd 1000 	strd	r1, r0, [sp]
 810cc36:	a902      	add	r1, sp, #8
 810cc38:	f7ff ff56 	bl	810cae8 <__b2d>
 810cc3c:	9800      	ldr	r0, [sp, #0]
 810cc3e:	a903      	add	r1, sp, #12
 810cc40:	ec55 4b10 	vmov	r4, r5, d0
 810cc44:	f7ff ff50 	bl	810cae8 <__b2d>
 810cc48:	9b01      	ldr	r3, [sp, #4]
 810cc4a:	6919      	ldr	r1, [r3, #16]
 810cc4c:	9b00      	ldr	r3, [sp, #0]
 810cc4e:	691b      	ldr	r3, [r3, #16]
 810cc50:	1ac9      	subs	r1, r1, r3
 810cc52:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 810cc56:	1a9b      	subs	r3, r3, r2
 810cc58:	ec5b ab10 	vmov	sl, fp, d0
 810cc5c:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 810cc60:	2b00      	cmp	r3, #0
 810cc62:	bfce      	itee	gt
 810cc64:	462a      	movgt	r2, r5
 810cc66:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 810cc6a:	465a      	movle	r2, fp
 810cc6c:	462f      	mov	r7, r5
 810cc6e:	46d9      	mov	r9, fp
 810cc70:	bfcc      	ite	gt
 810cc72:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 810cc76:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 810cc7a:	464b      	mov	r3, r9
 810cc7c:	4652      	mov	r2, sl
 810cc7e:	4620      	mov	r0, r4
 810cc80:	4639      	mov	r1, r7
 810cc82:	f7f3 fe6b 	bl	810095c <__aeabi_ddiv>
 810cc86:	ec41 0b10 	vmov	d0, r0, r1
 810cc8a:	b005      	add	sp, #20
 810cc8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0810cc90 <__copybits>:
 810cc90:	3901      	subs	r1, #1
 810cc92:	b570      	push	{r4, r5, r6, lr}
 810cc94:	1149      	asrs	r1, r1, #5
 810cc96:	6914      	ldr	r4, [r2, #16]
 810cc98:	3101      	adds	r1, #1
 810cc9a:	f102 0314 	add.w	r3, r2, #20
 810cc9e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 810cca2:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 810cca6:	1f05      	subs	r5, r0, #4
 810cca8:	42a3      	cmp	r3, r4
 810ccaa:	d30c      	bcc.n	810ccc6 <__copybits+0x36>
 810ccac:	1aa3      	subs	r3, r4, r2
 810ccae:	3b11      	subs	r3, #17
 810ccb0:	f023 0303 	bic.w	r3, r3, #3
 810ccb4:	3211      	adds	r2, #17
 810ccb6:	42a2      	cmp	r2, r4
 810ccb8:	bf88      	it	hi
 810ccba:	2300      	movhi	r3, #0
 810ccbc:	4418      	add	r0, r3
 810ccbe:	2300      	movs	r3, #0
 810ccc0:	4288      	cmp	r0, r1
 810ccc2:	d305      	bcc.n	810ccd0 <__copybits+0x40>
 810ccc4:	bd70      	pop	{r4, r5, r6, pc}
 810ccc6:	f853 6b04 	ldr.w	r6, [r3], #4
 810ccca:	f845 6f04 	str.w	r6, [r5, #4]!
 810ccce:	e7eb      	b.n	810cca8 <__copybits+0x18>
 810ccd0:	f840 3b04 	str.w	r3, [r0], #4
 810ccd4:	e7f4      	b.n	810ccc0 <__copybits+0x30>

0810ccd6 <__any_on>:
 810ccd6:	f100 0214 	add.w	r2, r0, #20
 810ccda:	6900      	ldr	r0, [r0, #16]
 810ccdc:	114b      	asrs	r3, r1, #5
 810ccde:	4298      	cmp	r0, r3
 810cce0:	b510      	push	{r4, lr}
 810cce2:	db11      	blt.n	810cd08 <__any_on+0x32>
 810cce4:	dd0a      	ble.n	810ccfc <__any_on+0x26>
 810cce6:	f011 011f 	ands.w	r1, r1, #31
 810ccea:	d007      	beq.n	810ccfc <__any_on+0x26>
 810ccec:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 810ccf0:	fa24 f001 	lsr.w	r0, r4, r1
 810ccf4:	fa00 f101 	lsl.w	r1, r0, r1
 810ccf8:	428c      	cmp	r4, r1
 810ccfa:	d10b      	bne.n	810cd14 <__any_on+0x3e>
 810ccfc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 810cd00:	4293      	cmp	r3, r2
 810cd02:	d803      	bhi.n	810cd0c <__any_on+0x36>
 810cd04:	2000      	movs	r0, #0
 810cd06:	bd10      	pop	{r4, pc}
 810cd08:	4603      	mov	r3, r0
 810cd0a:	e7f7      	b.n	810ccfc <__any_on+0x26>
 810cd0c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 810cd10:	2900      	cmp	r1, #0
 810cd12:	d0f5      	beq.n	810cd00 <__any_on+0x2a>
 810cd14:	2001      	movs	r0, #1
 810cd16:	e7f6      	b.n	810cd06 <__any_on+0x30>

0810cd18 <_malloc_usable_size_r>:
 810cd18:	f851 3c04 	ldr.w	r3, [r1, #-4]
 810cd1c:	1f18      	subs	r0, r3, #4
 810cd1e:	2b00      	cmp	r3, #0
 810cd20:	bfbc      	itt	lt
 810cd22:	580b      	ldrlt	r3, [r1, r0]
 810cd24:	18c0      	addlt	r0, r0, r3
 810cd26:	4770      	bx	lr

0810cd28 <sulp>:
 810cd28:	b570      	push	{r4, r5, r6, lr}
 810cd2a:	4604      	mov	r4, r0
 810cd2c:	460d      	mov	r5, r1
 810cd2e:	ec45 4b10 	vmov	d0, r4, r5
 810cd32:	4616      	mov	r6, r2
 810cd34:	f7ff feb2 	bl	810ca9c <__ulp>
 810cd38:	ec51 0b10 	vmov	r0, r1, d0
 810cd3c:	b17e      	cbz	r6, 810cd5e <sulp+0x36>
 810cd3e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 810cd42:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 810cd46:	2b00      	cmp	r3, #0
 810cd48:	dd09      	ble.n	810cd5e <sulp+0x36>
 810cd4a:	051b      	lsls	r3, r3, #20
 810cd4c:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 810cd50:	2400      	movs	r4, #0
 810cd52:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 810cd56:	4622      	mov	r2, r4
 810cd58:	462b      	mov	r3, r5
 810cd5a:	f7f3 fcd5 	bl	8100708 <__aeabi_dmul>
 810cd5e:	ec41 0b10 	vmov	d0, r0, r1
 810cd62:	bd70      	pop	{r4, r5, r6, pc}
 810cd64:	0000      	movs	r0, r0
	...

0810cd68 <_strtod_l>:
 810cd68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810cd6c:	b09f      	sub	sp, #124	@ 0x7c
 810cd6e:	460c      	mov	r4, r1
 810cd70:	9217      	str	r2, [sp, #92]	@ 0x5c
 810cd72:	2200      	movs	r2, #0
 810cd74:	921a      	str	r2, [sp, #104]	@ 0x68
 810cd76:	9005      	str	r0, [sp, #20]
 810cd78:	f04f 0a00 	mov.w	sl, #0
 810cd7c:	f04f 0b00 	mov.w	fp, #0
 810cd80:	460a      	mov	r2, r1
 810cd82:	9219      	str	r2, [sp, #100]	@ 0x64
 810cd84:	7811      	ldrb	r1, [r2, #0]
 810cd86:	292b      	cmp	r1, #43	@ 0x2b
 810cd88:	d04a      	beq.n	810ce20 <_strtod_l+0xb8>
 810cd8a:	d838      	bhi.n	810cdfe <_strtod_l+0x96>
 810cd8c:	290d      	cmp	r1, #13
 810cd8e:	d832      	bhi.n	810cdf6 <_strtod_l+0x8e>
 810cd90:	2908      	cmp	r1, #8
 810cd92:	d832      	bhi.n	810cdfa <_strtod_l+0x92>
 810cd94:	2900      	cmp	r1, #0
 810cd96:	d03b      	beq.n	810ce10 <_strtod_l+0xa8>
 810cd98:	2200      	movs	r2, #0
 810cd9a:	920b      	str	r2, [sp, #44]	@ 0x2c
 810cd9c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 810cd9e:	782a      	ldrb	r2, [r5, #0]
 810cda0:	2a30      	cmp	r2, #48	@ 0x30
 810cda2:	f040 80b3 	bne.w	810cf0c <_strtod_l+0x1a4>
 810cda6:	786a      	ldrb	r2, [r5, #1]
 810cda8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 810cdac:	2a58      	cmp	r2, #88	@ 0x58
 810cdae:	d16e      	bne.n	810ce8e <_strtod_l+0x126>
 810cdb0:	9302      	str	r3, [sp, #8]
 810cdb2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 810cdb4:	9301      	str	r3, [sp, #4]
 810cdb6:	ab1a      	add	r3, sp, #104	@ 0x68
 810cdb8:	9300      	str	r3, [sp, #0]
 810cdba:	4a8e      	ldr	r2, [pc, #568]	@ (810cff4 <_strtod_l+0x28c>)
 810cdbc:	9805      	ldr	r0, [sp, #20]
 810cdbe:	ab1b      	add	r3, sp, #108	@ 0x6c
 810cdc0:	a919      	add	r1, sp, #100	@ 0x64
 810cdc2:	f001 facf 	bl	810e364 <__gethex>
 810cdc6:	f010 060f 	ands.w	r6, r0, #15
 810cdca:	4604      	mov	r4, r0
 810cdcc:	d005      	beq.n	810cdda <_strtod_l+0x72>
 810cdce:	2e06      	cmp	r6, #6
 810cdd0:	d128      	bne.n	810ce24 <_strtod_l+0xbc>
 810cdd2:	3501      	adds	r5, #1
 810cdd4:	2300      	movs	r3, #0
 810cdd6:	9519      	str	r5, [sp, #100]	@ 0x64
 810cdd8:	930b      	str	r3, [sp, #44]	@ 0x2c
 810cdda:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 810cddc:	2b00      	cmp	r3, #0
 810cdde:	f040 858e 	bne.w	810d8fe <_strtod_l+0xb96>
 810cde2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 810cde4:	b1cb      	cbz	r3, 810ce1a <_strtod_l+0xb2>
 810cde6:	4652      	mov	r2, sl
 810cde8:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 810cdec:	ec43 2b10 	vmov	d0, r2, r3
 810cdf0:	b01f      	add	sp, #124	@ 0x7c
 810cdf2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810cdf6:	2920      	cmp	r1, #32
 810cdf8:	d1ce      	bne.n	810cd98 <_strtod_l+0x30>
 810cdfa:	3201      	adds	r2, #1
 810cdfc:	e7c1      	b.n	810cd82 <_strtod_l+0x1a>
 810cdfe:	292d      	cmp	r1, #45	@ 0x2d
 810ce00:	d1ca      	bne.n	810cd98 <_strtod_l+0x30>
 810ce02:	2101      	movs	r1, #1
 810ce04:	910b      	str	r1, [sp, #44]	@ 0x2c
 810ce06:	1c51      	adds	r1, r2, #1
 810ce08:	9119      	str	r1, [sp, #100]	@ 0x64
 810ce0a:	7852      	ldrb	r2, [r2, #1]
 810ce0c:	2a00      	cmp	r2, #0
 810ce0e:	d1c5      	bne.n	810cd9c <_strtod_l+0x34>
 810ce10:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 810ce12:	9419      	str	r4, [sp, #100]	@ 0x64
 810ce14:	2b00      	cmp	r3, #0
 810ce16:	f040 8570 	bne.w	810d8fa <_strtod_l+0xb92>
 810ce1a:	4652      	mov	r2, sl
 810ce1c:	465b      	mov	r3, fp
 810ce1e:	e7e5      	b.n	810cdec <_strtod_l+0x84>
 810ce20:	2100      	movs	r1, #0
 810ce22:	e7ef      	b.n	810ce04 <_strtod_l+0x9c>
 810ce24:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 810ce26:	b13a      	cbz	r2, 810ce38 <_strtod_l+0xd0>
 810ce28:	2135      	movs	r1, #53	@ 0x35
 810ce2a:	a81c      	add	r0, sp, #112	@ 0x70
 810ce2c:	f7ff ff30 	bl	810cc90 <__copybits>
 810ce30:	991a      	ldr	r1, [sp, #104]	@ 0x68
 810ce32:	9805      	ldr	r0, [sp, #20]
 810ce34:	f7ff fafe 	bl	810c434 <_Bfree>
 810ce38:	3e01      	subs	r6, #1
 810ce3a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 810ce3c:	2e04      	cmp	r6, #4
 810ce3e:	d806      	bhi.n	810ce4e <_strtod_l+0xe6>
 810ce40:	e8df f006 	tbb	[pc, r6]
 810ce44:	201d0314 	.word	0x201d0314
 810ce48:	14          	.byte	0x14
 810ce49:	00          	.byte	0x00
 810ce4a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 810ce4e:	05e1      	lsls	r1, r4, #23
 810ce50:	bf48      	it	mi
 810ce52:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 810ce56:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 810ce5a:	0d1b      	lsrs	r3, r3, #20
 810ce5c:	051b      	lsls	r3, r3, #20
 810ce5e:	2b00      	cmp	r3, #0
 810ce60:	d1bb      	bne.n	810cdda <_strtod_l+0x72>
 810ce62:	f7fe fbcf 	bl	810b604 <__errno>
 810ce66:	2322      	movs	r3, #34	@ 0x22
 810ce68:	6003      	str	r3, [r0, #0]
 810ce6a:	e7b6      	b.n	810cdda <_strtod_l+0x72>
 810ce6c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 810ce70:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 810ce74:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 810ce78:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 810ce7c:	e7e7      	b.n	810ce4e <_strtod_l+0xe6>
 810ce7e:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 810cffc <_strtod_l+0x294>
 810ce82:	e7e4      	b.n	810ce4e <_strtod_l+0xe6>
 810ce84:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 810ce88:	f04f 3aff 	mov.w	sl, #4294967295
 810ce8c:	e7df      	b.n	810ce4e <_strtod_l+0xe6>
 810ce8e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 810ce90:	1c5a      	adds	r2, r3, #1
 810ce92:	9219      	str	r2, [sp, #100]	@ 0x64
 810ce94:	785b      	ldrb	r3, [r3, #1]
 810ce96:	2b30      	cmp	r3, #48	@ 0x30
 810ce98:	d0f9      	beq.n	810ce8e <_strtod_l+0x126>
 810ce9a:	2b00      	cmp	r3, #0
 810ce9c:	d09d      	beq.n	810cdda <_strtod_l+0x72>
 810ce9e:	2301      	movs	r3, #1
 810cea0:	9309      	str	r3, [sp, #36]	@ 0x24
 810cea2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 810cea4:	930c      	str	r3, [sp, #48]	@ 0x30
 810cea6:	2300      	movs	r3, #0
 810cea8:	9308      	str	r3, [sp, #32]
 810ceaa:	930a      	str	r3, [sp, #40]	@ 0x28
 810ceac:	461f      	mov	r7, r3
 810ceae:	220a      	movs	r2, #10
 810ceb0:	9819      	ldr	r0, [sp, #100]	@ 0x64
 810ceb2:	7805      	ldrb	r5, [r0, #0]
 810ceb4:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 810ceb8:	b2d9      	uxtb	r1, r3
 810ceba:	2909      	cmp	r1, #9
 810cebc:	d928      	bls.n	810cf10 <_strtod_l+0x1a8>
 810cebe:	494e      	ldr	r1, [pc, #312]	@ (810cff8 <_strtod_l+0x290>)
 810cec0:	2201      	movs	r2, #1
 810cec2:	f001 f979 	bl	810e1b8 <strncmp>
 810cec6:	2800      	cmp	r0, #0
 810cec8:	d032      	beq.n	810cf30 <_strtod_l+0x1c8>
 810ceca:	2000      	movs	r0, #0
 810cecc:	462a      	mov	r2, r5
 810cece:	4681      	mov	r9, r0
 810ced0:	463d      	mov	r5, r7
 810ced2:	4603      	mov	r3, r0
 810ced4:	2a65      	cmp	r2, #101	@ 0x65
 810ced6:	d001      	beq.n	810cedc <_strtod_l+0x174>
 810ced8:	2a45      	cmp	r2, #69	@ 0x45
 810ceda:	d114      	bne.n	810cf06 <_strtod_l+0x19e>
 810cedc:	b91d      	cbnz	r5, 810cee6 <_strtod_l+0x17e>
 810cede:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 810cee0:	4302      	orrs	r2, r0
 810cee2:	d095      	beq.n	810ce10 <_strtod_l+0xa8>
 810cee4:	2500      	movs	r5, #0
 810cee6:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 810cee8:	1c62      	adds	r2, r4, #1
 810ceea:	9219      	str	r2, [sp, #100]	@ 0x64
 810ceec:	7862      	ldrb	r2, [r4, #1]
 810ceee:	2a2b      	cmp	r2, #43	@ 0x2b
 810cef0:	d077      	beq.n	810cfe2 <_strtod_l+0x27a>
 810cef2:	2a2d      	cmp	r2, #45	@ 0x2d
 810cef4:	d07b      	beq.n	810cfee <_strtod_l+0x286>
 810cef6:	f04f 0c00 	mov.w	ip, #0
 810cefa:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 810cefe:	2909      	cmp	r1, #9
 810cf00:	f240 8082 	bls.w	810d008 <_strtod_l+0x2a0>
 810cf04:	9419      	str	r4, [sp, #100]	@ 0x64
 810cf06:	f04f 0800 	mov.w	r8, #0
 810cf0a:	e0a2      	b.n	810d052 <_strtod_l+0x2ea>
 810cf0c:	2300      	movs	r3, #0
 810cf0e:	e7c7      	b.n	810cea0 <_strtod_l+0x138>
 810cf10:	2f08      	cmp	r7, #8
 810cf12:	bfd5      	itete	le
 810cf14:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 810cf16:	9908      	ldrgt	r1, [sp, #32]
 810cf18:	fb02 3301 	mlale	r3, r2, r1, r3
 810cf1c:	fb02 3301 	mlagt	r3, r2, r1, r3
 810cf20:	f100 0001 	add.w	r0, r0, #1
 810cf24:	bfd4      	ite	le
 810cf26:	930a      	strle	r3, [sp, #40]	@ 0x28
 810cf28:	9308      	strgt	r3, [sp, #32]
 810cf2a:	3701      	adds	r7, #1
 810cf2c:	9019      	str	r0, [sp, #100]	@ 0x64
 810cf2e:	e7bf      	b.n	810ceb0 <_strtod_l+0x148>
 810cf30:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 810cf32:	1c5a      	adds	r2, r3, #1
 810cf34:	9219      	str	r2, [sp, #100]	@ 0x64
 810cf36:	785a      	ldrb	r2, [r3, #1]
 810cf38:	b37f      	cbz	r7, 810cf9a <_strtod_l+0x232>
 810cf3a:	4681      	mov	r9, r0
 810cf3c:	463d      	mov	r5, r7
 810cf3e:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 810cf42:	2b09      	cmp	r3, #9
 810cf44:	d912      	bls.n	810cf6c <_strtod_l+0x204>
 810cf46:	2301      	movs	r3, #1
 810cf48:	e7c4      	b.n	810ced4 <_strtod_l+0x16c>
 810cf4a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 810cf4c:	1c5a      	adds	r2, r3, #1
 810cf4e:	9219      	str	r2, [sp, #100]	@ 0x64
 810cf50:	785a      	ldrb	r2, [r3, #1]
 810cf52:	3001      	adds	r0, #1
 810cf54:	2a30      	cmp	r2, #48	@ 0x30
 810cf56:	d0f8      	beq.n	810cf4a <_strtod_l+0x1e2>
 810cf58:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 810cf5c:	2b08      	cmp	r3, #8
 810cf5e:	f200 84d3 	bhi.w	810d908 <_strtod_l+0xba0>
 810cf62:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 810cf64:	930c      	str	r3, [sp, #48]	@ 0x30
 810cf66:	4681      	mov	r9, r0
 810cf68:	2000      	movs	r0, #0
 810cf6a:	4605      	mov	r5, r0
 810cf6c:	3a30      	subs	r2, #48	@ 0x30
 810cf6e:	f100 0301 	add.w	r3, r0, #1
 810cf72:	d02a      	beq.n	810cfca <_strtod_l+0x262>
 810cf74:	4499      	add	r9, r3
 810cf76:	eb00 0c05 	add.w	ip, r0, r5
 810cf7a:	462b      	mov	r3, r5
 810cf7c:	210a      	movs	r1, #10
 810cf7e:	4563      	cmp	r3, ip
 810cf80:	d10d      	bne.n	810cf9e <_strtod_l+0x236>
 810cf82:	1c69      	adds	r1, r5, #1
 810cf84:	4401      	add	r1, r0
 810cf86:	4428      	add	r0, r5
 810cf88:	2808      	cmp	r0, #8
 810cf8a:	dc16      	bgt.n	810cfba <_strtod_l+0x252>
 810cf8c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 810cf8e:	230a      	movs	r3, #10
 810cf90:	fb03 2300 	mla	r3, r3, r0, r2
 810cf94:	930a      	str	r3, [sp, #40]	@ 0x28
 810cf96:	2300      	movs	r3, #0
 810cf98:	e018      	b.n	810cfcc <_strtod_l+0x264>
 810cf9a:	4638      	mov	r0, r7
 810cf9c:	e7da      	b.n	810cf54 <_strtod_l+0x1ec>
 810cf9e:	2b08      	cmp	r3, #8
 810cfa0:	f103 0301 	add.w	r3, r3, #1
 810cfa4:	dc03      	bgt.n	810cfae <_strtod_l+0x246>
 810cfa6:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 810cfa8:	434e      	muls	r6, r1
 810cfaa:	960a      	str	r6, [sp, #40]	@ 0x28
 810cfac:	e7e7      	b.n	810cf7e <_strtod_l+0x216>
 810cfae:	2b10      	cmp	r3, #16
 810cfb0:	bfde      	ittt	le
 810cfb2:	9e08      	ldrle	r6, [sp, #32]
 810cfb4:	434e      	mulle	r6, r1
 810cfb6:	9608      	strle	r6, [sp, #32]
 810cfb8:	e7e1      	b.n	810cf7e <_strtod_l+0x216>
 810cfba:	280f      	cmp	r0, #15
 810cfbc:	dceb      	bgt.n	810cf96 <_strtod_l+0x22e>
 810cfbe:	9808      	ldr	r0, [sp, #32]
 810cfc0:	230a      	movs	r3, #10
 810cfc2:	fb03 2300 	mla	r3, r3, r0, r2
 810cfc6:	9308      	str	r3, [sp, #32]
 810cfc8:	e7e5      	b.n	810cf96 <_strtod_l+0x22e>
 810cfca:	4629      	mov	r1, r5
 810cfcc:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 810cfce:	1c50      	adds	r0, r2, #1
 810cfd0:	9019      	str	r0, [sp, #100]	@ 0x64
 810cfd2:	7852      	ldrb	r2, [r2, #1]
 810cfd4:	4618      	mov	r0, r3
 810cfd6:	460d      	mov	r5, r1
 810cfd8:	e7b1      	b.n	810cf3e <_strtod_l+0x1d6>
 810cfda:	f04f 0900 	mov.w	r9, #0
 810cfde:	2301      	movs	r3, #1
 810cfe0:	e77d      	b.n	810cede <_strtod_l+0x176>
 810cfe2:	f04f 0c00 	mov.w	ip, #0
 810cfe6:	1ca2      	adds	r2, r4, #2
 810cfe8:	9219      	str	r2, [sp, #100]	@ 0x64
 810cfea:	78a2      	ldrb	r2, [r4, #2]
 810cfec:	e785      	b.n	810cefa <_strtod_l+0x192>
 810cfee:	f04f 0c01 	mov.w	ip, #1
 810cff2:	e7f8      	b.n	810cfe6 <_strtod_l+0x27e>
 810cff4:	081af368 	.word	0x081af368
 810cff8:	081af350 	.word	0x081af350
 810cffc:	7ff00000 	.word	0x7ff00000
 810d000:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 810d002:	1c51      	adds	r1, r2, #1
 810d004:	9119      	str	r1, [sp, #100]	@ 0x64
 810d006:	7852      	ldrb	r2, [r2, #1]
 810d008:	2a30      	cmp	r2, #48	@ 0x30
 810d00a:	d0f9      	beq.n	810d000 <_strtod_l+0x298>
 810d00c:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 810d010:	2908      	cmp	r1, #8
 810d012:	f63f af78 	bhi.w	810cf06 <_strtod_l+0x19e>
 810d016:	3a30      	subs	r2, #48	@ 0x30
 810d018:	920e      	str	r2, [sp, #56]	@ 0x38
 810d01a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 810d01c:	920f      	str	r2, [sp, #60]	@ 0x3c
 810d01e:	f04f 080a 	mov.w	r8, #10
 810d022:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 810d024:	1c56      	adds	r6, r2, #1
 810d026:	9619      	str	r6, [sp, #100]	@ 0x64
 810d028:	7852      	ldrb	r2, [r2, #1]
 810d02a:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 810d02e:	f1be 0f09 	cmp.w	lr, #9
 810d032:	d939      	bls.n	810d0a8 <_strtod_l+0x340>
 810d034:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 810d036:	1a76      	subs	r6, r6, r1
 810d038:	2e08      	cmp	r6, #8
 810d03a:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 810d03e:	dc03      	bgt.n	810d048 <_strtod_l+0x2e0>
 810d040:	990e      	ldr	r1, [sp, #56]	@ 0x38
 810d042:	4588      	cmp	r8, r1
 810d044:	bfa8      	it	ge
 810d046:	4688      	movge	r8, r1
 810d048:	f1bc 0f00 	cmp.w	ip, #0
 810d04c:	d001      	beq.n	810d052 <_strtod_l+0x2ea>
 810d04e:	f1c8 0800 	rsb	r8, r8, #0
 810d052:	2d00      	cmp	r5, #0
 810d054:	d14e      	bne.n	810d0f4 <_strtod_l+0x38c>
 810d056:	9909      	ldr	r1, [sp, #36]	@ 0x24
 810d058:	4308      	orrs	r0, r1
 810d05a:	f47f aebe 	bne.w	810cdda <_strtod_l+0x72>
 810d05e:	2b00      	cmp	r3, #0
 810d060:	f47f aed6 	bne.w	810ce10 <_strtod_l+0xa8>
 810d064:	2a69      	cmp	r2, #105	@ 0x69
 810d066:	d028      	beq.n	810d0ba <_strtod_l+0x352>
 810d068:	dc25      	bgt.n	810d0b6 <_strtod_l+0x34e>
 810d06a:	2a49      	cmp	r2, #73	@ 0x49
 810d06c:	d025      	beq.n	810d0ba <_strtod_l+0x352>
 810d06e:	2a4e      	cmp	r2, #78	@ 0x4e
 810d070:	f47f aece 	bne.w	810ce10 <_strtod_l+0xa8>
 810d074:	499b      	ldr	r1, [pc, #620]	@ (810d2e4 <_strtod_l+0x57c>)
 810d076:	a819      	add	r0, sp, #100	@ 0x64
 810d078:	f001 fb96 	bl	810e7a8 <__match>
 810d07c:	2800      	cmp	r0, #0
 810d07e:	f43f aec7 	beq.w	810ce10 <_strtod_l+0xa8>
 810d082:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 810d084:	781b      	ldrb	r3, [r3, #0]
 810d086:	2b28      	cmp	r3, #40	@ 0x28
 810d088:	d12e      	bne.n	810d0e8 <_strtod_l+0x380>
 810d08a:	4997      	ldr	r1, [pc, #604]	@ (810d2e8 <_strtod_l+0x580>)
 810d08c:	aa1c      	add	r2, sp, #112	@ 0x70
 810d08e:	a819      	add	r0, sp, #100	@ 0x64
 810d090:	f001 fb9e 	bl	810e7d0 <__hexnan>
 810d094:	2805      	cmp	r0, #5
 810d096:	d127      	bne.n	810d0e8 <_strtod_l+0x380>
 810d098:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 810d09a:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 810d09e:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 810d0a2:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 810d0a6:	e698      	b.n	810cdda <_strtod_l+0x72>
 810d0a8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 810d0aa:	fb08 2101 	mla	r1, r8, r1, r2
 810d0ae:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 810d0b2:	920e      	str	r2, [sp, #56]	@ 0x38
 810d0b4:	e7b5      	b.n	810d022 <_strtod_l+0x2ba>
 810d0b6:	2a6e      	cmp	r2, #110	@ 0x6e
 810d0b8:	e7da      	b.n	810d070 <_strtod_l+0x308>
 810d0ba:	498c      	ldr	r1, [pc, #560]	@ (810d2ec <_strtod_l+0x584>)
 810d0bc:	a819      	add	r0, sp, #100	@ 0x64
 810d0be:	f001 fb73 	bl	810e7a8 <__match>
 810d0c2:	2800      	cmp	r0, #0
 810d0c4:	f43f aea4 	beq.w	810ce10 <_strtod_l+0xa8>
 810d0c8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 810d0ca:	4989      	ldr	r1, [pc, #548]	@ (810d2f0 <_strtod_l+0x588>)
 810d0cc:	3b01      	subs	r3, #1
 810d0ce:	a819      	add	r0, sp, #100	@ 0x64
 810d0d0:	9319      	str	r3, [sp, #100]	@ 0x64
 810d0d2:	f001 fb69 	bl	810e7a8 <__match>
 810d0d6:	b910      	cbnz	r0, 810d0de <_strtod_l+0x376>
 810d0d8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 810d0da:	3301      	adds	r3, #1
 810d0dc:	9319      	str	r3, [sp, #100]	@ 0x64
 810d0de:	f8df b220 	ldr.w	fp, [pc, #544]	@ 810d300 <_strtod_l+0x598>
 810d0e2:	f04f 0a00 	mov.w	sl, #0
 810d0e6:	e678      	b.n	810cdda <_strtod_l+0x72>
 810d0e8:	4882      	ldr	r0, [pc, #520]	@ (810d2f4 <_strtod_l+0x58c>)
 810d0ea:	f001 f899 	bl	810e220 <nan>
 810d0ee:	ec5b ab10 	vmov	sl, fp, d0
 810d0f2:	e672      	b.n	810cdda <_strtod_l+0x72>
 810d0f4:	eba8 0309 	sub.w	r3, r8, r9
 810d0f8:	980a      	ldr	r0, [sp, #40]	@ 0x28
 810d0fa:	9309      	str	r3, [sp, #36]	@ 0x24
 810d0fc:	2f00      	cmp	r7, #0
 810d0fe:	bf08      	it	eq
 810d100:	462f      	moveq	r7, r5
 810d102:	2d10      	cmp	r5, #16
 810d104:	462c      	mov	r4, r5
 810d106:	bfa8      	it	ge
 810d108:	2410      	movge	r4, #16
 810d10a:	f7f3 fa83 	bl	8100614 <__aeabi_ui2d>
 810d10e:	2d09      	cmp	r5, #9
 810d110:	4682      	mov	sl, r0
 810d112:	468b      	mov	fp, r1
 810d114:	dc13      	bgt.n	810d13e <_strtod_l+0x3d6>
 810d116:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810d118:	2b00      	cmp	r3, #0
 810d11a:	f43f ae5e 	beq.w	810cdda <_strtod_l+0x72>
 810d11e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810d120:	dd78      	ble.n	810d214 <_strtod_l+0x4ac>
 810d122:	2b16      	cmp	r3, #22
 810d124:	dc5f      	bgt.n	810d1e6 <_strtod_l+0x47e>
 810d126:	4974      	ldr	r1, [pc, #464]	@ (810d2f8 <_strtod_l+0x590>)
 810d128:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 810d12c:	e9d1 0100 	ldrd	r0, r1, [r1]
 810d130:	4652      	mov	r2, sl
 810d132:	465b      	mov	r3, fp
 810d134:	f7f3 fae8 	bl	8100708 <__aeabi_dmul>
 810d138:	4682      	mov	sl, r0
 810d13a:	468b      	mov	fp, r1
 810d13c:	e64d      	b.n	810cdda <_strtod_l+0x72>
 810d13e:	4b6e      	ldr	r3, [pc, #440]	@ (810d2f8 <_strtod_l+0x590>)
 810d140:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 810d144:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 810d148:	f7f3 fade 	bl	8100708 <__aeabi_dmul>
 810d14c:	4682      	mov	sl, r0
 810d14e:	9808      	ldr	r0, [sp, #32]
 810d150:	468b      	mov	fp, r1
 810d152:	f7f3 fa5f 	bl	8100614 <__aeabi_ui2d>
 810d156:	4602      	mov	r2, r0
 810d158:	460b      	mov	r3, r1
 810d15a:	4650      	mov	r0, sl
 810d15c:	4659      	mov	r1, fp
 810d15e:	f7f3 f91d 	bl	810039c <__adddf3>
 810d162:	2d0f      	cmp	r5, #15
 810d164:	4682      	mov	sl, r0
 810d166:	468b      	mov	fp, r1
 810d168:	ddd5      	ble.n	810d116 <_strtod_l+0x3ae>
 810d16a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810d16c:	1b2c      	subs	r4, r5, r4
 810d16e:	441c      	add	r4, r3
 810d170:	2c00      	cmp	r4, #0
 810d172:	f340 8096 	ble.w	810d2a2 <_strtod_l+0x53a>
 810d176:	f014 030f 	ands.w	r3, r4, #15
 810d17a:	d00a      	beq.n	810d192 <_strtod_l+0x42a>
 810d17c:	495e      	ldr	r1, [pc, #376]	@ (810d2f8 <_strtod_l+0x590>)
 810d17e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 810d182:	4652      	mov	r2, sl
 810d184:	465b      	mov	r3, fp
 810d186:	e9d1 0100 	ldrd	r0, r1, [r1]
 810d18a:	f7f3 fabd 	bl	8100708 <__aeabi_dmul>
 810d18e:	4682      	mov	sl, r0
 810d190:	468b      	mov	fp, r1
 810d192:	f034 040f 	bics.w	r4, r4, #15
 810d196:	d073      	beq.n	810d280 <_strtod_l+0x518>
 810d198:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 810d19c:	dd48      	ble.n	810d230 <_strtod_l+0x4c8>
 810d19e:	2400      	movs	r4, #0
 810d1a0:	46a0      	mov	r8, r4
 810d1a2:	940a      	str	r4, [sp, #40]	@ 0x28
 810d1a4:	46a1      	mov	r9, r4
 810d1a6:	9a05      	ldr	r2, [sp, #20]
 810d1a8:	f8df b154 	ldr.w	fp, [pc, #340]	@ 810d300 <_strtod_l+0x598>
 810d1ac:	2322      	movs	r3, #34	@ 0x22
 810d1ae:	6013      	str	r3, [r2, #0]
 810d1b0:	f04f 0a00 	mov.w	sl, #0
 810d1b4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 810d1b6:	2b00      	cmp	r3, #0
 810d1b8:	f43f ae0f 	beq.w	810cdda <_strtod_l+0x72>
 810d1bc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 810d1be:	9805      	ldr	r0, [sp, #20]
 810d1c0:	f7ff f938 	bl	810c434 <_Bfree>
 810d1c4:	9805      	ldr	r0, [sp, #20]
 810d1c6:	4649      	mov	r1, r9
 810d1c8:	f7ff f934 	bl	810c434 <_Bfree>
 810d1cc:	9805      	ldr	r0, [sp, #20]
 810d1ce:	4641      	mov	r1, r8
 810d1d0:	f7ff f930 	bl	810c434 <_Bfree>
 810d1d4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 810d1d6:	9805      	ldr	r0, [sp, #20]
 810d1d8:	f7ff f92c 	bl	810c434 <_Bfree>
 810d1dc:	9805      	ldr	r0, [sp, #20]
 810d1de:	4621      	mov	r1, r4
 810d1e0:	f7ff f928 	bl	810c434 <_Bfree>
 810d1e4:	e5f9      	b.n	810cdda <_strtod_l+0x72>
 810d1e6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 810d1e8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 810d1ec:	4293      	cmp	r3, r2
 810d1ee:	dbbc      	blt.n	810d16a <_strtod_l+0x402>
 810d1f0:	4c41      	ldr	r4, [pc, #260]	@ (810d2f8 <_strtod_l+0x590>)
 810d1f2:	f1c5 050f 	rsb	r5, r5, #15
 810d1f6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 810d1fa:	4652      	mov	r2, sl
 810d1fc:	465b      	mov	r3, fp
 810d1fe:	e9d1 0100 	ldrd	r0, r1, [r1]
 810d202:	f7f3 fa81 	bl	8100708 <__aeabi_dmul>
 810d206:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810d208:	1b5d      	subs	r5, r3, r5
 810d20a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 810d20e:	e9d4 2300 	ldrd	r2, r3, [r4]
 810d212:	e78f      	b.n	810d134 <_strtod_l+0x3cc>
 810d214:	3316      	adds	r3, #22
 810d216:	dba8      	blt.n	810d16a <_strtod_l+0x402>
 810d218:	4b37      	ldr	r3, [pc, #220]	@ (810d2f8 <_strtod_l+0x590>)
 810d21a:	eba9 0808 	sub.w	r8, r9, r8
 810d21e:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 810d222:	e9d8 2300 	ldrd	r2, r3, [r8]
 810d226:	4650      	mov	r0, sl
 810d228:	4659      	mov	r1, fp
 810d22a:	f7f3 fb97 	bl	810095c <__aeabi_ddiv>
 810d22e:	e783      	b.n	810d138 <_strtod_l+0x3d0>
 810d230:	4b32      	ldr	r3, [pc, #200]	@ (810d2fc <_strtod_l+0x594>)
 810d232:	9308      	str	r3, [sp, #32]
 810d234:	2300      	movs	r3, #0
 810d236:	1124      	asrs	r4, r4, #4
 810d238:	4650      	mov	r0, sl
 810d23a:	4659      	mov	r1, fp
 810d23c:	461e      	mov	r6, r3
 810d23e:	2c01      	cmp	r4, #1
 810d240:	dc21      	bgt.n	810d286 <_strtod_l+0x51e>
 810d242:	b10b      	cbz	r3, 810d248 <_strtod_l+0x4e0>
 810d244:	4682      	mov	sl, r0
 810d246:	468b      	mov	fp, r1
 810d248:	492c      	ldr	r1, [pc, #176]	@ (810d2fc <_strtod_l+0x594>)
 810d24a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 810d24e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 810d252:	4652      	mov	r2, sl
 810d254:	465b      	mov	r3, fp
 810d256:	e9d1 0100 	ldrd	r0, r1, [r1]
 810d25a:	f7f3 fa55 	bl	8100708 <__aeabi_dmul>
 810d25e:	4b28      	ldr	r3, [pc, #160]	@ (810d300 <_strtod_l+0x598>)
 810d260:	460a      	mov	r2, r1
 810d262:	400b      	ands	r3, r1
 810d264:	4927      	ldr	r1, [pc, #156]	@ (810d304 <_strtod_l+0x59c>)
 810d266:	428b      	cmp	r3, r1
 810d268:	4682      	mov	sl, r0
 810d26a:	d898      	bhi.n	810d19e <_strtod_l+0x436>
 810d26c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 810d270:	428b      	cmp	r3, r1
 810d272:	bf86      	itte	hi
 810d274:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 810d308 <_strtod_l+0x5a0>
 810d278:	f04f 3aff 	movhi.w	sl, #4294967295
 810d27c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 810d280:	2300      	movs	r3, #0
 810d282:	9308      	str	r3, [sp, #32]
 810d284:	e07a      	b.n	810d37c <_strtod_l+0x614>
 810d286:	07e2      	lsls	r2, r4, #31
 810d288:	d505      	bpl.n	810d296 <_strtod_l+0x52e>
 810d28a:	9b08      	ldr	r3, [sp, #32]
 810d28c:	e9d3 2300 	ldrd	r2, r3, [r3]
 810d290:	f7f3 fa3a 	bl	8100708 <__aeabi_dmul>
 810d294:	2301      	movs	r3, #1
 810d296:	9a08      	ldr	r2, [sp, #32]
 810d298:	3208      	adds	r2, #8
 810d29a:	3601      	adds	r6, #1
 810d29c:	1064      	asrs	r4, r4, #1
 810d29e:	9208      	str	r2, [sp, #32]
 810d2a0:	e7cd      	b.n	810d23e <_strtod_l+0x4d6>
 810d2a2:	d0ed      	beq.n	810d280 <_strtod_l+0x518>
 810d2a4:	4264      	negs	r4, r4
 810d2a6:	f014 020f 	ands.w	r2, r4, #15
 810d2aa:	d00a      	beq.n	810d2c2 <_strtod_l+0x55a>
 810d2ac:	4b12      	ldr	r3, [pc, #72]	@ (810d2f8 <_strtod_l+0x590>)
 810d2ae:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 810d2b2:	4650      	mov	r0, sl
 810d2b4:	4659      	mov	r1, fp
 810d2b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 810d2ba:	f7f3 fb4f 	bl	810095c <__aeabi_ddiv>
 810d2be:	4682      	mov	sl, r0
 810d2c0:	468b      	mov	fp, r1
 810d2c2:	1124      	asrs	r4, r4, #4
 810d2c4:	d0dc      	beq.n	810d280 <_strtod_l+0x518>
 810d2c6:	2c1f      	cmp	r4, #31
 810d2c8:	dd20      	ble.n	810d30c <_strtod_l+0x5a4>
 810d2ca:	2400      	movs	r4, #0
 810d2cc:	46a0      	mov	r8, r4
 810d2ce:	940a      	str	r4, [sp, #40]	@ 0x28
 810d2d0:	46a1      	mov	r9, r4
 810d2d2:	9a05      	ldr	r2, [sp, #20]
 810d2d4:	2322      	movs	r3, #34	@ 0x22
 810d2d6:	f04f 0a00 	mov.w	sl, #0
 810d2da:	f04f 0b00 	mov.w	fp, #0
 810d2de:	6013      	str	r3, [r2, #0]
 810d2e0:	e768      	b.n	810d1b4 <_strtod_l+0x44c>
 810d2e2:	bf00      	nop
 810d2e4:	081af141 	.word	0x081af141
 810d2e8:	081af354 	.word	0x081af354
 810d2ec:	081af139 	.word	0x081af139
 810d2f0:	081af170 	.word	0x081af170
 810d2f4:	0819bc20 	.word	0x0819bc20
 810d2f8:	081af288 	.word	0x081af288
 810d2fc:	081af260 	.word	0x081af260
 810d300:	7ff00000 	.word	0x7ff00000
 810d304:	7ca00000 	.word	0x7ca00000
 810d308:	7fefffff 	.word	0x7fefffff
 810d30c:	f014 0310 	ands.w	r3, r4, #16
 810d310:	bf18      	it	ne
 810d312:	236a      	movne	r3, #106	@ 0x6a
 810d314:	4ea9      	ldr	r6, [pc, #676]	@ (810d5bc <_strtod_l+0x854>)
 810d316:	9308      	str	r3, [sp, #32]
 810d318:	4650      	mov	r0, sl
 810d31a:	4659      	mov	r1, fp
 810d31c:	2300      	movs	r3, #0
 810d31e:	07e2      	lsls	r2, r4, #31
 810d320:	d504      	bpl.n	810d32c <_strtod_l+0x5c4>
 810d322:	e9d6 2300 	ldrd	r2, r3, [r6]
 810d326:	f7f3 f9ef 	bl	8100708 <__aeabi_dmul>
 810d32a:	2301      	movs	r3, #1
 810d32c:	1064      	asrs	r4, r4, #1
 810d32e:	f106 0608 	add.w	r6, r6, #8
 810d332:	d1f4      	bne.n	810d31e <_strtod_l+0x5b6>
 810d334:	b10b      	cbz	r3, 810d33a <_strtod_l+0x5d2>
 810d336:	4682      	mov	sl, r0
 810d338:	468b      	mov	fp, r1
 810d33a:	9b08      	ldr	r3, [sp, #32]
 810d33c:	b1b3      	cbz	r3, 810d36c <_strtod_l+0x604>
 810d33e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 810d342:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 810d346:	2b00      	cmp	r3, #0
 810d348:	4659      	mov	r1, fp
 810d34a:	dd0f      	ble.n	810d36c <_strtod_l+0x604>
 810d34c:	2b1f      	cmp	r3, #31
 810d34e:	dd55      	ble.n	810d3fc <_strtod_l+0x694>
 810d350:	2b34      	cmp	r3, #52	@ 0x34
 810d352:	bfde      	ittt	le
 810d354:	f04f 33ff 	movle.w	r3, #4294967295
 810d358:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 810d35c:	4093      	lslle	r3, r2
 810d35e:	f04f 0a00 	mov.w	sl, #0
 810d362:	bfcc      	ite	gt
 810d364:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 810d368:	ea03 0b01 	andle.w	fp, r3, r1
 810d36c:	2200      	movs	r2, #0
 810d36e:	2300      	movs	r3, #0
 810d370:	4650      	mov	r0, sl
 810d372:	4659      	mov	r1, fp
 810d374:	f7f3 fc30 	bl	8100bd8 <__aeabi_dcmpeq>
 810d378:	2800      	cmp	r0, #0
 810d37a:	d1a6      	bne.n	810d2ca <_strtod_l+0x562>
 810d37c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 810d37e:	9300      	str	r3, [sp, #0]
 810d380:	990c      	ldr	r1, [sp, #48]	@ 0x30
 810d382:	9805      	ldr	r0, [sp, #20]
 810d384:	462b      	mov	r3, r5
 810d386:	463a      	mov	r2, r7
 810d388:	f7ff f8bc 	bl	810c504 <__s2b>
 810d38c:	900a      	str	r0, [sp, #40]	@ 0x28
 810d38e:	2800      	cmp	r0, #0
 810d390:	f43f af05 	beq.w	810d19e <_strtod_l+0x436>
 810d394:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 810d396:	2a00      	cmp	r2, #0
 810d398:	eba9 0308 	sub.w	r3, r9, r8
 810d39c:	bfa8      	it	ge
 810d39e:	2300      	movge	r3, #0
 810d3a0:	9312      	str	r3, [sp, #72]	@ 0x48
 810d3a2:	2400      	movs	r4, #0
 810d3a4:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 810d3a8:	9316      	str	r3, [sp, #88]	@ 0x58
 810d3aa:	46a0      	mov	r8, r4
 810d3ac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 810d3ae:	9805      	ldr	r0, [sp, #20]
 810d3b0:	6859      	ldr	r1, [r3, #4]
 810d3b2:	f7fe ffff 	bl	810c3b4 <_Balloc>
 810d3b6:	4681      	mov	r9, r0
 810d3b8:	2800      	cmp	r0, #0
 810d3ba:	f43f aef4 	beq.w	810d1a6 <_strtod_l+0x43e>
 810d3be:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 810d3c0:	691a      	ldr	r2, [r3, #16]
 810d3c2:	3202      	adds	r2, #2
 810d3c4:	f103 010c 	add.w	r1, r3, #12
 810d3c8:	0092      	lsls	r2, r2, #2
 810d3ca:	300c      	adds	r0, #12
 810d3cc:	f7fe f947 	bl	810b65e <memcpy>
 810d3d0:	ec4b ab10 	vmov	d0, sl, fp
 810d3d4:	9805      	ldr	r0, [sp, #20]
 810d3d6:	aa1c      	add	r2, sp, #112	@ 0x70
 810d3d8:	a91b      	add	r1, sp, #108	@ 0x6c
 810d3da:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 810d3de:	f7ff fbcd 	bl	810cb7c <__d2b>
 810d3e2:	901a      	str	r0, [sp, #104]	@ 0x68
 810d3e4:	2800      	cmp	r0, #0
 810d3e6:	f43f aede 	beq.w	810d1a6 <_strtod_l+0x43e>
 810d3ea:	9805      	ldr	r0, [sp, #20]
 810d3ec:	2101      	movs	r1, #1
 810d3ee:	f7ff f91f 	bl	810c630 <__i2b>
 810d3f2:	4680      	mov	r8, r0
 810d3f4:	b948      	cbnz	r0, 810d40a <_strtod_l+0x6a2>
 810d3f6:	f04f 0800 	mov.w	r8, #0
 810d3fa:	e6d4      	b.n	810d1a6 <_strtod_l+0x43e>
 810d3fc:	f04f 32ff 	mov.w	r2, #4294967295
 810d400:	fa02 f303 	lsl.w	r3, r2, r3
 810d404:	ea03 0a0a 	and.w	sl, r3, sl
 810d408:	e7b0      	b.n	810d36c <_strtod_l+0x604>
 810d40a:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 810d40c:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 810d40e:	2d00      	cmp	r5, #0
 810d410:	bfab      	itete	ge
 810d412:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 810d414:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 810d416:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 810d418:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 810d41a:	bfac      	ite	ge
 810d41c:	18ef      	addge	r7, r5, r3
 810d41e:	1b5e      	sublt	r6, r3, r5
 810d420:	9b08      	ldr	r3, [sp, #32]
 810d422:	1aed      	subs	r5, r5, r3
 810d424:	4415      	add	r5, r2
 810d426:	4b66      	ldr	r3, [pc, #408]	@ (810d5c0 <_strtod_l+0x858>)
 810d428:	3d01      	subs	r5, #1
 810d42a:	429d      	cmp	r5, r3
 810d42c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 810d430:	da50      	bge.n	810d4d4 <_strtod_l+0x76c>
 810d432:	1b5b      	subs	r3, r3, r5
 810d434:	2b1f      	cmp	r3, #31
 810d436:	eba2 0203 	sub.w	r2, r2, r3
 810d43a:	f04f 0101 	mov.w	r1, #1
 810d43e:	dc3d      	bgt.n	810d4bc <_strtod_l+0x754>
 810d440:	fa01 f303 	lsl.w	r3, r1, r3
 810d444:	9313      	str	r3, [sp, #76]	@ 0x4c
 810d446:	2300      	movs	r3, #0
 810d448:	9310      	str	r3, [sp, #64]	@ 0x40
 810d44a:	18bd      	adds	r5, r7, r2
 810d44c:	9b08      	ldr	r3, [sp, #32]
 810d44e:	42af      	cmp	r7, r5
 810d450:	4416      	add	r6, r2
 810d452:	441e      	add	r6, r3
 810d454:	463b      	mov	r3, r7
 810d456:	bfa8      	it	ge
 810d458:	462b      	movge	r3, r5
 810d45a:	42b3      	cmp	r3, r6
 810d45c:	bfa8      	it	ge
 810d45e:	4633      	movge	r3, r6
 810d460:	2b00      	cmp	r3, #0
 810d462:	bfc2      	ittt	gt
 810d464:	1aed      	subgt	r5, r5, r3
 810d466:	1af6      	subgt	r6, r6, r3
 810d468:	1aff      	subgt	r7, r7, r3
 810d46a:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 810d46c:	2b00      	cmp	r3, #0
 810d46e:	dd16      	ble.n	810d49e <_strtod_l+0x736>
 810d470:	4641      	mov	r1, r8
 810d472:	9805      	ldr	r0, [sp, #20]
 810d474:	461a      	mov	r2, r3
 810d476:	f7ff f99b 	bl	810c7b0 <__pow5mult>
 810d47a:	4680      	mov	r8, r0
 810d47c:	2800      	cmp	r0, #0
 810d47e:	d0ba      	beq.n	810d3f6 <_strtod_l+0x68e>
 810d480:	4601      	mov	r1, r0
 810d482:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 810d484:	9805      	ldr	r0, [sp, #20]
 810d486:	f7ff f8e9 	bl	810c65c <__multiply>
 810d48a:	900e      	str	r0, [sp, #56]	@ 0x38
 810d48c:	2800      	cmp	r0, #0
 810d48e:	f43f ae8a 	beq.w	810d1a6 <_strtod_l+0x43e>
 810d492:	991a      	ldr	r1, [sp, #104]	@ 0x68
 810d494:	9805      	ldr	r0, [sp, #20]
 810d496:	f7fe ffcd 	bl	810c434 <_Bfree>
 810d49a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 810d49c:	931a      	str	r3, [sp, #104]	@ 0x68
 810d49e:	2d00      	cmp	r5, #0
 810d4a0:	dc1d      	bgt.n	810d4de <_strtod_l+0x776>
 810d4a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810d4a4:	2b00      	cmp	r3, #0
 810d4a6:	dd23      	ble.n	810d4f0 <_strtod_l+0x788>
 810d4a8:	4649      	mov	r1, r9
 810d4aa:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 810d4ac:	9805      	ldr	r0, [sp, #20]
 810d4ae:	f7ff f97f 	bl	810c7b0 <__pow5mult>
 810d4b2:	4681      	mov	r9, r0
 810d4b4:	b9e0      	cbnz	r0, 810d4f0 <_strtod_l+0x788>
 810d4b6:	f04f 0900 	mov.w	r9, #0
 810d4ba:	e674      	b.n	810d1a6 <_strtod_l+0x43e>
 810d4bc:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 810d4c0:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 810d4c4:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 810d4c8:	35e2      	adds	r5, #226	@ 0xe2
 810d4ca:	fa01 f305 	lsl.w	r3, r1, r5
 810d4ce:	9310      	str	r3, [sp, #64]	@ 0x40
 810d4d0:	9113      	str	r1, [sp, #76]	@ 0x4c
 810d4d2:	e7ba      	b.n	810d44a <_strtod_l+0x6e2>
 810d4d4:	2300      	movs	r3, #0
 810d4d6:	9310      	str	r3, [sp, #64]	@ 0x40
 810d4d8:	2301      	movs	r3, #1
 810d4da:	9313      	str	r3, [sp, #76]	@ 0x4c
 810d4dc:	e7b5      	b.n	810d44a <_strtod_l+0x6e2>
 810d4de:	991a      	ldr	r1, [sp, #104]	@ 0x68
 810d4e0:	9805      	ldr	r0, [sp, #20]
 810d4e2:	462a      	mov	r2, r5
 810d4e4:	f7ff f9be 	bl	810c864 <__lshift>
 810d4e8:	901a      	str	r0, [sp, #104]	@ 0x68
 810d4ea:	2800      	cmp	r0, #0
 810d4ec:	d1d9      	bne.n	810d4a2 <_strtod_l+0x73a>
 810d4ee:	e65a      	b.n	810d1a6 <_strtod_l+0x43e>
 810d4f0:	2e00      	cmp	r6, #0
 810d4f2:	dd07      	ble.n	810d504 <_strtod_l+0x79c>
 810d4f4:	4649      	mov	r1, r9
 810d4f6:	9805      	ldr	r0, [sp, #20]
 810d4f8:	4632      	mov	r2, r6
 810d4fa:	f7ff f9b3 	bl	810c864 <__lshift>
 810d4fe:	4681      	mov	r9, r0
 810d500:	2800      	cmp	r0, #0
 810d502:	d0d8      	beq.n	810d4b6 <_strtod_l+0x74e>
 810d504:	2f00      	cmp	r7, #0
 810d506:	dd08      	ble.n	810d51a <_strtod_l+0x7b2>
 810d508:	4641      	mov	r1, r8
 810d50a:	9805      	ldr	r0, [sp, #20]
 810d50c:	463a      	mov	r2, r7
 810d50e:	f7ff f9a9 	bl	810c864 <__lshift>
 810d512:	4680      	mov	r8, r0
 810d514:	2800      	cmp	r0, #0
 810d516:	f43f ae46 	beq.w	810d1a6 <_strtod_l+0x43e>
 810d51a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 810d51c:	9805      	ldr	r0, [sp, #20]
 810d51e:	464a      	mov	r2, r9
 810d520:	f7ff fa28 	bl	810c974 <__mdiff>
 810d524:	4604      	mov	r4, r0
 810d526:	2800      	cmp	r0, #0
 810d528:	f43f ae3d 	beq.w	810d1a6 <_strtod_l+0x43e>
 810d52c:	68c3      	ldr	r3, [r0, #12]
 810d52e:	930f      	str	r3, [sp, #60]	@ 0x3c
 810d530:	2300      	movs	r3, #0
 810d532:	60c3      	str	r3, [r0, #12]
 810d534:	4641      	mov	r1, r8
 810d536:	f7ff fa01 	bl	810c93c <__mcmp>
 810d53a:	2800      	cmp	r0, #0
 810d53c:	da46      	bge.n	810d5cc <_strtod_l+0x864>
 810d53e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 810d540:	ea53 030a 	orrs.w	r3, r3, sl
 810d544:	d16c      	bne.n	810d620 <_strtod_l+0x8b8>
 810d546:	f3cb 0313 	ubfx	r3, fp, #0, #20
 810d54a:	2b00      	cmp	r3, #0
 810d54c:	d168      	bne.n	810d620 <_strtod_l+0x8b8>
 810d54e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 810d552:	0d1b      	lsrs	r3, r3, #20
 810d554:	051b      	lsls	r3, r3, #20
 810d556:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 810d55a:	d961      	bls.n	810d620 <_strtod_l+0x8b8>
 810d55c:	6963      	ldr	r3, [r4, #20]
 810d55e:	b913      	cbnz	r3, 810d566 <_strtod_l+0x7fe>
 810d560:	6923      	ldr	r3, [r4, #16]
 810d562:	2b01      	cmp	r3, #1
 810d564:	dd5c      	ble.n	810d620 <_strtod_l+0x8b8>
 810d566:	4621      	mov	r1, r4
 810d568:	2201      	movs	r2, #1
 810d56a:	9805      	ldr	r0, [sp, #20]
 810d56c:	f7ff f97a 	bl	810c864 <__lshift>
 810d570:	4641      	mov	r1, r8
 810d572:	4604      	mov	r4, r0
 810d574:	f7ff f9e2 	bl	810c93c <__mcmp>
 810d578:	2800      	cmp	r0, #0
 810d57a:	dd51      	ble.n	810d620 <_strtod_l+0x8b8>
 810d57c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 810d580:	9a08      	ldr	r2, [sp, #32]
 810d582:	0d1b      	lsrs	r3, r3, #20
 810d584:	051b      	lsls	r3, r3, #20
 810d586:	2a00      	cmp	r2, #0
 810d588:	d06b      	beq.n	810d662 <_strtod_l+0x8fa>
 810d58a:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 810d58e:	d868      	bhi.n	810d662 <_strtod_l+0x8fa>
 810d590:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 810d594:	f67f ae9d 	bls.w	810d2d2 <_strtod_l+0x56a>
 810d598:	4b0a      	ldr	r3, [pc, #40]	@ (810d5c4 <_strtod_l+0x85c>)
 810d59a:	4650      	mov	r0, sl
 810d59c:	4659      	mov	r1, fp
 810d59e:	2200      	movs	r2, #0
 810d5a0:	f7f3 f8b2 	bl	8100708 <__aeabi_dmul>
 810d5a4:	4b08      	ldr	r3, [pc, #32]	@ (810d5c8 <_strtod_l+0x860>)
 810d5a6:	400b      	ands	r3, r1
 810d5a8:	4682      	mov	sl, r0
 810d5aa:	468b      	mov	fp, r1
 810d5ac:	2b00      	cmp	r3, #0
 810d5ae:	f47f ae05 	bne.w	810d1bc <_strtod_l+0x454>
 810d5b2:	9a05      	ldr	r2, [sp, #20]
 810d5b4:	2322      	movs	r3, #34	@ 0x22
 810d5b6:	6013      	str	r3, [r2, #0]
 810d5b8:	e600      	b.n	810d1bc <_strtod_l+0x454>
 810d5ba:	bf00      	nop
 810d5bc:	081af380 	.word	0x081af380
 810d5c0:	fffffc02 	.word	0xfffffc02
 810d5c4:	39500000 	.word	0x39500000
 810d5c8:	7ff00000 	.word	0x7ff00000
 810d5cc:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 810d5d0:	d165      	bne.n	810d69e <_strtod_l+0x936>
 810d5d2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 810d5d4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 810d5d8:	b35a      	cbz	r2, 810d632 <_strtod_l+0x8ca>
 810d5da:	4a9f      	ldr	r2, [pc, #636]	@ (810d858 <_strtod_l+0xaf0>)
 810d5dc:	4293      	cmp	r3, r2
 810d5de:	d12b      	bne.n	810d638 <_strtod_l+0x8d0>
 810d5e0:	9b08      	ldr	r3, [sp, #32]
 810d5e2:	4651      	mov	r1, sl
 810d5e4:	b303      	cbz	r3, 810d628 <_strtod_l+0x8c0>
 810d5e6:	4b9d      	ldr	r3, [pc, #628]	@ (810d85c <_strtod_l+0xaf4>)
 810d5e8:	465a      	mov	r2, fp
 810d5ea:	4013      	ands	r3, r2
 810d5ec:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 810d5f0:	f04f 32ff 	mov.w	r2, #4294967295
 810d5f4:	d81b      	bhi.n	810d62e <_strtod_l+0x8c6>
 810d5f6:	0d1b      	lsrs	r3, r3, #20
 810d5f8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 810d5fc:	fa02 f303 	lsl.w	r3, r2, r3
 810d600:	4299      	cmp	r1, r3
 810d602:	d119      	bne.n	810d638 <_strtod_l+0x8d0>
 810d604:	4b96      	ldr	r3, [pc, #600]	@ (810d860 <_strtod_l+0xaf8>)
 810d606:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 810d608:	429a      	cmp	r2, r3
 810d60a:	d102      	bne.n	810d612 <_strtod_l+0x8aa>
 810d60c:	3101      	adds	r1, #1
 810d60e:	f43f adca 	beq.w	810d1a6 <_strtod_l+0x43e>
 810d612:	4b92      	ldr	r3, [pc, #584]	@ (810d85c <_strtod_l+0xaf4>)
 810d614:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 810d616:	401a      	ands	r2, r3
 810d618:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 810d61c:	f04f 0a00 	mov.w	sl, #0
 810d620:	9b08      	ldr	r3, [sp, #32]
 810d622:	2b00      	cmp	r3, #0
 810d624:	d1b8      	bne.n	810d598 <_strtod_l+0x830>
 810d626:	e5c9      	b.n	810d1bc <_strtod_l+0x454>
 810d628:	f04f 33ff 	mov.w	r3, #4294967295
 810d62c:	e7e8      	b.n	810d600 <_strtod_l+0x898>
 810d62e:	4613      	mov	r3, r2
 810d630:	e7e6      	b.n	810d600 <_strtod_l+0x898>
 810d632:	ea53 030a 	orrs.w	r3, r3, sl
 810d636:	d0a1      	beq.n	810d57c <_strtod_l+0x814>
 810d638:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 810d63a:	b1db      	cbz	r3, 810d674 <_strtod_l+0x90c>
 810d63c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 810d63e:	4213      	tst	r3, r2
 810d640:	d0ee      	beq.n	810d620 <_strtod_l+0x8b8>
 810d642:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 810d644:	9a08      	ldr	r2, [sp, #32]
 810d646:	4650      	mov	r0, sl
 810d648:	4659      	mov	r1, fp
 810d64a:	b1bb      	cbz	r3, 810d67c <_strtod_l+0x914>
 810d64c:	f7ff fb6c 	bl	810cd28 <sulp>
 810d650:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 810d654:	ec53 2b10 	vmov	r2, r3, d0
 810d658:	f7f2 fea0 	bl	810039c <__adddf3>
 810d65c:	4682      	mov	sl, r0
 810d65e:	468b      	mov	fp, r1
 810d660:	e7de      	b.n	810d620 <_strtod_l+0x8b8>
 810d662:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 810d666:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 810d66a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 810d66e:	f04f 3aff 	mov.w	sl, #4294967295
 810d672:	e7d5      	b.n	810d620 <_strtod_l+0x8b8>
 810d674:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 810d676:	ea13 0f0a 	tst.w	r3, sl
 810d67a:	e7e1      	b.n	810d640 <_strtod_l+0x8d8>
 810d67c:	f7ff fb54 	bl	810cd28 <sulp>
 810d680:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 810d684:	ec53 2b10 	vmov	r2, r3, d0
 810d688:	f7f2 fe86 	bl	8100398 <__aeabi_dsub>
 810d68c:	2200      	movs	r2, #0
 810d68e:	2300      	movs	r3, #0
 810d690:	4682      	mov	sl, r0
 810d692:	468b      	mov	fp, r1
 810d694:	f7f3 faa0 	bl	8100bd8 <__aeabi_dcmpeq>
 810d698:	2800      	cmp	r0, #0
 810d69a:	d0c1      	beq.n	810d620 <_strtod_l+0x8b8>
 810d69c:	e619      	b.n	810d2d2 <_strtod_l+0x56a>
 810d69e:	4641      	mov	r1, r8
 810d6a0:	4620      	mov	r0, r4
 810d6a2:	f7ff fac3 	bl	810cc2c <__ratio>
 810d6a6:	ec57 6b10 	vmov	r6, r7, d0
 810d6aa:	2200      	movs	r2, #0
 810d6ac:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 810d6b0:	4630      	mov	r0, r6
 810d6b2:	4639      	mov	r1, r7
 810d6b4:	f7f3 faa4 	bl	8100c00 <__aeabi_dcmple>
 810d6b8:	2800      	cmp	r0, #0
 810d6ba:	d06f      	beq.n	810d79c <_strtod_l+0xa34>
 810d6bc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 810d6be:	2b00      	cmp	r3, #0
 810d6c0:	d17a      	bne.n	810d7b8 <_strtod_l+0xa50>
 810d6c2:	f1ba 0f00 	cmp.w	sl, #0
 810d6c6:	d158      	bne.n	810d77a <_strtod_l+0xa12>
 810d6c8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 810d6ca:	f3c3 0313 	ubfx	r3, r3, #0, #20
 810d6ce:	2b00      	cmp	r3, #0
 810d6d0:	d15a      	bne.n	810d788 <_strtod_l+0xa20>
 810d6d2:	4b64      	ldr	r3, [pc, #400]	@ (810d864 <_strtod_l+0xafc>)
 810d6d4:	2200      	movs	r2, #0
 810d6d6:	4630      	mov	r0, r6
 810d6d8:	4639      	mov	r1, r7
 810d6da:	f7f3 fa87 	bl	8100bec <__aeabi_dcmplt>
 810d6de:	2800      	cmp	r0, #0
 810d6e0:	d159      	bne.n	810d796 <_strtod_l+0xa2e>
 810d6e2:	4630      	mov	r0, r6
 810d6e4:	4639      	mov	r1, r7
 810d6e6:	4b60      	ldr	r3, [pc, #384]	@ (810d868 <_strtod_l+0xb00>)
 810d6e8:	2200      	movs	r2, #0
 810d6ea:	f7f3 f80d 	bl	8100708 <__aeabi_dmul>
 810d6ee:	4606      	mov	r6, r0
 810d6f0:	460f      	mov	r7, r1
 810d6f2:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 810d6f6:	9606      	str	r6, [sp, #24]
 810d6f8:	9307      	str	r3, [sp, #28]
 810d6fa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 810d6fe:	4d57      	ldr	r5, [pc, #348]	@ (810d85c <_strtod_l+0xaf4>)
 810d700:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 810d704:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 810d706:	401d      	ands	r5, r3
 810d708:	4b58      	ldr	r3, [pc, #352]	@ (810d86c <_strtod_l+0xb04>)
 810d70a:	429d      	cmp	r5, r3
 810d70c:	f040 80b2 	bne.w	810d874 <_strtod_l+0xb0c>
 810d710:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 810d712:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 810d716:	ec4b ab10 	vmov	d0, sl, fp
 810d71a:	f7ff f9bf 	bl	810ca9c <__ulp>
 810d71e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 810d722:	ec51 0b10 	vmov	r0, r1, d0
 810d726:	f7f2 ffef 	bl	8100708 <__aeabi_dmul>
 810d72a:	4652      	mov	r2, sl
 810d72c:	465b      	mov	r3, fp
 810d72e:	f7f2 fe35 	bl	810039c <__adddf3>
 810d732:	460b      	mov	r3, r1
 810d734:	4949      	ldr	r1, [pc, #292]	@ (810d85c <_strtod_l+0xaf4>)
 810d736:	4a4e      	ldr	r2, [pc, #312]	@ (810d870 <_strtod_l+0xb08>)
 810d738:	4019      	ands	r1, r3
 810d73a:	4291      	cmp	r1, r2
 810d73c:	4682      	mov	sl, r0
 810d73e:	d942      	bls.n	810d7c6 <_strtod_l+0xa5e>
 810d740:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 810d742:	4b47      	ldr	r3, [pc, #284]	@ (810d860 <_strtod_l+0xaf8>)
 810d744:	429a      	cmp	r2, r3
 810d746:	d103      	bne.n	810d750 <_strtod_l+0x9e8>
 810d748:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 810d74a:	3301      	adds	r3, #1
 810d74c:	f43f ad2b 	beq.w	810d1a6 <_strtod_l+0x43e>
 810d750:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 810d860 <_strtod_l+0xaf8>
 810d754:	f04f 3aff 	mov.w	sl, #4294967295
 810d758:	991a      	ldr	r1, [sp, #104]	@ 0x68
 810d75a:	9805      	ldr	r0, [sp, #20]
 810d75c:	f7fe fe6a 	bl	810c434 <_Bfree>
 810d760:	9805      	ldr	r0, [sp, #20]
 810d762:	4649      	mov	r1, r9
 810d764:	f7fe fe66 	bl	810c434 <_Bfree>
 810d768:	9805      	ldr	r0, [sp, #20]
 810d76a:	4641      	mov	r1, r8
 810d76c:	f7fe fe62 	bl	810c434 <_Bfree>
 810d770:	9805      	ldr	r0, [sp, #20]
 810d772:	4621      	mov	r1, r4
 810d774:	f7fe fe5e 	bl	810c434 <_Bfree>
 810d778:	e618      	b.n	810d3ac <_strtod_l+0x644>
 810d77a:	f1ba 0f01 	cmp.w	sl, #1
 810d77e:	d103      	bne.n	810d788 <_strtod_l+0xa20>
 810d780:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 810d782:	2b00      	cmp	r3, #0
 810d784:	f43f ada5 	beq.w	810d2d2 <_strtod_l+0x56a>
 810d788:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 810d838 <_strtod_l+0xad0>
 810d78c:	4f35      	ldr	r7, [pc, #212]	@ (810d864 <_strtod_l+0xafc>)
 810d78e:	ed8d 7b06 	vstr	d7, [sp, #24]
 810d792:	2600      	movs	r6, #0
 810d794:	e7b1      	b.n	810d6fa <_strtod_l+0x992>
 810d796:	4f34      	ldr	r7, [pc, #208]	@ (810d868 <_strtod_l+0xb00>)
 810d798:	2600      	movs	r6, #0
 810d79a:	e7aa      	b.n	810d6f2 <_strtod_l+0x98a>
 810d79c:	4b32      	ldr	r3, [pc, #200]	@ (810d868 <_strtod_l+0xb00>)
 810d79e:	4630      	mov	r0, r6
 810d7a0:	4639      	mov	r1, r7
 810d7a2:	2200      	movs	r2, #0
 810d7a4:	f7f2 ffb0 	bl	8100708 <__aeabi_dmul>
 810d7a8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 810d7aa:	4606      	mov	r6, r0
 810d7ac:	460f      	mov	r7, r1
 810d7ae:	2b00      	cmp	r3, #0
 810d7b0:	d09f      	beq.n	810d6f2 <_strtod_l+0x98a>
 810d7b2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 810d7b6:	e7a0      	b.n	810d6fa <_strtod_l+0x992>
 810d7b8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 810d840 <_strtod_l+0xad8>
 810d7bc:	ed8d 7b06 	vstr	d7, [sp, #24]
 810d7c0:	ec57 6b17 	vmov	r6, r7, d7
 810d7c4:	e799      	b.n	810d6fa <_strtod_l+0x992>
 810d7c6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 810d7ca:	9b08      	ldr	r3, [sp, #32]
 810d7cc:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 810d7d0:	2b00      	cmp	r3, #0
 810d7d2:	d1c1      	bne.n	810d758 <_strtod_l+0x9f0>
 810d7d4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 810d7d8:	0d1b      	lsrs	r3, r3, #20
 810d7da:	051b      	lsls	r3, r3, #20
 810d7dc:	429d      	cmp	r5, r3
 810d7de:	d1bb      	bne.n	810d758 <_strtod_l+0x9f0>
 810d7e0:	4630      	mov	r0, r6
 810d7e2:	4639      	mov	r1, r7
 810d7e4:	f7f3 faf0 	bl	8100dc8 <__aeabi_d2lz>
 810d7e8:	f7f2 ff60 	bl	81006ac <__aeabi_l2d>
 810d7ec:	4602      	mov	r2, r0
 810d7ee:	460b      	mov	r3, r1
 810d7f0:	4630      	mov	r0, r6
 810d7f2:	4639      	mov	r1, r7
 810d7f4:	f7f2 fdd0 	bl	8100398 <__aeabi_dsub>
 810d7f8:	460b      	mov	r3, r1
 810d7fa:	4602      	mov	r2, r0
 810d7fc:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 810d800:	f3cb 0613 	ubfx	r6, fp, #0, #20
 810d804:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 810d806:	ea46 060a 	orr.w	r6, r6, sl
 810d80a:	431e      	orrs	r6, r3
 810d80c:	d06f      	beq.n	810d8ee <_strtod_l+0xb86>
 810d80e:	a30e      	add	r3, pc, #56	@ (adr r3, 810d848 <_strtod_l+0xae0>)
 810d810:	e9d3 2300 	ldrd	r2, r3, [r3]
 810d814:	f7f3 f9ea 	bl	8100bec <__aeabi_dcmplt>
 810d818:	2800      	cmp	r0, #0
 810d81a:	f47f accf 	bne.w	810d1bc <_strtod_l+0x454>
 810d81e:	a30c      	add	r3, pc, #48	@ (adr r3, 810d850 <_strtod_l+0xae8>)
 810d820:	e9d3 2300 	ldrd	r2, r3, [r3]
 810d824:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 810d828:	f7f3 f9fe 	bl	8100c28 <__aeabi_dcmpgt>
 810d82c:	2800      	cmp	r0, #0
 810d82e:	d093      	beq.n	810d758 <_strtod_l+0x9f0>
 810d830:	e4c4      	b.n	810d1bc <_strtod_l+0x454>
 810d832:	bf00      	nop
 810d834:	f3af 8000 	nop.w
 810d838:	00000000 	.word	0x00000000
 810d83c:	bff00000 	.word	0xbff00000
 810d840:	00000000 	.word	0x00000000
 810d844:	3ff00000 	.word	0x3ff00000
 810d848:	94a03595 	.word	0x94a03595
 810d84c:	3fdfffff 	.word	0x3fdfffff
 810d850:	35afe535 	.word	0x35afe535
 810d854:	3fe00000 	.word	0x3fe00000
 810d858:	000fffff 	.word	0x000fffff
 810d85c:	7ff00000 	.word	0x7ff00000
 810d860:	7fefffff 	.word	0x7fefffff
 810d864:	3ff00000 	.word	0x3ff00000
 810d868:	3fe00000 	.word	0x3fe00000
 810d86c:	7fe00000 	.word	0x7fe00000
 810d870:	7c9fffff 	.word	0x7c9fffff
 810d874:	9b08      	ldr	r3, [sp, #32]
 810d876:	b323      	cbz	r3, 810d8c2 <_strtod_l+0xb5a>
 810d878:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 810d87c:	d821      	bhi.n	810d8c2 <_strtod_l+0xb5a>
 810d87e:	a328      	add	r3, pc, #160	@ (adr r3, 810d920 <_strtod_l+0xbb8>)
 810d880:	e9d3 2300 	ldrd	r2, r3, [r3]
 810d884:	4630      	mov	r0, r6
 810d886:	4639      	mov	r1, r7
 810d888:	f7f3 f9ba 	bl	8100c00 <__aeabi_dcmple>
 810d88c:	b1a0      	cbz	r0, 810d8b8 <_strtod_l+0xb50>
 810d88e:	4639      	mov	r1, r7
 810d890:	4630      	mov	r0, r6
 810d892:	f7f3 fa11 	bl	8100cb8 <__aeabi_d2uiz>
 810d896:	2801      	cmp	r0, #1
 810d898:	bf38      	it	cc
 810d89a:	2001      	movcc	r0, #1
 810d89c:	f7f2 feba 	bl	8100614 <__aeabi_ui2d>
 810d8a0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 810d8a2:	4606      	mov	r6, r0
 810d8a4:	460f      	mov	r7, r1
 810d8a6:	b9fb      	cbnz	r3, 810d8e8 <_strtod_l+0xb80>
 810d8a8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 810d8ac:	9014      	str	r0, [sp, #80]	@ 0x50
 810d8ae:	9315      	str	r3, [sp, #84]	@ 0x54
 810d8b0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 810d8b4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 810d8b8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 810d8ba:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 810d8be:	1b5b      	subs	r3, r3, r5
 810d8c0:	9311      	str	r3, [sp, #68]	@ 0x44
 810d8c2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 810d8c6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 810d8ca:	f7ff f8e7 	bl	810ca9c <__ulp>
 810d8ce:	4650      	mov	r0, sl
 810d8d0:	ec53 2b10 	vmov	r2, r3, d0
 810d8d4:	4659      	mov	r1, fp
 810d8d6:	f7f2 ff17 	bl	8100708 <__aeabi_dmul>
 810d8da:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 810d8de:	f7f2 fd5d 	bl	810039c <__adddf3>
 810d8e2:	4682      	mov	sl, r0
 810d8e4:	468b      	mov	fp, r1
 810d8e6:	e770      	b.n	810d7ca <_strtod_l+0xa62>
 810d8e8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 810d8ec:	e7e0      	b.n	810d8b0 <_strtod_l+0xb48>
 810d8ee:	a30e      	add	r3, pc, #56	@ (adr r3, 810d928 <_strtod_l+0xbc0>)
 810d8f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 810d8f4:	f7f3 f97a 	bl	8100bec <__aeabi_dcmplt>
 810d8f8:	e798      	b.n	810d82c <_strtod_l+0xac4>
 810d8fa:	2300      	movs	r3, #0
 810d8fc:	930b      	str	r3, [sp, #44]	@ 0x2c
 810d8fe:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 810d900:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 810d902:	6013      	str	r3, [r2, #0]
 810d904:	f7ff ba6d 	b.w	810cde2 <_strtod_l+0x7a>
 810d908:	2a65      	cmp	r2, #101	@ 0x65
 810d90a:	f43f ab66 	beq.w	810cfda <_strtod_l+0x272>
 810d90e:	2a45      	cmp	r2, #69	@ 0x45
 810d910:	f43f ab63 	beq.w	810cfda <_strtod_l+0x272>
 810d914:	2301      	movs	r3, #1
 810d916:	f7ff bb9e 	b.w	810d056 <_strtod_l+0x2ee>
 810d91a:	bf00      	nop
 810d91c:	f3af 8000 	nop.w
 810d920:	ffc00000 	.word	0xffc00000
 810d924:	41dfffff 	.word	0x41dfffff
 810d928:	94a03595 	.word	0x94a03595
 810d92c:	3fcfffff 	.word	0x3fcfffff

0810d930 <_strtod_r>:
 810d930:	4b01      	ldr	r3, [pc, #4]	@ (810d938 <_strtod_r+0x8>)
 810d932:	f7ff ba19 	b.w	810cd68 <_strtod_l>
 810d936:	bf00      	nop
 810d938:	10000bcc 	.word	0x10000bcc

0810d93c <_strtol_l.constprop.0>:
 810d93c:	2b24      	cmp	r3, #36	@ 0x24
 810d93e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 810d942:	4686      	mov	lr, r0
 810d944:	4690      	mov	r8, r2
 810d946:	d801      	bhi.n	810d94c <_strtol_l.constprop.0+0x10>
 810d948:	2b01      	cmp	r3, #1
 810d94a:	d106      	bne.n	810d95a <_strtol_l.constprop.0+0x1e>
 810d94c:	f7fd fe5a 	bl	810b604 <__errno>
 810d950:	2316      	movs	r3, #22
 810d952:	6003      	str	r3, [r0, #0]
 810d954:	2000      	movs	r0, #0
 810d956:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 810d95a:	4834      	ldr	r0, [pc, #208]	@ (810da2c <_strtol_l.constprop.0+0xf0>)
 810d95c:	460d      	mov	r5, r1
 810d95e:	462a      	mov	r2, r5
 810d960:	f815 4b01 	ldrb.w	r4, [r5], #1
 810d964:	5d06      	ldrb	r6, [r0, r4]
 810d966:	f016 0608 	ands.w	r6, r6, #8
 810d96a:	d1f8      	bne.n	810d95e <_strtol_l.constprop.0+0x22>
 810d96c:	2c2d      	cmp	r4, #45	@ 0x2d
 810d96e:	d12d      	bne.n	810d9cc <_strtol_l.constprop.0+0x90>
 810d970:	782c      	ldrb	r4, [r5, #0]
 810d972:	2601      	movs	r6, #1
 810d974:	1c95      	adds	r5, r2, #2
 810d976:	f033 0210 	bics.w	r2, r3, #16
 810d97a:	d109      	bne.n	810d990 <_strtol_l.constprop.0+0x54>
 810d97c:	2c30      	cmp	r4, #48	@ 0x30
 810d97e:	d12a      	bne.n	810d9d6 <_strtol_l.constprop.0+0x9a>
 810d980:	782a      	ldrb	r2, [r5, #0]
 810d982:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 810d986:	2a58      	cmp	r2, #88	@ 0x58
 810d988:	d125      	bne.n	810d9d6 <_strtol_l.constprop.0+0x9a>
 810d98a:	786c      	ldrb	r4, [r5, #1]
 810d98c:	2310      	movs	r3, #16
 810d98e:	3502      	adds	r5, #2
 810d990:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 810d994:	f10c 3cff 	add.w	ip, ip, #4294967295
 810d998:	2200      	movs	r2, #0
 810d99a:	fbbc f9f3 	udiv	r9, ip, r3
 810d99e:	4610      	mov	r0, r2
 810d9a0:	fb03 ca19 	mls	sl, r3, r9, ip
 810d9a4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 810d9a8:	2f09      	cmp	r7, #9
 810d9aa:	d81b      	bhi.n	810d9e4 <_strtol_l.constprop.0+0xa8>
 810d9ac:	463c      	mov	r4, r7
 810d9ae:	42a3      	cmp	r3, r4
 810d9b0:	dd27      	ble.n	810da02 <_strtol_l.constprop.0+0xc6>
 810d9b2:	1c57      	adds	r7, r2, #1
 810d9b4:	d007      	beq.n	810d9c6 <_strtol_l.constprop.0+0x8a>
 810d9b6:	4581      	cmp	r9, r0
 810d9b8:	d320      	bcc.n	810d9fc <_strtol_l.constprop.0+0xc0>
 810d9ba:	d101      	bne.n	810d9c0 <_strtol_l.constprop.0+0x84>
 810d9bc:	45a2      	cmp	sl, r4
 810d9be:	db1d      	blt.n	810d9fc <_strtol_l.constprop.0+0xc0>
 810d9c0:	fb00 4003 	mla	r0, r0, r3, r4
 810d9c4:	2201      	movs	r2, #1
 810d9c6:	f815 4b01 	ldrb.w	r4, [r5], #1
 810d9ca:	e7eb      	b.n	810d9a4 <_strtol_l.constprop.0+0x68>
 810d9cc:	2c2b      	cmp	r4, #43	@ 0x2b
 810d9ce:	bf04      	itt	eq
 810d9d0:	782c      	ldrbeq	r4, [r5, #0]
 810d9d2:	1c95      	addeq	r5, r2, #2
 810d9d4:	e7cf      	b.n	810d976 <_strtol_l.constprop.0+0x3a>
 810d9d6:	2b00      	cmp	r3, #0
 810d9d8:	d1da      	bne.n	810d990 <_strtol_l.constprop.0+0x54>
 810d9da:	2c30      	cmp	r4, #48	@ 0x30
 810d9dc:	bf0c      	ite	eq
 810d9de:	2308      	moveq	r3, #8
 810d9e0:	230a      	movne	r3, #10
 810d9e2:	e7d5      	b.n	810d990 <_strtol_l.constprop.0+0x54>
 810d9e4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 810d9e8:	2f19      	cmp	r7, #25
 810d9ea:	d801      	bhi.n	810d9f0 <_strtol_l.constprop.0+0xb4>
 810d9ec:	3c37      	subs	r4, #55	@ 0x37
 810d9ee:	e7de      	b.n	810d9ae <_strtol_l.constprop.0+0x72>
 810d9f0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 810d9f4:	2f19      	cmp	r7, #25
 810d9f6:	d804      	bhi.n	810da02 <_strtol_l.constprop.0+0xc6>
 810d9f8:	3c57      	subs	r4, #87	@ 0x57
 810d9fa:	e7d8      	b.n	810d9ae <_strtol_l.constprop.0+0x72>
 810d9fc:	f04f 32ff 	mov.w	r2, #4294967295
 810da00:	e7e1      	b.n	810d9c6 <_strtol_l.constprop.0+0x8a>
 810da02:	1c53      	adds	r3, r2, #1
 810da04:	d108      	bne.n	810da18 <_strtol_l.constprop.0+0xdc>
 810da06:	2322      	movs	r3, #34	@ 0x22
 810da08:	f8ce 3000 	str.w	r3, [lr]
 810da0c:	4660      	mov	r0, ip
 810da0e:	f1b8 0f00 	cmp.w	r8, #0
 810da12:	d0a0      	beq.n	810d956 <_strtol_l.constprop.0+0x1a>
 810da14:	1e69      	subs	r1, r5, #1
 810da16:	e006      	b.n	810da26 <_strtol_l.constprop.0+0xea>
 810da18:	b106      	cbz	r6, 810da1c <_strtol_l.constprop.0+0xe0>
 810da1a:	4240      	negs	r0, r0
 810da1c:	f1b8 0f00 	cmp.w	r8, #0
 810da20:	d099      	beq.n	810d956 <_strtol_l.constprop.0+0x1a>
 810da22:	2a00      	cmp	r2, #0
 810da24:	d1f6      	bne.n	810da14 <_strtol_l.constprop.0+0xd8>
 810da26:	f8c8 1000 	str.w	r1, [r8]
 810da2a:	e794      	b.n	810d956 <_strtol_l.constprop.0+0x1a>
 810da2c:	081af3a9 	.word	0x081af3a9

0810da30 <_strtol_r>:
 810da30:	f7ff bf84 	b.w	810d93c <_strtol_l.constprop.0>

0810da34 <__ssputs_r>:
 810da34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 810da38:	688e      	ldr	r6, [r1, #8]
 810da3a:	461f      	mov	r7, r3
 810da3c:	42be      	cmp	r6, r7
 810da3e:	680b      	ldr	r3, [r1, #0]
 810da40:	4682      	mov	sl, r0
 810da42:	460c      	mov	r4, r1
 810da44:	4690      	mov	r8, r2
 810da46:	d82d      	bhi.n	810daa4 <__ssputs_r+0x70>
 810da48:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 810da4c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 810da50:	d026      	beq.n	810daa0 <__ssputs_r+0x6c>
 810da52:	6965      	ldr	r5, [r4, #20]
 810da54:	6909      	ldr	r1, [r1, #16]
 810da56:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 810da5a:	eba3 0901 	sub.w	r9, r3, r1
 810da5e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 810da62:	1c7b      	adds	r3, r7, #1
 810da64:	444b      	add	r3, r9
 810da66:	106d      	asrs	r5, r5, #1
 810da68:	429d      	cmp	r5, r3
 810da6a:	bf38      	it	cc
 810da6c:	461d      	movcc	r5, r3
 810da6e:	0553      	lsls	r3, r2, #21
 810da70:	d527      	bpl.n	810dac2 <__ssputs_r+0x8e>
 810da72:	4629      	mov	r1, r5
 810da74:	f7fc fc14 	bl	810a2a0 <_malloc_r>
 810da78:	4606      	mov	r6, r0
 810da7a:	b360      	cbz	r0, 810dad6 <__ssputs_r+0xa2>
 810da7c:	6921      	ldr	r1, [r4, #16]
 810da7e:	464a      	mov	r2, r9
 810da80:	f7fd fded 	bl	810b65e <memcpy>
 810da84:	89a3      	ldrh	r3, [r4, #12]
 810da86:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 810da8a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 810da8e:	81a3      	strh	r3, [r4, #12]
 810da90:	6126      	str	r6, [r4, #16]
 810da92:	6165      	str	r5, [r4, #20]
 810da94:	444e      	add	r6, r9
 810da96:	eba5 0509 	sub.w	r5, r5, r9
 810da9a:	6026      	str	r6, [r4, #0]
 810da9c:	60a5      	str	r5, [r4, #8]
 810da9e:	463e      	mov	r6, r7
 810daa0:	42be      	cmp	r6, r7
 810daa2:	d900      	bls.n	810daa6 <__ssputs_r+0x72>
 810daa4:	463e      	mov	r6, r7
 810daa6:	6820      	ldr	r0, [r4, #0]
 810daa8:	4632      	mov	r2, r6
 810daaa:	4641      	mov	r1, r8
 810daac:	f000 fb6a 	bl	810e184 <memmove>
 810dab0:	68a3      	ldr	r3, [r4, #8]
 810dab2:	1b9b      	subs	r3, r3, r6
 810dab4:	60a3      	str	r3, [r4, #8]
 810dab6:	6823      	ldr	r3, [r4, #0]
 810dab8:	4433      	add	r3, r6
 810daba:	6023      	str	r3, [r4, #0]
 810dabc:	2000      	movs	r0, #0
 810dabe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 810dac2:	462a      	mov	r2, r5
 810dac4:	f7fc fc78 	bl	810a3b8 <_realloc_r>
 810dac8:	4606      	mov	r6, r0
 810daca:	2800      	cmp	r0, #0
 810dacc:	d1e0      	bne.n	810da90 <__ssputs_r+0x5c>
 810dace:	6921      	ldr	r1, [r4, #16]
 810dad0:	4650      	mov	r0, sl
 810dad2:	f7fe fc25 	bl	810c320 <_free_r>
 810dad6:	230c      	movs	r3, #12
 810dad8:	f8ca 3000 	str.w	r3, [sl]
 810dadc:	89a3      	ldrh	r3, [r4, #12]
 810dade:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 810dae2:	81a3      	strh	r3, [r4, #12]
 810dae4:	f04f 30ff 	mov.w	r0, #4294967295
 810dae8:	e7e9      	b.n	810dabe <__ssputs_r+0x8a>
	...

0810daec <_svfiprintf_r>:
 810daec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810daf0:	4698      	mov	r8, r3
 810daf2:	898b      	ldrh	r3, [r1, #12]
 810daf4:	061b      	lsls	r3, r3, #24
 810daf6:	b09d      	sub	sp, #116	@ 0x74
 810daf8:	4607      	mov	r7, r0
 810dafa:	460d      	mov	r5, r1
 810dafc:	4614      	mov	r4, r2
 810dafe:	d510      	bpl.n	810db22 <_svfiprintf_r+0x36>
 810db00:	690b      	ldr	r3, [r1, #16]
 810db02:	b973      	cbnz	r3, 810db22 <_svfiprintf_r+0x36>
 810db04:	2140      	movs	r1, #64	@ 0x40
 810db06:	f7fc fbcb 	bl	810a2a0 <_malloc_r>
 810db0a:	6028      	str	r0, [r5, #0]
 810db0c:	6128      	str	r0, [r5, #16]
 810db0e:	b930      	cbnz	r0, 810db1e <_svfiprintf_r+0x32>
 810db10:	230c      	movs	r3, #12
 810db12:	603b      	str	r3, [r7, #0]
 810db14:	f04f 30ff 	mov.w	r0, #4294967295
 810db18:	b01d      	add	sp, #116	@ 0x74
 810db1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810db1e:	2340      	movs	r3, #64	@ 0x40
 810db20:	616b      	str	r3, [r5, #20]
 810db22:	2300      	movs	r3, #0
 810db24:	9309      	str	r3, [sp, #36]	@ 0x24
 810db26:	2320      	movs	r3, #32
 810db28:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 810db2c:	f8cd 800c 	str.w	r8, [sp, #12]
 810db30:	2330      	movs	r3, #48	@ 0x30
 810db32:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 810dcd0 <_svfiprintf_r+0x1e4>
 810db36:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 810db3a:	f04f 0901 	mov.w	r9, #1
 810db3e:	4623      	mov	r3, r4
 810db40:	469a      	mov	sl, r3
 810db42:	f813 2b01 	ldrb.w	r2, [r3], #1
 810db46:	b10a      	cbz	r2, 810db4c <_svfiprintf_r+0x60>
 810db48:	2a25      	cmp	r2, #37	@ 0x25
 810db4a:	d1f9      	bne.n	810db40 <_svfiprintf_r+0x54>
 810db4c:	ebba 0b04 	subs.w	fp, sl, r4
 810db50:	d00b      	beq.n	810db6a <_svfiprintf_r+0x7e>
 810db52:	465b      	mov	r3, fp
 810db54:	4622      	mov	r2, r4
 810db56:	4629      	mov	r1, r5
 810db58:	4638      	mov	r0, r7
 810db5a:	f7ff ff6b 	bl	810da34 <__ssputs_r>
 810db5e:	3001      	adds	r0, #1
 810db60:	f000 80a7 	beq.w	810dcb2 <_svfiprintf_r+0x1c6>
 810db64:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 810db66:	445a      	add	r2, fp
 810db68:	9209      	str	r2, [sp, #36]	@ 0x24
 810db6a:	f89a 3000 	ldrb.w	r3, [sl]
 810db6e:	2b00      	cmp	r3, #0
 810db70:	f000 809f 	beq.w	810dcb2 <_svfiprintf_r+0x1c6>
 810db74:	2300      	movs	r3, #0
 810db76:	f04f 32ff 	mov.w	r2, #4294967295
 810db7a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 810db7e:	f10a 0a01 	add.w	sl, sl, #1
 810db82:	9304      	str	r3, [sp, #16]
 810db84:	9307      	str	r3, [sp, #28]
 810db86:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 810db8a:	931a      	str	r3, [sp, #104]	@ 0x68
 810db8c:	4654      	mov	r4, sl
 810db8e:	2205      	movs	r2, #5
 810db90:	f814 1b01 	ldrb.w	r1, [r4], #1
 810db94:	484e      	ldr	r0, [pc, #312]	@ (810dcd0 <_svfiprintf_r+0x1e4>)
 810db96:	f7f2 fba3 	bl	81002e0 <memchr>
 810db9a:	9a04      	ldr	r2, [sp, #16]
 810db9c:	b9d8      	cbnz	r0, 810dbd6 <_svfiprintf_r+0xea>
 810db9e:	06d0      	lsls	r0, r2, #27
 810dba0:	bf44      	itt	mi
 810dba2:	2320      	movmi	r3, #32
 810dba4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 810dba8:	0711      	lsls	r1, r2, #28
 810dbaa:	bf44      	itt	mi
 810dbac:	232b      	movmi	r3, #43	@ 0x2b
 810dbae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 810dbb2:	f89a 3000 	ldrb.w	r3, [sl]
 810dbb6:	2b2a      	cmp	r3, #42	@ 0x2a
 810dbb8:	d015      	beq.n	810dbe6 <_svfiprintf_r+0xfa>
 810dbba:	9a07      	ldr	r2, [sp, #28]
 810dbbc:	4654      	mov	r4, sl
 810dbbe:	2000      	movs	r0, #0
 810dbc0:	f04f 0c0a 	mov.w	ip, #10
 810dbc4:	4621      	mov	r1, r4
 810dbc6:	f811 3b01 	ldrb.w	r3, [r1], #1
 810dbca:	3b30      	subs	r3, #48	@ 0x30
 810dbcc:	2b09      	cmp	r3, #9
 810dbce:	d94b      	bls.n	810dc68 <_svfiprintf_r+0x17c>
 810dbd0:	b1b0      	cbz	r0, 810dc00 <_svfiprintf_r+0x114>
 810dbd2:	9207      	str	r2, [sp, #28]
 810dbd4:	e014      	b.n	810dc00 <_svfiprintf_r+0x114>
 810dbd6:	eba0 0308 	sub.w	r3, r0, r8
 810dbda:	fa09 f303 	lsl.w	r3, r9, r3
 810dbde:	4313      	orrs	r3, r2
 810dbe0:	9304      	str	r3, [sp, #16]
 810dbe2:	46a2      	mov	sl, r4
 810dbe4:	e7d2      	b.n	810db8c <_svfiprintf_r+0xa0>
 810dbe6:	9b03      	ldr	r3, [sp, #12]
 810dbe8:	1d19      	adds	r1, r3, #4
 810dbea:	681b      	ldr	r3, [r3, #0]
 810dbec:	9103      	str	r1, [sp, #12]
 810dbee:	2b00      	cmp	r3, #0
 810dbf0:	bfbb      	ittet	lt
 810dbf2:	425b      	neglt	r3, r3
 810dbf4:	f042 0202 	orrlt.w	r2, r2, #2
 810dbf8:	9307      	strge	r3, [sp, #28]
 810dbfa:	9307      	strlt	r3, [sp, #28]
 810dbfc:	bfb8      	it	lt
 810dbfe:	9204      	strlt	r2, [sp, #16]
 810dc00:	7823      	ldrb	r3, [r4, #0]
 810dc02:	2b2e      	cmp	r3, #46	@ 0x2e
 810dc04:	d10a      	bne.n	810dc1c <_svfiprintf_r+0x130>
 810dc06:	7863      	ldrb	r3, [r4, #1]
 810dc08:	2b2a      	cmp	r3, #42	@ 0x2a
 810dc0a:	d132      	bne.n	810dc72 <_svfiprintf_r+0x186>
 810dc0c:	9b03      	ldr	r3, [sp, #12]
 810dc0e:	1d1a      	adds	r2, r3, #4
 810dc10:	681b      	ldr	r3, [r3, #0]
 810dc12:	9203      	str	r2, [sp, #12]
 810dc14:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 810dc18:	3402      	adds	r4, #2
 810dc1a:	9305      	str	r3, [sp, #20]
 810dc1c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 810dce0 <_svfiprintf_r+0x1f4>
 810dc20:	7821      	ldrb	r1, [r4, #0]
 810dc22:	2203      	movs	r2, #3
 810dc24:	4650      	mov	r0, sl
 810dc26:	f7f2 fb5b 	bl	81002e0 <memchr>
 810dc2a:	b138      	cbz	r0, 810dc3c <_svfiprintf_r+0x150>
 810dc2c:	9b04      	ldr	r3, [sp, #16]
 810dc2e:	eba0 000a 	sub.w	r0, r0, sl
 810dc32:	2240      	movs	r2, #64	@ 0x40
 810dc34:	4082      	lsls	r2, r0
 810dc36:	4313      	orrs	r3, r2
 810dc38:	3401      	adds	r4, #1
 810dc3a:	9304      	str	r3, [sp, #16]
 810dc3c:	f814 1b01 	ldrb.w	r1, [r4], #1
 810dc40:	4824      	ldr	r0, [pc, #144]	@ (810dcd4 <_svfiprintf_r+0x1e8>)
 810dc42:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 810dc46:	2206      	movs	r2, #6
 810dc48:	f7f2 fb4a 	bl	81002e0 <memchr>
 810dc4c:	2800      	cmp	r0, #0
 810dc4e:	d036      	beq.n	810dcbe <_svfiprintf_r+0x1d2>
 810dc50:	4b21      	ldr	r3, [pc, #132]	@ (810dcd8 <_svfiprintf_r+0x1ec>)
 810dc52:	bb1b      	cbnz	r3, 810dc9c <_svfiprintf_r+0x1b0>
 810dc54:	9b03      	ldr	r3, [sp, #12]
 810dc56:	3307      	adds	r3, #7
 810dc58:	f023 0307 	bic.w	r3, r3, #7
 810dc5c:	3308      	adds	r3, #8
 810dc5e:	9303      	str	r3, [sp, #12]
 810dc60:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810dc62:	4433      	add	r3, r6
 810dc64:	9309      	str	r3, [sp, #36]	@ 0x24
 810dc66:	e76a      	b.n	810db3e <_svfiprintf_r+0x52>
 810dc68:	fb0c 3202 	mla	r2, ip, r2, r3
 810dc6c:	460c      	mov	r4, r1
 810dc6e:	2001      	movs	r0, #1
 810dc70:	e7a8      	b.n	810dbc4 <_svfiprintf_r+0xd8>
 810dc72:	2300      	movs	r3, #0
 810dc74:	3401      	adds	r4, #1
 810dc76:	9305      	str	r3, [sp, #20]
 810dc78:	4619      	mov	r1, r3
 810dc7a:	f04f 0c0a 	mov.w	ip, #10
 810dc7e:	4620      	mov	r0, r4
 810dc80:	f810 2b01 	ldrb.w	r2, [r0], #1
 810dc84:	3a30      	subs	r2, #48	@ 0x30
 810dc86:	2a09      	cmp	r2, #9
 810dc88:	d903      	bls.n	810dc92 <_svfiprintf_r+0x1a6>
 810dc8a:	2b00      	cmp	r3, #0
 810dc8c:	d0c6      	beq.n	810dc1c <_svfiprintf_r+0x130>
 810dc8e:	9105      	str	r1, [sp, #20]
 810dc90:	e7c4      	b.n	810dc1c <_svfiprintf_r+0x130>
 810dc92:	fb0c 2101 	mla	r1, ip, r1, r2
 810dc96:	4604      	mov	r4, r0
 810dc98:	2301      	movs	r3, #1
 810dc9a:	e7f0      	b.n	810dc7e <_svfiprintf_r+0x192>
 810dc9c:	ab03      	add	r3, sp, #12
 810dc9e:	9300      	str	r3, [sp, #0]
 810dca0:	462a      	mov	r2, r5
 810dca2:	4b0e      	ldr	r3, [pc, #56]	@ (810dcdc <_svfiprintf_r+0x1f0>)
 810dca4:	a904      	add	r1, sp, #16
 810dca6:	4638      	mov	r0, r7
 810dca8:	f7fc fc54 	bl	810a554 <_printf_float>
 810dcac:	1c42      	adds	r2, r0, #1
 810dcae:	4606      	mov	r6, r0
 810dcb0:	d1d6      	bne.n	810dc60 <_svfiprintf_r+0x174>
 810dcb2:	89ab      	ldrh	r3, [r5, #12]
 810dcb4:	065b      	lsls	r3, r3, #25
 810dcb6:	f53f af2d 	bmi.w	810db14 <_svfiprintf_r+0x28>
 810dcba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 810dcbc:	e72c      	b.n	810db18 <_svfiprintf_r+0x2c>
 810dcbe:	ab03      	add	r3, sp, #12
 810dcc0:	9300      	str	r3, [sp, #0]
 810dcc2:	462a      	mov	r2, r5
 810dcc4:	4b05      	ldr	r3, [pc, #20]	@ (810dcdc <_svfiprintf_r+0x1f0>)
 810dcc6:	a904      	add	r1, sp, #16
 810dcc8:	4638      	mov	r0, r7
 810dcca:	f7fc fedb 	bl	810aa84 <_printf_i>
 810dcce:	e7ed      	b.n	810dcac <_svfiprintf_r+0x1c0>
 810dcd0:	081af4a9 	.word	0x081af4a9
 810dcd4:	081af4b3 	.word	0x081af4b3
 810dcd8:	0810a555 	.word	0x0810a555
 810dcdc:	0810da35 	.word	0x0810da35
 810dce0:	081af4af 	.word	0x081af4af

0810dce4 <__sfputc_r>:
 810dce4:	6893      	ldr	r3, [r2, #8]
 810dce6:	3b01      	subs	r3, #1
 810dce8:	2b00      	cmp	r3, #0
 810dcea:	b410      	push	{r4}
 810dcec:	6093      	str	r3, [r2, #8]
 810dcee:	da08      	bge.n	810dd02 <__sfputc_r+0x1e>
 810dcf0:	6994      	ldr	r4, [r2, #24]
 810dcf2:	42a3      	cmp	r3, r4
 810dcf4:	db01      	blt.n	810dcfa <__sfputc_r+0x16>
 810dcf6:	290a      	cmp	r1, #10
 810dcf8:	d103      	bne.n	810dd02 <__sfputc_r+0x1e>
 810dcfa:	f85d 4b04 	ldr.w	r4, [sp], #4
 810dcfe:	f7fd bb8a 	b.w	810b416 <__swbuf_r>
 810dd02:	6813      	ldr	r3, [r2, #0]
 810dd04:	1c58      	adds	r0, r3, #1
 810dd06:	6010      	str	r0, [r2, #0]
 810dd08:	7019      	strb	r1, [r3, #0]
 810dd0a:	4608      	mov	r0, r1
 810dd0c:	f85d 4b04 	ldr.w	r4, [sp], #4
 810dd10:	4770      	bx	lr

0810dd12 <__sfputs_r>:
 810dd12:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810dd14:	4606      	mov	r6, r0
 810dd16:	460f      	mov	r7, r1
 810dd18:	4614      	mov	r4, r2
 810dd1a:	18d5      	adds	r5, r2, r3
 810dd1c:	42ac      	cmp	r4, r5
 810dd1e:	d101      	bne.n	810dd24 <__sfputs_r+0x12>
 810dd20:	2000      	movs	r0, #0
 810dd22:	e007      	b.n	810dd34 <__sfputs_r+0x22>
 810dd24:	f814 1b01 	ldrb.w	r1, [r4], #1
 810dd28:	463a      	mov	r2, r7
 810dd2a:	4630      	mov	r0, r6
 810dd2c:	f7ff ffda 	bl	810dce4 <__sfputc_r>
 810dd30:	1c43      	adds	r3, r0, #1
 810dd32:	d1f3      	bne.n	810dd1c <__sfputs_r+0xa>
 810dd34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0810dd38 <_vfiprintf_r>:
 810dd38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810dd3c:	460d      	mov	r5, r1
 810dd3e:	b09d      	sub	sp, #116	@ 0x74
 810dd40:	4614      	mov	r4, r2
 810dd42:	4698      	mov	r8, r3
 810dd44:	4606      	mov	r6, r0
 810dd46:	b118      	cbz	r0, 810dd50 <_vfiprintf_r+0x18>
 810dd48:	6a03      	ldr	r3, [r0, #32]
 810dd4a:	b90b      	cbnz	r3, 810dd50 <_vfiprintf_r+0x18>
 810dd4c:	f7fd fa5a 	bl	810b204 <__sinit>
 810dd50:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 810dd52:	07d9      	lsls	r1, r3, #31
 810dd54:	d405      	bmi.n	810dd62 <_vfiprintf_r+0x2a>
 810dd56:	89ab      	ldrh	r3, [r5, #12]
 810dd58:	059a      	lsls	r2, r3, #22
 810dd5a:	d402      	bmi.n	810dd62 <_vfiprintf_r+0x2a>
 810dd5c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 810dd5e:	f7fd fc7c 	bl	810b65a <__retarget_lock_acquire_recursive>
 810dd62:	89ab      	ldrh	r3, [r5, #12]
 810dd64:	071b      	lsls	r3, r3, #28
 810dd66:	d501      	bpl.n	810dd6c <_vfiprintf_r+0x34>
 810dd68:	692b      	ldr	r3, [r5, #16]
 810dd6a:	b99b      	cbnz	r3, 810dd94 <_vfiprintf_r+0x5c>
 810dd6c:	4629      	mov	r1, r5
 810dd6e:	4630      	mov	r0, r6
 810dd70:	f7fd fb90 	bl	810b494 <__swsetup_r>
 810dd74:	b170      	cbz	r0, 810dd94 <_vfiprintf_r+0x5c>
 810dd76:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 810dd78:	07dc      	lsls	r4, r3, #31
 810dd7a:	d504      	bpl.n	810dd86 <_vfiprintf_r+0x4e>
 810dd7c:	f04f 30ff 	mov.w	r0, #4294967295
 810dd80:	b01d      	add	sp, #116	@ 0x74
 810dd82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810dd86:	89ab      	ldrh	r3, [r5, #12]
 810dd88:	0598      	lsls	r0, r3, #22
 810dd8a:	d4f7      	bmi.n	810dd7c <_vfiprintf_r+0x44>
 810dd8c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 810dd8e:	f7fd fc65 	bl	810b65c <__retarget_lock_release_recursive>
 810dd92:	e7f3      	b.n	810dd7c <_vfiprintf_r+0x44>
 810dd94:	2300      	movs	r3, #0
 810dd96:	9309      	str	r3, [sp, #36]	@ 0x24
 810dd98:	2320      	movs	r3, #32
 810dd9a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 810dd9e:	f8cd 800c 	str.w	r8, [sp, #12]
 810dda2:	2330      	movs	r3, #48	@ 0x30
 810dda4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 810df54 <_vfiprintf_r+0x21c>
 810dda8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 810ddac:	f04f 0901 	mov.w	r9, #1
 810ddb0:	4623      	mov	r3, r4
 810ddb2:	469a      	mov	sl, r3
 810ddb4:	f813 2b01 	ldrb.w	r2, [r3], #1
 810ddb8:	b10a      	cbz	r2, 810ddbe <_vfiprintf_r+0x86>
 810ddba:	2a25      	cmp	r2, #37	@ 0x25
 810ddbc:	d1f9      	bne.n	810ddb2 <_vfiprintf_r+0x7a>
 810ddbe:	ebba 0b04 	subs.w	fp, sl, r4
 810ddc2:	d00b      	beq.n	810dddc <_vfiprintf_r+0xa4>
 810ddc4:	465b      	mov	r3, fp
 810ddc6:	4622      	mov	r2, r4
 810ddc8:	4629      	mov	r1, r5
 810ddca:	4630      	mov	r0, r6
 810ddcc:	f7ff ffa1 	bl	810dd12 <__sfputs_r>
 810ddd0:	3001      	adds	r0, #1
 810ddd2:	f000 80a7 	beq.w	810df24 <_vfiprintf_r+0x1ec>
 810ddd6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 810ddd8:	445a      	add	r2, fp
 810ddda:	9209      	str	r2, [sp, #36]	@ 0x24
 810dddc:	f89a 3000 	ldrb.w	r3, [sl]
 810dde0:	2b00      	cmp	r3, #0
 810dde2:	f000 809f 	beq.w	810df24 <_vfiprintf_r+0x1ec>
 810dde6:	2300      	movs	r3, #0
 810dde8:	f04f 32ff 	mov.w	r2, #4294967295
 810ddec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 810ddf0:	f10a 0a01 	add.w	sl, sl, #1
 810ddf4:	9304      	str	r3, [sp, #16]
 810ddf6:	9307      	str	r3, [sp, #28]
 810ddf8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 810ddfc:	931a      	str	r3, [sp, #104]	@ 0x68
 810ddfe:	4654      	mov	r4, sl
 810de00:	2205      	movs	r2, #5
 810de02:	f814 1b01 	ldrb.w	r1, [r4], #1
 810de06:	4853      	ldr	r0, [pc, #332]	@ (810df54 <_vfiprintf_r+0x21c>)
 810de08:	f7f2 fa6a 	bl	81002e0 <memchr>
 810de0c:	9a04      	ldr	r2, [sp, #16]
 810de0e:	b9d8      	cbnz	r0, 810de48 <_vfiprintf_r+0x110>
 810de10:	06d1      	lsls	r1, r2, #27
 810de12:	bf44      	itt	mi
 810de14:	2320      	movmi	r3, #32
 810de16:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 810de1a:	0713      	lsls	r3, r2, #28
 810de1c:	bf44      	itt	mi
 810de1e:	232b      	movmi	r3, #43	@ 0x2b
 810de20:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 810de24:	f89a 3000 	ldrb.w	r3, [sl]
 810de28:	2b2a      	cmp	r3, #42	@ 0x2a
 810de2a:	d015      	beq.n	810de58 <_vfiprintf_r+0x120>
 810de2c:	9a07      	ldr	r2, [sp, #28]
 810de2e:	4654      	mov	r4, sl
 810de30:	2000      	movs	r0, #0
 810de32:	f04f 0c0a 	mov.w	ip, #10
 810de36:	4621      	mov	r1, r4
 810de38:	f811 3b01 	ldrb.w	r3, [r1], #1
 810de3c:	3b30      	subs	r3, #48	@ 0x30
 810de3e:	2b09      	cmp	r3, #9
 810de40:	d94b      	bls.n	810deda <_vfiprintf_r+0x1a2>
 810de42:	b1b0      	cbz	r0, 810de72 <_vfiprintf_r+0x13a>
 810de44:	9207      	str	r2, [sp, #28]
 810de46:	e014      	b.n	810de72 <_vfiprintf_r+0x13a>
 810de48:	eba0 0308 	sub.w	r3, r0, r8
 810de4c:	fa09 f303 	lsl.w	r3, r9, r3
 810de50:	4313      	orrs	r3, r2
 810de52:	9304      	str	r3, [sp, #16]
 810de54:	46a2      	mov	sl, r4
 810de56:	e7d2      	b.n	810ddfe <_vfiprintf_r+0xc6>
 810de58:	9b03      	ldr	r3, [sp, #12]
 810de5a:	1d19      	adds	r1, r3, #4
 810de5c:	681b      	ldr	r3, [r3, #0]
 810de5e:	9103      	str	r1, [sp, #12]
 810de60:	2b00      	cmp	r3, #0
 810de62:	bfbb      	ittet	lt
 810de64:	425b      	neglt	r3, r3
 810de66:	f042 0202 	orrlt.w	r2, r2, #2
 810de6a:	9307      	strge	r3, [sp, #28]
 810de6c:	9307      	strlt	r3, [sp, #28]
 810de6e:	bfb8      	it	lt
 810de70:	9204      	strlt	r2, [sp, #16]
 810de72:	7823      	ldrb	r3, [r4, #0]
 810de74:	2b2e      	cmp	r3, #46	@ 0x2e
 810de76:	d10a      	bne.n	810de8e <_vfiprintf_r+0x156>
 810de78:	7863      	ldrb	r3, [r4, #1]
 810de7a:	2b2a      	cmp	r3, #42	@ 0x2a
 810de7c:	d132      	bne.n	810dee4 <_vfiprintf_r+0x1ac>
 810de7e:	9b03      	ldr	r3, [sp, #12]
 810de80:	1d1a      	adds	r2, r3, #4
 810de82:	681b      	ldr	r3, [r3, #0]
 810de84:	9203      	str	r2, [sp, #12]
 810de86:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 810de8a:	3402      	adds	r4, #2
 810de8c:	9305      	str	r3, [sp, #20]
 810de8e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 810df64 <_vfiprintf_r+0x22c>
 810de92:	7821      	ldrb	r1, [r4, #0]
 810de94:	2203      	movs	r2, #3
 810de96:	4650      	mov	r0, sl
 810de98:	f7f2 fa22 	bl	81002e0 <memchr>
 810de9c:	b138      	cbz	r0, 810deae <_vfiprintf_r+0x176>
 810de9e:	9b04      	ldr	r3, [sp, #16]
 810dea0:	eba0 000a 	sub.w	r0, r0, sl
 810dea4:	2240      	movs	r2, #64	@ 0x40
 810dea6:	4082      	lsls	r2, r0
 810dea8:	4313      	orrs	r3, r2
 810deaa:	3401      	adds	r4, #1
 810deac:	9304      	str	r3, [sp, #16]
 810deae:	f814 1b01 	ldrb.w	r1, [r4], #1
 810deb2:	4829      	ldr	r0, [pc, #164]	@ (810df58 <_vfiprintf_r+0x220>)
 810deb4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 810deb8:	2206      	movs	r2, #6
 810deba:	f7f2 fa11 	bl	81002e0 <memchr>
 810debe:	2800      	cmp	r0, #0
 810dec0:	d03f      	beq.n	810df42 <_vfiprintf_r+0x20a>
 810dec2:	4b26      	ldr	r3, [pc, #152]	@ (810df5c <_vfiprintf_r+0x224>)
 810dec4:	bb1b      	cbnz	r3, 810df0e <_vfiprintf_r+0x1d6>
 810dec6:	9b03      	ldr	r3, [sp, #12]
 810dec8:	3307      	adds	r3, #7
 810deca:	f023 0307 	bic.w	r3, r3, #7
 810dece:	3308      	adds	r3, #8
 810ded0:	9303      	str	r3, [sp, #12]
 810ded2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 810ded4:	443b      	add	r3, r7
 810ded6:	9309      	str	r3, [sp, #36]	@ 0x24
 810ded8:	e76a      	b.n	810ddb0 <_vfiprintf_r+0x78>
 810deda:	fb0c 3202 	mla	r2, ip, r2, r3
 810dede:	460c      	mov	r4, r1
 810dee0:	2001      	movs	r0, #1
 810dee2:	e7a8      	b.n	810de36 <_vfiprintf_r+0xfe>
 810dee4:	2300      	movs	r3, #0
 810dee6:	3401      	adds	r4, #1
 810dee8:	9305      	str	r3, [sp, #20]
 810deea:	4619      	mov	r1, r3
 810deec:	f04f 0c0a 	mov.w	ip, #10
 810def0:	4620      	mov	r0, r4
 810def2:	f810 2b01 	ldrb.w	r2, [r0], #1
 810def6:	3a30      	subs	r2, #48	@ 0x30
 810def8:	2a09      	cmp	r2, #9
 810defa:	d903      	bls.n	810df04 <_vfiprintf_r+0x1cc>
 810defc:	2b00      	cmp	r3, #0
 810defe:	d0c6      	beq.n	810de8e <_vfiprintf_r+0x156>
 810df00:	9105      	str	r1, [sp, #20]
 810df02:	e7c4      	b.n	810de8e <_vfiprintf_r+0x156>
 810df04:	fb0c 2101 	mla	r1, ip, r1, r2
 810df08:	4604      	mov	r4, r0
 810df0a:	2301      	movs	r3, #1
 810df0c:	e7f0      	b.n	810def0 <_vfiprintf_r+0x1b8>
 810df0e:	ab03      	add	r3, sp, #12
 810df10:	9300      	str	r3, [sp, #0]
 810df12:	462a      	mov	r2, r5
 810df14:	4b12      	ldr	r3, [pc, #72]	@ (810df60 <_vfiprintf_r+0x228>)
 810df16:	a904      	add	r1, sp, #16
 810df18:	4630      	mov	r0, r6
 810df1a:	f7fc fb1b 	bl	810a554 <_printf_float>
 810df1e:	4607      	mov	r7, r0
 810df20:	1c78      	adds	r0, r7, #1
 810df22:	d1d6      	bne.n	810ded2 <_vfiprintf_r+0x19a>
 810df24:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 810df26:	07d9      	lsls	r1, r3, #31
 810df28:	d405      	bmi.n	810df36 <_vfiprintf_r+0x1fe>
 810df2a:	89ab      	ldrh	r3, [r5, #12]
 810df2c:	059a      	lsls	r2, r3, #22
 810df2e:	d402      	bmi.n	810df36 <_vfiprintf_r+0x1fe>
 810df30:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 810df32:	f7fd fb93 	bl	810b65c <__retarget_lock_release_recursive>
 810df36:	89ab      	ldrh	r3, [r5, #12]
 810df38:	065b      	lsls	r3, r3, #25
 810df3a:	f53f af1f 	bmi.w	810dd7c <_vfiprintf_r+0x44>
 810df3e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 810df40:	e71e      	b.n	810dd80 <_vfiprintf_r+0x48>
 810df42:	ab03      	add	r3, sp, #12
 810df44:	9300      	str	r3, [sp, #0]
 810df46:	462a      	mov	r2, r5
 810df48:	4b05      	ldr	r3, [pc, #20]	@ (810df60 <_vfiprintf_r+0x228>)
 810df4a:	a904      	add	r1, sp, #16
 810df4c:	4630      	mov	r0, r6
 810df4e:	f7fc fd99 	bl	810aa84 <_printf_i>
 810df52:	e7e4      	b.n	810df1e <_vfiprintf_r+0x1e6>
 810df54:	081af4a9 	.word	0x081af4a9
 810df58:	081af4b3 	.word	0x081af4b3
 810df5c:	0810a555 	.word	0x0810a555
 810df60:	0810dd13 	.word	0x0810dd13
 810df64:	081af4af 	.word	0x081af4af

0810df68 <__sflush_r>:
 810df68:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 810df6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810df70:	0716      	lsls	r6, r2, #28
 810df72:	4605      	mov	r5, r0
 810df74:	460c      	mov	r4, r1
 810df76:	d454      	bmi.n	810e022 <__sflush_r+0xba>
 810df78:	684b      	ldr	r3, [r1, #4]
 810df7a:	2b00      	cmp	r3, #0
 810df7c:	dc02      	bgt.n	810df84 <__sflush_r+0x1c>
 810df7e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 810df80:	2b00      	cmp	r3, #0
 810df82:	dd48      	ble.n	810e016 <__sflush_r+0xae>
 810df84:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 810df86:	2e00      	cmp	r6, #0
 810df88:	d045      	beq.n	810e016 <__sflush_r+0xae>
 810df8a:	2300      	movs	r3, #0
 810df8c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 810df90:	682f      	ldr	r7, [r5, #0]
 810df92:	6a21      	ldr	r1, [r4, #32]
 810df94:	602b      	str	r3, [r5, #0]
 810df96:	d030      	beq.n	810dffa <__sflush_r+0x92>
 810df98:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 810df9a:	89a3      	ldrh	r3, [r4, #12]
 810df9c:	0759      	lsls	r1, r3, #29
 810df9e:	d505      	bpl.n	810dfac <__sflush_r+0x44>
 810dfa0:	6863      	ldr	r3, [r4, #4]
 810dfa2:	1ad2      	subs	r2, r2, r3
 810dfa4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 810dfa6:	b10b      	cbz	r3, 810dfac <__sflush_r+0x44>
 810dfa8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 810dfaa:	1ad2      	subs	r2, r2, r3
 810dfac:	2300      	movs	r3, #0
 810dfae:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 810dfb0:	6a21      	ldr	r1, [r4, #32]
 810dfb2:	4628      	mov	r0, r5
 810dfb4:	47b0      	blx	r6
 810dfb6:	1c43      	adds	r3, r0, #1
 810dfb8:	89a3      	ldrh	r3, [r4, #12]
 810dfba:	d106      	bne.n	810dfca <__sflush_r+0x62>
 810dfbc:	6829      	ldr	r1, [r5, #0]
 810dfbe:	291d      	cmp	r1, #29
 810dfc0:	d82b      	bhi.n	810e01a <__sflush_r+0xb2>
 810dfc2:	4a2a      	ldr	r2, [pc, #168]	@ (810e06c <__sflush_r+0x104>)
 810dfc4:	410a      	asrs	r2, r1
 810dfc6:	07d6      	lsls	r6, r2, #31
 810dfc8:	d427      	bmi.n	810e01a <__sflush_r+0xb2>
 810dfca:	2200      	movs	r2, #0
 810dfcc:	6062      	str	r2, [r4, #4]
 810dfce:	04d9      	lsls	r1, r3, #19
 810dfd0:	6922      	ldr	r2, [r4, #16]
 810dfd2:	6022      	str	r2, [r4, #0]
 810dfd4:	d504      	bpl.n	810dfe0 <__sflush_r+0x78>
 810dfd6:	1c42      	adds	r2, r0, #1
 810dfd8:	d101      	bne.n	810dfde <__sflush_r+0x76>
 810dfda:	682b      	ldr	r3, [r5, #0]
 810dfdc:	b903      	cbnz	r3, 810dfe0 <__sflush_r+0x78>
 810dfde:	6560      	str	r0, [r4, #84]	@ 0x54
 810dfe0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 810dfe2:	602f      	str	r7, [r5, #0]
 810dfe4:	b1b9      	cbz	r1, 810e016 <__sflush_r+0xae>
 810dfe6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 810dfea:	4299      	cmp	r1, r3
 810dfec:	d002      	beq.n	810dff4 <__sflush_r+0x8c>
 810dfee:	4628      	mov	r0, r5
 810dff0:	f7fe f996 	bl	810c320 <_free_r>
 810dff4:	2300      	movs	r3, #0
 810dff6:	6363      	str	r3, [r4, #52]	@ 0x34
 810dff8:	e00d      	b.n	810e016 <__sflush_r+0xae>
 810dffa:	2301      	movs	r3, #1
 810dffc:	4628      	mov	r0, r5
 810dffe:	47b0      	blx	r6
 810e000:	4602      	mov	r2, r0
 810e002:	1c50      	adds	r0, r2, #1
 810e004:	d1c9      	bne.n	810df9a <__sflush_r+0x32>
 810e006:	682b      	ldr	r3, [r5, #0]
 810e008:	2b00      	cmp	r3, #0
 810e00a:	d0c6      	beq.n	810df9a <__sflush_r+0x32>
 810e00c:	2b1d      	cmp	r3, #29
 810e00e:	d001      	beq.n	810e014 <__sflush_r+0xac>
 810e010:	2b16      	cmp	r3, #22
 810e012:	d11e      	bne.n	810e052 <__sflush_r+0xea>
 810e014:	602f      	str	r7, [r5, #0]
 810e016:	2000      	movs	r0, #0
 810e018:	e022      	b.n	810e060 <__sflush_r+0xf8>
 810e01a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 810e01e:	b21b      	sxth	r3, r3
 810e020:	e01b      	b.n	810e05a <__sflush_r+0xf2>
 810e022:	690f      	ldr	r7, [r1, #16]
 810e024:	2f00      	cmp	r7, #0
 810e026:	d0f6      	beq.n	810e016 <__sflush_r+0xae>
 810e028:	0793      	lsls	r3, r2, #30
 810e02a:	680e      	ldr	r6, [r1, #0]
 810e02c:	bf08      	it	eq
 810e02e:	694b      	ldreq	r3, [r1, #20]
 810e030:	600f      	str	r7, [r1, #0]
 810e032:	bf18      	it	ne
 810e034:	2300      	movne	r3, #0
 810e036:	eba6 0807 	sub.w	r8, r6, r7
 810e03a:	608b      	str	r3, [r1, #8]
 810e03c:	f1b8 0f00 	cmp.w	r8, #0
 810e040:	dde9      	ble.n	810e016 <__sflush_r+0xae>
 810e042:	6a21      	ldr	r1, [r4, #32]
 810e044:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 810e046:	4643      	mov	r3, r8
 810e048:	463a      	mov	r2, r7
 810e04a:	4628      	mov	r0, r5
 810e04c:	47b0      	blx	r6
 810e04e:	2800      	cmp	r0, #0
 810e050:	dc08      	bgt.n	810e064 <__sflush_r+0xfc>
 810e052:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 810e056:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 810e05a:	81a3      	strh	r3, [r4, #12]
 810e05c:	f04f 30ff 	mov.w	r0, #4294967295
 810e060:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 810e064:	4407      	add	r7, r0
 810e066:	eba8 0800 	sub.w	r8, r8, r0
 810e06a:	e7e7      	b.n	810e03c <__sflush_r+0xd4>
 810e06c:	dfbffffe 	.word	0xdfbffffe

0810e070 <_fflush_r>:
 810e070:	b538      	push	{r3, r4, r5, lr}
 810e072:	690b      	ldr	r3, [r1, #16]
 810e074:	4605      	mov	r5, r0
 810e076:	460c      	mov	r4, r1
 810e078:	b913      	cbnz	r3, 810e080 <_fflush_r+0x10>
 810e07a:	2500      	movs	r5, #0
 810e07c:	4628      	mov	r0, r5
 810e07e:	bd38      	pop	{r3, r4, r5, pc}
 810e080:	b118      	cbz	r0, 810e08a <_fflush_r+0x1a>
 810e082:	6a03      	ldr	r3, [r0, #32]
 810e084:	b90b      	cbnz	r3, 810e08a <_fflush_r+0x1a>
 810e086:	f7fd f8bd 	bl	810b204 <__sinit>
 810e08a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 810e08e:	2b00      	cmp	r3, #0
 810e090:	d0f3      	beq.n	810e07a <_fflush_r+0xa>
 810e092:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 810e094:	07d0      	lsls	r0, r2, #31
 810e096:	d404      	bmi.n	810e0a2 <_fflush_r+0x32>
 810e098:	0599      	lsls	r1, r3, #22
 810e09a:	d402      	bmi.n	810e0a2 <_fflush_r+0x32>
 810e09c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 810e09e:	f7fd fadc 	bl	810b65a <__retarget_lock_acquire_recursive>
 810e0a2:	4628      	mov	r0, r5
 810e0a4:	4621      	mov	r1, r4
 810e0a6:	f7ff ff5f 	bl	810df68 <__sflush_r>
 810e0aa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 810e0ac:	07da      	lsls	r2, r3, #31
 810e0ae:	4605      	mov	r5, r0
 810e0b0:	d4e4      	bmi.n	810e07c <_fflush_r+0xc>
 810e0b2:	89a3      	ldrh	r3, [r4, #12]
 810e0b4:	059b      	lsls	r3, r3, #22
 810e0b6:	d4e1      	bmi.n	810e07c <_fflush_r+0xc>
 810e0b8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 810e0ba:	f7fd facf 	bl	810b65c <__retarget_lock_release_recursive>
 810e0be:	e7dd      	b.n	810e07c <_fflush_r+0xc>

0810e0c0 <__swhatbuf_r>:
 810e0c0:	b570      	push	{r4, r5, r6, lr}
 810e0c2:	460c      	mov	r4, r1
 810e0c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810e0c8:	2900      	cmp	r1, #0
 810e0ca:	b096      	sub	sp, #88	@ 0x58
 810e0cc:	4615      	mov	r5, r2
 810e0ce:	461e      	mov	r6, r3
 810e0d0:	da0d      	bge.n	810e0ee <__swhatbuf_r+0x2e>
 810e0d2:	89a3      	ldrh	r3, [r4, #12]
 810e0d4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 810e0d8:	f04f 0100 	mov.w	r1, #0
 810e0dc:	bf14      	ite	ne
 810e0de:	2340      	movne	r3, #64	@ 0x40
 810e0e0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 810e0e4:	2000      	movs	r0, #0
 810e0e6:	6031      	str	r1, [r6, #0]
 810e0e8:	602b      	str	r3, [r5, #0]
 810e0ea:	b016      	add	sp, #88	@ 0x58
 810e0ec:	bd70      	pop	{r4, r5, r6, pc}
 810e0ee:	466a      	mov	r2, sp
 810e0f0:	f000 f874 	bl	810e1dc <_fstat_r>
 810e0f4:	2800      	cmp	r0, #0
 810e0f6:	dbec      	blt.n	810e0d2 <__swhatbuf_r+0x12>
 810e0f8:	9901      	ldr	r1, [sp, #4]
 810e0fa:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 810e0fe:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 810e102:	4259      	negs	r1, r3
 810e104:	4159      	adcs	r1, r3
 810e106:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 810e10a:	e7eb      	b.n	810e0e4 <__swhatbuf_r+0x24>

0810e10c <__smakebuf_r>:
 810e10c:	898b      	ldrh	r3, [r1, #12]
 810e10e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 810e110:	079d      	lsls	r5, r3, #30
 810e112:	4606      	mov	r6, r0
 810e114:	460c      	mov	r4, r1
 810e116:	d507      	bpl.n	810e128 <__smakebuf_r+0x1c>
 810e118:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 810e11c:	6023      	str	r3, [r4, #0]
 810e11e:	6123      	str	r3, [r4, #16]
 810e120:	2301      	movs	r3, #1
 810e122:	6163      	str	r3, [r4, #20]
 810e124:	b003      	add	sp, #12
 810e126:	bdf0      	pop	{r4, r5, r6, r7, pc}
 810e128:	ab01      	add	r3, sp, #4
 810e12a:	466a      	mov	r2, sp
 810e12c:	f7ff ffc8 	bl	810e0c0 <__swhatbuf_r>
 810e130:	9f00      	ldr	r7, [sp, #0]
 810e132:	4605      	mov	r5, r0
 810e134:	4639      	mov	r1, r7
 810e136:	4630      	mov	r0, r6
 810e138:	f7fc f8b2 	bl	810a2a0 <_malloc_r>
 810e13c:	b948      	cbnz	r0, 810e152 <__smakebuf_r+0x46>
 810e13e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 810e142:	059a      	lsls	r2, r3, #22
 810e144:	d4ee      	bmi.n	810e124 <__smakebuf_r+0x18>
 810e146:	f023 0303 	bic.w	r3, r3, #3
 810e14a:	f043 0302 	orr.w	r3, r3, #2
 810e14e:	81a3      	strh	r3, [r4, #12]
 810e150:	e7e2      	b.n	810e118 <__smakebuf_r+0xc>
 810e152:	89a3      	ldrh	r3, [r4, #12]
 810e154:	6020      	str	r0, [r4, #0]
 810e156:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 810e15a:	81a3      	strh	r3, [r4, #12]
 810e15c:	9b01      	ldr	r3, [sp, #4]
 810e15e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 810e162:	b15b      	cbz	r3, 810e17c <__smakebuf_r+0x70>
 810e164:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 810e168:	4630      	mov	r0, r6
 810e16a:	f000 f849 	bl	810e200 <_isatty_r>
 810e16e:	b128      	cbz	r0, 810e17c <__smakebuf_r+0x70>
 810e170:	89a3      	ldrh	r3, [r4, #12]
 810e172:	f023 0303 	bic.w	r3, r3, #3
 810e176:	f043 0301 	orr.w	r3, r3, #1
 810e17a:	81a3      	strh	r3, [r4, #12]
 810e17c:	89a3      	ldrh	r3, [r4, #12]
 810e17e:	431d      	orrs	r5, r3
 810e180:	81a5      	strh	r5, [r4, #12]
 810e182:	e7cf      	b.n	810e124 <__smakebuf_r+0x18>

0810e184 <memmove>:
 810e184:	4288      	cmp	r0, r1
 810e186:	b510      	push	{r4, lr}
 810e188:	eb01 0402 	add.w	r4, r1, r2
 810e18c:	d902      	bls.n	810e194 <memmove+0x10>
 810e18e:	4284      	cmp	r4, r0
 810e190:	4623      	mov	r3, r4
 810e192:	d807      	bhi.n	810e1a4 <memmove+0x20>
 810e194:	1e43      	subs	r3, r0, #1
 810e196:	42a1      	cmp	r1, r4
 810e198:	d008      	beq.n	810e1ac <memmove+0x28>
 810e19a:	f811 2b01 	ldrb.w	r2, [r1], #1
 810e19e:	f803 2f01 	strb.w	r2, [r3, #1]!
 810e1a2:	e7f8      	b.n	810e196 <memmove+0x12>
 810e1a4:	4402      	add	r2, r0
 810e1a6:	4601      	mov	r1, r0
 810e1a8:	428a      	cmp	r2, r1
 810e1aa:	d100      	bne.n	810e1ae <memmove+0x2a>
 810e1ac:	bd10      	pop	{r4, pc}
 810e1ae:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 810e1b2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 810e1b6:	e7f7      	b.n	810e1a8 <memmove+0x24>

0810e1b8 <strncmp>:
 810e1b8:	b510      	push	{r4, lr}
 810e1ba:	b16a      	cbz	r2, 810e1d8 <strncmp+0x20>
 810e1bc:	3901      	subs	r1, #1
 810e1be:	1884      	adds	r4, r0, r2
 810e1c0:	f810 2b01 	ldrb.w	r2, [r0], #1
 810e1c4:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 810e1c8:	429a      	cmp	r2, r3
 810e1ca:	d103      	bne.n	810e1d4 <strncmp+0x1c>
 810e1cc:	42a0      	cmp	r0, r4
 810e1ce:	d001      	beq.n	810e1d4 <strncmp+0x1c>
 810e1d0:	2a00      	cmp	r2, #0
 810e1d2:	d1f5      	bne.n	810e1c0 <strncmp+0x8>
 810e1d4:	1ad0      	subs	r0, r2, r3
 810e1d6:	bd10      	pop	{r4, pc}
 810e1d8:	4610      	mov	r0, r2
 810e1da:	e7fc      	b.n	810e1d6 <strncmp+0x1e>

0810e1dc <_fstat_r>:
 810e1dc:	b538      	push	{r3, r4, r5, lr}
 810e1de:	4d07      	ldr	r5, [pc, #28]	@ (810e1fc <_fstat_r+0x20>)
 810e1e0:	2300      	movs	r3, #0
 810e1e2:	4604      	mov	r4, r0
 810e1e4:	4608      	mov	r0, r1
 810e1e6:	4611      	mov	r1, r2
 810e1e8:	602b      	str	r3, [r5, #0]
 810e1ea:	f7f3 ffb0 	bl	810214e <_fstat>
 810e1ee:	1c43      	adds	r3, r0, #1
 810e1f0:	d102      	bne.n	810e1f8 <_fstat_r+0x1c>
 810e1f2:	682b      	ldr	r3, [r5, #0]
 810e1f4:	b103      	cbz	r3, 810e1f8 <_fstat_r+0x1c>
 810e1f6:	6023      	str	r3, [r4, #0]
 810e1f8:	bd38      	pop	{r3, r4, r5, pc}
 810e1fa:	bf00      	nop
 810e1fc:	1001ad14 	.word	0x1001ad14

0810e200 <_isatty_r>:
 810e200:	b538      	push	{r3, r4, r5, lr}
 810e202:	4d06      	ldr	r5, [pc, #24]	@ (810e21c <_isatty_r+0x1c>)
 810e204:	2300      	movs	r3, #0
 810e206:	4604      	mov	r4, r0
 810e208:	4608      	mov	r0, r1
 810e20a:	602b      	str	r3, [r5, #0]
 810e20c:	f7f3 ffa4 	bl	8102158 <_isatty>
 810e210:	1c43      	adds	r3, r0, #1
 810e212:	d102      	bne.n	810e21a <_isatty_r+0x1a>
 810e214:	682b      	ldr	r3, [r5, #0]
 810e216:	b103      	cbz	r3, 810e21a <_isatty_r+0x1a>
 810e218:	6023      	str	r3, [r4, #0]
 810e21a:	bd38      	pop	{r3, r4, r5, pc}
 810e21c:	1001ad14 	.word	0x1001ad14

0810e220 <nan>:
 810e220:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 810e228 <nan+0x8>
 810e224:	4770      	bx	lr
 810e226:	bf00      	nop
 810e228:	00000000 	.word	0x00000000
 810e22c:	7ff80000 	.word	0x7ff80000

0810e230 <__assert_func>:
 810e230:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 810e232:	4614      	mov	r4, r2
 810e234:	461a      	mov	r2, r3
 810e236:	4b09      	ldr	r3, [pc, #36]	@ (810e25c <__assert_func+0x2c>)
 810e238:	681b      	ldr	r3, [r3, #0]
 810e23a:	4605      	mov	r5, r0
 810e23c:	68d8      	ldr	r0, [r3, #12]
 810e23e:	b954      	cbnz	r4, 810e256 <__assert_func+0x26>
 810e240:	4b07      	ldr	r3, [pc, #28]	@ (810e260 <__assert_func+0x30>)
 810e242:	461c      	mov	r4, r3
 810e244:	e9cd 3401 	strd	r3, r4, [sp, #4]
 810e248:	9100      	str	r1, [sp, #0]
 810e24a:	462b      	mov	r3, r5
 810e24c:	4905      	ldr	r1, [pc, #20]	@ (810e264 <__assert_func+0x34>)
 810e24e:	f000 fb79 	bl	810e944 <fiprintf>
 810e252:	f000 fb89 	bl	810e968 <abort>
 810e256:	4b04      	ldr	r3, [pc, #16]	@ (810e268 <__assert_func+0x38>)
 810e258:	e7f4      	b.n	810e244 <__assert_func+0x14>
 810e25a:	bf00      	nop
 810e25c:	10000b7c 	.word	0x10000b7c
 810e260:	0819bc20 	.word	0x0819bc20
 810e264:	081af4cf 	.word	0x081af4cf
 810e268:	081af4c2 	.word	0x081af4c2

0810e26c <_calloc_r>:
 810e26c:	b570      	push	{r4, r5, r6, lr}
 810e26e:	fba1 5402 	umull	r5, r4, r1, r2
 810e272:	b93c      	cbnz	r4, 810e284 <_calloc_r+0x18>
 810e274:	4629      	mov	r1, r5
 810e276:	f7fc f813 	bl	810a2a0 <_malloc_r>
 810e27a:	4606      	mov	r6, r0
 810e27c:	b928      	cbnz	r0, 810e28a <_calloc_r+0x1e>
 810e27e:	2600      	movs	r6, #0
 810e280:	4630      	mov	r0, r6
 810e282:	bd70      	pop	{r4, r5, r6, pc}
 810e284:	220c      	movs	r2, #12
 810e286:	6002      	str	r2, [r0, #0]
 810e288:	e7f9      	b.n	810e27e <_calloc_r+0x12>
 810e28a:	462a      	mov	r2, r5
 810e28c:	4621      	mov	r1, r4
 810e28e:	f7fd f957 	bl	810b540 <memset>
 810e292:	e7f5      	b.n	810e280 <_calloc_r+0x14>

0810e294 <rshift>:
 810e294:	6903      	ldr	r3, [r0, #16]
 810e296:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 810e29a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 810e29e:	ea4f 1261 	mov.w	r2, r1, asr #5
 810e2a2:	f100 0414 	add.w	r4, r0, #20
 810e2a6:	dd45      	ble.n	810e334 <rshift+0xa0>
 810e2a8:	f011 011f 	ands.w	r1, r1, #31
 810e2ac:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 810e2b0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 810e2b4:	d10c      	bne.n	810e2d0 <rshift+0x3c>
 810e2b6:	f100 0710 	add.w	r7, r0, #16
 810e2ba:	4629      	mov	r1, r5
 810e2bc:	42b1      	cmp	r1, r6
 810e2be:	d334      	bcc.n	810e32a <rshift+0x96>
 810e2c0:	1a9b      	subs	r3, r3, r2
 810e2c2:	009b      	lsls	r3, r3, #2
 810e2c4:	1eea      	subs	r2, r5, #3
 810e2c6:	4296      	cmp	r6, r2
 810e2c8:	bf38      	it	cc
 810e2ca:	2300      	movcc	r3, #0
 810e2cc:	4423      	add	r3, r4
 810e2ce:	e015      	b.n	810e2fc <rshift+0x68>
 810e2d0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 810e2d4:	f1c1 0820 	rsb	r8, r1, #32
 810e2d8:	40cf      	lsrs	r7, r1
 810e2da:	f105 0e04 	add.w	lr, r5, #4
 810e2de:	46a1      	mov	r9, r4
 810e2e0:	4576      	cmp	r6, lr
 810e2e2:	46f4      	mov	ip, lr
 810e2e4:	d815      	bhi.n	810e312 <rshift+0x7e>
 810e2e6:	1a9a      	subs	r2, r3, r2
 810e2e8:	0092      	lsls	r2, r2, #2
 810e2ea:	3a04      	subs	r2, #4
 810e2ec:	3501      	adds	r5, #1
 810e2ee:	42ae      	cmp	r6, r5
 810e2f0:	bf38      	it	cc
 810e2f2:	2200      	movcc	r2, #0
 810e2f4:	18a3      	adds	r3, r4, r2
 810e2f6:	50a7      	str	r7, [r4, r2]
 810e2f8:	b107      	cbz	r7, 810e2fc <rshift+0x68>
 810e2fa:	3304      	adds	r3, #4
 810e2fc:	1b1a      	subs	r2, r3, r4
 810e2fe:	42a3      	cmp	r3, r4
 810e300:	ea4f 02a2 	mov.w	r2, r2, asr #2
 810e304:	bf08      	it	eq
 810e306:	2300      	moveq	r3, #0
 810e308:	6102      	str	r2, [r0, #16]
 810e30a:	bf08      	it	eq
 810e30c:	6143      	streq	r3, [r0, #20]
 810e30e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 810e312:	f8dc c000 	ldr.w	ip, [ip]
 810e316:	fa0c fc08 	lsl.w	ip, ip, r8
 810e31a:	ea4c 0707 	orr.w	r7, ip, r7
 810e31e:	f849 7b04 	str.w	r7, [r9], #4
 810e322:	f85e 7b04 	ldr.w	r7, [lr], #4
 810e326:	40cf      	lsrs	r7, r1
 810e328:	e7da      	b.n	810e2e0 <rshift+0x4c>
 810e32a:	f851 cb04 	ldr.w	ip, [r1], #4
 810e32e:	f847 cf04 	str.w	ip, [r7, #4]!
 810e332:	e7c3      	b.n	810e2bc <rshift+0x28>
 810e334:	4623      	mov	r3, r4
 810e336:	e7e1      	b.n	810e2fc <rshift+0x68>

0810e338 <__hexdig_fun>:
 810e338:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 810e33c:	2b09      	cmp	r3, #9
 810e33e:	d802      	bhi.n	810e346 <__hexdig_fun+0xe>
 810e340:	3820      	subs	r0, #32
 810e342:	b2c0      	uxtb	r0, r0
 810e344:	4770      	bx	lr
 810e346:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 810e34a:	2b05      	cmp	r3, #5
 810e34c:	d801      	bhi.n	810e352 <__hexdig_fun+0x1a>
 810e34e:	3847      	subs	r0, #71	@ 0x47
 810e350:	e7f7      	b.n	810e342 <__hexdig_fun+0xa>
 810e352:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 810e356:	2b05      	cmp	r3, #5
 810e358:	d801      	bhi.n	810e35e <__hexdig_fun+0x26>
 810e35a:	3827      	subs	r0, #39	@ 0x27
 810e35c:	e7f1      	b.n	810e342 <__hexdig_fun+0xa>
 810e35e:	2000      	movs	r0, #0
 810e360:	4770      	bx	lr
	...

0810e364 <__gethex>:
 810e364:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810e368:	b085      	sub	sp, #20
 810e36a:	468a      	mov	sl, r1
 810e36c:	9302      	str	r3, [sp, #8]
 810e36e:	680b      	ldr	r3, [r1, #0]
 810e370:	9001      	str	r0, [sp, #4]
 810e372:	4690      	mov	r8, r2
 810e374:	1c9c      	adds	r4, r3, #2
 810e376:	46a1      	mov	r9, r4
 810e378:	f814 0b01 	ldrb.w	r0, [r4], #1
 810e37c:	2830      	cmp	r0, #48	@ 0x30
 810e37e:	d0fa      	beq.n	810e376 <__gethex+0x12>
 810e380:	eba9 0303 	sub.w	r3, r9, r3
 810e384:	f1a3 0b02 	sub.w	fp, r3, #2
 810e388:	f7ff ffd6 	bl	810e338 <__hexdig_fun>
 810e38c:	4605      	mov	r5, r0
 810e38e:	2800      	cmp	r0, #0
 810e390:	d168      	bne.n	810e464 <__gethex+0x100>
 810e392:	49a0      	ldr	r1, [pc, #640]	@ (810e614 <__gethex+0x2b0>)
 810e394:	2201      	movs	r2, #1
 810e396:	4648      	mov	r0, r9
 810e398:	f7ff ff0e 	bl	810e1b8 <strncmp>
 810e39c:	4607      	mov	r7, r0
 810e39e:	2800      	cmp	r0, #0
 810e3a0:	d167      	bne.n	810e472 <__gethex+0x10e>
 810e3a2:	f899 0001 	ldrb.w	r0, [r9, #1]
 810e3a6:	4626      	mov	r6, r4
 810e3a8:	f7ff ffc6 	bl	810e338 <__hexdig_fun>
 810e3ac:	2800      	cmp	r0, #0
 810e3ae:	d062      	beq.n	810e476 <__gethex+0x112>
 810e3b0:	4623      	mov	r3, r4
 810e3b2:	7818      	ldrb	r0, [r3, #0]
 810e3b4:	2830      	cmp	r0, #48	@ 0x30
 810e3b6:	4699      	mov	r9, r3
 810e3b8:	f103 0301 	add.w	r3, r3, #1
 810e3bc:	d0f9      	beq.n	810e3b2 <__gethex+0x4e>
 810e3be:	f7ff ffbb 	bl	810e338 <__hexdig_fun>
 810e3c2:	fab0 f580 	clz	r5, r0
 810e3c6:	096d      	lsrs	r5, r5, #5
 810e3c8:	f04f 0b01 	mov.w	fp, #1
 810e3cc:	464a      	mov	r2, r9
 810e3ce:	4616      	mov	r6, r2
 810e3d0:	3201      	adds	r2, #1
 810e3d2:	7830      	ldrb	r0, [r6, #0]
 810e3d4:	f7ff ffb0 	bl	810e338 <__hexdig_fun>
 810e3d8:	2800      	cmp	r0, #0
 810e3da:	d1f8      	bne.n	810e3ce <__gethex+0x6a>
 810e3dc:	498d      	ldr	r1, [pc, #564]	@ (810e614 <__gethex+0x2b0>)
 810e3de:	2201      	movs	r2, #1
 810e3e0:	4630      	mov	r0, r6
 810e3e2:	f7ff fee9 	bl	810e1b8 <strncmp>
 810e3e6:	2800      	cmp	r0, #0
 810e3e8:	d13f      	bne.n	810e46a <__gethex+0x106>
 810e3ea:	b944      	cbnz	r4, 810e3fe <__gethex+0x9a>
 810e3ec:	1c74      	adds	r4, r6, #1
 810e3ee:	4622      	mov	r2, r4
 810e3f0:	4616      	mov	r6, r2
 810e3f2:	3201      	adds	r2, #1
 810e3f4:	7830      	ldrb	r0, [r6, #0]
 810e3f6:	f7ff ff9f 	bl	810e338 <__hexdig_fun>
 810e3fa:	2800      	cmp	r0, #0
 810e3fc:	d1f8      	bne.n	810e3f0 <__gethex+0x8c>
 810e3fe:	1ba4      	subs	r4, r4, r6
 810e400:	00a7      	lsls	r7, r4, #2
 810e402:	7833      	ldrb	r3, [r6, #0]
 810e404:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 810e408:	2b50      	cmp	r3, #80	@ 0x50
 810e40a:	d13e      	bne.n	810e48a <__gethex+0x126>
 810e40c:	7873      	ldrb	r3, [r6, #1]
 810e40e:	2b2b      	cmp	r3, #43	@ 0x2b
 810e410:	d033      	beq.n	810e47a <__gethex+0x116>
 810e412:	2b2d      	cmp	r3, #45	@ 0x2d
 810e414:	d034      	beq.n	810e480 <__gethex+0x11c>
 810e416:	1c71      	adds	r1, r6, #1
 810e418:	2400      	movs	r4, #0
 810e41a:	7808      	ldrb	r0, [r1, #0]
 810e41c:	f7ff ff8c 	bl	810e338 <__hexdig_fun>
 810e420:	1e43      	subs	r3, r0, #1
 810e422:	b2db      	uxtb	r3, r3
 810e424:	2b18      	cmp	r3, #24
 810e426:	d830      	bhi.n	810e48a <__gethex+0x126>
 810e428:	f1a0 0210 	sub.w	r2, r0, #16
 810e42c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 810e430:	f7ff ff82 	bl	810e338 <__hexdig_fun>
 810e434:	f100 3cff 	add.w	ip, r0, #4294967295
 810e438:	fa5f fc8c 	uxtb.w	ip, ip
 810e43c:	f1bc 0f18 	cmp.w	ip, #24
 810e440:	f04f 030a 	mov.w	r3, #10
 810e444:	d91e      	bls.n	810e484 <__gethex+0x120>
 810e446:	b104      	cbz	r4, 810e44a <__gethex+0xe6>
 810e448:	4252      	negs	r2, r2
 810e44a:	4417      	add	r7, r2
 810e44c:	f8ca 1000 	str.w	r1, [sl]
 810e450:	b1ed      	cbz	r5, 810e48e <__gethex+0x12a>
 810e452:	f1bb 0f00 	cmp.w	fp, #0
 810e456:	bf0c      	ite	eq
 810e458:	2506      	moveq	r5, #6
 810e45a:	2500      	movne	r5, #0
 810e45c:	4628      	mov	r0, r5
 810e45e:	b005      	add	sp, #20
 810e460:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810e464:	2500      	movs	r5, #0
 810e466:	462c      	mov	r4, r5
 810e468:	e7b0      	b.n	810e3cc <__gethex+0x68>
 810e46a:	2c00      	cmp	r4, #0
 810e46c:	d1c7      	bne.n	810e3fe <__gethex+0x9a>
 810e46e:	4627      	mov	r7, r4
 810e470:	e7c7      	b.n	810e402 <__gethex+0x9e>
 810e472:	464e      	mov	r6, r9
 810e474:	462f      	mov	r7, r5
 810e476:	2501      	movs	r5, #1
 810e478:	e7c3      	b.n	810e402 <__gethex+0x9e>
 810e47a:	2400      	movs	r4, #0
 810e47c:	1cb1      	adds	r1, r6, #2
 810e47e:	e7cc      	b.n	810e41a <__gethex+0xb6>
 810e480:	2401      	movs	r4, #1
 810e482:	e7fb      	b.n	810e47c <__gethex+0x118>
 810e484:	fb03 0002 	mla	r0, r3, r2, r0
 810e488:	e7ce      	b.n	810e428 <__gethex+0xc4>
 810e48a:	4631      	mov	r1, r6
 810e48c:	e7de      	b.n	810e44c <__gethex+0xe8>
 810e48e:	eba6 0309 	sub.w	r3, r6, r9
 810e492:	3b01      	subs	r3, #1
 810e494:	4629      	mov	r1, r5
 810e496:	2b07      	cmp	r3, #7
 810e498:	dc0a      	bgt.n	810e4b0 <__gethex+0x14c>
 810e49a:	9801      	ldr	r0, [sp, #4]
 810e49c:	f7fd ff8a 	bl	810c3b4 <_Balloc>
 810e4a0:	4604      	mov	r4, r0
 810e4a2:	b940      	cbnz	r0, 810e4b6 <__gethex+0x152>
 810e4a4:	4b5c      	ldr	r3, [pc, #368]	@ (810e618 <__gethex+0x2b4>)
 810e4a6:	4602      	mov	r2, r0
 810e4a8:	21e4      	movs	r1, #228	@ 0xe4
 810e4aa:	485c      	ldr	r0, [pc, #368]	@ (810e61c <__gethex+0x2b8>)
 810e4ac:	f7ff fec0 	bl	810e230 <__assert_func>
 810e4b0:	3101      	adds	r1, #1
 810e4b2:	105b      	asrs	r3, r3, #1
 810e4b4:	e7ef      	b.n	810e496 <__gethex+0x132>
 810e4b6:	f100 0a14 	add.w	sl, r0, #20
 810e4ba:	2300      	movs	r3, #0
 810e4bc:	4655      	mov	r5, sl
 810e4be:	469b      	mov	fp, r3
 810e4c0:	45b1      	cmp	r9, r6
 810e4c2:	d337      	bcc.n	810e534 <__gethex+0x1d0>
 810e4c4:	f845 bb04 	str.w	fp, [r5], #4
 810e4c8:	eba5 050a 	sub.w	r5, r5, sl
 810e4cc:	10ad      	asrs	r5, r5, #2
 810e4ce:	6125      	str	r5, [r4, #16]
 810e4d0:	4658      	mov	r0, fp
 810e4d2:	f7fe f861 	bl	810c598 <__hi0bits>
 810e4d6:	016d      	lsls	r5, r5, #5
 810e4d8:	f8d8 6000 	ldr.w	r6, [r8]
 810e4dc:	1a2d      	subs	r5, r5, r0
 810e4de:	42b5      	cmp	r5, r6
 810e4e0:	dd54      	ble.n	810e58c <__gethex+0x228>
 810e4e2:	1bad      	subs	r5, r5, r6
 810e4e4:	4629      	mov	r1, r5
 810e4e6:	4620      	mov	r0, r4
 810e4e8:	f7fe fbf5 	bl	810ccd6 <__any_on>
 810e4ec:	4681      	mov	r9, r0
 810e4ee:	b178      	cbz	r0, 810e510 <__gethex+0x1ac>
 810e4f0:	1e6b      	subs	r3, r5, #1
 810e4f2:	1159      	asrs	r1, r3, #5
 810e4f4:	f003 021f 	and.w	r2, r3, #31
 810e4f8:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 810e4fc:	f04f 0901 	mov.w	r9, #1
 810e500:	fa09 f202 	lsl.w	r2, r9, r2
 810e504:	420a      	tst	r2, r1
 810e506:	d003      	beq.n	810e510 <__gethex+0x1ac>
 810e508:	454b      	cmp	r3, r9
 810e50a:	dc36      	bgt.n	810e57a <__gethex+0x216>
 810e50c:	f04f 0902 	mov.w	r9, #2
 810e510:	4629      	mov	r1, r5
 810e512:	4620      	mov	r0, r4
 810e514:	f7ff febe 	bl	810e294 <rshift>
 810e518:	442f      	add	r7, r5
 810e51a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 810e51e:	42bb      	cmp	r3, r7
 810e520:	da42      	bge.n	810e5a8 <__gethex+0x244>
 810e522:	9801      	ldr	r0, [sp, #4]
 810e524:	4621      	mov	r1, r4
 810e526:	f7fd ff85 	bl	810c434 <_Bfree>
 810e52a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 810e52c:	2300      	movs	r3, #0
 810e52e:	6013      	str	r3, [r2, #0]
 810e530:	25a3      	movs	r5, #163	@ 0xa3
 810e532:	e793      	b.n	810e45c <__gethex+0xf8>
 810e534:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 810e538:	2a2e      	cmp	r2, #46	@ 0x2e
 810e53a:	d012      	beq.n	810e562 <__gethex+0x1fe>
 810e53c:	2b20      	cmp	r3, #32
 810e53e:	d104      	bne.n	810e54a <__gethex+0x1e6>
 810e540:	f845 bb04 	str.w	fp, [r5], #4
 810e544:	f04f 0b00 	mov.w	fp, #0
 810e548:	465b      	mov	r3, fp
 810e54a:	7830      	ldrb	r0, [r6, #0]
 810e54c:	9303      	str	r3, [sp, #12]
 810e54e:	f7ff fef3 	bl	810e338 <__hexdig_fun>
 810e552:	9b03      	ldr	r3, [sp, #12]
 810e554:	f000 000f 	and.w	r0, r0, #15
 810e558:	4098      	lsls	r0, r3
 810e55a:	ea4b 0b00 	orr.w	fp, fp, r0
 810e55e:	3304      	adds	r3, #4
 810e560:	e7ae      	b.n	810e4c0 <__gethex+0x15c>
 810e562:	45b1      	cmp	r9, r6
 810e564:	d8ea      	bhi.n	810e53c <__gethex+0x1d8>
 810e566:	492b      	ldr	r1, [pc, #172]	@ (810e614 <__gethex+0x2b0>)
 810e568:	9303      	str	r3, [sp, #12]
 810e56a:	2201      	movs	r2, #1
 810e56c:	4630      	mov	r0, r6
 810e56e:	f7ff fe23 	bl	810e1b8 <strncmp>
 810e572:	9b03      	ldr	r3, [sp, #12]
 810e574:	2800      	cmp	r0, #0
 810e576:	d1e1      	bne.n	810e53c <__gethex+0x1d8>
 810e578:	e7a2      	b.n	810e4c0 <__gethex+0x15c>
 810e57a:	1ea9      	subs	r1, r5, #2
 810e57c:	4620      	mov	r0, r4
 810e57e:	f7fe fbaa 	bl	810ccd6 <__any_on>
 810e582:	2800      	cmp	r0, #0
 810e584:	d0c2      	beq.n	810e50c <__gethex+0x1a8>
 810e586:	f04f 0903 	mov.w	r9, #3
 810e58a:	e7c1      	b.n	810e510 <__gethex+0x1ac>
 810e58c:	da09      	bge.n	810e5a2 <__gethex+0x23e>
 810e58e:	1b75      	subs	r5, r6, r5
 810e590:	4621      	mov	r1, r4
 810e592:	9801      	ldr	r0, [sp, #4]
 810e594:	462a      	mov	r2, r5
 810e596:	f7fe f965 	bl	810c864 <__lshift>
 810e59a:	1b7f      	subs	r7, r7, r5
 810e59c:	4604      	mov	r4, r0
 810e59e:	f100 0a14 	add.w	sl, r0, #20
 810e5a2:	f04f 0900 	mov.w	r9, #0
 810e5a6:	e7b8      	b.n	810e51a <__gethex+0x1b6>
 810e5a8:	f8d8 5004 	ldr.w	r5, [r8, #4]
 810e5ac:	42bd      	cmp	r5, r7
 810e5ae:	dd6f      	ble.n	810e690 <__gethex+0x32c>
 810e5b0:	1bed      	subs	r5, r5, r7
 810e5b2:	42ae      	cmp	r6, r5
 810e5b4:	dc34      	bgt.n	810e620 <__gethex+0x2bc>
 810e5b6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 810e5ba:	2b02      	cmp	r3, #2
 810e5bc:	d022      	beq.n	810e604 <__gethex+0x2a0>
 810e5be:	2b03      	cmp	r3, #3
 810e5c0:	d024      	beq.n	810e60c <__gethex+0x2a8>
 810e5c2:	2b01      	cmp	r3, #1
 810e5c4:	d115      	bne.n	810e5f2 <__gethex+0x28e>
 810e5c6:	42ae      	cmp	r6, r5
 810e5c8:	d113      	bne.n	810e5f2 <__gethex+0x28e>
 810e5ca:	2e01      	cmp	r6, #1
 810e5cc:	d10b      	bne.n	810e5e6 <__gethex+0x282>
 810e5ce:	9a02      	ldr	r2, [sp, #8]
 810e5d0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 810e5d4:	6013      	str	r3, [r2, #0]
 810e5d6:	2301      	movs	r3, #1
 810e5d8:	6123      	str	r3, [r4, #16]
 810e5da:	f8ca 3000 	str.w	r3, [sl]
 810e5de:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 810e5e0:	2562      	movs	r5, #98	@ 0x62
 810e5e2:	601c      	str	r4, [r3, #0]
 810e5e4:	e73a      	b.n	810e45c <__gethex+0xf8>
 810e5e6:	1e71      	subs	r1, r6, #1
 810e5e8:	4620      	mov	r0, r4
 810e5ea:	f7fe fb74 	bl	810ccd6 <__any_on>
 810e5ee:	2800      	cmp	r0, #0
 810e5f0:	d1ed      	bne.n	810e5ce <__gethex+0x26a>
 810e5f2:	9801      	ldr	r0, [sp, #4]
 810e5f4:	4621      	mov	r1, r4
 810e5f6:	f7fd ff1d 	bl	810c434 <_Bfree>
 810e5fa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 810e5fc:	2300      	movs	r3, #0
 810e5fe:	6013      	str	r3, [r2, #0]
 810e600:	2550      	movs	r5, #80	@ 0x50
 810e602:	e72b      	b.n	810e45c <__gethex+0xf8>
 810e604:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 810e606:	2b00      	cmp	r3, #0
 810e608:	d1f3      	bne.n	810e5f2 <__gethex+0x28e>
 810e60a:	e7e0      	b.n	810e5ce <__gethex+0x26a>
 810e60c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 810e60e:	2b00      	cmp	r3, #0
 810e610:	d1dd      	bne.n	810e5ce <__gethex+0x26a>
 810e612:	e7ee      	b.n	810e5f2 <__gethex+0x28e>
 810e614:	081af350 	.word	0x081af350
 810e618:	081af1e9 	.word	0x081af1e9
 810e61c:	081af4fe 	.word	0x081af4fe
 810e620:	1e6f      	subs	r7, r5, #1
 810e622:	f1b9 0f00 	cmp.w	r9, #0
 810e626:	d130      	bne.n	810e68a <__gethex+0x326>
 810e628:	b127      	cbz	r7, 810e634 <__gethex+0x2d0>
 810e62a:	4639      	mov	r1, r7
 810e62c:	4620      	mov	r0, r4
 810e62e:	f7fe fb52 	bl	810ccd6 <__any_on>
 810e632:	4681      	mov	r9, r0
 810e634:	117a      	asrs	r2, r7, #5
 810e636:	2301      	movs	r3, #1
 810e638:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 810e63c:	f007 071f 	and.w	r7, r7, #31
 810e640:	40bb      	lsls	r3, r7
 810e642:	4213      	tst	r3, r2
 810e644:	4629      	mov	r1, r5
 810e646:	4620      	mov	r0, r4
 810e648:	bf18      	it	ne
 810e64a:	f049 0902 	orrne.w	r9, r9, #2
 810e64e:	f7ff fe21 	bl	810e294 <rshift>
 810e652:	f8d8 7004 	ldr.w	r7, [r8, #4]
 810e656:	1b76      	subs	r6, r6, r5
 810e658:	2502      	movs	r5, #2
 810e65a:	f1b9 0f00 	cmp.w	r9, #0
 810e65e:	d047      	beq.n	810e6f0 <__gethex+0x38c>
 810e660:	f8d8 300c 	ldr.w	r3, [r8, #12]
 810e664:	2b02      	cmp	r3, #2
 810e666:	d015      	beq.n	810e694 <__gethex+0x330>
 810e668:	2b03      	cmp	r3, #3
 810e66a:	d017      	beq.n	810e69c <__gethex+0x338>
 810e66c:	2b01      	cmp	r3, #1
 810e66e:	d109      	bne.n	810e684 <__gethex+0x320>
 810e670:	f019 0f02 	tst.w	r9, #2
 810e674:	d006      	beq.n	810e684 <__gethex+0x320>
 810e676:	f8da 3000 	ldr.w	r3, [sl]
 810e67a:	ea49 0903 	orr.w	r9, r9, r3
 810e67e:	f019 0f01 	tst.w	r9, #1
 810e682:	d10e      	bne.n	810e6a2 <__gethex+0x33e>
 810e684:	f045 0510 	orr.w	r5, r5, #16
 810e688:	e032      	b.n	810e6f0 <__gethex+0x38c>
 810e68a:	f04f 0901 	mov.w	r9, #1
 810e68e:	e7d1      	b.n	810e634 <__gethex+0x2d0>
 810e690:	2501      	movs	r5, #1
 810e692:	e7e2      	b.n	810e65a <__gethex+0x2f6>
 810e694:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 810e696:	f1c3 0301 	rsb	r3, r3, #1
 810e69a:	930f      	str	r3, [sp, #60]	@ 0x3c
 810e69c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 810e69e:	2b00      	cmp	r3, #0
 810e6a0:	d0f0      	beq.n	810e684 <__gethex+0x320>
 810e6a2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 810e6a6:	f104 0314 	add.w	r3, r4, #20
 810e6aa:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 810e6ae:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 810e6b2:	f04f 0c00 	mov.w	ip, #0
 810e6b6:	4618      	mov	r0, r3
 810e6b8:	f853 2b04 	ldr.w	r2, [r3], #4
 810e6bc:	f1b2 3fff 	cmp.w	r2, #4294967295
 810e6c0:	d01b      	beq.n	810e6fa <__gethex+0x396>
 810e6c2:	3201      	adds	r2, #1
 810e6c4:	6002      	str	r2, [r0, #0]
 810e6c6:	2d02      	cmp	r5, #2
 810e6c8:	f104 0314 	add.w	r3, r4, #20
 810e6cc:	d13c      	bne.n	810e748 <__gethex+0x3e4>
 810e6ce:	f8d8 2000 	ldr.w	r2, [r8]
 810e6d2:	3a01      	subs	r2, #1
 810e6d4:	42b2      	cmp	r2, r6
 810e6d6:	d109      	bne.n	810e6ec <__gethex+0x388>
 810e6d8:	1171      	asrs	r1, r6, #5
 810e6da:	2201      	movs	r2, #1
 810e6dc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 810e6e0:	f006 061f 	and.w	r6, r6, #31
 810e6e4:	fa02 f606 	lsl.w	r6, r2, r6
 810e6e8:	421e      	tst	r6, r3
 810e6ea:	d13a      	bne.n	810e762 <__gethex+0x3fe>
 810e6ec:	f045 0520 	orr.w	r5, r5, #32
 810e6f0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 810e6f2:	601c      	str	r4, [r3, #0]
 810e6f4:	9b02      	ldr	r3, [sp, #8]
 810e6f6:	601f      	str	r7, [r3, #0]
 810e6f8:	e6b0      	b.n	810e45c <__gethex+0xf8>
 810e6fa:	4299      	cmp	r1, r3
 810e6fc:	f843 cc04 	str.w	ip, [r3, #-4]
 810e700:	d8d9      	bhi.n	810e6b6 <__gethex+0x352>
 810e702:	68a3      	ldr	r3, [r4, #8]
 810e704:	459b      	cmp	fp, r3
 810e706:	db17      	blt.n	810e738 <__gethex+0x3d4>
 810e708:	6861      	ldr	r1, [r4, #4]
 810e70a:	9801      	ldr	r0, [sp, #4]
 810e70c:	3101      	adds	r1, #1
 810e70e:	f7fd fe51 	bl	810c3b4 <_Balloc>
 810e712:	4681      	mov	r9, r0
 810e714:	b918      	cbnz	r0, 810e71e <__gethex+0x3ba>
 810e716:	4b1a      	ldr	r3, [pc, #104]	@ (810e780 <__gethex+0x41c>)
 810e718:	4602      	mov	r2, r0
 810e71a:	2184      	movs	r1, #132	@ 0x84
 810e71c:	e6c5      	b.n	810e4aa <__gethex+0x146>
 810e71e:	6922      	ldr	r2, [r4, #16]
 810e720:	3202      	adds	r2, #2
 810e722:	f104 010c 	add.w	r1, r4, #12
 810e726:	0092      	lsls	r2, r2, #2
 810e728:	300c      	adds	r0, #12
 810e72a:	f7fc ff98 	bl	810b65e <memcpy>
 810e72e:	4621      	mov	r1, r4
 810e730:	9801      	ldr	r0, [sp, #4]
 810e732:	f7fd fe7f 	bl	810c434 <_Bfree>
 810e736:	464c      	mov	r4, r9
 810e738:	6923      	ldr	r3, [r4, #16]
 810e73a:	1c5a      	adds	r2, r3, #1
 810e73c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 810e740:	6122      	str	r2, [r4, #16]
 810e742:	2201      	movs	r2, #1
 810e744:	615a      	str	r2, [r3, #20]
 810e746:	e7be      	b.n	810e6c6 <__gethex+0x362>
 810e748:	6922      	ldr	r2, [r4, #16]
 810e74a:	455a      	cmp	r2, fp
 810e74c:	dd0b      	ble.n	810e766 <__gethex+0x402>
 810e74e:	2101      	movs	r1, #1
 810e750:	4620      	mov	r0, r4
 810e752:	f7ff fd9f 	bl	810e294 <rshift>
 810e756:	f8d8 3008 	ldr.w	r3, [r8, #8]
 810e75a:	3701      	adds	r7, #1
 810e75c:	42bb      	cmp	r3, r7
 810e75e:	f6ff aee0 	blt.w	810e522 <__gethex+0x1be>
 810e762:	2501      	movs	r5, #1
 810e764:	e7c2      	b.n	810e6ec <__gethex+0x388>
 810e766:	f016 061f 	ands.w	r6, r6, #31
 810e76a:	d0fa      	beq.n	810e762 <__gethex+0x3fe>
 810e76c:	4453      	add	r3, sl
 810e76e:	f1c6 0620 	rsb	r6, r6, #32
 810e772:	f853 0c04 	ldr.w	r0, [r3, #-4]
 810e776:	f7fd ff0f 	bl	810c598 <__hi0bits>
 810e77a:	42b0      	cmp	r0, r6
 810e77c:	dbe7      	blt.n	810e74e <__gethex+0x3ea>
 810e77e:	e7f0      	b.n	810e762 <__gethex+0x3fe>
 810e780:	081af1e9 	.word	0x081af1e9

0810e784 <L_shift>:
 810e784:	f1c2 0208 	rsb	r2, r2, #8
 810e788:	0092      	lsls	r2, r2, #2
 810e78a:	b570      	push	{r4, r5, r6, lr}
 810e78c:	f1c2 0620 	rsb	r6, r2, #32
 810e790:	6843      	ldr	r3, [r0, #4]
 810e792:	6804      	ldr	r4, [r0, #0]
 810e794:	fa03 f506 	lsl.w	r5, r3, r6
 810e798:	432c      	orrs	r4, r5
 810e79a:	40d3      	lsrs	r3, r2
 810e79c:	6004      	str	r4, [r0, #0]
 810e79e:	f840 3f04 	str.w	r3, [r0, #4]!
 810e7a2:	4288      	cmp	r0, r1
 810e7a4:	d3f4      	bcc.n	810e790 <L_shift+0xc>
 810e7a6:	bd70      	pop	{r4, r5, r6, pc}

0810e7a8 <__match>:
 810e7a8:	b530      	push	{r4, r5, lr}
 810e7aa:	6803      	ldr	r3, [r0, #0]
 810e7ac:	3301      	adds	r3, #1
 810e7ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 810e7b2:	b914      	cbnz	r4, 810e7ba <__match+0x12>
 810e7b4:	6003      	str	r3, [r0, #0]
 810e7b6:	2001      	movs	r0, #1
 810e7b8:	bd30      	pop	{r4, r5, pc}
 810e7ba:	f813 2b01 	ldrb.w	r2, [r3], #1
 810e7be:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 810e7c2:	2d19      	cmp	r5, #25
 810e7c4:	bf98      	it	ls
 810e7c6:	3220      	addls	r2, #32
 810e7c8:	42a2      	cmp	r2, r4
 810e7ca:	d0f0      	beq.n	810e7ae <__match+0x6>
 810e7cc:	2000      	movs	r0, #0
 810e7ce:	e7f3      	b.n	810e7b8 <__match+0x10>

0810e7d0 <__hexnan>:
 810e7d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810e7d4:	680b      	ldr	r3, [r1, #0]
 810e7d6:	6801      	ldr	r1, [r0, #0]
 810e7d8:	115e      	asrs	r6, r3, #5
 810e7da:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 810e7de:	f013 031f 	ands.w	r3, r3, #31
 810e7e2:	b087      	sub	sp, #28
 810e7e4:	bf18      	it	ne
 810e7e6:	3604      	addne	r6, #4
 810e7e8:	2500      	movs	r5, #0
 810e7ea:	1f37      	subs	r7, r6, #4
 810e7ec:	4682      	mov	sl, r0
 810e7ee:	4690      	mov	r8, r2
 810e7f0:	9301      	str	r3, [sp, #4]
 810e7f2:	f846 5c04 	str.w	r5, [r6, #-4]
 810e7f6:	46b9      	mov	r9, r7
 810e7f8:	463c      	mov	r4, r7
 810e7fa:	9502      	str	r5, [sp, #8]
 810e7fc:	46ab      	mov	fp, r5
 810e7fe:	784a      	ldrb	r2, [r1, #1]
 810e800:	1c4b      	adds	r3, r1, #1
 810e802:	9303      	str	r3, [sp, #12]
 810e804:	b342      	cbz	r2, 810e858 <__hexnan+0x88>
 810e806:	4610      	mov	r0, r2
 810e808:	9105      	str	r1, [sp, #20]
 810e80a:	9204      	str	r2, [sp, #16]
 810e80c:	f7ff fd94 	bl	810e338 <__hexdig_fun>
 810e810:	2800      	cmp	r0, #0
 810e812:	d151      	bne.n	810e8b8 <__hexnan+0xe8>
 810e814:	9a04      	ldr	r2, [sp, #16]
 810e816:	9905      	ldr	r1, [sp, #20]
 810e818:	2a20      	cmp	r2, #32
 810e81a:	d818      	bhi.n	810e84e <__hexnan+0x7e>
 810e81c:	9b02      	ldr	r3, [sp, #8]
 810e81e:	459b      	cmp	fp, r3
 810e820:	dd13      	ble.n	810e84a <__hexnan+0x7a>
 810e822:	454c      	cmp	r4, r9
 810e824:	d206      	bcs.n	810e834 <__hexnan+0x64>
 810e826:	2d07      	cmp	r5, #7
 810e828:	dc04      	bgt.n	810e834 <__hexnan+0x64>
 810e82a:	462a      	mov	r2, r5
 810e82c:	4649      	mov	r1, r9
 810e82e:	4620      	mov	r0, r4
 810e830:	f7ff ffa8 	bl	810e784 <L_shift>
 810e834:	4544      	cmp	r4, r8
 810e836:	d952      	bls.n	810e8de <__hexnan+0x10e>
 810e838:	2300      	movs	r3, #0
 810e83a:	f1a4 0904 	sub.w	r9, r4, #4
 810e83e:	f844 3c04 	str.w	r3, [r4, #-4]
 810e842:	f8cd b008 	str.w	fp, [sp, #8]
 810e846:	464c      	mov	r4, r9
 810e848:	461d      	mov	r5, r3
 810e84a:	9903      	ldr	r1, [sp, #12]
 810e84c:	e7d7      	b.n	810e7fe <__hexnan+0x2e>
 810e84e:	2a29      	cmp	r2, #41	@ 0x29
 810e850:	d157      	bne.n	810e902 <__hexnan+0x132>
 810e852:	3102      	adds	r1, #2
 810e854:	f8ca 1000 	str.w	r1, [sl]
 810e858:	f1bb 0f00 	cmp.w	fp, #0
 810e85c:	d051      	beq.n	810e902 <__hexnan+0x132>
 810e85e:	454c      	cmp	r4, r9
 810e860:	d206      	bcs.n	810e870 <__hexnan+0xa0>
 810e862:	2d07      	cmp	r5, #7
 810e864:	dc04      	bgt.n	810e870 <__hexnan+0xa0>
 810e866:	462a      	mov	r2, r5
 810e868:	4649      	mov	r1, r9
 810e86a:	4620      	mov	r0, r4
 810e86c:	f7ff ff8a 	bl	810e784 <L_shift>
 810e870:	4544      	cmp	r4, r8
 810e872:	d936      	bls.n	810e8e2 <__hexnan+0x112>
 810e874:	f1a8 0204 	sub.w	r2, r8, #4
 810e878:	4623      	mov	r3, r4
 810e87a:	f853 1b04 	ldr.w	r1, [r3], #4
 810e87e:	f842 1f04 	str.w	r1, [r2, #4]!
 810e882:	429f      	cmp	r7, r3
 810e884:	d2f9      	bcs.n	810e87a <__hexnan+0xaa>
 810e886:	1b3b      	subs	r3, r7, r4
 810e888:	f023 0303 	bic.w	r3, r3, #3
 810e88c:	3304      	adds	r3, #4
 810e88e:	3401      	adds	r4, #1
 810e890:	3e03      	subs	r6, #3
 810e892:	42b4      	cmp	r4, r6
 810e894:	bf88      	it	hi
 810e896:	2304      	movhi	r3, #4
 810e898:	4443      	add	r3, r8
 810e89a:	2200      	movs	r2, #0
 810e89c:	f843 2b04 	str.w	r2, [r3], #4
 810e8a0:	429f      	cmp	r7, r3
 810e8a2:	d2fb      	bcs.n	810e89c <__hexnan+0xcc>
 810e8a4:	683b      	ldr	r3, [r7, #0]
 810e8a6:	b91b      	cbnz	r3, 810e8b0 <__hexnan+0xe0>
 810e8a8:	4547      	cmp	r7, r8
 810e8aa:	d128      	bne.n	810e8fe <__hexnan+0x12e>
 810e8ac:	2301      	movs	r3, #1
 810e8ae:	603b      	str	r3, [r7, #0]
 810e8b0:	2005      	movs	r0, #5
 810e8b2:	b007      	add	sp, #28
 810e8b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810e8b8:	3501      	adds	r5, #1
 810e8ba:	2d08      	cmp	r5, #8
 810e8bc:	f10b 0b01 	add.w	fp, fp, #1
 810e8c0:	dd06      	ble.n	810e8d0 <__hexnan+0x100>
 810e8c2:	4544      	cmp	r4, r8
 810e8c4:	d9c1      	bls.n	810e84a <__hexnan+0x7a>
 810e8c6:	2300      	movs	r3, #0
 810e8c8:	f844 3c04 	str.w	r3, [r4, #-4]
 810e8cc:	2501      	movs	r5, #1
 810e8ce:	3c04      	subs	r4, #4
 810e8d0:	6822      	ldr	r2, [r4, #0]
 810e8d2:	f000 000f 	and.w	r0, r0, #15
 810e8d6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 810e8da:	6020      	str	r0, [r4, #0]
 810e8dc:	e7b5      	b.n	810e84a <__hexnan+0x7a>
 810e8de:	2508      	movs	r5, #8
 810e8e0:	e7b3      	b.n	810e84a <__hexnan+0x7a>
 810e8e2:	9b01      	ldr	r3, [sp, #4]
 810e8e4:	2b00      	cmp	r3, #0
 810e8e6:	d0dd      	beq.n	810e8a4 <__hexnan+0xd4>
 810e8e8:	f1c3 0320 	rsb	r3, r3, #32
 810e8ec:	f04f 32ff 	mov.w	r2, #4294967295
 810e8f0:	40da      	lsrs	r2, r3
 810e8f2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 810e8f6:	4013      	ands	r3, r2
 810e8f8:	f846 3c04 	str.w	r3, [r6, #-4]
 810e8fc:	e7d2      	b.n	810e8a4 <__hexnan+0xd4>
 810e8fe:	3f04      	subs	r7, #4
 810e900:	e7d0      	b.n	810e8a4 <__hexnan+0xd4>
 810e902:	2004      	movs	r0, #4
 810e904:	e7d5      	b.n	810e8b2 <__hexnan+0xe2>

0810e906 <__ascii_mbtowc>:
 810e906:	b082      	sub	sp, #8
 810e908:	b901      	cbnz	r1, 810e90c <__ascii_mbtowc+0x6>
 810e90a:	a901      	add	r1, sp, #4
 810e90c:	b142      	cbz	r2, 810e920 <__ascii_mbtowc+0x1a>
 810e90e:	b14b      	cbz	r3, 810e924 <__ascii_mbtowc+0x1e>
 810e910:	7813      	ldrb	r3, [r2, #0]
 810e912:	600b      	str	r3, [r1, #0]
 810e914:	7812      	ldrb	r2, [r2, #0]
 810e916:	1e10      	subs	r0, r2, #0
 810e918:	bf18      	it	ne
 810e91a:	2001      	movne	r0, #1
 810e91c:	b002      	add	sp, #8
 810e91e:	4770      	bx	lr
 810e920:	4610      	mov	r0, r2
 810e922:	e7fb      	b.n	810e91c <__ascii_mbtowc+0x16>
 810e924:	f06f 0001 	mvn.w	r0, #1
 810e928:	e7f8      	b.n	810e91c <__ascii_mbtowc+0x16>

0810e92a <__ascii_wctomb>:
 810e92a:	4603      	mov	r3, r0
 810e92c:	4608      	mov	r0, r1
 810e92e:	b141      	cbz	r1, 810e942 <__ascii_wctomb+0x18>
 810e930:	2aff      	cmp	r2, #255	@ 0xff
 810e932:	d904      	bls.n	810e93e <__ascii_wctomb+0x14>
 810e934:	228a      	movs	r2, #138	@ 0x8a
 810e936:	601a      	str	r2, [r3, #0]
 810e938:	f04f 30ff 	mov.w	r0, #4294967295
 810e93c:	4770      	bx	lr
 810e93e:	700a      	strb	r2, [r1, #0]
 810e940:	2001      	movs	r0, #1
 810e942:	4770      	bx	lr

0810e944 <fiprintf>:
 810e944:	b40e      	push	{r1, r2, r3}
 810e946:	b503      	push	{r0, r1, lr}
 810e948:	4601      	mov	r1, r0
 810e94a:	ab03      	add	r3, sp, #12
 810e94c:	4805      	ldr	r0, [pc, #20]	@ (810e964 <fiprintf+0x20>)
 810e94e:	f853 2b04 	ldr.w	r2, [r3], #4
 810e952:	6800      	ldr	r0, [r0, #0]
 810e954:	9301      	str	r3, [sp, #4]
 810e956:	f7ff f9ef 	bl	810dd38 <_vfiprintf_r>
 810e95a:	b002      	add	sp, #8
 810e95c:	f85d eb04 	ldr.w	lr, [sp], #4
 810e960:	b003      	add	sp, #12
 810e962:	4770      	bx	lr
 810e964:	10000b7c 	.word	0x10000b7c

0810e968 <abort>:
 810e968:	b508      	push	{r3, lr}
 810e96a:	2006      	movs	r0, #6
 810e96c:	f000 f82c 	bl	810e9c8 <raise>
 810e970:	2001      	movs	r0, #1
 810e972:	f7f3 fbd5 	bl	8102120 <_exit>

0810e976 <_raise_r>:
 810e976:	291f      	cmp	r1, #31
 810e978:	b538      	push	{r3, r4, r5, lr}
 810e97a:	4605      	mov	r5, r0
 810e97c:	460c      	mov	r4, r1
 810e97e:	d904      	bls.n	810e98a <_raise_r+0x14>
 810e980:	2316      	movs	r3, #22
 810e982:	6003      	str	r3, [r0, #0]
 810e984:	f04f 30ff 	mov.w	r0, #4294967295
 810e988:	bd38      	pop	{r3, r4, r5, pc}
 810e98a:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 810e98c:	b112      	cbz	r2, 810e994 <_raise_r+0x1e>
 810e98e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 810e992:	b94b      	cbnz	r3, 810e9a8 <_raise_r+0x32>
 810e994:	4628      	mov	r0, r5
 810e996:	f000 f831 	bl	810e9fc <_getpid_r>
 810e99a:	4622      	mov	r2, r4
 810e99c:	4601      	mov	r1, r0
 810e99e:	4628      	mov	r0, r5
 810e9a0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 810e9a4:	f000 b818 	b.w	810e9d8 <_kill_r>
 810e9a8:	2b01      	cmp	r3, #1
 810e9aa:	d00a      	beq.n	810e9c2 <_raise_r+0x4c>
 810e9ac:	1c59      	adds	r1, r3, #1
 810e9ae:	d103      	bne.n	810e9b8 <_raise_r+0x42>
 810e9b0:	2316      	movs	r3, #22
 810e9b2:	6003      	str	r3, [r0, #0]
 810e9b4:	2001      	movs	r0, #1
 810e9b6:	e7e7      	b.n	810e988 <_raise_r+0x12>
 810e9b8:	2100      	movs	r1, #0
 810e9ba:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 810e9be:	4620      	mov	r0, r4
 810e9c0:	4798      	blx	r3
 810e9c2:	2000      	movs	r0, #0
 810e9c4:	e7e0      	b.n	810e988 <_raise_r+0x12>
	...

0810e9c8 <raise>:
 810e9c8:	4b02      	ldr	r3, [pc, #8]	@ (810e9d4 <raise+0xc>)
 810e9ca:	4601      	mov	r1, r0
 810e9cc:	6818      	ldr	r0, [r3, #0]
 810e9ce:	f7ff bfd2 	b.w	810e976 <_raise_r>
 810e9d2:	bf00      	nop
 810e9d4:	10000b7c 	.word	0x10000b7c

0810e9d8 <_kill_r>:
 810e9d8:	b538      	push	{r3, r4, r5, lr}
 810e9da:	4d07      	ldr	r5, [pc, #28]	@ (810e9f8 <_kill_r+0x20>)
 810e9dc:	2300      	movs	r3, #0
 810e9de:	4604      	mov	r4, r0
 810e9e0:	4608      	mov	r0, r1
 810e9e2:	4611      	mov	r1, r2
 810e9e4:	602b      	str	r3, [r5, #0]
 810e9e6:	f7f3 fb93 	bl	8102110 <_kill>
 810e9ea:	1c43      	adds	r3, r0, #1
 810e9ec:	d102      	bne.n	810e9f4 <_kill_r+0x1c>
 810e9ee:	682b      	ldr	r3, [r5, #0]
 810e9f0:	b103      	cbz	r3, 810e9f4 <_kill_r+0x1c>
 810e9f2:	6023      	str	r3, [r4, #0]
 810e9f4:	bd38      	pop	{r3, r4, r5, pc}
 810e9f6:	bf00      	nop
 810e9f8:	1001ad14 	.word	0x1001ad14

0810e9fc <_getpid_r>:
 810e9fc:	f7f3 bb86 	b.w	810210c <_getpid>

0810ea00 <expf>:
 810ea00:	b508      	push	{r3, lr}
 810ea02:	ed2d 8b02 	vpush	{d8}
 810ea06:	eef0 8a40 	vmov.f32	s17, s0
 810ea0a:	f000 f8af 	bl	810eb6c <__ieee754_expf>
 810ea0e:	eeb0 8a40 	vmov.f32	s16, s0
 810ea12:	eeb0 0a68 	vmov.f32	s0, s17
 810ea16:	f000 f875 	bl	810eb04 <finitef>
 810ea1a:	b160      	cbz	r0, 810ea36 <expf+0x36>
 810ea1c:	eddf 7a0f 	vldr	s15, [pc, #60]	@ 810ea5c <expf+0x5c>
 810ea20:	eef4 8ae7 	vcmpe.f32	s17, s15
 810ea24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 810ea28:	dd0a      	ble.n	810ea40 <expf+0x40>
 810ea2a:	f7fc fdeb 	bl	810b604 <__errno>
 810ea2e:	ed9f 8a0c 	vldr	s16, [pc, #48]	@ 810ea60 <expf+0x60>
 810ea32:	2322      	movs	r3, #34	@ 0x22
 810ea34:	6003      	str	r3, [r0, #0]
 810ea36:	eeb0 0a48 	vmov.f32	s0, s16
 810ea3a:	ecbd 8b02 	vpop	{d8}
 810ea3e:	bd08      	pop	{r3, pc}
 810ea40:	eddf 7a08 	vldr	s15, [pc, #32]	@ 810ea64 <expf+0x64>
 810ea44:	eef4 8ae7 	vcmpe.f32	s17, s15
 810ea48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 810ea4c:	d5f3      	bpl.n	810ea36 <expf+0x36>
 810ea4e:	f7fc fdd9 	bl	810b604 <__errno>
 810ea52:	2322      	movs	r3, #34	@ 0x22
 810ea54:	ed9f 8a04 	vldr	s16, [pc, #16]	@ 810ea68 <expf+0x68>
 810ea58:	6003      	str	r3, [r0, #0]
 810ea5a:	e7ec      	b.n	810ea36 <expf+0x36>
 810ea5c:	42b17217 	.word	0x42b17217
 810ea60:	7f800000 	.word	0x7f800000
 810ea64:	c2cff1b5 	.word	0xc2cff1b5
 810ea68:	00000000 	.word	0x00000000

0810ea6c <log10f>:
 810ea6c:	b508      	push	{r3, lr}
 810ea6e:	ed2d 8b02 	vpush	{d8}
 810ea72:	eeb0 8a40 	vmov.f32	s16, s0
 810ea76:	f000 fa39 	bl	810eeec <__ieee754_log10f>
 810ea7a:	eeb4 8a48 	vcmp.f32	s16, s16
 810ea7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 810ea82:	d60f      	bvs.n	810eaa4 <log10f+0x38>
 810ea84:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 810ea88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 810ea8c:	d80a      	bhi.n	810eaa4 <log10f+0x38>
 810ea8e:	eeb5 8a40 	vcmp.f32	s16, #0.0
 810ea92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 810ea96:	d108      	bne.n	810eaaa <log10f+0x3e>
 810ea98:	f7fc fdb4 	bl	810b604 <__errno>
 810ea9c:	2322      	movs	r3, #34	@ 0x22
 810ea9e:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 810eac0 <log10f+0x54>
 810eaa2:	6003      	str	r3, [r0, #0]
 810eaa4:	ecbd 8b02 	vpop	{d8}
 810eaa8:	bd08      	pop	{r3, pc}
 810eaaa:	f7fc fdab 	bl	810b604 <__errno>
 810eaae:	ecbd 8b02 	vpop	{d8}
 810eab2:	2321      	movs	r3, #33	@ 0x21
 810eab4:	6003      	str	r3, [r0, #0]
 810eab6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 810eaba:	4802      	ldr	r0, [pc, #8]	@ (810eac4 <log10f+0x58>)
 810eabc:	f7fc bdde 	b.w	810b67c <nanf>
 810eac0:	ff800000 	.word	0xff800000
 810eac4:	0819bc20 	.word	0x0819bc20

0810eac8 <sqrtf>:
 810eac8:	b508      	push	{r3, lr}
 810eaca:	ed2d 8b02 	vpush	{d8}
 810eace:	eeb0 8a40 	vmov.f32	s16, s0
 810ead2:	f000 f847 	bl	810eb64 <__ieee754_sqrtf>
 810ead6:	eeb4 8a48 	vcmp.f32	s16, s16
 810eada:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 810eade:	d60c      	bvs.n	810eafa <sqrtf+0x32>
 810eae0:	eddf 8a07 	vldr	s17, [pc, #28]	@ 810eb00 <sqrtf+0x38>
 810eae4:	eeb4 8ae8 	vcmpe.f32	s16, s17
 810eae8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 810eaec:	d505      	bpl.n	810eafa <sqrtf+0x32>
 810eaee:	f7fc fd89 	bl	810b604 <__errno>
 810eaf2:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 810eaf6:	2321      	movs	r3, #33	@ 0x21
 810eaf8:	6003      	str	r3, [r0, #0]
 810eafa:	ecbd 8b02 	vpop	{d8}
 810eafe:	bd08      	pop	{r3, pc}
 810eb00:	00000000 	.word	0x00000000

0810eb04 <finitef>:
 810eb04:	ee10 3a10 	vmov	r3, s0
 810eb08:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 810eb0c:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 810eb10:	bfac      	ite	ge
 810eb12:	2000      	movge	r0, #0
 810eb14:	2001      	movlt	r0, #1
 810eb16:	4770      	bx	lr

0810eb18 <with_errnof>:
 810eb18:	b510      	push	{r4, lr}
 810eb1a:	ed2d 8b02 	vpush	{d8}
 810eb1e:	eeb0 8a40 	vmov.f32	s16, s0
 810eb22:	4604      	mov	r4, r0
 810eb24:	f7fc fd6e 	bl	810b604 <__errno>
 810eb28:	eeb0 0a48 	vmov.f32	s0, s16
 810eb2c:	ecbd 8b02 	vpop	{d8}
 810eb30:	6004      	str	r4, [r0, #0]
 810eb32:	bd10      	pop	{r4, pc}

0810eb34 <xflowf>:
 810eb34:	b130      	cbz	r0, 810eb44 <xflowf+0x10>
 810eb36:	eef1 7a40 	vneg.f32	s15, s0
 810eb3a:	ee27 0a80 	vmul.f32	s0, s15, s0
 810eb3e:	2022      	movs	r0, #34	@ 0x22
 810eb40:	f7ff bfea 	b.w	810eb18 <with_errnof>
 810eb44:	eef0 7a40 	vmov.f32	s15, s0
 810eb48:	e7f7      	b.n	810eb3a <xflowf+0x6>
	...

0810eb4c <__math_uflowf>:
 810eb4c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 810eb54 <__math_uflowf+0x8>
 810eb50:	f7ff bff0 	b.w	810eb34 <xflowf>
 810eb54:	10000000 	.word	0x10000000

0810eb58 <__math_oflowf>:
 810eb58:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 810eb60 <__math_oflowf+0x8>
 810eb5c:	f7ff bfea 	b.w	810eb34 <xflowf>
 810eb60:	70000000 	.word	0x70000000

0810eb64 <__ieee754_sqrtf>:
 810eb64:	eeb1 0ac0 	vsqrt.f32	s0, s0
 810eb68:	4770      	bx	lr
	...

0810eb6c <__ieee754_expf>:
 810eb6c:	ee10 2a10 	vmov	r2, s0
 810eb70:	f022 4300 	bic.w	r3, r2, #2147483648	@ 0x80000000
 810eb74:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 810eb78:	d902      	bls.n	810eb80 <__ieee754_expf+0x14>
 810eb7a:	ee30 0a00 	vadd.f32	s0, s0, s0
 810eb7e:	4770      	bx	lr
 810eb80:	ea4f 71d2 	mov.w	r1, r2, lsr #31
 810eb84:	d106      	bne.n	810eb94 <__ieee754_expf+0x28>
 810eb86:	eddf 7a4e 	vldr	s15, [pc, #312]	@ 810ecc0 <__ieee754_expf+0x154>
 810eb8a:	2900      	cmp	r1, #0
 810eb8c:	bf18      	it	ne
 810eb8e:	eeb0 0a67 	vmovne.f32	s0, s15
 810eb92:	4770      	bx	lr
 810eb94:	484b      	ldr	r0, [pc, #300]	@ (810ecc4 <__ieee754_expf+0x158>)
 810eb96:	4282      	cmp	r2, r0
 810eb98:	dd02      	ble.n	810eba0 <__ieee754_expf+0x34>
 810eb9a:	2000      	movs	r0, #0
 810eb9c:	f7ff bfdc 	b.w	810eb58 <__math_oflowf>
 810eba0:	2a00      	cmp	r2, #0
 810eba2:	da05      	bge.n	810ebb0 <__ieee754_expf+0x44>
 810eba4:	4a48      	ldr	r2, [pc, #288]	@ (810ecc8 <__ieee754_expf+0x15c>)
 810eba6:	4293      	cmp	r3, r2
 810eba8:	d902      	bls.n	810ebb0 <__ieee754_expf+0x44>
 810ebaa:	2000      	movs	r0, #0
 810ebac:	f7ff bfce 	b.w	810eb4c <__math_uflowf>
 810ebb0:	4a46      	ldr	r2, [pc, #280]	@ (810eccc <__ieee754_expf+0x160>)
 810ebb2:	4293      	cmp	r3, r2
 810ebb4:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 810ebb8:	d952      	bls.n	810ec60 <__ieee754_expf+0xf4>
 810ebba:	4a45      	ldr	r2, [pc, #276]	@ (810ecd0 <__ieee754_expf+0x164>)
 810ebbc:	4293      	cmp	r3, r2
 810ebbe:	ea4f 0281 	mov.w	r2, r1, lsl #2
 810ebc2:	d834      	bhi.n	810ec2e <__ieee754_expf+0xc2>
 810ebc4:	4b43      	ldr	r3, [pc, #268]	@ (810ecd4 <__ieee754_expf+0x168>)
 810ebc6:	4413      	add	r3, r2
 810ebc8:	ed93 7a00 	vldr	s14, [r3]
 810ebcc:	4b42      	ldr	r3, [pc, #264]	@ (810ecd8 <__ieee754_expf+0x16c>)
 810ebce:	4413      	add	r3, r2
 810ebd0:	ee30 7a47 	vsub.f32	s14, s0, s14
 810ebd4:	f1c1 0201 	rsb	r2, r1, #1
 810ebd8:	edd3 7a00 	vldr	s15, [r3]
 810ebdc:	1a52      	subs	r2, r2, r1
 810ebde:	ee37 0a67 	vsub.f32	s0, s14, s15
 810ebe2:	ee20 6a00 	vmul.f32	s12, s0, s0
 810ebe6:	ed9f 5a3d 	vldr	s10, [pc, #244]	@ 810ecdc <__ieee754_expf+0x170>
 810ebea:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 810ece0 <__ieee754_expf+0x174>
 810ebee:	eee6 6a05 	vfma.f32	s13, s12, s10
 810ebf2:	ed9f 5a3c 	vldr	s10, [pc, #240]	@ 810ece4 <__ieee754_expf+0x178>
 810ebf6:	eea6 5a86 	vfma.f32	s10, s13, s12
 810ebfa:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 810ece8 <__ieee754_expf+0x17c>
 810ebfe:	eee5 6a06 	vfma.f32	s13, s10, s12
 810ec02:	ed9f 5a3a 	vldr	s10, [pc, #232]	@ 810ecec <__ieee754_expf+0x180>
 810ec06:	eea6 5a86 	vfma.f32	s10, s13, s12
 810ec0a:	eef0 6a40 	vmov.f32	s13, s0
 810ec0e:	eee5 6a46 	vfms.f32	s13, s10, s12
 810ec12:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 810ec16:	ee20 5a26 	vmul.f32	s10, s0, s13
 810ec1a:	bb92      	cbnz	r2, 810ec82 <__ieee754_expf+0x116>
 810ec1c:	ee76 6ac6 	vsub.f32	s13, s13, s12
 810ec20:	eec5 7a26 	vdiv.f32	s15, s10, s13
 810ec24:	ee37 0ac0 	vsub.f32	s0, s15, s0
 810ec28:	ee35 0ac0 	vsub.f32	s0, s11, s0
 810ec2c:	4770      	bx	lr
 810ec2e:	4b30      	ldr	r3, [pc, #192]	@ (810ecf0 <__ieee754_expf+0x184>)
 810ec30:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 810ecf4 <__ieee754_expf+0x188>
 810ec34:	eddf 6a30 	vldr	s13, [pc, #192]	@ 810ecf8 <__ieee754_expf+0x18c>
 810ec38:	4413      	add	r3, r2
 810ec3a:	edd3 7a00 	vldr	s15, [r3]
 810ec3e:	eee0 7a07 	vfma.f32	s15, s0, s14
 810ec42:	eeb0 7a40 	vmov.f32	s14, s0
 810ec46:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 810ec4a:	ee17 2a90 	vmov	r2, s15
 810ec4e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 810ec52:	eea7 7ae6 	vfms.f32	s14, s15, s13
 810ec56:	eddf 6a29 	vldr	s13, [pc, #164]	@ 810ecfc <__ieee754_expf+0x190>
 810ec5a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 810ec5e:	e7be      	b.n	810ebde <__ieee754_expf+0x72>
 810ec60:	f1b3 5f50 	cmp.w	r3, #872415232	@ 0x34000000
 810ec64:	d20b      	bcs.n	810ec7e <__ieee754_expf+0x112>
 810ec66:	eddf 6a26 	vldr	s13, [pc, #152]	@ 810ed00 <__ieee754_expf+0x194>
 810ec6a:	ee70 6a26 	vadd.f32	s13, s0, s13
 810ec6e:	eef4 6ae5 	vcmpe.f32	s13, s11
 810ec72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 810ec76:	dd02      	ble.n	810ec7e <__ieee754_expf+0x112>
 810ec78:	ee30 0a25 	vadd.f32	s0, s0, s11
 810ec7c:	4770      	bx	lr
 810ec7e:	2200      	movs	r2, #0
 810ec80:	e7af      	b.n	810ebe2 <__ieee754_expf+0x76>
 810ec82:	ee36 6a66 	vsub.f32	s12, s12, s13
 810ec86:	f112 0f7d 	cmn.w	r2, #125	@ 0x7d
 810ec8a:	eec5 6a06 	vdiv.f32	s13, s10, s12
 810ec8e:	bfb8      	it	lt
 810ec90:	3264      	addlt	r2, #100	@ 0x64
 810ec92:	ee77 7ae6 	vsub.f32	s15, s15, s13
 810ec96:	ee77 7ac7 	vsub.f32	s15, s15, s14
 810ec9a:	ee75 7ae7 	vsub.f32	s15, s11, s15
 810ec9e:	ee17 3a90 	vmov	r3, s15
 810eca2:	bfab      	itete	ge
 810eca4:	eb03 53c2 	addge.w	r3, r3, r2, lsl #23
 810eca8:	eb03 53c2 	addlt.w	r3, r3, r2, lsl #23
 810ecac:	ee00 3a10 	vmovge	s0, r3
 810ecb0:	eddf 7a14 	vldrlt	s15, [pc, #80]	@ 810ed04 <__ieee754_expf+0x198>
 810ecb4:	bfbc      	itt	lt
 810ecb6:	ee00 3a10 	vmovlt	s0, r3
 810ecba:	ee20 0a27 	vmullt.f32	s0, s0, s15
 810ecbe:	4770      	bx	lr
 810ecc0:	00000000 	.word	0x00000000
 810ecc4:	42b17217 	.word	0x42b17217
 810ecc8:	42cff1b5 	.word	0x42cff1b5
 810eccc:	3eb17218 	.word	0x3eb17218
 810ecd0:	3f851591 	.word	0x3f851591
 810ecd4:	081af568 	.word	0x081af568
 810ecd8:	081af560 	.word	0x081af560
 810ecdc:	3331bb4c 	.word	0x3331bb4c
 810ece0:	b5ddea0e 	.word	0xb5ddea0e
 810ece4:	388ab355 	.word	0x388ab355
 810ece8:	bb360b61 	.word	0xbb360b61
 810ecec:	3e2aaaab 	.word	0x3e2aaaab
 810ecf0:	081af570 	.word	0x081af570
 810ecf4:	3fb8aa3b 	.word	0x3fb8aa3b
 810ecf8:	3f317180 	.word	0x3f317180
 810ecfc:	3717f7d1 	.word	0x3717f7d1
 810ed00:	7149f2ca 	.word	0x7149f2ca
 810ed04:	0d800000 	.word	0x0d800000

0810ed08 <__ieee754_logf>:
 810ed08:	ee10 3a10 	vmov	r3, s0
 810ed0c:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 810ed10:	d106      	bne.n	810ed20 <__ieee754_logf+0x18>
 810ed12:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 810eeac <__ieee754_logf+0x1a4>
 810ed16:	eddf 7a66 	vldr	s15, [pc, #408]	@ 810eeb0 <__ieee754_logf+0x1a8>
 810ed1a:	ee87 0a27 	vdiv.f32	s0, s14, s15
 810ed1e:	4770      	bx	lr
 810ed20:	2b00      	cmp	r3, #0
 810ed22:	461a      	mov	r2, r3
 810ed24:	da02      	bge.n	810ed2c <__ieee754_logf+0x24>
 810ed26:	ee30 7a40 	vsub.f32	s14, s0, s0
 810ed2a:	e7f4      	b.n	810ed16 <__ieee754_logf+0xe>
 810ed2c:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 810ed30:	db02      	blt.n	810ed38 <__ieee754_logf+0x30>
 810ed32:	ee30 0a00 	vadd.f32	s0, s0, s0
 810ed36:	4770      	bx	lr
 810ed38:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 810ed3c:	bfb8      	it	lt
 810ed3e:	eddf 7a5d 	vldrlt	s15, [pc, #372]	@ 810eeb4 <__ieee754_logf+0x1ac>
 810ed42:	485d      	ldr	r0, [pc, #372]	@ (810eeb8 <__ieee754_logf+0x1b0>)
 810ed44:	bfbe      	ittt	lt
 810ed46:	ee60 7a27 	vmullt.f32	s15, s0, s15
 810ed4a:	f06f 0118 	mvnlt.w	r1, #24
 810ed4e:	ee17 2a90 	vmovlt	r2, s15
 810ed52:	ea4f 53e2 	mov.w	r3, r2, asr #23
 810ed56:	f3c2 0216 	ubfx	r2, r2, #0, #23
 810ed5a:	4410      	add	r0, r2
 810ed5c:	bfa8      	it	ge
 810ed5e:	2100      	movge	r1, #0
 810ed60:	3b7f      	subs	r3, #127	@ 0x7f
 810ed62:	440b      	add	r3, r1
 810ed64:	f400 0100 	and.w	r1, r0, #8388608	@ 0x800000
 810ed68:	f081 517e 	eor.w	r1, r1, #1065353216	@ 0x3f800000
 810ed6c:	4311      	orrs	r1, r2
 810ed6e:	ee00 1a10 	vmov	s0, r1
 810ed72:	4952      	ldr	r1, [pc, #328]	@ (810eebc <__ieee754_logf+0x1b4>)
 810ed74:	eb03 53d0 	add.w	r3, r3, r0, lsr #23
 810ed78:	f102 000f 	add.w	r0, r2, #15
 810ed7c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 810ed80:	4001      	ands	r1, r0
 810ed82:	ee30 0a67 	vsub.f32	s0, s0, s15
 810ed86:	bb89      	cbnz	r1, 810edec <__ieee754_logf+0xe4>
 810ed88:	eeb5 0a40 	vcmp.f32	s0, #0.0
 810ed8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 810ed90:	d10f      	bne.n	810edb2 <__ieee754_logf+0xaa>
 810ed92:	2b00      	cmp	r3, #0
 810ed94:	f000 8087 	beq.w	810eea6 <__ieee754_logf+0x19e>
 810ed98:	ee07 3a90 	vmov	s15, r3
 810ed9c:	ed9f 0a48 	vldr	s0, [pc, #288]	@ 810eec0 <__ieee754_logf+0x1b8>
 810eda0:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 810eec4 <__ieee754_logf+0x1bc>
 810eda4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 810eda8:	ee27 0a80 	vmul.f32	s0, s15, s0
 810edac:	eea7 0a87 	vfma.f32	s0, s15, s14
 810edb0:	4770      	bx	lr
 810edb2:	eddf 6a45 	vldr	s13, [pc, #276]	@ 810eec8 <__ieee754_logf+0x1c0>
 810edb6:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 810edba:	eee0 7a66 	vfms.f32	s15, s0, s13
 810edbe:	ee20 7a00 	vmul.f32	s14, s0, s0
 810edc2:	ee27 7a27 	vmul.f32	s14, s14, s15
 810edc6:	b913      	cbnz	r3, 810edce <__ieee754_logf+0xc6>
 810edc8:	ee30 0a47 	vsub.f32	s0, s0, s14
 810edcc:	4770      	bx	lr
 810edce:	ee07 3a90 	vmov	s15, r3
 810edd2:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 810eec0 <__ieee754_logf+0x1b8>
 810edd6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 810edda:	eea7 7ae6 	vfms.f32	s14, s15, s13
 810edde:	ee37 0a40 	vsub.f32	s0, s14, s0
 810ede2:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 810eec4 <__ieee754_logf+0x1bc>
 810ede6:	ee97 0a87 	vfnms.f32	s0, s15, s14
 810edea:	4770      	bx	lr
 810edec:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 810edf0:	ee70 7a27 	vadd.f32	s15, s0, s15
 810edf4:	eddf 5a35 	vldr	s11, [pc, #212]	@ 810eecc <__ieee754_logf+0x1c4>
 810edf8:	eddf 4a35 	vldr	s9, [pc, #212]	@ 810eed0 <__ieee754_logf+0x1c8>
 810edfc:	4935      	ldr	r1, [pc, #212]	@ (810eed4 <__ieee754_logf+0x1cc>)
 810edfe:	ee80 6a27 	vdiv.f32	s12, s0, s15
 810ee02:	4411      	add	r1, r2
 810ee04:	f5c2 1257 	rsb	r2, r2, #3522560	@ 0x35c000
 810ee08:	f502 7222 	add.w	r2, r2, #648	@ 0x288
 810ee0c:	430a      	orrs	r2, r1
 810ee0e:	2a00      	cmp	r2, #0
 810ee10:	ee07 3a90 	vmov	s15, r3
 810ee14:	ee26 5a06 	vmul.f32	s10, s12, s12
 810ee18:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 810ee1c:	ee25 7a05 	vmul.f32	s14, s10, s10
 810ee20:	eddf 7a2d 	vldr	s15, [pc, #180]	@ 810eed8 <__ieee754_logf+0x1d0>
 810ee24:	eee7 7a25 	vfma.f32	s15, s14, s11
 810ee28:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 810eedc <__ieee754_logf+0x1d4>
 810ee2c:	eee7 5a87 	vfma.f32	s11, s15, s14
 810ee30:	eddf 7a2b 	vldr	s15, [pc, #172]	@ 810eee0 <__ieee754_logf+0x1d8>
 810ee34:	eee7 7a24 	vfma.f32	s15, s14, s9
 810ee38:	eddf 4a2a 	vldr	s9, [pc, #168]	@ 810eee4 <__ieee754_logf+0x1dc>
 810ee3c:	eee7 4a87 	vfma.f32	s9, s15, s14
 810ee40:	eddf 7a29 	vldr	s15, [pc, #164]	@ 810eee8 <__ieee754_logf+0x1e0>
 810ee44:	eee4 7a87 	vfma.f32	s15, s9, s14
 810ee48:	ee67 7a85 	vmul.f32	s15, s15, s10
 810ee4c:	eee5 7a87 	vfma.f32	s15, s11, s14
 810ee50:	dd1a      	ble.n	810ee88 <__ieee754_logf+0x180>
 810ee52:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 810ee56:	ee20 7a07 	vmul.f32	s14, s0, s14
 810ee5a:	ee27 7a00 	vmul.f32	s14, s14, s0
 810ee5e:	ee77 7a87 	vadd.f32	s15, s15, s14
 810ee62:	ee67 7a86 	vmul.f32	s15, s15, s12
 810ee66:	b913      	cbnz	r3, 810ee6e <__ieee754_logf+0x166>
 810ee68:	ee37 7a67 	vsub.f32	s14, s14, s15
 810ee6c:	e7ac      	b.n	810edc8 <__ieee754_logf+0xc0>
 810ee6e:	ed9f 6a14 	vldr	s12, [pc, #80]	@ 810eec0 <__ieee754_logf+0x1b8>
 810ee72:	eee6 7a86 	vfma.f32	s15, s13, s12
 810ee76:	ee37 7a67 	vsub.f32	s14, s14, s15
 810ee7a:	ee37 0a40 	vsub.f32	s0, s14, s0
 810ee7e:	eddf 7a11 	vldr	s15, [pc, #68]	@ 810eec4 <__ieee754_logf+0x1bc>
 810ee82:	ee96 0aa7 	vfnms.f32	s0, s13, s15
 810ee86:	4770      	bx	lr
 810ee88:	ee70 7a67 	vsub.f32	s15, s0, s15
 810ee8c:	ee67 7a86 	vmul.f32	s15, s15, s12
 810ee90:	b913      	cbnz	r3, 810ee98 <__ieee754_logf+0x190>
 810ee92:	ee30 0a67 	vsub.f32	s0, s0, s15
 810ee96:	4770      	bx	lr
 810ee98:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 810eec0 <__ieee754_logf+0x1b8>
 810ee9c:	eee6 7ac7 	vfms.f32	s15, s13, s14
 810eea0:	ee37 0ac0 	vsub.f32	s0, s15, s0
 810eea4:	e7eb      	b.n	810ee7e <__ieee754_logf+0x176>
 810eea6:	ed9f 0a02 	vldr	s0, [pc, #8]	@ 810eeb0 <__ieee754_logf+0x1a8>
 810eeaa:	4770      	bx	lr
 810eeac:	cc000000 	.word	0xcc000000
 810eeb0:	00000000 	.word	0x00000000
 810eeb4:	4c000000 	.word	0x4c000000
 810eeb8:	004afb20 	.word	0x004afb20
 810eebc:	007ffff0 	.word	0x007ffff0
 810eec0:	3717f7d1 	.word	0x3717f7d1
 810eec4:	3f317180 	.word	0x3f317180
 810eec8:	3eaaaaab 	.word	0x3eaaaaab
 810eecc:	3e1cd04f 	.word	0x3e1cd04f
 810eed0:	3e178897 	.word	0x3e178897
 810eed4:	ffcf5c30 	.word	0xffcf5c30
 810eed8:	3e638e29 	.word	0x3e638e29
 810eedc:	3ecccccd 	.word	0x3ecccccd
 810eee0:	3e3a3325 	.word	0x3e3a3325
 810eee4:	3e924925 	.word	0x3e924925
 810eee8:	3f2aaaab 	.word	0x3f2aaaab

0810eeec <__ieee754_log10f>:
 810eeec:	b508      	push	{r3, lr}
 810eeee:	ee10 3a10 	vmov	r3, s0
 810eef2:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 810eef6:	ed2d 8b02 	vpush	{d8}
 810eefa:	d108      	bne.n	810ef0e <__ieee754_log10f+0x22>
 810eefc:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 810ef84 <__ieee754_log10f+0x98>
 810ef00:	eddf 7a21 	vldr	s15, [pc, #132]	@ 810ef88 <__ieee754_log10f+0x9c>
 810ef04:	ee87 0a27 	vdiv.f32	s0, s14, s15
 810ef08:	ecbd 8b02 	vpop	{d8}
 810ef0c:	bd08      	pop	{r3, pc}
 810ef0e:	2b00      	cmp	r3, #0
 810ef10:	461a      	mov	r2, r3
 810ef12:	da02      	bge.n	810ef1a <__ieee754_log10f+0x2e>
 810ef14:	ee30 7a40 	vsub.f32	s14, s0, s0
 810ef18:	e7f2      	b.n	810ef00 <__ieee754_log10f+0x14>
 810ef1a:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 810ef1e:	db02      	blt.n	810ef26 <__ieee754_log10f+0x3a>
 810ef20:	ee30 0a00 	vadd.f32	s0, s0, s0
 810ef24:	e7f0      	b.n	810ef08 <__ieee754_log10f+0x1c>
 810ef26:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 810ef2a:	bfbf      	itttt	lt
 810ef2c:	eddf 7a17 	vldrlt	s15, [pc, #92]	@ 810ef8c <__ieee754_log10f+0xa0>
 810ef30:	ee60 7a27 	vmullt.f32	s15, s0, s15
 810ef34:	f06f 0118 	mvnlt.w	r1, #24
 810ef38:	ee17 2a90 	vmovlt	r2, s15
 810ef3c:	ea4f 53e2 	mov.w	r3, r2, asr #23
 810ef40:	bfa8      	it	ge
 810ef42:	2100      	movge	r1, #0
 810ef44:	3b7f      	subs	r3, #127	@ 0x7f
 810ef46:	440b      	add	r3, r1
 810ef48:	0fd9      	lsrs	r1, r3, #31
 810ef4a:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
 810ef4e:	ee07 3a90 	vmov	s15, r3
 810ef52:	f3c2 0216 	ubfx	r2, r2, #0, #23
 810ef56:	f1c1 037f 	rsb	r3, r1, #127	@ 0x7f
 810ef5a:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 810ef5e:	ee00 3a10 	vmov	s0, r3
 810ef62:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 810ef66:	f7ff fecf 	bl	810ed08 <__ieee754_logf>
 810ef6a:	eddf 7a09 	vldr	s15, [pc, #36]	@ 810ef90 <__ieee754_log10f+0xa4>
 810ef6e:	ee20 0a27 	vmul.f32	s0, s0, s15
 810ef72:	eddf 7a08 	vldr	s15, [pc, #32]	@ 810ef94 <__ieee754_log10f+0xa8>
 810ef76:	eea8 0a27 	vfma.f32	s0, s16, s15
 810ef7a:	eddf 7a07 	vldr	s15, [pc, #28]	@ 810ef98 <__ieee754_log10f+0xac>
 810ef7e:	eea8 0a27 	vfma.f32	s0, s16, s15
 810ef82:	e7c1      	b.n	810ef08 <__ieee754_log10f+0x1c>
 810ef84:	cc000000 	.word	0xcc000000
 810ef88:	00000000 	.word	0x00000000
 810ef8c:	4c000000 	.word	0x4c000000
 810ef90:	3ede5bd9 	.word	0x3ede5bd9
 810ef94:	355427db 	.word	0x355427db
 810ef98:	3e9a2080 	.word	0x3e9a2080

0810ef9c <_init>:
 810ef9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810ef9e:	bf00      	nop
 810efa0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 810efa2:	bc08      	pop	{r3}
 810efa4:	469e      	mov	lr, r3
 810efa6:	4770      	bx	lr

0810efa8 <_fini>:
 810efa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810efaa:	bf00      	nop
 810efac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 810efae:	bc08      	pop	{r3}
 810efb0:	469e      	mov	lr, r3
 810efb2:	4770      	bx	lr
