Timing Analyzer report for ov7670
Fri Jul 12 23:17:21 2024
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'pll0_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'pll0_inst|altpll_component|auto_generated|pll1|clk[1]'
 15. Slow 1200mV 85C Model Setup: 'clk_25M'
 16. Slow 1200mV 85C Model Setup: 'capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Setup: 'clk'
 18. Slow 1200mV 85C Model Setup: 'clock_10hz'
 19. Slow 1200mV 85C Model Setup: 'capture:capture_ins|pclk_buf'
 20. Slow 1200mV 85C Model Setup: 'debug_mux:debug_mux_ins|current_mode'
 21. Slow 1200mV 85C Model Setup: 'capture:capture_ins|vsync_buf'
 22. Slow 1200mV 85C Model Setup: 'capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1]'
 23. Slow 1200mV 85C Model Hold: 'pll0_inst|altpll_component|auto_generated|pll1|clk[1]'
 24. Slow 1200mV 85C Model Hold: 'debug_mux:debug_mux_ins|current_mode'
 25. Slow 1200mV 85C Model Hold: 'capture:capture_ins|pclk_buf'
 26. Slow 1200mV 85C Model Hold: 'clk'
 27. Slow 1200mV 85C Model Hold: 'capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 85C Model Hold: 'clk_25M'
 29. Slow 1200mV 85C Model Hold: 'capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1]'
 30. Slow 1200mV 85C Model Hold: 'pll0_inst|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 85C Model Hold: 'capture:capture_ins|vsync_buf'
 32. Slow 1200mV 85C Model Hold: 'clock_10hz'
 33. Slow 1200mV 85C Model Recovery: 'capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1]'
 34. Slow 1200mV 85C Model Recovery: 'pll0_inst|altpll_component|auto_generated|pll1|clk[1]'
 35. Slow 1200mV 85C Model Recovery: 'clock_10hz'
 36. Slow 1200mV 85C Model Recovery: 'debug_mux:debug_mux_ins|current_mode'
 37. Slow 1200mV 85C Model Recovery: 'pll0_inst|altpll_component|auto_generated|pll1|clk[0]'
 38. Slow 1200mV 85C Model Recovery: 'capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0]'
 39. Slow 1200mV 85C Model Recovery: 'capture:capture_ins|pclk_buf'
 40. Slow 1200mV 85C Model Recovery: 'clk'
 41. Slow 1200mV 85C Model Recovery: 'uart_watcher:uart_watcher_ins|get_image'
 42. Slow 1200mV 85C Model Recovery: 'capture:capture_ins|vsync_buf'
 43. Slow 1200mV 85C Model Recovery: 'shape_finder:shape_finder_ins|data_req'
 44. Slow 1200mV 85C Model Recovery: 'clk_25M'
 45. Slow 1200mV 85C Model Removal: 'shape_finder:shape_finder_ins|data_req'
 46. Slow 1200mV 85C Model Removal: 'capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0]'
 47. Slow 1200mV 85C Model Removal: 'clk_25M'
 48. Slow 1200mV 85C Model Removal: 'debug_mux:debug_mux_ins|current_mode'
 49. Slow 1200mV 85C Model Removal: 'uart_watcher:uart_watcher_ins|get_image'
 50. Slow 1200mV 85C Model Removal: 'clock_10hz'
 51. Slow 1200mV 85C Model Removal: 'pll0_inst|altpll_component|auto_generated|pll1|clk[0]'
 52. Slow 1200mV 85C Model Removal: 'capture:capture_ins|pclk_buf'
 53. Slow 1200mV 85C Model Removal: 'clk'
 54. Slow 1200mV 85C Model Removal: 'capture:capture_ins|vsync_buf'
 55. Slow 1200mV 85C Model Removal: 'pll0_inst|altpll_component|auto_generated|pll1|clk[1]'
 56. Slow 1200mV 85C Model Removal: 'capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1]'
 57. Slow 1200mV 85C Model Metastability Summary
 58. Slow 1200mV 0C Model Fmax Summary
 59. Slow 1200mV 0C Model Setup Summary
 60. Slow 1200mV 0C Model Hold Summary
 61. Slow 1200mV 0C Model Recovery Summary
 62. Slow 1200mV 0C Model Removal Summary
 63. Slow 1200mV 0C Model Minimum Pulse Width Summary
 64. Slow 1200mV 0C Model Setup: 'pll0_inst|altpll_component|auto_generated|pll1|clk[0]'
 65. Slow 1200mV 0C Model Setup: 'pll0_inst|altpll_component|auto_generated|pll1|clk[1]'
 66. Slow 1200mV 0C Model Setup: 'clk_25M'
 67. Slow 1200mV 0C Model Setup: 'capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0]'
 68. Slow 1200mV 0C Model Setup: 'clk'
 69. Slow 1200mV 0C Model Setup: 'clock_10hz'
 70. Slow 1200mV 0C Model Setup: 'capture:capture_ins|pclk_buf'
 71. Slow 1200mV 0C Model Setup: 'debug_mux:debug_mux_ins|current_mode'
 72. Slow 1200mV 0C Model Setup: 'capture:capture_ins|vsync_buf'
 73. Slow 1200mV 0C Model Setup: 'capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1]'
 74. Slow 1200mV 0C Model Hold: 'pll0_inst|altpll_component|auto_generated|pll1|clk[1]'
 75. Slow 1200mV 0C Model Hold: 'debug_mux:debug_mux_ins|current_mode'
 76. Slow 1200mV 0C Model Hold: 'capture:capture_ins|pclk_buf'
 77. Slow 1200mV 0C Model Hold: 'clk'
 78. Slow 1200mV 0C Model Hold: 'capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0]'
 79. Slow 1200mV 0C Model Hold: 'capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1]'
 80. Slow 1200mV 0C Model Hold: 'clk_25M'
 81. Slow 1200mV 0C Model Hold: 'pll0_inst|altpll_component|auto_generated|pll1|clk[0]'
 82. Slow 1200mV 0C Model Hold: 'capture:capture_ins|vsync_buf'
 83. Slow 1200mV 0C Model Hold: 'clock_10hz'
 84. Slow 1200mV 0C Model Recovery: 'capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1]'
 85. Slow 1200mV 0C Model Recovery: 'pll0_inst|altpll_component|auto_generated|pll1|clk[1]'
 86. Slow 1200mV 0C Model Recovery: 'clock_10hz'
 87. Slow 1200mV 0C Model Recovery: 'debug_mux:debug_mux_ins|current_mode'
 88. Slow 1200mV 0C Model Recovery: 'pll0_inst|altpll_component|auto_generated|pll1|clk[0]'
 89. Slow 1200mV 0C Model Recovery: 'capture:capture_ins|pclk_buf'
 90. Slow 1200mV 0C Model Recovery: 'capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0]'
 91. Slow 1200mV 0C Model Recovery: 'clk'
 92. Slow 1200mV 0C Model Recovery: 'capture:capture_ins|vsync_buf'
 93. Slow 1200mV 0C Model Recovery: 'uart_watcher:uart_watcher_ins|get_image'
 94. Slow 1200mV 0C Model Recovery: 'shape_finder:shape_finder_ins|data_req'
 95. Slow 1200mV 0C Model Recovery: 'clk_25M'
 96. Slow 1200mV 0C Model Removal: 'shape_finder:shape_finder_ins|data_req'
 97. Slow 1200mV 0C Model Removal: 'capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0]'
 98. Slow 1200mV 0C Model Removal: 'clk_25M'
 99. Slow 1200mV 0C Model Removal: 'uart_watcher:uart_watcher_ins|get_image'
100. Slow 1200mV 0C Model Removal: 'debug_mux:debug_mux_ins|current_mode'
101. Slow 1200mV 0C Model Removal: 'clock_10hz'
102. Slow 1200mV 0C Model Removal: 'pll0_inst|altpll_component|auto_generated|pll1|clk[0]'
103. Slow 1200mV 0C Model Removal: 'capture:capture_ins|pclk_buf'
104. Slow 1200mV 0C Model Removal: 'clk'
105. Slow 1200mV 0C Model Removal: 'capture:capture_ins|vsync_buf'
106. Slow 1200mV 0C Model Removal: 'pll0_inst|altpll_component|auto_generated|pll1|clk[1]'
107. Slow 1200mV 0C Model Removal: 'capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1]'
108. Slow 1200mV 0C Model Metastability Summary
109. Fast 1200mV 0C Model Setup Summary
110. Fast 1200mV 0C Model Hold Summary
111. Fast 1200mV 0C Model Recovery Summary
112. Fast 1200mV 0C Model Removal Summary
113. Fast 1200mV 0C Model Minimum Pulse Width Summary
114. Fast 1200mV 0C Model Setup: 'pll0_inst|altpll_component|auto_generated|pll1|clk[0]'
115. Fast 1200mV 0C Model Setup: 'pll0_inst|altpll_component|auto_generated|pll1|clk[1]'
116. Fast 1200mV 0C Model Setup: 'clk_25M'
117. Fast 1200mV 0C Model Setup: 'capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0]'
118. Fast 1200mV 0C Model Setup: 'clock_10hz'
119. Fast 1200mV 0C Model Setup: 'clk'
120. Fast 1200mV 0C Model Setup: 'capture:capture_ins|pclk_buf'
121. Fast 1200mV 0C Model Setup: 'debug_mux:debug_mux_ins|current_mode'
122. Fast 1200mV 0C Model Setup: 'capture:capture_ins|vsync_buf'
123. Fast 1200mV 0C Model Setup: 'capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1]'
124. Fast 1200mV 0C Model Hold: 'pll0_inst|altpll_component|auto_generated|pll1|clk[1]'
125. Fast 1200mV 0C Model Hold: 'debug_mux:debug_mux_ins|current_mode'
126. Fast 1200mV 0C Model Hold: 'clk'
127. Fast 1200mV 0C Model Hold: 'capture:capture_ins|pclk_buf'
128. Fast 1200mV 0C Model Hold: 'capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0]'
129. Fast 1200mV 0C Model Hold: 'capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1]'
130. Fast 1200mV 0C Model Hold: 'clk_25M'
131. Fast 1200mV 0C Model Hold: 'pll0_inst|altpll_component|auto_generated|pll1|clk[0]'
132. Fast 1200mV 0C Model Hold: 'capture:capture_ins|vsync_buf'
133. Fast 1200mV 0C Model Hold: 'clock_10hz'
134. Fast 1200mV 0C Model Recovery: 'capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1]'
135. Fast 1200mV 0C Model Recovery: 'pll0_inst|altpll_component|auto_generated|pll1|clk[1]'
136. Fast 1200mV 0C Model Recovery: 'clock_10hz'
137. Fast 1200mV 0C Model Recovery: 'pll0_inst|altpll_component|auto_generated|pll1|clk[0]'
138. Fast 1200mV 0C Model Recovery: 'debug_mux:debug_mux_ins|current_mode'
139. Fast 1200mV 0C Model Recovery: 'capture:capture_ins|vsync_buf'
140. Fast 1200mV 0C Model Recovery: 'capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0]'
141. Fast 1200mV 0C Model Recovery: 'capture:capture_ins|pclk_buf'
142. Fast 1200mV 0C Model Recovery: 'clk'
143. Fast 1200mV 0C Model Recovery: 'uart_watcher:uart_watcher_ins|get_image'
144. Fast 1200mV 0C Model Recovery: 'shape_finder:shape_finder_ins|data_req'
145. Fast 1200mV 0C Model Recovery: 'clk_25M'
146. Fast 1200mV 0C Model Removal: 'shape_finder:shape_finder_ins|data_req'
147. Fast 1200mV 0C Model Removal: 'capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0]'
148. Fast 1200mV 0C Model Removal: 'clk_25M'
149. Fast 1200mV 0C Model Removal: 'uart_watcher:uart_watcher_ins|get_image'
150. Fast 1200mV 0C Model Removal: 'debug_mux:debug_mux_ins|current_mode'
151. Fast 1200mV 0C Model Removal: 'capture:capture_ins|pclk_buf'
152. Fast 1200mV 0C Model Removal: 'clock_10hz'
153. Fast 1200mV 0C Model Removal: 'clk'
154. Fast 1200mV 0C Model Removal: 'capture:capture_ins|vsync_buf'
155. Fast 1200mV 0C Model Removal: 'pll0_inst|altpll_component|auto_generated|pll1|clk[0]'
156. Fast 1200mV 0C Model Removal: 'pll0_inst|altpll_component|auto_generated|pll1|clk[1]'
157. Fast 1200mV 0C Model Removal: 'capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1]'
158. Fast 1200mV 0C Model Metastability Summary
159. Multicorner Timing Analysis Summary
160. Board Trace Model Assignments
161. Input Transition Times
162. Signal Integrity Metrics (Slow 1200mv 0c Model)
163. Signal Integrity Metrics (Slow 1200mv 85c Model)
164. Signal Integrity Metrics (Fast 1200mv 0c Model)
165. Setup Transfers
166. Hold Transfers
167. Recovery Transfers
168. Removal Transfers
169. Report TCCS
170. Report RSKM
171. Unconstrained Paths Summary
172. Clock Status Summary
173. Unconstrained Input Ports
174. Unconstrained Output Ports
175. Unconstrained Input Ports
176. Unconstrained Output Ports
177. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; ov7670                                              ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6F17C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.27        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  10.7%      ;
;     Processor 3            ;   5.2%      ;
;     Processor 4            ;   3.9%      ;
;     Processors 5-6         ;   3.7%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                                                                      ; Status ; Read at                  ;
+--------------------------------------------------------------------------------------------------------------------+--------+--------------------------+
; c:/users/w2016/desktop/ov7670-much_change/ov7670-xclk/db/ip/sdram_interface/submodules/altera_reset_controller.sdc ; OK     ; Fri Jul 12 23:17:14 2024 ;
+--------------------------------------------------------------------------------------------------------------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------------------------------------+-----------+----------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------------------+--------------------------------------------------------------------+
; Clock Name                                                     ; Type      ; Period   ; Frequency  ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                           ; Targets                                                            ;
+----------------------------------------------------------------+-----------+----------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------------------+--------------------------------------------------------------------+
; capture:capture_ins|pclk_buf                                   ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                  ; { capture:capture_ins|pclk_buf }                                   ;
; capture:capture_ins|vsync_buf                                  ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                  ; { capture:capture_ins|vsync_buf }                                  ;
; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 20.000   ; 50.0 MHz   ; 0.000 ; 10.000  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; clk    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|inclk[0] ; { capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] } ;
; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 20.000   ; 50.0 MHz   ; 6.041 ; 16.041  ; 50.00      ; 1         ; 1           ; 108.8 ;        ;           ;            ; false    ; clk    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|inclk[0] ; { capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] } ;
; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 5.000    ; 200.0 MHz  ; 3.958 ; 6.458   ; 50.00      ; 1         ; 4           ; 285.0 ;        ;           ;            ; false    ; clk    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|inclk[0] ; { capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[2] } ;
; clk                                                            ; Base      ; 20.000   ; 50.0 MHz   ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                  ; { clk }                                                            ;
; clk_25M                                                        ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                  ; { clk_25M }                                                        ;
; clock_10hz                                                     ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                  ; { clock_10hz }                                                     ;
; debug_mux:debug_mux_ins|current_mode                           ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                  ; { debug_mux:debug_mux_ins|current_mode }                           ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[0]          ; Generated ; 1000.000 ; 1.0 MHz    ; 0.000 ; 500.000 ; 50.00      ; 50        ; 1           ;       ;        ;           ;            ; false    ; clk    ; pll0_inst|altpll_component|auto_generated|pll1|inclk[0]          ; { pll0_inst|altpll_component|auto_generated|pll1|clk[0] }          ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[1]          ; Generated ; 1000.000 ; 1.0 MHz    ; 0.000 ; 500.000 ; 50.00      ; 50        ; 1           ;       ;        ;           ;            ; false    ; clk    ; pll0_inst|altpll_component|auto_generated|pll1|inclk[0]          ; { pll0_inst|altpll_component|auto_generated|pll1|clk[1] }          ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[2]          ; Generated ; 41.666   ; 24.0 MHz   ; 0.000 ; 20.833  ; 50.00      ; 25        ; 12          ;       ;        ;           ;            ; false    ; clk    ; pll0_inst|altpll_component|auto_generated|pll1|inclk[0]          ; { pll0_inst|altpll_component|auto_generated|pll1|clk[2] }          ;
; shape_finder:shape_finder_ins|data_req                         ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                  ; { shape_finder:shape_finder_ins|data_req }                         ;
; uart_watcher:uart_watcher_ins|get_image                        ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                  ; { uart_watcher:uart_watcher_ins|get_image }                        ;
+----------------------------------------------------------------+-----------+----------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------------------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                             ;
+------------+-----------------+----------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                     ; Note                                           ;
+------------+-----------------+----------------------------------------------------------------+------------------------------------------------+
; 38.91 MHz  ; 38.91 MHz       ; pll0_inst|altpll_component|auto_generated|pll1|clk[1]          ;                                                ;
; 49.3 MHz   ; 49.3 MHz        ; clk                                                            ;                                                ;
; 83.52 MHz  ; 83.52 MHz       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 100.05 MHz ; 100.05 MHz      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0]          ;                                                ;
; 158.96 MHz ; 158.96 MHz      ; clk_25M                                                        ;                                                ;
; 215.84 MHz ; 215.84 MHz      ; clock_10hz                                                     ;                                                ;
; 236.46 MHz ; 236.46 MHz      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ;                                                ;
; 244.62 MHz ; 238.04 MHz      ; capture:capture_ins|pclk_buf                                   ; limit due to minimum period restriction (tmin) ;
; 250.88 MHz ; 250.88 MHz      ; debug_mux:debug_mux_ins|current_mode                           ;                                                ;
; 311.53 MHz ; 311.53 MHz      ; capture:capture_ins|vsync_buf                                  ;                                                ;
+------------+-----------------+----------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                     ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; pll0_inst|altpll_component|auto_generated|pll1|clk[0]          ; -6.663 ; -233.556      ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[1]          ; -6.487 ; -3757.753     ;
; clk_25M                                                        ; -5.291 ; -228.106      ;
; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; -4.317 ; -172.544      ;
; clk                                                            ; -3.757 ; -352.375      ;
; clock_10hz                                                     ; -3.633 ; -21.330       ;
; capture:capture_ins|pclk_buf                                   ; -3.088 ; -81.809       ;
; debug_mux:debug_mux_ins|current_mode                           ; -2.986 ; -94.387       ;
; capture:capture_ins|vsync_buf                                  ; -1.886 ; -2.991        ;
; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 2.173  ; 0.000         ;
+----------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                      ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; pll0_inst|altpll_component|auto_generated|pll1|clk[1]          ; -0.228 ; -0.228        ;
; debug_mux:debug_mux_ins|current_mode                           ; 0.109  ; 0.000         ;
; capture:capture_ins|pclk_buf                                   ; 0.414  ; 0.000         ;
; clk                                                            ; 0.416  ; 0.000         ;
; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.452  ; 0.000         ;
; clk_25M                                                        ; 0.452  ; 0.000         ;
; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.453  ; 0.000         ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[0]          ; 0.453  ; 0.000         ;
; capture:capture_ins|vsync_buf                                  ; 0.485  ; 0.000         ;
; clock_10hz                                                     ; 0.485  ; 0.000         ;
+----------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                  ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -5.587 ; -129.493      ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[1]          ; -5.500 ; -3934.457     ;
; clock_10hz                                                     ; -4.981 ; -32.152       ;
; debug_mux:debug_mux_ins|current_mode                           ; -4.384 ; -63.355       ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[0]          ; -4.275 ; -22.449       ;
; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; -4.072 ; -201.029      ;
; capture:capture_ins|pclk_buf                                   ; -3.942 ; -151.323      ;
; clk                                                            ; -3.815 ; -273.625      ;
; uart_watcher:uart_watcher_ins|get_image                        ; -3.739 ; -3.739        ;
; capture:capture_ins|vsync_buf                                  ; -3.648 ; -7.045        ;
; shape_finder:shape_finder_ins|data_req                         ; -3.298 ; -3.298        ;
; clk_25M                                                        ; -1.466 ; -88.380       ;
+----------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                  ;
+----------------------------------------------------------------+-------+---------------+
; Clock                                                          ; Slack ; End Point TNS ;
+----------------------------------------------------------------+-------+---------------+
; shape_finder:shape_finder_ins|data_req                         ; 0.646 ; 0.000         ;
; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.184 ; 0.000         ;
; clk_25M                                                        ; 1.290 ; 0.000         ;
; debug_mux:debug_mux_ins|current_mode                           ; 1.652 ; 0.000         ;
; uart_watcher:uart_watcher_ins|get_image                        ; 1.805 ; 0.000         ;
; clock_10hz                                                     ; 1.932 ; 0.000         ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[0]          ; 2.146 ; 0.000         ;
; capture:capture_ins|pclk_buf                                   ; 2.147 ; 0.000         ;
; clk                                                            ; 2.416 ; 0.000         ;
; capture:capture_ins|vsync_buf                                  ; 2.464 ; 0.000         ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[1]          ; 3.179 ; 0.000         ;
; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 4.207 ; 0.000         ;
+----------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                        ;
+----------------------------------------------------------------+---------+---------------+
; Clock                                                          ; Slack   ; End Point TNS ;
+----------------------------------------------------------------+---------+---------------+
; capture:capture_ins|pclk_buf                                   ; -3.201  ; -76.518       ;
; clk_25M                                                        ; -1.487  ; -102.603      ;
; clock_10hz                                                     ; -1.487  ; -22.305       ;
; capture:capture_ins|vsync_buf                                  ; -1.487  ; -2.974        ;
; shape_finder:shape_finder_ins|data_req                         ; -1.487  ; -1.487        ;
; uart_watcher:uart_watcher_ins|get_image                        ; -1.487  ; -1.487        ;
; debug_mux:debug_mux_ins|current_mode                           ; 0.350   ; 0.000         ;
; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[2] ; 2.218   ; 0.000         ;
; clk                                                            ; 9.656   ; 0.000         ;
; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 9.718   ; 0.000         ;
; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 9.718   ; 0.000         ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[1]          ; 499.692 ; 0.000         ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[0]          ; 499.718 ; 0.000         ;
+----------------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll0_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                       ; To Node                                                 ; Launch Clock ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; -6.663 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|delay_en                      ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.041     ; 5.573      ;
; -6.432 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|servo_id[2]                   ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.048     ; 5.335      ;
; -6.372 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|move_hundreds_milliseconds[1] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.047     ; 5.276      ;
; -6.341 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|send_angle[10]                ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.043     ; 5.249      ;
; -6.328 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|send_angle[6]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.046     ; 5.233      ;
; -6.313 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|send_angle[5]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.042     ; 5.222      ;
; -6.279 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|send_angle[2]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.043     ; 5.187      ;
; -6.226 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|move_state_machine[1]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.037     ; 5.140      ;
; -6.204 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|move_hundreds_milliseconds[0] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.046     ; 5.109      ;
; -6.177 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|delay_compare[0]              ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.041     ; 5.087      ;
; -6.166 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|servo_id[1]                   ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.048     ; 5.069      ;
; -6.144 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|send_angle[8]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.043     ; 5.052      ;
; -6.142 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|send_angle[3]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.046     ; 5.047      ;
; -6.025 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|move_state_machine[0]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.042     ; 4.934      ;
; -6.023 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|send_angle[11]                ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.046     ; 4.928      ;
; -5.854 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|send_angle[0]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.045     ; 4.760      ;
; -5.845 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|servo_id[0]                   ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.049     ; 4.747      ;
; -5.845 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|send_angle[4]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.045     ; 4.751      ;
; -5.845 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|send_angle[1]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.045     ; 4.751      ;
; -5.844 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|servo_id[3]                   ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.042     ; 4.753      ;
; -5.794 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|move_hundreds_milliseconds[2] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.042     ; 4.703      ;
; -5.749 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|move_hundreds_milliseconds[3] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.045     ; 4.655      ;
; -5.728 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|delay_compare[2]              ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.041     ; 4.638      ;
; -5.719 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|move_seconds[1]               ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.045     ; 4.625      ;
; -5.685 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|move_seconds[0]               ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.045     ; 4.591      ;
; -5.675 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|send_angle[7]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.048     ; 4.578      ;
; -5.675 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|send_angle[9]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.048     ; 4.578      ;
; -5.515 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|servo_go                      ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.042     ; 4.424      ;
; -5.259 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|move_state_machine[2]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.043     ; 4.167      ;
; -5.246 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|pump_enable                   ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.308     ; 4.889      ;
; -5.108 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|send_angle[7]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.313     ; 4.746      ;
; -4.939 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|move_state_machine[3]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.042     ; 3.848      ;
; -4.923 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|target_lut_address[1]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.313     ; 4.561      ;
; -4.923 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|target_lut_address[0]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.313     ; 4.561      ;
; -4.911 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|send_angle[4]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.310     ; 4.552      ;
; -4.911 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|send_angle[1]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.310     ; 4.552      ;
; -4.781 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|move_state_machine[4]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.043     ; 3.689      ;
; -4.772 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|delay_compare[2]              ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.306     ; 4.417      ;
; -4.746 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|send_angle[9]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.313     ; 4.384      ;
; -4.665 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|target_lut_address[2]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.316     ; 4.300      ;
; -4.665 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|target_lut_address[3]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.316     ; 4.300      ;
; -4.665 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|target_lut_address[4]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.316     ; 4.300      ;
; -4.665 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|target_lut_address[5]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.316     ; 4.300      ;
; -4.611 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|move_state_machine[0]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.307     ; 4.255      ;
; -4.476 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|move_state_machine[1]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.302     ; 4.125      ;
; -4.452 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|pump_enable                   ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.043     ; 3.360      ;
; -4.394 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|delay_compare[3]              ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.041     ; 3.304      ;
; -4.359 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|move_hundreds_milliseconds[3] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.310     ; 4.000      ;
; -4.279 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|angle_correction_rst          ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.306     ; 3.924      ;
; -4.278 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|delay_compare[0]              ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.306     ; 3.923      ;
; -4.119 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|delay_compare[1]              ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.041     ; 3.029      ;
; -4.047 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|delay_compare[1]              ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.306     ; 3.692      ;
; -4.008 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|send_angle[6]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.311     ; 3.648      ;
; -3.962 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|delay_en                      ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.306     ; 3.607      ;
; -3.937 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|move_hundreds_milliseconds[1] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.312     ; 3.576      ;
; -3.811 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|move_hundreds_milliseconds[0] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.311     ; 3.451      ;
; -3.782 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|move_state_machine[3]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.307     ; 3.426      ;
; -3.695 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|servo_id[3]                   ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.307     ; 3.339      ;
; -3.618 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|servo_go                      ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.307     ; 3.262      ;
; -3.604 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|servo_id[0]                   ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.314     ; 3.241      ;
; -3.561 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|servo_id[2]                   ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.313     ; 3.199      ;
; -3.540 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|servo_id[1]                   ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.313     ; 3.178      ;
; -3.524 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|send_angle[8]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.308     ; 3.167      ;
; -3.497 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|send_angle[2]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.308     ; 3.140      ;
; -3.457 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|send_angle[3]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.311     ; 3.097      ;
; -3.425 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|move_state_machine[5]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.311     ; 3.065      ;
; -3.406 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|send_angle[11]                ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.311     ; 3.046      ;
; -3.364 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|move_state_machine[4]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.308     ; 3.007      ;
; -3.362 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|move_hundreds_milliseconds[2] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.307     ; 3.006      ;
; -3.245 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|move_state_machine[2]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.308     ; 2.888      ;
; -3.070 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|delay_compare[3]              ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.306     ; 2.715      ;
; -2.963 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|send_angle[5]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.307     ; 2.607      ;
; -2.927 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|send_angle[10]                ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.308     ; 2.570      ;
; -2.729 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|move_seconds[1]               ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.310     ; 2.370      ;
; -2.710 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|move_seconds[0]               ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.310     ; 2.351      ;
; -2.127 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|send_angle[0]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.310     ; 1.768      ;
; 5.066  ; full_mover:full_mover_ins|servo_lut:servo_lut_ins|altsyncram:altsyncram_component|altsyncram_mea1:auto_generated|ram_block1a7~porta_address_reg0                ; full_mover:full_mover_ins|send_angle[7]                 ; clk          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.073     ; 11.802     ;
; 5.880  ; full_mover:full_mover_ins|servo_lut:servo_lut_ins|altsyncram:altsyncram_component|altsyncram_mea1:auto_generated|ram_block1a9~porta_address_reg0                ; full_mover:full_mover_ins|send_angle[9]                 ; clk          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.061     ; 11.000     ;
; 6.783  ; full_mover:full_mover_ins|servo_lut:servo_lut_ins|altsyncram:altsyncram_component|altsyncram_mea1:auto_generated|ram_block1a34~porta_address_reg0               ; full_mover:full_mover_ins|send_angle[10]                ; clk          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.055     ; 10.103     ;
; 7.106  ; full_mover:full_mover_ins|servo_target_lut:servo_target_lut_inst|altsyncram:altsyncram_component|altsyncram_tu91:auto_generated|ram_block1a0~porta_address_reg0 ; full_mover:full_mover_ins|send_angle[3]                 ; clk          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.038     ; 9.797      ;
; 7.167  ; full_mover:full_mover_ins|servo_lut:servo_lut_ins|altsyncram:altsyncram_component|altsyncram_mea1:auto_generated|ram_block1a19~porta_address_reg0               ; full_mover:full_mover_ins|send_angle[7]                 ; clk          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.041     ; 9.733      ;
; 7.309  ; full_mover:full_mover_ins|servo_target_lut:servo_target_lut_inst|altsyncram:altsyncram_component|altsyncram_tu91:auto_generated|ram_block1a0~porta_address_reg0 ; full_mover:full_mover_ins|send_angle[11]                ; clk          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.038     ; 9.594      ;
; 7.337  ; full_mover:full_mover_ins|servo_target_lut:servo_target_lut_inst|altsyncram:altsyncram_component|altsyncram_tu91:auto_generated|ram_block1a0~porta_address_reg0 ; full_mover:full_mover_ins|send_angle[0]                 ; clk          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.037     ; 9.567      ;
; 7.464  ; full_mover:full_mover_ins|servo_lut:servo_lut_ins|altsyncram:altsyncram_component|altsyncram_mea1:auto_generated|ram_block1a20~porta_address_reg0               ; full_mover:full_mover_ins|send_angle[8]                 ; clk          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.043     ; 9.434      ;
; 7.598  ; full_mover:full_mover_ins|servo_lut:servo_lut_ins|altsyncram:altsyncram_component|altsyncram_mea1:auto_generated|ram_block1a30~porta_address_reg0               ; full_mover:full_mover_ins|send_angle[6]                 ; clk          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.045     ; 9.298      ;
; 7.626  ; full_mover:full_mover_ins|servo_lut:servo_lut_ins|altsyncram:altsyncram_component|altsyncram_mea1:auto_generated|ram_block1a3~porta_address_reg0                ; full_mover:full_mover_ins|send_angle[3]                 ; clk          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.058     ; 9.257      ;
; 7.654  ; full_mover:full_mover_ins|servo_lut:servo_lut_ins|altsyncram:altsyncram_component|altsyncram_mea1:auto_generated|ram_block1a21~porta_address_reg0               ; full_mover:full_mover_ins|send_angle[9]                 ; clk          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.047     ; 9.240      ;
; 7.725  ; full_mover:full_mover_ins|servo_lut:servo_lut_ins|altsyncram:altsyncram_component|altsyncram_mea1:auto_generated|ram_block1a1~porta_address_reg0                ; full_mover:full_mover_ins|send_angle[1]                 ; clk          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.057     ; 9.159      ;
; 7.738  ; full_mover:full_mover_ins|servo_lut:servo_lut_ins|altsyncram:altsyncram_component|altsyncram_mea1:auto_generated|ram_block1a10~porta_address_reg0               ; full_mover:full_mover_ins|send_angle[10]                ; clk          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.059     ; 9.144      ;
; 7.818  ; full_mover:full_mover_ins|servo_target_lut:servo_target_lut_inst|altsyncram:altsyncram_component|altsyncram_tu91:auto_generated|ram_block1a0~porta_address_reg0 ; full_mover:full_mover_ins|send_angle[8]                 ; clk          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.035     ; 9.088      ;
; 7.951  ; full_mover:full_mover_ins|servo_lut:servo_lut_ins|altsyncram:altsyncram_component|altsyncram_mea1:auto_generated|ram_block1a27~porta_address_reg0               ; full_mover:full_mover_ins|send_angle[3]                 ; clk          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.046     ; 8.944      ;
; 7.978  ; full_mover:full_mover_ins|servo_target_lut:servo_target_lut_inst|altsyncram:altsyncram_component|altsyncram_tu91:auto_generated|ram_block1a0~porta_address_reg0 ; full_mover:full_mover_ins|send_angle[5]                 ; clk          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.034     ; 8.929      ;
; 8.080  ; full_mover:full_mover_ins|servo_lut:servo_lut_ins|altsyncram:altsyncram_component|altsyncram_mea1:auto_generated|ram_block1a8~porta_address_reg0                ; full_mover:full_mover_ins|send_angle[8]                 ; clk          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.034     ; 8.827      ;
; 8.105  ; full_mover:full_mover_ins|servo_lut:servo_lut_ins|altsyncram:altsyncram_component|altsyncram_mea1:auto_generated|ram_block1a0~porta_address_reg0                ; full_mover:full_mover_ins|send_angle[0]                 ; clk          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.057     ; 8.779      ;
; 8.122  ; full_mover:full_mover_ins|servo_lut:servo_lut_ins|altsyncram:altsyncram_component|altsyncram_mea1:auto_generated|ram_block1a6~porta_address_reg0                ; full_mover:full_mover_ins|send_angle[6]                 ; clk          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.064     ; 8.755      ;
; 8.133  ; full_mover:full_mover_ins|servo_lut:servo_lut_ins|altsyncram:altsyncram_component|altsyncram_mea1:auto_generated|ram_block1a13~porta_address_reg0               ; full_mover:full_mover_ins|send_angle[1]                 ; clk          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.037     ; 8.771      ;
; 8.280  ; full_mover:full_mover_ins|servo_lut:servo_lut_ins|altsyncram:altsyncram_component|altsyncram_mea1:auto_generated|ram_block1a35~porta_address_reg0               ; full_mover:full_mover_ins|send_angle[11]                ; clk          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.046     ; 8.615      ;
; 8.388  ; full_mover:full_mover_ins|servo_lut:servo_lut_ins|altsyncram:altsyncram_component|altsyncram_mea1:auto_generated|ram_block1a14~porta_address_reg0               ; full_mover:full_mover_ins|send_angle[2]                 ; clk          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.060     ; 8.493      ;
; 8.461  ; full_mover:full_mover_ins|servo_lut:servo_lut_ins|altsyncram:altsyncram_component|altsyncram_mea1:auto_generated|ram_block1a12~porta_address_reg0               ; full_mover:full_mover_ins|send_angle[0]                 ; clk          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.026     ; 8.454      ;
; 8.526  ; full_mover:full_mover_ins|servo_lut:servo_lut_ins|altsyncram:altsyncram_component|altsyncram_mea1:auto_generated|ram_block1a4~porta_address_reg0                ; full_mover:full_mover_ins|send_angle[4]                 ; clk          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.075     ; 8.340      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll0_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                 ;
+--------+------------------+----------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node                                                  ; Launch Clock ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+----------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; -6.487 ; test_change_last ; shape_finder:shape_finder_ins|last_operate_y_3[1]        ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.673     ; 4.765      ;
; -6.487 ; test_change_last ; shape_finder:shape_finder_ins|last_operate_y_3[6]        ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.673     ; 4.765      ;
; -6.393 ; test_change_last ; shape_finder:shape_finder_ins|y_max_6[6]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.661     ; 4.683      ;
; -6.226 ; test_change_last ; shape_finder:shape_finder_ins|last_operate_y_7[3]        ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.658     ; 4.519      ;
; -6.226 ; test_change_last ; shape_finder:shape_finder_ins|last_operate_y_7[2]        ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.658     ; 4.519      ;
; -6.226 ; test_change_last ; shape_finder:shape_finder_ins|last_operate_y_7[1]        ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.658     ; 4.519      ;
; -6.220 ; test_change_last ; shape_finder:shape_finder_ins|area_1[0]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.673     ; 4.498      ;
; -6.220 ; test_change_last ; shape_finder:shape_finder_ins|area_1[1]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.673     ; 4.498      ;
; -6.220 ; test_change_last ; shape_finder:shape_finder_ins|area_1[2]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.673     ; 4.498      ;
; -6.220 ; test_change_last ; shape_finder:shape_finder_ins|area_1[3]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.673     ; 4.498      ;
; -6.220 ; test_change_last ; shape_finder:shape_finder_ins|area_1[4]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.673     ; 4.498      ;
; -6.220 ; test_change_last ; shape_finder:shape_finder_ins|area_1[5]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.673     ; 4.498      ;
; -6.220 ; test_change_last ; shape_finder:shape_finder_ins|area_1[6]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.673     ; 4.498      ;
; -6.220 ; test_change_last ; shape_finder:shape_finder_ins|area_1[7]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.673     ; 4.498      ;
; -6.220 ; test_change_last ; shape_finder:shape_finder_ins|area_1[8]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.673     ; 4.498      ;
; -6.220 ; test_change_last ; shape_finder:shape_finder_ins|area_1[9]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.673     ; 4.498      ;
; -6.220 ; test_change_last ; shape_finder:shape_finder_ins|area_1[10]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.673     ; 4.498      ;
; -6.173 ; test_change_last ; shape_finder:shape_finder_ins|last_operate_y_3[0]        ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.697     ; 4.427      ;
; -6.121 ; test_change_last ; shape_finder:shape_finder_ins|last_operate_y_5[6]        ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.642     ; 4.430      ;
; -6.121 ; test_change_last ; shape_finder:shape_finder_ins|last_operate_y_5[7]        ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.642     ; 4.430      ;
; -6.104 ; test_change_last ; shape_finder:shape_finder_ins|last_operate_y_3[3]        ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.671     ; 4.384      ;
; -6.089 ; test_change_last ; shape_finder:shape_finder_ins|last_operate_y_1[5]        ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.691     ; 4.349      ;
; -6.089 ; test_change_last ; shape_finder:shape_finder_ins|last_operate_y_1[1]        ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.691     ; 4.349      ;
; -6.056 ; test_change_last ; shape_finder:shape_finder_ins|area_5[0]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.698     ; 4.309      ;
; -6.056 ; test_change_last ; shape_finder:shape_finder_ins|area_5[1]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.698     ; 4.309      ;
; -6.056 ; test_change_last ; shape_finder:shape_finder_ins|area_5[2]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.698     ; 4.309      ;
; -6.056 ; test_change_last ; shape_finder:shape_finder_ins|area_5[3]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.698     ; 4.309      ;
; -6.056 ; test_change_last ; shape_finder:shape_finder_ins|area_5[4]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.698     ; 4.309      ;
; -6.056 ; test_change_last ; shape_finder:shape_finder_ins|area_5[5]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.698     ; 4.309      ;
; -6.056 ; test_change_last ; shape_finder:shape_finder_ins|area_5[6]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.698     ; 4.309      ;
; -6.056 ; test_change_last ; shape_finder:shape_finder_ins|area_5[7]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.698     ; 4.309      ;
; -6.056 ; test_change_last ; shape_finder:shape_finder_ins|area_5[9]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.698     ; 4.309      ;
; -6.056 ; test_change_last ; shape_finder:shape_finder_ins|area_5[10]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.698     ; 4.309      ;
; -6.056 ; test_change_last ; shape_finder:shape_finder_ins|area_5[8]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.698     ; 4.309      ;
; -6.049 ; test_change_last ; shape_finder:shape_finder_ins|y_min_6[3]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.675     ; 4.325      ;
; -5.880 ; test_change_last ; shape_finder:shape_finder_ins|y_min_7[1]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.663     ; 4.168      ;
; -5.880 ; test_change_last ; shape_finder:shape_finder_ins|y_min_7[2]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.663     ; 4.168      ;
; -5.880 ; test_change_last ; shape_finder:shape_finder_ins|y_min_7[3]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.663     ; 4.168      ;
; -5.880 ; test_change_last ; shape_finder:shape_finder_ins|y_min_7[4]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.663     ; 4.168      ;
; -5.880 ; test_change_last ; shape_finder:shape_finder_ins|y_min_7[5]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.663     ; 4.168      ;
; -5.880 ; test_change_last ; shape_finder:shape_finder_ins|y_min_7[6]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.663     ; 4.168      ;
; -5.880 ; test_change_last ; shape_finder:shape_finder_ins|y_min_7[7]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.663     ; 4.168      ;
; -5.880 ; test_change_last ; shape_finder:shape_finder_ins|y_min_7[0]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.663     ; 4.168      ;
; -5.869 ; test_change_last ; shape_finder:shape_finder_ins|y_max_2[1]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.674     ; 4.146      ;
; -5.863 ; test_change_last ; shape_finder:shape_finder_ins|x_min_in_line_current_3[0] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.660     ; 4.154      ;
; -5.863 ; test_change_last ; shape_finder:shape_finder_ins|x_min_in_line_current_3[1] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.660     ; 4.154      ;
; -5.863 ; test_change_last ; shape_finder:shape_finder_ins|x_min_in_line_current_3[2] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.660     ; 4.154      ;
; -5.863 ; test_change_last ; shape_finder:shape_finder_ins|x_min_in_line_current_3[3] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.660     ; 4.154      ;
; -5.863 ; test_change_last ; shape_finder:shape_finder_ins|x_min_in_line_current_3[4] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.660     ; 4.154      ;
; -5.863 ; test_change_last ; shape_finder:shape_finder_ins|x_min_in_line_current_3[5] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.660     ; 4.154      ;
; -5.863 ; test_change_last ; shape_finder:shape_finder_ins|x_min_in_line_current_3[6] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.660     ; 4.154      ;
; -5.863 ; test_change_last ; shape_finder:shape_finder_ins|x_min_in_line_current_3[7] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.660     ; 4.154      ;
; -5.853 ; test_change_last ; shape_finder:shape_finder_ins|y_min_6[1]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.676     ; 4.128      ;
; -5.853 ; test_change_last ; shape_finder:shape_finder_ins|y_min_6[2]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.676     ; 4.128      ;
; -5.853 ; test_change_last ; shape_finder:shape_finder_ins|y_min_6[4]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.676     ; 4.128      ;
; -5.853 ; test_change_last ; shape_finder:shape_finder_ins|y_min_6[5]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.676     ; 4.128      ;
; -5.853 ; test_change_last ; shape_finder:shape_finder_ins|y_min_6[6]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.676     ; 4.128      ;
; -5.853 ; test_change_last ; shape_finder:shape_finder_ins|y_min_6[7]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.676     ; 4.128      ;
; -5.853 ; test_change_last ; shape_finder:shape_finder_ins|y_min_6[0]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.676     ; 4.128      ;
; -5.843 ; test_change_last ; shape_finder:shape_finder_ins|x_min_in_line_current_4[0] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.661     ; 4.133      ;
; -5.843 ; test_change_last ; shape_finder:shape_finder_ins|x_min_in_line_current_4[1] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.661     ; 4.133      ;
; -5.843 ; test_change_last ; shape_finder:shape_finder_ins|x_min_in_line_current_4[2] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.661     ; 4.133      ;
; -5.843 ; test_change_last ; shape_finder:shape_finder_ins|x_min_in_line_current_4[3] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.661     ; 4.133      ;
; -5.843 ; test_change_last ; shape_finder:shape_finder_ins|x_min_in_line_current_4[4] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.661     ; 4.133      ;
; -5.843 ; test_change_last ; shape_finder:shape_finder_ins|x_min_in_line_current_4[5] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.661     ; 4.133      ;
; -5.843 ; test_change_last ; shape_finder:shape_finder_ins|x_min_in_line_current_4[6] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.661     ; 4.133      ;
; -5.843 ; test_change_last ; shape_finder:shape_finder_ins|x_min_in_line_current_4[7] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.661     ; 4.133      ;
; -5.818 ; test_change_last ; shape_finder:shape_finder_ins|x_max_4[6]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.662     ; 4.107      ;
; -5.818 ; test_change_last ; shape_finder:shape_finder_ins|x_max_4[7]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.662     ; 4.107      ;
; -5.811 ; test_change_last ; shape_finder:shape_finder_ins|y_max_6[1]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.676     ; 4.086      ;
; -5.811 ; test_change_last ; shape_finder:shape_finder_ins|y_max_6[2]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.676     ; 4.086      ;
; -5.811 ; test_change_last ; shape_finder:shape_finder_ins|y_max_6[3]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.676     ; 4.086      ;
; -5.811 ; test_change_last ; shape_finder:shape_finder_ins|y_max_6[4]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.676     ; 4.086      ;
; -5.811 ; test_change_last ; shape_finder:shape_finder_ins|y_max_6[5]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.676     ; 4.086      ;
; -5.811 ; test_change_last ; shape_finder:shape_finder_ins|y_max_6[7]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.676     ; 4.086      ;
; -5.811 ; test_change_last ; shape_finder:shape_finder_ins|y_max_6[0]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.676     ; 4.086      ;
; -5.792 ; test_change_last ; shape_finder:shape_finder_ins|last_operate_y_8[2]        ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.663     ; 4.080      ;
; -5.792 ; test_change_last ; shape_finder:shape_finder_ins|last_operate_y_8[3]        ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.663     ; 4.080      ;
; -5.792 ; test_change_last ; shape_finder:shape_finder_ins|last_operate_y_8[1]        ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.663     ; 4.080      ;
; -5.792 ; test_change_last ; shape_finder:shape_finder_ins|last_operate_y_8[0]        ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.663     ; 4.080      ;
; -5.788 ; test_change_last ; shape_finder:shape_finder_ins|y_min_2[1]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.699     ; 4.040      ;
; -5.788 ; test_change_last ; shape_finder:shape_finder_ins|y_min_2[2]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.699     ; 4.040      ;
; -5.788 ; test_change_last ; shape_finder:shape_finder_ins|y_min_2[3]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.699     ; 4.040      ;
; -5.788 ; test_change_last ; shape_finder:shape_finder_ins|y_min_2[4]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.699     ; 4.040      ;
; -5.788 ; test_change_last ; shape_finder:shape_finder_ins|y_min_2[5]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.699     ; 4.040      ;
; -5.788 ; test_change_last ; shape_finder:shape_finder_ins|y_min_2[6]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.699     ; 4.040      ;
; -5.788 ; test_change_last ; shape_finder:shape_finder_ins|y_min_2[7]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.699     ; 4.040      ;
; -5.788 ; test_change_last ; shape_finder:shape_finder_ins|y_min_2[0]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.699     ; 4.040      ;
; -5.787 ; test_change_last ; shape_finder:shape_finder_ins|area_8[0]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.673     ; 4.065      ;
; -5.787 ; test_change_last ; shape_finder:shape_finder_ins|area_8[1]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.673     ; 4.065      ;
; -5.787 ; test_change_last ; shape_finder:shape_finder_ins|area_8[2]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.673     ; 4.065      ;
; -5.787 ; test_change_last ; shape_finder:shape_finder_ins|area_8[3]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.673     ; 4.065      ;
; -5.787 ; test_change_last ; shape_finder:shape_finder_ins|area_8[4]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.673     ; 4.065      ;
; -5.787 ; test_change_last ; shape_finder:shape_finder_ins|area_8[5]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.673     ; 4.065      ;
; -5.787 ; test_change_last ; shape_finder:shape_finder_ins|area_8[6]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.673     ; 4.065      ;
; -5.787 ; test_change_last ; shape_finder:shape_finder_ins|area_8[7]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.673     ; 4.065      ;
; -5.787 ; test_change_last ; shape_finder:shape_finder_ins|area_8[8]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.673     ; 4.065      ;
; -5.787 ; test_change_last ; shape_finder:shape_finder_ins|area_8[9]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.673     ; 4.065      ;
; -5.787 ; test_change_last ; shape_finder:shape_finder_ins|area_8[10]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.673     ; 4.065      ;
; -5.737 ; test_change_last ; shape_finder:shape_finder_ins|x_min_in_line_3[8]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.661     ; 4.027      ;
+--------+------------------+----------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_25M'                                                                                                                                                                     ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.291 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[8]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[17]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.096     ; 6.196      ;
; -5.291 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[8]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[10]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.096     ; 6.196      ;
; -5.291 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[8]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[11]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.096     ; 6.196      ;
; -5.291 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[8]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[12]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.096     ; 6.196      ;
; -5.291 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[8]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[13]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.096     ; 6.196      ;
; -5.291 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[8]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[14]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.096     ; 6.196      ;
; -5.291 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[8]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[15]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.096     ; 6.196      ;
; -5.291 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[8]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[16]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.096     ; 6.196      ;
; -5.291 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[8]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[18]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.096     ; 6.196      ;
; -5.291 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[8]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[19]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.096     ; 6.196      ;
; -5.219 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[5]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[17]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.096     ; 6.124      ;
; -5.219 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[5]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[10]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.096     ; 6.124      ;
; -5.219 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[5]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[11]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.096     ; 6.124      ;
; -5.219 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[5]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[12]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.096     ; 6.124      ;
; -5.219 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[5]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[13]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.096     ; 6.124      ;
; -5.219 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[5]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[14]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.096     ; 6.124      ;
; -5.219 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[5]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[15]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.096     ; 6.124      ;
; -5.219 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[5]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[16]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.096     ; 6.124      ;
; -5.219 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[5]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[18]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.096     ; 6.124      ;
; -5.219 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[5]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[19]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.096     ; 6.124      ;
; -5.111 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[2]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[17]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.096     ; 6.016      ;
; -5.111 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[2]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[10]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.096     ; 6.016      ;
; -5.111 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[2]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[11]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.096     ; 6.016      ;
; -5.111 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[2]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[12]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.096     ; 6.016      ;
; -5.111 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[2]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[13]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.096     ; 6.016      ;
; -5.111 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[2]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[14]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.096     ; 6.016      ;
; -5.111 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[2]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[15]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.096     ; 6.016      ;
; -5.111 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[2]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[16]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.096     ; 6.016      ;
; -5.111 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[2]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[18]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.096     ; 6.016      ;
; -5.111 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[2]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[19]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.096     ; 6.016      ;
; -5.066 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[3]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[17]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.096     ; 5.971      ;
; -5.066 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[3]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[10]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.096     ; 5.971      ;
; -5.066 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[3]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[11]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.096     ; 5.971      ;
; -5.066 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[3]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[12]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.096     ; 5.971      ;
; -5.066 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[3]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[13]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.096     ; 5.971      ;
; -5.066 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[3]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[14]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.096     ; 5.971      ;
; -5.066 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[3]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[15]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.096     ; 5.971      ;
; -5.066 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[3]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[16]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.096     ; 5.971      ;
; -5.066 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[3]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[18]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.096     ; 5.971      ;
; -5.066 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[3]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[19]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.096     ; 5.971      ;
; -5.023 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[0]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[17]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.096     ; 5.928      ;
; -5.023 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[0]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[10]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.096     ; 5.928      ;
; -5.023 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[0]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[11]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.096     ; 5.928      ;
; -5.023 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[0]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[12]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.096     ; 5.928      ;
; -5.023 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[0]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[13]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.096     ; 5.928      ;
; -5.023 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[0]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[14]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.096     ; 5.928      ;
; -5.023 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[0]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[15]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.096     ; 5.928      ;
; -5.023 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[0]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[16]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.096     ; 5.928      ;
; -5.023 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[0]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[18]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.096     ; 5.928      ;
; -5.023 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[0]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[19]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.096     ; 5.928      ;
; -4.974 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[2]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[17]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.105     ; 5.870      ;
; -4.974 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[2]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[10]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.105     ; 5.870      ;
; -4.974 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[2]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[11]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.105     ; 5.870      ;
; -4.974 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[2]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[12]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.105     ; 5.870      ;
; -4.974 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[2]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[13]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.105     ; 5.870      ;
; -4.974 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[2]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[14]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.105     ; 5.870      ;
; -4.974 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[2]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[15]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.105     ; 5.870      ;
; -4.974 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[2]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[16]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.105     ; 5.870      ;
; -4.974 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[2]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[18]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.105     ; 5.870      ;
; -4.974 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[2]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[19]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.105     ; 5.870      ;
; -4.920 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[4]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[17]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.096     ; 5.825      ;
; -4.920 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[4]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[10]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.096     ; 5.825      ;
; -4.920 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[4]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[11]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.096     ; 5.825      ;
; -4.920 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[4]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[12]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.096     ; 5.825      ;
; -4.920 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[4]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[13]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.096     ; 5.825      ;
; -4.920 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[4]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[14]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.096     ; 5.825      ;
; -4.920 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[4]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[15]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.096     ; 5.825      ;
; -4.920 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[4]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[16]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.096     ; 5.825      ;
; -4.920 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[4]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[18]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.096     ; 5.825      ;
; -4.920 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[4]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[19]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.096     ; 5.825      ;
; -4.897 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[8]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|state_c.IDLE ; clk_25M      ; clk_25M     ; 1.000        ; -0.104     ; 5.794      ;
; -4.896 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[8]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|config_flag  ; clk_25M      ; clk_25M     ; 1.000        ; -0.104     ; 5.793      ;
; -4.878 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[8]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|state_c.WAIT ; clk_25M      ; clk_25M     ; 1.000        ; -0.097     ; 5.782      ;
; -4.878 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.WRITE ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[17]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.104     ; 5.775      ;
; -4.878 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.WRITE ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[10]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.104     ; 5.775      ;
; -4.878 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.WRITE ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[11]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.104     ; 5.775      ;
; -4.878 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.WRITE ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[12]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.104     ; 5.775      ;
; -4.878 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.WRITE ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[13]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.104     ; 5.775      ;
; -4.878 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.WRITE ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[14]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.104     ; 5.775      ;
; -4.878 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.WRITE ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[15]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.104     ; 5.775      ;
; -4.878 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.WRITE ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[16]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.104     ; 5.775      ;
; -4.878 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.WRITE ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[18]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.104     ; 5.775      ;
; -4.878 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.WRITE ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[19]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.104     ; 5.775      ;
; -4.825 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[5]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|state_c.IDLE ; clk_25M      ; clk_25M     ; 1.000        ; -0.104     ; 5.722      ;
; -4.824 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[5]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|config_flag  ; clk_25M      ; clk_25M     ; 1.000        ; -0.104     ; 5.721      ;
; -4.806 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[5]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|state_c.WAIT ; clk_25M      ; clk_25M     ; 1.000        ; -0.097     ; 5.710      ;
; -4.784 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[1]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[17]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.105     ; 5.680      ;
; -4.784 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[1]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[10]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.105     ; 5.680      ;
; -4.784 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[1]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[11]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.105     ; 5.680      ;
; -4.784 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[1]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[12]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.105     ; 5.680      ;
; -4.784 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[1]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[13]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.105     ; 5.680      ;
; -4.784 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[1]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[14]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.105     ; 5.680      ;
; -4.784 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[1]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[15]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.105     ; 5.680      ;
; -4.784 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[1]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[16]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.105     ; 5.680      ;
; -4.784 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[1]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[18]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.105     ; 5.680      ;
; -4.784 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[1]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[19]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.105     ; 5.680      ;
; -4.750 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[7]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[17]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.096     ; 5.655      ;
; -4.750 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[7]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[10]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.096     ; 5.655      ;
; -4.750 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[7]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[11]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.096     ; 5.655      ;
; -4.750 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[7]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[12]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.096     ; 5.655      ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                              ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -4.317 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[0] ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                                                                                     ; capture:capture_ins|pclk_buf                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.505     ; 3.763      ;
; -4.204 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[1] ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                                                                                     ; capture:capture_ins|pclk_buf                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.505     ; 3.650      ;
; -4.015 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[2] ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                                                                                     ; capture:capture_ins|pclk_buf                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.505     ; 3.461      ;
; -3.900 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[1] ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                                                                                     ; capture:capture_ins|pclk_buf                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.505     ; 3.346      ;
; -3.877 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[2] ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                                                                                     ; capture:capture_ins|pclk_buf                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.505     ; 3.323      ;
; -3.760 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[3] ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                                                                                     ; capture:capture_ins|pclk_buf                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.505     ; 3.206      ;
; -3.200 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[3] ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                                                                                     ; capture:capture_ins|pclk_buf                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.505     ; 2.646      ;
; -3.112 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[28] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.346     ; 3.727      ;
; -3.081 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[31] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.336     ; 3.706      ;
; -2.994 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[27] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.336     ; 3.619      ;
; -2.992 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[34] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.336     ; 3.617      ;
; -2.942 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[35] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.336     ; 3.567      ;
; -2.922 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[18] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.346     ; 3.537      ;
; -2.886 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[38] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.358     ; 3.489      ;
; -2.835 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[32] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.358     ; 3.438      ;
; -2.826 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[4] ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                                                                                     ; capture:capture_ins|pclk_buf                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.505     ; 2.272      ;
; -2.787 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[30] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.336     ; 3.412      ;
; -2.786 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[21] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.336     ; 3.411      ;
; -2.754 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[25] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.336     ; 3.379      ;
; -2.720 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[36] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.358     ; 3.323      ;
; -2.720 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[20] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.358     ; 3.323      ;
; -2.719 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[39] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.358     ; 3.322      ;
; -2.688 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[22] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.358     ; 3.291      ;
; -2.686 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[40] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.358     ; 3.289      ;
; -2.684 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[37] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.358     ; 3.287      ;
; -2.556 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[41] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.346     ; 3.171      ;
; -2.465 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[29] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.356     ; 3.070      ;
; -2.426 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[19] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.346     ; 3.041      ;
; -2.386 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[1]                                                                                                                                                                                                                    ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.364     ; 2.983      ;
; -2.386 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[2]                                                                                                                                                                                                                    ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.364     ; 2.983      ;
; -2.386 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[3]                                                                                                                                                                                                                    ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.364     ; 2.983      ;
; -2.386 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[4]                                                                                                                                                                                                                    ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.364     ; 2.983      ;
; -2.386 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[5]                                                                                                                                                                                                                    ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.364     ; 2.983      ;
; -2.386 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[6]                                                                                                                                                                                                                    ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.364     ; 2.983      ;
; -2.386 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[7]                                                                                                                                                                                                                    ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.364     ; 2.983      ;
; -2.386 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[8]                                                                                                                                                                                                                    ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.364     ; 2.983      ;
; -2.386 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[9]                                                                                                                                                                                                                    ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.364     ; 2.983      ;
; -2.386 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[10]                                                                                                                                                                                                                   ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.364     ; 2.983      ;
; -2.386 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[11]                                                                                                                                                                                                                   ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.364     ; 2.983      ;
; -2.369 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_0[41] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.352     ; 2.978      ;
; -2.339 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[24] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.344     ; 2.956      ;
; -2.339 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_0[26] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.344     ; 2.956      ;
; -2.283 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[23] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.323     ; 2.921      ;
; -2.263 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_0[33] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.352     ; 2.872      ;
; -2.139 ; sensor_filter_mid:sensor_filter|req_out                                                                                                                                              ; capture:capture_ins|sdram_controller:u_meme_controller|avm_read                                                                                                                                                                                                                      ; shape_finder:shape_finder_ins|data_req                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.682     ; 2.418      ;
; -2.091 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[0]                                                                                                                                                                                                                    ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.378     ; 2.674      ;
; -2.076 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_0[38] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.360     ; 2.677      ;
; -2.076 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_0[34] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.360     ; 2.677      ;
; -2.076 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_0[32] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.360     ; 2.677      ;
; -2.076 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_0[20] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.360     ; 2.677      ;
; -2.075 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_0[37] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.360     ; 2.676      ;
; -2.075 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_0[40] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.360     ; 2.676      ;
; -2.075 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_0[36] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.360     ; 2.676      ;
; -2.075 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_0[27] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.360     ; 2.676      ;
; -2.074 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_0[35] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.360     ; 2.675      ;
; -2.074 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_0[30] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.360     ; 2.675      ;
; -2.074 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_0[22] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.360     ; 2.675      ;
; -2.074 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_0[25] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.360     ; 2.675      ;
; -2.073 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_0[39] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.360     ; 2.674      ;
; -2.073 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_0[31] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.360     ; 2.674      ;
; -2.073 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_0[21] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.360     ; 2.674      ;
; -2.043 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[33] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.336     ; 2.668      ;
; -2.042 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|dout_vld                                                                                                                                                                                                                      ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.331     ; 2.672      ;
; -1.992 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_read                                                                                                                                                                                                                      ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.331     ; 2.622      ;
; -1.925 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[26] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.344     ; 2.542      ;
; -1.922 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_0[24] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.344     ; 2.539      ;
; -1.894 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_0[28] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.352     ; 2.503      ;
; -1.894 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_0[18] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.352     ; 2.503      ;
; -1.891 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_0[29] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.356     ; 2.496      ;
; -1.835 ; debug_mux:debug_mux_ins|current_mode                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_read                                                                                                                                                                                                                      ; debug_mux:debug_mux_ins|current_mode                           ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.910      ; 3.457      ;
; -1.752 ; sensor_filter_mid:sensor_filter|req_out                                                                                                                                              ; capture:capture_ins|sdram_controller:u_meme_controller|dout_vld                                                                                                                                                                                                                      ; shape_finder:shape_finder_ins|data_req                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.682     ; 2.031      ;
; -1.735 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[20]                                                                                                                                                                                                                   ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.362     ; 2.334      ;
; -1.735 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[12]                                                                                                                                                                                                                   ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.362     ; 2.334      ;
; -1.735 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[13]                                                                                                                                                                                                                   ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.362     ; 2.334      ;
; -1.735 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[14]                                                                                                                                                                                                                   ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.362     ; 2.334      ;
; -1.735 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[15]                                                                                                                                                                                                                   ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.362     ; 2.334      ;
; -1.735 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[16]                                                                                                                                                                                                                   ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.362     ; 2.334      ;
; -1.735 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[17]                                                                                                                                                                                                                   ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.362     ; 2.334      ;
; -1.735 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[18]                                                                                                                                                                                                                   ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.362     ; 2.334      ;
; -1.735 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[19]                                                                                                                                                                                                                   ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.362     ; 2.334      ;
; -1.735 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[21]                                                                                                                                                                                                                   ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.362     ; 2.334      ;
; -1.735 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[22]                                                                                                                                                                                                                   ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.362     ; 2.334      ;
; -1.735 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[23]                                                                                                                                                                                                                   ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.362     ; 2.334      ;
; -1.678 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_0[23] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.323     ; 2.316      ;
; -1.677 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_0[19] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.323     ; 2.315      ;
; -1.600 ; debug_mux:debug_mux_ins|current_mode                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|dout_vld                                                                                                                                                                                                                      ; debug_mux:debug_mux_ins|current_mode                           ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.910      ; 3.222      ;
; -1.498 ; sensor_filter_mid:sensor_filter|req_out                                                                                                                                              ; capture:capture_ins|sdram_controller:u_meme_controller|rd_req_last                                                                                                                                                                                                                   ; shape_finder:shape_finder_ins|data_req                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.665     ; 1.794      ;
; -1.452 ; debug_mux:debug_mux_ins|current_mode                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_read                                                                                                                                                                                                                      ; debug_mux:debug_mux_ins|current_mode                           ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.910      ; 3.574      ;
; -1.263 ; debug_mux:debug_mux_ins|current_mode                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|dout_vld                                                                                                                                                                                                                      ; debug_mux:debug_mux_ins|current_mode                           ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.910      ; 3.385      ;
; -1.250 ; uart_watcher:uart_watcher_ins|sdram_rd_req                                                                                                                                           ; capture:capture_ins|sdram_controller:u_meme_controller|avm_read                                                                                                                                                                                                                      ; uart_watcher:uart_watcher_ins|get_image                        ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.369     ; 1.842      ;
; -1.211 ; debug_mux:debug_mux_ins|current_mode                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|rd_req_last                                                                                                                                                                                                                   ; debug_mux:debug_mux_ins|current_mode                           ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.927      ; 2.850      ;
; -1.125 ; uart_watcher:uart_watcher_ins|sdram_rd_req                                                                                                                                           ; capture:capture_ins|sdram_controller:u_meme_controller|dout_vld                                                                                                                                                                                                                      ; uart_watcher:uart_watcher_ins|get_image                        ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.369     ; 1.717      ;
; -0.811 ; debug_mux:debug_mux_ins|current_mode                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|rd_req_last                                                                                                                                                                                                                   ; debug_mux:debug_mux_ins|current_mode                           ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.927      ; 2.950      ;
; -0.635 ; uart_watcher:uart_watcher_ins|sdram_rd_req                                                                                                                                           ; capture:capture_ins|sdram_controller:u_meme_controller|rd_req_last                                                                                                                                                                                                                   ; uart_watcher:uart_watcher_ins|get_image                        ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.352     ; 1.244      ;
; -0.322 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb         ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[1]                                                                                                                                                                                                                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 3.959        ; -0.217     ; 4.065      ;
; -0.322 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb         ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[2]                                                                                                                                                                                                                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 3.959        ; -0.217     ; 4.065      ;
; -0.322 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb         ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[3]                                                                                                                                                                                                                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 3.959        ; -0.217     ; 4.065      ;
; -0.322 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb         ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[4]                                                                                                                                                                                                                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 3.959        ; -0.217     ; 4.065      ;
; -0.322 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb         ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[5]                                                                                                                                                                                                                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 3.959        ; -0.217     ; 4.065      ;
; -0.322 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb         ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[6]                                                                                                                                                                                                                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 3.959        ; -0.217     ; 4.065      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                        ;
+--------+---------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node     ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.757 ; soft_rst_last ; sensor_filter_mid:sensor_filter|Y[9]       ; clock_10hz   ; clk         ; 1.000        ; -0.037     ; 4.721      ;
; -3.757 ; soft_rst_last ; sensor_filter_mid:sensor_filter|Y[8]       ; clock_10hz   ; clk         ; 1.000        ; -0.037     ; 4.721      ;
; -3.757 ; soft_rst_last ; sensor_filter_mid:sensor_filter|Y[11]      ; clock_10hz   ; clk         ; 1.000        ; -0.037     ; 4.721      ;
; -3.757 ; soft_rst_last ; sensor_filter_mid:sensor_filter|Y[12]      ; clock_10hz   ; clk         ; 1.000        ; -0.037     ; 4.721      ;
; -3.757 ; soft_rst_last ; sensor_filter_mid:sensor_filter|Y[10]      ; clock_10hz   ; clk         ; 1.000        ; -0.037     ; 4.721      ;
; -3.757 ; soft_rst_last ; sensor_filter_mid:sensor_filter|Y[4]       ; clock_10hz   ; clk         ; 1.000        ; -0.037     ; 4.721      ;
; -3.757 ; soft_rst_last ; sensor_filter_mid:sensor_filter|Y[5]       ; clock_10hz   ; clk         ; 1.000        ; -0.037     ; 4.721      ;
; -3.757 ; soft_rst_last ; sensor_filter_mid:sensor_filter|Y[7]       ; clock_10hz   ; clk         ; 1.000        ; -0.037     ; 4.721      ;
; -3.757 ; soft_rst_last ; sensor_filter_mid:sensor_filter|Y[3]       ; clock_10hz   ; clk         ; 1.000        ; -0.037     ; 4.721      ;
; -3.757 ; soft_rst_last ; sensor_filter_mid:sensor_filter|Y[6]       ; clock_10hz   ; clk         ; 1.000        ; -0.037     ; 4.721      ;
; -3.734 ; soft_rst_last ; sensor_filter_mid:sensor_filter|U[1]       ; clock_10hz   ; clk         ; 1.000        ; -0.037     ; 4.698      ;
; -3.731 ; soft_rst_last ; sensor_filter_mid:sensor_filter|U[2]       ; clock_10hz   ; clk         ; 1.000        ; -0.038     ; 4.694      ;
; -3.731 ; soft_rst_last ; sensor_filter_mid:sensor_filter|V[1]       ; clock_10hz   ; clk         ; 1.000        ; -0.038     ; 4.694      ;
; -3.706 ; soft_rst_last ; sensor_filter_mid:sensor_filter|Y[14]      ; clock_10hz   ; clk         ; 1.000        ; -0.034     ; 4.673      ;
; -3.706 ; soft_rst_last ; sensor_filter_mid:sensor_filter|Y[15]      ; clock_10hz   ; clk         ; 1.000        ; -0.034     ; 4.673      ;
; -3.706 ; soft_rst_last ; sensor_filter_mid:sensor_filter|Y[17]      ; clock_10hz   ; clk         ; 1.000        ; -0.034     ; 4.673      ;
; -3.706 ; soft_rst_last ; sensor_filter_mid:sensor_filter|Y[16]      ; clock_10hz   ; clk         ; 1.000        ; -0.034     ; 4.673      ;
; -3.706 ; soft_rst_last ; sensor_filter_mid:sensor_filter|Y[13]      ; clock_10hz   ; clk         ; 1.000        ; -0.034     ; 4.673      ;
; -3.706 ; soft_rst_last ; sensor_filter_mid:sensor_filter|Y[19]      ; clock_10hz   ; clk         ; 1.000        ; -0.034     ; 4.673      ;
; -3.706 ; soft_rst_last ; sensor_filter_mid:sensor_filter|Y[20]      ; clock_10hz   ; clk         ; 1.000        ; -0.034     ; 4.673      ;
; -3.706 ; soft_rst_last ; sensor_filter_mid:sensor_filter|Y[22]      ; clock_10hz   ; clk         ; 1.000        ; -0.034     ; 4.673      ;
; -3.706 ; soft_rst_last ; sensor_filter_mid:sensor_filter|Y[18]      ; clock_10hz   ; clk         ; 1.000        ; -0.034     ; 4.673      ;
; -3.706 ; soft_rst_last ; sensor_filter_mid:sensor_filter|Y[21]      ; clock_10hz   ; clk         ; 1.000        ; -0.034     ; 4.673      ;
; -3.569 ; soft_rst_last ; sensor_filter_mid:sensor_filter|U[0]       ; clock_10hz   ; clk         ; 1.000        ; -0.039     ; 4.531      ;
; -3.569 ; soft_rst_last ; sensor_filter_mid:sensor_filter|Y[1]       ; clock_10hz   ; clk         ; 1.000        ; -0.039     ; 4.531      ;
; -3.569 ; soft_rst_last ; sensor_filter_mid:sensor_filter|Y[2]       ; clock_10hz   ; clk         ; 1.000        ; -0.039     ; 4.531      ;
; -3.569 ; soft_rst_last ; sensor_filter_mid:sensor_filter|Y[0]       ; clock_10hz   ; clk         ; 1.000        ; -0.039     ; 4.531      ;
; -3.569 ; soft_rst_last ; sensor_filter_mid:sensor_filter|V[0]       ; clock_10hz   ; clk         ; 1.000        ; -0.039     ; 4.531      ;
; -3.045 ; soft_rst_last ; uart_watcher:uart_watcher_ins|get_image    ; clock_10hz   ; clk         ; 1.000        ; -0.020     ; 4.026      ;
; -2.477 ; soft_rst_last ; uart_watcher:uart_watcher_ins|uart_data[4] ; clock_10hz   ; clk         ; 1.000        ; -0.027     ; 3.451      ;
; -2.477 ; soft_rst_last ; uart_watcher:uart_watcher_ins|uart_data[2] ; clock_10hz   ; clk         ; 1.000        ; -0.027     ; 3.451      ;
; -2.477 ; soft_rst_last ; uart_watcher:uart_watcher_ins|uart_data[0] ; clock_10hz   ; clk         ; 1.000        ; -0.027     ; 3.451      ;
; -2.445 ; soft_rst_last ; sensor_filter_mid:sensor_filter|U[7]       ; clock_10hz   ; clk         ; 1.000        ; -0.037     ; 3.409      ;
; -2.445 ; soft_rst_last ; sensor_filter_mid:sensor_filter|U[15]      ; clock_10hz   ; clk         ; 1.000        ; -0.037     ; 3.409      ;
; -2.445 ; soft_rst_last ; sensor_filter_mid:sensor_filter|U[16]      ; clock_10hz   ; clk         ; 1.000        ; -0.037     ; 3.409      ;
; -2.445 ; soft_rst_last ; sensor_filter_mid:sensor_filter|U[4]       ; clock_10hz   ; clk         ; 1.000        ; -0.037     ; 3.409      ;
; -2.445 ; soft_rst_last ; sensor_filter_mid:sensor_filter|U[5]       ; clock_10hz   ; clk         ; 1.000        ; -0.037     ; 3.409      ;
; -2.445 ; soft_rst_last ; sensor_filter_mid:sensor_filter|U[6]       ; clock_10hz   ; clk         ; 1.000        ; -0.037     ; 3.409      ;
; -2.441 ; soft_rst_last ; sensor_filter_mid:sensor_filter|U[9]       ; clock_10hz   ; clk         ; 1.000        ; -0.038     ; 3.404      ;
; -2.441 ; soft_rst_last ; sensor_filter_mid:sensor_filter|U[11]      ; clock_10hz   ; clk         ; 1.000        ; -0.038     ; 3.404      ;
; -2.441 ; soft_rst_last ; sensor_filter_mid:sensor_filter|U[12]      ; clock_10hz   ; clk         ; 1.000        ; -0.038     ; 3.404      ;
; -2.441 ; soft_rst_last ; sensor_filter_mid:sensor_filter|V[12]      ; clock_10hz   ; clk         ; 1.000        ; -0.038     ; 3.404      ;
; -2.441 ; soft_rst_last ; sensor_filter_mid:sensor_filter|V[15]      ; clock_10hz   ; clk         ; 1.000        ; -0.038     ; 3.404      ;
; -2.430 ; soft_rst_last ; sensor_filter_mid:sensor_filter|U[13]      ; clock_10hz   ; clk         ; 1.000        ; -0.037     ; 3.394      ;
; -2.430 ; soft_rst_last ; sensor_filter_mid:sensor_filter|U[14]      ; clock_10hz   ; clk         ; 1.000        ; -0.037     ; 3.394      ;
; -2.430 ; soft_rst_last ; sensor_filter_mid:sensor_filter|V[9]       ; clock_10hz   ; clk         ; 1.000        ; -0.037     ; 3.394      ;
; -2.430 ; soft_rst_last ; sensor_filter_mid:sensor_filter|V[2]       ; clock_10hz   ; clk         ; 1.000        ; -0.037     ; 3.394      ;
; -2.430 ; soft_rst_last ; sensor_filter_mid:sensor_filter|V[10]      ; clock_10hz   ; clk         ; 1.000        ; -0.037     ; 3.394      ;
; -2.430 ; soft_rst_last ; sensor_filter_mid:sensor_filter|V[11]      ; clock_10hz   ; clk         ; 1.000        ; -0.037     ; 3.394      ;
; -2.430 ; soft_rst_last ; sensor_filter_mid:sensor_filter|V[3]       ; clock_10hz   ; clk         ; 1.000        ; -0.037     ; 3.394      ;
; -2.430 ; soft_rst_last ; sensor_filter_mid:sensor_filter|V[4]       ; clock_10hz   ; clk         ; 1.000        ; -0.037     ; 3.394      ;
; -2.430 ; soft_rst_last ; sensor_filter_mid:sensor_filter|V[5]       ; clock_10hz   ; clk         ; 1.000        ; -0.037     ; 3.394      ;
; -2.430 ; soft_rst_last ; sensor_filter_mid:sensor_filter|V[6]       ; clock_10hz   ; clk         ; 1.000        ; -0.037     ; 3.394      ;
; -2.430 ; soft_rst_last ; sensor_filter_mid:sensor_filter|V[7]       ; clock_10hz   ; clk         ; 1.000        ; -0.037     ; 3.394      ;
; -2.430 ; soft_rst_last ; sensor_filter_mid:sensor_filter|V[8]       ; clock_10hz   ; clk         ; 1.000        ; -0.037     ; 3.394      ;
; -2.429 ; soft_rst_last ; sensor_filter_mid:sensor_filter|U[3]       ; clock_10hz   ; clk         ; 1.000        ; -0.036     ; 3.394      ;
; -2.415 ; soft_rst_last ; uart_watcher:uart_watcher_ins|uart_data[6] ; clock_10hz   ; clk         ; 1.000        ; -0.031     ; 3.385      ;
; -2.415 ; soft_rst_last ; uart_watcher:uart_watcher_ins|uart_data[7] ; clock_10hz   ; clk         ; 1.000        ; -0.031     ; 3.385      ;
; -2.370 ; soft_rst_last ; uart_watcher:uart_watcher_ins|uart_data[5] ; clock_10hz   ; clk         ; 1.000        ; -0.019     ; 3.352      ;
; -2.370 ; soft_rst_last ; uart_watcher:uart_watcher_ins|uart_data[3] ; clock_10hz   ; clk         ; 1.000        ; -0.019     ; 3.352      ;
; -2.370 ; soft_rst_last ; uart_watcher:uart_watcher_ins|uart_data[1] ; clock_10hz   ; clk         ; 1.000        ; -0.019     ; 3.352      ;
; -2.253 ; soft_rst_last ; sensor_filter_mid:sensor_filter|U[17]      ; clock_10hz   ; clk         ; 1.000        ; -0.036     ; 3.218      ;
; -2.253 ; soft_rst_last ; sensor_filter_mid:sensor_filter|U[20]      ; clock_10hz   ; clk         ; 1.000        ; -0.036     ; 3.218      ;
; -2.253 ; soft_rst_last ; sensor_filter_mid:sensor_filter|U[21]      ; clock_10hz   ; clk         ; 1.000        ; -0.036     ; 3.218      ;
; -2.253 ; soft_rst_last ; sensor_filter_mid:sensor_filter|U[22]      ; clock_10hz   ; clk         ; 1.000        ; -0.036     ; 3.218      ;
; -2.253 ; soft_rst_last ; sensor_filter_mid:sensor_filter|V[17]      ; clock_10hz   ; clk         ; 1.000        ; -0.036     ; 3.218      ;
; -2.253 ; soft_rst_last ; sensor_filter_mid:sensor_filter|V[18]      ; clock_10hz   ; clk         ; 1.000        ; -0.036     ; 3.218      ;
; -2.253 ; soft_rst_last ; sensor_filter_mid:sensor_filter|V[19]      ; clock_10hz   ; clk         ; 1.000        ; -0.036     ; 3.218      ;
; -2.253 ; soft_rst_last ; sensor_filter_mid:sensor_filter|V[20]      ; clock_10hz   ; clk         ; 1.000        ; -0.036     ; 3.218      ;
; -2.253 ; soft_rst_last ; sensor_filter_mid:sensor_filter|V[21]      ; clock_10hz   ; clk         ; 1.000        ; -0.036     ; 3.218      ;
; -2.253 ; soft_rst_last ; sensor_filter_mid:sensor_filter|V[22]      ; clock_10hz   ; clk         ; 1.000        ; -0.036     ; 3.218      ;
; -2.237 ; soft_rst_last ; sensor_filter_mid:sensor_filter|V_m[13]    ; clock_10hz   ; clk         ; 1.000        ; -0.045     ; 3.193      ;
; -2.237 ; soft_rst_last ; sensor_filter_mid:sensor_filter|V_m[14]    ; clock_10hz   ; clk         ; 1.000        ; -0.045     ; 3.193      ;
; -2.237 ; soft_rst_last ; sensor_filter_mid:sensor_filter|V_m[15]    ; clock_10hz   ; clk         ; 1.000        ; -0.045     ; 3.193      ;
; -2.237 ; soft_rst_last ; sensor_filter_mid:sensor_filter|V_m[16]    ; clock_10hz   ; clk         ; 1.000        ; -0.045     ; 3.193      ;
; -2.237 ; soft_rst_last ; sensor_filter_mid:sensor_filter|V_m[17]    ; clock_10hz   ; clk         ; 1.000        ; -0.045     ; 3.193      ;
; -2.237 ; soft_rst_last ; sensor_filter_mid:sensor_filter|V_m[18]    ; clock_10hz   ; clk         ; 1.000        ; -0.045     ; 3.193      ;
; -2.237 ; soft_rst_last ; sensor_filter_mid:sensor_filter|V_m[19]    ; clock_10hz   ; clk         ; 1.000        ; -0.045     ; 3.193      ;
; -2.237 ; soft_rst_last ; sensor_filter_mid:sensor_filter|V_m[20]    ; clock_10hz   ; clk         ; 1.000        ; -0.045     ; 3.193      ;
; -2.237 ; soft_rst_last ; sensor_filter_mid:sensor_filter|V_m[21]    ; clock_10hz   ; clk         ; 1.000        ; -0.045     ; 3.193      ;
; -2.237 ; soft_rst_last ; sensor_filter_mid:sensor_filter|V_m[22]    ; clock_10hz   ; clk         ; 1.000        ; -0.045     ; 3.193      ;
; -2.236 ; soft_rst_last ; sensor_filter_mid:sensor_filter|U[18]      ; clock_10hz   ; clk         ; 1.000        ; -0.036     ; 3.201      ;
; -2.236 ; soft_rst_last ; sensor_filter_mid:sensor_filter|U[19]      ; clock_10hz   ; clk         ; 1.000        ; -0.036     ; 3.201      ;
; -2.209 ; soft_rst_last ; sensor_filter_mid:sensor_filter|V[13]      ; clock_10hz   ; clk         ; 1.000        ; -0.036     ; 3.174      ;
; -2.209 ; soft_rst_last ; sensor_filter_mid:sensor_filter|V[14]      ; clock_10hz   ; clk         ; 1.000        ; -0.036     ; 3.174      ;
; -2.209 ; soft_rst_last ; sensor_filter_mid:sensor_filter|V[16]      ; clock_10hz   ; clk         ; 1.000        ; -0.036     ; 3.174      ;
; -2.143 ; soft_rst_last ; sensor_filter_mid:sensor_filter|U[8]       ; clock_10hz   ; clk         ; 1.000        ; -0.025     ; 3.119      ;
; -2.143 ; soft_rst_last ; sensor_filter_mid:sensor_filter|U[10]      ; clock_10hz   ; clk         ; 1.000        ; -0.025     ; 3.119      ;
; -2.103 ; soft_rst_last ; sensor_filter_mid:sensor_filter|U_m[3]     ; clock_10hz   ; clk         ; 1.000        ; -0.031     ; 3.073      ;
; -2.103 ; soft_rst_last ; sensor_filter_mid:sensor_filter|U_m[7]     ; clock_10hz   ; clk         ; 1.000        ; -0.031     ; 3.073      ;
; -2.103 ; soft_rst_last ; sensor_filter_mid:sensor_filter|U_m[8]     ; clock_10hz   ; clk         ; 1.000        ; -0.031     ; 3.073      ;
; -2.103 ; soft_rst_last ; sensor_filter_mid:sensor_filter|U_m[9]     ; clock_10hz   ; clk         ; 1.000        ; -0.031     ; 3.073      ;
; -2.103 ; soft_rst_last ; sensor_filter_mid:sensor_filter|U_m[10]    ; clock_10hz   ; clk         ; 1.000        ; -0.031     ; 3.073      ;
; -2.103 ; soft_rst_last ; sensor_filter_mid:sensor_filter|U_m[11]    ; clock_10hz   ; clk         ; 1.000        ; -0.031     ; 3.073      ;
; -2.103 ; soft_rst_last ; sensor_filter_mid:sensor_filter|U_m[12]    ; clock_10hz   ; clk         ; 1.000        ; -0.031     ; 3.073      ;
; -2.103 ; soft_rst_last ; sensor_filter_mid:sensor_filter|U_m[4]     ; clock_10hz   ; clk         ; 1.000        ; -0.031     ; 3.073      ;
; -2.103 ; soft_rst_last ; sensor_filter_mid:sensor_filter|U_m[5]     ; clock_10hz   ; clk         ; 1.000        ; -0.031     ; 3.073      ;
; -2.103 ; soft_rst_last ; sensor_filter_mid:sensor_filter|U_m[6]     ; clock_10hz   ; clk         ; 1.000        ; -0.031     ; 3.073      ;
; -2.050 ; soft_rst_last ; sensor_filter_mid:sensor_filter|U_m[13]    ; clock_10hz   ; clk         ; 1.000        ; -0.018     ; 3.033      ;
; -2.050 ; soft_rst_last ; sensor_filter_mid:sensor_filter|U_m[14]    ; clock_10hz   ; clk         ; 1.000        ; -0.018     ; 3.033      ;
+--------+---------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_10hz'                                                                                                                                                                           ;
+--------+----------------------------------------------+----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                      ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -3.633 ; full_mover:full_mover_ins|delay_counter[0]   ; full_mover:full_mover_ins|delay_output       ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.052     ; 4.602      ;
; -3.424 ; full_mover:full_mover_ins|delay_counter[2]   ; full_mover:full_mover_ins|delay_output       ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.052     ; 4.393      ;
; -3.329 ; full_mover:full_mover_ins|delay_counter[0]   ; full_mover:full_mover_ins|delay_counter[4]   ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.052     ; 4.298      ;
; -3.329 ; full_mover:full_mover_ins|delay_counter[0]   ; full_mover:full_mover_ins|delay_counter[1]   ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.052     ; 4.298      ;
; -3.329 ; full_mover:full_mover_ins|delay_counter[0]   ; full_mover:full_mover_ins|delay_counter[2]   ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.052     ; 4.298      ;
; -3.329 ; full_mover:full_mover_ins|delay_counter[0]   ; full_mover:full_mover_ins|delay_counter[3]   ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.052     ; 4.298      ;
; -3.326 ; full_mover:full_mover_ins|delay_counter[0]   ; full_mover:full_mover_ins|delay_counter[0]   ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.049     ; 4.298      ;
; -3.317 ; full_mover:full_mover_ins|delay_counter[1]   ; full_mover:full_mover_ins|delay_output       ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.052     ; 4.286      ;
; -3.290 ; full_mover:full_mover_ins|delay_counter[3]   ; full_mover:full_mover_ins|delay_output       ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.052     ; 4.259      ;
; -3.120 ; full_mover:full_mover_ins|delay_counter[2]   ; full_mover:full_mover_ins|delay_counter[4]   ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.052     ; 4.089      ;
; -3.120 ; full_mover:full_mover_ins|delay_counter[2]   ; full_mover:full_mover_ins|delay_counter[0]   ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.052     ; 4.089      ;
; -3.120 ; full_mover:full_mover_ins|delay_counter[2]   ; full_mover:full_mover_ins|delay_counter[1]   ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.052     ; 4.089      ;
; -3.120 ; full_mover:full_mover_ins|delay_counter[2]   ; full_mover:full_mover_ins|delay_counter[3]   ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.052     ; 4.089      ;
; -3.117 ; full_mover:full_mover_ins|delay_counter[2]   ; full_mover:full_mover_ins|delay_counter[2]   ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.049     ; 4.089      ;
; -3.013 ; full_mover:full_mover_ins|delay_counter[1]   ; full_mover:full_mover_ins|delay_counter[4]   ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.052     ; 3.982      ;
; -3.013 ; full_mover:full_mover_ins|delay_counter[1]   ; full_mover:full_mover_ins|delay_counter[0]   ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.052     ; 3.982      ;
; -3.013 ; full_mover:full_mover_ins|delay_counter[1]   ; full_mover:full_mover_ins|delay_counter[2]   ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.052     ; 3.982      ;
; -3.013 ; full_mover:full_mover_ins|delay_counter[1]   ; full_mover:full_mover_ins|delay_counter[3]   ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.052     ; 3.982      ;
; -3.010 ; full_mover:full_mover_ins|delay_counter[1]   ; full_mover:full_mover_ins|delay_counter[1]   ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.049     ; 3.982      ;
; -3.001 ; full_mover:full_mover_ins|delay_compare[3]   ; full_mover:full_mover_ins|delay_output       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 1.514      ; 5.436      ;
; -2.997 ; full_mover:full_mover_ins|delay_compare[2]   ; full_mover:full_mover_ins|delay_output       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 1.514      ; 5.432      ;
; -2.986 ; full_mover:full_mover_ins|delay_counter[3]   ; full_mover:full_mover_ins|delay_counter[4]   ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.052     ; 3.955      ;
; -2.986 ; full_mover:full_mover_ins|delay_counter[3]   ; full_mover:full_mover_ins|delay_counter[0]   ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.052     ; 3.955      ;
; -2.986 ; full_mover:full_mover_ins|delay_counter[3]   ; full_mover:full_mover_ins|delay_counter[1]   ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.052     ; 3.955      ;
; -2.986 ; full_mover:full_mover_ins|delay_counter[3]   ; full_mover:full_mover_ins|delay_counter[2]   ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.052     ; 3.955      ;
; -2.983 ; full_mover:full_mover_ins|delay_counter[3]   ; full_mover:full_mover_ins|delay_counter[3]   ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.049     ; 3.955      ;
; -2.978 ; full_mover:full_mover_ins|delay_compare[0]   ; full_mover:full_mover_ins|delay_output       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 1.514      ; 5.413      ;
; -2.890 ; full_mover:full_mover_ins|delay_compare[1]   ; full_mover:full_mover_ins|delay_output       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 1.513      ; 5.324      ;
; -2.697 ; full_mover:full_mover_ins|delay_compare[3]   ; full_mover:full_mover_ins|delay_counter[4]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 1.514      ; 5.132      ;
; -2.697 ; full_mover:full_mover_ins|delay_compare[3]   ; full_mover:full_mover_ins|delay_counter[0]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 1.514      ; 5.132      ;
; -2.697 ; full_mover:full_mover_ins|delay_compare[3]   ; full_mover:full_mover_ins|delay_counter[1]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 1.514      ; 5.132      ;
; -2.697 ; full_mover:full_mover_ins|delay_compare[3]   ; full_mover:full_mover_ins|delay_counter[2]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 1.514      ; 5.132      ;
; -2.697 ; full_mover:full_mover_ins|delay_compare[3]   ; full_mover:full_mover_ins|delay_counter[3]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 1.514      ; 5.132      ;
; -2.693 ; full_mover:full_mover_ins|delay_compare[2]   ; full_mover:full_mover_ins|delay_counter[4]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 1.514      ; 5.128      ;
; -2.693 ; full_mover:full_mover_ins|delay_compare[2]   ; full_mover:full_mover_ins|delay_counter[0]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 1.514      ; 5.128      ;
; -2.693 ; full_mover:full_mover_ins|delay_compare[2]   ; full_mover:full_mover_ins|delay_counter[1]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 1.514      ; 5.128      ;
; -2.693 ; full_mover:full_mover_ins|delay_compare[2]   ; full_mover:full_mover_ins|delay_counter[2]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 1.514      ; 5.128      ;
; -2.693 ; full_mover:full_mover_ins|delay_compare[2]   ; full_mover:full_mover_ins|delay_counter[3]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 1.514      ; 5.128      ;
; -2.674 ; full_mover:full_mover_ins|delay_compare[0]   ; full_mover:full_mover_ins|delay_counter[4]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 1.514      ; 5.109      ;
; -2.674 ; full_mover:full_mover_ins|delay_compare[0]   ; full_mover:full_mover_ins|delay_counter[0]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 1.514      ; 5.109      ;
; -2.674 ; full_mover:full_mover_ins|delay_compare[0]   ; full_mover:full_mover_ins|delay_counter[1]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 1.514      ; 5.109      ;
; -2.674 ; full_mover:full_mover_ins|delay_compare[0]   ; full_mover:full_mover_ins|delay_counter[2]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 1.514      ; 5.109      ;
; -2.674 ; full_mover:full_mover_ins|delay_compare[0]   ; full_mover:full_mover_ins|delay_counter[3]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 1.514      ; 5.109      ;
; -2.586 ; full_mover:full_mover_ins|delay_compare[1]   ; full_mover:full_mover_ins|delay_counter[4]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 1.513      ; 5.020      ;
; -2.586 ; full_mover:full_mover_ins|delay_compare[1]   ; full_mover:full_mover_ins|delay_counter[0]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 1.513      ; 5.020      ;
; -2.586 ; full_mover:full_mover_ins|delay_compare[1]   ; full_mover:full_mover_ins|delay_counter[1]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 1.513      ; 5.020      ;
; -2.586 ; full_mover:full_mover_ins|delay_compare[1]   ; full_mover:full_mover_ins|delay_counter[2]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 1.513      ; 5.020      ;
; -2.586 ; full_mover:full_mover_ins|delay_compare[1]   ; full_mover:full_mover_ins|delay_counter[3]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 1.513      ; 5.020      ;
; -2.165 ; full_mover:full_mover_ins|delay_counter[4]   ; full_mover:full_mover_ins|delay_output       ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.052     ; 3.134      ;
; -1.861 ; full_mover:full_mover_ins|delay_counter[4]   ; full_mover:full_mover_ins|delay_counter[0]   ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.052     ; 2.830      ;
; -1.861 ; full_mover:full_mover_ins|delay_counter[4]   ; full_mover:full_mover_ins|delay_counter[1]   ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.052     ; 2.830      ;
; -1.861 ; full_mover:full_mover_ins|delay_counter[4]   ; full_mover:full_mover_ins|delay_counter[2]   ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.052     ; 2.830      ;
; -1.861 ; full_mover:full_mover_ins|delay_counter[4]   ; full_mover:full_mover_ins|delay_counter[3]   ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.052     ; 2.830      ;
; -1.858 ; full_mover:full_mover_ins|delay_counter[4]   ; full_mover:full_mover_ins|delay_counter[4]   ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.049     ; 2.830      ;
; -0.267 ; capture:capture_ins|latency_of_fifo_reset[1] ; capture:capture_ins|fifo_ok_status           ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.052     ; 1.236      ;
; -0.264 ; capture:capture_ins|latency_of_fifo_reset[1] ; capture:capture_ins|latency_of_fifo_reset[0] ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.052     ; 1.233      ;
; -0.263 ; capture:capture_ins|latency_of_fifo_reset[2] ; capture:capture_ins|latency_of_fifo_reset[1] ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.052     ; 1.232      ;
; -0.261 ; capture:capture_ins|latency_of_fifo_reset[0] ; capture:capture_ins|latency_of_fifo_reset[2] ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.052     ; 1.230      ;
; -0.230 ; capture:capture_ins|latency_of_fifo_reset[2] ; capture:capture_ins|fifo_ok_status           ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.052     ; 1.199      ;
; 0.044  ; capture:capture_ins|latency_of_fifo_reset[1] ; capture:capture_ins|latency_of_fifo_reset[2] ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.052     ; 0.925      ;
; 0.047  ; capture:capture_ins|latency_of_fifo_reset[0] ; capture:capture_ins|latency_of_fifo_reset[1] ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.052     ; 0.922      ;
; 0.056  ; capture:capture_ins|latency_of_fifo_reset[2] ; capture:capture_ins|latency_of_fifo_reset[0] ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.052     ; 0.913      ;
; 0.061  ; capture:capture_ins|latency_of_fifo_reset[0] ; capture:capture_ins|fifo_ok_status           ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.052     ; 0.908      ;
; 0.114  ; capture:capture_ins|latency_of_fifo_reset[0] ; capture:capture_ins|latency_of_fifo_reset[0] ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.049     ; 0.858      ;
; 0.114  ; capture:capture_ins|latency_of_fifo_reset[2] ; capture:capture_ins|latency_of_fifo_reset[2] ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.049     ; 0.858      ;
; 0.114  ; capture:capture_ins|latency_of_fifo_reset[1] ; capture:capture_ins|latency_of_fifo_reset[1] ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.049     ; 0.858      ;
; 0.150  ; full_mover:full_mover_ins|delay_output       ; full_mover:full_mover_ins|delay_output       ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.049     ; 0.822      ;
; 0.150  ; capture:capture_ins|fifo_ok_status           ; capture:capture_ins|fifo_ok_status           ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.049     ; 0.822      ;
+--------+----------------------------------------------+----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'capture:capture_ins|pclk_buf'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                          ; Launch Clock                                                   ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+------------------------------+--------------+------------+------------+
; -3.088 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.073     ; 4.016      ;
; -3.037 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.080     ; 3.958      ;
; -3.004 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.074     ; 3.931      ;
; -3.004 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.074     ; 3.931      ;
; -3.004 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.074     ; 3.931      ;
; -2.989 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.080     ; 3.910      ;
; -2.956 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.081     ; 3.876      ;
; -2.953 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.081     ; 3.873      ;
; -2.953 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.081     ; 3.873      ;
; -2.953 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.081     ; 3.873      ;
; -2.947 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.081     ; 3.867      ;
; -2.905 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.081     ; 3.825      ;
; -2.905 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.081     ; 3.825      ;
; -2.905 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.081     ; 3.825      ;
; -2.861 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.074     ; 3.788      ;
; -2.850 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.081     ; 3.770      ;
; -2.845 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.081     ; 3.765      ;
; -2.836 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.081     ; 3.756      ;
; -2.809 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.081     ; 3.729      ;
; -2.801 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.081     ; 3.721      ;
; -2.793 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.081     ; 3.713      ;
; -2.785 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.074     ; 3.712      ;
; -2.761 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.081     ; 3.681      ;
; -2.750 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.074     ; 3.677      ;
; -2.744 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.081     ; 3.664      ;
; -2.740 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~porta_we_reg       ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; 0.313      ; 4.101      ;
; -2.731 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.074     ; 3.658      ;
; -2.698 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.081     ; 3.618      ;
; -2.681 ; capture:capture_ins|frame_start_latch                                                                                                                                                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.500        ; 0.714      ; 3.906      ;
; -2.668 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.081     ; 3.588      ;
; -2.650 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.081     ; 3.570      ;
; -2.610 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~porta_address_reg0 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; 0.313      ; 3.971      ;
; -2.609 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~porta_datain_reg0  ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; 0.320      ; 3.977      ;
; -2.598 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.081     ; 3.518      ;
; -2.597 ; capture:capture_ins|frame_start_latch                                                                                                                                                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.500        ; 0.713      ; 3.821      ;
; -2.597 ; capture:capture_ins|frame_start_latch                                                                                                                                                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.500        ; 0.713      ; 3.821      ;
; -2.597 ; capture:capture_ins|frame_start_latch                                                                                                                                                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.500        ; 0.713      ; 3.821      ;
; -2.487 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.081     ; 3.407      ;
; -2.484 ; capture:capture_ins|frame_start_latch                                                                                                                                                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                 ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.500        ; 0.713      ; 3.708      ;
; -2.453 ; capture:capture_ins|frame_start_latch                                                                                                                                                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                 ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.500        ; 0.713      ; 3.677      ;
; -2.450 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[4]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.074     ; 3.377      ;
; -2.430 ; capture:capture_ins|frame_start_latch                                                                                                                                                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.500        ; 0.713      ; 3.654      ;
; -2.419 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.081     ; 3.339      ;
; -2.398 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~porta_we_reg       ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; 0.313      ; 3.759      ;
; -2.368 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[5]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.074     ; 3.295      ;
; -2.365 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.081     ; 3.285      ;
; -2.342 ; capture:capture_ins|frame_start_latch                                                                                                                                                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                 ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.500        ; 0.713      ; 3.566      ;
; -2.326 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.081     ; 3.246      ;
; -2.268 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~porta_address_reg0 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; 0.313      ; 3.629      ;
; -2.267 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~porta_datain_reg0  ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; 0.320      ; 3.635      ;
; -2.232 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[3]                                                ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.087     ; 3.146      ;
; -2.232 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[5]                                                ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.087     ; 3.146      ;
; -2.232 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.087     ; 3.146      ;
; -2.232 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[4]                                                ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.087     ; 3.146      ;
; -2.232 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[2]                                                ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.087     ; 3.146      ;
; -2.232 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[1]                                                ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.087     ; 3.146      ;
; -2.232 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[0]                                                ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.087     ; 3.146      ;
; -2.215 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[3]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[2]                             ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.077     ; 3.139      ;
; -2.186 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[3]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[1]                             ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.077     ; 3.110      ;
; -2.073 ; capture:capture_ins|frame_start_latch                                                                                                                                                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~porta_we_reg       ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.500        ; 1.107      ; 3.738      ;
; -2.057 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[3] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.081     ; 2.977      ;
; -2.056 ; capture:capture_ins|href_buf                                                                                                                                                                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[2] ; capture:capture_ins|pclk_buf ; 0.042        ; 1.057      ; 3.076      ;
; -2.001 ; capture:capture_ins|frame_start_latch                                                                                                                                                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.500        ; 0.713      ; 3.225      ;
; -1.987 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[3]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[3]                             ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.077     ; 2.911      ;
; -1.972 ; capture:capture_ins|href_buf                                                                                                                                                                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[2] ; capture:capture_ins|pclk_buf ; 0.042        ; 1.056      ; 2.991      ;
; -1.972 ; capture:capture_ins|href_buf                                                                                                                                                                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[2] ; capture:capture_ins|pclk_buf ; 0.042        ; 1.056      ; 2.991      ;
; -1.972 ; capture:capture_ins|href_buf                                                                                                                                                                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[2] ; capture:capture_ins|pclk_buf ; 0.042        ; 1.056      ; 2.991      ;
; -1.943 ; capture:capture_ins|frame_start_latch                                                                                                                                                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~porta_address_reg0 ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.500        ; 1.107      ; 3.608      ;
; -1.942 ; capture:capture_ins|frame_start_latch                                                                                                                                                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~porta_datain_reg0  ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.500        ; 1.114      ; 3.614      ;
; -1.930 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[4] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.085     ; 2.846      ;
; -1.892 ; capture:capture_ins|href_buf                                                                                                                                                                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[2] ; capture:capture_ins|pclk_buf ; 0.042        ; 1.056      ; 2.911      ;
; -1.890 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[3]                                                ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.087     ; 2.804      ;
; -1.890 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[5]                                                ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.087     ; 2.804      ;
; -1.890 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.087     ; 2.804      ;
; -1.890 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[4]                                                ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.087     ; 2.804      ;
; -1.890 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[2]                                                ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.087     ; 2.804      ;
; -1.890 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[1]                                                ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.087     ; 2.804      ;
; -1.890 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[0]                                                ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.087     ; 2.804      ;
; -1.875 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.081     ; 2.795      ;
; -1.839 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[4]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|delayed_wrptr_g[3]                                        ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.075     ; 2.765      ;
; -1.835 ; capture:capture_ins|href_buf                                                                                                                                                                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[2] ; capture:capture_ins|pclk_buf ; 0.042        ; 1.056      ; 2.854      ;
; -1.828 ; capture:capture_ins|href_buf                                                                                                                                                                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[2] ; capture:capture_ins|pclk_buf ; 0.042        ; 1.056      ; 2.847      ;
; -1.827 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.081     ; 2.747      ;
; -1.797 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[2]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.074     ; 2.724      ;
; -1.769 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[3]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|delayed_wrptr_g[2]                                        ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.070     ; 2.700      ;
; -1.753 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[1]                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[0]                             ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.084     ; 2.670      ;
; -1.744 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[4]                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[0]                             ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.083     ; 2.662      ;
; -1.741 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[1]                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[1]                             ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.084     ; 2.658      ;
; -1.732 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[4]                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[1]                             ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.083     ; 2.650      ;
; -1.728 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[5]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[2]                             ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.077     ; 2.652      ;
; -1.717 ; capture:capture_ins|href_buf                                                                                                                                                                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[2] ; capture:capture_ins|pclk_buf ; 0.042        ; 1.056      ; 2.736      ;
; -1.699 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[5]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[1]                             ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.077     ; 2.623      ;
; -1.698 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[5]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~porta_address_reg0 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; 0.320      ; 3.066      ;
; -1.691 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[4] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[4]                                            ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.086     ; 2.606      ;
; -1.657 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.080     ; 2.578      ;
; -1.596 ; capture:capture_ins|href_buf                                                                                                                                                                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~porta_we_reg       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[2] ; capture:capture_ins|pclk_buf ; 0.042        ; 1.450      ; 3.056      ;
; -1.572 ; capture:capture_ins|frame_start_latch                                                                                                                                                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[3]                                                ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.500        ; 0.707      ; 2.790      ;
; -1.572 ; capture:capture_ins|frame_start_latch                                                                                                                                                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[5]                                                ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.500        ; 0.707      ; 2.790      ;
; -1.572 ; capture:capture_ins|frame_start_latch                                                                                                                                                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.500        ; 0.707      ; 2.790      ;
; -1.572 ; capture:capture_ins|frame_start_latch                                                                                                                                                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[4]                                                ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.500        ; 0.707      ; 2.790      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'debug_mux:debug_mux_ins|current_mode'                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+----------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                    ; To Node                                           ; Launch Clock                                                   ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+----------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; -2.986 ; debug_mux:debug_mux_ins|uart_watcher_din[13]                                                                                                                 ; uart_watcher:uart_watcher_ins|uart_data_image[13] ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; -1.963     ; 0.423      ;
; -2.912 ; debug_mux:debug_mux_ins|uart_watcher_din[7]                                                                                                                  ; uart_watcher:uart_watcher_ins|uart_data_image[7]  ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; -1.706     ; 0.422      ;
; -2.767 ; debug_mux:debug_mux_ins|uart_watcher_din[9]                                                                                                                  ; uart_watcher:uart_watcher_ins|uart_data_image[9]  ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; -1.701     ; 0.440      ;
; -2.461 ; debug_mux:debug_mux_ins|uart_watcher_din[5]                                                                                                                  ; uart_watcher:uart_watcher_ins|uart_data_image[5]  ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; -1.963     ; 0.426      ;
; -2.451 ; debug_mux:debug_mux_ins|uart_watcher_din[6]                                                                                                                  ; uart_watcher:uart_watcher_ins|uart_data_image[6]  ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; -1.543     ; 0.422      ;
; -2.390 ; debug_mux:debug_mux_ins|uart_watcher_din[10]                                                                                                                 ; uart_watcher:uart_watcher_ins|uart_data_image[10] ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; -1.664     ; 0.423      ;
; -2.347 ; debug_mux:debug_mux_ins|uart_watcher_din[8]                                                                                                                  ; uart_watcher:uart_watcher_ins|uart_data_image[8]  ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; -1.784     ; 0.421      ;
; -2.287 ; debug_mux:debug_mux_ins|uart_watcher_din[11]                                                                                                                 ; uart_watcher:uart_watcher_ins|uart_data_image[11] ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; -1.543     ; 0.425      ;
; -2.266 ; debug_mux:debug_mux_ins|uart_watcher_din[3]                                                                                                                  ; uart_watcher:uart_watcher_ins|uart_data_image[3]  ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; -1.706     ; 0.423      ;
; -2.264 ; debug_mux:debug_mux_ins|uart_watcher_din[15]                                                                                                                 ; uart_watcher:uart_watcher_ins|uart_data_image[15] ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; -1.541     ; 0.423      ;
; -2.264 ; debug_mux:debug_mux_ins|uart_watcher_din[14]                                                                                                                 ; uart_watcher:uart_watcher_ins|uart_data_image[14] ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; -1.540     ; 0.425      ;
; -2.262 ; debug_mux:debug_mux_ins|uart_watcher_din[1]                                                                                                                  ; uart_watcher:uart_watcher_ins|uart_data_image[1]  ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; -1.706     ; 0.423      ;
; -2.202 ; debug_mux:debug_mux_ins|uart_watcher_din[12]                                                                                                                 ; uart_watcher:uart_watcher_ins|uart_data_image[12] ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; -1.456     ; 0.423      ;
; -2.188 ; debug_mux:debug_mux_ins|uart_watcher_din[4]                                                                                                                  ; uart_watcher:uart_watcher_ins|uart_data_image[4]  ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; -1.464     ; 0.422      ;
; -2.184 ; debug_mux:debug_mux_ins|uart_watcher_din[2]                                                                                                                  ; uart_watcher:uart_watcher_ins|uart_data_image[2]  ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; -1.460     ; 0.423      ;
; -2.182 ; debug_mux:debug_mux_ins|uart_watcher_din[0]                                                                                                                  ; uart_watcher:uart_watcher_ins|uart_data_image[0]  ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; -1.458     ; 0.424      ;
; -2.149 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[1]  ; debug_mux:debug_mux_ins|sensor_filter_din[1]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; 2.834      ; 4.974      ;
; -2.122 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[3]  ; debug_mux:debug_mux_ins|sensor_filter_din[3]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; 2.833      ; 4.944      ;
; -2.094 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[0]  ; debug_mux:debug_mux_ins|sensor_filter_din[0]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; 2.822      ; 4.913      ;
; -2.066 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[10] ; debug_mux:debug_mux_ins|sensor_filter_din[10]     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; 2.844      ; 4.907      ;
; -2.055 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[8]  ; debug_mux:debug_mux_ins|sensor_filter_din[8]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; 2.840      ; 4.877      ;
; -2.028 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[15] ; debug_mux:debug_mux_ins|sensor_filter_din[15]     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; 2.993      ; 4.820      ;
; -2.022 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[12] ; debug_mux:debug_mux_ins|sensor_filter_din[12]     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; 2.862      ; 4.871      ;
; -2.007 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[4]  ; debug_mux:debug_mux_ins|sensor_filter_din[4]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; 2.831      ; 4.833      ;
; -2.001 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[5]  ; debug_mux:debug_mux_ins|sensor_filter_din[5]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; 2.856      ; 4.977      ;
; -1.998 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[13] ; debug_mux:debug_mux_ins|sensor_filter_din[13]     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; 2.829      ; 4.821      ;
; -1.953 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[2]  ; debug_mux:debug_mux_ins|sensor_filter_din[2]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; 3.002      ; 4.753      ;
; -1.931 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[6]  ; debug_mux:debug_mux_ins|sensor_filter_din[6]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; 2.867      ; 4.795      ;
; -1.911 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[14] ; debug_mux:debug_mux_ins|sensor_filter_din[14]     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; 2.828      ; 4.721      ;
; -1.909 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[11] ; debug_mux:debug_mux_ins|sensor_filter_din[11]     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; 2.860      ; 4.762      ;
; -1.892 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[9]  ; debug_mux:debug_mux_ins|sensor_filter_din[9]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; 3.016      ; 4.701      ;
; -1.808 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[7]  ; debug_mux:debug_mux_ins|sensor_filter_din[7]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; 2.919      ; 4.722      ;
; -1.740 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[1]  ; debug_mux:debug_mux_ins|uart_watcher_din[1]       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 2.811      ; 3.976      ;
; -1.587 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[3]  ; debug_mux:debug_mux_ins|uart_watcher_din[3]       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 2.810      ; 3.821      ;
; -1.566 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[5]  ; debug_mux:debug_mux_ins|uart_watcher_din[5]       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 2.829      ; 3.830      ;
; -1.562 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[13] ; debug_mux:debug_mux_ins|uart_watcher_din[13]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 2.797      ; 3.791      ;
; -1.543 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[12] ; debug_mux:debug_mux_ins|uart_watcher_din[12]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 2.798      ; 3.776      ;
; -1.543 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[11] ; debug_mux:debug_mux_ins|uart_watcher_din[11]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 2.799      ; 3.777      ;
; -1.510 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[4]  ; debug_mux:debug_mux_ins|uart_watcher_din[4]       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 2.804      ; 3.748      ;
; -1.478 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[0]  ; debug_mux:debug_mux_ins|uart_watcher_din[0]       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 2.805      ; 3.709      ;
; -1.475 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[9]  ; debug_mux:debug_mux_ins|uart_watcher_din[9]       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 2.804      ; 3.703      ;
; -1.472 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[2]  ; debug_mux:debug_mux_ins|uart_watcher_din[2]       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 2.803      ; 3.699      ;
; -1.461 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[6]  ; debug_mux:debug_mux_ins|uart_watcher_din[6]       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 2.889      ; 3.782      ;
; -1.457 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[14] ; debug_mux:debug_mux_ins|uart_watcher_din[14]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 2.850      ; 3.742      ;
; -1.428 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[7]  ; debug_mux:debug_mux_ins|uart_watcher_din[7]       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 3.048      ; 3.763      ;
; -1.422 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[10] ; debug_mux:debug_mux_ins|uart_watcher_din[10]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 2.997      ; 3.705      ;
; -1.418 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[8]  ; debug_mux:debug_mux_ins|uart_watcher_din[8]       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 2.995      ; 3.700      ;
; -1.366 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[15] ; debug_mux:debug_mux_ins|uart_watcher_din[15]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 2.849      ; 3.650      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+----------------------------------------------------------------+--------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'capture:capture_ins|vsync_buf'                                                                                                                                    ;
+--------+---------------------------------------+---------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -1.886 ; capture:capture_ins|fifo_ok_status    ; capture:capture_ins|frame_start_latch ; clock_10hz                    ; capture:capture_ins|vsync_buf ; 0.500        ; -0.948     ; 1.459      ;
; -1.105 ; capture:capture_ins|frame_start_latch ; capture:capture_ins|frame_over_latch  ; capture:capture_ins|vsync_buf ; capture:capture_ins|vsync_buf ; 0.500        ; -0.418     ; 1.208      ;
; 0.150  ; capture:capture_ins|frame_over_latch  ; capture:capture_ins|frame_over_latch  ; capture:capture_ins|vsync_buf ; capture:capture_ins|vsync_buf ; 1.000        ; -0.049     ; 0.822      ;
; 0.150  ; capture:capture_ins|frame_start_latch ; capture:capture_ins|frame_start_latch ; capture:capture_ins|vsync_buf ; capture:capture_ins|vsync_buf ; 1.000        ; -0.049     ; 0.822      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                          ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 2.173  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[0] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.161     ; 3.708      ;
; 2.322  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[0] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.161     ; 3.559      ;
; 2.322  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[0] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.161     ; 3.559      ;
; 2.352  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[1] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.161     ; 3.529      ;
; 2.431  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[1] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.161     ; 3.450      ;
; 2.482  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[0] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.161     ; 3.399      ;
; 2.493  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[0] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.161     ; 3.388      ;
; 2.498  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[0] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~portb_address_reg0 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; 0.153      ; 3.744      ;
; 2.512  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[1] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.161     ; 3.369      ;
; 2.512  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[1] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.161     ; 3.369      ;
; 2.528  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[1] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~portb_address_reg0 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; 0.153      ; 3.714      ;
; 2.545  ; capture:capture_ins|sdram_controller:u_meme_controller|waitrequest_last                                                                                                                                                                                                             ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.194     ; 3.303      ;
; 2.551  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[0] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.162     ; 3.329      ;
; 2.551  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[0] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.162     ; 3.329      ;
; 2.551  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[0] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[1]               ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.162     ; 3.329      ;
; 2.551  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[0] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]               ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.162     ; 3.329      ;
; 2.551  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[0] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[3]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.162     ; 3.329      ;
; 2.551  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[0] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[4]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.162     ; 3.329      ;
; 2.551  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[0] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[2]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.162     ; 3.329      ;
; 2.551  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[0] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[1]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.162     ; 3.329      ;
; 2.551  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[0] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[0]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.162     ; 3.329      ;
; 2.581  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[1] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.162     ; 3.299      ;
; 2.581  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[1] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.162     ; 3.299      ;
; 2.581  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[1] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[1]               ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.162     ; 3.299      ;
; 2.581  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[1] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]               ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.162     ; 3.299      ;
; 2.581  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[1] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[3]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.162     ; 3.299      ;
; 2.581  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[1] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[4]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.162     ; 3.299      ;
; 2.581  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[1] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[2]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.162     ; 3.299      ;
; 2.581  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[1] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[1]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.162     ; 3.299      ;
; 2.581  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[1] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[0]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.162     ; 3.299      ;
; 2.683  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[1] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.161     ; 3.198      ;
; 2.727  ; capture:capture_ins|sdram_controller:u_meme_controller|waitrequest_last                                                                                                                                                                                                             ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.194     ; 3.121      ;
; 2.727  ; capture:capture_ins|sdram_controller:u_meme_controller|waitrequest_last                                                                                                                                                                                                             ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.194     ; 3.121      ;
; 2.869  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[1] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.161     ; 3.012      ;
; 2.898  ; capture:capture_ins|sdram_controller:u_meme_controller|waitrequest_last                                                                                                                                                                                                             ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.194     ; 2.950      ;
; 2.907  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[0] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.161     ; 2.974      ;
; 3.714  ; capture:capture_ins|sdram_controller:u_meme_controller|waitrequest_last                                                                                                                                                                                                             ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.194     ; 2.134      ;
; 3.780  ; capture:capture_ins|sdram_controller:u_meme_controller|waitrequest_last                                                                                                                                                                                                             ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~portb_address_reg0 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; 0.120      ; 2.429      ;
; 3.833  ; capture:capture_ins|sdram_controller:u_meme_controller|waitrequest_last                                                                                                                                                                                                             ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.195     ; 2.014      ;
; 3.833  ; capture:capture_ins|sdram_controller:u_meme_controller|waitrequest_last                                                                                                                                                                                                             ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.195     ; 2.014      ;
; 3.833  ; capture:capture_ins|sdram_controller:u_meme_controller|waitrequest_last                                                                                                                                                                                                             ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[1]               ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.195     ; 2.014      ;
; 3.833  ; capture:capture_ins|sdram_controller:u_meme_controller|waitrequest_last                                                                                                                                                                                                             ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]               ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.195     ; 2.014      ;
; 3.833  ; capture:capture_ins|sdram_controller:u_meme_controller|waitrequest_last                                                                                                                                                                                                             ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[3]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.195     ; 2.014      ;
; 3.833  ; capture:capture_ins|sdram_controller:u_meme_controller|waitrequest_last                                                                                                                                                                                                             ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[4]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.195     ; 2.014      ;
; 3.833  ; capture:capture_ins|sdram_controller:u_meme_controller|waitrequest_last                                                                                                                                                                                                             ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[2]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.195     ; 2.014      ;
; 3.833  ; capture:capture_ins|sdram_controller:u_meme_controller|waitrequest_last                                                                                                                                                                                                             ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[1]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.195     ; 2.014      ;
; 3.833  ; capture:capture_ins|sdram_controller:u_meme_controller|waitrequest_last                                                                                                                                                                                                             ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[0]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.195     ; 2.014      ;
; 4.152  ; capture:capture_ins|sdram_controller:u_meme_controller|waitrequest_last                                                                                                                                                                                                             ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.194     ; 1.696      ;
; 11.320 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 16.041       ; -0.176     ; 4.546      ;
; 11.330 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~portb_address_reg0 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 16.041       ; 0.138      ; 4.897      ;
; 11.383 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 16.041       ; -0.177     ; 4.482      ;
; 11.383 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 16.041       ; -0.177     ; 4.482      ;
; 11.383 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[1]               ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 16.041       ; -0.177     ; 4.482      ;
; 11.383 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]               ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 16.041       ; -0.177     ; 4.482      ;
; 11.383 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[3]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 16.041       ; -0.177     ; 4.482      ;
; 11.383 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[4]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 16.041       ; -0.177     ; 4.482      ;
; 11.383 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[2]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 16.041       ; -0.177     ; 4.482      ;
; 11.383 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[1]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 16.041       ; -0.177     ; 4.482      ;
; 11.383 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[0]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 16.041       ; -0.177     ; 4.482      ;
; 11.739 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 16.041       ; -0.176     ; 4.127      ;
; 13.023 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 16.041       ; -0.176     ; 2.843      ;
; 13.214 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 16.041       ; -0.176     ; 2.652      ;
; 13.214 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 16.041       ; -0.176     ; 2.652      ;
; 13.401 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 16.041       ; -0.176     ; 2.465      ;
; 15.771 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                                                                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 4.149      ;
; 16.534 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                                                                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 3.387      ;
; 16.683 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                                                                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 3.238      ;
; 16.683 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                                                                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 3.238      ;
; 16.744 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                        ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 3.176      ;
; 16.825 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                        ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~portb_address_reg0 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.233      ; 3.456      ;
; 16.878 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                        ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 3.041      ;
; 16.878 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                        ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 3.041      ;
; 16.878 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                        ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[1]               ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 3.041      ;
; 16.878 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                        ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]               ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 3.041      ;
; 16.878 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                        ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[3]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 3.041      ;
; 16.878 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                        ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[4]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 3.041      ;
; 16.878 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                        ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[2]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 3.041      ;
; 16.878 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                        ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[1]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 3.041      ;
; 16.878 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                        ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[0]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 3.041      ;
; 16.906 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                                                                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~portb_address_reg0 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.233      ; 3.375      ;
; 16.931 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[4]                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 2.990      ;
; 17.019 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                                                                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 2.901      ;
; 17.092 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                        ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 2.828      ;
; 17.112 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[2]                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 2.809      ;
; 17.126 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                        ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 2.794      ;
; 17.144 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                        ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~portb_address_reg0 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.233      ; 3.137      ;
; 17.182 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                        ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 2.738      ;
; 17.197 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                        ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 2.722      ;
; 17.197 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                        ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 2.722      ;
; 17.197 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                        ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[1]               ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 2.722      ;
; 17.197 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                        ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]               ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 2.722      ;
; 17.197 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                        ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[3]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 2.722      ;
; 17.197 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                        ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[4]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 2.722      ;
; 17.197 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                        ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[2]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 2.722      ;
; 17.197 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                        ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[1]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 2.722      ;
; 17.197 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                        ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[0]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 2.722      ;
; 17.283 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                        ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 2.637      ;
; 17.283 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                        ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 2.637      ;
; 17.358 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                                                                                          ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 2.563      ;
; 17.384 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[0]                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 2.537      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll0_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -0.228 ; shape_finder:shape_finder_ins|data_req                   ; shape_finder:shape_finder_ins|data_req                   ; shape_finder:shape_finder_ins|data_req                ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.419      ; 0.764      ;
; 0.254  ; shape_finder:shape_finder_ins|data_req                   ; shape_finder:shape_finder_ins|data_req                   ; shape_finder:shape_finder_ins|data_req                ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.419      ; 0.746      ;
; 0.429  ; shape_finder:shape_finder_ins|x_min_8[8]                 ; shape_finder:shape_finder_ins|x_min_8[8]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.105      ; 0.746      ;
; 0.430  ; shape_finder:shape_finder_ins|x_min_1[8]                 ; shape_finder:shape_finder_ins|x_min_1[8]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.104      ; 0.746      ;
; 0.431  ; shape_finder:shape_finder_ins|x_min_6[8]                 ; shape_finder:shape_finder_ins|x_min_6[8]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 0.746      ;
; 0.431  ; shape_finder:shape_finder_ins|x_min_in_line_current_8[8] ; shape_finder:shape_finder_ins|x_min_in_line_current_8[8] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 0.746      ;
; 0.432  ; shape_finder:shape_finder_ins|x_min_2[8]                 ; shape_finder:shape_finder_ins|x_min_2[8]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432  ; shape_finder:shape_finder_ins|x_min_in_line_current_2[8] ; shape_finder:shape_finder_ins|x_min_in_line_current_2[8] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432  ; shape_finder:shape_finder_ins|x_min_3[8]                 ; shape_finder:shape_finder_ins|x_min_3[8]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432  ; shape_finder:shape_finder_ins|x_min_in_line_current_4[8] ; shape_finder:shape_finder_ins|x_min_in_line_current_4[8] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432  ; shape_finder:shape_finder_ins|x_min_in_line_current_3[8] ; shape_finder:shape_finder_ins|x_min_in_line_current_3[8] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432  ; shape_finder:shape_finder_ins|x_min_in_line_current_5[8] ; shape_finder:shape_finder_ins|x_min_in_line_current_5[8] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 0.746      ;
; 0.433  ; shape_finder:shape_finder_ins|x_min_in_line_current_1[8] ; shape_finder:shape_finder_ins|x_min_in_line_current_1[8] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433  ; shape_finder:shape_finder_ins|capture_finished           ; shape_finder:shape_finder_ins|capture_finished           ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 0.746      ;
; 0.434  ; shape_finder:shape_finder_ins|x_min_in_line_current_6[8] ; shape_finder:shape_finder_ins|x_min_in_line_current_6[8] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.746      ;
; 0.435  ; shape_finder:shape_finder_ins|x_min_in_line_current_7[8] ; shape_finder:shape_finder_ins|x_min_in_line_current_7[8] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.746      ;
; 0.451  ; shape_finder:shape_finder_ins|x_min_7[8]                 ; shape_finder:shape_finder_ins|x_min_7[8]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.452  ; shape_finder:shape_finder_ins|x_min_4[8]                 ; shape_finder:shape_finder_ins|x_min_4[8]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; shape_finder:shape_finder_ins|x_min_5[8]                 ; shape_finder:shape_finder_ins|x_min_5[8]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; shape_finder:shape_finder_ins|data_last                  ; shape_finder:shape_finder_ins|data_last                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; shape_finder:shape_finder_ins|ready_for_req              ; shape_finder:shape_finder_ins|ready_for_req              ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.454  ; shape_finder:shape_finder_ins|analysis_done              ; shape_finder:shape_finder_ins|analysis_done              ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; shape_finder:shape_finder_ins|search_index[4]            ; shape_finder:shape_finder_ins|search_index[4]            ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; shape_finder:shape_finder_ins|search_index[3]            ; shape_finder:shape_finder_ins|search_index[3]            ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; shape_finder:shape_finder_ins|search_index[2]            ; shape_finder:shape_finder_ins|search_index[2]            ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; shape_finder:shape_finder_ins|search_index[0]            ; shape_finder:shape_finder_ins|search_index[0]            ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; shape_finder:shape_finder_ins|search_index[1]            ; shape_finder:shape_finder_ins|search_index[1]            ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.507  ; shape_finder:shape_finder_ins|x_max_in_line_current_6[6] ; shape_finder:shape_finder_ins|x_max_in_line_6[6]         ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.801      ;
; 0.509  ; shape_finder:shape_finder_ins|x_max_in_line_current_6[0] ; shape_finder:shape_finder_ins|x_max_in_line_6[0]         ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.803      ;
; 0.509  ; shape_finder:shape_finder_ins|ready_for_req              ; shape_finder:shape_finder_ins|data_req                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.803      ;
; 0.548  ; shape_finder:shape_finder_ins|search_index[4]            ; shape_finder:shape_finder_ins|search_index[1]            ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.840      ;
; 0.566  ; shape_finder:shape_finder_ins|search_index[4]            ; shape_finder:shape_finder_ins|search_index[3]            ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.858      ;
; 0.682  ; shape_finder:shape_finder_ins|area_7[10]                 ; shape_finder:shape_finder_ins|area_7[10]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.976      ;
; 0.705  ; shape_finder:shape_finder_ins|area_8[10]                 ; shape_finder:shape_finder_ins|area_8[10]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.999      ;
; 0.720  ; shape_finder:shape_finder_ins|x_max_in_line_current_8[1] ; shape_finder:shape_finder_ins|x_max_in_line_8[1]         ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.013      ;
; 0.721  ; shape_finder:shape_finder_ins|x_max_in_line_current_1[4] ; shape_finder:shape_finder_ins|x_max_in_line_1[4]         ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.015      ;
; 0.736  ; shape_finder:shape_finder_ins|x_max_in_line_current_1[5] ; shape_finder:shape_finder_ins|x_max_in_line_1[5]         ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.030      ;
; 0.739  ; shape_finder:shape_finder_ins|x_max_in_line_current_8[4] ; shape_finder:shape_finder_ins|x_max_in_line_8[4]         ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.032      ;
; 0.741  ; shape_finder:shape_finder_ins|area_4[0]                  ; shape_finder:shape_finder_ins|area_4[0]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 1.055      ;
; 0.741  ; shape_finder:shape_finder_ins|area_4[4]                  ; shape_finder:shape_finder_ins|area_4[4]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 1.055      ;
; 0.742  ; shape_finder:shape_finder_ins|area_4[2]                  ; shape_finder:shape_finder_ins|area_4[2]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 1.056      ;
; 0.742  ; shape_finder:shape_finder_ins|area_3[0]                  ; shape_finder:shape_finder_ins|area_3[0]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.055      ;
; 0.742  ; shape_finder:shape_finder_ins|area_3[6]                  ; shape_finder:shape_finder_ins|area_3[6]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.055      ;
; 0.742  ; shape_finder:shape_finder_ins|area_3[8]                  ; shape_finder:shape_finder_ins|area_3[8]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.055      ;
; 0.743  ; shape_finder:shape_finder_ins|area_4[1]                  ; shape_finder:shape_finder_ins|area_4[1]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 1.057      ;
; 0.743  ; shape_finder:shape_finder_ins|area_4[3]                  ; shape_finder:shape_finder_ins|area_4[3]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 1.057      ;
; 0.743  ; shape_finder:shape_finder_ins|area_4[6]                  ; shape_finder:shape_finder_ins|area_4[6]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 1.057      ;
; 0.743  ; shape_finder:shape_finder_ins|area_3[10]                 ; shape_finder:shape_finder_ins|area_3[10]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.056      ;
; 0.744  ; shape_finder:shape_finder_ins|area_3[1]                  ; shape_finder:shape_finder_ins|area_3[1]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.057      ;
; 0.744  ; shape_finder:shape_finder_ins|area_3[2]                  ; shape_finder:shape_finder_ins|area_3[2]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.057      ;
; 0.744  ; shape_finder:shape_finder_ins|area_3[4]                  ; shape_finder:shape_finder_ins|area_3[4]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.057      ;
; 0.745  ; shape_finder:shape_finder_ins|current_y[7]               ; shape_finder:shape_finder_ins|current_y[7]               ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.057      ;
; 0.745  ; shape_finder:shape_finder_ins|current_y[1]               ; shape_finder:shape_finder_ins|current_y[1]               ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.057      ;
; 0.745  ; shape_finder:shape_finder_ins|area_4[7]                  ; shape_finder:shape_finder_ins|area_4[7]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 1.059      ;
; 0.745  ; shape_finder:shape_finder_ins|area_4[10]                 ; shape_finder:shape_finder_ins|area_4[10]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 1.059      ;
; 0.746  ; shape_finder:shape_finder_ins|area_3[3]                  ; shape_finder:shape_finder_ins|area_3[3]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.059      ;
; 0.746  ; shape_finder:shape_finder_ins|area_3[5]                  ; shape_finder:shape_finder_ins|area_3[5]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.059      ;
; 0.746  ; shape_finder:shape_finder_ins|area_3[7]                  ; shape_finder:shape_finder_ins|area_3[7]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.059      ;
; 0.747  ; shape_finder:shape_finder_ins|current_y[2]               ; shape_finder:shape_finder_ins|current_y[2]               ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.059      ;
; 0.747  ; shape_finder:shape_finder_ins|current_y[4]               ; shape_finder:shape_finder_ins|current_y[4]               ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.059      ;
; 0.761  ; shape_finder:shape_finder_ins|area_5[0]                  ; shape_finder:shape_finder_ins|area_5[0]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761  ; shape_finder:shape_finder_ins|area_4[5]                  ; shape_finder:shape_finder_ins|area_4[5]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 1.075      ;
; 0.761  ; shape_finder:shape_finder_ins|area_7[2]                  ; shape_finder:shape_finder_ins|area_7[2]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761  ; shape_finder:shape_finder_ins|area_8[2]                  ; shape_finder:shape_finder_ins|area_8[2]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761  ; shape_finder:shape_finder_ins|area_8[4]                  ; shape_finder:shape_finder_ins|area_8[4]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.055      ;
; 0.762  ; shape_finder:shape_finder_ins|area_5[2]                  ; shape_finder:shape_finder_ins|area_5[2]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762  ; shape_finder:shape_finder_ins|area_6[0]                  ; shape_finder:shape_finder_ins|area_6[0]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762  ; shape_finder:shape_finder_ins|area_6[6]                  ; shape_finder:shape_finder_ins|area_6[6]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762  ; shape_finder:shape_finder_ins|area_6[8]                  ; shape_finder:shape_finder_ins|area_6[8]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.055      ;
; 0.763  ; shape_finder:shape_finder_ins|area_5[8]                  ; shape_finder:shape_finder_ins|area_5[8]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763  ; shape_finder:shape_finder_ins|area_1[2]                  ; shape_finder:shape_finder_ins|area_1[2]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763  ; shape_finder:shape_finder_ins|area_1[4]                  ; shape_finder:shape_finder_ins|area_1[4]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763  ; shape_finder:shape_finder_ins|area_7[1]                  ; shape_finder:shape_finder_ins|area_7[1]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763  ; shape_finder:shape_finder_ins|area_7[4]                  ; shape_finder:shape_finder_ins|area_7[4]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763  ; shape_finder:shape_finder_ins|area_7[7]                  ; shape_finder:shape_finder_ins|area_7[7]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763  ; shape_finder:shape_finder_ins|area_7[6]                  ; shape_finder:shape_finder_ins|area_7[6]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763  ; shape_finder:shape_finder_ins|area_7[8]                  ; shape_finder:shape_finder_ins|area_7[8]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763  ; shape_finder:shape_finder_ins|area_7[9]                  ; shape_finder:shape_finder_ins|area_7[9]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763  ; shape_finder:shape_finder_ins|area_8[5]                  ; shape_finder:shape_finder_ins|area_8[5]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763  ; shape_finder:shape_finder_ins|area_8[6]                  ; shape_finder:shape_finder_ins|area_8[6]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763  ; shape_finder:shape_finder_ins|area_8[8]                  ; shape_finder:shape_finder_ins|area_8[8]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763  ; shape_finder:shape_finder_ins|area_2[4]                  ; shape_finder:shape_finder_ins|area_2[4]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763  ; shape_finder:shape_finder_ins|area_2[0]                  ; shape_finder:shape_finder_ins|area_2[0]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763  ; shape_finder:shape_finder_ins|area_2[2]                  ; shape_finder:shape_finder_ins|area_2[2]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.055      ;
; 0.764  ; shape_finder:shape_finder_ins|x_min_in_line_current_8[7] ; shape_finder:shape_finder_ins|x_min_in_line_8[7]         ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.596      ; 1.572      ;
; 0.764  ; shape_finder:shape_finder_ins|area_5[3]                  ; shape_finder:shape_finder_ins|area_5[3]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764  ; shape_finder:shape_finder_ins|area_5[4]                  ; shape_finder:shape_finder_ins|area_5[4]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764  ; shape_finder:shape_finder_ins|area_5[6]                  ; shape_finder:shape_finder_ins|area_5[6]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764  ; shape_finder:shape_finder_ins|area_1[1]                  ; shape_finder:shape_finder_ins|area_1[1]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764  ; shape_finder:shape_finder_ins|area_1[3]                  ; shape_finder:shape_finder_ins|area_1[3]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764  ; shape_finder:shape_finder_ins|area_1[5]                  ; shape_finder:shape_finder_ins|area_1[5]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764  ; shape_finder:shape_finder_ins|area_6[2]                  ; shape_finder:shape_finder_ins|area_6[2]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764  ; shape_finder:shape_finder_ins|area_6[4]                  ; shape_finder:shape_finder_ins|area_6[4]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764  ; shape_finder:shape_finder_ins|area_8[1]                  ; shape_finder:shape_finder_ins|area_8[1]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.058      ;
; 0.765  ; shape_finder:shape_finder_ins|area_5[1]                  ; shape_finder:shape_finder_ins|area_5[1]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.058      ;
; 0.765  ; shape_finder:shape_finder_ins|area_7[5]                  ; shape_finder:shape_finder_ins|area_7[5]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.059      ;
; 0.765  ; shape_finder:shape_finder_ins|area_8[9]                  ; shape_finder:shape_finder_ins|area_8[9]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.059      ;
; 0.765  ; shape_finder:shape_finder_ins|area_8[7]                  ; shape_finder:shape_finder_ins|area_8[7]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.059      ;
; 0.765  ; shape_finder:shape_finder_ins|area_2[5]                  ; shape_finder:shape_finder_ins|area_2[5]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765  ; shape_finder:shape_finder_ins|area_2[6]                  ; shape_finder:shape_finder_ins|area_2[6]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.057      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'debug_mux:debug_mux_ins|current_mode'                                                                                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+----------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                           ; Launch Clock                                                   ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+----------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.109 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[10] ; debug_mux:debug_mux_ins|uart_watcher_din[10]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 3.477      ; 3.156      ;
; 0.130 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[8]  ; debug_mux:debug_mux_ins|uart_watcher_din[8]       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 3.476      ; 3.176      ;
; 0.164 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[7]  ; debug_mux:debug_mux_ins|uart_watcher_din[7]       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 3.527      ; 3.261      ;
; 0.343 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[6]  ; debug_mux:debug_mux_ins|uart_watcher_din[6]       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 3.361      ; 3.274      ;
; 0.371 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[3]  ; debug_mux:debug_mux_ins|uart_watcher_din[3]       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 3.282      ; 3.223      ;
; 0.402 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[5]  ; debug_mux:debug_mux_ins|uart_watcher_din[5]       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 3.299      ; 3.271      ;
; 0.424 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[15] ; debug_mux:debug_mux_ins|uart_watcher_din[15]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 3.323      ; 3.317      ;
; 0.433 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[11] ; debug_mux:debug_mux_ins|uart_watcher_din[11]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 3.270      ; 3.273      ;
; 0.444 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[12] ; debug_mux:debug_mux_ins|uart_watcher_din[12]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 3.270      ; 3.284      ;
; 0.553 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[14] ; debug_mux:debug_mux_ins|uart_watcher_din[14]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 3.323      ; 3.446      ;
; 0.554 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[9]  ; debug_mux:debug_mux_ins|uart_watcher_din[9]       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 3.277      ; 3.401      ;
; 0.568 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[4]  ; debug_mux:debug_mux_ins|uart_watcher_din[4]       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 3.275      ; 3.413      ;
; 0.587 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[2]  ; debug_mux:debug_mux_ins|uart_watcher_din[2]       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 3.275      ; 3.432      ;
; 0.627 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[1]  ; debug_mux:debug_mux_ins|uart_watcher_din[1]       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 3.283      ; 3.480      ;
; 0.632 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[0]  ; debug_mux:debug_mux_ins|uart_watcher_din[0]       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 3.276      ; 3.478      ;
; 0.671 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[15] ; debug_mux:debug_mux_ins|sensor_filter_din[15]     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; 3.473      ; 4.214      ;
; 0.672 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[9]  ; debug_mux:debug_mux_ins|sensor_filter_din[9]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; 3.497      ; 4.239      ;
; 0.675 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[7]  ; debug_mux:debug_mux_ins|sensor_filter_din[7]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; 3.393      ; 4.138      ;
; 0.707 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[13] ; debug_mux:debug_mux_ins|uart_watcher_din[13]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 3.268      ; 3.545      ;
; 0.728 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[6]  ; debug_mux:debug_mux_ins|sensor_filter_din[6]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; 3.339      ; 4.137      ;
; 0.757 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[3]  ; debug_mux:debug_mux_ins|sensor_filter_din[3]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; 3.306      ; 4.133      ;
; 0.759 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[2]  ; debug_mux:debug_mux_ins|sensor_filter_din[2]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; 3.482      ; 4.311      ;
; 0.789 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[12] ; debug_mux:debug_mux_ins|sensor_filter_din[12]     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; 3.336      ; 4.195      ;
; 0.811 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[11] ; debug_mux:debug_mux_ins|sensor_filter_din[11]     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; 3.334      ; 4.215      ;
; 0.821 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[5]  ; debug_mux:debug_mux_ins|sensor_filter_din[5]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; 3.327      ; 4.218      ;
; 0.870 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[8]  ; debug_mux:debug_mux_ins|sensor_filter_din[8]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; 3.315      ; 4.255      ;
; 0.888 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[14] ; debug_mux:debug_mux_ins|sensor_filter_din[14]     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; 3.300      ; 4.258      ;
; 0.938 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[1]  ; debug_mux:debug_mux_ins|sensor_filter_din[1]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; 3.307      ; 4.315      ;
; 0.950 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[10] ; debug_mux:debug_mux_ins|sensor_filter_din[10]     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; 3.317      ; 4.337      ;
; 0.986 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[4]  ; debug_mux:debug_mux_ins|sensor_filter_din[4]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; 3.304      ; 4.360      ;
; 1.075 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[13] ; debug_mux:debug_mux_ins|sensor_filter_din[13]     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; 3.302      ; 4.447      ;
; 1.155 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[0]  ; debug_mux:debug_mux_ins|sensor_filter_din[0]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; 3.293      ; 4.518      ;
; 1.579 ; debug_mux:debug_mux_ins|uart_watcher_din[12]                                                                                                                 ; uart_watcher:uart_watcher_ins|uart_data_image[12] ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; -1.186     ; 0.393      ;
; 1.581 ; debug_mux:debug_mux_ins|uart_watcher_din[0]                                                                                                                  ; uart_watcher:uart_watcher_ins|uart_data_image[0]  ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; -1.188     ; 0.393      ;
; 1.583 ; debug_mux:debug_mux_ins|uart_watcher_din[2]                                                                                                                  ; uart_watcher:uart_watcher_ins|uart_data_image[2]  ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; -1.190     ; 0.393      ;
; 1.586 ; debug_mux:debug_mux_ins|uart_watcher_din[4]                                                                                                                  ; uart_watcher:uart_watcher_ins|uart_data_image[4]  ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; -1.194     ; 0.392      ;
; 1.663 ; debug_mux:debug_mux_ins|uart_watcher_din[15]                                                                                                                 ; uart_watcher:uart_watcher_ins|uart_data_image[15] ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; -1.270     ; 0.393      ;
; 1.665 ; debug_mux:debug_mux_ins|uart_watcher_din[6]                                                                                                                  ; uart_watcher:uart_watcher_ins|uart_data_image[6]  ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; -1.273     ; 0.392      ;
; 1.665 ; debug_mux:debug_mux_ins|uart_watcher_din[14]                                                                                                                 ; uart_watcher:uart_watcher_ins|uart_data_image[14] ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; -1.269     ; 0.396      ;
; 1.671 ; debug_mux:debug_mux_ins|uart_watcher_din[11]                                                                                                                 ; uart_watcher:uart_watcher_ins|uart_data_image[11] ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; -1.276     ; 0.395      ;
; 1.778 ; debug_mux:debug_mux_ins|uart_watcher_din[10]                                                                                                                 ; uart_watcher:uart_watcher_ins|uart_data_image[10] ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; -1.385     ; 0.393      ;
; 1.821 ; debug_mux:debug_mux_ins|uart_watcher_din[7]                                                                                                                  ; uart_watcher:uart_watcher_ins|uart_data_image[7]  ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; -1.429     ; 0.392      ;
; 1.837 ; debug_mux:debug_mux_ins|uart_watcher_din[1]                                                                                                                  ; uart_watcher:uart_watcher_ins|uart_data_image[1]  ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; -1.444     ; 0.393      ;
; 1.838 ; debug_mux:debug_mux_ins|uart_watcher_din[3]                                                                                                                  ; uart_watcher:uart_watcher_ins|uart_data_image[3]  ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; -1.445     ; 0.393      ;
; 1.841 ; debug_mux:debug_mux_ins|uart_watcher_din[9]                                                                                                                  ; uart_watcher:uart_watcher_ins|uart_data_image[9]  ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; -1.439     ; 0.402      ;
; 1.901 ; debug_mux:debug_mux_ins|uart_watcher_din[8]                                                                                                                  ; uart_watcher:uart_watcher_ins|uart_data_image[8]  ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; -1.510     ; 0.391      ;
; 2.108 ; debug_mux:debug_mux_ins|uart_watcher_din[13]                                                                                                                 ; uart_watcher:uart_watcher_ins|uart_data_image[13] ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; -1.715     ; 0.393      ;
; 2.111 ; debug_mux:debug_mux_ins|uart_watcher_din[5]                                                                                                                  ; uart_watcher:uart_watcher_ins|uart_data_image[5]  ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; -1.715     ; 0.396      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+----------------------------------------------------------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'capture:capture_ins|pclk_buf'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                            ; Launch Clock                                                   ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+------------------------------+--------------+------------+------------+
; 0.414 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[0]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~porta_address_reg0   ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.479      ; 1.147      ;
; 0.453 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.081      ; 0.746      ;
; 0.493 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[0]                                                  ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.080      ; 0.785      ;
; 0.518 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.081      ; 0.811      ;
; 0.527 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.081      ; 0.820      ;
; 0.625 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.081      ; 0.918      ;
; 0.701 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe18a[4] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[4] ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.081      ; 0.994      ;
; 0.710 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[0] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[0]                                              ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.081      ; 1.003      ;
; 0.731 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                   ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.081      ; 1.024      ;
; 0.764 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.081      ; 1.057      ;
; 0.772 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.080      ; 1.064      ;
; 0.787 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.081      ; 1.080      ;
; 0.831 ; capture:capture_ins|frame_over_latch                                                                                                                                                                               ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~porta_datain_reg0    ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.000        ; 1.649      ; 2.744      ;
; 0.832 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[1] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.081      ; 1.125      ;
; 0.834 ; capture:capture_ins|frame_over_latch                                                                                                                                                                               ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~porta_we_reg         ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.000        ; 1.642      ; 2.740      ;
; 0.834 ; capture:capture_ins|frame_over_latch                                                                                                                                                                               ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~porta_address_reg0   ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.000        ; 1.642      ; 2.740      ;
; 0.839 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[3]                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[2]                               ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.081      ; 1.132      ;
; 0.842 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[3]                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[3]                               ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.081      ; 1.135      ;
; 0.843 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[3]                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[0]                               ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.081      ; 1.136      ;
; 0.844 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[3]                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[1]                               ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.081      ; 1.137      ;
; 0.847 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[1] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[1]                                              ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.081      ; 1.140      ;
; 0.866 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[2]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~porta_address_reg0   ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.479      ; 1.599      ;
; 0.874 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[3]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~porta_address_reg0   ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.479      ; 1.607      ;
; 0.886 ; capture:capture_ins|frame_over_latch                                                                                                                                                                               ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.000        ; 1.250      ; 2.358      ;
; 0.891 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[2] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[2]                                              ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.081      ; 1.184      ;
; 0.899 ; capture:capture_ins|frame_over_latch                                                                                                                                                                               ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[3]                                                  ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.000        ; 1.243      ; 2.364      ;
; 0.899 ; capture:capture_ins|frame_over_latch                                                                                                                                                                               ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[5]                                                  ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.000        ; 1.243      ; 2.364      ;
; 0.899 ; capture:capture_ins|frame_over_latch                                                                                                                                                                               ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.000        ; 1.243      ; 2.364      ;
; 0.899 ; capture:capture_ins|frame_over_latch                                                                                                                                                                               ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[4]                                                  ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.000        ; 1.243      ; 2.364      ;
; 0.899 ; capture:capture_ins|frame_over_latch                                                                                                                                                                               ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[2]                                                  ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.000        ; 1.243      ; 2.364      ;
; 0.899 ; capture:capture_ins|frame_over_latch                                                                                                                                                                               ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[1]                                                  ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.000        ; 1.243      ; 2.364      ;
; 0.899 ; capture:capture_ins|frame_over_latch                                                                                                                                                                               ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[0]                                                  ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.000        ; 1.243      ; 2.364      ;
; 0.932 ; capture:capture_ins|frame_over_latch                                                                                                                                                                               ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.000        ; 1.250      ; 2.404      ;
; 0.939 ; capture:capture_ins|href_buf                                                                                                                                                                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[2] ; capture:capture_ins|pclk_buf ; -0.958       ; 1.512      ; 1.775      ;
; 0.964 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.080      ; 1.256      ;
; 0.981 ; capture:capture_ins|frame_over_latch                                                                                                                                                                               ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.000        ; 1.250      ; 2.453      ;
; 0.987 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                   ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.082      ; 1.281      ;
; 0.990 ; capture:capture_ins|frame_over_latch                                                                                                                                                                               ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.000        ; 1.250      ; 2.462      ;
; 1.052 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[3]                                                  ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.074      ; 1.338      ;
; 1.058 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[4]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[3]                               ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.084      ; 1.354      ;
; 1.060 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[4]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[4]                               ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.084      ; 1.356      ;
; 1.064 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.081      ; 1.357      ;
; 1.064 ; capture:capture_ins|frame_over_latch                                                                                                                                                                               ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.000        ; 1.250      ; 2.536      ;
; 1.088 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                   ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.082      ; 1.382      ;
; 1.092 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[3] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.081      ; 1.385      ;
; 1.101 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe18a[0] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[0] ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.077      ; 1.390      ;
; 1.105 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[2] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.081      ; 1.398      ;
; 1.135 ; capture:capture_ins|frame_over_latch                                                                                                                                                                               ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.000        ; 1.250      ; 2.607      ;
; 1.147 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.081      ; 1.440      ;
; 1.149 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[4]                                                  ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.074      ; 1.435      ;
; 1.165 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[2]                                                  ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.074      ; 1.451      ;
; 1.185 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.081      ; 1.478      ;
; 1.191 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[0] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.081      ; 1.484      ;
; 1.214 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                   ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.082      ; 1.508      ;
; 1.341 ; capture:capture_ins|href_buf                                                                                                                                                                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[3]                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[2] ; capture:capture_ins|pclk_buf ; -0.958       ; 1.505      ; 2.170      ;
; 1.341 ; capture:capture_ins|href_buf                                                                                                                                                                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[5]                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[2] ; capture:capture_ins|pclk_buf ; -0.958       ; 1.505      ; 2.170      ;
; 1.341 ; capture:capture_ins|href_buf                                                                                                                                                                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[2] ; capture:capture_ins|pclk_buf ; -0.958       ; 1.505      ; 2.170      ;
; 1.341 ; capture:capture_ins|href_buf                                                                                                                                                                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[4]                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[2] ; capture:capture_ins|pclk_buf ; -0.958       ; 1.505      ; 2.170      ;
; 1.341 ; capture:capture_ins|href_buf                                                                                                                                                                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[2]                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[2] ; capture:capture_ins|pclk_buf ; -0.958       ; 1.505      ; 2.170      ;
; 1.341 ; capture:capture_ins|href_buf                                                                                                                                                                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[1]                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[2] ; capture:capture_ins|pclk_buf ; -0.958       ; 1.505      ; 2.170      ;
; 1.341 ; capture:capture_ins|href_buf                                                                                                                                                                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[0]                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[2] ; capture:capture_ins|pclk_buf ; -0.958       ; 1.505      ; 2.170      ;
; 1.351 ; capture:capture_ins|href_buf                                                                                                                                                                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~porta_datain_reg0    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[2] ; capture:capture_ins|pclk_buf ; -0.958       ; 1.911      ; 2.628      ;
; 1.354 ; capture:capture_ins|href_buf                                                                                                                                                                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~porta_we_reg         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[2] ; capture:capture_ins|pclk_buf ; -0.958       ; 1.904      ; 2.624      ;
; 1.354 ; capture:capture_ins|href_buf                                                                                                                                                                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~porta_address_reg0   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[2] ; capture:capture_ins|pclk_buf ; -0.958       ; 1.904      ; 2.624      ;
; 1.371 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[1]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[1]                               ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.084      ; 1.667      ;
; 1.371 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[2]                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[2]                               ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.078      ; 1.661      ;
; 1.390 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[4]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~porta_address_reg0   ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.479      ; 2.123      ;
; 1.394 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.081      ; 1.687      ;
; 1.404 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[4]                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[3]                               ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.079      ; 1.695      ;
; 1.419 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[1]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~porta_address_reg0   ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.479      ; 2.152      ;
; 1.449 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.081      ; 1.742      ;
; 1.467 ; capture:capture_ins|href_buf                                                                                                                                                                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[2] ; capture:capture_ins|pclk_buf ; -0.958       ; 1.512      ; 2.303      ;
; 1.482 ; capture:capture_ins|frame_over_latch                                                                                                                                                                               ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.000        ; 1.250      ; 2.954      ;
; 1.482 ; capture:capture_ins|frame_over_latch                                                                                                                                                                               ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.000        ; 1.250      ; 2.954      ;
; 1.482 ; capture:capture_ins|frame_over_latch                                                                                                                                                                               ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                   ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.000        ; 1.250      ; 2.954      ;
; 1.544 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[1]                                                  ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.074      ; 1.830      ;
; 1.545 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[4] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.077      ; 1.834      ;
; 1.561 ; capture:capture_ins|frame_over_latch                                                                                                                                                                               ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                   ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.000        ; 1.251      ; 3.034      ;
; 1.566 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[0]                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[0]                               ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.078      ; 1.856      ;
; 1.581 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[5]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|delayed_wrptr_g[4]                                          ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.091      ; 1.884      ;
; 1.598 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[5]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[3]                               ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.084      ; 1.894      ;
; 1.605 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe18a[2] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[2] ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.084      ; 1.901      ;
; 1.631 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[3]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.087      ; 1.930      ;
; 1.666 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.081      ; 1.959      ;
; 1.667 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[4]                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[2]                               ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.079      ; 1.958      ;
; 1.725 ; capture:capture_ins|href_buf                                                                                                                                                                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[2] ; capture:capture_ins|pclk_buf ; -0.958       ; 1.512      ; 2.561      ;
; 1.727 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[5]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[4]                               ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.084      ; 2.023      ;
; 1.761 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[2]                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[0]                               ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.078      ; 2.051      ;
; 1.762 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[2]                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[1]                               ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.078      ; 2.052      ;
; 1.773 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[5]                                                  ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.074      ; 2.059      ;
; 1.793 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[1]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|delayed_wrptr_g[0]                                          ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.090      ; 2.095      ;
; 1.797 ; capture:capture_ins|href_buf                                                                                                                                                                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[2] ; capture:capture_ins|pclk_buf ; -0.958       ; 1.512      ; 2.633      ;
; 1.801 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[2]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|delayed_wrptr_g[1]                                          ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.090      ; 2.103      ;
; 1.810 ; capture:capture_ins|href_buf                                                                                                                                                                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[2] ; capture:capture_ins|pclk_buf ; -0.958       ; 1.512      ; 2.646      ;
; 1.830 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe18a[1] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[1] ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.077      ; 2.119      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                                                                         ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                                                                 ; Launch Clock                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; 0.416 ; clk_25M                                                                                                 ; clk_25M                                                                                                 ; clk_25M                                ; clk         ; 0.000        ; 2.629      ; 3.548      ;
; 0.452 ; full_mover:full_mover_ins|angle_correction:angle_corr|angle_count[1]                                    ; full_mover:full_mover_ins|angle_correction:angle_corr|angle_count[1]                                    ; clk                                    ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; full_mover:full_mover_ins|angle_correction:angle_corr|angle_count[0]                                    ; full_mover:full_mover_ins|angle_correction:angle_corr|angle_count[0]                                    ; clk                                    ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_watcher:uart_watcher_ins|uart_op_index[5]                                                          ; uart_watcher:uart_watcher_ins|uart_op_index[5]                                                          ; clk                                    ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_watcher:uart_watcher_ins|uart_write_en                                                             ; uart_watcher:uart_watcher_ins|uart_write_en                                                             ; clk                                    ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_watcher:uart_watcher_ins|send_pixel_state[0]                                                       ; uart_watcher:uart_watcher_ins|send_pixel_state[0]                                                       ; clk                                    ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_watcher:uart_watcher_ins|send_pixel_state[2]                                                       ; uart_watcher:uart_watcher_ins|send_pixel_state[2]                                                       ; clk                                    ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_watcher:uart_watcher_ins|send_pixel_state[1]                                                       ; uart_watcher:uart_watcher_ins|send_pixel_state[1]                                                       ; clk                                    ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_watcher:uart_watcher_ins|sended_pixel_counter[0]                                                   ; uart_watcher:uart_watcher_ins|sended_pixel_counter[0]                                                   ; clk                                    ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; full_mover:full_mover_ins|servo_controller:servo_ins|UART_CONTROLLER_S:uart_sender|data_line_write_buf  ; full_mover:full_mover_ins|servo_controller:servo_ins|UART_CONTROLLER_S:uart_sender|data_line_write_buf  ; clk                                    ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; full_mover:full_mover_ins|servo_controller:servo_ins|ascii_cov_go                                       ; full_mover:full_mover_ins|servo_controller:servo_ins|ascii_cov_go                                       ; clk                                    ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; full_mover:full_mover_ins|servo_controller:servo_ins|wr_control                                         ; full_mover:full_mover_ins|servo_controller:servo_ins|wr_control                                         ; clk                                    ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; full_mover:full_mover_ins|servo_controller:servo_ins|UART_CONTROLLER_S:uart_sender|busy                 ; full_mover:full_mover_ins|servo_controller:servo_ins|UART_CONTROLLER_S:uart_sender|busy                 ; clk                                    ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; full_mover:full_mover_ins|servo_controller:servo_ins|clock_skipper[2]                                   ; full_mover:full_mover_ins|servo_controller:servo_ins|clock_skipper[2]                                   ; clk                                    ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; full_mover:full_mover_ins|servo_controller:servo_ins|clock_skipper[1]                                   ; full_mover:full_mover_ins|servo_controller:servo_ins|clock_skipper[1]                                   ; clk                                    ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; full_mover:full_mover_ins|angle_correction:angle_corr|single_num_index.010                              ; full_mover:full_mover_ins|angle_correction:angle_corr|single_num_index.010                              ; clk                                    ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; full_mover:full_mover_ins|angle_correction:angle_corr|single_num_index.011                              ; full_mover:full_mover_ins|angle_correction:angle_corr|single_num_index.011                              ; clk                                    ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; full_mover:full_mover_ins|angle_correction:angle_corr|single_num_index.001                              ; full_mover:full_mover_ins|angle_correction:angle_corr|single_num_index.001                              ; clk                                    ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; full_mover:full_mover_ins|angle_correction:angle_corr|single_num_index.000                              ; full_mover:full_mover_ins|angle_correction:angle_corr|single_num_index.000                              ; clk                                    ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|data_line_write_buf                        ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|data_line_write_buf                        ; clk                                    ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_watcher:uart_watcher_ins|uart_op_index[3]                                                          ; uart_watcher:uart_watcher_ins|uart_op_index[3]                                                          ; clk                                    ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; debug_mux:debug_mux_ins|sdram_clr_read_addr                                                             ; debug_mux:debug_mux_ins|sdram_clr_read_addr                                                             ; clk                                    ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_watcher:uart_watcher_ins|clock_skipper[3]                                                          ; uart_watcher:uart_watcher_ins|clock_skipper[3]                                                          ; clk                                    ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_watcher:uart_watcher_ins|clock_skipper[2]                                                          ; uart_watcher:uart_watcher_ins|clock_skipper[2]                                                          ; clk                                    ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_watcher:uart_watcher_ins|clock_skipper[1]                                                          ; uart_watcher:uart_watcher_ins|clock_skipper[1]                                                          ; clk                                    ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|busy                                       ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|busy                                       ; clk                                    ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; full_mover:full_mover_ins|servo_controller:servo_ins|bin2bcdascii:ascii_cov|done                        ; full_mover:full_mover_ins|servo_controller:servo_ins|bin2bcdascii:ascii_cov|done                        ; clk                                    ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; full_mover:full_mover_ins|servo_controller:servo_ins|bin2bcdascii:ascii_cov|try_pos.001                 ; full_mover:full_mover_ins|servo_controller:servo_ins|bin2bcdascii:ascii_cov|try_pos.001                 ; clk                                    ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; full_mover:full_mover_ins|servo_controller:servo_ins|bin2bcdascii:ascii_cov|go_latch                    ; full_mover:full_mover_ins|servo_controller:servo_ins|bin2bcdascii:ascii_cov|go_latch                    ; clk                                    ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.464 ; full_mover:full_mover_ins|angle_correction:angle_corr|single_num_count[0]                               ; full_mover:full_mover_ins|angle_correction:angle_corr|single_num_count[0]                               ; clk                                    ; clk         ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; full_mover:full_mover_ins|servo_controller:servo_ins|clock_skipper[0]                                   ; full_mover:full_mover_ins|servo_controller:servo_ins|clock_skipper[0]                                   ; clk                                    ; clk         ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; uart_watcher:uart_watcher_ins|uart_op_index[0]                                                          ; uart_watcher:uart_watcher_ins|uart_op_index[0]                                                          ; clk                                    ; clk         ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; uart_watcher:uart_watcher_ins|clock_skipper[0]                                                          ; uart_watcher:uart_watcher_ins|clock_skipper[0]                                                          ; clk                                    ; clk         ; 0.000        ; 0.081      ; 0.758      ;
; 0.484 ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|data_line_write_buf                        ; uart_pin~reg0                                                                                           ; clk                                    ; clk         ; 0.000        ; 0.081      ; 0.777      ;
; 0.499 ; full_mover:full_mover_ins|servo_controller:servo_ins|clock_skipper[0]                                   ; full_mover:full_mover_ins|servo_controller:servo_ins|clock_skipper[1]                                   ; clk                                    ; clk         ; 0.000        ; 0.081      ; 0.792      ;
; 0.500 ; uart_watcher:uart_watcher_ins|clock_skipper[1]                                                          ; uart_watcher:uart_watcher_ins|clock_skipper[2]                                                          ; clk                                    ; clk         ; 0.000        ; 0.081      ; 0.793      ;
; 0.502 ; full_mover:full_mover_ins|servo_controller:servo_ins|clock_skipper[0]                                   ; full_mover:full_mover_ins|servo_controller:servo_ins|clock_skipper[2]                                   ; clk                                    ; clk         ; 0.000        ; 0.081      ; 0.795      ;
; 0.510 ; debug_mux:debug_mux_ins|work_change_cnt.010                                                             ; debug_mux:debug_mux_ins|sdram_clr_read_addr                                                             ; clk                                    ; clk         ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; full_mover:full_mover_ins|servo_controller:servo_ins|bin2bcdascii:ascii_cov|bcd[7]                      ; full_mover:full_mover_ins|servo_controller:servo_ins|bin2bcdascii:ascii_cov|bcd[7]                      ; clk                                    ; clk         ; 0.000        ; 0.080      ; 0.802      ;
; 0.515 ; full_mover:full_mover_ins|servo_controller:servo_ins|clock_skipper[1]                                   ; full_mover:full_mover_ins|servo_controller:servo_ins|clock_skipper[0]                                   ; clk                                    ; clk         ; 0.000        ; 0.081      ; 0.808      ;
; 0.535 ; full_mover:full_mover_ins|servo_controller:servo_ins|bin2bcdascii:ascii_cov|try_pos.010                 ; full_mover:full_mover_ins|servo_controller:servo_ins|bin2bcdascii:ascii_cov|try_pos.000                 ; clk                                    ; clk         ; 0.000        ; 0.081      ; 0.828      ;
; 0.554 ; full_mover:full_mover_ins|servo_controller:servo_ins|send_counter[1]                                    ; full_mover:full_mover_ins|servo_controller:servo_ins|byte_select[0]                                     ; clk                                    ; clk         ; 0.000        ; 0.082      ; 0.848      ;
; 0.568 ; full_mover:full_mover_ins|servo_controller:servo_ins|send_counter[2]                                    ; full_mover:full_mover_ins|servo_controller:servo_ins|byte_select[1]                                     ; clk                                    ; clk         ; 0.000        ; 0.082      ; 0.862      ;
; 0.573 ; debug_mux:debug_mux_ins|current_mode                                                                    ; sensor_filter_mid:sensor_filter|ack_in_last                                                             ; debug_mux:debug_mux_ins|current_mode   ; clk         ; 0.000        ; 2.613      ; 3.689      ;
; 0.601 ; shape_finder:shape_finder_ins|data_req                                                                  ; sensor_filter_mid:sensor_filter|color_out                                                               ; shape_finder:shape_finder_ins|data_req ; clk         ; 0.000        ; 2.613      ; 3.707      ;
; 0.664 ; full_mover:full_mover_ins|servo_controller:servo_ins|UART_CONTROLLER_S:uart_sender|WR_last              ; full_mover:full_mover_ins|servo_controller:servo_ins|UART_CONTROLLER_S:uart_sender|operator_counter[0]  ; clk                                    ; clk         ; 0.000        ; 0.081      ; 0.957      ;
; 0.670 ; full_mover:full_mover_ins|servo_controller:servo_ins|UART_CONTROLLER_S:uart_sender|WR_last_1            ; full_mover:full_mover_ins|servo_controller:servo_ins|UART_CONTROLLER_S:uart_sender|operator_counter[2]  ; clk                                    ; clk         ; 0.000        ; 0.081      ; 0.963      ;
; 0.694 ; uart_watcher:uart_watcher_ins|clock_skipper[2]                                                          ; uart_watcher:uart_watcher_ins|clock_skipper[3]                                                          ; clk                                    ; clk         ; 0.000        ; 0.081      ; 0.987      ;
; 0.700 ; debug_mux:debug_mux_ins|work_change_cnt.011                                                             ; debug_mux:debug_mux_ins|work_change_cnt.100                                                             ; clk                                    ; clk         ; 0.000        ; 0.081      ; 0.993      ;
; 0.704 ; uart_watcher:uart_watcher_ins|uart_data_image[7]                                                        ; uart_watcher:uart_watcher_ins|uart_data[7]                                                              ; debug_mux:debug_mux_ins|current_mode   ; clk         ; -0.500       ; 0.042      ; 0.488      ;
; 0.720 ; uart_watcher:uart_watcher_ins|send_pixel_state[2]                                                       ; uart_watcher:uart_watcher_ins|send_pixel_state[1]                                                       ; clk                                    ; clk         ; 0.000        ; 0.082      ; 1.014      ;
; 0.721 ; uart_watcher:uart_watcher_ins|send_pixel_state[2]                                                       ; uart_watcher:uart_watcher_ins|send_pixel_state[0]                                                       ; clk                                    ; clk         ; 0.000        ; 0.082      ; 1.015      ;
; 0.722 ; uart_watcher:uart_watcher_ins|uart_data_image[2]                                                        ; uart_watcher:uart_watcher_ins|uart_data[2]                                                              ; debug_mux:debug_mux_ins|current_mode   ; clk         ; -0.500       ; 0.012      ; 0.476      ;
; 0.723 ; uart_watcher:uart_watcher_ins|uart_data_image[0]                                                        ; uart_watcher:uart_watcher_ins|uart_data[0]                                                              ; debug_mux:debug_mux_ins|current_mode   ; clk         ; -0.500       ; 0.010      ; 0.475      ;
; 0.731 ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|WR_last                                    ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|WR_last_1                                  ; clk                                    ; clk         ; 0.000        ; 0.081      ; 1.024      ;
; 0.734 ; sensor_filter_mid:sensor_filter|ack_in_last                                                             ; sensor_filter_mid:sensor_filter|ack_in_last_1                                                           ; clk                                    ; clk         ; 0.000        ; 0.081      ; 1.027      ;
; 0.737 ; uart_watcher:uart_watcher_ins|sended_pixel_counter[4]                                                   ; uart_watcher:uart_watcher_ins|sended_pixel_counter[4]                                                   ; clk                                    ; clk         ; 0.000        ; 0.080      ; 1.029      ;
; 0.738 ; full_mover:full_mover_ins|servo_controller:servo_ins|go_last                                            ; full_mover:full_mover_ins|servo_controller:servo_ins|go_last_1                                          ; clk                                    ; clk         ; 0.000        ; 0.082      ; 1.032      ;
; 0.738 ; uart_watcher:uart_watcher_ins|sended_pixel_counter[2]                                                   ; uart_watcher:uart_watcher_ins|sended_pixel_counter[2]                                                   ; clk                                    ; clk         ; 0.000        ; 0.080      ; 1.030      ;
; 0.738 ; uart_watcher:uart_watcher_ins|sended_pixel_counter[6]                                                   ; uart_watcher:uart_watcher_ins|sended_pixel_counter[6]                                                   ; clk                                    ; clk         ; 0.000        ; 0.080      ; 1.030      ;
; 0.740 ; uart_watcher:uart_watcher_ins|sended_pixel_counter[3]                                                   ; uart_watcher:uart_watcher_ins|sended_pixel_counter[3]                                                   ; clk                                    ; clk         ; 0.000        ; 0.080      ; 1.032      ;
; 0.740 ; uart_watcher:uart_watcher_ins|sended_pixel_counter[7]                                                   ; uart_watcher:uart_watcher_ins|sended_pixel_counter[7]                                                   ; clk                                    ; clk         ; 0.000        ; 0.080      ; 1.032      ;
; 0.740 ; uart_watcher:uart_watcher_ins|sended_pixel_counter[8]                                                   ; uart_watcher:uart_watcher_ins|sended_pixel_counter[8]                                                   ; clk                                    ; clk         ; 0.000        ; 0.080      ; 1.032      ;
; 0.741 ; full_mover:full_mover_ins|servo_controller:servo_ins|UART_CONTROLLER_S:uart_sender|WR_last              ; full_mover:full_mover_ins|servo_controller:servo_ins|UART_CONTROLLER_S:uart_sender|WR_last_1            ; clk                                    ; clk         ; 0.000        ; 0.081      ; 1.034      ;
; 0.741 ; uart_watcher:uart_watcher_ins|sended_pixel_counter[5]                                                   ; uart_watcher:uart_watcher_ins|sended_pixel_counter[5]                                                   ; clk                                    ; clk         ; 0.000        ; 0.080      ; 1.033      ;
; 0.742 ; cnt_10hz[9]                                                                                             ; cnt_10hz[9]                                                                                             ; clk                                    ; clk         ; 0.000        ; 0.082      ; 1.036      ;
; 0.742 ; uart_watcher:uart_watcher_ins|sended_pixel_counter[9]                                                   ; uart_watcher:uart_watcher_ins|sended_pixel_counter[9]                                                   ; clk                                    ; clk         ; 0.000        ; 0.080      ; 1.034      ;
; 0.743 ; cnt_10hz[15]                                                                                            ; cnt_10hz[15]                                                                                            ; clk                                    ; clk         ; 0.000        ; 0.083      ; 1.038      ;
; 0.743 ; cnt_10hz[14]                                                                                            ; cnt_10hz[14]                                                                                            ; clk                                    ; clk         ; 0.000        ; 0.083      ; 1.038      ;
; 0.743 ; cnt_10hz[1]                                                                                             ; cnt_10hz[1]                                                                                             ; clk                                    ; clk         ; 0.000        ; 0.082      ; 1.037      ;
; 0.744 ; full_mover:full_mover_ins|servo_controller:servo_ins|UART_CONTROLLER_S:uart_sender|baud_rate_counter[1] ; full_mover:full_mover_ins|servo_controller:servo_ins|UART_CONTROLLER_S:uart_sender|baud_rate_counter[1] ; clk                                    ; clk         ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; cnt_10hz[16]                                                                                            ; cnt_10hz[16]                                                                                            ; clk                                    ; clk         ; 0.000        ; 0.083      ; 1.039      ;
; 0.744 ; cnt_10hz[6]                                                                                             ; cnt_10hz[6]                                                                                             ; clk                                    ; clk         ; 0.000        ; 0.082      ; 1.038      ;
; 0.744 ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[5]                       ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[5]                       ; clk                                    ; clk         ; 0.000        ; 0.082      ; 1.038      ;
; 0.744 ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[6]                       ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[6]                       ; clk                                    ; clk         ; 0.000        ; 0.082      ; 1.038      ;
; 0.745 ; full_mover:full_mover_ins|servo_controller:servo_ins|UART_CONTROLLER_S:uart_sender|baud_rate_counter[3] ; full_mover:full_mover_ins|servo_controller:servo_ins|UART_CONTROLLER_S:uart_sender|baud_rate_counter[3] ; clk                                    ; clk         ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; cnt_10hz[19]                                                                                            ; cnt_10hz[19]                                                                                            ; clk                                    ; clk         ; 0.000        ; 0.083      ; 1.040      ;
; 0.745 ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[1]                       ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[1]                       ; clk                                    ; clk         ; 0.000        ; 0.082      ; 1.039      ;
; 0.745 ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[4]                       ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[4]                       ; clk                                    ; clk         ; 0.000        ; 0.082      ; 1.039      ;
; 0.746 ; cnt_10hz[2]                                                                                             ; cnt_10hz[2]                                                                                             ; clk                                    ; clk         ; 0.000        ; 0.082      ; 1.040      ;
; 0.747 ; full_mover:full_mover_ins|servo_controller:servo_ins|UART_CONTROLLER_S:uart_sender|baud_rate_counter[2] ; full_mover:full_mover_ins|servo_controller:servo_ins|UART_CONTROLLER_S:uart_sender|baud_rate_counter[2] ; clk                                    ; clk         ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; full_mover:full_mover_ins|servo_controller:servo_ins|UART_CONTROLLER_S:uart_sender|baud_rate_counter[4] ; full_mover:full_mover_ins|servo_controller:servo_ins|UART_CONTROLLER_S:uart_sender|baud_rate_counter[4] ; clk                                    ; clk         ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; full_mover:full_mover_ins|servo_controller:servo_ins|UART_CONTROLLER_S:uart_sender|baud_rate_counter[5] ; full_mover:full_mover_ins|servo_controller:servo_ins|UART_CONTROLLER_S:uart_sender|baud_rate_counter[5] ; clk                                    ; clk         ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; full_mover:full_mover_ins|servo_controller:servo_ins|UART_CONTROLLER_S:uart_sender|baud_rate_counter[7] ; full_mover:full_mover_ins|servo_controller:servo_ins|UART_CONTROLLER_S:uart_sender|baud_rate_counter[7] ; clk                                    ; clk         ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; cnt_10hz[4]                                                                                             ; cnt_10hz[4]                                                                                             ; clk                                    ; clk         ; 0.000        ; 0.082      ; 1.041      ;
; 0.747 ; uart_watcher:uart_watcher_ins|uart_op_index[4]                                                          ; uart_watcher:uart_watcher_ins|uart_op_index[4]                                                          ; clk                                    ; clk         ; 0.000        ; 0.081      ; 1.040      ;
; 0.748 ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[2]                       ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[2]                       ; clk                                    ; clk         ; 0.000        ; 0.082      ; 1.042      ;
; 0.749 ; full_mover:full_mover_ins|servo_controller:servo_ins|UART_CONTROLLER_S:uart_sender|baud_rate_counter[6] ; full_mover:full_mover_ins|servo_controller:servo_ins|UART_CONTROLLER_S:uart_sender|baud_rate_counter[6] ; clk                                    ; clk         ; 0.000        ; 0.081      ; 1.042      ;
; 0.749 ; uart_watcher:uart_watcher_ins|uart_data_image[8]                                                        ; uart_watcher:uart_watcher_ins|uart_data[0]                                                              ; debug_mux:debug_mux_ins|current_mode   ; clk         ; -0.500       ; 0.133      ; 0.624      ;
; 0.753 ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[8]                       ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[8]                       ; clk                                    ; clk         ; 0.000        ; 0.082      ; 1.047      ;
; 0.757 ; uart_watcher:uart_watcher_ins|sended_pixel_counter[1]                                                   ; uart_watcher:uart_watcher_ins|sended_pixel_counter[1]                                                   ; clk                                    ; clk         ; 0.000        ; 0.080      ; 1.049      ;
; 0.758 ; uart_watcher:uart_watcher_ins|clock_skipper[1]                                                          ; uart_watcher:uart_watcher_ins|clock_skipper[3]                                                          ; clk                                    ; clk         ; 0.000        ; 0.081      ; 1.051      ;
; 0.759 ; cnt_10hz[11]                                                                                            ; cnt_10hz[11]                                                                                            ; clk                                    ; clk         ; 0.000        ; 0.083      ; 1.054      ;
; 0.760 ; full_mover:full_mover_ins|servo_controller:servo_ins|UART_CONTROLLER_S:uart_sender|baud_rate_counter[8] ; full_mover:full_mover_ins|servo_controller:servo_ins|UART_CONTROLLER_S:uart_sender|baud_rate_counter[8] ; clk                                    ; clk         ; 0.000        ; 0.081      ; 1.053      ;
; 0.761 ; uart_watcher:uart_watcher_ins|send_pixel_state[1]                                                       ; uart_watcher:uart_watcher_ins|send_pixel_state[2]                                                       ; clk                                    ; clk         ; 0.000        ; 0.082      ; 1.055      ;
; 0.762 ; cnt_10hz[12]                                                                                            ; cnt_10hz[12]                                                                                            ; clk                                    ; clk         ; 0.000        ; 0.083      ; 1.057      ;
; 0.762 ; cnt_10hz[3]                                                                                             ; cnt_10hz[3]                                                                                             ; clk                                    ; clk         ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; cnt_10hz[0]                                                                                             ; cnt_10hz[0]                                                                                             ; clk                                    ; clk         ; 0.000        ; 0.082      ; 1.056      ;
; 0.763 ; uart_watcher:uart_watcher_ins|sended_pixel_counter[14]                                                  ; uart_watcher:uart_watcher_ins|sended_pixel_counter[14]                                                  ; clk                                    ; clk         ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; uart_watcher:uart_watcher_ins|sended_pixel_counter[12]                                                  ; uart_watcher:uart_watcher_ins|sended_pixel_counter[12]                                                  ; clk                                    ; clk         ; 0.000        ; 0.080      ; 1.055      ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.452 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|wr_address  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|wr_address ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                           ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                          ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                                            ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                                           ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                                            ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                                           ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                                            ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                                           ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0]                                                                                                                            ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0]                                                                                                                           ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                                          ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                         ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                        ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                                          ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                          ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                                          ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_next.010                                                                                                                          ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_next.010                                                                                                                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                                          ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                         ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                        ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                                           ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                                          ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                                           ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                                          ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                                           ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                                          ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_read                                                                                                                                                                                                                      ; capture:capture_ins|sdram_controller:u_meme_controller|avm_read                                                                                                                                                                                                                     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[1]  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|rd_address  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|rd_address ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[0]  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                                     ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                                                                                     ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                                                                                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[0]                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[0]                                                                                                                                                                                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[0]                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[0]                                                                                                                                                                                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.485 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]~_Duplicate_1                                                                                                               ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|rd_valid[0]                                                                                                                        ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.777      ;
; 0.485 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.777      ;
; 0.501 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|rd_valid[2]                                                                                                                         ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_valid                                                                                                                           ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                                          ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                        ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                          ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.509 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.801      ;
; 0.515 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|rd_address  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|active_addr[4]                                                                                                                     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.807      ;
; 0.536 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                                         ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                                          ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.829      ;
; 0.537 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                                         ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                                          ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.830      ;
; 0.551 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                                         ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                                        ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.844      ;
; 0.551 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                                         ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.844      ;
; 0.651 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                                           ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.944      ;
; 0.652 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]~_Duplicate_1                                                                                                              ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.944      ;
; 0.681 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[40] ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|active_addr[22]                                                                                                                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.972      ;
; 0.682 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[33] ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|active_addr[15]                                                                                                                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.974      ;
; 0.683 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[36] ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|active_addr[18]                                                                                                                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.974      ;
; 0.686 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[31] ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|active_addr[13]                                                                                                                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.978      ;
; 0.687 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[32] ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|active_addr[14]                                                                                                                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.978      ;
; 0.688 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[39] ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|active_addr[21]                                                                                                                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.979      ;
; 0.689 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[38] ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|active_addr[20]                                                                                                                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.980      ;
; 0.690 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_0[26] ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|active_addr[8]                                                                                                                     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.981      ;
; 0.698 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                          ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                        ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.991      ;
; 0.710 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_next.010                                                                                                                          ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                                        ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.004      ;
; 0.711 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                                         ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                                        ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.004      ;
; 0.715 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                                         ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                                        ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.008      ;
; 0.722 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_next.000000001                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.013      ;
; 0.724 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_0[7]  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|active_data[7]                                                                                                                     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.014      ;
; 0.725 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_next.000010000                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.016      ;
; 0.739 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[18] ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|active_addr[0]                                                                                                                     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.031      ;
; 0.739 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[28] ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|active_addr[10]                                                                                                                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.031      ;
; 0.741 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                                          ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                        ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.034      ;
; 0.744 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[10]                                                                                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[10]                                                                                                                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.036      ;
; 0.745 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                                         ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_addr[12]                                                                                                                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.037      ;
; 0.747 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                                         ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                                           ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                                          ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.755 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                         ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                                           ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.049      ;
; 0.762 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2]                                                                                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2]                                                                                                                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[2]                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[2]                                                                                                                                                                                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.054      ;
; 0.763 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[11]                                                                                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[11]                                                                                                                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[12]                                                                                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[12]                                                                                                                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[18]                                                                                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[18]                                                                                                                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[2]                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[2]                                                                                                                                                                                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.054      ;
; 0.764 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[4]                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[4]                                                                                                                                                                                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[6]                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[6]                                                                                                                                                                                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[7]                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[7]                                                                                                                                                                                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[8]                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[8]                                                                                                                                                                                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[9]                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[9]                                                                                                                                                                                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[14]                                                                                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[14]                                                                                                                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[16]                                                                                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[16]                                                                                                                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[18]                                                                                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[18]                                                                                                                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.055      ;
; 0.764 ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[12]                                                                                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[12]                                                                                                                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.055      ;
; 0.764 ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[11]                                                                                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[11]                                                                                                                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.055      ;
; 0.764 ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[10]                                                                                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[10]                                                                                                                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.055      ;
; 0.765 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[20]                                                                                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[20]                                                                                                                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[13]                                                                                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[13]                                                                                                                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[15]                                                                                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[15]                                                                                                                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[17]                                                                                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[17]                                                                                                                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[22]                                                                                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[22]                                                                                                                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[16]                                                                                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[16]                                                                                                                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.056      ;
; 0.765 ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[14]                                                                                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[14]                                                                                                                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.056      ;
; 0.765 ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[9]                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[9]                                                                                                                                                                                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.056      ;
; 0.765 ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[8]                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[8]                                                                                                                                                                                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.056      ;
; 0.765 ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[7]                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[7]                                                                                                                                                                                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.056      ;
; 0.765 ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[6]                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[6]                                                                                                                                                                                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.056      ;
; 0.765 ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[4]                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[4]                                                                                                                                                                                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.056      ;
; 0.766 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[7]                                                                                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[7]                                                                                                                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[3]                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[3]                                                                                                                                                                                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[5]                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[5]                                                                                                                                                                                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[22]                                                                                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[22]                                                                                                                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[20]                                                                                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[20]                                                                                                                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[17]                                                                                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[17]                                                                                                                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[15]                                                                                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[15]                                                                                                                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.057      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_25M'                                                                                                                                                                       ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.452 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[1]     ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[1]     ; clk_25M      ; clk_25M     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[3]     ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[3]     ; clk_25M      ; clk_25M     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[2]     ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[2]     ; clk_25M      ; clk_25M     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.RACK   ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.RACK   ; clk_25M      ; clk_25M     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.STOP   ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.STOP   ; clk_25M      ; clk_25M     ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|state_c.WRITE ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|state_c.WRITE ; clk_25M      ; clk_25M     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt1[1]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt1[1]       ; clk_25M      ; clk_25M     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|state_c.WAIT  ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|state_c.WAIT  ; clk_25M      ; clk_25M     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|config_flag   ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|config_flag   ; clk_25M      ; clk_25M     ; 0.000        ; 0.081      ; 0.746      ;
; 0.464 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[0]     ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[0]     ; clk_25M      ; clk_25M     ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt1[0]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt1[0]       ; clk_25M      ; clk_25M     ; 0.000        ; 0.081      ; 0.758      ;
; 0.535 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.IDLE   ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|sda_out_en     ; clk_25M      ; clk_25M     ; 0.000        ; 0.082      ; 0.829      ;
; 0.536 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.IDLE   ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.WRITE  ; clk_25M      ; clk_25M     ; 0.000        ; 0.082      ; 0.830      ;
; 0.550 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[0]     ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[1]     ; clk_25M      ; clk_25M     ; 0.000        ; 0.082      ; 0.844      ;
; 0.550 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[0]     ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[2]     ; clk_25M      ; clk_25M     ; 0.000        ; 0.082      ; 0.844      ;
; 0.698 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|tran_cmd[3]   ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|command[3]     ; clk_25M      ; clk_25M     ; 0.000        ; 0.082      ; 0.992      ;
; 0.744 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[13]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[13]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.081      ; 1.037      ;
; 0.746 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[10]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[10]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[12]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[12]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.081      ; 1.039      ;
; 0.747 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[17]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[17]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[14]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[14]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[16]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[16]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.081      ; 1.040      ;
; 0.759 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[9]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[9]       ; clk_25M      ; clk_25M     ; 0.000        ; 0.082      ; 1.053      ;
; 0.763 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[8]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[8]       ; clk_25M      ; clk_25M     ; 0.000        ; 0.082      ; 1.057      ;
; 0.764 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[2]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[2]       ; clk_25M      ; clk_25M     ; 0.000        ; 0.082      ; 1.058      ;
; 0.764 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[4]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[4]       ; clk_25M      ; clk_25M     ; 0.000        ; 0.082      ; 1.058      ;
; 0.779 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.START  ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|sda_out        ; clk_25M      ; clk_25M     ; 0.000        ; 0.082      ; 1.073      ;
; 0.779 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[0]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[0]       ; clk_25M      ; clk_25M     ; 0.000        ; 0.082      ; 1.073      ;
; 0.782 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[18]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[18]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.081      ; 1.075      ;
; 0.787 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[6]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[6]       ; clk_25M      ; clk_25M     ; 0.000        ; 0.082      ; 1.081      ;
; 0.790 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.WRITE  ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.RACK   ; clk_25M      ; clk_25M     ; 0.000        ; 0.082      ; 1.084      ;
; 0.798 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|state_c.WREQ  ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|state_c.WRITE ; clk_25M      ; clk_25M     ; 0.000        ; 0.081      ; 1.091      ;
; 0.853 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt1[0]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt1[1]       ; clk_25M      ; clk_25M     ; 0.000        ; 0.081      ; 1.146      ;
; 0.859 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|state_c.WRITE ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|state_c.WREQ  ; clk_25M      ; clk_25M     ; 0.000        ; 0.081      ; 1.152      ;
; 0.889 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt1[0]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|tran_dout[6]  ; clk_25M      ; clk_25M     ; 0.000        ; 0.081      ; 1.182      ;
; 0.890 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.IDLE   ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.START  ; clk_25M      ; clk_25M     ; 0.000        ; 0.082      ; 1.184      ;
; 0.952 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[7]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[7]       ; clk_25M      ; clk_25M     ; 0.000        ; 0.082      ; 1.246      ;
; 0.954 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[3]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[3]       ; clk_25M      ; clk_25M     ; 0.000        ; 0.082      ; 1.248      ;
; 0.954 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[5]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[5]       ; clk_25M      ; clk_25M     ; 0.000        ; 0.082      ; 1.248      ;
; 0.956 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[11]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[11]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.081      ; 1.249      ;
; 0.968 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[19]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[19]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.081      ; 1.261      ;
; 0.970 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[15]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[15]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.081      ; 1.263      ;
; 0.975 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[3]     ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[0]     ; clk_25M      ; clk_25M     ; 0.000        ; 0.082      ; 1.269      ;
; 1.033 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[1]     ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[2]     ; clk_25M      ; clk_25M     ; 0.000        ; 0.082      ; 1.327      ;
; 1.039 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|state_c.WREQ  ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|tran_dout[6]  ; clk_25M      ; clk_25M     ; 0.000        ; 0.081      ; 1.332      ;
; 1.051 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|state_c.IDLE  ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|state_c.IDLE  ; clk_25M      ; clk_25M     ; 0.000        ; 0.081      ; 1.344      ;
; 1.099 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[13]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[14]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.081      ; 1.392      ;
; 1.101 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[17]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[18]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.081      ; 1.394      ;
; 1.107 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[12]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[13]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.081      ; 1.400      ;
; 1.107 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[10]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[11]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.081      ; 1.400      ;
; 1.108 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[16]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[17]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.081      ; 1.401      ;
; 1.108 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[14]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[15]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.081      ; 1.401      ;
; 1.116 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[10]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[12]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[12]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[14]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.081      ; 1.409      ;
; 1.117 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[14]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[16]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[16]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[18]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.081      ; 1.410      ;
; 1.123 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[0]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[1]       ; clk_25M      ; clk_25M     ; 0.000        ; 0.082      ; 1.417      ;
; 1.124 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[8]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[9]       ; clk_25M      ; clk_25M     ; 0.000        ; 0.082      ; 1.418      ;
; 1.125 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[2]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[3]       ; clk_25M      ; clk_25M     ; 0.000        ; 0.082      ; 1.419      ;
; 1.125 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[4]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[5]       ; clk_25M      ; clk_25M     ; 0.000        ; 0.082      ; 1.419      ;
; 1.130 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[9]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[10]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.066      ; 1.408      ;
; 1.132 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[0]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[2]       ; clk_25M      ; clk_25M     ; 0.000        ; 0.082      ; 1.426      ;
; 1.134 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[2]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[4]       ; clk_25M      ; clk_25M     ; 0.000        ; 0.082      ; 1.428      ;
; 1.134 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[4]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[6]       ; clk_25M      ; clk_25M     ; 0.000        ; 0.082      ; 1.428      ;
; 1.143 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[18]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[19]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.081      ; 1.436      ;
; 1.147 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|state_c.IDLE  ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|state_c.WREQ  ; clk_25M      ; clk_25M     ; 0.000        ; 0.081      ; 1.440      ;
; 1.148 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[6]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[7]       ; clk_25M      ; clk_25M     ; 0.000        ; 0.082      ; 1.442      ;
; 1.149 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[8]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[10]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.066      ; 1.427      ;
; 1.156 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.START  ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.START  ; clk_25M      ; clk_25M     ; 0.000        ; 0.082      ; 1.450      ;
; 1.157 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[6]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[8]       ; clk_25M      ; clk_25M     ; 0.000        ; 0.082      ; 1.451      ;
; 1.169 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt1[1]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|tran_dout[6]  ; clk_25M      ; clk_25M     ; 0.000        ; 0.081      ; 1.462      ;
; 1.171 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[0]     ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.IDLE   ; clk_25M      ; clk_25M     ; 0.000        ; 0.081      ; 1.464      ;
; 1.182 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|tran_dout[1]  ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|tx_data[1]     ; clk_25M      ; clk_25M     ; 0.000        ; 0.102      ; 1.496      ;
; 1.185 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.STOP   ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.IDLE   ; clk_25M      ; clk_25M     ; 0.000        ; 0.090      ; 1.487      ;
; 1.218 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.WRITE  ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|sda_out        ; clk_25M      ; clk_25M     ; 0.000        ; 0.082      ; 1.512      ;
; 1.230 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[13]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[15]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.081      ; 1.523      ;
; 1.232 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[17]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[19]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.081      ; 1.525      ;
; 1.239 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[13]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[16]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.081      ; 1.532      ;
; 1.247 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[10]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[13]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.081      ; 1.540      ;
; 1.247 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[12]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[15]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.081      ; 1.540      ;
; 1.248 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[14]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[17]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.081      ; 1.541      ;
; 1.248 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[16]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[19]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.081      ; 1.541      ;
; 1.256 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[10]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[14]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.081      ; 1.549      ;
; 1.256 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[12]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[16]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.081      ; 1.549      ;
; 1.257 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[14]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[18]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.081      ; 1.550      ;
; 1.261 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[9]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[11]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.066      ; 1.539      ;
; 1.263 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[0]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[3]       ; clk_25M      ; clk_25M     ; 0.000        ; 0.082      ; 1.557      ;
; 1.265 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[2]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[5]       ; clk_25M      ; clk_25M     ; 0.000        ; 0.082      ; 1.559      ;
; 1.265 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[4]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[7]       ; clk_25M      ; clk_25M     ; 0.000        ; 0.082      ; 1.559      ;
; 1.268 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[1]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[1]       ; clk_25M      ; clk_25M     ; 0.000        ; 0.082      ; 1.562      ;
; 1.270 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[9]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[12]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.066      ; 1.548      ;
; 1.272 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[0]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[4]       ; clk_25M      ; clk_25M     ; 0.000        ; 0.082      ; 1.566      ;
; 1.272 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[3]     ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.IDLE   ; clk_25M      ; clk_25M     ; 0.000        ; 0.081      ; 1.565      ;
; 1.274 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[2]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[6]       ; clk_25M      ; clk_25M     ; 0.000        ; 0.082      ; 1.568      ;
; 1.274 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[4]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[8]       ; clk_25M      ; clk_25M     ; 0.000        ; 0.082      ; 1.568      ;
; 1.280 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[8]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[11]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.066      ; 1.558      ;
; 1.288 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|state_c.WREQ  ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|tran_req      ; clk_25M      ; clk_25M     ; 0.000        ; 0.104      ; 1.604      ;
; 1.288 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|tran_cmd[0]   ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.START  ; clk_25M      ; clk_25M     ; 0.000        ; 0.113      ; 1.613      ;
; 1.288 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[6]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[9]       ; clk_25M      ; clk_25M     ; 0.000        ; 0.082      ; 1.582      ;
; 1.289 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[8]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[12]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.066      ; 1.567      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                            ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.453 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.484 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[1]                 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.777      ;
; 0.511 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                         ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.804      ;
; 0.625 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]                 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.918      ;
; 0.698 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[1] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.991      ;
; 0.699 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[0] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.992      ;
; 0.700 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[3] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[3] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.993      ;
; 0.700 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[4] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.993      ;
; 0.702 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[2] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[2] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.995      ;
; 0.736 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[1]                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.028      ;
; 0.736 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[4]                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.028      ;
; 0.749 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.041      ;
; 0.756 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[1]                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.048      ;
; 0.769 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.062      ;
; 0.774 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[2]                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.066      ;
; 0.780 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.073      ;
; 0.804 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.097      ;
; 0.813 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.106      ;
; 0.833 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[2] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.126      ;
; 0.833 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[3] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.126      ;
; 0.863 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.156      ;
; 0.890 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~portb_address_reg0   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.390      ; 1.534      ;
; 0.928 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~portb_address_reg0   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.390      ; 1.572      ;
; 1.006 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[1] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.299      ;
; 1.054 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.346      ;
; 1.101 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[0]                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.394      ;
; 1.145 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.438      ;
; 1.159 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.451      ;
; 1.173 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.466      ;
; 1.186 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[0] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.479      ;
; 1.223 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.516      ;
; 1.235 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[3]                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.527      ;
; 1.272 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.566      ;
; 1.321 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.614      ;
; 1.428 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.721      ;
; 1.448 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.741      ;
; 1.618 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[1]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.912      ;
; 1.790 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.083      ;
; 1.790 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.083      ;
; 1.818 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~portb_address_reg0   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.390      ; 2.462      ;
; 1.862 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.155      ;
; 1.862 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                         ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.156      ;
; 1.903 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.196      ;
; 1.942 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.235      ;
; 1.947 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[3]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.241      ;
; 1.951 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                         ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.245      ;
; 1.951 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                         ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.245      ;
; 1.987 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.281      ;
; 1.993 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~portb_address_reg0   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.391      ; 2.638      ;
; 2.024 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[0]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.318      ;
; 2.064 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                         ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.358      ;
; 2.114 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.407      ;
; 2.114 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.407      ;
; 2.152 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.445      ;
; 2.210 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~portb_address_reg0   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.390      ; 2.854      ;
; 2.227 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.520      ;
; 2.232 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.525      ;
; 2.247 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[2]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.541      ;
; 2.306 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.599      ;
; 2.389 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.681      ;
; 2.389 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.681      ;
; 2.389 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[1]                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.681      ;
; 2.389 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.681      ;
; 2.389 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[3]                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.681      ;
; 2.389 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[4]                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.681      ;
; 2.389 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[2]                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.681      ;
; 2.389 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[1]                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.681      ;
; 2.389 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[0]                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.681      ;
; 2.398 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~portb_address_reg0   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.390      ; 3.042      ;
; 2.422 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[4]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.716      ;
; 2.542 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~portb_address_reg0   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.390      ; 3.186      ;
; 2.614 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.908      ;
; 2.615 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 2.909      ;
; 2.721 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.013      ;
; 2.721 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.013      ;
; 2.721 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[1]                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.013      ;
; 2.721 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.013      ;
; 2.721 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[3]                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.013      ;
; 2.721 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[4]                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.013      ;
; 2.721 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[2]                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.013      ;
; 2.721 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[1]                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.013      ;
; 2.721 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[0]                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.013      ;
; 2.808 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 3.102      ;
; 3.456 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 3.749      ;
; 5.790 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -3.959       ; 0.183      ; 2.246      ;
; 5.974 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -3.959       ; 0.183      ; 2.430      ;
; 5.975 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -3.959       ; 0.183      ; 2.431      ;
; 6.102 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -3.959       ; 0.183      ; 2.558      ;
; 7.155 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -3.959       ; 0.183      ; 3.611      ;
; 7.229 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -3.959       ; 0.183      ; 3.685      ;
; 7.496 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~portb_address_reg0   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -3.959       ; 0.492      ; 4.303      ;
; 7.675 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -3.959       ; 0.182      ; 4.130      ;
; 7.675 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -3.959       ; 0.182      ; 4.130      ;
; 7.675 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[1]                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -3.959       ; 0.182      ; 4.130      ;
; 7.675 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -3.959       ; 0.182      ; 4.130      ;
; 7.675 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[3]                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -3.959       ; 0.182      ; 4.130      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll0_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                    ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.453 ; full_mover:full_mover_ins|pump_enable                      ; full_mover:full_mover_ins|pump_enable                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; full_mover:full_mover_ins|move_hundreds_milliseconds[2]    ; full_mover:full_mover_ins|move_hundreds_milliseconds[2]    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; full_mover:full_mover_ins|angle_correction_rst             ; full_mover:full_mover_ins|angle_correction_rst             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; full_mover:full_mover_ins|shape_operation_state_machine[1] ; full_mover:full_mover_ins|shape_operation_state_machine[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; full_mover:full_mover_ins|start_y_buf[1]                   ; full_mover:full_mover_ins|start_y_buf[1]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; full_mover:full_mover_ins|target_lut_address_base[4]       ; full_mover:full_mover_ins|target_lut_address_base[4]       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; full_mover:full_mover_ins|shape_operation_state_machine[2] ; full_mover:full_mover_ins|shape_operation_state_machine[2] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; full_mover:full_mover_ins|move_operation_en                ; full_mover:full_mover_ins|move_operation_en                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; full_mover:full_mover_ins|shape_operation_state_machine[0] ; full_mover:full_mover_ins|shape_operation_state_machine[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; full_mover:full_mover_ins|shape_operation_state_machine[3] ; full_mover:full_mover_ins|shape_operation_state_machine[3] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; full_mover:full_mover_ins|color_select_state_machine[1]    ; full_mover:full_mover_ins|color_select_state_machine[1]    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; full_mover:full_mover_ins|color_select_state_machine[2]    ; full_mover:full_mover_ins|color_select_state_machine[2]    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; full_mover:full_mover_ins|color_select[1]                  ; full_mover:full_mover_ins|color_select[1]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; full_mover:full_mover_ins|color_select_state_machine[0]    ; full_mover:full_mover_ins|color_select_state_machine[0]    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; full_mover:full_mover_ins|delay_compare[2]                 ; full_mover:full_mover_ins|delay_compare[2]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.466 ; full_mover:full_mover_ins|color_select[0]                  ; full_mover:full_mover_ins|color_select[0]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.699 ; shape_finder:shape_finder_ins|circle_x[5]                  ; full_mover:full_mover_ins|start_x_buf[5]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 1.074      ;
; 0.725 ; shape_finder:shape_finder_ins|square_x[8]                  ; full_mover:full_mover_ins|start_x_buf[8]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 1.100      ;
; 0.744 ; full_mover:full_mover_ins|color_select_state_machine[2]    ; full_mover:full_mover_ins|color_select_state_machine[1]    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.036      ;
; 0.744 ; full_mover:full_mover_ins|color_select_state_machine[2]    ; full_mover:full_mover_ins|color_select_state_machine[0]    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.036      ;
; 0.746 ; full_mover:full_mover_ins|color_select_state_machine[2]    ; full_mover:full_mover_ins|color_select[0]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.747 ; full_mover:full_mover_ins|color_select_state_machine[2]    ; full_mover:full_mover_ins|color_select[1]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.768 ; full_mover:full_mover_ins|color_select[0]                  ; full_mover:full_mover_ins|color_select[1]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.060      ;
; 0.789 ; full_mover:full_mover_ins|color_select_state_machine[0]    ; full_mover:full_mover_ins|color_select_state_machine[2]    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.081      ;
; 0.800 ; full_mover:full_mover_ins|color_select_state_machine[1]    ; full_mover:full_mover_ins|color_select_state_machine[2]    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.092      ;
; 0.801 ; full_mover:full_mover_ins|shape_operation_state_machine[2] ; full_mover:full_mover_ins|shape_operation_state_machine[3] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.093      ;
; 0.809 ; shape_finder:shape_finder_ins|circle_x[1]                  ; full_mover:full_mover_ins|start_x_buf[1]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 1.209      ;
; 0.810 ; full_mover:full_mover_ins|shape_operation_state_machine[3] ; full_mover:full_mover_ins|target_lut_address_base[3]       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.099      ;
; 0.816 ; shape_finder:shape_finder_ins|circle_y[3]                  ; full_mover:full_mover_ins|start_y_buf[3]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.167      ; 1.215      ;
; 0.829 ; full_mover:full_mover_ins|shape_operation_state_machine[0] ; full_mover:full_mover_ins|move_operation_en                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.121      ;
; 0.835 ; full_mover:full_mover_ins|shape_operation_state_machine[3] ; full_mover:full_mover_ins|target_lut_address_base[5]       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.124      ;
; 0.840 ; full_mover:full_mover_ins|color_select_state_machine[1]    ; full_mover:full_mover_ins|color_select_state_machine[0]    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.132      ;
; 0.849 ; shape_finder:shape_finder_ins|square_x[0]                  ; full_mover:full_mover_ins|start_x_buf[0]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.167      ; 1.248      ;
; 0.852 ; full_mover:full_mover_ins|color_select_state_machine[0]    ; full_mover:full_mover_ins|color_select_state_machine[1]    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.144      ;
; 0.865 ; full_mover:full_mover_ins|shape_operation_state_machine[3] ; full_mover:full_mover_ins|shape_operation_state_machine[2] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.157      ;
; 0.867 ; full_mover:full_mover_ins|shape_operation_state_machine[0] ; full_mover:full_mover_ins|shape_operation_state_machine[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.159      ;
; 0.893 ; full_mover:full_mover_ins|target_lut_address_base[3]       ; full_mover:full_mover_ins|target_lut_address[3]            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.187      ;
; 0.896 ; full_mover:full_mover_ins|target_lut_address_base[2]       ; full_mover:full_mover_ins|target_lut_address[2]            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.190      ;
; 0.913 ; full_mover:full_mover_ins|shape_operation_state_machine[1] ; full_mover:full_mover_ins|shape_operation_state_machine[2] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.205      ;
; 0.915 ; full_mover:full_mover_ins|shape_operation_state_machine[1] ; full_mover:full_mover_ins|shape_operation_state_machine[3] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.207      ;
; 0.932 ; full_mover:full_mover_ins|shape_operation_state_machine[1] ; full_mover:full_mover_ins|move_operation_en                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.224      ;
; 0.935 ; shape_finder:shape_finder_ins|circle_x[8]                  ; full_mover:full_mover_ins|start_x_buf[8]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 1.310      ;
; 0.940 ; shape_finder:shape_finder_ins|circle_x[6]                  ; full_mover:full_mover_ins|start_x_buf[6]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 1.315      ;
; 0.950 ; full_mover:full_mover_ins|shape_operation_state_machine[1] ; full_mover:full_mover_ins|shape_operation_state_machine[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.242      ;
; 0.967 ; full_mover:full_mover_ins|target_lut_address_base[5]       ; full_mover:full_mover_ins|target_lut_address[5]            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.261      ;
; 0.969 ; shape_finder:shape_finder_ins|square_y[5]                  ; full_mover:full_mover_ins|start_y_buf[5]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 1.347      ;
; 0.992 ; shape_finder:shape_finder_ins|circle_x[7]                  ; full_mover:full_mover_ins|start_x_buf[7]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 1.367      ;
; 1.011 ; full_mover:full_mover_ins|target_lut_address_base[4]       ; full_mover:full_mover_ins|target_lut_address[4]            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.302      ;
; 1.012 ; shape_finder:shape_finder_ins|square_x[5]                  ; full_mover:full_mover_ins|start_x_buf[5]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 1.387      ;
; 1.013 ; full_mover:full_mover_ins|shape_operation_state_machine[2] ; full_mover:full_mover_ins|start_x_buf[2]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.301      ;
; 1.013 ; full_mover:full_mover_ins|shape_operation_state_machine[2] ; full_mover:full_mover_ins|start_x_buf[3]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.301      ;
; 1.013 ; full_mover:full_mover_ins|shape_operation_state_machine[2] ; full_mover:full_mover_ins|start_x_buf[4]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.301      ;
; 1.045 ; shape_finder:shape_finder_ins|square_x[6]                  ; full_mover:full_mover_ins|start_x_buf[6]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 1.420      ;
; 1.066 ; full_mover:full_mover_ins|shape_operation_state_machine[2] ; full_mover:full_mover_ins|move_operation_en                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.358      ;
; 1.071 ; full_mover:full_mover_ins|shape_operation_state_machine[2] ; full_mover:full_mover_ins|start_y_buf[7]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.358      ;
; 1.071 ; full_mover:full_mover_ins|shape_operation_state_machine[0] ; full_mover:full_mover_ins|shape_operation_state_machine[3] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.363      ;
; 1.072 ; full_mover:full_mover_ins|shape_operation_state_machine[2] ; full_mover:full_mover_ins|start_y_buf[2]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.359      ;
; 1.073 ; full_mover:full_mover_ins|shape_operation_state_machine[2] ; full_mover:full_mover_ins|start_y_buf[4]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.360      ;
; 1.073 ; full_mover:full_mover_ins|shape_operation_state_machine[0] ; full_mover:full_mover_ins|shape_operation_state_machine[2] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.365      ;
; 1.087 ; full_mover:full_mover_ins|color_select_state_machine[2]    ; full_mover:full_mover_ins|shape_operation_en               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.379      ;
; 1.092 ; shape_finder:shape_finder_ins|circle_x[4]                  ; full_mover:full_mover_ins|start_x_buf[4]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 1.492      ;
; 1.093 ; shape_finder:shape_finder_ins|circle_x[0]                  ; full_mover:full_mover_ins|start_x_buf[0]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.167      ; 1.492      ;
; 1.100 ; full_mover:full_mover_ins|move_state_machine[1]            ; full_mover:full_mover_ins|move_state_machine[1]            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.393      ;
; 1.103 ; full_mover:full_mover_ins|move_hundreds_milliseconds[0]    ; full_mover:full_mover_ins|move_hundreds_milliseconds[0]    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.395      ;
; 1.103 ; shape_finder:shape_finder_ins|circle_y[6]                  ; full_mover:full_mover_ins|start_y_buf[6]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 1.481      ;
; 1.114 ; shape_finder:shape_finder_ins|square_x[1]                  ; full_mover:full_mover_ins|start_x_buf[1]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 1.514      ;
; 1.138 ; shape_finder:shape_finder_ins|circle_x[3]                  ; full_mover:full_mover_ins|start_x_buf[3]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 1.538      ;
; 1.150 ; shape_finder:shape_finder_ins|square_x[4]                  ; full_mover:full_mover_ins|start_x_buf[4]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 1.550      ;
; 1.155 ; shape_finder:shape_finder_ins|circle_x[2]                  ; full_mover:full_mover_ins|start_x_buf[2]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 1.555      ;
; 1.159 ; shape_finder:shape_finder_ins|square_x[3]                  ; full_mover:full_mover_ins|start_x_buf[3]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 1.559      ;
; 1.185 ; full_mover:full_mover_ins|move_state_machine[3]            ; full_mover:full_mover_ins|move_state_machine[3]            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.478      ;
; 1.186 ; shape_finder:shape_finder_ins|circle_y[7]                  ; full_mover:full_mover_ins|start_y_buf[7]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 1.564      ;
; 1.187 ; full_mover:full_mover_ins|color_select_state_machine[0]    ; full_mover:full_mover_ins|shape_operation_en               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.479      ;
; 1.196 ; full_mover:full_mover_ins|color_select_state_machine[1]    ; full_mover:full_mover_ins|shape_operation_en               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.488      ;
; 1.197 ; full_mover:full_mover_ins|move_operation_en                ; full_mover:full_mover_ins|target_lut_address[4]            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.488      ;
; 1.197 ; full_mover:full_mover_ins|servo_id[3]                      ; full_mover:full_mover_ins|servo_id[3]                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.490      ;
; 1.201 ; full_mover:full_mover_ins|move_operation_en                ; full_mover:full_mover_ins|target_lut_address[3]            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.492      ;
; 1.201 ; full_mover:full_mover_ins|move_operation_en                ; full_mover:full_mover_ins|target_lut_address[2]            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.492      ;
; 1.202 ; full_mover:full_mover_ins|shape_operation_state_machine[3] ; full_mover:full_mover_ins|move_operation_en                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.494      ;
; 1.204 ; full_mover:full_mover_ins|move_operation_en                ; full_mover:full_mover_ins|target_lut_address[5]            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.495      ;
; 1.212 ; full_mover:full_mover_ins|shape_operation_state_machine[1] ; full_mover:full_mover_ins|target_lut_address_base[4]       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.504      ;
; 1.223 ; shape_finder:shape_finder_ins|square_x[7]                  ; full_mover:full_mover_ins|start_x_buf[7]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 1.598      ;
; 1.224 ; full_mover:full_mover_ins|servo_id[2]                      ; full_mover:full_mover_ins|servo_id[2]                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.517      ;
; 1.251 ; full_mover:full_mover_ins|shape_operation_state_machine[2] ; full_mover:full_mover_ins|target_lut_address_base[5]       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.540      ;
; 1.257 ; shape_finder:shape_finder_ins|circle_y[2]                  ; full_mover:full_mover_ins|start_y_buf[2]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 1.652      ;
; 1.277 ; full_mover:full_mover_ins|shape_operation_state_machine[2] ; full_mover:full_mover_ins|start_x_buf[1]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.565      ;
; 1.290 ; full_mover:full_mover_ins|shape_operation_state_machine[2] ; full_mover:full_mover_ins|start_x_buf[6]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.574      ;
; 1.290 ; shape_finder:shape_finder_ins|circle_y[5]                  ; full_mover:full_mover_ins|start_y_buf[5]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 1.668      ;
; 1.310 ; full_mover:full_mover_ins|shape_operation_en               ; full_mover:full_mover_ins|shape_operation_en               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.602      ;
; 1.313 ; shape_finder:shape_finder_ins|square_y[6]                  ; full_mover:full_mover_ins|start_y_buf[6]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 1.691      ;
; 1.332 ; full_mover:full_mover_ins|move_state_machine[5]            ; full_mover:full_mover_ins|move_hundreds_milliseconds[0]    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.624      ;
; 1.336 ; full_mover:full_mover_ins|shape_operation_state_machine[3] ; full_mover:full_mover_ins|target_lut_address_base[4]       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.628      ;
; 1.338 ; full_mover:full_mover_ins|shape_operation_state_machine[2] ; full_mover:full_mover_ins|start_y_buf[6]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.625      ;
; 1.340 ; full_mover:full_mover_ins|shape_operation_state_machine[2] ; full_mover:full_mover_ins|start_y_buf[3]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.627      ;
; 1.340 ; shape_finder:shape_finder_ins|square_y[7]                  ; full_mover:full_mover_ins|start_y_buf[7]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 1.718      ;
; 1.351 ; full_mover:full_mover_ins|shape_operation_state_machine[2] ; full_mover:full_mover_ins|start_y_buf[5]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.638      ;
; 1.353 ; full_mover:full_mover_ins|shape_operation_state_machine[2] ; full_mover:full_mover_ins|start_x_buf[0]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.640      ;
; 1.353 ; full_mover:full_mover_ins|delay_compare[1]                 ; full_mover:full_mover_ins|delay_compare[1]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.646      ;
; 1.362 ; full_mover:full_mover_ins|shape_operation_state_machine[2] ; full_mover:full_mover_ins|target_lut_address_base[4]       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.654      ;
; 1.371 ; full_mover:full_mover_ins|servo_id[0]                      ; full_mover:full_mover_ins|servo_id[0]                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.663      ;
+-------+------------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'capture:capture_ins|vsync_buf'                                                                                                                                    ;
+-------+---------------------------------------+---------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.485 ; capture:capture_ins|frame_over_latch  ; capture:capture_ins|frame_over_latch  ; capture:capture_ins|vsync_buf ; capture:capture_ins|vsync_buf ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; capture:capture_ins|frame_start_latch ; capture:capture_ins|frame_start_latch ; capture:capture_ins|vsync_buf ; capture:capture_ins|vsync_buf ; 0.000        ; 0.049      ; 0.746      ;
; 1.679 ; capture:capture_ins|frame_start_latch ; capture:capture_ins|frame_over_latch  ; capture:capture_ins|vsync_buf ; capture:capture_ins|vsync_buf ; -0.500       ; -0.260     ; 1.131      ;
; 2.373 ; capture:capture_ins|fifo_ok_status    ; capture:capture_ins|frame_start_latch ; clock_10hz                    ; capture:capture_ins|vsync_buf ; -0.500       ; -0.742     ; 1.343      ;
+-------+---------------------------------------+---------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_10hz'                                                                                                                                                                           ;
+-------+----------------------------------------------+----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                      ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 0.485 ; capture:capture_ins|latency_of_fifo_reset[2] ; capture:capture_ins|latency_of_fifo_reset[2] ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; capture:capture_ins|fifo_ok_status           ; capture:capture_ins|fifo_ok_status           ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; capture:capture_ins|latency_of_fifo_reset[1] ; capture:capture_ins|latency_of_fifo_reset[1] ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; full_mover:full_mover_ins|delay_output       ; full_mover:full_mover_ins|delay_output       ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.049      ; 0.746      ;
; 0.497 ; capture:capture_ins|latency_of_fifo_reset[0] ; capture:capture_ins|latency_of_fifo_reset[0] ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.049      ; 0.758      ;
; 0.529 ; capture:capture_ins|latency_of_fifo_reset[0] ; capture:capture_ins|latency_of_fifo_reset[1] ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.052      ; 0.793      ;
; 0.529 ; capture:capture_ins|latency_of_fifo_reset[1] ; capture:capture_ins|latency_of_fifo_reset[2] ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.052      ; 0.793      ;
; 0.546 ; capture:capture_ins|latency_of_fifo_reset[0] ; capture:capture_ins|fifo_ok_status           ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.052      ; 0.810      ;
; 0.547 ; capture:capture_ins|latency_of_fifo_reset[2] ; capture:capture_ins|latency_of_fifo_reset[0] ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.052      ; 0.811      ;
; 0.727 ; full_mover:full_mover_ins|delay_counter[4]   ; full_mover:full_mover_ins|delay_counter[4]   ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.049      ; 0.988      ;
; 0.778 ; full_mover:full_mover_ins|delay_counter[1]   ; full_mover:full_mover_ins|delay_counter[1]   ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.049      ; 1.039      ;
; 0.778 ; full_mover:full_mover_ins|delay_counter[2]   ; full_mover:full_mover_ins|delay_counter[2]   ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.049      ; 1.039      ;
; 0.778 ; full_mover:full_mover_ins|delay_counter[3]   ; full_mover:full_mover_ins|delay_counter[3]   ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.049      ; 1.039      ;
; 0.788 ; capture:capture_ins|latency_of_fifo_reset[0] ; capture:capture_ins|latency_of_fifo_reset[2] ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.052      ; 1.052      ;
; 0.808 ; capture:capture_ins|latency_of_fifo_reset[2] ; capture:capture_ins|fifo_ok_status           ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.052      ; 1.072      ;
; 0.812 ; capture:capture_ins|latency_of_fifo_reset[1] ; capture:capture_ins|latency_of_fifo_reset[0] ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.052      ; 1.076      ;
; 0.814 ; capture:capture_ins|latency_of_fifo_reset[2] ; capture:capture_ins|latency_of_fifo_reset[1] ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.052      ; 1.078      ;
; 0.821 ; full_mover:full_mover_ins|delay_counter[0]   ; full_mover:full_mover_ins|delay_counter[0]   ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.049      ; 1.082      ;
; 0.827 ; capture:capture_ins|latency_of_fifo_reset[1] ; capture:capture_ins|fifo_ok_status           ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.052      ; 1.091      ;
; 1.129 ; full_mover:full_mover_ins|delay_counter[1]   ; full_mover:full_mover_ins|delay_counter[2]   ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.052      ; 1.393      ;
; 1.129 ; full_mover:full_mover_ins|delay_counter[3]   ; full_mover:full_mover_ins|delay_counter[4]   ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.052      ; 1.393      ;
; 1.136 ; full_mover:full_mover_ins|delay_counter[2]   ; full_mover:full_mover_ins|delay_counter[3]   ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.052      ; 1.400      ;
; 1.145 ; full_mover:full_mover_ins|delay_counter[2]   ; full_mover:full_mover_ins|delay_counter[4]   ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.052      ; 1.409      ;
; 1.156 ; full_mover:full_mover_ins|delay_counter[0]   ; full_mover:full_mover_ins|delay_counter[1]   ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.052      ; 1.420      ;
; 1.165 ; full_mover:full_mover_ins|delay_counter[0]   ; full_mover:full_mover_ins|delay_counter[2]   ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.052      ; 1.429      ;
; 1.260 ; full_mover:full_mover_ins|delay_counter[1]   ; full_mover:full_mover_ins|delay_counter[3]   ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.052      ; 1.524      ;
; 1.269 ; full_mover:full_mover_ins|delay_counter[1]   ; full_mover:full_mover_ins|delay_counter[4]   ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.052      ; 1.533      ;
; 1.296 ; full_mover:full_mover_ins|delay_counter[0]   ; full_mover:full_mover_ins|delay_counter[3]   ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.052      ; 1.560      ;
; 1.305 ; full_mover:full_mover_ins|delay_counter[0]   ; full_mover:full_mover_ins|delay_counter[4]   ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.052      ; 1.569      ;
; 2.173 ; full_mover:full_mover_ins|delay_compare[1]   ; full_mover:full_mover_ins|delay_counter[4]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 2.041      ; 4.496      ;
; 2.173 ; full_mover:full_mover_ins|delay_compare[1]   ; full_mover:full_mover_ins|delay_counter[0]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 2.041      ; 4.496      ;
; 2.173 ; full_mover:full_mover_ins|delay_compare[1]   ; full_mover:full_mover_ins|delay_counter[1]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 2.041      ; 4.496      ;
; 2.173 ; full_mover:full_mover_ins|delay_compare[1]   ; full_mover:full_mover_ins|delay_counter[2]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 2.041      ; 4.496      ;
; 2.173 ; full_mover:full_mover_ins|delay_compare[1]   ; full_mover:full_mover_ins|delay_counter[3]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 2.041      ; 4.496      ;
; 2.187 ; full_mover:full_mover_ins|delay_compare[3]   ; full_mover:full_mover_ins|delay_counter[4]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 2.041      ; 4.510      ;
; 2.187 ; full_mover:full_mover_ins|delay_compare[3]   ; full_mover:full_mover_ins|delay_counter[0]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 2.041      ; 4.510      ;
; 2.187 ; full_mover:full_mover_ins|delay_compare[3]   ; full_mover:full_mover_ins|delay_counter[1]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 2.041      ; 4.510      ;
; 2.187 ; full_mover:full_mover_ins|delay_compare[3]   ; full_mover:full_mover_ins|delay_counter[2]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 2.041      ; 4.510      ;
; 2.187 ; full_mover:full_mover_ins|delay_compare[3]   ; full_mover:full_mover_ins|delay_counter[3]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 2.041      ; 4.510      ;
; 2.221 ; full_mover:full_mover_ins|delay_compare[2]   ; full_mover:full_mover_ins|delay_counter[4]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 2.041      ; 4.544      ;
; 2.221 ; full_mover:full_mover_ins|delay_compare[2]   ; full_mover:full_mover_ins|delay_counter[0]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 2.041      ; 4.544      ;
; 2.221 ; full_mover:full_mover_ins|delay_compare[2]   ; full_mover:full_mover_ins|delay_counter[1]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 2.041      ; 4.544      ;
; 2.221 ; full_mover:full_mover_ins|delay_compare[2]   ; full_mover:full_mover_ins|delay_counter[2]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 2.041      ; 4.544      ;
; 2.221 ; full_mover:full_mover_ins|delay_compare[2]   ; full_mover:full_mover_ins|delay_counter[3]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 2.041      ; 4.544      ;
; 2.231 ; full_mover:full_mover_ins|delay_compare[0]   ; full_mover:full_mover_ins|delay_counter[4]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 2.041      ; 4.554      ;
; 2.231 ; full_mover:full_mover_ins|delay_compare[0]   ; full_mover:full_mover_ins|delay_counter[0]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 2.041      ; 4.554      ;
; 2.231 ; full_mover:full_mover_ins|delay_compare[0]   ; full_mover:full_mover_ins|delay_counter[1]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 2.041      ; 4.554      ;
; 2.231 ; full_mover:full_mover_ins|delay_compare[0]   ; full_mover:full_mover_ins|delay_counter[2]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 2.041      ; 4.554      ;
; 2.231 ; full_mover:full_mover_ins|delay_compare[0]   ; full_mover:full_mover_ins|delay_counter[3]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 2.041      ; 4.554      ;
; 2.321 ; full_mover:full_mover_ins|delay_compare[1]   ; full_mover:full_mover_ins|delay_output       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 2.041      ; 4.644      ;
; 2.322 ; full_mover:full_mover_ins|delay_counter[4]   ; full_mover:full_mover_ins|delay_counter[0]   ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.052      ; 2.586      ;
; 2.322 ; full_mover:full_mover_ins|delay_counter[4]   ; full_mover:full_mover_ins|delay_counter[1]   ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.052      ; 2.586      ;
; 2.322 ; full_mover:full_mover_ins|delay_counter[4]   ; full_mover:full_mover_ins|delay_counter[2]   ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.052      ; 2.586      ;
; 2.322 ; full_mover:full_mover_ins|delay_counter[4]   ; full_mover:full_mover_ins|delay_counter[3]   ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.052      ; 2.586      ;
; 2.335 ; full_mover:full_mover_ins|delay_compare[3]   ; full_mover:full_mover_ins|delay_output       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 2.041      ; 4.658      ;
; 2.369 ; full_mover:full_mover_ins|delay_compare[2]   ; full_mover:full_mover_ins|delay_output       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 2.041      ; 4.692      ;
; 2.379 ; full_mover:full_mover_ins|delay_compare[0]   ; full_mover:full_mover_ins|delay_output       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 2.041      ; 4.702      ;
; 2.470 ; full_mover:full_mover_ins|delay_counter[4]   ; full_mover:full_mover_ins|delay_output       ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.052      ; 2.734      ;
; 3.221 ; full_mover:full_mover_ins|delay_counter[3]   ; full_mover:full_mover_ins|delay_counter[0]   ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.052      ; 3.485      ;
; 3.221 ; full_mover:full_mover_ins|delay_counter[3]   ; full_mover:full_mover_ins|delay_counter[1]   ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.052      ; 3.485      ;
; 3.221 ; full_mover:full_mover_ins|delay_counter[3]   ; full_mover:full_mover_ins|delay_counter[2]   ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.052      ; 3.485      ;
; 3.259 ; full_mover:full_mover_ins|delay_counter[1]   ; full_mover:full_mover_ins|delay_counter[0]   ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.052      ; 3.523      ;
; 3.361 ; full_mover:full_mover_ins|delay_counter[2]   ; full_mover:full_mover_ins|delay_counter[0]   ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.052      ; 3.625      ;
; 3.361 ; full_mover:full_mover_ins|delay_counter[2]   ; full_mover:full_mover_ins|delay_counter[1]   ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.052      ; 3.625      ;
; 3.369 ; full_mover:full_mover_ins|delay_counter[3]   ; full_mover:full_mover_ins|delay_output       ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.052      ; 3.633      ;
; 3.407 ; full_mover:full_mover_ins|delay_counter[1]   ; full_mover:full_mover_ins|delay_output       ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.052      ; 3.671      ;
; 3.509 ; full_mover:full_mover_ins|delay_counter[2]   ; full_mover:full_mover_ins|delay_output       ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.052      ; 3.773      ;
; 3.773 ; full_mover:full_mover_ins|delay_counter[0]   ; full_mover:full_mover_ins|delay_output       ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.052      ; 4.037      ;
+-------+----------------------------------------------+----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                                                                                                                                                                                            ; Launch Clock                                          ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -5.587 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[1]                 ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.041        ; -1.638     ; 3.951      ;
; -5.587 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]                 ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.041        ; -1.638     ; 3.951      ;
; -5.587 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                         ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.041        ; -1.638     ; 3.951      ;
; -5.587 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.041        ; -1.638     ; 3.951      ;
; -5.587 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[3]                                                  ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.041        ; -1.638     ; 3.951      ;
; -5.587 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[4]                                                  ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.041        ; -1.638     ; 3.951      ;
; -5.587 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[2]                                                  ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.041        ; -1.638     ; 3.951      ;
; -5.587 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[1]                                                  ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.041        ; -1.638     ; 3.951      ;
; -5.587 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[0]                                                  ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.041        ; -1.638     ; 3.951      ;
; -4.678 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[4] ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.041        ; -1.637     ; 3.043      ;
; -4.678 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4] ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.041        ; -1.637     ; 3.043      ;
; -4.678 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[3] ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.041        ; -1.637     ; 3.043      ;
; -4.678 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[3] ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.041        ; -1.637     ; 3.043      ;
; -4.678 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.041        ; -1.637     ; 3.043      ;
; -4.678 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                      ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.041        ; -1.637     ; 3.043      ;
; -4.678 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                      ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.041        ; -1.637     ; 3.043      ;
; -4.678 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.041        ; -1.637     ; 3.043      ;
; -4.678 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[2] ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.041        ; -1.637     ; 3.043      ;
; -4.678 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[2] ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.041        ; -1.637     ; 3.043      ;
; -4.678 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[1] ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.041        ; -1.637     ; 3.043      ;
; -4.678 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[1] ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.041        ; -1.637     ; 3.043      ;
; -4.678 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[0] ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.041        ; -1.637     ; 3.043      ;
; -4.678 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[0] ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.041        ; -1.637     ; 3.043      ;
; -4.678 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.041        ; -1.637     ; 3.043      ;
; -4.640 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                      ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.041        ; -1.637     ; 3.005      ;
; -4.400 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~portb_address_reg0   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.041        ; -1.323     ; 3.126      ;
; 1.311  ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[1]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; 0.515      ; 5.106      ;
; 1.311  ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; 0.515      ; 5.106      ;
; 1.311  ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; 0.515      ; 5.106      ;
; 1.311  ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; 0.515      ; 5.106      ;
; 1.311  ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[3]                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; 0.515      ; 5.106      ;
; 1.311  ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[4]                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; 0.515      ; 5.106      ;
; 1.311  ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[2]                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; 0.515      ; 5.106      ;
; 1.311  ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[1]                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; 0.515      ; 5.106      ;
; 1.311  ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[0]                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; 0.515      ; 5.106      ;
; 2.190  ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[4] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; 0.516      ; 4.228      ;
; 2.190  ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; 0.516      ; 4.228      ;
; 2.190  ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[3] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; 0.516      ; 4.228      ;
; 2.190  ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[3] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; 0.516      ; 4.228      ;
; 2.190  ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; 0.516      ; 4.228      ;
; 2.190  ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; 0.516      ; 4.228      ;
; 2.190  ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; 0.516      ; 4.228      ;
; 2.190  ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; 0.516      ; 4.228      ;
; 2.190  ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[2] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; 0.516      ; 4.228      ;
; 2.190  ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[2] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; 0.516      ; 4.228      ;
; 2.190  ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; 0.516      ; 4.228      ;
; 2.190  ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; 0.516      ; 4.228      ;
; 2.190  ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; 0.516      ; 4.228      ;
; 2.190  ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; 0.516      ; 4.228      ;
; 2.190  ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; 0.516      ; 4.228      ;
; 2.199  ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; 0.516      ; 4.219      ;
; 2.502  ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~portb_address_reg0   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; 0.830      ; 4.277      ;
+--------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll0_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                           ;
+--------+---------------+----------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node     ; To Node                                                  ; Launch Clock ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------+----------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; -5.500 ; soft_rst_last ; shape_finder:shape_finder_ins|process_x_min[1]           ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.567     ; 3.884      ;
; -5.500 ; soft_rst_last ; shape_finder:shape_finder_ins|process_x_min[2]           ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.567     ; 3.884      ;
; -5.500 ; soft_rst_last ; shape_finder:shape_finder_ins|process_x_min[3]           ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.567     ; 3.884      ;
; -5.500 ; soft_rst_last ; shape_finder:shape_finder_ins|process_x_min[4]           ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.567     ; 3.884      ;
; -5.500 ; soft_rst_last ; shape_finder:shape_finder_ins|process_x_min[5]           ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.567     ; 3.884      ;
; -5.500 ; soft_rst_last ; shape_finder:shape_finder_ins|process_x_min[6]           ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.567     ; 3.884      ;
; -5.500 ; soft_rst_last ; shape_finder:shape_finder_ins|process_x_min[7]           ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.567     ; 3.884      ;
; -5.500 ; soft_rst_last ; shape_finder:shape_finder_ins|process_x_min[0]           ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.567     ; 3.884      ;
; -5.500 ; soft_rst_last ; shape_finder:shape_finder_ins|process_x_max[1]           ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.567     ; 3.884      ;
; -5.500 ; soft_rst_last ; shape_finder:shape_finder_ins|process_x_max[2]           ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.567     ; 3.884      ;
; -5.500 ; soft_rst_last ; shape_finder:shape_finder_ins|process_x_max[4]           ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.567     ; 3.884      ;
; -5.500 ; soft_rst_last ; shape_finder:shape_finder_ins|process_x_max[5]           ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.567     ; 3.884      ;
; -5.500 ; soft_rst_last ; shape_finder:shape_finder_ins|process_x_max[7]           ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.567     ; 3.884      ;
; -5.498 ; soft_rst_last ; shape_finder:shape_finder_ins|last_operate_y_7[3]        ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.553     ; 3.896      ;
; -5.498 ; soft_rst_last ; shape_finder:shape_finder_ins|last_operate_y_7[2]        ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.553     ; 3.896      ;
; -5.498 ; soft_rst_last ; shape_finder:shape_finder_ins|last_operate_y_7[1]        ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.553     ; 3.896      ;
; -5.498 ; soft_rst_last ; shape_finder:shape_finder_ins|x_min_6[4]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.553     ; 3.896      ;
; -5.488 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_in_line_current_8[1] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.560     ; 3.879      ;
; -5.488 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_in_line_current_8[2] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.560     ; 3.879      ;
; -5.488 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_in_line_current_8[3] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.560     ; 3.879      ;
; -5.488 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_in_line_current_8[4] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.560     ; 3.879      ;
; -5.488 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_in_line_current_8[5] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.560     ; 3.879      ;
; -5.488 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_in_line_current_8[6] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.560     ; 3.879      ;
; -5.488 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_in_line_current_8[7] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.560     ; 3.879      ;
; -5.488 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_in_line_current_8[0] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.560     ; 3.879      ;
; -5.488 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_8[6]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.560     ; 3.879      ;
; -5.488 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_8[0]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.560     ; 3.879      ;
; -5.465 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_in_line_8[1]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.561     ; 3.855      ;
; -5.465 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_in_line_8[2]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.561     ; 3.855      ;
; -5.465 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_in_line_8[3]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.561     ; 3.855      ;
; -5.465 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_in_line_8[4]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.561     ; 3.855      ;
; -5.465 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_in_line_8[5]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.561     ; 3.855      ;
; -5.465 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_in_line_8[7]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.561     ; 3.855      ;
; -5.465 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_8[1]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.561     ; 3.855      ;
; -5.465 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_8[2]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.561     ; 3.855      ;
; -5.465 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_8[3]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.561     ; 3.855      ;
; -5.465 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_8[4]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.561     ; 3.855      ;
; -5.465 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_8[5]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.561     ; 3.855      ;
; -5.465 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_8[7]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.561     ; 3.855      ;
; -5.460 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_in_line_current_7[5] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.562     ; 3.849      ;
; -5.460 ; soft_rst_last ; shape_finder:shape_finder_ins|y_max_5[1]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.562     ; 3.849      ;
; -5.460 ; soft_rst_last ; shape_finder:shape_finder_ins|y_max_5[2]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.562     ; 3.849      ;
; -5.460 ; soft_rst_last ; shape_finder:shape_finder_ins|y_max_5[3]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.562     ; 3.849      ;
; -5.460 ; soft_rst_last ; shape_finder:shape_finder_ins|y_max_5[4]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.562     ; 3.849      ;
; -5.460 ; soft_rst_last ; shape_finder:shape_finder_ins|y_max_5[5]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.562     ; 3.849      ;
; -5.460 ; soft_rst_last ; shape_finder:shape_finder_ins|y_max_5[6]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.562     ; 3.849      ;
; -5.460 ; soft_rst_last ; shape_finder:shape_finder_ins|y_max_5[7]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.562     ; 3.849      ;
; -5.460 ; soft_rst_last ; shape_finder:shape_finder_ins|y_max_5[0]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.562     ; 3.849      ;
; -5.450 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_in_line_6[3]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.546     ; 3.855      ;
; -5.448 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_in_line_current_6[7] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.539     ; 3.860      ;
; -5.448 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_in_line_6[1]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.539     ; 3.860      ;
; -5.448 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_in_line_6[2]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.539     ; 3.860      ;
; -5.448 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_in_line_6[5]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.539     ; 3.860      ;
; -5.448 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_in_line_6[7]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.539     ; 3.860      ;
; -5.439 ; soft_rst_last ; shape_finder:shape_finder_ins|circle_x[1]                ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.590     ; 3.800      ;
; -5.439 ; soft_rst_last ; shape_finder:shape_finder_ins|circle_x[4]                ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.590     ; 3.800      ;
; -5.439 ; soft_rst_last ; shape_finder:shape_finder_ins|circle_x[2]                ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.590     ; 3.800      ;
; -5.439 ; soft_rst_last ; shape_finder:shape_finder_ins|circle_x[3]                ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.590     ; 3.800      ;
; -5.439 ; soft_rst_last ; shape_finder:shape_finder_ins|circle_x[0]                ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.590     ; 3.800      ;
; -5.439 ; soft_rst_last ; shape_finder:shape_finder_ins|circle_y[3]                ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.590     ; 3.800      ;
; -5.439 ; soft_rst_last ; shape_finder:shape_finder_ins|square_y[0]                ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.590     ; 3.800      ;
; -5.439 ; soft_rst_last ; shape_finder:shape_finder_ins|square_x[2]                ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.590     ; 3.800      ;
; -5.439 ; soft_rst_last ; shape_finder:shape_finder_ins|square_x[1]                ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.590     ; 3.800      ;
; -5.439 ; soft_rst_last ; shape_finder:shape_finder_ins|square_x[3]                ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.590     ; 3.800      ;
; -5.439 ; soft_rst_last ; shape_finder:shape_finder_ins|square_x[4]                ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.590     ; 3.800      ;
; -5.439 ; soft_rst_last ; shape_finder:shape_finder_ins|square_x[0]                ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.590     ; 3.800      ;
; -5.426 ; soft_rst_last ; shape_finder:shape_finder_ins|x_min_8[1]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.539     ; 3.838      ;
; -5.426 ; soft_rst_last ; shape_finder:shape_finder_ins|x_min_8[2]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.539     ; 3.838      ;
; -5.426 ; soft_rst_last ; shape_finder:shape_finder_ins|x_min_8[3]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.539     ; 3.838      ;
; -5.426 ; soft_rst_last ; shape_finder:shape_finder_ins|x_min_8[4]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.539     ; 3.838      ;
; -5.426 ; soft_rst_last ; shape_finder:shape_finder_ins|x_min_8[5]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.539     ; 3.838      ;
; -5.426 ; soft_rst_last ; shape_finder:shape_finder_ins|x_min_8[6]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.539     ; 3.838      ;
; -5.426 ; soft_rst_last ; shape_finder:shape_finder_ins|x_min_8[7]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.539     ; 3.838      ;
; -5.426 ; soft_rst_last ; shape_finder:shape_finder_ins|x_min_8[0]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.539     ; 3.838      ;
; -5.423 ; soft_rst_last ; shape_finder:shape_finder_ins|last_operate_y_1[5]        ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.586     ; 3.788      ;
; -5.423 ; soft_rst_last ; shape_finder:shape_finder_ins|last_operate_y_1[1]        ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.586     ; 3.788      ;
; -5.423 ; soft_rst_last ; shape_finder:shape_finder_ins|circle_y[2]                ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.586     ; 3.788      ;
; -5.423 ; soft_rst_last ; shape_finder:shape_finder_ins|circle_y[1]                ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.586     ; 3.788      ;
; -5.407 ; soft_rst_last ; shape_finder:shape_finder_ins|x_min_in_line_current_8[2] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.537     ; 3.821      ;
; -5.407 ; soft_rst_last ; shape_finder:shape_finder_ins|x_min_in_line_current_8[4] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.537     ; 3.821      ;
; -5.399 ; soft_rst_last ; shape_finder:shape_finder_ins|last_operate_y_7[4]        ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.556     ; 3.794      ;
; -5.399 ; soft_rst_last ; shape_finder:shape_finder_ins|last_operate_y_7[6]        ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.556     ; 3.794      ;
; -5.399 ; soft_rst_last ; shape_finder:shape_finder_ins|y_min_3[1]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.556     ; 3.794      ;
; -5.399 ; soft_rst_last ; shape_finder:shape_finder_ins|y_min_3[3]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.556     ; 3.794      ;
; -5.399 ; soft_rst_last ; shape_finder:shape_finder_ins|y_min_3[5]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.556     ; 3.794      ;
; -5.399 ; soft_rst_last ; shape_finder:shape_finder_ins|y_min_3[6]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.556     ; 3.794      ;
; -5.399 ; soft_rst_last ; shape_finder:shape_finder_ins|y_min_3[7]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.556     ; 3.794      ;
; -5.394 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_in_line_7[5]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.561     ; 3.784      ;
; -5.356 ; soft_rst_last ; shape_finder:shape_finder_ins|x_min_in_line_6[4]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.555     ; 3.752      ;
; -5.356 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_in_line_6[4]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.555     ; 3.752      ;
; -5.343 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_in_line_current_3[1] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.557     ; 3.737      ;
; -5.343 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_in_line_current_3[2] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.557     ; 3.737      ;
; -5.343 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_in_line_current_3[3] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.557     ; 3.737      ;
; -5.343 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_in_line_current_3[4] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.557     ; 3.737      ;
; -5.343 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_in_line_current_3[5] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.557     ; 3.737      ;
; -5.343 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_in_line_current_3[6] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.557     ; 3.737      ;
; -5.343 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_in_line_current_3[7] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.557     ; 3.737      ;
; -5.343 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_in_line_current_3[0] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.557     ; 3.737      ;
; -5.343 ; soft_rst_last ; shape_finder:shape_finder_ins|x_min_3[1]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.557     ; 3.737      ;
; -5.343 ; soft_rst_last ; shape_finder:shape_finder_ins|x_min_3[2]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.557     ; 3.737      ;
+--------+---------------+----------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clock_10hz'                                                                                                                                                                      ;
+--------+--------------------------------------------+----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                      ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -4.981 ; soft_rst_last                              ; capture:capture_ins|latency_of_fifo_reset[1] ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.197     ; 5.805      ;
; -4.981 ; soft_rst_last                              ; capture:capture_ins|latency_of_fifo_reset[2] ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.197     ; 5.805      ;
; -4.981 ; soft_rst_last                              ; capture:capture_ins|latency_of_fifo_reset[0] ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.197     ; 5.805      ;
; -4.981 ; soft_rst_last                              ; capture:capture_ins|fifo_ok_status           ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.197     ; 5.805      ;
; -2.808 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|latency_of_fifo_reset[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 1.931      ; 5.660      ;
; -2.808 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|latency_of_fifo_reset[2] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 1.931      ; 5.660      ;
; -2.808 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|latency_of_fifo_reset[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 1.931      ; 5.660      ;
; -2.808 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|fifo_ok_status           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 1.931      ; 5.660      ;
; -2.038 ; full_mover:full_mover_ins|delay_en         ; full_mover:full_mover_ins|delay_output       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 1.514      ; 4.473      ;
; -2.038 ; full_mover:full_mover_ins|delay_en         ; full_mover:full_mover_ins|delay_counter[4]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 1.514      ; 4.473      ;
; -2.038 ; full_mover:full_mover_ins|delay_en         ; full_mover:full_mover_ins|delay_counter[0]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 1.514      ; 4.473      ;
; -2.038 ; full_mover:full_mover_ins|delay_en         ; full_mover:full_mover_ins|delay_counter[1]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 1.514      ; 4.473      ;
; -2.038 ; full_mover:full_mover_ins|delay_en         ; full_mover:full_mover_ins|delay_counter[2]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 1.514      ; 4.473      ;
; -2.038 ; full_mover:full_mover_ins|delay_en         ; full_mover:full_mover_ins|delay_counter[3]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 1.514      ; 4.473      ;
+--------+--------------------------------------------+----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'debug_mux:debug_mux_ins|current_mode'                                                                                                                                                                          ;
+--------+--------------------------------------------+---------------------------------------------------+-------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                           ; Launch Clock                                          ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+---------------------------------------------------+-------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; -4.384 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[9]  ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; -0.180     ; 3.088      ;
; -4.314 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[7]  ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 0.023      ; 3.063      ;
; -4.169 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[13] ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; -0.454     ; 2.625      ;
; -4.110 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[11] ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; -0.031     ; 3.270      ;
; -4.014 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[6]  ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 0.020      ; 3.058      ;
; -3.924 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[4]  ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 0.053      ; 3.185      ;
; -3.923 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[10] ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 0.055      ; 3.185      ;
; -3.919 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[2]  ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 0.057      ; 3.185      ;
; -3.915 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[0]  ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 0.059      ; 3.184      ;
; -3.895 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[3]  ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; -0.182     ; 3.086      ;
; -3.892 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[1]  ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; -0.182     ; 3.087      ;
; -3.831 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[15] ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 0.024      ; 3.065      ;
; -3.830 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[14] ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 0.025      ; 3.066      ;
; -3.802 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[12] ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 0.055      ; 3.044      ;
; -3.791 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[8]  ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; -0.064     ; 3.095      ;
; -3.642 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[5]  ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; -0.451     ; 2.629      ;
; -3.515 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[9]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 1.973      ; 4.272      ;
; -3.406 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[7]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 2.176      ; 4.208      ;
; -3.295 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[13] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 1.699      ; 3.804      ;
; -3.202 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[11] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 2.122      ; 4.415      ;
; -3.106 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[6]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 2.173      ; 4.203      ;
; -3.026 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[3]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 1.971      ; 4.270      ;
; -3.023 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[1]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 1.971      ; 4.271      ;
; -3.016 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[4]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 2.206      ; 4.330      ;
; -3.015 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[10] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 2.208      ; 4.330      ;
; -3.011 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[2]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 2.210      ; 4.330      ;
; -3.007 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[0]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 2.212      ; 4.329      ;
; -2.923 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[15] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 2.177      ; 4.210      ;
; -2.922 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[14] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 2.178      ; 4.211      ;
; -2.911 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[8]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 2.089      ; 4.268      ;
; -2.894 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[12] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 2.208      ; 4.189      ;
; -2.769 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[5]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 1.702      ; 3.809      ;
+--------+--------------------------------------------+---------------------------------------------------+-------------------------------------------------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll0_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                      ;
+---------+----------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                    ; To Node                                                    ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -4.275  ; mover_enable_last                            ; full_mover:full_mover_ins|sub_module_reset                 ; clock_10hz                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.978     ; 3.248      ;
; -3.129  ; mover_enable_last                            ; full_mover:full_mover_ins|color_select[0]                  ; clock_10hz                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.992     ; 2.088      ;
; -3.129  ; mover_enable_last                            ; full_mover:full_mover_ins|color_select[1]                  ; clock_10hz                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.992     ; 2.088      ;
; -2.979  ; mover_enable_last                            ; full_mover:full_mover_ins|color_select_state_machine[0]    ; clock_10hz                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.993     ; 1.937      ;
; -2.979  ; mover_enable_last                            ; full_mover:full_mover_ins|shape_operation_en               ; clock_10hz                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.993     ; 1.937      ;
; -2.979  ; mover_enable_last                            ; full_mover:full_mover_ins|color_select_state_machine[2]    ; clock_10hz                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.993     ; 1.937      ;
; -2.979  ; mover_enable_last                            ; full_mover:full_mover_ins|color_select_state_machine[1]    ; clock_10hz                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.993     ; 1.937      ;
; 995.783 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_y_buf[1]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.092     ; 4.126      ;
; 995.783 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|target_lut_address_base[5]       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.092     ; 4.126      ;
; 995.783 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|target_lut_address_base[3]       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.092     ; 4.126      ;
; 995.783 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|target_lut_address_base[2]       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.092     ; 4.126      ;
; 995.850 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|shape_operation_state_machine[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.089     ; 4.062      ;
; 995.850 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|shape_operation_state_machine[2] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.089     ; 4.062      ;
; 995.850 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|move_operation_en                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.089     ; 4.062      ;
; 995.850 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|shape_operation_state_machine[3] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.089     ; 4.062      ;
; 995.850 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|shape_operation_state_machine[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.089     ; 4.062      ;
; 995.850 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|target_lut_address_base[4]       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.089     ; 4.062      ;
; 996.124 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_x_buf[1]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.093     ; 3.784      ;
; 996.124 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_x_buf[2]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.093     ; 3.784      ;
; 996.124 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_x_buf[3]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.093     ; 3.784      ;
; 996.124 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_x_buf[4]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.093     ; 3.784      ;
; 996.509 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_x_buf[5]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.097     ; 3.395      ;
; 996.509 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_x_buf[6]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.097     ; 3.395      ;
; 996.509 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_x_buf[7]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.097     ; 3.395      ;
; 996.509 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_x_buf[8]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.097     ; 3.395      ;
; 997.254 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_x_buf[0]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.094     ; 2.653      ;
; 997.254 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_y_buf[2]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.094     ; 2.653      ;
; 997.254 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_y_buf[3]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.094     ; 2.653      ;
; 997.254 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_y_buf[4]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.094     ; 2.653      ;
; 997.254 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_y_buf[5]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.094     ; 2.653      ;
; 997.254 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_y_buf[6]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.094     ; 2.653      ;
; 997.254 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_y_buf[7]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.094     ; 2.653      ;
+---------+----------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                              ;
+--------+---------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                                              ; Launch Clock                                          ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -4.072 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[0]    ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.670     ; 3.363      ;
; -4.072 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[12]   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.670     ; 3.363      ;
; -4.072 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[13]   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.670     ; 3.363      ;
; -4.072 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[14]   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.670     ; 3.363      ;
; -4.072 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[15]   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.670     ; 3.363      ;
; -4.072 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[16]   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.670     ; 3.363      ;
; -4.072 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[17]   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.670     ; 3.363      ;
; -4.072 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[18]   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.670     ; 3.363      ;
; -4.072 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[19]   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.670     ; 3.363      ;
; -4.072 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[20]   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.670     ; 3.363      ;
; -4.072 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[21]   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.670     ; 3.363      ;
; -4.072 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[22]   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.670     ; 3.363      ;
; -4.072 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[23]   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.670     ; 3.363      ;
; -3.839 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[0]    ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.688     ; 3.112      ;
; -3.830 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[12]   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.672     ; 3.119      ;
; -3.830 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[13]   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.672     ; 3.119      ;
; -3.830 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[14]   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.672     ; 3.119      ;
; -3.830 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[15]   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.672     ; 3.119      ;
; -3.830 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[16]   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.672     ; 3.119      ;
; -3.830 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[17]   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.672     ; 3.119      ;
; -3.830 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[18]   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.672     ; 3.119      ;
; -3.830 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[19]   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.672     ; 3.119      ;
; -3.830 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[20]   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.672     ; 3.119      ;
; -3.830 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[21]   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.672     ; 3.119      ;
; -3.830 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[22]   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.672     ; 3.119      ;
; -3.830 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[23]   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.672     ; 3.119      ;
; -3.768 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[1]    ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.674     ; 3.055      ;
; -3.768 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[2]    ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.674     ; 3.055      ;
; -3.768 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[3]    ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.674     ; 3.055      ;
; -3.768 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[4]    ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.674     ; 3.055      ;
; -3.768 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[5]    ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.674     ; 3.055      ;
; -3.768 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[6]    ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.674     ; 3.055      ;
; -3.768 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[7]    ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.674     ; 3.055      ;
; -3.768 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[8]    ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.674     ; 3.055      ;
; -3.768 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[9]    ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.674     ; 3.055      ;
; -3.768 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[10]   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.674     ; 3.055      ;
; -3.768 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[11]   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.674     ; 3.055      ;
; -3.684 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write     ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.640     ; 3.005      ;
; -3.644 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|rd_req_last   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.624     ; 2.981      ;
; -3.593 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[1]    ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.672     ; 2.882      ;
; -3.593 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[2]    ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.672     ; 2.882      ;
; -3.593 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[3]    ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.672     ; 2.882      ;
; -3.593 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[4]    ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.672     ; 2.882      ;
; -3.593 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[5]    ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.672     ; 2.882      ;
; -3.593 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[6]    ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.672     ; 2.882      ;
; -3.593 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[7]    ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.672     ; 2.882      ;
; -3.593 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[8]    ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.672     ; 2.882      ;
; -3.593 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[9]    ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.672     ; 2.882      ;
; -3.593 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[10]   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.672     ; 2.882      ;
; -3.593 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[11]   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.672     ; 2.882      ;
; -3.337 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|dout_vld      ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.641     ; 2.657      ;
; -3.337 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|avm_read      ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.641     ; 2.657      ;
; -3.321 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|rd_req_last_1 ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.625     ; 2.657      ;
; 4.174  ; debug_mux:debug_mux_ins|sdram_clr_read_addr ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[0]    ; clk                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.724     ; 4.053      ;
; 4.174  ; debug_mux:debug_mux_ins|sdram_clr_read_addr ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[12]   ; clk                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.724     ; 4.053      ;
; 4.174  ; debug_mux:debug_mux_ins|sdram_clr_read_addr ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[13]   ; clk                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.724     ; 4.053      ;
; 4.174  ; debug_mux:debug_mux_ins|sdram_clr_read_addr ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[14]   ; clk                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.724     ; 4.053      ;
; 4.174  ; debug_mux:debug_mux_ins|sdram_clr_read_addr ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[15]   ; clk                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.724     ; 4.053      ;
; 4.174  ; debug_mux:debug_mux_ins|sdram_clr_read_addr ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[16]   ; clk                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.724     ; 4.053      ;
; 4.174  ; debug_mux:debug_mux_ins|sdram_clr_read_addr ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[17]   ; clk                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.724     ; 4.053      ;
; 4.174  ; debug_mux:debug_mux_ins|sdram_clr_read_addr ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[18]   ; clk                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.724     ; 4.053      ;
; 4.174  ; debug_mux:debug_mux_ins|sdram_clr_read_addr ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[19]   ; clk                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.724     ; 4.053      ;
; 4.174  ; debug_mux:debug_mux_ins|sdram_clr_read_addr ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[20]   ; clk                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.724     ; 4.053      ;
; 4.174  ; debug_mux:debug_mux_ins|sdram_clr_read_addr ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[21]   ; clk                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.724     ; 4.053      ;
; 4.174  ; debug_mux:debug_mux_ins|sdram_clr_read_addr ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[22]   ; clk                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.724     ; 4.053      ;
; 4.174  ; debug_mux:debug_mux_ins|sdram_clr_read_addr ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[23]   ; clk                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.724     ; 4.053      ;
; 4.711  ; debug_mux:debug_mux_ins|sdram_clr_read_addr ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[1]    ; clk                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.726     ; 3.514      ;
; 4.711  ; debug_mux:debug_mux_ins|sdram_clr_read_addr ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[2]    ; clk                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.726     ; 3.514      ;
; 4.711  ; debug_mux:debug_mux_ins|sdram_clr_read_addr ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[3]    ; clk                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.726     ; 3.514      ;
; 4.711  ; debug_mux:debug_mux_ins|sdram_clr_read_addr ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[4]    ; clk                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.726     ; 3.514      ;
; 4.711  ; debug_mux:debug_mux_ins|sdram_clr_read_addr ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[5]    ; clk                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.726     ; 3.514      ;
; 4.711  ; debug_mux:debug_mux_ins|sdram_clr_read_addr ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[6]    ; clk                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.726     ; 3.514      ;
; 4.711  ; debug_mux:debug_mux_ins|sdram_clr_read_addr ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[7]    ; clk                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.726     ; 3.514      ;
; 4.711  ; debug_mux:debug_mux_ins|sdram_clr_read_addr ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[8]    ; clk                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.726     ; 3.514      ;
; 4.711  ; debug_mux:debug_mux_ins|sdram_clr_read_addr ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[9]    ; clk                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.726     ; 3.514      ;
; 4.711  ; debug_mux:debug_mux_ins|sdram_clr_read_addr ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[10]   ; clk                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.726     ; 3.514      ;
; 4.711  ; debug_mux:debug_mux_ins|sdram_clr_read_addr ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[11]   ; clk                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.726     ; 3.514      ;
; 5.996  ; full_mover:full_mover_ins|sub_module_reset  ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[0]    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.465      ; 4.330      ;
; 6.014  ; full_mover:full_mover_ins|sub_module_reset  ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[12]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.481      ; 4.328      ;
; 6.014  ; full_mover:full_mover_ins|sub_module_reset  ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[13]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.481      ; 4.328      ;
; 6.014  ; full_mover:full_mover_ins|sub_module_reset  ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[14]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.481      ; 4.328      ;
; 6.014  ; full_mover:full_mover_ins|sub_module_reset  ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[15]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.481      ; 4.328      ;
; 6.014  ; full_mover:full_mover_ins|sub_module_reset  ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[16]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.481      ; 4.328      ;
; 6.014  ; full_mover:full_mover_ins|sub_module_reset  ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[17]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.481      ; 4.328      ;
; 6.014  ; full_mover:full_mover_ins|sub_module_reset  ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[18]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.481      ; 4.328      ;
; 6.014  ; full_mover:full_mover_ins|sub_module_reset  ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[19]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.481      ; 4.328      ;
; 6.014  ; full_mover:full_mover_ins|sub_module_reset  ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[20]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.481      ; 4.328      ;
; 6.014  ; full_mover:full_mover_ins|sub_module_reset  ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[21]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.481      ; 4.328      ;
; 6.014  ; full_mover:full_mover_ins|sub_module_reset  ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[22]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.481      ; 4.328      ;
; 6.014  ; full_mover:full_mover_ins|sub_module_reset  ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[23]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.481      ; 4.328      ;
; 6.110  ; full_mover:full_mover_ins|sub_module_reset  ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[1]    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.479      ; 4.230      ;
; 6.110  ; full_mover:full_mover_ins|sub_module_reset  ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[2]    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.479      ; 4.230      ;
; 6.110  ; full_mover:full_mover_ins|sub_module_reset  ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[3]    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.479      ; 4.230      ;
; 6.110  ; full_mover:full_mover_ins|sub_module_reset  ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[4]    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.479      ; 4.230      ;
; 6.110  ; full_mover:full_mover_ins|sub_module_reset  ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[5]    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.479      ; 4.230      ;
; 6.110  ; full_mover:full_mover_ins|sub_module_reset  ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[6]    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.479      ; 4.230      ;
; 6.110  ; full_mover:full_mover_ins|sub_module_reset  ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[7]    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.479      ; 4.230      ;
; 6.110  ; full_mover:full_mover_ins|sub_module_reset  ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[8]    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.479      ; 4.230      ;
; 6.110  ; full_mover:full_mover_ins|sub_module_reset  ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[9]    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.479      ; 4.230      ;
; 6.110  ; full_mover:full_mover_ins|sub_module_reset  ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[10]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.479      ; 4.230      ;
+--------+---------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'capture:capture_ins|pclk_buf'                                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                                                                                                                                                                                            ; Launch Clock                                          ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+------------------------------+--------------+------------+------------+
; -3.942 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|delayed_wrptr_g[1]                                          ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.248     ; 4.705      ;
; -3.942 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|delayed_wrptr_g[0]                                          ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.248     ; 4.705      ;
; -3.902 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                   ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.250     ; 4.663      ;
; -3.437 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.251     ; 4.197      ;
; -3.437 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.251     ; 4.197      ;
; -3.437 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                   ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.251     ; 4.197      ;
; -3.437 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.251     ; 4.197      ;
; -3.437 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.251     ; 4.197      ;
; -3.437 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.251     ; 4.197      ;
; -3.437 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.251     ; 4.197      ;
; -3.437 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[1] ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.251     ; 4.197      ;
; -3.437 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[0] ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.251     ; 4.197      ;
; -3.437 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[2] ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.251     ; 4.197      ;
; -3.437 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.251     ; 4.197      ;
; -3.437 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[3] ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.251     ; 4.197      ;
; -3.437 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.251     ; 4.197      ;
; -3.437 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[2]                                              ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.251     ; 4.197      ;
; -3.437 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[1]                                              ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.251     ; 4.197      ;
; -3.437 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[0]                                              ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.251     ; 4.197      ;
; -3.405 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|delayed_wrptr_g[3]                                          ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.252     ; 4.164      ;
; -3.405 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[4]                                              ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.252     ; 4.164      ;
; -3.268 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.257     ; 4.022      ;
; -3.268 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[5]                                                  ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.257     ; 4.022      ;
; -3.268 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[4]                                                  ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.257     ; 4.022      ;
; -3.268 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[2]                                                  ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.257     ; 4.022      ;
; -3.268 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[1]                                                  ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.257     ; 4.022      ;
; -3.268 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[3]                                                  ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.257     ; 4.022      ;
; -3.268 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[0]                                                  ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.257     ; 4.022      ;
; -3.255 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe18a[2] ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.254     ; 4.012      ;
; -3.255 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[1]                               ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.254     ; 4.012      ;
; -3.255 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[3]                                              ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.254     ; 4.012      ;
; -3.255 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[0]                               ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.254     ; 4.012      ;
; -3.255 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[2]                               ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.254     ; 4.012      ;
; -3.255 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[1]                               ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.254     ; 4.012      ;
; -3.255 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[2]                               ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.254     ; 4.012      ;
; -3.255 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[3]                               ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.254     ; 4.012      ;
; -3.255 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[4]                               ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.254     ; 4.012      ;
; -3.255 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[3]                               ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.254     ; 4.012      ;
; -3.187 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|delayed_wrptr_g[4]                                          ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.247     ; 3.951      ;
; -3.187 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|delayed_wrptr_g[2]                                          ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.247     ; 3.951      ;
; -3.187 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe18a[1] ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.247     ; 3.951      ;
; -3.187 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe18a[0] ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.247     ; 3.951      ;
; -3.187 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe18a[4] ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.247     ; 3.951      ;
; -3.187 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[4] ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.247     ; 3.951      ;
; -3.187 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe18a[3] ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.247     ; 3.951      ;
; -3.034 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|delayed_wrptr_g[1]                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.905      ; 5.850      ;
; -3.034 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|delayed_wrptr_g[0]                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.905      ; 5.850      ;
; -2.994 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.903      ; 5.808      ;
; -2.529 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.902      ; 5.342      ;
; -2.529 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.902      ; 5.342      ;
; -2.529 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.902      ; 5.342      ;
; -2.529 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.902      ; 5.342      ;
; -2.529 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.902      ; 5.342      ;
; -2.529 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.902      ; 5.342      ;
; -2.529 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.902      ; 5.342      ;
; -2.529 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.902      ; 5.342      ;
; -2.529 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.902      ; 5.342      ;
; -2.529 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[2] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.902      ; 5.342      ;
; -2.529 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.902      ; 5.342      ;
; -2.529 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[3] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.902      ; 5.342      ;
; -2.529 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.902      ; 5.342      ;
; -2.529 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[2]                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.902      ; 5.342      ;
; -2.529 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[1]                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.902      ; 5.342      ;
; -2.529 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[0]                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.902      ; 5.342      ;
; -2.497 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|delayed_wrptr_g[3]                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.901      ; 5.309      ;
; -2.497 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[4]                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.901      ; 5.309      ;
; -2.360 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.896      ; 5.167      ;
; -2.360 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[5]                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.896      ; 5.167      ;
; -2.360 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[4]                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.896      ; 5.167      ;
; -2.360 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[2]                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.896      ; 5.167      ;
; -2.360 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[1]                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.896      ; 5.167      ;
; -2.360 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[3]                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.896      ; 5.167      ;
; -2.360 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[0]                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.896      ; 5.167      ;
; -2.347 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe18a[2] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.899      ; 5.157      ;
; -2.347 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[1]                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.899      ; 5.157      ;
; -2.347 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[3]                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.899      ; 5.157      ;
; -2.347 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[0]                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.899      ; 5.157      ;
; -2.347 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[2]                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.899      ; 5.157      ;
; -2.347 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[1]                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.899      ; 5.157      ;
; -2.347 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[2]                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.899      ; 5.157      ;
; -2.347 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[3]                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.899      ; 5.157      ;
; -2.347 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[4]                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.899      ; 5.157      ;
; -2.347 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[3]                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.899      ; 5.157      ;
; -2.289 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|delayed_wrptr_g[4]                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.906      ; 5.106      ;
; -2.289 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|delayed_wrptr_g[2]                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.906      ; 5.106      ;
; -2.289 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe18a[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.906      ; 5.106      ;
; -2.289 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe18a[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.906      ; 5.106      ;
; -2.289 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe18a[4] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.906      ; 5.106      ;
; -2.289 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[4] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.906      ; 5.106      ;
; -2.289 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe18a[3] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.906      ; 5.106      ;
+--------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk'                                                                                                                                                                                                                      ;
+--------+------------------------------------------------+-----------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                                                           ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+-----------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -3.815 ; soft_rst_last                                  ; sensor_filter_mid:sensor_filter|green_color_data[2]                               ; clock_10hz                                            ; clk         ; 1.000        ; -0.035     ; 4.781      ;
; -3.815 ; soft_rst_last                                  ; sensor_filter_mid:sensor_filter|green_color_data[3]                               ; clock_10hz                                            ; clk         ; 1.000        ; -0.035     ; 4.781      ;
; -3.790 ; soft_rst_last                                  ; sensor_filter_mid:sensor_filter|ack_in_last                                       ; clock_10hz                                            ; clk         ; 1.000        ; -0.034     ; 4.757      ;
; -3.790 ; soft_rst_last                                  ; sensor_filter_mid:sensor_filter|ack_in_last_1                                     ; clock_10hz                                            ; clk         ; 1.000        ; -0.034     ; 4.757      ;
; -3.790 ; soft_rst_last                                  ; sensor_filter_mid:sensor_filter|work_state[0]                                     ; clock_10hz                                            ; clk         ; 1.000        ; -0.034     ; 4.757      ;
; -3.790 ; soft_rst_last                                  ; sensor_filter_mid:sensor_filter|work_state[2]                                     ; clock_10hz                                            ; clk         ; 1.000        ; -0.034     ; 4.757      ;
; -3.790 ; soft_rst_last                                  ; sensor_filter_mid:sensor_filter|ack_out                                           ; clock_10hz                                            ; clk         ; 1.000        ; -0.034     ; 4.757      ;
; -3.790 ; soft_rst_last                                  ; sensor_filter_mid:sensor_filter|color_out                                         ; clock_10hz                                            ; clk         ; 1.000        ; -0.034     ; 4.757      ;
; -3.739 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[0] ; clock_10hz                                            ; clk         ; 1.000        ; -0.035     ; 4.705      ;
; -3.739 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[1] ; clock_10hz                                            ; clk         ; 1.000        ; -0.035     ; 4.705      ;
; -3.739 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[3] ; clock_10hz                                            ; clk         ; 1.000        ; -0.035     ; 4.705      ;
; -3.739 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[4] ; clock_10hz                                            ; clk         ; 1.000        ; -0.035     ; 4.705      ;
; -3.739 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[5] ; clock_10hz                                            ; clk         ; 1.000        ; -0.035     ; 4.705      ;
; -3.739 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[6] ; clock_10hz                                            ; clk         ; 1.000        ; -0.035     ; 4.705      ;
; -3.739 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[7] ; clock_10hz                                            ; clk         ; 1.000        ; -0.035     ; 4.705      ;
; -3.739 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[8] ; clock_10hz                                            ; clk         ; 1.000        ; -0.035     ; 4.705      ;
; -3.739 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[2] ; clock_10hz                                            ; clk         ; 1.000        ; -0.035     ; 4.705      ;
; -3.739 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_generate   ; clock_10hz                                            ; clk         ; 1.000        ; -0.035     ; 4.705      ;
; -3.734 ; soft_rst_last                                  ; sensor_filter_mid:sensor_filter|green_color_data[4]                               ; clock_10hz                                            ; clk         ; 1.000        ; -0.031     ; 4.704      ;
; -3.734 ; soft_rst_last                                  ; sensor_filter_mid:sensor_filter|blue_color_data[5]                                ; clock_10hz                                            ; clk         ; 1.000        ; -0.031     ; 4.704      ;
; -3.711 ; soft_rst_last                                  ; sensor_filter_mid:sensor_filter|work_state[1]                                     ; clock_10hz                                            ; clk         ; 1.000        ; -0.025     ; 4.687      ;
; -3.705 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|operator_counter[2]  ; clock_10hz                                            ; clk         ; 1.000        ; -0.020     ; 4.686      ;
; -3.705 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|operator_counter[1]  ; clock_10hz                                            ; clk         ; 1.000        ; -0.020     ; 4.686      ;
; -3.705 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|operator_counter[0]  ; clock_10hz                                            ; clk         ; 1.000        ; -0.020     ; 4.686      ;
; -3.705 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|operator_counter[3]  ; clock_10hz                                            ; clk         ; 1.000        ; -0.020     ; 4.686      ;
; -3.704 ; soft_rst_last                                  ; sensor_filter_mid:sensor_filter|red_color_data[3]                                 ; clock_10hz                                            ; clk         ; 1.000        ; -0.031     ; 4.674      ;
; -3.704 ; soft_rst_last                                  ; sensor_filter_mid:sensor_filter|red_color_data[4]                                 ; clock_10hz                                            ; clk         ; 1.000        ; -0.031     ; 4.674      ;
; -3.704 ; soft_rst_last                                  ; sensor_filter_mid:sensor_filter|red_color_data[7]                                 ; clock_10hz                                            ; clk         ; 1.000        ; -0.031     ; 4.674      ;
; -3.698 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|sended_pixel_counter[1]                             ; clock_10hz                                            ; clk         ; 1.000        ; -0.051     ; 4.648      ;
; -3.698 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|sended_pixel_counter[2]                             ; clock_10hz                                            ; clk         ; 1.000        ; -0.051     ; 4.648      ;
; -3.698 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|sended_pixel_counter[3]                             ; clock_10hz                                            ; clk         ; 1.000        ; -0.051     ; 4.648      ;
; -3.698 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|sended_pixel_counter[4]                             ; clock_10hz                                            ; clk         ; 1.000        ; -0.051     ; 4.648      ;
; -3.698 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|sended_pixel_counter[5]                             ; clock_10hz                                            ; clk         ; 1.000        ; -0.051     ; 4.648      ;
; -3.698 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|sended_pixel_counter[6]                             ; clock_10hz                                            ; clk         ; 1.000        ; -0.051     ; 4.648      ;
; -3.698 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|sended_pixel_counter[7]                             ; clock_10hz                                            ; clk         ; 1.000        ; -0.051     ; 4.648      ;
; -3.698 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|sended_pixel_counter[8]                             ; clock_10hz                                            ; clk         ; 1.000        ; -0.051     ; 4.648      ;
; -3.698 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|sended_pixel_counter[9]                             ; clock_10hz                                            ; clk         ; 1.000        ; -0.051     ; 4.648      ;
; -3.698 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|sended_pixel_counter[10]                            ; clock_10hz                                            ; clk         ; 1.000        ; -0.051     ; 4.648      ;
; -3.698 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|sended_pixel_counter[11]                            ; clock_10hz                                            ; clk         ; 1.000        ; -0.051     ; 4.648      ;
; -3.698 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|sended_pixel_counter[12]                            ; clock_10hz                                            ; clk         ; 1.000        ; -0.051     ; 4.648      ;
; -3.698 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|sended_pixel_counter[13]                            ; clock_10hz                                            ; clk         ; 1.000        ; -0.051     ; 4.648      ;
; -3.698 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|sended_pixel_counter[14]                            ; clock_10hz                                            ; clk         ; 1.000        ; -0.051     ; 4.648      ;
; -3.698 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|sended_pixel_counter[15]                            ; clock_10hz                                            ; clk         ; 1.000        ; -0.051     ; 4.648      ;
; -3.698 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|sended_pixel_counter[16]                            ; clock_10hz                                            ; clk         ; 1.000        ; -0.051     ; 4.648      ;
; -3.698 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|WR_last              ; clock_10hz                                            ; clk         ; 1.000        ; -0.036     ; 4.663      ;
; -3.698 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|WR_last_1            ; clock_10hz                                            ; clk         ; 1.000        ; -0.036     ; 4.663      ;
; -3.698 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|last_baud_clock      ; clock_10hz                                            ; clk         ; 1.000        ; -0.036     ; 4.663      ;
; -3.698 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|busy                 ; clock_10hz                                            ; clk         ; 1.000        ; -0.036     ; 4.663      ;
; -3.698 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|clock_skipper[0]                                    ; clock_10hz                                            ; clk         ; 1.000        ; -0.036     ; 4.663      ;
; -3.698 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|clock_skipper[1]                                    ; clock_10hz                                            ; clk         ; 1.000        ; -0.036     ; 4.663      ;
; -3.698 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|clock_skipper[2]                                    ; clock_10hz                                            ; clk         ; 1.000        ; -0.036     ; 4.663      ;
; -3.698 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|clock_skipper[3]                                    ; clock_10hz                                            ; clk         ; 1.000        ; -0.036     ; 4.663      ;
; -3.698 ; soft_rst_last                                  ; capture:capture_ins|ready_to_read                                                 ; clock_10hz                                            ; clk         ; 1.000        ; -0.036     ; 4.663      ;
; -3.698 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|data_line_write_buf  ; clock_10hz                                            ; clk         ; 1.000        ; -0.036     ; 4.663      ;
; -3.692 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|send_pixel_state[1]                                 ; clock_10hz                                            ; clk         ; 1.000        ; -0.032     ; 4.661      ;
; -3.692 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|send_pixel_state[2]                                 ; clock_10hz                                            ; clk         ; 1.000        ; -0.032     ; 4.661      ;
; -3.692 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|uart_op_index[5]                                    ; clock_10hz                                            ; clk         ; 1.000        ; -0.032     ; 4.661      ;
; -3.692 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|uart_write_en                                       ; clock_10hz                                            ; clk         ; 1.000        ; -0.032     ; 4.661      ;
; -3.692 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|send_pixel_state[0]                                 ; clock_10hz                                            ; clk         ; 1.000        ; -0.032     ; 4.661      ;
; -3.665 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|uart_op_index[4]                                    ; clock_10hz                                            ; clk         ; 1.000        ; -0.032     ; 4.634      ;
; -3.665 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|uart_op_index[1]                                    ; clock_10hz                                            ; clk         ; 1.000        ; -0.032     ; 4.634      ;
; -3.665 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|uart_op_index[3]                                    ; clock_10hz                                            ; clk         ; 1.000        ; -0.032     ; 4.634      ;
; -3.665 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|uart_op_index[0]                                    ; clock_10hz                                            ; clk         ; 1.000        ; -0.032     ; 4.634      ;
; -3.665 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|uart_op_index[2]                                    ; clock_10hz                                            ; clk         ; 1.000        ; -0.032     ; 4.634      ;
; -3.649 ; soft_rst_last                                  ; sensor_filter_mid:sensor_filter|blue_color_data[3]                                ; clock_10hz                                            ; clk         ; 1.000        ; -0.018     ; 4.632      ;
; -3.621 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|sended_pixel_counter[0]                             ; clock_10hz                                            ; clk         ; 1.000        ; -0.019     ; 4.603      ;
; -3.594 ; soft_rst_last                                  ; sensor_filter_mid:sensor_filter|red_color_data[5]                                 ; clock_10hz                                            ; clk         ; 1.000        ; -0.031     ; 4.564      ;
; -3.594 ; soft_rst_last                                  ; sensor_filter_mid:sensor_filter|red_color_data[6]                                 ; clock_10hz                                            ; clk         ; 1.000        ; -0.031     ; 4.564      ;
; -3.589 ; soft_rst_last                                  ; sensor_filter_mid:sensor_filter|blue_color_data[4]                                ; clock_10hz                                            ; clk         ; 1.000        ; -0.036     ; 4.554      ;
; -3.589 ; soft_rst_last                                  ; sensor_filter_mid:sensor_filter|blue_color_data[6]                                ; clock_10hz                                            ; clk         ; 1.000        ; -0.036     ; 4.554      ;
; -3.589 ; soft_rst_last                                  ; sensor_filter_mid:sensor_filter|blue_color_data[7]                                ; clock_10hz                                            ; clk         ; 1.000        ; -0.036     ; 4.554      ;
; -3.532 ; soft_rst_last                                  ; sensor_filter_mid:sensor_filter|green_color_data[5]                               ; clock_10hz                                            ; clk         ; 1.000        ; -0.047     ; 4.486      ;
; -3.532 ; soft_rst_last                                  ; sensor_filter_mid:sensor_filter|green_color_data[6]                               ; clock_10hz                                            ; clk         ; 1.000        ; -0.047     ; 4.486      ;
; -3.532 ; soft_rst_last                                  ; sensor_filter_mid:sensor_filter|green_color_data[7]                               ; clock_10hz                                            ; clk         ; 1.000        ; -0.047     ; 4.486      ;
; 14.608 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|angle_count[10]             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.131      ; 7.434      ;
; 14.608 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|angle_count[5]              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.131      ; 7.434      ;
; 15.136 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|single_num_index.000        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.131      ; 6.906      ;
; 15.136 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|single_num_index.001        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.131      ; 6.906      ;
; 15.136 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|angle_count[3]              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.131      ; 6.906      ;
; 15.136 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|single_num_index.011        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.131      ; 6.906      ;
; 15.260 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|angle_count[0]              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.143      ; 6.794      ;
; 15.260 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|angle_count[2]              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.143      ; 6.794      ;
; 15.294 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|angle_count[11]             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.131      ; 6.748      ;
; 15.294 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|angle_count[9]              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.131      ; 6.748      ;
; 15.294 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|angle_count[8]              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.131      ; 6.748      ;
; 15.294 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|angle_count[7]              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.131      ; 6.748      ;
; 15.294 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|angle_count[6]              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.131      ; 6.748      ;
; 15.294 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|angle_count[4]              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.131      ; 6.748      ;
; 15.357 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|corrected_angle[0]          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.144      ; 6.698      ;
; 15.357 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|corrected_angle[1]          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.144      ; 6.698      ;
; 15.357 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|corrected_angle[2]          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.144      ; 6.698      ;
; 15.357 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|corrected_angle[3]          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.144      ; 6.698      ;
; 15.357 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|single_num_index.010        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.144      ; 6.698      ;
; 15.497 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|single_num_count[3]         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.144      ; 6.558      ;
; 15.497 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|single_num_count[2]         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.144      ; 6.558      ;
; 15.497 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|single_num_count[1]         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.144      ; 6.558      ;
; 15.497 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|single_num_count[0]         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.144      ; 6.558      ;
; 15.497 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|angle_count[1]              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.144      ; 6.558      ;
; 15.806 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|corrected_angle[11]         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.126      ; 6.231      ;
; 15.806 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|corrected_angle[10]         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 2.126      ; 6.231      ;
+--------+------------------------------------------------+-----------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'uart_watcher:uart_watcher_ins|get_image'                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------+--------------------------------------------+----------------------------------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                    ; Launch Clock                                                   ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+--------------------------------------------+----------------------------------------------------------------+-----------------------------------------+--------------+------------+------------+
; -3.739 ; soft_rst_last                                                   ; uart_watcher:uart_watcher_ins|sdram_rd_req ; clock_10hz                                                     ; uart_watcher:uart_watcher_ins|get_image ; 1.000        ; -1.345     ; 3.415      ;
; -2.003 ; capture:capture_ins|sdram_controller:u_meme_controller|dout_vld ; uart_watcher:uart_watcher_ins|sdram_rd_req ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; uart_watcher:uart_watcher_ins|get_image ; 1.000        ; -0.041     ; 2.893      ;
; -1.886 ; full_mover:full_mover_ins|sub_module_reset                      ; uart_watcher:uart_watcher_ins|sdram_rd_req ; pll0_inst|altpll_component|auto_generated|pll1|clk[0]          ; uart_watcher:uart_watcher_ins|get_image ; 1.000        ; 0.808      ; 3.615      ;
; -1.686 ; debug_mux:debug_mux_ins|current_mode                            ; uart_watcher:uart_watcher_ins|sdram_rd_req ; debug_mux:debug_mux_ins|current_mode                           ; uart_watcher:uart_watcher_ins|get_image ; 0.500        ; 1.206      ; 3.664      ;
; -1.236 ; debug_mux:debug_mux_ins|current_mode                            ; uart_watcher:uart_watcher_ins|sdram_rd_req ; debug_mux:debug_mux_ins|current_mode                           ; uart_watcher:uart_watcher_ins|get_image ; 1.000        ; 1.206      ; 3.714      ;
+--------+-----------------------------------------------------------------+--------------------------------------------+----------------------------------------------------------------+-----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'capture:capture_ins|vsync_buf'                                                                                                                                                              ;
+--------+--------------------------------------------+---------------------------------------+-------------------------------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                               ; Launch Clock                                          ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+---------------------------------------+-------------------------------------------------------+-------------------------------+--------------+------------+------------+
; -3.648 ; soft_rst_last                              ; capture:capture_ins|frame_start_latch ; clock_10hz                                            ; capture:capture_ins|vsync_buf ; 0.500        ; -1.050     ; 3.119      ;
; -3.397 ; soft_rst_last                              ; capture:capture_ins|frame_over_latch  ; clock_10hz                                            ; capture:capture_ins|vsync_buf ; 1.000        ; -1.382     ; 3.036      ;
; -2.804 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|frame_start_latch ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|vsync_buf ; 0.500        ; 1.103      ; 4.328      ;
; -2.532 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|frame_over_latch  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|vsync_buf ; 1.000        ; 0.771      ; 4.224      ;
+--------+--------------------------------------------+---------------------------------------+-------------------------------------------------------+-------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'shape_finder:shape_finder_ins|data_req'                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------+-----------------------------------------+----------------------------------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                 ; Launch Clock                                                   ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+-----------------------------------------+----------------------------------------------------------------+----------------------------------------+--------------+------------+------------+
; -3.298 ; soft_rst_last                                                   ; sensor_filter_mid:sensor_filter|req_out ; clock_10hz                                                     ; shape_finder:shape_finder_ins|data_req ; 1.000        ; -1.045     ; 3.274      ;
; -2.697 ; capture:capture_ins|sdram_controller:u_meme_controller|dout_vld ; sensor_filter_mid:sensor_filter|req_out ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; shape_finder:shape_finder_ins|data_req ; 1.000        ; 0.259      ; 3.887      ;
; -2.090 ; full_mover:full_mover_ins|sub_module_reset                      ; sensor_filter_mid:sensor_filter|req_out ; pll0_inst|altpll_component|auto_generated|pll1|clk[0]          ; shape_finder:shape_finder_ins|data_req ; 1.000        ; 1.108      ; 4.119      ;
; -0.741 ; debug_mux:debug_mux_ins|current_mode                            ; sensor_filter_mid:sensor_filter|req_out ; debug_mux:debug_mux_ins|current_mode                           ; shape_finder:shape_finder_ins|data_req ; 0.500        ; 1.506      ; 3.019      ;
; -0.058 ; debug_mux:debug_mux_ins|current_mode                            ; sensor_filter_mid:sensor_filter|req_out ; debug_mux:debug_mux_ins|current_mode                           ; shape_finder:shape_finder_ins|data_req ; 1.000        ; 1.506      ; 2.836      ;
+--------+-----------------------------------------------------------------+-----------------------------------------+----------------------------------------------------------------+----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk_25M'                                                                                                                   ;
+--------+--------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node    ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.466 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|tran_dout[4]  ; clk          ; clk_25M     ; 1.000        ; -0.320     ; 2.137      ;
; -1.466 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[19]      ; clk          ; clk_25M     ; 1.000        ; -0.320     ; 2.137      ;
; -1.466 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[18]      ; clk          ; clk_25M     ; 1.000        ; -0.320     ; 2.137      ;
; -1.466 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[17]      ; clk          ; clk_25M     ; 1.000        ; -0.320     ; 2.137      ;
; -1.466 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[16]      ; clk          ; clk_25M     ; 1.000        ; -0.320     ; 2.137      ;
; -1.466 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[15]      ; clk          ; clk_25M     ; 1.000        ; -0.320     ; 2.137      ;
; -1.466 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[14]      ; clk          ; clk_25M     ; 1.000        ; -0.320     ; 2.137      ;
; -1.466 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[13]      ; clk          ; clk_25M     ; 1.000        ; -0.320     ; 2.137      ;
; -1.466 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[12]      ; clk          ; clk_25M     ; 1.000        ; -0.320     ; 2.137      ;
; -1.466 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[11]      ; clk          ; clk_25M     ; 1.000        ; -0.320     ; 2.137      ;
; -1.466 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[10]      ; clk          ; clk_25M     ; 1.000        ; -0.320     ; 2.137      ;
; -1.464 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|state_c.WAIT  ; clk          ; clk_25M     ; 1.000        ; -0.321     ; 2.134      ;
; -1.456 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|tran_dout[7]  ; clk          ; clk_25M     ; 1.000        ; -0.317     ; 2.130      ;
; -1.456 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|tran_dout[0]  ; clk          ; clk_25M     ; 1.000        ; -0.317     ; 2.130      ;
; -1.456 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|tran_dout[1]  ; clk          ; clk_25M     ; 1.000        ; -0.317     ; 2.130      ;
; -1.456 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|tran_dout[2]  ; clk          ; clk_25M     ; 1.000        ; -0.317     ; 2.130      ;
; -1.456 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|tran_dout[3]  ; clk          ; clk_25M     ; 1.000        ; -0.317     ; 2.130      ;
; -1.456 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|tran_dout[5]  ; clk          ; clk_25M     ; 1.000        ; -0.317     ; 2.130      ;
; -1.418 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|tran_cmd[0]   ; clk          ; clk_25M     ; 1.000        ; -0.329     ; 2.080      ;
; -1.414 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|sda_out_en     ; clk          ; clk_25M     ; 1.000        ; -0.298     ; 2.107      ;
; -1.414 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|sda_out        ; clk          ; clk_25M     ; 1.000        ; -0.298     ; 2.107      ;
; -1.414 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.IDLE   ; clk          ; clk_25M     ; 1.000        ; -0.298     ; 2.107      ;
; -1.414 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.WRITE  ; clk          ; clk_25M     ; 1.000        ; -0.298     ; 2.107      ;
; -1.414 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.START  ; clk          ; clk_25M     ; 1.000        ; -0.298     ; 2.107      ;
; -1.414 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|command[3]     ; clk          ; clk_25M     ; 1.000        ; -0.298     ; 2.107      ;
; -1.414 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|tran_cmd[3]   ; clk          ; clk_25M     ; 1.000        ; -0.298     ; 2.107      ;
; -1.414 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.RACK   ; clk          ; clk_25M     ; 1.000        ; -0.298     ; 2.107      ;
; -1.399 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|tx_data[7]     ; clk          ; clk_25M     ; 1.000        ; -0.297     ; 2.093      ;
; -1.399 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|tx_data[6]     ; clk          ; clk_25M     ; 1.000        ; -0.297     ; 2.093      ;
; -1.399 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|tx_data[5]     ; clk          ; clk_25M     ; 1.000        ; -0.297     ; 2.093      ;
; -1.399 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|tx_data[4]     ; clk          ; clk_25M     ; 1.000        ; -0.297     ; 2.093      ;
; -1.399 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|tx_data[1]     ; clk          ; clk_25M     ; 1.000        ; -0.297     ; 2.093      ;
; -1.399 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|tx_data[0]     ; clk          ; clk_25M     ; 1.000        ; -0.297     ; 2.093      ;
; -1.399 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|tx_data[3]     ; clk          ; clk_25M     ; 1.000        ; -0.297     ; 2.093      ;
; -1.399 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|tx_data[2]     ; clk          ; clk_25M     ; 1.000        ; -0.297     ; 2.093      ;
; -1.399 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[0]     ; clk          ; clk_25M     ; 1.000        ; -0.297     ; 2.093      ;
; -1.399 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|command[1]     ; clk          ; clk_25M     ; 1.000        ; -0.297     ; 2.093      ;
; -1.399 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[1]     ; clk          ; clk_25M     ; 1.000        ; -0.297     ; 2.093      ;
; -1.399 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[3]     ; clk          ; clk_25M     ; 1.000        ; -0.297     ; 2.093      ;
; -1.399 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[2]     ; clk          ; clk_25M     ; 1.000        ; -0.297     ; 2.093      ;
; -1.377 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|tran_dout[6]  ; clk          ; clk_25M     ; 1.000        ; -0.328     ; 2.040      ;
; -1.377 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|state_c.WREQ  ; clk          ; clk_25M     ; 1.000        ; -0.328     ; 2.040      ;
; -1.377 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|state_c.IDLE  ; clk          ; clk_25M     ; 1.000        ; -0.328     ; 2.040      ;
; -1.377 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|config_flag   ; clk          ; clk_25M     ; 1.000        ; -0.328     ; 2.040      ;
; -1.377 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt1[1]       ; clk          ; clk_25M     ; 1.000        ; -0.328     ; 2.040      ;
; -1.377 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|state_c.WRITE ; clk          ; clk_25M     ; 1.000        ; -0.328     ; 2.040      ;
; -1.377 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt1[0]       ; clk          ; clk_25M     ; 1.000        ; -0.328     ; 2.040      ;
; -1.039 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|scl            ; clk          ; clk_25M     ; 1.000        ; -0.306     ; 1.724      ;
; -1.039 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[0]     ; clk          ; clk_25M     ; 1.000        ; -0.306     ; 1.724      ;
; -1.039 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|tran_req      ; clk          ; clk_25M     ; 1.000        ; -0.306     ; 1.724      ;
; -1.039 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.STOP   ; clk          ; clk_25M     ; 1.000        ; -0.306     ; 1.724      ;
; -1.039 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[8]     ; clk          ; clk_25M     ; 1.000        ; -0.306     ; 1.724      ;
; -1.039 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[7]     ; clk          ; clk_25M     ; 1.000        ; -0.306     ; 1.724      ;
; -1.039 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[6]     ; clk          ; clk_25M     ; 1.000        ; -0.306     ; 1.724      ;
; -1.039 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[5]     ; clk          ; clk_25M     ; 1.000        ; -0.306     ; 1.724      ;
; -1.039 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[4]     ; clk          ; clk_25M     ; 1.000        ; -0.306     ; 1.724      ;
; -1.039 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[3]     ; clk          ; clk_25M     ; 1.000        ; -0.306     ; 1.724      ;
; -1.039 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[2]     ; clk          ; clk_25M     ; 1.000        ; -0.306     ; 1.724      ;
; -1.039 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[1]     ; clk          ; clk_25M     ; 1.000        ; -0.306     ; 1.724      ;
; -0.903 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[9]       ; clk          ; clk_25M     ; 1.000        ; -0.305     ; 1.589      ;
; -0.903 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[8]       ; clk          ; clk_25M     ; 1.000        ; -0.305     ; 1.589      ;
; -0.903 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[7]       ; clk          ; clk_25M     ; 1.000        ; -0.305     ; 1.589      ;
; -0.903 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[6]       ; clk          ; clk_25M     ; 1.000        ; -0.305     ; 1.589      ;
; -0.903 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[5]       ; clk          ; clk_25M     ; 1.000        ; -0.305     ; 1.589      ;
; -0.903 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[4]       ; clk          ; clk_25M     ; 1.000        ; -0.305     ; 1.589      ;
; -0.903 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[3]       ; clk          ; clk_25M     ; 1.000        ; -0.305     ; 1.589      ;
; -0.903 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[2]       ; clk          ; clk_25M     ; 1.000        ; -0.305     ; 1.589      ;
; -0.903 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[1]       ; clk          ; clk_25M     ; 1.000        ; -0.305     ; 1.589      ;
; -0.903 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[0]       ; clk          ; clk_25M     ; 1.000        ; -0.305     ; 1.589      ;
+--------+--------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'shape_finder:shape_finder_ins|data_req'                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------+-----------------------------------------+----------------------------------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                 ; Launch Clock                                                   ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-----------------------------------------+----------------------------------------------------------------+----------------------------------------+--------------+------------+------------+
; 0.646 ; debug_mux:debug_mux_ins|current_mode                            ; sensor_filter_mid:sensor_filter|req_out ; debug_mux:debug_mux_ins|current_mode                           ; shape_finder:shape_finder_ins|data_req ; 0.000        ; 1.592      ; 2.721      ;
; 1.324 ; debug_mux:debug_mux_ins|current_mode                            ; sensor_filter_mid:sensor_filter|req_out ; debug_mux:debug_mux_ins|current_mode                           ; shape_finder:shape_finder_ins|data_req ; -0.500       ; 1.592      ; 2.899      ;
; 1.996 ; full_mover:full_mover_ins|sub_module_reset                      ; sensor_filter_mid:sensor_filter|req_out ; pll0_inst|altpll_component|auto_generated|pll1|clk[0]          ; shape_finder:shape_finder_ins|data_req ; 0.000        ; 1.621      ; 3.899      ;
; 2.637 ; capture:capture_ins|sdram_controller:u_meme_controller|dout_vld ; sensor_filter_mid:sensor_filter|req_out ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; shape_finder:shape_finder_ins|data_req ; 0.000        ; 0.682      ; 3.591      ;
; 3.649 ; soft_rst_last                                                   ; sensor_filter_mid:sensor_filter|req_out ; clock_10hz                                                     ; shape_finder:shape_finder_ins|data_req ; 0.000        ; -0.835     ; 3.026      ;
+-------+-----------------------------------------------------------------+-----------------------------------------+----------------------------------------------------------------+----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 1.184 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.477      ;
; 1.184 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.477      ;
; 1.184 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.477      ;
; 1.184 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_state.100000000                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.477      ;
; 1.184 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|f_pop                                                                                                                              ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.477      ;
; 1.410 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_state.000000010                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.704      ;
; 1.410 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_state.001                                                                                                                        ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.704      ;
; 1.410 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[13]                                                                                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.704      ;
; 1.410 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[3]                                                                                                                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.704      ;
; 1.410 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[4]                                                                                                                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.704      ;
; 1.410 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[5]                                                                                                                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.704      ;
; 1.410 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[11]                                                                                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.704      ;
; 1.410 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[6]                                                                                                                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.704      ;
; 1.410 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[9]                                                                                                                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.704      ;
; 1.410 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[10]                                                                                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.704      ;
; 1.410 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[12]                                                                                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.704      ;
; 1.410 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[8]                                                                                                                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.704      ;
; 1.532 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_12                                                                                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.730      ;
; 1.532 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13                                                                                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.730      ;
; 1.666 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[1]                                                                                                                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.959      ;
; 1.666 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[7]                                                                                                                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.959      ;
; 1.666 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2]                                                                                                                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.959      ;
; 1.666 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[0]                                                                                                                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.959      ;
; 1.683 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                                           ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.978      ;
; 1.683 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.978      ;
; 1.683 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.978      ;
; 1.683 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.978      ;
; 1.683 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                                        ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.978      ;
; 1.683 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                                        ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.978      ;
; 1.683 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                                        ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.978      ;
; 1.692 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.988      ;
; 1.692 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.988      ;
; 1.692 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_state.001000000                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.988      ;
; 1.734 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                                           ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.028      ;
; 1.734 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                                           ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.028      ;
; 1.734 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0]                                                                                                                           ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.028      ;
; 1.734 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.028      ;
; 1.734 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                        ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.028      ;
; 1.734 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.028      ;
; 1.734 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_next.010                                                                                                                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.028      ;
; 1.734 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.028      ;
; 1.734 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                        ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.028      ;
; 1.734 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_addr[12]                                                                                                                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.028      ;
; 1.773 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_15                                                                                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.972      ;
; 1.773 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10                                                                                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.972      ;
; 1.773 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14                                                                                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.972      ;
; 1.841 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_data[13]                                                                                                                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 2.011      ;
; 1.841 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_data[12]                                                                                                                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 2.011      ;
; 1.975 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_data[14]~_Duplicate_1                                                                                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.268      ;
; 1.975 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_data[11]~_Duplicate_1                                                                                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.268      ;
; 1.975 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_data[10]~_Duplicate_1                                                                                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.268      ;
; 1.975 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_data[9]~_Duplicate_1                                                                                                             ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.268      ;
; 1.975 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_data[3]~_Duplicate_1                                                                                                             ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.268      ;
; 1.979 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_data[15]~_Duplicate_1                                                                                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.258      ;
; 1.979 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_data[13]~_Duplicate_1                                                                                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.258      ;
; 1.979 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_data[6]~_Duplicate_1                                                                                                             ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.258      ;
; 1.979 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_data[4]~_Duplicate_1                                                                                                             ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.258      ;
; 1.979 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_data[2]~_Duplicate_1                                                                                                             ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.258      ;
; 1.979 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.258      ;
; 1.979 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.258      ;
; 1.981 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[13]                                                                                                                        ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.055     ; 1.985      ;
; 1.981 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[12]                                                                                                                        ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.055     ; 1.985      ;
; 1.987 ; full_mover:full_mover_ins|sub_module_reset                                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|rd_req_last_1                                                                                                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0]          ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.293      ; 3.652      ;
; 2.024 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.312      ;
; 2.024 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|rd_address ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.312      ;
; 2.024 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.312      ;
; 2.071 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11                                                                                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.270      ;
; 2.074 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8                                                                                                                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.276      ;
; 2.074 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9                                                                                                                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.276      ;
; 2.107 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_data[15]                                                                                                                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 2.278      ;
; 2.107 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_data[14]                                                                                                                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 2.278      ;
; 2.107 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_data[10]                                                                                                                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 2.278      ;
; 2.258 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]~_Duplicate_1                                                                                                              ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.536      ;
; 2.258 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]~_Duplicate_1                                                                                                              ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.536      ;
; 2.258 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_state.000001000                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.536      ;
; 2.258 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.536      ;
; 2.258 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]~_Duplicate_1                                                                                                              ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.536      ;
; 2.258 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.536      ;
; 2.258 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|rd_valid[0]                                                                                                                        ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.536      ;
; 2.267 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[10]                                                                                                                        ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.054     ; 2.272      ;
; 2.267 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[15]                                                                                                                        ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.054     ; 2.272      ;
; 2.267 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[14]                                                                                                                        ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.054     ; 2.272      ;
; 2.268 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_data[12]~_Duplicate_1                                                                                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.543      ;
; 2.268 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_data[8]~_Duplicate_1                                                                                                             ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.543      ;
; 2.268 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_data[7]~_Duplicate_1                                                                                                             ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.543      ;
; 2.268 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_data[5]~_Duplicate_1                                                                                                             ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.543      ;
; 2.268 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_data[1]~_Duplicate_1                                                                                                             ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.543      ;
; 2.268 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_data[0]~_Duplicate_1                                                                                                             ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.543      ;
; 2.281 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_next.000001000                                                                                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.560      ;
; 2.281 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_next.000010000                                                                                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.560      ;
; 2.281 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_count[0]                                                                                                                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.560      ;
; 2.281 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_next.000000001                                                                                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.560      ;
; 2.297 ; full_mover:full_mover_ins|sub_module_reset                                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|rd_req_last                                                                                                                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0]          ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.294      ; 3.963      ;
; 2.316 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                          ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 2.630      ;
; 2.405 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_data[11]                                                                                                                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 2.576      ;
; 2.405 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]                                                                                                                          ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 2.576      ;
; 2.408 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_data[9]                                                                                                                          ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 2.582      ;
; 2.408 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_data[8]                                                                                                                          ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 2.582      ;
; 2.502 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]                                                                                                                          ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 2.656      ;
; 2.502 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_addr[11]                                                                                                                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 2.656      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk_25M'                                                                                                                   ;
+-------+--------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node    ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.290 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[9]       ; clk          ; clk_25M     ; 0.000        ; -0.088     ; 1.444      ;
; 1.290 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[8]       ; clk          ; clk_25M     ; 0.000        ; -0.088     ; 1.444      ;
; 1.290 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[7]       ; clk          ; clk_25M     ; 0.000        ; -0.088     ; 1.444      ;
; 1.290 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[6]       ; clk          ; clk_25M     ; 0.000        ; -0.088     ; 1.444      ;
; 1.290 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[5]       ; clk          ; clk_25M     ; 0.000        ; -0.088     ; 1.444      ;
; 1.290 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[4]       ; clk          ; clk_25M     ; 0.000        ; -0.088     ; 1.444      ;
; 1.290 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[3]       ; clk          ; clk_25M     ; 0.000        ; -0.088     ; 1.444      ;
; 1.290 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[2]       ; clk          ; clk_25M     ; 0.000        ; -0.088     ; 1.444      ;
; 1.290 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[1]       ; clk          ; clk_25M     ; 0.000        ; -0.088     ; 1.444      ;
; 1.290 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[0]       ; clk          ; clk_25M     ; 0.000        ; -0.088     ; 1.444      ;
; 1.463 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|scl            ; clk          ; clk_25M     ; 0.000        ; -0.089     ; 1.616      ;
; 1.463 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[0]     ; clk          ; clk_25M     ; 0.000        ; -0.089     ; 1.616      ;
; 1.463 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|tran_req      ; clk          ; clk_25M     ; 0.000        ; -0.089     ; 1.616      ;
; 1.463 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.STOP   ; clk          ; clk_25M     ; 0.000        ; -0.089     ; 1.616      ;
; 1.463 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[8]     ; clk          ; clk_25M     ; 0.000        ; -0.089     ; 1.616      ;
; 1.463 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[7]     ; clk          ; clk_25M     ; 0.000        ; -0.089     ; 1.616      ;
; 1.463 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[6]     ; clk          ; clk_25M     ; 0.000        ; -0.089     ; 1.616      ;
; 1.463 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[5]     ; clk          ; clk_25M     ; 0.000        ; -0.089     ; 1.616      ;
; 1.463 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[4]     ; clk          ; clk_25M     ; 0.000        ; -0.089     ; 1.616      ;
; 1.463 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[3]     ; clk          ; clk_25M     ; 0.000        ; -0.089     ; 1.616      ;
; 1.463 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[2]     ; clk          ; clk_25M     ; 0.000        ; -0.089     ; 1.616      ;
; 1.463 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[1]     ; clk          ; clk_25M     ; 0.000        ; -0.089     ; 1.616      ;
; 1.825 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|tran_dout[6]  ; clk          ; clk_25M     ; 0.000        ; -0.112     ; 1.955      ;
; 1.825 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|tx_data[7]     ; clk          ; clk_25M     ; 0.000        ; -0.080     ; 1.987      ;
; 1.825 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|tx_data[6]     ; clk          ; clk_25M     ; 0.000        ; -0.080     ; 1.987      ;
; 1.825 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|tx_data[5]     ; clk          ; clk_25M     ; 0.000        ; -0.080     ; 1.987      ;
; 1.825 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|tx_data[4]     ; clk          ; clk_25M     ; 0.000        ; -0.080     ; 1.987      ;
; 1.825 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|tx_data[1]     ; clk          ; clk_25M     ; 0.000        ; -0.080     ; 1.987      ;
; 1.825 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|tx_data[0]     ; clk          ; clk_25M     ; 0.000        ; -0.080     ; 1.987      ;
; 1.825 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|tx_data[3]     ; clk          ; clk_25M     ; 0.000        ; -0.080     ; 1.987      ;
; 1.825 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|tx_data[2]     ; clk          ; clk_25M     ; 0.000        ; -0.080     ; 1.987      ;
; 1.825 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[0]     ; clk          ; clk_25M     ; 0.000        ; -0.080     ; 1.987      ;
; 1.825 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|command[1]     ; clk          ; clk_25M     ; 0.000        ; -0.080     ; 1.987      ;
; 1.825 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|state_c.WREQ  ; clk          ; clk_25M     ; 0.000        ; -0.112     ; 1.955      ;
; 1.825 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|state_c.IDLE  ; clk          ; clk_25M     ; 0.000        ; -0.112     ; 1.955      ;
; 1.825 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|config_flag   ; clk          ; clk_25M     ; 0.000        ; -0.112     ; 1.955      ;
; 1.825 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt1[1]       ; clk          ; clk_25M     ; 0.000        ; -0.112     ; 1.955      ;
; 1.825 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|state_c.WRITE ; clk          ; clk_25M     ; 0.000        ; -0.112     ; 1.955      ;
; 1.825 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt1[0]       ; clk          ; clk_25M     ; 0.000        ; -0.112     ; 1.955      ;
; 1.825 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[1]     ; clk          ; clk_25M     ; 0.000        ; -0.080     ; 1.987      ;
; 1.825 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[3]     ; clk          ; clk_25M     ; 0.000        ; -0.080     ; 1.987      ;
; 1.825 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[2]     ; clk          ; clk_25M     ; 0.000        ; -0.080     ; 1.987      ;
; 1.854 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|sda_out_en     ; clk          ; clk_25M     ; 0.000        ; -0.081     ; 2.015      ;
; 1.854 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|sda_out        ; clk          ; clk_25M     ; 0.000        ; -0.081     ; 2.015      ;
; 1.854 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.IDLE   ; clk          ; clk_25M     ; 0.000        ; -0.081     ; 2.015      ;
; 1.854 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.WRITE  ; clk          ; clk_25M     ; 0.000        ; -0.081     ; 2.015      ;
; 1.854 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.START  ; clk          ; clk_25M     ; 0.000        ; -0.081     ; 2.015      ;
; 1.854 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|command[3]     ; clk          ; clk_25M     ; 0.000        ; -0.081     ; 2.015      ;
; 1.854 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|tran_cmd[3]   ; clk          ; clk_25M     ; 0.000        ; -0.081     ; 2.015      ;
; 1.854 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.RACK   ; clk          ; clk_25M     ; 0.000        ; -0.081     ; 2.015      ;
; 1.859 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|tran_cmd[0]   ; clk          ; clk_25M     ; 0.000        ; -0.113     ; 1.988      ;
; 1.890 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|tran_dout[7]  ; clk          ; clk_25M     ; 0.000        ; -0.101     ; 2.031      ;
; 1.890 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|tran_dout[0]  ; clk          ; clk_25M     ; 0.000        ; -0.101     ; 2.031      ;
; 1.890 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|tran_dout[1]  ; clk          ; clk_25M     ; 0.000        ; -0.101     ; 2.031      ;
; 1.890 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|tran_dout[2]  ; clk          ; clk_25M     ; 0.000        ; -0.101     ; 2.031      ;
; 1.890 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|tran_dout[3]  ; clk          ; clk_25M     ; 0.000        ; -0.101     ; 2.031      ;
; 1.890 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|tran_dout[5]  ; clk          ; clk_25M     ; 0.000        ; -0.101     ; 2.031      ;
; 1.901 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|tran_dout[4]  ; clk          ; clk_25M     ; 0.000        ; -0.104     ; 2.039      ;
; 1.901 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[19]      ; clk          ; clk_25M     ; 0.000        ; -0.104     ; 2.039      ;
; 1.901 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[18]      ; clk          ; clk_25M     ; 0.000        ; -0.104     ; 2.039      ;
; 1.901 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[17]      ; clk          ; clk_25M     ; 0.000        ; -0.104     ; 2.039      ;
; 1.901 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[16]      ; clk          ; clk_25M     ; 0.000        ; -0.104     ; 2.039      ;
; 1.901 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[15]      ; clk          ; clk_25M     ; 0.000        ; -0.104     ; 2.039      ;
; 1.901 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[14]      ; clk          ; clk_25M     ; 0.000        ; -0.104     ; 2.039      ;
; 1.901 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[13]      ; clk          ; clk_25M     ; 0.000        ; -0.104     ; 2.039      ;
; 1.901 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[12]      ; clk          ; clk_25M     ; 0.000        ; -0.104     ; 2.039      ;
; 1.901 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[11]      ; clk          ; clk_25M     ; 0.000        ; -0.104     ; 2.039      ;
; 1.901 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[10]      ; clk          ; clk_25M     ; 0.000        ; -0.104     ; 2.039      ;
; 1.907 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|state_c.WAIT  ; clk          ; clk_25M     ; 0.000        ; -0.105     ; 2.044      ;
+-------+--------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'debug_mux:debug_mux_ins|current_mode'                                                                                                                                                                          ;
+-------+--------------------------------------------+---------------------------------------------------+-------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                           ; Launch Clock                                          ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+---------------------------------------------------+-------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; 1.652 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[12] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 2.742      ; 3.974      ;
; 1.748 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[6]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 2.706      ; 4.034      ;
; 1.750 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[14] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 2.712      ; 4.042      ;
; 1.750 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[7]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 2.709      ; 4.039      ;
; 1.751 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[15] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 2.710      ; 4.041      ;
; 1.787 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[13] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 2.212      ; 3.579      ;
; 1.788 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[5]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 2.215      ; 3.583      ;
; 1.798 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[8]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 2.619      ; 3.997      ;
; 1.802 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[0]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 2.746      ; 4.128      ;
; 1.805 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[2]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 2.744      ; 4.129      ;
; 1.806 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[10] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 2.743      ; 4.129      ;
; 1.809 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[4]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 2.741      ; 4.130      ;
; 1.878 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[11] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 2.654      ; 4.112      ;
; 1.906 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[9]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 2.499      ; 3.985      ;
; 1.907 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[1]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 2.497      ; 3.984      ;
; 1.908 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[3]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 2.496      ; 3.984      ;
; 2.875 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[12] ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 0.286      ; 2.671      ;
; 2.971 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[6]  ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 0.250      ; 2.731      ;
; 2.973 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[14] ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 0.256      ; 2.739      ;
; 2.973 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[7]  ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 0.253      ; 2.736      ;
; 2.974 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[15] ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 0.254      ; 2.738      ;
; 3.025 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[0]  ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 0.290      ; 2.825      ;
; 3.028 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[2]  ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 0.288      ; 2.826      ;
; 3.029 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[10] ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 0.287      ; 2.826      ;
; 3.032 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[4]  ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 0.285      ; 2.827      ;
; 3.034 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[8]  ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 0.163      ; 2.707      ;
; 3.048 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[13] ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; -0.244     ; 2.314      ;
; 3.050 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[5]  ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; -0.241     ; 2.319      ;
; 3.101 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[11] ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 0.198      ; 2.809      ;
; 3.171 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[9]  ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 0.043      ; 2.724      ;
; 3.172 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[3]  ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 0.040      ; 2.722      ;
; 3.172 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[1]  ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 0.041      ; 2.723      ;
+-------+--------------------------------------------+---------------------------------------------------+-------------------------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'uart_watcher:uart_watcher_ins|get_image'                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------+--------------------------------------------+----------------------------------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                    ; Launch Clock                                                   ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+--------------------------------------------+----------------------------------------------------------------+-----------------------------------------+--------------+------------+------------+
; 1.805 ; debug_mux:debug_mux_ins|current_mode                            ; uart_watcher:uart_watcher_ins|sdram_rd_req ; debug_mux:debug_mux_ins|current_mode                           ; uart_watcher:uart_watcher_ins|get_image ; 0.000        ; 1.279      ; 3.567      ;
; 1.836 ; full_mover:full_mover_ins|sub_module_reset                      ; uart_watcher:uart_watcher_ins|sdram_rd_req ; pll0_inst|altpll_component|auto_generated|pll1|clk[0]          ; uart_watcher:uart_watcher_ins|get_image ; 0.000        ; 1.308      ; 3.426      ;
; 2.100 ; capture:capture_ins|sdram_controller:u_meme_controller|dout_vld ; uart_watcher:uart_watcher_ins|sdram_rd_req ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; uart_watcher:uart_watcher_ins|get_image ; 0.000        ; 0.369      ; 2.741      ;
; 2.253 ; debug_mux:debug_mux_ins|current_mode                            ; uart_watcher:uart_watcher_ins|sdram_rd_req ; debug_mux:debug_mux_ins|current_mode                           ; uart_watcher:uart_watcher_ins|get_image ; -0.500       ; 1.279      ; 3.515      ;
; 4.199 ; soft_rst_last                                                   ; uart_watcher:uart_watcher_ins|sdram_rd_req ; clock_10hz                                                     ; uart_watcher:uart_watcher_ins|get_image ; 0.000        ; -1.148     ; 3.263      ;
+-------+-----------------------------------------------------------------+--------------------------------------------+----------------------------------------------------------------+-----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clock_10hz'                                                                                                                                                                      ;
+-------+--------------------------------------------+----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                      ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 1.932 ; full_mover:full_mover_ins|delay_en         ; full_mover:full_mover_ins|delay_output       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 2.041      ; 4.255      ;
; 1.932 ; full_mover:full_mover_ins|delay_en         ; full_mover:full_mover_ins|delay_counter[4]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 2.041      ; 4.255      ;
; 1.932 ; full_mover:full_mover_ins|delay_en         ; full_mover:full_mover_ins|delay_counter[0]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 2.041      ; 4.255      ;
; 1.932 ; full_mover:full_mover_ins|delay_en         ; full_mover:full_mover_ins|delay_counter[1]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 2.041      ; 4.255      ;
; 1.932 ; full_mover:full_mover_ins|delay_en         ; full_mover:full_mover_ins|delay_counter[2]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 2.041      ; 4.255      ;
; 1.932 ; full_mover:full_mover_ins|delay_en         ; full_mover:full_mover_ins|delay_counter[3]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 2.041      ; 4.255      ;
; 2.489 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|latency_of_fifo_reset[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 2.478      ; 5.249      ;
; 2.489 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|latency_of_fifo_reset[2] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 2.478      ; 5.249      ;
; 2.489 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|latency_of_fifo_reset[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 2.478      ; 5.249      ;
; 2.489 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|fifo_ok_status           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 2.478      ; 5.249      ;
; 5.083 ; soft_rst_last                              ; capture:capture_ins|latency_of_fifo_reset[1] ; clock_10hz                                            ; clock_10hz  ; 0.000        ; -0.003     ; 5.292      ;
; 5.083 ; soft_rst_last                              ; capture:capture_ins|latency_of_fifo_reset[2] ; clock_10hz                                            ; clock_10hz  ; 0.000        ; -0.003     ; 5.292      ;
; 5.083 ; soft_rst_last                              ; capture:capture_ins|latency_of_fifo_reset[0] ; clock_10hz                                            ; clock_10hz  ; 0.000        ; -0.003     ; 5.292      ;
; 5.083 ; soft_rst_last                              ; capture:capture_ins|fifo_ok_status           ; clock_10hz                                            ; clock_10hz  ; 0.000        ; -0.003     ; 5.292      ;
+-------+--------------------------------------------+----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll0_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                     ;
+-------+----------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                                    ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 2.146 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_x_buf[0]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.436      ;
; 2.146 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_y_buf[2]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.436      ;
; 2.146 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_y_buf[3]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.436      ;
; 2.146 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_y_buf[4]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.436      ;
; 2.146 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_y_buf[5]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.436      ;
; 2.146 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_y_buf[6]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.436      ;
; 2.146 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_y_buf[7]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.436      ;
; 2.857 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_x_buf[5]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.144      ;
; 2.857 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_x_buf[6]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.144      ;
; 2.857 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_x_buf[7]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.144      ;
; 2.857 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_x_buf[8]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.144      ;
; 2.941 ; mover_enable_last                            ; full_mover:full_mover_ins|color_select_state_machine[0]    ; clock_10hz                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.468     ; 1.785      ;
; 2.941 ; mover_enable_last                            ; full_mover:full_mover_ins|shape_operation_en               ; clock_10hz                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.468     ; 1.785      ;
; 2.941 ; mover_enable_last                            ; full_mover:full_mover_ins|color_select_state_machine[2]    ; clock_10hz                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.468     ; 1.785      ;
; 2.941 ; mover_enable_last                            ; full_mover:full_mover_ins|color_select_state_machine[1]    ; clock_10hz                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.468     ; 1.785      ;
; 3.130 ; mover_enable_last                            ; full_mover:full_mover_ins|color_select[0]                  ; clock_10hz                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.467     ; 1.975      ;
; 3.130 ; mover_enable_last                            ; full_mover:full_mover_ins|color_select[1]                  ; clock_10hz                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.467     ; 1.975      ;
; 3.191 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_x_buf[1]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.482      ;
; 3.191 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_x_buf[2]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.482      ;
; 3.191 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_x_buf[3]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.482      ;
; 3.191 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_x_buf[4]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.482      ;
; 3.412 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|shape_operation_state_machine[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 3.707      ;
; 3.412 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|shape_operation_state_machine[2] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 3.707      ;
; 3.412 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|move_operation_en                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 3.707      ;
; 3.412 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|shape_operation_state_machine[3] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 3.707      ;
; 3.412 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|shape_operation_state_machine[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 3.707      ;
; 3.412 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|target_lut_address_base[4]       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 3.707      ;
; 3.478 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_y_buf[1]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 3.770      ;
; 3.478 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|target_lut_address_base[5]       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 3.770      ;
; 3.478 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|target_lut_address_base[3]       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 3.770      ;
; 3.478 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|target_lut_address_base[2]       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 3.770      ;
; 4.197 ; mover_enable_last                            ; full_mover:full_mover_ins|sub_module_reset                 ; clock_10hz                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.451     ; 3.058      ;
+-------+----------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'capture:capture_ins|pclk_buf'                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                                                                                                                                                                                            ; Launch Clock                                          ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+------------------------------+--------------+------------+------------+
; 2.147 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe18a[2] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.445      ; 4.884      ;
; 2.147 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[1]                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.445      ; 4.884      ;
; 2.147 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[3]                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.445      ; 4.884      ;
; 2.147 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[0]                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.445      ; 4.884      ;
; 2.147 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[2]                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.445      ; 4.884      ;
; 2.147 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[1]                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.445      ; 4.884      ;
; 2.147 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[2]                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.445      ; 4.884      ;
; 2.147 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[3]                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.445      ; 4.884      ;
; 2.147 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[4]                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.445      ; 4.884      ;
; 2.147 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[3]                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.445      ; 4.884      ;
; 2.150 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|delayed_wrptr_g[4]                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.452      ; 4.894      ;
; 2.150 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|delayed_wrptr_g[2]                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.452      ; 4.894      ;
; 2.150 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe18a[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.452      ; 4.894      ;
; 2.150 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe18a[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.452      ; 4.894      ;
; 2.150 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe18a[4] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.452      ; 4.894      ;
; 2.150 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[4] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.452      ; 4.894      ;
; 2.150 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe18a[3] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.452      ; 4.894      ;
; 2.196 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.441      ; 4.929      ;
; 2.196 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[5]                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.441      ; 4.929      ;
; 2.196 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[4]                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.441      ; 4.929      ;
; 2.196 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[2]                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.441      ; 4.929      ;
; 2.196 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[1]                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.441      ; 4.929      ;
; 2.196 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[3]                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.441      ; 4.929      ;
; 2.196 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[0]                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.441      ; 4.929      ;
; 2.265 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.448      ; 5.005      ;
; 2.265 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.448      ; 5.005      ;
; 2.265 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.448      ; 5.005      ;
; 2.265 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.448      ; 5.005      ;
; 2.265 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.448      ; 5.005      ;
; 2.265 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.448      ; 5.005      ;
; 2.265 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.448      ; 5.005      ;
; 2.265 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.448      ; 5.005      ;
; 2.265 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.448      ; 5.005      ;
; 2.265 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[2] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.448      ; 5.005      ;
; 2.265 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.448      ; 5.005      ;
; 2.265 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[3] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.448      ; 5.005      ;
; 2.265 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.448      ; 5.005      ;
; 2.265 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[2]                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.448      ; 5.005      ;
; 2.265 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[1]                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.448      ; 5.005      ;
; 2.265 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[0]                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.448      ; 5.005      ;
; 2.343 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|delayed_wrptr_g[3]                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.447      ; 5.082      ;
; 2.343 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[4]                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.447      ; 5.082      ;
; 2.738 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.449      ; 5.479      ;
; 2.849 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|delayed_wrptr_g[1]                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.451      ; 5.592      ;
; 2.849 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|delayed_wrptr_g[0]                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.451      ; 5.592      ;
; 3.370 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe18a[2] ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.011     ; 3.581      ;
; 3.370 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[1]                               ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.011     ; 3.581      ;
; 3.370 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[3]                                              ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.011     ; 3.581      ;
; 3.370 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[0]                               ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.011     ; 3.581      ;
; 3.370 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[2]                               ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.011     ; 3.581      ;
; 3.370 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[1]                               ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.011     ; 3.581      ;
; 3.370 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[2]                               ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.011     ; 3.581      ;
; 3.370 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[3]                               ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.011     ; 3.581      ;
; 3.370 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[4]                               ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.011     ; 3.581      ;
; 3.370 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[3]                               ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.011     ; 3.581      ;
; 3.379 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|delayed_wrptr_g[4]                                          ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.004     ; 3.597      ;
; 3.379 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|delayed_wrptr_g[2]                                          ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.004     ; 3.597      ;
; 3.379 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe18a[1] ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.004     ; 3.597      ;
; 3.379 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe18a[0] ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.004     ; 3.597      ;
; 3.379 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe18a[4] ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.004     ; 3.597      ;
; 3.379 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[4] ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.004     ; 3.597      ;
; 3.379 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe18a[3] ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.004     ; 3.597      ;
; 3.419 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.015     ; 3.626      ;
; 3.419 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[5]                                                  ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.015     ; 3.626      ;
; 3.419 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[4]                                                  ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.015     ; 3.626      ;
; 3.419 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[2]                                                  ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.015     ; 3.626      ;
; 3.419 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[1]                                                  ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.015     ; 3.626      ;
; 3.419 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[3]                                                  ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.015     ; 3.626      ;
; 3.419 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[0]                                                  ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.015     ; 3.626      ;
; 3.488 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.008     ; 3.702      ;
; 3.488 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.008     ; 3.702      ;
; 3.488 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                   ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.008     ; 3.702      ;
; 3.488 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.008     ; 3.702      ;
; 3.488 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.008     ; 3.702      ;
; 3.488 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.008     ; 3.702      ;
; 3.488 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.008     ; 3.702      ;
; 3.488 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[1] ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.008     ; 3.702      ;
; 3.488 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[0] ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.008     ; 3.702      ;
; 3.488 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[2] ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.008     ; 3.702      ;
; 3.488 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.008     ; 3.702      ;
; 3.488 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[3] ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.008     ; 3.702      ;
; 3.488 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.008     ; 3.702      ;
; 3.488 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[2]                                              ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.008     ; 3.702      ;
; 3.488 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[1]                                              ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.008     ; 3.702      ;
; 3.488 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[0]                                              ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.008     ; 3.702      ;
; 3.566 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|delayed_wrptr_g[3]                                          ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.009     ; 3.779      ;
; 3.566 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[4]                                              ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.009     ; 3.779      ;
; 3.961 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                   ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.007     ; 4.176      ;
; 4.072 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|delayed_wrptr_g[1]                                          ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.005     ; 4.289      ;
; 4.072 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|delayed_wrptr_g[0]                                          ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.005     ; 4.289      ;
+-------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk'                                                                                                                                                                                                                      ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                                                           ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 2.416 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|corrected_angle[7]          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.666      ; 5.374      ;
; 2.416 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|corrected_angle[6]          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.666      ; 5.374      ;
; 2.416 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|corrected_angle[5]          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.666      ; 5.374      ;
; 2.416 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|corrected_angle[4]          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.666      ; 5.374      ;
; 2.416 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|single_num_index.100        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.666      ; 5.374      ;
; 2.442 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|corrected_angle[11]         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.648      ; 5.382      ;
; 2.442 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|corrected_angle[10]         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.648      ; 5.382      ;
; 2.442 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|corrected_angle[9]          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.648      ; 5.382      ;
; 2.442 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|corrected_angle[8]          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.648      ; 5.382      ;
; 2.446 ; full_mover:full_mover_ins|sub_module_reset     ; sensor_filter_mid:sensor_filter|green_color_data[5]                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.629      ; 5.367      ;
; 2.446 ; full_mover:full_mover_ins|sub_module_reset     ; sensor_filter_mid:sensor_filter|green_color_data[6]                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.629      ; 5.367      ;
; 2.446 ; full_mover:full_mover_ins|sub_module_reset     ; sensor_filter_mid:sensor_filter|green_color_data[7]                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.629      ; 5.367      ;
; 2.503 ; full_mover:full_mover_ins|sub_module_reset     ; sensor_filter_mid:sensor_filter|red_color_data[5]                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.645      ; 5.440      ;
; 2.503 ; full_mover:full_mover_ins|sub_module_reset     ; sensor_filter_mid:sensor_filter|red_color_data[6]                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.645      ; 5.440      ;
; 2.522 ; full_mover:full_mover_ins|sub_module_reset     ; sensor_filter_mid:sensor_filter|red_color_data[3]                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.645      ; 5.459      ;
; 2.522 ; full_mover:full_mover_ins|sub_module_reset     ; sensor_filter_mid:sensor_filter|red_color_data[4]                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.645      ; 5.459      ;
; 2.522 ; full_mover:full_mover_ins|sub_module_reset     ; sensor_filter_mid:sensor_filter|red_color_data[7]                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.645      ; 5.459      ;
; 2.541 ; full_mover:full_mover_ins|sub_module_reset     ; sensor_filter_mid:sensor_filter|blue_color_data[4]                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.640      ; 5.473      ;
; 2.541 ; full_mover:full_mover_ins|sub_module_reset     ; sensor_filter_mid:sensor_filter|blue_color_data[6]                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.640      ; 5.473      ;
; 2.541 ; full_mover:full_mover_ins|sub_module_reset     ; sensor_filter_mid:sensor_filter|blue_color_data[7]                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.640      ; 5.473      ;
; 2.544 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|sended_pixel_counter[0]                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.658      ; 5.494      ;
; 2.547 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|WR_last              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.640      ; 5.479      ;
; 2.547 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|WR_last_1            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.640      ; 5.479      ;
; 2.547 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|last_baud_clock      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.640      ; 5.479      ;
; 2.547 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|busy                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.640      ; 5.479      ;
; 2.547 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|clock_skipper[0]                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.640      ; 5.479      ;
; 2.547 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|clock_skipper[1]                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.640      ; 5.479      ;
; 2.547 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|clock_skipper[2]                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.640      ; 5.479      ;
; 2.547 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|clock_skipper[3]                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.640      ; 5.479      ;
; 2.547 ; full_mover:full_mover_ins|sub_module_reset     ; capture:capture_ins|ready_to_read                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.640      ; 5.479      ;
; 2.547 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|data_line_write_buf  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.640      ; 5.479      ;
; 2.566 ; full_mover:full_mover_ins|sub_module_reset     ; sensor_filter_mid:sensor_filter|blue_color_data[3]                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.659      ; 5.517      ;
; 2.589 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|uart_op_index[4]                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.644      ; 5.525      ;
; 2.589 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|uart_op_index[1]                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.644      ; 5.525      ;
; 2.589 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|uart_op_index[3]                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.644      ; 5.525      ;
; 2.589 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|uart_op_index[0]                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.644      ; 5.525      ;
; 2.589 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|uart_op_index[2]                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.644      ; 5.525      ;
; 2.614 ; full_mover:full_mover_ins|sub_module_reset     ; sensor_filter_mid:sensor_filter|green_color_data[4]                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.645      ; 5.551      ;
; 2.614 ; full_mover:full_mover_ins|sub_module_reset     ; sensor_filter_mid:sensor_filter|blue_color_data[5]                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.645      ; 5.551      ;
; 2.621 ; full_mover:full_mover_ins|sub_module_reset     ; sensor_filter_mid:sensor_filter|green_color_data[2]                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.642      ; 5.555      ;
; 2.621 ; full_mover:full_mover_ins|sub_module_reset     ; sensor_filter_mid:sensor_filter|green_color_data[3]                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.642      ; 5.555      ;
; 2.632 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|operator_counter[2]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.657      ; 5.581      ;
; 2.632 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|operator_counter[1]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.657      ; 5.581      ;
; 2.632 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|operator_counter[0]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.657      ; 5.581      ;
; 2.632 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|operator_counter[3]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.657      ; 5.581      ;
; 2.639 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|send_pixel_state[1]                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.645      ; 5.576      ;
; 2.639 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|send_pixel_state[2]                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.645      ; 5.576      ;
; 2.639 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|uart_op_index[5]                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.645      ; 5.576      ;
; 2.639 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|uart_write_en                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.645      ; 5.576      ;
; 2.639 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|send_pixel_state[0]                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.645      ; 5.576      ;
; 2.648 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|sended_pixel_counter[1]                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.624      ; 5.564      ;
; 2.648 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|sended_pixel_counter[2]                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.624      ; 5.564      ;
; 2.648 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|sended_pixel_counter[3]                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.624      ; 5.564      ;
; 2.648 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|sended_pixel_counter[4]                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.624      ; 5.564      ;
; 2.648 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|sended_pixel_counter[5]                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.624      ; 5.564      ;
; 2.648 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|sended_pixel_counter[6]                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.624      ; 5.564      ;
; 2.648 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|sended_pixel_counter[7]                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.624      ; 5.564      ;
; 2.648 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|sended_pixel_counter[8]                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.624      ; 5.564      ;
; 2.648 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|sended_pixel_counter[9]                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.624      ; 5.564      ;
; 2.648 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|sended_pixel_counter[10]                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.624      ; 5.564      ;
; 2.648 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|sended_pixel_counter[11]                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.624      ; 5.564      ;
; 2.648 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|sended_pixel_counter[12]                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.624      ; 5.564      ;
; 2.648 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|sended_pixel_counter[13]                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.624      ; 5.564      ;
; 2.648 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|sended_pixel_counter[14]                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.624      ; 5.564      ;
; 2.648 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|sended_pixel_counter[15]                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.624      ; 5.564      ;
; 2.648 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|sended_pixel_counter[16]                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.624      ; 5.564      ;
; 2.656 ; full_mover:full_mover_ins|sub_module_reset     ; sensor_filter_mid:sensor_filter|work_state[1]                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.652      ; 5.600      ;
; 2.658 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.642      ; 5.592      ;
; 2.658 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.642      ; 5.592      ;
; 2.658 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[3] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.642      ; 5.592      ;
; 2.658 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[4] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.642      ; 5.592      ;
; 2.658 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[5] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.642      ; 5.592      ;
; 2.658 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[6] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.642      ; 5.592      ;
; 2.658 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[7] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.642      ; 5.592      ;
; 2.658 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[8] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.642      ; 5.592      ;
; 2.658 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[2] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.642      ; 5.592      ;
; 2.658 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_generate   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.642      ; 5.592      ;
; 2.730 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|single_num_count[3]         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.667      ; 5.689      ;
; 2.730 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|single_num_count[2]         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.667      ; 5.689      ;
; 2.730 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|single_num_count[1]         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.667      ; 5.689      ;
; 2.730 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|single_num_count[0]         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.667      ; 5.689      ;
; 2.730 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|angle_count[1]              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.667      ; 5.689      ;
; 2.734 ; full_mover:full_mover_ins|sub_module_reset     ; sensor_filter_mid:sensor_filter|ack_in_last                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.642      ; 5.668      ;
; 2.734 ; full_mover:full_mover_ins|sub_module_reset     ; sensor_filter_mid:sensor_filter|ack_in_last_1                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.642      ; 5.668      ;
; 2.734 ; full_mover:full_mover_ins|sub_module_reset     ; sensor_filter_mid:sensor_filter|work_state[0]                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.642      ; 5.668      ;
; 2.734 ; full_mover:full_mover_ins|sub_module_reset     ; sensor_filter_mid:sensor_filter|work_state[2]                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.642      ; 5.668      ;
; 2.734 ; full_mover:full_mover_ins|sub_module_reset     ; sensor_filter_mid:sensor_filter|ack_out                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.642      ; 5.668      ;
; 2.734 ; full_mover:full_mover_ins|sub_module_reset     ; sensor_filter_mid:sensor_filter|color_out                                         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.642      ; 5.668      ;
; 2.849 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|corrected_angle[0]          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.666      ; 5.807      ;
; 2.849 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|corrected_angle[1]          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.666      ; 5.807      ;
; 2.849 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|corrected_angle[2]          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.666      ; 5.807      ;
; 2.849 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|corrected_angle[3]          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.666      ; 5.807      ;
; 2.849 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|single_num_index.010        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.666      ; 5.807      ;
; 2.931 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|angle_count[11]             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.653      ; 5.876      ;
; 2.931 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|angle_count[9]              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.653      ; 5.876      ;
; 2.931 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|angle_count[8]              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.653      ; 5.876      ;
; 2.931 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|angle_count[7]              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.653      ; 5.876      ;
; 2.931 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|angle_count[6]              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.653      ; 5.876      ;
; 2.931 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|angle_count[4]              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.653      ; 5.876      ;
; 2.973 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|angle_count[0]              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.666      ; 5.931      ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'capture:capture_ins|vsync_buf'                                                                                                                                                              ;
+-------+--------------------------------------------+---------------------------------------+-------------------------------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                               ; Launch Clock                                          ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+---------------------------------------+-------------------------------------------------------+-------------------------------+--------------+------------+------------+
; 2.464 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|frame_over_latch  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|vsync_buf ; 0.000        ; 1.270      ; 4.016      ;
; 2.697 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|frame_start_latch ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|vsync_buf ; -0.500       ; 1.616      ; 4.095      ;
; 3.724 ; soft_rst_last                              ; capture:capture_ins|frame_over_latch  ; clock_10hz                                            ; capture:capture_ins|vsync_buf ; 0.000        ; -1.186     ; 2.750      ;
; 3.978 ; soft_rst_last                              ; capture:capture_ins|frame_start_latch ; clock_10hz                                            ; capture:capture_ins|vsync_buf ; -0.500       ; -0.840     ; 2.850      ;
+-------+--------------------------------------------+---------------------------------------+-------------------------------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll0_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                 ;
+-------+--------------------------------------------+----------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                                  ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+----------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 3.179 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_max_8[1]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.691      ; 4.102      ;
; 3.179 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_max_8[2]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.691      ; 4.102      ;
; 3.179 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_max_8[3]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.691      ; 4.102      ;
; 3.179 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_max_8[4]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.691      ; 4.102      ;
; 3.179 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_max_8[5]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.691      ; 4.102      ;
; 3.179 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_max_8[6]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.691      ; 4.102      ;
; 3.179 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_max_8[7]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.691      ; 4.102      ;
; 3.179 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_max_8[0]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.691      ; 4.102      ;
; 3.196 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|hexagon_y[7]               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.689      ; 4.117      ;
; 3.196 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|hexagon_y[5]               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.689      ; 4.117      ;
; 3.196 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|hexagon_y[1]               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.689      ; 4.117      ;
; 3.196 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|hexagon_x[4]               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.689      ; 4.117      ;
; 3.196 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|hexagon_x[1]               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.689      ; 4.117      ;
; 3.408 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|x_min_1[8]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.744      ; 4.384      ;
; 3.446 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_min_8[1]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.691      ; 4.369      ;
; 3.446 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_min_8[2]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.691      ; 4.369      ;
; 3.446 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_min_8[3]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.691      ; 4.369      ;
; 3.446 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_min_8[4]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.691      ; 4.369      ;
; 3.446 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_min_8[5]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.691      ; 4.369      ;
; 3.446 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_min_8[6]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.691      ; 4.369      ;
; 3.446 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_min_8[7]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.691      ; 4.369      ;
; 3.446 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_min_8[0]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.691      ; 4.369      ;
; 3.450 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|x_min_1[2]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.702      ; 4.384      ;
; 3.450 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|x_min_1[4]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.702      ; 4.384      ;
; 3.450 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|x_min_1[6]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.702      ; 4.384      ;
; 3.450 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|x_min_1[0]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.702      ; 4.384      ;
; 3.455 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|x_min_in_line_current_6[8] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.659      ; 4.346      ;
; 3.459 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|x_max_6[1]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.704      ; 4.395      ;
; 3.459 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|x_max_6[2]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.704      ; 4.395      ;
; 3.459 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|x_max_6[3]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.704      ; 4.395      ;
; 3.459 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|x_max_6[4]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.704      ; 4.395      ;
; 3.459 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|x_max_6[6]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.704      ; 4.395      ;
; 3.462 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|area_3[0]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.702      ; 4.396      ;
; 3.462 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|area_3[1]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.702      ; 4.396      ;
; 3.462 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|area_3[2]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.702      ; 4.396      ;
; 3.462 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|area_3[3]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.702      ; 4.396      ;
; 3.462 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|area_3[4]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.702      ; 4.396      ;
; 3.462 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|area_3[5]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.702      ; 4.396      ;
; 3.462 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|area_3[6]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.702      ; 4.396      ;
; 3.462 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|area_3[7]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.702      ; 4.396      ;
; 3.462 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|area_3[8]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.702      ; 4.396      ;
; 3.462 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|area_3[9]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.702      ; 4.396      ;
; 3.462 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|area_3[10]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.702      ; 4.396      ;
; 3.462 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|last_operate_y_3[2]        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.702      ; 4.396      ;
; 3.462 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|last_operate_y_3[4]        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.702      ; 4.396      ;
; 3.462 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|last_operate_y_3[5]        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.702      ; 4.396      ;
; 3.462 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|last_operate_y_3[7]        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.702      ; 4.396      ;
; 3.475 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_min_1[1]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.687      ; 4.394      ;
; 3.475 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_min_1[2]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.687      ; 4.394      ;
; 3.475 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_min_1[3]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.687      ; 4.394      ;
; 3.475 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_min_1[4]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.687      ; 4.394      ;
; 3.475 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_min_1[5]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.687      ; 4.394      ;
; 3.475 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_min_1[6]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.687      ; 4.394      ;
; 3.475 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_min_1[7]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.687      ; 4.394      ;
; 3.475 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_min_1[0]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.687      ; 4.394      ;
; 3.482 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|x_min_6[8]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.733      ; 4.447      ;
; 3.491 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|x_min_in_line_3[6]         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.204      ; 3.927      ;
; 3.491 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|x_max_in_line_3[4]         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.204      ; 3.927      ;
; 3.491 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|x_max_in_line_3[5]         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.204      ; 3.927      ;
; 3.491 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|x_max_3[6]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.204      ; 3.927      ;
; 3.497 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_min_5[4]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.725      ; 4.454      ;
; 3.499 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|hexagon_x[8]               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.749      ; 4.480      ;
; 3.505 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_min_5[1]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.734      ; 4.471      ;
; 3.505 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_min_5[2]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.734      ; 4.471      ;
; 3.505 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_min_5[3]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.734      ; 4.471      ;
; 3.505 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_min_5[5]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.734      ; 4.471      ;
; 3.505 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_min_5[6]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.734      ; 4.471      ;
; 3.505 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_min_5[7]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.734      ; 4.471      ;
; 3.505 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_min_5[0]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.734      ; 4.471      ;
; 3.510 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|square_y[1]                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.202      ; 3.944      ;
; 3.510 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|square_y[2]                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.202      ; 3.944      ;
; 3.521 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|current_y[0]               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.645      ; 4.398      ;
; 3.521 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|current_y[1]               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.645      ; 4.398      ;
; 3.521 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|current_y[2]               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.645      ; 4.398      ;
; 3.521 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|current_y[3]               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.645      ; 4.398      ;
; 3.521 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|current_y[4]               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.645      ; 4.398      ;
; 3.521 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|current_y[5]               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.645      ; 4.398      ;
; 3.521 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|current_y[6]               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.645      ; 4.398      ;
; 3.521 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|current_y[7]               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.645      ; 4.398      ;
; 3.542 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_max_4[1]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.202      ; 3.976      ;
; 3.542 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_max_4[2]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.202      ; 3.976      ;
; 3.542 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_max_4[3]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.202      ; 3.976      ;
; 3.542 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_max_4[4]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.202      ; 3.976      ;
; 3.542 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_max_4[5]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.202      ; 3.976      ;
; 3.542 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_max_4[6]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.202      ; 3.976      ;
; 3.542 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_max_4[0]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.202      ; 3.976      ;
; 3.562 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|x_min_in_line_current_6[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.204      ; 3.998      ;
; 3.562 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|x_min_in_line_current_6[2] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.204      ; 3.998      ;
; 3.562 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|x_min_in_line_current_6[3] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.204      ; 3.998      ;
; 3.562 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|x_min_in_line_current_6[4] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.204      ; 3.998      ;
; 3.562 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|x_min_in_line_current_6[5] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.204      ; 3.998      ;
; 3.562 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|x_min_in_line_current_6[6] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.204      ; 3.998      ;
; 3.562 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|x_min_in_line_current_6[7] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.204      ; 3.998      ;
; 3.562 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|x_min_in_line_current_6[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.204      ; 3.998      ;
; 3.562 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_min_4[1]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.204      ; 3.998      ;
; 3.562 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_min_4[4]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.204      ; 3.998      ;
; 3.564 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|x_min_in_line_current_5[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.727      ; 4.523      ;
; 3.564 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|x_min_in_line_current_5[2] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.727      ; 4.523      ;
; 3.564 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|x_min_in_line_current_5[3] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.727      ; 4.523      ;
; 3.564 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|x_min_in_line_current_5[4] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.727      ; 4.523      ;
+-------+--------------------------------------------+----------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                                                                                                                                                                                            ; Launch Clock                                          ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 4.207  ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~portb_address_reg0   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -0.959       ; -0.867     ; 2.725      ;
; 4.578  ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                      ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -0.959       ; -1.176     ; 2.745      ;
; 4.588  ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[4] ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -0.959       ; -1.176     ; 2.755      ;
; 4.588  ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4] ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -0.959       ; -1.176     ; 2.755      ;
; 4.588  ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[3] ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -0.959       ; -1.176     ; 2.755      ;
; 4.588  ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[3] ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -0.959       ; -1.176     ; 2.755      ;
; 4.588  ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -0.959       ; -1.176     ; 2.755      ;
; 4.588  ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                      ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -0.959       ; -1.176     ; 2.755      ;
; 4.588  ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                      ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -0.959       ; -1.176     ; 2.755      ;
; 4.588  ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -0.959       ; -1.176     ; 2.755      ;
; 4.588  ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[2] ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -0.959       ; -1.176     ; 2.755      ;
; 4.588  ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[2] ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -0.959       ; -1.176     ; 2.755      ;
; 4.588  ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[1] ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -0.959       ; -1.176     ; 2.755      ;
; 4.588  ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[1] ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -0.959       ; -1.176     ; 2.755      ;
; 4.588  ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[0] ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -0.959       ; -1.176     ; 2.755      ;
; 4.588  ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[0] ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -0.959       ; -1.176     ; 2.755      ;
; 4.588  ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -0.959       ; -1.176     ; 2.755      ;
; 5.431  ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[1]                 ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -0.959       ; -1.177     ; 3.597      ;
; 5.431  ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]                 ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -0.959       ; -1.177     ; 3.597      ;
; 5.431  ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                         ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -0.959       ; -1.177     ; 3.597      ;
; 5.431  ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -0.959       ; -1.177     ; 3.597      ;
; 5.431  ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[3]                                                  ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -0.959       ; -1.177     ; 3.597      ;
; 5.431  ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[4]                                                  ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -0.959       ; -1.177     ; 3.597      ;
; 5.431  ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[2]                                                  ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -0.959       ; -1.177     ; 3.597      ;
; 5.431  ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[1]                                                  ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -0.959       ; -1.177     ; 3.597      ;
; 5.431  ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[0]                                                  ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -0.959       ; -1.177     ; 3.597      ;
; 15.972 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~portb_address_reg0   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -13.959      ; 1.589      ; 4.016      ;
; 16.293 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -13.959      ; 1.280      ; 3.986      ;
; 16.330 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[4] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -13.959      ; 1.280      ; 4.023      ;
; 16.330 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -13.959      ; 1.280      ; 4.023      ;
; 16.330 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[3] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -13.959      ; 1.280      ; 4.023      ;
; 16.330 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[3] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -13.959      ; 1.280      ; 4.023      ;
; 16.330 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -13.959      ; 1.280      ; 4.023      ;
; 16.330 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -13.959      ; 1.280      ; 4.023      ;
; 16.330 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -13.959      ; 1.280      ; 4.023      ;
; 16.330 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -13.959      ; 1.280      ; 4.023      ;
; 16.330 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[2] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -13.959      ; 1.280      ; 4.023      ;
; 16.330 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[2] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -13.959      ; 1.280      ; 4.023      ;
; 16.330 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -13.959      ; 1.280      ; 4.023      ;
; 16.330 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -13.959      ; 1.280      ; 4.023      ;
; 16.330 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -13.959      ; 1.280      ; 4.023      ;
; 16.330 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -13.959      ; 1.280      ; 4.023      ;
; 16.330 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -13.959      ; 1.280      ; 4.023      ;
; 17.202 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[1]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -13.959      ; 1.279      ; 4.894      ;
; 17.202 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -13.959      ; 1.279      ; 4.894      ;
; 17.202 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -13.959      ; 1.279      ; 4.894      ;
; 17.202 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -13.959      ; 1.279      ; 4.894      ;
; 17.202 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[3]                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -13.959      ; 1.279      ; 4.894      ;
; 17.202 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[4]                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -13.959      ; 1.279      ; 4.894      ;
; 17.202 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[2]                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -13.959      ; 1.279      ; 4.894      ;
; 17.202 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[1]                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -13.959      ; 1.279      ; 4.894      ;
; 17.202 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[0]                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -13.959      ; 1.279      ; 4.894      ;
+--------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                              ;
+------------+-----------------+----------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                     ; Note                                           ;
+------------+-----------------+----------------------------------------------------------------+------------------------------------------------+
; 41.55 MHz  ; 41.55 MHz       ; pll0_inst|altpll_component|auto_generated|pll1|clk[1]          ;                                                ;
; 53.42 MHz  ; 53.42 MHz       ; clk                                                            ;                                                ;
; 86.87 MHz  ; 86.87 MHz       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 105.17 MHz ; 105.17 MHz      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0]          ;                                                ;
; 169.75 MHz ; 169.75 MHz      ; clk_25M                                                        ;                                                ;
; 226.09 MHz ; 226.09 MHz      ; clock_10hz                                                     ;                                                ;
; 247.52 MHz ; 238.04 MHz      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; limit due to minimum period restriction (tmin) ;
; 263.5 MHz  ; 238.04 MHz      ; capture:capture_ins|pclk_buf                                   ; limit due to minimum period restriction (tmin) ;
; 271.37 MHz ; 271.37 MHz      ; debug_mux:debug_mux_ins|current_mode                           ;                                                ;
; 351.12 MHz ; 351.12 MHz      ; capture:capture_ins|vsync_buf                                  ;                                                ;
+------------+-----------------+----------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                      ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; pll0_inst|altpll_component|auto_generated|pll1|clk[0]          ; -6.170 ; -211.677      ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[1]          ; -5.985 ; -3427.320     ;
; clk_25M                                                        ; -4.891 ; -208.654      ;
; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; -3.856 ; -154.069      ;
; clk                                                            ; -3.520 ; -330.544      ;
; clock_10hz                                                     ; -3.423 ; -19.586       ;
; capture:capture_ins|pclk_buf                                   ; -2.795 ; -73.747       ;
; debug_mux:debug_mux_ins|current_mode                           ; -2.685 ; -90.751       ;
; capture:capture_ins|vsync_buf                                  ; -1.826 ; -2.750        ;
; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 2.377  ; 0.000         ;
+----------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                       ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; pll0_inst|altpll_component|auto_generated|pll1|clk[1]          ; -0.338 ; -0.338        ;
; debug_mux:debug_mux_ins|current_mode                           ; 0.186  ; 0.000         ;
; capture:capture_ins|pclk_buf                                   ; 0.398  ; 0.000         ;
; clk                                                            ; 0.400  ; 0.000         ;
; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.401  ; 0.000         ;
; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.401  ; 0.000         ;
; clk_25M                                                        ; 0.401  ; 0.000         ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[0]          ; 0.401  ; 0.000         ;
; capture:capture_ins|vsync_buf                                  ; 0.430  ; 0.000         ;
; clock_10hz                                                     ; 0.430  ; 0.000         ;
+----------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                   ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -5.198 ; -120.558      ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[1]          ; -5.009 ; -3551.990     ;
; clock_10hz                                                     ; -4.658 ; -29.966       ;
; debug_mux:debug_mux_ins|current_mode                           ; -4.284 ; -61.416       ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[0]          ; -3.836 ; -19.490       ;
; capture:capture_ins|pclk_buf                                   ; -3.716 ; -143.602      ;
; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; -3.694 ; -183.336      ;
; clk                                                            ; -3.628 ; -257.926      ;
; capture:capture_ins|vsync_buf                                  ; -3.444 ; -6.570        ;
; uart_watcher:uart_watcher_ins|get_image                        ; -3.395 ; -3.395        ;
; shape_finder:shape_finder_ins|data_req                         ; -3.004 ; -3.004        ;
; clk_25M                                                        ; -1.309 ; -77.225       ;
+----------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                   ;
+----------------------------------------------------------------+-------+---------------+
; Clock                                                          ; Slack ; End Point TNS ;
+----------------------------------------------------------------+-------+---------------+
; shape_finder:shape_finder_ins|data_req                         ; 0.522 ; 0.000         ;
; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.089 ; 0.000         ;
; clk_25M                                                        ; 1.200 ; 0.000         ;
; uart_watcher:uart_watcher_ins|get_image                        ; 1.704 ; 0.000         ;
; debug_mux:debug_mux_ins|current_mode                           ; 1.776 ; 0.000         ;
; clock_10hz                                                     ; 1.870 ; 0.000         ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[0]          ; 1.951 ; 0.000         ;
; capture:capture_ins|pclk_buf                                   ; 2.123 ; 0.000         ;
; clk                                                            ; 2.218 ; 0.000         ;
; capture:capture_ins|vsync_buf                                  ; 2.362 ; 0.000         ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[1]          ; 2.916 ; 0.000         ;
; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 3.954 ; 0.000         ;
+----------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                         ;
+----------------------------------------------------------------+---------+---------------+
; Clock                                                          ; Slack   ; End Point TNS ;
+----------------------------------------------------------------+---------+---------------+
; capture:capture_ins|pclk_buf                                   ; -3.201  ; -76.518       ;
; clk_25M                                                        ; -1.487  ; -102.603      ;
; clock_10hz                                                     ; -1.487  ; -22.305       ;
; capture:capture_ins|vsync_buf                                  ; -1.487  ; -2.974        ;
; shape_finder:shape_finder_ins|data_req                         ; -1.487  ; -1.487        ;
; uart_watcher:uart_watcher_ins|get_image                        ; -1.487  ; -1.487        ;
; debug_mux:debug_mux_ins|current_mode                           ; 0.177   ; 0.000         ;
; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[2] ; 2.217   ; 0.000         ;
; clk                                                            ; 9.666   ; 0.000         ;
; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 9.718   ; 0.000         ;
; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 9.719   ; 0.000         ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[1]          ; 499.660 ; 0.000         ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[0]          ; 499.717 ; 0.000         ;
+----------------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll0_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                       ; To Node                                                 ; Launch Clock ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; -6.170 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|delay_en                      ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.794     ; 5.328      ;
; -5.870 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|servo_id[2]                   ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.802     ; 5.020      ;
; -5.826 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|send_angle[6]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.799     ; 4.979      ;
; -5.798 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|send_angle[2]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.797     ; 4.953      ;
; -5.783 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|move_hundreds_milliseconds[1] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.801     ; 4.934      ;
; -5.723 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|send_angle[10]                ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.795     ; 4.880      ;
; -5.703 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|move_state_machine[1]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.793     ; 4.862      ;
; -5.692 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|delay_compare[0]              ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.794     ; 4.850      ;
; -5.688 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|move_hundreds_milliseconds[0] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.800     ; 4.840      ;
; -5.672 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|send_angle[5]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.795     ; 4.829      ;
; -5.663 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|send_angle[8]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.797     ; 4.818      ;
; -5.609 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|send_angle[3]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.801     ; 4.760      ;
; -5.603 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|servo_id[1]                   ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.804     ; 4.751      ;
; -5.527 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|send_angle[11]                ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.801     ; 4.678      ;
; -5.491 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|move_state_machine[0]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.796     ; 4.647      ;
; -5.376 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|send_angle[0]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.800     ; 4.528      ;
; -5.303 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|servo_id[3]                   ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.799     ; 4.456      ;
; -5.302 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|servo_id[0]                   ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.804     ; 4.450      ;
; -5.298 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|move_hundreds_milliseconds[2] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.799     ; 4.451      ;
; -5.253 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|send_angle[4]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.800     ; 4.405      ;
; -5.253 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|send_angle[1]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.800     ; 4.405      ;
; -5.252 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|delay_compare[2]              ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.794     ; 4.410      ;
; -5.190 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|move_seconds[0]               ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.799     ; 4.343      ;
; -5.140 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|send_angle[7]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.803     ; 4.289      ;
; -5.140 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|send_angle[9]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.803     ; 4.289      ;
; -5.123 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|move_hundreds_milliseconds[3] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.799     ; 4.276      ;
; -5.100 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|move_seconds[1]               ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.799     ; 4.253      ;
; -4.983 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|servo_go                      ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.795     ; 4.140      ;
; -4.748 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|pump_enable                   ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.089     ; 4.611      ;
; -4.728 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|move_state_machine[2]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.797     ; 3.883      ;
; -4.574 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|send_angle[7]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.095     ; 4.431      ;
; -4.496 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|move_state_machine[3]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.799     ; 3.649      ;
; -4.381 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|send_angle[4]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.092     ; 4.241      ;
; -4.381 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|send_angle[1]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.092     ; 4.241      ;
; -4.377 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|target_lut_address[1]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.095     ; 4.234      ;
; -4.377 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|target_lut_address[0]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.095     ; 4.234      ;
; -4.350 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|move_state_machine[4]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.797     ; 3.505      ;
; -4.217 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|send_angle[9]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.095     ; 4.074      ;
; -4.215 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|delay_compare[2]              ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.086     ; 4.081      ;
; -4.159 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|target_lut_address[2]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.097     ; 4.014      ;
; -4.159 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|target_lut_address[3]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.097     ; 4.014      ;
; -4.159 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|target_lut_address[4]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.097     ; 4.014      ;
; -4.159 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|target_lut_address[5]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.097     ; 4.014      ;
; -4.114 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|move_state_machine[0]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.088     ; 3.978      ;
; -3.998 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|move_state_machine[1]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.085     ; 3.865      ;
; -3.967 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|pump_enable                   ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.797     ; 3.122      ;
; -3.936 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|delay_compare[3]              ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.794     ; 3.094      ;
; -3.864 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|move_hundreds_milliseconds[3] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.091     ; 3.725      ;
; -3.803 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|angle_correction_rst          ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.086     ; 3.669      ;
; -3.759 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|delay_compare[0]              ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.086     ; 3.625      ;
; -3.700 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|delay_compare[1]              ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.794     ; 2.858      ;
; -3.612 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|send_angle[6]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.091     ; 3.473      ;
; -3.581 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|delay_compare[1]              ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.086     ; 3.447      ;
; -3.578 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|delay_en                      ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.086     ; 3.444      ;
; -3.476 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|move_hundreds_milliseconds[1] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.093     ; 3.335      ;
; -3.348 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|move_hundreds_milliseconds[0] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.092     ; 3.208      ;
; -3.312 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|move_state_machine[3]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.091     ; 3.173      ;
; -3.236 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|servo_id[3]                   ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.091     ; 3.097      ;
; -3.231 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|servo_go                      ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.087     ; 3.096      ;
; -3.189 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|servo_id[1]                   ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.096     ; 3.045      ;
; -3.182 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|servo_id[0]                   ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.096     ; 3.038      ;
; -3.169 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|servo_id[2]                   ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.094     ; 3.027      ;
; -3.160 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|send_angle[8]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.089     ; 3.023      ;
; -3.117 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|send_angle[2]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.089     ; 2.980      ;
; -3.084 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|send_angle[3]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.093     ; 2.943      ;
; -3.042 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|send_angle[11]                ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.093     ; 2.901      ;
; -2.995 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|move_state_machine[5]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.092     ; 2.855      ;
; -2.953 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|move_state_machine[4]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.089     ; 2.816      ;
; -2.921 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|move_hundreds_milliseconds[2] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.091     ; 2.782      ;
; -2.896 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|move_state_machine[2]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.089     ; 2.759      ;
; -2.719 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|delay_compare[3]              ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.086     ; 2.585      ;
; -2.612 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|send_angle[5]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.087     ; 2.477      ;
; -2.577 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|send_angle[10]                ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.087     ; 2.442      ;
; -2.388 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|move_seconds[1]               ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.091     ; 2.249      ;
; -2.338 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|move_seconds[0]               ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.091     ; 2.199      ;
; -1.788 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|send_angle[0]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.092     ; 1.648      ;
; 6.125  ; full_mover:full_mover_ins|servo_lut:servo_lut_ins|altsyncram:altsyncram_component|altsyncram_mea1:auto_generated|ram_block1a7~porta_address_reg0                ; full_mover:full_mover_ins|send_angle[7]                 ; clk          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.680     ; 11.137     ;
; 6.869  ; full_mover:full_mover_ins|servo_lut:servo_lut_ins|altsyncram:altsyncram_component|altsyncram_mea1:auto_generated|ram_block1a9~porta_address_reg0                ; full_mover:full_mover_ins|send_angle[9]                 ; clk          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.670     ; 10.403     ;
; 7.778  ; full_mover:full_mover_ins|servo_lut:servo_lut_ins|altsyncram:altsyncram_component|altsyncram_mea1:auto_generated|ram_block1a34~porta_address_reg0               ; full_mover:full_mover_ins|send_angle[10]                ; clk          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.661     ; 9.503      ;
; 8.079  ; full_mover:full_mover_ins|servo_target_lut:servo_target_lut_inst|altsyncram:altsyncram_component|altsyncram_tu91:auto_generated|ram_block1a0~porta_address_reg0 ; full_mover:full_mover_ins|send_angle[3]                 ; clk          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.651     ; 9.212      ;
; 8.158  ; full_mover:full_mover_ins|servo_lut:servo_lut_ins|altsyncram:altsyncram_component|altsyncram_mea1:auto_generated|ram_block1a19~porta_address_reg0               ; full_mover:full_mover_ins|send_angle[7]                 ; clk          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.650     ; 9.134      ;
; 8.300  ; full_mover:full_mover_ins|servo_target_lut:servo_target_lut_inst|altsyncram:altsyncram_component|altsyncram_tu91:auto_generated|ram_block1a0~porta_address_reg0 ; full_mover:full_mover_ins|send_angle[11]                ; clk          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.651     ; 8.991      ;
; 8.422  ; full_mover:full_mover_ins|servo_target_lut:servo_target_lut_inst|altsyncram:altsyncram_component|altsyncram_tu91:auto_generated|ram_block1a0~porta_address_reg0 ; full_mover:full_mover_ins|send_angle[0]                 ; clk          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.650     ; 8.870      ;
; 8.423  ; full_mover:full_mover_ins|servo_lut:servo_lut_ins|altsyncram:altsyncram_component|altsyncram_mea1:auto_generated|ram_block1a20~porta_address_reg0               ; full_mover:full_mover_ins|send_angle[8]                 ; clk          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.650     ; 8.869      ;
; 8.566  ; full_mover:full_mover_ins|servo_lut:servo_lut_ins|altsyncram:altsyncram_component|altsyncram_mea1:auto_generated|ram_block1a30~porta_address_reg0               ; full_mover:full_mover_ins|send_angle[6]                 ; clk          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.654     ; 8.722      ;
; 8.579  ; full_mover:full_mover_ins|servo_lut:servo_lut_ins|altsyncram:altsyncram_component|altsyncram_mea1:auto_generated|ram_block1a3~porta_address_reg0                ; full_mover:full_mover_ins|send_angle[3]                 ; clk          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.667     ; 8.696      ;
; 8.596  ; full_mover:full_mover_ins|servo_lut:servo_lut_ins|altsyncram:altsyncram_component|altsyncram_mea1:auto_generated|ram_block1a21~porta_address_reg0               ; full_mover:full_mover_ins|send_angle[9]                 ; clk          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.659     ; 8.687      ;
; 8.681  ; full_mover:full_mover_ins|servo_lut:servo_lut_ins|altsyncram:altsyncram_component|altsyncram_mea1:auto_generated|ram_block1a1~porta_address_reg0                ; full_mover:full_mover_ins|send_angle[1]                 ; clk          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.665     ; 8.596      ;
; 8.733  ; full_mover:full_mover_ins|servo_lut:servo_lut_ins|altsyncram:altsyncram_component|altsyncram_mea1:auto_generated|ram_block1a10~porta_address_reg0               ; full_mover:full_mover_ins|send_angle[10]                ; clk          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.662     ; 8.547      ;
; 8.778  ; full_mover:full_mover_ins|servo_target_lut:servo_target_lut_inst|altsyncram:altsyncram_component|altsyncram_tu91:auto_generated|ram_block1a0~porta_address_reg0 ; full_mover:full_mover_ins|send_angle[8]                 ; clk          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.647     ; 8.517      ;
; 8.885  ; full_mover:full_mover_ins|servo_lut:servo_lut_ins|altsyncram:altsyncram_component|altsyncram_mea1:auto_generated|ram_block1a27~porta_address_reg0               ; full_mover:full_mover_ins|send_angle[3]                 ; clk          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.658     ; 8.399      ;
; 8.961  ; full_mover:full_mover_ins|servo_target_lut:servo_target_lut_inst|altsyncram:altsyncram_component|altsyncram_tu91:auto_generated|ram_block1a0~porta_address_reg0 ; full_mover:full_mover_ins|send_angle[5]                 ; clk          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.645     ; 8.336      ;
; 9.025  ; full_mover:full_mover_ins|servo_lut:servo_lut_ins|altsyncram:altsyncram_component|altsyncram_mea1:auto_generated|ram_block1a8~porta_address_reg0                ; full_mover:full_mover_ins|send_angle[8]                 ; clk          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.646     ; 8.271      ;
; 9.076  ; full_mover:full_mover_ins|servo_lut:servo_lut_ins|altsyncram:altsyncram_component|altsyncram_mea1:auto_generated|ram_block1a13~porta_address_reg0               ; full_mover:full_mover_ins|send_angle[1]                 ; clk          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.650     ; 8.216      ;
; 9.088  ; full_mover:full_mover_ins|servo_lut:servo_lut_ins|altsyncram:altsyncram_component|altsyncram_mea1:auto_generated|ram_block1a6~porta_address_reg0                ; full_mover:full_mover_ins|send_angle[6]                 ; clk          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.669     ; 8.185      ;
; 9.118  ; full_mover:full_mover_ins|servo_lut:servo_lut_ins|altsyncram:altsyncram_component|altsyncram_mea1:auto_generated|ram_block1a0~porta_address_reg0                ; full_mover:full_mover_ins|send_angle[0]                 ; clk          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.666     ; 8.158      ;
; 9.194  ; full_mover:full_mover_ins|servo_lut:servo_lut_ins|altsyncram:altsyncram_component|altsyncram_mea1:auto_generated|ram_block1a35~porta_address_reg0               ; full_mover:full_mover_ins|send_angle[11]                ; clk          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.658     ; 8.090      ;
; 9.318  ; full_mover:full_mover_ins|servo_lut:servo_lut_ins|altsyncram:altsyncram_component|altsyncram_mea1:auto_generated|ram_block1a14~porta_address_reg0               ; full_mover:full_mover_ins|send_angle[2]                 ; clk          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.667     ; 7.957      ;
; 9.382  ; full_mover:full_mover_ins|servo_lut:servo_lut_ins|altsyncram:altsyncram_component|altsyncram_mea1:auto_generated|ram_block1a12~porta_address_reg0               ; full_mover:full_mover_ins|send_angle[0]                 ; clk          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.638     ; 7.922      ;
; 9.453  ; full_mover:full_mover_ins|servo_lut:servo_lut_ins|altsyncram:altsyncram_component|altsyncram_mea1:auto_generated|ram_block1a4~porta_address_reg0                ; full_mover:full_mover_ins|send_angle[4]                 ; clk          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.680     ; 7.809      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll0_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                  ;
+--------+------------------+----------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node                                                  ; Launch Clock ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+----------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; -5.985 ; test_change_last ; shape_finder:shape_finder_ins|last_operate_y_3[1]        ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.435     ; 4.502      ;
; -5.985 ; test_change_last ; shape_finder:shape_finder_ins|last_operate_y_3[6]        ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.435     ; 4.502      ;
; -5.918 ; test_change_last ; shape_finder:shape_finder_ins|y_max_6[6]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.421     ; 4.449      ;
; -5.740 ; test_change_last ; shape_finder:shape_finder_ins|last_operate_y_7[3]        ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.419     ; 4.273      ;
; -5.740 ; test_change_last ; shape_finder:shape_finder_ins|last_operate_y_7[2]        ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.419     ; 4.273      ;
; -5.740 ; test_change_last ; shape_finder:shape_finder_ins|last_operate_y_7[1]        ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.419     ; 4.273      ;
; -5.721 ; test_change_last ; shape_finder:shape_finder_ins|area_1[0]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.434     ; 4.239      ;
; -5.721 ; test_change_last ; shape_finder:shape_finder_ins|area_1[1]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.434     ; 4.239      ;
; -5.721 ; test_change_last ; shape_finder:shape_finder_ins|area_1[2]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.434     ; 4.239      ;
; -5.721 ; test_change_last ; shape_finder:shape_finder_ins|area_1[3]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.434     ; 4.239      ;
; -5.721 ; test_change_last ; shape_finder:shape_finder_ins|area_1[4]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.434     ; 4.239      ;
; -5.721 ; test_change_last ; shape_finder:shape_finder_ins|area_1[5]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.434     ; 4.239      ;
; -5.721 ; test_change_last ; shape_finder:shape_finder_ins|area_1[6]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.434     ; 4.239      ;
; -5.721 ; test_change_last ; shape_finder:shape_finder_ins|area_1[7]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.434     ; 4.239      ;
; -5.721 ; test_change_last ; shape_finder:shape_finder_ins|area_1[8]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.434     ; 4.239      ;
; -5.721 ; test_change_last ; shape_finder:shape_finder_ins|area_1[9]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.434     ; 4.239      ;
; -5.721 ; test_change_last ; shape_finder:shape_finder_ins|area_1[10]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.434     ; 4.239      ;
; -5.673 ; test_change_last ; shape_finder:shape_finder_ins|last_operate_y_3[0]        ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.455     ; 4.170      ;
; -5.658 ; test_change_last ; shape_finder:shape_finder_ins|last_operate_y_5[6]        ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.406     ; 4.204      ;
; -5.658 ; test_change_last ; shape_finder:shape_finder_ins|last_operate_y_5[7]        ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.406     ; 4.204      ;
; -5.617 ; test_change_last ; shape_finder:shape_finder_ins|last_operate_y_3[3]        ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.433     ; 4.136      ;
; -5.602 ; test_change_last ; shape_finder:shape_finder_ins|last_operate_y_1[5]        ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.451     ; 4.103      ;
; -5.602 ; test_change_last ; shape_finder:shape_finder_ins|last_operate_y_1[1]        ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.451     ; 4.103      ;
; -5.586 ; test_change_last ; shape_finder:shape_finder_ins|y_min_6[3]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.435     ; 4.103      ;
; -5.562 ; test_change_last ; shape_finder:shape_finder_ins|area_5[0]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.457     ; 4.057      ;
; -5.562 ; test_change_last ; shape_finder:shape_finder_ins|area_5[1]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.457     ; 4.057      ;
; -5.562 ; test_change_last ; shape_finder:shape_finder_ins|area_5[2]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.457     ; 4.057      ;
; -5.562 ; test_change_last ; shape_finder:shape_finder_ins|area_5[3]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.457     ; 4.057      ;
; -5.562 ; test_change_last ; shape_finder:shape_finder_ins|area_5[4]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.457     ; 4.057      ;
; -5.562 ; test_change_last ; shape_finder:shape_finder_ins|area_5[5]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.457     ; 4.057      ;
; -5.562 ; test_change_last ; shape_finder:shape_finder_ins|area_5[6]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.457     ; 4.057      ;
; -5.562 ; test_change_last ; shape_finder:shape_finder_ins|area_5[7]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.457     ; 4.057      ;
; -5.562 ; test_change_last ; shape_finder:shape_finder_ins|area_5[9]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.457     ; 4.057      ;
; -5.562 ; test_change_last ; shape_finder:shape_finder_ins|area_5[10]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.457     ; 4.057      ;
; -5.562 ; test_change_last ; shape_finder:shape_finder_ins|area_5[8]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.457     ; 4.057      ;
; -5.406 ; test_change_last ; shape_finder:shape_finder_ins|y_min_7[1]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.423     ; 3.935      ;
; -5.406 ; test_change_last ; shape_finder:shape_finder_ins|y_min_7[2]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.423     ; 3.935      ;
; -5.406 ; test_change_last ; shape_finder:shape_finder_ins|y_min_7[3]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.423     ; 3.935      ;
; -5.406 ; test_change_last ; shape_finder:shape_finder_ins|y_min_7[4]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.423     ; 3.935      ;
; -5.406 ; test_change_last ; shape_finder:shape_finder_ins|y_min_7[5]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.423     ; 3.935      ;
; -5.406 ; test_change_last ; shape_finder:shape_finder_ins|y_min_7[6]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.423     ; 3.935      ;
; -5.406 ; test_change_last ; shape_finder:shape_finder_ins|y_min_7[7]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.423     ; 3.935      ;
; -5.406 ; test_change_last ; shape_finder:shape_finder_ins|y_min_7[0]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.423     ; 3.935      ;
; -5.388 ; test_change_last ; shape_finder:shape_finder_ins|y_min_6[1]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.435     ; 3.905      ;
; -5.388 ; test_change_last ; shape_finder:shape_finder_ins|y_min_6[2]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.435     ; 3.905      ;
; -5.388 ; test_change_last ; shape_finder:shape_finder_ins|y_min_6[4]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.435     ; 3.905      ;
; -5.388 ; test_change_last ; shape_finder:shape_finder_ins|y_min_6[5]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.435     ; 3.905      ;
; -5.388 ; test_change_last ; shape_finder:shape_finder_ins|y_min_6[6]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.435     ; 3.905      ;
; -5.388 ; test_change_last ; shape_finder:shape_finder_ins|y_min_6[7]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.435     ; 3.905      ;
; -5.388 ; test_change_last ; shape_finder:shape_finder_ins|y_min_6[0]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.435     ; 3.905      ;
; -5.385 ; test_change_last ; shape_finder:shape_finder_ins|x_min_in_line_current_3[0] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.420     ; 3.917      ;
; -5.385 ; test_change_last ; shape_finder:shape_finder_ins|x_min_in_line_current_3[1] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.420     ; 3.917      ;
; -5.385 ; test_change_last ; shape_finder:shape_finder_ins|x_min_in_line_current_3[2] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.420     ; 3.917      ;
; -5.385 ; test_change_last ; shape_finder:shape_finder_ins|x_min_in_line_current_3[3] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.420     ; 3.917      ;
; -5.385 ; test_change_last ; shape_finder:shape_finder_ins|x_min_in_line_current_3[4] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.420     ; 3.917      ;
; -5.385 ; test_change_last ; shape_finder:shape_finder_ins|x_min_in_line_current_3[5] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.420     ; 3.917      ;
; -5.385 ; test_change_last ; shape_finder:shape_finder_ins|x_min_in_line_current_3[6] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.420     ; 3.917      ;
; -5.385 ; test_change_last ; shape_finder:shape_finder_ins|x_min_in_line_current_3[7] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.420     ; 3.917      ;
; -5.360 ; test_change_last ; shape_finder:shape_finder_ins|x_min_in_line_current_4[0] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.421     ; 3.891      ;
; -5.360 ; test_change_last ; shape_finder:shape_finder_ins|x_min_in_line_current_4[1] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.421     ; 3.891      ;
; -5.360 ; test_change_last ; shape_finder:shape_finder_ins|x_min_in_line_current_4[2] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.421     ; 3.891      ;
; -5.360 ; test_change_last ; shape_finder:shape_finder_ins|x_min_in_line_current_4[3] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.421     ; 3.891      ;
; -5.360 ; test_change_last ; shape_finder:shape_finder_ins|x_min_in_line_current_4[4] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.421     ; 3.891      ;
; -5.360 ; test_change_last ; shape_finder:shape_finder_ins|x_min_in_line_current_4[5] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.421     ; 3.891      ;
; -5.360 ; test_change_last ; shape_finder:shape_finder_ins|x_min_in_line_current_4[6] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.421     ; 3.891      ;
; -5.360 ; test_change_last ; shape_finder:shape_finder_ins|x_min_in_line_current_4[7] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.421     ; 3.891      ;
; -5.353 ; test_change_last ; shape_finder:shape_finder_ins|x_max_4[6]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.426     ; 3.879      ;
; -5.353 ; test_change_last ; shape_finder:shape_finder_ins|x_max_4[7]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.426     ; 3.879      ;
; -5.350 ; test_change_last ; shape_finder:shape_finder_ins|y_max_2[1]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.435     ; 3.867      ;
; -5.344 ; test_change_last ; shape_finder:shape_finder_ins|y_max_6[1]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.435     ; 3.861      ;
; -5.344 ; test_change_last ; shape_finder:shape_finder_ins|y_max_6[2]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.435     ; 3.861      ;
; -5.344 ; test_change_last ; shape_finder:shape_finder_ins|y_max_6[3]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.435     ; 3.861      ;
; -5.344 ; test_change_last ; shape_finder:shape_finder_ins|y_max_6[4]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.435     ; 3.861      ;
; -5.344 ; test_change_last ; shape_finder:shape_finder_ins|y_max_6[5]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.435     ; 3.861      ;
; -5.344 ; test_change_last ; shape_finder:shape_finder_ins|y_max_6[7]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.435     ; 3.861      ;
; -5.344 ; test_change_last ; shape_finder:shape_finder_ins|y_max_6[0]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.435     ; 3.861      ;
; -5.330 ; test_change_last ; shape_finder:shape_finder_ins|last_operate_y_8[2]        ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.423     ; 3.859      ;
; -5.330 ; test_change_last ; shape_finder:shape_finder_ins|last_operate_y_8[3]        ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.423     ; 3.859      ;
; -5.330 ; test_change_last ; shape_finder:shape_finder_ins|last_operate_y_8[1]        ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.423     ; 3.859      ;
; -5.330 ; test_change_last ; shape_finder:shape_finder_ins|last_operate_y_8[0]        ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.423     ; 3.859      ;
; -5.311 ; test_change_last ; shape_finder:shape_finder_ins|area_8[0]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.435     ; 3.828      ;
; -5.311 ; test_change_last ; shape_finder:shape_finder_ins|area_8[1]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.435     ; 3.828      ;
; -5.311 ; test_change_last ; shape_finder:shape_finder_ins|area_8[2]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.435     ; 3.828      ;
; -5.311 ; test_change_last ; shape_finder:shape_finder_ins|area_8[3]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.435     ; 3.828      ;
; -5.311 ; test_change_last ; shape_finder:shape_finder_ins|area_8[4]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.435     ; 3.828      ;
; -5.311 ; test_change_last ; shape_finder:shape_finder_ins|area_8[5]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.435     ; 3.828      ;
; -5.311 ; test_change_last ; shape_finder:shape_finder_ins|area_8[6]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.435     ; 3.828      ;
; -5.311 ; test_change_last ; shape_finder:shape_finder_ins|area_8[7]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.435     ; 3.828      ;
; -5.311 ; test_change_last ; shape_finder:shape_finder_ins|area_8[8]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.435     ; 3.828      ;
; -5.311 ; test_change_last ; shape_finder:shape_finder_ins|area_8[9]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.435     ; 3.828      ;
; -5.311 ; test_change_last ; shape_finder:shape_finder_ins|area_8[10]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.435     ; 3.828      ;
; -5.302 ; test_change_last ; shape_finder:shape_finder_ins|y_min_2[1]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.458     ; 3.796      ;
; -5.302 ; test_change_last ; shape_finder:shape_finder_ins|y_min_2[2]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.458     ; 3.796      ;
; -5.302 ; test_change_last ; shape_finder:shape_finder_ins|y_min_2[3]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.458     ; 3.796      ;
; -5.302 ; test_change_last ; shape_finder:shape_finder_ins|y_min_2[4]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.458     ; 3.796      ;
; -5.302 ; test_change_last ; shape_finder:shape_finder_ins|y_min_2[5]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.458     ; 3.796      ;
; -5.302 ; test_change_last ; shape_finder:shape_finder_ins|y_min_2[6]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.458     ; 3.796      ;
; -5.302 ; test_change_last ; shape_finder:shape_finder_ins|y_min_2[7]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.458     ; 3.796      ;
; -5.302 ; test_change_last ; shape_finder:shape_finder_ins|y_min_2[0]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.458     ; 3.796      ;
; -5.277 ; test_change_last ; shape_finder:shape_finder_ins|last_operate_y_7[4]        ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.421     ; 3.808      ;
+--------+------------------+----------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_25M'                                                                                                                                                                      ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.891 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[8]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[17]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.084     ; 5.809      ;
; -4.891 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[8]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[10]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.084     ; 5.809      ;
; -4.891 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[8]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[11]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.084     ; 5.809      ;
; -4.891 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[8]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[12]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.084     ; 5.809      ;
; -4.891 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[8]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[13]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.084     ; 5.809      ;
; -4.891 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[8]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[14]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.084     ; 5.809      ;
; -4.891 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[8]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[15]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.084     ; 5.809      ;
; -4.891 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[8]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[16]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.084     ; 5.809      ;
; -4.891 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[8]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[18]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.084     ; 5.809      ;
; -4.891 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[8]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[19]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.084     ; 5.809      ;
; -4.857 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[5]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[17]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.084     ; 5.775      ;
; -4.857 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[5]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[10]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.084     ; 5.775      ;
; -4.857 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[5]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[11]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.084     ; 5.775      ;
; -4.857 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[5]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[12]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.084     ; 5.775      ;
; -4.857 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[5]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[13]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.084     ; 5.775      ;
; -4.857 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[5]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[14]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.084     ; 5.775      ;
; -4.857 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[5]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[15]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.084     ; 5.775      ;
; -4.857 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[5]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[16]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.084     ; 5.775      ;
; -4.857 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[5]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[18]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.084     ; 5.775      ;
; -4.857 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[5]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[19]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.084     ; 5.775      ;
; -4.724 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[2]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[17]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.084     ; 5.642      ;
; -4.724 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[2]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[10]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.084     ; 5.642      ;
; -4.724 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[2]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[11]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.084     ; 5.642      ;
; -4.724 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[2]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[12]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.084     ; 5.642      ;
; -4.724 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[2]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[13]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.084     ; 5.642      ;
; -4.724 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[2]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[14]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.084     ; 5.642      ;
; -4.724 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[2]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[15]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.084     ; 5.642      ;
; -4.724 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[2]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[16]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.084     ; 5.642      ;
; -4.724 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[2]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[18]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.084     ; 5.642      ;
; -4.724 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[2]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[19]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.084     ; 5.642      ;
; -4.711 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[3]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[17]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.084     ; 5.629      ;
; -4.711 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[3]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[10]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.084     ; 5.629      ;
; -4.711 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[3]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[11]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.084     ; 5.629      ;
; -4.711 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[3]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[12]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.084     ; 5.629      ;
; -4.711 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[3]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[13]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.084     ; 5.629      ;
; -4.711 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[3]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[14]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.084     ; 5.629      ;
; -4.711 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[3]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[15]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.084     ; 5.629      ;
; -4.711 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[3]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[16]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.084     ; 5.629      ;
; -4.711 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[3]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[18]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.084     ; 5.629      ;
; -4.711 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[3]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[19]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.084     ; 5.629      ;
; -4.677 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[0]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[17]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.084     ; 5.595      ;
; -4.677 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[0]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[10]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.084     ; 5.595      ;
; -4.677 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[0]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[11]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.084     ; 5.595      ;
; -4.677 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[0]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[12]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.084     ; 5.595      ;
; -4.677 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[0]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[13]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.084     ; 5.595      ;
; -4.677 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[0]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[14]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.084     ; 5.595      ;
; -4.677 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[0]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[15]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.084     ; 5.595      ;
; -4.677 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[0]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[16]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.084     ; 5.595      ;
; -4.677 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[0]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[18]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.084     ; 5.595      ;
; -4.677 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[0]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[19]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.084     ; 5.595      ;
; -4.590 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[2]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[17]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.092     ; 5.500      ;
; -4.590 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[2]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[10]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.092     ; 5.500      ;
; -4.590 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[2]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[11]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.092     ; 5.500      ;
; -4.590 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[2]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[12]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.092     ; 5.500      ;
; -4.590 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[2]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[13]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.092     ; 5.500      ;
; -4.590 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[2]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[14]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.092     ; 5.500      ;
; -4.590 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[2]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[15]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.092     ; 5.500      ;
; -4.590 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[2]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[16]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.092     ; 5.500      ;
; -4.590 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[2]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[18]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.092     ; 5.500      ;
; -4.590 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[2]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[19]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.092     ; 5.500      ;
; -4.578 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[4]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[17]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.084     ; 5.496      ;
; -4.578 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[4]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[10]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.084     ; 5.496      ;
; -4.578 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[4]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[11]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.084     ; 5.496      ;
; -4.578 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[4]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[12]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.084     ; 5.496      ;
; -4.578 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[4]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[13]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.084     ; 5.496      ;
; -4.578 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[4]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[14]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.084     ; 5.496      ;
; -4.578 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[4]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[15]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.084     ; 5.496      ;
; -4.578 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[4]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[16]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.084     ; 5.496      ;
; -4.578 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[4]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[18]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.084     ; 5.496      ;
; -4.578 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[4]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[19]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.084     ; 5.496      ;
; -4.518 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[8]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|state_c.IDLE ; clk_25M      ; clk_25M     ; 1.000        ; -0.091     ; 5.429      ;
; -4.517 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[8]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|config_flag  ; clk_25M      ; clk_25M     ; 1.000        ; -0.091     ; 5.428      ;
; -4.510 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.WRITE ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[17]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.092     ; 5.420      ;
; -4.510 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.WRITE ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[10]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.092     ; 5.420      ;
; -4.510 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.WRITE ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[11]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.092     ; 5.420      ;
; -4.510 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.WRITE ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[12]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.092     ; 5.420      ;
; -4.510 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.WRITE ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[13]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.092     ; 5.420      ;
; -4.510 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.WRITE ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[14]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.092     ; 5.420      ;
; -4.510 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.WRITE ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[15]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.092     ; 5.420      ;
; -4.510 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.WRITE ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[16]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.092     ; 5.420      ;
; -4.510 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.WRITE ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[18]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.092     ; 5.420      ;
; -4.510 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.WRITE ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[19]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.092     ; 5.420      ;
; -4.503 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[8]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|state_c.WAIT ; clk_25M      ; clk_25M     ; 1.000        ; -0.085     ; 5.420      ;
; -4.484 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[5]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|state_c.IDLE ; clk_25M      ; clk_25M     ; 1.000        ; -0.091     ; 5.395      ;
; -4.483 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[5]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|config_flag  ; clk_25M      ; clk_25M     ; 1.000        ; -0.091     ; 5.394      ;
; -4.469 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[5]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|state_c.WAIT ; clk_25M      ; clk_25M     ; 1.000        ; -0.085     ; 5.386      ;
; -4.467 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[1]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[17]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.092     ; 5.377      ;
; -4.467 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[1]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[10]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.092     ; 5.377      ;
; -4.467 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[1]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[11]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.092     ; 5.377      ;
; -4.467 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[1]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[12]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.092     ; 5.377      ;
; -4.467 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[1]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[13]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.092     ; 5.377      ;
; -4.467 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[1]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[14]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.092     ; 5.377      ;
; -4.467 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[1]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[15]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.092     ; 5.377      ;
; -4.467 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[1]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[16]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.092     ; 5.377      ;
; -4.467 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[1]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[18]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.092     ; 5.377      ;
; -4.467 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[1]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[19]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.092     ; 5.377      ;
; -4.424 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[7]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[17]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.084     ; 5.342      ;
; -4.424 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[7]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[10]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.084     ; 5.342      ;
; -4.424 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[7]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[11]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.084     ; 5.342      ;
; -4.424 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[7]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[12]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.084     ; 5.342      ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                              ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -3.856 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[0] ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                                                                                     ; capture:capture_ins|pclk_buf                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.316     ; 3.492      ;
; -3.779 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[1] ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                                                                                     ; capture:capture_ins|pclk_buf                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.316     ; 3.415      ;
; -3.570 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[2] ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                                                                                     ; capture:capture_ins|pclk_buf                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.316     ; 3.206      ;
; -3.489 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[1] ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                                                                                     ; capture:capture_ins|pclk_buf                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.316     ; 3.125      ;
; -3.443 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[2] ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                                                                                     ; capture:capture_ins|pclk_buf                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.316     ; 3.079      ;
; -3.361 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[3] ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                                                                                     ; capture:capture_ins|pclk_buf                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.316     ; 2.997      ;
; -2.844 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[28] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.282     ; 3.524      ;
; -2.836 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[3] ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                                                                                     ; capture:capture_ins|pclk_buf                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.316     ; 2.472      ;
; -2.809 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[31] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.273     ; 3.498      ;
; -2.707 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[27] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.273     ; 3.396      ;
; -2.705 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[34] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.273     ; 3.394      ;
; -2.674 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[18] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.282     ; 3.354      ;
; -2.656 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[35] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.273     ; 3.345      ;
; -2.604 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[38] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.293     ; 3.273      ;
; -2.567 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[32] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.293     ; 3.236      ;
; -2.522 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[21] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.273     ; 3.211      ;
; -2.521 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[30] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.273     ; 3.210      ;
; -2.506 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[4] ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                                                                                     ; capture:capture_ins|pclk_buf                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.316     ; 2.142      ;
; -2.486 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[25] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.273     ; 3.175      ;
; -2.466 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[20] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.293     ; 3.135      ;
; -2.465 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[39] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.293     ; 3.134      ;
; -2.465 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[36] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.293     ; 3.134      ;
; -2.432 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[22] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.293     ; 3.101      ;
; -2.430 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[40] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.293     ; 3.099      ;
; -2.428 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[37] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.293     ; 3.097      ;
; -2.267 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[41] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.282     ; 2.947      ;
; -2.197 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[29] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.290     ; 2.869      ;
; -2.190 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[19] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.282     ; 2.870      ;
; -2.145 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[1]                                                                                                                                                                                                                    ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.311     ; 2.796      ;
; -2.145 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[2]                                                                                                                                                                                                                    ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.311     ; 2.796      ;
; -2.145 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[3]                                                                                                                                                                                                                    ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.311     ; 2.796      ;
; -2.145 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[4]                                                                                                                                                                                                                    ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.311     ; 2.796      ;
; -2.145 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[5]                                                                                                                                                                                                                    ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.311     ; 2.796      ;
; -2.145 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[6]                                                                                                                                                                                                                    ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.311     ; 2.796      ;
; -2.145 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[7]                                                                                                                                                                                                                    ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.311     ; 2.796      ;
; -2.145 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[8]                                                                                                                                                                                                                    ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.311     ; 2.796      ;
; -2.145 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[9]                                                                                                                                                                                                                    ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.311     ; 2.796      ;
; -2.145 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[10]                                                                                                                                                                                                                   ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.311     ; 2.796      ;
; -2.145 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[11]                                                                                                                                                                                                                   ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.311     ; 2.796      ;
; -2.102 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_0[41] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.287     ; 2.777      ;
; -2.092 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_0[26] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.279     ; 2.775      ;
; -2.091 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[24] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.279     ; 2.774      ;
; -2.031 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[23] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.260     ; 2.733      ;
; -2.028 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_0[33] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.287     ; 2.703      ;
; -1.970 ; sensor_filter_mid:sensor_filter|req_out                                                                                                                                              ; capture:capture_ins|sdram_controller:u_meme_controller|avm_read                                                                                                                                                                                                                      ; shape_finder:shape_finder_ins|data_req                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.613     ; 2.319      ;
; -1.861 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[0]                                                                                                                                                                                                                    ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.323     ; 2.500      ;
; -1.836 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_0[34] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.295     ; 2.503      ;
; -1.836 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_0[32] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.295     ; 2.503      ;
; -1.836 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_0[20] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.295     ; 2.503      ;
; -1.835 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_0[38] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.295     ; 2.502      ;
; -1.835 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_0[37] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.295     ; 2.502      ;
; -1.835 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_0[40] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.295     ; 2.502      ;
; -1.835 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_0[36] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.295     ; 2.502      ;
; -1.835 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_0[27] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.295     ; 2.502      ;
; -1.834 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_0[35] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.295     ; 2.501      ;
; -1.834 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_0[30] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.295     ; 2.501      ;
; -1.834 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_0[22] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.295     ; 2.501      ;
; -1.834 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_0[25] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.295     ; 2.501      ;
; -1.834 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|dout_vld                                                                                                                                                                                                                      ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.278     ; 2.518      ;
; -1.833 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_0[39] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.295     ; 2.500      ;
; -1.833 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_0[31] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.295     ; 2.500      ;
; -1.833 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_0[21] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.295     ; 2.500      ;
; -1.813 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[33] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.273     ; 2.502      ;
; -1.803 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_read                                                                                                                                                                                                                      ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.278     ; 2.487      ;
; -1.698 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[26] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.279     ; 2.381      ;
; -1.695 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_0[24] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.279     ; 2.378      ;
; -1.677 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_0[28] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.287     ; 2.352      ;
; -1.677 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_0[18] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.287     ; 2.352      ;
; -1.666 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_0[29] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.290     ; 2.338      ;
; -1.578 ; sensor_filter_mid:sensor_filter|req_out                                                                                                                                              ; capture:capture_ins|sdram_controller:u_meme_controller|dout_vld                                                                                                                                                                                                                      ; shape_finder:shape_finder_ins|data_req                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.613     ; 1.927      ;
; -1.577 ; debug_mux:debug_mux_ins|current_mode                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_read                                                                                                                                                                                                                      ; debug_mux:debug_mux_ins|current_mode                           ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.883      ; 3.152      ;
; -1.513 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[20]                                                                                                                                                                                                                   ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.310     ; 2.165      ;
; -1.513 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[12]                                                                                                                                                                                                                   ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.310     ; 2.165      ;
; -1.513 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[13]                                                                                                                                                                                                                   ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.310     ; 2.165      ;
; -1.513 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[14]                                                                                                                                                                                                                   ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.310     ; 2.165      ;
; -1.513 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[15]                                                                                                                                                                                                                   ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.310     ; 2.165      ;
; -1.513 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[16]                                                                                                                                                                                                                   ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.310     ; 2.165      ;
; -1.513 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[17]                                                                                                                                                                                                                   ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.310     ; 2.165      ;
; -1.513 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[18]                                                                                                                                                                                                                   ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.310     ; 2.165      ;
; -1.513 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[19]                                                                                                                                                                                                                   ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.310     ; 2.165      ;
; -1.513 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[21]                                                                                                                                                                                                                   ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.310     ; 2.165      ;
; -1.513 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[22]                                                                                                                                                                                                                   ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.310     ; 2.165      ;
; -1.513 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[23]                                                                                                                                                                                                                   ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.310     ; 2.165      ;
; -1.469 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_0[23] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.260     ; 2.171      ;
; -1.468 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_0[19] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.260     ; 2.170      ;
; -1.338 ; debug_mux:debug_mux_ins|current_mode                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_read                                                                                                                                                                                                                      ; debug_mux:debug_mux_ins|current_mode                           ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.883      ; 3.413      ;
; -1.337 ; sensor_filter_mid:sensor_filter|req_out                                                                                                                                              ; capture:capture_ins|sdram_controller:u_meme_controller|rd_req_last                                                                                                                                                                                                                   ; shape_finder:shape_finder_ins|data_req                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.586     ; 1.713      ;
; -1.313 ; debug_mux:debug_mux_ins|current_mode                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|dout_vld                                                                                                                                                                                                                      ; debug_mux:debug_mux_ins|current_mode                           ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.883      ; 2.888      ;
; -1.143 ; debug_mux:debug_mux_ins|current_mode                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|dout_vld                                                                                                                                                                                                                      ; debug_mux:debug_mux_ins|current_mode                           ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.883      ; 3.218      ;
; -1.114 ; uart_watcher:uart_watcher_ins|sdram_rd_req                                                                                                                                           ; capture:capture_ins|sdram_controller:u_meme_controller|avm_read                                                                                                                                                                                                                      ; uart_watcher:uart_watcher_ins|get_image                        ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.323     ; 1.753      ;
; -0.982 ; uart_watcher:uart_watcher_ins|sdram_rd_req                                                                                                                                           ; capture:capture_ins|sdram_controller:u_meme_controller|dout_vld                                                                                                                                                                                                                      ; uart_watcher:uart_watcher_ins|get_image                        ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.323     ; 1.621      ;
; -0.962 ; debug_mux:debug_mux_ins|current_mode                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|rd_req_last                                                                                                                                                                                                                   ; debug_mux:debug_mux_ins|current_mode                           ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.910      ; 2.564      ;
; -0.705 ; debug_mux:debug_mux_ins|current_mode                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|rd_req_last                                                                                                                                                                                                                   ; debug_mux:debug_mux_ins|current_mode                           ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.910      ; 2.807      ;
; -0.481 ; uart_watcher:uart_watcher_ins|sdram_rd_req                                                                                                                                           ; capture:capture_ins|sdram_controller:u_meme_controller|rd_req_last                                                                                                                                                                                                                   ; uart_watcher:uart_watcher_ins|get_image                        ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.296     ; 1.147      ;
; -0.100 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb         ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[1]                                                                                                                                                                                                                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 3.959        ; -0.205     ; 3.856      ;
; -0.100 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb         ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[2]                                                                                                                                                                                                                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 3.959        ; -0.205     ; 3.856      ;
; -0.100 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb         ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[3]                                                                                                                                                                                                                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 3.959        ; -0.205     ; 3.856      ;
; -0.100 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb         ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[4]                                                                                                                                                                                                                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 3.959        ; -0.205     ; 3.856      ;
; -0.100 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb         ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[5]                                                                                                                                                                                                                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 3.959        ; -0.205     ; 3.856      ;
; -0.100 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb         ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[6]                                                                                                                                                                                                                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 3.959        ; -0.205     ; 3.856      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                         ;
+--------+---------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node     ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.520 ; soft_rst_last ; sensor_filter_mid:sensor_filter|Y[9]       ; clock_10hz   ; clk         ; 1.000        ; -0.109     ; 4.413      ;
; -3.520 ; soft_rst_last ; sensor_filter_mid:sensor_filter|Y[8]       ; clock_10hz   ; clk         ; 1.000        ; -0.109     ; 4.413      ;
; -3.520 ; soft_rst_last ; sensor_filter_mid:sensor_filter|Y[11]      ; clock_10hz   ; clk         ; 1.000        ; -0.109     ; 4.413      ;
; -3.520 ; soft_rst_last ; sensor_filter_mid:sensor_filter|Y[12]      ; clock_10hz   ; clk         ; 1.000        ; -0.109     ; 4.413      ;
; -3.520 ; soft_rst_last ; sensor_filter_mid:sensor_filter|Y[10]      ; clock_10hz   ; clk         ; 1.000        ; -0.109     ; 4.413      ;
; -3.520 ; soft_rst_last ; sensor_filter_mid:sensor_filter|Y[4]       ; clock_10hz   ; clk         ; 1.000        ; -0.109     ; 4.413      ;
; -3.520 ; soft_rst_last ; sensor_filter_mid:sensor_filter|Y[5]       ; clock_10hz   ; clk         ; 1.000        ; -0.109     ; 4.413      ;
; -3.520 ; soft_rst_last ; sensor_filter_mid:sensor_filter|Y[7]       ; clock_10hz   ; clk         ; 1.000        ; -0.109     ; 4.413      ;
; -3.520 ; soft_rst_last ; sensor_filter_mid:sensor_filter|Y[3]       ; clock_10hz   ; clk         ; 1.000        ; -0.109     ; 4.413      ;
; -3.520 ; soft_rst_last ; sensor_filter_mid:sensor_filter|Y[6]       ; clock_10hz   ; clk         ; 1.000        ; -0.109     ; 4.413      ;
; -3.497 ; soft_rst_last ; sensor_filter_mid:sensor_filter|U[1]       ; clock_10hz   ; clk         ; 1.000        ; -0.107     ; 4.392      ;
; -3.495 ; soft_rst_last ; sensor_filter_mid:sensor_filter|U[2]       ; clock_10hz   ; clk         ; 1.000        ; -0.110     ; 4.387      ;
; -3.495 ; soft_rst_last ; sensor_filter_mid:sensor_filter|V[1]       ; clock_10hz   ; clk         ; 1.000        ; -0.110     ; 4.387      ;
; -3.456 ; soft_rst_last ; sensor_filter_mid:sensor_filter|Y[14]      ; clock_10hz   ; clk         ; 1.000        ; -0.107     ; 4.351      ;
; -3.456 ; soft_rst_last ; sensor_filter_mid:sensor_filter|Y[15]      ; clock_10hz   ; clk         ; 1.000        ; -0.107     ; 4.351      ;
; -3.456 ; soft_rst_last ; sensor_filter_mid:sensor_filter|Y[17]      ; clock_10hz   ; clk         ; 1.000        ; -0.107     ; 4.351      ;
; -3.456 ; soft_rst_last ; sensor_filter_mid:sensor_filter|Y[16]      ; clock_10hz   ; clk         ; 1.000        ; -0.107     ; 4.351      ;
; -3.456 ; soft_rst_last ; sensor_filter_mid:sensor_filter|Y[13]      ; clock_10hz   ; clk         ; 1.000        ; -0.107     ; 4.351      ;
; -3.456 ; soft_rst_last ; sensor_filter_mid:sensor_filter|Y[19]      ; clock_10hz   ; clk         ; 1.000        ; -0.107     ; 4.351      ;
; -3.456 ; soft_rst_last ; sensor_filter_mid:sensor_filter|Y[20]      ; clock_10hz   ; clk         ; 1.000        ; -0.107     ; 4.351      ;
; -3.456 ; soft_rst_last ; sensor_filter_mid:sensor_filter|Y[22]      ; clock_10hz   ; clk         ; 1.000        ; -0.107     ; 4.351      ;
; -3.456 ; soft_rst_last ; sensor_filter_mid:sensor_filter|Y[18]      ; clock_10hz   ; clk         ; 1.000        ; -0.107     ; 4.351      ;
; -3.456 ; soft_rst_last ; sensor_filter_mid:sensor_filter|Y[21]      ; clock_10hz   ; clk         ; 1.000        ; -0.107     ; 4.351      ;
; -3.318 ; soft_rst_last ; sensor_filter_mid:sensor_filter|U[0]       ; clock_10hz   ; clk         ; 1.000        ; -0.111     ; 4.209      ;
; -3.318 ; soft_rst_last ; sensor_filter_mid:sensor_filter|Y[1]       ; clock_10hz   ; clk         ; 1.000        ; -0.111     ; 4.209      ;
; -3.318 ; soft_rst_last ; sensor_filter_mid:sensor_filter|Y[2]       ; clock_10hz   ; clk         ; 1.000        ; -0.111     ; 4.209      ;
; -3.318 ; soft_rst_last ; sensor_filter_mid:sensor_filter|Y[0]       ; clock_10hz   ; clk         ; 1.000        ; -0.111     ; 4.209      ;
; -3.318 ; soft_rst_last ; sensor_filter_mid:sensor_filter|V[0]       ; clock_10hz   ; clk         ; 1.000        ; -0.111     ; 4.209      ;
; -2.872 ; soft_rst_last ; uart_watcher:uart_watcher_ins|get_image    ; clock_10hz   ; clk         ; 1.000        ; -0.093     ; 3.781      ;
; -2.365 ; soft_rst_last ; uart_watcher:uart_watcher_ins|uart_data[4] ; clock_10hz   ; clk         ; 1.000        ; -0.101     ; 3.266      ;
; -2.365 ; soft_rst_last ; uart_watcher:uart_watcher_ins|uart_data[2] ; clock_10hz   ; clk         ; 1.000        ; -0.101     ; 3.266      ;
; -2.365 ; soft_rst_last ; uart_watcher:uart_watcher_ins|uart_data[0] ; clock_10hz   ; clk         ; 1.000        ; -0.101     ; 3.266      ;
; -2.360 ; soft_rst_last ; sensor_filter_mid:sensor_filter|U[7]       ; clock_10hz   ; clk         ; 1.000        ; -0.107     ; 3.255      ;
; -2.360 ; soft_rst_last ; sensor_filter_mid:sensor_filter|U[15]      ; clock_10hz   ; clk         ; 1.000        ; -0.107     ; 3.255      ;
; -2.360 ; soft_rst_last ; sensor_filter_mid:sensor_filter|U[16]      ; clock_10hz   ; clk         ; 1.000        ; -0.107     ; 3.255      ;
; -2.360 ; soft_rst_last ; sensor_filter_mid:sensor_filter|U[4]       ; clock_10hz   ; clk         ; 1.000        ; -0.107     ; 3.255      ;
; -2.360 ; soft_rst_last ; sensor_filter_mid:sensor_filter|U[5]       ; clock_10hz   ; clk         ; 1.000        ; -0.107     ; 3.255      ;
; -2.360 ; soft_rst_last ; sensor_filter_mid:sensor_filter|U[6]       ; clock_10hz   ; clk         ; 1.000        ; -0.107     ; 3.255      ;
; -2.359 ; soft_rst_last ; sensor_filter_mid:sensor_filter|U[9]       ; clock_10hz   ; clk         ; 1.000        ; -0.110     ; 3.251      ;
; -2.359 ; soft_rst_last ; sensor_filter_mid:sensor_filter|U[11]      ; clock_10hz   ; clk         ; 1.000        ; -0.110     ; 3.251      ;
; -2.359 ; soft_rst_last ; sensor_filter_mid:sensor_filter|U[12]      ; clock_10hz   ; clk         ; 1.000        ; -0.110     ; 3.251      ;
; -2.359 ; soft_rst_last ; sensor_filter_mid:sensor_filter|V[12]      ; clock_10hz   ; clk         ; 1.000        ; -0.110     ; 3.251      ;
; -2.359 ; soft_rst_last ; sensor_filter_mid:sensor_filter|V[15]      ; clock_10hz   ; clk         ; 1.000        ; -0.110     ; 3.251      ;
; -2.347 ; soft_rst_last ; sensor_filter_mid:sensor_filter|U[13]      ; clock_10hz   ; clk         ; 1.000        ; -0.107     ; 3.242      ;
; -2.347 ; soft_rst_last ; sensor_filter_mid:sensor_filter|U[14]      ; clock_10hz   ; clk         ; 1.000        ; -0.107     ; 3.242      ;
; -2.347 ; soft_rst_last ; sensor_filter_mid:sensor_filter|V[9]       ; clock_10hz   ; clk         ; 1.000        ; -0.107     ; 3.242      ;
; -2.347 ; soft_rst_last ; sensor_filter_mid:sensor_filter|V[2]       ; clock_10hz   ; clk         ; 1.000        ; -0.107     ; 3.242      ;
; -2.347 ; soft_rst_last ; sensor_filter_mid:sensor_filter|V[10]      ; clock_10hz   ; clk         ; 1.000        ; -0.107     ; 3.242      ;
; -2.347 ; soft_rst_last ; sensor_filter_mid:sensor_filter|V[11]      ; clock_10hz   ; clk         ; 1.000        ; -0.107     ; 3.242      ;
; -2.347 ; soft_rst_last ; sensor_filter_mid:sensor_filter|V[3]       ; clock_10hz   ; clk         ; 1.000        ; -0.107     ; 3.242      ;
; -2.347 ; soft_rst_last ; sensor_filter_mid:sensor_filter|V[4]       ; clock_10hz   ; clk         ; 1.000        ; -0.107     ; 3.242      ;
; -2.347 ; soft_rst_last ; sensor_filter_mid:sensor_filter|V[5]       ; clock_10hz   ; clk         ; 1.000        ; -0.107     ; 3.242      ;
; -2.347 ; soft_rst_last ; sensor_filter_mid:sensor_filter|V[6]       ; clock_10hz   ; clk         ; 1.000        ; -0.107     ; 3.242      ;
; -2.347 ; soft_rst_last ; sensor_filter_mid:sensor_filter|V[7]       ; clock_10hz   ; clk         ; 1.000        ; -0.107     ; 3.242      ;
; -2.347 ; soft_rst_last ; sensor_filter_mid:sensor_filter|V[8]       ; clock_10hz   ; clk         ; 1.000        ; -0.107     ; 3.242      ;
; -2.346 ; soft_rst_last ; sensor_filter_mid:sensor_filter|U[3]       ; clock_10hz   ; clk         ; 1.000        ; -0.106     ; 3.242      ;
; -2.319 ; soft_rst_last ; uart_watcher:uart_watcher_ins|uart_data[6] ; clock_10hz   ; clk         ; 1.000        ; -0.102     ; 3.219      ;
; -2.319 ; soft_rst_last ; uart_watcher:uart_watcher_ins|uart_data[7] ; clock_10hz   ; clk         ; 1.000        ; -0.102     ; 3.219      ;
; -2.272 ; soft_rst_last ; uart_watcher:uart_watcher_ins|uart_data[5] ; clock_10hz   ; clk         ; 1.000        ; -0.090     ; 3.184      ;
; -2.272 ; soft_rst_last ; uart_watcher:uart_watcher_ins|uart_data[3] ; clock_10hz   ; clk         ; 1.000        ; -0.090     ; 3.184      ;
; -2.272 ; soft_rst_last ; uart_watcher:uart_watcher_ins|uart_data[1] ; clock_10hz   ; clk         ; 1.000        ; -0.090     ; 3.184      ;
; -2.193 ; soft_rst_last ; sensor_filter_mid:sensor_filter|U[17]      ; clock_10hz   ; clk         ; 1.000        ; -0.106     ; 3.089      ;
; -2.193 ; soft_rst_last ; sensor_filter_mid:sensor_filter|U[20]      ; clock_10hz   ; clk         ; 1.000        ; -0.106     ; 3.089      ;
; -2.193 ; soft_rst_last ; sensor_filter_mid:sensor_filter|U[21]      ; clock_10hz   ; clk         ; 1.000        ; -0.106     ; 3.089      ;
; -2.193 ; soft_rst_last ; sensor_filter_mid:sensor_filter|U[22]      ; clock_10hz   ; clk         ; 1.000        ; -0.106     ; 3.089      ;
; -2.193 ; soft_rst_last ; sensor_filter_mid:sensor_filter|V[17]      ; clock_10hz   ; clk         ; 1.000        ; -0.106     ; 3.089      ;
; -2.193 ; soft_rst_last ; sensor_filter_mid:sensor_filter|V[18]      ; clock_10hz   ; clk         ; 1.000        ; -0.106     ; 3.089      ;
; -2.193 ; soft_rst_last ; sensor_filter_mid:sensor_filter|V[19]      ; clock_10hz   ; clk         ; 1.000        ; -0.106     ; 3.089      ;
; -2.193 ; soft_rst_last ; sensor_filter_mid:sensor_filter|V[20]      ; clock_10hz   ; clk         ; 1.000        ; -0.106     ; 3.089      ;
; -2.193 ; soft_rst_last ; sensor_filter_mid:sensor_filter|V[21]      ; clock_10hz   ; clk         ; 1.000        ; -0.106     ; 3.089      ;
; -2.193 ; soft_rst_last ; sensor_filter_mid:sensor_filter|V[22]      ; clock_10hz   ; clk         ; 1.000        ; -0.106     ; 3.089      ;
; -2.184 ; soft_rst_last ; sensor_filter_mid:sensor_filter|U[18]      ; clock_10hz   ; clk         ; 1.000        ; -0.106     ; 3.080      ;
; -2.184 ; soft_rst_last ; sensor_filter_mid:sensor_filter|U[19]      ; clock_10hz   ; clk         ; 1.000        ; -0.106     ; 3.080      ;
; -2.133 ; soft_rst_last ; sensor_filter_mid:sensor_filter|V[13]      ; clock_10hz   ; clk         ; 1.000        ; -0.105     ; 3.030      ;
; -2.133 ; soft_rst_last ; sensor_filter_mid:sensor_filter|V[14]      ; clock_10hz   ; clk         ; 1.000        ; -0.105     ; 3.030      ;
; -2.133 ; soft_rst_last ; sensor_filter_mid:sensor_filter|V[16]      ; clock_10hz   ; clk         ; 1.000        ; -0.105     ; 3.030      ;
; -2.116 ; soft_rst_last ; sensor_filter_mid:sensor_filter|V_m[13]    ; clock_10hz   ; clk         ; 1.000        ; -0.117     ; 3.001      ;
; -2.116 ; soft_rst_last ; sensor_filter_mid:sensor_filter|V_m[14]    ; clock_10hz   ; clk         ; 1.000        ; -0.117     ; 3.001      ;
; -2.116 ; soft_rst_last ; sensor_filter_mid:sensor_filter|V_m[15]    ; clock_10hz   ; clk         ; 1.000        ; -0.117     ; 3.001      ;
; -2.116 ; soft_rst_last ; sensor_filter_mid:sensor_filter|V_m[16]    ; clock_10hz   ; clk         ; 1.000        ; -0.117     ; 3.001      ;
; -2.116 ; soft_rst_last ; sensor_filter_mid:sensor_filter|V_m[17]    ; clock_10hz   ; clk         ; 1.000        ; -0.117     ; 3.001      ;
; -2.116 ; soft_rst_last ; sensor_filter_mid:sensor_filter|V_m[18]    ; clock_10hz   ; clk         ; 1.000        ; -0.117     ; 3.001      ;
; -2.116 ; soft_rst_last ; sensor_filter_mid:sensor_filter|V_m[19]    ; clock_10hz   ; clk         ; 1.000        ; -0.117     ; 3.001      ;
; -2.116 ; soft_rst_last ; sensor_filter_mid:sensor_filter|V_m[20]    ; clock_10hz   ; clk         ; 1.000        ; -0.117     ; 3.001      ;
; -2.116 ; soft_rst_last ; sensor_filter_mid:sensor_filter|V_m[21]    ; clock_10hz   ; clk         ; 1.000        ; -0.117     ; 3.001      ;
; -2.116 ; soft_rst_last ; sensor_filter_mid:sensor_filter|V_m[22]    ; clock_10hz   ; clk         ; 1.000        ; -0.117     ; 3.001      ;
; -2.069 ; soft_rst_last ; sensor_filter_mid:sensor_filter|U[8]       ; clock_10hz   ; clk         ; 1.000        ; -0.098     ; 2.973      ;
; -2.069 ; soft_rst_last ; sensor_filter_mid:sensor_filter|U[10]      ; clock_10hz   ; clk         ; 1.000        ; -0.098     ; 2.973      ;
; -2.006 ; soft_rst_last ; sensor_filter_mid:sensor_filter|U_m[3]     ; clock_10hz   ; clk         ; 1.000        ; -0.102     ; 2.906      ;
; -2.006 ; soft_rst_last ; sensor_filter_mid:sensor_filter|U_m[7]     ; clock_10hz   ; clk         ; 1.000        ; -0.102     ; 2.906      ;
; -2.006 ; soft_rst_last ; sensor_filter_mid:sensor_filter|U_m[8]     ; clock_10hz   ; clk         ; 1.000        ; -0.102     ; 2.906      ;
; -2.006 ; soft_rst_last ; sensor_filter_mid:sensor_filter|U_m[9]     ; clock_10hz   ; clk         ; 1.000        ; -0.102     ; 2.906      ;
; -2.006 ; soft_rst_last ; sensor_filter_mid:sensor_filter|U_m[10]    ; clock_10hz   ; clk         ; 1.000        ; -0.102     ; 2.906      ;
; -2.006 ; soft_rst_last ; sensor_filter_mid:sensor_filter|U_m[11]    ; clock_10hz   ; clk         ; 1.000        ; -0.102     ; 2.906      ;
; -2.006 ; soft_rst_last ; sensor_filter_mid:sensor_filter|U_m[12]    ; clock_10hz   ; clk         ; 1.000        ; -0.102     ; 2.906      ;
; -2.006 ; soft_rst_last ; sensor_filter_mid:sensor_filter|U_m[4]     ; clock_10hz   ; clk         ; 1.000        ; -0.102     ; 2.906      ;
; -2.006 ; soft_rst_last ; sensor_filter_mid:sensor_filter|U_m[5]     ; clock_10hz   ; clk         ; 1.000        ; -0.102     ; 2.906      ;
; -2.006 ; soft_rst_last ; sensor_filter_mid:sensor_filter|U_m[6]     ; clock_10hz   ; clk         ; 1.000        ; -0.102     ; 2.906      ;
; -1.953 ; soft_rst_last ; sensor_filter_mid:sensor_filter|V_m[2]     ; clock_10hz   ; clk         ; 1.000        ; -0.107     ; 2.848      ;
; -1.953 ; soft_rst_last ; sensor_filter_mid:sensor_filter|V_m[3]     ; clock_10hz   ; clk         ; 1.000        ; -0.107     ; 2.848      ;
+--------+---------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_10hz'                                                                                                                                                                            ;
+--------+----------------------------------------------+----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                      ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -3.423 ; full_mover:full_mover_ins|delay_counter[0]   ; full_mover:full_mover_ins|delay_output       ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.050     ; 4.395      ;
; -3.206 ; full_mover:full_mover_ins|delay_counter[2]   ; full_mover:full_mover_ins|delay_output       ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.050     ; 4.178      ;
; -3.125 ; full_mover:full_mover_ins|delay_counter[0]   ; full_mover:full_mover_ins|delay_counter[4]   ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.050     ; 4.097      ;
; -3.125 ; full_mover:full_mover_ins|delay_counter[0]   ; full_mover:full_mover_ins|delay_counter[1]   ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.050     ; 4.097      ;
; -3.125 ; full_mover:full_mover_ins|delay_counter[0]   ; full_mover:full_mover_ins|delay_counter[2]   ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.050     ; 4.097      ;
; -3.125 ; full_mover:full_mover_ins|delay_counter[0]   ; full_mover:full_mover_ins|delay_counter[3]   ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.050     ; 4.097      ;
; -3.119 ; full_mover:full_mover_ins|delay_counter[0]   ; full_mover:full_mover_ins|delay_counter[0]   ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.044     ; 4.097      ;
; -3.100 ; full_mover:full_mover_ins|delay_counter[1]   ; full_mover:full_mover_ins|delay_output       ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.050     ; 4.072      ;
; -3.079 ; full_mover:full_mover_ins|delay_counter[3]   ; full_mover:full_mover_ins|delay_output       ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.050     ; 4.051      ;
; -2.961 ; full_mover:full_mover_ins|delay_compare[2]   ; full_mover:full_mover_ins|delay_output       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 1.325      ; 5.208      ;
; -2.958 ; full_mover:full_mover_ins|delay_compare[3]   ; full_mover:full_mover_ins|delay_output       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 1.325      ; 5.205      ;
; -2.941 ; full_mover:full_mover_ins|delay_compare[0]   ; full_mover:full_mover_ins|delay_output       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 1.325      ; 5.188      ;
; -2.908 ; full_mover:full_mover_ins|delay_counter[2]   ; full_mover:full_mover_ins|delay_counter[4]   ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.050     ; 3.880      ;
; -2.908 ; full_mover:full_mover_ins|delay_counter[2]   ; full_mover:full_mover_ins|delay_counter[0]   ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.050     ; 3.880      ;
; -2.908 ; full_mover:full_mover_ins|delay_counter[2]   ; full_mover:full_mover_ins|delay_counter[1]   ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.050     ; 3.880      ;
; -2.908 ; full_mover:full_mover_ins|delay_counter[2]   ; full_mover:full_mover_ins|delay_counter[3]   ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.050     ; 3.880      ;
; -2.902 ; full_mover:full_mover_ins|delay_counter[2]   ; full_mover:full_mover_ins|delay_counter[2]   ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.044     ; 3.880      ;
; -2.860 ; full_mover:full_mover_ins|delay_compare[1]   ; full_mover:full_mover_ins|delay_output       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 1.324      ; 5.106      ;
; -2.802 ; full_mover:full_mover_ins|delay_counter[1]   ; full_mover:full_mover_ins|delay_counter[4]   ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.050     ; 3.774      ;
; -2.802 ; full_mover:full_mover_ins|delay_counter[1]   ; full_mover:full_mover_ins|delay_counter[0]   ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.050     ; 3.774      ;
; -2.802 ; full_mover:full_mover_ins|delay_counter[1]   ; full_mover:full_mover_ins|delay_counter[2]   ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.050     ; 3.774      ;
; -2.802 ; full_mover:full_mover_ins|delay_counter[1]   ; full_mover:full_mover_ins|delay_counter[3]   ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.050     ; 3.774      ;
; -2.796 ; full_mover:full_mover_ins|delay_counter[1]   ; full_mover:full_mover_ins|delay_counter[1]   ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.044     ; 3.774      ;
; -2.781 ; full_mover:full_mover_ins|delay_counter[3]   ; full_mover:full_mover_ins|delay_counter[4]   ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.050     ; 3.753      ;
; -2.781 ; full_mover:full_mover_ins|delay_counter[3]   ; full_mover:full_mover_ins|delay_counter[0]   ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.050     ; 3.753      ;
; -2.781 ; full_mover:full_mover_ins|delay_counter[3]   ; full_mover:full_mover_ins|delay_counter[1]   ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.050     ; 3.753      ;
; -2.781 ; full_mover:full_mover_ins|delay_counter[3]   ; full_mover:full_mover_ins|delay_counter[2]   ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.050     ; 3.753      ;
; -2.775 ; full_mover:full_mover_ins|delay_counter[3]   ; full_mover:full_mover_ins|delay_counter[3]   ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.044     ; 3.753      ;
; -2.663 ; full_mover:full_mover_ins|delay_compare[2]   ; full_mover:full_mover_ins|delay_counter[4]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 1.325      ; 4.910      ;
; -2.663 ; full_mover:full_mover_ins|delay_compare[2]   ; full_mover:full_mover_ins|delay_counter[0]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 1.325      ; 4.910      ;
; -2.663 ; full_mover:full_mover_ins|delay_compare[2]   ; full_mover:full_mover_ins|delay_counter[1]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 1.325      ; 4.910      ;
; -2.663 ; full_mover:full_mover_ins|delay_compare[2]   ; full_mover:full_mover_ins|delay_counter[2]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 1.325      ; 4.910      ;
; -2.663 ; full_mover:full_mover_ins|delay_compare[2]   ; full_mover:full_mover_ins|delay_counter[3]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 1.325      ; 4.910      ;
; -2.660 ; full_mover:full_mover_ins|delay_compare[3]   ; full_mover:full_mover_ins|delay_counter[4]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 1.325      ; 4.907      ;
; -2.660 ; full_mover:full_mover_ins|delay_compare[3]   ; full_mover:full_mover_ins|delay_counter[0]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 1.325      ; 4.907      ;
; -2.660 ; full_mover:full_mover_ins|delay_compare[3]   ; full_mover:full_mover_ins|delay_counter[1]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 1.325      ; 4.907      ;
; -2.660 ; full_mover:full_mover_ins|delay_compare[3]   ; full_mover:full_mover_ins|delay_counter[2]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 1.325      ; 4.907      ;
; -2.660 ; full_mover:full_mover_ins|delay_compare[3]   ; full_mover:full_mover_ins|delay_counter[3]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 1.325      ; 4.907      ;
; -2.643 ; full_mover:full_mover_ins|delay_compare[0]   ; full_mover:full_mover_ins|delay_counter[4]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 1.325      ; 4.890      ;
; -2.643 ; full_mover:full_mover_ins|delay_compare[0]   ; full_mover:full_mover_ins|delay_counter[0]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 1.325      ; 4.890      ;
; -2.643 ; full_mover:full_mover_ins|delay_compare[0]   ; full_mover:full_mover_ins|delay_counter[1]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 1.325      ; 4.890      ;
; -2.643 ; full_mover:full_mover_ins|delay_compare[0]   ; full_mover:full_mover_ins|delay_counter[2]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 1.325      ; 4.890      ;
; -2.643 ; full_mover:full_mover_ins|delay_compare[0]   ; full_mover:full_mover_ins|delay_counter[3]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 1.325      ; 4.890      ;
; -2.562 ; full_mover:full_mover_ins|delay_compare[1]   ; full_mover:full_mover_ins|delay_counter[4]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 1.324      ; 4.808      ;
; -2.562 ; full_mover:full_mover_ins|delay_compare[1]   ; full_mover:full_mover_ins|delay_counter[0]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 1.324      ; 4.808      ;
; -2.562 ; full_mover:full_mover_ins|delay_compare[1]   ; full_mover:full_mover_ins|delay_counter[1]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 1.324      ; 4.808      ;
; -2.562 ; full_mover:full_mover_ins|delay_compare[1]   ; full_mover:full_mover_ins|delay_counter[2]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 1.324      ; 4.808      ;
; -2.562 ; full_mover:full_mover_ins|delay_compare[1]   ; full_mover:full_mover_ins|delay_counter[3]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 1.324      ; 4.808      ;
; -2.009 ; full_mover:full_mover_ins|delay_counter[4]   ; full_mover:full_mover_ins|delay_output       ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.050     ; 2.981      ;
; -1.711 ; full_mover:full_mover_ins|delay_counter[4]   ; full_mover:full_mover_ins|delay_counter[0]   ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.050     ; 2.683      ;
; -1.711 ; full_mover:full_mover_ins|delay_counter[4]   ; full_mover:full_mover_ins|delay_counter[1]   ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.050     ; 2.683      ;
; -1.711 ; full_mover:full_mover_ins|delay_counter[4]   ; full_mover:full_mover_ins|delay_counter[2]   ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.050     ; 2.683      ;
; -1.711 ; full_mover:full_mover_ins|delay_counter[4]   ; full_mover:full_mover_ins|delay_counter[3]   ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.050     ; 2.683      ;
; -1.705 ; full_mover:full_mover_ins|delay_counter[4]   ; full_mover:full_mover_ins|delay_counter[4]   ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.044     ; 2.683      ;
; -0.137 ; capture:capture_ins|latency_of_fifo_reset[1] ; capture:capture_ins|fifo_ok_status           ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.047     ; 1.112      ;
; -0.137 ; capture:capture_ins|latency_of_fifo_reset[1] ; capture:capture_ins|latency_of_fifo_reset[0] ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.047     ; 1.112      ;
; -0.135 ; capture:capture_ins|latency_of_fifo_reset[0] ; capture:capture_ins|latency_of_fifo_reset[2] ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.047     ; 1.110      ;
; -0.135 ; capture:capture_ins|latency_of_fifo_reset[2] ; capture:capture_ins|latency_of_fifo_reset[1] ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.047     ; 1.110      ;
; -0.104 ; capture:capture_ins|latency_of_fifo_reset[2] ; capture:capture_ins|fifo_ok_status           ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.047     ; 1.079      ;
; 0.136  ; capture:capture_ins|latency_of_fifo_reset[1] ; capture:capture_ins|latency_of_fifo_reset[2] ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.047     ; 0.839      ;
; 0.138  ; capture:capture_ins|latency_of_fifo_reset[0] ; capture:capture_ins|latency_of_fifo_reset[1] ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.047     ; 0.837      ;
; 0.150  ; capture:capture_ins|latency_of_fifo_reset[2] ; capture:capture_ins|latency_of_fifo_reset[0] ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.047     ; 0.825      ;
; 0.157  ; capture:capture_ins|latency_of_fifo_reset[0] ; capture:capture_ins|fifo_ok_status           ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.047     ; 0.818      ;
; 0.208  ; capture:capture_ins|latency_of_fifo_reset[1] ; capture:capture_ins|latency_of_fifo_reset[1] ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.044     ; 0.770      ;
; 0.208  ; capture:capture_ins|latency_of_fifo_reset[0] ; capture:capture_ins|latency_of_fifo_reset[0] ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.044     ; 0.770      ;
; 0.208  ; capture:capture_ins|latency_of_fifo_reset[2] ; capture:capture_ins|latency_of_fifo_reset[2] ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.044     ; 0.770      ;
; 0.233  ; capture:capture_ins|fifo_ok_status           ; capture:capture_ins|fifo_ok_status           ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.044     ; 0.745      ;
; 0.233  ; full_mover:full_mover_ins|delay_output       ; full_mover:full_mover_ins|delay_output       ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.044     ; 0.745      ;
+--------+----------------------------------------------+----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'capture:capture_ins|pclk_buf'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                          ; Launch Clock                                                   ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+------------------------------+--------------+------------+------------+
; -2.795 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.064     ; 3.733      ;
; -2.754 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.070     ; 3.686      ;
; -2.723 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.071     ; 3.654      ;
; -2.716 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.071     ; 3.647      ;
; -2.714 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.065     ; 3.651      ;
; -2.714 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.065     ; 3.651      ;
; -2.714 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.065     ; 3.651      ;
; -2.707 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.070     ; 3.639      ;
; -2.673 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.071     ; 3.604      ;
; -2.673 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.071     ; 3.604      ;
; -2.673 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.071     ; 3.604      ;
; -2.626 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.071     ; 3.557      ;
; -2.626 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.071     ; 3.557      ;
; -2.626 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.071     ; 3.557      ;
; -2.608 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.071     ; 3.539      ;
; -2.601 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.071     ; 3.532      ;
; -2.581 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.065     ; 3.518      ;
; -2.561 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.071     ; 3.492      ;
; -2.541 ; capture:capture_ins|frame_start_latch                                                                                                                                                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.500        ; 0.669      ; 3.722      ;
; -2.539 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.071     ; 3.470      ;
; -2.514 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.071     ; 3.445      ;
; -2.508 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.071     ; 3.439      ;
; -2.505 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.065     ; 3.442      ;
; -2.492 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.071     ; 3.423      ;
; -2.491 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~porta_we_reg       ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; 0.278      ; 3.808      ;
; -2.466 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.065     ; 3.403      ;
; -2.461 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.071     ; 3.392      ;
; -2.460 ; capture:capture_ins|frame_start_latch                                                                                                                                                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.500        ; 0.668      ; 3.640      ;
; -2.460 ; capture:capture_ins|frame_start_latch                                                                                                                                                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.500        ; 0.668      ; 3.640      ;
; -2.460 ; capture:capture_ins|frame_start_latch                                                                                                                                                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.500        ; 0.668      ; 3.640      ;
; -2.452 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.065     ; 3.389      ;
; -2.424 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.071     ; 3.355      ;
; -2.420 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.071     ; 3.351      ;
; -2.416 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.071     ; 3.347      ;
; -2.377 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.071     ; 3.308      ;
; -2.348 ; capture:capture_ins|frame_start_latch                                                                                                                                                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                 ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.500        ; 0.668      ; 3.528      ;
; -2.326 ; capture:capture_ins|frame_start_latch                                                                                                                                                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                 ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.500        ; 0.668      ; 3.506      ;
; -2.325 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~porta_datain_reg0  ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; 0.283      ; 3.647      ;
; -2.324 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~porta_address_reg0 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; 0.278      ; 3.641      ;
; -2.305 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.071     ; 3.236      ;
; -2.302 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[4]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.065     ; 3.239      ;
; -2.295 ; capture:capture_ins|frame_start_latch                                                                                                                                                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.500        ; 0.668      ; 3.475      ;
; -2.263 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.071     ; 3.194      ;
; -2.211 ; capture:capture_ins|frame_start_latch                                                                                                                                                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                 ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.500        ; 0.668      ; 3.391      ;
; -2.210 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.071     ; 3.141      ;
; -2.205 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[5]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.065     ; 3.142      ;
; -2.187 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~porta_we_reg       ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; 0.278      ; 3.504      ;
; -2.112 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.071     ; 3.043      ;
; -2.047 ; capture:capture_ins|href_buf                                                                                                                                                                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[2] ; capture:capture_ins|pclk_buf ; 0.042        ; 0.907      ; 2.918      ;
; -2.023 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[3]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[2]                             ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.069     ; 2.956      ;
; -2.021 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~porta_datain_reg0  ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; 0.283      ; 3.343      ;
; -2.020 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~porta_address_reg0 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; 0.278      ; 3.337      ;
; -2.000 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[3]                                                ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.077     ; 2.925      ;
; -2.000 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[5]                                                ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.077     ; 2.925      ;
; -2.000 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.077     ; 2.925      ;
; -2.000 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[4]                                                ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.077     ; 2.925      ;
; -2.000 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[2]                                                ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.077     ; 2.925      ;
; -2.000 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[1]                                                ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.077     ; 2.925      ;
; -2.000 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[0]                                                ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.077     ; 2.925      ;
; -1.990 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[3]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[1]                             ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.069     ; 2.923      ;
; -1.980 ; capture:capture_ins|frame_start_latch                                                                                                                                                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~porta_we_reg       ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.500        ; 1.017      ; 3.546      ;
; -1.966 ; capture:capture_ins|href_buf                                                                                                                                                                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[2] ; capture:capture_ins|pclk_buf ; 0.042        ; 0.906      ; 2.836      ;
; -1.966 ; capture:capture_ins|href_buf                                                                                                                                                                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[2] ; capture:capture_ins|pclk_buf ; 0.042        ; 0.906      ; 2.836      ;
; -1.966 ; capture:capture_ins|href_buf                                                                                                                                                                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[2] ; capture:capture_ins|pclk_buf ; 0.042        ; 0.906      ; 2.836      ;
; -1.910 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[3] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.071     ; 2.841      ;
; -1.905 ; capture:capture_ins|frame_start_latch                                                                                                                                                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.500        ; 0.668      ; 3.085      ;
; -1.854 ; capture:capture_ins|href_buf                                                                                                                                                                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[2] ; capture:capture_ins|pclk_buf ; 0.042        ; 0.906      ; 2.724      ;
; -1.832 ; capture:capture_ins|href_buf                                                                                                                                                                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[2] ; capture:capture_ins|pclk_buf ; 0.042        ; 0.906      ; 2.702      ;
; -1.814 ; capture:capture_ins|frame_start_latch                                                                                                                                                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~porta_datain_reg0  ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.500        ; 1.022      ; 3.385      ;
; -1.813 ; capture:capture_ins|frame_start_latch                                                                                                                                                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~porta_address_reg0 ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.500        ; 1.017      ; 3.379      ;
; -1.807 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[3]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[3]                             ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.069     ; 2.740      ;
; -1.801 ; capture:capture_ins|href_buf                                                                                                                                                                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[2] ; capture:capture_ins|pclk_buf ; 0.042        ; 0.906      ; 2.671      ;
; -1.749 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[4] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.074     ; 2.677      ;
; -1.717 ; capture:capture_ins|href_buf                                                                                                                                                                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[2] ; capture:capture_ins|pclk_buf ; 0.042        ; 0.906      ; 2.587      ;
; -1.700 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[4]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|delayed_wrptr_g[3]                                        ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.066     ; 2.636      ;
; -1.664 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.071     ; 2.595      ;
; -1.662 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[3]                                                ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.077     ; 2.587      ;
; -1.662 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[5]                                                ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.077     ; 2.587      ;
; -1.662 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.077     ; 2.587      ;
; -1.662 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[4]                                                ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.077     ; 2.587      ;
; -1.662 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[2]                                                ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.077     ; 2.587      ;
; -1.662 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[1]                                                ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.077     ; 2.587      ;
; -1.662 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[0]                                                ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.077     ; 2.587      ;
; -1.623 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[2]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.065     ; 2.560      ;
; -1.621 ; capture:capture_ins|href_buf                                                                                                                                                                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~porta_we_reg       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[2] ; capture:capture_ins|pclk_buf ; 0.042        ; 1.255      ; 2.877      ;
; -1.617 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.071     ; 2.548      ;
; -1.614 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[5]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~porta_address_reg0 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; 0.284      ; 2.937      ;
; -1.609 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[3]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|delayed_wrptr_g[2]                                        ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.063     ; 2.548      ;
; -1.580 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[1]                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[0]                             ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.075     ; 2.507      ;
; -1.578 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[5]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[2]                             ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.069     ; 2.511      ;
; -1.574 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[4]                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[0]                             ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.074     ; 2.502      ;
; -1.572 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[1]                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[1]                             ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.075     ; 2.499      ;
; -1.566 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[4] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[4]                                            ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.075     ; 2.493      ;
; -1.562 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[4]                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[1]                             ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.074     ; 2.490      ;
; -1.546 ; capture:capture_ins|href_buf                                                                                                                                                                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[2] ; capture:capture_ins|pclk_buf ; 0.042        ; 0.906      ; 2.416      ;
; -1.545 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[5]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[1]                             ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.069     ; 2.478      ;
; -1.523 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.070     ; 2.455      ;
; -1.455 ; capture:capture_ins|href_buf                                                                                                                                                                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~porta_datain_reg0  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[2] ; capture:capture_ins|pclk_buf ; 0.042        ; 1.260      ; 2.716      ;
; -1.455 ; capture:capture_ins|frame_start_latch                                                                                                                                                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[3]                                                ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.500        ; 0.662      ; 2.629      ;
; -1.455 ; capture:capture_ins|frame_start_latch                                                                                                                                                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[5]                                                ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.500        ; 0.662      ; 2.629      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'debug_mux:debug_mux_ins|current_mode'                                                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+----------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                    ; To Node                                           ; Launch Clock                                                   ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+----------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; -2.685 ; debug_mux:debug_mux_ins|uart_watcher_din[13]                                                                                                                 ; uart_watcher:uart_watcher_ins|uart_data_image[13] ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; -1.763     ; 0.402      ;
; -2.649 ; debug_mux:debug_mux_ins|uart_watcher_din[7]                                                                                                                  ; uart_watcher:uart_watcher_ins|uart_data_image[7]  ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; -1.545     ; 0.401      ;
; -2.509 ; debug_mux:debug_mux_ins|uart_watcher_din[9]                                                                                                                  ; uart_watcher:uart_watcher_ins|uart_data_image[9]  ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; -1.531     ; 0.415      ;
; -2.197 ; debug_mux:debug_mux_ins|uart_watcher_din[6]                                                                                                                  ; uart_watcher:uart_watcher_ins|uart_data_image[6]  ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; -1.392     ; 0.402      ;
; -2.166 ; debug_mux:debug_mux_ins|uart_watcher_din[5]                                                                                                                  ; uart_watcher:uart_watcher_ins|uart_data_image[5]  ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; -1.764     ; 0.405      ;
; -2.100 ; debug_mux:debug_mux_ins|uart_watcher_din[10]                                                                                                                 ; uart_watcher:uart_watcher_ins|uart_data_image[10] ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; -1.502     ; 0.402      ;
; -2.094 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[3]  ; debug_mux:debug_mux_ins|sensor_filter_din[3]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; 2.614      ; 4.768      ;
; -2.094 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[1]  ; debug_mux:debug_mux_ins|sensor_filter_din[1]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; 2.615      ; 4.770      ;
; -2.051 ; debug_mux:debug_mux_ins|uart_watcher_din[8]                                                                                                                  ; uart_watcher:uart_watcher_ins|uart_data_image[8]  ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; -1.599     ; 0.401      ;
; -2.044 ; debug_mux:debug_mux_ins|uart_watcher_din[11]                                                                                                                 ; uart_watcher:uart_watcher_ins|uart_data_image[11] ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; -1.384     ; 0.405      ;
; -2.030 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[0]  ; debug_mux:debug_mux_ins|sensor_filter_din[0]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; 2.603      ; 4.699      ;
; -1.995 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[15] ; debug_mux:debug_mux_ins|sensor_filter_din[15]     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; 2.760      ; 4.638      ;
; -1.992 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[10] ; debug_mux:debug_mux_ins|sensor_filter_din[10]     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; 2.618      ; 4.677      ;
; -1.987 ; debug_mux:debug_mux_ins|uart_watcher_din[3]                                                                                                                  ; uart_watcher:uart_watcher_ins|uart_data_image[3]  ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; -1.536     ; 0.403      ;
; -1.986 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[8]  ; debug_mux:debug_mux_ins|sensor_filter_din[8]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; 2.614      ; 4.652      ;
; -1.985 ; debug_mux:debug_mux_ins|uart_watcher_din[15]                                                                                                                 ; uart_watcher:uart_watcher_ins|uart_data_image[15] ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; -1.389     ; 0.403      ;
; -1.985 ; debug_mux:debug_mux_ins|uart_watcher_din[1]                                                                                                                  ; uart_watcher:uart_watcher_ins|uart_data_image[1]  ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; -1.536     ; 0.403      ;
; -1.985 ; debug_mux:debug_mux_ins|uart_watcher_din[14]                                                                                                                 ; uart_watcher:uart_watcher_ins|uart_data_image[14] ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; -1.388     ; 0.405      ;
; -1.984 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[12] ; debug_mux:debug_mux_ins|sensor_filter_din[12]     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; 2.636      ; 4.677      ;
; -1.958 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[4]  ; debug_mux:debug_mux_ins|sensor_filter_din[4]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; 2.613      ; 4.636      ;
; -1.953 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[5]  ; debug_mux:debug_mux_ins|sensor_filter_din[5]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; 2.632      ; 4.762      ;
; -1.928 ; debug_mux:debug_mux_ins|uart_watcher_din[12]                                                                                                                 ; uart_watcher:uart_watcher_ins|uart_data_image[12] ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; -1.312     ; 0.402      ;
; -1.917 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[13] ; debug_mux:debug_mux_ins|sensor_filter_din[13]     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; 2.610      ; 4.591      ;
; -1.914 ; debug_mux:debug_mux_ins|uart_watcher_din[4]                                                                                                                  ; uart_watcher:uart_watcher_ins|uart_data_image[4]  ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; -1.318     ; 0.401      ;
; -1.913 ; debug_mux:debug_mux_ins|uart_watcher_din[2]                                                                                                                  ; uart_watcher:uart_watcher_ins|uart_data_image[2]  ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; -1.315     ; 0.403      ;
; -1.910 ; debug_mux:debug_mux_ins|uart_watcher_din[0]                                                                                                                  ; uart_watcher:uart_watcher_ins|uart_data_image[0]  ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; -1.313     ; 0.404      ;
; -1.888 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[2]  ; debug_mux:debug_mux_ins|sensor_filter_din[2]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; 2.768      ; 4.538      ;
; -1.872 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[6]  ; debug_mux:debug_mux_ins|sensor_filter_din[6]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; 2.642      ; 4.580      ;
; -1.849 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[14] ; debug_mux:debug_mux_ins|sensor_filter_din[14]     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; 2.608      ; 4.509      ;
; -1.842 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[11] ; debug_mux:debug_mux_ins|sensor_filter_din[11]     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; 2.634      ; 4.539      ;
; -1.829 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[1]  ; debug_mux:debug_mux_ins|uart_watcher_din[1]       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 2.458      ; 3.791      ;
; -1.819 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[9]  ; debug_mux:debug_mux_ins|sensor_filter_din[9]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; 2.785      ; 4.483      ;
; -1.762 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[7]  ; debug_mux:debug_mux_ins|sensor_filter_din[7]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; 2.684      ; 4.510      ;
; -1.698 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[3]  ; debug_mux:debug_mux_ins|uart_watcher_din[3]       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 2.457      ; 3.658      ;
; -1.672 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[5]  ; debug_mux:debug_mux_ins|uart_watcher_din[5]       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 2.470      ; 3.652      ;
; -1.656 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[11] ; debug_mux:debug_mux_ins|uart_watcher_din[11]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 2.444      ; 3.610      ;
; -1.653 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[12] ; debug_mux:debug_mux_ins|uart_watcher_din[12]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 2.444      ; 3.607      ;
; -1.651 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[13] ; debug_mux:debug_mux_ins|uart_watcher_din[13]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 2.444      ; 3.602      ;
; -1.609 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[4]  ; debug_mux:debug_mux_ins|uart_watcher_din[4]       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 2.451      ; 3.569      ;
; -1.600 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[9]  ; debug_mux:debug_mux_ins|uart_watcher_din[9]       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 2.451      ; 3.519      ;
; -1.575 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[6]  ; debug_mux:debug_mux_ins|uart_watcher_din[6]       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 2.523      ; 3.606      ;
; -1.562 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[0]  ; debug_mux:debug_mux_ins|uart_watcher_din[0]       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 2.450      ; 3.517      ;
; -1.558 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[2]  ; debug_mux:debug_mux_ins|uart_watcher_din[2]       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 2.449      ; 3.510      ;
; -1.557 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[14] ; debug_mux:debug_mux_ins|uart_watcher_din[14]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 2.490      ; 3.557      ;
; -1.543 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[8]  ; debug_mux:debug_mux_ins|uart_watcher_din[8]       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 2.626      ; 3.544      ;
; -1.537 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[7]  ; debug_mux:debug_mux_ins|uart_watcher_din[7]       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 2.673      ; 3.585      ;
; -1.535 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[10] ; debug_mux:debug_mux_ins|uart_watcher_din[10]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 2.628      ; 3.537      ;
; -1.473 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[15] ; debug_mux:debug_mux_ins|uart_watcher_din[15]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 2.490      ; 3.473      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+----------------------------------------------------------------+--------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'capture:capture_ins|vsync_buf'                                                                                                                                     ;
+--------+---------------------------------------+---------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -1.826 ; capture:capture_ins|fifo_ok_status    ; capture:capture_ins|frame_start_latch ; clock_10hz                    ; capture:capture_ins|vsync_buf ; 0.500        ; -0.960     ; 1.388      ;
; -0.924 ; capture:capture_ins|frame_start_latch ; capture:capture_ins|frame_over_latch  ; capture:capture_ins|vsync_buf ; capture:capture_ins|vsync_buf ; 0.500        ; -0.330     ; 1.116      ;
; 0.233  ; capture:capture_ins|frame_over_latch  ; capture:capture_ins|frame_over_latch  ; capture:capture_ins|vsync_buf ; capture:capture_ins|vsync_buf ; 1.000        ; -0.044     ; 0.745      ;
; 0.235  ; capture:capture_ins|frame_start_latch ; capture:capture_ins|frame_start_latch ; capture:capture_ins|vsync_buf ; capture:capture_ins|vsync_buf ; 1.000        ; -0.042     ; 0.745      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                          ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 2.377  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[0] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.143     ; 3.523      ;
; 2.495  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[0] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.144     ; 3.404      ;
; 2.495  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[0] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.144     ; 3.404      ;
; 2.619  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[1] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.143     ; 3.281      ;
; 2.651  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[1] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.144     ; 3.248      ;
; 2.652  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[0] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.144     ; 3.247      ;
; 2.660  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[0] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~portb_address_reg0 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; 0.135      ; 3.555      ;
; 2.688  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[0] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.144     ; 3.211      ;
; 2.729  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[0] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.144     ; 3.170      ;
; 2.729  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[0] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.144     ; 3.170      ;
; 2.729  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[0] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[1]               ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.144     ; 3.170      ;
; 2.729  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[0] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]               ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.144     ; 3.170      ;
; 2.729  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[0] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[3]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.144     ; 3.170      ;
; 2.729  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[0] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[4]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.144     ; 3.170      ;
; 2.729  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[0] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[2]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.144     ; 3.170      ;
; 2.729  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[0] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[1]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.144     ; 3.170      ;
; 2.729  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[0] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[0]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.144     ; 3.170      ;
; 2.794  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[1] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.144     ; 3.105      ;
; 2.795  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[1] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.144     ; 3.104      ;
; 2.801  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[1] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.144     ; 3.098      ;
; 2.801  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[1] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.144     ; 3.098      ;
; 2.801  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[1] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[1]               ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.144     ; 3.098      ;
; 2.801  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[1] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]               ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.144     ; 3.098      ;
; 2.801  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[1] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[3]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.144     ; 3.098      ;
; 2.801  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[1] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[4]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.144     ; 3.098      ;
; 2.801  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[1] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[2]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.144     ; 3.098      ;
; 2.801  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[1] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[1]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.144     ; 3.098      ;
; 2.801  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[1] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[0]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.144     ; 3.098      ;
; 2.803  ; capture:capture_ins|sdram_controller:u_meme_controller|waitrequest_last                                                                                                                                                                                                             ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.171     ; 3.069      ;
; 2.814  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[1] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~portb_address_reg0 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; 0.135      ; 3.401      ;
; 2.955  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[1] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.144     ; 2.944      ;
; 2.978  ; capture:capture_ins|sdram_controller:u_meme_controller|waitrequest_last                                                                                                                                                                                                             ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.172     ; 2.893      ;
; 2.979  ; capture:capture_ins|sdram_controller:u_meme_controller|waitrequest_last                                                                                                                                                                                                             ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.172     ; 2.892      ;
; 3.069  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[1] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.144     ; 2.830      ;
; 3.081  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[0] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.144     ; 2.818      ;
; 3.162  ; capture:capture_ins|sdram_controller:u_meme_controller|waitrequest_last                                                                                                                                                                                                             ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.172     ; 2.709      ;
; 3.927  ; capture:capture_ins|sdram_controller:u_meme_controller|waitrequest_last                                                                                                                                                                                                             ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.172     ; 1.944      ;
; 3.928  ; capture:capture_ins|sdram_controller:u_meme_controller|waitrequest_last                                                                                                                                                                                                             ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~portb_address_reg0 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; 0.107      ; 2.259      ;
; 3.997  ; capture:capture_ins|sdram_controller:u_meme_controller|waitrequest_last                                                                                                                                                                                                             ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.172     ; 1.874      ;
; 3.997  ; capture:capture_ins|sdram_controller:u_meme_controller|waitrequest_last                                                                                                                                                                                                             ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.172     ; 1.874      ;
; 3.997  ; capture:capture_ins|sdram_controller:u_meme_controller|waitrequest_last                                                                                                                                                                                                             ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[1]               ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.172     ; 1.874      ;
; 3.997  ; capture:capture_ins|sdram_controller:u_meme_controller|waitrequest_last                                                                                                                                                                                                             ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]               ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.172     ; 1.874      ;
; 3.997  ; capture:capture_ins|sdram_controller:u_meme_controller|waitrequest_last                                                                                                                                                                                                             ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[3]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.172     ; 1.874      ;
; 3.997  ; capture:capture_ins|sdram_controller:u_meme_controller|waitrequest_last                                                                                                                                                                                                             ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[4]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.172     ; 1.874      ;
; 3.997  ; capture:capture_ins|sdram_controller:u_meme_controller|waitrequest_last                                                                                                                                                                                                             ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[2]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.172     ; 1.874      ;
; 3.997  ; capture:capture_ins|sdram_controller:u_meme_controller|waitrequest_last                                                                                                                                                                                                             ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[1]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.172     ; 1.874      ;
; 3.997  ; capture:capture_ins|sdram_controller:u_meme_controller|waitrequest_last                                                                                                                                                                                                             ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[0]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.172     ; 1.874      ;
; 4.345  ; capture:capture_ins|sdram_controller:u_meme_controller|waitrequest_last                                                                                                                                                                                                             ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.172     ; 1.526      ;
; 11.554 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~portb_address_reg0 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 16.041       ; 0.138      ; 4.664      ;
; 11.582 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 16.041       ; -0.141     ; 4.320      ;
; 11.623 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 16.041       ; -0.141     ; 4.279      ;
; 11.623 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 16.041       ; -0.141     ; 4.279      ;
; 11.623 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[1]               ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 16.041       ; -0.141     ; 4.279      ;
; 11.623 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]               ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 16.041       ; -0.141     ; 4.279      ;
; 11.623 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[3]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 16.041       ; -0.141     ; 4.279      ;
; 11.623 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[4]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 16.041       ; -0.141     ; 4.279      ;
; 11.623 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[2]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 16.041       ; -0.141     ; 4.279      ;
; 11.623 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[1]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 16.041       ; -0.141     ; 4.279      ;
; 11.623 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[0]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 16.041       ; -0.141     ; 4.279      ;
; 11.975 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 16.041       ; -0.141     ; 3.927      ;
; 13.307 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 16.041       ; -0.140     ; 2.596      ;
; 13.425 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 16.041       ; -0.141     ; 2.477      ;
; 13.425 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 16.041       ; -0.141     ; 2.477      ;
; 13.582 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 16.041       ; -0.141     ; 2.320      ;
; 15.960 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                                                                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 3.969      ;
; 16.709 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                                                                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 3.222      ;
; 16.827 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                                                                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 3.103      ;
; 16.827 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                                                                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 3.103      ;
; 16.991 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                        ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~portb_address_reg0 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.206      ; 3.254      ;
; 17.011 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                                                                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~portb_address_reg0 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.206      ; 3.234      ;
; 17.019 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                        ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 2.910      ;
; 17.060 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                        ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 2.869      ;
; 17.060 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                        ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 2.869      ;
; 17.060 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                        ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[1]               ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 2.869      ;
; 17.060 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                        ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]               ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 2.869      ;
; 17.060 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                        ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[3]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 2.869      ;
; 17.060 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                        ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[4]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 2.869      ;
; 17.060 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                        ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[2]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 2.869      ;
; 17.060 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                        ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[1]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 2.869      ;
; 17.060 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                        ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[0]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 2.869      ;
; 17.084 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[4]                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 2.846      ;
; 17.165 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                                                                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 2.765      ;
; 17.270 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[2]                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 2.660      ;
; 17.282 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                        ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~portb_address_reg0 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.206      ; 2.963      ;
; 17.310 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                        ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 2.619      ;
; 17.341 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                        ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 2.589      ;
; 17.351 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                        ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 2.578      ;
; 17.351 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                        ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 2.578      ;
; 17.351 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                        ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[1]               ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 2.578      ;
; 17.351 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                        ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]               ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 2.578      ;
; 17.351 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                        ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[3]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 2.578      ;
; 17.351 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                        ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[4]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 2.578      ;
; 17.351 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                        ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[2]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 2.578      ;
; 17.351 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                        ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[1]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 2.578      ;
; 17.351 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                        ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[0]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 2.578      ;
; 17.412 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                        ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 2.517      ;
; 17.516 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                        ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 2.413      ;
; 17.517 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                        ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 2.412      ;
; 17.537 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                                                                                          ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 2.394      ;
; 17.551 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[0]                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 2.379      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll0_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -0.338 ; shape_finder:shape_finder_ins|data_req                   ; shape_finder:shape_finder_ins|data_req                   ; shape_finder:shape_finder_ins|data_req                ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.496      ; 0.693      ;
; 0.138  ; shape_finder:shape_finder_ins|data_req                   ; shape_finder:shape_finder_ins|data_req                   ; shape_finder:shape_finder_ins|data_req                ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.496      ; 0.669      ;
; 0.380  ; shape_finder:shape_finder_ins|x_min_6[8]                 ; shape_finder:shape_finder_ins|x_min_6[8]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 0.669      ;
; 0.380  ; shape_finder:shape_finder_ins|x_min_8[8]                 ; shape_finder:shape_finder_ins|x_min_8[8]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 0.669      ;
; 0.381  ; shape_finder:shape_finder_ins|x_min_1[8]                 ; shape_finder:shape_finder_ins|x_min_1[8]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 0.669      ;
; 0.381  ; shape_finder:shape_finder_ins|x_min_in_line_current_8[8] ; shape_finder:shape_finder_ins|x_min_in_line_current_8[8] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 0.669      ;
; 0.381  ; shape_finder:shape_finder_ins|x_min_3[8]                 ; shape_finder:shape_finder_ins|x_min_3[8]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 0.669      ;
; 0.382  ; shape_finder:shape_finder_ins|x_min_2[8]                 ; shape_finder:shape_finder_ins|x_min_2[8]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382  ; shape_finder:shape_finder_ins|x_min_in_line_current_2[8] ; shape_finder:shape_finder_ins|x_min_in_line_current_2[8] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382  ; shape_finder:shape_finder_ins|capture_finished           ; shape_finder:shape_finder_ins|capture_finished           ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382  ; shape_finder:shape_finder_ins|x_min_in_line_current_4[8] ; shape_finder:shape_finder_ins|x_min_in_line_current_4[8] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382  ; shape_finder:shape_finder_ins|x_min_in_line_current_3[8] ; shape_finder:shape_finder_ins|x_min_in_line_current_3[8] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382  ; shape_finder:shape_finder_ins|x_min_in_line_current_5[8] ; shape_finder:shape_finder_ins|x_min_in_line_current_5[8] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.383  ; shape_finder:shape_finder_ins|x_min_in_line_current_6[8] ; shape_finder:shape_finder_ins|x_min_in_line_current_6[8] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.384  ; shape_finder:shape_finder_ins|x_min_in_line_current_1[8] ; shape_finder:shape_finder_ins|x_min_in_line_current_1[8] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384  ; shape_finder:shape_finder_ins|x_min_in_line_current_7[8] ; shape_finder:shape_finder_ins|x_min_in_line_current_7[8] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.400  ; shape_finder:shape_finder_ins|x_min_4[8]                 ; shape_finder:shape_finder_ins|x_min_4[8]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; shape_finder:shape_finder_ins|x_min_7[8]                 ; shape_finder:shape_finder_ins|x_min_7[8]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401  ; shape_finder:shape_finder_ins|x_min_5[8]                 ; shape_finder:shape_finder_ins|x_min_5[8]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; shape_finder:shape_finder_ins|data_last                  ; shape_finder:shape_finder_ins|data_last                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; shape_finder:shape_finder_ins|ready_for_req              ; shape_finder:shape_finder_ins|ready_for_req              ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402  ; shape_finder:shape_finder_ins|analysis_done              ; shape_finder:shape_finder_ins|analysis_done              ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; shape_finder:shape_finder_ins|search_index[4]            ; shape_finder:shape_finder_ins|search_index[4]            ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; shape_finder:shape_finder_ins|search_index[3]            ; shape_finder:shape_finder_ins|search_index[3]            ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; shape_finder:shape_finder_ins|search_index[2]            ; shape_finder:shape_finder_ins|search_index[2]            ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; shape_finder:shape_finder_ins|search_index[0]            ; shape_finder:shape_finder_ins|search_index[0]            ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; shape_finder:shape_finder_ins|search_index[1]            ; shape_finder:shape_finder_ins|search_index[1]            ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.470  ; shape_finder:shape_finder_ins|ready_for_req              ; shape_finder:shape_finder_ins|data_req                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.738      ;
; 0.476  ; shape_finder:shape_finder_ins|x_max_in_line_current_6[6] ; shape_finder:shape_finder_ins|x_max_in_line_6[6]         ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.745      ;
; 0.478  ; shape_finder:shape_finder_ins|x_max_in_line_current_6[0] ; shape_finder:shape_finder_ins|x_max_in_line_6[0]         ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.747      ;
; 0.505  ; shape_finder:shape_finder_ins|search_index[4]            ; shape_finder:shape_finder_ins|search_index[1]            ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.772      ;
; 0.529  ; shape_finder:shape_finder_ins|search_index[4]            ; shape_finder:shape_finder_ins|search_index[3]            ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.796      ;
; 0.616  ; shape_finder:shape_finder_ins|area_7[10]                 ; shape_finder:shape_finder_ins|area_7[10]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.885      ;
; 0.635  ; shape_finder:shape_finder_ins|x_max_in_line_current_8[1] ; shape_finder:shape_finder_ins|x_max_in_line_8[1]         ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.903      ;
; 0.635  ; shape_finder:shape_finder_ins|area_8[10]                 ; shape_finder:shape_finder_ins|area_8[10]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.903      ;
; 0.644  ; shape_finder:shape_finder_ins|x_max_in_line_current_1[4] ; shape_finder:shape_finder_ins|x_max_in_line_1[4]         ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.913      ;
; 0.646  ; shape_finder:shape_finder_ins|x_min_in_line_current_8[7] ; shape_finder:shape_finder_ins|x_min_in_line_8[7]         ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.562      ; 1.403      ;
; 0.653  ; shape_finder:shape_finder_ins|x_max_in_line_current_8[4] ; shape_finder:shape_finder_ins|x_max_in_line_8[4]         ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.921      ;
; 0.655  ; shape_finder:shape_finder_ins|x_max_in_line_current_1[5] ; shape_finder:shape_finder_ins|x_max_in_line_1[5]         ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.924      ;
; 0.685  ; shape_finder:shape_finder_ins|area_3[0]                  ; shape_finder:shape_finder_ins|area_3[0]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 0.973      ;
; 0.685  ; shape_finder:shape_finder_ins|area_3[8]                  ; shape_finder:shape_finder_ins|area_3[8]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 0.973      ;
; 0.686  ; shape_finder:shape_finder_ins|area_3[6]                  ; shape_finder:shape_finder_ins|area_3[6]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 0.974      ;
; 0.687  ; shape_finder:shape_finder_ins|area_4[4]                  ; shape_finder:shape_finder_ins|area_4[4]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.974      ;
; 0.687  ; shape_finder:shape_finder_ins|area_3[10]                 ; shape_finder:shape_finder_ins|area_3[10]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 0.975      ;
; 0.687  ; shape_finder:shape_finder_ins|area_3[1]                  ; shape_finder:shape_finder_ins|area_3[1]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 0.975      ;
; 0.688  ; shape_finder:shape_finder_ins|area_4[0]                  ; shape_finder:shape_finder_ins|area_4[0]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.975      ;
; 0.688  ; shape_finder:shape_finder_ins|area_4[1]                  ; shape_finder:shape_finder_ins|area_4[1]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.975      ;
; 0.688  ; shape_finder:shape_finder_ins|area_4[3]                  ; shape_finder:shape_finder_ins|area_4[3]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.975      ;
; 0.688  ; shape_finder:shape_finder_ins|area_3[2]                  ; shape_finder:shape_finder_ins|area_3[2]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 0.976      ;
; 0.688  ; shape_finder:shape_finder_ins|area_3[4]                  ; shape_finder:shape_finder_ins|area_3[4]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 0.976      ;
; 0.689  ; shape_finder:shape_finder_ins|area_4[2]                  ; shape_finder:shape_finder_ins|area_4[2]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.976      ;
; 0.690  ; shape_finder:shape_finder_ins|current_y[7]               ; shape_finder:shape_finder_ins|current_y[7]               ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.975      ;
; 0.690  ; shape_finder:shape_finder_ins|area_4[6]                  ; shape_finder:shape_finder_ins|area_4[6]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.977      ;
; 0.691  ; shape_finder:shape_finder_ins|area_4[10]                 ; shape_finder:shape_finder_ins|area_4[10]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.978      ;
; 0.691  ; shape_finder:shape_finder_ins|area_3[5]                  ; shape_finder:shape_finder_ins|area_3[5]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 0.979      ;
; 0.691  ; shape_finder:shape_finder_ins|area_3[7]                  ; shape_finder:shape_finder_ins|area_3[7]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 0.979      ;
; 0.692  ; shape_finder:shape_finder_ins|current_y[1]               ; shape_finder:shape_finder_ins|current_y[1]               ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.977      ;
; 0.692  ; shape_finder:shape_finder_ins|area_3[3]                  ; shape_finder:shape_finder_ins|area_3[3]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 0.980      ;
; 0.693  ; shape_finder:shape_finder_ins|area_4[7]                  ; shape_finder:shape_finder_ins|area_4[7]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.980      ;
; 0.695  ; shape_finder:shape_finder_ins|current_y[2]               ; shape_finder:shape_finder_ins|current_y[2]               ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.980      ;
; 0.695  ; shape_finder:shape_finder_ins|current_y[4]               ; shape_finder:shape_finder_ins|current_y[4]               ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.980      ;
; 0.704  ; shape_finder:shape_finder_ins|x_min_in_line_current_1[2] ; shape_finder:shape_finder_ins|x_min_in_line_1[2]         ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.549      ; 1.448      ;
; 0.705  ; shape_finder:shape_finder_ins|area_7[2]                  ; shape_finder:shape_finder_ins|area_7[2]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.974      ;
; 0.705  ; shape_finder:shape_finder_ins|area_8[2]                  ; shape_finder:shape_finder_ins|area_8[2]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705  ; shape_finder:shape_finder_ins|area_2[2]                  ; shape_finder:shape_finder_ins|area_2[2]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.973      ;
; 0.706  ; shape_finder:shape_finder_ins|area_5[0]                  ; shape_finder:shape_finder_ins|area_5[0]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706  ; shape_finder:shape_finder_ins|area_5[2]                  ; shape_finder:shape_finder_ins|area_5[2]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706  ; shape_finder:shape_finder_ins|area_7[1]                  ; shape_finder:shape_finder_ins|area_7[1]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.975      ;
; 0.706  ; shape_finder:shape_finder_ins|area_6[0]                  ; shape_finder:shape_finder_ins|area_6[0]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706  ; shape_finder:shape_finder_ins|area_6[8]                  ; shape_finder:shape_finder_ins|area_6[8]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706  ; shape_finder:shape_finder_ins|area_8[4]                  ; shape_finder:shape_finder_ins|area_8[4]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706  ; shape_finder:shape_finder_ins|area_2[4]                  ; shape_finder:shape_finder_ins|area_2[4]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.974      ;
; 0.707  ; shape_finder:shape_finder_ins|area_5[8]                  ; shape_finder:shape_finder_ins|area_5[8]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707  ; shape_finder:shape_finder_ins|area_1[2]                  ; shape_finder:shape_finder_ins|area_1[2]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707  ; shape_finder:shape_finder_ins|area_1[3]                  ; shape_finder:shape_finder_ins|area_1[3]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707  ; shape_finder:shape_finder_ins|area_7[7]                  ; shape_finder:shape_finder_ins|area_7[7]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.976      ;
; 0.707  ; shape_finder:shape_finder_ins|area_7[8]                  ; shape_finder:shape_finder_ins|area_7[8]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.976      ;
; 0.707  ; shape_finder:shape_finder_ins|area_7[9]                  ; shape_finder:shape_finder_ins|area_7[9]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.976      ;
; 0.707  ; shape_finder:shape_finder_ins|area_6[6]                  ; shape_finder:shape_finder_ins|area_6[6]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707  ; shape_finder:shape_finder_ins|area_2[0]                  ; shape_finder:shape_finder_ins|area_2[0]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.975      ;
; 0.708  ; shape_finder:shape_finder_ins|area_1[4]                  ; shape_finder:shape_finder_ins|area_1[4]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708  ; shape_finder:shape_finder_ins|area_1[5]                  ; shape_finder:shape_finder_ins|area_1[5]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708  ; shape_finder:shape_finder_ins|area_7[4]                  ; shape_finder:shape_finder_ins|area_7[4]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.977      ;
; 0.708  ; shape_finder:shape_finder_ins|area_7[6]                  ; shape_finder:shape_finder_ins|area_7[6]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.977      ;
; 0.708  ; shape_finder:shape_finder_ins|area_8[5]                  ; shape_finder:shape_finder_ins|area_8[5]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708  ; shape_finder:shape_finder_ins|area_2[5]                  ; shape_finder:shape_finder_ins|area_2[5]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.976      ;
; 0.709  ; shape_finder:shape_finder_ins|area_5[3]                  ; shape_finder:shape_finder_ins|area_5[3]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709  ; shape_finder:shape_finder_ins|area_4[5]                  ; shape_finder:shape_finder_ins|area_4[5]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.996      ;
; 0.709  ; shape_finder:shape_finder_ins|area_6[2]                  ; shape_finder:shape_finder_ins|area_6[2]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709  ; shape_finder:shape_finder_ins|area_6[4]                  ; shape_finder:shape_finder_ins|area_6[4]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709  ; shape_finder:shape_finder_ins|area_8[6]                  ; shape_finder:shape_finder_ins|area_8[6]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.977      ;
; 0.709  ; shape_finder:shape_finder_ins|area_8[8]                  ; shape_finder:shape_finder_ins|area_8[8]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.977      ;
; 0.709  ; shape_finder:shape_finder_ins|area_2[6]                  ; shape_finder:shape_finder_ins|area_2[6]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.977      ;
; 0.709  ; shape_finder:shape_finder_ins|area_2[8]                  ; shape_finder:shape_finder_ins|area_2[8]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.977      ;
; 0.710  ; shape_finder:shape_finder_ins|area_5[4]                  ; shape_finder:shape_finder_ins|area_5[4]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.977      ;
; 0.710  ; shape_finder:shape_finder_ins|area_5[6]                  ; shape_finder:shape_finder_ins|area_5[6]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.977      ;
; 0.710  ; shape_finder:shape_finder_ins|area_1[1]                  ; shape_finder:shape_finder_ins|area_1[1]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.978      ;
; 0.710  ; shape_finder:shape_finder_ins|area_8[1]                  ; shape_finder:shape_finder_ins|area_8[1]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.978      ;
; 0.710  ; shape_finder:shape_finder_ins|area_2[1]                  ; shape_finder:shape_finder_ins|area_2[1]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.978      ;
; 0.711  ; shape_finder:shape_finder_ins|current_y[5]               ; shape_finder:shape_finder_ins|current_y[5]               ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.996      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'debug_mux:debug_mux_ins|current_mode'                                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+----------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                           ; Launch Clock                                                   ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+----------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.186 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[10] ; debug_mux:debug_mux_ins|uart_watcher_din[10]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 3.051      ; 2.807      ;
; 0.205 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[8]  ; debug_mux:debug_mux_ins|uart_watcher_din[8]       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 3.049      ; 2.824      ;
; 0.245 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[7]  ; debug_mux:debug_mux_ins|uart_watcher_din[7]       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 3.095      ; 2.910      ;
; 0.414 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[6]  ; debug_mux:debug_mux_ins|uart_watcher_din[6]       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 2.939      ; 2.923      ;
; 0.416 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[3]  ; debug_mux:debug_mux_ins|uart_watcher_din[3]       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 2.874      ; 2.860      ;
; 0.462 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[5]  ; debug_mux:debug_mux_ins|uart_watcher_din[5]       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 2.885      ; 2.917      ;
; 0.477 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[15] ; debug_mux:debug_mux_ins|uart_watcher_din[15]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 2.908      ; 2.955      ;
; 0.479 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[15] ; debug_mux:debug_mux_ins|sensor_filter_din[15]     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; 3.190      ; 3.739      ;
; 0.491 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[11] ; debug_mux:debug_mux_ins|uart_watcher_din[11]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 2.859      ; 2.920      ;
; 0.504 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[12] ; debug_mux:debug_mux_ins|uart_watcher_din[12]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 2.860      ; 2.934      ;
; 0.509 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[9]  ; debug_mux:debug_mux_ins|sensor_filter_din[9]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; 3.215      ; 3.794      ;
; 0.524 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[7]  ; debug_mux:debug_mux_ins|sensor_filter_din[7]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; 3.108      ; 3.702      ;
; 0.561 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[6]  ; debug_mux:debug_mux_ins|sensor_filter_din[6]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; 3.065      ; 3.696      ;
; 0.572 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[3]  ; debug_mux:debug_mux_ins|sensor_filter_din[3]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; 3.038      ; 3.680      ;
; 0.578 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[2]  ; debug_mux:debug_mux_ins|sensor_filter_din[2]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; 3.198      ; 3.846      ;
; 0.606 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[9]  ; debug_mux:debug_mux_ins|uart_watcher_din[9]       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 2.868      ; 3.044      ;
; 0.615 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[14] ; debug_mux:debug_mux_ins|uart_watcher_din[14]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 2.908      ; 3.093      ;
; 0.619 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[12] ; debug_mux:debug_mux_ins|sensor_filter_din[12]     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; 3.062      ; 3.751      ;
; 0.626 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[5]  ; debug_mux:debug_mux_ins|sensor_filter_din[5]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; 3.055      ; 3.751      ;
; 0.626 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[2]  ; debug_mux:debug_mux_ins|uart_watcher_din[2]       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 2.866      ; 3.062      ;
; 0.627 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[4]  ; debug_mux:debug_mux_ins|uart_watcher_din[4]       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 2.866      ; 3.063      ;
; 0.645 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[11] ; debug_mux:debug_mux_ins|sensor_filter_din[11]     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; 3.058      ; 3.773      ;
; 0.673 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[0]  ; debug_mux:debug_mux_ins|uart_watcher_din[0]       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 2.867      ; 3.110      ;
; 0.679 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[1]  ; debug_mux:debug_mux_ins|uart_watcher_din[1]       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 2.874      ; 3.123      ;
; 0.685 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[8]  ; debug_mux:debug_mux_ins|sensor_filter_din[8]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; 3.038      ; 3.793      ;
; 0.691 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[14] ; debug_mux:debug_mux_ins|sensor_filter_din[14]     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; 3.033      ; 3.794      ;
; 0.741 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[13] ; debug_mux:debug_mux_ins|uart_watcher_din[13]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 2.860      ; 3.171      ;
; 0.753 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[10] ; debug_mux:debug_mux_ins|sensor_filter_din[10]     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; 3.042      ; 3.865      ;
; 0.754 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[1]  ; debug_mux:debug_mux_ins|sensor_filter_din[1]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; 3.038      ; 3.862      ;
; 0.806 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[4]  ; debug_mux:debug_mux_ins|sensor_filter_din[4]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; 3.036      ; 3.912      ;
; 0.869 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[13] ; debug_mux:debug_mux_ins|sensor_filter_din[13]     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; 3.034      ; 3.973      ;
; 0.947 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[0]  ; debug_mux:debug_mux_ins|sensor_filter_din[0]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; 3.027      ; 4.044      ;
; 1.421 ; debug_mux:debug_mux_ins|uart_watcher_din[12]                                                                                                                 ; uart_watcher:uart_watcher_ins|uart_data_image[12] ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; -1.069     ; 0.352      ;
; 1.424 ; debug_mux:debug_mux_ins|uart_watcher_din[0]                                                                                                                  ; uart_watcher:uart_watcher_ins|uart_data_image[0]  ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; -1.070     ; 0.354      ;
; 1.426 ; debug_mux:debug_mux_ins|uart_watcher_din[2]                                                                                                                  ; uart_watcher:uart_watcher_ins|uart_data_image[2]  ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; -1.072     ; 0.354      ;
; 1.427 ; debug_mux:debug_mux_ins|uart_watcher_din[4]                                                                                                                  ; uart_watcher:uart_watcher_ins|uart_data_image[4]  ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; -1.076     ; 0.351      ;
; 1.499 ; debug_mux:debug_mux_ins|uart_watcher_din[15]                                                                                                                 ; uart_watcher:uart_watcher_ins|uart_data_image[15] ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; -1.146     ; 0.353      ;
; 1.500 ; debug_mux:debug_mux_ins|uart_watcher_din[11]                                                                                                                 ; uart_watcher:uart_watcher_ins|uart_data_image[11] ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; -1.145     ; 0.355      ;
; 1.500 ; debug_mux:debug_mux_ins|uart_watcher_din[14]                                                                                                                 ; uart_watcher:uart_watcher_ins|uart_data_image[14] ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; -1.145     ; 0.355      ;
; 1.501 ; debug_mux:debug_mux_ins|uart_watcher_din[6]                                                                                                                  ; uart_watcher:uart_watcher_ins|uart_data_image[6]  ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; -1.149     ; 0.352      ;
; 1.604 ; debug_mux:debug_mux_ins|uart_watcher_din[10]                                                                                                                 ; uart_watcher:uart_watcher_ins|uart_data_image[10] ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; -1.252     ; 0.352      ;
; 1.647 ; debug_mux:debug_mux_ins|uart_watcher_din[7]                                                                                                                  ; uart_watcher:uart_watcher_ins|uart_data_image[7]  ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; -1.296     ; 0.351      ;
; 1.655 ; debug_mux:debug_mux_ins|uart_watcher_din[1]                                                                                                                  ; uart_watcher:uart_watcher_ins|uart_data_image[1]  ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; -1.301     ; 0.354      ;
; 1.656 ; debug_mux:debug_mux_ins|uart_watcher_din[3]                                                                                                                  ; uart_watcher:uart_watcher_ins|uart_data_image[3]  ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; -1.302     ; 0.354      ;
; 1.657 ; debug_mux:debug_mux_ins|uart_watcher_din[9]                                                                                                                  ; uart_watcher:uart_watcher_ins|uart_data_image[9]  ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; -1.296     ; 0.361      ;
; 1.705 ; debug_mux:debug_mux_ins|uart_watcher_din[8]                                                                                                                  ; uart_watcher:uart_watcher_ins|uart_data_image[8]  ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; -1.354     ; 0.351      ;
; 1.893 ; debug_mux:debug_mux_ins|uart_watcher_din[13]                                                                                                                 ; uart_watcher:uart_watcher_ins|uart_data_image[13] ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; -1.540     ; 0.353      ;
; 1.896 ; debug_mux:debug_mux_ins|uart_watcher_din[5]                                                                                                                  ; uart_watcher:uart_watcher_ins|uart_data_image[5]  ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; -1.540     ; 0.356      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+----------------------------------------------------------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'capture:capture_ins|pclk_buf'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                            ; Launch Clock                                                   ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+------------------------------+--------------+------------+------------+
; 0.398 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[0]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~porta_address_reg0   ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.423      ; 1.051      ;
; 0.403 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.071      ; 0.669      ;
; 0.458 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[0]                                                  ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.071      ; 0.724      ;
; 0.479 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.071      ; 0.745      ;
; 0.488 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.071      ; 0.754      ;
; 0.580 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.071      ; 0.846      ;
; 0.649 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe18a[4] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[4] ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.072      ; 0.916      ;
; 0.659 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[0] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[0]                                              ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.071      ; 0.925      ;
; 0.676 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                   ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.071      ; 0.942      ;
; 0.691 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.071      ; 0.957      ;
; 0.692 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.071      ; 0.958      ;
; 0.722 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.071      ; 0.988      ;
; 0.732 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.071      ; 0.998      ;
; 0.744 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[1] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.071      ; 1.010      ;
; 0.753 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[3]                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[0]                               ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.072      ; 1.020      ;
; 0.754 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[3]                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[1]                               ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.072      ; 1.021      ;
; 0.772 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[3]                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[3]                               ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.072      ; 1.039      ;
; 0.772 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[3]                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[2]                               ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.072      ; 1.039      ;
; 0.778 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[1] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[1]                                              ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.071      ; 1.044      ;
; 0.803 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[2]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~porta_address_reg0   ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.423      ; 1.456      ;
; 0.811 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[3]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~porta_address_reg0   ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.423      ; 1.464      ;
; 0.814 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[2] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[2]                                              ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.071      ; 1.080      ;
; 0.846 ; capture:capture_ins|frame_over_latch                                                                                                                                                                               ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.000        ; 1.105      ; 2.156      ;
; 0.849 ; capture:capture_ins|frame_over_latch                                                                                                                                                                               ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~porta_datain_reg0    ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.000        ; 1.457      ; 2.546      ;
; 0.852 ; capture:capture_ins|frame_over_latch                                                                                                                                                                               ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~porta_we_reg         ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.000        ; 1.451      ; 2.543      ;
; 0.852 ; capture:capture_ins|frame_over_latch                                                                                                                                                                               ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~porta_address_reg0   ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.000        ; 1.451      ; 2.543      ;
; 0.856 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.070      ; 1.121      ;
; 0.856 ; capture:capture_ins|frame_over_latch                                                                                                                                                                               ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.000        ; 1.105      ; 2.166      ;
; 0.877 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                   ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.073      ; 1.145      ;
; 0.906 ; capture:capture_ins|frame_over_latch                                                                                                                                                                               ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[3]                                                  ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.000        ; 1.099      ; 2.210      ;
; 0.906 ; capture:capture_ins|frame_over_latch                                                                                                                                                                               ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[5]                                                  ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.000        ; 1.099      ; 2.210      ;
; 0.906 ; capture:capture_ins|frame_over_latch                                                                                                                                                                               ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.000        ; 1.099      ; 2.210      ;
; 0.906 ; capture:capture_ins|frame_over_latch                                                                                                                                                                               ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[4]                                                  ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.000        ; 1.099      ; 2.210      ;
; 0.906 ; capture:capture_ins|frame_over_latch                                                                                                                                                                               ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[2]                                                  ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.000        ; 1.099      ; 2.210      ;
; 0.906 ; capture:capture_ins|frame_over_latch                                                                                                                                                                               ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[1]                                                  ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.000        ; 1.099      ; 2.210      ;
; 0.906 ; capture:capture_ins|frame_over_latch                                                                                                                                                                               ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[0]                                                  ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.000        ; 1.099      ; 2.210      ;
; 0.938 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[3]                                                  ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.065      ; 1.198      ;
; 0.942 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[4]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[3]                               ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.074      ; 1.211      ;
; 0.943 ; capture:capture_ins|frame_over_latch                                                                                                                                                                               ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.000        ; 1.105      ; 2.253      ;
; 0.944 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[4]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[4]                               ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.074      ; 1.213      ;
; 0.952 ; capture:capture_ins|frame_over_latch                                                                                                                                                                               ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.000        ; 1.105      ; 2.262      ;
; 0.973 ; capture:capture_ins|href_buf                                                                                                                                                                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[2] ; capture:capture_ins|pclk_buf ; -0.958       ; 1.309      ; 1.589      ;
; 0.974 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                   ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.073      ; 1.242      ;
; 0.976 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[3] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.071      ; 1.242      ;
; 0.978 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe18a[0] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[0] ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.069      ; 1.242      ;
; 0.993 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.071      ; 1.259      ;
; 1.001 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[2] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.071      ; 1.267      ;
; 1.021 ; capture:capture_ins|frame_over_latch                                                                                                                                                                               ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.000        ; 1.105      ; 2.331      ;
; 1.026 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[4]                                                  ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.065      ; 1.286      ;
; 1.043 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.071      ; 1.309      ;
; 1.045 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[2]                                                  ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.065      ; 1.305      ;
; 1.077 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                   ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.073      ; 1.345      ;
; 1.081 ; capture:capture_ins|frame_over_latch                                                                                                                                                                               ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.000        ; 1.105      ; 2.391      ;
; 1.087 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.071      ; 1.353      ;
; 1.099 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[0] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.071      ; 1.365      ;
; 1.219 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[1]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[1]                               ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.074      ; 1.488      ;
; 1.231 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[2]                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[2]                               ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.068      ; 1.494      ;
; 1.248 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.071      ; 1.514      ;
; 1.255 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[4]                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[3]                               ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.069      ; 1.519      ;
; 1.259 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[4]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~porta_address_reg0   ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.423      ; 1.912      ;
; 1.286 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[1]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~porta_address_reg0   ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.423      ; 1.939      ;
; 1.324 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.071      ; 1.590      ;
; 1.379 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[4] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.069      ; 1.643      ;
; 1.383 ; capture:capture_ins|href_buf                                                                                                                                                                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~porta_datain_reg0    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[2] ; capture:capture_ins|pclk_buf ; -0.958       ; 1.661      ; 2.386      ;
; 1.386 ; capture:capture_ins|href_buf                                                                                                                                                                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~porta_we_reg         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[2] ; capture:capture_ins|pclk_buf ; -0.958       ; 1.655      ; 2.383      ;
; 1.386 ; capture:capture_ins|href_buf                                                                                                                                                                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~porta_address_reg0   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[2] ; capture:capture_ins|pclk_buf ; -0.958       ; 1.655      ; 2.383      ;
; 1.393 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[1]                                                  ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.065      ; 1.653      ;
; 1.410 ; capture:capture_ins|href_buf                                                                                                                                                                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[3]                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[2] ; capture:capture_ins|pclk_buf ; -0.958       ; 1.303      ; 2.020      ;
; 1.410 ; capture:capture_ins|href_buf                                                                                                                                                                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[5]                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[2] ; capture:capture_ins|pclk_buf ; -0.958       ; 1.303      ; 2.020      ;
; 1.410 ; capture:capture_ins|href_buf                                                                                                                                                                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[2] ; capture:capture_ins|pclk_buf ; -0.958       ; 1.303      ; 2.020      ;
; 1.410 ; capture:capture_ins|href_buf                                                                                                                                                                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[4]                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[2] ; capture:capture_ins|pclk_buf ; -0.958       ; 1.303      ; 2.020      ;
; 1.410 ; capture:capture_ins|href_buf                                                                                                                                                                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[2]                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[2] ; capture:capture_ins|pclk_buf ; -0.958       ; 1.303      ; 2.020      ;
; 1.410 ; capture:capture_ins|href_buf                                                                                                                                                                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[1]                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[2] ; capture:capture_ins|pclk_buf ; -0.958       ; 1.303      ; 2.020      ;
; 1.410 ; capture:capture_ins|href_buf                                                                                                                                                                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[0]                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[2] ; capture:capture_ins|pclk_buf ; -0.958       ; 1.303      ; 2.020      ;
; 1.416 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[0]                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[0]                               ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.068      ; 1.679      ;
; 1.428 ; capture:capture_ins|frame_over_latch                                                                                                                                                                               ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.000        ; 1.105      ; 2.738      ;
; 1.428 ; capture:capture_ins|frame_over_latch                                                                                                                                                                               ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.000        ; 1.105      ; 2.738      ;
; 1.428 ; capture:capture_ins|frame_over_latch                                                                                                                                                                               ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                   ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.000        ; 1.105      ; 2.738      ;
; 1.434 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[5]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|delayed_wrptr_g[4]                                          ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.080      ; 1.709      ;
; 1.436 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[5]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[3]                               ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.074      ; 1.705      ;
; 1.455 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe18a[2] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[2] ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.075      ; 1.725      ;
; 1.466 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[3]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.077      ; 1.738      ;
; 1.486 ; capture:capture_ins|href_buf                                                                                                                                                                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[2] ; capture:capture_ins|pclk_buf ; -0.958       ; 1.309      ; 2.102      ;
; 1.489 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[4]                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[2]                               ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.069      ; 1.753      ;
; 1.497 ; capture:capture_ins|frame_over_latch                                                                                                                                                                               ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                   ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.000        ; 1.107      ; 2.809      ;
; 1.542 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[5]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[4]                               ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.074      ; 1.811      ;
; 1.546 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.071      ; 1.812      ;
; 1.582 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[2]                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[0]                               ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.068      ; 1.845      ;
; 1.583 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[2]                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[1]                               ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.068      ; 1.846      ;
; 1.588 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[5]                                                  ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.065      ; 1.848      ;
; 1.606 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[1]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|delayed_wrptr_g[0]                                          ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.079      ; 1.880      ;
; 1.609 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[2]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|delayed_wrptr_g[1]                                          ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.079      ; 1.883      ;
; 1.647 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe18a[1] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[1] ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.069      ; 1.911      ;
; 1.670 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[4]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[1]                               ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.074      ; 1.939      ;
; 1.685 ; capture:capture_ins|href_buf                                                                                                                                                                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[2] ; capture:capture_ins|pclk_buf ; -0.958       ; 1.309      ; 2.301      ;
; 1.688 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[1]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.077      ; 1.960      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                                                                 ; Launch Clock                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; 0.400 ; full_mover:full_mover_ins|angle_correction:angle_corr|single_num_index.010                              ; full_mover:full_mover_ins|angle_correction:angle_corr|single_num_index.010                              ; clk                                    ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; full_mover:full_mover_ins|angle_correction:angle_corr|angle_count[1]                                    ; full_mover:full_mover_ins|angle_correction:angle_corr|angle_count[1]                                    ; clk                                    ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; full_mover:full_mover_ins|servo_controller:servo_ins|UART_CONTROLLER_S:uart_sender|data_line_write_buf  ; full_mover:full_mover_ins|servo_controller:servo_ins|UART_CONTROLLER_S:uart_sender|data_line_write_buf  ; clk                                    ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; full_mover:full_mover_ins|servo_controller:servo_ins|ascii_cov_go                                       ; full_mover:full_mover_ins|servo_controller:servo_ins|ascii_cov_go                                       ; clk                                    ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; full_mover:full_mover_ins|servo_controller:servo_ins|wr_control                                         ; full_mover:full_mover_ins|servo_controller:servo_ins|wr_control                                         ; clk                                    ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; full_mover:full_mover_ins|servo_controller:servo_ins|UART_CONTROLLER_S:uart_sender|busy                 ; full_mover:full_mover_ins|servo_controller:servo_ins|UART_CONTROLLER_S:uart_sender|busy                 ; clk                                    ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; full_mover:full_mover_ins|servo_controller:servo_ins|clock_skipper[2]                                   ; full_mover:full_mover_ins|servo_controller:servo_ins|clock_skipper[2]                                   ; clk                                    ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; full_mover:full_mover_ins|servo_controller:servo_ins|clock_skipper[1]                                   ; full_mover:full_mover_ins|servo_controller:servo_ins|clock_skipper[1]                                   ; clk                                    ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; full_mover:full_mover_ins|angle_correction:angle_corr|single_num_index.011                              ; full_mover:full_mover_ins|angle_correction:angle_corr|single_num_index.011                              ; clk                                    ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; full_mover:full_mover_ins|angle_correction:angle_corr|single_num_index.001                              ; full_mover:full_mover_ins|angle_correction:angle_corr|single_num_index.001                              ; clk                                    ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; full_mover:full_mover_ins|angle_correction:angle_corr|single_num_index.000                              ; full_mover:full_mover_ins|angle_correction:angle_corr|single_num_index.000                              ; clk                                    ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; full_mover:full_mover_ins|angle_correction:angle_corr|angle_count[0]                                    ; full_mover:full_mover_ins|angle_correction:angle_corr|angle_count[0]                                    ; clk                                    ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|data_line_write_buf                        ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|data_line_write_buf                        ; clk                                    ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_watcher:uart_watcher_ins|uart_op_index[3]                                                          ; uart_watcher:uart_watcher_ins|uart_op_index[3]                                                          ; clk                                    ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_watcher:uart_watcher_ins|uart_op_index[5]                                                          ; uart_watcher:uart_watcher_ins|uart_op_index[5]                                                          ; clk                                    ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_watcher:uart_watcher_ins|uart_write_en                                                             ; uart_watcher:uart_watcher_ins|uart_write_en                                                             ; clk                                    ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_watcher:uart_watcher_ins|send_pixel_state[0]                                                       ; uart_watcher:uart_watcher_ins|send_pixel_state[0]                                                       ; clk                                    ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_watcher:uart_watcher_ins|send_pixel_state[2]                                                       ; uart_watcher:uart_watcher_ins|send_pixel_state[2]                                                       ; clk                                    ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_watcher:uart_watcher_ins|send_pixel_state[1]                                                       ; uart_watcher:uart_watcher_ins|send_pixel_state[1]                                                       ; clk                                    ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_watcher:uart_watcher_ins|sended_pixel_counter[0]                                                   ; uart_watcher:uart_watcher_ins|sended_pixel_counter[0]                                                   ; clk                                    ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; debug_mux:debug_mux_ins|sdram_clr_read_addr                                                             ; debug_mux:debug_mux_ins|sdram_clr_read_addr                                                             ; clk                                    ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_watcher:uart_watcher_ins|clock_skipper[3]                                                          ; uart_watcher:uart_watcher_ins|clock_skipper[3]                                                          ; clk                                    ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_watcher:uart_watcher_ins|clock_skipper[2]                                                          ; uart_watcher:uart_watcher_ins|clock_skipper[2]                                                          ; clk                                    ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_watcher:uart_watcher_ins|clock_skipper[1]                                                          ; uart_watcher:uart_watcher_ins|clock_skipper[1]                                                          ; clk                                    ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|busy                                       ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|busy                                       ; clk                                    ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.404 ; full_mover:full_mover_ins|servo_controller:servo_ins|bin2bcdascii:ascii_cov|try_pos.001                 ; full_mover:full_mover_ins|servo_controller:servo_ins|bin2bcdascii:ascii_cov|try_pos.001                 ; clk                                    ; clk         ; 0.000        ; 0.070      ; 0.669      ;
; 0.405 ; full_mover:full_mover_ins|servo_controller:servo_ins|bin2bcdascii:ascii_cov|done                        ; full_mover:full_mover_ins|servo_controller:servo_ins|bin2bcdascii:ascii_cov|done                        ; clk                                    ; clk         ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; full_mover:full_mover_ins|servo_controller:servo_ins|bin2bcdascii:ascii_cov|go_latch                    ; full_mover:full_mover_ins|servo_controller:servo_ins|bin2bcdascii:ascii_cov|go_latch                    ; clk                                    ; clk         ; 0.000        ; 0.069      ; 0.669      ;
; 0.415 ; full_mover:full_mover_ins|angle_correction:angle_corr|single_num_count[0]                               ; full_mover:full_mover_ins|angle_correction:angle_corr|single_num_count[0]                               ; clk                                    ; clk         ; 0.000        ; 0.074      ; 0.684      ;
; 0.416 ; full_mover:full_mover_ins|servo_controller:servo_ins|clock_skipper[0]                                   ; full_mover:full_mover_ins|servo_controller:servo_ins|clock_skipper[0]                                   ; clk                                    ; clk         ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; uart_watcher:uart_watcher_ins|uart_op_index[0]                                                          ; uart_watcher:uart_watcher_ins|uart_op_index[0]                                                          ; clk                                    ; clk         ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; uart_watcher:uart_watcher_ins|clock_skipper[0]                                                          ; uart_watcher:uart_watcher_ins|clock_skipper[0]                                                          ; clk                                    ; clk         ; 0.000        ; 0.073      ; 0.684      ;
; 0.424 ; clk_25M                                                                                                 ; clk_25M                                                                                                 ; clk_25M                                ; clk         ; 0.000        ; 2.416      ; 3.305      ;
; 0.448 ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|data_line_write_buf                        ; uart_pin~reg0                                                                                           ; clk                                    ; clk         ; 0.000        ; 0.073      ; 0.716      ;
; 0.462 ; full_mover:full_mover_ins|servo_controller:servo_ins|clock_skipper[0]                                   ; full_mover:full_mover_ins|servo_controller:servo_ins|clock_skipper[1]                                   ; clk                                    ; clk         ; 0.000        ; 0.073      ; 0.730      ;
; 0.464 ; uart_watcher:uart_watcher_ins|clock_skipper[1]                                                          ; uart_watcher:uart_watcher_ins|clock_skipper[2]                                                          ; clk                                    ; clk         ; 0.000        ; 0.073      ; 0.732      ;
; 0.466 ; full_mover:full_mover_ins|servo_controller:servo_ins|clock_skipper[0]                                   ; full_mover:full_mover_ins|servo_controller:servo_ins|clock_skipper[2]                                   ; clk                                    ; clk         ; 0.000        ; 0.073      ; 0.734      ;
; 0.469 ; debug_mux:debug_mux_ins|work_change_cnt.010                                                             ; debug_mux:debug_mux_ins|sdram_clr_read_addr                                                             ; clk                                    ; clk         ; 0.000        ; 0.073      ; 0.737      ;
; 0.473 ; full_mover:full_mover_ins|servo_controller:servo_ins|bin2bcdascii:ascii_cov|bcd[7]                      ; full_mover:full_mover_ins|servo_controller:servo_ins|bin2bcdascii:ascii_cov|bcd[7]                      ; clk                                    ; clk         ; 0.000        ; 0.069      ; 0.737      ;
; 0.484 ; full_mover:full_mover_ins|servo_controller:servo_ins|clock_skipper[1]                                   ; full_mover:full_mover_ins|servo_controller:servo_ins|clock_skipper[0]                                   ; clk                                    ; clk         ; 0.000        ; 0.073      ; 0.752      ;
; 0.500 ; full_mover:full_mover_ins|servo_controller:servo_ins|bin2bcdascii:ascii_cov|try_pos.010                 ; full_mover:full_mover_ins|servo_controller:servo_ins|bin2bcdascii:ascii_cov|try_pos.000                 ; clk                                    ; clk         ; 0.000        ; 0.069      ; 0.764      ;
; 0.518 ; full_mover:full_mover_ins|servo_controller:servo_ins|send_counter[1]                                    ; full_mover:full_mover_ins|servo_controller:servo_ins|byte_select[0]                                     ; clk                                    ; clk         ; 0.000        ; 0.073      ; 0.786      ;
; 0.523 ; shape_finder:shape_finder_ins|data_req                                                                  ; sensor_filter_mid:sensor_filter|color_out                                                               ; shape_finder:shape_finder_ins|data_req ; clk         ; 0.000        ; 2.399      ; 3.377      ;
; 0.536 ; debug_mux:debug_mux_ins|current_mode                                                                    ; sensor_filter_mid:sensor_filter|ack_in_last                                                             ; debug_mux:debug_mux_ins|current_mode   ; clk         ; 0.000        ; 2.399      ; 3.400      ;
; 0.538 ; full_mover:full_mover_ins|servo_controller:servo_ins|send_counter[2]                                    ; full_mover:full_mover_ins|servo_controller:servo_ins|byte_select[1]                                     ; clk                                    ; clk         ; 0.000        ; 0.073      ; 0.806      ;
; 0.605 ; uart_watcher:uart_watcher_ins|uart_data_image[7]                                                        ; uart_watcher:uart_watcher_ins|uart_data[7]                                                              ; debug_mux:debug_mux_ins|current_mode   ; clk         ; -0.500       ; 0.107      ; 0.437      ;
; 0.620 ; full_mover:full_mover_ins|servo_controller:servo_ins|UART_CONTROLLER_S:uart_sender|WR_last              ; full_mover:full_mover_ins|servo_controller:servo_ins|UART_CONTROLLER_S:uart_sender|operator_counter[0]  ; clk                                    ; clk         ; 0.000        ; 0.073      ; 0.888      ;
; 0.620 ; uart_watcher:uart_watcher_ins|clock_skipper[2]                                                          ; uart_watcher:uart_watcher_ins|clock_skipper[3]                                                          ; clk                                    ; clk         ; 0.000        ; 0.073      ; 0.888      ;
; 0.625 ; uart_watcher:uart_watcher_ins|uart_data_image[2]                                                        ; uart_watcher:uart_watcher_ins|uart_data[2]                                                              ; debug_mux:debug_mux_ins|current_mode   ; clk         ; -0.500       ; 0.075      ; 0.425      ;
; 0.626 ; uart_watcher:uart_watcher_ins|uart_data_image[0]                                                        ; uart_watcher:uart_watcher_ins|uart_data[0]                                                              ; debug_mux:debug_mux_ins|current_mode   ; clk         ; -0.500       ; 0.073      ; 0.424      ;
; 0.631 ; full_mover:full_mover_ins|servo_controller:servo_ins|UART_CONTROLLER_S:uart_sender|WR_last_1            ; full_mover:full_mover_ins|servo_controller:servo_ins|UART_CONTROLLER_S:uart_sender|operator_counter[2]  ; clk                                    ; clk         ; 0.000        ; 0.073      ; 0.899      ;
; 0.646 ; debug_mux:debug_mux_ins|work_change_cnt.011                                                             ; debug_mux:debug_mux_ins|work_change_cnt.100                                                             ; clk                                    ; clk         ; 0.000        ; 0.073      ; 0.914      ;
; 0.663 ; uart_watcher:uart_watcher_ins|send_pixel_state[2]                                                       ; uart_watcher:uart_watcher_ins|send_pixel_state[1]                                                       ; clk                                    ; clk         ; 0.000        ; 0.073      ; 0.931      ;
; 0.664 ; uart_watcher:uart_watcher_ins|send_pixel_state[2]                                                       ; uart_watcher:uart_watcher_ins|send_pixel_state[0]                                                       ; clk                                    ; clk         ; 0.000        ; 0.073      ; 0.932      ;
; 0.674 ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|WR_last                                    ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|WR_last_1                                  ; clk                                    ; clk         ; 0.000        ; 0.073      ; 0.942      ;
; 0.679 ; sensor_filter_mid:sensor_filter|ack_in_last                                                             ; sensor_filter_mid:sensor_filter|ack_in_last_1                                                           ; clk                                    ; clk         ; 0.000        ; 0.072      ; 0.946      ;
; 0.680 ; uart_watcher:uart_watcher_ins|send_pixel_state[1]                                                       ; uart_watcher:uart_watcher_ins|send_pixel_state[2]                                                       ; clk                                    ; clk         ; 0.000        ; 0.073      ; 0.948      ;
; 0.685 ; uart_watcher:uart_watcher_ins|sended_pixel_counter[4]                                                   ; uart_watcher:uart_watcher_ins|sended_pixel_counter[4]                                                   ; clk                                    ; clk         ; 0.000        ; 0.072      ; 0.952      ;
; 0.685 ; uart_watcher:uart_watcher_ins|sended_pixel_counter[6]                                                   ; uart_watcher:uart_watcher_ins|sended_pixel_counter[6]                                                   ; clk                                    ; clk         ; 0.000        ; 0.072      ; 0.952      ;
; 0.686 ; uart_watcher:uart_watcher_ins|sended_pixel_counter[2]                                                   ; uart_watcher:uart_watcher_ins|sended_pixel_counter[2]                                                   ; clk                                    ; clk         ; 0.000        ; 0.072      ; 0.953      ;
; 0.687 ; uart_watcher:uart_watcher_ins|sended_pixel_counter[7]                                                   ; uart_watcher:uart_watcher_ins|sended_pixel_counter[7]                                                   ; clk                                    ; clk         ; 0.000        ; 0.072      ; 0.954      ;
; 0.687 ; uart_watcher:uart_watcher_ins|uart_data_image[8]                                                        ; uart_watcher:uart_watcher_ins|uart_data[0]                                                              ; debug_mux:debug_mux_ins|current_mode   ; clk         ; -0.500       ; 0.173      ; 0.585      ;
; 0.688 ; uart_watcher:uart_watcher_ins|sended_pixel_counter[8]                                                   ; uart_watcher:uart_watcher_ins|sended_pixel_counter[8]                                                   ; clk                                    ; clk         ; 0.000        ; 0.072      ; 0.955      ;
; 0.689 ; full_mover:full_mover_ins|servo_controller:servo_ins|go_last                                            ; full_mover:full_mover_ins|servo_controller:servo_ins|go_last_1                                          ; clk                                    ; clk         ; 0.000        ; 0.073      ; 0.957      ;
; 0.689 ; cnt_10hz[1]                                                                                             ; cnt_10hz[1]                                                                                             ; clk                                    ; clk         ; 0.000        ; 0.074      ; 0.958      ;
; 0.689 ; uart_watcher:uart_watcher_ins|uart_op_index[4]                                                          ; uart_watcher:uart_watcher_ins|uart_op_index[4]                                                          ; clk                                    ; clk         ; 0.000        ; 0.073      ; 0.957      ;
; 0.690 ; full_mover:full_mover_ins|servo_controller:servo_ins|UART_CONTROLLER_S:uart_sender|baud_rate_counter[1] ; full_mover:full_mover_ins|servo_controller:servo_ins|UART_CONTROLLER_S:uart_sender|baud_rate_counter[1] ; clk                                    ; clk         ; 0.000        ; 0.073      ; 0.958      ;
; 0.690 ; full_mover:full_mover_ins|servo_controller:servo_ins|UART_CONTROLLER_S:uart_sender|WR_last              ; full_mover:full_mover_ins|servo_controller:servo_ins|UART_CONTROLLER_S:uart_sender|WR_last_1            ; clk                                    ; clk         ; 0.000        ; 0.073      ; 0.958      ;
; 0.690 ; cnt_10hz[9]                                                                                             ; cnt_10hz[9]                                                                                             ; clk                                    ; clk         ; 0.000        ; 0.074      ; 0.959      ;
; 0.690 ; uart_watcher:uart_watcher_ins|sended_pixel_counter[3]                                                   ; uart_watcher:uart_watcher_ins|sended_pixel_counter[3]                                                   ; clk                                    ; clk         ; 0.000        ; 0.072      ; 0.957      ;
; 0.691 ; cnt_10hz[16]                                                                                            ; cnt_10hz[16]                                                                                            ; clk                                    ; clk         ; 0.000        ; 0.074      ; 0.960      ;
; 0.691 ; cnt_10hz[6]                                                                                             ; cnt_10hz[6]                                                                                             ; clk                                    ; clk         ; 0.000        ; 0.074      ; 0.960      ;
; 0.691 ; uart_watcher:uart_watcher_ins|sended_pixel_counter[5]                                                   ; uart_watcher:uart_watcher_ins|sended_pixel_counter[5]                                                   ; clk                                    ; clk         ; 0.000        ; 0.072      ; 0.958      ;
; 0.691 ; uart_watcher:uart_watcher_ins|sended_pixel_counter[9]                                                   ; uart_watcher:uart_watcher_ins|sended_pixel_counter[9]                                                   ; clk                                    ; clk         ; 0.000        ; 0.072      ; 0.958      ;
; 0.692 ; cnt_10hz[14]                                                                                            ; cnt_10hz[14]                                                                                            ; clk                                    ; clk         ; 0.000        ; 0.074      ; 0.961      ;
; 0.693 ; full_mover:full_mover_ins|servo_controller:servo_ins|UART_CONTROLLER_S:uart_sender|baud_rate_counter[3] ; full_mover:full_mover_ins|servo_controller:servo_ins|UART_CONTROLLER_S:uart_sender|baud_rate_counter[3] ; clk                                    ; clk         ; 0.000        ; 0.073      ; 0.961      ;
; 0.693 ; cnt_10hz[19]                                                                                            ; cnt_10hz[19]                                                                                            ; clk                                    ; clk         ; 0.000        ; 0.074      ; 0.962      ;
; 0.693 ; cnt_10hz[15]                                                                                            ; cnt_10hz[15]                                                                                            ; clk                                    ; clk         ; 0.000        ; 0.074      ; 0.962      ;
; 0.693 ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[5]                       ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[5]                       ; clk                                    ; clk         ; 0.000        ; 0.073      ; 0.961      ;
; 0.693 ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[4]                       ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[4]                       ; clk                                    ; clk         ; 0.000        ; 0.073      ; 0.961      ;
; 0.693 ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[6]                       ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[6]                       ; clk                                    ; clk         ; 0.000        ; 0.073      ; 0.961      ;
; 0.695 ; full_mover:full_mover_ins|servo_controller:servo_ins|UART_CONTROLLER_S:uart_sender|baud_rate_counter[4] ; full_mover:full_mover_ins|servo_controller:servo_ins|UART_CONTROLLER_S:uart_sender|baud_rate_counter[4] ; clk                                    ; clk         ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; cnt_10hz[4]                                                                                             ; cnt_10hz[4]                                                                                             ; clk                                    ; clk         ; 0.000        ; 0.074      ; 0.964      ;
; 0.695 ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[1]                       ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[1]                       ; clk                                    ; clk         ; 0.000        ; 0.073      ; 0.963      ;
; 0.696 ; full_mover:full_mover_ins|servo_controller:servo_ins|UART_CONTROLLER_S:uart_sender|baud_rate_counter[5] ; full_mover:full_mover_ins|servo_controller:servo_ins|UART_CONTROLLER_S:uart_sender|baud_rate_counter[5] ; clk                                    ; clk         ; 0.000        ; 0.073      ; 0.964      ;
; 0.696 ; full_mover:full_mover_ins|servo_controller:servo_ins|UART_CONTROLLER_S:uart_sender|baud_rate_counter[7] ; full_mover:full_mover_ins|servo_controller:servo_ins|UART_CONTROLLER_S:uart_sender|baud_rate_counter[7] ; clk                                    ; clk         ; 0.000        ; 0.073      ; 0.964      ;
; 0.696 ; cnt_10hz[2]                                                                                             ; cnt_10hz[2]                                                                                             ; clk                                    ; clk         ; 0.000        ; 0.074      ; 0.965      ;
; 0.697 ; full_mover:full_mover_ins|servo_controller:servo_ins|UART_CONTROLLER_S:uart_sender|baud_rate_counter[2] ; full_mover:full_mover_ins|servo_controller:servo_ins|UART_CONTROLLER_S:uart_sender|baud_rate_counter[2] ; clk                                    ; clk         ; 0.000        ; 0.073      ; 0.965      ;
; 0.697 ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[2]                       ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[2]                       ; clk                                    ; clk         ; 0.000        ; 0.073      ; 0.965      ;
; 0.698 ; full_mover:full_mover_ins|servo_controller:servo_ins|UART_CONTROLLER_S:uart_sender|baud_rate_counter[6] ; full_mover:full_mover_ins|servo_controller:servo_ins|UART_CONTROLLER_S:uart_sender|baud_rate_counter[6] ; clk                                    ; clk         ; 0.000        ; 0.073      ; 0.966      ;
; 0.703 ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[8]                       ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[8]                       ; clk                                    ; clk         ; 0.000        ; 0.073      ; 0.971      ;
; 0.705 ; cnt_10hz[11]                                                                                            ; cnt_10hz[11]                                                                                            ; clk                                    ; clk         ; 0.000        ; 0.074      ; 0.974      ;
; 0.705 ; uart_watcher:uart_watcher_ins|clock_skipper[1]                                                          ; uart_watcher:uart_watcher_ins|clock_skipper[3]                                                          ; clk                                    ; clk         ; 0.000        ; 0.073      ; 0.973      ;
; 0.706 ; uart_watcher:uart_watcher_ins|sended_pixel_counter[14]                                                  ; uart_watcher:uart_watcher_ins|sended_pixel_counter[14]                                                  ; clk                                    ; clk         ; 0.000        ; 0.072      ; 0.973      ;
; 0.707 ; cnt_10hz[3]                                                                                             ; cnt_10hz[3]                                                                                             ; clk                                    ; clk         ; 0.000        ; 0.074      ; 0.976      ;
; 0.707 ; uart_watcher:uart_watcher_ins|sended_pixel_counter[12]                                                  ; uart_watcher:uart_watcher_ins|sended_pixel_counter[12]                                                  ; clk                                    ; clk         ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; full_mover:full_mover_ins|servo_controller:servo_ins|UART_CONTROLLER_S:uart_sender|baud_rate_counter[8] ; full_mover:full_mover_ins|servo_controller:servo_ins|UART_CONTROLLER_S:uart_sender|baud_rate_counter[8] ; clk                                    ; clk         ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; cnt_10hz[12]                                                                                            ; cnt_10hz[12]                                                                                            ; clk                                    ; clk         ; 0.000        ; 0.074      ; 0.977      ;
; 0.708 ; uart_watcher:uart_watcher_ins|sended_pixel_counter[1]                                                   ; uart_watcher:uart_watcher_ins|sended_pixel_counter[1]                                                   ; clk                                    ; clk         ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; uart_watcher:uart_watcher_ins|sended_pixel_counter[16]                                                  ; uart_watcher:uart_watcher_ins|sended_pixel_counter[16]                                                  ; clk                                    ; clk         ; 0.000        ; 0.072      ; 0.975      ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.401 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|wr_address  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|wr_address ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                           ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                          ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                                            ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                                           ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[1]  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|rd_address  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|rd_address ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[0]  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                                     ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                                            ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                                           ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                                            ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                                           ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0]                                                                                                                            ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0]                                                                                                                           ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                                          ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                         ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                        ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                                          ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                          ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                                          ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_next.010                                                                                                                          ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_next.010                                                                                                                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                                          ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                         ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                        ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                                           ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                                          ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                                           ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                                          ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                                           ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                                          ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.404 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                                                                                     ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                                                                                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_read                                                                                                                                                                                                                      ; capture:capture_ins|sdram_controller:u_meme_controller|avm_read                                                                                                                                                                                                                     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.405 ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[0]                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[0]                                                                                                                                                                                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.406 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[0]                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[0]                                                                                                                                                                                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.669      ;
; 0.449 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.716      ;
; 0.450 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]~_Duplicate_1                                                                                                               ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|rd_valid[0]                                                                                                                        ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.716      ;
; 0.471 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|rd_valid[2]                                                                                                                         ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_valid                                                                                                                           ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                          ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                                          ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                        ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.476 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|rd_address  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|active_addr[4]                                                                                                                     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.743      ;
; 0.479 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.746      ;
; 0.493 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                                         ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                                          ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.760      ;
; 0.493 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                                         ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                                          ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.760      ;
; 0.513 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                                         ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                                        ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.780      ;
; 0.513 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                                         ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.780      ;
; 0.603 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]~_Duplicate_1                                                                                                              ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.869      ;
; 0.605 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[33] ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|active_addr[15]                                                                                                                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.873      ;
; 0.607 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[40] ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|active_addr[22]                                                                                                                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.873      ;
; 0.607 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[36] ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|active_addr[18]                                                                                                                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.873      ;
; 0.608 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[31] ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|active_addr[13]                                                                                                                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.876      ;
; 0.608 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                                           ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.875      ;
; 0.611 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[38] ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|active_addr[20]                                                                                                                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.877      ;
; 0.611 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[39] ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|active_addr[21]                                                                                                                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.877      ;
; 0.612 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_0[26] ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|active_addr[8]                                                                                                                     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.879      ;
; 0.612 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[32] ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|active_addr[14]                                                                                                                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.878      ;
; 0.628 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_next.010                                                                                                                          ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                                        ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.896      ;
; 0.644 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_0[7]  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|active_data[7]                                                                                                                     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.909      ;
; 0.646 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_next.000010000                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.911      ;
; 0.646 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                          ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                        ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.913      ;
; 0.646 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_next.000000001                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.911      ;
; 0.665 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                                         ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                                        ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.932      ;
; 0.666 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                                         ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_addr[12]                                                                                                                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.932      ;
; 0.668 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                                         ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.934      ;
; 0.669 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                                         ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                                        ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.936      ;
; 0.673 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                         ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                                           ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.941      ;
; 0.687 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[18] ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|active_addr[0]                                                                                                                     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.954      ;
; 0.687 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[28] ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|active_addr[10]                                                                                                                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.954      ;
; 0.691 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                                          ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                        ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.958      ;
; 0.696 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[10]                                                                                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[10]                                                                                                                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.960      ;
; 0.697 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                                           ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                                          ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.964      ;
; 0.705 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2]                                                                                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2]                                                                                                                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.972      ;
; 0.706 ; uart_watcher:uart_watcher_ins|sdram_rd_req                                                                                                                                                                                                                                           ; capture:capture_ins|sdram_controller:u_meme_controller|rd_req_last                                                                                                                                                                                                                  ; uart_watcher:uart_watcher_ins|get_image                        ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.060      ;
; 0.709 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[2]                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[2]                                                                                                                                                                                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.973      ;
; 0.709 ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[2]                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[2]                                                                                                                                                                                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.973      ;
; 0.710 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[9]                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[9]                                                                                                                                                                                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.974      ;
; 0.710 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[11]                                                                                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[11]                                                                                                                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.974      ;
; 0.710 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[12]                                                                                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[12]                                                                                                                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.974      ;
; 0.710 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[18]                                                                                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[18]                                                                                                                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.974      ;
; 0.710 ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[18]                                                                                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[18]                                                                                                                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.974      ;
; 0.710 ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[12]                                                                                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[12]                                                                                                                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.974      ;
; 0.710 ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[11]                                                                                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[11]                                                                                                                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.974      ;
; 0.710 ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[9]                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[9]                                                                                                                                                                                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.974      ;
; 0.711 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[7]                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[7]                                                                                                                                                                                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.975      ;
; 0.711 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[8]                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[8]                                                                                                                                                                                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.975      ;
; 0.711 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[14]                                                                                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[14]                                                                                                                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.975      ;
; 0.711 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[15]                                                                                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[15]                                                                                                                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.975      ;
; 0.711 ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[15]                                                                                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[15]                                                                                                                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.975      ;
; 0.711 ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[14]                                                                                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[14]                                                                                                                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.975      ;
; 0.711 ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[10]                                                                                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[10]                                                                                                                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.975      ;
; 0.711 ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[8]                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[8]                                                                                                                                                                                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.975      ;
; 0.711 ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[7]                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[7]                                                                                                                                                                                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.975      ;
; 0.712 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[7]                                                                                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[7]                                                                                                                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[4]                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[4]                                                                                                                                                                                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.976      ;
; 0.712 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[6]                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[6]                                                                                                                                                                                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.976      ;
; 0.712 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[16]                                                                                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[16]                                                                                                                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.976      ;
; 0.712 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[17]                                                                                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[17]                                                                                                                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.976      ;
; 0.712 ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[17]                                                                                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[17]                                                                                                                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.976      ;
; 0.712 ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[16]                                                                                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[16]                                                                                                                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.976      ;
; 0.712 ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[6]                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[6]                                                                                                                                                                                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.976      ;
; 0.712 ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[4]                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[4]                                                                                                                                                                                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.976      ;
; 0.713 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[20]                                                                                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[20]                                                                                                                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.977      ;
; 0.713 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[22]                                                                                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[22]                                                                                                                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.977      ;
; 0.713 ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[22]                                                                                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[22]                                                                                                                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.977      ;
; 0.713 ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[20]                                                                                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[20]                                                                                                                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.977      ;
; 0.714 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[23]                                                                                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[23]                                                                                                                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.978      ;
; 0.714 ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[23]                                                                                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[23]                                                                                                                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.978      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                            ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.401 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.449 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[1]                 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.716      ;
; 0.472 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                         ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.579 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]                 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.846      ;
; 0.645 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[0] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.913      ;
; 0.645 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[1] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.913      ;
; 0.646 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[3] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[3] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.914      ;
; 0.646 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[4] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.914      ;
; 0.648 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[2] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[2] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.916      ;
; 0.651 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[4]                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.918      ;
; 0.652 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[1]                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.919      ;
; 0.667 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.934      ;
; 0.667 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[1]                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.934      ;
; 0.686 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[2]                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.953      ;
; 0.715 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.982      ;
; 0.725 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.993      ;
; 0.743 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[2] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.011      ;
; 0.743 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[3] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.011      ;
; 0.754 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.022      ;
; 0.759 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.027      ;
; 0.789 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.057      ;
; 0.818 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~portb_address_reg0   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.344      ; 1.392      ;
; 0.852 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~portb_address_reg0   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.344      ; 1.426      ;
; 0.904 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[1] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.172      ;
; 0.937 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.204      ;
; 0.986 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[0]                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.253      ;
; 1.023 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.291      ;
; 1.041 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.307      ;
; 1.062 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[0] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.330      ;
; 1.079 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.347      ;
; 1.080 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.348      ;
; 1.117 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[3]                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.383      ;
; 1.126 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.394      ;
; 1.233 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.501      ;
; 1.273 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.541      ;
; 1.296 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.564      ;
; 1.472 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[1]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.740      ;
; 1.644 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~portb_address_reg0   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.344      ; 2.218      ;
; 1.657 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.925      ;
; 1.658 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.926      ;
; 1.670 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.938      ;
; 1.698 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                         ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.966      ;
; 1.739 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.007      ;
; 1.747 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.015      ;
; 1.749 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[3]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.017      ;
; 1.772 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.040      ;
; 1.777 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                         ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.045      ;
; 1.778 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                         ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.046      ;
; 1.833 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[0]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.101      ;
; 1.867 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                         ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.135      ;
; 1.884 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~portb_address_reg0   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.344      ; 2.458      ;
; 1.963 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.231      ;
; 1.964 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.232      ;
; 1.969 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.237      ;
; 1.996 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~portb_address_reg0   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.344      ; 2.570      ;
; 2.007 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[2]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.275      ;
; 2.038 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.306      ;
; 2.053 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.321      ;
; 2.057 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.325      ;
; 2.162 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.429      ;
; 2.162 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.429      ;
; 2.162 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[1]                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.429      ;
; 2.162 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.429      ;
; 2.162 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[3]                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.429      ;
; 2.162 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[4]                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.429      ;
; 2.162 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[2]                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.429      ;
; 2.162 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[1]                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.429      ;
; 2.162 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[0]                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.429      ;
; 2.164 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~portb_address_reg0   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.343      ; 2.737      ;
; 2.165 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[4]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.433      ;
; 2.295 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~portb_address_reg0   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.344      ; 2.869      ;
; 2.329 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.597      ;
; 2.329 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.597      ;
; 2.461 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.728      ;
; 2.461 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.728      ;
; 2.461 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[1]                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.728      ;
; 2.461 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.728      ;
; 2.461 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[3]                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.728      ;
; 2.461 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[4]                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.728      ;
; 2.461 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[2]                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.728      ;
; 2.461 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[1]                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.728      ;
; 2.461 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[0]                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.728      ;
; 2.513 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 2.781      ;
; 3.087 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.354      ;
; 5.578 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -3.959       ; 0.174      ; 2.008      ;
; 5.749 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -3.959       ; 0.174      ; 2.179      ;
; 5.749 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -3.959       ; 0.174      ; 2.179      ;
; 5.933 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -3.959       ; 0.174      ; 2.363      ;
; 6.791 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -3.959       ; 0.174      ; 3.221      ;
; 6.860 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -3.959       ; 0.174      ; 3.290      ;
; 7.117 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~portb_address_reg0   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -3.959       ; 0.445      ; 3.853      ;
; 7.283 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -3.959       ; 0.173      ; 3.712      ;
; 7.283 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -3.959       ; 0.173      ; 3.712      ;
; 7.283 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[1]                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -3.959       ; 0.173      ; 3.712      ;
; 7.283 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -3.959       ; 0.173      ; 3.712      ;
; 7.283 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[3]                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -3.959       ; 0.173      ; 3.712      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_25M'                                                                                                                                                                        ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.401 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.RACK   ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.RACK   ; clk_25M      ; clk_25M     ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[1]     ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[1]     ; clk_25M      ; clk_25M     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[3]     ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[3]     ; clk_25M      ; clk_25M     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[2]     ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[2]     ; clk_25M      ; clk_25M     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.STOP   ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.STOP   ; clk_25M      ; clk_25M     ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|state_c.WRITE ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|state_c.WRITE ; clk_25M      ; clk_25M     ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt1[1]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt1[1]       ; clk_25M      ; clk_25M     ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|state_c.WAIT  ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|state_c.WAIT  ; clk_25M      ; clk_25M     ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|config_flag   ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|config_flag   ; clk_25M      ; clk_25M     ; 0.000        ; 0.071      ; 0.669      ;
; 0.417 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[0]     ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[0]     ; clk_25M      ; clk_25M     ; 0.000        ; 0.072      ; 0.684      ;
; 0.418 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt1[0]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt1[0]       ; clk_25M      ; clk_25M     ; 0.000        ; 0.071      ; 0.684      ;
; 0.496 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.IDLE   ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|sda_out_en     ; clk_25M      ; clk_25M     ; 0.000        ; 0.073      ; 0.764      ;
; 0.497 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.IDLE   ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.WRITE  ; clk_25M      ; clk_25M     ; 0.000        ; 0.073      ; 0.765      ;
; 0.510 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[0]     ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[1]     ; clk_25M      ; clk_25M     ; 0.000        ; 0.072      ; 0.777      ;
; 0.510 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[0]     ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[2]     ; clk_25M      ; clk_25M     ; 0.000        ; 0.072      ; 0.777      ;
; 0.645 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|tran_cmd[3]   ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|command[3]     ; clk_25M      ; clk_25M     ; 0.000        ; 0.073      ; 0.913      ;
; 0.693 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[13]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[13]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.072      ; 0.960      ;
; 0.695 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[10]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[10]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.072      ; 0.962      ;
; 0.696 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[16]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[16]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.072      ; 0.963      ;
; 0.697 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[17]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[17]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.072      ; 0.964      ;
; 0.697 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[12]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[12]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.072      ; 0.964      ;
; 0.698 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[14]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[14]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.072      ; 0.965      ;
; 0.705 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[9]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[9]       ; clk_25M      ; clk_25M     ; 0.000        ; 0.072      ; 0.972      ;
; 0.711 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[8]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[8]       ; clk_25M      ; clk_25M     ; 0.000        ; 0.072      ; 0.978      ;
; 0.712 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[2]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[2]       ; clk_25M      ; clk_25M     ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[4]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[4]       ; clk_25M      ; clk_25M     ; 0.000        ; 0.072      ; 0.979      ;
; 0.729 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[0]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[0]       ; clk_25M      ; clk_25M     ; 0.000        ; 0.072      ; 0.996      ;
; 0.730 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[18]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[18]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.072      ; 0.997      ;
; 0.732 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.START  ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|sda_out        ; clk_25M      ; clk_25M     ; 0.000        ; 0.073      ; 1.000      ;
; 0.733 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[6]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[6]       ; clk_25M      ; clk_25M     ; 0.000        ; 0.072      ; 1.000      ;
; 0.737 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.WRITE  ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.RACK   ; clk_25M      ; clk_25M     ; 0.000        ; 0.073      ; 1.005      ;
; 0.741 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|state_c.WREQ  ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|state_c.WRITE ; clk_25M      ; clk_25M     ; 0.000        ; 0.071      ; 1.007      ;
; 0.794 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt1[0]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt1[1]       ; clk_25M      ; clk_25M     ; 0.000        ; 0.071      ; 1.060      ;
; 0.802 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|state_c.WRITE ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|state_c.WREQ  ; clk_25M      ; clk_25M     ; 0.000        ; 0.071      ; 1.068      ;
; 0.827 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.IDLE   ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.START  ; clk_25M      ; clk_25M     ; 0.000        ; 0.073      ; 1.095      ;
; 0.832 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt1[0]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|tran_dout[6]  ; clk_25M      ; clk_25M     ; 0.000        ; 0.071      ; 1.098      ;
; 0.855 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[19]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[19]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.072      ; 1.122      ;
; 0.863 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[11]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[11]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.072      ; 1.130      ;
; 0.870 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[5]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[5]       ; clk_25M      ; clk_25M     ; 0.000        ; 0.072      ; 1.137      ;
; 0.871 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[15]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[15]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.072      ; 1.138      ;
; 0.874 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[7]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[7]       ; clk_25M      ; clk_25M     ; 0.000        ; 0.072      ; 1.141      ;
; 0.884 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[3]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[3]       ; clk_25M      ; clk_25M     ; 0.000        ; 0.072      ; 1.151      ;
; 0.916 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[3]     ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[0]     ; clk_25M      ; clk_25M     ; 0.000        ; 0.072      ; 1.183      ;
; 0.926 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|state_c.WREQ  ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|tran_dout[6]  ; clk_25M      ; clk_25M     ; 0.000        ; 0.071      ; 1.192      ;
; 0.947 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[1]     ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[2]     ; clk_25M      ; clk_25M     ; 0.000        ; 0.072      ; 1.214      ;
; 0.988 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|state_c.IDLE  ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|state_c.IDLE  ; clk_25M      ; clk_25M     ; 0.000        ; 0.071      ; 1.254      ;
; 1.014 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[10]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[11]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.072      ; 1.281      ;
; 1.015 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[13]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[14]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.072      ; 1.282      ;
; 1.015 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[16]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[17]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.072      ; 1.282      ;
; 1.016 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[12]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[13]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.072      ; 1.283      ;
; 1.017 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[14]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[15]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.072      ; 1.284      ;
; 1.021 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[17]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[18]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.072      ; 1.288      ;
; 1.027 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[0]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[1]       ; clk_25M      ; clk_25M     ; 0.000        ; 0.072      ; 1.294      ;
; 1.029 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[10]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[12]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.072      ; 1.296      ;
; 1.029 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[8]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[9]       ; clk_25M      ; clk_25M     ; 0.000        ; 0.072      ; 1.296      ;
; 1.030 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[4]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[5]       ; clk_25M      ; clk_25M     ; 0.000        ; 0.072      ; 1.297      ;
; 1.030 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[2]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[3]       ; clk_25M      ; clk_25M     ; 0.000        ; 0.072      ; 1.297      ;
; 1.030 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[16]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[18]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.072      ; 1.297      ;
; 1.031 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[12]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[14]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.072      ; 1.298      ;
; 1.032 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[14]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[16]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.072      ; 1.299      ;
; 1.040 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[9]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[10]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.059      ; 1.294      ;
; 1.042 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[0]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[2]       ; clk_25M      ; clk_25M     ; 0.000        ; 0.072      ; 1.309      ;
; 1.046 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[2]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[4]       ; clk_25M      ; clk_25M     ; 0.000        ; 0.072      ; 1.313      ;
; 1.046 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[4]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[6]       ; clk_25M      ; clk_25M     ; 0.000        ; 0.072      ; 1.313      ;
; 1.049 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[18]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[19]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.072      ; 1.316      ;
; 1.051 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[6]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[7]       ; clk_25M      ; clk_25M     ; 0.000        ; 0.072      ; 1.318      ;
; 1.058 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[8]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[10]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.059      ; 1.312      ;
; 1.059 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|tran_dout[1]  ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|tx_data[1]     ; clk_25M      ; clk_25M     ; 0.000        ; 0.090      ; 1.344      ;
; 1.059 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[0]     ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.IDLE   ; clk_25M      ; clk_25M     ; 0.000        ; 0.072      ; 1.326      ;
; 1.067 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[6]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[8]       ; clk_25M      ; clk_25M     ; 0.000        ; 0.072      ; 1.334      ;
; 1.067 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|state_c.IDLE  ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|state_c.WREQ  ; clk_25M      ; clk_25M     ; 0.000        ; 0.071      ; 1.333      ;
; 1.067 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.STOP   ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.IDLE   ; clk_25M      ; clk_25M     ; 0.000        ; 0.080      ; 1.342      ;
; 1.080 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.START  ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.START  ; clk_25M      ; clk_25M     ; 0.000        ; 0.073      ; 1.348      ;
; 1.081 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt1[1]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|tran_dout[6]  ; clk_25M      ; clk_25M     ; 0.000        ; 0.071      ; 1.347      ;
; 1.111 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[13]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[15]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.072      ; 1.378      ;
; 1.118 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[17]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[19]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.072      ; 1.385      ;
; 1.131 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[1]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[1]       ; clk_25M      ; clk_25M     ; 0.000        ; 0.072      ; 1.398      ;
; 1.133 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[9]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[11]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.059      ; 1.387      ;
; 1.135 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.WRITE  ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|sda_out        ; clk_25M      ; clk_25M     ; 0.000        ; 0.073      ; 1.403      ;
; 1.136 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[10]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[13]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.072      ; 1.403      ;
; 1.137 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[13]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[16]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.072      ; 1.404      ;
; 1.137 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[16]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[19]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.072      ; 1.404      ;
; 1.138 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[12]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[15]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.072      ; 1.405      ;
; 1.139 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[14]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[17]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.072      ; 1.406      ;
; 1.149 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[0]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[3]       ; clk_25M      ; clk_25M     ; 0.000        ; 0.072      ; 1.416      ;
; 1.151 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[10]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[14]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.072      ; 1.418      ;
; 1.152 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[2]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[5]       ; clk_25M      ; clk_25M     ; 0.000        ; 0.072      ; 1.419      ;
; 1.152 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[4]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[7]       ; clk_25M      ; clk_25M     ; 0.000        ; 0.072      ; 1.419      ;
; 1.152 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[3]     ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.IDLE   ; clk_25M      ; clk_25M     ; 0.000        ; 0.072      ; 1.419      ;
; 1.153 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[12]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[16]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.072      ; 1.420      ;
; 1.154 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[14]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[18]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.072      ; 1.421      ;
; 1.158 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|tran_cmd[0]   ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.START  ; clk_25M      ; clk_25M     ; 0.000        ; 0.102      ; 1.455      ;
; 1.162 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[9]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[12]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.059      ; 1.416      ;
; 1.164 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[0]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[4]       ; clk_25M      ; clk_25M     ; 0.000        ; 0.072      ; 1.431      ;
; 1.164 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[8]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[11]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.059      ; 1.418      ;
; 1.168 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[2]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[6]       ; clk_25M      ; clk_25M     ; 0.000        ; 0.072      ; 1.435      ;
; 1.168 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[4]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[8]       ; clk_25M      ; clk_25M     ; 0.000        ; 0.072      ; 1.435      ;
; 1.169 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|state_c.WREQ  ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|tran_req      ; clk_25M      ; clk_25M     ; 0.000        ; 0.091      ; 1.455      ;
; 1.171 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|command[3]     ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.STOP   ; clk_25M      ; clk_25M     ; 0.000        ; 0.065      ; 1.431      ;
; 1.173 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[6]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[9]       ; clk_25M      ; clk_25M     ; 0.000        ; 0.072      ; 1.440      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll0_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                    ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.401 ; full_mover:full_mover_ins|move_hundreds_milliseconds[2]    ; full_mover:full_mover_ins|move_hundreds_milliseconds[2]    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; full_mover:full_mover_ins|angle_correction_rst             ; full_mover:full_mover_ins|angle_correction_rst             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; full_mover:full_mover_ins|shape_operation_state_machine[1] ; full_mover:full_mover_ins|shape_operation_state_machine[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; full_mover:full_mover_ins|start_y_buf[1]                   ; full_mover:full_mover_ins|start_y_buf[1]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; full_mover:full_mover_ins|target_lut_address_base[4]       ; full_mover:full_mover_ins|target_lut_address_base[4]       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; full_mover:full_mover_ins|shape_operation_state_machine[2] ; full_mover:full_mover_ins|shape_operation_state_machine[2] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; full_mover:full_mover_ins|move_operation_en                ; full_mover:full_mover_ins|move_operation_en                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; full_mover:full_mover_ins|shape_operation_state_machine[0] ; full_mover:full_mover_ins|shape_operation_state_machine[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; full_mover:full_mover_ins|shape_operation_state_machine[3] ; full_mover:full_mover_ins|shape_operation_state_machine[3] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; full_mover:full_mover_ins|pump_enable                      ; full_mover:full_mover_ins|pump_enable                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; full_mover:full_mover_ins|color_select_state_machine[1]    ; full_mover:full_mover_ins|color_select_state_machine[1]    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; full_mover:full_mover_ins|color_select_state_machine[2]    ; full_mover:full_mover_ins|color_select_state_machine[2]    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; full_mover:full_mover_ins|color_select[1]                  ; full_mover:full_mover_ins|color_select[1]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; full_mover:full_mover_ins|color_select_state_machine[0]    ; full_mover:full_mover_ins|color_select_state_machine[0]    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; full_mover:full_mover_ins|delay_compare[2]                 ; full_mover:full_mover_ins|delay_compare[2]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.417 ; full_mover:full_mover_ins|color_select[0]                  ; full_mover:full_mover_ins|color_select[0]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.641 ; shape_finder:shape_finder_ins|circle_x[5]                  ; full_mover:full_mover_ins|start_x_buf[5]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 0.978      ;
; 0.661 ; shape_finder:shape_finder_ins|square_x[8]                  ; full_mover:full_mover_ins|start_x_buf[8]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 0.998      ;
; 0.663 ; full_mover:full_mover_ins|color_select_state_machine[2]    ; full_mover:full_mover_ins|color_select_state_machine[1]    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.930      ;
; 0.663 ; full_mover:full_mover_ins|color_select_state_machine[2]    ; full_mover:full_mover_ins|color_select[1]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.931      ;
; 0.663 ; full_mover:full_mover_ins|color_select_state_machine[2]    ; full_mover:full_mover_ins|color_select_state_machine[0]    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.930      ;
; 0.663 ; full_mover:full_mover_ins|color_select_state_machine[2]    ; full_mover:full_mover_ins|color_select[0]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.931      ;
; 0.712 ; full_mover:full_mover_ins|color_select[0]                  ; full_mover:full_mover_ins|color_select[1]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.720 ; shape_finder:shape_finder_ins|circle_x[1]                  ; full_mover:full_mover_ins|start_x_buf[1]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.148      ; 1.083      ;
; 0.726 ; shape_finder:shape_finder_ins|circle_y[3]                  ; full_mover:full_mover_ins|start_y_buf[3]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.147      ; 1.088      ;
; 0.742 ; full_mover:full_mover_ins|color_select_state_machine[0]    ; full_mover:full_mover_ins|color_select_state_machine[2]    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.009      ;
; 0.746 ; full_mover:full_mover_ins|shape_operation_state_machine[2] ; full_mover:full_mover_ins|shape_operation_state_machine[3] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.013      ;
; 0.747 ; full_mover:full_mover_ins|shape_operation_state_machine[3] ; full_mover:full_mover_ins|target_lut_address_base[3]       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.013      ;
; 0.747 ; full_mover:full_mover_ins|color_select_state_machine[1]    ; full_mover:full_mover_ins|color_select_state_machine[2]    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.014      ;
; 0.757 ; full_mover:full_mover_ins|shape_operation_state_machine[3] ; full_mover:full_mover_ins|target_lut_address_base[5]       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.023      ;
; 0.758 ; shape_finder:shape_finder_ins|square_x[0]                  ; full_mover:full_mover_ins|start_x_buf[0]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.147      ; 1.120      ;
; 0.781 ; full_mover:full_mover_ins|color_select_state_machine[1]    ; full_mover:full_mover_ins|color_select_state_machine[0]    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.048      ;
; 0.787 ; full_mover:full_mover_ins|shape_operation_state_machine[0] ; full_mover:full_mover_ins|move_operation_en                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.054      ;
; 0.792 ; full_mover:full_mover_ins|target_lut_address_base[3]       ; full_mover:full_mover_ins|target_lut_address[3]            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.061      ;
; 0.797 ; full_mover:full_mover_ins|target_lut_address_base[2]       ; full_mover:full_mover_ins|target_lut_address[2]            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.066      ;
; 0.799 ; full_mover:full_mover_ins|color_select_state_machine[0]    ; full_mover:full_mover_ins|color_select_state_machine[1]    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.066      ;
; 0.811 ; full_mover:full_mover_ins|shape_operation_state_machine[3] ; full_mover:full_mover_ins|shape_operation_state_machine[2] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.078      ;
; 0.814 ; full_mover:full_mover_ins|shape_operation_state_machine[0] ; full_mover:full_mover_ins|shape_operation_state_machine[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.081      ;
; 0.833 ; full_mover:full_mover_ins|shape_operation_state_machine[1] ; full_mover:full_mover_ins|shape_operation_state_machine[2] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.100      ;
; 0.834 ; full_mover:full_mover_ins|shape_operation_state_machine[1] ; full_mover:full_mover_ins|shape_operation_state_machine[3] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.101      ;
; 0.857 ; full_mover:full_mover_ins|target_lut_address_base[5]       ; full_mover:full_mover_ins|target_lut_address[5]            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.126      ;
; 0.865 ; shape_finder:shape_finder_ins|square_y[5]                  ; full_mover:full_mover_ins|start_y_buf[5]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.128      ; 1.208      ;
; 0.871 ; full_mover:full_mover_ins|shape_operation_state_machine[1] ; full_mover:full_mover_ins|move_operation_en                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.138      ;
; 0.882 ; shape_finder:shape_finder_ins|circle_x[6]                  ; full_mover:full_mover_ins|start_x_buf[6]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 1.219      ;
; 0.884 ; full_mover:full_mover_ins|shape_operation_state_machine[1] ; full_mover:full_mover_ins|shape_operation_state_machine[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.151      ;
; 0.890 ; shape_finder:shape_finder_ins|circle_x[8]                  ; full_mover:full_mover_ins|start_x_buf[8]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 1.227      ;
; 0.893 ; full_mover:full_mover_ins|target_lut_address_base[4]       ; full_mover:full_mover_ins|target_lut_address[4]            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.161      ;
; 0.896 ; full_mover:full_mover_ins|shape_operation_state_machine[2] ; full_mover:full_mover_ins|start_x_buf[2]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.161      ;
; 0.896 ; full_mover:full_mover_ins|shape_operation_state_machine[2] ; full_mover:full_mover_ins|start_x_buf[3]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.161      ;
; 0.897 ; full_mover:full_mover_ins|shape_operation_state_machine[2] ; full_mover:full_mover_ins|start_x_buf[4]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.162      ;
; 0.911 ; shape_finder:shape_finder_ins|square_x[5]                  ; full_mover:full_mover_ins|start_x_buf[5]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 1.248      ;
; 0.936 ; shape_finder:shape_finder_ins|circle_x[7]                  ; full_mover:full_mover_ins|start_x_buf[7]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 1.273      ;
; 0.949 ; full_mover:full_mover_ins|shape_operation_state_machine[2] ; full_mover:full_mover_ins|start_y_buf[7]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.213      ;
; 0.950 ; full_mover:full_mover_ins|shape_operation_state_machine[2] ; full_mover:full_mover_ins|start_y_buf[2]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.214      ;
; 0.951 ; full_mover:full_mover_ins|shape_operation_state_machine[2] ; full_mover:full_mover_ins|start_y_buf[4]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.215      ;
; 0.956 ; shape_finder:shape_finder_ins|square_x[6]                  ; full_mover:full_mover_ins|start_x_buf[6]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 1.293      ;
; 0.970 ; shape_finder:shape_finder_ins|circle_x[4]                  ; full_mover:full_mover_ins|start_x_buf[4]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.148      ; 1.333      ;
; 0.972 ; shape_finder:shape_finder_ins|circle_x[0]                  ; full_mover:full_mover_ins|start_x_buf[0]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.147      ; 1.334      ;
; 0.979 ; full_mover:full_mover_ins|shape_operation_state_machine[2] ; full_mover:full_mover_ins|move_operation_en                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.246      ;
; 0.983 ; shape_finder:shape_finder_ins|circle_y[6]                  ; full_mover:full_mover_ins|start_y_buf[6]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.128      ; 1.326      ;
; 0.995 ; full_mover:full_mover_ins|shape_operation_state_machine[0] ; full_mover:full_mover_ins|shape_operation_state_machine[3] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.262      ;
; 0.997 ; full_mover:full_mover_ins|shape_operation_state_machine[0] ; full_mover:full_mover_ins|shape_operation_state_machine[2] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.264      ;
; 0.998 ; full_mover:full_mover_ins|color_select_state_machine[2]    ; full_mover:full_mover_ins|shape_operation_en               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.265      ;
; 0.998 ; shape_finder:shape_finder_ins|square_x[1]                  ; full_mover:full_mover_ins|start_x_buf[1]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.148      ; 1.361      ;
; 1.015 ; shape_finder:shape_finder_ins|circle_x[3]                  ; full_mover:full_mover_ins|start_x_buf[3]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.148      ; 1.378      ;
; 1.025 ; shape_finder:shape_finder_ins|circle_x[2]                  ; full_mover:full_mover_ins|start_x_buf[2]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.148      ; 1.388      ;
; 1.031 ; shape_finder:shape_finder_ins|square_x[4]                  ; full_mover:full_mover_ins|start_x_buf[4]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.148      ; 1.394      ;
; 1.034 ; shape_finder:shape_finder_ins|square_x[3]                  ; full_mover:full_mover_ins|start_x_buf[3]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.148      ; 1.397      ;
; 1.037 ; full_mover:full_mover_ins|move_state_machine[1]            ; full_mover:full_mover_ins|move_state_machine[1]            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.304      ;
; 1.040 ; full_mover:full_mover_ins|move_hundreds_milliseconds[0]    ; full_mover:full_mover_ins|move_hundreds_milliseconds[0]    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.307      ;
; 1.060 ; shape_finder:shape_finder_ins|circle_y[7]                  ; full_mover:full_mover_ins|start_y_buf[7]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.128      ; 1.403      ;
; 1.065 ; full_mover:full_mover_ins|move_operation_en                ; full_mover:full_mover_ins|target_lut_address[4]            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.333      ;
; 1.068 ; full_mover:full_mover_ins|move_operation_en                ; full_mover:full_mover_ins|target_lut_address[2]            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.336      ;
; 1.069 ; full_mover:full_mover_ins|move_operation_en                ; full_mover:full_mover_ins|target_lut_address[3]            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.337      ;
; 1.071 ; full_mover:full_mover_ins|move_operation_en                ; full_mover:full_mover_ins|target_lut_address[5]            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.339      ;
; 1.089 ; shape_finder:shape_finder_ins|square_x[7]                  ; full_mover:full_mover_ins|start_x_buf[7]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 1.426      ;
; 1.099 ; full_mover:full_mover_ins|shape_operation_state_machine[1] ; full_mover:full_mover_ins|target_lut_address_base[4]       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.366      ;
; 1.113 ; full_mover:full_mover_ins|shape_operation_state_machine[3] ; full_mover:full_mover_ins|move_operation_en                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.380      ;
; 1.113 ; full_mover:full_mover_ins|move_state_machine[3]            ; full_mover:full_mover_ins|move_state_machine[3]            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.380      ;
; 1.116 ; shape_finder:shape_finder_ins|circle_y[2]                  ; full_mover:full_mover_ins|start_y_buf[2]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.145      ; 1.476      ;
; 1.121 ; full_mover:full_mover_ins|color_select_state_machine[0]    ; full_mover:full_mover_ins|shape_operation_en               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.388      ;
; 1.122 ; full_mover:full_mover_ins|shape_operation_state_machine[2] ; full_mover:full_mover_ins|target_lut_address_base[5]       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.388      ;
; 1.123 ; full_mover:full_mover_ins|color_select_state_machine[1]    ; full_mover:full_mover_ins|shape_operation_en               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.390      ;
; 1.125 ; full_mover:full_mover_ins|servo_id[3]                      ; full_mover:full_mover_ins|servo_id[3]                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.392      ;
; 1.131 ; full_mover:full_mover_ins|shape_operation_state_machine[2] ; full_mover:full_mover_ins|start_x_buf[1]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.396      ;
; 1.144 ; full_mover:full_mover_ins|shape_operation_state_machine[2] ; full_mover:full_mover_ins|start_x_buf[6]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.402      ;
; 1.148 ; full_mover:full_mover_ins|servo_id[2]                      ; full_mover:full_mover_ins|servo_id[2]                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.415      ;
; 1.177 ; shape_finder:shape_finder_ins|square_y[6]                  ; full_mover:full_mover_ins|start_y_buf[6]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.128      ; 1.520      ;
; 1.184 ; shape_finder:shape_finder_ins|circle_y[5]                  ; full_mover:full_mover_ins|start_y_buf[5]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.128      ; 1.527      ;
; 1.185 ; full_mover:full_mover_ins|shape_operation_state_machine[2] ; full_mover:full_mover_ins|start_y_buf[6]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.449      ;
; 1.187 ; full_mover:full_mover_ins|shape_operation_state_machine[2] ; full_mover:full_mover_ins|start_y_buf[3]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.451      ;
; 1.207 ; full_mover:full_mover_ins|shape_operation_state_machine[2] ; full_mover:full_mover_ins|start_y_buf[5]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.471      ;
; 1.209 ; full_mover:full_mover_ins|shape_operation_state_machine[2] ; full_mover:full_mover_ins|start_x_buf[0]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.473      ;
; 1.214 ; full_mover:full_mover_ins|shape_operation_state_machine[3] ; full_mover:full_mover_ins|target_lut_address_base[4]       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.481      ;
; 1.216 ; full_mover:full_mover_ins|shape_operation_state_machine[3] ; full_mover:full_mover_ins|shape_operation_state_machine[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.483      ;
; 1.219 ; full_mover:full_mover_ins|color_select[0]                  ; full_mover:full_mover_ins|target_lut_address_base[2]       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.484      ;
; 1.220 ; shape_finder:shape_finder_ins|square_y[7]                  ; full_mover:full_mover_ins|start_y_buf[7]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.128      ; 1.563      ;
; 1.221 ; full_mover:full_mover_ins|shape_operation_en               ; full_mover:full_mover_ins|shape_operation_en               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.488      ;
; 1.230 ; full_mover:full_mover_ins|shape_operation_state_machine[2] ; full_mover:full_mover_ins|target_lut_address_base[2]       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.496      ;
; 1.242 ; full_mover:full_mover_ins|shape_operation_state_machine[2] ; full_mover:full_mover_ins|target_lut_address_base[4]       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.509      ;
+-------+------------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'capture:capture_ins|vsync_buf'                                                                                                                                     ;
+-------+---------------------------------------+---------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.430 ; capture:capture_ins|frame_over_latch  ; capture:capture_ins|frame_over_latch  ; capture:capture_ins|vsync_buf ; capture:capture_ins|vsync_buf ; 0.000        ; 0.044      ; 0.669      ;
; 0.432 ; capture:capture_ins|frame_start_latch ; capture:capture_ins|frame_start_latch ; capture:capture_ins|vsync_buf ; capture:capture_ins|vsync_buf ; 0.000        ; 0.042      ; 0.669      ;
; 1.518 ; capture:capture_ins|frame_start_latch ; capture:capture_ins|frame_over_latch  ; capture:capture_ins|vsync_buf ; capture:capture_ins|vsync_buf ; -0.500       ; -0.189     ; 1.024      ;
; 2.282 ; capture:capture_ins|fifo_ok_status    ; capture:capture_ins|frame_start_latch ; clock_10hz                    ; capture:capture_ins|vsync_buf ; -0.500       ; -0.773     ; 1.204      ;
+-------+---------------------------------------+---------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_10hz'                                                                                                                                                                            ;
+-------+----------------------------------------------+----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                      ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 0.430 ; capture:capture_ins|latency_of_fifo_reset[1] ; capture:capture_ins|latency_of_fifo_reset[1] ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; capture:capture_ins|latency_of_fifo_reset[2] ; capture:capture_ins|latency_of_fifo_reset[2] ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; full_mover:full_mover_ins|delay_output       ; full_mover:full_mover_ins|delay_output       ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; capture:capture_ins|fifo_ok_status           ; capture:capture_ins|fifo_ok_status           ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.044      ; 0.669      ;
; 0.445 ; capture:capture_ins|latency_of_fifo_reset[0] ; capture:capture_ins|latency_of_fifo_reset[0] ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.044      ; 0.684      ;
; 0.489 ; capture:capture_ins|latency_of_fifo_reset[0] ; capture:capture_ins|latency_of_fifo_reset[1] ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.047      ; 0.731      ;
; 0.491 ; capture:capture_ins|latency_of_fifo_reset[1] ; capture:capture_ins|latency_of_fifo_reset[2] ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.047      ; 0.733      ;
; 0.511 ; capture:capture_ins|latency_of_fifo_reset[0] ; capture:capture_ins|fifo_ok_status           ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.047      ; 0.753      ;
; 0.515 ; capture:capture_ins|latency_of_fifo_reset[2] ; capture:capture_ins|latency_of_fifo_reset[0] ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.047      ; 0.757      ;
; 0.650 ; full_mover:full_mover_ins|delay_counter[4]   ; full_mover:full_mover_ins|delay_counter[4]   ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.044      ; 0.889      ;
; 0.722 ; full_mover:full_mover_ins|delay_counter[2]   ; full_mover:full_mover_ins|delay_counter[2]   ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.044      ; 0.961      ;
; 0.722 ; full_mover:full_mover_ins|delay_counter[3]   ; full_mover:full_mover_ins|delay_counter[3]   ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.044      ; 0.961      ;
; 0.723 ; full_mover:full_mover_ins|delay_counter[1]   ; full_mover:full_mover_ins|delay_counter[1]   ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.044      ; 0.962      ;
; 0.730 ; capture:capture_ins|latency_of_fifo_reset[0] ; capture:capture_ins|latency_of_fifo_reset[2] ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.047      ; 0.972      ;
; 0.756 ; capture:capture_ins|latency_of_fifo_reset[2] ; capture:capture_ins|fifo_ok_status           ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.047      ; 0.998      ;
; 0.759 ; capture:capture_ins|latency_of_fifo_reset[1] ; capture:capture_ins|latency_of_fifo_reset[0] ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.047      ; 1.001      ;
; 0.759 ; capture:capture_ins|latency_of_fifo_reset[2] ; capture:capture_ins|latency_of_fifo_reset[1] ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.047      ; 1.001      ;
; 0.765 ; full_mover:full_mover_ins|delay_counter[0]   ; full_mover:full_mover_ins|delay_counter[0]   ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.044      ; 1.004      ;
; 0.765 ; capture:capture_ins|latency_of_fifo_reset[1] ; capture:capture_ins|fifo_ok_status           ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.047      ; 1.007      ;
; 1.035 ; full_mover:full_mover_ins|delay_counter[2]   ; full_mover:full_mover_ins|delay_counter[3]   ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.050      ; 1.280      ;
; 1.040 ; full_mover:full_mover_ins|delay_counter[3]   ; full_mover:full_mover_ins|delay_counter[4]   ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.050      ; 1.285      ;
; 1.041 ; full_mover:full_mover_ins|delay_counter[1]   ; full_mover:full_mover_ins|delay_counter[2]   ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.050      ; 1.286      ;
; 1.050 ; full_mover:full_mover_ins|delay_counter[2]   ; full_mover:full_mover_ins|delay_counter[4]   ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.050      ; 1.295      ;
; 1.053 ; full_mover:full_mover_ins|delay_counter[0]   ; full_mover:full_mover_ins|delay_counter[1]   ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.050      ; 1.298      ;
; 1.069 ; full_mover:full_mover_ins|delay_counter[0]   ; full_mover:full_mover_ins|delay_counter[2]   ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.050      ; 1.314      ;
; 1.137 ; full_mover:full_mover_ins|delay_counter[1]   ; full_mover:full_mover_ins|delay_counter[3]   ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.050      ; 1.382      ;
; 1.163 ; full_mover:full_mover_ins|delay_counter[1]   ; full_mover:full_mover_ins|delay_counter[4]   ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.050      ; 1.408      ;
; 1.175 ; full_mover:full_mover_ins|delay_counter[0]   ; full_mover:full_mover_ins|delay_counter[3]   ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.050      ; 1.420      ;
; 1.191 ; full_mover:full_mover_ins|delay_counter[0]   ; full_mover:full_mover_ins|delay_counter[4]   ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.050      ; 1.436      ;
; 1.971 ; full_mover:full_mover_ins|delay_compare[1]   ; full_mover:full_mover_ins|delay_counter[4]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 1.794      ; 4.030      ;
; 1.971 ; full_mover:full_mover_ins|delay_compare[1]   ; full_mover:full_mover_ins|delay_counter[0]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 1.794      ; 4.030      ;
; 1.971 ; full_mover:full_mover_ins|delay_compare[1]   ; full_mover:full_mover_ins|delay_counter[1]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 1.794      ; 4.030      ;
; 1.971 ; full_mover:full_mover_ins|delay_compare[1]   ; full_mover:full_mover_ins|delay_counter[2]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 1.794      ; 4.030      ;
; 1.971 ; full_mover:full_mover_ins|delay_compare[1]   ; full_mover:full_mover_ins|delay_counter[3]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 1.794      ; 4.030      ;
; 2.006 ; full_mover:full_mover_ins|delay_compare[2]   ; full_mover:full_mover_ins|delay_counter[4]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 1.794      ; 4.065      ;
; 2.006 ; full_mover:full_mover_ins|delay_compare[2]   ; full_mover:full_mover_ins|delay_counter[0]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 1.794      ; 4.065      ;
; 2.006 ; full_mover:full_mover_ins|delay_compare[2]   ; full_mover:full_mover_ins|delay_counter[1]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 1.794      ; 4.065      ;
; 2.006 ; full_mover:full_mover_ins|delay_compare[2]   ; full_mover:full_mover_ins|delay_counter[2]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 1.794      ; 4.065      ;
; 2.006 ; full_mover:full_mover_ins|delay_compare[2]   ; full_mover:full_mover_ins|delay_counter[3]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 1.794      ; 4.065      ;
; 2.011 ; full_mover:full_mover_ins|delay_compare[3]   ; full_mover:full_mover_ins|delay_counter[4]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 1.794      ; 4.070      ;
; 2.011 ; full_mover:full_mover_ins|delay_compare[3]   ; full_mover:full_mover_ins|delay_counter[0]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 1.794      ; 4.070      ;
; 2.011 ; full_mover:full_mover_ins|delay_compare[3]   ; full_mover:full_mover_ins|delay_counter[1]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 1.794      ; 4.070      ;
; 2.011 ; full_mover:full_mover_ins|delay_compare[3]   ; full_mover:full_mover_ins|delay_counter[2]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 1.794      ; 4.070      ;
; 2.011 ; full_mover:full_mover_ins|delay_compare[3]   ; full_mover:full_mover_ins|delay_counter[3]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 1.794      ; 4.070      ;
; 2.013 ; full_mover:full_mover_ins|delay_compare[0]   ; full_mover:full_mover_ins|delay_counter[4]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 1.794      ; 4.072      ;
; 2.013 ; full_mover:full_mover_ins|delay_compare[0]   ; full_mover:full_mover_ins|delay_counter[0]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 1.794      ; 4.072      ;
; 2.013 ; full_mover:full_mover_ins|delay_compare[0]   ; full_mover:full_mover_ins|delay_counter[1]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 1.794      ; 4.072      ;
; 2.013 ; full_mover:full_mover_ins|delay_compare[0]   ; full_mover:full_mover_ins|delay_counter[2]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 1.794      ; 4.072      ;
; 2.013 ; full_mover:full_mover_ins|delay_compare[0]   ; full_mover:full_mover_ins|delay_counter[3]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 1.794      ; 4.072      ;
; 2.081 ; full_mover:full_mover_ins|delay_compare[1]   ; full_mover:full_mover_ins|delay_output       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 1.794      ; 4.140      ;
; 2.097 ; full_mover:full_mover_ins|delay_counter[4]   ; full_mover:full_mover_ins|delay_counter[0]   ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.050      ; 2.342      ;
; 2.097 ; full_mover:full_mover_ins|delay_counter[4]   ; full_mover:full_mover_ins|delay_counter[1]   ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.050      ; 2.342      ;
; 2.097 ; full_mover:full_mover_ins|delay_counter[4]   ; full_mover:full_mover_ins|delay_counter[2]   ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.050      ; 2.342      ;
; 2.097 ; full_mover:full_mover_ins|delay_counter[4]   ; full_mover:full_mover_ins|delay_counter[3]   ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.050      ; 2.342      ;
; 2.116 ; full_mover:full_mover_ins|delay_compare[2]   ; full_mover:full_mover_ins|delay_output       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 1.794      ; 4.175      ;
; 2.121 ; full_mover:full_mover_ins|delay_compare[3]   ; full_mover:full_mover_ins|delay_output       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 1.794      ; 4.180      ;
; 2.123 ; full_mover:full_mover_ins|delay_compare[0]   ; full_mover:full_mover_ins|delay_output       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 1.794      ; 4.182      ;
; 2.207 ; full_mover:full_mover_ins|delay_counter[4]   ; full_mover:full_mover_ins|delay_output       ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.050      ; 2.452      ;
; 2.903 ; full_mover:full_mover_ins|delay_counter[3]   ; full_mover:full_mover_ins|delay_counter[0]   ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.050      ; 3.148      ;
; 2.903 ; full_mover:full_mover_ins|delay_counter[3]   ; full_mover:full_mover_ins|delay_counter[1]   ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.050      ; 3.148      ;
; 2.903 ; full_mover:full_mover_ins|delay_counter[3]   ; full_mover:full_mover_ins|delay_counter[2]   ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.050      ; 3.148      ;
; 2.939 ; full_mover:full_mover_ins|delay_counter[1]   ; full_mover:full_mover_ins|delay_counter[0]   ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.050      ; 3.184      ;
; 3.013 ; full_mover:full_mover_ins|delay_counter[3]   ; full_mover:full_mover_ins|delay_output       ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.050      ; 3.258      ;
; 3.033 ; full_mover:full_mover_ins|delay_counter[2]   ; full_mover:full_mover_ins|delay_counter[0]   ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.050      ; 3.278      ;
; 3.033 ; full_mover:full_mover_ins|delay_counter[2]   ; full_mover:full_mover_ins|delay_counter[1]   ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.050      ; 3.278      ;
; 3.049 ; full_mover:full_mover_ins|delay_counter[1]   ; full_mover:full_mover_ins|delay_output       ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.050      ; 3.294      ;
; 3.143 ; full_mover:full_mover_ins|delay_counter[2]   ; full_mover:full_mover_ins|delay_output       ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.050      ; 3.388      ;
; 3.397 ; full_mover:full_mover_ins|delay_counter[0]   ; full_mover:full_mover_ins|delay_output       ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.050      ; 3.642      ;
+-------+----------------------------------------------+----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                                                                                                                                                                                            ; Launch Clock                                          ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -5.198 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[1]                 ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.041        ; -1.525     ; 3.676      ;
; -5.198 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]                 ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.041        ; -1.525     ; 3.676      ;
; -5.198 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                         ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.041        ; -1.525     ; 3.676      ;
; -5.198 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.041        ; -1.525     ; 3.676      ;
; -5.198 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[3]                                                  ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.041        ; -1.525     ; 3.676      ;
; -5.198 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[4]                                                  ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.041        ; -1.525     ; 3.676      ;
; -5.198 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[2]                                                  ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.041        ; -1.525     ; 3.676      ;
; -5.198 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[1]                                                  ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.041        ; -1.525     ; 3.676      ;
; -5.198 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[0]                                                  ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.041        ; -1.525     ; 3.676      ;
; -4.359 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[4] ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.041        ; -1.525     ; 2.837      ;
; -4.359 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4] ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.041        ; -1.525     ; 2.837      ;
; -4.359 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[3] ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.041        ; -1.525     ; 2.837      ;
; -4.359 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[3] ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.041        ; -1.525     ; 2.837      ;
; -4.359 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.041        ; -1.525     ; 2.837      ;
; -4.359 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                      ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.041        ; -1.525     ; 2.837      ;
; -4.359 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                      ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.041        ; -1.525     ; 2.837      ;
; -4.359 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.041        ; -1.525     ; 2.837      ;
; -4.359 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[2] ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.041        ; -1.525     ; 2.837      ;
; -4.359 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[2] ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.041        ; -1.525     ; 2.837      ;
; -4.359 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[1] ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.041        ; -1.525     ; 2.837      ;
; -4.359 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[1] ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.041        ; -1.525     ; 2.837      ;
; -4.359 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[0] ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.041        ; -1.525     ; 2.837      ;
; -4.359 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[0] ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.041        ; -1.525     ; 2.837      ;
; -4.359 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.041        ; -1.525     ; 2.837      ;
; -4.320 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                      ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.041        ; -1.524     ; 2.799      ;
; -4.071 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~portb_address_reg0   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.041        ; -1.246     ; 2.865      ;
; 1.620  ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[1]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; 0.420      ; 4.703      ;
; 1.620  ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; 0.420      ; 4.703      ;
; 1.620  ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; 0.420      ; 4.703      ;
; 1.620  ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; 0.420      ; 4.703      ;
; 1.620  ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[3]                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; 0.420      ; 4.703      ;
; 1.620  ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[4]                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; 0.420      ; 4.703      ;
; 1.620  ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[2]                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; 0.420      ; 4.703      ;
; 1.620  ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[1]                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; 0.420      ; 4.703      ;
; 1.620  ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[0]                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; 0.420      ; 4.703      ;
; 2.400  ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[4] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; 0.420      ; 3.923      ;
; 2.400  ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; 0.420      ; 3.923      ;
; 2.400  ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[3] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; 0.420      ; 3.923      ;
; 2.400  ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[3] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; 0.420      ; 3.923      ;
; 2.400  ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; 0.420      ; 3.923      ;
; 2.400  ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; 0.420      ; 3.923      ;
; 2.400  ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; 0.420      ; 3.923      ;
; 2.400  ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; 0.420      ; 3.923      ;
; 2.400  ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[2] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; 0.420      ; 3.923      ;
; 2.400  ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[2] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; 0.420      ; 3.923      ;
; 2.400  ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; 0.420      ; 3.923      ;
; 2.400  ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; 0.420      ; 3.923      ;
; 2.400  ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; 0.420      ; 3.923      ;
; 2.400  ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; 0.420      ; 3.923      ;
; 2.400  ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; 0.420      ; 3.923      ;
; 2.414  ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; 0.421      ; 3.910      ;
; 2.675  ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~portb_address_reg0   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; 0.699      ; 3.964      ;
+--------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll0_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                            ;
+--------+---------------+----------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node     ; To Node                                                  ; Launch Clock ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------+----------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; -5.009 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_in_line_current_8[1] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.299     ; 3.662      ;
; -5.009 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_in_line_current_8[2] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.299     ; 3.662      ;
; -5.009 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_in_line_current_8[3] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.299     ; 3.662      ;
; -5.009 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_in_line_current_8[4] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.299     ; 3.662      ;
; -5.009 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_in_line_current_8[5] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.299     ; 3.662      ;
; -5.009 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_in_line_current_8[6] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.299     ; 3.662      ;
; -5.009 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_in_line_current_8[7] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.299     ; 3.662      ;
; -5.009 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_in_line_current_8[0] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.299     ; 3.662      ;
; -5.009 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_8[6]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.299     ; 3.662      ;
; -5.009 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_8[0]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.299     ; 3.662      ;
; -4.987 ; soft_rst_last ; shape_finder:shape_finder_ins|process_x_min[1]           ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.308     ; 3.631      ;
; -4.987 ; soft_rst_last ; shape_finder:shape_finder_ins|process_x_min[2]           ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.308     ; 3.631      ;
; -4.987 ; soft_rst_last ; shape_finder:shape_finder_ins|process_x_min[3]           ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.308     ; 3.631      ;
; -4.987 ; soft_rst_last ; shape_finder:shape_finder_ins|process_x_min[4]           ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.308     ; 3.631      ;
; -4.987 ; soft_rst_last ; shape_finder:shape_finder_ins|process_x_min[5]           ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.308     ; 3.631      ;
; -4.987 ; soft_rst_last ; shape_finder:shape_finder_ins|process_x_min[6]           ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.308     ; 3.631      ;
; -4.987 ; soft_rst_last ; shape_finder:shape_finder_ins|process_x_min[7]           ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.308     ; 3.631      ;
; -4.987 ; soft_rst_last ; shape_finder:shape_finder_ins|process_x_min[0]           ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.308     ; 3.631      ;
; -4.987 ; soft_rst_last ; shape_finder:shape_finder_ins|process_x_max[1]           ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.308     ; 3.631      ;
; -4.987 ; soft_rst_last ; shape_finder:shape_finder_ins|process_x_max[2]           ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.308     ; 3.631      ;
; -4.987 ; soft_rst_last ; shape_finder:shape_finder_ins|process_x_max[4]           ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.308     ; 3.631      ;
; -4.987 ; soft_rst_last ; shape_finder:shape_finder_ins|process_x_max[5]           ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.308     ; 3.631      ;
; -4.987 ; soft_rst_last ; shape_finder:shape_finder_ins|process_x_max[7]           ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.308     ; 3.631      ;
; -4.986 ; soft_rst_last ; shape_finder:shape_finder_ins|last_operate_y_7[3]        ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.294     ; 3.644      ;
; -4.986 ; soft_rst_last ; shape_finder:shape_finder_ins|last_operate_y_7[2]        ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.294     ; 3.644      ;
; -4.986 ; soft_rst_last ; shape_finder:shape_finder_ins|last_operate_y_7[1]        ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.294     ; 3.644      ;
; -4.986 ; soft_rst_last ; shape_finder:shape_finder_ins|x_min_6[4]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.294     ; 3.644      ;
; -4.969 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_in_line_8[1]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.300     ; 3.621      ;
; -4.969 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_in_line_8[2]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.300     ; 3.621      ;
; -4.969 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_in_line_8[3]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.300     ; 3.621      ;
; -4.969 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_in_line_8[4]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.300     ; 3.621      ;
; -4.969 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_in_line_8[5]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.300     ; 3.621      ;
; -4.969 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_in_line_8[7]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.300     ; 3.621      ;
; -4.969 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_8[1]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.300     ; 3.621      ;
; -4.969 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_8[2]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.300     ; 3.621      ;
; -4.969 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_8[3]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.300     ; 3.621      ;
; -4.969 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_8[4]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.300     ; 3.621      ;
; -4.969 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_8[5]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.300     ; 3.621      ;
; -4.969 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_8[7]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.300     ; 3.621      ;
; -4.963 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_in_line_current_7[5] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.301     ; 3.614      ;
; -4.963 ; soft_rst_last ; shape_finder:shape_finder_ins|y_max_5[1]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.301     ; 3.614      ;
; -4.963 ; soft_rst_last ; shape_finder:shape_finder_ins|y_max_5[2]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.301     ; 3.614      ;
; -4.963 ; soft_rst_last ; shape_finder:shape_finder_ins|y_max_5[3]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.301     ; 3.614      ;
; -4.963 ; soft_rst_last ; shape_finder:shape_finder_ins|y_max_5[4]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.301     ; 3.614      ;
; -4.963 ; soft_rst_last ; shape_finder:shape_finder_ins|y_max_5[5]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.301     ; 3.614      ;
; -4.963 ; soft_rst_last ; shape_finder:shape_finder_ins|y_max_5[6]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.301     ; 3.614      ;
; -4.963 ; soft_rst_last ; shape_finder:shape_finder_ins|y_max_5[7]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.301     ; 3.614      ;
; -4.963 ; soft_rst_last ; shape_finder:shape_finder_ins|y_max_5[0]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.301     ; 3.614      ;
; -4.943 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_in_line_current_6[7] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.286     ; 3.609      ;
; -4.943 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_in_line_6[1]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.286     ; 3.609      ;
; -4.943 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_in_line_6[2]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.286     ; 3.609      ;
; -4.943 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_in_line_6[5]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.286     ; 3.609      ;
; -4.943 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_in_line_6[7]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.286     ; 3.609      ;
; -4.942 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_in_line_6[3]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.288     ; 3.606      ;
; -4.927 ; soft_rst_last ; shape_finder:shape_finder_ins|circle_x[1]                ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.328     ; 3.551      ;
; -4.927 ; soft_rst_last ; shape_finder:shape_finder_ins|circle_x[4]                ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.328     ; 3.551      ;
; -4.927 ; soft_rst_last ; shape_finder:shape_finder_ins|circle_x[2]                ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.328     ; 3.551      ;
; -4.927 ; soft_rst_last ; shape_finder:shape_finder_ins|circle_x[3]                ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.328     ; 3.551      ;
; -4.927 ; soft_rst_last ; shape_finder:shape_finder_ins|circle_x[0]                ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.328     ; 3.551      ;
; -4.927 ; soft_rst_last ; shape_finder:shape_finder_ins|circle_y[3]                ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.328     ; 3.551      ;
; -4.927 ; soft_rst_last ; shape_finder:shape_finder_ins|square_y[0]                ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.328     ; 3.551      ;
; -4.927 ; soft_rst_last ; shape_finder:shape_finder_ins|square_x[2]                ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.328     ; 3.551      ;
; -4.927 ; soft_rst_last ; shape_finder:shape_finder_ins|square_x[1]                ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.328     ; 3.551      ;
; -4.927 ; soft_rst_last ; shape_finder:shape_finder_ins|square_x[3]                ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.328     ; 3.551      ;
; -4.927 ; soft_rst_last ; shape_finder:shape_finder_ins|square_x[4]                ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.328     ; 3.551      ;
; -4.927 ; soft_rst_last ; shape_finder:shape_finder_ins|square_x[0]                ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.328     ; 3.551      ;
; -4.919 ; soft_rst_last ; shape_finder:shape_finder_ins|x_min_in_line_current_8[2] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.282     ; 3.589      ;
; -4.919 ; soft_rst_last ; shape_finder:shape_finder_ins|x_min_in_line_current_8[4] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.282     ; 3.589      ;
; -4.919 ; soft_rst_last ; shape_finder:shape_finder_ins|x_min_8[1]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.285     ; 3.586      ;
; -4.919 ; soft_rst_last ; shape_finder:shape_finder_ins|x_min_8[2]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.285     ; 3.586      ;
; -4.919 ; soft_rst_last ; shape_finder:shape_finder_ins|x_min_8[3]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.285     ; 3.586      ;
; -4.919 ; soft_rst_last ; shape_finder:shape_finder_ins|x_min_8[4]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.285     ; 3.586      ;
; -4.919 ; soft_rst_last ; shape_finder:shape_finder_ins|x_min_8[5]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.285     ; 3.586      ;
; -4.919 ; soft_rst_last ; shape_finder:shape_finder_ins|x_min_8[6]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.285     ; 3.586      ;
; -4.919 ; soft_rst_last ; shape_finder:shape_finder_ins|x_min_8[7]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.285     ; 3.586      ;
; -4.919 ; soft_rst_last ; shape_finder:shape_finder_ins|x_min_8[0]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.285     ; 3.586      ;
; -4.905 ; soft_rst_last ; shape_finder:shape_finder_ins|last_operate_y_1[5]        ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.326     ; 3.531      ;
; -4.905 ; soft_rst_last ; shape_finder:shape_finder_ins|last_operate_y_1[1]        ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.326     ; 3.531      ;
; -4.905 ; soft_rst_last ; shape_finder:shape_finder_ins|circle_y[2]                ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.326     ; 3.531      ;
; -4.905 ; soft_rst_last ; shape_finder:shape_finder_ins|circle_y[1]                ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.326     ; 3.531      ;
; -4.900 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_in_line_7[5]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.300     ; 3.552      ;
; -4.896 ; soft_rst_last ; shape_finder:shape_finder_ins|last_operate_y_7[4]        ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.296     ; 3.552      ;
; -4.896 ; soft_rst_last ; shape_finder:shape_finder_ins|last_operate_y_7[6]        ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.296     ; 3.552      ;
; -4.896 ; soft_rst_last ; shape_finder:shape_finder_ins|y_min_3[1]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.296     ; 3.552      ;
; -4.896 ; soft_rst_last ; shape_finder:shape_finder_ins|y_min_3[3]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.296     ; 3.552      ;
; -4.896 ; soft_rst_last ; shape_finder:shape_finder_ins|y_min_3[5]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.296     ; 3.552      ;
; -4.896 ; soft_rst_last ; shape_finder:shape_finder_ins|y_min_3[6]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.296     ; 3.552      ;
; -4.896 ; soft_rst_last ; shape_finder:shape_finder_ins|y_min_3[7]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.296     ; 3.552      ;
; -4.851 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_in_line_current_3[1] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.297     ; 3.506      ;
; -4.851 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_in_line_current_3[2] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.297     ; 3.506      ;
; -4.851 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_in_line_current_3[3] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.297     ; 3.506      ;
; -4.851 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_in_line_current_3[4] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.297     ; 3.506      ;
; -4.851 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_in_line_current_3[5] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.297     ; 3.506      ;
; -4.851 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_in_line_current_3[6] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.297     ; 3.506      ;
; -4.851 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_in_line_current_3[7] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.297     ; 3.506      ;
; -4.851 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_in_line_current_3[0] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.297     ; 3.506      ;
; -4.851 ; soft_rst_last ; shape_finder:shape_finder_ins|x_min_3[1]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.297     ; 3.506      ;
; -4.851 ; soft_rst_last ; shape_finder:shape_finder_ins|x_min_3[2]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.297     ; 3.506      ;
; -4.851 ; soft_rst_last ; shape_finder:shape_finder_ins|x_min_3[0]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.297     ; 3.506      ;
; -4.845 ; soft_rst_last ; shape_finder:shape_finder_ins|last_operate_y_5[6]        ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.281     ; 3.516      ;
+--------+---------------+----------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clock_10hz'                                                                                                                                                                       ;
+--------+--------------------------------------------+----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                      ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -4.658 ; soft_rst_last                              ; capture:capture_ins|latency_of_fifo_reset[1] ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.200     ; 5.480      ;
; -4.658 ; soft_rst_last                              ; capture:capture_ins|latency_of_fifo_reset[2] ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.200     ; 5.480      ;
; -4.658 ; soft_rst_last                              ; capture:capture_ins|latency_of_fifo_reset[0] ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.200     ; 5.480      ;
; -4.658 ; soft_rst_last                              ; capture:capture_ins|fifo_ok_status           ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.200     ; 5.480      ;
; -2.701 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|latency_of_fifo_reset[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 1.722      ; 5.345      ;
; -2.701 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|latency_of_fifo_reset[2] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 1.722      ; 5.345      ;
; -2.701 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|latency_of_fifo_reset[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 1.722      ; 5.345      ;
; -2.701 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|fifo_ok_status           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 1.722      ; 5.345      ;
; -1.889 ; full_mover:full_mover_ins|delay_en         ; full_mover:full_mover_ins|delay_output       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 1.325      ; 4.136      ;
; -1.889 ; full_mover:full_mover_ins|delay_en         ; full_mover:full_mover_ins|delay_counter[4]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 1.325      ; 4.136      ;
; -1.889 ; full_mover:full_mover_ins|delay_en         ; full_mover:full_mover_ins|delay_counter[0]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 1.325      ; 4.136      ;
; -1.889 ; full_mover:full_mover_ins|delay_en         ; full_mover:full_mover_ins|delay_counter[1]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 1.325      ; 4.136      ;
; -1.889 ; full_mover:full_mover_ins|delay_en         ; full_mover:full_mover_ins|delay_counter[2]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 1.325      ; 4.136      ;
; -1.889 ; full_mover:full_mover_ins|delay_en         ; full_mover:full_mover_ins|delay_counter[3]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 1.325      ; 4.136      ;
+--------+--------------------------------------------+----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'debug_mux:debug_mux_ins|current_mode'                                                                                                                                                                           ;
+--------+--------------------------------------------+---------------------------------------------------+-------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                           ; Launch Clock                                          ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+---------------------------------------------------+-------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; -4.284 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[9]  ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; -0.301     ; 2.930      ;
; -4.228 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[7]  ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; -0.123     ; 2.912      ;
; -4.026 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[13] ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; -0.545     ; 2.471      ;
; -3.988 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[11] ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; -0.165     ; 3.078      ;
; -3.927 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[6]  ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; -0.126     ; 2.908      ;
; -3.796 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[4]  ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; -0.093     ; 3.018      ;
; -3.796 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[10] ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; -0.092     ; 3.018      ;
; -3.792 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[2]  ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; -0.090     ; 3.017      ;
; -3.787 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[0]  ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; -0.088     ; 3.016      ;
; -3.769 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[3]  ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; -0.303     ; 2.928      ;
; -3.767 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[1]  ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; -0.303     ; 2.928      ;
; -3.719 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[15] ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; -0.122     ; 2.914      ;
; -3.718 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[14] ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; -0.121     ; 2.915      ;
; -3.668 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[12] ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; -0.094     ; 2.870      ;
; -3.645 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[8]  ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; -0.188     ; 2.916      ;
; -3.506 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[5]  ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; -0.543     ; 2.476      ;
; -3.456 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[9]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 1.644      ; 3.947      ;
; -3.400 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[7]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 1.822      ; 3.929      ;
; -3.238 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[13] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 1.400      ; 3.528      ;
; -3.160 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[11] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 1.780      ; 4.095      ;
; -3.099 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[6]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 1.819      ; 3.925      ;
; -2.968 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[4]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 1.852      ; 4.035      ;
; -2.968 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[10] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 1.853      ; 4.035      ;
; -2.964 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[2]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 1.855      ; 4.034      ;
; -2.959 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[0]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 1.857      ; 4.033      ;
; -2.941 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[3]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 1.642      ; 3.945      ;
; -2.939 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[1]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 1.642      ; 3.945      ;
; -2.891 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[15] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 1.823      ; 3.931      ;
; -2.890 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[14] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 1.824      ; 3.932      ;
; -2.840 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[12] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 1.851      ; 3.887      ;
; -2.823 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[8]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 1.757      ; 3.939      ;
; -2.718 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[5]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 1.402      ; 3.533      ;
+--------+--------------------------------------------+---------------------------------------------------+-------------------------------------------------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll0_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                       ;
+---------+----------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                    ; To Node                                                    ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -3.836  ; mover_enable_last                            ; full_mover:full_mover_ins|sub_module_reset                 ; clock_10hz                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.747     ; 3.041      ;
; -2.713  ; mover_enable_last                            ; full_mover:full_mover_ins|color_select[0]                  ; clock_10hz                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.759     ; 1.906      ;
; -2.713  ; mover_enable_last                            ; full_mover:full_mover_ins|color_select[1]                  ; clock_10hz                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.759     ; 1.906      ;
; -2.557  ; mover_enable_last                            ; full_mover:full_mover_ins|color_select_state_machine[0]    ; clock_10hz                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.760     ; 1.749      ;
; -2.557  ; mover_enable_last                            ; full_mover:full_mover_ins|shape_operation_en               ; clock_10hz                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.760     ; 1.749      ;
; -2.557  ; mover_enable_last                            ; full_mover:full_mover_ins|color_select_state_machine[2]    ; clock_10hz                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.760     ; 1.749      ;
; -2.557  ; mover_enable_last                            ; full_mover:full_mover_ins|color_select_state_machine[1]    ; clock_10hz                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.760     ; 1.749      ;
; 996.044 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_y_buf[1]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.083     ; 3.875      ;
; 996.044 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|target_lut_address_base[5]       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.083     ; 3.875      ;
; 996.044 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|target_lut_address_base[3]       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.083     ; 3.875      ;
; 996.044 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|target_lut_address_base[2]       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.083     ; 3.875      ;
; 996.114 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|shape_operation_state_machine[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.082     ; 3.806      ;
; 996.114 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|shape_operation_state_machine[2] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.082     ; 3.806      ;
; 996.114 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|move_operation_en                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.082     ; 3.806      ;
; 996.114 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|shape_operation_state_machine[3] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.082     ; 3.806      ;
; 996.114 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|shape_operation_state_machine[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.082     ; 3.806      ;
; 996.114 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|target_lut_address_base[4]       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.082     ; 3.806      ;
; 996.385 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_x_buf[1]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.084     ; 3.533      ;
; 996.385 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_x_buf[2]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.084     ; 3.533      ;
; 996.385 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_x_buf[3]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.084     ; 3.533      ;
; 996.385 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_x_buf[4]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.084     ; 3.533      ;
; 996.753 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_x_buf[5]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.090     ; 3.159      ;
; 996.753 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_x_buf[6]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.090     ; 3.159      ;
; 996.753 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_x_buf[7]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.090     ; 3.159      ;
; 996.753 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_x_buf[8]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.090     ; 3.159      ;
; 997.453 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_x_buf[0]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.085     ; 2.464      ;
; 997.453 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_y_buf[2]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.085     ; 2.464      ;
; 997.453 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_y_buf[3]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.085     ; 2.464      ;
; 997.453 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_y_buf[4]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.085     ; 2.464      ;
; 997.453 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_y_buf[5]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.085     ; 2.464      ;
; 997.453 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_y_buf[6]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.085     ; 2.464      ;
; 997.453 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_y_buf[7]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.085     ; 2.464      ;
+---------+----------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'capture:capture_ins|pclk_buf'                                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                                                                                                                                                                                            ; Launch Clock                                          ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+------------------------------+--------------+------------+------------+
; -3.716 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|delayed_wrptr_g[1]                                          ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.327     ; 4.401      ;
; -3.716 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|delayed_wrptr_g[0]                                          ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.327     ; 4.401      ;
; -3.705 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                   ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.327     ; 4.390      ;
; -3.285 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.328     ; 3.969      ;
; -3.285 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.328     ; 3.969      ;
; -3.285 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                   ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.328     ; 3.969      ;
; -3.285 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.328     ; 3.969      ;
; -3.285 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.328     ; 3.969      ;
; -3.285 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.328     ; 3.969      ;
; -3.285 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.328     ; 3.969      ;
; -3.285 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[1] ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.328     ; 3.969      ;
; -3.285 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[0] ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.328     ; 3.969      ;
; -3.285 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[2] ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.328     ; 3.969      ;
; -3.285 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.328     ; 3.969      ;
; -3.285 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[3] ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.328     ; 3.969      ;
; -3.285 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.328     ; 3.969      ;
; -3.285 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[2]                                              ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.328     ; 3.969      ;
; -3.285 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[1]                                              ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.328     ; 3.969      ;
; -3.285 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[0]                                              ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.328     ; 3.969      ;
; -3.217 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|delayed_wrptr_g[3]                                          ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.329     ; 3.900      ;
; -3.217 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[4]                                              ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.329     ; 3.900      ;
; -3.103 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.334     ; 3.781      ;
; -3.103 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[5]                                                  ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.334     ; 3.781      ;
; -3.103 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[4]                                                  ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.334     ; 3.781      ;
; -3.103 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[2]                                                  ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.334     ; 3.781      ;
; -3.103 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[1]                                                  ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.334     ; 3.781      ;
; -3.103 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[3]                                                  ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.334     ; 3.781      ;
; -3.103 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[0]                                                  ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.334     ; 3.781      ;
; -3.082 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe18a[2] ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.332     ; 3.762      ;
; -3.082 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[1]                               ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.332     ; 3.762      ;
; -3.082 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[3]                                              ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.332     ; 3.762      ;
; -3.082 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[0]                               ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.332     ; 3.762      ;
; -3.082 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[2]                               ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.332     ; 3.762      ;
; -3.082 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[1]                               ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.332     ; 3.762      ;
; -3.082 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[2]                               ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.332     ; 3.762      ;
; -3.082 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[3]                               ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.332     ; 3.762      ;
; -3.082 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[4]                               ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.332     ; 3.762      ;
; -3.082 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[3]                               ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.332     ; 3.762      ;
; -2.990 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|delayed_wrptr_g[4]                                          ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.326     ; 3.676      ;
; -2.990 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|delayed_wrptr_g[2]                                          ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.326     ; 3.676      ;
; -2.990 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe18a[1] ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.326     ; 3.676      ;
; -2.990 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe18a[0] ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.326     ; 3.676      ;
; -2.990 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe18a[4] ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.326     ; 3.676      ;
; -2.990 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[4] ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.326     ; 3.676      ;
; -2.990 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe18a[3] ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.326     ; 3.676      ;
; -2.888 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|delayed_wrptr_g[1]                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.618      ; 5.418      ;
; -2.888 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|delayed_wrptr_g[0]                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.618      ; 5.418      ;
; -2.877 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.618      ; 5.407      ;
; -2.457 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.617      ; 4.986      ;
; -2.457 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.617      ; 4.986      ;
; -2.457 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.617      ; 4.986      ;
; -2.457 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.617      ; 4.986      ;
; -2.457 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.617      ; 4.986      ;
; -2.457 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.617      ; 4.986      ;
; -2.457 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.617      ; 4.986      ;
; -2.457 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.617      ; 4.986      ;
; -2.457 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.617      ; 4.986      ;
; -2.457 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[2] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.617      ; 4.986      ;
; -2.457 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.617      ; 4.986      ;
; -2.457 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[3] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.617      ; 4.986      ;
; -2.457 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.617      ; 4.986      ;
; -2.457 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[2]                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.617      ; 4.986      ;
; -2.457 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[1]                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.617      ; 4.986      ;
; -2.457 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[0]                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.617      ; 4.986      ;
; -2.389 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|delayed_wrptr_g[3]                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.616      ; 4.917      ;
; -2.389 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[4]                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.616      ; 4.917      ;
; -2.275 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.611      ; 4.798      ;
; -2.275 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[5]                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.611      ; 4.798      ;
; -2.275 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[4]                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.611      ; 4.798      ;
; -2.275 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[2]                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.611      ; 4.798      ;
; -2.275 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[1]                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.611      ; 4.798      ;
; -2.275 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[3]                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.611      ; 4.798      ;
; -2.275 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[0]                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.611      ; 4.798      ;
; -2.254 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe18a[2] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.613      ; 4.779      ;
; -2.254 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[1]                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.613      ; 4.779      ;
; -2.254 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[3]                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.613      ; 4.779      ;
; -2.254 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[0]                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.613      ; 4.779      ;
; -2.254 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[2]                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.613      ; 4.779      ;
; -2.254 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[1]                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.613      ; 4.779      ;
; -2.254 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[2]                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.613      ; 4.779      ;
; -2.254 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[3]                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.613      ; 4.779      ;
; -2.254 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[4]                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.613      ; 4.779      ;
; -2.254 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[3]                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.613      ; 4.779      ;
; -2.172 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|delayed_wrptr_g[4]                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.619      ; 4.703      ;
; -2.172 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|delayed_wrptr_g[2]                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.619      ; 4.703      ;
; -2.172 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe18a[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.619      ; 4.703      ;
; -2.172 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe18a[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.619      ; 4.703      ;
; -2.172 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe18a[4] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.619      ; 4.703      ;
; -2.172 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[4] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.619      ; 4.703      ;
; -2.172 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe18a[3] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 1.619      ; 4.703      ;
+--------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                               ;
+--------+---------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                                              ; Launch Clock                                          ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -3.694 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[0]    ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.569     ; 3.087      ;
; -3.694 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[12]   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.569     ; 3.087      ;
; -3.694 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[13]   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.569     ; 3.087      ;
; -3.694 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[14]   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.569     ; 3.087      ;
; -3.694 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[15]   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.569     ; 3.087      ;
; -3.694 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[16]   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.569     ; 3.087      ;
; -3.694 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[17]   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.569     ; 3.087      ;
; -3.694 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[18]   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.569     ; 3.087      ;
; -3.694 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[19]   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.569     ; 3.087      ;
; -3.694 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[20]   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.569     ; 3.087      ;
; -3.694 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[21]   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.569     ; 3.087      ;
; -3.694 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[22]   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.569     ; 3.087      ;
; -3.694 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[23]   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.569     ; 3.087      ;
; -3.513 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[0]    ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.583     ; 2.892      ;
; -3.503 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[12]   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.570     ; 2.895      ;
; -3.503 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[13]   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.570     ; 2.895      ;
; -3.503 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[14]   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.570     ; 2.895      ;
; -3.503 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[15]   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.570     ; 2.895      ;
; -3.503 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[16]   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.570     ; 2.895      ;
; -3.503 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[17]   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.570     ; 2.895      ;
; -3.503 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[18]   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.570     ; 2.895      ;
; -3.503 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[19]   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.570     ; 2.895      ;
; -3.503 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[20]   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.570     ; 2.895      ;
; -3.503 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[21]   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.570     ; 2.895      ;
; -3.503 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[22]   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.570     ; 2.895      ;
; -3.503 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[23]   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.570     ; 2.895      ;
; -3.442 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[1]    ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.571     ; 2.833      ;
; -3.442 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[2]    ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.571     ; 2.833      ;
; -3.442 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[3]    ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.571     ; 2.833      ;
; -3.442 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[4]    ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.571     ; 2.833      ;
; -3.442 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[5]    ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.571     ; 2.833      ;
; -3.442 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[6]    ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.571     ; 2.833      ;
; -3.442 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[7]    ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.571     ; 2.833      ;
; -3.442 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[8]    ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.571     ; 2.833      ;
; -3.442 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[9]    ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.571     ; 2.833      ;
; -3.442 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[10]   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.571     ; 2.833      ;
; -3.442 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[11]   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.571     ; 2.833      ;
; -3.377 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write     ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.540     ; 2.799      ;
; -3.321 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|rd_req_last   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.511     ; 2.772      ;
; -3.285 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[1]    ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.570     ; 2.677      ;
; -3.285 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[2]    ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.570     ; 2.677      ;
; -3.285 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[3]    ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.570     ; 2.677      ;
; -3.285 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[4]    ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.570     ; 2.677      ;
; -3.285 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[5]    ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.570     ; 2.677      ;
; -3.285 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[6]    ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.570     ; 2.677      ;
; -3.285 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[7]    ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.570     ; 2.677      ;
; -3.285 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[8]    ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.570     ; 2.677      ;
; -3.285 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[9]    ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.570     ; 2.677      ;
; -3.285 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[10]   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.570     ; 2.677      ;
; -3.285 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[11]   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.570     ; 2.677      ;
; -3.032 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|dout_vld      ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.538     ; 2.456      ;
; -3.032 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|avm_read      ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.538     ; 2.456      ;
; -3.006 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|rd_req_last_1 ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.512     ; 2.456      ;
; 4.584  ; debug_mux:debug_mux_ins|sdram_clr_read_addr ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[0]    ; clk                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.540     ; 3.828      ;
; 4.584  ; debug_mux:debug_mux_ins|sdram_clr_read_addr ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[12]   ; clk                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.540     ; 3.828      ;
; 4.584  ; debug_mux:debug_mux_ins|sdram_clr_read_addr ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[13]   ; clk                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.540     ; 3.828      ;
; 4.584  ; debug_mux:debug_mux_ins|sdram_clr_read_addr ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[14]   ; clk                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.540     ; 3.828      ;
; 4.584  ; debug_mux:debug_mux_ins|sdram_clr_read_addr ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[15]   ; clk                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.540     ; 3.828      ;
; 4.584  ; debug_mux:debug_mux_ins|sdram_clr_read_addr ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[16]   ; clk                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.540     ; 3.828      ;
; 4.584  ; debug_mux:debug_mux_ins|sdram_clr_read_addr ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[17]   ; clk                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.540     ; 3.828      ;
; 4.584  ; debug_mux:debug_mux_ins|sdram_clr_read_addr ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[18]   ; clk                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.540     ; 3.828      ;
; 4.584  ; debug_mux:debug_mux_ins|sdram_clr_read_addr ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[19]   ; clk                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.540     ; 3.828      ;
; 4.584  ; debug_mux:debug_mux_ins|sdram_clr_read_addr ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[20]   ; clk                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.540     ; 3.828      ;
; 4.584  ; debug_mux:debug_mux_ins|sdram_clr_read_addr ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[21]   ; clk                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.540     ; 3.828      ;
; 4.584  ; debug_mux:debug_mux_ins|sdram_clr_read_addr ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[22]   ; clk                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.540     ; 3.828      ;
; 4.584  ; debug_mux:debug_mux_ins|sdram_clr_read_addr ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[23]   ; clk                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.540     ; 3.828      ;
; 5.109  ; debug_mux:debug_mux_ins|sdram_clr_read_addr ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[1]    ; clk                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.541     ; 3.302      ;
; 5.109  ; debug_mux:debug_mux_ins|sdram_clr_read_addr ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[2]    ; clk                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.541     ; 3.302      ;
; 5.109  ; debug_mux:debug_mux_ins|sdram_clr_read_addr ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[3]    ; clk                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.541     ; 3.302      ;
; 5.109  ; debug_mux:debug_mux_ins|sdram_clr_read_addr ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[4]    ; clk                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.541     ; 3.302      ;
; 5.109  ; debug_mux:debug_mux_ins|sdram_clr_read_addr ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[5]    ; clk                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.541     ; 3.302      ;
; 5.109  ; debug_mux:debug_mux_ins|sdram_clr_read_addr ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[6]    ; clk                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.541     ; 3.302      ;
; 5.109  ; debug_mux:debug_mux_ins|sdram_clr_read_addr ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[7]    ; clk                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.541     ; 3.302      ;
; 5.109  ; debug_mux:debug_mux_ins|sdram_clr_read_addr ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[8]    ; clk                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.541     ; 3.302      ;
; 5.109  ; debug_mux:debug_mux_ins|sdram_clr_read_addr ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[9]    ; clk                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.541     ; 3.302      ;
; 5.109  ; debug_mux:debug_mux_ins|sdram_clr_read_addr ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[10]   ; clk                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.541     ; 3.302      ;
; 5.109  ; debug_mux:debug_mux_ins|sdram_clr_read_addr ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[11]   ; clk                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.541     ; 3.302      ;
; 6.213  ; full_mover:full_mover_ins|sub_module_reset  ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[0]    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.362      ; 4.011      ;
; 6.224  ; full_mover:full_mover_ins|sub_module_reset  ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[12]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.375      ; 4.013      ;
; 6.224  ; full_mover:full_mover_ins|sub_module_reset  ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[13]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.375      ; 4.013      ;
; 6.224  ; full_mover:full_mover_ins|sub_module_reset  ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[14]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.375      ; 4.013      ;
; 6.224  ; full_mover:full_mover_ins|sub_module_reset  ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[15]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.375      ; 4.013      ;
; 6.224  ; full_mover:full_mover_ins|sub_module_reset  ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[16]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.375      ; 4.013      ;
; 6.224  ; full_mover:full_mover_ins|sub_module_reset  ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[17]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.375      ; 4.013      ;
; 6.224  ; full_mover:full_mover_ins|sub_module_reset  ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[18]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.375      ; 4.013      ;
; 6.224  ; full_mover:full_mover_ins|sub_module_reset  ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[19]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.375      ; 4.013      ;
; 6.224  ; full_mover:full_mover_ins|sub_module_reset  ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[20]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.375      ; 4.013      ;
; 6.224  ; full_mover:full_mover_ins|sub_module_reset  ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[21]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.375      ; 4.013      ;
; 6.224  ; full_mover:full_mover_ins|sub_module_reset  ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[22]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.375      ; 4.013      ;
; 6.224  ; full_mover:full_mover_ins|sub_module_reset  ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[23]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.375      ; 4.013      ;
; 6.311  ; full_mover:full_mover_ins|sub_module_reset  ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[1]    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.374      ; 3.925      ;
; 6.311  ; full_mover:full_mover_ins|sub_module_reset  ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[2]    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.374      ; 3.925      ;
; 6.311  ; full_mover:full_mover_ins|sub_module_reset  ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[3]    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.374      ; 3.925      ;
; 6.311  ; full_mover:full_mover_ins|sub_module_reset  ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[4]    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.374      ; 3.925      ;
; 6.311  ; full_mover:full_mover_ins|sub_module_reset  ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[5]    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.374      ; 3.925      ;
; 6.311  ; full_mover:full_mover_ins|sub_module_reset  ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[6]    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.374      ; 3.925      ;
; 6.311  ; full_mover:full_mover_ins|sub_module_reset  ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[7]    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.374      ; 3.925      ;
; 6.311  ; full_mover:full_mover_ins|sub_module_reset  ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[8]    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.374      ; 3.925      ;
; 6.311  ; full_mover:full_mover_ins|sub_module_reset  ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[9]    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.374      ; 3.925      ;
; 6.311  ; full_mover:full_mover_ins|sub_module_reset  ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[10]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.374      ; 3.925      ;
+--------+---------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk'                                                                                                                                                                                                                       ;
+--------+------------------------------------------------+-----------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                                                           ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+-----------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -3.628 ; soft_rst_last                                  ; sensor_filter_mid:sensor_filter|green_color_data[2]                               ; clock_10hz                                            ; clk         ; 1.000        ; -0.104     ; 4.526      ;
; -3.628 ; soft_rst_last                                  ; sensor_filter_mid:sensor_filter|green_color_data[3]                               ; clock_10hz                                            ; clk         ; 1.000        ; -0.104     ; 4.526      ;
; -3.571 ; soft_rst_last                                  ; sensor_filter_mid:sensor_filter|ack_in_last                                       ; clock_10hz                                            ; clk         ; 1.000        ; -0.107     ; 4.466      ;
; -3.571 ; soft_rst_last                                  ; sensor_filter_mid:sensor_filter|ack_in_last_1                                     ; clock_10hz                                            ; clk         ; 1.000        ; -0.107     ; 4.466      ;
; -3.571 ; soft_rst_last                                  ; sensor_filter_mid:sensor_filter|work_state[0]                                     ; clock_10hz                                            ; clk         ; 1.000        ; -0.107     ; 4.466      ;
; -3.571 ; soft_rst_last                                  ; sensor_filter_mid:sensor_filter|work_state[2]                                     ; clock_10hz                                            ; clk         ; 1.000        ; -0.107     ; 4.466      ;
; -3.571 ; soft_rst_last                                  ; sensor_filter_mid:sensor_filter|ack_out                                           ; clock_10hz                                            ; clk         ; 1.000        ; -0.107     ; 4.466      ;
; -3.571 ; soft_rst_last                                  ; sensor_filter_mid:sensor_filter|color_out                                         ; clock_10hz                                            ; clk         ; 1.000        ; -0.107     ; 4.466      ;
; -3.524 ; soft_rst_last                                  ; sensor_filter_mid:sensor_filter|green_color_data[4]                               ; clock_10hz                                            ; clk         ; 1.000        ; -0.102     ; 4.424      ;
; -3.524 ; soft_rst_last                                  ; sensor_filter_mid:sensor_filter|blue_color_data[5]                                ; clock_10hz                                            ; clk         ; 1.000        ; -0.102     ; 4.424      ;
; -3.512 ; soft_rst_last                                  ; sensor_filter_mid:sensor_filter|red_color_data[3]                                 ; clock_10hz                                            ; clk         ; 1.000        ; -0.102     ; 4.412      ;
; -3.512 ; soft_rst_last                                  ; sensor_filter_mid:sensor_filter|red_color_data[4]                                 ; clock_10hz                                            ; clk         ; 1.000        ; -0.102     ; 4.412      ;
; -3.512 ; soft_rst_last                                  ; sensor_filter_mid:sensor_filter|red_color_data[7]                                 ; clock_10hz                                            ; clk         ; 1.000        ; -0.102     ; 4.412      ;
; -3.507 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[0] ; clock_10hz                                            ; clk         ; 1.000        ; -0.108     ; 4.401      ;
; -3.507 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[1] ; clock_10hz                                            ; clk         ; 1.000        ; -0.108     ; 4.401      ;
; -3.507 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[3] ; clock_10hz                                            ; clk         ; 1.000        ; -0.108     ; 4.401      ;
; -3.507 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[4] ; clock_10hz                                            ; clk         ; 1.000        ; -0.108     ; 4.401      ;
; -3.507 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[5] ; clock_10hz                                            ; clk         ; 1.000        ; -0.108     ; 4.401      ;
; -3.507 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[6] ; clock_10hz                                            ; clk         ; 1.000        ; -0.108     ; 4.401      ;
; -3.507 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[7] ; clock_10hz                                            ; clk         ; 1.000        ; -0.108     ; 4.401      ;
; -3.507 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[8] ; clock_10hz                                            ; clk         ; 1.000        ; -0.108     ; 4.401      ;
; -3.507 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[2] ; clock_10hz                                            ; clk         ; 1.000        ; -0.108     ; 4.401      ;
; -3.507 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_generate   ; clock_10hz                                            ; clk         ; 1.000        ; -0.108     ; 4.401      ;
; -3.496 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|WR_last              ; clock_10hz                                            ; clk         ; 1.000        ; -0.108     ; 4.390      ;
; -3.496 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|WR_last_1            ; clock_10hz                                            ; clk         ; 1.000        ; -0.108     ; 4.390      ;
; -3.496 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|last_baud_clock      ; clock_10hz                                            ; clk         ; 1.000        ; -0.108     ; 4.390      ;
; -3.496 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|busy                 ; clock_10hz                                            ; clk         ; 1.000        ; -0.108     ; 4.390      ;
; -3.496 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|clock_skipper[0]                                    ; clock_10hz                                            ; clk         ; 1.000        ; -0.108     ; 4.390      ;
; -3.496 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|clock_skipper[1]                                    ; clock_10hz                                            ; clk         ; 1.000        ; -0.108     ; 4.390      ;
; -3.496 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|clock_skipper[2]                                    ; clock_10hz                                            ; clk         ; 1.000        ; -0.108     ; 4.390      ;
; -3.496 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|clock_skipper[3]                                    ; clock_10hz                                            ; clk         ; 1.000        ; -0.108     ; 4.390      ;
; -3.496 ; soft_rst_last                                  ; capture:capture_ins|ready_to_read                                                 ; clock_10hz                                            ; clk         ; 1.000        ; -0.108     ; 4.390      ;
; -3.496 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|data_line_write_buf  ; clock_10hz                                            ; clk         ; 1.000        ; -0.108     ; 4.390      ;
; -3.495 ; soft_rst_last                                  ; sensor_filter_mid:sensor_filter|work_state[1]                                     ; clock_10hz                                            ; clk         ; 1.000        ; -0.098     ; 4.399      ;
; -3.489 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|operator_counter[2]  ; clock_10hz                                            ; clk         ; 1.000        ; -0.093     ; 4.398      ;
; -3.489 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|operator_counter[1]  ; clock_10hz                                            ; clk         ; 1.000        ; -0.093     ; 4.398      ;
; -3.489 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|operator_counter[0]  ; clock_10hz                                            ; clk         ; 1.000        ; -0.093     ; 4.398      ;
; -3.489 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|operator_counter[3]  ; clock_10hz                                            ; clk         ; 1.000        ; -0.093     ; 4.398      ;
; -3.484 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|sended_pixel_counter[1]                             ; clock_10hz                                            ; clk         ; 1.000        ; -0.124     ; 4.362      ;
; -3.484 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|sended_pixel_counter[2]                             ; clock_10hz                                            ; clk         ; 1.000        ; -0.124     ; 4.362      ;
; -3.484 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|sended_pixel_counter[3]                             ; clock_10hz                                            ; clk         ; 1.000        ; -0.124     ; 4.362      ;
; -3.484 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|sended_pixel_counter[4]                             ; clock_10hz                                            ; clk         ; 1.000        ; -0.124     ; 4.362      ;
; -3.484 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|sended_pixel_counter[5]                             ; clock_10hz                                            ; clk         ; 1.000        ; -0.124     ; 4.362      ;
; -3.484 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|sended_pixel_counter[6]                             ; clock_10hz                                            ; clk         ; 1.000        ; -0.124     ; 4.362      ;
; -3.484 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|sended_pixel_counter[7]                             ; clock_10hz                                            ; clk         ; 1.000        ; -0.124     ; 4.362      ;
; -3.484 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|sended_pixel_counter[8]                             ; clock_10hz                                            ; clk         ; 1.000        ; -0.124     ; 4.362      ;
; -3.484 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|sended_pixel_counter[9]                             ; clock_10hz                                            ; clk         ; 1.000        ; -0.124     ; 4.362      ;
; -3.484 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|sended_pixel_counter[10]                            ; clock_10hz                                            ; clk         ; 1.000        ; -0.124     ; 4.362      ;
; -3.484 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|sended_pixel_counter[11]                            ; clock_10hz                                            ; clk         ; 1.000        ; -0.124     ; 4.362      ;
; -3.484 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|sended_pixel_counter[12]                            ; clock_10hz                                            ; clk         ; 1.000        ; -0.124     ; 4.362      ;
; -3.484 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|sended_pixel_counter[13]                            ; clock_10hz                                            ; clk         ; 1.000        ; -0.124     ; 4.362      ;
; -3.484 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|sended_pixel_counter[14]                            ; clock_10hz                                            ; clk         ; 1.000        ; -0.124     ; 4.362      ;
; -3.484 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|sended_pixel_counter[15]                            ; clock_10hz                                            ; clk         ; 1.000        ; -0.124     ; 4.362      ;
; -3.484 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|sended_pixel_counter[16]                            ; clock_10hz                                            ; clk         ; 1.000        ; -0.124     ; 4.362      ;
; -3.473 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|send_pixel_state[1]                                 ; clock_10hz                                            ; clk         ; 1.000        ; -0.103     ; 4.372      ;
; -3.473 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|send_pixel_state[2]                                 ; clock_10hz                                            ; clk         ; 1.000        ; -0.103     ; 4.372      ;
; -3.473 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|uart_op_index[5]                                    ; clock_10hz                                            ; clk         ; 1.000        ; -0.103     ; 4.372      ;
; -3.473 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|uart_write_en                                       ; clock_10hz                                            ; clk         ; 1.000        ; -0.103     ; 4.372      ;
; -3.473 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|send_pixel_state[0]                                 ; clock_10hz                                            ; clk         ; 1.000        ; -0.103     ; 4.372      ;
; -3.450 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|uart_op_index[4]                                    ; clock_10hz                                            ; clk         ; 1.000        ; -0.104     ; 4.348      ;
; -3.450 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|uart_op_index[1]                                    ; clock_10hz                                            ; clk         ; 1.000        ; -0.104     ; 4.348      ;
; -3.450 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|uart_op_index[3]                                    ; clock_10hz                                            ; clk         ; 1.000        ; -0.104     ; 4.348      ;
; -3.450 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|uart_op_index[0]                                    ; clock_10hz                                            ; clk         ; 1.000        ; -0.104     ; 4.348      ;
; -3.450 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|uart_op_index[2]                                    ; clock_10hz                                            ; clk         ; 1.000        ; -0.104     ; 4.348      ;
; -3.439 ; soft_rst_last                                  ; sensor_filter_mid:sensor_filter|blue_color_data[3]                                ; clock_10hz                                            ; clk         ; 1.000        ; -0.090     ; 4.351      ;
; -3.413 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|sended_pixel_counter[0]                             ; clock_10hz                                            ; clk         ; 1.000        ; -0.090     ; 4.325      ;
; -3.401 ; soft_rst_last                                  ; sensor_filter_mid:sensor_filter|red_color_data[5]                                 ; clock_10hz                                            ; clk         ; 1.000        ; -0.102     ; 4.301      ;
; -3.401 ; soft_rst_last                                  ; sensor_filter_mid:sensor_filter|red_color_data[6]                                 ; clock_10hz                                            ; clk         ; 1.000        ; -0.102     ; 4.301      ;
; -3.393 ; soft_rst_last                                  ; sensor_filter_mid:sensor_filter|blue_color_data[4]                                ; clock_10hz                                            ; clk         ; 1.000        ; -0.106     ; 4.289      ;
; -3.393 ; soft_rst_last                                  ; sensor_filter_mid:sensor_filter|blue_color_data[6]                                ; clock_10hz                                            ; clk         ; 1.000        ; -0.106     ; 4.289      ;
; -3.393 ; soft_rst_last                                  ; sensor_filter_mid:sensor_filter|blue_color_data[7]                                ; clock_10hz                                            ; clk         ; 1.000        ; -0.106     ; 4.289      ;
; -3.329 ; soft_rst_last                                  ; sensor_filter_mid:sensor_filter|green_color_data[5]                               ; clock_10hz                                            ; clk         ; 1.000        ; -0.119     ; 4.212      ;
; -3.329 ; soft_rst_last                                  ; sensor_filter_mid:sensor_filter|green_color_data[6]                               ; clock_10hz                                            ; clk         ; 1.000        ; -0.119     ; 4.212      ;
; -3.329 ; soft_rst_last                                  ; sensor_filter_mid:sensor_filter|green_color_data[7]                               ; clock_10hz                                            ; clk         ; 1.000        ; -0.119     ; 4.212      ;
; 14.624 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|angle_count[10]             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.846      ; 7.134      ;
; 14.624 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|angle_count[5]              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.846      ; 7.134      ;
; 15.110 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|single_num_index.000        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.846      ; 6.648      ;
; 15.110 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|single_num_index.001        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.846      ; 6.648      ;
; 15.110 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|angle_count[3]              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.846      ; 6.648      ;
; 15.110 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|single_num_index.011        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.846      ; 6.648      ;
; 15.245 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|angle_count[0]              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.858      ; 6.525      ;
; 15.245 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|angle_count[2]              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.858      ; 6.525      ;
; 15.282 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|angle_count[11]             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.846      ; 6.476      ;
; 15.282 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|angle_count[9]              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.846      ; 6.476      ;
; 15.282 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|angle_count[8]              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.846      ; 6.476      ;
; 15.282 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|angle_count[7]              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.846      ; 6.476      ;
; 15.282 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|angle_count[6]              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.846      ; 6.476      ;
; 15.282 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|angle_count[4]              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.846      ; 6.476      ;
; 15.325 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|corrected_angle[0]          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.858      ; 6.445      ;
; 15.325 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|corrected_angle[1]          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.858      ; 6.445      ;
; 15.325 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|corrected_angle[2]          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.858      ; 6.445      ;
; 15.325 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|corrected_angle[3]          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.858      ; 6.445      ;
; 15.325 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|single_num_index.010        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.858      ; 6.445      ;
; 15.468 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|single_num_count[3]         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.858      ; 6.302      ;
; 15.468 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|single_num_count[2]         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.858      ; 6.302      ;
; 15.468 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|single_num_count[1]         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.858      ; 6.302      ;
; 15.468 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|single_num_count[0]         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.858      ; 6.302      ;
; 15.468 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|angle_count[1]              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.858      ; 6.302      ;
; 15.764 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|corrected_angle[11]         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.845      ; 5.993      ;
; 15.764 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|corrected_angle[10]         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.845      ; 5.993      ;
+--------+------------------------------------------------+-----------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'capture:capture_ins|vsync_buf'                                                                                                                                                               ;
+--------+--------------------------------------------+---------------------------------------+-------------------------------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                               ; Launch Clock                                          ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+---------------------------------------+-------------------------------------------------------+-------------------------------+--------------+------------+------------+
; -3.444 ; soft_rst_last                              ; capture:capture_ins|frame_start_latch ; clock_10hz                                            ; capture:capture_ins|vsync_buf ; 0.500        ; -1.071     ; 2.895      ;
; -3.126 ; soft_rst_last                              ; capture:capture_ins|frame_over_latch  ; clock_10hz                                            ; capture:capture_ins|vsync_buf ; 1.000        ; -1.326     ; 2.822      ;
; -2.717 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|frame_start_latch ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|vsync_buf ; 0.500        ; 0.874      ; 4.013      ;
; -2.376 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|frame_over_latch  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|vsync_buf ; 1.000        ; 0.619      ; 3.917      ;
+--------+--------------------------------------------+---------------------------------------+-------------------------------------------------------+-------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'uart_watcher:uart_watcher_ins|get_image'                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------+--------------------------------------------+----------------------------------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                    ; Launch Clock                                                   ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+--------------------------------------------+----------------------------------------------------------------+-----------------------------------------+--------------+------------+------------+
; -3.395 ; soft_rst_last                                                   ; uart_watcher:uart_watcher_ins|sdram_rd_req ; clock_10hz                                                     ; uart_watcher:uart_watcher_ins|get_image ; 1.000        ; -1.283     ; 3.134      ;
; -1.825 ; capture:capture_ins|sdram_controller:u_meme_controller|dout_vld ; uart_watcher:uart_watcher_ins|sdram_rd_req ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; uart_watcher:uart_watcher_ins|get_image ; 1.000        ; -0.039     ; 2.718      ;
; -1.767 ; full_mover:full_mover_ins|sub_module_reset                      ; uart_watcher:uart_watcher_ins|sdram_rd_req ; pll0_inst|altpll_component|auto_generated|pll1|clk[0]          ; uart_watcher:uart_watcher_ins|get_image ; 1.000        ; 0.662      ; 3.351      ;
; -1.399 ; debug_mux:debug_mux_ins|current_mode                            ; uart_watcher:uart_watcher_ins|sdram_rd_req ; debug_mux:debug_mux_ins|current_mode                           ; uart_watcher:uart_watcher_ins|get_image ; 0.500        ; 1.138      ; 3.289      ;
; -1.104 ; debug_mux:debug_mux_ins|current_mode                            ; uart_watcher:uart_watcher_ins|sdram_rd_req ; debug_mux:debug_mux_ins|current_mode                           ; uart_watcher:uart_watcher_ins|get_image ; 1.000        ; 1.138      ; 3.494      ;
+--------+-----------------------------------------------------------------+--------------------------------------------+----------------------------------------------------------------+-----------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'shape_finder:shape_finder_ins|data_req'                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------+-----------------------------------------+----------------------------------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                 ; Launch Clock                                                   ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+-----------------------------------------+----------------------------------------------------------------+----------------------------------------+--------------+------------+------------+
; -3.004 ; soft_rst_last                                                   ; sensor_filter_mid:sensor_filter|req_out ; clock_10hz                                                     ; shape_finder:shape_finder_ins|data_req ; 1.000        ; -1.005     ; 3.021      ;
; -2.508 ; capture:capture_ins|sdram_controller:u_meme_controller|dout_vld ; sensor_filter_mid:sensor_filter|req_out ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; shape_finder:shape_finder_ins|data_req ; 1.000        ; 0.239      ; 3.679      ;
; -1.930 ; full_mover:full_mover_ins|sub_module_reset                      ; sensor_filter_mid:sensor_filter|req_out ; pll0_inst|altpll_component|auto_generated|pll1|clk[0]          ; shape_finder:shape_finder_ins|data_req ; 1.000        ; 0.940      ; 3.792      ;
; -0.627 ; debug_mux:debug_mux_ins|current_mode                            ; sensor_filter_mid:sensor_filter|req_out ; debug_mux:debug_mux_ins|current_mode                           ; shape_finder:shape_finder_ins|data_req ; 0.500        ; 1.416      ; 2.795      ;
; 0.102  ; debug_mux:debug_mux_ins|current_mode                            ; sensor_filter_mid:sensor_filter|req_out ; debug_mux:debug_mux_ins|current_mode                           ; shape_finder:shape_finder_ins|data_req ; 1.000        ; 1.416      ; 2.566      ;
+--------+-----------------------------------------------------------------+-----------------------------------------+----------------------------------------------------------------+----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk_25M'                                                                                                                    ;
+--------+--------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node    ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.309 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|state_c.WAIT  ; clk          ; clk_25M     ; 1.000        ; -0.315     ; 1.986      ;
; -1.302 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|tran_dout[4]  ; clk          ; clk_25M     ; 1.000        ; -0.314     ; 1.980      ;
; -1.302 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[19]      ; clk          ; clk_25M     ; 1.000        ; -0.314     ; 1.980      ;
; -1.302 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[18]      ; clk          ; clk_25M     ; 1.000        ; -0.314     ; 1.980      ;
; -1.302 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[17]      ; clk          ; clk_25M     ; 1.000        ; -0.314     ; 1.980      ;
; -1.302 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[16]      ; clk          ; clk_25M     ; 1.000        ; -0.314     ; 1.980      ;
; -1.302 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[15]      ; clk          ; clk_25M     ; 1.000        ; -0.314     ; 1.980      ;
; -1.302 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[14]      ; clk          ; clk_25M     ; 1.000        ; -0.314     ; 1.980      ;
; -1.302 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[13]      ; clk          ; clk_25M     ; 1.000        ; -0.314     ; 1.980      ;
; -1.302 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[12]      ; clk          ; clk_25M     ; 1.000        ; -0.314     ; 1.980      ;
; -1.302 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[11]      ; clk          ; clk_25M     ; 1.000        ; -0.314     ; 1.980      ;
; -1.302 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[10]      ; clk          ; clk_25M     ; 1.000        ; -0.314     ; 1.980      ;
; -1.296 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|tran_dout[7]  ; clk          ; clk_25M     ; 1.000        ; -0.312     ; 1.976      ;
; -1.296 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|tran_dout[0]  ; clk          ; clk_25M     ; 1.000        ; -0.312     ; 1.976      ;
; -1.296 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|tran_dout[1]  ; clk          ; clk_25M     ; 1.000        ; -0.312     ; 1.976      ;
; -1.296 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|tran_dout[2]  ; clk          ; clk_25M     ; 1.000        ; -0.312     ; 1.976      ;
; -1.296 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|tran_dout[3]  ; clk          ; clk_25M     ; 1.000        ; -0.312     ; 1.976      ;
; -1.296 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|tran_dout[5]  ; clk          ; clk_25M     ; 1.000        ; -0.312     ; 1.976      ;
; -1.267 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|tran_cmd[0]   ; clk          ; clk_25M     ; 1.000        ; -0.324     ; 1.935      ;
; -1.265 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|sda_out_en     ; clk          ; clk_25M     ; 1.000        ; -0.295     ; 1.962      ;
; -1.265 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|sda_out        ; clk          ; clk_25M     ; 1.000        ; -0.295     ; 1.962      ;
; -1.265 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.IDLE   ; clk          ; clk_25M     ; 1.000        ; -0.295     ; 1.962      ;
; -1.265 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.WRITE  ; clk          ; clk_25M     ; 1.000        ; -0.295     ; 1.962      ;
; -1.265 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.START  ; clk          ; clk_25M     ; 1.000        ; -0.295     ; 1.962      ;
; -1.265 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|command[3]     ; clk          ; clk_25M     ; 1.000        ; -0.295     ; 1.962      ;
; -1.265 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|tran_cmd[3]   ; clk          ; clk_25M     ; 1.000        ; -0.295     ; 1.962      ;
; -1.265 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.RACK   ; clk          ; clk_25M     ; 1.000        ; -0.295     ; 1.962      ;
; -1.232 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|tx_data[7]     ; clk          ; clk_25M     ; 1.000        ; -0.294     ; 1.930      ;
; -1.232 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|tx_data[6]     ; clk          ; clk_25M     ; 1.000        ; -0.294     ; 1.930      ;
; -1.232 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|tx_data[5]     ; clk          ; clk_25M     ; 1.000        ; -0.294     ; 1.930      ;
; -1.232 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|tx_data[4]     ; clk          ; clk_25M     ; 1.000        ; -0.294     ; 1.930      ;
; -1.232 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|tx_data[1]     ; clk          ; clk_25M     ; 1.000        ; -0.294     ; 1.930      ;
; -1.232 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|tx_data[0]     ; clk          ; clk_25M     ; 1.000        ; -0.294     ; 1.930      ;
; -1.232 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|tx_data[3]     ; clk          ; clk_25M     ; 1.000        ; -0.294     ; 1.930      ;
; -1.232 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|tx_data[2]     ; clk          ; clk_25M     ; 1.000        ; -0.294     ; 1.930      ;
; -1.232 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[0]     ; clk          ; clk_25M     ; 1.000        ; -0.294     ; 1.930      ;
; -1.232 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|command[1]     ; clk          ; clk_25M     ; 1.000        ; -0.294     ; 1.930      ;
; -1.232 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[1]     ; clk          ; clk_25M     ; 1.000        ; -0.294     ; 1.930      ;
; -1.232 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[3]     ; clk          ; clk_25M     ; 1.000        ; -0.294     ; 1.930      ;
; -1.232 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[2]     ; clk          ; clk_25M     ; 1.000        ; -0.294     ; 1.930      ;
; -1.219 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|tran_dout[6]  ; clk          ; clk_25M     ; 1.000        ; -0.321     ; 1.890      ;
; -1.219 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|state_c.WREQ  ; clk          ; clk_25M     ; 1.000        ; -0.321     ; 1.890      ;
; -1.219 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|state_c.IDLE  ; clk          ; clk_25M     ; 1.000        ; -0.321     ; 1.890      ;
; -1.219 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|config_flag   ; clk          ; clk_25M     ; 1.000        ; -0.321     ; 1.890      ;
; -1.219 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt1[1]       ; clk          ; clk_25M     ; 1.000        ; -0.321     ; 1.890      ;
; -1.219 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|state_c.WRITE ; clk          ; clk_25M     ; 1.000        ; -0.321     ; 1.890      ;
; -1.219 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt1[0]       ; clk          ; clk_25M     ; 1.000        ; -0.321     ; 1.890      ;
; -0.866 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|scl            ; clk          ; clk_25M     ; 1.000        ; -0.302     ; 1.556      ;
; -0.866 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[0]     ; clk          ; clk_25M     ; 1.000        ; -0.302     ; 1.556      ;
; -0.866 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|tran_req      ; clk          ; clk_25M     ; 1.000        ; -0.302     ; 1.556      ;
; -0.866 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.STOP   ; clk          ; clk_25M     ; 1.000        ; -0.302     ; 1.556      ;
; -0.866 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[8]     ; clk          ; clk_25M     ; 1.000        ; -0.302     ; 1.556      ;
; -0.866 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[7]     ; clk          ; clk_25M     ; 1.000        ; -0.302     ; 1.556      ;
; -0.866 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[6]     ; clk          ; clk_25M     ; 1.000        ; -0.302     ; 1.556      ;
; -0.866 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[5]     ; clk          ; clk_25M     ; 1.000        ; -0.302     ; 1.556      ;
; -0.866 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[4]     ; clk          ; clk_25M     ; 1.000        ; -0.302     ; 1.556      ;
; -0.866 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[3]     ; clk          ; clk_25M     ; 1.000        ; -0.302     ; 1.556      ;
; -0.866 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[2]     ; clk          ; clk_25M     ; 1.000        ; -0.302     ; 1.556      ;
; -0.866 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[1]     ; clk          ; clk_25M     ; 1.000        ; -0.302     ; 1.556      ;
; -0.749 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[9]       ; clk          ; clk_25M     ; 1.000        ; -0.301     ; 1.440      ;
; -0.749 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[8]       ; clk          ; clk_25M     ; 1.000        ; -0.301     ; 1.440      ;
; -0.749 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[7]       ; clk          ; clk_25M     ; 1.000        ; -0.301     ; 1.440      ;
; -0.749 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[6]       ; clk          ; clk_25M     ; 1.000        ; -0.301     ; 1.440      ;
; -0.749 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[5]       ; clk          ; clk_25M     ; 1.000        ; -0.301     ; 1.440      ;
; -0.749 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[4]       ; clk          ; clk_25M     ; 1.000        ; -0.301     ; 1.440      ;
; -0.749 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[3]       ; clk          ; clk_25M     ; 1.000        ; -0.301     ; 1.440      ;
; -0.749 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[2]       ; clk          ; clk_25M     ; 1.000        ; -0.301     ; 1.440      ;
; -0.749 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[1]       ; clk          ; clk_25M     ; 1.000        ; -0.301     ; 1.440      ;
; -0.749 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[0]       ; clk          ; clk_25M     ; 1.000        ; -0.301     ; 1.440      ;
+--------+--------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'shape_finder:shape_finder_ins|data_req'                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------+-----------------------------------------+----------------------------------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                 ; Launch Clock                                                   ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-----------------------------------------+----------------------------------------------------------------+----------------------------------------+--------------+------------+------------+
; 0.522 ; debug_mux:debug_mux_ins|current_mode                            ; sensor_filter_mid:sensor_filter|req_out ; debug_mux:debug_mux_ins|current_mode                           ; shape_finder:shape_finder_ins|data_req ; 0.000        ; 1.496      ; 2.463      ;
; 1.242 ; debug_mux:debug_mux_ins|current_mode                            ; sensor_filter_mid:sensor_filter|req_out ; debug_mux:debug_mux_ins|current_mode                           ; shape_finder:shape_finder_ins|data_req ; -0.500       ; 1.496      ; 2.683      ;
; 1.922 ; full_mover:full_mover_ins|sub_module_reset                      ; sensor_filter_mid:sensor_filter|req_out ; pll0_inst|altpll_component|auto_generated|pll1|clk[0]          ; shape_finder:shape_finder_ins|data_req ; 0.000        ; 1.394      ; 3.581      ;
; 2.351 ; capture:capture_ins|sdram_controller:u_meme_controller|dout_vld ; sensor_filter_mid:sensor_filter|req_out ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; shape_finder:shape_finder_ins|data_req ; 0.000        ; 0.613      ; 3.219      ;
; 3.388 ; soft_rst_last                                                   ; sensor_filter_mid:sensor_filter|req_out ; clock_10hz                                                     ; shape_finder:shape_finder_ins|data_req ; 0.000        ; -0.809     ; 2.774      ;
+-------+-----------------------------------------------------------------+-----------------------------------------+----------------------------------------------------------------+----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 1.089 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.356      ;
; 1.089 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.356      ;
; 1.089 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.356      ;
; 1.089 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_state.100000000                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.356      ;
; 1.089 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|f_pop                                                                                                                              ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.356      ;
; 1.280 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_state.000000010                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.547      ;
; 1.280 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_state.001                                                                                                                        ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.547      ;
; 1.280 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[13]                                                                                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.547      ;
; 1.280 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[3]                                                                                                                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.547      ;
; 1.280 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[4]                                                                                                                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.547      ;
; 1.280 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[5]                                                                                                                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.547      ;
; 1.280 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[11]                                                                                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.547      ;
; 1.280 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[6]                                                                                                                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.547      ;
; 1.280 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[9]                                                                                                                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.547      ;
; 1.280 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[10]                                                                                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.547      ;
; 1.280 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[12]                                                                                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.547      ;
; 1.280 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[8]                                                                                                                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.547      ;
; 1.388 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_12                                                                                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.558      ;
; 1.388 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13                                                                                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.558      ;
; 1.489 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[1]                                                                                                                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.755      ;
; 1.489 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[7]                                                                                                                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.755      ;
; 1.489 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2]                                                                                                                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.755      ;
; 1.489 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[0]                                                                                                                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.755      ;
; 1.507 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                                           ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.775      ;
; 1.507 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.775      ;
; 1.507 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.775      ;
; 1.507 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.775      ;
; 1.507 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                                        ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.775      ;
; 1.507 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                                        ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.775      ;
; 1.507 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                                        ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.775      ;
; 1.516 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.784      ;
; 1.516 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.784      ;
; 1.516 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_state.001000000                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.784      ;
; 1.549 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                                           ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.816      ;
; 1.549 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                                           ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.816      ;
; 1.549 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0]                                                                                                                           ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.816      ;
; 1.549 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.816      ;
; 1.549 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                        ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.816      ;
; 1.549 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.816      ;
; 1.549 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_next.010                                                                                                                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.816      ;
; 1.549 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.816      ;
; 1.549 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                        ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.816      ;
; 1.549 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_addr[12]                                                                                                                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.816      ;
; 1.600 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_15                                                                                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.771      ;
; 1.600 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10                                                                                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.771      ;
; 1.600 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14                                                                                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.771      ;
; 1.703 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_data[13]                                                                                                                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.848      ;
; 1.703 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_data[12]                                                                                                                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.848      ;
; 1.763 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_data[14]~_Duplicate_1                                                                                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.030      ;
; 1.763 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_data[11]~_Duplicate_1                                                                                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.030      ;
; 1.763 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_data[10]~_Duplicate_1                                                                                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.030      ;
; 1.763 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_data[9]~_Duplicate_1                                                                                                             ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.030      ;
; 1.763 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_data[3]~_Duplicate_1                                                                                                             ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.030      ;
; 1.767 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_data[15]~_Duplicate_1                                                                                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.023      ;
; 1.767 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_data[13]~_Duplicate_1                                                                                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.023      ;
; 1.767 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_data[6]~_Duplicate_1                                                                                                             ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.023      ;
; 1.767 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_data[4]~_Duplicate_1                                                                                                             ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.023      ;
; 1.767 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_data[2]~_Duplicate_1                                                                                                             ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.023      ;
; 1.767 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.023      ;
; 1.767 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.023      ;
; 1.809 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.072      ;
; 1.809 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|rd_address ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.072      ;
; 1.809 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.072      ;
; 1.850 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[13]                                                                                                                        ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.060     ; 1.843      ;
; 1.850 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[12]                                                                                                                        ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.060     ; 1.843      ;
; 1.865 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11                                                                                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 2.036      ;
; 1.877 ; full_mover:full_mover_ins|sub_module_reset                                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|rd_req_last_1                                                                                                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0]          ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.104      ; 3.336      ;
; 1.877 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8                                                                                                                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 2.051      ;
; 1.877 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9                                                                                                                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 2.051      ;
; 1.915 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_data[15]                                                                                                                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 2.061      ;
; 1.915 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_data[14]                                                                                                                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 2.061      ;
; 1.915 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_data[10]                                                                                                                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 2.061      ;
; 2.020 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]~_Duplicate_1                                                                                                              ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.273      ;
; 2.020 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]~_Duplicate_1                                                                                                              ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.273      ;
; 2.020 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_state.000001000                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.273      ;
; 2.020 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.273      ;
; 2.020 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]~_Duplicate_1                                                                                                              ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.273      ;
; 2.020 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.273      ;
; 2.020 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|rd_valid[0]                                                                                                                        ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.273      ;
; 2.027 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_data[12]~_Duplicate_1                                                                                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.277      ;
; 2.027 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_data[8]~_Duplicate_1                                                                                                             ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.277      ;
; 2.027 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_data[7]~_Duplicate_1                                                                                                             ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.277      ;
; 2.027 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_data[5]~_Duplicate_1                                                                                                             ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.277      ;
; 2.027 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_data[1]~_Duplicate_1                                                                                                             ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.277      ;
; 2.027 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_data[0]~_Duplicate_1                                                                                                             ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.277      ;
; 2.041 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_next.000001000                                                                                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.295      ;
; 2.041 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_next.000010000                                                                                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.295      ;
; 2.041 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_count[0]                                                                                                                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.295      ;
; 2.041 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_next.000000001                                                                                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.295      ;
; 2.062 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[10]                                                                                                                        ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.059     ; 2.056      ;
; 2.062 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[15]                                                                                                                        ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.059     ; 2.056      ;
; 2.062 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[14]                                                                                                                        ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.059     ; 2.056      ;
; 2.075 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                          ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.360      ;
; 2.179 ; full_mover:full_mover_ins|sub_module_reset                                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|rd_req_last                                                                                                                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0]          ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.105      ; 3.639      ;
; 2.180 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_data[11]                                                                                                                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 2.326      ;
; 2.180 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]                                                                                                                          ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 2.326      ;
; 2.192 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_data[9]                                                                                                                          ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 2.341      ;
; 2.192 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_data[8]                                                                                                                          ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 2.341      ;
; 2.257 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]                                                                                                                          ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 2.392      ;
; 2.257 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_addr[11]                                                                                                                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 2.392      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk_25M'                                                                                                                    ;
+-------+--------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node    ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.200 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[9]       ; clk          ; clk_25M     ; 0.000        ; -0.107     ; 1.318      ;
; 1.200 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[8]       ; clk          ; clk_25M     ; 0.000        ; -0.107     ; 1.318      ;
; 1.200 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[7]       ; clk          ; clk_25M     ; 0.000        ; -0.107     ; 1.318      ;
; 1.200 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[6]       ; clk          ; clk_25M     ; 0.000        ; -0.107     ; 1.318      ;
; 1.200 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[5]       ; clk          ; clk_25M     ; 0.000        ; -0.107     ; 1.318      ;
; 1.200 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[4]       ; clk          ; clk_25M     ; 0.000        ; -0.107     ; 1.318      ;
; 1.200 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[3]       ; clk          ; clk_25M     ; 0.000        ; -0.107     ; 1.318      ;
; 1.200 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[2]       ; clk          ; clk_25M     ; 0.000        ; -0.107     ; 1.318      ;
; 1.200 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[1]       ; clk          ; clk_25M     ; 0.000        ; -0.107     ; 1.318      ;
; 1.200 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[0]       ; clk          ; clk_25M     ; 0.000        ; -0.107     ; 1.318      ;
; 1.373 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|scl            ; clk          ; clk_25M     ; 0.000        ; -0.108     ; 1.490      ;
; 1.373 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[0]     ; clk          ; clk_25M     ; 0.000        ; -0.108     ; 1.490      ;
; 1.373 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|tran_req      ; clk          ; clk_25M     ; 0.000        ; -0.108     ; 1.490      ;
; 1.373 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.STOP   ; clk          ; clk_25M     ; 0.000        ; -0.108     ; 1.490      ;
; 1.373 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[8]     ; clk          ; clk_25M     ; 0.000        ; -0.108     ; 1.490      ;
; 1.373 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[7]     ; clk          ; clk_25M     ; 0.000        ; -0.108     ; 1.490      ;
; 1.373 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[6]     ; clk          ; clk_25M     ; 0.000        ; -0.108     ; 1.490      ;
; 1.373 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[5]     ; clk          ; clk_25M     ; 0.000        ; -0.108     ; 1.490      ;
; 1.373 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[4]     ; clk          ; clk_25M     ; 0.000        ; -0.108     ; 1.490      ;
; 1.373 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[3]     ; clk          ; clk_25M     ; 0.000        ; -0.108     ; 1.490      ;
; 1.373 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[2]     ; clk          ; clk_25M     ; 0.000        ; -0.108     ; 1.490      ;
; 1.373 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[1]     ; clk          ; clk_25M     ; 0.000        ; -0.108     ; 1.490      ;
; 1.673 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|tran_dout[6]  ; clk          ; clk_25M     ; 0.000        ; -0.128     ; 1.770      ;
; 1.673 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|state_c.WREQ  ; clk          ; clk_25M     ; 0.000        ; -0.128     ; 1.770      ;
; 1.673 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|state_c.IDLE  ; clk          ; clk_25M     ; 0.000        ; -0.128     ; 1.770      ;
; 1.673 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|config_flag   ; clk          ; clk_25M     ; 0.000        ; -0.128     ; 1.770      ;
; 1.673 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt1[1]       ; clk          ; clk_25M     ; 0.000        ; -0.128     ; 1.770      ;
; 1.673 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|state_c.WRITE ; clk          ; clk_25M     ; 0.000        ; -0.128     ; 1.770      ;
; 1.673 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt1[0]       ; clk          ; clk_25M     ; 0.000        ; -0.128     ; 1.770      ;
; 1.685 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|tx_data[7]     ; clk          ; clk_25M     ; 0.000        ; -0.100     ; 1.810      ;
; 1.685 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|tx_data[6]     ; clk          ; clk_25M     ; 0.000        ; -0.100     ; 1.810      ;
; 1.685 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|tx_data[5]     ; clk          ; clk_25M     ; 0.000        ; -0.100     ; 1.810      ;
; 1.685 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|tx_data[4]     ; clk          ; clk_25M     ; 0.000        ; -0.100     ; 1.810      ;
; 1.685 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|tx_data[1]     ; clk          ; clk_25M     ; 0.000        ; -0.100     ; 1.810      ;
; 1.685 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|tx_data[0]     ; clk          ; clk_25M     ; 0.000        ; -0.100     ; 1.810      ;
; 1.685 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|tx_data[3]     ; clk          ; clk_25M     ; 0.000        ; -0.100     ; 1.810      ;
; 1.685 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|tx_data[2]     ; clk          ; clk_25M     ; 0.000        ; -0.100     ; 1.810      ;
; 1.685 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[0]     ; clk          ; clk_25M     ; 0.000        ; -0.100     ; 1.810      ;
; 1.685 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|command[1]     ; clk          ; clk_25M     ; 0.000        ; -0.100     ; 1.810      ;
; 1.685 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[1]     ; clk          ; clk_25M     ; 0.000        ; -0.100     ; 1.810      ;
; 1.685 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[3]     ; clk          ; clk_25M     ; 0.000        ; -0.100     ; 1.810      ;
; 1.685 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[2]     ; clk          ; clk_25M     ; 0.000        ; -0.100     ; 1.810      ;
; 1.699 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|sda_out_en     ; clk          ; clk_25M     ; 0.000        ; -0.100     ; 1.824      ;
; 1.699 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|sda_out        ; clk          ; clk_25M     ; 0.000        ; -0.100     ; 1.824      ;
; 1.699 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.IDLE   ; clk          ; clk_25M     ; 0.000        ; -0.100     ; 1.824      ;
; 1.699 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.WRITE  ; clk          ; clk_25M     ; 0.000        ; -0.100     ; 1.824      ;
; 1.699 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.START  ; clk          ; clk_25M     ; 0.000        ; -0.100     ; 1.824      ;
; 1.699 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|command[3]     ; clk          ; clk_25M     ; 0.000        ; -0.100     ; 1.824      ;
; 1.699 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|tran_cmd[3]   ; clk          ; clk_25M     ; 0.000        ; -0.100     ; 1.824      ;
; 1.699 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.RACK   ; clk          ; clk_25M     ; 0.000        ; -0.100     ; 1.824      ;
; 1.704 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|tran_cmd[0]   ; clk          ; clk_25M     ; 0.000        ; -0.131     ; 1.798      ;
; 1.732 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|tran_dout[7]  ; clk          ; clk_25M     ; 0.000        ; -0.118     ; 1.839      ;
; 1.732 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|tran_dout[0]  ; clk          ; clk_25M     ; 0.000        ; -0.118     ; 1.839      ;
; 1.732 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|tran_dout[1]  ; clk          ; clk_25M     ; 0.000        ; -0.118     ; 1.839      ;
; 1.732 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|tran_dout[2]  ; clk          ; clk_25M     ; 0.000        ; -0.118     ; 1.839      ;
; 1.732 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|tran_dout[3]  ; clk          ; clk_25M     ; 0.000        ; -0.118     ; 1.839      ;
; 1.732 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|tran_dout[5]  ; clk          ; clk_25M     ; 0.000        ; -0.118     ; 1.839      ;
; 1.740 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|tran_dout[4]  ; clk          ; clk_25M     ; 0.000        ; -0.120     ; 1.845      ;
; 1.740 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[19]      ; clk          ; clk_25M     ; 0.000        ; -0.120     ; 1.845      ;
; 1.740 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[18]      ; clk          ; clk_25M     ; 0.000        ; -0.120     ; 1.845      ;
; 1.740 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[17]      ; clk          ; clk_25M     ; 0.000        ; -0.120     ; 1.845      ;
; 1.740 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[16]      ; clk          ; clk_25M     ; 0.000        ; -0.120     ; 1.845      ;
; 1.740 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[15]      ; clk          ; clk_25M     ; 0.000        ; -0.120     ; 1.845      ;
; 1.740 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[14]      ; clk          ; clk_25M     ; 0.000        ; -0.120     ; 1.845      ;
; 1.740 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[13]      ; clk          ; clk_25M     ; 0.000        ; -0.120     ; 1.845      ;
; 1.740 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[12]      ; clk          ; clk_25M     ; 0.000        ; -0.120     ; 1.845      ;
; 1.740 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[11]      ; clk          ; clk_25M     ; 0.000        ; -0.120     ; 1.845      ;
; 1.740 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[10]      ; clk          ; clk_25M     ; 0.000        ; -0.120     ; 1.845      ;
; 1.741 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|state_c.WAIT  ; clk          ; clk_25M     ; 0.000        ; -0.122     ; 1.844      ;
+-------+--------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'uart_watcher:uart_watcher_ins|get_image'                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------+--------------------------------------------+----------------------------------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                    ; Launch Clock                                                   ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+--------------------------------------------+----------------------------------------------------------------+-----------------------------------------+--------------+------------+------------+
; 1.704 ; debug_mux:debug_mux_ins|current_mode                            ; uart_watcher:uart_watcher_ins|sdram_rd_req ; debug_mux:debug_mux_ins|current_mode                           ; uart_watcher:uart_watcher_ins|get_image ; 0.000        ; 1.206      ; 3.355      ;
; 1.760 ; full_mover:full_mover_ins|sub_module_reset                      ; uart_watcher:uart_watcher_ins|sdram_rd_req ; pll0_inst|altpll_component|auto_generated|pll1|clk[0]          ; uart_watcher:uart_watcher_ins|get_image ; 0.000        ; 1.104      ; 3.129      ;
; 1.891 ; capture:capture_ins|sdram_controller:u_meme_controller|dout_vld ; uart_watcher:uart_watcher_ins|sdram_rd_req ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; uart_watcher:uart_watcher_ins|get_image ; 0.000        ; 0.323      ; 2.469      ;
; 2.007 ; debug_mux:debug_mux_ins|current_mode                            ; uart_watcher:uart_watcher_ins|sdram_rd_req ; debug_mux:debug_mux_ins|current_mode                           ; uart_watcher:uart_watcher_ins|get_image ; -0.500       ; 1.206      ; 3.158      ;
; 3.908 ; soft_rst_last                                                   ; uart_watcher:uart_watcher_ins|sdram_rd_req ; clock_10hz                                                     ; uart_watcher:uart_watcher_ins|get_image ; 0.000        ; -1.099     ; 3.004      ;
+-------+-----------------------------------------------------------------+--------------------------------------------+----------------------------------------------------------------+-----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'debug_mux:debug_mux_ins|current_mode'                                                                                                                                                                           ;
+-------+--------------------------------------------+---------------------------------------------------+-------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                           ; Launch Clock                                          ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+---------------------------------------------------+-------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; 1.776 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[12] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 2.323      ; 3.679      ;
; 1.866 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[6]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 2.289      ; 3.735      ;
; 1.868 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[7]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 2.292      ; 3.740      ;
; 1.869 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[14] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 2.294      ; 3.743      ;
; 1.869 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[15] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 2.293      ; 3.742      ;
; 1.878 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[13] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 1.852      ; 3.310      ;
; 1.880 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[5]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 1.855      ; 3.315      ;
; 1.904 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[8]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 2.224      ; 3.708      ;
; 1.914 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[0]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 2.328      ; 3.822      ;
; 1.917 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[2]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 2.326      ; 3.823      ;
; 1.918 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[10] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 2.325      ; 3.823      ;
; 1.921 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[4]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 2.323      ; 3.824      ;
; 1.964 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[11] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 2.248      ; 3.792      ;
; 2.032 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[1]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 2.105      ; 3.717      ;
; 2.032 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[9]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 2.107      ; 3.719      ;
; 2.033 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[3]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 2.104      ; 3.717      ;
; 2.782 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[12] ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 0.120      ; 2.412      ;
; 2.872 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[6]  ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 0.086      ; 2.468      ;
; 2.874 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[7]  ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 0.089      ; 2.473      ;
; 2.875 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[14] ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 0.091      ; 2.476      ;
; 2.875 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[15] ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 0.090      ; 2.475      ;
; 2.910 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[8]  ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 0.021      ; 2.441      ;
; 2.920 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[0]  ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 0.125      ; 2.555      ;
; 2.923 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[2]  ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 0.123      ; 2.556      ;
; 2.924 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[10] ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 0.122      ; 2.556      ;
; 2.927 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[4]  ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 0.120      ; 2.557      ;
; 2.930 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[13] ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; -0.351     ; 2.089      ;
; 2.932 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[5]  ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; -0.348     ; 2.094      ;
; 2.970 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[11] ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 0.045      ; 2.525      ;
; 3.038 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[1]  ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; -0.098     ; 2.450      ;
; 3.038 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[9]  ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; -0.096     ; 2.452      ;
; 3.039 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[3]  ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; -0.099     ; 2.450      ;
+-------+--------------------------------------------+---------------------------------------------------+-------------------------------------------------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clock_10hz'                                                                                                                                                                       ;
+-------+--------------------------------------------+----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                      ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 1.870 ; full_mover:full_mover_ins|delay_en         ; full_mover:full_mover_ins|delay_output       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 1.794      ; 3.929      ;
; 1.870 ; full_mover:full_mover_ins|delay_en         ; full_mover:full_mover_ins|delay_counter[4]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 1.794      ; 3.929      ;
; 1.870 ; full_mover:full_mover_ins|delay_en         ; full_mover:full_mover_ins|delay_counter[0]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 1.794      ; 3.929      ;
; 1.870 ; full_mover:full_mover_ins|delay_en         ; full_mover:full_mover_ins|delay_counter[1]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 1.794      ; 3.929      ;
; 1.870 ; full_mover:full_mover_ins|delay_en         ; full_mover:full_mover_ins|delay_counter[2]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 1.794      ; 3.929      ;
; 1.870 ; full_mover:full_mover_ins|delay_en         ; full_mover:full_mover_ins|delay_counter[3]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 1.794      ; 3.929      ;
; 2.245 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|latency_of_fifo_reset[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 2.208      ; 4.718      ;
; 2.245 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|latency_of_fifo_reset[2] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 2.208      ; 4.718      ;
; 2.245 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|latency_of_fifo_reset[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 2.208      ; 4.718      ;
; 2.245 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|fifo_ok_status           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 2.208      ; 4.718      ;
; 4.597 ; soft_rst_last                              ; capture:capture_ins|latency_of_fifo_reset[1] ; clock_10hz                                            ; clock_10hz  ; 0.000        ; -0.018     ; 4.774      ;
; 4.597 ; soft_rst_last                              ; capture:capture_ins|latency_of_fifo_reset[2] ; clock_10hz                                            ; clock_10hz  ; 0.000        ; -0.018     ; 4.774      ;
; 4.597 ; soft_rst_last                              ; capture:capture_ins|latency_of_fifo_reset[0] ; clock_10hz                                            ; clock_10hz  ; 0.000        ; -0.018     ; 4.774      ;
; 4.597 ; soft_rst_last                              ; capture:capture_ins|fifo_ok_status           ; clock_10hz                                            ; clock_10hz  ; 0.000        ; -0.018     ; 4.774      ;
+-------+--------------------------------------------+----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll0_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                      ;
+-------+----------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                                    ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 1.951 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_x_buf[0]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.215      ;
; 1.951 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_y_buf[2]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.215      ;
; 1.951 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_y_buf[3]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.215      ;
; 1.951 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_y_buf[4]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.215      ;
; 1.951 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_y_buf[5]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.215      ;
; 1.951 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_y_buf[6]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.215      ;
; 1.951 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_y_buf[7]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.215      ;
; 2.607 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_x_buf[5]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.865      ;
; 2.607 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_x_buf[6]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.865      ;
; 2.607 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_x_buf[7]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.865      ;
; 2.607 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_x_buf[8]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.865      ;
; 2.621 ; mover_enable_last                            ; full_mover:full_mover_ins|color_select_state_machine[0]    ; clock_10hz                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.293     ; 1.623      ;
; 2.621 ; mover_enable_last                            ; full_mover:full_mover_ins|shape_operation_en               ; clock_10hz                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.293     ; 1.623      ;
; 2.621 ; mover_enable_last                            ; full_mover:full_mover_ins|color_select_state_machine[2]    ; clock_10hz                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.293     ; 1.623      ;
; 2.621 ; mover_enable_last                            ; full_mover:full_mover_ins|color_select_state_machine[1]    ; clock_10hz                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.293     ; 1.623      ;
; 2.779 ; mover_enable_last                            ; full_mover:full_mover_ins|color_select[0]                  ; clock_10hz                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.292     ; 1.782      ;
; 2.779 ; mover_enable_last                            ; full_mover:full_mover_ins|color_select[1]                  ; clock_10hz                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.292     ; 1.782      ;
; 2.906 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_x_buf[1]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.171      ;
; 2.906 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_x_buf[2]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.171      ;
; 2.906 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_x_buf[3]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.171      ;
; 2.906 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_x_buf[4]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.171      ;
; 3.103 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|shape_operation_state_machine[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.370      ;
; 3.103 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|shape_operation_state_machine[2] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.370      ;
; 3.103 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|move_operation_en                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.370      ;
; 3.103 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|shape_operation_state_machine[3] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.370      ;
; 3.103 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|shape_operation_state_machine[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.370      ;
; 3.103 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|target_lut_address_base[4]       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.370      ;
; 3.152 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_y_buf[1]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.418      ;
; 3.152 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|target_lut_address_base[5]       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.418      ;
; 3.152 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|target_lut_address_base[3]       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.418      ;
; 3.152 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|target_lut_address_base[2]       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.418      ;
; 3.736 ; mover_enable_last                            ; full_mover:full_mover_ins|sub_module_reset                 ; clock_10hz                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.280     ; 2.751      ;
+-------+----------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'capture:capture_ins|pclk_buf'                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                                                                                                                                                                                            ; Launch Clock                                          ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+------------------------------+--------------+------------+------------+
; 2.123 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe18a[2] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.095      ; 4.493      ;
; 2.123 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[1]                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.095      ; 4.493      ;
; 2.123 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[3]                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.095      ; 4.493      ;
; 2.123 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[0]                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.095      ; 4.493      ;
; 2.123 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[2]                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.095      ; 4.493      ;
; 2.123 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[1]                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.095      ; 4.493      ;
; 2.123 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[2]                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.095      ; 4.493      ;
; 2.123 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[3]                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.095      ; 4.493      ;
; 2.123 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[4]                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.095      ; 4.493      ;
; 2.123 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[3]                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.095      ; 4.493      ;
; 2.131 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|delayed_wrptr_g[4]                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.101      ; 4.507      ;
; 2.131 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|delayed_wrptr_g[2]                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.101      ; 4.507      ;
; 2.131 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe18a[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.101      ; 4.507      ;
; 2.131 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe18a[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.101      ; 4.507      ;
; 2.131 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe18a[4] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.101      ; 4.507      ;
; 2.131 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[4] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.101      ; 4.507      ;
; 2.131 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe18a[3] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.101      ; 4.507      ;
; 2.172 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.092      ; 4.539      ;
; 2.172 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[5]                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.092      ; 4.539      ;
; 2.172 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[4]                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.092      ; 4.539      ;
; 2.172 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[2]                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.092      ; 4.539      ;
; 2.172 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[1]                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.092      ; 4.539      ;
; 2.172 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[3]                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.092      ; 4.539      ;
; 2.172 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[0]                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.092      ; 4.539      ;
; 2.213 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.098      ; 4.586      ;
; 2.213 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.098      ; 4.586      ;
; 2.213 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.098      ; 4.586      ;
; 2.213 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.098      ; 4.586      ;
; 2.213 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.098      ; 4.586      ;
; 2.213 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.098      ; 4.586      ;
; 2.213 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.098      ; 4.586      ;
; 2.213 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.098      ; 4.586      ;
; 2.213 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.098      ; 4.586      ;
; 2.213 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[2] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.098      ; 4.586      ;
; 2.213 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.098      ; 4.586      ;
; 2.213 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[3] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.098      ; 4.586      ;
; 2.213 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.098      ; 4.586      ;
; 2.213 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[2]                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.098      ; 4.586      ;
; 2.213 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[1]                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.098      ; 4.586      ;
; 2.213 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[0]                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.098      ; 4.586      ;
; 2.316 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|delayed_wrptr_g[3]                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.097      ; 4.688      ;
; 2.316 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[4]                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.097      ; 4.688      ;
; 2.665 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.100      ; 5.040      ;
; 2.777 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|delayed_wrptr_g[1]                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.100      ; 5.152      ;
; 2.777 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|delayed_wrptr_g[0]                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 2.100      ; 5.152      ;
; 3.129 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe18a[2] ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.108     ; 3.226      ;
; 3.129 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[1]                               ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.108     ; 3.226      ;
; 3.129 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[3]                                              ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.108     ; 3.226      ;
; 3.129 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[0]                               ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.108     ; 3.226      ;
; 3.129 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[2]                               ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.108     ; 3.226      ;
; 3.129 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[1]                               ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.108     ; 3.226      ;
; 3.129 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[2]                               ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.108     ; 3.226      ;
; 3.129 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[3]                               ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.108     ; 3.226      ;
; 3.129 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[4]                               ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.108     ; 3.226      ;
; 3.129 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[3]                               ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.108     ; 3.226      ;
; 3.145 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|delayed_wrptr_g[4]                                          ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.102     ; 3.248      ;
; 3.145 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|delayed_wrptr_g[2]                                          ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.102     ; 3.248      ;
; 3.145 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe18a[1] ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.102     ; 3.248      ;
; 3.145 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe18a[0] ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.102     ; 3.248      ;
; 3.145 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe18a[4] ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.102     ; 3.248      ;
; 3.145 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[4] ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.102     ; 3.248      ;
; 3.145 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe18a[3] ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.102     ; 3.248      ;
; 3.178 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.111     ; 3.272      ;
; 3.178 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[5]                                                  ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.111     ; 3.272      ;
; 3.178 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[4]                                                  ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.111     ; 3.272      ;
; 3.178 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[2]                                                  ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.111     ; 3.272      ;
; 3.178 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[1]                                                  ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.111     ; 3.272      ;
; 3.178 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[3]                                                  ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.111     ; 3.272      ;
; 3.178 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[0]                                                  ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.111     ; 3.272      ;
; 3.219 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.105     ; 3.319      ;
; 3.219 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.105     ; 3.319      ;
; 3.219 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                   ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.105     ; 3.319      ;
; 3.219 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.105     ; 3.319      ;
; 3.219 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.105     ; 3.319      ;
; 3.219 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.105     ; 3.319      ;
; 3.219 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.105     ; 3.319      ;
; 3.219 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[1] ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.105     ; 3.319      ;
; 3.219 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[0] ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.105     ; 3.319      ;
; 3.219 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[2] ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.105     ; 3.319      ;
; 3.219 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.105     ; 3.319      ;
; 3.219 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[3] ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.105     ; 3.319      ;
; 3.219 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.105     ; 3.319      ;
; 3.219 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[2]                                              ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.105     ; 3.319      ;
; 3.219 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[1]                                              ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.105     ; 3.319      ;
; 3.219 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[0]                                              ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.105     ; 3.319      ;
; 3.322 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|delayed_wrptr_g[3]                                          ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.106     ; 3.421      ;
; 3.322 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[4]                                              ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.106     ; 3.421      ;
; 3.671 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                   ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.103     ; 3.773      ;
; 3.783 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|delayed_wrptr_g[1]                                          ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.103     ; 3.885      ;
; 3.783 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|delayed_wrptr_g[0]                                          ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; -0.103     ; 3.885      ;
+-------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk'                                                                                                                                                                                                                       ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                                                           ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 2.218 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|corrected_angle[7]          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.319      ; 4.812      ;
; 2.218 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|corrected_angle[6]          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.319      ; 4.812      ;
; 2.218 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|corrected_angle[5]          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.319      ; 4.812      ;
; 2.218 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|corrected_angle[4]          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.319      ; 4.812      ;
; 2.218 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|single_num_index.100        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.319      ; 4.812      ;
; 2.235 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|corrected_angle[11]         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.306      ; 4.816      ;
; 2.235 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|corrected_angle[10]         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.306      ; 4.816      ;
; 2.235 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|corrected_angle[9]          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.306      ; 4.816      ;
; 2.235 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|corrected_angle[8]          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.306      ; 4.816      ;
; 2.378 ; full_mover:full_mover_ins|sub_module_reset     ; sensor_filter_mid:sensor_filter|green_color_data[5]                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.286      ; 4.939      ;
; 2.378 ; full_mover:full_mover_ins|sub_module_reset     ; sensor_filter_mid:sensor_filter|green_color_data[6]                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.286      ; 4.939      ;
; 2.378 ; full_mover:full_mover_ins|sub_module_reset     ; sensor_filter_mid:sensor_filter|green_color_data[7]                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.286      ; 4.939      ;
; 2.425 ; full_mover:full_mover_ins|sub_module_reset     ; sensor_filter_mid:sensor_filter|red_color_data[3]                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.303      ; 5.003      ;
; 2.425 ; full_mover:full_mover_ins|sub_module_reset     ; sensor_filter_mid:sensor_filter|red_color_data[4]                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.303      ; 5.003      ;
; 2.425 ; full_mover:full_mover_ins|sub_module_reset     ; sensor_filter_mid:sensor_filter|red_color_data[7]                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.303      ; 5.003      ;
; 2.428 ; full_mover:full_mover_ins|sub_module_reset     ; sensor_filter_mid:sensor_filter|red_color_data[5]                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.303      ; 5.006      ;
; 2.428 ; full_mover:full_mover_ins|sub_module_reset     ; sensor_filter_mid:sensor_filter|red_color_data[6]                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.303      ; 5.006      ;
; 2.461 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|sended_pixel_counter[0]                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.315      ; 5.051      ;
; 2.468 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|WR_last              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.297      ; 5.040      ;
; 2.468 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|WR_last_1            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.297      ; 5.040      ;
; 2.468 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|last_baud_clock      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.297      ; 5.040      ;
; 2.468 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|busy                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.297      ; 5.040      ;
; 2.468 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|clock_skipper[0]                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.297      ; 5.040      ;
; 2.468 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|clock_skipper[1]                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.297      ; 5.040      ;
; 2.468 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|clock_skipper[2]                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.297      ; 5.040      ;
; 2.468 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|clock_skipper[3]                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.297      ; 5.040      ;
; 2.468 ; full_mover:full_mover_ins|sub_module_reset     ; capture:capture_ins|ready_to_read                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.297      ; 5.040      ;
; 2.468 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|data_line_write_buf  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.297      ; 5.040      ;
; 2.487 ; full_mover:full_mover_ins|sub_module_reset     ; sensor_filter_mid:sensor_filter|blue_color_data[3]                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.316      ; 5.078      ;
; 2.489 ; full_mover:full_mover_ins|sub_module_reset     ; sensor_filter_mid:sensor_filter|blue_color_data[4]                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.299      ; 5.063      ;
; 2.489 ; full_mover:full_mover_ins|sub_module_reset     ; sensor_filter_mid:sensor_filter|blue_color_data[6]                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.299      ; 5.063      ;
; 2.489 ; full_mover:full_mover_ins|sub_module_reset     ; sensor_filter_mid:sensor_filter|blue_color_data[7]                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.299      ; 5.063      ;
; 2.503 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|single_num_count[3]         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.320      ; 5.098      ;
; 2.503 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|single_num_count[2]         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.320      ; 5.098      ;
; 2.503 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|single_num_count[1]         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.320      ; 5.098      ;
; 2.503 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|single_num_count[0]         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.320      ; 5.098      ;
; 2.503 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|angle_count[1]              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.320      ; 5.098      ;
; 2.519 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|uart_op_index[4]                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.301      ; 5.095      ;
; 2.519 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|uart_op_index[1]                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.301      ; 5.095      ;
; 2.519 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|uart_op_index[3]                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.301      ; 5.095      ;
; 2.519 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|uart_op_index[0]                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.301      ; 5.095      ;
; 2.519 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|uart_op_index[2]                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.301      ; 5.095      ;
; 2.531 ; full_mover:full_mover_ins|sub_module_reset     ; sensor_filter_mid:sensor_filter|green_color_data[2]                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.301      ; 5.107      ;
; 2.531 ; full_mover:full_mover_ins|sub_module_reset     ; sensor_filter_mid:sensor_filter|green_color_data[3]                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.301      ; 5.107      ;
; 2.537 ; full_mover:full_mover_ins|sub_module_reset     ; sensor_filter_mid:sensor_filter|green_color_data[4]                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.303      ; 5.115      ;
; 2.537 ; full_mover:full_mover_ins|sub_module_reset     ; sensor_filter_mid:sensor_filter|blue_color_data[5]                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.303      ; 5.115      ;
; 2.549 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|operator_counter[2]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.312      ; 5.136      ;
; 2.549 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|operator_counter[1]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.312      ; 5.136      ;
; 2.549 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|operator_counter[0]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.312      ; 5.136      ;
; 2.549 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|operator_counter[3]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.312      ; 5.136      ;
; 2.580 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.297      ; 5.152      ;
; 2.580 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.297      ; 5.152      ;
; 2.580 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[3] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.297      ; 5.152      ;
; 2.580 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[4] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.297      ; 5.152      ;
; 2.580 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[5] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.297      ; 5.152      ;
; 2.580 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[6] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.297      ; 5.152      ;
; 2.580 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[7] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.297      ; 5.152      ;
; 2.580 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[8] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.297      ; 5.152      ;
; 2.580 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[2] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.297      ; 5.152      ;
; 2.580 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_generate   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.297      ; 5.152      ;
; 2.597 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|send_pixel_state[1]                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.302      ; 5.174      ;
; 2.597 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|send_pixel_state[2]                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.302      ; 5.174      ;
; 2.597 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|uart_op_index[5]                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.302      ; 5.174      ;
; 2.597 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|uart_write_en                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.302      ; 5.174      ;
; 2.597 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|send_pixel_state[0]                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.302      ; 5.174      ;
; 2.599 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|corrected_angle[0]          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.320      ; 5.194      ;
; 2.599 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|corrected_angle[1]          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.320      ; 5.194      ;
; 2.599 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|corrected_angle[2]          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.320      ; 5.194      ;
; 2.599 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|corrected_angle[3]          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.320      ; 5.194      ;
; 2.599 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|single_num_index.010        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.320      ; 5.194      ;
; 2.602 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|sended_pixel_counter[1]                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.280      ; 5.157      ;
; 2.602 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|sended_pixel_counter[2]                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.280      ; 5.157      ;
; 2.602 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|sended_pixel_counter[3]                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.280      ; 5.157      ;
; 2.602 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|sended_pixel_counter[4]                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.280      ; 5.157      ;
; 2.602 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|sended_pixel_counter[5]                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.280      ; 5.157      ;
; 2.602 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|sended_pixel_counter[6]                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.280      ; 5.157      ;
; 2.602 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|sended_pixel_counter[7]                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.280      ; 5.157      ;
; 2.602 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|sended_pixel_counter[8]                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.280      ; 5.157      ;
; 2.602 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|sended_pixel_counter[9]                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.280      ; 5.157      ;
; 2.602 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|sended_pixel_counter[10]                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.280      ; 5.157      ;
; 2.602 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|sended_pixel_counter[11]                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.280      ; 5.157      ;
; 2.602 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|sended_pixel_counter[12]                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.280      ; 5.157      ;
; 2.602 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|sended_pixel_counter[13]                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.280      ; 5.157      ;
; 2.602 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|sended_pixel_counter[14]                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.280      ; 5.157      ;
; 2.602 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|sended_pixel_counter[15]                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.280      ; 5.157      ;
; 2.602 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|sended_pixel_counter[16]                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.280      ; 5.157      ;
; 2.613 ; full_mover:full_mover_ins|sub_module_reset     ; sensor_filter_mid:sensor_filter|work_state[1]                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.307      ; 5.195      ;
; 2.683 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|angle_count[11]             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.307      ; 5.265      ;
; 2.683 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|angle_count[9]              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.307      ; 5.265      ;
; 2.683 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|angle_count[8]              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.307      ; 5.265      ;
; 2.683 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|angle_count[7]              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.307      ; 5.265      ;
; 2.683 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|angle_count[6]              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.307      ; 5.265      ;
; 2.683 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|angle_count[4]              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.307      ; 5.265      ;
; 2.690 ; full_mover:full_mover_ins|sub_module_reset     ; sensor_filter_mid:sensor_filter|ack_in_last                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.297      ; 5.262      ;
; 2.690 ; full_mover:full_mover_ins|sub_module_reset     ; sensor_filter_mid:sensor_filter|ack_in_last_1                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.297      ; 5.262      ;
; 2.690 ; full_mover:full_mover_ins|sub_module_reset     ; sensor_filter_mid:sensor_filter|work_state[0]                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.297      ; 5.262      ;
; 2.690 ; full_mover:full_mover_ins|sub_module_reset     ; sensor_filter_mid:sensor_filter|work_state[2]                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.297      ; 5.262      ;
; 2.690 ; full_mover:full_mover_ins|sub_module_reset     ; sensor_filter_mid:sensor_filter|ack_out                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.297      ; 5.262      ;
; 2.690 ; full_mover:full_mover_ins|sub_module_reset     ; sensor_filter_mid:sensor_filter|color_out                                         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.297      ; 5.262      ;
; 2.718 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|angle_count[0]              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.319      ; 5.312      ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'capture:capture_ins|vsync_buf'                                                                                                                                                               ;
+-------+--------------------------------------------+---------------------------------------+-------------------------------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                               ; Launch Clock                                          ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+---------------------------------------+-------------------------------------------------------+-------------------------------+--------------+------------+------------+
; 2.362 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|frame_over_latch  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|vsync_buf ; 0.000        ; 1.059      ; 3.686      ;
; 2.669 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|frame_start_latch ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|vsync_buf ; -0.500       ; 1.323      ; 3.757      ;
; 3.442 ; soft_rst_last                              ; capture:capture_ins|frame_over_latch  ; clock_10hz                                            ; capture:capture_ins|vsync_buf ; 0.000        ; -1.144     ; 2.493      ;
; 3.771 ; soft_rst_last                              ; capture:capture_ins|frame_start_latch ; clock_10hz                                            ; capture:capture_ins|vsync_buf ; -0.500       ; -0.880     ; 2.586      ;
+-------+--------------------------------------------+---------------------------------------+-------------------------------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll0_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                  ;
+-------+--------------------------------------------+----------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                                  ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+----------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 2.916 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|hexagon_y[7]               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.637      ; 3.768      ;
; 2.916 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|hexagon_y[5]               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.637      ; 3.768      ;
; 2.916 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|hexagon_y[1]               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.637      ; 3.768      ;
; 2.916 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|hexagon_x[4]               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.637      ; 3.768      ;
; 2.916 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|hexagon_x[1]               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.637      ; 3.768      ;
; 2.937 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_max_8[1]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.641      ; 3.793      ;
; 2.937 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_max_8[2]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.641      ; 3.793      ;
; 2.937 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_max_8[3]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.641      ; 3.793      ;
; 2.937 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_max_8[4]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.641      ; 3.793      ;
; 2.937 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_max_8[5]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.641      ; 3.793      ;
; 2.937 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_max_8[6]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.641      ; 3.793      ;
; 2.937 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_max_8[7]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.641      ; 3.793      ;
; 2.937 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_max_8[0]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.641      ; 3.793      ;
; 3.121 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|x_min_1[8]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.687      ; 4.023      ;
; 3.164 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|x_min_1[2]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.644      ; 4.023      ;
; 3.164 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|x_min_1[4]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.644      ; 4.023      ;
; 3.164 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|x_min_1[6]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.644      ; 4.023      ;
; 3.164 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|x_min_1[0]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.644      ; 4.023      ;
; 3.170 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|x_max_6[1]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.654      ; 4.039      ;
; 3.170 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|x_max_6[2]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.654      ; 4.039      ;
; 3.170 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|x_max_6[3]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.654      ; 4.039      ;
; 3.170 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|x_max_6[4]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.654      ; 4.039      ;
; 3.170 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|x_max_6[6]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.654      ; 4.039      ;
; 3.172 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_min_8[1]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.641      ; 4.028      ;
; 3.172 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_min_8[2]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.641      ; 4.028      ;
; 3.172 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_min_8[3]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.641      ; 4.028      ;
; 3.172 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_min_8[4]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.641      ; 4.028      ;
; 3.172 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_min_8[5]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.641      ; 4.028      ;
; 3.172 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_min_8[6]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.641      ; 4.028      ;
; 3.172 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_min_8[7]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.641      ; 4.028      ;
; 3.172 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_min_8[0]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.641      ; 4.028      ;
; 3.177 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|area_3[0]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.657      ; 4.049      ;
; 3.177 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|area_3[1]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.657      ; 4.049      ;
; 3.177 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|area_3[2]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.657      ; 4.049      ;
; 3.177 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|area_3[3]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.657      ; 4.049      ;
; 3.177 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|area_3[4]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.657      ; 4.049      ;
; 3.177 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|area_3[5]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.657      ; 4.049      ;
; 3.177 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|area_3[6]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.657      ; 4.049      ;
; 3.177 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|area_3[7]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.657      ; 4.049      ;
; 3.177 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|area_3[8]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.657      ; 4.049      ;
; 3.177 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|area_3[9]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.657      ; 4.049      ;
; 3.177 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|area_3[10]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.657      ; 4.049      ;
; 3.177 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|last_operate_y_3[2]        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.657      ; 4.049      ;
; 3.177 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|last_operate_y_3[4]        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.657      ; 4.049      ;
; 3.177 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|last_operate_y_3[5]        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.657      ; 4.049      ;
; 3.177 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|last_operate_y_3[7]        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.657      ; 4.049      ;
; 3.187 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_min_1[1]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.631      ; 4.033      ;
; 3.187 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_min_1[2]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.631      ; 4.033      ;
; 3.187 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_min_1[3]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.631      ; 4.033      ;
; 3.187 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_min_1[4]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.631      ; 4.033      ;
; 3.187 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_min_1[5]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.631      ; 4.033      ;
; 3.187 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_min_1[6]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.631      ; 4.033      ;
; 3.187 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_min_1[7]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.631      ; 4.033      ;
; 3.187 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_min_1[0]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.631      ; 4.033      ;
; 3.196 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|x_min_in_line_current_6[8] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.606      ; 4.017      ;
; 3.200 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|x_min_6[8]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.683      ; 4.098      ;
; 3.209 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|x_min_in_line_3[6]         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 3.606      ;
; 3.209 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|x_max_in_line_3[4]         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 3.606      ;
; 3.209 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|x_max_in_line_3[5]         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 3.606      ;
; 3.209 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|x_max_3[6]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 3.606      ;
; 3.220 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_min_5[4]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.672      ; 4.107      ;
; 3.223 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|hexagon_x[8]               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.692      ; 4.130      ;
; 3.225 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_min_5[1]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.684      ; 4.124      ;
; 3.225 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_min_5[2]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.684      ; 4.124      ;
; 3.225 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_min_5[3]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.684      ; 4.124      ;
; 3.225 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_min_5[5]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.684      ; 4.124      ;
; 3.225 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_min_5[6]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.684      ; 4.124      ;
; 3.225 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_min_5[7]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.684      ; 4.124      ;
; 3.225 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_min_5[0]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.684      ; 4.124      ;
; 3.226 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|square_y[1]                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.177      ; 3.618      ;
; 3.226 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|square_y[2]                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.177      ; 3.618      ;
; 3.233 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|current_y[0]               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.589      ; 4.037      ;
; 3.233 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|current_y[1]               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.589      ; 4.037      ;
; 3.233 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|current_y[2]               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.589      ; 4.037      ;
; 3.233 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|current_y[3]               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.589      ; 4.037      ;
; 3.233 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|current_y[4]               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.589      ; 4.037      ;
; 3.233 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|current_y[5]               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.589      ; 4.037      ;
; 3.233 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|current_y[6]               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.589      ; 4.037      ;
; 3.233 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|current_y[7]               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.589      ; 4.037      ;
; 3.248 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_max_4[1]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.180      ; 3.643      ;
; 3.248 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_max_4[2]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.180      ; 3.643      ;
; 3.248 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_max_4[3]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.180      ; 3.643      ;
; 3.248 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_max_4[4]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.180      ; 3.643      ;
; 3.248 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_max_4[5]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.180      ; 3.643      ;
; 3.248 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_max_4[6]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.180      ; 3.643      ;
; 3.248 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_max_4[0]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.180      ; 3.643      ;
; 3.273 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|x_min_in_line_current_6[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 3.670      ;
; 3.273 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|x_min_in_line_current_6[2] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 3.670      ;
; 3.273 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|x_min_in_line_current_6[3] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 3.670      ;
; 3.273 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|x_min_in_line_current_6[4] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 3.670      ;
; 3.273 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|x_min_in_line_current_6[5] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 3.670      ;
; 3.273 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|x_min_in_line_current_6[6] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 3.670      ;
; 3.273 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|x_min_in_line_current_6[7] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 3.670      ;
; 3.273 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|x_min_in_line_current_6[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 3.670      ;
; 3.273 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_min_4[1]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 3.670      ;
; 3.273 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_min_4[4]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 3.670      ;
; 3.278 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|last_operate_y_4[0]        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.637      ; 4.130      ;
; 3.278 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|last_operate_y_4[1]        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.637      ; 4.130      ;
; 3.278 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|last_operate_y_4[2]        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.637      ; 4.130      ;
; 3.278 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|last_operate_y_4[3]        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.637      ; 4.130      ;
+-------+--------------------------------------------+----------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                                                                                                                                                                                            ; Launch Clock                                          ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 3.954  ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~portb_address_reg0   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -0.959       ; -0.841     ; 2.474      ;
; 4.272  ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                      ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -0.959       ; -1.112     ; 2.486      ;
; 4.285  ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[4] ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -0.959       ; -1.112     ; 2.499      ;
; 4.285  ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4] ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -0.959       ; -1.112     ; 2.499      ;
; 4.285  ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[3] ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -0.959       ; -1.112     ; 2.499      ;
; 4.285  ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[3] ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -0.959       ; -1.112     ; 2.499      ;
; 4.285  ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -0.959       ; -1.112     ; 2.499      ;
; 4.285  ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                      ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -0.959       ; -1.112     ; 2.499      ;
; 4.285  ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                      ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -0.959       ; -1.112     ; 2.499      ;
; 4.285  ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -0.959       ; -1.112     ; 2.499      ;
; 4.285  ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[2] ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -0.959       ; -1.112     ; 2.499      ;
; 4.285  ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[2] ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -0.959       ; -1.112     ; 2.499      ;
; 4.285  ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[1] ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -0.959       ; -1.112     ; 2.499      ;
; 4.285  ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[1] ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -0.959       ; -1.112     ; 2.499      ;
; 4.285  ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[0] ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -0.959       ; -1.112     ; 2.499      ;
; 4.285  ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[0] ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -0.959       ; -1.112     ; 2.499      ;
; 4.285  ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -0.959       ; -1.112     ; 2.499      ;
; 5.035  ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[1]                 ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -0.959       ; -1.113     ; 3.248      ;
; 5.035  ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]                 ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -0.959       ; -1.113     ; 3.248      ;
; 5.035  ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                         ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -0.959       ; -1.113     ; 3.248      ;
; 5.035  ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -0.959       ; -1.113     ; 3.248      ;
; 5.035  ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[3]                                                  ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -0.959       ; -1.113     ; 3.248      ;
; 5.035  ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[4]                                                  ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -0.959       ; -1.113     ; 3.248      ;
; 5.035  ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[2]                                                  ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -0.959       ; -1.113     ; 3.248      ;
; 5.035  ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[1]                                                  ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -0.959       ; -1.113     ; 3.248      ;
; 5.035  ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[0]                                                  ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -0.959       ; -1.113     ; 3.248      ;
; 15.858 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~portb_address_reg0   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -13.959      ; 1.362      ; 3.651      ;
; 16.178 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -13.959      ; 1.091      ; 3.665      ;
; 16.214 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[4] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -13.959      ; 1.091      ; 3.701      ;
; 16.214 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -13.959      ; 1.091      ; 3.701      ;
; 16.214 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[3] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -13.959      ; 1.091      ; 3.701      ;
; 16.214 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[3] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -13.959      ; 1.091      ; 3.701      ;
; 16.214 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -13.959      ; 1.091      ; 3.701      ;
; 16.214 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -13.959      ; 1.091      ; 3.701      ;
; 16.214 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -13.959      ; 1.091      ; 3.701      ;
; 16.214 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -13.959      ; 1.091      ; 3.701      ;
; 16.214 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[2] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -13.959      ; 1.091      ; 3.701      ;
; 16.214 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[2] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -13.959      ; 1.091      ; 3.701      ;
; 16.214 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -13.959      ; 1.091      ; 3.701      ;
; 16.214 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -13.959      ; 1.091      ; 3.701      ;
; 16.214 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -13.959      ; 1.091      ; 3.701      ;
; 16.214 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -13.959      ; 1.091      ; 3.701      ;
; 16.214 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -13.959      ; 1.091      ; 3.701      ;
; 17.021 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[1]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -13.959      ; 1.090      ; 4.507      ;
; 17.021 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -13.959      ; 1.090      ; 4.507      ;
; 17.021 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -13.959      ; 1.090      ; 4.507      ;
; 17.021 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -13.959      ; 1.090      ; 4.507      ;
; 17.021 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[3]                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -13.959      ; 1.090      ; 4.507      ;
; 17.021 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[4]                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -13.959      ; 1.090      ; 4.507      ;
; 17.021 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[2]                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -13.959      ; 1.090      ; 4.507      ;
; 17.021 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[1]                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -13.959      ; 1.090      ; 4.507      ;
; 17.021 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[0]                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -13.959      ; 1.090      ; 4.507      ;
+--------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                      ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; pll0_inst|altpll_component|auto_generated|pll1|clk[0]          ; -2.417 ; -84.626       ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[1]          ; -2.401 ; -1306.239     ;
; clk_25M                                                        ; -1.680 ; -61.285       ;
; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; -1.332 ; -32.161       ;
; clock_10hz                                                     ; -1.036 ; -5.174        ;
; clk                                                            ; -1.010 ; -68.357       ;
; capture:capture_ins|pclk_buf                                   ; -0.956 ; -17.418       ;
; debug_mux:debug_mux_ins|current_mode                           ; -0.869 ; -19.997       ;
; capture:capture_ins|vsync_buf                                  ; -0.481 ; -0.780        ;
; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 4.310  ; 0.000         ;
+----------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                       ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; pll0_inst|altpll_component|auto_generated|pll1|clk[1]          ; -0.063 ; -0.063        ;
; debug_mux:debug_mux_ins|current_mode                           ; 0.100  ; 0.000         ;
; clk                                                            ; 0.131  ; 0.000         ;
; capture:capture_ins|pclk_buf                                   ; 0.143  ; 0.000         ;
; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.183  ; 0.000         ;
; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.185  ; 0.000         ;
; clk_25M                                                        ; 0.186  ; 0.000         ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[0]          ; 0.186  ; 0.000         ;
; capture:capture_ins|vsync_buf                                  ; 0.199  ; 0.000         ;
; clock_10hz                                                     ; 0.201  ; 0.000         ;
+----------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                   ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -2.473 ; -56.791       ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[1]          ; -2.052 ; -1407.630     ;
; clock_10hz                                                     ; -1.797 ; -9.072        ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[0]          ; -1.509 ; -6.773        ;
; debug_mux:debug_mux_ins|current_mode                           ; -1.501 ; -20.742       ;
; capture:capture_ins|vsync_buf                                  ; -1.263 ; -2.175        ;
; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; -1.245 ; -58.941       ;
; capture:capture_ins|pclk_buf                                   ; -1.237 ; -38.518       ;
; clk                                                            ; -1.177 ; -81.793       ;
; uart_watcher:uart_watcher_ins|get_image                        ; -1.076 ; -1.076        ;
; shape_finder:shape_finder_ins|data_req                         ; -0.856 ; -0.856        ;
; clk_25M                                                        ; -0.153 ; -6.235        ;
+----------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                   ;
+----------------------------------------------------------------+-------+---------------+
; Clock                                                          ; Slack ; End Point TNS ;
+----------------------------------------------------------------+-------+---------------+
; shape_finder:shape_finder_ins|data_req                         ; 0.323 ; 0.000         ;
; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.500 ; 0.000         ;
; clk_25M                                                        ; 0.562 ; 0.000         ;
; uart_watcher:uart_watcher_ins|get_image                        ; 0.635 ; 0.000         ;
; debug_mux:debug_mux_ins|current_mode                           ; 0.680 ; 0.000         ;
; capture:capture_ins|pclk_buf                                   ; 0.718 ; 0.000         ;
; clock_10hz                                                     ; 0.733 ; 0.000         ;
; clk                                                            ; 0.874 ; 0.000         ;
; capture:capture_ins|vsync_buf                                  ; 0.938 ; 0.000         ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[0]          ; 0.951 ; 0.000         ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[1]          ; 1.367 ; 0.000         ;
; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 2.313 ; 0.000         ;
+----------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                         ;
+----------------------------------------------------------------+---------+---------------+
; Clock                                                          ; Slack   ; End Point TNS ;
+----------------------------------------------------------------+---------+---------------+
; clk_25M                                                        ; -1.000  ; -69.000       ;
; capture:capture_ins|pclk_buf                                   ; -1.000  ; -48.000       ;
; clock_10hz                                                     ; -1.000  ; -15.000       ;
; capture:capture_ins|vsync_buf                                  ; -1.000  ; -2.000        ;
; shape_finder:shape_finder_ins|data_req                         ; -1.000  ; -1.000        ;
; uart_watcher:uart_watcher_ins|get_image                        ; -1.000  ; -1.000        ;
; debug_mux:debug_mux_ins|current_mode                           ; 0.297   ; 0.000         ;
; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[2] ; 2.298   ; 0.000         ;
; clk                                                            ; 9.370   ; 0.000         ;
; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 9.738   ; 0.000         ;
; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 9.756   ; 0.000         ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[1]          ; 499.767 ; 0.000         ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[0]          ; 499.796 ; 0.000         ;
+----------------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll0_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                       ; To Node                                                 ; Launch Clock ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; -2.417 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|delay_en                      ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.989     ; 2.365      ;
; -2.383 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|servo_id[2]                   ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.996     ; 2.324      ;
; -2.381 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|send_angle[6]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.993     ; 2.325      ;
; -2.368 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|send_angle[2]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.992     ; 2.313      ;
; -2.356 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|move_hundreds_milliseconds[1] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.995     ; 2.298      ;
; -2.345 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|move_hundreds_milliseconds[0] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.994     ; 2.288      ;
; -2.338 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|send_angle[10]                ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.990     ; 2.285      ;
; -2.314 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|move_state_machine[1]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.989     ; 2.262      ;
; -2.310 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|send_angle[5]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.990     ; 2.257      ;
; -2.307 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|delay_compare[0]              ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.989     ; 2.255      ;
; -2.298 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|send_angle[3]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.994     ; 2.241      ;
; -2.295 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|servo_id[1]                   ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.998     ; 2.234      ;
; -2.281 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|send_angle[8]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.992     ; 2.226      ;
; -2.235 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|move_state_machine[0]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.992     ; 2.180      ;
; -2.202 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|send_angle[11]                ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.994     ; 2.145      ;
; -2.171 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|servo_id[3]                   ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.993     ; 2.115      ;
; -2.163 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|send_angle[0]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.993     ; 2.107      ;
; -2.131 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|move_hundreds_milliseconds[2] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.993     ; 2.075      ;
; -2.108 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|send_angle[4]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.994     ; 2.051      ;
; -2.108 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|send_angle[1]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.994     ; 2.051      ;
; -2.107 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|servo_id[0]                   ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.999     ; 2.045      ;
; -2.098 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|move_seconds[0]               ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.993     ; 2.042      ;
; -2.066 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|delay_compare[2]              ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.989     ; 2.014      ;
; -2.064 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|send_angle[7]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.997     ; 2.004      ;
; -2.064 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|send_angle[9]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.997     ; 2.004      ;
; -2.053 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|move_hundreds_milliseconds[3] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.993     ; 1.997      ;
; -2.043 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|move_seconds[1]               ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.993     ; 1.987      ;
; -1.961 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|servo_go                      ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.989     ; 1.909      ;
; -1.844 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|pump_enable                   ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.669     ; 2.112      ;
; -1.832 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|move_state_machine[2]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.992     ; 1.777      ;
; -1.780 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|send_angle[7]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.674     ; 2.043      ;
; -1.773 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|target_lut_address[1]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.674     ; 2.036      ;
; -1.773 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|target_lut_address[0]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.674     ; 2.036      ;
; -1.748 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|move_state_machine[3]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.993     ; 1.692      ;
; -1.746 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|move_state_machine[4]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.992     ; 1.691      ;
; -1.672 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|target_lut_address[2]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.672     ; 1.937      ;
; -1.672 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|target_lut_address[3]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.672     ; 1.937      ;
; -1.672 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|target_lut_address[4]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.672     ; 1.937      ;
; -1.672 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|target_lut_address[5]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.672     ; 1.937      ;
; -1.659 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|send_angle[4]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.671     ; 1.925      ;
; -1.659 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|send_angle[1]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.671     ; 1.925      ;
; -1.653 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|delay_compare[2]              ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.666     ; 1.924      ;
; -1.613 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|send_angle[9]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.674     ; 1.876      ;
; -1.552 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|move_state_machine[0]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.669     ; 1.820      ;
; -1.499 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|pump_enable                   ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.992     ; 1.444      ;
; -1.475 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|move_hundreds_milliseconds[3] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.670     ; 1.742      ;
; -1.460 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|move_state_machine[1]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.666     ; 1.731      ;
; -1.448 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|delay_compare[3]              ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.989     ; 1.396      ;
; -1.436 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|delay_compare[0]              ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.666     ; 1.707      ;
; -1.411 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|send_angle[6]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.670     ; 1.678      ;
; -1.401 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|angle_correction_rst          ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.666     ; 1.672      ;
; -1.368 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|delay_en                      ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.666     ; 1.639      ;
; -1.357 ; full_mover:full_mover_ins|delay_output                                                                                                                          ; full_mover:full_mover_ins|delay_compare[1]              ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.989     ; 1.305      ;
; -1.323 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|delay_compare[1]              ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.666     ; 1.594      ;
; -1.250 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|move_hundreds_milliseconds[1] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.672     ; 1.515      ;
; -1.239 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|servo_id[0]                   ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.676     ; 1.500      ;
; -1.233 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|servo_go                      ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.666     ; 1.504      ;
; -1.214 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|send_angle[2]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.669     ; 1.482      ;
; -1.211 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|move_hundreds_milliseconds[0] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.671     ; 1.477      ;
; -1.198 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|servo_id[1]                   ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.675     ; 1.460      ;
; -1.195 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|move_state_machine[3]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.670     ; 1.462      ;
; -1.171 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|send_angle[8]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.669     ; 1.439      ;
; -1.160 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|servo_id[2]                   ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.673     ; 1.424      ;
; -1.154 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|send_angle[3]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.671     ; 1.420      ;
; -1.148 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|servo_id[3]                   ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.670     ; 1.415      ;
; -1.146 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|send_angle[11]                ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.671     ; 1.412      ;
; -1.097 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|move_state_machine[4]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.669     ; 1.365      ;
; -1.049 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|move_state_machine[5]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.671     ; 1.315      ;
; -1.047 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|move_hundreds_milliseconds[2] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.670     ; 1.314      ;
; -1.030 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|move_state_machine[2]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.669     ; 1.298      ;
; -0.996 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|delay_compare[3]              ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.666     ; 1.267      ;
; -0.944 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|send_angle[5]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.667     ; 1.214      ;
; -0.928 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|send_angle[10]                ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.667     ; 1.198      ;
; -0.853 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|move_seconds[0]               ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.670     ; 1.120      ;
; -0.844 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|move_seconds[1]               ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.670     ; 1.111      ;
; -0.562 ; move_to_home_last                                                                                                                                               ; full_mover:full_mover_ins|send_angle[0]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.670     ; 0.829      ;
; 13.375 ; full_mover:full_mover_ins|servo_lut:servo_lut_ins|altsyncram:altsyncram_component|altsyncram_mea1:auto_generated|ram_block1a7~porta_address_reg0                ; full_mover:full_mover_ins|send_angle[7]                 ; clk          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.527     ; 5.025      ;
; 13.779 ; full_mover:full_mover_ins|servo_lut:servo_lut_ins|altsyncram:altsyncram_component|altsyncram_mea1:auto_generated|ram_block1a9~porta_address_reg0                ; full_mover:full_mover_ins|send_angle[9]                 ; clk          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.521     ; 4.627      ;
; 14.231 ; full_mover:full_mover_ins|servo_lut:servo_lut_ins|altsyncram:altsyncram_component|altsyncram_mea1:auto_generated|ram_block1a34~porta_address_reg0               ; full_mover:full_mover_ins|send_angle[10]                ; clk          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.515     ; 4.181      ;
; 14.289 ; full_mover:full_mover_ins|servo_lut:servo_lut_ins|altsyncram:altsyncram_component|altsyncram_mea1:auto_generated|ram_block1a19~porta_address_reg0               ; full_mover:full_mover_ins|send_angle[7]                 ; clk          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.512     ; 4.126      ;
; 14.356 ; full_mover:full_mover_ins|servo_target_lut:servo_target_lut_inst|altsyncram:altsyncram_component|altsyncram_tu91:auto_generated|ram_block1a0~porta_address_reg0 ; full_mover:full_mover_ins|send_angle[3]                 ; clk          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.511     ; 4.060      ;
; 14.449 ; full_mover:full_mover_ins|servo_target_lut:servo_target_lut_inst|altsyncram:altsyncram_component|altsyncram_tu91:auto_generated|ram_block1a0~porta_address_reg0 ; full_mover:full_mover_ins|send_angle[11]                ; clk          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.511     ; 3.967      ;
; 14.506 ; full_mover:full_mover_ins|servo_target_lut:servo_target_lut_inst|altsyncram:altsyncram_component|altsyncram_tu91:auto_generated|ram_block1a0~porta_address_reg0 ; full_mover:full_mover_ins|send_angle[0]                 ; clk          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.510     ; 3.911      ;
; 14.514 ; full_mover:full_mover_ins|servo_lut:servo_lut_ins|altsyncram:altsyncram_component|altsyncram_mea1:auto_generated|ram_block1a3~porta_address_reg0                ; full_mover:full_mover_ins|send_angle[3]                 ; clk          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.519     ; 3.894      ;
; 14.533 ; full_mover:full_mover_ins|servo_lut:servo_lut_ins|altsyncram:altsyncram_component|altsyncram_mea1:auto_generated|ram_block1a30~porta_address_reg0               ; full_mover:full_mover_ins|send_angle[6]                 ; clk          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.511     ; 3.883      ;
; 14.552 ; full_mover:full_mover_ins|servo_lut:servo_lut_ins|altsyncram:altsyncram_component|altsyncram_mea1:auto_generated|ram_block1a21~porta_address_reg0               ; full_mover:full_mover_ins|send_angle[9]                 ; clk          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.516     ; 3.859      ;
; 14.570 ; full_mover:full_mover_ins|servo_lut:servo_lut_ins|altsyncram:altsyncram_component|altsyncram_mea1:auto_generated|ram_block1a1~porta_address_reg0                ; full_mover:full_mover_ins|send_angle[1]                 ; clk          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.517     ; 3.840      ;
; 14.591 ; full_mover:full_mover_ins|servo_lut:servo_lut_ins|altsyncram:altsyncram_component|altsyncram_mea1:auto_generated|ram_block1a20~porta_address_reg0               ; full_mover:full_mover_ins|send_angle[8]                 ; clk          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.508     ; 3.828      ;
; 14.650 ; full_mover:full_mover_ins|servo_lut:servo_lut_ins|altsyncram:altsyncram_component|altsyncram_mea1:auto_generated|ram_block1a10~porta_address_reg0               ; full_mover:full_mover_ins|send_angle[10]                ; clk          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.515     ; 3.762      ;
; 14.690 ; full_mover:full_mover_ins|servo_target_lut:servo_target_lut_inst|altsyncram:altsyncram_component|altsyncram_tu91:auto_generated|ram_block1a0~porta_address_reg0 ; full_mover:full_mover_ins|send_angle[8]                 ; clk          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.509     ; 3.728      ;
; 14.746 ; full_mover:full_mover_ins|servo_target_lut:servo_target_lut_inst|altsyncram:altsyncram_component|altsyncram_tu91:auto_generated|ram_block1a0~porta_address_reg0 ; full_mover:full_mover_ins|send_angle[5]                 ; clk          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.507     ; 3.674      ;
; 14.788 ; full_mover:full_mover_ins|servo_lut:servo_lut_ins|altsyncram:altsyncram_component|altsyncram_mea1:auto_generated|ram_block1a27~porta_address_reg0               ; full_mover:full_mover_ins|send_angle[3]                 ; clk          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.514     ; 3.625      ;
; 14.804 ; full_mover:full_mover_ins|servo_lut:servo_lut_ins|altsyncram:altsyncram_component|altsyncram_mea1:auto_generated|ram_block1a13~porta_address_reg0               ; full_mover:full_mover_ins|send_angle[1]                 ; clk          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.511     ; 3.612      ;
; 14.859 ; full_mover:full_mover_ins|servo_lut:servo_lut_ins|altsyncram:altsyncram_component|altsyncram_mea1:auto_generated|ram_block1a6~porta_address_reg0                ; full_mover:full_mover_ins|send_angle[6]                 ; clk          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.517     ; 3.551      ;
; 14.863 ; full_mover:full_mover_ins|servo_lut:servo_lut_ins|altsyncram:altsyncram_component|altsyncram_mea1:auto_generated|ram_block1a0~porta_address_reg0                ; full_mover:full_mover_ins|send_angle[0]                 ; clk          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.517     ; 3.547      ;
; 14.873 ; full_mover:full_mover_ins|servo_lut:servo_lut_ins|altsyncram:altsyncram_component|altsyncram_mea1:auto_generated|ram_block1a8~porta_address_reg0                ; full_mover:full_mover_ins|send_angle[8]                 ; clk          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.510     ; 3.544      ;
; 14.917 ; full_mover:full_mover_ins|servo_lut:servo_lut_ins|altsyncram:altsyncram_component|altsyncram_mea1:auto_generated|ram_block1a35~porta_address_reg0               ; full_mover:full_mover_ins|send_angle[11]                ; clk          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.514     ; 3.496      ;
; 14.927 ; full_mover:full_mover_ins|servo_lut:servo_lut_ins|altsyncram:altsyncram_component|altsyncram_mea1:auto_generated|ram_block1a4~porta_address_reg0                ; full_mover:full_mover_ins|send_angle[4]                 ; clk          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.525     ; 3.475      ;
; 14.969 ; full_mover:full_mover_ins|servo_lut:servo_lut_ins|altsyncram:altsyncram_component|altsyncram_mea1:auto_generated|ram_block1a14~porta_address_reg0               ; full_mover:full_mover_ins|send_angle[2]                 ; clk          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.519     ; 3.439      ;
; 14.998 ; full_mover:full_mover_ins|servo_target_lut:servo_target_lut_inst|altsyncram:altsyncram_component|altsyncram_tu91:auto_generated|ram_block1a0~porta_address_reg0 ; full_mover:full_mover_ins|send_angle[10]                ; clk          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.507     ; 3.422      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll0_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                  ;
+--------+------------------+----------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node                                                  ; Launch Clock ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+----------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; -2.401 ; test_change_last ; shape_finder:shape_finder_ins|last_operate_y_3[1]        ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.261     ; 2.077      ;
; -2.401 ; test_change_last ; shape_finder:shape_finder_ins|last_operate_y_3[6]        ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.261     ; 2.077      ;
; -2.322 ; test_change_last ; shape_finder:shape_finder_ins|y_max_6[6]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.247     ; 2.012      ;
; -2.284 ; test_change_last ; shape_finder:shape_finder_ins|last_operate_y_7[3]        ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.248     ; 1.973      ;
; -2.284 ; test_change_last ; shape_finder:shape_finder_ins|last_operate_y_7[2]        ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.248     ; 1.973      ;
; -2.284 ; test_change_last ; shape_finder:shape_finder_ins|last_operate_y_7[1]        ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.248     ; 1.973      ;
; -2.272 ; test_change_last ; shape_finder:shape_finder_ins|area_1[0]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.260     ; 1.949      ;
; -2.272 ; test_change_last ; shape_finder:shape_finder_ins|area_1[1]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.260     ; 1.949      ;
; -2.272 ; test_change_last ; shape_finder:shape_finder_ins|area_1[2]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.260     ; 1.949      ;
; -2.272 ; test_change_last ; shape_finder:shape_finder_ins|area_1[3]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.260     ; 1.949      ;
; -2.272 ; test_change_last ; shape_finder:shape_finder_ins|area_1[4]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.260     ; 1.949      ;
; -2.272 ; test_change_last ; shape_finder:shape_finder_ins|area_1[5]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.260     ; 1.949      ;
; -2.272 ; test_change_last ; shape_finder:shape_finder_ins|area_1[6]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.260     ; 1.949      ;
; -2.272 ; test_change_last ; shape_finder:shape_finder_ins|area_1[7]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.260     ; 1.949      ;
; -2.272 ; test_change_last ; shape_finder:shape_finder_ins|area_1[8]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.260     ; 1.949      ;
; -2.272 ; test_change_last ; shape_finder:shape_finder_ins|area_1[9]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.260     ; 1.949      ;
; -2.272 ; test_change_last ; shape_finder:shape_finder_ins|area_1[10]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.260     ; 1.949      ;
; -2.240 ; test_change_last ; shape_finder:shape_finder_ins|last_operate_y_3[0]        ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.271     ; 1.906      ;
; -2.214 ; test_change_last ; shape_finder:shape_finder_ins|y_max_2[1]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.261     ; 1.890      ;
; -2.210 ; test_change_last ; shape_finder:shape_finder_ins|last_operate_y_3[3]        ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.259     ; 1.888      ;
; -2.196 ; test_change_last ; shape_finder:shape_finder_ins|area_5[0]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.273     ; 1.860      ;
; -2.196 ; test_change_last ; shape_finder:shape_finder_ins|area_5[1]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.273     ; 1.860      ;
; -2.196 ; test_change_last ; shape_finder:shape_finder_ins|area_5[2]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.273     ; 1.860      ;
; -2.196 ; test_change_last ; shape_finder:shape_finder_ins|area_5[3]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.273     ; 1.860      ;
; -2.196 ; test_change_last ; shape_finder:shape_finder_ins|area_5[4]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.273     ; 1.860      ;
; -2.196 ; test_change_last ; shape_finder:shape_finder_ins|area_5[5]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.273     ; 1.860      ;
; -2.196 ; test_change_last ; shape_finder:shape_finder_ins|area_5[6]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.273     ; 1.860      ;
; -2.196 ; test_change_last ; shape_finder:shape_finder_ins|area_5[7]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.273     ; 1.860      ;
; -2.196 ; test_change_last ; shape_finder:shape_finder_ins|area_5[9]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.273     ; 1.860      ;
; -2.196 ; test_change_last ; shape_finder:shape_finder_ins|area_5[10]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.273     ; 1.860      ;
; -2.196 ; test_change_last ; shape_finder:shape_finder_ins|area_5[8]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.273     ; 1.860      ;
; -2.191 ; test_change_last ; shape_finder:shape_finder_ins|last_operate_y_1[5]        ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.267     ; 1.861      ;
; -2.191 ; test_change_last ; shape_finder:shape_finder_ins|last_operate_y_1[1]        ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.267     ; 1.861      ;
; -2.177 ; test_change_last ; shape_finder:shape_finder_ins|last_operate_y_5[6]        ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.242     ; 1.872      ;
; -2.177 ; test_change_last ; shape_finder:shape_finder_ins|last_operate_y_5[7]        ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.242     ; 1.872      ;
; -2.153 ; test_change_last ; shape_finder:shape_finder_ins|y_min_6[3]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.256     ; 1.834      ;
; -2.139 ; test_change_last ; shape_finder:shape_finder_ins|x_min_in_line_current_4[0] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.247     ; 1.829      ;
; -2.139 ; test_change_last ; shape_finder:shape_finder_ins|x_min_in_line_current_4[1] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.247     ; 1.829      ;
; -2.139 ; test_change_last ; shape_finder:shape_finder_ins|x_min_in_line_current_4[2] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.247     ; 1.829      ;
; -2.139 ; test_change_last ; shape_finder:shape_finder_ins|x_min_in_line_current_4[3] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.247     ; 1.829      ;
; -2.139 ; test_change_last ; shape_finder:shape_finder_ins|x_min_in_line_current_4[4] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.247     ; 1.829      ;
; -2.139 ; test_change_last ; shape_finder:shape_finder_ins|x_min_in_line_current_4[5] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.247     ; 1.829      ;
; -2.139 ; test_change_last ; shape_finder:shape_finder_ins|x_min_in_line_current_4[6] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.247     ; 1.829      ;
; -2.139 ; test_change_last ; shape_finder:shape_finder_ins|x_min_in_line_current_4[7] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.247     ; 1.829      ;
; -2.106 ; test_change_last ; shape_finder:shape_finder_ins|y_min_7[1]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.250     ; 1.793      ;
; -2.106 ; test_change_last ; shape_finder:shape_finder_ins|y_min_7[2]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.250     ; 1.793      ;
; -2.106 ; test_change_last ; shape_finder:shape_finder_ins|y_min_7[3]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.250     ; 1.793      ;
; -2.106 ; test_change_last ; shape_finder:shape_finder_ins|y_min_7[4]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.250     ; 1.793      ;
; -2.106 ; test_change_last ; shape_finder:shape_finder_ins|y_min_7[5]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.250     ; 1.793      ;
; -2.106 ; test_change_last ; shape_finder:shape_finder_ins|y_min_7[6]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.250     ; 1.793      ;
; -2.106 ; test_change_last ; shape_finder:shape_finder_ins|y_min_7[7]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.250     ; 1.793      ;
; -2.106 ; test_change_last ; shape_finder:shape_finder_ins|y_min_7[0]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.250     ; 1.793      ;
; -2.087 ; test_change_last ; shape_finder:shape_finder_ins|y_min_2[1]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.274     ; 1.750      ;
; -2.087 ; test_change_last ; shape_finder:shape_finder_ins|y_min_2[2]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.274     ; 1.750      ;
; -2.087 ; test_change_last ; shape_finder:shape_finder_ins|y_min_2[3]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.274     ; 1.750      ;
; -2.087 ; test_change_last ; shape_finder:shape_finder_ins|y_min_2[4]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.274     ; 1.750      ;
; -2.087 ; test_change_last ; shape_finder:shape_finder_ins|y_min_2[5]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.274     ; 1.750      ;
; -2.087 ; test_change_last ; shape_finder:shape_finder_ins|y_min_2[6]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.274     ; 1.750      ;
; -2.087 ; test_change_last ; shape_finder:shape_finder_ins|y_min_2[7]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.274     ; 1.750      ;
; -2.087 ; test_change_last ; shape_finder:shape_finder_ins|y_min_2[0]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.274     ; 1.750      ;
; -2.085 ; test_change_last ; shape_finder:shape_finder_ins|y_min_6[1]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.256     ; 1.766      ;
; -2.085 ; test_change_last ; shape_finder:shape_finder_ins|y_min_6[2]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.256     ; 1.766      ;
; -2.085 ; test_change_last ; shape_finder:shape_finder_ins|y_min_6[4]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.256     ; 1.766      ;
; -2.085 ; test_change_last ; shape_finder:shape_finder_ins|y_min_6[5]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.256     ; 1.766      ;
; -2.085 ; test_change_last ; shape_finder:shape_finder_ins|y_min_6[6]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.256     ; 1.766      ;
; -2.085 ; test_change_last ; shape_finder:shape_finder_ins|y_min_6[7]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.256     ; 1.766      ;
; -2.085 ; test_change_last ; shape_finder:shape_finder_ins|y_min_6[0]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.256     ; 1.766      ;
; -2.082 ; test_change_last ; shape_finder:shape_finder_ins|y_max_4[7]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.251     ; 1.768      ;
; -2.073 ; test_change_last ; shape_finder:shape_finder_ins|x_min_in_line_current_3[0] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.247     ; 1.763      ;
; -2.073 ; test_change_last ; shape_finder:shape_finder_ins|x_min_in_line_current_3[1] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.247     ; 1.763      ;
; -2.073 ; test_change_last ; shape_finder:shape_finder_ins|x_min_in_line_current_3[2] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.247     ; 1.763      ;
; -2.073 ; test_change_last ; shape_finder:shape_finder_ins|x_min_in_line_current_3[3] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.247     ; 1.763      ;
; -2.073 ; test_change_last ; shape_finder:shape_finder_ins|x_min_in_line_current_3[4] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.247     ; 1.763      ;
; -2.073 ; test_change_last ; shape_finder:shape_finder_ins|x_min_in_line_current_3[5] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.247     ; 1.763      ;
; -2.073 ; test_change_last ; shape_finder:shape_finder_ins|x_min_in_line_current_3[6] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.247     ; 1.763      ;
; -2.073 ; test_change_last ; shape_finder:shape_finder_ins|x_min_in_line_current_3[7] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.247     ; 1.763      ;
; -2.059 ; test_change_last ; shape_finder:shape_finder_ins|y_max_6[1]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.256     ; 1.740      ;
; -2.059 ; test_change_last ; shape_finder:shape_finder_ins|y_max_6[2]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.256     ; 1.740      ;
; -2.059 ; test_change_last ; shape_finder:shape_finder_ins|y_max_6[3]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.256     ; 1.740      ;
; -2.059 ; test_change_last ; shape_finder:shape_finder_ins|y_max_6[4]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.256     ; 1.740      ;
; -2.059 ; test_change_last ; shape_finder:shape_finder_ins|y_max_6[5]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.256     ; 1.740      ;
; -2.059 ; test_change_last ; shape_finder:shape_finder_ins|y_max_6[7]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.256     ; 1.740      ;
; -2.059 ; test_change_last ; shape_finder:shape_finder_ins|y_max_6[0]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.256     ; 1.740      ;
; -2.058 ; test_change_last ; shape_finder:shape_finder_ins|area_8[0]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.261     ; 1.734      ;
; -2.058 ; test_change_last ; shape_finder:shape_finder_ins|area_8[1]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.261     ; 1.734      ;
; -2.058 ; test_change_last ; shape_finder:shape_finder_ins|area_8[2]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.261     ; 1.734      ;
; -2.058 ; test_change_last ; shape_finder:shape_finder_ins|area_8[3]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.261     ; 1.734      ;
; -2.058 ; test_change_last ; shape_finder:shape_finder_ins|area_8[4]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.261     ; 1.734      ;
; -2.058 ; test_change_last ; shape_finder:shape_finder_ins|area_8[5]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.261     ; 1.734      ;
; -2.058 ; test_change_last ; shape_finder:shape_finder_ins|area_8[6]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.261     ; 1.734      ;
; -2.058 ; test_change_last ; shape_finder:shape_finder_ins|area_8[7]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.261     ; 1.734      ;
; -2.058 ; test_change_last ; shape_finder:shape_finder_ins|area_8[8]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.261     ; 1.734      ;
; -2.058 ; test_change_last ; shape_finder:shape_finder_ins|area_8[9]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.261     ; 1.734      ;
; -2.058 ; test_change_last ; shape_finder:shape_finder_ins|area_8[10]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.261     ; 1.734      ;
; -2.055 ; test_change_last ; shape_finder:shape_finder_ins|x_max_4[6]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.251     ; 1.741      ;
; -2.055 ; test_change_last ; shape_finder:shape_finder_ins|x_max_4[7]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.251     ; 1.741      ;
; -2.046 ; test_change_last ; shape_finder:shape_finder_ins|x_min_in_line_3[8]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.247     ; 1.736      ;
; -2.045 ; test_change_last ; shape_finder:shape_finder_ins|last_operate_y_8[2]        ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.250     ; 1.732      ;
; -2.045 ; test_change_last ; shape_finder:shape_finder_ins|last_operate_y_8[3]        ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.250     ; 1.732      ;
; -2.045 ; test_change_last ; shape_finder:shape_finder_ins|last_operate_y_8[1]        ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.250     ; 1.732      ;
+--------+------------------+----------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_25M'                                                                                                                                                                      ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.680 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[5]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[17]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.042     ; 2.625      ;
; -1.680 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[5]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[10]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.042     ; 2.625      ;
; -1.680 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[5]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[11]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.042     ; 2.625      ;
; -1.680 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[5]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[12]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.042     ; 2.625      ;
; -1.680 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[5]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[13]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.042     ; 2.625      ;
; -1.680 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[5]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[14]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.042     ; 2.625      ;
; -1.680 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[5]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[15]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.042     ; 2.625      ;
; -1.680 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[5]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[16]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.042     ; 2.625      ;
; -1.680 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[5]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[18]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.042     ; 2.625      ;
; -1.680 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[5]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[19]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.042     ; 2.625      ;
; -1.645 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[8]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[17]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.042     ; 2.590      ;
; -1.645 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[8]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[10]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.042     ; 2.590      ;
; -1.645 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[8]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[11]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.042     ; 2.590      ;
; -1.645 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[8]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[12]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.042     ; 2.590      ;
; -1.645 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[8]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[13]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.042     ; 2.590      ;
; -1.645 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[8]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[14]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.042     ; 2.590      ;
; -1.645 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[8]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[15]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.042     ; 2.590      ;
; -1.645 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[8]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[16]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.042     ; 2.590      ;
; -1.645 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[8]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[18]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.042     ; 2.590      ;
; -1.645 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[8]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[19]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.042     ; 2.590      ;
; -1.622 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[3]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[17]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.042     ; 2.567      ;
; -1.622 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[3]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[10]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.042     ; 2.567      ;
; -1.622 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[3]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[11]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.042     ; 2.567      ;
; -1.622 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[3]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[12]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.042     ; 2.567      ;
; -1.622 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[3]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[13]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.042     ; 2.567      ;
; -1.622 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[3]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[14]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.042     ; 2.567      ;
; -1.622 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[3]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[15]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.042     ; 2.567      ;
; -1.622 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[3]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[16]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.042     ; 2.567      ;
; -1.622 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[3]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[18]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.042     ; 2.567      ;
; -1.622 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[3]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[19]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.042     ; 2.567      ;
; -1.584 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[0]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[17]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.042     ; 2.529      ;
; -1.584 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[0]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[10]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.042     ; 2.529      ;
; -1.584 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[0]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[11]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.042     ; 2.529      ;
; -1.584 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[0]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[12]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.042     ; 2.529      ;
; -1.584 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[0]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[13]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.042     ; 2.529      ;
; -1.584 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[0]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[14]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.042     ; 2.529      ;
; -1.584 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[0]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[15]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.042     ; 2.529      ;
; -1.584 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[0]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[16]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.042     ; 2.529      ;
; -1.584 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[0]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[18]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.042     ; 2.529      ;
; -1.584 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[0]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[19]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.042     ; 2.529      ;
; -1.553 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[2]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[17]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.052     ; 2.488      ;
; -1.553 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[2]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[10]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.052     ; 2.488      ;
; -1.553 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[2]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[11]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.052     ; 2.488      ;
; -1.553 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[2]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[12]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.052     ; 2.488      ;
; -1.553 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[2]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[13]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.052     ; 2.488      ;
; -1.553 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[2]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[14]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.052     ; 2.488      ;
; -1.553 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[2]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[15]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.052     ; 2.488      ;
; -1.553 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[2]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[16]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.052     ; 2.488      ;
; -1.553 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[2]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[18]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.052     ; 2.488      ;
; -1.553 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[2]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[19]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.052     ; 2.488      ;
; -1.551 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[2]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[17]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.042     ; 2.496      ;
; -1.551 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[2]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[10]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.042     ; 2.496      ;
; -1.551 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[2]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[11]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.042     ; 2.496      ;
; -1.551 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[2]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[12]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.042     ; 2.496      ;
; -1.551 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[2]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[13]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.042     ; 2.496      ;
; -1.551 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[2]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[14]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.042     ; 2.496      ;
; -1.551 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[2]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[15]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.042     ; 2.496      ;
; -1.551 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[2]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[16]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.042     ; 2.496      ;
; -1.551 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[2]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[18]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.042     ; 2.496      ;
; -1.551 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[2]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[19]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.042     ; 2.496      ;
; -1.549 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[4]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[17]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.042     ; 2.494      ;
; -1.549 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[4]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[10]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.042     ; 2.494      ;
; -1.549 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[4]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[11]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.042     ; 2.494      ;
; -1.549 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[4]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[12]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.042     ; 2.494      ;
; -1.549 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[4]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[13]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.042     ; 2.494      ;
; -1.549 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[4]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[14]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.042     ; 2.494      ;
; -1.549 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[4]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[15]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.042     ; 2.494      ;
; -1.549 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[4]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[16]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.042     ; 2.494      ;
; -1.549 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[4]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[18]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.042     ; 2.494      ;
; -1.549 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[4]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[19]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.042     ; 2.494      ;
; -1.546 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[5]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|state_c.IDLE ; clk_25M      ; clk_25M     ; 1.000        ; -0.046     ; 2.487      ;
; -1.545 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[5]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|config_flag  ; clk_25M      ; clk_25M     ; 1.000        ; -0.046     ; 2.486      ;
; -1.540 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[5]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|state_c.WAIT ; clk_25M      ; clk_25M     ; 1.000        ; -0.044     ; 2.483      ;
; -1.511 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[8]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|state_c.IDLE ; clk_25M      ; clk_25M     ; 1.000        ; -0.046     ; 2.452      ;
; -1.510 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[8]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|config_flag  ; clk_25M      ; clk_25M     ; 1.000        ; -0.046     ; 2.451      ;
; -1.508 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.WRITE ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[17]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.051     ; 2.444      ;
; -1.508 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.WRITE ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[10]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.051     ; 2.444      ;
; -1.508 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.WRITE ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[11]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.051     ; 2.444      ;
; -1.508 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.WRITE ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[12]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.051     ; 2.444      ;
; -1.508 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.WRITE ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[13]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.051     ; 2.444      ;
; -1.508 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.WRITE ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[14]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.051     ; 2.444      ;
; -1.508 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.WRITE ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[15]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.051     ; 2.444      ;
; -1.508 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.WRITE ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[16]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.051     ; 2.444      ;
; -1.508 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.WRITE ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[18]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.051     ; 2.444      ;
; -1.508 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.WRITE ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[19]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.051     ; 2.444      ;
; -1.505 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[8]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|state_c.WAIT ; clk_25M      ; clk_25M     ; 1.000        ; -0.044     ; 2.448      ;
; -1.498 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[1]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[17]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.052     ; 2.433      ;
; -1.498 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[1]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[10]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.052     ; 2.433      ;
; -1.498 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[1]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[11]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.052     ; 2.433      ;
; -1.498 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[1]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[12]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.052     ; 2.433      ;
; -1.498 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[1]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[13]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.052     ; 2.433      ;
; -1.498 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[1]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[14]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.052     ; 2.433      ;
; -1.498 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[1]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[15]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.052     ; 2.433      ;
; -1.498 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[1]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[16]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.052     ; 2.433      ;
; -1.498 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[1]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[18]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.052     ; 2.433      ;
; -1.498 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[1]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[19]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.052     ; 2.433      ;
; -1.488 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[3]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|state_c.IDLE ; clk_25M      ; clk_25M     ; 1.000        ; -0.046     ; 2.429      ;
; -1.487 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[3]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|config_flag  ; clk_25M      ; clk_25M     ; 1.000        ; -0.046     ; 2.428      ;
; -1.482 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[3]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|state_c.WAIT ; clk_25M      ; clk_25M     ; 1.000        ; -0.044     ; 2.425      ;
; -1.466 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[7]    ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[17]     ; clk_25M      ; clk_25M     ; 1.000        ; -0.042     ; 2.411      ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                              ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -1.332 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[0] ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                                                                                     ; capture:capture_ins|pclk_buf                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.659     ; 1.610      ;
; -1.256 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[1] ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                                                                                     ; capture:capture_ins|pclk_buf                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.659     ; 1.534      ;
; -1.210 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[2] ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                                                                                     ; capture:capture_ins|pclk_buf                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.659     ; 1.488      ;
; -1.144 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[2] ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                                                                                     ; capture:capture_ins|pclk_buf                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.659     ; 1.422      ;
; -1.133 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[1] ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                                                                                     ; capture:capture_ins|pclk_buf                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.659     ; 1.411      ;
; -1.066 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[3] ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                                                                                     ; capture:capture_ins|pclk_buf                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.659     ; 1.344      ;
; -0.847 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[3] ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                                                                                     ; capture:capture_ins|pclk_buf                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.659     ; 1.125      ;
; -0.811 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[31] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.142     ; 1.616      ;
; -0.769 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[28] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.146     ; 1.570      ;
; -0.747 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[27] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.142     ; 1.552      ;
; -0.745 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[34] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.142     ; 1.550      ;
; -0.726 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[35] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.142     ; 1.531      ;
; -0.705 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[18] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.146     ; 1.506      ;
; -0.689 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[4] ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                                                                                     ; capture:capture_ins|pclk_buf                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.659     ; 0.967      ;
; -0.678 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[32] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.152     ; 1.473      ;
; -0.671 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[30] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.142     ; 1.476      ;
; -0.671 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[21] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.142     ; 1.476      ;
; -0.669 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[38] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.152     ; 1.464      ;
; -0.661 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[25] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.142     ; 1.466      ;
; -0.651 ; debug_mux:debug_mux_ins|current_mode                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_read                                                                                                                                                                                                                      ; debug_mux:debug_mux_ins|current_mode                           ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.421      ; 1.614      ;
; -0.629 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[41] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.146     ; 1.430      ;
; -0.617 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[20] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.152     ; 1.412      ;
; -0.616 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[36] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.152     ; 1.411      ;
; -0.614 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[39] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.152     ; 1.409      ;
; -0.604 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[22] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.152     ; 1.399      ;
; -0.603 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[40] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.152     ; 1.398      ;
; -0.602 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[37] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.152     ; 1.397      ;
; -0.578 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_0[41] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.150     ; 1.375      ;
; -0.566 ; debug_mux:debug_mux_ins|current_mode                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|dout_vld                                                                                                                                                                                                                      ; debug_mux:debug_mux_ins|current_mode                           ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.421      ; 1.529      ;
; -0.514 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[29] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.150     ; 1.311      ;
; -0.491 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[19] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.146     ; 1.292      ;
; -0.454 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[24] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.144     ; 1.257      ;
; -0.454 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_0[26] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.144     ; 1.257      ;
; -0.436 ; debug_mux:debug_mux_ins|current_mode                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|rd_req_last                                                                                                                                                                                                                   ; debug_mux:debug_mux_ins|current_mode                           ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.388      ; 1.366      ;
; -0.431 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_0[33] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.150     ; 1.228      ;
; -0.402 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[1]                                                                                                                                                                                                                    ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.117     ; 1.232      ;
; -0.402 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[2]                                                                                                                                                                                                                    ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.117     ; 1.232      ;
; -0.402 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[3]                                                                                                                                                                                                                    ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.117     ; 1.232      ;
; -0.402 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[4]                                                                                                                                                                                                                    ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.117     ; 1.232      ;
; -0.402 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[5]                                                                                                                                                                                                                    ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.117     ; 1.232      ;
; -0.402 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[6]                                                                                                                                                                                                                    ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.117     ; 1.232      ;
; -0.402 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[7]                                                                                                                                                                                                                    ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.117     ; 1.232      ;
; -0.402 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[8]                                                                                                                                                                                                                    ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.117     ; 1.232      ;
; -0.402 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[9]                                                                                                                                                                                                                    ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.117     ; 1.232      ;
; -0.402 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[10]                                                                                                                                                                                                                   ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.117     ; 1.232      ;
; -0.402 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[11]                                                                                                                                                                                                                   ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.117     ; 1.232      ;
; -0.394 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[23] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.133     ; 1.208      ;
; -0.367 ; sensor_filter_mid:sensor_filter|req_out                                                                                                                                              ; capture:capture_ins|sdram_controller:u_meme_controller|avm_read                                                                                                                                                                                                                      ; shape_finder:shape_finder_ins|data_req                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.245     ; 1.069      ;
; -0.358 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_0[34] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.153     ; 1.152      ;
; -0.358 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_0[20] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.153     ; 1.152      ;
; -0.357 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_0[38] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.153     ; 1.151      ;
; -0.357 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_0[37] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.153     ; 1.151      ;
; -0.357 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_0[36] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.153     ; 1.151      ;
; -0.357 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_0[32] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.153     ; 1.151      ;
; -0.357 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_0[27] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.153     ; 1.151      ;
; -0.356 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_0[40] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.153     ; 1.150      ;
; -0.356 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_0[35] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.153     ; 1.150      ;
; -0.356 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_0[22] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.153     ; 1.150      ;
; -0.356 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_0[25] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.153     ; 1.150      ;
; -0.355 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_0[39] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.153     ; 1.149      ;
; -0.355 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_0[30] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.153     ; 1.149      ;
; -0.355 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_0[31] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.153     ; 1.149      ;
; -0.355 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_0[21] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.153     ; 1.149      ;
; -0.351 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_read                                                                                                                                                                                                                      ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.091     ; 1.207      ;
; -0.336 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|dout_vld                                                                                                                                                                                                                      ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.091     ; 1.192      ;
; -0.323 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[0]                                                                                                                                                                                                                    ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.121     ; 1.149      ;
; -0.319 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[33] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.142     ; 1.124      ;
; -0.283 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[26] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.144     ; 1.086      ;
; -0.280 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_0[24] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.144     ; 1.083      ;
; -0.269 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_0[29] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.150     ; 1.066      ;
; -0.256 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_0[28] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.150     ; 1.053      ;
; -0.256 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_0[18] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.150     ; 1.053      ;
; -0.238 ; sensor_filter_mid:sensor_filter|req_out                                                                                                                                              ; capture:capture_ins|sdram_controller:u_meme_controller|dout_vld                                                                                                                                                                                                                      ; shape_finder:shape_finder_ins|data_req                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.245     ; 0.940      ;
; -0.157 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_0[23] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.133     ; 0.971      ;
; -0.156 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_0[19] ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.133     ; 0.970      ;
; -0.152 ; sensor_filter_mid:sensor_filter|req_out                                                                                                                                              ; capture:capture_ins|sdram_controller:u_meme_controller|rd_req_last                                                                                                                                                                                                                   ; shape_finder:shape_finder_ins|data_req                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.278     ; 0.821      ;
; -0.138 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[20]                                                                                                                                                                                                                   ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.115     ; 0.970      ;
; -0.138 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[12]                                                                                                                                                                                                                   ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.115     ; 0.970      ;
; -0.138 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[13]                                                                                                                                                                                                                   ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.115     ; 0.970      ;
; -0.138 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[14]                                                                                                                                                                                                                   ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.115     ; 0.970      ;
; -0.138 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[15]                                                                                                                                                                                                                   ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.115     ; 0.970      ;
; -0.138 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[16]                                                                                                                                                                                                                   ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.115     ; 0.970      ;
; -0.138 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[17]                                                                                                                                                                                                                   ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.115     ; 0.970      ;
; -0.138 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[18]                                                                                                                                                                                                                   ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.115     ; 0.970      ;
; -0.138 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[19]                                                                                                                                                                                                                   ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.115     ; 0.970      ;
; -0.138 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[21]                                                                                                                                                                                                                   ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.115     ; 0.970      ;
; -0.138 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[22]                                                                                                                                                                                                                   ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.115     ; 0.970      ;
; -0.138 ; capture:capture_ins|frame_over_latch                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[23]                                                                                                                                                                                                                   ; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.115     ; 0.970      ;
; 0.017  ; debug_mux:debug_mux_ins|current_mode                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_read                                                                                                                                                                                                                      ; debug_mux:debug_mux_ins|current_mode                           ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.421      ; 1.446      ;
; 0.064  ; uart_watcher:uart_watcher_ins|sdram_rd_req                                                                                                                                           ; capture:capture_ins|sdram_controller:u_meme_controller|avm_read                                                                                                                                                                                                                      ; uart_watcher:uart_watcher_ins|get_image                        ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.103     ; 0.780      ;
; 0.097  ; debug_mux:debug_mux_ins|current_mode                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|dout_vld                                                                                                                                                                                                                      ; debug_mux:debug_mux_ins|current_mode                           ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.421      ; 1.366      ;
; 0.103  ; uart_watcher:uart_watcher_ins|sdram_rd_req                                                                                                                                           ; capture:capture_ins|sdram_controller:u_meme_controller|dout_vld                                                                                                                                                                                                                      ; uart_watcher:uart_watcher_ins|get_image                        ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.103     ; 0.741      ;
; 0.232  ; debug_mux:debug_mux_ins|current_mode                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|rd_req_last                                                                                                                                                                                                                   ; debug_mux:debug_mux_ins|current_mode                           ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.388      ; 1.198      ;
; 0.279  ; uart_watcher:uart_watcher_ins|sdram_rd_req                                                                                                                                           ; capture:capture_ins|sdram_controller:u_meme_controller|rd_req_last                                                                                                                                                                                                                   ; uart_watcher:uart_watcher_ins|get_image                        ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.136     ; 0.532      ;
; 2.072  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb         ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[1]                                                                                                                                                                                                                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 3.959        ; -0.070     ; 1.804      ;
; 2.072  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb         ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[2]                                                                                                                                                                                                                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 3.959        ; -0.070     ; 1.804      ;
; 2.072  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb         ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[3]                                                                                                                                                                                                                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 3.959        ; -0.070     ; 1.804      ;
; 2.072  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb         ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[4]                                                                                                                                                                                                                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 3.959        ; -0.070     ; 1.804      ;
; 2.072  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb         ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[5]                                                                                                                                                                                                                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 3.959        ; -0.070     ; 1.804      ;
; 2.072  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb         ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[6]                                                                                                                                                                                                                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 3.959        ; -0.070     ; 1.804      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_10hz'                                                                                                                                                                            ;
+--------+----------------------------------------------+----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                      ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -1.036 ; full_mover:full_mover_ins|delay_counter[0]   ; full_mover:full_mover_ins|delay_output       ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.024     ; 2.019      ;
; -0.931 ; full_mover:full_mover_ins|delay_counter[2]   ; full_mover:full_mover_ins|delay_output       ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.024     ; 1.914      ;
; -0.875 ; full_mover:full_mover_ins|delay_counter[1]   ; full_mover:full_mover_ins|delay_output       ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.024     ; 1.858      ;
; -0.857 ; full_mover:full_mover_ins|delay_counter[3]   ; full_mover:full_mover_ins|delay_output       ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.024     ; 1.840      ;
; -0.828 ; full_mover:full_mover_ins|delay_counter[0]   ; full_mover:full_mover_ins|delay_counter[4]   ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.024     ; 1.811      ;
; -0.828 ; full_mover:full_mover_ins|delay_counter[0]   ; full_mover:full_mover_ins|delay_counter[1]   ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.024     ; 1.811      ;
; -0.828 ; full_mover:full_mover_ins|delay_counter[0]   ; full_mover:full_mover_ins|delay_counter[2]   ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.024     ; 1.811      ;
; -0.828 ; full_mover:full_mover_ins|delay_counter[0]   ; full_mover:full_mover_ins|delay_counter[3]   ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.024     ; 1.811      ;
; -0.826 ; full_mover:full_mover_ins|delay_counter[0]   ; full_mover:full_mover_ins|delay_counter[0]   ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.022     ; 1.811      ;
; -0.758 ; full_mover:full_mover_ins|delay_compare[3]   ; full_mover:full_mover_ins|delay_output       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 0.739      ; 2.404      ;
; -0.727 ; full_mover:full_mover_ins|delay_compare[2]   ; full_mover:full_mover_ins|delay_output       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 0.739      ; 2.373      ;
; -0.724 ; full_mover:full_mover_ins|delay_compare[0]   ; full_mover:full_mover_ins|delay_output       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 0.739      ; 2.370      ;
; -0.723 ; full_mover:full_mover_ins|delay_counter[2]   ; full_mover:full_mover_ins|delay_counter[4]   ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.024     ; 1.706      ;
; -0.723 ; full_mover:full_mover_ins|delay_counter[2]   ; full_mover:full_mover_ins|delay_counter[0]   ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.024     ; 1.706      ;
; -0.723 ; full_mover:full_mover_ins|delay_counter[2]   ; full_mover:full_mover_ins|delay_counter[1]   ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.024     ; 1.706      ;
; -0.723 ; full_mover:full_mover_ins|delay_counter[2]   ; full_mover:full_mover_ins|delay_counter[3]   ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.024     ; 1.706      ;
; -0.721 ; full_mover:full_mover_ins|delay_counter[2]   ; full_mover:full_mover_ins|delay_counter[2]   ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.022     ; 1.706      ;
; -0.688 ; full_mover:full_mover_ins|delay_compare[1]   ; full_mover:full_mover_ins|delay_output       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 0.739      ; 2.334      ;
; -0.667 ; full_mover:full_mover_ins|delay_counter[1]   ; full_mover:full_mover_ins|delay_counter[4]   ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.024     ; 1.650      ;
; -0.667 ; full_mover:full_mover_ins|delay_counter[1]   ; full_mover:full_mover_ins|delay_counter[0]   ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.024     ; 1.650      ;
; -0.667 ; full_mover:full_mover_ins|delay_counter[1]   ; full_mover:full_mover_ins|delay_counter[2]   ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.024     ; 1.650      ;
; -0.667 ; full_mover:full_mover_ins|delay_counter[1]   ; full_mover:full_mover_ins|delay_counter[3]   ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.024     ; 1.650      ;
; -0.665 ; full_mover:full_mover_ins|delay_counter[1]   ; full_mover:full_mover_ins|delay_counter[1]   ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.022     ; 1.650      ;
; -0.649 ; full_mover:full_mover_ins|delay_counter[3]   ; full_mover:full_mover_ins|delay_counter[4]   ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.024     ; 1.632      ;
; -0.649 ; full_mover:full_mover_ins|delay_counter[3]   ; full_mover:full_mover_ins|delay_counter[0]   ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.024     ; 1.632      ;
; -0.649 ; full_mover:full_mover_ins|delay_counter[3]   ; full_mover:full_mover_ins|delay_counter[1]   ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.024     ; 1.632      ;
; -0.649 ; full_mover:full_mover_ins|delay_counter[3]   ; full_mover:full_mover_ins|delay_counter[2]   ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.024     ; 1.632      ;
; -0.647 ; full_mover:full_mover_ins|delay_counter[3]   ; full_mover:full_mover_ins|delay_counter[3]   ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.022     ; 1.632      ;
; -0.550 ; full_mover:full_mover_ins|delay_compare[3]   ; full_mover:full_mover_ins|delay_counter[4]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 0.739      ; 2.196      ;
; -0.550 ; full_mover:full_mover_ins|delay_compare[3]   ; full_mover:full_mover_ins|delay_counter[0]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 0.739      ; 2.196      ;
; -0.550 ; full_mover:full_mover_ins|delay_compare[3]   ; full_mover:full_mover_ins|delay_counter[1]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 0.739      ; 2.196      ;
; -0.550 ; full_mover:full_mover_ins|delay_compare[3]   ; full_mover:full_mover_ins|delay_counter[2]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 0.739      ; 2.196      ;
; -0.550 ; full_mover:full_mover_ins|delay_compare[3]   ; full_mover:full_mover_ins|delay_counter[3]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 0.739      ; 2.196      ;
; -0.519 ; full_mover:full_mover_ins|delay_compare[2]   ; full_mover:full_mover_ins|delay_counter[4]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 0.739      ; 2.165      ;
; -0.519 ; full_mover:full_mover_ins|delay_compare[2]   ; full_mover:full_mover_ins|delay_counter[0]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 0.739      ; 2.165      ;
; -0.519 ; full_mover:full_mover_ins|delay_compare[2]   ; full_mover:full_mover_ins|delay_counter[1]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 0.739      ; 2.165      ;
; -0.519 ; full_mover:full_mover_ins|delay_compare[2]   ; full_mover:full_mover_ins|delay_counter[2]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 0.739      ; 2.165      ;
; -0.519 ; full_mover:full_mover_ins|delay_compare[2]   ; full_mover:full_mover_ins|delay_counter[3]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 0.739      ; 2.165      ;
; -0.516 ; full_mover:full_mover_ins|delay_compare[0]   ; full_mover:full_mover_ins|delay_counter[4]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 0.739      ; 2.162      ;
; -0.516 ; full_mover:full_mover_ins|delay_compare[0]   ; full_mover:full_mover_ins|delay_counter[0]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 0.739      ; 2.162      ;
; -0.516 ; full_mover:full_mover_ins|delay_compare[0]   ; full_mover:full_mover_ins|delay_counter[1]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 0.739      ; 2.162      ;
; -0.516 ; full_mover:full_mover_ins|delay_compare[0]   ; full_mover:full_mover_ins|delay_counter[2]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 0.739      ; 2.162      ;
; -0.516 ; full_mover:full_mover_ins|delay_compare[0]   ; full_mover:full_mover_ins|delay_counter[3]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 0.739      ; 2.162      ;
; -0.480 ; full_mover:full_mover_ins|delay_compare[1]   ; full_mover:full_mover_ins|delay_counter[4]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 0.739      ; 2.126      ;
; -0.480 ; full_mover:full_mover_ins|delay_compare[1]   ; full_mover:full_mover_ins|delay_counter[0]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 0.739      ; 2.126      ;
; -0.480 ; full_mover:full_mover_ins|delay_compare[1]   ; full_mover:full_mover_ins|delay_counter[1]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 0.739      ; 2.126      ;
; -0.480 ; full_mover:full_mover_ins|delay_compare[1]   ; full_mover:full_mover_ins|delay_counter[2]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 0.739      ; 2.126      ;
; -0.480 ; full_mover:full_mover_ins|delay_compare[1]   ; full_mover:full_mover_ins|delay_counter[3]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 0.739      ; 2.126      ;
; -0.398 ; full_mover:full_mover_ins|delay_counter[4]   ; full_mover:full_mover_ins|delay_output       ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.024     ; 1.381      ;
; -0.190 ; full_mover:full_mover_ins|delay_counter[4]   ; full_mover:full_mover_ins|delay_counter[0]   ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.024     ; 1.173      ;
; -0.190 ; full_mover:full_mover_ins|delay_counter[4]   ; full_mover:full_mover_ins|delay_counter[1]   ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.024     ; 1.173      ;
; -0.190 ; full_mover:full_mover_ins|delay_counter[4]   ; full_mover:full_mover_ins|delay_counter[2]   ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.024     ; 1.173      ;
; -0.190 ; full_mover:full_mover_ins|delay_counter[4]   ; full_mover:full_mover_ins|delay_counter[3]   ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.024     ; 1.173      ;
; -0.188 ; full_mover:full_mover_ins|delay_counter[4]   ; full_mover:full_mover_ins|delay_counter[4]   ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.022     ; 1.173      ;
; 0.459  ; capture:capture_ins|latency_of_fifo_reset[1] ; capture:capture_ins|fifo_ok_status           ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.022     ; 0.526      ;
; 0.460  ; capture:capture_ins|latency_of_fifo_reset[2] ; capture:capture_ins|latency_of_fifo_reset[1] ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.022     ; 0.525      ;
; 0.461  ; capture:capture_ins|latency_of_fifo_reset[1] ; capture:capture_ins|latency_of_fifo_reset[0] ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.022     ; 0.524      ;
; 0.461  ; capture:capture_ins|latency_of_fifo_reset[0] ; capture:capture_ins|latency_of_fifo_reset[2] ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.022     ; 0.524      ;
; 0.472  ; capture:capture_ins|latency_of_fifo_reset[2] ; capture:capture_ins|fifo_ok_status           ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.022     ; 0.513      ;
; 0.596  ; capture:capture_ins|latency_of_fifo_reset[2] ; capture:capture_ins|latency_of_fifo_reset[0] ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.022     ; 0.389      ;
; 0.599  ; capture:capture_ins|latency_of_fifo_reset[1] ; capture:capture_ins|latency_of_fifo_reset[2] ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.022     ; 0.386      ;
; 0.600  ; capture:capture_ins|latency_of_fifo_reset[0] ; capture:capture_ins|latency_of_fifo_reset[1] ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.022     ; 0.385      ;
; 0.600  ; capture:capture_ins|latency_of_fifo_reset[0] ; capture:capture_ins|fifo_ok_status           ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.022     ; 0.385      ;
; 0.626  ; capture:capture_ins|latency_of_fifo_reset[1] ; capture:capture_ins|latency_of_fifo_reset[1] ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.022     ; 0.359      ;
; 0.626  ; capture:capture_ins|latency_of_fifo_reset[2] ; capture:capture_ins|latency_of_fifo_reset[2] ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.022     ; 0.359      ;
; 0.626  ; capture:capture_ins|latency_of_fifo_reset[0] ; capture:capture_ins|latency_of_fifo_reset[0] ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.022     ; 0.359      ;
; 0.635  ; full_mover:full_mover_ins|delay_output       ; full_mover:full_mover_ins|delay_output       ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.022     ; 0.350      ;
; 0.635  ; capture:capture_ins|fifo_ok_status           ; capture:capture_ins|fifo_ok_status           ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.022     ; 0.350      ;
+--------+----------------------------------------------+----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                     ;
+--------+----------------------------------------+-----------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                             ; Launch Clock                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-----------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; -1.010 ; soft_rst_last                          ; sensor_filter_mid:sensor_filter|Y[9]                ; clock_10hz                             ; clk         ; 1.000        ; 0.052      ; 2.049      ;
; -1.010 ; soft_rst_last                          ; sensor_filter_mid:sensor_filter|Y[8]                ; clock_10hz                             ; clk         ; 1.000        ; 0.052      ; 2.049      ;
; -1.010 ; soft_rst_last                          ; sensor_filter_mid:sensor_filter|Y[11]               ; clock_10hz                             ; clk         ; 1.000        ; 0.052      ; 2.049      ;
; -1.010 ; soft_rst_last                          ; sensor_filter_mid:sensor_filter|Y[12]               ; clock_10hz                             ; clk         ; 1.000        ; 0.052      ; 2.049      ;
; -1.010 ; soft_rst_last                          ; sensor_filter_mid:sensor_filter|Y[10]               ; clock_10hz                             ; clk         ; 1.000        ; 0.052      ; 2.049      ;
; -1.010 ; soft_rst_last                          ; sensor_filter_mid:sensor_filter|Y[4]                ; clock_10hz                             ; clk         ; 1.000        ; 0.052      ; 2.049      ;
; -1.010 ; soft_rst_last                          ; sensor_filter_mid:sensor_filter|Y[5]                ; clock_10hz                             ; clk         ; 1.000        ; 0.052      ; 2.049      ;
; -1.010 ; soft_rst_last                          ; sensor_filter_mid:sensor_filter|Y[7]                ; clock_10hz                             ; clk         ; 1.000        ; 0.052      ; 2.049      ;
; -1.010 ; soft_rst_last                          ; sensor_filter_mid:sensor_filter|Y[3]                ; clock_10hz                             ; clk         ; 1.000        ; 0.052      ; 2.049      ;
; -1.010 ; soft_rst_last                          ; sensor_filter_mid:sensor_filter|Y[6]                ; clock_10hz                             ; clk         ; 1.000        ; 0.052      ; 2.049      ;
; -1.006 ; soft_rst_last                          ; sensor_filter_mid:sensor_filter|U[1]                ; clock_10hz                             ; clk         ; 1.000        ; 0.053      ; 2.046      ;
; -1.000 ; soft_rst_last                          ; sensor_filter_mid:sensor_filter|U[2]                ; clock_10hz                             ; clk         ; 1.000        ; 0.051      ; 2.038      ;
; -1.000 ; soft_rst_last                          ; sensor_filter_mid:sensor_filter|V[1]                ; clock_10hz                             ; clk         ; 1.000        ; 0.051      ; 2.038      ;
; -0.981 ; soft_rst_last                          ; sensor_filter_mid:sensor_filter|Y[14]               ; clock_10hz                             ; clk         ; 1.000        ; 0.053      ; 2.021      ;
; -0.981 ; soft_rst_last                          ; sensor_filter_mid:sensor_filter|Y[15]               ; clock_10hz                             ; clk         ; 1.000        ; 0.053      ; 2.021      ;
; -0.981 ; soft_rst_last                          ; sensor_filter_mid:sensor_filter|Y[17]               ; clock_10hz                             ; clk         ; 1.000        ; 0.053      ; 2.021      ;
; -0.981 ; soft_rst_last                          ; sensor_filter_mid:sensor_filter|Y[16]               ; clock_10hz                             ; clk         ; 1.000        ; 0.053      ; 2.021      ;
; -0.981 ; soft_rst_last                          ; sensor_filter_mid:sensor_filter|Y[13]               ; clock_10hz                             ; clk         ; 1.000        ; 0.053      ; 2.021      ;
; -0.981 ; soft_rst_last                          ; sensor_filter_mid:sensor_filter|Y[19]               ; clock_10hz                             ; clk         ; 1.000        ; 0.053      ; 2.021      ;
; -0.981 ; soft_rst_last                          ; sensor_filter_mid:sensor_filter|Y[20]               ; clock_10hz                             ; clk         ; 1.000        ; 0.053      ; 2.021      ;
; -0.981 ; soft_rst_last                          ; sensor_filter_mid:sensor_filter|Y[22]               ; clock_10hz                             ; clk         ; 1.000        ; 0.053      ; 2.021      ;
; -0.981 ; soft_rst_last                          ; sensor_filter_mid:sensor_filter|Y[18]               ; clock_10hz                             ; clk         ; 1.000        ; 0.053      ; 2.021      ;
; -0.981 ; soft_rst_last                          ; sensor_filter_mid:sensor_filter|Y[21]               ; clock_10hz                             ; clk         ; 1.000        ; 0.053      ; 2.021      ;
; -0.938 ; soft_rst_last                          ; sensor_filter_mid:sensor_filter|U[0]                ; clock_10hz                             ; clk         ; 1.000        ; 0.050      ; 1.975      ;
; -0.938 ; soft_rst_last                          ; sensor_filter_mid:sensor_filter|Y[1]                ; clock_10hz                             ; clk         ; 1.000        ; 0.050      ; 1.975      ;
; -0.938 ; soft_rst_last                          ; sensor_filter_mid:sensor_filter|Y[2]                ; clock_10hz                             ; clk         ; 1.000        ; 0.050      ; 1.975      ;
; -0.938 ; soft_rst_last                          ; sensor_filter_mid:sensor_filter|Y[0]                ; clock_10hz                             ; clk         ; 1.000        ; 0.050      ; 1.975      ;
; -0.938 ; soft_rst_last                          ; sensor_filter_mid:sensor_filter|V[0]                ; clock_10hz                             ; clk         ; 1.000        ; 0.050      ; 1.975      ;
; -0.666 ; soft_rst_last                          ; uart_watcher:uart_watcher_ins|get_image             ; clock_10hz                             ; clk         ; 1.000        ; 0.062      ; 1.715      ;
; -0.451 ; shape_finder:shape_finder_ins|data_req ; sensor_filter_mid:sensor_filter|work_state[1]       ; shape_finder:shape_finder_ins|data_req ; clk         ; 0.500        ; 1.145      ; 2.188      ;
; -0.449 ; soft_rst_last                          ; uart_watcher:uart_watcher_ins|uart_data[4]          ; clock_10hz                             ; clk         ; 1.000        ; 0.054      ; 1.490      ;
; -0.449 ; soft_rst_last                          ; uart_watcher:uart_watcher_ins|uart_data[2]          ; clock_10hz                             ; clk         ; 1.000        ; 0.054      ; 1.490      ;
; -0.449 ; soft_rst_last                          ; uart_watcher:uart_watcher_ins|uart_data[0]          ; clock_10hz                             ; clk         ; 1.000        ; 0.054      ; 1.490      ;
; -0.446 ; debug_mux:debug_mux_ins|current_mode   ; debug_mux:debug_mux_ins|current_mode                ; debug_mux:debug_mux_ins|current_mode   ; clk         ; 0.500        ; 1.146      ; 2.174      ;
; -0.443 ; shape_finder:shape_finder_ins|data_req ; sensor_filter_mid:sensor_filter|red_color_data[5]   ; shape_finder:shape_finder_ins|data_req ; clk         ; 0.500        ; 1.144      ; 2.179      ;
; -0.443 ; shape_finder:shape_finder_ins|data_req ; sensor_filter_mid:sensor_filter|red_color_data[6]   ; shape_finder:shape_finder_ins|data_req ; clk         ; 0.500        ; 1.144      ; 2.179      ;
; -0.437 ; shape_finder:shape_finder_ins|data_req ; sensor_filter_mid:sensor_filter|green_color_data[5] ; shape_finder:shape_finder_ins|data_req ; clk         ; 0.500        ; 1.129      ; 2.158      ;
; -0.437 ; shape_finder:shape_finder_ins|data_req ; sensor_filter_mid:sensor_filter|green_color_data[6] ; shape_finder:shape_finder_ins|data_req ; clk         ; 0.500        ; 1.129      ; 2.158      ;
; -0.437 ; shape_finder:shape_finder_ins|data_req ; sensor_filter_mid:sensor_filter|green_color_data[7] ; shape_finder:shape_finder_ins|data_req ; clk         ; 0.500        ; 1.129      ; 2.158      ;
; -0.425 ; shape_finder:shape_finder_ins|data_req ; sensor_filter_mid:sensor_filter|Y[9]                ; shape_finder:shape_finder_ins|data_req ; clk         ; 0.500        ; 1.140      ; 2.157      ;
; -0.425 ; shape_finder:shape_finder_ins|data_req ; sensor_filter_mid:sensor_filter|Y[8]                ; shape_finder:shape_finder_ins|data_req ; clk         ; 0.500        ; 1.140      ; 2.157      ;
; -0.425 ; shape_finder:shape_finder_ins|data_req ; sensor_filter_mid:sensor_filter|Y[11]               ; shape_finder:shape_finder_ins|data_req ; clk         ; 0.500        ; 1.140      ; 2.157      ;
; -0.425 ; shape_finder:shape_finder_ins|data_req ; sensor_filter_mid:sensor_filter|Y[12]               ; shape_finder:shape_finder_ins|data_req ; clk         ; 0.500        ; 1.140      ; 2.157      ;
; -0.425 ; shape_finder:shape_finder_ins|data_req ; sensor_filter_mid:sensor_filter|Y[10]               ; shape_finder:shape_finder_ins|data_req ; clk         ; 0.500        ; 1.140      ; 2.157      ;
; -0.425 ; shape_finder:shape_finder_ins|data_req ; sensor_filter_mid:sensor_filter|Y[4]                ; shape_finder:shape_finder_ins|data_req ; clk         ; 0.500        ; 1.140      ; 2.157      ;
; -0.425 ; shape_finder:shape_finder_ins|data_req ; sensor_filter_mid:sensor_filter|Y[5]                ; shape_finder:shape_finder_ins|data_req ; clk         ; 0.500        ; 1.140      ; 2.157      ;
; -0.425 ; shape_finder:shape_finder_ins|data_req ; sensor_filter_mid:sensor_filter|Y[7]                ; shape_finder:shape_finder_ins|data_req ; clk         ; 0.500        ; 1.140      ; 2.157      ;
; -0.425 ; shape_finder:shape_finder_ins|data_req ; sensor_filter_mid:sensor_filter|Y[3]                ; shape_finder:shape_finder_ins|data_req ; clk         ; 0.500        ; 1.140      ; 2.157      ;
; -0.425 ; shape_finder:shape_finder_ins|data_req ; sensor_filter_mid:sensor_filter|Y[6]                ; shape_finder:shape_finder_ins|data_req ; clk         ; 0.500        ; 1.140      ; 2.157      ;
; -0.423 ; shape_finder:shape_finder_ins|data_req ; sensor_filter_mid:sensor_filter|red_color_data[3]   ; shape_finder:shape_finder_ins|data_req ; clk         ; 0.500        ; 1.145      ; 2.160      ;
; -0.423 ; shape_finder:shape_finder_ins|data_req ; sensor_filter_mid:sensor_filter|red_color_data[4]   ; shape_finder:shape_finder_ins|data_req ; clk         ; 0.500        ; 1.145      ; 2.160      ;
; -0.423 ; shape_finder:shape_finder_ins|data_req ; sensor_filter_mid:sensor_filter|red_color_data[7]   ; shape_finder:shape_finder_ins|data_req ; clk         ; 0.500        ; 1.145      ; 2.160      ;
; -0.422 ; shape_finder:shape_finder_ins|data_req ; sensor_filter_mid:sensor_filter|green_color_data[2] ; shape_finder:shape_finder_ins|data_req ; clk         ; 0.500        ; 1.143      ; 2.157      ;
; -0.422 ; shape_finder:shape_finder_ins|data_req ; sensor_filter_mid:sensor_filter|green_color_data[3] ; shape_finder:shape_finder_ins|data_req ; clk         ; 0.500        ; 1.143      ; 2.157      ;
; -0.419 ; shape_finder:shape_finder_ins|data_req ; sensor_filter_mid:sensor_filter|U[1]                ; shape_finder:shape_finder_ins|data_req ; clk         ; 0.500        ; 1.141      ; 2.152      ;
; -0.417 ; shape_finder:shape_finder_ins|data_req ; sensor_filter_mid:sensor_filter|U[2]                ; shape_finder:shape_finder_ins|data_req ; clk         ; 0.500        ; 1.139      ; 2.148      ;
; -0.417 ; shape_finder:shape_finder_ins|data_req ; sensor_filter_mid:sensor_filter|V[1]                ; shape_finder:shape_finder_ins|data_req ; clk         ; 0.500        ; 1.139      ; 2.148      ;
; -0.413 ; shape_finder:shape_finder_ins|data_req ; sensor_filter_mid:sensor_filter|blue_color_data[4]  ; shape_finder:shape_finder_ins|data_req ; clk         ; 0.500        ; 1.141      ; 2.146      ;
; -0.413 ; shape_finder:shape_finder_ins|data_req ; sensor_filter_mid:sensor_filter|blue_color_data[6]  ; shape_finder:shape_finder_ins|data_req ; clk         ; 0.500        ; 1.141      ; 2.146      ;
; -0.413 ; shape_finder:shape_finder_ins|data_req ; sensor_filter_mid:sensor_filter|blue_color_data[7]  ; shape_finder:shape_finder_ins|data_req ; clk         ; 0.500        ; 1.141      ; 2.146      ;
; -0.408 ; shape_finder:shape_finder_ins|data_req ; sensor_filter_mid:sensor_filter|Y[14]               ; shape_finder:shape_finder_ins|data_req ; clk         ; 0.500        ; 1.141      ; 2.141      ;
; -0.408 ; shape_finder:shape_finder_ins|data_req ; sensor_filter_mid:sensor_filter|Y[15]               ; shape_finder:shape_finder_ins|data_req ; clk         ; 0.500        ; 1.141      ; 2.141      ;
; -0.408 ; shape_finder:shape_finder_ins|data_req ; sensor_filter_mid:sensor_filter|Y[17]               ; shape_finder:shape_finder_ins|data_req ; clk         ; 0.500        ; 1.141      ; 2.141      ;
; -0.408 ; shape_finder:shape_finder_ins|data_req ; sensor_filter_mid:sensor_filter|Y[16]               ; shape_finder:shape_finder_ins|data_req ; clk         ; 0.500        ; 1.141      ; 2.141      ;
; -0.408 ; shape_finder:shape_finder_ins|data_req ; sensor_filter_mid:sensor_filter|Y[13]               ; shape_finder:shape_finder_ins|data_req ; clk         ; 0.500        ; 1.141      ; 2.141      ;
; -0.408 ; shape_finder:shape_finder_ins|data_req ; sensor_filter_mid:sensor_filter|Y[19]               ; shape_finder:shape_finder_ins|data_req ; clk         ; 0.500        ; 1.141      ; 2.141      ;
; -0.408 ; shape_finder:shape_finder_ins|data_req ; sensor_filter_mid:sensor_filter|Y[20]               ; shape_finder:shape_finder_ins|data_req ; clk         ; 0.500        ; 1.141      ; 2.141      ;
; -0.408 ; shape_finder:shape_finder_ins|data_req ; sensor_filter_mid:sensor_filter|Y[22]               ; shape_finder:shape_finder_ins|data_req ; clk         ; 0.500        ; 1.141      ; 2.141      ;
; -0.408 ; shape_finder:shape_finder_ins|data_req ; sensor_filter_mid:sensor_filter|Y[18]               ; shape_finder:shape_finder_ins|data_req ; clk         ; 0.500        ; 1.141      ; 2.141      ;
; -0.408 ; shape_finder:shape_finder_ins|data_req ; sensor_filter_mid:sensor_filter|Y[21]               ; shape_finder:shape_finder_ins|data_req ; clk         ; 0.500        ; 1.141      ; 2.141      ;
; -0.399 ; soft_rst_last                          ; sensor_filter_mid:sensor_filter|U[7]                ; clock_10hz                             ; clk         ; 1.000        ; 0.053      ; 1.439      ;
; -0.399 ; soft_rst_last                          ; sensor_filter_mid:sensor_filter|U[15]               ; clock_10hz                             ; clk         ; 1.000        ; 0.053      ; 1.439      ;
; -0.399 ; soft_rst_last                          ; sensor_filter_mid:sensor_filter|U[16]               ; clock_10hz                             ; clk         ; 1.000        ; 0.053      ; 1.439      ;
; -0.399 ; soft_rst_last                          ; sensor_filter_mid:sensor_filter|U[4]                ; clock_10hz                             ; clk         ; 1.000        ; 0.053      ; 1.439      ;
; -0.399 ; soft_rst_last                          ; sensor_filter_mid:sensor_filter|U[5]                ; clock_10hz                             ; clk         ; 1.000        ; 0.053      ; 1.439      ;
; -0.399 ; soft_rst_last                          ; sensor_filter_mid:sensor_filter|U[6]                ; clock_10hz                             ; clk         ; 1.000        ; 0.053      ; 1.439      ;
; -0.396 ; soft_rst_last                          ; sensor_filter_mid:sensor_filter|U[9]                ; clock_10hz                             ; clk         ; 1.000        ; 0.051      ; 1.434      ;
; -0.396 ; soft_rst_last                          ; sensor_filter_mid:sensor_filter|U[11]               ; clock_10hz                             ; clk         ; 1.000        ; 0.051      ; 1.434      ;
; -0.396 ; soft_rst_last                          ; sensor_filter_mid:sensor_filter|U[12]               ; clock_10hz                             ; clk         ; 1.000        ; 0.051      ; 1.434      ;
; -0.396 ; soft_rst_last                          ; sensor_filter_mid:sensor_filter|V[12]               ; clock_10hz                             ; clk         ; 1.000        ; 0.051      ; 1.434      ;
; -0.396 ; soft_rst_last                          ; sensor_filter_mid:sensor_filter|V[15]               ; clock_10hz                             ; clk         ; 1.000        ; 0.051      ; 1.434      ;
; -0.394 ; shape_finder:shape_finder_ins|data_req ; sensor_filter_mid:sensor_filter|blue_color_data[3]  ; shape_finder:shape_finder_ins|data_req ; clk         ; 0.500        ; 1.152      ; 2.138      ;
; -0.393 ; soft_rst_last                          ; sensor_filter_mid:sensor_filter|U[13]               ; clock_10hz                             ; clk         ; 1.000        ; 0.052      ; 1.432      ;
; -0.393 ; soft_rst_last                          ; sensor_filter_mid:sensor_filter|U[14]               ; clock_10hz                             ; clk         ; 1.000        ; 0.052      ; 1.432      ;
; -0.393 ; soft_rst_last                          ; sensor_filter_mid:sensor_filter|V[9]                ; clock_10hz                             ; clk         ; 1.000        ; 0.052      ; 1.432      ;
; -0.393 ; soft_rst_last                          ; sensor_filter_mid:sensor_filter|V[2]                ; clock_10hz                             ; clk         ; 1.000        ; 0.052      ; 1.432      ;
; -0.393 ; soft_rst_last                          ; sensor_filter_mid:sensor_filter|V[10]               ; clock_10hz                             ; clk         ; 1.000        ; 0.052      ; 1.432      ;
; -0.393 ; soft_rst_last                          ; sensor_filter_mid:sensor_filter|V[11]               ; clock_10hz                             ; clk         ; 1.000        ; 0.052      ; 1.432      ;
; -0.393 ; soft_rst_last                          ; sensor_filter_mid:sensor_filter|V[3]                ; clock_10hz                             ; clk         ; 1.000        ; 0.052      ; 1.432      ;
; -0.393 ; soft_rst_last                          ; sensor_filter_mid:sensor_filter|V[4]                ; clock_10hz                             ; clk         ; 1.000        ; 0.052      ; 1.432      ;
; -0.393 ; soft_rst_last                          ; sensor_filter_mid:sensor_filter|V[5]                ; clock_10hz                             ; clk         ; 1.000        ; 0.052      ; 1.432      ;
; -0.393 ; soft_rst_last                          ; sensor_filter_mid:sensor_filter|V[6]                ; clock_10hz                             ; clk         ; 1.000        ; 0.052      ; 1.432      ;
; -0.393 ; soft_rst_last                          ; sensor_filter_mid:sensor_filter|V[7]                ; clock_10hz                             ; clk         ; 1.000        ; 0.052      ; 1.432      ;
; -0.393 ; soft_rst_last                          ; sensor_filter_mid:sensor_filter|V[8]                ; clock_10hz                             ; clk         ; 1.000        ; 0.052      ; 1.432      ;
; -0.391 ; soft_rst_last                          ; uart_watcher:uart_watcher_ins|uart_data[6]          ; clock_10hz                             ; clk         ; 1.000        ; 0.057      ; 1.435      ;
; -0.391 ; soft_rst_last                          ; uart_watcher:uart_watcher_ins|uart_data[7]          ; clock_10hz                             ; clk         ; 1.000        ; 0.057      ; 1.435      ;
; -0.388 ; soft_rst_last                          ; sensor_filter_mid:sensor_filter|U[3]                ; clock_10hz                             ; clk         ; 1.000        ; 0.054      ; 1.429      ;
; -0.386 ; soft_rst_last                          ; sensor_filter_mid:sensor_filter|V_m[13]             ; clock_10hz                             ; clk         ; 1.000        ; 0.043      ; 1.416      ;
; -0.386 ; soft_rst_last                          ; sensor_filter_mid:sensor_filter|V_m[14]             ; clock_10hz                             ; clk         ; 1.000        ; 0.043      ; 1.416      ;
; -0.386 ; soft_rst_last                          ; sensor_filter_mid:sensor_filter|V_m[15]             ; clock_10hz                             ; clk         ; 1.000        ; 0.043      ; 1.416      ;
+--------+----------------------------------------+-----------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'capture:capture_ins|pclk_buf'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                          ; Launch Clock                                                   ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+------------------------------+--------------+------------+------------+
; -0.956 ; capture:capture_ins|frame_start_latch                                                                                                                                                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.500        ; 0.287      ; 1.740      ;
; -0.919 ; capture:capture_ins|frame_start_latch                                                                                                                                                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.500        ; 0.285      ; 1.701      ;
; -0.919 ; capture:capture_ins|frame_start_latch                                                                                                                                                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.500        ; 0.285      ; 1.701      ;
; -0.919 ; capture:capture_ins|frame_start_latch                                                                                                                                                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.500        ; 0.285      ; 1.701      ;
; -0.912 ; capture:capture_ins|frame_start_latch                                                                                                                                                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                 ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.500        ; 0.285      ; 1.694      ;
; -0.906 ; capture:capture_ins|href_buf                                                                                                                                                                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[2] ; capture:capture_ins|pclk_buf ; 0.042        ; 0.500      ; 1.355      ;
; -0.883 ; capture:capture_ins|frame_start_latch                                                                                                                                                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.500        ; 0.285      ; 1.665      ;
; -0.869 ; capture:capture_ins|href_buf                                                                                                                                                                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[2] ; capture:capture_ins|pclk_buf ; 0.042        ; 0.498      ; 1.316      ;
; -0.869 ; capture:capture_ins|href_buf                                                                                                                                                                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[2] ; capture:capture_ins|pclk_buf ; 0.042        ; 0.498      ; 1.316      ;
; -0.869 ; capture:capture_ins|href_buf                                                                                                                                                                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[2] ; capture:capture_ins|pclk_buf ; 0.042        ; 0.498      ; 1.316      ;
; -0.868 ; capture:capture_ins|frame_start_latch                                                                                                                                                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                 ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.500        ; 0.285      ; 1.650      ;
; -0.862 ; capture:capture_ins|href_buf                                                                                                                                                                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[2] ; capture:capture_ins|pclk_buf ; 0.042        ; 0.498      ; 1.309      ;
; -0.833 ; capture:capture_ins|href_buf                                                                                                                                                                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[2] ; capture:capture_ins|pclk_buf ; 0.042        ; 0.498      ; 1.280      ;
; -0.820 ; capture:capture_ins|frame_start_latch                                                                                                                                                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                 ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.500        ; 0.285      ; 1.602      ;
; -0.818 ; capture:capture_ins|href_buf                                                                                                                                                                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[2] ; capture:capture_ins|pclk_buf ; 0.042        ; 0.498      ; 1.265      ;
; -0.770 ; capture:capture_ins|href_buf                                                                                                                                                                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[2] ; capture:capture_ins|pclk_buf ; 0.042        ; 0.498      ; 1.217      ;
; -0.764 ; capture:capture_ins|href_buf                                                                                                                                                                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~porta_we_reg       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[2] ; capture:capture_ins|pclk_buf ; 0.042        ; 0.672      ; 1.407      ;
; -0.742 ; capture:capture_ins|frame_start_latch                                                                                                                                                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~porta_we_reg       ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.500        ; 0.459      ; 1.720      ;
; -0.733 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.034     ; 1.686      ;
; -0.710 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.034     ; 1.663      ;
; -0.704 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.036     ; 1.655      ;
; -0.704 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.036     ; 1.655      ;
; -0.704 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.036     ; 1.655      ;
; -0.700 ; capture:capture_ins|href_buf                                                                                                                                                                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[2] ; capture:capture_ins|pclk_buf ; 0.042        ; 0.498      ; 1.147      ;
; -0.692 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.027     ; 1.652      ;
; -0.689 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.036     ; 1.640      ;
; -0.680 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.036     ; 1.631      ;
; -0.680 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.036     ; 1.631      ;
; -0.680 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.036     ; 1.631      ;
; -0.678 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.036     ; 1.629      ;
; -0.678 ; capture:capture_ins|frame_start_latch                                                                                                                                                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.500        ; 0.285      ; 1.460      ;
; -0.677 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.036     ; 1.628      ;
; -0.666 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.036     ; 1.617      ;
; -0.665 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.029     ; 1.623      ;
; -0.665 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                       ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.029     ; 1.623      ;
; -0.665 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.029     ; 1.623      ;
; -0.661 ; capture:capture_ins|href_buf                                                                                                                                                                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~porta_address_reg0 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[2] ; capture:capture_ins|pclk_buf ; 0.042        ; 0.672      ; 1.304      ;
; -0.660 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.036     ; 1.611      ;
; -0.659 ; capture:capture_ins|href_buf                                                                                                                                                                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~porta_datain_reg0  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[2] ; capture:capture_ins|pclk_buf ; 0.042        ; 0.675      ; 1.305      ;
; -0.645 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~porta_we_reg       ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; 0.138      ; 1.792      ;
; -0.645 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.036     ; 1.596      ;
; -0.639 ; capture:capture_ins|frame_start_latch                                                                                                                                                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~porta_address_reg0 ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.500        ; 0.459      ; 1.617      ;
; -0.637 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.036     ; 1.588      ;
; -0.637 ; capture:capture_ins|frame_start_latch                                                                                                                                                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~porta_datain_reg0  ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.500        ; 0.462      ; 1.618      ;
; -0.630 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.036     ; 1.581      ;
; -0.629 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.036     ; 1.580      ;
; -0.622 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.036     ; 1.573      ;
; -0.597 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.036     ; 1.548      ;
; -0.591 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.036     ; 1.542      ;
; -0.586 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.029     ; 1.544      ;
; -0.576 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.036     ; 1.527      ;
; -0.575 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.029     ; 1.533      ;
; -0.574 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.036     ; 1.525      ;
; -0.561 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~porta_address_reg0 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; 0.138      ; 1.708      ;
; -0.561 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[5]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.029     ; 1.519      ;
; -0.561 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~porta_datain_reg0  ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; 0.141      ; 1.711      ;
; -0.560 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[4]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.029     ; 1.518      ;
; -0.559 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.029     ; 1.517      ;
; -0.551 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.029     ; 1.509      ;
; -0.543 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.036     ; 1.494      ;
; -0.541 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.036     ; 1.492      ;
; -0.512 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.036     ; 1.463      ;
; -0.505 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[3]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[1]                             ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.034     ; 1.458      ;
; -0.502 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[3]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[2]                             ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.034     ; 1.455      ;
; -0.501 ; capture:capture_ins|href_buf                                                                                                                                                                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[3]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[2] ; capture:capture_ins|pclk_buf ; 0.042        ; 0.491      ; 0.941      ;
; -0.501 ; capture:capture_ins|href_buf                                                                                                                                                                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[5]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[2] ; capture:capture_ins|pclk_buf ; 0.042        ; 0.491      ; 0.941      ;
; -0.501 ; capture:capture_ins|href_buf                                                                                                                                                                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[2] ; capture:capture_ins|pclk_buf ; 0.042        ; 0.491      ; 0.941      ;
; -0.501 ; capture:capture_ins|href_buf                                                                                                                                                                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[4]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[2] ; capture:capture_ins|pclk_buf ; 0.042        ; 0.491      ; 0.941      ;
; -0.501 ; capture:capture_ins|href_buf                                                                                                                                                                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[2]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[2] ; capture:capture_ins|pclk_buf ; 0.042        ; 0.491      ; 0.941      ;
; -0.501 ; capture:capture_ins|href_buf                                                                                                                                                                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[1]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[2] ; capture:capture_ins|pclk_buf ; 0.042        ; 0.491      ; 0.941      ;
; -0.501 ; capture:capture_ins|href_buf                                                                                                                                                                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[0]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[2] ; capture:capture_ins|pclk_buf ; 0.042        ; 0.491      ; 0.941      ;
; -0.490 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~porta_we_reg       ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; 0.138      ; 1.637      ;
; -0.479 ; capture:capture_ins|frame_start_latch                                                                                                                                                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[3]                                                ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.500        ; 0.278      ; 1.254      ;
; -0.479 ; capture:capture_ins|frame_start_latch                                                                                                                                                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[5]                                                ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.500        ; 0.278      ; 1.254      ;
; -0.479 ; capture:capture_ins|frame_start_latch                                                                                                                                                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.500        ; 0.278      ; 1.254      ;
; -0.479 ; capture:capture_ins|frame_start_latch                                                                                                                                                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[4]                                                ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.500        ; 0.278      ; 1.254      ;
; -0.479 ; capture:capture_ins|frame_start_latch                                                                                                                                                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[2]                                                ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.500        ; 0.278      ; 1.254      ;
; -0.479 ; capture:capture_ins|frame_start_latch                                                                                                                                                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[1]                                                ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.500        ; 0.278      ; 1.254      ;
; -0.479 ; capture:capture_ins|frame_start_latch                                                                                                                                                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[0]                                                ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.500        ; 0.278      ; 1.254      ;
; -0.450 ; capture:capture_ins|frame_start_latch                                                                                                                                                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.500        ; 0.285      ; 1.232      ;
; -0.424 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[3]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[3]                             ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.034     ; 1.377      ;
; -0.421 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.036     ; 1.372      ;
; -0.413 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[3] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.036     ; 1.364      ;
; -0.410 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[3]                                                ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.043     ; 1.354      ;
; -0.410 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[5]                                                ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.043     ; 1.354      ;
; -0.410 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.043     ; 1.354      ;
; -0.410 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[4]                                                ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.043     ; 1.354      ;
; -0.410 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[2]                                                ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.043     ; 1.354      ;
; -0.410 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[1]                                                ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.043     ; 1.354      ;
; -0.410 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[0]                                                ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.043     ; 1.354      ;
; -0.406 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~porta_address_reg0 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; 0.138      ; 1.553      ;
; -0.406 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~porta_datain_reg0  ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; 0.141      ; 1.556      ;
; -0.400 ; capture:capture_ins|href_buf                                                                                                                                                                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[2] ; capture:capture_ins|pclk_buf ; 0.042        ; 0.498      ; 0.847      ;
; -0.345 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[3]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|delayed_wrptr_g[2]                                        ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.027     ; 1.305      ;
; -0.306 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[4] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.039     ; 1.254      ;
; -0.288 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[2]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.029     ; 1.246      ;
; -0.285 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[4]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|delayed_wrptr_g[3]                                        ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.030     ; 1.242      ;
; -0.264 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[5]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~porta_address_reg0 ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; 0.145      ; 1.418      ;
; -0.255 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.036     ; 1.206      ;
; -0.255 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[3]                                                ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 1.000        ; -0.043     ; 1.199      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'debug_mux:debug_mux_ins|current_mode'                                                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+----------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                    ; To Node                                           ; Launch Clock                                                   ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+----------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.869 ; debug_mux:debug_mux_ins|uart_watcher_din[13]                                                                                                                 ; uart_watcher:uart_watcher_ins|uart_data_image[13] ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; -1.014     ; 0.178      ;
; -0.806 ; debug_mux:debug_mux_ins|uart_watcher_din[7]                                                                                                                  ; uart_watcher:uart_watcher_ins|uart_data_image[7]  ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; -0.869     ; 0.178      ;
; -0.748 ; debug_mux:debug_mux_ins|uart_watcher_din[9]                                                                                                                  ; uart_watcher:uart_watcher_ins|uart_data_image[9]  ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; -0.881     ; 0.182      ;
; -0.657 ; debug_mux:debug_mux_ins|uart_watcher_din[5]                                                                                                                  ; uart_watcher:uart_watcher_ins|uart_data_image[5]  ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; -1.013     ; 0.182      ;
; -0.631 ; debug_mux:debug_mux_ins|uart_watcher_din[6]                                                                                                                  ; uart_watcher:uart_watcher_ins|uart_data_image[6]  ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; -0.805     ; 0.177      ;
; -0.579 ; debug_mux:debug_mux_ins|uart_watcher_din[10]                                                                                                                 ; uart_watcher:uart_watcher_ins|uart_data_image[10] ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; -0.832     ; 0.178      ;
; -0.560 ; debug_mux:debug_mux_ins|uart_watcher_din[8]                                                                                                                  ; uart_watcher:uart_watcher_ins|uart_data_image[8]  ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; -0.893     ; 0.177      ;
; -0.553 ; debug_mux:debug_mux_ins|uart_watcher_din[3]                                                                                                                  ; uart_watcher:uart_watcher_ins|uart_data_image[3]  ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; -0.886     ; 0.179      ;
; -0.552 ; debug_mux:debug_mux_ins|uart_watcher_din[1]                                                                                                                  ; uart_watcher:uart_watcher_ins|uart_data_image[1]  ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; -0.886     ; 0.180      ;
; -0.551 ; debug_mux:debug_mux_ins|uart_watcher_din[15]                                                                                                                 ; uart_watcher:uart_watcher_ins|uart_data_image[15] ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; -0.803     ; 0.180      ;
; -0.550 ; debug_mux:debug_mux_ins|uart_watcher_din[11]                                                                                                                 ; uart_watcher:uart_watcher_ins|uart_data_image[11] ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; -0.800     ; 0.181      ;
; -0.549 ; debug_mux:debug_mux_ins|uart_watcher_din[14]                                                                                                                 ; uart_watcher:uart_watcher_ins|uart_data_image[14] ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; -0.802     ; 0.181      ;
; -0.530 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[0]  ; debug_mux:debug_mux_ins|sensor_filter_din[0]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; 1.272      ; 2.316      ;
; -0.528 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[13] ; debug_mux:debug_mux_ins|sensor_filter_din[13]     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; 1.275      ; 2.315      ;
; -0.519 ; debug_mux:debug_mux_ins|uart_watcher_din[12]                                                                                                                 ; uart_watcher:uart_watcher_ins|uart_data_image[12] ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; -0.759     ; 0.180      ;
; -0.498 ; debug_mux:debug_mux_ins|uart_watcher_din[4]                                                                                                                  ; uart_watcher:uart_watcher_ins|uart_data_image[4]  ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; -0.752     ; 0.178      ;
; -0.494 ; debug_mux:debug_mux_ins|uart_watcher_din[2]                                                                                                                  ; uart_watcher:uart_watcher_ins|uart_data_image[2]  ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; -0.748     ; 0.179      ;
; -0.493 ; debug_mux:debug_mux_ins|uart_watcher_din[0]                                                                                                                  ; uart_watcher:uart_watcher_ins|uart_data_image[0]  ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; -0.746     ; 0.180      ;
; -0.487 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[4]  ; debug_mux:debug_mux_ins|sensor_filter_din[4]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; 1.274      ; 2.274      ;
; -0.463 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[9]  ; debug_mux:debug_mux_ins|sensor_filter_din[9]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; 1.331      ; 2.227      ;
; -0.443 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[2]  ; debug_mux:debug_mux_ins|sensor_filter_din[2]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; 1.343      ; 2.221      ;
; -0.436 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[10] ; debug_mux:debug_mux_ins|sensor_filter_din[10]     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; 1.272      ; 2.223      ;
; -0.435 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[1]  ; debug_mux:debug_mux_ins|sensor_filter_din[1]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; 1.276      ; 2.224      ;
; -0.417 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[14] ; debug_mux:debug_mux_ins|sensor_filter_din[14]     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; 1.274      ; 2.199      ;
; -0.406 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[8]  ; debug_mux:debug_mux_ins|sensor_filter_din[8]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; 1.268      ; 2.182      ;
; -0.373 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[11] ; debug_mux:debug_mux_ins|sensor_filter_din[11]     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; 1.287      ; 2.172      ;
; -0.371 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[13] ; debug_mux:debug_mux_ins|uart_watcher_din[13]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 1.453      ; 1.807      ;
; -0.365 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[15] ; debug_mux:debug_mux_ins|sensor_filter_din[15]     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; 1.340      ; 2.140      ;
; -0.349 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[0]  ; debug_mux:debug_mux_ins|uart_watcher_din[0]       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 1.454      ; 1.786      ;
; -0.346 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[12] ; debug_mux:debug_mux_ins|sensor_filter_din[12]     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; 1.290      ; 2.146      ;
; -0.336 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[1]  ; debug_mux:debug_mux_ins|uart_watcher_din[1]       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 1.461      ; 1.780      ;
; -0.330 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[14] ; debug_mux:debug_mux_ins|uart_watcher_din[14]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 1.479      ; 1.793      ;
; -0.328 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[2]  ; debug_mux:debug_mux_ins|uart_watcher_din[2]       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 1.453      ; 1.764      ;
; -0.324 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[4]  ; debug_mux:debug_mux_ins|uart_watcher_din[4]       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 1.453      ; 1.760      ;
; -0.316 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[9]  ; debug_mux:debug_mux_ins|uart_watcher_din[9]       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 1.456      ; 1.769      ;
; -0.312 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[7]  ; debug_mux:debug_mux_ins|sensor_filter_din[7]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; 1.308      ; 2.133      ;
; -0.296 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[3]  ; debug_mux:debug_mux_ins|sensor_filter_din[3]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; 1.276      ; 2.085      ;
; -0.296 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[6]  ; debug_mux:debug_mux_ins|sensor_filter_din[6]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; 1.286      ; 2.097      ;
; -0.292 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[5]  ; debug_mux:debug_mux_ins|sensor_filter_din[5]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 1.000        ; 1.281      ; 2.150      ;
; -0.224 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[12] ; debug_mux:debug_mux_ins|uart_watcher_din[12]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 1.454      ; 1.662      ;
; -0.223 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[11] ; debug_mux:debug_mux_ins|uart_watcher_din[11]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 1.454      ; 1.661      ;
; -0.203 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[15] ; debug_mux:debug_mux_ins|uart_watcher_din[15]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 1.478      ; 1.665      ;
; -0.188 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[5]  ; debug_mux:debug_mux_ins|uart_watcher_din[5]       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 1.463      ; 1.636      ;
; -0.184 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[7]  ; debug_mux:debug_mux_ins|uart_watcher_din[7]       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 1.553      ; 1.660      ;
; -0.172 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[6]  ; debug_mux:debug_mux_ins|uart_watcher_din[6]       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 1.489      ; 1.644      ;
; -0.151 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[8]  ; debug_mux:debug_mux_ins|uart_watcher_din[8]       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 1.530      ; 1.603      ;
; -0.141 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[3]  ; debug_mux:debug_mux_ins|uart_watcher_din[3]       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 1.461      ; 1.585      ;
; -0.123 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[10] ; debug_mux:debug_mux_ins|uart_watcher_din[10]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 1.532      ; 1.577      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+----------------------------------------------------------------+--------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'capture:capture_ins|vsync_buf'                                                                                                                                     ;
+--------+---------------------------------------+---------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -0.481 ; capture:capture_ins|fifo_ok_status    ; capture:capture_ins|frame_start_latch ; clock_10hz                    ; capture:capture_ins|vsync_buf ; 0.500        ; -0.341     ; 0.647      ;
; -0.299 ; capture:capture_ins|frame_start_latch ; capture:capture_ins|frame_over_latch  ; capture:capture_ins|vsync_buf ; capture:capture_ins|vsync_buf ; 0.500        ; -0.265     ; 0.541      ;
; 0.633  ; capture:capture_ins|frame_start_latch ; capture:capture_ins|frame_start_latch ; capture:capture_ins|vsync_buf ; capture:capture_ins|vsync_buf ; 1.000        ; -0.024     ; 0.350      ;
; 0.635  ; capture:capture_ins|frame_over_latch  ; capture:capture_ins|frame_over_latch  ; capture:capture_ins|vsync_buf ; capture:capture_ins|vsync_buf ; 1.000        ; -0.022     ; 0.350      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                          ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 4.310  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[0] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.072     ; 1.646      ;
; 4.391  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[0] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.072     ; 1.565      ;
; 4.391  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[0] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.072     ; 1.565      ;
; 4.394  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[0] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~portb_address_reg0 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; 0.067      ; 1.723      ;
; 4.413  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[0] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.072     ; 1.543      ;
; 4.415  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[1] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.072     ; 1.541      ;
; 4.437  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[1] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~portb_address_reg0 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; 0.067      ; 1.680      ;
; 4.439  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[1] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.072     ; 1.517      ;
; 4.468  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[0] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.072     ; 1.488      ;
; 4.473  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[0] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.073     ; 1.482      ;
; 4.473  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[0] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.073     ; 1.482      ;
; 4.473  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[0] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[1]               ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.073     ; 1.482      ;
; 4.473  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[0] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]               ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.073     ; 1.482      ;
; 4.473  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[0] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[3]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.073     ; 1.482      ;
; 4.473  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[0] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[4]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.073     ; 1.482      ;
; 4.473  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[0] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[2]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.073     ; 1.482      ;
; 4.473  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[0] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[1]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.073     ; 1.482      ;
; 4.473  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[0] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[0]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.073     ; 1.482      ;
; 4.489  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[1] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.072     ; 1.467      ;
; 4.490  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[1] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.072     ; 1.466      ;
; 4.491  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[1] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.073     ; 1.464      ;
; 4.491  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[1] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.073     ; 1.464      ;
; 4.491  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[1] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[1]               ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.073     ; 1.464      ;
; 4.491  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[1] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]               ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.073     ; 1.464      ;
; 4.491  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[1] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[3]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.073     ; 1.464      ;
; 4.491  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[1] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[4]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.073     ; 1.464      ;
; 4.491  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[1] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[2]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.073     ; 1.464      ;
; 4.491  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[1] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[1]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.073     ; 1.464      ;
; 4.491  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[1] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[0]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.073     ; 1.464      ;
; 4.542  ; capture:capture_ins|sdram_controller:u_meme_controller|waitrequest_last                                                                                                                                                                                                             ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.093     ; 1.393      ;
; 4.566  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[1] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.072     ; 1.390      ;
; 4.587  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[0] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.072     ; 1.369      ;
; 4.616  ; capture:capture_ins|sdram_controller:u_meme_controller|waitrequest_last                                                                                                                                                                                                             ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.093     ; 1.319      ;
; 4.617  ; capture:capture_ins|sdram_controller:u_meme_controller|waitrequest_last                                                                                                                                                                                                             ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.093     ; 1.318      ;
; 4.621  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[1] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.072     ; 1.335      ;
; 4.693  ; capture:capture_ins|sdram_controller:u_meme_controller|waitrequest_last                                                                                                                                                                                                             ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.093     ; 1.242      ;
; 5.012  ; capture:capture_ins|sdram_controller:u_meme_controller|waitrequest_last                                                                                                                                                                                                             ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~portb_address_reg0 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; 0.046      ; 1.084      ;
; 5.031  ; capture:capture_ins|sdram_controller:u_meme_controller|waitrequest_last                                                                                                                                                                                                             ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.093     ; 0.904      ;
; 5.091  ; capture:capture_ins|sdram_controller:u_meme_controller|waitrequest_last                                                                                                                                                                                                             ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.094     ; 0.843      ;
; 5.091  ; capture:capture_ins|sdram_controller:u_meme_controller|waitrequest_last                                                                                                                                                                                                             ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.094     ; 0.843      ;
; 5.091  ; capture:capture_ins|sdram_controller:u_meme_controller|waitrequest_last                                                                                                                                                                                                             ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[1]               ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.094     ; 0.843      ;
; 5.091  ; capture:capture_ins|sdram_controller:u_meme_controller|waitrequest_last                                                                                                                                                                                                             ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]               ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.094     ; 0.843      ;
; 5.091  ; capture:capture_ins|sdram_controller:u_meme_controller|waitrequest_last                                                                                                                                                                                                             ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[3]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.094     ; 0.843      ;
; 5.091  ; capture:capture_ins|sdram_controller:u_meme_controller|waitrequest_last                                                                                                                                                                                                             ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[4]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.094     ; 0.843      ;
; 5.091  ; capture:capture_ins|sdram_controller:u_meme_controller|waitrequest_last                                                                                                                                                                                                             ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[2]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.094     ; 0.843      ;
; 5.091  ; capture:capture_ins|sdram_controller:u_meme_controller|waitrequest_last                                                                                                                                                                                                             ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[1]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.094     ; 0.843      ;
; 5.091  ; capture:capture_ins|sdram_controller:u_meme_controller|waitrequest_last                                                                                                                                                                                                             ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[0]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.094     ; 0.843      ;
; 5.205  ; capture:capture_ins|sdram_controller:u_meme_controller|waitrequest_last                                                                                                                                                                                                             ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; -0.093     ; 0.730      ;
; 13.883 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~portb_address_reg0 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 16.041       ; 0.008      ; 2.175      ;
; 13.902 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 16.041       ; -0.131     ; 1.995      ;
; 13.962 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 16.041       ; -0.132     ; 1.934      ;
; 13.962 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 16.041       ; -0.132     ; 1.934      ;
; 13.962 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[1]               ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 16.041       ; -0.132     ; 1.934      ;
; 13.962 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]               ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 16.041       ; -0.132     ; 1.934      ;
; 13.962 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[3]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 16.041       ; -0.132     ; 1.934      ;
; 13.962 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[4]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 16.041       ; -0.132     ; 1.934      ;
; 13.962 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[2]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 16.041       ; -0.132     ; 1.934      ;
; 13.962 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[1]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 16.041       ; -0.132     ; 1.934      ;
; 13.962 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[0]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 16.041       ; -0.132     ; 1.934      ;
; 14.076 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 16.041       ; -0.131     ; 1.821      ;
; 14.667 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 16.041       ; -0.131     ; 1.230      ;
; 14.748 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 16.041       ; -0.131     ; 1.149      ;
; 14.748 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 16.041       ; -0.131     ; 1.149      ;
; 14.825 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 16.041       ; -0.131     ; 1.072      ;
; 18.060 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                                                                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 1.889      ;
; 18.451 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                                                                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 1.500      ;
; 18.532 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                                                                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 1.419      ;
; 18.532 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                                                                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 1.419      ;
; 18.553 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                        ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~portb_address_reg0 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.102      ; 1.558      ;
; 18.572 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                        ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 1.378      ;
; 18.575 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                                                                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~portb_address_reg0 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.101      ; 1.535      ;
; 18.621 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[4]                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 1.330      ;
; 18.632 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                        ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 1.317      ;
; 18.632 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                        ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 1.317      ;
; 18.632 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                        ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[1]               ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 1.317      ;
; 18.632 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                        ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]               ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 1.317      ;
; 18.632 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                        ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[3]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 1.317      ;
; 18.632 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                        ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[4]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 1.317      ;
; 18.632 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                        ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[2]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 1.317      ;
; 18.632 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                        ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[1]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 1.317      ;
; 18.632 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                        ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[0]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 1.317      ;
; 18.680 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                                                                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 1.270      ;
; 18.722 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                        ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~portb_address_reg0 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.102      ; 1.389      ;
; 18.734 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[2]                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 1.217      ;
; 18.741 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                        ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 1.209      ;
; 18.746 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                        ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 1.204      ;
; 18.754 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                        ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 1.196      ;
; 18.801 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                        ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 1.148      ;
; 18.801 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                        ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 1.148      ;
; 18.801 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                        ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[1]               ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 1.148      ;
; 18.801 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                        ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]               ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 1.148      ;
; 18.801 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                        ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[3]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 1.148      ;
; 18.801 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                        ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[4]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 1.148      ;
; 18.801 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                        ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[2]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 1.148      ;
; 18.801 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                        ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[1]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 1.148      ;
; 18.801 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                        ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[0]                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 1.148      ;
; 18.835 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                        ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 1.115      ;
; 18.835 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                        ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 1.115      ;
; 18.856 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[0]                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 1.095      ;
; 18.861 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                                                                                          ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 1.090      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll0_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -0.063 ; shape_finder:shape_finder_ins|data_req                   ; shape_finder:shape_finder_ins|data_req                   ; shape_finder:shape_finder_ins|data_req                ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.307      ;
; 0.177  ; shape_finder:shape_finder_ins|x_min_8[8]                 ; shape_finder:shape_finder_ins|x_min_8[8]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177  ; shape_finder:shape_finder_ins|x_min_3[8]                 ; shape_finder:shape_finder_ins|x_min_3[8]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.307      ;
; 0.178  ; shape_finder:shape_finder_ins|x_min_2[8]                 ; shape_finder:shape_finder_ins|x_min_2[8]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; shape_finder:shape_finder_ins|x_min_1[8]                 ; shape_finder:shape_finder_ins|x_min_1[8]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; shape_finder:shape_finder_ins|x_min_6[8]                 ; shape_finder:shape_finder_ins|x_min_6[8]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; shape_finder:shape_finder_ins|x_min_in_line_current_1[8] ; shape_finder:shape_finder_ins|x_min_in_line_current_1[8] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; shape_finder:shape_finder_ins|x_min_in_line_current_7[8] ; shape_finder:shape_finder_ins|x_min_in_line_current_7[8] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; shape_finder:shape_finder_ins|x_min_in_line_current_8[8] ; shape_finder:shape_finder_ins|x_min_in_line_current_8[8] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; shape_finder:shape_finder_ins|x_min_in_line_current_2[8] ; shape_finder:shape_finder_ins|x_min_in_line_current_2[8] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; shape_finder:shape_finder_ins|x_min_in_line_current_4[8] ; shape_finder:shape_finder_ins|x_min_in_line_current_4[8] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; shape_finder:shape_finder_ins|x_min_in_line_current_3[8] ; shape_finder:shape_finder_ins|x_min_in_line_current_3[8] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; shape_finder:shape_finder_ins|x_min_in_line_current_5[8] ; shape_finder:shape_finder_ins|x_min_in_line_current_5[8] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.179  ; shape_finder:shape_finder_ins|capture_finished           ; shape_finder:shape_finder_ins|capture_finished           ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; shape_finder:shape_finder_ins|x_min_in_line_current_6[8] ; shape_finder:shape_finder_ins|x_min_in_line_current_6[8] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.186  ; shape_finder:shape_finder_ins|x_min_4[8]                 ; shape_finder:shape_finder_ins|x_min_4[8]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; shape_finder:shape_finder_ins|x_min_5[8]                 ; shape_finder:shape_finder_ins|x_min_5[8]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; shape_finder:shape_finder_ins|x_min_7[8]                 ; shape_finder:shape_finder_ins|x_min_7[8]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; shape_finder:shape_finder_ins|data_last                  ; shape_finder:shape_finder_ins|data_last                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; shape_finder:shape_finder_ins|ready_for_req              ; shape_finder:shape_finder_ins|ready_for_req              ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187  ; shape_finder:shape_finder_ins|analysis_done              ; shape_finder:shape_finder_ins|analysis_done              ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; shape_finder:shape_finder_ins|search_index[4]            ; shape_finder:shape_finder_ins|search_index[4]            ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; shape_finder:shape_finder_ins|search_index[3]            ; shape_finder:shape_finder_ins|search_index[3]            ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; shape_finder:shape_finder_ins|search_index[2]            ; shape_finder:shape_finder_ins|search_index[2]            ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; shape_finder:shape_finder_ins|search_index[0]            ; shape_finder:shape_finder_ins|search_index[0]            ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; shape_finder:shape_finder_ins|search_index[1]            ; shape_finder:shape_finder_ins|search_index[1]            ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.197  ; shape_finder:shape_finder_ins|x_max_in_line_current_6[6] ; shape_finder:shape_finder_ins|x_max_in_line_6[6]         ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.318      ;
; 0.199  ; shape_finder:shape_finder_ins|x_max_in_line_current_6[0] ; shape_finder:shape_finder_ins|x_max_in_line_6[0]         ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.320      ;
; 0.205  ; shape_finder:shape_finder_ins|ready_for_req              ; shape_finder:shape_finder_ins|data_req                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.326      ;
; 0.224  ; shape_finder:shape_finder_ins|search_index[4]            ; shape_finder:shape_finder_ins|search_index[1]            ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.344      ;
; 0.225  ; shape_finder:shape_finder_ins|search_index[4]            ; shape_finder:shape_finder_ins|search_index[3]            ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.345      ;
; 0.262  ; shape_finder:shape_finder_ins|area_7[10]                 ; shape_finder:shape_finder_ins|area_7[10]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.383      ;
; 0.271  ; shape_finder:shape_finder_ins|x_max_in_line_current_8[1] ; shape_finder:shape_finder_ins|x_max_in_line_8[1]         ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.391      ;
; 0.273  ; shape_finder:shape_finder_ins|x_max_in_line_current_1[4] ; shape_finder:shape_finder_ins|x_max_in_line_1[4]         ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.394      ;
; 0.273  ; shape_finder:shape_finder_ins|area_8[10]                 ; shape_finder:shape_finder_ins|area_8[10]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.393      ;
; 0.276  ; shape_finder:shape_finder_ins|x_max_in_line_current_1[5] ; shape_finder:shape_finder_ins|x_max_in_line_1[5]         ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.397      ;
; 0.281  ; shape_finder:shape_finder_ins|x_max_in_line_current_8[4] ; shape_finder:shape_finder_ins|x_max_in_line_8[4]         ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.401      ;
; 0.295  ; shape_finder:shape_finder_ins|area_3[10]                 ; shape_finder:shape_finder_ins|area_3[10]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.424      ;
; 0.296  ; shape_finder:shape_finder_ins|area_3[0]                  ; shape_finder:shape_finder_ins|area_3[0]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.425      ;
; 0.296  ; shape_finder:shape_finder_ins|area_3[6]                  ; shape_finder:shape_finder_ins|area_3[6]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.425      ;
; 0.296  ; shape_finder:shape_finder_ins|area_3[8]                  ; shape_finder:shape_finder_ins|area_3[8]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.425      ;
; 0.297  ; shape_finder:shape_finder_ins|current_y[7]               ; shape_finder:shape_finder_ins|current_y[7]               ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.425      ;
; 0.297  ; shape_finder:shape_finder_ins|area_4[4]                  ; shape_finder:shape_finder_ins|area_4[4]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.425      ;
; 0.297  ; shape_finder:shape_finder_ins|area_3[1]                  ; shape_finder:shape_finder_ins|area_3[1]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.426      ;
; 0.297  ; shape_finder:shape_finder_ins|area_3[2]                  ; shape_finder:shape_finder_ins|area_3[2]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.426      ;
; 0.297  ; shape_finder:shape_finder_ins|area_3[4]                  ; shape_finder:shape_finder_ins|area_3[4]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.426      ;
; 0.298  ; shape_finder:shape_finder_ins|current_y[1]               ; shape_finder:shape_finder_ins|current_y[1]               ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.426      ;
; 0.298  ; shape_finder:shape_finder_ins|area_4[0]                  ; shape_finder:shape_finder_ins|area_4[0]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.426      ;
; 0.298  ; shape_finder:shape_finder_ins|area_4[1]                  ; shape_finder:shape_finder_ins|area_4[1]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.426      ;
; 0.298  ; shape_finder:shape_finder_ins|area_4[2]                  ; shape_finder:shape_finder_ins|area_4[2]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.426      ;
; 0.298  ; shape_finder:shape_finder_ins|area_4[3]                  ; shape_finder:shape_finder_ins|area_4[3]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.426      ;
; 0.298  ; shape_finder:shape_finder_ins|area_4[6]                  ; shape_finder:shape_finder_ins|area_4[6]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.426      ;
; 0.298  ; shape_finder:shape_finder_ins|area_3[3]                  ; shape_finder:shape_finder_ins|area_3[3]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.427      ;
; 0.299  ; shape_finder:shape_finder_ins|current_y[2]               ; shape_finder:shape_finder_ins|current_y[2]               ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.427      ;
; 0.299  ; shape_finder:shape_finder_ins|area_4[10]                 ; shape_finder:shape_finder_ins|area_4[10]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.427      ;
; 0.299  ; shape_finder:shape_finder_ins|area_3[5]                  ; shape_finder:shape_finder_ins|area_3[5]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.428      ;
; 0.299  ; shape_finder:shape_finder_ins|area_3[7]                  ; shape_finder:shape_finder_ins|area_3[7]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.428      ;
; 0.300  ; shape_finder:shape_finder_ins|current_y[4]               ; shape_finder:shape_finder_ins|current_y[4]               ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.428      ;
; 0.300  ; shape_finder:shape_finder_ins|area_4[7]                  ; shape_finder:shape_finder_ins|area_4[7]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.428      ;
; 0.304  ; shape_finder:shape_finder_ins|area_7[2]                  ; shape_finder:shape_finder_ins|area_7[2]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305  ; shape_finder:shape_finder_ins|area_5[8]                  ; shape_finder:shape_finder_ins|area_5[8]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305  ; shape_finder:shape_finder_ins|area_5[0]                  ; shape_finder:shape_finder_ins|area_5[0]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305  ; shape_finder:shape_finder_ins|area_5[2]                  ; shape_finder:shape_finder_ins|area_5[2]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305  ; shape_finder:shape_finder_ins|area_1[1]                  ; shape_finder:shape_finder_ins|area_1[1]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; shape_finder:shape_finder_ins|area_1[2]                  ; shape_finder:shape_finder_ins|area_1[2]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; shape_finder:shape_finder_ins|area_1[3]                  ; shape_finder:shape_finder_ins|area_1[3]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; shape_finder:shape_finder_ins|area_1[4]                  ; shape_finder:shape_finder_ins|area_1[4]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; shape_finder:shape_finder_ins|area_1[5]                  ; shape_finder:shape_finder_ins|area_1[5]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; shape_finder:shape_finder_ins|area_7[1]                  ; shape_finder:shape_finder_ins|area_7[1]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; shape_finder:shape_finder_ins|area_7[4]                  ; shape_finder:shape_finder_ins|area_7[4]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; shape_finder:shape_finder_ins|area_7[7]                  ; shape_finder:shape_finder_ins|area_7[7]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; shape_finder:shape_finder_ins|area_7[9]                  ; shape_finder:shape_finder_ins|area_7[9]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; shape_finder:shape_finder_ins|area_6[0]                  ; shape_finder:shape_finder_ins|area_6[0]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305  ; shape_finder:shape_finder_ins|area_6[6]                  ; shape_finder:shape_finder_ins|area_6[6]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305  ; shape_finder:shape_finder_ins|area_6[8]                  ; shape_finder:shape_finder_ins|area_6[8]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305  ; shape_finder:shape_finder_ins|area_8[2]                  ; shape_finder:shape_finder_ins|area_8[2]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305  ; shape_finder:shape_finder_ins|area_8[4]                  ; shape_finder:shape_finder_ins|area_8[4]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305  ; shape_finder:shape_finder_ins|area_2[4]                  ; shape_finder:shape_finder_ins|area_2[4]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305  ; shape_finder:shape_finder_ins|area_2[0]                  ; shape_finder:shape_finder_ins|area_2[0]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305  ; shape_finder:shape_finder_ins|area_2[2]                  ; shape_finder:shape_finder_ins|area_2[2]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306  ; shape_finder:shape_finder_ins|area_5[3]                  ; shape_finder:shape_finder_ins|area_5[3]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306  ; shape_finder:shape_finder_ins|area_5[4]                  ; shape_finder:shape_finder_ins|area_5[4]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306  ; shape_finder:shape_finder_ins|area_1[10]                 ; shape_finder:shape_finder_ins|area_1[10]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306  ; shape_finder:shape_finder_ins|area_1[7]                  ; shape_finder:shape_finder_ins|area_1[7]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306  ; shape_finder:shape_finder_ins|area_7[5]                  ; shape_finder:shape_finder_ins|area_7[5]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306  ; shape_finder:shape_finder_ins|area_7[6]                  ; shape_finder:shape_finder_ins|area_7[6]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306  ; shape_finder:shape_finder_ins|area_7[8]                  ; shape_finder:shape_finder_ins|area_7[8]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306  ; shape_finder:shape_finder_ins|area_6[2]                  ; shape_finder:shape_finder_ins|area_6[2]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306  ; shape_finder:shape_finder_ins|area_6[4]                  ; shape_finder:shape_finder_ins|area_6[4]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306  ; shape_finder:shape_finder_ins|area_8[5]                  ; shape_finder:shape_finder_ins|area_8[5]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306  ; shape_finder:shape_finder_ins|area_8[6]                  ; shape_finder:shape_finder_ins|area_8[6]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306  ; shape_finder:shape_finder_ins|area_2[5]                  ; shape_finder:shape_finder_ins|area_2[5]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306  ; shape_finder:shape_finder_ins|area_2[6]                  ; shape_finder:shape_finder_ins|area_2[6]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307  ; shape_finder:shape_finder_ins|area_5[1]                  ; shape_finder:shape_finder_ins|area_5[1]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307  ; shape_finder:shape_finder_ins|area_5[5]                  ; shape_finder:shape_finder_ins|area_5[5]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307  ; shape_finder:shape_finder_ins|area_5[6]                  ; shape_finder:shape_finder_ins|area_5[6]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307  ; shape_finder:shape_finder_ins|area_1[9]                  ; shape_finder:shape_finder_ins|area_1[9]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307  ; shape_finder:shape_finder_ins|area_6[3]                  ; shape_finder:shape_finder_ins|area_6[3]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307  ; shape_finder:shape_finder_ins|area_8[1]                  ; shape_finder:shape_finder_ins|area_8[1]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307  ; shape_finder:shape_finder_ins|area_8[7]                  ; shape_finder:shape_finder_ins|area_8[7]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.427      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'debug_mux:debug_mux_ins|current_mode'                                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+----------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                           ; Launch Clock                                                   ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+----------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.100 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[10] ; debug_mux:debug_mux_ins|uart_watcher_din[10]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 1.763      ; 1.433      ;
; 0.113 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[8]  ; debug_mux:debug_mux_ins|uart_watcher_din[8]       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 1.762      ; 1.445      ;
; 0.120 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[7]  ; debug_mux:debug_mux_ins|uart_watcher_din[7]       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 1.784      ; 1.474      ;
; 0.187 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[6]  ; debug_mux:debug_mux_ins|uart_watcher_din[6]       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 1.718      ; 1.475      ;
; 0.196 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[3]  ; debug_mux:debug_mux_ins|uart_watcher_din[3]       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 1.690      ; 1.456      ;
; 0.203 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[15] ; debug_mux:debug_mux_ins|uart_watcher_din[15]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 1.707      ; 1.480      ;
; 0.217 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[5]  ; debug_mux:debug_mux_ins|uart_watcher_din[5]       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 1.690      ; 1.477      ;
; 0.246 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[11] ; debug_mux:debug_mux_ins|uart_watcher_din[11]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 1.682      ; 1.498      ;
; 0.248 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[12] ; debug_mux:debug_mux_ins|uart_watcher_din[12]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 1.682      ; 1.500      ;
; 0.258 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[15] ; debug_mux:debug_mux_ins|sensor_filter_din[15]     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; 1.564      ; 1.892      ;
; 0.267 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[2]  ; debug_mux:debug_mux_ins|uart_watcher_din[2]       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 1.680      ; 1.517      ;
; 0.268 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[9]  ; debug_mux:debug_mux_ins|uart_watcher_din[9]       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 1.684      ; 1.522      ;
; 0.278 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[2]  ; debug_mux:debug_mux_ins|sensor_filter_din[2]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; 1.567      ; 1.915      ;
; 0.282 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[4]  ; debug_mux:debug_mux_ins|uart_watcher_din[4]       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 1.681      ; 1.533      ;
; 0.283 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[6]  ; debug_mux:debug_mux_ins|sensor_filter_din[6]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; 1.506      ; 1.859      ;
; 0.285 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[0]  ; debug_mux:debug_mux_ins|uart_watcher_din[0]       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 1.681      ; 1.536      ;
; 0.286 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[7]  ; debug_mux:debug_mux_ins|sensor_filter_din[7]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; 1.529      ; 1.885      ;
; 0.290 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[14] ; debug_mux:debug_mux_ins|uart_watcher_din[14]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 1.707      ; 1.567      ;
; 0.295 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[3]  ; debug_mux:debug_mux_ins|sensor_filter_din[3]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; 1.496      ; 1.861      ;
; 0.308 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[1]  ; debug_mux:debug_mux_ins|uart_watcher_din[1]       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 1.690      ; 1.568      ;
; 0.311 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[9]  ; debug_mux:debug_mux_ins|sensor_filter_din[9]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; 1.554      ; 1.935      ;
; 0.322 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[13] ; debug_mux:debug_mux_ins|uart_watcher_din[13]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 1.681      ; 1.573      ;
; 0.333 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[12] ; debug_mux:debug_mux_ins|sensor_filter_din[12]     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; 1.511      ; 1.914      ;
; 0.337 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[5]  ; debug_mux:debug_mux_ins|sensor_filter_din[5]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; 1.501      ; 1.908      ;
; 0.342 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[11] ; debug_mux:debug_mux_ins|sensor_filter_din[11]     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; 1.508      ; 1.920      ;
; 0.346 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[8]  ; debug_mux:debug_mux_ins|sensor_filter_din[8]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; 1.488      ; 1.904      ;
; 0.351 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[14] ; debug_mux:debug_mux_ins|sensor_filter_din[14]     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; 1.494      ; 1.915      ;
; 0.373 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[1]  ; debug_mux:debug_mux_ins|sensor_filter_din[1]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; 1.496      ; 1.939      ;
; 0.383 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[10] ; debug_mux:debug_mux_ins|sensor_filter_din[10]     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; 1.492      ; 1.945      ;
; 0.396 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[4]  ; debug_mux:debug_mux_ins|sensor_filter_din[4]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; 1.494      ; 1.960      ;
; 0.403 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[13] ; debug_mux:debug_mux_ins|sensor_filter_din[13]     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; 1.495      ; 1.968      ;
; 0.445 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[0]  ; debug_mux:debug_mux_ins|sensor_filter_din[0]      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; 1.492      ; 2.007      ;
; 0.773 ; debug_mux:debug_mux_ins|uart_watcher_din[0]                                                                                                                  ; uart_watcher:uart_watcher_ins|uart_data_image[0]  ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; -0.615     ; 0.158      ;
; 0.774 ; debug_mux:debug_mux_ins|uart_watcher_din[2]                                                                                                                  ; uart_watcher:uart_watcher_ins|uart_data_image[2]  ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; -0.617     ; 0.157      ;
; 0.776 ; debug_mux:debug_mux_ins|uart_watcher_din[4]                                                                                                                  ; uart_watcher:uart_watcher_ins|uart_data_image[4]  ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; -0.620     ; 0.156      ;
; 0.785 ; debug_mux:debug_mux_ins|uart_watcher_din[12]                                                                                                                 ; uart_watcher:uart_watcher_ins|uart_data_image[12] ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; -0.627     ; 0.158      ;
; 0.829 ; debug_mux:debug_mux_ins|uart_watcher_din[15]                                                                                                                 ; uart_watcher:uart_watcher_ins|uart_data_image[15] ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; -0.671     ; 0.158      ;
; 0.829 ; debug_mux:debug_mux_ins|uart_watcher_din[6]                                                                                                                  ; uart_watcher:uart_watcher_ins|uart_data_image[6]  ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; -0.673     ; 0.156      ;
; 0.830 ; debug_mux:debug_mux_ins|uart_watcher_din[11]                                                                                                                 ; uart_watcher:uart_watcher_ins|uart_data_image[11] ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; -0.671     ; 0.159      ;
; 0.830 ; debug_mux:debug_mux_ins|uart_watcher_din[14]                                                                                                                 ; uart_watcher:uart_watcher_ins|uart_data_image[14] ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; -0.671     ; 0.159      ;
; 0.853 ; debug_mux:debug_mux_ins|uart_watcher_din[10]                                                                                                                 ; uart_watcher:uart_watcher_ins|uart_data_image[10] ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; -0.697     ; 0.156      ;
; 0.891 ; debug_mux:debug_mux_ins|uart_watcher_din[7]                                                                                                                  ; uart_watcher:uart_watcher_ins|uart_data_image[7]  ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; -0.735     ; 0.156      ;
; 0.916 ; debug_mux:debug_mux_ins|uart_watcher_din[8]                                                                                                                  ; uart_watcher:uart_watcher_ins|uart_data_image[8]  ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; -0.760     ; 0.156      ;
; 0.916 ; debug_mux:debug_mux_ins|uart_watcher_din[1]                                                                                                                  ; uart_watcher:uart_watcher_ins|uart_data_image[1]  ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; -0.758     ; 0.158      ;
; 0.916 ; debug_mux:debug_mux_ins|uart_watcher_din[3]                                                                                                                  ; uart_watcher:uart_watcher_ins|uart_data_image[3]  ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; -0.759     ; 0.157      ;
; 0.917 ; debug_mux:debug_mux_ins|uart_watcher_din[9]                                                                                                                  ; uart_watcher:uart_watcher_ins|uart_data_image[9]  ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; -0.754     ; 0.163      ;
; 1.049 ; debug_mux:debug_mux_ins|uart_watcher_din[13]                                                                                                                 ; uart_watcher:uart_watcher_ins|uart_data_image[13] ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; -0.893     ; 0.156      ;
; 1.051 ; debug_mux:debug_mux_ins|uart_watcher_din[5]                                                                                                                  ; uart_watcher:uart_watcher_ins|uart_data_image[5]  ; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode ; 0.000        ; -0.892     ; 0.159      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+----------------------------------------------------------------+--------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                                                                 ; Launch Clock                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; 0.131 ; clk_25M                                                                                                 ; clk_25M                                                                                                 ; clk_25M                                ; clk         ; 0.000        ; 1.194      ; 1.544      ;
; 0.185 ; shape_finder:shape_finder_ins|data_req                                                                  ; sensor_filter_mid:sensor_filter|color_out                                                               ; shape_finder:shape_finder_ins|data_req ; clk         ; 0.000        ; 1.186      ; 1.580      ;
; 0.185 ; full_mover:full_mover_ins|servo_controller:servo_ins|bin2bcdascii:ascii_cov|done                        ; full_mover:full_mover_ins|servo_controller:servo_ins|bin2bcdascii:ascii_cov|done                        ; clk                                    ; clk         ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; full_mover:full_mover_ins|servo_controller:servo_ins|bin2bcdascii:ascii_cov|try_pos.001                 ; full_mover:full_mover_ins|servo_controller:servo_ins|bin2bcdascii:ascii_cov|try_pos.001                 ; clk                                    ; clk         ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; full_mover:full_mover_ins|servo_controller:servo_ins|bin2bcdascii:ascii_cov|go_latch                    ; full_mover:full_mover_ins|servo_controller:servo_ins|bin2bcdascii:ascii_cov|go_latch                    ; clk                                    ; clk         ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; full_mover:full_mover_ins|servo_controller:servo_ins|ascii_cov_go                                       ; full_mover:full_mover_ins|servo_controller:servo_ins|ascii_cov_go                                       ; clk                                    ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; full_mover:full_mover_ins|servo_controller:servo_ins|wr_control                                         ; full_mover:full_mover_ins|servo_controller:servo_ins|wr_control                                         ; clk                                    ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; full_mover:full_mover_ins|servo_controller:servo_ins|UART_CONTROLLER_S:uart_sender|busy                 ; full_mover:full_mover_ins|servo_controller:servo_ins|UART_CONTROLLER_S:uart_sender|busy                 ; clk                                    ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; full_mover:full_mover_ins|servo_controller:servo_ins|clock_skipper[2]                                   ; full_mover:full_mover_ins|servo_controller:servo_ins|clock_skipper[2]                                   ; clk                                    ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; full_mover:full_mover_ins|servo_controller:servo_ins|clock_skipper[1]                                   ; full_mover:full_mover_ins|servo_controller:servo_ins|clock_skipper[1]                                   ; clk                                    ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; full_mover:full_mover_ins|angle_correction:angle_corr|single_num_index.010                              ; full_mover:full_mover_ins|angle_correction:angle_corr|single_num_index.010                              ; clk                                    ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; full_mover:full_mover_ins|angle_correction:angle_corr|single_num_index.011                              ; full_mover:full_mover_ins|angle_correction:angle_corr|single_num_index.011                              ; clk                                    ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; full_mover:full_mover_ins|angle_correction:angle_corr|single_num_index.001                              ; full_mover:full_mover_ins|angle_correction:angle_corr|single_num_index.001                              ; clk                                    ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; full_mover:full_mover_ins|angle_correction:angle_corr|single_num_index.000                              ; full_mover:full_mover_ins|angle_correction:angle_corr|single_num_index.000                              ; clk                                    ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; full_mover:full_mover_ins|angle_correction:angle_corr|angle_count[1]                                    ; full_mover:full_mover_ins|angle_correction:angle_corr|angle_count[1]                                    ; clk                                    ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; full_mover:full_mover_ins|angle_correction:angle_corr|angle_count[0]                                    ; full_mover:full_mover_ins|angle_correction:angle_corr|angle_count[0]                                    ; clk                                    ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_watcher:uart_watcher_ins|uart_op_index[5]                                                          ; uart_watcher:uart_watcher_ins|uart_op_index[5]                                                          ; clk                                    ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_watcher:uart_watcher_ins|uart_write_en                                                             ; uart_watcher:uart_watcher_ins|uart_write_en                                                             ; clk                                    ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_watcher:uart_watcher_ins|send_pixel_state[0]                                                       ; uart_watcher:uart_watcher_ins|send_pixel_state[0]                                                       ; clk                                    ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_watcher:uart_watcher_ins|send_pixel_state[2]                                                       ; uart_watcher:uart_watcher_ins|send_pixel_state[2]                                                       ; clk                                    ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_watcher:uart_watcher_ins|send_pixel_state[1]                                                       ; uart_watcher:uart_watcher_ins|send_pixel_state[1]                                                       ; clk                                    ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_watcher:uart_watcher_ins|sended_pixel_counter[0]                                                   ; uart_watcher:uart_watcher_ins|sended_pixel_counter[0]                                                   ; clk                                    ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; full_mover:full_mover_ins|servo_controller:servo_ins|UART_CONTROLLER_S:uart_sender|data_line_write_buf  ; full_mover:full_mover_ins|servo_controller:servo_ins|UART_CONTROLLER_S:uart_sender|data_line_write_buf  ; clk                                    ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|data_line_write_buf                        ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|data_line_write_buf                        ; clk                                    ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_watcher:uart_watcher_ins|uart_op_index[3]                                                          ; uart_watcher:uart_watcher_ins|uart_op_index[3]                                                          ; clk                                    ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; debug_mux:debug_mux_ins|sdram_clr_read_addr                                                             ; debug_mux:debug_mux_ins|sdram_clr_read_addr                                                             ; clk                                    ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_watcher:uart_watcher_ins|clock_skipper[3]                                                          ; uart_watcher:uart_watcher_ins|clock_skipper[3]                                                          ; clk                                    ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_watcher:uart_watcher_ins|clock_skipper[2]                                                          ; uart_watcher:uart_watcher_ins|clock_skipper[2]                                                          ; clk                                    ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_watcher:uart_watcher_ins|clock_skipper[1]                                                          ; uart_watcher:uart_watcher_ins|clock_skipper[1]                                                          ; clk                                    ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|busy                                       ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|busy                                       ; clk                                    ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; full_mover:full_mover_ins|servo_controller:servo_ins|clock_skipper[0]                                   ; full_mover:full_mover_ins|servo_controller:servo_ins|clock_skipper[0]                                   ; clk                                    ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; full_mover:full_mover_ins|angle_correction:angle_corr|single_num_count[0]                               ; full_mover:full_mover_ins|angle_correction:angle_corr|single_num_count[0]                               ; clk                                    ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; uart_watcher:uart_watcher_ins|uart_op_index[0]                                                          ; uart_watcher:uart_watcher_ins|uart_op_index[0]                                                          ; clk                                    ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_watcher:uart_watcher_ins|clock_skipper[0]                                                          ; uart_watcher:uart_watcher_ins|clock_skipper[0]                                                          ; clk                                    ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.198 ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|data_line_write_buf                        ; uart_pin~reg0                                                                                           ; clk                                    ; clk         ; 0.000        ; 0.036      ; 0.318      ;
; 0.200 ; full_mover:full_mover_ins|servo_controller:servo_ins|clock_skipper[0]                                   ; full_mover:full_mover_ins|servo_controller:servo_ins|clock_skipper[1]                                   ; clk                                    ; clk         ; 0.000        ; 0.037      ; 0.321      ;
; 0.200 ; full_mover:full_mover_ins|servo_controller:servo_ins|clock_skipper[1]                                   ; full_mover:full_mover_ins|servo_controller:servo_ins|clock_skipper[0]                                   ; clk                                    ; clk         ; 0.000        ; 0.037      ; 0.321      ;
; 0.203 ; uart_watcher:uart_watcher_ins|clock_skipper[1]                                                          ; uart_watcher:uart_watcher_ins|clock_skipper[2]                                                          ; clk                                    ; clk         ; 0.000        ; 0.036      ; 0.323      ;
; 0.203 ; full_mover:full_mover_ins|servo_controller:servo_ins|bin2bcdascii:ascii_cov|bcd[7]                      ; full_mover:full_mover_ins|servo_controller:servo_ins|bin2bcdascii:ascii_cov|bcd[7]                      ; clk                                    ; clk         ; 0.000        ; 0.038      ; 0.325      ;
; 0.204 ; full_mover:full_mover_ins|servo_controller:servo_ins|clock_skipper[0]                                   ; full_mover:full_mover_ins|servo_controller:servo_ins|clock_skipper[2]                                   ; clk                                    ; clk         ; 0.000        ; 0.037      ; 0.325      ;
; 0.209 ; debug_mux:debug_mux_ins|work_change_cnt.010                                                             ; debug_mux:debug_mux_ins|sdram_clr_read_addr                                                             ; clk                                    ; clk         ; 0.000        ; 0.036      ; 0.329      ;
; 0.222 ; full_mover:full_mover_ins|servo_controller:servo_ins|send_counter[1]                                    ; full_mover:full_mover_ins|servo_controller:servo_ins|byte_select[0]                                     ; clk                                    ; clk         ; 0.000        ; 0.036      ; 0.342      ;
; 0.223 ; debug_mux:debug_mux_ins|current_mode                                                                    ; sensor_filter_mid:sensor_filter|ack_in_last                                                             ; debug_mux:debug_mux_ins|current_mode   ; clk         ; 0.000        ; 1.186      ; 1.628      ;
; 0.223 ; full_mover:full_mover_ins|servo_controller:servo_ins|bin2bcdascii:ascii_cov|try_pos.010                 ; full_mover:full_mover_ins|servo_controller:servo_ins|bin2bcdascii:ascii_cov|try_pos.000                 ; clk                                    ; clk         ; 0.000        ; 0.038      ; 0.345      ;
; 0.232 ; full_mover:full_mover_ins|servo_controller:servo_ins|send_counter[2]                                    ; full_mover:full_mover_ins|servo_controller:servo_ins|byte_select[1]                                     ; clk                                    ; clk         ; 0.000        ; 0.036      ; 0.352      ;
; 0.262 ; clock_10hz                                                                                              ; clock_10hz                                                                                              ; clock_10hz                             ; clk         ; 0.000        ; 1.179      ; 1.650      ;
; 0.262 ; debug_mux:debug_mux_ins|current_mode                                                                    ; debug_mux:debug_mux_ins|sensor_filter_en_buf                                                            ; debug_mux:debug_mux_ins|current_mode   ; clk         ; 0.000        ; 1.186      ; 1.667      ;
; 0.263 ; uart_watcher:uart_watcher_ins|clock_skipper[2]                                                          ; uart_watcher:uart_watcher_ins|clock_skipper[3]                                                          ; clk                                    ; clk         ; 0.000        ; 0.036      ; 0.383      ;
; 0.268 ; debug_mux:debug_mux_ins|work_change_cnt.011                                                             ; debug_mux:debug_mux_ins|work_change_cnt.100                                                             ; clk                                    ; clk         ; 0.000        ; 0.036      ; 0.388      ;
; 0.269 ; full_mover:full_mover_ins|servo_controller:servo_ins|UART_CONTROLLER_S:uart_sender|WR_last_1            ; full_mover:full_mover_ins|servo_controller:servo_ins|UART_CONTROLLER_S:uart_sender|operator_counter[2]  ; clk                                    ; clk         ; 0.000        ; 0.036      ; 0.389      ;
; 0.274 ; shape_finder:shape_finder_ins|data_req                                                                  ; sensor_filter_mid:sensor_filter|ack_out                                                                 ; shape_finder:shape_finder_ins|data_req ; clk         ; 0.000        ; 1.186      ; 1.669      ;
; 0.275 ; full_mover:full_mover_ins|servo_controller:servo_ins|UART_CONTROLLER_S:uart_sender|WR_last              ; full_mover:full_mover_ins|servo_controller:servo_ins|UART_CONTROLLER_S:uart_sender|operator_counter[0]  ; clk                                    ; clk         ; 0.000        ; 0.036      ; 0.395      ;
; 0.281 ; uart_watcher:uart_watcher_ins|send_pixel_state[2]                                                       ; uart_watcher:uart_watcher_ins|send_pixel_state[1]                                                       ; clk                                    ; clk         ; 0.000        ; 0.037      ; 0.402      ;
; 0.282 ; uart_watcher:uart_watcher_ins|send_pixel_state[2]                                                       ; uart_watcher:uart_watcher_ins|send_pixel_state[0]                                                       ; clk                                    ; clk         ; 0.000        ; 0.037      ; 0.403      ;
; 0.283 ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|WR_last                                    ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|WR_last_1                                  ; clk                                    ; clk         ; 0.000        ; 0.036      ; 0.403      ;
; 0.285 ; sensor_filter_mid:sensor_filter|ack_in_last                                                             ; sensor_filter_mid:sensor_filter|ack_in_last_1                                                           ; clk                                    ; clk         ; 0.000        ; 0.037      ; 0.406      ;
; 0.290 ; shape_finder:shape_finder_ins|data_req                                                                  ; sensor_filter_mid:sensor_filter|work_state[2]                                                           ; shape_finder:shape_finder_ins|data_req ; clk         ; 0.000        ; 1.186      ; 1.685      ;
; 0.291 ; uart_watcher:uart_watcher_ins|uart_op_index[4]                                                          ; uart_watcher:uart_watcher_ins|uart_op_index[4]                                                          ; clk                                    ; clk         ; 0.000        ; 0.036      ; 0.411      ;
; 0.291 ; uart_watcher:uart_watcher_ins|send_pixel_state[1]                                                       ; uart_watcher:uart_watcher_ins|send_pixel_state[2]                                                       ; clk                                    ; clk         ; 0.000        ; 0.037      ; 0.412      ;
; 0.292 ; full_mover:full_mover_ins|servo_controller:servo_ins|go_last                                            ; full_mover:full_mover_ins|servo_controller:servo_ins|go_last_1                                          ; clk                                    ; clk         ; 0.000        ; 0.036      ; 0.412      ;
; 0.293 ; full_mover:full_mover_ins|servo_controller:servo_ins|UART_CONTROLLER_S:uart_sender|WR_last              ; full_mover:full_mover_ins|servo_controller:servo_ins|UART_CONTROLLER_S:uart_sender|WR_last_1            ; clk                                    ; clk         ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; uart_watcher:uart_watcher_ins|sended_pixel_counter[4]                                                   ; uart_watcher:uart_watcher_ins|sended_pixel_counter[4]                                                   ; clk                                    ; clk         ; 0.000        ; 0.036      ; 0.413      ;
; 0.294 ; uart_watcher:uart_watcher_ins|sended_pixel_counter[2]                                                   ; uart_watcher:uart_watcher_ins|sended_pixel_counter[2]                                                   ; clk                                    ; clk         ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; uart_watcher:uart_watcher_ins|sended_pixel_counter[6]                                                   ; uart_watcher:uart_watcher_ins|sended_pixel_counter[6]                                                   ; clk                                    ; clk         ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; uart_watcher:uart_watcher_ins|sended_pixel_counter[3]                                                   ; uart_watcher:uart_watcher_ins|sended_pixel_counter[3]                                                   ; clk                                    ; clk         ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; uart_watcher:uart_watcher_ins|sended_pixel_counter[7]                                                   ; uart_watcher:uart_watcher_ins|sended_pixel_counter[7]                                                   ; clk                                    ; clk         ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; uart_watcher:uart_watcher_ins|sended_pixel_counter[8]                                                   ; uart_watcher:uart_watcher_ins|sended_pixel_counter[8]                                                   ; clk                                    ; clk         ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; full_mover:full_mover_ins|servo_controller:servo_ins|UART_CONTROLLER_S:uart_sender|baud_rate_counter[1] ; full_mover:full_mover_ins|servo_controller:servo_ins|UART_CONTROLLER_S:uart_sender|baud_rate_counter[1] ; clk                                    ; clk         ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; cnt_10hz[9]                                                                                             ; cnt_10hz[9]                                                                                             ; clk                                    ; clk         ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; cnt_10hz[1]                                                                                             ; cnt_10hz[1]                                                                                             ; clk                                    ; clk         ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; uart_watcher:uart_watcher_ins|sended_pixel_counter[5]                                                   ; uart_watcher:uart_watcher_ins|sended_pixel_counter[5]                                                   ; clk                                    ; clk         ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; uart_watcher:uart_watcher_ins|sended_pixel_counter[9]                                                   ; uart_watcher:uart_watcher_ins|sended_pixel_counter[9]                                                   ; clk                                    ; clk         ; 0.000        ; 0.036      ; 0.416      ;
; 0.297 ; cnt_10hz[16]                                                                                            ; cnt_10hz[16]                                                                                            ; clk                                    ; clk         ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; debug_mux:debug_mux_ins|current_mode                                                                    ; debug_mux:debug_mux_ins|uart_watcher_en_buf                                                             ; debug_mux:debug_mux_ins|current_mode   ; clk         ; 0.000        ; 1.186      ; 1.702      ;
; 0.298 ; full_mover:full_mover_ins|servo_controller:servo_ins|UART_CONTROLLER_S:uart_sender|baud_rate_counter[3] ; full_mover:full_mover_ins|servo_controller:servo_ins|UART_CONTROLLER_S:uart_sender|baud_rate_counter[3] ; clk                                    ; clk         ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; cnt_10hz[19]                                                                                            ; cnt_10hz[19]                                                                                            ; clk                                    ; clk         ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; cnt_10hz[15]                                                                                            ; cnt_10hz[15]                                                                                            ; clk                                    ; clk         ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; cnt_10hz[14]                                                                                            ; cnt_10hz[14]                                                                                            ; clk                                    ; clk         ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; cnt_10hz[6]                                                                                             ; cnt_10hz[6]                                                                                             ; clk                                    ; clk         ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; cnt_10hz[4]                                                                                             ; cnt_10hz[4]                                                                                             ; clk                                    ; clk         ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; cnt_10hz[2]                                                                                             ; cnt_10hz[2]                                                                                             ; clk                                    ; clk         ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[5]                       ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[5]                       ; clk                                    ; clk         ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[1]                       ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[1]                       ; clk                                    ; clk         ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[4]                       ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[4]                       ; clk                                    ; clk         ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[6]                       ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[6]                       ; clk                                    ; clk         ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; shape_finder:shape_finder_ins|data_req                                                                  ; sensor_filter_mid:sensor_filter|work_state[0]                                                           ; shape_finder:shape_finder_ins|data_req ; clk         ; 0.000        ; 1.186      ; 1.693      ;
; 0.299 ; full_mover:full_mover_ins|servo_controller:servo_ins|UART_CONTROLLER_S:uart_sender|baud_rate_counter[6] ; full_mover:full_mover_ins|servo_controller:servo_ins|UART_CONTROLLER_S:uart_sender|baud_rate_counter[6] ; clk                                    ; clk         ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; full_mover:full_mover_ins|servo_controller:servo_ins|UART_CONTROLLER_S:uart_sender|baud_rate_counter[2] ; full_mover:full_mover_ins|servo_controller:servo_ins|UART_CONTROLLER_S:uart_sender|baud_rate_counter[2] ; clk                                    ; clk         ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; full_mover:full_mover_ins|servo_controller:servo_ins|UART_CONTROLLER_S:uart_sender|baud_rate_counter[4] ; full_mover:full_mover_ins|servo_controller:servo_ins|UART_CONTROLLER_S:uart_sender|baud_rate_counter[4] ; clk                                    ; clk         ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; full_mover:full_mover_ins|servo_controller:servo_ins|UART_CONTROLLER_S:uart_sender|baud_rate_counter[5] ; full_mover:full_mover_ins|servo_controller:servo_ins|UART_CONTROLLER_S:uart_sender|baud_rate_counter[5] ; clk                                    ; clk         ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; full_mover:full_mover_ins|servo_controller:servo_ins|UART_CONTROLLER_S:uart_sender|baud_rate_counter[7] ; full_mover:full_mover_ins|servo_controller:servo_ins|UART_CONTROLLER_S:uart_sender|baud_rate_counter[7] ; clk                                    ; clk         ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; uart_watcher:uart_watcher_ins|sended_pixel_counter[1]                                                   ; uart_watcher:uart_watcher_ins|sended_pixel_counter[1]                                                   ; clk                                    ; clk         ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[2]                       ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[2]                       ; clk                                    ; clk         ; 0.000        ; 0.037      ; 0.420      ;
; 0.301 ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[8]                       ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[8]                       ; clk                                    ; clk         ; 0.000        ; 0.037      ; 0.422      ;
; 0.303 ; full_mover:full_mover_ins|servo_controller:servo_ins|bin2bcdascii:ascii_cov|bcd[30]                     ; full_mover:full_mover_ins|servo_controller:servo_ins|bin2bcdascii:ascii_cov|bcd[30]                     ; clk                                    ; clk         ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; full_mover:full_mover_ins|servo_controller:servo_ins|bin2bcdascii:ascii_cov|bcd[6]                      ; full_mover:full_mover_ins|servo_controller:servo_ins|bin2bcdascii:ascii_cov|bcd[6]                      ; clk                                    ; clk         ; 0.000        ; 0.038      ; 0.425      ;
; 0.304 ; cnt_10hz[11]                                                                                            ; cnt_10hz[11]                                                                                            ; clk                                    ; clk         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; cnt_10hz[3]                                                                                             ; cnt_10hz[3]                                                                                             ; clk                                    ; clk         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; uart_watcher:uart_watcher_ins|sended_pixel_counter[16]                                                  ; uart_watcher:uart_watcher_ins|sended_pixel_counter[16]                                                  ; clk                                    ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; full_mover:full_mover_ins|servo_controller:servo_ins|bin2bcdascii:ascii_cov|bcd[10]                     ; full_mover:full_mover_ins|servo_controller:servo_ins|bin2bcdascii:ascii_cov|bcd[10]                     ; clk                                    ; clk         ; 0.000        ; 0.038      ; 0.426      ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'capture:capture_ins|pclk_buf'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                            ; Launch Clock                                                   ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+------------------------------+--------------+------------+------------+
; 0.143 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[0]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~porta_address_reg0   ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.225      ; 0.472      ;
; 0.187 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.036      ; 0.307      ;
; 0.203 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[0]                                                  ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.036      ; 0.323      ;
; 0.210 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.036      ; 0.330      ;
; 0.215 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.036      ; 0.335      ;
; 0.252 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.036      ; 0.372      ;
; 0.269 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe18a[4] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[4] ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.037      ; 0.390      ;
; 0.275 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[0] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[0]                                              ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.036      ; 0.395      ;
; 0.282 ; capture:capture_ins|frame_over_latch                                                                                                                                                                               ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[3]                                                  ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.000        ; 0.596      ; 0.972      ;
; 0.282 ; capture:capture_ins|frame_over_latch                                                                                                                                                                               ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[5]                                                  ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.000        ; 0.596      ; 0.972      ;
; 0.282 ; capture:capture_ins|frame_over_latch                                                                                                                                                                               ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.000        ; 0.596      ; 0.972      ;
; 0.282 ; capture:capture_ins|frame_over_latch                                                                                                                                                                               ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[4]                                                  ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.000        ; 0.596      ; 0.972      ;
; 0.282 ; capture:capture_ins|frame_over_latch                                                                                                                                                                               ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[2]                                                  ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.000        ; 0.596      ; 0.972      ;
; 0.282 ; capture:capture_ins|frame_over_latch                                                                                                                                                                               ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[1]                                                  ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.000        ; 0.596      ; 0.972      ;
; 0.282 ; capture:capture_ins|frame_over_latch                                                                                                                                                                               ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[0]                                                  ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.000        ; 0.596      ; 0.972      ;
; 0.283 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                   ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.036      ; 0.403      ;
; 0.296 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.036      ; 0.416      ;
; 0.298 ; capture:capture_ins|frame_over_latch                                                                                                                                                                               ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~porta_we_reg         ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.000        ; 0.785      ; 1.197      ;
; 0.298 ; capture:capture_ins|frame_over_latch                                                                                                                                                                               ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~porta_datain_reg0    ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.000        ; 0.787      ; 1.199      ;
; 0.298 ; capture:capture_ins|frame_over_latch                                                                                                                                                                               ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~porta_address_reg0   ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.000        ; 0.785      ; 1.197      ;
; 0.311 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.036      ; 0.431      ;
; 0.314 ; capture:capture_ins|frame_over_latch                                                                                                                                                                               ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.000        ; 0.603      ; 1.011      ;
; 0.318 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.036      ; 0.438      ;
; 0.323 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[1] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[1]                                              ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.036      ; 0.443      ;
; 0.326 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[3]                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[2]                               ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.037      ; 0.447      ;
; 0.326 ; capture:capture_ins|frame_over_latch                                                                                                                                                                               ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.000        ; 0.603      ; 1.023      ;
; 0.327 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[3]                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[3]                               ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.037      ; 0.448      ;
; 0.338 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[2] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[2]                                              ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.036      ; 0.458      ;
; 0.339 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[1] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.036      ; 0.459      ;
; 0.342 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[3]                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[0]                               ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.037      ; 0.463      ;
; 0.342 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[3]                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[1]                               ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.037      ; 0.463      ;
; 0.343 ; capture:capture_ins|frame_over_latch                                                                                                                                                                               ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.000        ; 0.603      ; 1.040      ;
; 0.345 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[3]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~porta_address_reg0   ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.225      ; 0.674      ;
; 0.356 ; capture:capture_ins|frame_over_latch                                                                                                                                                                               ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.000        ; 0.603      ; 1.053      ;
; 0.358 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[2]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~porta_address_reg0   ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.225      ; 0.687      ;
; 0.388 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.034      ; 0.506      ;
; 0.392 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                   ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.038      ; 0.514      ;
; 0.394 ; capture:capture_ins|frame_over_latch                                                                                                                                                                               ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.000        ; 0.603      ; 1.091      ;
; 0.419 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.036      ; 0.539      ;
; 0.424 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[4]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[3]                               ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.039      ; 0.547      ;
; 0.427 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[4]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[4]                               ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.039      ; 0.550      ;
; 0.427 ; capture:capture_ins|frame_over_latch                                                                                                                                                                               ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.000        ; 0.603      ; 1.124      ;
; 0.433 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                   ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.038      ; 0.555      ;
; 0.435 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[3]                                                  ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.029      ; 0.548      ;
; 0.440 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe18a[0] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[0] ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.034      ; 0.558      ;
; 0.443 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[2] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.036      ; 0.563      ;
; 0.446 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[3] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.036      ; 0.566      ;
; 0.464 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.036      ; 0.584      ;
; 0.473 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.036      ; 0.593      ;
; 0.474 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[4]                                                  ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.029      ; 0.587      ;
; 0.474 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[0] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.036      ; 0.594      ;
; 0.475 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                   ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.038      ; 0.597      ;
; 0.484 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[2]                                                  ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.029      ; 0.597      ;
; 0.541 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[1]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[1]                               ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.039      ; 0.664      ;
; 0.544 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.036      ; 0.664      ;
; 0.549 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[4]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~porta_address_reg0   ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.225      ; 0.878      ;
; 0.561 ; capture:capture_ins|frame_over_latch                                                                                                                                                                               ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.000        ; 0.603      ; 1.258      ;
; 0.561 ; capture:capture_ins|frame_over_latch                                                                                                                                                                               ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.000        ; 0.603      ; 1.258      ;
; 0.561 ; capture:capture_ins|frame_over_latch                                                                                                                                                                               ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                   ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.000        ; 0.603      ; 1.258      ;
; 0.569 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[1]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~porta_address_reg0   ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.225      ; 0.898      ;
; 0.576 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.036      ; 0.696      ;
; 0.580 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[2]                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[2]                               ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.032      ; 0.696      ;
; 0.594 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[4]                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[3]                               ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.033      ; 0.711      ;
; 0.597 ; capture:capture_ins|frame_over_latch                                                                                                                                                                               ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                   ; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf ; 0.000        ; 0.605      ; 1.296      ;
; 0.626 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[1]                                                  ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.029      ; 0.739      ;
; 0.636 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[4] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.034      ; 0.754      ;
; 0.641 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[5]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|delayed_wrptr_g[4]                                          ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.046      ; 0.771      ;
; 0.644 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[3]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.043      ; 0.771      ;
; 0.647 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe18a[2] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[2] ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.041      ; 0.772      ;
; 0.660 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.036      ; 0.780      ;
; 0.661 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[5]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[3]                               ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.039      ; 0.784      ;
; 0.662 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[0]                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[0]                               ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.032      ; 0.778      ;
; 0.702 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[4]                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[2]                               ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.033      ; 0.819      ;
; 0.718 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[5]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[4]                               ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.039      ; 0.841      ;
; 0.733 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[1]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|delayed_wrptr_g[0]                                          ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.044      ; 0.861      ;
; 0.736 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[2]                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[0]                               ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.032      ; 0.852      ;
; 0.736 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[2]                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[1]                               ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.032      ; 0.852      ;
; 0.739 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[1]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.043      ; 0.866      ;
; 0.741 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[4]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[1]                               ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.039      ; 0.864      ;
; 0.745 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe18a[1] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[1] ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.034      ; 0.863      ;
; 0.748 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[2]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[1]                               ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.039      ; 0.871      ;
; 0.759 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[4]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[2]                               ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.039      ; 0.882      ;
; 0.762 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[2]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|delayed_wrptr_g[1]                                          ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.044      ; 0.890      ;
; 0.766 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[2]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[2]                               ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.039      ; 0.889      ;
; 0.771 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[5]                                                  ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.029      ; 0.884      ;
; 0.785 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe18a[3] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[3] ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.034      ; 0.903      ;
; 0.809 ; capture:capture_ins|href_buf                                                                                                                                                                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[2] ; capture:capture_ins|pclk_buf ; -0.958       ; 0.713      ; 0.718      ;
; 0.824 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                   ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.038      ; 0.946      ;
; 0.839 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[3] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[3]                                              ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.032      ; 0.955      ;
; 0.849 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[5]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~porta_address_reg0   ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.225      ; 1.178      ;
; 0.858 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[4]                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[0]                               ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.033      ; 0.975      ;
; 0.858 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[4]                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[1]                               ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.033      ; 0.975      ;
; 0.862 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[1]                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[0]                               ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.032      ; 0.978      ;
; 0.862 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[1]                                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[1]                               ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.032      ; 0.978      ;
; 0.875 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[5]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[1]                               ; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf ; 0.000        ; 0.039      ; 0.998      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.183 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                                                                                     ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                                                                                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_read                                                                                                                                                                                                                      ; capture:capture_ins|sdram_controller:u_meme_controller|avm_read                                                                                                                                                                                                                     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[0]                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[0]                                                                                                                                                                                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[0]                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[0]                                                                                                                                                                                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.185 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|wr_address  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|wr_address ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                           ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                          ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                                            ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                                           ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[1]  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|rd_address  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|rd_address ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[0]  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                                     ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                                            ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                                           ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                                            ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                                           ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0]                                                                                                                            ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0]                                                                                                                           ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                                          ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                         ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                        ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                                          ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                          ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                                          ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_next.010                                                                                                                          ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_next.010                                                                                                                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                                          ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                         ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                        ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                                           ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                                          ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                                           ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                                          ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                                           ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                                          ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.193 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|rd_valid[2]                                                                                                                         ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_valid                                                                                                                           ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                                          ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                        ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                          ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.197 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]~_Duplicate_1                                                                                                               ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|rd_valid[0]                                                                                                                        ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.319      ;
; 0.208 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|rd_address  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|active_addr[4]                                                                                                                     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.329      ;
; 0.215 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                                         ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                                        ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.336      ;
; 0.215 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                                         ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.336      ;
; 0.217 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                                         ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                                          ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.338      ;
; 0.218 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                                         ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                                          ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.339      ;
; 0.221 ; uart_watcher:uart_watcher_ins|sdram_rd_req                                                                                                                                                                                                                                           ; capture:capture_ins|sdram_controller:u_meme_controller|rd_req_last                                                                                                                                                                                                                  ; uart_watcher:uart_watcher_ins|get_image                        ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.452      ;
; 0.256 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[40] ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|active_addr[22]                                                                                                                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.376      ;
; 0.258 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                                           ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.379      ;
; 0.259 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[31] ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|active_addr[13]                                                                                                                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.380      ;
; 0.260 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[39] ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|active_addr[21]                                                                                                                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.380      ;
; 0.260 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[33] ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|active_addr[15]                                                                                                                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.381      ;
; 0.261 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[38] ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|active_addr[20]                                                                                                                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.381      ;
; 0.261 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[36] ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|active_addr[18]                                                                                                                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.381      ;
; 0.261 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[32] ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|active_addr[14]                                                                                                                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.381      ;
; 0.262 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_0[26] ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|active_addr[8]                                                                                                                     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.382      ;
; 0.266 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]~_Duplicate_1                                                                                                              ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_next.010                                                                                                                          ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                                        ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.388      ;
; 0.266 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                          ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                        ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.272 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_0[7]  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|active_data[7]                                                                                                                     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.392      ;
; 0.273 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_next.000010000                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.392      ;
; 0.276 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_next.000000001                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.395      ;
; 0.283 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                                         ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_addr[12]                                                                                                                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.403      ;
; 0.285 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                                         ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.405      ;
; 0.289 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                         ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                                           ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.411      ;
; 0.289 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                                         ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                                        ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.410      ;
; 0.293 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                                         ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                                        ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[18] ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|active_addr[0]                                                                                                                     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                                          ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                        ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.295 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entry_1[28] ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|active_addr[10]                                                                                                                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; debug_mux:debug_mux_ins|current_mode                                                                                                                                                                                                                                                 ; capture:capture_ins|sdram_controller:u_meme_controller|rd_req_last                                                                                                                                                                                                                  ; debug_mux:debug_mux_ins|current_mode                           ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.550      ; 1.134      ;
; 0.295 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[10]                                                                                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[10]                                                                                                                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.418      ;
; 0.298 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                                           ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                                          ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.301 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[2]                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[2]                                                                                                                                                                                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.424      ;
; 0.301 ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[2]                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[2]                                                                                                                                                                                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.424      ;
; 0.302 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[9]                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[9]                                                                                                                                                                                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.425      ;
; 0.302 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[11]                                                                                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[11]                                                                                                                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.425      ;
; 0.302 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[12]                                                                                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[12]                                                                                                                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.425      ;
; 0.302 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[18]                                                                                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[18]                                                                                                                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.425      ;
; 0.302 ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[18]                                                                                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[18]                                                                                                                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.425      ;
; 0.302 ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[12]                                                                                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[12]                                                                                                                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.425      ;
; 0.302 ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[11]                                                                                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[11]                                                                                                                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.425      ;
; 0.302 ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[10]                                                                                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[10]                                                                                                                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.425      ;
; 0.302 ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[9]                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[9]                                                                                                                                                                                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.425      ;
; 0.303 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2]                                                                                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2]                                                                                                                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[23]                                                                                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[23]                                                                                                                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.426      ;
; 0.303 ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[23]                                                                                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[23]                                                                                                                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.426      ;
; 0.303 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[20]                                                                                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[20]                                                                                                                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.426      ;
; 0.303 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[3]                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[3]                                                                                                                                                                                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.426      ;
; 0.303 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[4]                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[4]                                                                                                                                                                                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.426      ;
; 0.303 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[6]                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[6]                                                                                                                                                                                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.426      ;
; 0.303 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[7]                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[7]                                                                                                                                                                                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.426      ;
; 0.303 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[8]                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[8]                                                                                                                                                                                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.426      ;
; 0.303 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[13]                                                                                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[13]                                                                                                                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.426      ;
; 0.303 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[14]                                                                                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[14]                                                                                                                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.426      ;
; 0.303 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[15]                                                                                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[15]                                                                                                                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.426      ;
; 0.303 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[16]                                                                                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[16]                                                                                                                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.426      ;
; 0.303 ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[17]                                                                                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[17]                                                                                                                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.426      ;
; 0.303 ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[20]                                                                                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[20]                                                                                                                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.426      ;
; 0.303 ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[17]                                                                                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[17]                                                                                                                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.426      ;
; 0.303 ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[16]                                                                                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[16]                                                                                                                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.426      ;
; 0.303 ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[15]                                                                                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[15]                                                                                                                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.426      ;
; 0.303 ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[14]                                                                                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[14]                                                                                                                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.426      ;
; 0.303 ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[8]                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[8]                                                                                                                                                                                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.426      ;
; 0.303 ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[7]                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[7]                                                                                                                                                                                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.426      ;
; 0.303 ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[6]                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[6]                                                                                                                                                                                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.426      ;
; 0.303 ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[4]                                                                                                                                                                                                                    ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[4]                                                                                                                                                                                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.426      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                            ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.185 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.193 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[1]                 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.206 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                         ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.327      ;
; 0.251 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]                 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.372      ;
; 0.266 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[0] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[1] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.387      ;
; 0.267 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[3] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[3] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.388      ;
; 0.267 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[4] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.388      ;
; 0.269 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[2] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[2] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.390      ;
; 0.282 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[1]                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.402      ;
; 0.282 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[4]                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.402      ;
; 0.287 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.407      ;
; 0.288 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[1]                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.408      ;
; 0.295 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[2]                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.415      ;
; 0.308 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.429      ;
; 0.314 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.435      ;
; 0.323 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.444      ;
; 0.326 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.447      ;
; 0.339 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[2] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.460      ;
; 0.339 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[3] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.460      ;
; 0.346 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.467      ;
; 0.373 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~portb_address_reg0   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.175      ; 0.652      ;
; 0.384 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~portb_address_reg0   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.175      ; 0.663      ;
; 0.397 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[1] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.518      ;
; 0.408 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.528      ;
; 0.434 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[0]                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.555      ;
; 0.450 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.571      ;
; 0.465 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.585      ;
; 0.474 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[0] ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.595      ;
; 0.478 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[3]                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.598      ;
; 0.480 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.601      ;
; 0.493 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.615      ;
; 0.497 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.619      ;
; 0.527 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.648      ;
; 0.554 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.675      ;
; 0.576 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.697      ;
; 0.627 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[1]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.749      ;
; 0.732 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.853      ;
; 0.745 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.866      ;
; 0.745 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.866      ;
; 0.750 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                         ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.872      ;
; 0.761 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~portb_address_reg0   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.175      ; 1.040      ;
; 0.764 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.885      ;
; 0.774 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[3]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.896      ;
; 0.784 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.906      ;
; 0.798 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                         ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.920      ;
; 0.798 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                         ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.920      ;
; 0.800 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.922      ;
; 0.806 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[0]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.928      ;
; 0.856 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.977      ;
; 0.872 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                         ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.995      ;
; 0.873 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.994      ;
; 0.873 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.994      ;
; 0.876 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~portb_address_reg0   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.176      ; 1.156      ;
; 0.888 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.009      ;
; 0.912 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[2]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.034      ;
; 0.928 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.050      ;
; 0.954 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.076      ;
; 0.965 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~portb_address_reg0   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.175      ; 1.244      ;
; 0.975 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.095      ;
; 0.975 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.095      ;
; 0.975 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[1]                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.095      ;
; 0.975 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.095      ;
; 0.975 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[3]                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.095      ;
; 0.975 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[4]                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.095      ;
; 0.975 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[2]                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.095      ;
; 0.975 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[1]                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.095      ;
; 0.975 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[0]                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.095      ;
; 0.985 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[4]                                                  ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.107      ;
; 1.008 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~portb_address_reg0   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.175      ; 1.287      ;
; 1.089 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~portb_address_reg0   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.175      ; 1.368      ;
; 1.095 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.217      ;
; 1.095 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.217      ;
; 1.099 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.219      ;
; 1.099 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.219      ;
; 1.099 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[1]                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.219      ;
; 1.099 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.219      ;
; 1.099 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[3]                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.219      ;
; 1.099 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[4]                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.219      ;
; 1.099 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[2]                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.219      ;
; 1.099 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[1]                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.219      ;
; 1.099 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[0]                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.219      ;
; 1.150 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 1.273      ;
; 1.437 ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                      ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.558      ;
; 4.717 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -3.959       ; 0.043      ; 0.905      ;
; 4.789 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -3.959       ; 0.043      ; 0.977      ;
; 4.789 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -3.959       ; 0.043      ; 0.977      ;
; 4.844 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -3.959       ; 0.044      ; 1.033      ;
; 5.294 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -3.959       ; 0.043      ; 1.482      ;
; 5.326 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -3.959       ; 0.043      ; 1.514      ;
; 5.527 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~portb_address_reg0   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -3.959       ; 0.181      ; 1.873      ;
; 5.537 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -3.959       ; 0.042      ; 1.724      ;
; 5.537 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -3.959       ; 0.042      ; 1.724      ;
; 5.537 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[1]                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -3.959       ; 0.042      ; 1.724      ;
; 5.537 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -3.959       ; 0.042      ; 1.724      ;
; 5.537 ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[3]                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -3.959       ; 0.042      ; 1.724      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_25M'                                                                                                                                                                        ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[1]     ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[1]     ; clk_25M      ; clk_25M     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[3]     ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[3]     ; clk_25M      ; clk_25M     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[2]     ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[2]     ; clk_25M      ; clk_25M     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.RACK   ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.RACK   ; clk_25M      ; clk_25M     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|state_c.WAIT  ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|state_c.WAIT  ; clk_25M      ; clk_25M     ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|state_c.WRITE ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|state_c.WRITE ; clk_25M      ; clk_25M     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt1[1]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt1[1]       ; clk_25M      ; clk_25M     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|config_flag   ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|config_flag   ; clk_25M      ; clk_25M     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.STOP   ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.STOP   ; clk_25M      ; clk_25M     ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[0]     ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[0]     ; clk_25M      ; clk_25M     ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt1[0]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt1[0]       ; clk_25M      ; clk_25M     ; 0.000        ; 0.036      ; 0.314      ;
; 0.224 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.IDLE   ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|sda_out_en     ; clk_25M      ; clk_25M     ; 0.000        ; 0.037      ; 0.345      ;
; 0.225 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.IDLE   ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.WRITE  ; clk_25M      ; clk_25M     ; 0.000        ; 0.037      ; 0.346      ;
; 0.226 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[0]     ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[2]     ; clk_25M      ; clk_25M     ; 0.000        ; 0.037      ; 0.347      ;
; 0.227 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[0]     ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[1]     ; clk_25M      ; clk_25M     ; 0.000        ; 0.037      ; 0.348      ;
; 0.267 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|tran_cmd[3]   ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|command[3]     ; clk_25M      ; clk_25M     ; 0.000        ; 0.037      ; 0.388      ;
; 0.298 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[10]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[10]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[13]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[13]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[17]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[17]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[12]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[12]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[16]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[16]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[14]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[14]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.036      ; 0.421      ;
; 0.303 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[9]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[9]       ; clk_25M      ; clk_25M     ; 0.000        ; 0.037      ; 0.424      ;
; 0.305 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[8]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[8]       ; clk_25M      ; clk_25M     ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[2]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[2]       ; clk_25M      ; clk_25M     ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[4]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[4]       ; clk_25M      ; clk_25M     ; 0.000        ; 0.037      ; 0.427      ;
; 0.313 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[0]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[0]       ; clk_25M      ; clk_25M     ; 0.000        ; 0.037      ; 0.434      ;
; 0.314 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.START  ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|sda_out        ; clk_25M      ; clk_25M     ; 0.000        ; 0.037      ; 0.435      ;
; 0.317 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[18]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[18]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.036      ; 0.437      ;
; 0.318 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[6]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[6]       ; clk_25M      ; clk_25M     ; 0.000        ; 0.037      ; 0.439      ;
; 0.323 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.WRITE  ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.RACK   ; clk_25M      ; clk_25M     ; 0.000        ; 0.037      ; 0.444      ;
; 0.323 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|state_c.WREQ  ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|state_c.WRITE ; clk_25M      ; clk_25M     ; 0.000        ; 0.036      ; 0.443      ;
; 0.347 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|state_c.WRITE ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|state_c.WREQ  ; clk_25M      ; clk_25M     ; 0.000        ; 0.036      ; 0.467      ;
; 0.349 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt1[0]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt1[1]       ; clk_25M      ; clk_25M     ; 0.000        ; 0.036      ; 0.469      ;
; 0.368 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[7]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[7]       ; clk_25M      ; clk_25M     ; 0.000        ; 0.037      ; 0.489      ;
; 0.368 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt1[0]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|tran_dout[6]  ; clk_25M      ; clk_25M     ; 0.000        ; 0.036      ; 0.488      ;
; 0.369 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[3]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[3]       ; clk_25M      ; clk_25M     ; 0.000        ; 0.037      ; 0.490      ;
; 0.369 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[11]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[11]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.036      ; 0.489      ;
; 0.369 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.IDLE   ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.START  ; clk_25M      ; clk_25M     ; 0.000        ; 0.037      ; 0.490      ;
; 0.372 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[5]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[5]       ; clk_25M      ; clk_25M     ; 0.000        ; 0.037      ; 0.493      ;
; 0.375 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[15]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[15]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.036      ; 0.495      ;
; 0.377 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[19]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[19]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.036      ; 0.497      ;
; 0.379 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[3]     ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[0]     ; clk_25M      ; clk_25M     ; 0.000        ; 0.037      ; 0.500      ;
; 0.403 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|state_c.WREQ  ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|tran_dout[6]  ; clk_25M      ; clk_25M     ; 0.000        ; 0.036      ; 0.523      ;
; 0.406 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[1]     ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[2]     ; clk_25M      ; clk_25M     ; 0.000        ; 0.037      ; 0.527      ;
; 0.413 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|state_c.IDLE  ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|state_c.IDLE  ; clk_25M      ; clk_25M     ; 0.000        ; 0.036      ; 0.533      ;
; 0.447 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[13]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[14]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.036      ; 0.567      ;
; 0.448 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[17]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[18]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.036      ; 0.568      ;
; 0.453 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|state_c.IDLE  ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|state_c.WREQ  ; clk_25M      ; clk_25M     ; 0.000        ; 0.036      ; 0.573      ;
; 0.456 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[10]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[11]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.036      ; 0.576      ;
; 0.458 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[12]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[13]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[16]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[17]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.036      ; 0.578      ;
; 0.459 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[10]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[12]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.036      ; 0.579      ;
; 0.459 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[14]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[15]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.036      ; 0.579      ;
; 0.460 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[9]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[10]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.029      ; 0.573      ;
; 0.460 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.START  ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.START  ; clk_25M      ; clk_25M     ; 0.000        ; 0.037      ; 0.581      ;
; 0.461 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[12]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[14]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.036      ; 0.581      ;
; 0.461 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[16]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[18]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.036      ; 0.581      ;
; 0.462 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[0]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[1]       ; clk_25M      ; clk_25M     ; 0.000        ; 0.037      ; 0.583      ;
; 0.462 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[14]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[16]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.036      ; 0.582      ;
; 0.462 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt1[1]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|tran_dout[6]  ; clk_25M      ; clk_25M     ; 0.000        ; 0.036      ; 0.582      ;
; 0.463 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[8]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[9]       ; clk_25M      ; clk_25M     ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[2]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[3]       ; clk_25M      ; clk_25M     ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[4]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[5]       ; clk_25M      ; clk_25M     ; 0.000        ; 0.037      ; 0.585      ;
; 0.465 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|tran_dout[1]  ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|tx_data[1]     ; clk_25M      ; clk_25M     ; 0.000        ; 0.049      ; 0.598      ;
; 0.465 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[0]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[2]       ; clk_25M      ; clk_25M     ; 0.000        ; 0.037      ; 0.586      ;
; 0.467 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[2]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[4]       ; clk_25M      ; clk_25M     ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[4]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[6]       ; clk_25M      ; clk_25M     ; 0.000        ; 0.037      ; 0.588      ;
; 0.474 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[8]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[10]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.029      ; 0.587      ;
; 0.475 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[18]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[19]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.036      ; 0.595      ;
; 0.476 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[6]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[7]       ; clk_25M      ; clk_25M     ; 0.000        ; 0.037      ; 0.597      ;
; 0.478 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.STOP   ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.IDLE   ; clk_25M      ; clk_25M     ; 0.000        ; 0.045      ; 0.607      ;
; 0.479 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[6]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[8]       ; clk_25M      ; clk_25M     ; 0.000        ; 0.037      ; 0.600      ;
; 0.499 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[1]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[1]       ; clk_25M      ; clk_25M     ; 0.000        ; 0.037      ; 0.620      ;
; 0.501 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.WRITE  ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|sda_out        ; clk_25M      ; clk_25M     ; 0.000        ; 0.037      ; 0.622      ;
; 0.505 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|state_c.WREQ  ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|tran_req      ; clk_25M      ; clk_25M     ; 0.000        ; 0.046      ; 0.635      ;
; 0.506 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[0]     ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.IDLE   ; clk_25M      ; clk_25M     ; 0.000        ; 0.036      ; 0.626      ;
; 0.510 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[13]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[15]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.036      ; 0.630      ;
; 0.511 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[17]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[19]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.036      ; 0.631      ;
; 0.513 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[13]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[16]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.036      ; 0.633      ;
; 0.517 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|tran_cmd[0]   ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.START  ; clk_25M      ; clk_25M     ; 0.000        ; 0.057      ; 0.658      ;
; 0.517 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[7]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[8]       ; clk_25M      ; clk_25M     ; 0.000        ; 0.037      ; 0.638      ;
; 0.518 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|state_c.WREQ  ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|tran_cmd[0]   ; clk_25M      ; clk_25M     ; 0.000        ; 0.035      ; 0.637      ;
; 0.518 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[11]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[12]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.036      ; 0.638      ;
; 0.518 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[3]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[4]       ; clk_25M      ; clk_25M     ; 0.000        ; 0.037      ; 0.639      ;
; 0.520 ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|sda_out_en     ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|sda_out_en     ; clk_25M      ; clk_25M     ; 0.000        ; 0.037      ; 0.641      ;
; 0.521 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[5]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[6]       ; clk_25M      ; clk_25M     ; 0.000        ; 0.037      ; 0.642      ;
; 0.522 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[10]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[13]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.036      ; 0.642      ;
; 0.523 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[9]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[11]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.029      ; 0.636      ;
; 0.524 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|config_flag   ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|state_c.IDLE  ; clk_25M      ; clk_25M     ; 0.000        ; 0.036      ; 0.644      ;
; 0.524 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[15]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[16]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.036      ; 0.644      ;
; 0.524 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[12]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[15]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.036      ; 0.644      ;
; 0.524 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[16]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[19]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.036      ; 0.644      ;
; 0.525 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[14]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[17]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.036      ; 0.645      ;
; 0.525 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[10]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[14]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.036      ; 0.645      ;
; 0.526 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[9]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[12]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.029      ; 0.639      ;
; 0.527 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[12]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[16]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.036      ; 0.647      ;
; 0.528 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[14]      ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[18]      ; clk_25M      ; clk_25M     ; 0.000        ; 0.036      ; 0.648      ;
; 0.528 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[0]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[3]       ; clk_25M      ; clk_25M     ; 0.000        ; 0.037      ; 0.649      ;
; 0.530 ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[2]       ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[5]       ; clk_25M      ; clk_25M     ; 0.000        ; 0.037      ; 0.651      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll0_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                    ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.186 ; full_mover:full_mover_ins|move_hundreds_milliseconds[2]    ; full_mover:full_mover_ins|move_hundreds_milliseconds[2]    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; full_mover:full_mover_ins|color_select[1]                  ; full_mover:full_mover_ins|color_select[1]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; full_mover:full_mover_ins|delay_compare[2]                 ; full_mover:full_mover_ins|delay_compare[2]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; full_mover:full_mover_ins|angle_correction_rst             ; full_mover:full_mover_ins|angle_correction_rst             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; full_mover:full_mover_ins|shape_operation_state_machine[1] ; full_mover:full_mover_ins|shape_operation_state_machine[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; full_mover:full_mover_ins|start_y_buf[1]                   ; full_mover:full_mover_ins|start_y_buf[1]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; full_mover:full_mover_ins|target_lut_address_base[4]       ; full_mover:full_mover_ins|target_lut_address_base[4]       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; full_mover:full_mover_ins|shape_operation_state_machine[2] ; full_mover:full_mover_ins|shape_operation_state_machine[2] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; full_mover:full_mover_ins|move_operation_en                ; full_mover:full_mover_ins|move_operation_en                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; full_mover:full_mover_ins|shape_operation_state_machine[0] ; full_mover:full_mover_ins|shape_operation_state_machine[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; full_mover:full_mover_ins|shape_operation_state_machine[3] ; full_mover:full_mover_ins|shape_operation_state_machine[3] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; full_mover:full_mover_ins|pump_enable                      ; full_mover:full_mover_ins|pump_enable                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; full_mover:full_mover_ins|color_select_state_machine[1]    ; full_mover:full_mover_ins|color_select_state_machine[1]    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; full_mover:full_mover_ins|color_select_state_machine[2]    ; full_mover:full_mover_ins|color_select_state_machine[2]    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; full_mover:full_mover_ins|color_select_state_machine[0]    ; full_mover:full_mover_ins|color_select_state_machine[0]    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; full_mover:full_mover_ins|color_select[0]                  ; full_mover:full_mover_ins|color_select[0]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.262 ; shape_finder:shape_finder_ins|circle_x[5]                  ; full_mover:full_mover_ins|start_x_buf[5]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.430      ;
; 0.270 ; shape_finder:shape_finder_ins|square_x[8]                  ; full_mover:full_mover_ins|start_x_buf[8]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.438      ;
; 0.287 ; full_mover:full_mover_ins|color_select_state_machine[2]    ; full_mover:full_mover_ins|color_select[1]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.409      ;
; 0.287 ; full_mover:full_mover_ins|color_select_state_machine[2]    ; full_mover:full_mover_ins|color_select[0]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.409      ;
; 0.288 ; full_mover:full_mover_ins|color_select_state_machine[2]    ; full_mover:full_mover_ins|color_select_state_machine[0]    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.408      ;
; 0.289 ; full_mover:full_mover_ins|color_select_state_machine[2]    ; full_mover:full_mover_ins|color_select_state_machine[1]    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.409      ;
; 0.301 ; shape_finder:shape_finder_ins|circle_x[1]                  ; full_mover:full_mover_ins|start_x_buf[1]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.485      ;
; 0.306 ; full_mover:full_mover_ins|color_select[0]                  ; full_mover:full_mover_ins|color_select[1]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; shape_finder:shape_finder_ins|circle_y[3]                  ; full_mover:full_mover_ins|start_y_buf[3]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.490      ;
; 0.317 ; full_mover:full_mover_ins|shape_operation_state_machine[3] ; full_mover:full_mover_ins|target_lut_address_base[3]       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.436      ;
; 0.320 ; shape_finder:shape_finder_ins|square_x[0]                  ; full_mover:full_mover_ins|start_x_buf[0]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.503      ;
; 0.325 ; full_mover:full_mover_ins|color_select_state_machine[0]    ; full_mover:full_mover_ins|color_select_state_machine[2]    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.445      ;
; 0.327 ; full_mover:full_mover_ins|shape_operation_state_machine[3] ; full_mover:full_mover_ins|target_lut_address_base[5]       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.446      ;
; 0.328 ; full_mover:full_mover_ins|shape_operation_state_machine[2] ; full_mover:full_mover_ins|shape_operation_state_machine[3] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.448      ;
; 0.328 ; full_mover:full_mover_ins|color_select_state_machine[1]    ; full_mover:full_mover_ins|color_select_state_machine[2]    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.448      ;
; 0.350 ; full_mover:full_mover_ins|shape_operation_state_machine[0] ; full_mover:full_mover_ins|move_operation_en                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.470      ;
; 0.350 ; full_mover:full_mover_ins|color_select_state_machine[1]    ; full_mover:full_mover_ins|color_select_state_machine[0]    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.470      ;
; 0.354 ; full_mover:full_mover_ins|shape_operation_state_machine[3] ; full_mover:full_mover_ins|shape_operation_state_machine[2] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.474      ;
; 0.355 ; full_mover:full_mover_ins|target_lut_address_base[3]       ; full_mover:full_mover_ins|target_lut_address[3]            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.477      ;
; 0.355 ; full_mover:full_mover_ins|color_select_state_machine[0]    ; full_mover:full_mover_ins|color_select_state_machine[1]    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.475      ;
; 0.356 ; full_mover:full_mover_ins|target_lut_address_base[2]       ; full_mover:full_mover_ins|target_lut_address[2]            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.478      ;
; 0.363 ; full_mover:full_mover_ins|shape_operation_state_machine[0] ; full_mover:full_mover_ins|shape_operation_state_machine[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.483      ;
; 0.365 ; shape_finder:shape_finder_ins|circle_x[8]                  ; full_mover:full_mover_ins|start_x_buf[8]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.533      ;
; 0.368 ; shape_finder:shape_finder_ins|circle_x[6]                  ; full_mover:full_mover_ins|start_x_buf[6]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.536      ;
; 0.370 ; full_mover:full_mover_ins|shape_operation_state_machine[1] ; full_mover:full_mover_ins|move_operation_en                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.490      ;
; 0.371 ; full_mover:full_mover_ins|shape_operation_state_machine[1] ; full_mover:full_mover_ins|shape_operation_state_machine[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.491      ;
; 0.372 ; full_mover:full_mover_ins|shape_operation_state_machine[1] ; full_mover:full_mover_ins|shape_operation_state_machine[2] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.492      ;
; 0.373 ; full_mover:full_mover_ins|shape_operation_state_machine[1] ; full_mover:full_mover_ins|shape_operation_state_machine[3] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.493      ;
; 0.380 ; shape_finder:shape_finder_ins|circle_x[7]                  ; full_mover:full_mover_ins|start_x_buf[7]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.548      ;
; 0.382 ; full_mover:full_mover_ins|target_lut_address_base[5]       ; full_mover:full_mover_ins|target_lut_address[5]            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.504      ;
; 0.382 ; shape_finder:shape_finder_ins|square_y[5]                  ; full_mover:full_mover_ins|start_y_buf[5]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.554      ;
; 0.386 ; shape_finder:shape_finder_ins|square_x[5]                  ; full_mover:full_mover_ins|start_x_buf[5]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.554      ;
; 0.396 ; full_mover:full_mover_ins|target_lut_address_base[4]       ; full_mover:full_mover_ins|target_lut_address[4]            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.517      ;
; 0.404 ; shape_finder:shape_finder_ins|square_x[6]                  ; full_mover:full_mover_ins|start_x_buf[6]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.572      ;
; 0.407 ; full_mover:full_mover_ins|shape_operation_state_machine[2] ; full_mover:full_mover_ins|start_x_buf[2]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.524      ;
; 0.407 ; full_mover:full_mover_ins|shape_operation_state_machine[2] ; full_mover:full_mover_ins|start_x_buf[3]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.524      ;
; 0.407 ; full_mover:full_mover_ins|shape_operation_state_machine[2] ; full_mover:full_mover_ins|start_x_buf[4]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.524      ;
; 0.408 ; shape_finder:shape_finder_ins|circle_x[0]                  ; full_mover:full_mover_ins|start_x_buf[0]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.591      ;
; 0.413 ; shape_finder:shape_finder_ins|circle_x[4]                  ; full_mover:full_mover_ins|start_x_buf[4]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.597      ;
; 0.431 ; full_mover:full_mover_ins|shape_operation_state_machine[2] ; full_mover:full_mover_ins|start_y_buf[7]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 0.547      ;
; 0.431 ; shape_finder:shape_finder_ins|circle_x[3]                  ; full_mover:full_mover_ins|start_x_buf[3]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.615      ;
; 0.432 ; full_mover:full_mover_ins|shape_operation_state_machine[2] ; full_mover:full_mover_ins|start_y_buf[2]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 0.548      ;
; 0.433 ; full_mover:full_mover_ins|shape_operation_state_machine[2] ; full_mover:full_mover_ins|start_y_buf[4]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 0.549      ;
; 0.434 ; shape_finder:shape_finder_ins|square_x[1]                  ; full_mover:full_mover_ins|start_x_buf[1]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.618      ;
; 0.435 ; full_mover:full_mover_ins|move_state_machine[1]            ; full_mover:full_mover_ins|move_state_machine[1]            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.556      ;
; 0.437 ; shape_finder:shape_finder_ins|circle_y[6]                  ; full_mover:full_mover_ins|start_y_buf[6]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.609      ;
; 0.438 ; shape_finder:shape_finder_ins|circle_x[2]                  ; full_mover:full_mover_ins|start_x_buf[2]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.622      ;
; 0.440 ; full_mover:full_mover_ins|move_hundreds_milliseconds[0]    ; full_mover:full_mover_ins|move_hundreds_milliseconds[0]    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.560      ;
; 0.443 ; shape_finder:shape_finder_ins|square_x[4]                  ; full_mover:full_mover_ins|start_x_buf[4]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.627      ;
; 0.448 ; shape_finder:shape_finder_ins|square_x[3]                  ; full_mover:full_mover_ins|start_x_buf[3]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.632      ;
; 0.449 ; full_mover:full_mover_ins|shape_operation_state_machine[0] ; full_mover:full_mover_ins|shape_operation_state_machine[2] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.569      ;
; 0.450 ; full_mover:full_mover_ins|shape_operation_state_machine[0] ; full_mover:full_mover_ins|shape_operation_state_machine[3] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.570      ;
; 0.450 ; full_mover:full_mover_ins|shape_operation_state_machine[2] ; full_mover:full_mover_ins|move_operation_en                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.570      ;
; 0.459 ; full_mover:full_mover_ins|color_select_state_machine[2]    ; full_mover:full_mover_ins|shape_operation_en               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.579      ;
; 0.463 ; full_mover:full_mover_ins|move_operation_en                ; full_mover:full_mover_ins|target_lut_address[4]            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.466 ; full_mover:full_mover_ins|move_operation_en                ; full_mover:full_mover_ins|target_lut_address[3]            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; full_mover:full_mover_ins|move_operation_en                ; full_mover:full_mover_ins|target_lut_address[2]            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.587      ;
; 0.469 ; full_mover:full_mover_ins|move_operation_en                ; full_mover:full_mover_ins|target_lut_address[5]            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.590      ;
; 0.469 ; shape_finder:shape_finder_ins|circle_y[7]                  ; full_mover:full_mover_ins|start_y_buf[7]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.641      ;
; 0.475 ; full_mover:full_mover_ins|move_state_machine[3]            ; full_mover:full_mover_ins|move_state_machine[3]            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.595      ;
; 0.478 ; full_mover:full_mover_ins|color_select_state_machine[0]    ; full_mover:full_mover_ins|shape_operation_en               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.598      ;
; 0.478 ; full_mover:full_mover_ins|color_select_state_machine[1]    ; full_mover:full_mover_ins|shape_operation_en               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.598      ;
; 0.479 ; full_mover:full_mover_ins|servo_id[3]                      ; full_mover:full_mover_ins|servo_id[3]                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.599      ;
; 0.483 ; shape_finder:shape_finder_ins|circle_y[2]                  ; full_mover:full_mover_ins|start_y_buf[2]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.663      ;
; 0.486 ; shape_finder:shape_finder_ins|square_x[7]                  ; full_mover:full_mover_ins|start_x_buf[7]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.654      ;
; 0.497 ; full_mover:full_mover_ins|servo_id[2]                      ; full_mover:full_mover_ins|servo_id[2]                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.617      ;
; 0.499 ; full_mover:full_mover_ins|shape_operation_state_machine[2] ; full_mover:full_mover_ins|target_lut_address_base[5]       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.618      ;
; 0.505 ; full_mover:full_mover_ins|shape_operation_state_machine[3] ; full_mover:full_mover_ins|move_operation_en                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.625      ;
; 0.514 ; full_mover:full_mover_ins|shape_operation_state_machine[2] ; full_mover:full_mover_ins|start_x_buf[1]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.631      ;
; 0.517 ; full_mover:full_mover_ins|shape_operation_state_machine[1] ; full_mover:full_mover_ins|target_lut_address_base[4]       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.637      ;
; 0.518 ; full_mover:full_mover_ins|shape_operation_en               ; full_mover:full_mover_ins|shape_operation_en               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.638      ;
; 0.520 ; shape_finder:shape_finder_ins|circle_y[5]                  ; full_mover:full_mover_ins|start_y_buf[5]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.692      ;
; 0.530 ; full_mover:full_mover_ins|move_state_machine[5]            ; full_mover:full_mover_ins|move_hundreds_milliseconds[0]    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.650      ;
; 0.532 ; shape_finder:shape_finder_ins|square_y[6]                  ; full_mover:full_mover_ins|start_y_buf[6]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.704      ;
; 0.537 ; full_mover:full_mover_ins|shape_operation_state_machine[3] ; full_mover:full_mover_ins|shape_operation_state_machine[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.657      ;
; 0.538 ; full_mover:full_mover_ins|shape_operation_state_machine[2] ; full_mover:full_mover_ins|start_y_buf[6]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 0.654      ;
; 0.538 ; full_mover:full_mover_ins|shape_operation_state_machine[2] ; full_mover:full_mover_ins|start_x_buf[6]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 0.650      ;
; 0.539 ; shape_finder:shape_finder_ins|hexagon_y[6]                 ; full_mover:full_mover_ins|start_y_buf[6]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.724      ;
; 0.540 ; full_mover:full_mover_ins|shape_operation_state_machine[2] ; full_mover:full_mover_ins|start_y_buf[3]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 0.656      ;
; 0.540 ; full_mover:full_mover_ins|shape_operation_state_machine[3] ; full_mover:full_mover_ins|target_lut_address_base[4]       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.660      ;
; 0.542 ; full_mover:full_mover_ins|shape_operation_state_machine[2] ; full_mover:full_mover_ins|start_y_buf[5]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 0.658      ;
; 0.543 ; shape_finder:shape_finder_ins|square_y[7]                  ; full_mover:full_mover_ins|start_y_buf[7]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.715      ;
; 0.544 ; full_mover:full_mover_ins|shape_operation_state_machine[2] ; full_mover:full_mover_ins|start_x_buf[0]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 0.660      ;
; 0.544 ; shape_finder:shape_finder_ins|hexagon_y[3]                 ; full_mover:full_mover_ins|start_y_buf[3]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.729      ;
+-------+------------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'capture:capture_ins|vsync_buf'                                                                                                                                     ;
+-------+---------------------------------------+---------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.199 ; capture:capture_ins|frame_start_latch ; capture:capture_ins|frame_start_latch ; capture:capture_ins|vsync_buf ; capture:capture_ins|vsync_buf ; 0.000        ; 0.024      ; 0.307      ;
; 0.201 ; capture:capture_ins|frame_over_latch  ; capture:capture_ins|frame_over_latch  ; capture:capture_ins|vsync_buf ; capture:capture_ins|vsync_buf ; 0.000        ; 0.022      ; 0.307      ;
; 1.058 ; capture:capture_ins|frame_start_latch ; capture:capture_ins|frame_over_latch  ; capture:capture_ins|vsync_buf ; capture:capture_ins|vsync_buf ; -0.500       ; -0.193     ; 0.449      ;
; 1.211 ; capture:capture_ins|fifo_ok_status    ; capture:capture_ins|frame_start_latch ; clock_10hz                    ; capture:capture_ins|vsync_buf ; -0.500       ; -0.247     ; 0.548      ;
+-------+---------------------------------------+---------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_10hz'                                                                                                                                                                            ;
+-------+----------------------------------------------+----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                      ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 0.201 ; capture:capture_ins|latency_of_fifo_reset[1] ; capture:capture_ins|latency_of_fifo_reset[1] ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; capture:capture_ins|fifo_ok_status           ; capture:capture_ins|fifo_ok_status           ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; capture:capture_ins|latency_of_fifo_reset[2] ; capture:capture_ins|latency_of_fifo_reset[2] ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; full_mover:full_mover_ins|delay_output       ; full_mover:full_mover_ins|delay_output       ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.022      ; 0.307      ;
; 0.208 ; capture:capture_ins|latency_of_fifo_reset[0] ; capture:capture_ins|latency_of_fifo_reset[0] ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.022      ; 0.314      ;
; 0.216 ; capture:capture_ins|latency_of_fifo_reset[1] ; capture:capture_ins|latency_of_fifo_reset[2] ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.022      ; 0.322      ;
; 0.216 ; capture:capture_ins|latency_of_fifo_reset[0] ; capture:capture_ins|latency_of_fifo_reset[1] ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.022      ; 0.322      ;
; 0.216 ; capture:capture_ins|latency_of_fifo_reset[0] ; capture:capture_ins|fifo_ok_status           ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.022      ; 0.322      ;
; 0.218 ; capture:capture_ins|latency_of_fifo_reset[2] ; capture:capture_ins|latency_of_fifo_reset[0] ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.022      ; 0.324      ;
; 0.277 ; full_mover:full_mover_ins|delay_counter[4]   ; full_mover:full_mover_ins|delay_counter[4]   ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.022      ; 0.383      ;
; 0.313 ; full_mover:full_mover_ins|delay_counter[1]   ; full_mover:full_mover_ins|delay_counter[1]   ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.022      ; 0.419      ;
; 0.313 ; full_mover:full_mover_ins|delay_counter[2]   ; full_mover:full_mover_ins|delay_counter[2]   ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.022      ; 0.419      ;
; 0.313 ; full_mover:full_mover_ins|delay_counter[3]   ; full_mover:full_mover_ins|delay_counter[3]   ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.022      ; 0.419      ;
; 0.318 ; capture:capture_ins|latency_of_fifo_reset[0] ; capture:capture_ins|latency_of_fifo_reset[2] ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.022      ; 0.424      ;
; 0.327 ; capture:capture_ins|latency_of_fifo_reset[2] ; capture:capture_ins|fifo_ok_status           ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.022      ; 0.433      ;
; 0.329 ; capture:capture_ins|latency_of_fifo_reset[2] ; capture:capture_ins|latency_of_fifo_reset[1] ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.022      ; 0.435      ;
; 0.330 ; capture:capture_ins|latency_of_fifo_reset[1] ; capture:capture_ins|latency_of_fifo_reset[0] ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.022      ; 0.436      ;
; 0.333 ; full_mover:full_mover_ins|delay_counter[0]   ; full_mover:full_mover_ins|delay_counter[0]   ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.022      ; 0.439      ;
; 0.340 ; capture:capture_ins|latency_of_fifo_reset[1] ; capture:capture_ins|fifo_ok_status           ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.022      ; 0.446      ;
; 0.460 ; full_mover:full_mover_ins|delay_counter[1]   ; full_mover:full_mover_ins|delay_counter[2]   ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.024      ; 0.568      ;
; 0.460 ; full_mover:full_mover_ins|delay_counter[3]   ; full_mover:full_mover_ins|delay_counter[4]   ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.024      ; 0.568      ;
; 0.469 ; full_mover:full_mover_ins|delay_counter[2]   ; full_mover:full_mover_ins|delay_counter[3]   ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.024      ; 0.577      ;
; 0.472 ; full_mover:full_mover_ins|delay_counter[2]   ; full_mover:full_mover_ins|delay_counter[4]   ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.024      ; 0.580      ;
; 0.478 ; full_mover:full_mover_ins|delay_counter[0]   ; full_mover:full_mover_ins|delay_counter[1]   ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.024      ; 0.586      ;
; 0.481 ; full_mover:full_mover_ins|delay_counter[0]   ; full_mover:full_mover_ins|delay_counter[2]   ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.024      ; 0.589      ;
; 0.523 ; full_mover:full_mover_ins|delay_counter[1]   ; full_mover:full_mover_ins|delay_counter[3]   ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.024      ; 0.631      ;
; 0.526 ; full_mover:full_mover_ins|delay_counter[1]   ; full_mover:full_mover_ins|delay_counter[4]   ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.024      ; 0.634      ;
; 0.544 ; full_mover:full_mover_ins|delay_counter[0]   ; full_mover:full_mover_ins|delay_counter[3]   ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.024      ; 0.652      ;
; 0.547 ; full_mover:full_mover_ins|delay_counter[0]   ; full_mover:full_mover_ins|delay_counter[4]   ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.024      ; 0.655      ;
; 0.686 ; full_mover:full_mover_ins|delay_compare[1]   ; full_mover:full_mover_ins|delay_counter[4]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 0.989      ; 1.829      ;
; 0.686 ; full_mover:full_mover_ins|delay_compare[1]   ; full_mover:full_mover_ins|delay_counter[0]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 0.989      ; 1.829      ;
; 0.686 ; full_mover:full_mover_ins|delay_compare[1]   ; full_mover:full_mover_ins|delay_counter[1]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 0.989      ; 1.829      ;
; 0.686 ; full_mover:full_mover_ins|delay_compare[1]   ; full_mover:full_mover_ins|delay_counter[2]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 0.989      ; 1.829      ;
; 0.686 ; full_mover:full_mover_ins|delay_compare[1]   ; full_mover:full_mover_ins|delay_counter[3]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 0.989      ; 1.829      ;
; 0.691 ; full_mover:full_mover_ins|delay_compare[0]   ; full_mover:full_mover_ins|delay_counter[4]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 0.989      ; 1.834      ;
; 0.691 ; full_mover:full_mover_ins|delay_compare[0]   ; full_mover:full_mover_ins|delay_counter[0]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 0.989      ; 1.834      ;
; 0.691 ; full_mover:full_mover_ins|delay_compare[0]   ; full_mover:full_mover_ins|delay_counter[1]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 0.989      ; 1.834      ;
; 0.691 ; full_mover:full_mover_ins|delay_compare[0]   ; full_mover:full_mover_ins|delay_counter[2]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 0.989      ; 1.834      ;
; 0.691 ; full_mover:full_mover_ins|delay_compare[0]   ; full_mover:full_mover_ins|delay_counter[3]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 0.989      ; 1.834      ;
; 0.697 ; full_mover:full_mover_ins|delay_compare[2]   ; full_mover:full_mover_ins|delay_counter[4]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 0.989      ; 1.840      ;
; 0.697 ; full_mover:full_mover_ins|delay_compare[2]   ; full_mover:full_mover_ins|delay_counter[0]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 0.989      ; 1.840      ;
; 0.697 ; full_mover:full_mover_ins|delay_compare[2]   ; full_mover:full_mover_ins|delay_counter[1]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 0.989      ; 1.840      ;
; 0.697 ; full_mover:full_mover_ins|delay_compare[2]   ; full_mover:full_mover_ins|delay_counter[2]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 0.989      ; 1.840      ;
; 0.697 ; full_mover:full_mover_ins|delay_compare[2]   ; full_mover:full_mover_ins|delay_counter[3]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 0.989      ; 1.840      ;
; 0.738 ; full_mover:full_mover_ins|delay_compare[3]   ; full_mover:full_mover_ins|delay_counter[4]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 0.989      ; 1.881      ;
; 0.738 ; full_mover:full_mover_ins|delay_compare[3]   ; full_mover:full_mover_ins|delay_counter[0]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 0.989      ; 1.881      ;
; 0.738 ; full_mover:full_mover_ins|delay_compare[3]   ; full_mover:full_mover_ins|delay_counter[1]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 0.989      ; 1.881      ;
; 0.738 ; full_mover:full_mover_ins|delay_compare[3]   ; full_mover:full_mover_ins|delay_counter[2]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 0.989      ; 1.881      ;
; 0.738 ; full_mover:full_mover_ins|delay_compare[3]   ; full_mover:full_mover_ins|delay_counter[3]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 0.989      ; 1.881      ;
; 0.782 ; full_mover:full_mover_ins|delay_compare[1]   ; full_mover:full_mover_ins|delay_output       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 0.989      ; 1.925      ;
; 0.787 ; full_mover:full_mover_ins|delay_compare[0]   ; full_mover:full_mover_ins|delay_output       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 0.989      ; 1.930      ;
; 0.793 ; full_mover:full_mover_ins|delay_compare[2]   ; full_mover:full_mover_ins|delay_output       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 0.989      ; 1.936      ;
; 0.834 ; full_mover:full_mover_ins|delay_compare[3]   ; full_mover:full_mover_ins|delay_output       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 0.989      ; 1.977      ;
; 0.937 ; full_mover:full_mover_ins|delay_counter[4]   ; full_mover:full_mover_ins|delay_counter[0]   ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.024      ; 1.045      ;
; 0.937 ; full_mover:full_mover_ins|delay_counter[4]   ; full_mover:full_mover_ins|delay_counter[1]   ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.024      ; 1.045      ;
; 0.937 ; full_mover:full_mover_ins|delay_counter[4]   ; full_mover:full_mover_ins|delay_counter[2]   ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.024      ; 1.045      ;
; 0.937 ; full_mover:full_mover_ins|delay_counter[4]   ; full_mover:full_mover_ins|delay_counter[3]   ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.024      ; 1.045      ;
; 1.033 ; full_mover:full_mover_ins|delay_counter[4]   ; full_mover:full_mover_ins|delay_output       ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.024      ; 1.141      ;
; 1.311 ; full_mover:full_mover_ins|delay_counter[3]   ; full_mover:full_mover_ins|delay_counter[0]   ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.024      ; 1.419      ;
; 1.311 ; full_mover:full_mover_ins|delay_counter[3]   ; full_mover:full_mover_ins|delay_counter[1]   ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.024      ; 1.419      ;
; 1.311 ; full_mover:full_mover_ins|delay_counter[3]   ; full_mover:full_mover_ins|delay_counter[2]   ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.024      ; 1.419      ;
; 1.320 ; full_mover:full_mover_ins|delay_counter[1]   ; full_mover:full_mover_ins|delay_counter[0]   ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.024      ; 1.428      ;
; 1.370 ; full_mover:full_mover_ins|delay_counter[2]   ; full_mover:full_mover_ins|delay_counter[0]   ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.024      ; 1.478      ;
; 1.370 ; full_mover:full_mover_ins|delay_counter[2]   ; full_mover:full_mover_ins|delay_counter[1]   ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.024      ; 1.478      ;
; 1.407 ; full_mover:full_mover_ins|delay_counter[3]   ; full_mover:full_mover_ins|delay_output       ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.024      ; 1.515      ;
; 1.416 ; full_mover:full_mover_ins|delay_counter[1]   ; full_mover:full_mover_ins|delay_output       ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.024      ; 1.524      ;
; 1.466 ; full_mover:full_mover_ins|delay_counter[2]   ; full_mover:full_mover_ins|delay_output       ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.024      ; 1.574      ;
; 1.552 ; full_mover:full_mover_ins|delay_counter[0]   ; full_mover:full_mover_ins|delay_output       ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.024      ; 1.660      ;
+-------+----------------------------------------------+----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                                                                                                                                                                                            ; Launch Clock                                          ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -2.473 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[1]                 ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.041        ; -0.709     ; 1.752      ;
; -2.473 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]                 ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.041        ; -0.709     ; 1.752      ;
; -2.473 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                         ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.041        ; -0.709     ; 1.752      ;
; -2.473 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.041        ; -0.709     ; 1.752      ;
; -2.473 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[3]                                                  ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.041        ; -0.709     ; 1.752      ;
; -2.473 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[4]                                                  ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.041        ; -0.709     ; 1.752      ;
; -2.473 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[2]                                                  ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.041        ; -0.709     ; 1.752      ;
; -2.473 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[1]                                                  ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.041        ; -0.709     ; 1.752      ;
; -2.473 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[0]                                                  ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.041        ; -0.709     ; 1.752      ;
; -2.042 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[4] ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.041        ; -0.708     ; 1.322      ;
; -2.042 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4] ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.041        ; -0.708     ; 1.322      ;
; -2.042 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[3] ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.041        ; -0.708     ; 1.322      ;
; -2.042 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[3] ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.041        ; -0.708     ; 1.322      ;
; -2.042 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.041        ; -0.708     ; 1.322      ;
; -2.042 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                      ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.041        ; -0.708     ; 1.322      ;
; -2.042 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                      ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.041        ; -0.708     ; 1.322      ;
; -2.042 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.041        ; -0.708     ; 1.322      ;
; -2.042 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[2] ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.041        ; -0.708     ; 1.322      ;
; -2.042 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[2] ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.041        ; -0.708     ; 1.322      ;
; -2.042 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[1] ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.041        ; -0.708     ; 1.322      ;
; -2.042 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[1] ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.041        ; -0.708     ; 1.322      ;
; -2.042 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[0] ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.041        ; -0.708     ; 1.322      ;
; -2.042 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[0] ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.041        ; -0.708     ; 1.322      ;
; -2.042 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.041        ; -0.708     ; 1.322      ;
; -2.038 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                      ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.041        ; -0.708     ; 1.318      ;
; -1.866 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~portb_address_reg0   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.041        ; -0.569     ; 1.307      ;
; 3.940  ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[1]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; 0.311      ; 2.259      ;
; 3.940  ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; 0.311      ; 2.259      ;
; 3.940  ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; 0.311      ; 2.259      ;
; 3.940  ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; 0.311      ; 2.259      ;
; 3.940  ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[3]                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; 0.311      ; 2.259      ;
; 3.940  ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[4]                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; 0.311      ; 2.259      ;
; 3.940  ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[2]                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; 0.311      ; 2.259      ;
; 3.940  ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[1]                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; 0.311      ; 2.259      ;
; 3.940  ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[0]                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; 0.311      ; 2.259      ;
; 4.369  ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[4] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; 0.312      ; 1.831      ;
; 4.369  ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; 0.312      ; 1.831      ;
; 4.369  ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[3] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; 0.312      ; 1.831      ;
; 4.369  ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[3] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; 0.312      ; 1.831      ;
; 4.369  ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; 0.312      ; 1.831      ;
; 4.369  ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; 0.312      ; 1.831      ;
; 4.369  ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; 0.312      ; 1.831      ;
; 4.369  ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; 0.312      ; 1.831      ;
; 4.369  ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[2] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; 0.312      ; 1.831      ;
; 4.369  ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[2] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; 0.312      ; 1.831      ;
; 4.369  ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; 0.312      ; 1.831      ;
; 4.369  ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; 0.312      ; 1.831      ;
; 4.369  ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; 0.312      ; 1.831      ;
; 4.369  ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; 0.312      ; 1.831      ;
; 4.369  ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; 0.312      ; 1.831      ;
; 4.375  ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; 0.312      ; 1.825      ;
; 4.505  ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~portb_address_reg0   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.041        ; 0.451      ; 1.856      ;
+--------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll0_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                            ;
+--------+---------------+----------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node     ; To Node                                                  ; Launch Clock ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------+----------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; -2.052 ; soft_rst_last ; shape_finder:shape_finder_ins|last_operate_y_7[3]        ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.211     ; 1.778      ;
; -2.052 ; soft_rst_last ; shape_finder:shape_finder_ins|last_operate_y_7[2]        ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.211     ; 1.778      ;
; -2.052 ; soft_rst_last ; shape_finder:shape_finder_ins|last_operate_y_7[1]        ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.211     ; 1.778      ;
; -2.052 ; soft_rst_last ; shape_finder:shape_finder_ins|x_min_6[4]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.211     ; 1.778      ;
; -2.022 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_in_line_6[3]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.209     ; 1.750      ;
; -2.021 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_in_line_8[1]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.212     ; 1.746      ;
; -2.021 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_in_line_8[2]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.212     ; 1.746      ;
; -2.021 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_in_line_8[3]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.212     ; 1.746      ;
; -2.021 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_in_line_8[4]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.212     ; 1.746      ;
; -2.021 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_in_line_8[5]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.212     ; 1.746      ;
; -2.021 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_in_line_8[7]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.212     ; 1.746      ;
; -2.021 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_8[1]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.212     ; 1.746      ;
; -2.021 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_8[2]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.212     ; 1.746      ;
; -2.021 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_8[3]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.212     ; 1.746      ;
; -2.021 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_8[4]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.212     ; 1.746      ;
; -2.021 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_8[5]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.212     ; 1.746      ;
; -2.021 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_8[7]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.212     ; 1.746      ;
; -2.019 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_in_line_current_6[7] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.208     ; 1.748      ;
; -2.019 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_in_line_6[1]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.208     ; 1.748      ;
; -2.019 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_in_line_6[2]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.208     ; 1.748      ;
; -2.019 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_in_line_6[5]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.208     ; 1.748      ;
; -2.019 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_in_line_6[7]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.208     ; 1.748      ;
; -2.014 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_in_line_current_7[5] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.213     ; 1.738      ;
; -2.014 ; soft_rst_last ; shape_finder:shape_finder_ins|y_max_5[1]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.213     ; 1.738      ;
; -2.014 ; soft_rst_last ; shape_finder:shape_finder_ins|y_max_5[2]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.213     ; 1.738      ;
; -2.014 ; soft_rst_last ; shape_finder:shape_finder_ins|y_max_5[3]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.213     ; 1.738      ;
; -2.014 ; soft_rst_last ; shape_finder:shape_finder_ins|y_max_5[4]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.213     ; 1.738      ;
; -2.014 ; soft_rst_last ; shape_finder:shape_finder_ins|y_max_5[5]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.213     ; 1.738      ;
; -2.014 ; soft_rst_last ; shape_finder:shape_finder_ins|y_max_5[6]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.213     ; 1.738      ;
; -2.014 ; soft_rst_last ; shape_finder:shape_finder_ins|y_max_5[7]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.213     ; 1.738      ;
; -2.014 ; soft_rst_last ; shape_finder:shape_finder_ins|y_max_5[0]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.213     ; 1.738      ;
; -2.011 ; soft_rst_last ; shape_finder:shape_finder_ins|circle_x[1]                ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.233     ; 1.715      ;
; -2.011 ; soft_rst_last ; shape_finder:shape_finder_ins|circle_x[4]                ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.233     ; 1.715      ;
; -2.011 ; soft_rst_last ; shape_finder:shape_finder_ins|circle_x[2]                ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.233     ; 1.715      ;
; -2.011 ; soft_rst_last ; shape_finder:shape_finder_ins|circle_x[3]                ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.233     ; 1.715      ;
; -2.011 ; soft_rst_last ; shape_finder:shape_finder_ins|circle_x[0]                ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.233     ; 1.715      ;
; -2.011 ; soft_rst_last ; shape_finder:shape_finder_ins|circle_y[3]                ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.233     ; 1.715      ;
; -2.011 ; soft_rst_last ; shape_finder:shape_finder_ins|square_y[0]                ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.233     ; 1.715      ;
; -2.011 ; soft_rst_last ; shape_finder:shape_finder_ins|square_x[2]                ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.233     ; 1.715      ;
; -2.011 ; soft_rst_last ; shape_finder:shape_finder_ins|square_x[1]                ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.233     ; 1.715      ;
; -2.011 ; soft_rst_last ; shape_finder:shape_finder_ins|square_x[3]                ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.233     ; 1.715      ;
; -2.011 ; soft_rst_last ; shape_finder:shape_finder_ins|square_x[4]                ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.233     ; 1.715      ;
; -2.011 ; soft_rst_last ; shape_finder:shape_finder_ins|square_x[0]                ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.233     ; 1.715      ;
; -2.007 ; soft_rst_last ; shape_finder:shape_finder_ins|x_min_8[1]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.207     ; 1.737      ;
; -2.007 ; soft_rst_last ; shape_finder:shape_finder_ins|x_min_8[2]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.207     ; 1.737      ;
; -2.007 ; soft_rst_last ; shape_finder:shape_finder_ins|x_min_8[3]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.207     ; 1.737      ;
; -2.007 ; soft_rst_last ; shape_finder:shape_finder_ins|x_min_8[4]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.207     ; 1.737      ;
; -2.007 ; soft_rst_last ; shape_finder:shape_finder_ins|x_min_8[5]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.207     ; 1.737      ;
; -2.007 ; soft_rst_last ; shape_finder:shape_finder_ins|x_min_8[6]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.207     ; 1.737      ;
; -2.007 ; soft_rst_last ; shape_finder:shape_finder_ins|x_min_8[7]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.207     ; 1.737      ;
; -2.007 ; soft_rst_last ; shape_finder:shape_finder_ins|x_min_8[0]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.207     ; 1.737      ;
; -2.003 ; soft_rst_last ; shape_finder:shape_finder_ins|process_x_min[1]           ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.221     ; 1.719      ;
; -2.003 ; soft_rst_last ; shape_finder:shape_finder_ins|process_x_min[2]           ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.221     ; 1.719      ;
; -2.003 ; soft_rst_last ; shape_finder:shape_finder_ins|process_x_min[3]           ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.221     ; 1.719      ;
; -2.003 ; soft_rst_last ; shape_finder:shape_finder_ins|process_x_min[4]           ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.221     ; 1.719      ;
; -2.003 ; soft_rst_last ; shape_finder:shape_finder_ins|process_x_min[5]           ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.221     ; 1.719      ;
; -2.003 ; soft_rst_last ; shape_finder:shape_finder_ins|process_x_min[6]           ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.221     ; 1.719      ;
; -2.003 ; soft_rst_last ; shape_finder:shape_finder_ins|process_x_min[7]           ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.221     ; 1.719      ;
; -2.003 ; soft_rst_last ; shape_finder:shape_finder_ins|process_x_min[0]           ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.221     ; 1.719      ;
; -2.003 ; soft_rst_last ; shape_finder:shape_finder_ins|process_x_max[1]           ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.221     ; 1.719      ;
; -2.003 ; soft_rst_last ; shape_finder:shape_finder_ins|process_x_max[2]           ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.221     ; 1.719      ;
; -2.003 ; soft_rst_last ; shape_finder:shape_finder_ins|process_x_max[4]           ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.221     ; 1.719      ;
; -2.003 ; soft_rst_last ; shape_finder:shape_finder_ins|process_x_max[5]           ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.221     ; 1.719      ;
; -2.003 ; soft_rst_last ; shape_finder:shape_finder_ins|process_x_max[7]           ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.221     ; 1.719      ;
; -1.983 ; soft_rst_last ; shape_finder:shape_finder_ins|x_min_in_line_current_8[2] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.206     ; 1.714      ;
; -1.983 ; soft_rst_last ; shape_finder:shape_finder_ins|x_min_in_line_current_8[4] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.206     ; 1.714      ;
; -1.982 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_in_line_7[5]         ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.212     ; 1.707      ;
; -1.977 ; soft_rst_last ; shape_finder:shape_finder_ins|last_operate_y_1[5]        ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.230     ; 1.684      ;
; -1.977 ; soft_rst_last ; shape_finder:shape_finder_ins|last_operate_y_1[1]        ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.230     ; 1.684      ;
; -1.977 ; soft_rst_last ; shape_finder:shape_finder_ins|circle_y[2]                ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.230     ; 1.684      ;
; -1.977 ; soft_rst_last ; shape_finder:shape_finder_ins|circle_y[1]                ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.230     ; 1.684      ;
; -1.963 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_in_line_current_8[1] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.211     ; 1.689      ;
; -1.963 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_in_line_current_8[2] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.211     ; 1.689      ;
; -1.963 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_in_line_current_8[3] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.211     ; 1.689      ;
; -1.963 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_in_line_current_8[4] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.211     ; 1.689      ;
; -1.963 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_in_line_current_8[5] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.211     ; 1.689      ;
; -1.963 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_in_line_current_8[6] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.211     ; 1.689      ;
; -1.963 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_in_line_current_8[7] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.211     ; 1.689      ;
; -1.963 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_in_line_current_8[0] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.211     ; 1.689      ;
; -1.963 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_8[6]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.211     ; 1.689      ;
; -1.963 ; soft_rst_last ; shape_finder:shape_finder_ins|x_max_8[0]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.211     ; 1.689      ;
; -1.961 ; soft_rst_last ; shape_finder:shape_finder_ins|last_operate_y_7[4]        ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.211     ; 1.687      ;
; -1.961 ; soft_rst_last ; shape_finder:shape_finder_ins|last_operate_y_7[6]        ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.211     ; 1.687      ;
; -1.961 ; soft_rst_last ; shape_finder:shape_finder_ins|y_min_3[1]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.211     ; 1.687      ;
; -1.961 ; soft_rst_last ; shape_finder:shape_finder_ins|y_min_3[3]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.211     ; 1.687      ;
; -1.961 ; soft_rst_last ; shape_finder:shape_finder_ins|y_min_3[5]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.211     ; 1.687      ;
; -1.961 ; soft_rst_last ; shape_finder:shape_finder_ins|y_min_3[6]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.211     ; 1.687      ;
; -1.961 ; soft_rst_last ; shape_finder:shape_finder_ins|y_min_3[7]                 ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.211     ; 1.687      ;
; -1.959 ; soft_rst_last ; shape_finder:shape_finder_ins|last_operate_y_5[6]        ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.205     ; 1.691      ;
; -1.959 ; soft_rst_last ; shape_finder:shape_finder_ins|last_operate_y_5[7]        ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.205     ; 1.691      ;
; -1.959 ; soft_rst_last ; shape_finder:shape_finder_ins|x_min_in_line_current_8[3] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.205     ; 1.691      ;
; -1.959 ; soft_rst_last ; shape_finder:shape_finder_ins|x_min_in_line_current_8[5] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.205     ; 1.691      ;
; -1.959 ; soft_rst_last ; shape_finder:shape_finder_ins|x_min_in_line_current_8[6] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.205     ; 1.691      ;
; -1.959 ; soft_rst_last ; shape_finder:shape_finder_ins|x_min_in_line_current_8[7] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.205     ; 1.691      ;
; -1.959 ; soft_rst_last ; shape_finder:shape_finder_ins|x_min_in_line_current_8[0] ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.205     ; 1.691      ;
; -1.945 ; soft_rst_last ; shape_finder:shape_finder_ins|area_2[0]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.231     ; 1.651      ;
; -1.945 ; soft_rst_last ; shape_finder:shape_finder_ins|area_2[1]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.231     ; 1.651      ;
; -1.945 ; soft_rst_last ; shape_finder:shape_finder_ins|area_2[2]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.231     ; 1.651      ;
; -1.945 ; soft_rst_last ; shape_finder:shape_finder_ins|area_2[3]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.231     ; 1.651      ;
; -1.945 ; soft_rst_last ; shape_finder:shape_finder_ins|area_2[4]                  ; clock_10hz   ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.231     ; 1.651      ;
+--------+---------------+----------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clock_10hz'                                                                                                                                                                       ;
+--------+--------------------------------------------+----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                      ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -1.797 ; soft_rst_last                              ; capture:capture_ins|latency_of_fifo_reset[1] ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.083     ; 2.721      ;
; -1.797 ; soft_rst_last                              ; capture:capture_ins|latency_of_fifo_reset[2] ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.083     ; 2.721      ;
; -1.797 ; soft_rst_last                              ; capture:capture_ins|latency_of_fifo_reset[0] ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.083     ; 2.721      ;
; -1.797 ; soft_rst_last                              ; capture:capture_ins|fifo_ok_status           ; clock_10hz                                            ; clock_10hz  ; 1.000        ; -0.083     ; 2.721      ;
; -0.881 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|latency_of_fifo_reset[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 0.926      ; 2.714      ;
; -0.881 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|latency_of_fifo_reset[2] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 0.926      ; 2.714      ;
; -0.881 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|latency_of_fifo_reset[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 0.926      ; 2.714      ;
; -0.881 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|fifo_ok_status           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 0.926      ; 2.714      ;
; -0.314 ; full_mover:full_mover_ins|delay_en         ; full_mover:full_mover_ins|delay_output       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 0.739      ; 1.960      ;
; -0.314 ; full_mover:full_mover_ins|delay_en         ; full_mover:full_mover_ins|delay_counter[4]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 0.739      ; 1.960      ;
; -0.314 ; full_mover:full_mover_ins|delay_en         ; full_mover:full_mover_ins|delay_counter[0]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 0.739      ; 1.960      ;
; -0.314 ; full_mover:full_mover_ins|delay_en         ; full_mover:full_mover_ins|delay_counter[1]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 0.739      ; 1.960      ;
; -0.314 ; full_mover:full_mover_ins|delay_en         ; full_mover:full_mover_ins|delay_counter[2]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 0.739      ; 1.960      ;
; -0.314 ; full_mover:full_mover_ins|delay_en         ; full_mover:full_mover_ins|delay_counter[3]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 1.000        ; 0.739      ; 1.960      ;
+--------+--------------------------------------------+----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll0_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                       ;
+---------+----------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                    ; To Node                                                    ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -1.509  ; mover_enable_last                            ; full_mover:full_mover_ins|sub_module_reset                 ; clock_10hz                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.936     ; 1.510      ;
; -0.922  ; mover_enable_last                            ; full_mover:full_mover_ins|color_select[0]                  ; clock_10hz                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.945     ; 0.914      ;
; -0.922  ; mover_enable_last                            ; full_mover:full_mover_ins|color_select[1]                  ; clock_10hz                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.945     ; 0.914      ;
; -0.855  ; mover_enable_last                            ; full_mover:full_mover_ins|color_select_state_machine[0]    ; clock_10hz                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.946     ; 0.846      ;
; -0.855  ; mover_enable_last                            ; full_mover:full_mover_ins|shape_operation_en               ; clock_10hz                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.946     ; 0.846      ;
; -0.855  ; mover_enable_last                            ; full_mover:full_mover_ins|color_select_state_machine[2]    ; clock_10hz                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.946     ; 0.846      ;
; -0.855  ; mover_enable_last                            ; full_mover:full_mover_ins|color_select_state_machine[1]    ; clock_10hz                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.946     ; 0.846      ;
; 998.048 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_y_buf[1]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.040     ; 1.899      ;
; 998.048 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|target_lut_address_base[5]       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.040     ; 1.899      ;
; 998.048 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|target_lut_address_base[3]       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.040     ; 1.899      ;
; 998.048 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|target_lut_address_base[2]       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.040     ; 1.899      ;
; 998.079 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|shape_operation_state_machine[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.039     ; 1.869      ;
; 998.079 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|shape_operation_state_machine[2] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.039     ; 1.869      ;
; 998.079 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|move_operation_en                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.039     ; 1.869      ;
; 998.079 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|shape_operation_state_machine[3] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.039     ; 1.869      ;
; 998.079 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|shape_operation_state_machine[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.039     ; 1.869      ;
; 998.079 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|target_lut_address_base[4]       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.039     ; 1.869      ;
; 998.193 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_x_buf[1]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 1.752      ;
; 998.193 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_x_buf[2]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 1.752      ;
; 998.193 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_x_buf[3]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 1.752      ;
; 998.193 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_x_buf[4]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.042     ; 1.752      ;
; 998.378 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_x_buf[5]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.047     ; 1.562      ;
; 998.378 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_x_buf[6]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.047     ; 1.562      ;
; 998.378 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_x_buf[7]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.047     ; 1.562      ;
; 998.378 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_x_buf[8]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.047     ; 1.562      ;
; 998.814 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_x_buf[0]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.043     ; 1.130      ;
; 998.814 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_y_buf[2]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.043     ; 1.130      ;
; 998.814 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_y_buf[3]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.043     ; 1.130      ;
; 998.814 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_y_buf[4]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.043     ; 1.130      ;
; 998.814 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_y_buf[5]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.043     ; 1.130      ;
; 998.814 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_y_buf[6]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.043     ; 1.130      ;
; 998.814 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_y_buf[7]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.043     ; 1.130      ;
+---------+----------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'debug_mux:debug_mux_ins|current_mode'                                                                                                                                                                           ;
+--------+--------------------------------------------+---------------------------------------------------+-------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                           ; Launch Clock                                          ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+---------------------------------------------------+-------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; -1.501 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[9]  ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 0.037      ; 1.363      ;
; -1.435 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[7]  ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 0.134      ; 1.320      ;
; -1.394 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[13] ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; -0.103     ; 1.124      ;
; -1.322 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[6]  ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 0.132      ; 1.315      ;
; -1.313 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[11] ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 0.114      ; 1.368      ;
; -1.304 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[3]  ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 0.035      ; 1.361      ;
; -1.303 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[1]  ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 0.035      ; 1.362      ;
; -1.276 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[4]  ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 0.160      ; 1.378      ;
; -1.274 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[10] ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 0.162      ; 1.377      ;
; -1.271 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[2]  ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 0.163      ; 1.377      ;
; -1.268 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[0]  ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 0.165      ; 1.376      ;
; -1.245 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[15] ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 0.135      ; 1.322      ;
; -1.244 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[14] ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 0.136      ; 1.324      ;
; -1.241 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[8]  ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 0.103      ; 1.364      ;
; -1.180 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[5]  ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; -0.099     ; 1.129      ;
; -1.171 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[12] ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 0.153      ; 1.254      ;
; -1.088 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[9]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 1.057      ; 1.870      ;
; -1.022 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[7]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 1.154      ; 1.827      ;
; -0.981 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[13] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 0.917      ; 1.631      ;
; -0.909 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[6]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 1.152      ; 1.822      ;
; -0.900 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[11] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 1.134      ; 1.875      ;
; -0.891 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[3]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 1.055      ; 1.868      ;
; -0.890 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[1]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 1.055      ; 1.869      ;
; -0.863 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[4]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 1.180      ; 1.885      ;
; -0.861 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[10] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 1.182      ; 1.884      ;
; -0.858 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[2]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 1.183      ; 1.884      ;
; -0.855 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[0]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 1.185      ; 1.883      ;
; -0.832 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[15] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 1.155      ; 1.829      ;
; -0.831 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[14] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 1.156      ; 1.831      ;
; -0.828 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[8]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 1.123      ; 1.871      ;
; -0.767 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[5]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 0.921      ; 1.636      ;
; -0.758 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[12] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; 0.500        ; 1.173      ; 1.761      ;
+--------+--------------------------------------------+---------------------------------------------------+-------------------------------------------------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'capture:capture_ins|vsync_buf'                                                                                                                                                               ;
+--------+--------------------------------------------+---------------------------------------+-------------------------------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                               ; Launch Clock                                          ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+---------------------------------------+-------------------------------------------------------+-------------------------------+--------------+------------+------------+
; -1.263 ; soft_rst_last                              ; capture:capture_ins|frame_start_latch ; clock_10hz                                            ; capture:capture_ins|vsync_buf ; 0.500        ; -0.383     ; 1.387      ;
; -0.912 ; soft_rst_last                              ; capture:capture_ins|frame_over_latch  ; clock_10hz                                            ; capture:capture_ins|vsync_buf ; 1.000        ; -0.606     ; 1.313      ;
; -0.850 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|frame_start_latch ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|vsync_buf ; 0.500        ; 0.637      ; 1.894      ;
; -0.512 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|frame_over_latch  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|vsync_buf ; 1.000        ; 0.414      ; 1.833      ;
+--------+--------------------------------------------+---------------------------------------+-------------------------------------------------------+-------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                               ;
+--------+---------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                                              ; Launch Clock                                          ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -1.245 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[0]    ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.690     ; 1.502      ;
; -1.245 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[12]   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.690     ; 1.502      ;
; -1.245 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[13]   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.690     ; 1.502      ;
; -1.245 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[14]   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.690     ; 1.502      ;
; -1.245 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[15]   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.690     ; 1.502      ;
; -1.245 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[16]   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.690     ; 1.502      ;
; -1.245 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[17]   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.690     ; 1.502      ;
; -1.245 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[18]   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.690     ; 1.502      ;
; -1.245 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[19]   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.690     ; 1.502      ;
; -1.245 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[20]   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.690     ; 1.502      ;
; -1.245 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[21]   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.690     ; 1.502      ;
; -1.245 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[22]   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.690     ; 1.502      ;
; -1.245 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[23]   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.690     ; 1.502      ;
; -1.138 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[0]    ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.697     ; 1.388      ;
; -1.131 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[12]   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.691     ; 1.387      ;
; -1.131 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[13]   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.691     ; 1.387      ;
; -1.131 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[14]   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.691     ; 1.387      ;
; -1.131 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[15]   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.691     ; 1.387      ;
; -1.131 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[16]   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.691     ; 1.387      ;
; -1.131 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[17]   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.691     ; 1.387      ;
; -1.131 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[18]   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.691     ; 1.387      ;
; -1.131 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[19]   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.691     ; 1.387      ;
; -1.131 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[20]   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.691     ; 1.387      ;
; -1.131 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[21]   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.691     ; 1.387      ;
; -1.131 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[22]   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.691     ; 1.387      ;
; -1.131 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[23]   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.691     ; 1.387      ;
; -1.078 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[1]    ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.693     ; 1.332      ;
; -1.078 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[2]    ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.693     ; 1.332      ;
; -1.078 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[3]    ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.693     ; 1.332      ;
; -1.078 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[4]    ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.693     ; 1.332      ;
; -1.078 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[5]    ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.693     ; 1.332      ;
; -1.078 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[6]    ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.693     ; 1.332      ;
; -1.078 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[7]    ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.693     ; 1.332      ;
; -1.078 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[8]    ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.693     ; 1.332      ;
; -1.078 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[9]    ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.693     ; 1.332      ;
; -1.078 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[10]   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.693     ; 1.332      ;
; -1.078 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[11]   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.693     ; 1.332      ;
; -1.057 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|rd_req_last   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.700     ; 1.304      ;
; -1.039 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[1]    ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.692     ; 1.294      ;
; -1.039 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[2]    ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.692     ; 1.294      ;
; -1.039 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[3]    ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.692     ; 1.294      ;
; -1.039 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[4]    ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.692     ; 1.294      ;
; -1.039 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[5]    ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.692     ; 1.294      ;
; -1.039 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[6]    ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.692     ; 1.294      ;
; -1.039 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[7]    ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.692     ; 1.294      ;
; -1.039 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[8]    ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.692     ; 1.294      ;
; -1.039 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[9]    ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.692     ; 1.294      ;
; -1.039 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[10]   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.692     ; 1.294      ;
; -1.039 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[11]   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.692     ; 1.294      ;
; -1.037 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|avm_write     ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.666     ; 1.318      ;
; -0.911 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|rd_req_last_1 ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.701     ; 1.157      ;
; -0.877 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|dout_vld      ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.667     ; 1.157      ;
; -0.877 ; soft_rst_last                               ; capture:capture_ins|sdram_controller:u_meme_controller|avm_read      ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.667     ; 1.157      ;
; 7.315  ; debug_mux:debug_mux_ins|sdram_clr_read_addr ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[0]    ; clk                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.784     ; 1.838      ;
; 7.315  ; debug_mux:debug_mux_ins|sdram_clr_read_addr ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[12]   ; clk                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.784     ; 1.838      ;
; 7.315  ; debug_mux:debug_mux_ins|sdram_clr_read_addr ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[13]   ; clk                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.784     ; 1.838      ;
; 7.315  ; debug_mux:debug_mux_ins|sdram_clr_read_addr ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[14]   ; clk                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.784     ; 1.838      ;
; 7.315  ; debug_mux:debug_mux_ins|sdram_clr_read_addr ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[15]   ; clk                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.784     ; 1.838      ;
; 7.315  ; debug_mux:debug_mux_ins|sdram_clr_read_addr ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[16]   ; clk                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.784     ; 1.838      ;
; 7.315  ; debug_mux:debug_mux_ins|sdram_clr_read_addr ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[17]   ; clk                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.784     ; 1.838      ;
; 7.315  ; debug_mux:debug_mux_ins|sdram_clr_read_addr ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[18]   ; clk                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.784     ; 1.838      ;
; 7.315  ; debug_mux:debug_mux_ins|sdram_clr_read_addr ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[19]   ; clk                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.784     ; 1.838      ;
; 7.315  ; debug_mux:debug_mux_ins|sdram_clr_read_addr ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[20]   ; clk                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.784     ; 1.838      ;
; 7.315  ; debug_mux:debug_mux_ins|sdram_clr_read_addr ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[21]   ; clk                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.784     ; 1.838      ;
; 7.315  ; debug_mux:debug_mux_ins|sdram_clr_read_addr ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[22]   ; clk                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.784     ; 1.838      ;
; 7.315  ; debug_mux:debug_mux_ins|sdram_clr_read_addr ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[23]   ; clk                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.784     ; 1.838      ;
; 7.547  ; debug_mux:debug_mux_ins|sdram_clr_read_addr ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[1]    ; clk                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.786     ; 1.604      ;
; 7.547  ; debug_mux:debug_mux_ins|sdram_clr_read_addr ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[2]    ; clk                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.786     ; 1.604      ;
; 7.547  ; debug_mux:debug_mux_ins|sdram_clr_read_addr ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[3]    ; clk                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.786     ; 1.604      ;
; 7.547  ; debug_mux:debug_mux_ins|sdram_clr_read_addr ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[4]    ; clk                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.786     ; 1.604      ;
; 7.547  ; debug_mux:debug_mux_ins|sdram_clr_read_addr ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[5]    ; clk                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.786     ; 1.604      ;
; 7.547  ; debug_mux:debug_mux_ins|sdram_clr_read_addr ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[6]    ; clk                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.786     ; 1.604      ;
; 7.547  ; debug_mux:debug_mux_ins|sdram_clr_read_addr ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[7]    ; clk                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.786     ; 1.604      ;
; 7.547  ; debug_mux:debug_mux_ins|sdram_clr_read_addr ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[8]    ; clk                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.786     ; 1.604      ;
; 7.547  ; debug_mux:debug_mux_ins|sdram_clr_read_addr ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[9]    ; clk                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.786     ; 1.604      ;
; 7.547  ; debug_mux:debug_mux_ins|sdram_clr_read_addr ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[10]   ; clk                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.786     ; 1.604      ;
; 7.547  ; debug_mux:debug_mux_ins|sdram_clr_read_addr ; capture:capture_ins|sdram_controller:u_meme_controller|rd_addr[11]   ; clk                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.786     ; 1.604      ;
; 8.275  ; full_mover:full_mover_ins|sub_module_reset  ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[0]    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.323      ; 1.895      ;
; 8.282  ; full_mover:full_mover_ins|sub_module_reset  ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[12]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.329      ; 1.894      ;
; 8.282  ; full_mover:full_mover_ins|sub_module_reset  ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[13]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.329      ; 1.894      ;
; 8.282  ; full_mover:full_mover_ins|sub_module_reset  ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[14]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.329      ; 1.894      ;
; 8.282  ; full_mover:full_mover_ins|sub_module_reset  ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[15]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.329      ; 1.894      ;
; 8.282  ; full_mover:full_mover_ins|sub_module_reset  ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[16]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.329      ; 1.894      ;
; 8.282  ; full_mover:full_mover_ins|sub_module_reset  ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[17]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.329      ; 1.894      ;
; 8.282  ; full_mover:full_mover_ins|sub_module_reset  ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[18]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.329      ; 1.894      ;
; 8.282  ; full_mover:full_mover_ins|sub_module_reset  ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[19]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.329      ; 1.894      ;
; 8.282  ; full_mover:full_mover_ins|sub_module_reset  ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[20]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.329      ; 1.894      ;
; 8.282  ; full_mover:full_mover_ins|sub_module_reset  ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[21]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.329      ; 1.894      ;
; 8.282  ; full_mover:full_mover_ins|sub_module_reset  ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[22]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.329      ; 1.894      ;
; 8.282  ; full_mover:full_mover_ins|sub_module_reset  ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[23]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.329      ; 1.894      ;
; 8.326  ; full_mover:full_mover_ins|sub_module_reset  ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[1]    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.327      ; 1.848      ;
; 8.326  ; full_mover:full_mover_ins|sub_module_reset  ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[2]    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.327      ; 1.848      ;
; 8.326  ; full_mover:full_mover_ins|sub_module_reset  ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[3]    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.327      ; 1.848      ;
; 8.326  ; full_mover:full_mover_ins|sub_module_reset  ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[4]    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.327      ; 1.848      ;
; 8.326  ; full_mover:full_mover_ins|sub_module_reset  ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[5]    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.327      ; 1.848      ;
; 8.326  ; full_mover:full_mover_ins|sub_module_reset  ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[6]    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.327      ; 1.848      ;
; 8.326  ; full_mover:full_mover_ins|sub_module_reset  ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[7]    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.327      ; 1.848      ;
; 8.326  ; full_mover:full_mover_ins|sub_module_reset  ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[8]    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.327      ; 1.848      ;
; 8.326  ; full_mover:full_mover_ins|sub_module_reset  ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[9]    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.327      ; 1.848      ;
; 8.326  ; full_mover:full_mover_ins|sub_module_reset  ; capture:capture_ins|sdram_controller:u_meme_controller|wr_addr[10]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.327      ; 1.848      ;
+--------+---------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'capture:capture_ins|pclk_buf'                                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                                                                                                                                                                                            ; Launch Clock                                          ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+------------------------------+--------------+------------+------------+
; -1.237 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|delayed_wrptr_g[1]                                          ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.055     ; 2.179      ;
; -1.237 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|delayed_wrptr_g[0]                                          ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.055     ; 2.179      ;
; -1.148 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                   ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.054     ; 2.091      ;
; -0.953 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|delayed_wrptr_g[3]                                          ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.057     ; 1.893      ;
; -0.953 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[4]                                              ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.057     ; 1.893      ;
; -0.849 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.063     ; 1.783      ;
; -0.849 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[5]                                                  ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.063     ; 1.783      ;
; -0.849 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[4]                                                  ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.063     ; 1.783      ;
; -0.849 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[2]                                                  ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.063     ; 1.783      ;
; -0.849 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[1]                                                  ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.063     ; 1.783      ;
; -0.849 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[3]                                                  ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.063     ; 1.783      ;
; -0.849 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[0]                                                  ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.063     ; 1.783      ;
; -0.844 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.056     ; 1.785      ;
; -0.844 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.056     ; 1.785      ;
; -0.844 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                   ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.056     ; 1.785      ;
; -0.844 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.056     ; 1.785      ;
; -0.844 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.056     ; 1.785      ;
; -0.844 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.056     ; 1.785      ;
; -0.844 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.056     ; 1.785      ;
; -0.844 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[1] ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.056     ; 1.785      ;
; -0.844 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[0] ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.056     ; 1.785      ;
; -0.844 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[2] ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.056     ; 1.785      ;
; -0.844 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.056     ; 1.785      ;
; -0.844 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[3] ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.056     ; 1.785      ;
; -0.844 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.056     ; 1.785      ;
; -0.844 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[2]                                              ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.056     ; 1.785      ;
; -0.844 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[1]                                              ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.056     ; 1.785      ;
; -0.844 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[0]                                              ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.056     ; 1.785      ;
; -0.824 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|delayed_wrptr_g[1]                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 0.965      ; 2.686      ;
; -0.824 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|delayed_wrptr_g[0]                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 0.965      ; 2.686      ;
; -0.809 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|delayed_wrptr_g[4]                                          ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.054     ; 1.752      ;
; -0.809 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|delayed_wrptr_g[2]                                          ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.054     ; 1.752      ;
; -0.809 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe18a[1] ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.054     ; 1.752      ;
; -0.809 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe18a[0] ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.054     ; 1.752      ;
; -0.809 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe18a[4] ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.054     ; 1.752      ;
; -0.809 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[4] ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.054     ; 1.752      ;
; -0.809 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe18a[3] ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.054     ; 1.752      ;
; -0.788 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe18a[2] ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.061     ; 1.724      ;
; -0.788 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[1]                               ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.061     ; 1.724      ;
; -0.788 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[3]                                              ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.061     ; 1.724      ;
; -0.788 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[0]                               ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.061     ; 1.724      ;
; -0.788 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[2]                               ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.061     ; 1.724      ;
; -0.788 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[1]                               ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.061     ; 1.724      ;
; -0.788 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[2]                               ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.061     ; 1.724      ;
; -0.788 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[3]                               ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.061     ; 1.724      ;
; -0.788 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[4]                               ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.061     ; 1.724      ;
; -0.788 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[3]                               ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 1.000        ; -0.061     ; 1.724      ;
; -0.735 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 0.966      ; 2.598      ;
; -0.540 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|delayed_wrptr_g[3]                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 0.963      ; 2.400      ;
; -0.540 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[4]                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 0.963      ; 2.400      ;
; -0.436 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 0.957      ; 2.290      ;
; -0.436 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[5]                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 0.957      ; 2.290      ;
; -0.436 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[4]                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 0.957      ; 2.290      ;
; -0.436 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[2]                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 0.957      ; 2.290      ;
; -0.436 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[1]                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 0.957      ; 2.290      ;
; -0.436 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[3]                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 0.957      ; 2.290      ;
; -0.436 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[0]                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 0.957      ; 2.290      ;
; -0.431 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 0.964      ; 2.292      ;
; -0.431 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 0.964      ; 2.292      ;
; -0.431 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 0.964      ; 2.292      ;
; -0.431 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 0.964      ; 2.292      ;
; -0.431 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 0.964      ; 2.292      ;
; -0.431 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 0.964      ; 2.292      ;
; -0.431 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 0.964      ; 2.292      ;
; -0.431 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 0.964      ; 2.292      ;
; -0.431 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 0.964      ; 2.292      ;
; -0.431 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[2] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 0.964      ; 2.292      ;
; -0.431 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 0.964      ; 2.292      ;
; -0.431 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[3] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 0.964      ; 2.292      ;
; -0.431 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 0.964      ; 2.292      ;
; -0.431 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[2]                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 0.964      ; 2.292      ;
; -0.431 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[1]                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 0.964      ; 2.292      ;
; -0.431 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[0]                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 0.964      ; 2.292      ;
; -0.396 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|delayed_wrptr_g[4]                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 0.966      ; 2.259      ;
; -0.396 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|delayed_wrptr_g[2]                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 0.966      ; 2.259      ;
; -0.396 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe18a[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 0.966      ; 2.259      ;
; -0.396 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe18a[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 0.966      ; 2.259      ;
; -0.396 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe18a[4] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 0.966      ; 2.259      ;
; -0.396 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[4] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 0.966      ; 2.259      ;
; -0.396 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe18a[3] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 0.966      ; 2.259      ;
; -0.375 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe18a[2] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 0.959      ; 2.231      ;
; -0.375 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[1]                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 0.959      ; 2.231      ;
; -0.375 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[3]                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 0.959      ; 2.231      ;
; -0.375 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[0]                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 0.959      ; 2.231      ;
; -0.375 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[2]                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 0.959      ; 2.231      ;
; -0.375 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[1]                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 0.959      ; 2.231      ;
; -0.375 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[2]                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 0.959      ; 2.231      ;
; -0.375 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[3]                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 0.959      ; 2.231      ;
; -0.375 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[4]                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 0.959      ; 2.231      ;
; -0.375 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[3]                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 1.000        ; 0.959      ; 2.231      ;
+--------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk'                                                                                                                                                                                                                       ;
+--------+------------------------------------------------+-----------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                                                           ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+-----------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -1.177 ; soft_rst_last                                  ; sensor_filter_mid:sensor_filter|ack_in_last                                       ; clock_10hz                                            ; clk         ; 1.000        ; 0.053      ; 2.217      ;
; -1.177 ; soft_rst_last                                  ; sensor_filter_mid:sensor_filter|ack_in_last_1                                     ; clock_10hz                                            ; clk         ; 1.000        ; 0.053      ; 2.217      ;
; -1.177 ; soft_rst_last                                  ; sensor_filter_mid:sensor_filter|work_state[0]                                     ; clock_10hz                                            ; clk         ; 1.000        ; 0.053      ; 2.217      ;
; -1.177 ; soft_rst_last                                  ; sensor_filter_mid:sensor_filter|work_state[2]                                     ; clock_10hz                                            ; clk         ; 1.000        ; 0.053      ; 2.217      ;
; -1.177 ; soft_rst_last                                  ; sensor_filter_mid:sensor_filter|ack_out                                           ; clock_10hz                                            ; clk         ; 1.000        ; 0.053      ; 2.217      ;
; -1.177 ; soft_rst_last                                  ; sensor_filter_mid:sensor_filter|color_out                                         ; clock_10hz                                            ; clk         ; 1.000        ; 0.053      ; 2.217      ;
; -1.141 ; soft_rst_last                                  ; sensor_filter_mid:sensor_filter|work_state[1]                                     ; clock_10hz                                            ; clk         ; 1.000        ; 0.057      ; 2.185      ;
; -1.140 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[0] ; clock_10hz                                            ; clk         ; 1.000        ; 0.052      ; 2.179      ;
; -1.140 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[1] ; clock_10hz                                            ; clk         ; 1.000        ; 0.052      ; 2.179      ;
; -1.140 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[3] ; clock_10hz                                            ; clk         ; 1.000        ; 0.052      ; 2.179      ;
; -1.140 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[4] ; clock_10hz                                            ; clk         ; 1.000        ; 0.052      ; 2.179      ;
; -1.140 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[5] ; clock_10hz                                            ; clk         ; 1.000        ; 0.052      ; 2.179      ;
; -1.140 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[6] ; clock_10hz                                            ; clk         ; 1.000        ; 0.052      ; 2.179      ;
; -1.140 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[7] ; clock_10hz                                            ; clk         ; 1.000        ; 0.052      ; 2.179      ;
; -1.140 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[8] ; clock_10hz                                            ; clk         ; 1.000        ; 0.052      ; 2.179      ;
; -1.140 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[2] ; clock_10hz                                            ; clk         ; 1.000        ; 0.052      ; 2.179      ;
; -1.140 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_generate   ; clock_10hz                                            ; clk         ; 1.000        ; 0.052      ; 2.179      ;
; -1.139 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|sended_pixel_counter[1]                             ; clock_10hz                                            ; clk         ; 1.000        ; 0.040      ; 2.166      ;
; -1.139 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|sended_pixel_counter[2]                             ; clock_10hz                                            ; clk         ; 1.000        ; 0.040      ; 2.166      ;
; -1.139 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|sended_pixel_counter[3]                             ; clock_10hz                                            ; clk         ; 1.000        ; 0.040      ; 2.166      ;
; -1.139 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|sended_pixel_counter[4]                             ; clock_10hz                                            ; clk         ; 1.000        ; 0.040      ; 2.166      ;
; -1.139 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|sended_pixel_counter[5]                             ; clock_10hz                                            ; clk         ; 1.000        ; 0.040      ; 2.166      ;
; -1.139 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|sended_pixel_counter[6]                             ; clock_10hz                                            ; clk         ; 1.000        ; 0.040      ; 2.166      ;
; -1.139 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|sended_pixel_counter[7]                             ; clock_10hz                                            ; clk         ; 1.000        ; 0.040      ; 2.166      ;
; -1.139 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|sended_pixel_counter[8]                             ; clock_10hz                                            ; clk         ; 1.000        ; 0.040      ; 2.166      ;
; -1.139 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|sended_pixel_counter[9]                             ; clock_10hz                                            ; clk         ; 1.000        ; 0.040      ; 2.166      ;
; -1.139 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|sended_pixel_counter[10]                            ; clock_10hz                                            ; clk         ; 1.000        ; 0.040      ; 2.166      ;
; -1.139 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|sended_pixel_counter[11]                            ; clock_10hz                                            ; clk         ; 1.000        ; 0.040      ; 2.166      ;
; -1.139 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|sended_pixel_counter[12]                            ; clock_10hz                                            ; clk         ; 1.000        ; 0.040      ; 2.166      ;
; -1.139 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|sended_pixel_counter[13]                            ; clock_10hz                                            ; clk         ; 1.000        ; 0.040      ; 2.166      ;
; -1.139 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|sended_pixel_counter[14]                            ; clock_10hz                                            ; clk         ; 1.000        ; 0.040      ; 2.166      ;
; -1.139 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|sended_pixel_counter[15]                            ; clock_10hz                                            ; clk         ; 1.000        ; 0.040      ; 2.166      ;
; -1.139 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|sended_pixel_counter[16]                            ; clock_10hz                                            ; clk         ; 1.000        ; 0.040      ; 2.166      ;
; -1.129 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|send_pixel_state[1]                                 ; clock_10hz                                            ; clk         ; 1.000        ; 0.056      ; 2.172      ;
; -1.129 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|send_pixel_state[2]                                 ; clock_10hz                                            ; clk         ; 1.000        ; 0.056      ; 2.172      ;
; -1.129 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|uart_op_index[5]                                    ; clock_10hz                                            ; clk         ; 1.000        ; 0.056      ; 2.172      ;
; -1.129 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|uart_write_en                                       ; clock_10hz                                            ; clk         ; 1.000        ; 0.056      ; 2.172      ;
; -1.129 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|send_pixel_state[0]                                 ; clock_10hz                                            ; clk         ; 1.000        ; 0.056      ; 2.172      ;
; -1.111 ; soft_rst_last                                  ; sensor_filter_mid:sensor_filter|green_color_data[4]                               ; clock_10hz                                            ; clk         ; 1.000        ; 0.057      ; 2.155      ;
; -1.111 ; soft_rst_last                                  ; sensor_filter_mid:sensor_filter|blue_color_data[5]                                ; clock_10hz                                            ; clk         ; 1.000        ; 0.057      ; 2.155      ;
; -1.107 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|uart_op_index[4]                                    ; clock_10hz                                            ; clk         ; 1.000        ; 0.055      ; 2.149      ;
; -1.107 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|uart_op_index[1]                                    ; clock_10hz                                            ; clk         ; 1.000        ; 0.055      ; 2.149      ;
; -1.107 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|uart_op_index[3]                                    ; clock_10hz                                            ; clk         ; 1.000        ; 0.055      ; 2.149      ;
; -1.107 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|uart_op_index[0]                                    ; clock_10hz                                            ; clk         ; 1.000        ; 0.055      ; 2.149      ;
; -1.107 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|uart_op_index[2]                                    ; clock_10hz                                            ; clk         ; 1.000        ; 0.055      ; 2.149      ;
; -1.106 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|operator_counter[2]  ; clock_10hz                                            ; clk         ; 1.000        ; 0.062      ; 2.155      ;
; -1.106 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|operator_counter[1]  ; clock_10hz                                            ; clk         ; 1.000        ; 0.062      ; 2.155      ;
; -1.106 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|operator_counter[0]  ; clock_10hz                                            ; clk         ; 1.000        ; 0.062      ; 2.155      ;
; -1.106 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|operator_counter[3]  ; clock_10hz                                            ; clk         ; 1.000        ; 0.062      ; 2.155      ;
; -1.089 ; soft_rst_last                                  ; sensor_filter_mid:sensor_filter|green_color_data[2]                               ; clock_10hz                                            ; clk         ; 1.000        ; 0.055      ; 2.131      ;
; -1.089 ; soft_rst_last                                  ; sensor_filter_mid:sensor_filter|green_color_data[3]                               ; clock_10hz                                            ; clk         ; 1.000        ; 0.055      ; 2.131      ;
; -1.077 ; soft_rst_last                                  ; sensor_filter_mid:sensor_filter|blue_color_data[3]                                ; clock_10hz                                            ; clk         ; 1.000        ; 0.064      ; 2.128      ;
; -1.071 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|sended_pixel_counter[0]                             ; clock_10hz                                            ; clk         ; 1.000        ; 0.063      ; 2.121      ;
; -1.053 ; soft_rst_last                                  ; sensor_filter_mid:sensor_filter|red_color_data[5]                                 ; clock_10hz                                            ; clk         ; 1.000        ; 0.056      ; 2.096      ;
; -1.053 ; soft_rst_last                                  ; sensor_filter_mid:sensor_filter|red_color_data[6]                                 ; clock_10hz                                            ; clk         ; 1.000        ; 0.056      ; 2.096      ;
; -1.051 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|WR_last              ; clock_10hz                                            ; clk         ; 1.000        ; 0.053      ; 2.091      ;
; -1.051 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|WR_last_1            ; clock_10hz                                            ; clk         ; 1.000        ; 0.053      ; 2.091      ;
; -1.051 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|last_baud_clock      ; clock_10hz                                            ; clk         ; 1.000        ; 0.053      ; 2.091      ;
; -1.051 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|busy                 ; clock_10hz                                            ; clk         ; 1.000        ; 0.053      ; 2.091      ;
; -1.051 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|clock_skipper[0]                                    ; clock_10hz                                            ; clk         ; 1.000        ; 0.053      ; 2.091      ;
; -1.051 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|clock_skipper[1]                                    ; clock_10hz                                            ; clk         ; 1.000        ; 0.053      ; 2.091      ;
; -1.051 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|clock_skipper[2]                                    ; clock_10hz                                            ; clk         ; 1.000        ; 0.053      ; 2.091      ;
; -1.051 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|clock_skipper[3]                                    ; clock_10hz                                            ; clk         ; 1.000        ; 0.053      ; 2.091      ;
; -1.051 ; soft_rst_last                                  ; capture:capture_ins|ready_to_read                                                 ; clock_10hz                                            ; clk         ; 1.000        ; 0.053      ; 2.091      ;
; -1.051 ; soft_rst_last                                  ; sensor_filter_mid:sensor_filter|blue_color_data[4]                                ; clock_10hz                                            ; clk         ; 1.000        ; 0.053      ; 2.091      ;
; -1.051 ; soft_rst_last                                  ; sensor_filter_mid:sensor_filter|blue_color_data[6]                                ; clock_10hz                                            ; clk         ; 1.000        ; 0.053      ; 2.091      ;
; -1.051 ; soft_rst_last                                  ; sensor_filter_mid:sensor_filter|blue_color_data[7]                                ; clock_10hz                                            ; clk         ; 1.000        ; 0.053      ; 2.091      ;
; -1.051 ; soft_rst_last                                  ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|data_line_write_buf  ; clock_10hz                                            ; clk         ; 1.000        ; 0.053      ; 2.091      ;
; -1.019 ; soft_rst_last                                  ; sensor_filter_mid:sensor_filter|green_color_data[5]                               ; clock_10hz                                            ; clk         ; 1.000        ; 0.041      ; 2.047      ;
; -1.019 ; soft_rst_last                                  ; sensor_filter_mid:sensor_filter|green_color_data[6]                               ; clock_10hz                                            ; clk         ; 1.000        ; 0.041      ; 2.047      ;
; -1.019 ; soft_rst_last                                  ; sensor_filter_mid:sensor_filter|green_color_data[7]                               ; clock_10hz                                            ; clk         ; 1.000        ; 0.041      ; 2.047      ;
; -0.996 ; soft_rst_last                                  ; sensor_filter_mid:sensor_filter|red_color_data[3]                                 ; clock_10hz                                            ; clk         ; 1.000        ; 0.057      ; 2.040      ;
; -0.996 ; soft_rst_last                                  ; sensor_filter_mid:sensor_filter|red_color_data[4]                                 ; clock_10hz                                            ; clk         ; 1.000        ; 0.057      ; 2.040      ;
; -0.996 ; soft_rst_last                                  ; sensor_filter_mid:sensor_filter|red_color_data[7]                                 ; clock_10hz                                            ; clk         ; 1.000        ; 0.057      ; 2.040      ;
; 17.632 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|angle_count[10]             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.077      ; 3.342      ;
; 17.632 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|angle_count[5]              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.077      ; 3.342      ;
; 17.907 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|angle_count[0]              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.083      ; 3.073      ;
; 17.907 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|single_num_index.000        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.077      ; 3.067      ;
; 17.907 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|single_num_index.001        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.077      ; 3.067      ;
; 17.907 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|angle_count[2]              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.083      ; 3.073      ;
; 17.907 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|angle_count[3]              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.077      ; 3.067      ;
; 17.907 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|single_num_index.011        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.077      ; 3.067      ;
; 17.933 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|angle_count[11]             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.077      ; 3.041      ;
; 17.933 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|angle_count[9]              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.077      ; 3.041      ;
; 17.933 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|angle_count[8]              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.077      ; 3.041      ;
; 17.933 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|angle_count[7]              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.077      ; 3.041      ;
; 17.933 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|angle_count[6]              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.077      ; 3.041      ;
; 17.933 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|angle_count[4]              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.077      ; 3.041      ;
; 17.989 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|corrected_angle[0]          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.083      ; 2.991      ;
; 17.989 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|corrected_angle[1]          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.083      ; 2.991      ;
; 17.989 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|corrected_angle[2]          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.083      ; 2.991      ;
; 17.989 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|corrected_angle[3]          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.083      ; 2.991      ;
; 17.989 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|single_num_index.010        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.083      ; 2.991      ;
; 18.044 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|single_num_count[3]         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.083      ; 2.936      ;
; 18.044 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|single_num_count[2]         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.083      ; 2.936      ;
; 18.044 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|single_num_count[1]         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.083      ; 2.936      ;
; 18.044 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|single_num_count[0]         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.083      ; 2.936      ;
; 18.044 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|angle_count[1]              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.083      ; 2.936      ;
; 18.205 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|corrected_angle[7]          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.082      ; 2.774      ;
; 18.205 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|corrected_angle[6]          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.082      ; 2.774      ;
+--------+------------------------------------------------+-----------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'uart_watcher:uart_watcher_ins|get_image'                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------+--------------------------------------------+----------------------------------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                    ; Launch Clock                                                   ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+--------------------------------------------+----------------------------------------------------------------+-----------------------------------------+--------------+------------+------------+
; -1.076 ; soft_rst_last                                                   ; uart_watcher:uart_watcher_ins|sdram_rd_req ; clock_10hz                                                     ; uart_watcher:uart_watcher_ins|get_image ; 1.000        ; -0.595     ; 1.488      ;
; -0.611 ; debug_mux:debug_mux_ins|current_mode                            ; uart_watcher:uart_watcher_ins|sdram_rd_req ; debug_mux:debug_mux_ins|current_mode                           ; uart_watcher:uart_watcher_ins|get_image ; 0.500        ; 0.493      ; 1.706      ;
; -0.454 ; capture:capture_ins|sdram_controller:u_meme_controller|dout_vld ; uart_watcher:uart_watcher_ins|sdram_rd_req ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; uart_watcher:uart_watcher_ins|get_image ; 1.000        ; -0.093     ; 1.278      ;
; -0.255 ; full_mover:full_mover_ins|sub_module_reset                      ; uart_watcher:uart_watcher_ins|sdram_rd_req ; pll0_inst|altpll_component|auto_generated|pll1|clk[0]          ; uart_watcher:uart_watcher_ins|get_image ; 1.000        ; 0.425      ; 1.587      ;
; 0.068  ; debug_mux:debug_mux_ins|current_mode                            ; uart_watcher:uart_watcher_ins|sdram_rd_req ; debug_mux:debug_mux_ins|current_mode                           ; uart_watcher:uart_watcher_ins|get_image ; 1.000        ; 0.493      ; 1.527      ;
+--------+-----------------------------------------------------------------+--------------------------------------------+----------------------------------------------------------------+-----------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'shape_finder:shape_finder_ins|data_req'                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------+-----------------------------------------+----------------------------------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                 ; Launch Clock                                                   ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+-----------------------------------------+----------------------------------------------------------------+----------------------------------------+--------------+------------+------------+
; -0.856 ; soft_rst_last                                                   ; sensor_filter_mid:sensor_filter|req_out ; clock_10hz                                                     ; shape_finder:shape_finder_ins|data_req ; 1.000        ; -0.459     ; 1.404      ;
; -0.769 ; capture:capture_ins|sdram_controller:u_meme_controller|dout_vld ; sensor_filter_mid:sensor_filter|req_out ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; shape_finder:shape_finder_ins|data_req ; 1.000        ; 0.043      ; 1.729      ;
; -0.355 ; full_mover:full_mover_ins|sub_module_reset                      ; sensor_filter_mid:sensor_filter|req_out ; pll0_inst|altpll_component|auto_generated|pll1|clk[0]          ; shape_finder:shape_finder_ins|data_req ; 1.000        ; 0.561      ; 1.823      ;
; -0.028 ; debug_mux:debug_mux_ins|current_mode                            ; sensor_filter_mid:sensor_filter|req_out ; debug_mux:debug_mux_ins|current_mode                           ; shape_finder:shape_finder_ins|data_req ; 0.500        ; 0.629      ; 1.259      ;
; 0.488  ; debug_mux:debug_mux_ins|current_mode                            ; sensor_filter_mid:sensor_filter|req_out ; debug_mux:debug_mux_ins|current_mode                           ; shape_finder:shape_finder_ins|data_req ; 1.000        ; 0.629      ; 1.243      ;
+--------+-----------------------------------------------------------------+-----------------------------------------+----------------------------------------------------------------+----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk_25M'                                                                                                                    ;
+--------+--------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node    ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.153 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|tran_dout[4]  ; clk          ; clk_25M     ; 1.000        ; -0.156     ; 0.974      ;
; -0.153 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[19]      ; clk          ; clk_25M     ; 1.000        ; -0.156     ; 0.974      ;
; -0.153 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[18]      ; clk          ; clk_25M     ; 1.000        ; -0.156     ; 0.974      ;
; -0.153 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[17]      ; clk          ; clk_25M     ; 1.000        ; -0.156     ; 0.974      ;
; -0.153 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[16]      ; clk          ; clk_25M     ; 1.000        ; -0.156     ; 0.974      ;
; -0.153 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[15]      ; clk          ; clk_25M     ; 1.000        ; -0.156     ; 0.974      ;
; -0.153 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[14]      ; clk          ; clk_25M     ; 1.000        ; -0.156     ; 0.974      ;
; -0.153 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[13]      ; clk          ; clk_25M     ; 1.000        ; -0.156     ; 0.974      ;
; -0.153 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[12]      ; clk          ; clk_25M     ; 1.000        ; -0.156     ; 0.974      ;
; -0.153 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[11]      ; clk          ; clk_25M     ; 1.000        ; -0.156     ; 0.974      ;
; -0.153 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[10]      ; clk          ; clk_25M     ; 1.000        ; -0.156     ; 0.974      ;
; -0.152 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|state_c.WAIT  ; clk          ; clk_25M     ; 1.000        ; -0.158     ; 0.971      ;
; -0.143 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|tran_dout[7]  ; clk          ; clk_25M     ; 1.000        ; -0.153     ; 0.967      ;
; -0.143 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|tran_dout[0]  ; clk          ; clk_25M     ; 1.000        ; -0.153     ; 0.967      ;
; -0.143 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|tran_dout[1]  ; clk          ; clk_25M     ; 1.000        ; -0.153     ; 0.967      ;
; -0.143 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|tran_dout[2]  ; clk          ; clk_25M     ; 1.000        ; -0.153     ; 0.967      ;
; -0.143 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|tran_dout[3]  ; clk          ; clk_25M     ; 1.000        ; -0.153     ; 0.967      ;
; -0.143 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|tran_dout[5]  ; clk          ; clk_25M     ; 1.000        ; -0.153     ; 0.967      ;
; -0.133 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|tran_cmd[0]   ; clk          ; clk_25M     ; 1.000        ; -0.162     ; 0.948      ;
; -0.129 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|sda_out_en     ; clk          ; clk_25M     ; 1.000        ; -0.142     ; 0.964      ;
; -0.129 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|sda_out        ; clk          ; clk_25M     ; 1.000        ; -0.142     ; 0.964      ;
; -0.129 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.IDLE   ; clk          ; clk_25M     ; 1.000        ; -0.142     ; 0.964      ;
; -0.129 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.WRITE  ; clk          ; clk_25M     ; 1.000        ; -0.142     ; 0.964      ;
; -0.129 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.START  ; clk          ; clk_25M     ; 1.000        ; -0.142     ; 0.964      ;
; -0.129 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|command[3]     ; clk          ; clk_25M     ; 1.000        ; -0.142     ; 0.964      ;
; -0.129 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|tran_cmd[3]   ; clk          ; clk_25M     ; 1.000        ; -0.142     ; 0.964      ;
; -0.129 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.RACK   ; clk          ; clk_25M     ; 1.000        ; -0.142     ; 0.964      ;
; -0.122 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|tx_data[7]     ; clk          ; clk_25M     ; 1.000        ; -0.141     ; 0.958      ;
; -0.122 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|tx_data[6]     ; clk          ; clk_25M     ; 1.000        ; -0.141     ; 0.958      ;
; -0.122 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|tx_data[5]     ; clk          ; clk_25M     ; 1.000        ; -0.141     ; 0.958      ;
; -0.122 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|tx_data[4]     ; clk          ; clk_25M     ; 1.000        ; -0.141     ; 0.958      ;
; -0.122 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|tx_data[1]     ; clk          ; clk_25M     ; 1.000        ; -0.141     ; 0.958      ;
; -0.122 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|tx_data[0]     ; clk          ; clk_25M     ; 1.000        ; -0.141     ; 0.958      ;
; -0.122 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|tx_data[3]     ; clk          ; clk_25M     ; 1.000        ; -0.141     ; 0.958      ;
; -0.122 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|tx_data[2]     ; clk          ; clk_25M     ; 1.000        ; -0.141     ; 0.958      ;
; -0.122 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[0]     ; clk          ; clk_25M     ; 1.000        ; -0.141     ; 0.958      ;
; -0.122 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|command[1]     ; clk          ; clk_25M     ; 1.000        ; -0.141     ; 0.958      ;
; -0.122 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[1]     ; clk          ; clk_25M     ; 1.000        ; -0.141     ; 0.958      ;
; -0.122 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[3]     ; clk          ; clk_25M     ; 1.000        ; -0.141     ; 0.958      ;
; -0.122 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[2]     ; clk          ; clk_25M     ; 1.000        ; -0.141     ; 0.958      ;
; -0.113 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|tran_dout[6]  ; clk          ; clk_25M     ; 1.000        ; -0.160     ; 0.930      ;
; -0.113 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|state_c.WREQ  ; clk          ; clk_25M     ; 1.000        ; -0.160     ; 0.930      ;
; -0.113 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|state_c.IDLE  ; clk          ; clk_25M     ; 1.000        ; -0.160     ; 0.930      ;
; -0.113 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|config_flag   ; clk          ; clk_25M     ; 1.000        ; -0.160     ; 0.930      ;
; -0.113 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt1[1]       ; clk          ; clk_25M     ; 1.000        ; -0.160     ; 0.930      ;
; -0.113 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|state_c.WRITE ; clk          ; clk_25M     ; 1.000        ; -0.160     ; 0.930      ;
; -0.113 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt1[0]       ; clk          ; clk_25M     ; 1.000        ; -0.160     ; 0.930      ;
; 0.064  ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|scl            ; clk          ; clk_25M     ; 1.000        ; -0.150     ; 0.763      ;
; 0.064  ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[0]     ; clk          ; clk_25M     ; 1.000        ; -0.150     ; 0.763      ;
; 0.064  ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|tran_req      ; clk          ; clk_25M     ; 1.000        ; -0.150     ; 0.763      ;
; 0.064  ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.STOP   ; clk          ; clk_25M     ; 1.000        ; -0.150     ; 0.763      ;
; 0.064  ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[8]     ; clk          ; clk_25M     ; 1.000        ; -0.150     ; 0.763      ;
; 0.064  ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[7]     ; clk          ; clk_25M     ; 1.000        ; -0.150     ; 0.763      ;
; 0.064  ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[6]     ; clk          ; clk_25M     ; 1.000        ; -0.150     ; 0.763      ;
; 0.064  ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[5]     ; clk          ; clk_25M     ; 1.000        ; -0.150     ; 0.763      ;
; 0.064  ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[4]     ; clk          ; clk_25M     ; 1.000        ; -0.150     ; 0.763      ;
; 0.064  ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[3]     ; clk          ; clk_25M     ; 1.000        ; -0.150     ; 0.763      ;
; 0.064  ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[2]     ; clk          ; clk_25M     ; 1.000        ; -0.150     ; 0.763      ;
; 0.064  ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[1]     ; clk          ; clk_25M     ; 1.000        ; -0.150     ; 0.763      ;
; 0.129  ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[9]       ; clk          ; clk_25M     ; 1.000        ; -0.149     ; 0.699      ;
; 0.129  ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[8]       ; clk          ; clk_25M     ; 1.000        ; -0.149     ; 0.699      ;
; 0.129  ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[7]       ; clk          ; clk_25M     ; 1.000        ; -0.149     ; 0.699      ;
; 0.129  ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[6]       ; clk          ; clk_25M     ; 1.000        ; -0.149     ; 0.699      ;
; 0.129  ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[5]       ; clk          ; clk_25M     ; 1.000        ; -0.149     ; 0.699      ;
; 0.129  ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[4]       ; clk          ; clk_25M     ; 1.000        ; -0.149     ; 0.699      ;
; 0.129  ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[3]       ; clk          ; clk_25M     ; 1.000        ; -0.149     ; 0.699      ;
; 0.129  ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[2]       ; clk          ; clk_25M     ; 1.000        ; -0.149     ; 0.699      ;
; 0.129  ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[1]       ; clk          ; clk_25M     ; 1.000        ; -0.149     ; 0.699      ;
; 0.129  ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[0]       ; clk          ; clk_25M     ; 1.000        ; -0.149     ; 0.699      ;
+--------+--------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'shape_finder:shape_finder_ins|data_req'                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------+-----------------------------------------+----------------------------------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                 ; Launch Clock                                                   ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-----------------------------------------+----------------------------------------------------------------+----------------------------------------+--------------+------------+------------+
; 0.323 ; debug_mux:debug_mux_ins|current_mode                            ; sensor_filter_mid:sensor_filter|req_out ; debug_mux:debug_mux_ins|current_mode                           ; shape_finder:shape_finder_ins|data_req ; 0.000        ; 0.666      ; 1.188      ;
; 0.698 ; full_mover:full_mover_ins|sub_module_reset                      ; sensor_filter_mid:sensor_filter|req_out ; pll0_inst|altpll_component|auto_generated|pll1|clk[0]          ; shape_finder:shape_finder_ins|data_req ; 0.000        ; 0.804      ; 1.656      ;
; 0.844 ; debug_mux:debug_mux_ins|current_mode                            ; sensor_filter_mid:sensor_filter|req_out ; debug_mux:debug_mux_ins|current_mode                           ; shape_finder:shape_finder_ins|data_req ; -0.500       ; 0.666      ; 1.209      ;
; 1.127 ; capture:capture_ins|sdram_controller:u_meme_controller|dout_vld ; sensor_filter_mid:sensor_filter|req_out ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; shape_finder:shape_finder_ins|data_req ; 0.000        ; 0.245      ; 1.516      ;
; 1.590 ; soft_rst_last                                                   ; sensor_filter_mid:sensor_filter|req_out ; clock_10hz                                                     ; shape_finder:shape_finder_ins|data_req ; 0.000        ; -0.368     ; 1.306      ;
+-------+-----------------------------------------------------------------+-----------------------------------------+----------------------------------------------------------------+----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.500 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.621      ;
; 0.500 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.621      ;
; 0.500 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.621      ;
; 0.500 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_state.100000000                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.621      ;
; 0.500 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|f_pop                                                                                                                              ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.621      ;
; 0.582 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_state.000000010                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.703      ;
; 0.582 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_state.001                                                                                                                        ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.703      ;
; 0.582 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[13]                                                                                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.703      ;
; 0.582 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[3]                                                                                                                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.703      ;
; 0.582 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[4]                                                                                                                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.703      ;
; 0.582 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[5]                                                                                                                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.703      ;
; 0.582 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[11]                                                                                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.703      ;
; 0.582 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[6]                                                                                                                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.703      ;
; 0.582 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[9]                                                                                                                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.703      ;
; 0.582 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[10]                                                                                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.703      ;
; 0.582 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[12]                                                                                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.703      ;
; 0.582 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[8]                                                                                                                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.703      ;
; 0.659 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_12                                                                                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.018      ; 0.740      ;
; 0.659 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13                                                                                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.018      ; 0.740      ;
; 0.661 ; full_mover:full_mover_ins|sub_module_reset                                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|rd_req_last_1                                                                                                                                                                                                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0]          ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.687      ; 1.592      ;
; 0.695 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[1]                                                                                                                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.814      ;
; 0.695 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[7]                                                                                                                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.814      ;
; 0.695 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2]                                                                                                                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.814      ;
; 0.695 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[0]                                                                                                                 ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.814      ;
; 0.702 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                                           ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.824      ;
; 0.702 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000                                                                                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.824      ;
; 0.702 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.824      ;
; 0.702 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_state.001000000                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.824      ;
; 0.702 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.824      ;
; 0.702 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.824      ;
; 0.702 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.824      ;
; 0.702 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_state.011                                                                                                                        ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.824      ;
; 0.702 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_state.111                                                                                                                        ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.824      ;
; 0.702 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_state.010                                                                                                                        ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.824      ;
; 0.716 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                                           ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.837      ;
; 0.716 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                                           ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.837      ;
; 0.716 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0]                                                                                                                           ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.837      ;
; 0.716 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.837      ;
; 0.716 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                        ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.837      ;
; 0.716 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.837      ;
; 0.716 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_next.010                                                                                                                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.837      ;
; 0.716 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.837      ;
; 0.716 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                        ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.837      ;
; 0.716 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|i_addr[12]                                                                                                                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.837      ;
; 0.764 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_data[13]                                                                                                                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.017      ; 0.837      ;
; 0.764 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_data[12]                                                                                                                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.017      ; 0.837      ;
; 0.768 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_15                                                                                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.019      ; 0.850      ;
; 0.768 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10                                                                                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.019      ; 0.850      ;
; 0.768 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14                                                                                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.019      ; 0.850      ;
; 0.801 ; full_mover:full_mover_ins|sub_module_reset                                                                                                                                                                   ; capture:capture_ins|sdram_controller:u_meme_controller|rd_req_last                                                                                                                                                                                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0]          ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.688      ; 1.733      ;
; 0.829 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_data[14]~_Duplicate_1                                                                                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.949      ;
; 0.829 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_data[11]~_Duplicate_1                                                                                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.949      ;
; 0.829 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_data[10]~_Duplicate_1                                                                                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.949      ;
; 0.829 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_data[9]~_Duplicate_1                                                                                                             ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.949      ;
; 0.829 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_data[3]~_Duplicate_1                                                                                                             ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.949      ;
; 0.830 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[13]                                                                                                                        ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.031     ; 0.826      ;
; 0.830 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[12]                                                                                                                        ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.031     ; 0.826      ;
; 0.833 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_data[15]~_Duplicate_1                                                                                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 0.947      ;
; 0.833 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_data[13]~_Duplicate_1                                                                                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 0.947      ;
; 0.833 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_data[6]~_Duplicate_1                                                                                                             ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 0.947      ;
; 0.833 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_data[4]~_Duplicate_1                                                                                                             ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 0.947      ;
; 0.833 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_data[2]~_Duplicate_1                                                                                                             ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 0.947      ;
; 0.833 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request                                                                                                                ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 0.947      ;
; 0.833 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|refresh_request                                                                                                                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 0.947      ;
; 0.847 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 0.962      ;
; 0.847 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|rd_address ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 0.962      ;
; 0.847 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module|entries[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 0.962      ;
; 0.873 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_data[15]                                                                                                                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.018      ; 0.947      ;
; 0.873 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_data[14]                                                                                                                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.018      ; 0.947      ;
; 0.873 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_data[10]                                                                                                                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.018      ; 0.947      ;
; 0.891 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11                                                                                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.020      ; 0.974      ;
; 0.914 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8                                                                                                                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 0.999      ;
; 0.914 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9                                                                                                                    ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 0.999      ;
; 0.939 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[10]                                                                                                                        ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.030     ; 0.936      ;
; 0.939 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[15]                                                                                                                        ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.030     ; 0.936      ;
; 0.939 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|za_data[14]                                                                                                                        ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.030     ; 0.936      ;
; 0.963 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]~_Duplicate_1                                                                                                              ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 1.075      ;
; 0.963 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]~_Duplicate_1                                                                                                              ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 1.075      ;
; 0.963 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_state.000001000                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 1.075      ;
; 0.963 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 1.075      ;
; 0.963 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]~_Duplicate_1                                                                                                              ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 1.075      ;
; 0.963 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001                                                                                                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 1.075      ;
; 0.963 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|rd_valid[0]                                                                                                                        ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 1.075      ;
; 0.965 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_data[12]~_Duplicate_1                                                                                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.074      ;
; 0.965 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_data[8]~_Duplicate_1                                                                                                             ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.074      ;
; 0.965 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_data[7]~_Duplicate_1                                                                                                             ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.074      ;
; 0.965 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_data[5]~_Duplicate_1                                                                                                             ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.074      ;
; 0.965 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_data[1]~_Duplicate_1                                                                                                             ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.074      ;
; 0.965 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_data[0]~_Duplicate_1                                                                                                             ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.074      ;
; 0.969 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_next.000001000                                                                                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 1.082      ;
; 0.969 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_next.000010000                                                                                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 1.082      ;
; 0.969 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_count[0]                                                                                                                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 1.082      ;
; 0.969 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_next.000000001                                                                                                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 1.082      ;
; 0.996 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_data[11]                                                                                                                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.019      ; 1.071      ;
; 0.996 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]                                                                                                                          ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.019      ; 1.071      ;
; 1.001 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                          ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.130      ;
; 1.019 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_data[9]                                                                                                                          ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.021      ; 1.096      ;
; 1.019 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_data[8]                                                                                                                          ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.021      ; 1.096      ;
; 1.048 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]                                                                                                                          ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.007      ; 1.113      ;
; 1.048 ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|m_addr[11]                                                                                                                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.007      ; 1.113      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk_25M'                                                                                                                    ;
+-------+--------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node    ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.562 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[9]       ; clk          ; clk_25M     ; 0.000        ; -0.050     ; 0.626      ;
; 0.562 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[8]       ; clk          ; clk_25M     ; 0.000        ; -0.050     ; 0.626      ;
; 0.562 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[7]       ; clk          ; clk_25M     ; 0.000        ; -0.050     ; 0.626      ;
; 0.562 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[6]       ; clk          ; clk_25M     ; 0.000        ; -0.050     ; 0.626      ;
; 0.562 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[5]       ; clk          ; clk_25M     ; 0.000        ; -0.050     ; 0.626      ;
; 0.562 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[4]       ; clk          ; clk_25M     ; 0.000        ; -0.050     ; 0.626      ;
; 0.562 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[3]       ; clk          ; clk_25M     ; 0.000        ; -0.050     ; 0.626      ;
; 0.562 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[2]       ; clk          ; clk_25M     ; 0.000        ; -0.050     ; 0.626      ;
; 0.562 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[1]       ; clk          ; clk_25M     ; 0.000        ; -0.050     ; 0.626      ;
; 0.562 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[0]       ; clk          ; clk_25M     ; 0.000        ; -0.050     ; 0.626      ;
; 0.623 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|scl            ; clk          ; clk_25M     ; 0.000        ; -0.052     ; 0.685      ;
; 0.623 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[0]     ; clk          ; clk_25M     ; 0.000        ; -0.052     ; 0.685      ;
; 0.623 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|tran_req      ; clk          ; clk_25M     ; 0.000        ; -0.052     ; 0.685      ;
; 0.623 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.STOP   ; clk          ; clk_25M     ; 0.000        ; -0.052     ; 0.685      ;
; 0.623 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[8]     ; clk          ; clk_25M     ; 0.000        ; -0.052     ; 0.685      ;
; 0.623 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[7]     ; clk          ; clk_25M     ; 0.000        ; -0.052     ; 0.685      ;
; 0.623 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[6]     ; clk          ; clk_25M     ; 0.000        ; -0.052     ; 0.685      ;
; 0.623 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[5]     ; clk          ; clk_25M     ; 0.000        ; -0.052     ; 0.685      ;
; 0.623 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[4]     ; clk          ; clk_25M     ; 0.000        ; -0.052     ; 0.685      ;
; 0.623 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[3]     ; clk          ; clk_25M     ; 0.000        ; -0.052     ; 0.685      ;
; 0.623 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[2]     ; clk          ; clk_25M     ; 0.000        ; -0.052     ; 0.685      ;
; 0.623 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_scl[1]     ; clk          ; clk_25M     ; 0.000        ; -0.052     ; 0.685      ;
; 0.773 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|tx_data[7]     ; clk          ; clk_25M     ; 0.000        ; -0.042     ; 0.845      ;
; 0.773 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|tx_data[6]     ; clk          ; clk_25M     ; 0.000        ; -0.042     ; 0.845      ;
; 0.773 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|tx_data[5]     ; clk          ; clk_25M     ; 0.000        ; -0.042     ; 0.845      ;
; 0.773 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|tx_data[4]     ; clk          ; clk_25M     ; 0.000        ; -0.042     ; 0.845      ;
; 0.773 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|tx_data[1]     ; clk          ; clk_25M     ; 0.000        ; -0.042     ; 0.845      ;
; 0.773 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|tx_data[0]     ; clk          ; clk_25M     ; 0.000        ; -0.042     ; 0.845      ;
; 0.773 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|tx_data[3]     ; clk          ; clk_25M     ; 0.000        ; -0.042     ; 0.845      ;
; 0.773 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|tx_data[2]     ; clk          ; clk_25M     ; 0.000        ; -0.042     ; 0.845      ;
; 0.773 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[0]     ; clk          ; clk_25M     ; 0.000        ; -0.042     ; 0.845      ;
; 0.773 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|command[1]     ; clk          ; clk_25M     ; 0.000        ; -0.042     ; 0.845      ;
; 0.773 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[1]     ; clk          ; clk_25M     ; 0.000        ; -0.042     ; 0.845      ;
; 0.773 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[3]     ; clk          ; clk_25M     ; 0.000        ; -0.042     ; 0.845      ;
; 0.773 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|cnt_bit[2]     ; clk          ; clk_25M     ; 0.000        ; -0.042     ; 0.845      ;
; 0.778 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|sda_out_en     ; clk          ; clk_25M     ; 0.000        ; -0.043     ; 0.849      ;
; 0.778 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|sda_out        ; clk          ; clk_25M     ; 0.000        ; -0.043     ; 0.849      ;
; 0.778 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.IDLE   ; clk          ; clk_25M     ; 0.000        ; -0.043     ; 0.849      ;
; 0.778 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.WRITE  ; clk          ; clk_25M     ; 0.000        ; -0.043     ; 0.849      ;
; 0.778 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.START  ; clk          ; clk_25M     ; 0.000        ; -0.043     ; 0.849      ;
; 0.778 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|command[3]     ; clk          ; clk_25M     ; 0.000        ; -0.043     ; 0.849      ;
; 0.778 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|tran_cmd[3]   ; clk          ; clk_25M     ; 0.000        ; -0.043     ; 0.849      ;
; 0.778 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c|state_c.RACK   ; clk          ; clk_25M     ; 0.000        ; -0.043     ; 0.849      ;
; 0.779 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|tran_dout[6]  ; clk          ; clk_25M     ; 0.000        ; -0.062     ; 0.831      ;
; 0.779 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|state_c.WREQ  ; clk          ; clk_25M     ; 0.000        ; -0.062     ; 0.831      ;
; 0.779 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|state_c.IDLE  ; clk          ; clk_25M     ; 0.000        ; -0.062     ; 0.831      ;
; 0.779 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|config_flag   ; clk          ; clk_25M     ; 0.000        ; -0.062     ; 0.831      ;
; 0.779 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt1[1]       ; clk          ; clk_25M     ; 0.000        ; -0.062     ; 0.831      ;
; 0.779 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|state_c.WRITE ; clk          ; clk_25M     ; 0.000        ; -0.062     ; 0.831      ;
; 0.779 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt1[0]       ; clk          ; clk_25M     ; 0.000        ; -0.062     ; 0.831      ;
; 0.788 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|tran_dout[7]  ; clk          ; clk_25M     ; 0.000        ; -0.054     ; 0.848      ;
; 0.788 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|tran_dout[0]  ; clk          ; clk_25M     ; 0.000        ; -0.054     ; 0.848      ;
; 0.788 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|tran_dout[1]  ; clk          ; clk_25M     ; 0.000        ; -0.054     ; 0.848      ;
; 0.788 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|tran_dout[2]  ; clk          ; clk_25M     ; 0.000        ; -0.054     ; 0.848      ;
; 0.788 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|tran_dout[3]  ; clk          ; clk_25M     ; 0.000        ; -0.054     ; 0.848      ;
; 0.788 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|tran_dout[5]  ; clk          ; clk_25M     ; 0.000        ; -0.054     ; 0.848      ;
; 0.793 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|tran_cmd[0]   ; clk          ; clk_25M     ; 0.000        ; -0.063     ; 0.844      ;
; 0.796 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|tran_dout[4]  ; clk          ; clk_25M     ; 0.000        ; -0.058     ; 0.852      ;
; 0.796 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[19]      ; clk          ; clk_25M     ; 0.000        ; -0.058     ; 0.852      ;
; 0.796 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[18]      ; clk          ; clk_25M     ; 0.000        ; -0.058     ; 0.852      ;
; 0.796 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[17]      ; clk          ; clk_25M     ; 0.000        ; -0.058     ; 0.852      ;
; 0.796 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[16]      ; clk          ; clk_25M     ; 0.000        ; -0.058     ; 0.852      ;
; 0.796 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[15]      ; clk          ; clk_25M     ; 0.000        ; -0.058     ; 0.852      ;
; 0.796 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[14]      ; clk          ; clk_25M     ; 0.000        ; -0.058     ; 0.852      ;
; 0.796 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[13]      ; clk          ; clk_25M     ; 0.000        ; -0.058     ; 0.852      ;
; 0.796 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[12]      ; clk          ; clk_25M     ; 0.000        ; -0.058     ; 0.852      ;
; 0.796 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[11]      ; clk          ; clk_25M     ; 0.000        ; -0.058     ; 0.852      ;
; 0.796 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|cnt0[10]      ; clk          ; clk_25M     ; 0.000        ; -0.058     ; 0.852      ;
; 0.799 ; last_i2c_rst ; I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|state_c.WAIT  ; clk          ; clk_25M     ; 0.000        ; -0.059     ; 0.854      ;
+-------+--------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'uart_watcher:uart_watcher_ins|get_image'                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------+--------------------------------------------+----------------------------------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                    ; Launch Clock                                                   ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+--------------------------------------------+----------------------------------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.635 ; full_mover:full_mover_ins|sub_module_reset                      ; uart_watcher:uart_watcher_ins|sdram_rd_req ; pll0_inst|altpll_component|auto_generated|pll1|clk[0]          ; uart_watcher:uart_watcher_ins|get_image ; 0.000        ; 0.662      ; 1.451      ;
; 0.743 ; debug_mux:debug_mux_ins|current_mode                            ; uart_watcher:uart_watcher_ins|sdram_rd_req ; debug_mux:debug_mux_ins|current_mode                           ; uart_watcher:uart_watcher_ins|get_image ; 0.000        ; 0.524      ; 1.466      ;
; 0.872 ; capture:capture_ins|sdram_controller:u_meme_controller|dout_vld ; uart_watcher:uart_watcher_ins|sdram_rd_req ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; uart_watcher:uart_watcher_ins|get_image ; 0.000        ; 0.103      ; 1.119      ;
; 1.410 ; debug_mux:debug_mux_ins|current_mode                            ; uart_watcher:uart_watcher_ins|sdram_rd_req ; debug_mux:debug_mux_ins|current_mode                           ; uart_watcher:uart_watcher_ins|get_image ; -0.500       ; 0.524      ; 1.633      ;
; 1.804 ; soft_rst_last                                                   ; uart_watcher:uart_watcher_ins|sdram_rd_req ; clock_10hz                                                     ; uart_watcher:uart_watcher_ins|get_image ; 0.000        ; -0.510     ; 1.378      ;
+-------+-----------------------------------------------------------------+--------------------------------------------+----------------------------------------------------------------+-----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'debug_mux:debug_mux_ins|current_mode'                                                                                                                                                                           ;
+-------+--------------------------------------------+---------------------------------------------------+-------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                           ; Launch Clock                                          ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+---------------------------------------------------+-------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.680 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[12] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 1.431      ; 1.691      ;
; 0.736 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[6]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 1.409      ; 1.725      ;
; 0.739 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[7]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 1.411      ; 1.730      ;
; 0.740 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[14] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 1.413      ; 1.733      ;
; 0.740 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[15] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 1.412      ; 1.732      ;
; 0.760 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[0]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 1.443      ; 1.783      ;
; 0.763 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[2]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 1.441      ; 1.784      ;
; 0.764 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[10] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 1.440      ; 1.784      ;
; 0.764 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[8]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 1.378      ; 1.722      ;
; 0.767 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[4]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 1.438      ; 1.785      ;
; 0.772 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[11] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 1.389      ; 1.741      ;
; 0.800 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[13] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 1.164      ; 1.544      ;
; 0.800 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[5]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 1.168      ; 1.548      ;
; 0.825 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[9]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 1.310      ; 1.715      ;
; 0.826 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[3]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 1.307      ; 1.713      ;
; 0.826 ; full_mover:full_mover_ins|sub_module_reset ; uart_watcher:uart_watcher_ins|uart_data_image[1]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 1.308      ; 1.714      ;
; 1.396 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[12] ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 0.259      ; 1.165      ;
; 1.452 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[6]  ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 0.237      ; 1.199      ;
; 1.455 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[7]  ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 0.239      ; 1.204      ;
; 1.456 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[14] ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 0.241      ; 1.207      ;
; 1.456 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[15] ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 0.240      ; 1.206      ;
; 1.476 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[0]  ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 0.271      ; 1.257      ;
; 1.479 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[2]  ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 0.269      ; 1.258      ;
; 1.480 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[10] ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 0.268      ; 1.258      ;
; 1.480 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[8]  ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 0.206      ; 1.196      ;
; 1.483 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[4]  ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 0.266      ; 1.259      ;
; 1.488 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[11] ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 0.217      ; 1.215      ;
; 1.516 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[13] ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; -0.008     ; 1.018      ;
; 1.516 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[5]  ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; -0.004     ; 1.022      ;
; 1.541 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[9]  ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 0.138      ; 1.189      ;
; 1.542 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[3]  ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 0.135      ; 1.187      ;
; 1.542 ; soft_rst_last                              ; uart_watcher:uart_watcher_ins|uart_data_image[1]  ; clock_10hz                                            ; debug_mux:debug_mux_ins|current_mode ; -0.500       ; 0.136      ; 1.188      ;
+-------+--------------------------------------------+---------------------------------------------------+-------------------------------------------------------+--------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'capture:capture_ins|pclk_buf'                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                                                                                                                                                                                            ; Launch Clock                                          ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+------------------------------+--------------+------------+------------+
; 0.718 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|delayed_wrptr_g[4]                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 1.226      ; 2.108      ;
; 0.718 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|delayed_wrptr_g[2]                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 1.226      ; 2.108      ;
; 0.718 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe18a[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 1.226      ; 2.108      ;
; 0.718 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe18a[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 1.226      ; 2.108      ;
; 0.718 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe18a[4] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 1.226      ; 2.108      ;
; 0.718 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[4] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 1.226      ; 2.108      ;
; 0.718 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe18a[3] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 1.226      ; 2.108      ;
; 0.726 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe18a[2] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 1.219      ; 2.109      ;
; 0.726 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[1]                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 1.219      ; 2.109      ;
; 0.726 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[3]                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 1.219      ; 2.109      ;
; 0.726 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[0]                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 1.219      ; 2.109      ;
; 0.726 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[2]                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 1.219      ; 2.109      ;
; 0.726 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[1]                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 1.219      ; 2.109      ;
; 0.726 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[2]                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 1.219      ; 2.109      ;
; 0.726 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[3]                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 1.219      ; 2.109      ;
; 0.726 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[4]                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 1.219      ; 2.109      ;
; 0.726 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[3]                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 1.219      ; 2.109      ;
; 0.773 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 1.216      ; 2.153      ;
; 0.773 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[5]                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 1.216      ; 2.153      ;
; 0.773 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[4]                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 1.216      ; 2.153      ;
; 0.773 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[2]                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 1.216      ; 2.153      ;
; 0.773 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[1]                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 1.216      ; 2.153      ;
; 0.773 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[3]                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 1.216      ; 2.153      ;
; 0.773 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[0]                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 1.216      ; 2.153      ;
; 0.785 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 1.223      ; 2.172      ;
; 0.785 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 1.223      ; 2.172      ;
; 0.785 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 1.223      ; 2.172      ;
; 0.785 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 1.223      ; 2.172      ;
; 0.785 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 1.223      ; 2.172      ;
; 0.785 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 1.223      ; 2.172      ;
; 0.785 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 1.223      ; 2.172      ;
; 0.785 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 1.223      ; 2.172      ;
; 0.785 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 1.223      ; 2.172      ;
; 0.785 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[2] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 1.223      ; 2.172      ;
; 0.785 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 1.223      ; 2.172      ;
; 0.785 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[3] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 1.223      ; 2.172      ;
; 0.785 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 1.223      ; 2.172      ;
; 0.785 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[2]                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 1.223      ; 2.172      ;
; 0.785 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[1]                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 1.223      ; 2.172      ;
; 0.785 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[0]                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 1.223      ; 2.172      ;
; 0.845 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|delayed_wrptr_g[3]                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 1.222      ; 2.231      ;
; 0.845 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[4]                                              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 1.222      ; 2.231      ;
; 1.028 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 1.225      ; 2.417      ;
; 1.079 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|delayed_wrptr_g[1]                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 1.224      ; 2.467      ;
; 1.079 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|delayed_wrptr_g[0]                                          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|pclk_buf ; 0.000        ; 1.224      ; 2.467      ;
; 1.434 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|delayed_wrptr_g[4]                                          ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; 0.054      ; 1.582      ;
; 1.434 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|delayed_wrptr_g[2]                                          ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; 0.054      ; 1.582      ;
; 1.434 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe18a[1] ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; 0.054      ; 1.582      ;
; 1.434 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe18a[0] ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; 0.054      ; 1.582      ;
; 1.434 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe18a[4] ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; 0.054      ; 1.582      ;
; 1.434 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[4] ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; 0.054      ; 1.582      ;
; 1.434 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe18a[3] ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; 0.054      ; 1.582      ;
; 1.442 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe18a[2] ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; 0.047      ; 1.583      ;
; 1.442 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[1]                               ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; 0.047      ; 1.583      ;
; 1.442 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[3]                                              ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; 0.047      ; 1.583      ;
; 1.442 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[0]                               ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; 0.047      ; 1.583      ;
; 1.442 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[2]                               ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; 0.047      ; 1.583      ;
; 1.442 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[1]                               ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; 0.047      ; 1.583      ;
; 1.442 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[2]                               ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; 0.047      ; 1.583      ;
; 1.442 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[3]                               ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; 0.047      ; 1.583      ;
; 1.442 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[4]                               ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; 0.047      ; 1.583      ;
; 1.442 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp|dffe15a[3]                               ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; 0.047      ; 1.583      ;
; 1.489 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; 0.044      ; 1.627      ;
; 1.489 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[5]                                                  ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; 0.044      ; 1.627      ;
; 1.489 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[4]                                                  ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; 0.044      ; 1.627      ;
; 1.489 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[2]                                                  ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; 0.044      ; 1.627      ;
; 1.489 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[1]                                                  ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; 0.044      ; 1.627      ;
; 1.489 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[3]                                                  ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; 0.044      ; 1.627      ;
; 1.489 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrptr_g[0]                                                  ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; 0.044      ; 1.627      ;
; 1.501 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[1]                   ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; 0.051      ; 1.646      ;
; 1.501 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[3]                   ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; 0.051      ; 1.646      ;
; 1.501 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a1                   ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; 0.051      ; 1.646      ;
; 1.501 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|parity8                         ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; 0.051      ; 1.646      ;
; 1.501 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[0]                   ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; 0.051      ; 1.646      ;
; 1.501 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[2]                   ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; 0.051      ; 1.646      ;
; 1.501 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter10a[4]                   ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; 0.051      ; 1.646      ;
; 1.501 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[1] ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; 0.051      ; 1.646      ;
; 1.501 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[0] ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; 0.051      ; 1.646      ;
; 1.501 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[2] ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; 0.051      ; 1.646      ;
; 1.501 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; 0.051      ; 1.646      ;
; 1.501 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17|dffe19a[3] ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; 0.051      ; 1.646      ;
; 1.501 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; 0.051      ; 1.646      ;
; 1.501 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[2]                                              ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; 0.051      ; 1.646      ;
; 1.501 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[1]                                              ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; 0.051      ; 1.646      ;
; 1.501 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[0]                                              ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; 0.051      ; 1.646      ;
; 1.561 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|delayed_wrptr_g[3]                                          ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; 0.050      ; 1.705      ;
; 1.561 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|ws_dgrp_reg[4]                                              ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; 0.050      ; 1.705      ;
; 1.744 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0                   ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; 0.053      ; 1.891      ;
; 1.795 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|delayed_wrptr_g[1]                                          ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; 0.052      ; 1.941      ;
; 1.795 ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|delayed_wrptr_g[0]                                          ; clock_10hz                                            ; capture:capture_ins|pclk_buf ; 0.000        ; 0.052      ; 1.941      ;
+-------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clock_10hz'                                                                                                                                                                       ;
+-------+--------------------------------------------+----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                      ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 0.733 ; full_mover:full_mover_ins|delay_en         ; full_mover:full_mover_ins|delay_output       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 0.989      ; 1.876      ;
; 0.733 ; full_mover:full_mover_ins|delay_en         ; full_mover:full_mover_ins|delay_counter[4]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 0.989      ; 1.876      ;
; 0.733 ; full_mover:full_mover_ins|delay_en         ; full_mover:full_mover_ins|delay_counter[0]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 0.989      ; 1.876      ;
; 0.733 ; full_mover:full_mover_ins|delay_en         ; full_mover:full_mover_ins|delay_counter[1]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 0.989      ; 1.876      ;
; 0.733 ; full_mover:full_mover_ins|delay_en         ; full_mover:full_mover_ins|delay_counter[2]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 0.989      ; 1.876      ;
; 0.733 ; full_mover:full_mover_ins|delay_en         ; full_mover:full_mover_ins|delay_counter[3]   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 0.989      ; 1.876      ;
; 0.992 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|latency_of_fifo_reset[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 1.184      ; 2.330      ;
; 0.992 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|latency_of_fifo_reset[2] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 1.184      ; 2.330      ;
; 0.992 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|latency_of_fifo_reset[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 1.184      ; 2.330      ;
; 0.992 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|fifo_ok_status           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_10hz  ; 0.000        ; 1.184      ; 2.330      ;
; 2.317 ; soft_rst_last                              ; capture:capture_ins|latency_of_fifo_reset[1] ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.001      ; 2.402      ;
; 2.317 ; soft_rst_last                              ; capture:capture_ins|latency_of_fifo_reset[2] ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.001      ; 2.402      ;
; 2.317 ; soft_rst_last                              ; capture:capture_ins|latency_of_fifo_reset[0] ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.001      ; 2.402      ;
; 2.317 ; soft_rst_last                              ; capture:capture_ins|fifo_ok_status           ; clock_10hz                                            ; clock_10hz  ; 0.000        ; 0.001      ; 2.402      ;
+-------+--------------------------------------------+----------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk'                                                                                                                                                                                                                       ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                                                           ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 0.874 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|corrected_angle[7]          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.333      ; 2.371      ;
; 0.874 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|corrected_angle[6]          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.333      ; 2.371      ;
; 0.874 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|corrected_angle[5]          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.333      ; 2.371      ;
; 0.874 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|corrected_angle[4]          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.333      ; 2.371      ;
; 0.874 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|single_num_index.100        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.333      ; 2.371      ;
; 0.883 ; full_mover:full_mover_ins|sub_module_reset     ; sensor_filter_mid:sensor_filter|red_color_data[3]                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.328      ; 2.375      ;
; 0.883 ; full_mover:full_mover_ins|sub_module_reset     ; sensor_filter_mid:sensor_filter|red_color_data[4]                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.328      ; 2.375      ;
; 0.883 ; full_mover:full_mover_ins|sub_module_reset     ; sensor_filter_mid:sensor_filter|red_color_data[7]                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.328      ; 2.375      ;
; 0.885 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|corrected_angle[11]         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.327      ; 2.376      ;
; 0.885 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|corrected_angle[10]         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.327      ; 2.376      ;
; 0.885 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|corrected_angle[9]          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.327      ; 2.376      ;
; 0.885 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|corrected_angle[8]          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.327      ; 2.376      ;
; 0.899 ; full_mover:full_mover_ins|sub_module_reset     ; sensor_filter_mid:sensor_filter|green_color_data[5]                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.311      ; 2.374      ;
; 0.899 ; full_mover:full_mover_ins|sub_module_reset     ; sensor_filter_mid:sensor_filter|green_color_data[6]                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.311      ; 2.374      ;
; 0.899 ; full_mover:full_mover_ins|sub_module_reset     ; sensor_filter_mid:sensor_filter|green_color_data[7]                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.311      ; 2.374      ;
; 0.899 ; full_mover:full_mover_ins|sub_module_reset     ; sensor_filter_mid:sensor_filter|blue_color_data[4]                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.324      ; 2.387      ;
; 0.899 ; full_mover:full_mover_ins|sub_module_reset     ; sensor_filter_mid:sensor_filter|blue_color_data[6]                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.324      ; 2.387      ;
; 0.899 ; full_mover:full_mover_ins|sub_module_reset     ; sensor_filter_mid:sensor_filter|blue_color_data[7]                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.324      ; 2.387      ;
; 0.900 ; full_mover:full_mover_ins|sub_module_reset     ; sensor_filter_mid:sensor_filter|red_color_data[5]                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.327      ; 2.391      ;
; 0.900 ; full_mover:full_mover_ins|sub_module_reset     ; sensor_filter_mid:sensor_filter|red_color_data[6]                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.327      ; 2.391      ;
; 0.922 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|sended_pixel_counter[0]                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.334      ; 2.420      ;
; 0.922 ; full_mover:full_mover_ins|sub_module_reset     ; sensor_filter_mid:sensor_filter|blue_color_data[3]                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.335      ; 2.421      ;
; 0.930 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|WR_last              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.323      ; 2.417      ;
; 0.930 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|WR_last_1            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.323      ; 2.417      ;
; 0.930 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|last_baud_clock      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.323      ; 2.417      ;
; 0.930 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|busy                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.323      ; 2.417      ;
; 0.930 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|clock_skipper[0]                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.323      ; 2.417      ;
; 0.930 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|clock_skipper[1]                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.323      ; 2.417      ;
; 0.930 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|clock_skipper[2]                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.323      ; 2.417      ;
; 0.930 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|clock_skipper[3]                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.323      ; 2.417      ;
; 0.930 ; full_mover:full_mover_ins|sub_module_reset     ; capture:capture_ins|ready_to_read                                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.323      ; 2.417      ;
; 0.930 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|data_line_write_buf  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.323      ; 2.417      ;
; 0.952 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|uart_op_index[4]                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.325      ; 2.441      ;
; 0.952 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|uart_op_index[1]                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.325      ; 2.441      ;
; 0.952 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|uart_op_index[3]                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.325      ; 2.441      ;
; 0.952 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|uart_op_index[0]                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.325      ; 2.441      ;
; 0.952 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|uart_op_index[2]                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.325      ; 2.441      ;
; 0.954 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|operator_counter[2]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.333      ; 2.451      ;
; 0.954 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|operator_counter[1]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.333      ; 2.451      ;
; 0.954 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|operator_counter[0]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.333      ; 2.451      ;
; 0.954 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|operator_counter[3]  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.333      ; 2.451      ;
; 0.955 ; full_mover:full_mover_ins|sub_module_reset     ; sensor_filter_mid:sensor_filter|green_color_data[2]                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.325      ; 2.444      ;
; 0.955 ; full_mover:full_mover_ins|sub_module_reset     ; sensor_filter_mid:sensor_filter|green_color_data[3]                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.325      ; 2.444      ;
; 0.956 ; full_mover:full_mover_ins|sub_module_reset     ; sensor_filter_mid:sensor_filter|green_color_data[4]                               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.327      ; 2.447      ;
; 0.956 ; full_mover:full_mover_ins|sub_module_reset     ; sensor_filter_mid:sensor_filter|blue_color_data[5]                                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.327      ; 2.447      ;
; 0.968 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|send_pixel_state[1]                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.327      ; 2.459      ;
; 0.968 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|send_pixel_state[2]                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.327      ; 2.459      ;
; 0.968 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|uart_op_index[5]                                    ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.327      ; 2.459      ;
; 0.968 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|uart_write_en                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.327      ; 2.459      ;
; 0.968 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|send_pixel_state[0]                                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.327      ; 2.459      ;
; 0.973 ; full_mover:full_mover_ins|sub_module_reset     ; sensor_filter_mid:sensor_filter|work_state[1]                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.328      ; 2.465      ;
; 0.980 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.323      ; 2.467      ;
; 0.980 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.323      ; 2.467      ;
; 0.980 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[3] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.323      ; 2.467      ;
; 0.980 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[4] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.323      ; 2.467      ;
; 0.980 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[5] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.323      ; 2.467      ;
; 0.980 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[6] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.323      ; 2.467      ;
; 0.980 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[7] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.323      ; 2.467      ;
; 0.980 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[8] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.323      ; 2.467      ;
; 0.980 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_counter[2] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.323      ; 2.467      ;
; 0.980 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011|baud_rate_generate   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.323      ; 2.467      ;
; 0.981 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|sended_pixel_counter[1]                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.310      ; 2.455      ;
; 0.981 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|sended_pixel_counter[2]                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.310      ; 2.455      ;
; 0.981 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|sended_pixel_counter[3]                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.310      ; 2.455      ;
; 0.981 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|sended_pixel_counter[4]                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.310      ; 2.455      ;
; 0.981 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|sended_pixel_counter[5]                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.310      ; 2.455      ;
; 0.981 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|sended_pixel_counter[6]                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.310      ; 2.455      ;
; 0.981 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|sended_pixel_counter[7]                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.310      ; 2.455      ;
; 0.981 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|sended_pixel_counter[8]                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.310      ; 2.455      ;
; 0.981 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|sended_pixel_counter[9]                             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.310      ; 2.455      ;
; 0.981 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|sended_pixel_counter[10]                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.310      ; 2.455      ;
; 0.981 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|sended_pixel_counter[11]                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.310      ; 2.455      ;
; 0.981 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|sended_pixel_counter[12]                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.310      ; 2.455      ;
; 0.981 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|sended_pixel_counter[13]                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.310      ; 2.455      ;
; 0.981 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|sended_pixel_counter[14]                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.310      ; 2.455      ;
; 0.981 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|sended_pixel_counter[15]                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.310      ; 2.455      ;
; 0.981 ; full_mover:full_mover_ins|sub_module_reset     ; uart_watcher:uart_watcher_ins|sended_pixel_counter[16]                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.310      ; 2.455      ;
; 0.997 ; full_mover:full_mover_ins|sub_module_reset     ; sensor_filter_mid:sensor_filter|ack_in_last                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.324      ; 2.485      ;
; 0.997 ; full_mover:full_mover_ins|sub_module_reset     ; sensor_filter_mid:sensor_filter|ack_in_last_1                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.324      ; 2.485      ;
; 0.997 ; full_mover:full_mover_ins|sub_module_reset     ; sensor_filter_mid:sensor_filter|work_state[0]                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.324      ; 2.485      ;
; 0.997 ; full_mover:full_mover_ins|sub_module_reset     ; sensor_filter_mid:sensor_filter|work_state[2]                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.324      ; 2.485      ;
; 0.997 ; full_mover:full_mover_ins|sub_module_reset     ; sensor_filter_mid:sensor_filter|ack_out                                           ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.324      ; 2.485      ;
; 0.997 ; full_mover:full_mover_ins|sub_module_reset     ; sensor_filter_mid:sensor_filter|color_out                                         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.324      ; 2.485      ;
; 1.032 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|single_num_count[3]         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.334      ; 2.530      ;
; 1.032 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|single_num_count[2]         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.334      ; 2.530      ;
; 1.032 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|single_num_count[1]         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.334      ; 2.530      ;
; 1.032 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|single_num_count[0]         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.334      ; 2.530      ;
; 1.032 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|angle_count[1]              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.334      ; 2.530      ;
; 1.062 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|corrected_angle[0]          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.334      ; 2.560      ;
; 1.062 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|corrected_angle[1]          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.334      ; 2.560      ;
; 1.062 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|corrected_angle[2]          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.334      ; 2.560      ;
; 1.062 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|corrected_angle[3]          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.334      ; 2.560      ;
; 1.062 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|single_num_index.010        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.334      ; 2.560      ;
; 1.114 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|angle_count[11]             ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.327      ; 2.605      ;
; 1.114 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|angle_count[9]              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.327      ; 2.605      ;
; 1.114 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|angle_count[8]              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.327      ; 2.605      ;
; 1.114 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|angle_count[7]              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.327      ; 2.605      ;
; 1.114 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|angle_count[6]              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.327      ; 2.605      ;
; 1.114 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|angle_count[4]              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.327      ; 2.605      ;
; 1.126 ; full_mover:full_mover_ins|angle_correction_rst ; full_mover:full_mover_ins|angle_correction:angle_corr|angle_count[0]              ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.334      ; 2.624      ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'capture:capture_ins|vsync_buf'                                                                                                                                                               ;
+-------+--------------------------------------------+---------------------------------------+-------------------------------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                               ; Launch Clock                                          ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+---------------------------------------+-------------------------------------------------------+-------------------------------+--------------+------------+------------+
; 0.938 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|frame_over_latch  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|vsync_buf ; 0.000        ; 0.650      ; 1.742      ;
; 1.270 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|frame_start_latch ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture:capture_ins|vsync_buf ; -0.500       ; 0.885      ; 1.809      ;
; 1.670 ; soft_rst_last                              ; capture:capture_ins|frame_over_latch  ; clock_10hz                                            ; capture:capture_ins|vsync_buf ; 0.000        ; -0.522     ; 1.232      ;
; 1.986 ; soft_rst_last                              ; capture:capture_ins|frame_start_latch ; clock_10hz                                            ; capture:capture_ins|vsync_buf ; -0.500       ; -0.287     ; 1.283      ;
+-------+--------------------------------------------+---------------------------------------+-------------------------------------------------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll0_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                      ;
+-------+----------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                                    ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.951 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_x_buf[0]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.072      ;
; 0.951 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_y_buf[2]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.072      ;
; 0.951 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_y_buf[3]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.072      ;
; 0.951 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_y_buf[4]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.072      ;
; 0.951 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_y_buf[5]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.072      ;
; 0.951 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_y_buf[6]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.072      ;
; 0.951 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_y_buf[7]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.072      ;
; 1.282 ; mover_enable_last                            ; full_mover:full_mover_ins|color_select_state_machine[0]    ; clock_10hz                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.699     ; 0.767      ;
; 1.282 ; mover_enable_last                            ; full_mover:full_mover_ins|shape_operation_en               ; clock_10hz                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.699     ; 0.767      ;
; 1.282 ; mover_enable_last                            ; full_mover:full_mover_ins|color_select_state_machine[2]    ; clock_10hz                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.699     ; 0.767      ;
; 1.282 ; mover_enable_last                            ; full_mover:full_mover_ins|color_select_state_machine[1]    ; clock_10hz                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.699     ; 0.767      ;
; 1.296 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_x_buf[5]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.413      ;
; 1.296 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_x_buf[6]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.413      ;
; 1.296 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_x_buf[7]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.413      ;
; 1.296 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_x_buf[8]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.413      ;
; 1.345 ; mover_enable_last                            ; full_mover:full_mover_ins|color_select[0]                  ; clock_10hz                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.697     ; 0.832      ;
; 1.345 ; mover_enable_last                            ; full_mover:full_mover_ins|color_select[1]                  ; clock_10hz                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.697     ; 0.832      ;
; 1.460 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_x_buf[1]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.582      ;
; 1.460 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_x_buf[2]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.582      ;
; 1.460 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_x_buf[3]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.582      ;
; 1.460 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_x_buf[4]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.582      ;
; 1.559 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|shape_operation_state_machine[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.684      ;
; 1.559 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|shape_operation_state_machine[2] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.684      ;
; 1.559 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|move_operation_en                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.684      ;
; 1.559 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|shape_operation_state_machine[3] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.684      ;
; 1.559 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|shape_operation_state_machine[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.684      ;
; 1.559 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|target_lut_address_base[4]       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.684      ;
; 1.575 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|start_y_buf[1]                   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.699      ;
; 1.575 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|target_lut_address_base[5]       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.699      ;
; 1.575 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|target_lut_address_base[3]       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.699      ;
; 1.575 ; full_mover:full_mover_ins|shape_operation_en ; full_mover:full_mover_ins|target_lut_address_base[2]       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.699      ;
; 1.826 ; mover_enable_last                            ; full_mover:full_mover_ins|sub_module_reset                 ; clock_10hz                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.688     ; 1.322      ;
+-------+----------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll0_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                  ;
+-------+--------------------------------------------+----------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                                  ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+----------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 1.367 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_max_8[1]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.295      ; 1.766      ;
; 1.367 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_max_8[2]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.295      ; 1.766      ;
; 1.367 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_max_8[3]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.295      ; 1.766      ;
; 1.367 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_max_8[4]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.295      ; 1.766      ;
; 1.367 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_max_8[5]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.295      ; 1.766      ;
; 1.367 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_max_8[6]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.295      ; 1.766      ;
; 1.367 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_max_8[7]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.295      ; 1.766      ;
; 1.367 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_max_8[0]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.295      ; 1.766      ;
; 1.437 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|hexagon_y[7]               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.290      ; 1.831      ;
; 1.437 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|hexagon_y[5]               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.290      ; 1.831      ;
; 1.437 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|hexagon_y[1]               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.290      ; 1.831      ;
; 1.437 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|hexagon_x[4]               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.290      ; 1.831      ;
; 1.437 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|hexagon_x[1]               ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.290      ; 1.831      ;
; 1.494 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_min_8[1]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.295      ; 1.893      ;
; 1.494 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_min_8[2]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.295      ; 1.893      ;
; 1.494 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_min_8[3]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.295      ; 1.893      ;
; 1.494 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_min_8[4]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.295      ; 1.893      ;
; 1.494 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_min_8[5]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.295      ; 1.893      ;
; 1.494 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_min_8[6]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.295      ; 1.893      ;
; 1.494 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_min_8[7]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.295      ; 1.893      ;
; 1.494 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_min_8[0]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.295      ; 1.893      ;
; 1.501 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|x_min_in_line_current_6[8] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.287      ; 1.892      ;
; 1.507 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|x_min_in_line_3[6]         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.711      ;
; 1.507 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|x_max_in_line_3[4]         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.711      ;
; 1.507 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|x_max_in_line_3[5]         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.711      ;
; 1.507 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|x_max_3[6]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 1.711      ;
; 1.523 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|x_min_1[8]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.309      ; 1.936      ;
; 1.529 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_max_4[1]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 1.730      ;
; 1.529 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_max_4[2]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 1.730      ;
; 1.529 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_max_4[3]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 1.730      ;
; 1.529 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_max_4[4]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 1.730      ;
; 1.529 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_max_4[5]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 1.730      ;
; 1.529 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_max_4[6]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 1.730      ;
; 1.529 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_max_4[0]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 1.730      ;
; 1.535 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|last_operate_y_2[0]        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 1.734      ;
; 1.535 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|last_operate_y_2[1]        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 1.734      ;
; 1.535 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|last_operate_y_2[2]        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 1.734      ;
; 1.535 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|last_operate_y_2[3]        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 1.734      ;
; 1.535 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|last_operate_y_2[5]        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 1.734      ;
; 1.535 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|last_operate_y_2[6]        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 1.734      ;
; 1.535 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|last_operate_y_2[7]        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 1.734      ;
; 1.535 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|last_operate_y_2[4]        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 1.734      ;
; 1.535 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|last_operate_y_8[4]        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 1.734      ;
; 1.535 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|last_operate_y_8[7]        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 1.734      ;
; 1.535 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|last_operate_y_8[5]        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 1.734      ;
; 1.535 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|last_operate_y_8[6]        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 1.734      ;
; 1.536 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|square_y[1]                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 1.737      ;
; 1.536 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|square_y[2]                ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 1.737      ;
; 1.538 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|x_min_1[2]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.294      ; 1.936      ;
; 1.538 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|x_min_1[4]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.294      ; 1.936      ;
; 1.538 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|x_min_1[6]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.294      ; 1.936      ;
; 1.538 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|x_min_1[0]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.294      ; 1.936      ;
; 1.542 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|x_max_6[1]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.296      ; 1.942      ;
; 1.542 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|x_max_6[2]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.296      ; 1.942      ;
; 1.542 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|x_max_6[3]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.296      ; 1.942      ;
; 1.542 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|x_max_6[4]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.296      ; 1.942      ;
; 1.542 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|x_max_6[6]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.296      ; 1.942      ;
; 1.543 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|area_3[0]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.288      ; 1.935      ;
; 1.543 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|area_3[1]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.288      ; 1.935      ;
; 1.543 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|area_3[2]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.288      ; 1.935      ;
; 1.543 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|area_3[3]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.288      ; 1.935      ;
; 1.543 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|area_3[4]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.288      ; 1.935      ;
; 1.543 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|area_3[5]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.288      ; 1.935      ;
; 1.543 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|area_3[6]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.288      ; 1.935      ;
; 1.543 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|area_3[7]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.288      ; 1.935      ;
; 1.543 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|area_3[8]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.288      ; 1.935      ;
; 1.543 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|area_3[9]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.288      ; 1.935      ;
; 1.543 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|area_3[10]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.288      ; 1.935      ;
; 1.543 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|last_operate_y_3[2]        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.288      ; 1.935      ;
; 1.543 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|last_operate_y_3[4]        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.288      ; 1.935      ;
; 1.543 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|last_operate_y_3[5]        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.288      ; 1.935      ;
; 1.543 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|last_operate_y_3[7]        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.288      ; 1.935      ;
; 1.548 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|x_min_in_line_current_5[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.312      ; 1.964      ;
; 1.548 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|x_min_in_line_current_5[2] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.312      ; 1.964      ;
; 1.548 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|x_min_in_line_current_5[3] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.312      ; 1.964      ;
; 1.548 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|x_min_in_line_current_5[4] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.312      ; 1.964      ;
; 1.548 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|x_min_in_line_current_5[5] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.312      ; 1.964      ;
; 1.548 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|x_min_in_line_current_5[6] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.312      ; 1.964      ;
; 1.548 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|x_min_in_line_current_5[7] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.312      ; 1.964      ;
; 1.548 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|x_min_in_line_current_5[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.312      ; 1.964      ;
; 1.554 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|last_operate_y_7[0]        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 1.756      ;
; 1.554 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|x_min_in_line_6[6]         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 1.756      ;
; 1.554 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|area_7[0]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 1.756      ;
; 1.554 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|area_7[1]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 1.756      ;
; 1.554 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|area_7[2]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 1.756      ;
; 1.554 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|area_7[3]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 1.756      ;
; 1.554 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|area_7[4]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 1.756      ;
; 1.554 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|area_7[5]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 1.756      ;
; 1.554 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|area_7[6]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 1.756      ;
; 1.554 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|area_7[7]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 1.756      ;
; 1.554 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|area_7[8]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 1.756      ;
; 1.554 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|area_7[9]                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 1.756      ;
; 1.554 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|area_7[10]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 1.756      ;
; 1.554 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|last_operate_y_7[7]        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 1.756      ;
; 1.554 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|last_operate_y_7[5]        ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 1.756      ;
; 1.554 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|x_min_6[8]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.309      ; 1.967      ;
; 1.555 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|y_min_5[4]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.300      ; 1.959      ;
; 1.556 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|x_min_in_line_current_3[8] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.304      ; 1.964      ;
; 1.556 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|x_min_in_line_current_4[8] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.304      ; 1.964      ;
; 1.556 ; full_mover:full_mover_ins|sub_module_reset ; shape_finder:shape_finder_ins|x_min_in_line_current_5[8] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.304      ; 1.964      ;
+-------+--------------------------------------------+----------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                                                                                                                                                                                            ; Launch Clock                                          ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 2.313  ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~portb_address_reg0   ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -0.959       ; -0.355     ; 1.193      ;
; 2.497  ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                      ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -0.959       ; -0.492     ; 1.220      ;
; 2.509  ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[4] ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -0.959       ; -0.493     ; 1.231      ;
; 2.509  ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4] ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -0.959       ; -0.493     ; 1.231      ;
; 2.509  ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[3] ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -0.959       ; -0.493     ; 1.231      ;
; 2.509  ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[3] ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -0.959       ; -0.493     ; 1.231      ;
; 2.509  ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -0.959       ; -0.493     ; 1.231      ;
; 2.509  ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                      ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -0.959       ; -0.493     ; 1.231      ;
; 2.509  ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                      ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -0.959       ; -0.493     ; 1.231      ;
; 2.509  ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -0.959       ; -0.493     ; 1.231      ;
; 2.509  ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[2] ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -0.959       ; -0.493     ; 1.231      ;
; 2.509  ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[2] ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -0.959       ; -0.493     ; 1.231      ;
; 2.509  ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[1] ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -0.959       ; -0.493     ; 1.231      ;
; 2.509  ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[1] ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -0.959       ; -0.493     ; 1.231      ;
; 2.509  ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[0] ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -0.959       ; -0.493     ; 1.231      ;
; 2.509  ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[0] ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -0.959       ; -0.493     ; 1.231      ;
; 2.509  ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -0.959       ; -0.493     ; 1.231      ;
; 2.861  ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[1]                 ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -0.959       ; -0.494     ; 1.582      ;
; 2.861  ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]                 ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -0.959       ; -0.494     ; 1.582      ;
; 2.861  ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                         ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -0.959       ; -0.494     ; 1.582      ;
; 2.861  ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -0.959       ; -0.494     ; 1.582      ;
; 2.861  ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[3]                                                  ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -0.959       ; -0.494     ; 1.582      ;
; 2.861  ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[4]                                                  ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -0.959       ; -0.494     ; 1.582      ;
; 2.861  ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[2]                                                  ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -0.959       ; -0.494     ; 1.582      ;
; 2.861  ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[1]                                                  ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -0.959       ; -0.494     ; 1.582      ;
; 2.861  ; soft_rst_last                              ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[0]                                                  ; clock_10hz                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -0.959       ; -0.494     ; 1.582      ;
; 14.556 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram|ram_block11a0~portb_address_reg0   ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -13.959      ; 0.817      ; 1.678      ;
; 14.781 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -13.959      ; 0.680      ; 1.746      ;
; 14.786 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[4] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -13.959      ; 0.679      ; 1.750      ;
; 14.786 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -13.959      ; 0.679      ; 1.750      ;
; 14.786 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[3] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -13.959      ; 0.679      ; 1.750      ;
; 14.786 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[3] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -13.959      ; 0.679      ; 1.750      ;
; 14.786 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -13.959      ; 0.679      ; 1.750      ;
; 14.786 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -13.959      ; 0.679      ; 1.750      ;
; 14.786 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -13.959      ; 0.679      ; 1.750      ;
; 14.786 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -13.959      ; 0.679      ; 1.750      ;
; 14.786 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[2] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -13.959      ; 0.679      ; 1.750      ;
; 14.786 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[2] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -13.959      ; 0.679      ; 1.750      ;
; 14.786 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -13.959      ; 0.679      ; 1.750      ;
; 14.786 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[1] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -13.959      ; 0.679      ; 1.750      ;
; 14.786 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -13.959      ; 0.679      ; 1.750      ;
; 14.786 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[0] ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -13.959      ; 0.679      ; 1.750      ;
; 14.786 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -13.959      ; 0.679      ; 1.750      ;
; 15.145 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[1]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -13.959      ; 0.678      ; 2.108      ;
; 15.145 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]                 ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -13.959      ; 0.678      ; 2.108      ;
; 15.145 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                         ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -13.959      ; 0.678      ; 2.108      ;
; 15.145 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -13.959      ; 0.678      ; 2.108      ;
; 15.145 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[3]                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -13.959      ; 0.678      ; 2.108      ;
; 15.145 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[4]                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -13.959      ; 0.678      ; 2.108      ;
; 15.145 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[2]                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -13.959      ; 0.678      ; 2.108      ;
; 15.145 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[1]                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -13.959      ; 0.678      ; 2.108      ;
; 15.145 ; full_mover:full_mover_ins|sub_module_reset ; capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|rdptr_g[0]                                                  ; pll0_inst|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; -13.959      ; 0.678      ; 2.108      ;
+--------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+----------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                              ;
+-----------------------------------------------------------------+-----------+--------+-----------+---------+---------------------+
; Clock                                                           ; Setup     ; Hold   ; Recovery  ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------------+-----------+--------+-----------+---------+---------------------+
; Worst-case Slack                                                ; -6.663    ; -0.338 ; -5.587    ; 0.323   ; -3.201              ;
;  capture:capture_ins|pclk_buf                                   ; -3.088    ; 0.143  ; -3.942    ; 0.718   ; -3.201              ;
;  capture:capture_ins|vsync_buf                                  ; -1.886    ; 0.199  ; -3.648    ; 0.938   ; -1.487              ;
;  capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; -4.317    ; 0.183  ; -4.072    ; 0.500   ; 9.718               ;
;  capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 2.173     ; 0.185  ; -5.587    ; 2.313   ; 9.718               ;
;  capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[2] ; N/A       ; N/A    ; N/A       ; N/A     ; 2.217               ;
;  clk                                                            ; -3.757    ; 0.131  ; -3.815    ; 0.874   ; 9.370               ;
;  clk_25M                                                        ; -5.291    ; 0.186  ; -1.466    ; 0.562   ; -1.487              ;
;  clock_10hz                                                     ; -3.633    ; 0.201  ; -4.981    ; 0.733   ; -1.487              ;
;  debug_mux:debug_mux_ins|current_mode                           ; -2.986    ; 0.100  ; -4.384    ; 0.680   ; 0.177               ;
;  pll0_inst|altpll_component|auto_generated|pll1|clk[0]          ; -6.663    ; 0.186  ; -4.275    ; 0.951   ; 499.717             ;
;  pll0_inst|altpll_component|auto_generated|pll1|clk[1]          ; -6.487    ; -0.338 ; -5.500    ; 1.367   ; 499.660             ;
;  shape_finder:shape_finder_ins|data_req                         ; N/A       ; N/A    ; -3.298    ; 0.323   ; -1.487              ;
;  uart_watcher:uart_watcher_ins|get_image                        ; N/A       ; N/A    ; -3.739    ; 0.635   ; -1.487              ;
; Design-wide TNS                                                 ; -4944.851 ; -0.338 ; -4910.345 ; 0.0     ; -207.374            ;
;  capture:capture_ins|pclk_buf                                   ; -81.809   ; 0.000  ; -151.323  ; 0.000   ; -76.518             ;
;  capture:capture_ins|vsync_buf                                  ; -2.991    ; 0.000  ; -7.045    ; 0.000   ; -2.974              ;
;  capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; -172.544  ; 0.000  ; -201.029  ; 0.000   ; 0.000               ;
;  capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000     ; 0.000  ; -129.493  ; 0.000   ; 0.000               ;
;  capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[2] ; N/A       ; N/A    ; N/A       ; N/A     ; 0.000               ;
;  clk                                                            ; -352.375  ; 0.000  ; -273.625  ; 0.000   ; 0.000               ;
;  clk_25M                                                        ; -228.106  ; 0.000  ; -88.380   ; 0.000   ; -102.603            ;
;  clock_10hz                                                     ; -21.330   ; 0.000  ; -32.152   ; 0.000   ; -22.305             ;
;  debug_mux:debug_mux_ins|current_mode                           ; -94.387   ; 0.000  ; -63.355   ; 0.000   ; 0.000               ;
;  pll0_inst|altpll_component|auto_generated|pll1|clk[0]          ; -233.556  ; 0.000  ; -22.449   ; 0.000   ; 0.000               ;
;  pll0_inst|altpll_component|auto_generated|pll1|clk[1]          ; -3757.753 ; -0.338 ; -3934.457 ; 0.000   ; 0.000               ;
;  shape_finder:shape_finder_ins|data_req                         ; N/A       ; N/A    ; -3.298    ; 0.000   ; -1.487              ;
;  uart_watcher:uart_watcher_ins|get_image                        ; N/A       ; N/A    ; -3.739    ; 0.000   ; -1.487              ;
+-----------------------------------------------------------------+-----------+--------+-----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; xclk           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; scl            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cam_rst        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; config_down    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led0           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led1           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; uart_pin       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; uart_pin_1     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pwdn           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_clk      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cke      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_csn      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_rasn     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_casn     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wen      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_bank[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_bank[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pump_enable    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; uart_test1     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sda            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; rst1                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; uart_pin_rec            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sda                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[8]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[9]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[10]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[11]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[12]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[13]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[14]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[15]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i2c_rst                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; soft_rst                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; move_to_home_enable     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mover_enable            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; vsync                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mode_switch             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; pclk                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d0                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d1                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d2                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d3                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d4                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d5                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d6                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d7                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; test_change             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; href                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; xclk           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; scl            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; cam_rst        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; config_down    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; led0           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; led1           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; uart_pin       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; uart_pin_1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; pwdn           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_csn      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_rasn     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_casn     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wen      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_bank[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_bank[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; pump_enable    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; uart_test1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sda            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; xclk           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; scl            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; cam_rst        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; config_down    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; led0           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; led1           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; uart_pin       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; uart_pin_1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; pwdn           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_csn      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_rasn     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_casn     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wen      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_bank[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_bank[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; pump_enable    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; uart_test1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sda            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; xclk           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; scl            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; cam_rst        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; config_down    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; led0           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; led1           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; uart_pin       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; uart_pin_1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; pwdn           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_csn      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_rasn     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_casn     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wen      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_bank[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_bank[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_dqm[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pump_enable    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; uart_test1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sda            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                              ;
+----------------------------------------------------------------+----------------------------------------------------------------+-----------+----------+----------+----------+
; From Clock                                                     ; To Clock                                                       ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------+----------------------------------------------------------------+-----------+----------+----------+----------+
; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf                                   ; 153       ; 0        ; 0        ; 0        ;
; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf                                   ; 22        ; 22       ; 0        ; 0        ;
; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture:capture_ins|pclk_buf                                   ; 5         ; 0        ; 0        ; 0        ;
; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[2] ; capture:capture_ins|pclk_buf                                   ; 22        ; 0        ; 0        ; 0        ;
; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|vsync_buf                                  ; 1         ; 1        ; 0        ; 1        ;
; clock_10hz                                                     ; capture:capture_ins|vsync_buf                                  ; 0         ; 0        ; 1        ; 0        ;
; capture:capture_ins|pclk_buf                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0         ; 0        ; 20       ; 0        ;
; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 48        ; 0        ; 26       ; 0        ;
; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 11244     ; 268      ; 105      ; 651      ;
; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 128       ; 0        ; 54       ; 0        ;
; debug_mux:debug_mux_ins|current_mode                           ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1         ; 1        ; 2        ; 2        ;
; shape_finder:shape_finder_ins|data_req                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1         ; 0        ; 2        ; 0        ;
; uart_watcher:uart_watcher_ins|get_image                        ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1         ; 0        ; 2        ; 0        ;
; capture:capture_ins|pclk_buf                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 5         ; 0        ; 0        ; 0        ;
; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 57        ; 19       ; 0        ; 0        ;
; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 96        ; 0        ; 0        ; 0        ;
; capture:capture_ins|vsync_buf                                  ; clk                                                            ; 1         ; 0        ; 0        ; 0        ;
; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; clk                                                            ; 0         ; 1        ; 0        ; 0        ;
; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; clk                                                            ; 2         ; 0        ; 0        ; 0        ;
; clk                                                            ; clk                                                            ; 32105614  ; 82       ; 146      ; 540223   ;
; clk_25M                                                        ; clk                                                            ; 19        ; 1        ; 0        ; 0        ;
; clock_10hz                                                     ; clk                                                            ; 124       ; 1        ; 0        ; 0        ;
; debug_mux:debug_mux_ins|current_mode                           ; clk                                                            ; 20        ; 20       ; 0        ; 0        ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[0]          ; clk                                                            ; 50688     ; 0        ; 471      ; 0        ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[1]          ; clk                                                            ; 326918093 ; 0        ; 0        ; 0        ;
; shape_finder:shape_finder_ins|data_req                         ; clk                                                            ; 137       ; 137      ; 0        ; 0        ;
; uart_watcher:uart_watcher_ins|get_image                        ; clk                                                            ; 1         ; 1        ; 0        ; 0        ;
; clk                                                            ; clk_25M                                                        ; 24        ; 0        ; 0        ; 0        ;
; clk_25M                                                        ; clk_25M                                                        ; 3153      ; 0        ; 0        ; 0        ;
; clock_10hz                                                     ; clock_10hz                                                     ; 59        ; 0        ; 0        ; 0        ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[0]          ; clock_10hz                                                     ; 30        ; 0        ; 0        ; 0        ;
; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode                           ; 16        ; 0        ; 16       ; 0        ;
; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode                           ; 0         ; 0        ; 0        ; 16       ;
; clk                                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0]          ; 192       ; 0        ; 0        ; 0        ;
; clock_10hz                                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0]          ; 391       ; 0        ; 0        ; 0        ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[0]          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0]          ; 2618      ; 0        ; 0        ; 0        ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[1]          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0]          ; 1021      ; 0        ; 0        ; 0        ;
; clk                                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[1]          ; 3658      ; 0        ; 0        ; 0        ;
; clock_10hz                                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[1]          ; 727       ; 0        ; 0        ; 0        ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[0]          ; pll0_inst|altpll_component|auto_generated|pll1|clk[1]          ; 18        ; 0        ; 0        ; 0        ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[1]          ; pll0_inst|altpll_component|auto_generated|pll1|clk[1]          ; 11618392  ; 0        ; 0        ; 0        ;
; shape_finder:shape_finder_ins|data_req                         ; pll0_inst|altpll_component|auto_generated|pll1|clk[1]          ; 1         ; 1        ; 0        ; 0        ;
+----------------------------------------------------------------+----------------------------------------------------------------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                               ;
+----------------------------------------------------------------+----------------------------------------------------------------+-----------+----------+----------+----------+
; From Clock                                                     ; To Clock                                                       ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------+----------------------------------------------------------------+-----------+----------+----------+----------+
; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf                                   ; 153       ; 0        ; 0        ; 0        ;
; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|pclk_buf                                   ; 22        ; 22       ; 0        ; 0        ;
; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture:capture_ins|pclk_buf                                   ; 5         ; 0        ; 0        ; 0        ;
; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[2] ; capture:capture_ins|pclk_buf                                   ; 22        ; 0        ; 0        ; 0        ;
; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|vsync_buf                                  ; 1         ; 1        ; 0        ; 1        ;
; clock_10hz                                                     ; capture:capture_ins|vsync_buf                                  ; 0         ; 0        ; 1        ; 0        ;
; capture:capture_ins|pclk_buf                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0         ; 0        ; 20       ; 0        ;
; capture:capture_ins|vsync_buf                                  ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 48        ; 0        ; 26       ; 0        ;
; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 11244     ; 268      ; 105      ; 651      ;
; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 128       ; 0        ; 54       ; 0        ;
; debug_mux:debug_mux_ins|current_mode                           ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1         ; 1        ; 2        ; 2        ;
; shape_finder:shape_finder_ins|data_req                         ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1         ; 0        ; 2        ; 0        ;
; uart_watcher:uart_watcher_ins|get_image                        ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1         ; 0        ; 2        ; 0        ;
; capture:capture_ins|pclk_buf                                   ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 5         ; 0        ; 0        ; 0        ;
; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 57        ; 19       ; 0        ; 0        ;
; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 96        ; 0        ; 0        ; 0        ;
; capture:capture_ins|vsync_buf                                  ; clk                                                            ; 1         ; 0        ; 0        ; 0        ;
; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; clk                                                            ; 0         ; 1        ; 0        ; 0        ;
; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; clk                                                            ; 2         ; 0        ; 0        ; 0        ;
; clk                                                            ; clk                                                            ; 32105614  ; 82       ; 146      ; 540223   ;
; clk_25M                                                        ; clk                                                            ; 19        ; 1        ; 0        ; 0        ;
; clock_10hz                                                     ; clk                                                            ; 124       ; 1        ; 0        ; 0        ;
; debug_mux:debug_mux_ins|current_mode                           ; clk                                                            ; 20        ; 20       ; 0        ; 0        ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[0]          ; clk                                                            ; 50688     ; 0        ; 471      ; 0        ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[1]          ; clk                                                            ; 326918093 ; 0        ; 0        ; 0        ;
; shape_finder:shape_finder_ins|data_req                         ; clk                                                            ; 137       ; 137      ; 0        ; 0        ;
; uart_watcher:uart_watcher_ins|get_image                        ; clk                                                            ; 1         ; 1        ; 0        ; 0        ;
; clk                                                            ; clk_25M                                                        ; 24        ; 0        ; 0        ; 0        ;
; clk_25M                                                        ; clk_25M                                                        ; 3153      ; 0        ; 0        ; 0        ;
; clock_10hz                                                     ; clock_10hz                                                     ; 59        ; 0        ; 0        ; 0        ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[0]          ; clock_10hz                                                     ; 30        ; 0        ; 0        ; 0        ;
; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; debug_mux:debug_mux_ins|current_mode                           ; 16        ; 0        ; 16       ; 0        ;
; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode                           ; 0         ; 0        ; 0        ; 16       ;
; clk                                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[0]          ; 192       ; 0        ; 0        ; 0        ;
; clock_10hz                                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0]          ; 391       ; 0        ; 0        ; 0        ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[0]          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0]          ; 2618      ; 0        ; 0        ; 0        ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[1]          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0]          ; 1021      ; 0        ; 0        ; 0        ;
; clk                                                            ; pll0_inst|altpll_component|auto_generated|pll1|clk[1]          ; 3658      ; 0        ; 0        ; 0        ;
; clock_10hz                                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[1]          ; 727       ; 0        ; 0        ; 0        ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[0]          ; pll0_inst|altpll_component|auto_generated|pll1|clk[1]          ; 18        ; 0        ; 0        ; 0        ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[1]          ; pll0_inst|altpll_component|auto_generated|pll1|clk[1]          ; 11618392  ; 0        ; 0        ; 0        ;
; shape_finder:shape_finder_ins|data_req                         ; pll0_inst|altpll_component|auto_generated|pll1|clk[1]          ; 1         ; 1        ; 0        ; 0        ;
+----------------------------------------------------------------+----------------------------------------------------------------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                          ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                     ; To Clock                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; clock_10hz                                                     ; capture:capture_ins|pclk_buf                                   ; 45       ; 0        ; 0        ; 0        ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[0]          ; capture:capture_ins|pclk_buf                                   ; 45       ; 0        ; 0        ; 0        ;
; clock_10hz                                                     ; capture:capture_ins|vsync_buf                                  ; 1        ; 0        ; 1        ; 0        ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[0]          ; capture:capture_ins|vsync_buf                                  ; 1        ; 0        ; 1        ; 0        ;
; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 145      ; 0        ; 0        ; 0        ;
; clk                                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 24       ; 0        ;
; clock_10hz                                                     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 5        ; 0        ; 51       ; 0        ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[0]          ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 5        ; 0        ; 51       ; 0        ;
; clock_10hz                                                     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 26       ; 0        ; 0        ; 0        ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[0]          ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 26       ; 0        ; 0        ; 0        ;
; clock_10hz                                                     ; clk                                                            ; 74       ; 0        ; 0        ; 0        ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[0]          ; clk                                                            ; 107      ; 0        ; 0        ; 0        ;
; clk                                                            ; clk_25M                                                        ; 69       ; 0        ; 0        ; 0        ;
; clock_10hz                                                     ; clock_10hz                                                     ; 4        ; 0        ; 0        ; 0        ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[0]          ; clock_10hz                                                     ; 10       ; 0        ; 0        ; 0        ;
; clock_10hz                                                     ; debug_mux:debug_mux_ins|current_mode                           ; 0        ; 0        ; 16       ; 0        ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[0]          ; debug_mux:debug_mux_ins|current_mode                           ; 0        ; 0        ; 16       ; 0        ;
; clock_10hz                                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0]          ; 7        ; 0        ; 0        ; 0        ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[0]          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0]          ; 25       ; 0        ; 0        ; 0        ;
; clock_10hz                                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[1]          ; 788      ; 0        ; 0        ; 0        ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[0]          ; pll0_inst|altpll_component|auto_generated|pll1|clk[1]          ; 788      ; 0        ; 0        ; 0        ;
; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; shape_finder:shape_finder_ins|data_req                         ; 0        ; 1        ; 0        ; 0        ;
; clock_10hz                                                     ; shape_finder:shape_finder_ins|data_req                         ; 1        ; 0        ; 0        ; 0        ;
; debug_mux:debug_mux_ins|current_mode                           ; shape_finder:shape_finder_ins|data_req                         ; 1        ; 1        ; 0        ; 0        ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[0]          ; shape_finder:shape_finder_ins|data_req                         ; 1        ; 0        ; 0        ; 0        ;
; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; uart_watcher:uart_watcher_ins|get_image                        ; 0        ; 1        ; 0        ; 0        ;
; clock_10hz                                                     ; uart_watcher:uart_watcher_ins|get_image                        ; 1        ; 0        ; 0        ; 0        ;
; debug_mux:debug_mux_ins|current_mode                           ; uart_watcher:uart_watcher_ins|get_image                        ; 1        ; 1        ; 0        ; 0        ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[0]          ; uart_watcher:uart_watcher_ins|get_image                        ; 1        ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                           ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                     ; To Clock                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; clock_10hz                                                     ; capture:capture_ins|pclk_buf                                   ; 45       ; 0        ; 0        ; 0        ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[0]          ; capture:capture_ins|pclk_buf                                   ; 45       ; 0        ; 0        ; 0        ;
; clock_10hz                                                     ; capture:capture_ins|vsync_buf                                  ; 1        ; 0        ; 1        ; 0        ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[0]          ; capture:capture_ins|vsync_buf                                  ; 1        ; 0        ; 1        ; 0        ;
; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 145      ; 0        ; 0        ; 0        ;
; clk                                                            ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 24       ; 0        ;
; clock_10hz                                                     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 5        ; 0        ; 51       ; 0        ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[0]          ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; 5        ; 0        ; 51       ; 0        ;
; clock_10hz                                                     ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 26       ; 0        ; 0        ; 0        ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[0]          ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; 26       ; 0        ; 0        ; 0        ;
; clock_10hz                                                     ; clk                                                            ; 74       ; 0        ; 0        ; 0        ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[0]          ; clk                                                            ; 107      ; 0        ; 0        ; 0        ;
; clk                                                            ; clk_25M                                                        ; 69       ; 0        ; 0        ; 0        ;
; clock_10hz                                                     ; clock_10hz                                                     ; 4        ; 0        ; 0        ; 0        ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[0]          ; clock_10hz                                                     ; 10       ; 0        ; 0        ; 0        ;
; clock_10hz                                                     ; debug_mux:debug_mux_ins|current_mode                           ; 0        ; 0        ; 16       ; 0        ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[0]          ; debug_mux:debug_mux_ins|current_mode                           ; 0        ; 0        ; 16       ; 0        ;
; clock_10hz                                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[0]          ; 7        ; 0        ; 0        ; 0        ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[0]          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0]          ; 25       ; 0        ; 0        ; 0        ;
; clock_10hz                                                     ; pll0_inst|altpll_component|auto_generated|pll1|clk[1]          ; 788      ; 0        ; 0        ; 0        ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[0]          ; pll0_inst|altpll_component|auto_generated|pll1|clk[1]          ; 788      ; 0        ; 0        ; 0        ;
; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; shape_finder:shape_finder_ins|data_req                         ; 0        ; 1        ; 0        ; 0        ;
; clock_10hz                                                     ; shape_finder:shape_finder_ins|data_req                         ; 1        ; 0        ; 0        ; 0        ;
; debug_mux:debug_mux_ins|current_mode                           ; shape_finder:shape_finder_ins|data_req                         ; 1        ; 1        ; 0        ; 0        ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[0]          ; shape_finder:shape_finder_ins|data_req                         ; 1        ; 0        ; 0        ; 0        ;
; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; uart_watcher:uart_watcher_ins|get_image                        ; 0        ; 1        ; 0        ; 0        ;
; clock_10hz                                                     ; uart_watcher:uart_watcher_ins|get_image                        ; 1        ; 0        ; 0        ; 0        ;
; debug_mux:debug_mux_ins|current_mode                           ; uart_watcher:uart_watcher_ins|get_image                        ; 1        ; 1        ; 0        ; 0        ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[0]          ; uart_watcher:uart_watcher_ins|get_image                        ; 1        ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 34    ; 34   ;
; Unconstrained Input Port Paths  ; 236   ; 236  ;
; Unconstrained Output Ports      ; 45    ; 45   ;
; Unconstrained Output Port Paths ; 64    ; 64   ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                      ;
+----------------------------------------------------------------+----------------------------------------------------------------+-----------+-------------+
; Target                                                         ; Clock                                                          ; Type      ; Status      ;
+----------------------------------------------------------------+----------------------------------------------------------------+-----------+-------------+
; capture:capture_ins|pclk_buf                                   ; capture:capture_ins|pclk_buf                                   ; Base      ; Constrained ;
; capture:capture_ins|vsync_buf                                  ; capture:capture_ins|vsync_buf                                  ; Base      ; Constrained ;
; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[2] ; capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[2] ; Generated ; Constrained ;
; clk                                                            ; clk                                                            ; Base      ; Constrained ;
; clk_25M                                                        ; clk_25M                                                        ; Base      ; Constrained ;
; clock_10hz                                                     ; clock_10hz                                                     ; Base      ; Constrained ;
; debug_mux:debug_mux_ins|current_mode                           ; debug_mux:debug_mux_ins|current_mode                           ; Base      ; Constrained ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[0]          ; pll0_inst|altpll_component|auto_generated|pll1|clk[0]          ; Generated ; Constrained ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[1]          ; pll0_inst|altpll_component|auto_generated|pll1|clk[1]          ; Generated ; Constrained ;
; pll0_inst|altpll_component|auto_generated|pll1|clk[2]          ; pll0_inst|altpll_component|auto_generated|pll1|clk[2]          ; Generated ; Constrained ;
; shape_finder:shape_finder_ins|data_req                         ; shape_finder:shape_finder_ins|data_req                         ; Base      ; Constrained ;
; uart_watcher:uart_watcher_ins|get_image                        ; uart_watcher:uart_watcher_ins|get_image                        ; Base      ; Constrained ;
+----------------------------------------------------------------+----------------------------------------------------------------+-----------+-------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; d0                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d1                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d2                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d3                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d4                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d5                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d6                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d7                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; href                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i2c_rst             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mode_switch         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; move_to_home_enable ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mover_enable        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pclk                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[0]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[1]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[2]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[3]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[4]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[5]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[6]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[7]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[8]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[9]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[10]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[11]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[12]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[13]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[14]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[15]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; soft_rst            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; test_change         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vsync               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; cam_rst        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; config_down    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pump_enable    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; scl            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sda            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_bank[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_bank[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_casn     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_clk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_csn      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_rasn     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_wen      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_pin       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_pin_1     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_test1     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xclk           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; d0                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d1                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d2                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d3                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d4                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d5                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d6                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d7                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; href                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i2c_rst             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mode_switch         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; move_to_home_enable ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mover_enable        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pclk                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[0]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[1]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[2]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[3]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[4]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[5]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[6]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[7]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[8]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[9]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[10]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[11]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[12]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[13]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[14]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[15]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; soft_rst            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; test_change         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vsync               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; cam_rst        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; config_down    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pump_enable    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; scl            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sda            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_bank[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_bank[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_casn     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_clk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_csn      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_rasn     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_wen      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_pin       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_pin_1     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_test1     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xclk           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Fri Jul 12 23:17:13 2024
Info: Command: quartus_sta ov7670 -c ov7670
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 48 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_2rk1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_hd9:dffpipe17|dffe18a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a* 
Info (332104): Reading SDC File: 'c:/users/w2016/desktop/ov7670-much_change/ov7670-xclk/db/ip/sdram_interface/submodules/altera_reset_controller.sdc'
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {pll0_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -duty_cycle 50.00 -name {pll0_inst|altpll_component|auto_generated|pll1|clk[0]} {pll0_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll0_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -duty_cycle 50.00 -name {pll0_inst|altpll_component|auto_generated|pll1|clk[1]} {pll0_inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {pll0_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name {pll0_inst|altpll_component|auto_generated|pll1|clk[2]} {pll0_inst|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {capture_ins|u_pll1|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0]} {capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {capture_ins|u_pll1|altpll_component|auto_generated|pll1|inclk[0]} -phase 108.75 -duty_cycle 50.00 -name {capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1]} {capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {capture_ins|u_pll1|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 4 -phase 285.00 -duty_cycle 50.00 -name {capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[2]} {capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[2]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name capture:capture_ins|pclk_buf capture:capture_ins|pclk_buf
    Info (332105): create_clock -period 1.000 -name capture:capture_ins|vsync_buf capture:capture_ins|vsync_buf
    Info (332105): create_clock -period 1.000 -name clock_10hz clock_10hz
    Info (332105): create_clock -period 1.000 -name shape_finder:shape_finder_ins|data_req shape_finder:shape_finder_ins|data_req
    Info (332105): create_clock -period 1.000 -name uart_watcher:uart_watcher_ins|get_image uart_watcher:uart_watcher_ins|get_image
    Info (332105): create_clock -period 1.000 -name debug_mux:debug_mux_ins|current_mode debug_mux:debug_mux_ins|current_mode
    Info (332105): create_clock -period 1.000 -name clk_25M clk_25M
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -6.663
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.663            -233.556 pll0_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -6.487           -3757.753 pll0_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -5.291            -228.106 clk_25M 
    Info (332119):    -4.317            -172.544 capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.757            -352.375 clk 
    Info (332119):    -3.633             -21.330 clock_10hz 
    Info (332119):    -3.088             -81.809 capture:capture_ins|pclk_buf 
    Info (332119):    -2.986             -94.387 debug_mux:debug_mux_ins|current_mode 
    Info (332119):    -1.886              -2.991 capture:capture_ins|vsync_buf 
    Info (332119):     2.173               0.000 capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is -0.228
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.228              -0.228 pll0_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.109               0.000 debug_mux:debug_mux_ins|current_mode 
    Info (332119):     0.414               0.000 capture:capture_ins|pclk_buf 
    Info (332119):     0.416               0.000 clk 
    Info (332119):     0.452               0.000 capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.452               0.000 clk_25M 
    Info (332119):     0.453               0.000 capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.453               0.000 pll0_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.485               0.000 capture:capture_ins|vsync_buf 
    Info (332119):     0.485               0.000 clock_10hz 
Info (332146): Worst-case recovery slack is -5.587
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.587            -129.493 capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -5.500           -3934.457 pll0_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -4.981             -32.152 clock_10hz 
    Info (332119):    -4.384             -63.355 debug_mux:debug_mux_ins|current_mode 
    Info (332119):    -4.275             -22.449 pll0_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -4.072            -201.029 capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.942            -151.323 capture:capture_ins|pclk_buf 
    Info (332119):    -3.815            -273.625 clk 
    Info (332119):    -3.739              -3.739 uart_watcher:uart_watcher_ins|get_image 
    Info (332119):    -3.648              -7.045 capture:capture_ins|vsync_buf 
    Info (332119):    -3.298              -3.298 shape_finder:shape_finder_ins|data_req 
    Info (332119):    -1.466             -88.380 clk_25M 
Info (332146): Worst-case removal slack is 0.646
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.646               0.000 shape_finder:shape_finder_ins|data_req 
    Info (332119):     1.184               0.000 capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.290               0.000 clk_25M 
    Info (332119):     1.652               0.000 debug_mux:debug_mux_ins|current_mode 
    Info (332119):     1.805               0.000 uart_watcher:uart_watcher_ins|get_image 
    Info (332119):     1.932               0.000 clock_10hz 
    Info (332119):     2.146               0.000 pll0_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.147               0.000 capture:capture_ins|pclk_buf 
    Info (332119):     2.416               0.000 clk 
    Info (332119):     2.464               0.000 capture:capture_ins|vsync_buf 
    Info (332119):     3.179               0.000 pll0_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.207               0.000 capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201             -76.518 capture:capture_ins|pclk_buf 
    Info (332119):    -1.487            -102.603 clk_25M 
    Info (332119):    -1.487             -22.305 clock_10hz 
    Info (332119):    -1.487              -2.974 capture:capture_ins|vsync_buf 
    Info (332119):    -1.487              -1.487 shape_finder:shape_finder_ins|data_req 
    Info (332119):    -1.487              -1.487 uart_watcher:uart_watcher_ins|get_image 
    Info (332119):     0.350               0.000 debug_mux:debug_mux_ins|current_mode 
    Info (332119):     2.218               0.000 capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.656               0.000 clk 
    Info (332119):     9.718               0.000 capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.718               0.000 capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):   499.692               0.000 pll0_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):   499.718               0.000 pll0_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 27 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -6.170
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.170            -211.677 pll0_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -5.985           -3427.320 pll0_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -4.891            -208.654 clk_25M 
    Info (332119):    -3.856            -154.069 capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.520            -330.544 clk 
    Info (332119):    -3.423             -19.586 clock_10hz 
    Info (332119):    -2.795             -73.747 capture:capture_ins|pclk_buf 
    Info (332119):    -2.685             -90.751 debug_mux:debug_mux_ins|current_mode 
    Info (332119):    -1.826              -2.750 capture:capture_ins|vsync_buf 
    Info (332119):     2.377               0.000 capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is -0.338
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.338              -0.338 pll0_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.186               0.000 debug_mux:debug_mux_ins|current_mode 
    Info (332119):     0.398               0.000 capture:capture_ins|pclk_buf 
    Info (332119):     0.400               0.000 clk 
    Info (332119):     0.401               0.000 capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.401               0.000 capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.401               0.000 clk_25M 
    Info (332119):     0.401               0.000 pll0_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.430               0.000 capture:capture_ins|vsync_buf 
    Info (332119):     0.430               0.000 clock_10hz 
Info (332146): Worst-case recovery slack is -5.198
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.198            -120.558 capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -5.009           -3551.990 pll0_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -4.658             -29.966 clock_10hz 
    Info (332119):    -4.284             -61.416 debug_mux:debug_mux_ins|current_mode 
    Info (332119):    -3.836             -19.490 pll0_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.716            -143.602 capture:capture_ins|pclk_buf 
    Info (332119):    -3.694            -183.336 capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.628            -257.926 clk 
    Info (332119):    -3.444              -6.570 capture:capture_ins|vsync_buf 
    Info (332119):    -3.395              -3.395 uart_watcher:uart_watcher_ins|get_image 
    Info (332119):    -3.004              -3.004 shape_finder:shape_finder_ins|data_req 
    Info (332119):    -1.309             -77.225 clk_25M 
Info (332146): Worst-case removal slack is 0.522
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.522               0.000 shape_finder:shape_finder_ins|data_req 
    Info (332119):     1.089               0.000 capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.200               0.000 clk_25M 
    Info (332119):     1.704               0.000 uart_watcher:uart_watcher_ins|get_image 
    Info (332119):     1.776               0.000 debug_mux:debug_mux_ins|current_mode 
    Info (332119):     1.870               0.000 clock_10hz 
    Info (332119):     1.951               0.000 pll0_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.123               0.000 capture:capture_ins|pclk_buf 
    Info (332119):     2.218               0.000 clk 
    Info (332119):     2.362               0.000 capture:capture_ins|vsync_buf 
    Info (332119):     2.916               0.000 pll0_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     3.954               0.000 capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201             -76.518 capture:capture_ins|pclk_buf 
    Info (332119):    -1.487            -102.603 clk_25M 
    Info (332119):    -1.487             -22.305 clock_10hz 
    Info (332119):    -1.487              -2.974 capture:capture_ins|vsync_buf 
    Info (332119):    -1.487              -1.487 shape_finder:shape_finder_ins|data_req 
    Info (332119):    -1.487              -1.487 uart_watcher:uart_watcher_ins|get_image 
    Info (332119):     0.177               0.000 debug_mux:debug_mux_ins|current_mode 
    Info (332119):     2.217               0.000 capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.666               0.000 clk 
    Info (332119):     9.718               0.000 capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.719               0.000 capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):   499.660               0.000 pll0_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):   499.717               0.000 pll0_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 27 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.417
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.417             -84.626 pll0_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.401           -1306.239 pll0_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -1.680             -61.285 clk_25M 
    Info (332119):    -1.332             -32.161 capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.036              -5.174 clock_10hz 
    Info (332119):    -1.010             -68.357 clk 
    Info (332119):    -0.956             -17.418 capture:capture_ins|pclk_buf 
    Info (332119):    -0.869             -19.997 debug_mux:debug_mux_ins|current_mode 
    Info (332119):    -0.481              -0.780 capture:capture_ins|vsync_buf 
    Info (332119):     4.310               0.000 capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is -0.063
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.063              -0.063 pll0_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.100               0.000 debug_mux:debug_mux_ins|current_mode 
    Info (332119):     0.131               0.000 clk 
    Info (332119):     0.143               0.000 capture:capture_ins|pclk_buf 
    Info (332119):     0.183               0.000 capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.185               0.000 capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.186               0.000 clk_25M 
    Info (332119):     0.186               0.000 pll0_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.199               0.000 capture:capture_ins|vsync_buf 
    Info (332119):     0.201               0.000 clock_10hz 
Info (332146): Worst-case recovery slack is -2.473
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.473             -56.791 capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -2.052           -1407.630 pll0_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -1.797              -9.072 clock_10hz 
    Info (332119):    -1.509              -6.773 pll0_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.501             -20.742 debug_mux:debug_mux_ins|current_mode 
    Info (332119):    -1.263              -2.175 capture:capture_ins|vsync_buf 
    Info (332119):    -1.245             -58.941 capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.237             -38.518 capture:capture_ins|pclk_buf 
    Info (332119):    -1.177             -81.793 clk 
    Info (332119):    -1.076              -1.076 uart_watcher:uart_watcher_ins|get_image 
    Info (332119):    -0.856              -0.856 shape_finder:shape_finder_ins|data_req 
    Info (332119):    -0.153              -6.235 clk_25M 
Info (332146): Worst-case removal slack is 0.323
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.323               0.000 shape_finder:shape_finder_ins|data_req 
    Info (332119):     0.500               0.000 capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.562               0.000 clk_25M 
    Info (332119):     0.635               0.000 uart_watcher:uart_watcher_ins|get_image 
    Info (332119):     0.680               0.000 debug_mux:debug_mux_ins|current_mode 
    Info (332119):     0.718               0.000 capture:capture_ins|pclk_buf 
    Info (332119):     0.733               0.000 clock_10hz 
    Info (332119):     0.874               0.000 clk 
    Info (332119):     0.938               0.000 capture:capture_ins|vsync_buf 
    Info (332119):     0.951               0.000 pll0_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.367               0.000 pll0_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.313               0.000 capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.000             -69.000 clk_25M 
    Info (332119):    -1.000             -48.000 capture:capture_ins|pclk_buf 
    Info (332119):    -1.000             -15.000 clock_10hz 
    Info (332119):    -1.000              -2.000 capture:capture_ins|vsync_buf 
    Info (332119):    -1.000              -1.000 shape_finder:shape_finder_ins|data_req 
    Info (332119):    -1.000              -1.000 uart_watcher:uart_watcher_ins|get_image 
    Info (332119):     0.297               0.000 debug_mux:debug_mux_ins|current_mode 
    Info (332119):     2.298               0.000 capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.370               0.000 clk 
    Info (332119):     9.738               0.000 capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.756               0.000 capture_ins|u_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   499.767               0.000 pll0_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):   499.796               0.000 pll0_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 27 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4865 megabytes
    Info: Processing ended: Fri Jul 12 23:17:21 2024
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:09


