Detailed Resource Usage
Module Name,Fabric 4LUT,Fabric DFF,Interface 4LUT,Interface DFF,Single-Ended I/O,Differential I/O Pairs,uSRAM 1K,PLLs and CCCs,Chip Globals,MSS,10/100/1000 Ethernet,RCOSC_50MHZ
Primitives/Primitives,1,0,0,0,14,0,0,0,0,0,0,0
User_Interfaces_0/COREGPIO_C1_0/COREGPIO_C1_0/Primitives,92,70,36,36,0,0,1,0,0,0,0,0
User_Interfaces_0/CoreAPB3_C0_0/CoreAPB3_C0_0/Primitives,4,0,0,0,0,0,0,0,0,0,0,0
User_Interfaces_0/CoreAPB3_C0_0/CoreAPB3_C0_0/u_mux_p_to_b3/Primitives,39,0,0,0,0,0,0,0,0,0,0,0
User_Interfaces_0/CoreGPIO_C0_0/CoreGPIO_C0_0/Primitives,118,76,36,36,0,0,1,0,0,0,0,0
User_Interfaces_0/CoreTimer_C0_0/CoreTimer_C0_0/Primitives,157,118,0,0,0,0,0,0,0,0,0,0
User_Interfaces_0/CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1il/CUARTI0OL/Primitives,74,41,0,0,0,0,0,0,0,0,0,0
User_Interfaces_0/CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1il/CUARTO0OL/Primitives,24,19,0,0,0,0,0,0,0,0,0,0
User_Interfaces_0/CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1il/CUARTl0ol/Primitives,27,21,0,0,0,0,0,0,0,0,0,0
User_Interfaces_0/CoreUARTapb_C0_0/CoreUARTapb_C0_0/CUARTl1il/Primitives,6,9,0,0,0,0,0,0,0,0,0,0
User_Interfaces_0/CoreUARTapb_C0_0/CoreUARTapb_C0_0/Primitives,31,24,0,0,0,0,0,0,0,0,0,0
User_Interfaces_0/SD_IF_0/CORESPI_C1_0/CORESPI_C1_0/USPI/Primitives,10,0,0,0,0,0,0,0,0,0,0,0
User_Interfaces_0/SD_IF_0/CORESPI_C1_0/CORESPI_C1_0/USPI/UCC/Primitives,157,132,0,0,0,0,0,0,1,0,0,0
User_Interfaces_0/SD_IF_0/CORESPI_C1_0/CORESPI_C1_0/USPI/UCC/UCLKMUX1/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
User_Interfaces_0/SD_IF_0/CORESPI_C1_0/CORESPI_C1_0/USPI/UCON/Primitives,7,0,0,0,0,0,0,0,0,0,0,0
User_Interfaces_0/SD_IF_0/CORESPI_C1_0/CORESPI_C1_0/USPI/URF/Primitives,77,43,0,0,0,0,0,0,0,0,0,0
User_Interfaces_0/SD_IF_0/CORESPI_C1_0/CORESPI_C1_0/USPI/URXF/Primitives,44,18,36,36,0,0,1,0,0,0,0,0
User_Interfaces_0/SD_IF_0/CORESPI_C1_0/CORESPI_C1_0/USPI/UTXF/Primitives,42,18,36,36,0,0,1,0,0,0,0,0
User_Interfaces_0/spi_flash_0/CORESPI_C0_0/CORESPI_C0_0/USPI/Primitives,9,0,0,0,0,0,0,0,0,0,0,0
User_Interfaces_0/spi_flash_0/CORESPI_C0_0/CORESPI_C0_0/USPI/UCC/Primitives,161,130,0,0,0,0,0,0,1,0,0,0
User_Interfaces_0/spi_flash_0/CORESPI_C0_0/CORESPI_C0_0/USPI/UCC/UCLKMUX1/Primitives,1,0,0,0,0,0,0,0,0,0,0,0
User_Interfaces_0/spi_flash_0/CORESPI_C0_0/CORESPI_C0_0/USPI/UCON/Primitives,5,0,0,0,0,0,0,0,0,0,0,0
User_Interfaces_0/spi_flash_0/CORESPI_C0_0/CORESPI_C0_0/USPI/URF/Primitives,77,43,0,0,0,0,0,0,0,0,0,0
User_Interfaces_0/spi_flash_0/CORESPI_C0_0/CORESPI_C0_0/USPI/URXF/Primitives,39,18,36,36,0,0,1,0,0,0,0,0
User_Interfaces_0/spi_flash_0/CORESPI_C0_0/CORESPI_C0_0/USPI/UTXF/Primitives,47,18,36,36,0,0,1,0,0,0,0,0
m2s_creative_demo_0/ddr_mss_sb_0/CCC_0/Primitives,0,0,0,0,1,0,0,1,1,0,0,0
m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/Primitives,41,74,0,0,0,0,0,0,0,0,0,0
m2s_creative_demo_0/ddr_mss_sb_0/CORERESETP_0/Primitives,34,58,0,0,0,0,0,0,3,0,0,0
m2s_creative_demo_0/ddr_mss_sb_0/FABOSC_0/Primitives,0,0,0,0,0,0,0,0,1,0,0,1
m2s_creative_demo_0/ddr_mss_sb_0/ddr_mss_sb_MSS_0/Primitives,0,0,0,0,46,3,0,0,2,1,0,0
