
stm32f105_uart_epprom_testcode.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000047ac  080001e4  080001e4  000101e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000094  08004990  08004990  00014990  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004a24  08004a24  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08004a24  08004a24  00014a24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004a2c  08004a2c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004a2c  08004a2c  00014a2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004a30  08004a30  00014a30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08004a34  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000198  20000070  08004aa4  00020070  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000208  08004aa4  00020208  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009102  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001825  00000000  00000000  0002919b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000980  00000000  00000000  0002a9c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000910  00000000  00000000  0002b340  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00001bea  00000000  00000000  0002bc50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b859  00000000  00000000  0002d83a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ae340  00000000  00000000  00039093  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e73d3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002b54  00000000  00000000  000e7424  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	; (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	20000070 	.word	0x20000070
 8000200:	00000000 	.word	0x00000000
 8000204:	08004978 	.word	0x08004978

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	; (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	; (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	; (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	20000074 	.word	0x20000074
 8000220:	08004978 	.word	0x08004978

08000224 <__aeabi_uldivmod>:
 8000224:	b953      	cbnz	r3, 800023c <__aeabi_uldivmod+0x18>
 8000226:	b94a      	cbnz	r2, 800023c <__aeabi_uldivmod+0x18>
 8000228:	2900      	cmp	r1, #0
 800022a:	bf08      	it	eq
 800022c:	2800      	cmpeq	r0, #0
 800022e:	bf1c      	itt	ne
 8000230:	f04f 31ff 	movne.w	r1, #4294967295
 8000234:	f04f 30ff 	movne.w	r0, #4294967295
 8000238:	f000 b976 	b.w	8000528 <__aeabi_idiv0>
 800023c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000240:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000244:	f000 f806 	bl	8000254 <__udivmoddi4>
 8000248:	f8dd e004 	ldr.w	lr, [sp, #4]
 800024c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000250:	b004      	add	sp, #16
 8000252:	4770      	bx	lr

08000254 <__udivmoddi4>:
 8000254:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000258:	9e08      	ldr	r6, [sp, #32]
 800025a:	460d      	mov	r5, r1
 800025c:	4604      	mov	r4, r0
 800025e:	4688      	mov	r8, r1
 8000260:	2b00      	cmp	r3, #0
 8000262:	d14d      	bne.n	8000300 <__udivmoddi4+0xac>
 8000264:	428a      	cmp	r2, r1
 8000266:	4694      	mov	ip, r2
 8000268:	d968      	bls.n	800033c <__udivmoddi4+0xe8>
 800026a:	fab2 f282 	clz	r2, r2
 800026e:	b152      	cbz	r2, 8000286 <__udivmoddi4+0x32>
 8000270:	fa01 f302 	lsl.w	r3, r1, r2
 8000274:	f1c2 0120 	rsb	r1, r2, #32
 8000278:	fa20 f101 	lsr.w	r1, r0, r1
 800027c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000280:	ea41 0803 	orr.w	r8, r1, r3
 8000284:	4094      	lsls	r4, r2
 8000286:	ea4f 411c 	mov.w	r1, ip, lsr #16
 800028a:	fbb8 f7f1 	udiv	r7, r8, r1
 800028e:	fa1f fe8c 	uxth.w	lr, ip
 8000292:	fb01 8817 	mls	r8, r1, r7, r8
 8000296:	fb07 f00e 	mul.w	r0, r7, lr
 800029a:	0c23      	lsrs	r3, r4, #16
 800029c:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002a0:	4298      	cmp	r0, r3
 80002a2:	d90a      	bls.n	80002ba <__udivmoddi4+0x66>
 80002a4:	eb1c 0303 	adds.w	r3, ip, r3
 80002a8:	f107 35ff 	add.w	r5, r7, #4294967295
 80002ac:	f080 811e 	bcs.w	80004ec <__udivmoddi4+0x298>
 80002b0:	4298      	cmp	r0, r3
 80002b2:	f240 811b 	bls.w	80004ec <__udivmoddi4+0x298>
 80002b6:	3f02      	subs	r7, #2
 80002b8:	4463      	add	r3, ip
 80002ba:	1a1b      	subs	r3, r3, r0
 80002bc:	fbb3 f0f1 	udiv	r0, r3, r1
 80002c0:	fb01 3310 	mls	r3, r1, r0, r3
 80002c4:	fb00 fe0e 	mul.w	lr, r0, lr
 80002c8:	b2a4      	uxth	r4, r4
 80002ca:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002ce:	45a6      	cmp	lr, r4
 80002d0:	d90a      	bls.n	80002e8 <__udivmoddi4+0x94>
 80002d2:	eb1c 0404 	adds.w	r4, ip, r4
 80002d6:	f100 33ff 	add.w	r3, r0, #4294967295
 80002da:	f080 8109 	bcs.w	80004f0 <__udivmoddi4+0x29c>
 80002de:	45a6      	cmp	lr, r4
 80002e0:	f240 8106 	bls.w	80004f0 <__udivmoddi4+0x29c>
 80002e4:	4464      	add	r4, ip
 80002e6:	3802      	subs	r0, #2
 80002e8:	2100      	movs	r1, #0
 80002ea:	eba4 040e 	sub.w	r4, r4, lr
 80002ee:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80002f2:	b11e      	cbz	r6, 80002fc <__udivmoddi4+0xa8>
 80002f4:	2300      	movs	r3, #0
 80002f6:	40d4      	lsrs	r4, r2
 80002f8:	e9c6 4300 	strd	r4, r3, [r6]
 80002fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000300:	428b      	cmp	r3, r1
 8000302:	d908      	bls.n	8000316 <__udivmoddi4+0xc2>
 8000304:	2e00      	cmp	r6, #0
 8000306:	f000 80ee 	beq.w	80004e6 <__udivmoddi4+0x292>
 800030a:	2100      	movs	r1, #0
 800030c:	e9c6 0500 	strd	r0, r5, [r6]
 8000310:	4608      	mov	r0, r1
 8000312:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000316:	fab3 f183 	clz	r1, r3
 800031a:	2900      	cmp	r1, #0
 800031c:	d14a      	bne.n	80003b4 <__udivmoddi4+0x160>
 800031e:	42ab      	cmp	r3, r5
 8000320:	d302      	bcc.n	8000328 <__udivmoddi4+0xd4>
 8000322:	4282      	cmp	r2, r0
 8000324:	f200 80fc 	bhi.w	8000520 <__udivmoddi4+0x2cc>
 8000328:	1a84      	subs	r4, r0, r2
 800032a:	eb65 0303 	sbc.w	r3, r5, r3
 800032e:	2001      	movs	r0, #1
 8000330:	4698      	mov	r8, r3
 8000332:	2e00      	cmp	r6, #0
 8000334:	d0e2      	beq.n	80002fc <__udivmoddi4+0xa8>
 8000336:	e9c6 4800 	strd	r4, r8, [r6]
 800033a:	e7df      	b.n	80002fc <__udivmoddi4+0xa8>
 800033c:	b902      	cbnz	r2, 8000340 <__udivmoddi4+0xec>
 800033e:	deff      	udf	#255	; 0xff
 8000340:	fab2 f282 	clz	r2, r2
 8000344:	2a00      	cmp	r2, #0
 8000346:	f040 8091 	bne.w	800046c <__udivmoddi4+0x218>
 800034a:	eba1 000c 	sub.w	r0, r1, ip
 800034e:	2101      	movs	r1, #1
 8000350:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000354:	fa1f fe8c 	uxth.w	lr, ip
 8000358:	fbb0 f3f7 	udiv	r3, r0, r7
 800035c:	fb07 0013 	mls	r0, r7, r3, r0
 8000360:	0c25      	lsrs	r5, r4, #16
 8000362:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 8000366:	fb0e f003 	mul.w	r0, lr, r3
 800036a:	42a8      	cmp	r0, r5
 800036c:	d908      	bls.n	8000380 <__udivmoddi4+0x12c>
 800036e:	eb1c 0505 	adds.w	r5, ip, r5
 8000372:	f103 38ff 	add.w	r8, r3, #4294967295
 8000376:	d202      	bcs.n	800037e <__udivmoddi4+0x12a>
 8000378:	42a8      	cmp	r0, r5
 800037a:	f200 80ce 	bhi.w	800051a <__udivmoddi4+0x2c6>
 800037e:	4643      	mov	r3, r8
 8000380:	1a2d      	subs	r5, r5, r0
 8000382:	fbb5 f0f7 	udiv	r0, r5, r7
 8000386:	fb07 5510 	mls	r5, r7, r0, r5
 800038a:	fb0e fe00 	mul.w	lr, lr, r0
 800038e:	b2a4      	uxth	r4, r4
 8000390:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000394:	45a6      	cmp	lr, r4
 8000396:	d908      	bls.n	80003aa <__udivmoddi4+0x156>
 8000398:	eb1c 0404 	adds.w	r4, ip, r4
 800039c:	f100 35ff 	add.w	r5, r0, #4294967295
 80003a0:	d202      	bcs.n	80003a8 <__udivmoddi4+0x154>
 80003a2:	45a6      	cmp	lr, r4
 80003a4:	f200 80b6 	bhi.w	8000514 <__udivmoddi4+0x2c0>
 80003a8:	4628      	mov	r0, r5
 80003aa:	eba4 040e 	sub.w	r4, r4, lr
 80003ae:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003b2:	e79e      	b.n	80002f2 <__udivmoddi4+0x9e>
 80003b4:	f1c1 0720 	rsb	r7, r1, #32
 80003b8:	408b      	lsls	r3, r1
 80003ba:	fa22 fc07 	lsr.w	ip, r2, r7
 80003be:	ea4c 0c03 	orr.w	ip, ip, r3
 80003c2:	fa25 fa07 	lsr.w	sl, r5, r7
 80003c6:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003ca:	fbba f8f9 	udiv	r8, sl, r9
 80003ce:	fa20 f307 	lsr.w	r3, r0, r7
 80003d2:	fb09 aa18 	mls	sl, r9, r8, sl
 80003d6:	408d      	lsls	r5, r1
 80003d8:	fa1f fe8c 	uxth.w	lr, ip
 80003dc:	431d      	orrs	r5, r3
 80003de:	fa00 f301 	lsl.w	r3, r0, r1
 80003e2:	fb08 f00e 	mul.w	r0, r8, lr
 80003e6:	0c2c      	lsrs	r4, r5, #16
 80003e8:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80003ec:	42a0      	cmp	r0, r4
 80003ee:	fa02 f201 	lsl.w	r2, r2, r1
 80003f2:	d90b      	bls.n	800040c <__udivmoddi4+0x1b8>
 80003f4:	eb1c 0404 	adds.w	r4, ip, r4
 80003f8:	f108 3aff 	add.w	sl, r8, #4294967295
 80003fc:	f080 8088 	bcs.w	8000510 <__udivmoddi4+0x2bc>
 8000400:	42a0      	cmp	r0, r4
 8000402:	f240 8085 	bls.w	8000510 <__udivmoddi4+0x2bc>
 8000406:	f1a8 0802 	sub.w	r8, r8, #2
 800040a:	4464      	add	r4, ip
 800040c:	1a24      	subs	r4, r4, r0
 800040e:	fbb4 f0f9 	udiv	r0, r4, r9
 8000412:	fb09 4410 	mls	r4, r9, r0, r4
 8000416:	fb00 fe0e 	mul.w	lr, r0, lr
 800041a:	b2ad      	uxth	r5, r5
 800041c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000420:	45a6      	cmp	lr, r4
 8000422:	d908      	bls.n	8000436 <__udivmoddi4+0x1e2>
 8000424:	eb1c 0404 	adds.w	r4, ip, r4
 8000428:	f100 35ff 	add.w	r5, r0, #4294967295
 800042c:	d26c      	bcs.n	8000508 <__udivmoddi4+0x2b4>
 800042e:	45a6      	cmp	lr, r4
 8000430:	d96a      	bls.n	8000508 <__udivmoddi4+0x2b4>
 8000432:	3802      	subs	r0, #2
 8000434:	4464      	add	r4, ip
 8000436:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800043a:	fba0 9502 	umull	r9, r5, r0, r2
 800043e:	eba4 040e 	sub.w	r4, r4, lr
 8000442:	42ac      	cmp	r4, r5
 8000444:	46c8      	mov	r8, r9
 8000446:	46ae      	mov	lr, r5
 8000448:	d356      	bcc.n	80004f8 <__udivmoddi4+0x2a4>
 800044a:	d053      	beq.n	80004f4 <__udivmoddi4+0x2a0>
 800044c:	2e00      	cmp	r6, #0
 800044e:	d069      	beq.n	8000524 <__udivmoddi4+0x2d0>
 8000450:	ebb3 0208 	subs.w	r2, r3, r8
 8000454:	eb64 040e 	sbc.w	r4, r4, lr
 8000458:	fa22 f301 	lsr.w	r3, r2, r1
 800045c:	fa04 f707 	lsl.w	r7, r4, r7
 8000460:	431f      	orrs	r7, r3
 8000462:	40cc      	lsrs	r4, r1
 8000464:	e9c6 7400 	strd	r7, r4, [r6]
 8000468:	2100      	movs	r1, #0
 800046a:	e747      	b.n	80002fc <__udivmoddi4+0xa8>
 800046c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000470:	f1c2 0120 	rsb	r1, r2, #32
 8000474:	fa25 f301 	lsr.w	r3, r5, r1
 8000478:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800047c:	fa20 f101 	lsr.w	r1, r0, r1
 8000480:	4095      	lsls	r5, r2
 8000482:	430d      	orrs	r5, r1
 8000484:	fbb3 f1f7 	udiv	r1, r3, r7
 8000488:	fb07 3311 	mls	r3, r7, r1, r3
 800048c:	fa1f fe8c 	uxth.w	lr, ip
 8000490:	0c28      	lsrs	r0, r5, #16
 8000492:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000496:	fb01 f30e 	mul.w	r3, r1, lr
 800049a:	4283      	cmp	r3, r0
 800049c:	fa04 f402 	lsl.w	r4, r4, r2
 80004a0:	d908      	bls.n	80004b4 <__udivmoddi4+0x260>
 80004a2:	eb1c 0000 	adds.w	r0, ip, r0
 80004a6:	f101 38ff 	add.w	r8, r1, #4294967295
 80004aa:	d22f      	bcs.n	800050c <__udivmoddi4+0x2b8>
 80004ac:	4283      	cmp	r3, r0
 80004ae:	d92d      	bls.n	800050c <__udivmoddi4+0x2b8>
 80004b0:	3902      	subs	r1, #2
 80004b2:	4460      	add	r0, ip
 80004b4:	1ac0      	subs	r0, r0, r3
 80004b6:	fbb0 f3f7 	udiv	r3, r0, r7
 80004ba:	fb07 0013 	mls	r0, r7, r3, r0
 80004be:	b2ad      	uxth	r5, r5
 80004c0:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 80004c4:	fb03 f00e 	mul.w	r0, r3, lr
 80004c8:	42a8      	cmp	r0, r5
 80004ca:	d908      	bls.n	80004de <__udivmoddi4+0x28a>
 80004cc:	eb1c 0505 	adds.w	r5, ip, r5
 80004d0:	f103 38ff 	add.w	r8, r3, #4294967295
 80004d4:	d216      	bcs.n	8000504 <__udivmoddi4+0x2b0>
 80004d6:	42a8      	cmp	r0, r5
 80004d8:	d914      	bls.n	8000504 <__udivmoddi4+0x2b0>
 80004da:	3b02      	subs	r3, #2
 80004dc:	4465      	add	r5, ip
 80004de:	1a28      	subs	r0, r5, r0
 80004e0:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004e4:	e738      	b.n	8000358 <__udivmoddi4+0x104>
 80004e6:	4631      	mov	r1, r6
 80004e8:	4630      	mov	r0, r6
 80004ea:	e707      	b.n	80002fc <__udivmoddi4+0xa8>
 80004ec:	462f      	mov	r7, r5
 80004ee:	e6e4      	b.n	80002ba <__udivmoddi4+0x66>
 80004f0:	4618      	mov	r0, r3
 80004f2:	e6f9      	b.n	80002e8 <__udivmoddi4+0x94>
 80004f4:	454b      	cmp	r3, r9
 80004f6:	d2a9      	bcs.n	800044c <__udivmoddi4+0x1f8>
 80004f8:	ebb9 0802 	subs.w	r8, r9, r2
 80004fc:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000500:	3801      	subs	r0, #1
 8000502:	e7a3      	b.n	800044c <__udivmoddi4+0x1f8>
 8000504:	4643      	mov	r3, r8
 8000506:	e7ea      	b.n	80004de <__udivmoddi4+0x28a>
 8000508:	4628      	mov	r0, r5
 800050a:	e794      	b.n	8000436 <__udivmoddi4+0x1e2>
 800050c:	4641      	mov	r1, r8
 800050e:	e7d1      	b.n	80004b4 <__udivmoddi4+0x260>
 8000510:	46d0      	mov	r8, sl
 8000512:	e77b      	b.n	800040c <__udivmoddi4+0x1b8>
 8000514:	4464      	add	r4, ip
 8000516:	3802      	subs	r0, #2
 8000518:	e747      	b.n	80003aa <__udivmoddi4+0x156>
 800051a:	3b02      	subs	r3, #2
 800051c:	4465      	add	r5, ip
 800051e:	e72f      	b.n	8000380 <__udivmoddi4+0x12c>
 8000520:	4608      	mov	r0, r1
 8000522:	e706      	b.n	8000332 <__udivmoddi4+0xde>
 8000524:	4631      	mov	r1, r6
 8000526:	e6e9      	b.n	80002fc <__udivmoddi4+0xa8>

08000528 <__aeabi_idiv0>:
 8000528:	4770      	bx	lr
 800052a:	bf00      	nop

0800052c <sendData>:

/* USER CODE BEGIN PV */


// UART COMM. ILE VERİ GONDERME FONKSIYONU
void sendData(char *data) {
 800052c:	b580      	push	{r7, lr}
 800052e:	b084      	sub	sp, #16
 8000530:	af00      	add	r7, sp, #0
 8000532:	6078      	str	r0, [r7, #4]
	len = sizeof(txdata) / sizeof(txdata[0]);
 8000534:	4b13      	ldr	r3, [pc, #76]	; (8000584 <sendData+0x58>)
 8000536:	2208      	movs	r2, #8
 8000538:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < len; i++) {
 800053a:	2300      	movs	r3, #0
 800053c:	60fb      	str	r3, [r7, #12]
 800053e:	e00b      	b.n	8000558 <sendData+0x2c>
		txdata[i] = data[i];
 8000540:	68fb      	ldr	r3, [r7, #12]
 8000542:	687a      	ldr	r2, [r7, #4]
 8000544:	4413      	add	r3, r2
 8000546:	7819      	ldrb	r1, [r3, #0]
 8000548:	4a0f      	ldr	r2, [pc, #60]	; (8000588 <sendData+0x5c>)
 800054a:	68fb      	ldr	r3, [r7, #12]
 800054c:	4413      	add	r3, r2
 800054e:	460a      	mov	r2, r1
 8000550:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < len; i++) {
 8000552:	68fb      	ldr	r3, [r7, #12]
 8000554:	3301      	adds	r3, #1
 8000556:	60fb      	str	r3, [r7, #12]
 8000558:	4b0a      	ldr	r3, [pc, #40]	; (8000584 <sendData+0x58>)
 800055a:	781b      	ldrb	r3, [r3, #0]
 800055c:	461a      	mov	r2, r3
 800055e:	68fb      	ldr	r3, [r7, #12]
 8000560:	4293      	cmp	r3, r2
 8000562:	dbed      	blt.n	8000540 <sendData+0x14>
	}
	sprintf(txdatanew, "%s",txdata);
 8000564:	4a08      	ldr	r2, [pc, #32]	; (8000588 <sendData+0x5c>)
 8000566:	4909      	ldr	r1, [pc, #36]	; (800058c <sendData+0x60>)
 8000568:	4809      	ldr	r0, [pc, #36]	; (8000590 <sendData+0x64>)
 800056a:	f003 fd8b 	bl	8004084 <siprintf>
	HAL_UART_Transmit(&huart5, (uint8_t*)&txdatanew, 8, 500);
 800056e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000572:	2208      	movs	r2, #8
 8000574:	4906      	ldr	r1, [pc, #24]	; (8000590 <sendData+0x64>)
 8000576:	4807      	ldr	r0, [pc, #28]	; (8000594 <sendData+0x68>)
 8000578:	f002 ff6d 	bl	8003456 <HAL_UART_Transmit>
}
 800057c:	bf00      	nop
 800057e:	3710      	adds	r7, #16
 8000580:	46bd      	mov	sp, r7
 8000582:	bd80      	pop	{r7, pc}
 8000584:	200000b9 	.word	0x200000b9
 8000588:	20000094 	.word	0x20000094
 800058c:	08004990 	.word	0x08004990
 8000590:	2000009c 	.word	0x2000009c
 8000594:	20000168 	.word	0x20000168

08000598 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000598:	b580      	push	{r7, lr}
 800059a:	b082      	sub	sp, #8
 800059c:	af00      	add	r7, sp, #0
 800059e:	6078      	str	r0, [r7, #4]
	if (huart == &huart4) {
 80005a0:	687b      	ldr	r3, [r7, #4]
 80005a2:	4a18      	ldr	r2, [pc, #96]	; (8000604 <HAL_UART_RxCpltCallback+0x6c>)
 80005a4:	4293      	cmp	r3, r2
 80005a6:	d128      	bne.n	80005fa <HAL_UART_RxCpltCallback+0x62>
		previousTime = currentTime;
 80005a8:	4b17      	ldr	r3, [pc, #92]	; (8000608 <HAL_UART_RxCpltCallback+0x70>)
 80005aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80005ae:	4917      	ldr	r1, [pc, #92]	; (800060c <HAL_UART_RxCpltCallback+0x74>)
 80005b0:	e9c1 2300 	strd	r2, r3, [r1]
		rxBuf[rxindex] = Buf_1ch[0];
 80005b4:	4b16      	ldr	r3, [pc, #88]	; (8000610 <HAL_UART_RxCpltCallback+0x78>)
 80005b6:	781b      	ldrb	r3, [r3, #0]
 80005b8:	461a      	mov	r2, r3
 80005ba:	4b16      	ldr	r3, [pc, #88]	; (8000614 <HAL_UART_RxCpltCallback+0x7c>)
 80005bc:	7819      	ldrb	r1, [r3, #0]
 80005be:	4b16      	ldr	r3, [pc, #88]	; (8000618 <HAL_UART_RxCpltCallback+0x80>)
 80005c0:	5499      	strb	r1, [r3, r2]
		final_data[rxindex] = rxBuf[rxindex];
 80005c2:	4b13      	ldr	r3, [pc, #76]	; (8000610 <HAL_UART_RxCpltCallback+0x78>)
 80005c4:	781b      	ldrb	r3, [r3, #0]
 80005c6:	4619      	mov	r1, r3
 80005c8:	4b11      	ldr	r3, [pc, #68]	; (8000610 <HAL_UART_RxCpltCallback+0x78>)
 80005ca:	781b      	ldrb	r3, [r3, #0]
 80005cc:	461a      	mov	r2, r3
 80005ce:	4b12      	ldr	r3, [pc, #72]	; (8000618 <HAL_UART_RxCpltCallback+0x80>)
 80005d0:	5c59      	ldrb	r1, [r3, r1]
 80005d2:	4b12      	ldr	r3, [pc, #72]	; (800061c <HAL_UART_RxCpltCallback+0x84>)
 80005d4:	5499      	strb	r1, [r3, r2]
		rxindex++;
 80005d6:	4b0e      	ldr	r3, [pc, #56]	; (8000610 <HAL_UART_RxCpltCallback+0x78>)
 80005d8:	781b      	ldrb	r3, [r3, #0]
 80005da:	3301      	adds	r3, #1
 80005dc:	b2da      	uxtb	r2, r3
 80005de:	4b0c      	ldr	r3, [pc, #48]	; (8000610 <HAL_UART_RxCpltCallback+0x78>)
 80005e0:	701a      	strb	r2, [r3, #0]

		HAL_UART_Receive_DMA(&huart4, Buf_1ch, 1);
 80005e2:	2201      	movs	r2, #1
 80005e4:	490b      	ldr	r1, [pc, #44]	; (8000614 <HAL_UART_RxCpltCallback+0x7c>)
 80005e6:	4807      	ldr	r0, [pc, #28]	; (8000604 <HAL_UART_RxCpltCallback+0x6c>)
 80005e8:	f002 ffc7 	bl	800357a <HAL_UART_Receive_DMA>
		if (rxindex >= 8) {
 80005ec:	4b08      	ldr	r3, [pc, #32]	; (8000610 <HAL_UART_RxCpltCallback+0x78>)
 80005ee:	781b      	ldrb	r3, [r3, #0]
 80005f0:	2b07      	cmp	r3, #7
 80005f2:	d902      	bls.n	80005fa <HAL_UART_RxCpltCallback+0x62>
			rxindex = 0;
 80005f4:	4b06      	ldr	r3, [pc, #24]	; (8000610 <HAL_UART_RxCpltCallback+0x78>)
 80005f6:	2200      	movs	r2, #0
 80005f8:	701a      	strb	r2, [r3, #0]
		}
	}
}
 80005fa:	bf00      	nop
 80005fc:	3708      	adds	r7, #8
 80005fe:	46bd      	mov	sp, r7
 8000600:	bd80      	pop	{r7, pc}
 8000602:	bf00      	nop
 8000604:	20000124 	.word	0x20000124
 8000608:	200000c0 	.word	0x200000c0
 800060c:	200000c8 	.word	0x200000c8
 8000610:	200000b4 	.word	0x200000b4
 8000614:	200000b8 	.word	0x200000b8
 8000618:	200000ac 	.word	0x200000ac
 800061c:	200000a4 	.word	0x200000a4

08000620 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000620:	b580      	push	{r7, lr}
 8000622:	b086      	sub	sp, #24
 8000624:	af04      	add	r7, sp, #16
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000626:	f000 fb9d 	bl	8000d64 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800062a:	f000 f891 	bl	8000750 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800062e:	f000 f971 	bl	8000914 <MX_GPIO_Init>
	MX_DMA_Init();
 8000632:	f000 f951 	bl	80008d8 <MX_DMA_Init>
	MX_I2C2_Init();
 8000636:	f000 f8cd 	bl	80007d4 <MX_I2C2_Init>
	MX_UART4_Init();
 800063a:	f000 f8f9 	bl	8000830 <MX_UART4_Init>
	MX_UART5_Init();
 800063e:	f000 f921 	bl	8000884 <MX_UART5_Init>
	/* USER CODE BEGIN 2 */
	HAL_UART_Receive_DMA(&huart4, Buf_1ch, 1); // dmayı tekrar kurduk yine alabilsin diye
 8000642:	2201      	movs	r2, #1
 8000644:	4936      	ldr	r1, [pc, #216]	; (8000720 <main+0x100>)
 8000646:	4837      	ldr	r0, [pc, #220]	; (8000724 <main+0x104>)
 8000648:	f002 ff97 	bl	800357a <HAL_UART_Receive_DMA>
	__HAL_DMA_DISABLE_IT(&hdma_uart4_rx, DMA_IT_HT);
 800064c:	4b36      	ldr	r3, [pc, #216]	; (8000728 <main+0x108>)
 800064e:	681b      	ldr	r3, [r3, #0]
 8000650:	681a      	ldr	r2, [r3, #0]
 8000652:	4b35      	ldr	r3, [pc, #212]	; (8000728 <main+0x108>)
 8000654:	681b      	ldr	r3, [r3, #0]
 8000656:	f022 0204 	bic.w	r2, r2, #4
 800065a:	601a      	str	r2, [r3, #0]

	//EEPROM
	HAL_Delay(100);
 800065c:	2064      	movs	r0, #100	; 0x64
 800065e:	f000 fbe3 	bl	8000e28 <HAL_Delay>
	HAL_I2C_Mem_Read(&hi2c2, DEV_ADDR, 0, 8, dataRead, 4, 20);
 8000662:	2314      	movs	r3, #20
 8000664:	9302      	str	r3, [sp, #8]
 8000666:	2304      	movs	r3, #4
 8000668:	9301      	str	r3, [sp, #4]
 800066a:	4b30      	ldr	r3, [pc, #192]	; (800072c <main+0x10c>)
 800066c:	9300      	str	r3, [sp, #0]
 800066e:	2308      	movs	r3, #8
 8000670:	2200      	movs	r2, #0
 8000672:	21a0      	movs	r1, #160	; 0xa0
 8000674:	482e      	ldr	r0, [pc, #184]	; (8000730 <main+0x110>)
 8000676:	f001 fc53 	bl	8001f20 <HAL_I2C_Mem_Read>
	HAL_Delay(100);
 800067a:	2064      	movs	r0, #100	; 0x64
 800067c:	f000 fbd4 	bl	8000e28 <HAL_Delay>
	//EEPROM
	int flag = 0;
 8000680:	2300      	movs	r3, #0
 8000682:	607b      	str	r3, [r7, #4]
	while (1)
	{
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		sendData("52052050");
 8000684:	482b      	ldr	r0, [pc, #172]	; (8000734 <main+0x114>)
 8000686:	f7ff ff51 	bl	800052c <sendData>
		HAL_Delay(1000);
 800068a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800068e:	f000 fbcb 	bl	8000e28 <HAL_Delay>
		sendData("77777777");
 8000692:	4829      	ldr	r0, [pc, #164]	; (8000738 <main+0x118>)
 8000694:	f7ff ff4a 	bl	800052c <sendData>
		HAL_Delay(1000);
 8000698:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800069c:	f000 fbc4 	bl	8000e28 <HAL_Delay>
		sendData("22222222");
 80006a0:	4826      	ldr	r0, [pc, #152]	; (800073c <main+0x11c>)
 80006a2:	f7ff ff43 	bl	800052c <sendData>

		if(flag == 0){
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	2b00      	cmp	r3, #0
 80006aa:	d1eb      	bne.n	8000684 <main+0x64>
			HAL_Delay(100);
 80006ac:	2064      	movs	r0, #100	; 0x64
 80006ae:	f000 fbbb 	bl	8000e28 <HAL_Delay>
			HAL_I2C_Mem_Read(&hi2c2, DEV_ADDR, 0, 8, dataRead, 4, 20);
 80006b2:	2314      	movs	r3, #20
 80006b4:	9302      	str	r3, [sp, #8]
 80006b6:	2304      	movs	r3, #4
 80006b8:	9301      	str	r3, [sp, #4]
 80006ba:	4b1c      	ldr	r3, [pc, #112]	; (800072c <main+0x10c>)
 80006bc:	9300      	str	r3, [sp, #0]
 80006be:	2308      	movs	r3, #8
 80006c0:	2200      	movs	r2, #0
 80006c2:	21a0      	movs	r1, #160	; 0xa0
 80006c4:	481a      	ldr	r0, [pc, #104]	; (8000730 <main+0x110>)
 80006c6:	f001 fc2b 	bl	8001f20 <HAL_I2C_Mem_Read>
			HAL_Delay(100);
 80006ca:	2064      	movs	r0, #100	; 0x64
 80006cc:	f000 fbac 	bl	8000e28 <HAL_Delay>
			cleanMode=dataRead[0];
 80006d0:	4b16      	ldr	r3, [pc, #88]	; (800072c <main+0x10c>)
 80006d2:	781b      	ldrb	r3, [r3, #0]
 80006d4:	2b00      	cmp	r3, #0
 80006d6:	bf14      	ite	ne
 80006d8:	2301      	movne	r3, #1
 80006da:	2300      	moveq	r3, #0
 80006dc:	b2da      	uxtb	r2, r3
 80006de:	4b18      	ldr	r3, [pc, #96]	; (8000740 <main+0x120>)
 80006e0:	701a      	strb	r2, [r3, #0]
			waitMode=dataRead[1];
 80006e2:	4b12      	ldr	r3, [pc, #72]	; (800072c <main+0x10c>)
 80006e4:	785b      	ldrb	r3, [r3, #1]
 80006e6:	2b00      	cmp	r3, #0
 80006e8:	bf14      	ite	ne
 80006ea:	2301      	movne	r3, #1
 80006ec:	2300      	moveq	r3, #0
 80006ee:	b2da      	uxtb	r2, r3
 80006f0:	4b14      	ldr	r3, [pc, #80]	; (8000744 <main+0x124>)
 80006f2:	701a      	strb	r2, [r3, #0]
			iceCreamMode=dataRead[2];
 80006f4:	4b0d      	ldr	r3, [pc, #52]	; (800072c <main+0x10c>)
 80006f6:	789b      	ldrb	r3, [r3, #2]
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	bf14      	ite	ne
 80006fc:	2301      	movne	r3, #1
 80006fe:	2300      	moveq	r3, #0
 8000700:	b2da      	uxtb	r2, r3
 8000702:	4b11      	ldr	r3, [pc, #68]	; (8000748 <main+0x128>)
 8000704:	701a      	strb	r2, [r3, #0]
			heatMode=dataRead[3];
 8000706:	4b09      	ldr	r3, [pc, #36]	; (800072c <main+0x10c>)
 8000708:	78db      	ldrb	r3, [r3, #3]
 800070a:	2b00      	cmp	r3, #0
 800070c:	bf14      	ite	ne
 800070e:	2301      	movne	r3, #1
 8000710:	2300      	moveq	r3, #0
 8000712:	b2da      	uxtb	r2, r3
 8000714:	4b0d      	ldr	r3, [pc, #52]	; (800074c <main+0x12c>)
 8000716:	701a      	strb	r2, [r3, #0]
			flag = 1;
 8000718:	2301      	movs	r3, #1
 800071a:	607b      	str	r3, [r7, #4]
		sendData("52052050");
 800071c:	e7b2      	b.n	8000684 <main+0x64>
 800071e:	bf00      	nop
 8000720:	200000b8 	.word	0x200000b8
 8000724:	20000124 	.word	0x20000124
 8000728:	200001ac 	.word	0x200001ac
 800072c:	2000008c 	.word	0x2000008c
 8000730:	200000d0 	.word	0x200000d0
 8000734:	08004994 	.word	0x08004994
 8000738:	080049a0 	.word	0x080049a0
 800073c:	080049ac 	.word	0x080049ac
 8000740:	20000092 	.word	0x20000092
 8000744:	20000091 	.word	0x20000091
 8000748:	20000090 	.word	0x20000090
 800074c:	20000093 	.word	0x20000093

08000750 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	b094      	sub	sp, #80	; 0x50
 8000754:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000756:	f107 0318 	add.w	r3, r7, #24
 800075a:	2238      	movs	r2, #56	; 0x38
 800075c:	2100      	movs	r1, #0
 800075e:	4618      	mov	r0, r3
 8000760:	f003 fc88 	bl	8004074 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000764:	1d3b      	adds	r3, r7, #4
 8000766:	2200      	movs	r2, #0
 8000768:	601a      	str	r2, [r3, #0]
 800076a:	605a      	str	r2, [r3, #4]
 800076c:	609a      	str	r2, [r3, #8]
 800076e:	60da      	str	r2, [r3, #12]
 8000770:	611a      	str	r2, [r3, #16]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000772:	2302      	movs	r3, #2
 8000774:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000776:	2301      	movs	r3, #1
 8000778:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800077a:	2310      	movs	r3, #16
 800077c:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800077e:	2300      	movs	r3, #0
 8000780:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL2.PLL2State = RCC_PLL_NONE;
 8000782:	2300      	movs	r3, #0
 8000784:	647b      	str	r3, [r7, #68]	; 0x44
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000786:	f107 0318 	add.w	r3, r7, #24
 800078a:	4618      	mov	r0, r3
 800078c:	f002 f8b4 	bl	80028f8 <HAL_RCC_OscConfig>
 8000790:	4603      	mov	r3, r0
 8000792:	2b00      	cmp	r3, #0
 8000794:	d001      	beq.n	800079a <SystemClock_Config+0x4a>
	{
		Error_Handler();
 8000796:	f000 f8f7 	bl	8000988 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800079a:	230f      	movs	r3, #15
 800079c:	607b      	str	r3, [r7, #4]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800079e:	2300      	movs	r3, #0
 80007a0:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007a2:	2300      	movs	r3, #0
 80007a4:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80007a6:	2300      	movs	r3, #0
 80007a8:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007aa:	2300      	movs	r3, #0
 80007ac:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80007ae:	1d3b      	adds	r3, r7, #4
 80007b0:	2100      	movs	r1, #0
 80007b2:	4618      	mov	r0, r3
 80007b4:	f002 fbb6 	bl	8002f24 <HAL_RCC_ClockConfig>
 80007b8:	4603      	mov	r3, r0
 80007ba:	2b00      	cmp	r3, #0
 80007bc:	d001      	beq.n	80007c2 <SystemClock_Config+0x72>
	{
		Error_Handler();
 80007be:	f000 f8e3 	bl	8000988 <Error_Handler>
	}

	/** Configure the Systick interrupt time
	 */
	__HAL_RCC_PLLI2S_ENABLE();
 80007c2:	4b03      	ldr	r3, [pc, #12]	; (80007d0 <SystemClock_Config+0x80>)
 80007c4:	2201      	movs	r2, #1
 80007c6:	601a      	str	r2, [r3, #0]
}
 80007c8:	bf00      	nop
 80007ca:	3750      	adds	r7, #80	; 0x50
 80007cc:	46bd      	mov	sp, r7
 80007ce:	bd80      	pop	{r7, pc}
 80007d0:	42420070 	.word	0x42420070

080007d4 <MX_I2C2_Init>:
 * @brief I2C2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C2_Init(void)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	af00      	add	r7, sp, #0
	/* USER CODE END I2C2_Init 0 */

	/* USER CODE BEGIN I2C2_Init 1 */

	/* USER CODE END I2C2_Init 1 */
	hi2c2.Instance = I2C2;
 80007d8:	4b12      	ldr	r3, [pc, #72]	; (8000824 <MX_I2C2_Init+0x50>)
 80007da:	4a13      	ldr	r2, [pc, #76]	; (8000828 <MX_I2C2_Init+0x54>)
 80007dc:	601a      	str	r2, [r3, #0]
	hi2c2.Init.ClockSpeed = 400000;
 80007de:	4b11      	ldr	r3, [pc, #68]	; (8000824 <MX_I2C2_Init+0x50>)
 80007e0:	4a12      	ldr	r2, [pc, #72]	; (800082c <MX_I2C2_Init+0x58>)
 80007e2:	605a      	str	r2, [r3, #4]
	hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80007e4:	4b0f      	ldr	r3, [pc, #60]	; (8000824 <MX_I2C2_Init+0x50>)
 80007e6:	2200      	movs	r2, #0
 80007e8:	609a      	str	r2, [r3, #8]
	hi2c2.Init.OwnAddress1 = 0;
 80007ea:	4b0e      	ldr	r3, [pc, #56]	; (8000824 <MX_I2C2_Init+0x50>)
 80007ec:	2200      	movs	r2, #0
 80007ee:	60da      	str	r2, [r3, #12]
	hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80007f0:	4b0c      	ldr	r3, [pc, #48]	; (8000824 <MX_I2C2_Init+0x50>)
 80007f2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80007f6:	611a      	str	r2, [r3, #16]
	hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80007f8:	4b0a      	ldr	r3, [pc, #40]	; (8000824 <MX_I2C2_Init+0x50>)
 80007fa:	2200      	movs	r2, #0
 80007fc:	615a      	str	r2, [r3, #20]
	hi2c2.Init.OwnAddress2 = 0;
 80007fe:	4b09      	ldr	r3, [pc, #36]	; (8000824 <MX_I2C2_Init+0x50>)
 8000800:	2200      	movs	r2, #0
 8000802:	619a      	str	r2, [r3, #24]
	hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000804:	4b07      	ldr	r3, [pc, #28]	; (8000824 <MX_I2C2_Init+0x50>)
 8000806:	2200      	movs	r2, #0
 8000808:	61da      	str	r2, [r3, #28]
	hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800080a:	4b06      	ldr	r3, [pc, #24]	; (8000824 <MX_I2C2_Init+0x50>)
 800080c:	2200      	movs	r2, #0
 800080e:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000810:	4804      	ldr	r0, [pc, #16]	; (8000824 <MX_I2C2_Init+0x50>)
 8000812:	f001 fa41 	bl	8001c98 <HAL_I2C_Init>
 8000816:	4603      	mov	r3, r0
 8000818:	2b00      	cmp	r3, #0
 800081a:	d001      	beq.n	8000820 <MX_I2C2_Init+0x4c>
	{
		Error_Handler();
 800081c:	f000 f8b4 	bl	8000988 <Error_Handler>
	}
	/* USER CODE BEGIN I2C2_Init 2 */

	/* USER CODE END I2C2_Init 2 */

}
 8000820:	bf00      	nop
 8000822:	bd80      	pop	{r7, pc}
 8000824:	200000d0 	.word	0x200000d0
 8000828:	40005800 	.word	0x40005800
 800082c:	00061a80 	.word	0x00061a80

08000830 <MX_UART4_Init>:
 * @brief UART4 Initialization Function
 * @param None
 * @retval None
 */
static void MX_UART4_Init(void)
{
 8000830:	b580      	push	{r7, lr}
 8000832:	af00      	add	r7, sp, #0
	/* USER CODE END UART4_Init 0 */

	/* USER CODE BEGIN UART4_Init 1 */

	/* USER CODE END UART4_Init 1 */
	huart4.Instance = UART4;
 8000834:	4b11      	ldr	r3, [pc, #68]	; (800087c <MX_UART4_Init+0x4c>)
 8000836:	4a12      	ldr	r2, [pc, #72]	; (8000880 <MX_UART4_Init+0x50>)
 8000838:	601a      	str	r2, [r3, #0]
	huart4.Init.BaudRate = 115200;
 800083a:	4b10      	ldr	r3, [pc, #64]	; (800087c <MX_UART4_Init+0x4c>)
 800083c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000840:	605a      	str	r2, [r3, #4]
	huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8000842:	4b0e      	ldr	r3, [pc, #56]	; (800087c <MX_UART4_Init+0x4c>)
 8000844:	2200      	movs	r2, #0
 8000846:	609a      	str	r2, [r3, #8]
	huart4.Init.StopBits = UART_STOPBITS_1;
 8000848:	4b0c      	ldr	r3, [pc, #48]	; (800087c <MX_UART4_Init+0x4c>)
 800084a:	2200      	movs	r2, #0
 800084c:	60da      	str	r2, [r3, #12]
	huart4.Init.Parity = UART_PARITY_NONE;
 800084e:	4b0b      	ldr	r3, [pc, #44]	; (800087c <MX_UART4_Init+0x4c>)
 8000850:	2200      	movs	r2, #0
 8000852:	611a      	str	r2, [r3, #16]
	huart4.Init.Mode = UART_MODE_TX_RX;
 8000854:	4b09      	ldr	r3, [pc, #36]	; (800087c <MX_UART4_Init+0x4c>)
 8000856:	220c      	movs	r2, #12
 8000858:	615a      	str	r2, [r3, #20]
	huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800085a:	4b08      	ldr	r3, [pc, #32]	; (800087c <MX_UART4_Init+0x4c>)
 800085c:	2200      	movs	r2, #0
 800085e:	619a      	str	r2, [r3, #24]
	huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8000860:	4b06      	ldr	r3, [pc, #24]	; (800087c <MX_UART4_Init+0x4c>)
 8000862:	2200      	movs	r2, #0
 8000864:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart4) != HAL_OK)
 8000866:	4805      	ldr	r0, [pc, #20]	; (800087c <MX_UART4_Init+0x4c>)
 8000868:	f002 fda8 	bl	80033bc <HAL_UART_Init>
 800086c:	4603      	mov	r3, r0
 800086e:	2b00      	cmp	r3, #0
 8000870:	d001      	beq.n	8000876 <MX_UART4_Init+0x46>
	{
		Error_Handler();
 8000872:	f000 f889 	bl	8000988 <Error_Handler>
	}
	/* USER CODE BEGIN UART4_Init 2 */

	/* USER CODE END UART4_Init 2 */

}
 8000876:	bf00      	nop
 8000878:	bd80      	pop	{r7, pc}
 800087a:	bf00      	nop
 800087c:	20000124 	.word	0x20000124
 8000880:	40004c00 	.word	0x40004c00

08000884 <MX_UART5_Init>:
 * @brief UART5 Initialization Function
 * @param None
 * @retval None
 */
static void MX_UART5_Init(void)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	af00      	add	r7, sp, #0
	/* USER CODE END UART5_Init 0 */

	/* USER CODE BEGIN UART5_Init 1 */

	/* USER CODE END UART5_Init 1 */
	huart5.Instance = UART5;
 8000888:	4b11      	ldr	r3, [pc, #68]	; (80008d0 <MX_UART5_Init+0x4c>)
 800088a:	4a12      	ldr	r2, [pc, #72]	; (80008d4 <MX_UART5_Init+0x50>)
 800088c:	601a      	str	r2, [r3, #0]
	huart5.Init.BaudRate = 115200;
 800088e:	4b10      	ldr	r3, [pc, #64]	; (80008d0 <MX_UART5_Init+0x4c>)
 8000890:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000894:	605a      	str	r2, [r3, #4]
	huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8000896:	4b0e      	ldr	r3, [pc, #56]	; (80008d0 <MX_UART5_Init+0x4c>)
 8000898:	2200      	movs	r2, #0
 800089a:	609a      	str	r2, [r3, #8]
	huart5.Init.StopBits = UART_STOPBITS_1;
 800089c:	4b0c      	ldr	r3, [pc, #48]	; (80008d0 <MX_UART5_Init+0x4c>)
 800089e:	2200      	movs	r2, #0
 80008a0:	60da      	str	r2, [r3, #12]
	huart5.Init.Parity = UART_PARITY_NONE;
 80008a2:	4b0b      	ldr	r3, [pc, #44]	; (80008d0 <MX_UART5_Init+0x4c>)
 80008a4:	2200      	movs	r2, #0
 80008a6:	611a      	str	r2, [r3, #16]
	huart5.Init.Mode = UART_MODE_TX_RX;
 80008a8:	4b09      	ldr	r3, [pc, #36]	; (80008d0 <MX_UART5_Init+0x4c>)
 80008aa:	220c      	movs	r2, #12
 80008ac:	615a      	str	r2, [r3, #20]
	huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008ae:	4b08      	ldr	r3, [pc, #32]	; (80008d0 <MX_UART5_Init+0x4c>)
 80008b0:	2200      	movs	r2, #0
 80008b2:	619a      	str	r2, [r3, #24]
	huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 80008b4:	4b06      	ldr	r3, [pc, #24]	; (80008d0 <MX_UART5_Init+0x4c>)
 80008b6:	2200      	movs	r2, #0
 80008b8:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart5) != HAL_OK)
 80008ba:	4805      	ldr	r0, [pc, #20]	; (80008d0 <MX_UART5_Init+0x4c>)
 80008bc:	f002 fd7e 	bl	80033bc <HAL_UART_Init>
 80008c0:	4603      	mov	r3, r0
 80008c2:	2b00      	cmp	r3, #0
 80008c4:	d001      	beq.n	80008ca <MX_UART5_Init+0x46>
	{
		Error_Handler();
 80008c6:	f000 f85f 	bl	8000988 <Error_Handler>
	}
	/* USER CODE BEGIN UART5_Init 2 */

	/* USER CODE END UART5_Init 2 */

}
 80008ca:	bf00      	nop
 80008cc:	bd80      	pop	{r7, pc}
 80008ce:	bf00      	nop
 80008d0:	20000168 	.word	0x20000168
 80008d4:	40005000 	.word	0x40005000

080008d8 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	b082      	sub	sp, #8
 80008dc:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA2_CLK_ENABLE();
 80008de:	4b0c      	ldr	r3, [pc, #48]	; (8000910 <MX_DMA_Init+0x38>)
 80008e0:	695b      	ldr	r3, [r3, #20]
 80008e2:	4a0b      	ldr	r2, [pc, #44]	; (8000910 <MX_DMA_Init+0x38>)
 80008e4:	f043 0302 	orr.w	r3, r3, #2
 80008e8:	6153      	str	r3, [r2, #20]
 80008ea:	4b09      	ldr	r3, [pc, #36]	; (8000910 <MX_DMA_Init+0x38>)
 80008ec:	695b      	ldr	r3, [r3, #20]
 80008ee:	f003 0302 	and.w	r3, r3, #2
 80008f2:	607b      	str	r3, [r7, #4]
 80008f4:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA2_Channel3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Channel3_IRQn, 0, 0);
 80008f6:	2200      	movs	r2, #0
 80008f8:	2100      	movs	r1, #0
 80008fa:	203a      	movs	r0, #58	; 0x3a
 80008fc:	f000 fb8f 	bl	800101e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Channel3_IRQn);
 8000900:	203a      	movs	r0, #58	; 0x3a
 8000902:	f000 fba8 	bl	8001056 <HAL_NVIC_EnableIRQ>

}
 8000906:	bf00      	nop
 8000908:	3708      	adds	r7, #8
 800090a:	46bd      	mov	sp, r7
 800090c:	bd80      	pop	{r7, pc}
 800090e:	bf00      	nop
 8000910:	40021000 	.word	0x40021000

08000914 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8000914:	b480      	push	{r7}
 8000916:	b085      	sub	sp, #20
 8000918:	af00      	add	r7, sp, #0

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800091a:	4b1a      	ldr	r3, [pc, #104]	; (8000984 <MX_GPIO_Init+0x70>)
 800091c:	699b      	ldr	r3, [r3, #24]
 800091e:	4a19      	ldr	r2, [pc, #100]	; (8000984 <MX_GPIO_Init+0x70>)
 8000920:	f043 0310 	orr.w	r3, r3, #16
 8000924:	6193      	str	r3, [r2, #24]
 8000926:	4b17      	ldr	r3, [pc, #92]	; (8000984 <MX_GPIO_Init+0x70>)
 8000928:	699b      	ldr	r3, [r3, #24]
 800092a:	f003 0310 	and.w	r3, r3, #16
 800092e:	60fb      	str	r3, [r7, #12]
 8000930:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8000932:	4b14      	ldr	r3, [pc, #80]	; (8000984 <MX_GPIO_Init+0x70>)
 8000934:	699b      	ldr	r3, [r3, #24]
 8000936:	4a13      	ldr	r2, [pc, #76]	; (8000984 <MX_GPIO_Init+0x70>)
 8000938:	f043 0320 	orr.w	r3, r3, #32
 800093c:	6193      	str	r3, [r2, #24]
 800093e:	4b11      	ldr	r3, [pc, #68]	; (8000984 <MX_GPIO_Init+0x70>)
 8000940:	699b      	ldr	r3, [r3, #24]
 8000942:	f003 0320 	and.w	r3, r3, #32
 8000946:	60bb      	str	r3, [r7, #8]
 8000948:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800094a:	4b0e      	ldr	r3, [pc, #56]	; (8000984 <MX_GPIO_Init+0x70>)
 800094c:	699b      	ldr	r3, [r3, #24]
 800094e:	4a0d      	ldr	r2, [pc, #52]	; (8000984 <MX_GPIO_Init+0x70>)
 8000950:	f043 0308 	orr.w	r3, r3, #8
 8000954:	6193      	str	r3, [r2, #24]
 8000956:	4b0b      	ldr	r3, [pc, #44]	; (8000984 <MX_GPIO_Init+0x70>)
 8000958:	699b      	ldr	r3, [r3, #24]
 800095a:	f003 0308 	and.w	r3, r3, #8
 800095e:	607b      	str	r3, [r7, #4]
 8000960:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000962:	4b08      	ldr	r3, [pc, #32]	; (8000984 <MX_GPIO_Init+0x70>)
 8000964:	699b      	ldr	r3, [r3, #24]
 8000966:	4a07      	ldr	r2, [pc, #28]	; (8000984 <MX_GPIO_Init+0x70>)
 8000968:	f043 0304 	orr.w	r3, r3, #4
 800096c:	6193      	str	r3, [r2, #24]
 800096e:	4b05      	ldr	r3, [pc, #20]	; (8000984 <MX_GPIO_Init+0x70>)
 8000970:	699b      	ldr	r3, [r3, #24]
 8000972:	f003 0304 	and.w	r3, r3, #4
 8000976:	603b      	str	r3, [r7, #0]
 8000978:	683b      	ldr	r3, [r7, #0]

}
 800097a:	bf00      	nop
 800097c:	3714      	adds	r7, #20
 800097e:	46bd      	mov	sp, r7
 8000980:	bc80      	pop	{r7}
 8000982:	4770      	bx	lr
 8000984:	40021000 	.word	0x40021000

08000988 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8000988:	b480      	push	{r7}
 800098a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800098c:	b672      	cpsid	i
}
 800098e:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000990:	e7fe      	b.n	8000990 <Error_Handler+0x8>
	...

08000994 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000994:	b480      	push	{r7}
 8000996:	b085      	sub	sp, #20
 8000998:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800099a:	4b15      	ldr	r3, [pc, #84]	; (80009f0 <HAL_MspInit+0x5c>)
 800099c:	699b      	ldr	r3, [r3, #24]
 800099e:	4a14      	ldr	r2, [pc, #80]	; (80009f0 <HAL_MspInit+0x5c>)
 80009a0:	f043 0301 	orr.w	r3, r3, #1
 80009a4:	6193      	str	r3, [r2, #24]
 80009a6:	4b12      	ldr	r3, [pc, #72]	; (80009f0 <HAL_MspInit+0x5c>)
 80009a8:	699b      	ldr	r3, [r3, #24]
 80009aa:	f003 0301 	and.w	r3, r3, #1
 80009ae:	60bb      	str	r3, [r7, #8]
 80009b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009b2:	4b0f      	ldr	r3, [pc, #60]	; (80009f0 <HAL_MspInit+0x5c>)
 80009b4:	69db      	ldr	r3, [r3, #28]
 80009b6:	4a0e      	ldr	r2, [pc, #56]	; (80009f0 <HAL_MspInit+0x5c>)
 80009b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80009bc:	61d3      	str	r3, [r2, #28]
 80009be:	4b0c      	ldr	r3, [pc, #48]	; (80009f0 <HAL_MspInit+0x5c>)
 80009c0:	69db      	ldr	r3, [r3, #28]
 80009c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009c6:	607b      	str	r3, [r7, #4]
 80009c8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80009ca:	4b0a      	ldr	r3, [pc, #40]	; (80009f4 <HAL_MspInit+0x60>)
 80009cc:	685b      	ldr	r3, [r3, #4]
 80009ce:	60fb      	str	r3, [r7, #12]
 80009d0:	68fb      	ldr	r3, [r7, #12]
 80009d2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80009d6:	60fb      	str	r3, [r7, #12]
 80009d8:	68fb      	ldr	r3, [r7, #12]
 80009da:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80009de:	60fb      	str	r3, [r7, #12]
 80009e0:	4a04      	ldr	r2, [pc, #16]	; (80009f4 <HAL_MspInit+0x60>)
 80009e2:	68fb      	ldr	r3, [r7, #12]
 80009e4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009e6:	bf00      	nop
 80009e8:	3714      	adds	r7, #20
 80009ea:	46bd      	mov	sp, r7
 80009ec:	bc80      	pop	{r7}
 80009ee:	4770      	bx	lr
 80009f0:	40021000 	.word	0x40021000
 80009f4:	40010000 	.word	0x40010000

080009f8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80009f8:	b580      	push	{r7, lr}
 80009fa:	b088      	sub	sp, #32
 80009fc:	af00      	add	r7, sp, #0
 80009fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a00:	f107 0310 	add.w	r3, r7, #16
 8000a04:	2200      	movs	r2, #0
 8000a06:	601a      	str	r2, [r3, #0]
 8000a08:	605a      	str	r2, [r3, #4]
 8000a0a:	609a      	str	r2, [r3, #8]
 8000a0c:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C2)
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	681b      	ldr	r3, [r3, #0]
 8000a12:	4a16      	ldr	r2, [pc, #88]	; (8000a6c <HAL_I2C_MspInit+0x74>)
 8000a14:	4293      	cmp	r3, r2
 8000a16:	d124      	bne.n	8000a62 <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a18:	4b15      	ldr	r3, [pc, #84]	; (8000a70 <HAL_I2C_MspInit+0x78>)
 8000a1a:	699b      	ldr	r3, [r3, #24]
 8000a1c:	4a14      	ldr	r2, [pc, #80]	; (8000a70 <HAL_I2C_MspInit+0x78>)
 8000a1e:	f043 0308 	orr.w	r3, r3, #8
 8000a22:	6193      	str	r3, [r2, #24]
 8000a24:	4b12      	ldr	r3, [pc, #72]	; (8000a70 <HAL_I2C_MspInit+0x78>)
 8000a26:	699b      	ldr	r3, [r3, #24]
 8000a28:	f003 0308 	and.w	r3, r3, #8
 8000a2c:	60fb      	str	r3, [r7, #12]
 8000a2e:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000a30:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000a34:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000a36:	2312      	movs	r3, #18
 8000a38:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a3a:	2303      	movs	r3, #3
 8000a3c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a3e:	f107 0310 	add.w	r3, r7, #16
 8000a42:	4619      	mov	r1, r3
 8000a44:	480b      	ldr	r0, [pc, #44]	; (8000a74 <HAL_I2C_MspInit+0x7c>)
 8000a46:	f000 ffa3 	bl	8001990 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000a4a:	4b09      	ldr	r3, [pc, #36]	; (8000a70 <HAL_I2C_MspInit+0x78>)
 8000a4c:	69db      	ldr	r3, [r3, #28]
 8000a4e:	4a08      	ldr	r2, [pc, #32]	; (8000a70 <HAL_I2C_MspInit+0x78>)
 8000a50:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000a54:	61d3      	str	r3, [r2, #28]
 8000a56:	4b06      	ldr	r3, [pc, #24]	; (8000a70 <HAL_I2C_MspInit+0x78>)
 8000a58:	69db      	ldr	r3, [r3, #28]
 8000a5a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000a5e:	60bb      	str	r3, [r7, #8]
 8000a60:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8000a62:	bf00      	nop
 8000a64:	3720      	adds	r7, #32
 8000a66:	46bd      	mov	sp, r7
 8000a68:	bd80      	pop	{r7, pc}
 8000a6a:	bf00      	nop
 8000a6c:	40005800 	.word	0x40005800
 8000a70:	40021000 	.word	0x40021000
 8000a74:	40010c00 	.word	0x40010c00

08000a78 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b08c      	sub	sp, #48	; 0x30
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a80:	f107 0320 	add.w	r3, r7, #32
 8000a84:	2200      	movs	r2, #0
 8000a86:	601a      	str	r2, [r3, #0]
 8000a88:	605a      	str	r2, [r3, #4]
 8000a8a:	609a      	str	r2, [r3, #8]
 8000a8c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==UART4)
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	681b      	ldr	r3, [r3, #0]
 8000a92:	4a59      	ldr	r2, [pc, #356]	; (8000bf8 <HAL_UART_MspInit+0x180>)
 8000a94:	4293      	cmp	r3, r2
 8000a96:	d160      	bne.n	8000b5a <HAL_UART_MspInit+0xe2>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8000a98:	4b58      	ldr	r3, [pc, #352]	; (8000bfc <HAL_UART_MspInit+0x184>)
 8000a9a:	69db      	ldr	r3, [r3, #28]
 8000a9c:	4a57      	ldr	r2, [pc, #348]	; (8000bfc <HAL_UART_MspInit+0x184>)
 8000a9e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000aa2:	61d3      	str	r3, [r2, #28]
 8000aa4:	4b55      	ldr	r3, [pc, #340]	; (8000bfc <HAL_UART_MspInit+0x184>)
 8000aa6:	69db      	ldr	r3, [r3, #28]
 8000aa8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000aac:	61fb      	str	r3, [r7, #28]
 8000aae:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ab0:	4b52      	ldr	r3, [pc, #328]	; (8000bfc <HAL_UART_MspInit+0x184>)
 8000ab2:	699b      	ldr	r3, [r3, #24]
 8000ab4:	4a51      	ldr	r2, [pc, #324]	; (8000bfc <HAL_UART_MspInit+0x184>)
 8000ab6:	f043 0310 	orr.w	r3, r3, #16
 8000aba:	6193      	str	r3, [r2, #24]
 8000abc:	4b4f      	ldr	r3, [pc, #316]	; (8000bfc <HAL_UART_MspInit+0x184>)
 8000abe:	699b      	ldr	r3, [r3, #24]
 8000ac0:	f003 0310 	and.w	r3, r3, #16
 8000ac4:	61bb      	str	r3, [r7, #24]
 8000ac6:	69bb      	ldr	r3, [r7, #24]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000ac8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000acc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ace:	2302      	movs	r3, #2
 8000ad0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000ad2:	2303      	movs	r3, #3
 8000ad4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ad6:	f107 0320 	add.w	r3, r7, #32
 8000ada:	4619      	mov	r1, r3
 8000adc:	4848      	ldr	r0, [pc, #288]	; (8000c00 <HAL_UART_MspInit+0x188>)
 8000ade:	f000 ff57 	bl	8001990 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000ae2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000ae6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ae8:	2300      	movs	r3, #0
 8000aea:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aec:	2300      	movs	r3, #0
 8000aee:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000af0:	f107 0320 	add.w	r3, r7, #32
 8000af4:	4619      	mov	r1, r3
 8000af6:	4842      	ldr	r0, [pc, #264]	; (8000c00 <HAL_UART_MspInit+0x188>)
 8000af8:	f000 ff4a 	bl	8001990 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA2_Channel3;
 8000afc:	4b41      	ldr	r3, [pc, #260]	; (8000c04 <HAL_UART_MspInit+0x18c>)
 8000afe:	4a42      	ldr	r2, [pc, #264]	; (8000c08 <HAL_UART_MspInit+0x190>)
 8000b00:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000b02:	4b40      	ldr	r3, [pc, #256]	; (8000c04 <HAL_UART_MspInit+0x18c>)
 8000b04:	2200      	movs	r2, #0
 8000b06:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000b08:	4b3e      	ldr	r3, [pc, #248]	; (8000c04 <HAL_UART_MspInit+0x18c>)
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000b0e:	4b3d      	ldr	r3, [pc, #244]	; (8000c04 <HAL_UART_MspInit+0x18c>)
 8000b10:	2280      	movs	r2, #128	; 0x80
 8000b12:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000b14:	4b3b      	ldr	r3, [pc, #236]	; (8000c04 <HAL_UART_MspInit+0x18c>)
 8000b16:	2200      	movs	r2, #0
 8000b18:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000b1a:	4b3a      	ldr	r3, [pc, #232]	; (8000c04 <HAL_UART_MspInit+0x18c>)
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.Mode = DMA_NORMAL;
 8000b20:	4b38      	ldr	r3, [pc, #224]	; (8000c04 <HAL_UART_MspInit+0x18c>)
 8000b22:	2200      	movs	r2, #0
 8000b24:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000b26:	4b37      	ldr	r3, [pc, #220]	; (8000c04 <HAL_UART_MspInit+0x18c>)
 8000b28:	2200      	movs	r2, #0
 8000b2a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 8000b2c:	4835      	ldr	r0, [pc, #212]	; (8000c04 <HAL_UART_MspInit+0x18c>)
 8000b2e:	f000 faad 	bl	800108c <HAL_DMA_Init>
 8000b32:	4603      	mov	r3, r0
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	d001      	beq.n	8000b3c <HAL_UART_MspInit+0xc4>
    {
      Error_Handler();
 8000b38:	f7ff ff26 	bl	8000988 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart4_rx);
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	4a31      	ldr	r2, [pc, #196]	; (8000c04 <HAL_UART_MspInit+0x18c>)
 8000b40:	639a      	str	r2, [r3, #56]	; 0x38
 8000b42:	4a30      	ldr	r2, [pc, #192]	; (8000c04 <HAL_UART_MspInit+0x18c>)
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	6253      	str	r3, [r2, #36]	; 0x24

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 8000b48:	2200      	movs	r2, #0
 8000b4a:	2100      	movs	r1, #0
 8000b4c:	2034      	movs	r0, #52	; 0x34
 8000b4e:	f000 fa66 	bl	800101e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8000b52:	2034      	movs	r0, #52	; 0x34
 8000b54:	f000 fa7f 	bl	8001056 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN UART5_MspInit 1 */

  /* USER CODE END UART5_MspInit 1 */
  }

}
 8000b58:	e049      	b.n	8000bee <HAL_UART_MspInit+0x176>
  else if(huart->Instance==UART5)
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	681b      	ldr	r3, [r3, #0]
 8000b5e:	4a2b      	ldr	r2, [pc, #172]	; (8000c0c <HAL_UART_MspInit+0x194>)
 8000b60:	4293      	cmp	r3, r2
 8000b62:	d144      	bne.n	8000bee <HAL_UART_MspInit+0x176>
    __HAL_RCC_UART5_CLK_ENABLE();
 8000b64:	4b25      	ldr	r3, [pc, #148]	; (8000bfc <HAL_UART_MspInit+0x184>)
 8000b66:	69db      	ldr	r3, [r3, #28]
 8000b68:	4a24      	ldr	r2, [pc, #144]	; (8000bfc <HAL_UART_MspInit+0x184>)
 8000b6a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000b6e:	61d3      	str	r3, [r2, #28]
 8000b70:	4b22      	ldr	r3, [pc, #136]	; (8000bfc <HAL_UART_MspInit+0x184>)
 8000b72:	69db      	ldr	r3, [r3, #28]
 8000b74:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000b78:	617b      	str	r3, [r7, #20]
 8000b7a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b7c:	4b1f      	ldr	r3, [pc, #124]	; (8000bfc <HAL_UART_MspInit+0x184>)
 8000b7e:	699b      	ldr	r3, [r3, #24]
 8000b80:	4a1e      	ldr	r2, [pc, #120]	; (8000bfc <HAL_UART_MspInit+0x184>)
 8000b82:	f043 0310 	orr.w	r3, r3, #16
 8000b86:	6193      	str	r3, [r2, #24]
 8000b88:	4b1c      	ldr	r3, [pc, #112]	; (8000bfc <HAL_UART_MspInit+0x184>)
 8000b8a:	699b      	ldr	r3, [r3, #24]
 8000b8c:	f003 0310 	and.w	r3, r3, #16
 8000b90:	613b      	str	r3, [r7, #16]
 8000b92:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b94:	4b19      	ldr	r3, [pc, #100]	; (8000bfc <HAL_UART_MspInit+0x184>)
 8000b96:	699b      	ldr	r3, [r3, #24]
 8000b98:	4a18      	ldr	r2, [pc, #96]	; (8000bfc <HAL_UART_MspInit+0x184>)
 8000b9a:	f043 0320 	orr.w	r3, r3, #32
 8000b9e:	6193      	str	r3, [r2, #24]
 8000ba0:	4b16      	ldr	r3, [pc, #88]	; (8000bfc <HAL_UART_MspInit+0x184>)
 8000ba2:	699b      	ldr	r3, [r3, #24]
 8000ba4:	f003 0320 	and.w	r3, r3, #32
 8000ba8:	60fb      	str	r3, [r7, #12]
 8000baa:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000bac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000bb0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bb2:	2302      	movs	r3, #2
 8000bb4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000bb6:	2303      	movs	r3, #3
 8000bb8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000bba:	f107 0320 	add.w	r3, r7, #32
 8000bbe:	4619      	mov	r1, r3
 8000bc0:	480f      	ldr	r0, [pc, #60]	; (8000c00 <HAL_UART_MspInit+0x188>)
 8000bc2:	f000 fee5 	bl	8001990 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000bc6:	2304      	movs	r3, #4
 8000bc8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000bca:	2300      	movs	r3, #0
 8000bcc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bce:	2300      	movs	r3, #0
 8000bd0:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000bd2:	f107 0320 	add.w	r3, r7, #32
 8000bd6:	4619      	mov	r1, r3
 8000bd8:	480d      	ldr	r0, [pc, #52]	; (8000c10 <HAL_UART_MspInit+0x198>)
 8000bda:	f000 fed9 	bl	8001990 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 8000bde:	2200      	movs	r2, #0
 8000be0:	2100      	movs	r1, #0
 8000be2:	2035      	movs	r0, #53	; 0x35
 8000be4:	f000 fa1b 	bl	800101e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 8000be8:	2035      	movs	r0, #53	; 0x35
 8000bea:	f000 fa34 	bl	8001056 <HAL_NVIC_EnableIRQ>
}
 8000bee:	bf00      	nop
 8000bf0:	3730      	adds	r7, #48	; 0x30
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	bd80      	pop	{r7, pc}
 8000bf6:	bf00      	nop
 8000bf8:	40004c00 	.word	0x40004c00
 8000bfc:	40021000 	.word	0x40021000
 8000c00:	40011000 	.word	0x40011000
 8000c04:	200001ac 	.word	0x200001ac
 8000c08:	40020430 	.word	0x40020430
 8000c0c:	40005000 	.word	0x40005000
 8000c10:	40011400 	.word	0x40011400

08000c14 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c14:	b480      	push	{r7}
 8000c16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000c18:	e7fe      	b.n	8000c18 <NMI_Handler+0x4>

08000c1a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c1a:	b480      	push	{r7}
 8000c1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c1e:	e7fe      	b.n	8000c1e <HardFault_Handler+0x4>

08000c20 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c20:	b480      	push	{r7}
 8000c22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c24:	e7fe      	b.n	8000c24 <MemManage_Handler+0x4>

08000c26 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c26:	b480      	push	{r7}
 8000c28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c2a:	e7fe      	b.n	8000c2a <BusFault_Handler+0x4>

08000c2c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c2c:	b480      	push	{r7}
 8000c2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c30:	e7fe      	b.n	8000c30 <UsageFault_Handler+0x4>

08000c32 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c32:	b480      	push	{r7}
 8000c34:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c36:	bf00      	nop
 8000c38:	46bd      	mov	sp, r7
 8000c3a:	bc80      	pop	{r7}
 8000c3c:	4770      	bx	lr

08000c3e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c3e:	b480      	push	{r7}
 8000c40:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c42:	bf00      	nop
 8000c44:	46bd      	mov	sp, r7
 8000c46:	bc80      	pop	{r7}
 8000c48:	4770      	bx	lr

08000c4a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c4a:	b480      	push	{r7}
 8000c4c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c4e:	bf00      	nop
 8000c50:	46bd      	mov	sp, r7
 8000c52:	bc80      	pop	{r7}
 8000c54:	4770      	bx	lr

08000c56 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c56:	b580      	push	{r7, lr}
 8000c58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c5a:	f000 f8c9 	bl	8000df0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c5e:	bf00      	nop
 8000c60:	bd80      	pop	{r7, pc}
	...

08000c64 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8000c68:	4802      	ldr	r0, [pc, #8]	; (8000c74 <UART4_IRQHandler+0x10>)
 8000c6a:	f002 fcb7 	bl	80035dc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8000c6e:	bf00      	nop
 8000c70:	bd80      	pop	{r7, pc}
 8000c72:	bf00      	nop
 8000c74:	20000124 	.word	0x20000124

08000c78 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 8000c7c:	4802      	ldr	r0, [pc, #8]	; (8000c88 <UART5_IRQHandler+0x10>)
 8000c7e:	f002 fcad 	bl	80035dc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 8000c82:	bf00      	nop
 8000c84:	bd80      	pop	{r7, pc}
 8000c86:	bf00      	nop
 8000c88:	20000168 	.word	0x20000168

08000c8c <DMA2_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA2 channel3 global interrupt.
  */
void DMA2_Channel3_IRQHandler(void)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel3_IRQn 0 */

  /* USER CODE END DMA2_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 8000c90:	4802      	ldr	r0, [pc, #8]	; (8000c9c <DMA2_Channel3_IRQHandler+0x10>)
 8000c92:	f000 fc13 	bl	80014bc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel3_IRQn 1 */

  /* USER CODE END DMA2_Channel3_IRQn 1 */
}
 8000c96:	bf00      	nop
 8000c98:	bd80      	pop	{r7, pc}
 8000c9a:	bf00      	nop
 8000c9c:	200001ac 	.word	0x200001ac

08000ca0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	b086      	sub	sp, #24
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ca8:	4a14      	ldr	r2, [pc, #80]	; (8000cfc <_sbrk+0x5c>)
 8000caa:	4b15      	ldr	r3, [pc, #84]	; (8000d00 <_sbrk+0x60>)
 8000cac:	1ad3      	subs	r3, r2, r3
 8000cae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000cb0:	697b      	ldr	r3, [r7, #20]
 8000cb2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000cb4:	4b13      	ldr	r3, [pc, #76]	; (8000d04 <_sbrk+0x64>)
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	d102      	bne.n	8000cc2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000cbc:	4b11      	ldr	r3, [pc, #68]	; (8000d04 <_sbrk+0x64>)
 8000cbe:	4a12      	ldr	r2, [pc, #72]	; (8000d08 <_sbrk+0x68>)
 8000cc0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000cc2:	4b10      	ldr	r3, [pc, #64]	; (8000d04 <_sbrk+0x64>)
 8000cc4:	681a      	ldr	r2, [r3, #0]
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	4413      	add	r3, r2
 8000cca:	693a      	ldr	r2, [r7, #16]
 8000ccc:	429a      	cmp	r2, r3
 8000cce:	d207      	bcs.n	8000ce0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000cd0:	f003 f9a6 	bl	8004020 <__errno>
 8000cd4:	4603      	mov	r3, r0
 8000cd6:	220c      	movs	r2, #12
 8000cd8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000cda:	f04f 33ff 	mov.w	r3, #4294967295
 8000cde:	e009      	b.n	8000cf4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ce0:	4b08      	ldr	r3, [pc, #32]	; (8000d04 <_sbrk+0x64>)
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000ce6:	4b07      	ldr	r3, [pc, #28]	; (8000d04 <_sbrk+0x64>)
 8000ce8:	681a      	ldr	r2, [r3, #0]
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	4413      	add	r3, r2
 8000cee:	4a05      	ldr	r2, [pc, #20]	; (8000d04 <_sbrk+0x64>)
 8000cf0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000cf2:	68fb      	ldr	r3, [r7, #12]
}
 8000cf4:	4618      	mov	r0, r3
 8000cf6:	3718      	adds	r7, #24
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	bd80      	pop	{r7, pc}
 8000cfc:	20010000 	.word	0x20010000
 8000d00:	00000400 	.word	0x00000400
 8000d04:	200001f0 	.word	0x200001f0
 8000d08:	20000208 	.word	0x20000208

08000d0c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d10:	bf00      	nop
 8000d12:	46bd      	mov	sp, r7
 8000d14:	bc80      	pop	{r7}
 8000d16:	4770      	bx	lr

08000d18 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000d18:	480c      	ldr	r0, [pc, #48]	; (8000d4c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000d1a:	490d      	ldr	r1, [pc, #52]	; (8000d50 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000d1c:	4a0d      	ldr	r2, [pc, #52]	; (8000d54 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000d1e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d20:	e002      	b.n	8000d28 <LoopCopyDataInit>

08000d22 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d22:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d24:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d26:	3304      	adds	r3, #4

08000d28 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d28:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d2a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d2c:	d3f9      	bcc.n	8000d22 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d2e:	4a0a      	ldr	r2, [pc, #40]	; (8000d58 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000d30:	4c0a      	ldr	r4, [pc, #40]	; (8000d5c <LoopFillZerobss+0x22>)
  movs r3, #0
 8000d32:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d34:	e001      	b.n	8000d3a <LoopFillZerobss>

08000d36 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d36:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d38:	3204      	adds	r2, #4

08000d3a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d3a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d3c:	d3fb      	bcc.n	8000d36 <FillZerobss>
/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000d3e:	f7ff ffe5 	bl	8000d0c <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8000d42:	f003 f973 	bl	800402c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000d46:	f7ff fc6b 	bl	8000620 <main>
  bx lr
 8000d4a:	4770      	bx	lr
  ldr r0, =_sdata
 8000d4c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d50:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000d54:	08004a34 	.word	0x08004a34
  ldr r2, =_sbss
 8000d58:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000d5c:	20000208 	.word	0x20000208

08000d60 <ADC1_2_IRQHandler>:
 * @retval None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000d60:	e7fe      	b.n	8000d60 <ADC1_2_IRQHandler>
	...

08000d64 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d68:	4b08      	ldr	r3, [pc, #32]	; (8000d8c <HAL_Init+0x28>)
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	4a07      	ldr	r2, [pc, #28]	; (8000d8c <HAL_Init+0x28>)
 8000d6e:	f043 0310 	orr.w	r3, r3, #16
 8000d72:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d74:	2003      	movs	r0, #3
 8000d76:	f000 f947 	bl	8001008 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d7a:	200f      	movs	r0, #15
 8000d7c:	f000 f808 	bl	8000d90 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d80:	f7ff fe08 	bl	8000994 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d84:	2300      	movs	r3, #0
}
 8000d86:	4618      	mov	r0, r3
 8000d88:	bd80      	pop	{r7, pc}
 8000d8a:	bf00      	nop
 8000d8c:	40022000 	.word	0x40022000

08000d90 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b082      	sub	sp, #8
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d98:	4b12      	ldr	r3, [pc, #72]	; (8000de4 <HAL_InitTick+0x54>)
 8000d9a:	681a      	ldr	r2, [r3, #0]
 8000d9c:	4b12      	ldr	r3, [pc, #72]	; (8000de8 <HAL_InitTick+0x58>)
 8000d9e:	781b      	ldrb	r3, [r3, #0]
 8000da0:	4619      	mov	r1, r3
 8000da2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000da6:	fbb3 f3f1 	udiv	r3, r3, r1
 8000daa:	fbb2 f3f3 	udiv	r3, r2, r3
 8000dae:	4618      	mov	r0, r3
 8000db0:	f000 f95f 	bl	8001072 <HAL_SYSTICK_Config>
 8000db4:	4603      	mov	r3, r0
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d001      	beq.n	8000dbe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000dba:	2301      	movs	r3, #1
 8000dbc:	e00e      	b.n	8000ddc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	2b0f      	cmp	r3, #15
 8000dc2:	d80a      	bhi.n	8000dda <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	6879      	ldr	r1, [r7, #4]
 8000dc8:	f04f 30ff 	mov.w	r0, #4294967295
 8000dcc:	f000 f927 	bl	800101e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000dd0:	4a06      	ldr	r2, [pc, #24]	; (8000dec <HAL_InitTick+0x5c>)
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	e000      	b.n	8000ddc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000dda:	2301      	movs	r3, #1
}
 8000ddc:	4618      	mov	r0, r3
 8000dde:	3708      	adds	r7, #8
 8000de0:	46bd      	mov	sp, r7
 8000de2:	bd80      	pop	{r7, pc}
 8000de4:	20000000 	.word	0x20000000
 8000de8:	20000008 	.word	0x20000008
 8000dec:	20000004 	.word	0x20000004

08000df0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000df0:	b480      	push	{r7}
 8000df2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000df4:	4b05      	ldr	r3, [pc, #20]	; (8000e0c <HAL_IncTick+0x1c>)
 8000df6:	781b      	ldrb	r3, [r3, #0]
 8000df8:	461a      	mov	r2, r3
 8000dfa:	4b05      	ldr	r3, [pc, #20]	; (8000e10 <HAL_IncTick+0x20>)
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	4413      	add	r3, r2
 8000e00:	4a03      	ldr	r2, [pc, #12]	; (8000e10 <HAL_IncTick+0x20>)
 8000e02:	6013      	str	r3, [r2, #0]
}
 8000e04:	bf00      	nop
 8000e06:	46bd      	mov	sp, r7
 8000e08:	bc80      	pop	{r7}
 8000e0a:	4770      	bx	lr
 8000e0c:	20000008 	.word	0x20000008
 8000e10:	200001f4 	.word	0x200001f4

08000e14 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e14:	b480      	push	{r7}
 8000e16:	af00      	add	r7, sp, #0
  return uwTick;
 8000e18:	4b02      	ldr	r3, [pc, #8]	; (8000e24 <HAL_GetTick+0x10>)
 8000e1a:	681b      	ldr	r3, [r3, #0]
}
 8000e1c:	4618      	mov	r0, r3
 8000e1e:	46bd      	mov	sp, r7
 8000e20:	bc80      	pop	{r7}
 8000e22:	4770      	bx	lr
 8000e24:	200001f4 	.word	0x200001f4

08000e28 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b084      	sub	sp, #16
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000e30:	f7ff fff0 	bl	8000e14 <HAL_GetTick>
 8000e34:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e3a:	68fb      	ldr	r3, [r7, #12]
 8000e3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e40:	d005      	beq.n	8000e4e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000e42:	4b0a      	ldr	r3, [pc, #40]	; (8000e6c <HAL_Delay+0x44>)
 8000e44:	781b      	ldrb	r3, [r3, #0]
 8000e46:	461a      	mov	r2, r3
 8000e48:	68fb      	ldr	r3, [r7, #12]
 8000e4a:	4413      	add	r3, r2
 8000e4c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000e4e:	bf00      	nop
 8000e50:	f7ff ffe0 	bl	8000e14 <HAL_GetTick>
 8000e54:	4602      	mov	r2, r0
 8000e56:	68bb      	ldr	r3, [r7, #8]
 8000e58:	1ad3      	subs	r3, r2, r3
 8000e5a:	68fa      	ldr	r2, [r7, #12]
 8000e5c:	429a      	cmp	r2, r3
 8000e5e:	d8f7      	bhi.n	8000e50 <HAL_Delay+0x28>
  {
  }
}
 8000e60:	bf00      	nop
 8000e62:	bf00      	nop
 8000e64:	3710      	adds	r7, #16
 8000e66:	46bd      	mov	sp, r7
 8000e68:	bd80      	pop	{r7, pc}
 8000e6a:	bf00      	nop
 8000e6c:	20000008 	.word	0x20000008

08000e70 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e70:	b480      	push	{r7}
 8000e72:	b085      	sub	sp, #20
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	f003 0307 	and.w	r3, r3, #7
 8000e7e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e80:	4b0c      	ldr	r3, [pc, #48]	; (8000eb4 <__NVIC_SetPriorityGrouping+0x44>)
 8000e82:	68db      	ldr	r3, [r3, #12]
 8000e84:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e86:	68ba      	ldr	r2, [r7, #8]
 8000e88:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000e8c:	4013      	ands	r3, r2
 8000e8e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000e90:	68fb      	ldr	r3, [r7, #12]
 8000e92:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e94:	68bb      	ldr	r3, [r7, #8]
 8000e96:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e98:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000e9c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ea0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ea2:	4a04      	ldr	r2, [pc, #16]	; (8000eb4 <__NVIC_SetPriorityGrouping+0x44>)
 8000ea4:	68bb      	ldr	r3, [r7, #8]
 8000ea6:	60d3      	str	r3, [r2, #12]
}
 8000ea8:	bf00      	nop
 8000eaa:	3714      	adds	r7, #20
 8000eac:	46bd      	mov	sp, r7
 8000eae:	bc80      	pop	{r7}
 8000eb0:	4770      	bx	lr
 8000eb2:	bf00      	nop
 8000eb4:	e000ed00 	.word	0xe000ed00

08000eb8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ebc:	4b04      	ldr	r3, [pc, #16]	; (8000ed0 <__NVIC_GetPriorityGrouping+0x18>)
 8000ebe:	68db      	ldr	r3, [r3, #12]
 8000ec0:	0a1b      	lsrs	r3, r3, #8
 8000ec2:	f003 0307 	and.w	r3, r3, #7
}
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	bc80      	pop	{r7}
 8000ecc:	4770      	bx	lr
 8000ece:	bf00      	nop
 8000ed0:	e000ed00 	.word	0xe000ed00

08000ed4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ed4:	b480      	push	{r7}
 8000ed6:	b083      	sub	sp, #12
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	4603      	mov	r3, r0
 8000edc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ede:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	db0b      	blt.n	8000efe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ee6:	79fb      	ldrb	r3, [r7, #7]
 8000ee8:	f003 021f 	and.w	r2, r3, #31
 8000eec:	4906      	ldr	r1, [pc, #24]	; (8000f08 <__NVIC_EnableIRQ+0x34>)
 8000eee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ef2:	095b      	lsrs	r3, r3, #5
 8000ef4:	2001      	movs	r0, #1
 8000ef6:	fa00 f202 	lsl.w	r2, r0, r2
 8000efa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000efe:	bf00      	nop
 8000f00:	370c      	adds	r7, #12
 8000f02:	46bd      	mov	sp, r7
 8000f04:	bc80      	pop	{r7}
 8000f06:	4770      	bx	lr
 8000f08:	e000e100 	.word	0xe000e100

08000f0c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f0c:	b480      	push	{r7}
 8000f0e:	b083      	sub	sp, #12
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	4603      	mov	r3, r0
 8000f14:	6039      	str	r1, [r7, #0]
 8000f16:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	db0a      	blt.n	8000f36 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f20:	683b      	ldr	r3, [r7, #0]
 8000f22:	b2da      	uxtb	r2, r3
 8000f24:	490c      	ldr	r1, [pc, #48]	; (8000f58 <__NVIC_SetPriority+0x4c>)
 8000f26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f2a:	0112      	lsls	r2, r2, #4
 8000f2c:	b2d2      	uxtb	r2, r2
 8000f2e:	440b      	add	r3, r1
 8000f30:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f34:	e00a      	b.n	8000f4c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f36:	683b      	ldr	r3, [r7, #0]
 8000f38:	b2da      	uxtb	r2, r3
 8000f3a:	4908      	ldr	r1, [pc, #32]	; (8000f5c <__NVIC_SetPriority+0x50>)
 8000f3c:	79fb      	ldrb	r3, [r7, #7]
 8000f3e:	f003 030f 	and.w	r3, r3, #15
 8000f42:	3b04      	subs	r3, #4
 8000f44:	0112      	lsls	r2, r2, #4
 8000f46:	b2d2      	uxtb	r2, r2
 8000f48:	440b      	add	r3, r1
 8000f4a:	761a      	strb	r2, [r3, #24]
}
 8000f4c:	bf00      	nop
 8000f4e:	370c      	adds	r7, #12
 8000f50:	46bd      	mov	sp, r7
 8000f52:	bc80      	pop	{r7}
 8000f54:	4770      	bx	lr
 8000f56:	bf00      	nop
 8000f58:	e000e100 	.word	0xe000e100
 8000f5c:	e000ed00 	.word	0xe000ed00

08000f60 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f60:	b480      	push	{r7}
 8000f62:	b089      	sub	sp, #36	; 0x24
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	60f8      	str	r0, [r7, #12]
 8000f68:	60b9      	str	r1, [r7, #8]
 8000f6a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f6c:	68fb      	ldr	r3, [r7, #12]
 8000f6e:	f003 0307 	and.w	r3, r3, #7
 8000f72:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f74:	69fb      	ldr	r3, [r7, #28]
 8000f76:	f1c3 0307 	rsb	r3, r3, #7
 8000f7a:	2b04      	cmp	r3, #4
 8000f7c:	bf28      	it	cs
 8000f7e:	2304      	movcs	r3, #4
 8000f80:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f82:	69fb      	ldr	r3, [r7, #28]
 8000f84:	3304      	adds	r3, #4
 8000f86:	2b06      	cmp	r3, #6
 8000f88:	d902      	bls.n	8000f90 <NVIC_EncodePriority+0x30>
 8000f8a:	69fb      	ldr	r3, [r7, #28]
 8000f8c:	3b03      	subs	r3, #3
 8000f8e:	e000      	b.n	8000f92 <NVIC_EncodePriority+0x32>
 8000f90:	2300      	movs	r3, #0
 8000f92:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f94:	f04f 32ff 	mov.w	r2, #4294967295
 8000f98:	69bb      	ldr	r3, [r7, #24]
 8000f9a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f9e:	43da      	mvns	r2, r3
 8000fa0:	68bb      	ldr	r3, [r7, #8]
 8000fa2:	401a      	ands	r2, r3
 8000fa4:	697b      	ldr	r3, [r7, #20]
 8000fa6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000fa8:	f04f 31ff 	mov.w	r1, #4294967295
 8000fac:	697b      	ldr	r3, [r7, #20]
 8000fae:	fa01 f303 	lsl.w	r3, r1, r3
 8000fb2:	43d9      	mvns	r1, r3
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fb8:	4313      	orrs	r3, r2
         );
}
 8000fba:	4618      	mov	r0, r3
 8000fbc:	3724      	adds	r7, #36	; 0x24
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	bc80      	pop	{r7}
 8000fc2:	4770      	bx	lr

08000fc4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b082      	sub	sp, #8
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	3b01      	subs	r3, #1
 8000fd0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000fd4:	d301      	bcc.n	8000fda <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000fd6:	2301      	movs	r3, #1
 8000fd8:	e00f      	b.n	8000ffa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000fda:	4a0a      	ldr	r2, [pc, #40]	; (8001004 <SysTick_Config+0x40>)
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	3b01      	subs	r3, #1
 8000fe0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000fe2:	210f      	movs	r1, #15
 8000fe4:	f04f 30ff 	mov.w	r0, #4294967295
 8000fe8:	f7ff ff90 	bl	8000f0c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000fec:	4b05      	ldr	r3, [pc, #20]	; (8001004 <SysTick_Config+0x40>)
 8000fee:	2200      	movs	r2, #0
 8000ff0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ff2:	4b04      	ldr	r3, [pc, #16]	; (8001004 <SysTick_Config+0x40>)
 8000ff4:	2207      	movs	r2, #7
 8000ff6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000ff8:	2300      	movs	r3, #0
}
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	3708      	adds	r7, #8
 8000ffe:	46bd      	mov	sp, r7
 8001000:	bd80      	pop	{r7, pc}
 8001002:	bf00      	nop
 8001004:	e000e010 	.word	0xe000e010

08001008 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	b082      	sub	sp, #8
 800100c:	af00      	add	r7, sp, #0
 800100e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001010:	6878      	ldr	r0, [r7, #4]
 8001012:	f7ff ff2d 	bl	8000e70 <__NVIC_SetPriorityGrouping>
}
 8001016:	bf00      	nop
 8001018:	3708      	adds	r7, #8
 800101a:	46bd      	mov	sp, r7
 800101c:	bd80      	pop	{r7, pc}

0800101e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800101e:	b580      	push	{r7, lr}
 8001020:	b086      	sub	sp, #24
 8001022:	af00      	add	r7, sp, #0
 8001024:	4603      	mov	r3, r0
 8001026:	60b9      	str	r1, [r7, #8]
 8001028:	607a      	str	r2, [r7, #4]
 800102a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800102c:	2300      	movs	r3, #0
 800102e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001030:	f7ff ff42 	bl	8000eb8 <__NVIC_GetPriorityGrouping>
 8001034:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001036:	687a      	ldr	r2, [r7, #4]
 8001038:	68b9      	ldr	r1, [r7, #8]
 800103a:	6978      	ldr	r0, [r7, #20]
 800103c:	f7ff ff90 	bl	8000f60 <NVIC_EncodePriority>
 8001040:	4602      	mov	r2, r0
 8001042:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001046:	4611      	mov	r1, r2
 8001048:	4618      	mov	r0, r3
 800104a:	f7ff ff5f 	bl	8000f0c <__NVIC_SetPriority>
}
 800104e:	bf00      	nop
 8001050:	3718      	adds	r7, #24
 8001052:	46bd      	mov	sp, r7
 8001054:	bd80      	pop	{r7, pc}

08001056 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001056:	b580      	push	{r7, lr}
 8001058:	b082      	sub	sp, #8
 800105a:	af00      	add	r7, sp, #0
 800105c:	4603      	mov	r3, r0
 800105e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001060:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001064:	4618      	mov	r0, r3
 8001066:	f7ff ff35 	bl	8000ed4 <__NVIC_EnableIRQ>
}
 800106a:	bf00      	nop
 800106c:	3708      	adds	r7, #8
 800106e:	46bd      	mov	sp, r7
 8001070:	bd80      	pop	{r7, pc}

08001072 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001072:	b580      	push	{r7, lr}
 8001074:	b082      	sub	sp, #8
 8001076:	af00      	add	r7, sp, #0
 8001078:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800107a:	6878      	ldr	r0, [r7, #4]
 800107c:	f7ff ffa2 	bl	8000fc4 <SysTick_Config>
 8001080:	4603      	mov	r3, r0
}
 8001082:	4618      	mov	r0, r3
 8001084:	3708      	adds	r7, #8
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}
	...

0800108c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800108c:	b480      	push	{r7}
 800108e:	b085      	sub	sp, #20
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001094:	2300      	movs	r3, #0
 8001096:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	2b00      	cmp	r3, #0
 800109c:	d101      	bne.n	80010a2 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800109e:	2301      	movs	r3, #1
 80010a0:	e059      	b.n	8001156 <HAL_DMA_Init+0xca>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	461a      	mov	r2, r3
 80010a8:	4b2d      	ldr	r3, [pc, #180]	; (8001160 <HAL_DMA_Init+0xd4>)
 80010aa:	429a      	cmp	r2, r3
 80010ac:	d80f      	bhi.n	80010ce <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	461a      	mov	r2, r3
 80010b4:	4b2b      	ldr	r3, [pc, #172]	; (8001164 <HAL_DMA_Init+0xd8>)
 80010b6:	4413      	add	r3, r2
 80010b8:	4a2b      	ldr	r2, [pc, #172]	; (8001168 <HAL_DMA_Init+0xdc>)
 80010ba:	fba2 2303 	umull	r2, r3, r2, r3
 80010be:	091b      	lsrs	r3, r3, #4
 80010c0:	009a      	lsls	r2, r3, #2
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	4a28      	ldr	r2, [pc, #160]	; (800116c <HAL_DMA_Init+0xe0>)
 80010ca:	63da      	str	r2, [r3, #60]	; 0x3c
 80010cc:	e00e      	b.n	80010ec <HAL_DMA_Init+0x60>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	461a      	mov	r2, r3
 80010d4:	4b26      	ldr	r3, [pc, #152]	; (8001170 <HAL_DMA_Init+0xe4>)
 80010d6:	4413      	add	r3, r2
 80010d8:	4a23      	ldr	r2, [pc, #140]	; (8001168 <HAL_DMA_Init+0xdc>)
 80010da:	fba2 2303 	umull	r2, r3, r2, r3
 80010de:	091b      	lsrs	r3, r3, #4
 80010e0:	009a      	lsls	r2, r3, #2
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	4a22      	ldr	r2, [pc, #136]	; (8001174 <HAL_DMA_Init+0xe8>)
 80010ea:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	2202      	movs	r2, #2
 80010f0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8001102:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8001106:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001110:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	68db      	ldr	r3, [r3, #12]
 8001116:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800111c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	695b      	ldr	r3, [r3, #20]
 8001122:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001128:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	69db      	ldr	r3, [r3, #28]
 800112e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001130:	68fa      	ldr	r2, [r7, #12]
 8001132:	4313      	orrs	r3, r2
 8001134:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	68fa      	ldr	r2, [r7, #12]
 800113c:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	2200      	movs	r2, #0
 8001142:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	2201      	movs	r2, #1
 8001148:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	2200      	movs	r2, #0
 8001150:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001154:	2300      	movs	r3, #0
}
 8001156:	4618      	mov	r0, r3
 8001158:	3714      	adds	r7, #20
 800115a:	46bd      	mov	sp, r7
 800115c:	bc80      	pop	{r7}
 800115e:	4770      	bx	lr
 8001160:	40020407 	.word	0x40020407
 8001164:	bffdfff8 	.word	0xbffdfff8
 8001168:	cccccccd 	.word	0xcccccccd
 800116c:	40020000 	.word	0x40020000
 8001170:	bffdfbf8 	.word	0xbffdfbf8
 8001174:	40020400 	.word	0x40020400

08001178 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b086      	sub	sp, #24
 800117c:	af00      	add	r7, sp, #0
 800117e:	60f8      	str	r0, [r7, #12]
 8001180:	60b9      	str	r1, [r7, #8]
 8001182:	607a      	str	r2, [r7, #4]
 8001184:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001186:	2300      	movs	r3, #0
 8001188:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800118a:	68fb      	ldr	r3, [r7, #12]
 800118c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001190:	2b01      	cmp	r3, #1
 8001192:	d101      	bne.n	8001198 <HAL_DMA_Start_IT+0x20>
 8001194:	2302      	movs	r3, #2
 8001196:	e04a      	b.n	800122e <HAL_DMA_Start_IT+0xb6>
 8001198:	68fb      	ldr	r3, [r7, #12]
 800119a:	2201      	movs	r2, #1
 800119c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80011a0:	68fb      	ldr	r3, [r7, #12]
 80011a2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80011a6:	2b01      	cmp	r3, #1
 80011a8:	d13a      	bne.n	8001220 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80011aa:	68fb      	ldr	r3, [r7, #12]
 80011ac:	2202      	movs	r2, #2
 80011ae:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80011b2:	68fb      	ldr	r3, [r7, #12]
 80011b4:	2200      	movs	r2, #0
 80011b6:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80011b8:	68fb      	ldr	r3, [r7, #12]
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	681a      	ldr	r2, [r3, #0]
 80011be:	68fb      	ldr	r3, [r7, #12]
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	f022 0201 	bic.w	r2, r2, #1
 80011c6:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80011c8:	683b      	ldr	r3, [r7, #0]
 80011ca:	687a      	ldr	r2, [r7, #4]
 80011cc:	68b9      	ldr	r1, [r7, #8]
 80011ce:	68f8      	ldr	r0, [r7, #12]
 80011d0:	f000 fbb0 	bl	8001934 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80011d4:	68fb      	ldr	r3, [r7, #12]
 80011d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d008      	beq.n	80011ee <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	681a      	ldr	r2, [r3, #0]
 80011e2:	68fb      	ldr	r3, [r7, #12]
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	f042 020e 	orr.w	r2, r2, #14
 80011ea:	601a      	str	r2, [r3, #0]
 80011ec:	e00f      	b.n	800120e <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80011ee:	68fb      	ldr	r3, [r7, #12]
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	681a      	ldr	r2, [r3, #0]
 80011f4:	68fb      	ldr	r3, [r7, #12]
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	f022 0204 	bic.w	r2, r2, #4
 80011fc:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80011fe:	68fb      	ldr	r3, [r7, #12]
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	681a      	ldr	r2, [r3, #0]
 8001204:	68fb      	ldr	r3, [r7, #12]
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	f042 020a 	orr.w	r2, r2, #10
 800120c:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800120e:	68fb      	ldr	r3, [r7, #12]
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	681a      	ldr	r2, [r3, #0]
 8001214:	68fb      	ldr	r3, [r7, #12]
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	f042 0201 	orr.w	r2, r2, #1
 800121c:	601a      	str	r2, [r3, #0]
 800121e:	e005      	b.n	800122c <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001220:	68fb      	ldr	r3, [r7, #12]
 8001222:	2200      	movs	r2, #0
 8001224:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001228:	2302      	movs	r3, #2
 800122a:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 800122c:	7dfb      	ldrb	r3, [r7, #23]
}
 800122e:	4618      	mov	r0, r3
 8001230:	3718      	adds	r7, #24
 8001232:	46bd      	mov	sp, r7
 8001234:	bd80      	pop	{r7, pc}

08001236 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001236:	b480      	push	{r7}
 8001238:	b085      	sub	sp, #20
 800123a:	af00      	add	r7, sp, #0
 800123c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800123e:	2300      	movs	r3, #0
 8001240:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001248:	2b02      	cmp	r3, #2
 800124a:	d008      	beq.n	800125e <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	2204      	movs	r2, #4
 8001250:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	2200      	movs	r2, #0
 8001256:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800125a:	2301      	movs	r3, #1
 800125c:	e020      	b.n	80012a0 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	681a      	ldr	r2, [r3, #0]
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	f022 020e 	bic.w	r2, r2, #14
 800126c:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	681a      	ldr	r2, [r3, #0]
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	f022 0201 	bic.w	r2, r2, #1
 800127c:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001286:	2101      	movs	r1, #1
 8001288:	fa01 f202 	lsl.w	r2, r1, r2
 800128c:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	2201      	movs	r2, #1
 8001292:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	2200      	movs	r2, #0
 800129a:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800129e:	7bfb      	ldrb	r3, [r7, #15]
}
 80012a0:	4618      	mov	r0, r3
 80012a2:	3714      	adds	r7, #20
 80012a4:	46bd      	mov	sp, r7
 80012a6:	bc80      	pop	{r7}
 80012a8:	4770      	bx	lr
	...

080012ac <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b084      	sub	sp, #16
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80012b4:	2300      	movs	r3, #0
 80012b6:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80012be:	2b02      	cmp	r3, #2
 80012c0:	d005      	beq.n	80012ce <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	2204      	movs	r2, #4
 80012c6:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80012c8:	2301      	movs	r3, #1
 80012ca:	73fb      	strb	r3, [r7, #15]
 80012cc:	e0d6      	b.n	800147c <HAL_DMA_Abort_IT+0x1d0>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	681a      	ldr	r2, [r3, #0]
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	f022 020e 	bic.w	r2, r2, #14
 80012dc:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	681a      	ldr	r2, [r3, #0]
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	f022 0201 	bic.w	r2, r2, #1
 80012ec:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	461a      	mov	r2, r3
 80012f4:	4b64      	ldr	r3, [pc, #400]	; (8001488 <HAL_DMA_Abort_IT+0x1dc>)
 80012f6:	429a      	cmp	r2, r3
 80012f8:	d958      	bls.n	80013ac <HAL_DMA_Abort_IT+0x100>
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	4a63      	ldr	r2, [pc, #396]	; (800148c <HAL_DMA_Abort_IT+0x1e0>)
 8001300:	4293      	cmp	r3, r2
 8001302:	d04f      	beq.n	80013a4 <HAL_DMA_Abort_IT+0xf8>
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	4a61      	ldr	r2, [pc, #388]	; (8001490 <HAL_DMA_Abort_IT+0x1e4>)
 800130a:	4293      	cmp	r3, r2
 800130c:	d048      	beq.n	80013a0 <HAL_DMA_Abort_IT+0xf4>
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	4a60      	ldr	r2, [pc, #384]	; (8001494 <HAL_DMA_Abort_IT+0x1e8>)
 8001314:	4293      	cmp	r3, r2
 8001316:	d040      	beq.n	800139a <HAL_DMA_Abort_IT+0xee>
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	4a5e      	ldr	r2, [pc, #376]	; (8001498 <HAL_DMA_Abort_IT+0x1ec>)
 800131e:	4293      	cmp	r3, r2
 8001320:	d038      	beq.n	8001394 <HAL_DMA_Abort_IT+0xe8>
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	4a5d      	ldr	r2, [pc, #372]	; (800149c <HAL_DMA_Abort_IT+0x1f0>)
 8001328:	4293      	cmp	r3, r2
 800132a:	d030      	beq.n	800138e <HAL_DMA_Abort_IT+0xe2>
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	4a5b      	ldr	r2, [pc, #364]	; (80014a0 <HAL_DMA_Abort_IT+0x1f4>)
 8001332:	4293      	cmp	r3, r2
 8001334:	d028      	beq.n	8001388 <HAL_DMA_Abort_IT+0xdc>
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	4a53      	ldr	r2, [pc, #332]	; (8001488 <HAL_DMA_Abort_IT+0x1dc>)
 800133c:	4293      	cmp	r3, r2
 800133e:	d020      	beq.n	8001382 <HAL_DMA_Abort_IT+0xd6>
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	4a57      	ldr	r2, [pc, #348]	; (80014a4 <HAL_DMA_Abort_IT+0x1f8>)
 8001346:	4293      	cmp	r3, r2
 8001348:	d019      	beq.n	800137e <HAL_DMA_Abort_IT+0xd2>
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	4a56      	ldr	r2, [pc, #344]	; (80014a8 <HAL_DMA_Abort_IT+0x1fc>)
 8001350:	4293      	cmp	r3, r2
 8001352:	d012      	beq.n	800137a <HAL_DMA_Abort_IT+0xce>
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	4a54      	ldr	r2, [pc, #336]	; (80014ac <HAL_DMA_Abort_IT+0x200>)
 800135a:	4293      	cmp	r3, r2
 800135c:	d00a      	beq.n	8001374 <HAL_DMA_Abort_IT+0xc8>
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	4a53      	ldr	r2, [pc, #332]	; (80014b0 <HAL_DMA_Abort_IT+0x204>)
 8001364:	4293      	cmp	r3, r2
 8001366:	d102      	bne.n	800136e <HAL_DMA_Abort_IT+0xc2>
 8001368:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800136c:	e01b      	b.n	80013a6 <HAL_DMA_Abort_IT+0xfa>
 800136e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001372:	e018      	b.n	80013a6 <HAL_DMA_Abort_IT+0xfa>
 8001374:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001378:	e015      	b.n	80013a6 <HAL_DMA_Abort_IT+0xfa>
 800137a:	2310      	movs	r3, #16
 800137c:	e013      	b.n	80013a6 <HAL_DMA_Abort_IT+0xfa>
 800137e:	2301      	movs	r3, #1
 8001380:	e011      	b.n	80013a6 <HAL_DMA_Abort_IT+0xfa>
 8001382:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001386:	e00e      	b.n	80013a6 <HAL_DMA_Abort_IT+0xfa>
 8001388:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800138c:	e00b      	b.n	80013a6 <HAL_DMA_Abort_IT+0xfa>
 800138e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001392:	e008      	b.n	80013a6 <HAL_DMA_Abort_IT+0xfa>
 8001394:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001398:	e005      	b.n	80013a6 <HAL_DMA_Abort_IT+0xfa>
 800139a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800139e:	e002      	b.n	80013a6 <HAL_DMA_Abort_IT+0xfa>
 80013a0:	2310      	movs	r3, #16
 80013a2:	e000      	b.n	80013a6 <HAL_DMA_Abort_IT+0xfa>
 80013a4:	2301      	movs	r3, #1
 80013a6:	4a43      	ldr	r2, [pc, #268]	; (80014b4 <HAL_DMA_Abort_IT+0x208>)
 80013a8:	6053      	str	r3, [r2, #4]
 80013aa:	e057      	b.n	800145c <HAL_DMA_Abort_IT+0x1b0>
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	4a36      	ldr	r2, [pc, #216]	; (800148c <HAL_DMA_Abort_IT+0x1e0>)
 80013b2:	4293      	cmp	r3, r2
 80013b4:	d04f      	beq.n	8001456 <HAL_DMA_Abort_IT+0x1aa>
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	4a35      	ldr	r2, [pc, #212]	; (8001490 <HAL_DMA_Abort_IT+0x1e4>)
 80013bc:	4293      	cmp	r3, r2
 80013be:	d048      	beq.n	8001452 <HAL_DMA_Abort_IT+0x1a6>
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	4a33      	ldr	r2, [pc, #204]	; (8001494 <HAL_DMA_Abort_IT+0x1e8>)
 80013c6:	4293      	cmp	r3, r2
 80013c8:	d040      	beq.n	800144c <HAL_DMA_Abort_IT+0x1a0>
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	4a32      	ldr	r2, [pc, #200]	; (8001498 <HAL_DMA_Abort_IT+0x1ec>)
 80013d0:	4293      	cmp	r3, r2
 80013d2:	d038      	beq.n	8001446 <HAL_DMA_Abort_IT+0x19a>
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	4a30      	ldr	r2, [pc, #192]	; (800149c <HAL_DMA_Abort_IT+0x1f0>)
 80013da:	4293      	cmp	r3, r2
 80013dc:	d030      	beq.n	8001440 <HAL_DMA_Abort_IT+0x194>
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	4a2f      	ldr	r2, [pc, #188]	; (80014a0 <HAL_DMA_Abort_IT+0x1f4>)
 80013e4:	4293      	cmp	r3, r2
 80013e6:	d028      	beq.n	800143a <HAL_DMA_Abort_IT+0x18e>
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	4a26      	ldr	r2, [pc, #152]	; (8001488 <HAL_DMA_Abort_IT+0x1dc>)
 80013ee:	4293      	cmp	r3, r2
 80013f0:	d020      	beq.n	8001434 <HAL_DMA_Abort_IT+0x188>
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	4a2b      	ldr	r2, [pc, #172]	; (80014a4 <HAL_DMA_Abort_IT+0x1f8>)
 80013f8:	4293      	cmp	r3, r2
 80013fa:	d019      	beq.n	8001430 <HAL_DMA_Abort_IT+0x184>
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	4a29      	ldr	r2, [pc, #164]	; (80014a8 <HAL_DMA_Abort_IT+0x1fc>)
 8001402:	4293      	cmp	r3, r2
 8001404:	d012      	beq.n	800142c <HAL_DMA_Abort_IT+0x180>
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	4a28      	ldr	r2, [pc, #160]	; (80014ac <HAL_DMA_Abort_IT+0x200>)
 800140c:	4293      	cmp	r3, r2
 800140e:	d00a      	beq.n	8001426 <HAL_DMA_Abort_IT+0x17a>
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	4a26      	ldr	r2, [pc, #152]	; (80014b0 <HAL_DMA_Abort_IT+0x204>)
 8001416:	4293      	cmp	r3, r2
 8001418:	d102      	bne.n	8001420 <HAL_DMA_Abort_IT+0x174>
 800141a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800141e:	e01b      	b.n	8001458 <HAL_DMA_Abort_IT+0x1ac>
 8001420:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001424:	e018      	b.n	8001458 <HAL_DMA_Abort_IT+0x1ac>
 8001426:	f44f 7380 	mov.w	r3, #256	; 0x100
 800142a:	e015      	b.n	8001458 <HAL_DMA_Abort_IT+0x1ac>
 800142c:	2310      	movs	r3, #16
 800142e:	e013      	b.n	8001458 <HAL_DMA_Abort_IT+0x1ac>
 8001430:	2301      	movs	r3, #1
 8001432:	e011      	b.n	8001458 <HAL_DMA_Abort_IT+0x1ac>
 8001434:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001438:	e00e      	b.n	8001458 <HAL_DMA_Abort_IT+0x1ac>
 800143a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800143e:	e00b      	b.n	8001458 <HAL_DMA_Abort_IT+0x1ac>
 8001440:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001444:	e008      	b.n	8001458 <HAL_DMA_Abort_IT+0x1ac>
 8001446:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800144a:	e005      	b.n	8001458 <HAL_DMA_Abort_IT+0x1ac>
 800144c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001450:	e002      	b.n	8001458 <HAL_DMA_Abort_IT+0x1ac>
 8001452:	2310      	movs	r3, #16
 8001454:	e000      	b.n	8001458 <HAL_DMA_Abort_IT+0x1ac>
 8001456:	2301      	movs	r3, #1
 8001458:	4a17      	ldr	r2, [pc, #92]	; (80014b8 <HAL_DMA_Abort_IT+0x20c>)
 800145a:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	2201      	movs	r2, #1
 8001460:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	2200      	movs	r2, #0
 8001468:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001470:	2b00      	cmp	r3, #0
 8001472:	d003      	beq.n	800147c <HAL_DMA_Abort_IT+0x1d0>
    {
      hdma->XferAbortCallback(hdma);
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001478:	6878      	ldr	r0, [r7, #4]
 800147a:	4798      	blx	r3
    } 
  }
  return status;
 800147c:	7bfb      	ldrb	r3, [r7, #15]
}
 800147e:	4618      	mov	r0, r3
 8001480:	3710      	adds	r7, #16
 8001482:	46bd      	mov	sp, r7
 8001484:	bd80      	pop	{r7, pc}
 8001486:	bf00      	nop
 8001488:	40020080 	.word	0x40020080
 800148c:	40020008 	.word	0x40020008
 8001490:	4002001c 	.word	0x4002001c
 8001494:	40020030 	.word	0x40020030
 8001498:	40020044 	.word	0x40020044
 800149c:	40020058 	.word	0x40020058
 80014a0:	4002006c 	.word	0x4002006c
 80014a4:	40020408 	.word	0x40020408
 80014a8:	4002041c 	.word	0x4002041c
 80014ac:	40020430 	.word	0x40020430
 80014b0:	40020444 	.word	0x40020444
 80014b4:	40020400 	.word	0x40020400
 80014b8:	40020000 	.word	0x40020000

080014bc <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b084      	sub	sp, #16
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014d8:	2204      	movs	r2, #4
 80014da:	409a      	lsls	r2, r3
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	4013      	ands	r3, r2
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	f000 80f1 	beq.w	80016c8 <HAL_DMA_IRQHandler+0x20c>
 80014e6:	68bb      	ldr	r3, [r7, #8]
 80014e8:	f003 0304 	and.w	r3, r3, #4
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	f000 80eb 	beq.w	80016c8 <HAL_DMA_IRQHandler+0x20c>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	f003 0320 	and.w	r3, r3, #32
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d107      	bne.n	8001510 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	681a      	ldr	r2, [r3, #0]
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	f022 0204 	bic.w	r2, r2, #4
 800150e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	461a      	mov	r2, r3
 8001516:	4b5f      	ldr	r3, [pc, #380]	; (8001694 <HAL_DMA_IRQHandler+0x1d8>)
 8001518:	429a      	cmp	r2, r3
 800151a:	d958      	bls.n	80015ce <HAL_DMA_IRQHandler+0x112>
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	4a5d      	ldr	r2, [pc, #372]	; (8001698 <HAL_DMA_IRQHandler+0x1dc>)
 8001522:	4293      	cmp	r3, r2
 8001524:	d04f      	beq.n	80015c6 <HAL_DMA_IRQHandler+0x10a>
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	4a5c      	ldr	r2, [pc, #368]	; (800169c <HAL_DMA_IRQHandler+0x1e0>)
 800152c:	4293      	cmp	r3, r2
 800152e:	d048      	beq.n	80015c2 <HAL_DMA_IRQHandler+0x106>
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	4a5a      	ldr	r2, [pc, #360]	; (80016a0 <HAL_DMA_IRQHandler+0x1e4>)
 8001536:	4293      	cmp	r3, r2
 8001538:	d040      	beq.n	80015bc <HAL_DMA_IRQHandler+0x100>
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	4a59      	ldr	r2, [pc, #356]	; (80016a4 <HAL_DMA_IRQHandler+0x1e8>)
 8001540:	4293      	cmp	r3, r2
 8001542:	d038      	beq.n	80015b6 <HAL_DMA_IRQHandler+0xfa>
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	4a57      	ldr	r2, [pc, #348]	; (80016a8 <HAL_DMA_IRQHandler+0x1ec>)
 800154a:	4293      	cmp	r3, r2
 800154c:	d030      	beq.n	80015b0 <HAL_DMA_IRQHandler+0xf4>
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	4a56      	ldr	r2, [pc, #344]	; (80016ac <HAL_DMA_IRQHandler+0x1f0>)
 8001554:	4293      	cmp	r3, r2
 8001556:	d028      	beq.n	80015aa <HAL_DMA_IRQHandler+0xee>
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	4a4d      	ldr	r2, [pc, #308]	; (8001694 <HAL_DMA_IRQHandler+0x1d8>)
 800155e:	4293      	cmp	r3, r2
 8001560:	d020      	beq.n	80015a4 <HAL_DMA_IRQHandler+0xe8>
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	4a52      	ldr	r2, [pc, #328]	; (80016b0 <HAL_DMA_IRQHandler+0x1f4>)
 8001568:	4293      	cmp	r3, r2
 800156a:	d019      	beq.n	80015a0 <HAL_DMA_IRQHandler+0xe4>
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	4a50      	ldr	r2, [pc, #320]	; (80016b4 <HAL_DMA_IRQHandler+0x1f8>)
 8001572:	4293      	cmp	r3, r2
 8001574:	d012      	beq.n	800159c <HAL_DMA_IRQHandler+0xe0>
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	4a4f      	ldr	r2, [pc, #316]	; (80016b8 <HAL_DMA_IRQHandler+0x1fc>)
 800157c:	4293      	cmp	r3, r2
 800157e:	d00a      	beq.n	8001596 <HAL_DMA_IRQHandler+0xda>
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	4a4d      	ldr	r2, [pc, #308]	; (80016bc <HAL_DMA_IRQHandler+0x200>)
 8001586:	4293      	cmp	r3, r2
 8001588:	d102      	bne.n	8001590 <HAL_DMA_IRQHandler+0xd4>
 800158a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800158e:	e01b      	b.n	80015c8 <HAL_DMA_IRQHandler+0x10c>
 8001590:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001594:	e018      	b.n	80015c8 <HAL_DMA_IRQHandler+0x10c>
 8001596:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800159a:	e015      	b.n	80015c8 <HAL_DMA_IRQHandler+0x10c>
 800159c:	2340      	movs	r3, #64	; 0x40
 800159e:	e013      	b.n	80015c8 <HAL_DMA_IRQHandler+0x10c>
 80015a0:	2304      	movs	r3, #4
 80015a2:	e011      	b.n	80015c8 <HAL_DMA_IRQHandler+0x10c>
 80015a4:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80015a8:	e00e      	b.n	80015c8 <HAL_DMA_IRQHandler+0x10c>
 80015aa:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80015ae:	e00b      	b.n	80015c8 <HAL_DMA_IRQHandler+0x10c>
 80015b0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80015b4:	e008      	b.n	80015c8 <HAL_DMA_IRQHandler+0x10c>
 80015b6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80015ba:	e005      	b.n	80015c8 <HAL_DMA_IRQHandler+0x10c>
 80015bc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80015c0:	e002      	b.n	80015c8 <HAL_DMA_IRQHandler+0x10c>
 80015c2:	2340      	movs	r3, #64	; 0x40
 80015c4:	e000      	b.n	80015c8 <HAL_DMA_IRQHandler+0x10c>
 80015c6:	2304      	movs	r3, #4
 80015c8:	4a3d      	ldr	r2, [pc, #244]	; (80016c0 <HAL_DMA_IRQHandler+0x204>)
 80015ca:	6053      	str	r3, [r2, #4]
 80015cc:	e057      	b.n	800167e <HAL_DMA_IRQHandler+0x1c2>
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	4a31      	ldr	r2, [pc, #196]	; (8001698 <HAL_DMA_IRQHandler+0x1dc>)
 80015d4:	4293      	cmp	r3, r2
 80015d6:	d04f      	beq.n	8001678 <HAL_DMA_IRQHandler+0x1bc>
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	4a2f      	ldr	r2, [pc, #188]	; (800169c <HAL_DMA_IRQHandler+0x1e0>)
 80015de:	4293      	cmp	r3, r2
 80015e0:	d048      	beq.n	8001674 <HAL_DMA_IRQHandler+0x1b8>
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	4a2e      	ldr	r2, [pc, #184]	; (80016a0 <HAL_DMA_IRQHandler+0x1e4>)
 80015e8:	4293      	cmp	r3, r2
 80015ea:	d040      	beq.n	800166e <HAL_DMA_IRQHandler+0x1b2>
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	4a2c      	ldr	r2, [pc, #176]	; (80016a4 <HAL_DMA_IRQHandler+0x1e8>)
 80015f2:	4293      	cmp	r3, r2
 80015f4:	d038      	beq.n	8001668 <HAL_DMA_IRQHandler+0x1ac>
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	4a2b      	ldr	r2, [pc, #172]	; (80016a8 <HAL_DMA_IRQHandler+0x1ec>)
 80015fc:	4293      	cmp	r3, r2
 80015fe:	d030      	beq.n	8001662 <HAL_DMA_IRQHandler+0x1a6>
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	4a29      	ldr	r2, [pc, #164]	; (80016ac <HAL_DMA_IRQHandler+0x1f0>)
 8001606:	4293      	cmp	r3, r2
 8001608:	d028      	beq.n	800165c <HAL_DMA_IRQHandler+0x1a0>
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	4a21      	ldr	r2, [pc, #132]	; (8001694 <HAL_DMA_IRQHandler+0x1d8>)
 8001610:	4293      	cmp	r3, r2
 8001612:	d020      	beq.n	8001656 <HAL_DMA_IRQHandler+0x19a>
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	4a25      	ldr	r2, [pc, #148]	; (80016b0 <HAL_DMA_IRQHandler+0x1f4>)
 800161a:	4293      	cmp	r3, r2
 800161c:	d019      	beq.n	8001652 <HAL_DMA_IRQHandler+0x196>
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	4a24      	ldr	r2, [pc, #144]	; (80016b4 <HAL_DMA_IRQHandler+0x1f8>)
 8001624:	4293      	cmp	r3, r2
 8001626:	d012      	beq.n	800164e <HAL_DMA_IRQHandler+0x192>
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	4a22      	ldr	r2, [pc, #136]	; (80016b8 <HAL_DMA_IRQHandler+0x1fc>)
 800162e:	4293      	cmp	r3, r2
 8001630:	d00a      	beq.n	8001648 <HAL_DMA_IRQHandler+0x18c>
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	4a21      	ldr	r2, [pc, #132]	; (80016bc <HAL_DMA_IRQHandler+0x200>)
 8001638:	4293      	cmp	r3, r2
 800163a:	d102      	bne.n	8001642 <HAL_DMA_IRQHandler+0x186>
 800163c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001640:	e01b      	b.n	800167a <HAL_DMA_IRQHandler+0x1be>
 8001642:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001646:	e018      	b.n	800167a <HAL_DMA_IRQHandler+0x1be>
 8001648:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800164c:	e015      	b.n	800167a <HAL_DMA_IRQHandler+0x1be>
 800164e:	2340      	movs	r3, #64	; 0x40
 8001650:	e013      	b.n	800167a <HAL_DMA_IRQHandler+0x1be>
 8001652:	2304      	movs	r3, #4
 8001654:	e011      	b.n	800167a <HAL_DMA_IRQHandler+0x1be>
 8001656:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800165a:	e00e      	b.n	800167a <HAL_DMA_IRQHandler+0x1be>
 800165c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001660:	e00b      	b.n	800167a <HAL_DMA_IRQHandler+0x1be>
 8001662:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001666:	e008      	b.n	800167a <HAL_DMA_IRQHandler+0x1be>
 8001668:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800166c:	e005      	b.n	800167a <HAL_DMA_IRQHandler+0x1be>
 800166e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001672:	e002      	b.n	800167a <HAL_DMA_IRQHandler+0x1be>
 8001674:	2340      	movs	r3, #64	; 0x40
 8001676:	e000      	b.n	800167a <HAL_DMA_IRQHandler+0x1be>
 8001678:	2304      	movs	r3, #4
 800167a:	4a12      	ldr	r2, [pc, #72]	; (80016c4 <HAL_DMA_IRQHandler+0x208>)
 800167c:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001682:	2b00      	cmp	r3, #0
 8001684:	f000 8136 	beq.w	80018f4 <HAL_DMA_IRQHandler+0x438>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800168c:	6878      	ldr	r0, [r7, #4]
 800168e:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8001690:	e130      	b.n	80018f4 <HAL_DMA_IRQHandler+0x438>
 8001692:	bf00      	nop
 8001694:	40020080 	.word	0x40020080
 8001698:	40020008 	.word	0x40020008
 800169c:	4002001c 	.word	0x4002001c
 80016a0:	40020030 	.word	0x40020030
 80016a4:	40020044 	.word	0x40020044
 80016a8:	40020058 	.word	0x40020058
 80016ac:	4002006c 	.word	0x4002006c
 80016b0:	40020408 	.word	0x40020408
 80016b4:	4002041c 	.word	0x4002041c
 80016b8:	40020430 	.word	0x40020430
 80016bc:	40020444 	.word	0x40020444
 80016c0:	40020400 	.word	0x40020400
 80016c4:	40020000 	.word	0x40020000
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016cc:	2202      	movs	r2, #2
 80016ce:	409a      	lsls	r2, r3
 80016d0:	68fb      	ldr	r3, [r7, #12]
 80016d2:	4013      	ands	r3, r2
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	f000 80dd 	beq.w	8001894 <HAL_DMA_IRQHandler+0x3d8>
 80016da:	68bb      	ldr	r3, [r7, #8]
 80016dc:	f003 0302 	and.w	r3, r3, #2
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	f000 80d7 	beq.w	8001894 <HAL_DMA_IRQHandler+0x3d8>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	f003 0320 	and.w	r3, r3, #32
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d10b      	bne.n	800170c <HAL_DMA_IRQHandler+0x250>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	681a      	ldr	r2, [r3, #0]
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	f022 020a 	bic.w	r2, r2, #10
 8001702:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	2201      	movs	r2, #1
 8001708:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	461a      	mov	r2, r3
 8001712:	4b7b      	ldr	r3, [pc, #492]	; (8001900 <HAL_DMA_IRQHandler+0x444>)
 8001714:	429a      	cmp	r2, r3
 8001716:	d958      	bls.n	80017ca <HAL_DMA_IRQHandler+0x30e>
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	4a79      	ldr	r2, [pc, #484]	; (8001904 <HAL_DMA_IRQHandler+0x448>)
 800171e:	4293      	cmp	r3, r2
 8001720:	d04f      	beq.n	80017c2 <HAL_DMA_IRQHandler+0x306>
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	4a78      	ldr	r2, [pc, #480]	; (8001908 <HAL_DMA_IRQHandler+0x44c>)
 8001728:	4293      	cmp	r3, r2
 800172a:	d048      	beq.n	80017be <HAL_DMA_IRQHandler+0x302>
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	4a76      	ldr	r2, [pc, #472]	; (800190c <HAL_DMA_IRQHandler+0x450>)
 8001732:	4293      	cmp	r3, r2
 8001734:	d040      	beq.n	80017b8 <HAL_DMA_IRQHandler+0x2fc>
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	4a75      	ldr	r2, [pc, #468]	; (8001910 <HAL_DMA_IRQHandler+0x454>)
 800173c:	4293      	cmp	r3, r2
 800173e:	d038      	beq.n	80017b2 <HAL_DMA_IRQHandler+0x2f6>
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	4a73      	ldr	r2, [pc, #460]	; (8001914 <HAL_DMA_IRQHandler+0x458>)
 8001746:	4293      	cmp	r3, r2
 8001748:	d030      	beq.n	80017ac <HAL_DMA_IRQHandler+0x2f0>
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	4a72      	ldr	r2, [pc, #456]	; (8001918 <HAL_DMA_IRQHandler+0x45c>)
 8001750:	4293      	cmp	r3, r2
 8001752:	d028      	beq.n	80017a6 <HAL_DMA_IRQHandler+0x2ea>
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	4a69      	ldr	r2, [pc, #420]	; (8001900 <HAL_DMA_IRQHandler+0x444>)
 800175a:	4293      	cmp	r3, r2
 800175c:	d020      	beq.n	80017a0 <HAL_DMA_IRQHandler+0x2e4>
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	4a6e      	ldr	r2, [pc, #440]	; (800191c <HAL_DMA_IRQHandler+0x460>)
 8001764:	4293      	cmp	r3, r2
 8001766:	d019      	beq.n	800179c <HAL_DMA_IRQHandler+0x2e0>
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	4a6c      	ldr	r2, [pc, #432]	; (8001920 <HAL_DMA_IRQHandler+0x464>)
 800176e:	4293      	cmp	r3, r2
 8001770:	d012      	beq.n	8001798 <HAL_DMA_IRQHandler+0x2dc>
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	4a6b      	ldr	r2, [pc, #428]	; (8001924 <HAL_DMA_IRQHandler+0x468>)
 8001778:	4293      	cmp	r3, r2
 800177a:	d00a      	beq.n	8001792 <HAL_DMA_IRQHandler+0x2d6>
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	4a69      	ldr	r2, [pc, #420]	; (8001928 <HAL_DMA_IRQHandler+0x46c>)
 8001782:	4293      	cmp	r3, r2
 8001784:	d102      	bne.n	800178c <HAL_DMA_IRQHandler+0x2d0>
 8001786:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800178a:	e01b      	b.n	80017c4 <HAL_DMA_IRQHandler+0x308>
 800178c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001790:	e018      	b.n	80017c4 <HAL_DMA_IRQHandler+0x308>
 8001792:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001796:	e015      	b.n	80017c4 <HAL_DMA_IRQHandler+0x308>
 8001798:	2320      	movs	r3, #32
 800179a:	e013      	b.n	80017c4 <HAL_DMA_IRQHandler+0x308>
 800179c:	2302      	movs	r3, #2
 800179e:	e011      	b.n	80017c4 <HAL_DMA_IRQHandler+0x308>
 80017a0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80017a4:	e00e      	b.n	80017c4 <HAL_DMA_IRQHandler+0x308>
 80017a6:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80017aa:	e00b      	b.n	80017c4 <HAL_DMA_IRQHandler+0x308>
 80017ac:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80017b0:	e008      	b.n	80017c4 <HAL_DMA_IRQHandler+0x308>
 80017b2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80017b6:	e005      	b.n	80017c4 <HAL_DMA_IRQHandler+0x308>
 80017b8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80017bc:	e002      	b.n	80017c4 <HAL_DMA_IRQHandler+0x308>
 80017be:	2320      	movs	r3, #32
 80017c0:	e000      	b.n	80017c4 <HAL_DMA_IRQHandler+0x308>
 80017c2:	2302      	movs	r3, #2
 80017c4:	4a59      	ldr	r2, [pc, #356]	; (800192c <HAL_DMA_IRQHandler+0x470>)
 80017c6:	6053      	str	r3, [r2, #4]
 80017c8:	e057      	b.n	800187a <HAL_DMA_IRQHandler+0x3be>
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	4a4d      	ldr	r2, [pc, #308]	; (8001904 <HAL_DMA_IRQHandler+0x448>)
 80017d0:	4293      	cmp	r3, r2
 80017d2:	d04f      	beq.n	8001874 <HAL_DMA_IRQHandler+0x3b8>
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	4a4b      	ldr	r2, [pc, #300]	; (8001908 <HAL_DMA_IRQHandler+0x44c>)
 80017da:	4293      	cmp	r3, r2
 80017dc:	d048      	beq.n	8001870 <HAL_DMA_IRQHandler+0x3b4>
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	4a4a      	ldr	r2, [pc, #296]	; (800190c <HAL_DMA_IRQHandler+0x450>)
 80017e4:	4293      	cmp	r3, r2
 80017e6:	d040      	beq.n	800186a <HAL_DMA_IRQHandler+0x3ae>
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	4a48      	ldr	r2, [pc, #288]	; (8001910 <HAL_DMA_IRQHandler+0x454>)
 80017ee:	4293      	cmp	r3, r2
 80017f0:	d038      	beq.n	8001864 <HAL_DMA_IRQHandler+0x3a8>
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	4a47      	ldr	r2, [pc, #284]	; (8001914 <HAL_DMA_IRQHandler+0x458>)
 80017f8:	4293      	cmp	r3, r2
 80017fa:	d030      	beq.n	800185e <HAL_DMA_IRQHandler+0x3a2>
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	4a45      	ldr	r2, [pc, #276]	; (8001918 <HAL_DMA_IRQHandler+0x45c>)
 8001802:	4293      	cmp	r3, r2
 8001804:	d028      	beq.n	8001858 <HAL_DMA_IRQHandler+0x39c>
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	4a3d      	ldr	r2, [pc, #244]	; (8001900 <HAL_DMA_IRQHandler+0x444>)
 800180c:	4293      	cmp	r3, r2
 800180e:	d020      	beq.n	8001852 <HAL_DMA_IRQHandler+0x396>
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	4a41      	ldr	r2, [pc, #260]	; (800191c <HAL_DMA_IRQHandler+0x460>)
 8001816:	4293      	cmp	r3, r2
 8001818:	d019      	beq.n	800184e <HAL_DMA_IRQHandler+0x392>
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	4a40      	ldr	r2, [pc, #256]	; (8001920 <HAL_DMA_IRQHandler+0x464>)
 8001820:	4293      	cmp	r3, r2
 8001822:	d012      	beq.n	800184a <HAL_DMA_IRQHandler+0x38e>
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	4a3e      	ldr	r2, [pc, #248]	; (8001924 <HAL_DMA_IRQHandler+0x468>)
 800182a:	4293      	cmp	r3, r2
 800182c:	d00a      	beq.n	8001844 <HAL_DMA_IRQHandler+0x388>
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	4a3d      	ldr	r2, [pc, #244]	; (8001928 <HAL_DMA_IRQHandler+0x46c>)
 8001834:	4293      	cmp	r3, r2
 8001836:	d102      	bne.n	800183e <HAL_DMA_IRQHandler+0x382>
 8001838:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800183c:	e01b      	b.n	8001876 <HAL_DMA_IRQHandler+0x3ba>
 800183e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001842:	e018      	b.n	8001876 <HAL_DMA_IRQHandler+0x3ba>
 8001844:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001848:	e015      	b.n	8001876 <HAL_DMA_IRQHandler+0x3ba>
 800184a:	2320      	movs	r3, #32
 800184c:	e013      	b.n	8001876 <HAL_DMA_IRQHandler+0x3ba>
 800184e:	2302      	movs	r3, #2
 8001850:	e011      	b.n	8001876 <HAL_DMA_IRQHandler+0x3ba>
 8001852:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001856:	e00e      	b.n	8001876 <HAL_DMA_IRQHandler+0x3ba>
 8001858:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800185c:	e00b      	b.n	8001876 <HAL_DMA_IRQHandler+0x3ba>
 800185e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001862:	e008      	b.n	8001876 <HAL_DMA_IRQHandler+0x3ba>
 8001864:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001868:	e005      	b.n	8001876 <HAL_DMA_IRQHandler+0x3ba>
 800186a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800186e:	e002      	b.n	8001876 <HAL_DMA_IRQHandler+0x3ba>
 8001870:	2320      	movs	r3, #32
 8001872:	e000      	b.n	8001876 <HAL_DMA_IRQHandler+0x3ba>
 8001874:	2302      	movs	r3, #2
 8001876:	4a2e      	ldr	r2, [pc, #184]	; (8001930 <HAL_DMA_IRQHandler+0x474>)
 8001878:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	2200      	movs	r2, #0
 800187e:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001886:	2b00      	cmp	r3, #0
 8001888:	d034      	beq.n	80018f4 <HAL_DMA_IRQHandler+0x438>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800188e:	6878      	ldr	r0, [r7, #4]
 8001890:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001892:	e02f      	b.n	80018f4 <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001898:	2208      	movs	r2, #8
 800189a:	409a      	lsls	r2, r3
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	4013      	ands	r3, r2
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d028      	beq.n	80018f6 <HAL_DMA_IRQHandler+0x43a>
 80018a4:	68bb      	ldr	r3, [r7, #8]
 80018a6:	f003 0308 	and.w	r3, r3, #8
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d023      	beq.n	80018f6 <HAL_DMA_IRQHandler+0x43a>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	681a      	ldr	r2, [r3, #0]
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	f022 020e 	bic.w	r2, r2, #14
 80018bc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80018c6:	2101      	movs	r1, #1
 80018c8:	fa01 f202 	lsl.w	r2, r1, r2
 80018cc:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	2201      	movs	r2, #1
 80018d2:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	2201      	movs	r2, #1
 80018d8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	2200      	movs	r2, #0
 80018e0:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d004      	beq.n	80018f6 <HAL_DMA_IRQHandler+0x43a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018f0:	6878      	ldr	r0, [r7, #4]
 80018f2:	4798      	blx	r3
    }
  }
  return;
 80018f4:	bf00      	nop
 80018f6:	bf00      	nop
}
 80018f8:	3710      	adds	r7, #16
 80018fa:	46bd      	mov	sp, r7
 80018fc:	bd80      	pop	{r7, pc}
 80018fe:	bf00      	nop
 8001900:	40020080 	.word	0x40020080
 8001904:	40020008 	.word	0x40020008
 8001908:	4002001c 	.word	0x4002001c
 800190c:	40020030 	.word	0x40020030
 8001910:	40020044 	.word	0x40020044
 8001914:	40020058 	.word	0x40020058
 8001918:	4002006c 	.word	0x4002006c
 800191c:	40020408 	.word	0x40020408
 8001920:	4002041c 	.word	0x4002041c
 8001924:	40020430 	.word	0x40020430
 8001928:	40020444 	.word	0x40020444
 800192c:	40020400 	.word	0x40020400
 8001930:	40020000 	.word	0x40020000

08001934 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001934:	b480      	push	{r7}
 8001936:	b085      	sub	sp, #20
 8001938:	af00      	add	r7, sp, #0
 800193a:	60f8      	str	r0, [r7, #12]
 800193c:	60b9      	str	r1, [r7, #8]
 800193e:	607a      	str	r2, [r7, #4]
 8001940:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800194a:	2101      	movs	r1, #1
 800194c:	fa01 f202 	lsl.w	r2, r1, r2
 8001950:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	683a      	ldr	r2, [r7, #0]
 8001958:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800195a:	68fb      	ldr	r3, [r7, #12]
 800195c:	685b      	ldr	r3, [r3, #4]
 800195e:	2b10      	cmp	r3, #16
 8001960:	d108      	bne.n	8001974 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	687a      	ldr	r2, [r7, #4]
 8001968:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	68ba      	ldr	r2, [r7, #8]
 8001970:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001972:	e007      	b.n	8001984 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	68ba      	ldr	r2, [r7, #8]
 800197a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	687a      	ldr	r2, [r7, #4]
 8001982:	60da      	str	r2, [r3, #12]
}
 8001984:	bf00      	nop
 8001986:	3714      	adds	r7, #20
 8001988:	46bd      	mov	sp, r7
 800198a:	bc80      	pop	{r7}
 800198c:	4770      	bx	lr
	...

08001990 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001990:	b480      	push	{r7}
 8001992:	b08b      	sub	sp, #44	; 0x2c
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]
 8001998:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800199a:	2300      	movs	r3, #0
 800199c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800199e:	2300      	movs	r3, #0
 80019a0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80019a2:	e169      	b.n	8001c78 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80019a4:	2201      	movs	r2, #1
 80019a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019a8:	fa02 f303 	lsl.w	r3, r2, r3
 80019ac:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80019ae:	683b      	ldr	r3, [r7, #0]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	69fa      	ldr	r2, [r7, #28]
 80019b4:	4013      	ands	r3, r2
 80019b6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80019b8:	69ba      	ldr	r2, [r7, #24]
 80019ba:	69fb      	ldr	r3, [r7, #28]
 80019bc:	429a      	cmp	r2, r3
 80019be:	f040 8158 	bne.w	8001c72 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80019c2:	683b      	ldr	r3, [r7, #0]
 80019c4:	685b      	ldr	r3, [r3, #4]
 80019c6:	4a9a      	ldr	r2, [pc, #616]	; (8001c30 <HAL_GPIO_Init+0x2a0>)
 80019c8:	4293      	cmp	r3, r2
 80019ca:	d05e      	beq.n	8001a8a <HAL_GPIO_Init+0xfa>
 80019cc:	4a98      	ldr	r2, [pc, #608]	; (8001c30 <HAL_GPIO_Init+0x2a0>)
 80019ce:	4293      	cmp	r3, r2
 80019d0:	d875      	bhi.n	8001abe <HAL_GPIO_Init+0x12e>
 80019d2:	4a98      	ldr	r2, [pc, #608]	; (8001c34 <HAL_GPIO_Init+0x2a4>)
 80019d4:	4293      	cmp	r3, r2
 80019d6:	d058      	beq.n	8001a8a <HAL_GPIO_Init+0xfa>
 80019d8:	4a96      	ldr	r2, [pc, #600]	; (8001c34 <HAL_GPIO_Init+0x2a4>)
 80019da:	4293      	cmp	r3, r2
 80019dc:	d86f      	bhi.n	8001abe <HAL_GPIO_Init+0x12e>
 80019de:	4a96      	ldr	r2, [pc, #600]	; (8001c38 <HAL_GPIO_Init+0x2a8>)
 80019e0:	4293      	cmp	r3, r2
 80019e2:	d052      	beq.n	8001a8a <HAL_GPIO_Init+0xfa>
 80019e4:	4a94      	ldr	r2, [pc, #592]	; (8001c38 <HAL_GPIO_Init+0x2a8>)
 80019e6:	4293      	cmp	r3, r2
 80019e8:	d869      	bhi.n	8001abe <HAL_GPIO_Init+0x12e>
 80019ea:	4a94      	ldr	r2, [pc, #592]	; (8001c3c <HAL_GPIO_Init+0x2ac>)
 80019ec:	4293      	cmp	r3, r2
 80019ee:	d04c      	beq.n	8001a8a <HAL_GPIO_Init+0xfa>
 80019f0:	4a92      	ldr	r2, [pc, #584]	; (8001c3c <HAL_GPIO_Init+0x2ac>)
 80019f2:	4293      	cmp	r3, r2
 80019f4:	d863      	bhi.n	8001abe <HAL_GPIO_Init+0x12e>
 80019f6:	4a92      	ldr	r2, [pc, #584]	; (8001c40 <HAL_GPIO_Init+0x2b0>)
 80019f8:	4293      	cmp	r3, r2
 80019fa:	d046      	beq.n	8001a8a <HAL_GPIO_Init+0xfa>
 80019fc:	4a90      	ldr	r2, [pc, #576]	; (8001c40 <HAL_GPIO_Init+0x2b0>)
 80019fe:	4293      	cmp	r3, r2
 8001a00:	d85d      	bhi.n	8001abe <HAL_GPIO_Init+0x12e>
 8001a02:	2b12      	cmp	r3, #18
 8001a04:	d82a      	bhi.n	8001a5c <HAL_GPIO_Init+0xcc>
 8001a06:	2b12      	cmp	r3, #18
 8001a08:	d859      	bhi.n	8001abe <HAL_GPIO_Init+0x12e>
 8001a0a:	a201      	add	r2, pc, #4	; (adr r2, 8001a10 <HAL_GPIO_Init+0x80>)
 8001a0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a10:	08001a8b 	.word	0x08001a8b
 8001a14:	08001a65 	.word	0x08001a65
 8001a18:	08001a77 	.word	0x08001a77
 8001a1c:	08001ab9 	.word	0x08001ab9
 8001a20:	08001abf 	.word	0x08001abf
 8001a24:	08001abf 	.word	0x08001abf
 8001a28:	08001abf 	.word	0x08001abf
 8001a2c:	08001abf 	.word	0x08001abf
 8001a30:	08001abf 	.word	0x08001abf
 8001a34:	08001abf 	.word	0x08001abf
 8001a38:	08001abf 	.word	0x08001abf
 8001a3c:	08001abf 	.word	0x08001abf
 8001a40:	08001abf 	.word	0x08001abf
 8001a44:	08001abf 	.word	0x08001abf
 8001a48:	08001abf 	.word	0x08001abf
 8001a4c:	08001abf 	.word	0x08001abf
 8001a50:	08001abf 	.word	0x08001abf
 8001a54:	08001a6d 	.word	0x08001a6d
 8001a58:	08001a81 	.word	0x08001a81
 8001a5c:	4a79      	ldr	r2, [pc, #484]	; (8001c44 <HAL_GPIO_Init+0x2b4>)
 8001a5e:	4293      	cmp	r3, r2
 8001a60:	d013      	beq.n	8001a8a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001a62:	e02c      	b.n	8001abe <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001a64:	683b      	ldr	r3, [r7, #0]
 8001a66:	68db      	ldr	r3, [r3, #12]
 8001a68:	623b      	str	r3, [r7, #32]
          break;
 8001a6a:	e029      	b.n	8001ac0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001a6c:	683b      	ldr	r3, [r7, #0]
 8001a6e:	68db      	ldr	r3, [r3, #12]
 8001a70:	3304      	adds	r3, #4
 8001a72:	623b      	str	r3, [r7, #32]
          break;
 8001a74:	e024      	b.n	8001ac0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001a76:	683b      	ldr	r3, [r7, #0]
 8001a78:	68db      	ldr	r3, [r3, #12]
 8001a7a:	3308      	adds	r3, #8
 8001a7c:	623b      	str	r3, [r7, #32]
          break;
 8001a7e:	e01f      	b.n	8001ac0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001a80:	683b      	ldr	r3, [r7, #0]
 8001a82:	68db      	ldr	r3, [r3, #12]
 8001a84:	330c      	adds	r3, #12
 8001a86:	623b      	str	r3, [r7, #32]
          break;
 8001a88:	e01a      	b.n	8001ac0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001a8a:	683b      	ldr	r3, [r7, #0]
 8001a8c:	689b      	ldr	r3, [r3, #8]
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d102      	bne.n	8001a98 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001a92:	2304      	movs	r3, #4
 8001a94:	623b      	str	r3, [r7, #32]
          break;
 8001a96:	e013      	b.n	8001ac0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001a98:	683b      	ldr	r3, [r7, #0]
 8001a9a:	689b      	ldr	r3, [r3, #8]
 8001a9c:	2b01      	cmp	r3, #1
 8001a9e:	d105      	bne.n	8001aac <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001aa0:	2308      	movs	r3, #8
 8001aa2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	69fa      	ldr	r2, [r7, #28]
 8001aa8:	611a      	str	r2, [r3, #16]
          break;
 8001aaa:	e009      	b.n	8001ac0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001aac:	2308      	movs	r3, #8
 8001aae:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	69fa      	ldr	r2, [r7, #28]
 8001ab4:	615a      	str	r2, [r3, #20]
          break;
 8001ab6:	e003      	b.n	8001ac0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	623b      	str	r3, [r7, #32]
          break;
 8001abc:	e000      	b.n	8001ac0 <HAL_GPIO_Init+0x130>
          break;
 8001abe:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001ac0:	69bb      	ldr	r3, [r7, #24]
 8001ac2:	2bff      	cmp	r3, #255	; 0xff
 8001ac4:	d801      	bhi.n	8001aca <HAL_GPIO_Init+0x13a>
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	e001      	b.n	8001ace <HAL_GPIO_Init+0x13e>
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	3304      	adds	r3, #4
 8001ace:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001ad0:	69bb      	ldr	r3, [r7, #24]
 8001ad2:	2bff      	cmp	r3, #255	; 0xff
 8001ad4:	d802      	bhi.n	8001adc <HAL_GPIO_Init+0x14c>
 8001ad6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ad8:	009b      	lsls	r3, r3, #2
 8001ada:	e002      	b.n	8001ae2 <HAL_GPIO_Init+0x152>
 8001adc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ade:	3b08      	subs	r3, #8
 8001ae0:	009b      	lsls	r3, r3, #2
 8001ae2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001ae4:	697b      	ldr	r3, [r7, #20]
 8001ae6:	681a      	ldr	r2, [r3, #0]
 8001ae8:	210f      	movs	r1, #15
 8001aea:	693b      	ldr	r3, [r7, #16]
 8001aec:	fa01 f303 	lsl.w	r3, r1, r3
 8001af0:	43db      	mvns	r3, r3
 8001af2:	401a      	ands	r2, r3
 8001af4:	6a39      	ldr	r1, [r7, #32]
 8001af6:	693b      	ldr	r3, [r7, #16]
 8001af8:	fa01 f303 	lsl.w	r3, r1, r3
 8001afc:	431a      	orrs	r2, r3
 8001afe:	697b      	ldr	r3, [r7, #20]
 8001b00:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001b02:	683b      	ldr	r3, [r7, #0]
 8001b04:	685b      	ldr	r3, [r3, #4]
 8001b06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	f000 80b1 	beq.w	8001c72 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001b10:	4b4d      	ldr	r3, [pc, #308]	; (8001c48 <HAL_GPIO_Init+0x2b8>)
 8001b12:	699b      	ldr	r3, [r3, #24]
 8001b14:	4a4c      	ldr	r2, [pc, #304]	; (8001c48 <HAL_GPIO_Init+0x2b8>)
 8001b16:	f043 0301 	orr.w	r3, r3, #1
 8001b1a:	6193      	str	r3, [r2, #24]
 8001b1c:	4b4a      	ldr	r3, [pc, #296]	; (8001c48 <HAL_GPIO_Init+0x2b8>)
 8001b1e:	699b      	ldr	r3, [r3, #24]
 8001b20:	f003 0301 	and.w	r3, r3, #1
 8001b24:	60bb      	str	r3, [r7, #8]
 8001b26:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001b28:	4a48      	ldr	r2, [pc, #288]	; (8001c4c <HAL_GPIO_Init+0x2bc>)
 8001b2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b2c:	089b      	lsrs	r3, r3, #2
 8001b2e:	3302      	adds	r3, #2
 8001b30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b34:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001b36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b38:	f003 0303 	and.w	r3, r3, #3
 8001b3c:	009b      	lsls	r3, r3, #2
 8001b3e:	220f      	movs	r2, #15
 8001b40:	fa02 f303 	lsl.w	r3, r2, r3
 8001b44:	43db      	mvns	r3, r3
 8001b46:	68fa      	ldr	r2, [r7, #12]
 8001b48:	4013      	ands	r3, r2
 8001b4a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	4a40      	ldr	r2, [pc, #256]	; (8001c50 <HAL_GPIO_Init+0x2c0>)
 8001b50:	4293      	cmp	r3, r2
 8001b52:	d013      	beq.n	8001b7c <HAL_GPIO_Init+0x1ec>
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	4a3f      	ldr	r2, [pc, #252]	; (8001c54 <HAL_GPIO_Init+0x2c4>)
 8001b58:	4293      	cmp	r3, r2
 8001b5a:	d00d      	beq.n	8001b78 <HAL_GPIO_Init+0x1e8>
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	4a3e      	ldr	r2, [pc, #248]	; (8001c58 <HAL_GPIO_Init+0x2c8>)
 8001b60:	4293      	cmp	r3, r2
 8001b62:	d007      	beq.n	8001b74 <HAL_GPIO_Init+0x1e4>
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	4a3d      	ldr	r2, [pc, #244]	; (8001c5c <HAL_GPIO_Init+0x2cc>)
 8001b68:	4293      	cmp	r3, r2
 8001b6a:	d101      	bne.n	8001b70 <HAL_GPIO_Init+0x1e0>
 8001b6c:	2303      	movs	r3, #3
 8001b6e:	e006      	b.n	8001b7e <HAL_GPIO_Init+0x1ee>
 8001b70:	2304      	movs	r3, #4
 8001b72:	e004      	b.n	8001b7e <HAL_GPIO_Init+0x1ee>
 8001b74:	2302      	movs	r3, #2
 8001b76:	e002      	b.n	8001b7e <HAL_GPIO_Init+0x1ee>
 8001b78:	2301      	movs	r3, #1
 8001b7a:	e000      	b.n	8001b7e <HAL_GPIO_Init+0x1ee>
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b80:	f002 0203 	and.w	r2, r2, #3
 8001b84:	0092      	lsls	r2, r2, #2
 8001b86:	4093      	lsls	r3, r2
 8001b88:	68fa      	ldr	r2, [r7, #12]
 8001b8a:	4313      	orrs	r3, r2
 8001b8c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001b8e:	492f      	ldr	r1, [pc, #188]	; (8001c4c <HAL_GPIO_Init+0x2bc>)
 8001b90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b92:	089b      	lsrs	r3, r3, #2
 8001b94:	3302      	adds	r3, #2
 8001b96:	68fa      	ldr	r2, [r7, #12]
 8001b98:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001b9c:	683b      	ldr	r3, [r7, #0]
 8001b9e:	685b      	ldr	r3, [r3, #4]
 8001ba0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d006      	beq.n	8001bb6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001ba8:	4b2d      	ldr	r3, [pc, #180]	; (8001c60 <HAL_GPIO_Init+0x2d0>)
 8001baa:	681a      	ldr	r2, [r3, #0]
 8001bac:	492c      	ldr	r1, [pc, #176]	; (8001c60 <HAL_GPIO_Init+0x2d0>)
 8001bae:	69bb      	ldr	r3, [r7, #24]
 8001bb0:	4313      	orrs	r3, r2
 8001bb2:	600b      	str	r3, [r1, #0]
 8001bb4:	e006      	b.n	8001bc4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001bb6:	4b2a      	ldr	r3, [pc, #168]	; (8001c60 <HAL_GPIO_Init+0x2d0>)
 8001bb8:	681a      	ldr	r2, [r3, #0]
 8001bba:	69bb      	ldr	r3, [r7, #24]
 8001bbc:	43db      	mvns	r3, r3
 8001bbe:	4928      	ldr	r1, [pc, #160]	; (8001c60 <HAL_GPIO_Init+0x2d0>)
 8001bc0:	4013      	ands	r3, r2
 8001bc2:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001bc4:	683b      	ldr	r3, [r7, #0]
 8001bc6:	685b      	ldr	r3, [r3, #4]
 8001bc8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d006      	beq.n	8001bde <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001bd0:	4b23      	ldr	r3, [pc, #140]	; (8001c60 <HAL_GPIO_Init+0x2d0>)
 8001bd2:	685a      	ldr	r2, [r3, #4]
 8001bd4:	4922      	ldr	r1, [pc, #136]	; (8001c60 <HAL_GPIO_Init+0x2d0>)
 8001bd6:	69bb      	ldr	r3, [r7, #24]
 8001bd8:	4313      	orrs	r3, r2
 8001bda:	604b      	str	r3, [r1, #4]
 8001bdc:	e006      	b.n	8001bec <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001bde:	4b20      	ldr	r3, [pc, #128]	; (8001c60 <HAL_GPIO_Init+0x2d0>)
 8001be0:	685a      	ldr	r2, [r3, #4]
 8001be2:	69bb      	ldr	r3, [r7, #24]
 8001be4:	43db      	mvns	r3, r3
 8001be6:	491e      	ldr	r1, [pc, #120]	; (8001c60 <HAL_GPIO_Init+0x2d0>)
 8001be8:	4013      	ands	r3, r2
 8001bea:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001bec:	683b      	ldr	r3, [r7, #0]
 8001bee:	685b      	ldr	r3, [r3, #4]
 8001bf0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d006      	beq.n	8001c06 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001bf8:	4b19      	ldr	r3, [pc, #100]	; (8001c60 <HAL_GPIO_Init+0x2d0>)
 8001bfa:	689a      	ldr	r2, [r3, #8]
 8001bfc:	4918      	ldr	r1, [pc, #96]	; (8001c60 <HAL_GPIO_Init+0x2d0>)
 8001bfe:	69bb      	ldr	r3, [r7, #24]
 8001c00:	4313      	orrs	r3, r2
 8001c02:	608b      	str	r3, [r1, #8]
 8001c04:	e006      	b.n	8001c14 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001c06:	4b16      	ldr	r3, [pc, #88]	; (8001c60 <HAL_GPIO_Init+0x2d0>)
 8001c08:	689a      	ldr	r2, [r3, #8]
 8001c0a:	69bb      	ldr	r3, [r7, #24]
 8001c0c:	43db      	mvns	r3, r3
 8001c0e:	4914      	ldr	r1, [pc, #80]	; (8001c60 <HAL_GPIO_Init+0x2d0>)
 8001c10:	4013      	ands	r3, r2
 8001c12:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001c14:	683b      	ldr	r3, [r7, #0]
 8001c16:	685b      	ldr	r3, [r3, #4]
 8001c18:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d021      	beq.n	8001c64 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001c20:	4b0f      	ldr	r3, [pc, #60]	; (8001c60 <HAL_GPIO_Init+0x2d0>)
 8001c22:	68da      	ldr	r2, [r3, #12]
 8001c24:	490e      	ldr	r1, [pc, #56]	; (8001c60 <HAL_GPIO_Init+0x2d0>)
 8001c26:	69bb      	ldr	r3, [r7, #24]
 8001c28:	4313      	orrs	r3, r2
 8001c2a:	60cb      	str	r3, [r1, #12]
 8001c2c:	e021      	b.n	8001c72 <HAL_GPIO_Init+0x2e2>
 8001c2e:	bf00      	nop
 8001c30:	10320000 	.word	0x10320000
 8001c34:	10310000 	.word	0x10310000
 8001c38:	10220000 	.word	0x10220000
 8001c3c:	10210000 	.word	0x10210000
 8001c40:	10120000 	.word	0x10120000
 8001c44:	10110000 	.word	0x10110000
 8001c48:	40021000 	.word	0x40021000
 8001c4c:	40010000 	.word	0x40010000
 8001c50:	40010800 	.word	0x40010800
 8001c54:	40010c00 	.word	0x40010c00
 8001c58:	40011000 	.word	0x40011000
 8001c5c:	40011400 	.word	0x40011400
 8001c60:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001c64:	4b0b      	ldr	r3, [pc, #44]	; (8001c94 <HAL_GPIO_Init+0x304>)
 8001c66:	68da      	ldr	r2, [r3, #12]
 8001c68:	69bb      	ldr	r3, [r7, #24]
 8001c6a:	43db      	mvns	r3, r3
 8001c6c:	4909      	ldr	r1, [pc, #36]	; (8001c94 <HAL_GPIO_Init+0x304>)
 8001c6e:	4013      	ands	r3, r2
 8001c70:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001c72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c74:	3301      	adds	r3, #1
 8001c76:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c78:	683b      	ldr	r3, [r7, #0]
 8001c7a:	681a      	ldr	r2, [r3, #0]
 8001c7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c7e:	fa22 f303 	lsr.w	r3, r2, r3
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	f47f ae8e 	bne.w	80019a4 <HAL_GPIO_Init+0x14>
  }
}
 8001c88:	bf00      	nop
 8001c8a:	bf00      	nop
 8001c8c:	372c      	adds	r7, #44	; 0x2c
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bc80      	pop	{r7}
 8001c92:	4770      	bx	lr
 8001c94:	40010400 	.word	0x40010400

08001c98 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b084      	sub	sp, #16
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d101      	bne.n	8001caa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001ca6:	2301      	movs	r3, #1
 8001ca8:	e12b      	b.n	8001f02 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001cb0:	b2db      	uxtb	r3, r3
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d106      	bne.n	8001cc4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	2200      	movs	r2, #0
 8001cba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001cbe:	6878      	ldr	r0, [r7, #4]
 8001cc0:	f7fe fe9a 	bl	80009f8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	2224      	movs	r2, #36	; 0x24
 8001cc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	681a      	ldr	r2, [r3, #0]
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	f022 0201 	bic.w	r2, r2, #1
 8001cda:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	681a      	ldr	r2, [r3, #0]
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001cea:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	681a      	ldr	r2, [r3, #0]
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001cfa:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001cfc:	f001 fb18 	bl	8003330 <HAL_RCC_GetPCLK1Freq>
 8001d00:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	685b      	ldr	r3, [r3, #4]
 8001d06:	4a81      	ldr	r2, [pc, #516]	; (8001f0c <HAL_I2C_Init+0x274>)
 8001d08:	4293      	cmp	r3, r2
 8001d0a:	d807      	bhi.n	8001d1c <HAL_I2C_Init+0x84>
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	4a80      	ldr	r2, [pc, #512]	; (8001f10 <HAL_I2C_Init+0x278>)
 8001d10:	4293      	cmp	r3, r2
 8001d12:	bf94      	ite	ls
 8001d14:	2301      	movls	r3, #1
 8001d16:	2300      	movhi	r3, #0
 8001d18:	b2db      	uxtb	r3, r3
 8001d1a:	e006      	b.n	8001d2a <HAL_I2C_Init+0x92>
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	4a7d      	ldr	r2, [pc, #500]	; (8001f14 <HAL_I2C_Init+0x27c>)
 8001d20:	4293      	cmp	r3, r2
 8001d22:	bf94      	ite	ls
 8001d24:	2301      	movls	r3, #1
 8001d26:	2300      	movhi	r3, #0
 8001d28:	b2db      	uxtb	r3, r3
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d001      	beq.n	8001d32 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001d2e:	2301      	movs	r3, #1
 8001d30:	e0e7      	b.n	8001f02 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	4a78      	ldr	r2, [pc, #480]	; (8001f18 <HAL_I2C_Init+0x280>)
 8001d36:	fba2 2303 	umull	r2, r3, r2, r3
 8001d3a:	0c9b      	lsrs	r3, r3, #18
 8001d3c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	685b      	ldr	r3, [r3, #4]
 8001d44:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	68ba      	ldr	r2, [r7, #8]
 8001d4e:	430a      	orrs	r2, r1
 8001d50:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	6a1b      	ldr	r3, [r3, #32]
 8001d58:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	685b      	ldr	r3, [r3, #4]
 8001d60:	4a6a      	ldr	r2, [pc, #424]	; (8001f0c <HAL_I2C_Init+0x274>)
 8001d62:	4293      	cmp	r3, r2
 8001d64:	d802      	bhi.n	8001d6c <HAL_I2C_Init+0xd4>
 8001d66:	68bb      	ldr	r3, [r7, #8]
 8001d68:	3301      	adds	r3, #1
 8001d6a:	e009      	b.n	8001d80 <HAL_I2C_Init+0xe8>
 8001d6c:	68bb      	ldr	r3, [r7, #8]
 8001d6e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001d72:	fb02 f303 	mul.w	r3, r2, r3
 8001d76:	4a69      	ldr	r2, [pc, #420]	; (8001f1c <HAL_I2C_Init+0x284>)
 8001d78:	fba2 2303 	umull	r2, r3, r2, r3
 8001d7c:	099b      	lsrs	r3, r3, #6
 8001d7e:	3301      	adds	r3, #1
 8001d80:	687a      	ldr	r2, [r7, #4]
 8001d82:	6812      	ldr	r2, [r2, #0]
 8001d84:	430b      	orrs	r3, r1
 8001d86:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	69db      	ldr	r3, [r3, #28]
 8001d8e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8001d92:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	685b      	ldr	r3, [r3, #4]
 8001d9a:	495c      	ldr	r1, [pc, #368]	; (8001f0c <HAL_I2C_Init+0x274>)
 8001d9c:	428b      	cmp	r3, r1
 8001d9e:	d819      	bhi.n	8001dd4 <HAL_I2C_Init+0x13c>
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	1e59      	subs	r1, r3, #1
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	685b      	ldr	r3, [r3, #4]
 8001da8:	005b      	lsls	r3, r3, #1
 8001daa:	fbb1 f3f3 	udiv	r3, r1, r3
 8001dae:	1c59      	adds	r1, r3, #1
 8001db0:	f640 73fc 	movw	r3, #4092	; 0xffc
 8001db4:	400b      	ands	r3, r1
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d00a      	beq.n	8001dd0 <HAL_I2C_Init+0x138>
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	1e59      	subs	r1, r3, #1
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	685b      	ldr	r3, [r3, #4]
 8001dc2:	005b      	lsls	r3, r3, #1
 8001dc4:	fbb1 f3f3 	udiv	r3, r1, r3
 8001dc8:	3301      	adds	r3, #1
 8001dca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001dce:	e051      	b.n	8001e74 <HAL_I2C_Init+0x1dc>
 8001dd0:	2304      	movs	r3, #4
 8001dd2:	e04f      	b.n	8001e74 <HAL_I2C_Init+0x1dc>
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	689b      	ldr	r3, [r3, #8]
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d111      	bne.n	8001e00 <HAL_I2C_Init+0x168>
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	1e58      	subs	r0, r3, #1
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	6859      	ldr	r1, [r3, #4]
 8001de4:	460b      	mov	r3, r1
 8001de6:	005b      	lsls	r3, r3, #1
 8001de8:	440b      	add	r3, r1
 8001dea:	fbb0 f3f3 	udiv	r3, r0, r3
 8001dee:	3301      	adds	r3, #1
 8001df0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	bf0c      	ite	eq
 8001df8:	2301      	moveq	r3, #1
 8001dfa:	2300      	movne	r3, #0
 8001dfc:	b2db      	uxtb	r3, r3
 8001dfe:	e012      	b.n	8001e26 <HAL_I2C_Init+0x18e>
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	1e58      	subs	r0, r3, #1
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	6859      	ldr	r1, [r3, #4]
 8001e08:	460b      	mov	r3, r1
 8001e0a:	009b      	lsls	r3, r3, #2
 8001e0c:	440b      	add	r3, r1
 8001e0e:	0099      	lsls	r1, r3, #2
 8001e10:	440b      	add	r3, r1
 8001e12:	fbb0 f3f3 	udiv	r3, r0, r3
 8001e16:	3301      	adds	r3, #1
 8001e18:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	bf0c      	ite	eq
 8001e20:	2301      	moveq	r3, #1
 8001e22:	2300      	movne	r3, #0
 8001e24:	b2db      	uxtb	r3, r3
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d001      	beq.n	8001e2e <HAL_I2C_Init+0x196>
 8001e2a:	2301      	movs	r3, #1
 8001e2c:	e022      	b.n	8001e74 <HAL_I2C_Init+0x1dc>
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	689b      	ldr	r3, [r3, #8]
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d10e      	bne.n	8001e54 <HAL_I2C_Init+0x1bc>
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	1e58      	subs	r0, r3, #1
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	6859      	ldr	r1, [r3, #4]
 8001e3e:	460b      	mov	r3, r1
 8001e40:	005b      	lsls	r3, r3, #1
 8001e42:	440b      	add	r3, r1
 8001e44:	fbb0 f3f3 	udiv	r3, r0, r3
 8001e48:	3301      	adds	r3, #1
 8001e4a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001e4e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001e52:	e00f      	b.n	8001e74 <HAL_I2C_Init+0x1dc>
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	1e58      	subs	r0, r3, #1
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	6859      	ldr	r1, [r3, #4]
 8001e5c:	460b      	mov	r3, r1
 8001e5e:	009b      	lsls	r3, r3, #2
 8001e60:	440b      	add	r3, r1
 8001e62:	0099      	lsls	r1, r3, #2
 8001e64:	440b      	add	r3, r1
 8001e66:	fbb0 f3f3 	udiv	r3, r0, r3
 8001e6a:	3301      	adds	r3, #1
 8001e6c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001e70:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001e74:	6879      	ldr	r1, [r7, #4]
 8001e76:	6809      	ldr	r1, [r1, #0]
 8001e78:	4313      	orrs	r3, r2
 8001e7a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	69da      	ldr	r2, [r3, #28]
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	6a1b      	ldr	r3, [r3, #32]
 8001e8e:	431a      	orrs	r2, r3
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	430a      	orrs	r2, r1
 8001e96:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	689b      	ldr	r3, [r3, #8]
 8001e9e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8001ea2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8001ea6:	687a      	ldr	r2, [r7, #4]
 8001ea8:	6911      	ldr	r1, [r2, #16]
 8001eaa:	687a      	ldr	r2, [r7, #4]
 8001eac:	68d2      	ldr	r2, [r2, #12]
 8001eae:	4311      	orrs	r1, r2
 8001eb0:	687a      	ldr	r2, [r7, #4]
 8001eb2:	6812      	ldr	r2, [r2, #0]
 8001eb4:	430b      	orrs	r3, r1
 8001eb6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	68db      	ldr	r3, [r3, #12]
 8001ebe:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	695a      	ldr	r2, [r3, #20]
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	699b      	ldr	r3, [r3, #24]
 8001eca:	431a      	orrs	r2, r3
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	430a      	orrs	r2, r1
 8001ed2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	681a      	ldr	r2, [r3, #0]
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	f042 0201 	orr.w	r2, r2, #1
 8001ee2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	2220      	movs	r2, #32
 8001eee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	2200      	movs	r2, #0
 8001efc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001f00:	2300      	movs	r3, #0
}
 8001f02:	4618      	mov	r0, r3
 8001f04:	3710      	adds	r7, #16
 8001f06:	46bd      	mov	sp, r7
 8001f08:	bd80      	pop	{r7, pc}
 8001f0a:	bf00      	nop
 8001f0c:	000186a0 	.word	0x000186a0
 8001f10:	001e847f 	.word	0x001e847f
 8001f14:	003d08ff 	.word	0x003d08ff
 8001f18:	431bde83 	.word	0x431bde83
 8001f1c:	10624dd3 	.word	0x10624dd3

08001f20 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b08c      	sub	sp, #48	; 0x30
 8001f24:	af02      	add	r7, sp, #8
 8001f26:	60f8      	str	r0, [r7, #12]
 8001f28:	4608      	mov	r0, r1
 8001f2a:	4611      	mov	r1, r2
 8001f2c:	461a      	mov	r2, r3
 8001f2e:	4603      	mov	r3, r0
 8001f30:	817b      	strh	r3, [r7, #10]
 8001f32:	460b      	mov	r3, r1
 8001f34:	813b      	strh	r3, [r7, #8]
 8001f36:	4613      	mov	r3, r2
 8001f38:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001f3e:	f7fe ff69 	bl	8000e14 <HAL_GetTick>
 8001f42:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001f4a:	b2db      	uxtb	r3, r3
 8001f4c:	2b20      	cmp	r3, #32
 8001f4e:	f040 8244 	bne.w	80023da <HAL_I2C_Mem_Read+0x4ba>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001f52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f54:	9300      	str	r3, [sp, #0]
 8001f56:	2319      	movs	r3, #25
 8001f58:	2201      	movs	r2, #1
 8001f5a:	4982      	ldr	r1, [pc, #520]	; (8002164 <HAL_I2C_Mem_Read+0x244>)
 8001f5c:	68f8      	ldr	r0, [r7, #12]
 8001f5e:	f000 fb2f 	bl	80025c0 <I2C_WaitOnFlagUntilTimeout>
 8001f62:	4603      	mov	r3, r0
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d001      	beq.n	8001f6c <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8001f68:	2302      	movs	r3, #2
 8001f6a:	e237      	b.n	80023dc <HAL_I2C_Mem_Read+0x4bc>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001f72:	2b01      	cmp	r3, #1
 8001f74:	d101      	bne.n	8001f7a <HAL_I2C_Mem_Read+0x5a>
 8001f76:	2302      	movs	r3, #2
 8001f78:	e230      	b.n	80023dc <HAL_I2C_Mem_Read+0x4bc>
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	2201      	movs	r2, #1
 8001f7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	f003 0301 	and.w	r3, r3, #1
 8001f8c:	2b01      	cmp	r3, #1
 8001f8e:	d007      	beq.n	8001fa0 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	681a      	ldr	r2, [r3, #0]
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	f042 0201 	orr.w	r2, r2, #1
 8001f9e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	681a      	ldr	r2, [r3, #0]
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001fae:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	2222      	movs	r2, #34	; 0x22
 8001fb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	2240      	movs	r2, #64	; 0x40
 8001fbc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001fca:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8001fd0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001fd6:	b29a      	uxth	r2, r3
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	4a62      	ldr	r2, [pc, #392]	; (8002168 <HAL_I2C_Mem_Read+0x248>)
 8001fe0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001fe2:	88f8      	ldrh	r0, [r7, #6]
 8001fe4:	893a      	ldrh	r2, [r7, #8]
 8001fe6:	8979      	ldrh	r1, [r7, #10]
 8001fe8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fea:	9301      	str	r3, [sp, #4]
 8001fec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001fee:	9300      	str	r3, [sp, #0]
 8001ff0:	4603      	mov	r3, r0
 8001ff2:	68f8      	ldr	r0, [r7, #12]
 8001ff4:	f000 f9fc 	bl	80023f0 <I2C_RequestMemoryRead>
 8001ff8:	4603      	mov	r3, r0
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d001      	beq.n	8002002 <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 8001ffe:	2301      	movs	r3, #1
 8002000:	e1ec      	b.n	80023dc <HAL_I2C_Mem_Read+0x4bc>
    }

    if (hi2c->XferSize == 0U)
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002006:	2b00      	cmp	r3, #0
 8002008:	d113      	bne.n	8002032 <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800200a:	2300      	movs	r3, #0
 800200c:	61fb      	str	r3, [r7, #28]
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	695b      	ldr	r3, [r3, #20]
 8002014:	61fb      	str	r3, [r7, #28]
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	699b      	ldr	r3, [r3, #24]
 800201c:	61fb      	str	r3, [r7, #28]
 800201e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	681a      	ldr	r2, [r3, #0]
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800202e:	601a      	str	r2, [r3, #0]
 8002030:	e1c0      	b.n	80023b4 <HAL_I2C_Mem_Read+0x494>
    }
    else if (hi2c->XferSize == 1U)
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002036:	2b01      	cmp	r3, #1
 8002038:	d11e      	bne.n	8002078 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	681a      	ldr	r2, [r3, #0]
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002048:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800204a:	b672      	cpsid	i
}
 800204c:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800204e:	2300      	movs	r3, #0
 8002050:	61bb      	str	r3, [r7, #24]
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	695b      	ldr	r3, [r3, #20]
 8002058:	61bb      	str	r3, [r7, #24]
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	699b      	ldr	r3, [r3, #24]
 8002060:	61bb      	str	r3, [r7, #24]
 8002062:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	681a      	ldr	r2, [r3, #0]
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002072:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002074:	b662      	cpsie	i
}
 8002076:	e035      	b.n	80020e4 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800207c:	2b02      	cmp	r3, #2
 800207e:	d11e      	bne.n	80020be <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	681a      	ldr	r2, [r3, #0]
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800208e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002090:	b672      	cpsid	i
}
 8002092:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002094:	2300      	movs	r3, #0
 8002096:	617b      	str	r3, [r7, #20]
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	695b      	ldr	r3, [r3, #20]
 800209e:	617b      	str	r3, [r7, #20]
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	699b      	ldr	r3, [r3, #24]
 80020a6:	617b      	str	r3, [r7, #20]
 80020a8:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	681a      	ldr	r2, [r3, #0]
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80020b8:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80020ba:	b662      	cpsie	i
}
 80020bc:	e012      	b.n	80020e4 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	681a      	ldr	r2, [r3, #0]
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80020cc:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80020ce:	2300      	movs	r3, #0
 80020d0:	613b      	str	r3, [r7, #16]
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	695b      	ldr	r3, [r3, #20]
 80020d8:	613b      	str	r3, [r7, #16]
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	699b      	ldr	r3, [r3, #24]
 80020e0:	613b      	str	r3, [r7, #16]
 80020e2:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 80020e4:	e166      	b.n	80023b4 <HAL_I2C_Mem_Read+0x494>
    {
      if (hi2c->XferSize <= 3U)
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80020ea:	2b03      	cmp	r3, #3
 80020ec:	f200 811f 	bhi.w	800232e <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80020f4:	2b01      	cmp	r3, #1
 80020f6:	d123      	bne.n	8002140 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80020f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80020fa:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80020fc:	68f8      	ldr	r0, [r7, #12]
 80020fe:	f000 fb76 	bl	80027ee <I2C_WaitOnRXNEFlagUntilTimeout>
 8002102:	4603      	mov	r3, r0
 8002104:	2b00      	cmp	r3, #0
 8002106:	d001      	beq.n	800210c <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8002108:	2301      	movs	r3, #1
 800210a:	e167      	b.n	80023dc <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	691a      	ldr	r2, [r3, #16]
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002116:	b2d2      	uxtb	r2, r2
 8002118:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800211e:	1c5a      	adds	r2, r3, #1
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002128:	3b01      	subs	r3, #1
 800212a:	b29a      	uxth	r2, r3
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002134:	b29b      	uxth	r3, r3
 8002136:	3b01      	subs	r3, #1
 8002138:	b29a      	uxth	r2, r3
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	855a      	strh	r2, [r3, #42]	; 0x2a
 800213e:	e139      	b.n	80023b4 <HAL_I2C_Mem_Read+0x494>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002144:	2b02      	cmp	r3, #2
 8002146:	d152      	bne.n	80021ee <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002148:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800214a:	9300      	str	r3, [sp, #0]
 800214c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800214e:	2200      	movs	r2, #0
 8002150:	4906      	ldr	r1, [pc, #24]	; (800216c <HAL_I2C_Mem_Read+0x24c>)
 8002152:	68f8      	ldr	r0, [r7, #12]
 8002154:	f000 fa34 	bl	80025c0 <I2C_WaitOnFlagUntilTimeout>
 8002158:	4603      	mov	r3, r0
 800215a:	2b00      	cmp	r3, #0
 800215c:	d008      	beq.n	8002170 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 800215e:	2301      	movs	r3, #1
 8002160:	e13c      	b.n	80023dc <HAL_I2C_Mem_Read+0x4bc>
 8002162:	bf00      	nop
 8002164:	00100002 	.word	0x00100002
 8002168:	ffff0000 	.word	0xffff0000
 800216c:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8002170:	b672      	cpsid	i
}
 8002172:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	681a      	ldr	r2, [r3, #0]
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002182:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	691a      	ldr	r2, [r3, #16]
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800218e:	b2d2      	uxtb	r2, r2
 8002190:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002196:	1c5a      	adds	r2, r3, #1
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80021a0:	3b01      	subs	r3, #1
 80021a2:	b29a      	uxth	r2, r3
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80021ac:	b29b      	uxth	r3, r3
 80021ae:	3b01      	subs	r3, #1
 80021b0:	b29a      	uxth	r2, r3
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80021b6:	b662      	cpsie	i
}
 80021b8:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	691a      	ldr	r2, [r3, #16]
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021c4:	b2d2      	uxtb	r2, r2
 80021c6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021cc:	1c5a      	adds	r2, r3, #1
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80021d6:	3b01      	subs	r3, #1
 80021d8:	b29a      	uxth	r2, r3
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80021e2:	b29b      	uxth	r3, r3
 80021e4:	3b01      	subs	r3, #1
 80021e6:	b29a      	uxth	r2, r3
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	855a      	strh	r2, [r3, #42]	; 0x2a
 80021ec:	e0e2      	b.n	80023b4 <HAL_I2C_Mem_Read+0x494>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80021ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021f0:	9300      	str	r3, [sp, #0]
 80021f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80021f4:	2200      	movs	r2, #0
 80021f6:	497b      	ldr	r1, [pc, #492]	; (80023e4 <HAL_I2C_Mem_Read+0x4c4>)
 80021f8:	68f8      	ldr	r0, [r7, #12]
 80021fa:	f000 f9e1 	bl	80025c0 <I2C_WaitOnFlagUntilTimeout>
 80021fe:	4603      	mov	r3, r0
 8002200:	2b00      	cmp	r3, #0
 8002202:	d001      	beq.n	8002208 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8002204:	2301      	movs	r3, #1
 8002206:	e0e9      	b.n	80023dc <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	681a      	ldr	r2, [r3, #0]
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002216:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002218:	b672      	cpsid	i
}
 800221a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	691a      	ldr	r2, [r3, #16]
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002226:	b2d2      	uxtb	r2, r2
 8002228:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800222e:	1c5a      	adds	r2, r3, #1
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002238:	3b01      	subs	r3, #1
 800223a:	b29a      	uxth	r2, r3
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002244:	b29b      	uxth	r3, r3
 8002246:	3b01      	subs	r3, #1
 8002248:	b29a      	uxth	r2, r3
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800224e:	4b66      	ldr	r3, [pc, #408]	; (80023e8 <HAL_I2C_Mem_Read+0x4c8>)
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	08db      	lsrs	r3, r3, #3
 8002254:	4a65      	ldr	r2, [pc, #404]	; (80023ec <HAL_I2C_Mem_Read+0x4cc>)
 8002256:	fba2 2303 	umull	r2, r3, r2, r3
 800225a:	0a1a      	lsrs	r2, r3, #8
 800225c:	4613      	mov	r3, r2
 800225e:	009b      	lsls	r3, r3, #2
 8002260:	4413      	add	r3, r2
 8002262:	00da      	lsls	r2, r3, #3
 8002264:	1ad3      	subs	r3, r2, r3
 8002266:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8002268:	6a3b      	ldr	r3, [r7, #32]
 800226a:	3b01      	subs	r3, #1
 800226c:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 800226e:	6a3b      	ldr	r3, [r7, #32]
 8002270:	2b00      	cmp	r3, #0
 8002272:	d118      	bne.n	80022a6 <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	2200      	movs	r2, #0
 8002278:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	2220      	movs	r2, #32
 800227e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	2200      	movs	r2, #0
 8002286:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800228e:	f043 0220 	orr.w	r2, r3, #32
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8002296:	b662      	cpsie	i
}
 8002298:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	2200      	movs	r2, #0
 800229e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 80022a2:	2301      	movs	r3, #1
 80022a4:	e09a      	b.n	80023dc <HAL_I2C_Mem_Read+0x4bc>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	695b      	ldr	r3, [r3, #20]
 80022ac:	f003 0304 	and.w	r3, r3, #4
 80022b0:	2b04      	cmp	r3, #4
 80022b2:	d1d9      	bne.n	8002268 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	681a      	ldr	r2, [r3, #0]
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80022c2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	691a      	ldr	r2, [r3, #16]
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022ce:	b2d2      	uxtb	r2, r2
 80022d0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022d6:	1c5a      	adds	r2, r3, #1
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80022e0:	3b01      	subs	r3, #1
 80022e2:	b29a      	uxth	r2, r3
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80022ec:	b29b      	uxth	r3, r3
 80022ee:	3b01      	subs	r3, #1
 80022f0:	b29a      	uxth	r2, r3
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80022f6:	b662      	cpsie	i
}
 80022f8:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	691a      	ldr	r2, [r3, #16]
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002304:	b2d2      	uxtb	r2, r2
 8002306:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800230c:	1c5a      	adds	r2, r3, #1
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002316:	3b01      	subs	r3, #1
 8002318:	b29a      	uxth	r2, r3
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002322:	b29b      	uxth	r3, r3
 8002324:	3b01      	subs	r3, #1
 8002326:	b29a      	uxth	r2, r3
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800232c:	e042      	b.n	80023b4 <HAL_I2C_Mem_Read+0x494>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800232e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002330:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002332:	68f8      	ldr	r0, [r7, #12]
 8002334:	f000 fa5b 	bl	80027ee <I2C_WaitOnRXNEFlagUntilTimeout>
 8002338:	4603      	mov	r3, r0
 800233a:	2b00      	cmp	r3, #0
 800233c:	d001      	beq.n	8002342 <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 800233e:	2301      	movs	r3, #1
 8002340:	e04c      	b.n	80023dc <HAL_I2C_Mem_Read+0x4bc>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	691a      	ldr	r2, [r3, #16]
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800234c:	b2d2      	uxtb	r2, r2
 800234e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002354:	1c5a      	adds	r2, r3, #1
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800235e:	3b01      	subs	r3, #1
 8002360:	b29a      	uxth	r2, r3
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800236a:	b29b      	uxth	r3, r3
 800236c:	3b01      	subs	r3, #1
 800236e:	b29a      	uxth	r2, r3
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	695b      	ldr	r3, [r3, #20]
 800237a:	f003 0304 	and.w	r3, r3, #4
 800237e:	2b04      	cmp	r3, #4
 8002380:	d118      	bne.n	80023b4 <HAL_I2C_Mem_Read+0x494>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	691a      	ldr	r2, [r3, #16]
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800238c:	b2d2      	uxtb	r2, r2
 800238e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002394:	1c5a      	adds	r2, r3, #1
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800239e:	3b01      	subs	r3, #1
 80023a0:	b29a      	uxth	r2, r3
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80023aa:	b29b      	uxth	r3, r3
 80023ac:	3b01      	subs	r3, #1
 80023ae:	b29a      	uxth	r2, r3
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	f47f ae94 	bne.w	80020e6 <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	2220      	movs	r2, #32
 80023c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	2200      	movs	r2, #0
 80023ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	2200      	movs	r2, #0
 80023d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80023d6:	2300      	movs	r3, #0
 80023d8:	e000      	b.n	80023dc <HAL_I2C_Mem_Read+0x4bc>
  }
  else
  {
    return HAL_BUSY;
 80023da:	2302      	movs	r3, #2
  }
}
 80023dc:	4618      	mov	r0, r3
 80023de:	3728      	adds	r7, #40	; 0x28
 80023e0:	46bd      	mov	sp, r7
 80023e2:	bd80      	pop	{r7, pc}
 80023e4:	00010004 	.word	0x00010004
 80023e8:	20000000 	.word	0x20000000
 80023ec:	14f8b589 	.word	0x14f8b589

080023f0 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b088      	sub	sp, #32
 80023f4:	af02      	add	r7, sp, #8
 80023f6:	60f8      	str	r0, [r7, #12]
 80023f8:	4608      	mov	r0, r1
 80023fa:	4611      	mov	r1, r2
 80023fc:	461a      	mov	r2, r3
 80023fe:	4603      	mov	r3, r0
 8002400:	817b      	strh	r3, [r7, #10]
 8002402:	460b      	mov	r3, r1
 8002404:	813b      	strh	r3, [r7, #8]
 8002406:	4613      	mov	r3, r2
 8002408:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	681a      	ldr	r2, [r3, #0]
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002418:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	681a      	ldr	r2, [r3, #0]
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002428:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800242a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800242c:	9300      	str	r3, [sp, #0]
 800242e:	6a3b      	ldr	r3, [r7, #32]
 8002430:	2200      	movs	r2, #0
 8002432:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002436:	68f8      	ldr	r0, [r7, #12]
 8002438:	f000 f8c2 	bl	80025c0 <I2C_WaitOnFlagUntilTimeout>
 800243c:	4603      	mov	r3, r0
 800243e:	2b00      	cmp	r3, #0
 8002440:	d00d      	beq.n	800245e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800244c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002450:	d103      	bne.n	800245a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002458:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800245a:	2303      	movs	r3, #3
 800245c:	e0aa      	b.n	80025b4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800245e:	897b      	ldrh	r3, [r7, #10]
 8002460:	b2db      	uxtb	r3, r3
 8002462:	461a      	mov	r2, r3
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800246c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800246e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002470:	6a3a      	ldr	r2, [r7, #32]
 8002472:	4952      	ldr	r1, [pc, #328]	; (80025bc <I2C_RequestMemoryRead+0x1cc>)
 8002474:	68f8      	ldr	r0, [r7, #12]
 8002476:	f000 f8fa 	bl	800266e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800247a:	4603      	mov	r3, r0
 800247c:	2b00      	cmp	r3, #0
 800247e:	d001      	beq.n	8002484 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8002480:	2301      	movs	r3, #1
 8002482:	e097      	b.n	80025b4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002484:	2300      	movs	r3, #0
 8002486:	617b      	str	r3, [r7, #20]
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	695b      	ldr	r3, [r3, #20]
 800248e:	617b      	str	r3, [r7, #20]
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	699b      	ldr	r3, [r3, #24]
 8002496:	617b      	str	r3, [r7, #20]
 8002498:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800249a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800249c:	6a39      	ldr	r1, [r7, #32]
 800249e:	68f8      	ldr	r0, [r7, #12]
 80024a0:	f000 f964 	bl	800276c <I2C_WaitOnTXEFlagUntilTimeout>
 80024a4:	4603      	mov	r3, r0
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d00d      	beq.n	80024c6 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024ae:	2b04      	cmp	r3, #4
 80024b0:	d107      	bne.n	80024c2 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	681a      	ldr	r2, [r3, #0]
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80024c0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80024c2:	2301      	movs	r3, #1
 80024c4:	e076      	b.n	80025b4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80024c6:	88fb      	ldrh	r3, [r7, #6]
 80024c8:	2b01      	cmp	r3, #1
 80024ca:	d105      	bne.n	80024d8 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80024cc:	893b      	ldrh	r3, [r7, #8]
 80024ce:	b2da      	uxtb	r2, r3
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	611a      	str	r2, [r3, #16]
 80024d6:	e021      	b.n	800251c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80024d8:	893b      	ldrh	r3, [r7, #8]
 80024da:	0a1b      	lsrs	r3, r3, #8
 80024dc:	b29b      	uxth	r3, r3
 80024de:	b2da      	uxtb	r2, r3
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80024e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80024e8:	6a39      	ldr	r1, [r7, #32]
 80024ea:	68f8      	ldr	r0, [r7, #12]
 80024ec:	f000 f93e 	bl	800276c <I2C_WaitOnTXEFlagUntilTimeout>
 80024f0:	4603      	mov	r3, r0
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d00d      	beq.n	8002512 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024fa:	2b04      	cmp	r3, #4
 80024fc:	d107      	bne.n	800250e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	681a      	ldr	r2, [r3, #0]
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800250c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800250e:	2301      	movs	r3, #1
 8002510:	e050      	b.n	80025b4 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002512:	893b      	ldrh	r3, [r7, #8]
 8002514:	b2da      	uxtb	r2, r3
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800251c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800251e:	6a39      	ldr	r1, [r7, #32]
 8002520:	68f8      	ldr	r0, [r7, #12]
 8002522:	f000 f923 	bl	800276c <I2C_WaitOnTXEFlagUntilTimeout>
 8002526:	4603      	mov	r3, r0
 8002528:	2b00      	cmp	r3, #0
 800252a:	d00d      	beq.n	8002548 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002530:	2b04      	cmp	r3, #4
 8002532:	d107      	bne.n	8002544 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	681a      	ldr	r2, [r3, #0]
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002542:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002544:	2301      	movs	r3, #1
 8002546:	e035      	b.n	80025b4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	681a      	ldr	r2, [r3, #0]
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002556:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002558:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800255a:	9300      	str	r3, [sp, #0]
 800255c:	6a3b      	ldr	r3, [r7, #32]
 800255e:	2200      	movs	r2, #0
 8002560:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002564:	68f8      	ldr	r0, [r7, #12]
 8002566:	f000 f82b 	bl	80025c0 <I2C_WaitOnFlagUntilTimeout>
 800256a:	4603      	mov	r3, r0
 800256c:	2b00      	cmp	r3, #0
 800256e:	d00d      	beq.n	800258c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800257a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800257e:	d103      	bne.n	8002588 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002586:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002588:	2303      	movs	r3, #3
 800258a:	e013      	b.n	80025b4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800258c:	897b      	ldrh	r3, [r7, #10]
 800258e:	b2db      	uxtb	r3, r3
 8002590:	f043 0301 	orr.w	r3, r3, #1
 8002594:	b2da      	uxtb	r2, r3
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800259c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800259e:	6a3a      	ldr	r2, [r7, #32]
 80025a0:	4906      	ldr	r1, [pc, #24]	; (80025bc <I2C_RequestMemoryRead+0x1cc>)
 80025a2:	68f8      	ldr	r0, [r7, #12]
 80025a4:	f000 f863 	bl	800266e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80025a8:	4603      	mov	r3, r0
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d001      	beq.n	80025b2 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80025ae:	2301      	movs	r3, #1
 80025b0:	e000      	b.n	80025b4 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80025b2:	2300      	movs	r3, #0
}
 80025b4:	4618      	mov	r0, r3
 80025b6:	3718      	adds	r7, #24
 80025b8:	46bd      	mov	sp, r7
 80025ba:	bd80      	pop	{r7, pc}
 80025bc:	00010002 	.word	0x00010002

080025c0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	b084      	sub	sp, #16
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	60f8      	str	r0, [r7, #12]
 80025c8:	60b9      	str	r1, [r7, #8]
 80025ca:	603b      	str	r3, [r7, #0]
 80025cc:	4613      	mov	r3, r2
 80025ce:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80025d0:	e025      	b.n	800261e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80025d2:	683b      	ldr	r3, [r7, #0]
 80025d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025d8:	d021      	beq.n	800261e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80025da:	f7fe fc1b 	bl	8000e14 <HAL_GetTick>
 80025de:	4602      	mov	r2, r0
 80025e0:	69bb      	ldr	r3, [r7, #24]
 80025e2:	1ad3      	subs	r3, r2, r3
 80025e4:	683a      	ldr	r2, [r7, #0]
 80025e6:	429a      	cmp	r2, r3
 80025e8:	d302      	bcc.n	80025f0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80025ea:	683b      	ldr	r3, [r7, #0]
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d116      	bne.n	800261e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	2200      	movs	r2, #0
 80025f4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	2220      	movs	r2, #32
 80025fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	2200      	movs	r2, #0
 8002602:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800260a:	f043 0220 	orr.w	r2, r3, #32
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	2200      	movs	r2, #0
 8002616:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800261a:	2301      	movs	r3, #1
 800261c:	e023      	b.n	8002666 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800261e:	68bb      	ldr	r3, [r7, #8]
 8002620:	0c1b      	lsrs	r3, r3, #16
 8002622:	b2db      	uxtb	r3, r3
 8002624:	2b01      	cmp	r3, #1
 8002626:	d10d      	bne.n	8002644 <I2C_WaitOnFlagUntilTimeout+0x84>
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	695b      	ldr	r3, [r3, #20]
 800262e:	43da      	mvns	r2, r3
 8002630:	68bb      	ldr	r3, [r7, #8]
 8002632:	4013      	ands	r3, r2
 8002634:	b29b      	uxth	r3, r3
 8002636:	2b00      	cmp	r3, #0
 8002638:	bf0c      	ite	eq
 800263a:	2301      	moveq	r3, #1
 800263c:	2300      	movne	r3, #0
 800263e:	b2db      	uxtb	r3, r3
 8002640:	461a      	mov	r2, r3
 8002642:	e00c      	b.n	800265e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	699b      	ldr	r3, [r3, #24]
 800264a:	43da      	mvns	r2, r3
 800264c:	68bb      	ldr	r3, [r7, #8]
 800264e:	4013      	ands	r3, r2
 8002650:	b29b      	uxth	r3, r3
 8002652:	2b00      	cmp	r3, #0
 8002654:	bf0c      	ite	eq
 8002656:	2301      	moveq	r3, #1
 8002658:	2300      	movne	r3, #0
 800265a:	b2db      	uxtb	r3, r3
 800265c:	461a      	mov	r2, r3
 800265e:	79fb      	ldrb	r3, [r7, #7]
 8002660:	429a      	cmp	r2, r3
 8002662:	d0b6      	beq.n	80025d2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002664:	2300      	movs	r3, #0
}
 8002666:	4618      	mov	r0, r3
 8002668:	3710      	adds	r7, #16
 800266a:	46bd      	mov	sp, r7
 800266c:	bd80      	pop	{r7, pc}

0800266e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800266e:	b580      	push	{r7, lr}
 8002670:	b084      	sub	sp, #16
 8002672:	af00      	add	r7, sp, #0
 8002674:	60f8      	str	r0, [r7, #12]
 8002676:	60b9      	str	r1, [r7, #8]
 8002678:	607a      	str	r2, [r7, #4]
 800267a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800267c:	e051      	b.n	8002722 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	695b      	ldr	r3, [r3, #20]
 8002684:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002688:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800268c:	d123      	bne.n	80026d6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	681a      	ldr	r2, [r3, #0]
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800269c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80026a6:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	2200      	movs	r2, #0
 80026ac:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	2220      	movs	r2, #32
 80026b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	2200      	movs	r2, #0
 80026ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026c2:	f043 0204 	orr.w	r2, r3, #4
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	2200      	movs	r2, #0
 80026ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80026d2:	2301      	movs	r3, #1
 80026d4:	e046      	b.n	8002764 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026dc:	d021      	beq.n	8002722 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80026de:	f7fe fb99 	bl	8000e14 <HAL_GetTick>
 80026e2:	4602      	mov	r2, r0
 80026e4:	683b      	ldr	r3, [r7, #0]
 80026e6:	1ad3      	subs	r3, r2, r3
 80026e8:	687a      	ldr	r2, [r7, #4]
 80026ea:	429a      	cmp	r2, r3
 80026ec:	d302      	bcc.n	80026f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d116      	bne.n	8002722 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	2200      	movs	r2, #0
 80026f8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	2220      	movs	r2, #32
 80026fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	2200      	movs	r2, #0
 8002706:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800270e:	f043 0220 	orr.w	r2, r3, #32
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	2200      	movs	r2, #0
 800271a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800271e:	2301      	movs	r3, #1
 8002720:	e020      	b.n	8002764 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002722:	68bb      	ldr	r3, [r7, #8]
 8002724:	0c1b      	lsrs	r3, r3, #16
 8002726:	b2db      	uxtb	r3, r3
 8002728:	2b01      	cmp	r3, #1
 800272a:	d10c      	bne.n	8002746 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	695b      	ldr	r3, [r3, #20]
 8002732:	43da      	mvns	r2, r3
 8002734:	68bb      	ldr	r3, [r7, #8]
 8002736:	4013      	ands	r3, r2
 8002738:	b29b      	uxth	r3, r3
 800273a:	2b00      	cmp	r3, #0
 800273c:	bf14      	ite	ne
 800273e:	2301      	movne	r3, #1
 8002740:	2300      	moveq	r3, #0
 8002742:	b2db      	uxtb	r3, r3
 8002744:	e00b      	b.n	800275e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	699b      	ldr	r3, [r3, #24]
 800274c:	43da      	mvns	r2, r3
 800274e:	68bb      	ldr	r3, [r7, #8]
 8002750:	4013      	ands	r3, r2
 8002752:	b29b      	uxth	r3, r3
 8002754:	2b00      	cmp	r3, #0
 8002756:	bf14      	ite	ne
 8002758:	2301      	movne	r3, #1
 800275a:	2300      	moveq	r3, #0
 800275c:	b2db      	uxtb	r3, r3
 800275e:	2b00      	cmp	r3, #0
 8002760:	d18d      	bne.n	800267e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8002762:	2300      	movs	r3, #0
}
 8002764:	4618      	mov	r0, r3
 8002766:	3710      	adds	r7, #16
 8002768:	46bd      	mov	sp, r7
 800276a:	bd80      	pop	{r7, pc}

0800276c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b084      	sub	sp, #16
 8002770:	af00      	add	r7, sp, #0
 8002772:	60f8      	str	r0, [r7, #12]
 8002774:	60b9      	str	r1, [r7, #8]
 8002776:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002778:	e02d      	b.n	80027d6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800277a:	68f8      	ldr	r0, [r7, #12]
 800277c:	f000 f88d 	bl	800289a <I2C_IsAcknowledgeFailed>
 8002780:	4603      	mov	r3, r0
 8002782:	2b00      	cmp	r3, #0
 8002784:	d001      	beq.n	800278a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002786:	2301      	movs	r3, #1
 8002788:	e02d      	b.n	80027e6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800278a:	68bb      	ldr	r3, [r7, #8]
 800278c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002790:	d021      	beq.n	80027d6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002792:	f7fe fb3f 	bl	8000e14 <HAL_GetTick>
 8002796:	4602      	mov	r2, r0
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	1ad3      	subs	r3, r2, r3
 800279c:	68ba      	ldr	r2, [r7, #8]
 800279e:	429a      	cmp	r2, r3
 80027a0:	d302      	bcc.n	80027a8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80027a2:	68bb      	ldr	r3, [r7, #8]
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d116      	bne.n	80027d6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	2200      	movs	r2, #0
 80027ac:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	2220      	movs	r2, #32
 80027b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	2200      	movs	r2, #0
 80027ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027c2:	f043 0220 	orr.w	r2, r3, #32
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	2200      	movs	r2, #0
 80027ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80027d2:	2301      	movs	r3, #1
 80027d4:	e007      	b.n	80027e6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	695b      	ldr	r3, [r3, #20]
 80027dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80027e0:	2b80      	cmp	r3, #128	; 0x80
 80027e2:	d1ca      	bne.n	800277a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80027e4:	2300      	movs	r3, #0
}
 80027e6:	4618      	mov	r0, r3
 80027e8:	3710      	adds	r7, #16
 80027ea:	46bd      	mov	sp, r7
 80027ec:	bd80      	pop	{r7, pc}

080027ee <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80027ee:	b580      	push	{r7, lr}
 80027f0:	b084      	sub	sp, #16
 80027f2:	af00      	add	r7, sp, #0
 80027f4:	60f8      	str	r0, [r7, #12]
 80027f6:	60b9      	str	r1, [r7, #8]
 80027f8:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80027fa:	e042      	b.n	8002882 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	695b      	ldr	r3, [r3, #20]
 8002802:	f003 0310 	and.w	r3, r3, #16
 8002806:	2b10      	cmp	r3, #16
 8002808:	d119      	bne.n	800283e <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	f06f 0210 	mvn.w	r2, #16
 8002812:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	2200      	movs	r2, #0
 8002818:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	2220      	movs	r2, #32
 800281e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	2200      	movs	r2, #0
 8002826:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	2200      	movs	r2, #0
 8002836:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800283a:	2301      	movs	r3, #1
 800283c:	e029      	b.n	8002892 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800283e:	f7fe fae9 	bl	8000e14 <HAL_GetTick>
 8002842:	4602      	mov	r2, r0
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	1ad3      	subs	r3, r2, r3
 8002848:	68ba      	ldr	r2, [r7, #8]
 800284a:	429a      	cmp	r2, r3
 800284c:	d302      	bcc.n	8002854 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800284e:	68bb      	ldr	r3, [r7, #8]
 8002850:	2b00      	cmp	r3, #0
 8002852:	d116      	bne.n	8002882 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	2200      	movs	r2, #0
 8002858:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	2220      	movs	r2, #32
 800285e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	2200      	movs	r2, #0
 8002866:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800286e:	f043 0220 	orr.w	r2, r3, #32
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	2200      	movs	r2, #0
 800287a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800287e:	2301      	movs	r3, #1
 8002880:	e007      	b.n	8002892 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	695b      	ldr	r3, [r3, #20]
 8002888:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800288c:	2b40      	cmp	r3, #64	; 0x40
 800288e:	d1b5      	bne.n	80027fc <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002890:	2300      	movs	r3, #0
}
 8002892:	4618      	mov	r0, r3
 8002894:	3710      	adds	r7, #16
 8002896:	46bd      	mov	sp, r7
 8002898:	bd80      	pop	{r7, pc}

0800289a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800289a:	b480      	push	{r7}
 800289c:	b083      	sub	sp, #12
 800289e:	af00      	add	r7, sp, #0
 80028a0:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	695b      	ldr	r3, [r3, #20]
 80028a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80028ac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80028b0:	d11b      	bne.n	80028ea <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80028ba:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	2200      	movs	r2, #0
 80028c0:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	2220      	movs	r2, #32
 80028c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	2200      	movs	r2, #0
 80028ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028d6:	f043 0204 	orr.w	r2, r3, #4
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	2200      	movs	r2, #0
 80028e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80028e6:	2301      	movs	r3, #1
 80028e8:	e000      	b.n	80028ec <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80028ea:	2300      	movs	r3, #0
}
 80028ec:	4618      	mov	r0, r3
 80028ee:	370c      	adds	r7, #12
 80028f0:	46bd      	mov	sp, r7
 80028f2:	bc80      	pop	{r7}
 80028f4:	4770      	bx	lr
	...

080028f8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	b086      	sub	sp, #24
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	2b00      	cmp	r3, #0
 8002904:	d101      	bne.n	800290a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002906:	2301      	movs	r3, #1
 8002908:	e304      	b.n	8002f14 <HAL_RCC_OscConfig+0x61c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f003 0301 	and.w	r3, r3, #1
 8002912:	2b00      	cmp	r3, #0
 8002914:	f000 8087 	beq.w	8002a26 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002918:	4b92      	ldr	r3, [pc, #584]	; (8002b64 <HAL_RCC_OscConfig+0x26c>)
 800291a:	685b      	ldr	r3, [r3, #4]
 800291c:	f003 030c 	and.w	r3, r3, #12
 8002920:	2b04      	cmp	r3, #4
 8002922:	d00c      	beq.n	800293e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002924:	4b8f      	ldr	r3, [pc, #572]	; (8002b64 <HAL_RCC_OscConfig+0x26c>)
 8002926:	685b      	ldr	r3, [r3, #4]
 8002928:	f003 030c 	and.w	r3, r3, #12
 800292c:	2b08      	cmp	r3, #8
 800292e:	d112      	bne.n	8002956 <HAL_RCC_OscConfig+0x5e>
 8002930:	4b8c      	ldr	r3, [pc, #560]	; (8002b64 <HAL_RCC_OscConfig+0x26c>)
 8002932:	685b      	ldr	r3, [r3, #4]
 8002934:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002938:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800293c:	d10b      	bne.n	8002956 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800293e:	4b89      	ldr	r3, [pc, #548]	; (8002b64 <HAL_RCC_OscConfig+0x26c>)
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002946:	2b00      	cmp	r3, #0
 8002948:	d06c      	beq.n	8002a24 <HAL_RCC_OscConfig+0x12c>
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	689b      	ldr	r3, [r3, #8]
 800294e:	2b00      	cmp	r3, #0
 8002950:	d168      	bne.n	8002a24 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002952:	2301      	movs	r3, #1
 8002954:	e2de      	b.n	8002f14 <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	689b      	ldr	r3, [r3, #8]
 800295a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800295e:	d106      	bne.n	800296e <HAL_RCC_OscConfig+0x76>
 8002960:	4b80      	ldr	r3, [pc, #512]	; (8002b64 <HAL_RCC_OscConfig+0x26c>)
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	4a7f      	ldr	r2, [pc, #508]	; (8002b64 <HAL_RCC_OscConfig+0x26c>)
 8002966:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800296a:	6013      	str	r3, [r2, #0]
 800296c:	e02e      	b.n	80029cc <HAL_RCC_OscConfig+0xd4>
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	689b      	ldr	r3, [r3, #8]
 8002972:	2b00      	cmp	r3, #0
 8002974:	d10c      	bne.n	8002990 <HAL_RCC_OscConfig+0x98>
 8002976:	4b7b      	ldr	r3, [pc, #492]	; (8002b64 <HAL_RCC_OscConfig+0x26c>)
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	4a7a      	ldr	r2, [pc, #488]	; (8002b64 <HAL_RCC_OscConfig+0x26c>)
 800297c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002980:	6013      	str	r3, [r2, #0]
 8002982:	4b78      	ldr	r3, [pc, #480]	; (8002b64 <HAL_RCC_OscConfig+0x26c>)
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	4a77      	ldr	r2, [pc, #476]	; (8002b64 <HAL_RCC_OscConfig+0x26c>)
 8002988:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800298c:	6013      	str	r3, [r2, #0]
 800298e:	e01d      	b.n	80029cc <HAL_RCC_OscConfig+0xd4>
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	689b      	ldr	r3, [r3, #8]
 8002994:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002998:	d10c      	bne.n	80029b4 <HAL_RCC_OscConfig+0xbc>
 800299a:	4b72      	ldr	r3, [pc, #456]	; (8002b64 <HAL_RCC_OscConfig+0x26c>)
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	4a71      	ldr	r2, [pc, #452]	; (8002b64 <HAL_RCC_OscConfig+0x26c>)
 80029a0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80029a4:	6013      	str	r3, [r2, #0]
 80029a6:	4b6f      	ldr	r3, [pc, #444]	; (8002b64 <HAL_RCC_OscConfig+0x26c>)
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	4a6e      	ldr	r2, [pc, #440]	; (8002b64 <HAL_RCC_OscConfig+0x26c>)
 80029ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80029b0:	6013      	str	r3, [r2, #0]
 80029b2:	e00b      	b.n	80029cc <HAL_RCC_OscConfig+0xd4>
 80029b4:	4b6b      	ldr	r3, [pc, #428]	; (8002b64 <HAL_RCC_OscConfig+0x26c>)
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	4a6a      	ldr	r2, [pc, #424]	; (8002b64 <HAL_RCC_OscConfig+0x26c>)
 80029ba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80029be:	6013      	str	r3, [r2, #0]
 80029c0:	4b68      	ldr	r3, [pc, #416]	; (8002b64 <HAL_RCC_OscConfig+0x26c>)
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	4a67      	ldr	r2, [pc, #412]	; (8002b64 <HAL_RCC_OscConfig+0x26c>)
 80029c6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80029ca:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	689b      	ldr	r3, [r3, #8]
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d013      	beq.n	80029fc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029d4:	f7fe fa1e 	bl	8000e14 <HAL_GetTick>
 80029d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029da:	e008      	b.n	80029ee <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80029dc:	f7fe fa1a 	bl	8000e14 <HAL_GetTick>
 80029e0:	4602      	mov	r2, r0
 80029e2:	693b      	ldr	r3, [r7, #16]
 80029e4:	1ad3      	subs	r3, r2, r3
 80029e6:	2b64      	cmp	r3, #100	; 0x64
 80029e8:	d901      	bls.n	80029ee <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80029ea:	2303      	movs	r3, #3
 80029ec:	e292      	b.n	8002f14 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029ee:	4b5d      	ldr	r3, [pc, #372]	; (8002b64 <HAL_RCC_OscConfig+0x26c>)
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d0f0      	beq.n	80029dc <HAL_RCC_OscConfig+0xe4>
 80029fa:	e014      	b.n	8002a26 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029fc:	f7fe fa0a 	bl	8000e14 <HAL_GetTick>
 8002a00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a02:	e008      	b.n	8002a16 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a04:	f7fe fa06 	bl	8000e14 <HAL_GetTick>
 8002a08:	4602      	mov	r2, r0
 8002a0a:	693b      	ldr	r3, [r7, #16]
 8002a0c:	1ad3      	subs	r3, r2, r3
 8002a0e:	2b64      	cmp	r3, #100	; 0x64
 8002a10:	d901      	bls.n	8002a16 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002a12:	2303      	movs	r3, #3
 8002a14:	e27e      	b.n	8002f14 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a16:	4b53      	ldr	r3, [pc, #332]	; (8002b64 <HAL_RCC_OscConfig+0x26c>)
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d1f0      	bne.n	8002a04 <HAL_RCC_OscConfig+0x10c>
 8002a22:	e000      	b.n	8002a26 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a24:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f003 0302 	and.w	r3, r3, #2
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d063      	beq.n	8002afa <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002a32:	4b4c      	ldr	r3, [pc, #304]	; (8002b64 <HAL_RCC_OscConfig+0x26c>)
 8002a34:	685b      	ldr	r3, [r3, #4]
 8002a36:	f003 030c 	and.w	r3, r3, #12
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d00b      	beq.n	8002a56 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002a3e:	4b49      	ldr	r3, [pc, #292]	; (8002b64 <HAL_RCC_OscConfig+0x26c>)
 8002a40:	685b      	ldr	r3, [r3, #4]
 8002a42:	f003 030c 	and.w	r3, r3, #12
 8002a46:	2b08      	cmp	r3, #8
 8002a48:	d11c      	bne.n	8002a84 <HAL_RCC_OscConfig+0x18c>
 8002a4a:	4b46      	ldr	r3, [pc, #280]	; (8002b64 <HAL_RCC_OscConfig+0x26c>)
 8002a4c:	685b      	ldr	r3, [r3, #4]
 8002a4e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d116      	bne.n	8002a84 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002a56:	4b43      	ldr	r3, [pc, #268]	; (8002b64 <HAL_RCC_OscConfig+0x26c>)
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f003 0302 	and.w	r3, r3, #2
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d005      	beq.n	8002a6e <HAL_RCC_OscConfig+0x176>
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	695b      	ldr	r3, [r3, #20]
 8002a66:	2b01      	cmp	r3, #1
 8002a68:	d001      	beq.n	8002a6e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002a6a:	2301      	movs	r3, #1
 8002a6c:	e252      	b.n	8002f14 <HAL_RCC_OscConfig+0x61c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a6e:	4b3d      	ldr	r3, [pc, #244]	; (8002b64 <HAL_RCC_OscConfig+0x26c>)
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	699b      	ldr	r3, [r3, #24]
 8002a7a:	00db      	lsls	r3, r3, #3
 8002a7c:	4939      	ldr	r1, [pc, #228]	; (8002b64 <HAL_RCC_OscConfig+0x26c>)
 8002a7e:	4313      	orrs	r3, r2
 8002a80:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002a82:	e03a      	b.n	8002afa <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	695b      	ldr	r3, [r3, #20]
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d020      	beq.n	8002ace <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002a8c:	4b36      	ldr	r3, [pc, #216]	; (8002b68 <HAL_RCC_OscConfig+0x270>)
 8002a8e:	2201      	movs	r2, #1
 8002a90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a92:	f7fe f9bf 	bl	8000e14 <HAL_GetTick>
 8002a96:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a98:	e008      	b.n	8002aac <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a9a:	f7fe f9bb 	bl	8000e14 <HAL_GetTick>
 8002a9e:	4602      	mov	r2, r0
 8002aa0:	693b      	ldr	r3, [r7, #16]
 8002aa2:	1ad3      	subs	r3, r2, r3
 8002aa4:	2b02      	cmp	r3, #2
 8002aa6:	d901      	bls.n	8002aac <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002aa8:	2303      	movs	r3, #3
 8002aaa:	e233      	b.n	8002f14 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002aac:	4b2d      	ldr	r3, [pc, #180]	; (8002b64 <HAL_RCC_OscConfig+0x26c>)
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f003 0302 	and.w	r3, r3, #2
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d0f0      	beq.n	8002a9a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ab8:	4b2a      	ldr	r3, [pc, #168]	; (8002b64 <HAL_RCC_OscConfig+0x26c>)
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	699b      	ldr	r3, [r3, #24]
 8002ac4:	00db      	lsls	r3, r3, #3
 8002ac6:	4927      	ldr	r1, [pc, #156]	; (8002b64 <HAL_RCC_OscConfig+0x26c>)
 8002ac8:	4313      	orrs	r3, r2
 8002aca:	600b      	str	r3, [r1, #0]
 8002acc:	e015      	b.n	8002afa <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002ace:	4b26      	ldr	r3, [pc, #152]	; (8002b68 <HAL_RCC_OscConfig+0x270>)
 8002ad0:	2200      	movs	r2, #0
 8002ad2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ad4:	f7fe f99e 	bl	8000e14 <HAL_GetTick>
 8002ad8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ada:	e008      	b.n	8002aee <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002adc:	f7fe f99a 	bl	8000e14 <HAL_GetTick>
 8002ae0:	4602      	mov	r2, r0
 8002ae2:	693b      	ldr	r3, [r7, #16]
 8002ae4:	1ad3      	subs	r3, r2, r3
 8002ae6:	2b02      	cmp	r3, #2
 8002ae8:	d901      	bls.n	8002aee <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002aea:	2303      	movs	r3, #3
 8002aec:	e212      	b.n	8002f14 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002aee:	4b1d      	ldr	r3, [pc, #116]	; (8002b64 <HAL_RCC_OscConfig+0x26c>)
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f003 0302 	and.w	r3, r3, #2
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d1f0      	bne.n	8002adc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f003 0308 	and.w	r3, r3, #8
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d03a      	beq.n	8002b7c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	69db      	ldr	r3, [r3, #28]
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d019      	beq.n	8002b42 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002b0e:	4b17      	ldr	r3, [pc, #92]	; (8002b6c <HAL_RCC_OscConfig+0x274>)
 8002b10:	2201      	movs	r2, #1
 8002b12:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b14:	f7fe f97e 	bl	8000e14 <HAL_GetTick>
 8002b18:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b1a:	e008      	b.n	8002b2e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b1c:	f7fe f97a 	bl	8000e14 <HAL_GetTick>
 8002b20:	4602      	mov	r2, r0
 8002b22:	693b      	ldr	r3, [r7, #16]
 8002b24:	1ad3      	subs	r3, r2, r3
 8002b26:	2b02      	cmp	r3, #2
 8002b28:	d901      	bls.n	8002b2e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002b2a:	2303      	movs	r3, #3
 8002b2c:	e1f2      	b.n	8002f14 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b2e:	4b0d      	ldr	r3, [pc, #52]	; (8002b64 <HAL_RCC_OscConfig+0x26c>)
 8002b30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b32:	f003 0302 	and.w	r3, r3, #2
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d0f0      	beq.n	8002b1c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002b3a:	2001      	movs	r0, #1
 8002b3c:	f000 fc20 	bl	8003380 <RCC_Delay>
 8002b40:	e01c      	b.n	8002b7c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002b42:	4b0a      	ldr	r3, [pc, #40]	; (8002b6c <HAL_RCC_OscConfig+0x274>)
 8002b44:	2200      	movs	r2, #0
 8002b46:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b48:	f7fe f964 	bl	8000e14 <HAL_GetTick>
 8002b4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b4e:	e00f      	b.n	8002b70 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b50:	f7fe f960 	bl	8000e14 <HAL_GetTick>
 8002b54:	4602      	mov	r2, r0
 8002b56:	693b      	ldr	r3, [r7, #16]
 8002b58:	1ad3      	subs	r3, r2, r3
 8002b5a:	2b02      	cmp	r3, #2
 8002b5c:	d908      	bls.n	8002b70 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002b5e:	2303      	movs	r3, #3
 8002b60:	e1d8      	b.n	8002f14 <HAL_RCC_OscConfig+0x61c>
 8002b62:	bf00      	nop
 8002b64:	40021000 	.word	0x40021000
 8002b68:	42420000 	.word	0x42420000
 8002b6c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b70:	4b9b      	ldr	r3, [pc, #620]	; (8002de0 <HAL_RCC_OscConfig+0x4e8>)
 8002b72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b74:	f003 0302 	and.w	r3, r3, #2
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d1e9      	bne.n	8002b50 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	f003 0304 	and.w	r3, r3, #4
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	f000 80a6 	beq.w	8002cd6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002b8a:	2300      	movs	r3, #0
 8002b8c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002b8e:	4b94      	ldr	r3, [pc, #592]	; (8002de0 <HAL_RCC_OscConfig+0x4e8>)
 8002b90:	69db      	ldr	r3, [r3, #28]
 8002b92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d10d      	bne.n	8002bb6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b9a:	4b91      	ldr	r3, [pc, #580]	; (8002de0 <HAL_RCC_OscConfig+0x4e8>)
 8002b9c:	69db      	ldr	r3, [r3, #28]
 8002b9e:	4a90      	ldr	r2, [pc, #576]	; (8002de0 <HAL_RCC_OscConfig+0x4e8>)
 8002ba0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ba4:	61d3      	str	r3, [r2, #28]
 8002ba6:	4b8e      	ldr	r3, [pc, #568]	; (8002de0 <HAL_RCC_OscConfig+0x4e8>)
 8002ba8:	69db      	ldr	r3, [r3, #28]
 8002baa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bae:	60bb      	str	r3, [r7, #8]
 8002bb0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002bb2:	2301      	movs	r3, #1
 8002bb4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002bb6:	4b8b      	ldr	r3, [pc, #556]	; (8002de4 <HAL_RCC_OscConfig+0x4ec>)
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d118      	bne.n	8002bf4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002bc2:	4b88      	ldr	r3, [pc, #544]	; (8002de4 <HAL_RCC_OscConfig+0x4ec>)
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	4a87      	ldr	r2, [pc, #540]	; (8002de4 <HAL_RCC_OscConfig+0x4ec>)
 8002bc8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002bcc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002bce:	f7fe f921 	bl	8000e14 <HAL_GetTick>
 8002bd2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002bd4:	e008      	b.n	8002be8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002bd6:	f7fe f91d 	bl	8000e14 <HAL_GetTick>
 8002bda:	4602      	mov	r2, r0
 8002bdc:	693b      	ldr	r3, [r7, #16]
 8002bde:	1ad3      	subs	r3, r2, r3
 8002be0:	2b64      	cmp	r3, #100	; 0x64
 8002be2:	d901      	bls.n	8002be8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002be4:	2303      	movs	r3, #3
 8002be6:	e195      	b.n	8002f14 <HAL_RCC_OscConfig+0x61c>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002be8:	4b7e      	ldr	r3, [pc, #504]	; (8002de4 <HAL_RCC_OscConfig+0x4ec>)
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d0f0      	beq.n	8002bd6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	691b      	ldr	r3, [r3, #16]
 8002bf8:	2b01      	cmp	r3, #1
 8002bfa:	d106      	bne.n	8002c0a <HAL_RCC_OscConfig+0x312>
 8002bfc:	4b78      	ldr	r3, [pc, #480]	; (8002de0 <HAL_RCC_OscConfig+0x4e8>)
 8002bfe:	6a1b      	ldr	r3, [r3, #32]
 8002c00:	4a77      	ldr	r2, [pc, #476]	; (8002de0 <HAL_RCC_OscConfig+0x4e8>)
 8002c02:	f043 0301 	orr.w	r3, r3, #1
 8002c06:	6213      	str	r3, [r2, #32]
 8002c08:	e02d      	b.n	8002c66 <HAL_RCC_OscConfig+0x36e>
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	691b      	ldr	r3, [r3, #16]
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d10c      	bne.n	8002c2c <HAL_RCC_OscConfig+0x334>
 8002c12:	4b73      	ldr	r3, [pc, #460]	; (8002de0 <HAL_RCC_OscConfig+0x4e8>)
 8002c14:	6a1b      	ldr	r3, [r3, #32]
 8002c16:	4a72      	ldr	r2, [pc, #456]	; (8002de0 <HAL_RCC_OscConfig+0x4e8>)
 8002c18:	f023 0301 	bic.w	r3, r3, #1
 8002c1c:	6213      	str	r3, [r2, #32]
 8002c1e:	4b70      	ldr	r3, [pc, #448]	; (8002de0 <HAL_RCC_OscConfig+0x4e8>)
 8002c20:	6a1b      	ldr	r3, [r3, #32]
 8002c22:	4a6f      	ldr	r2, [pc, #444]	; (8002de0 <HAL_RCC_OscConfig+0x4e8>)
 8002c24:	f023 0304 	bic.w	r3, r3, #4
 8002c28:	6213      	str	r3, [r2, #32]
 8002c2a:	e01c      	b.n	8002c66 <HAL_RCC_OscConfig+0x36e>
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	691b      	ldr	r3, [r3, #16]
 8002c30:	2b05      	cmp	r3, #5
 8002c32:	d10c      	bne.n	8002c4e <HAL_RCC_OscConfig+0x356>
 8002c34:	4b6a      	ldr	r3, [pc, #424]	; (8002de0 <HAL_RCC_OscConfig+0x4e8>)
 8002c36:	6a1b      	ldr	r3, [r3, #32]
 8002c38:	4a69      	ldr	r2, [pc, #420]	; (8002de0 <HAL_RCC_OscConfig+0x4e8>)
 8002c3a:	f043 0304 	orr.w	r3, r3, #4
 8002c3e:	6213      	str	r3, [r2, #32]
 8002c40:	4b67      	ldr	r3, [pc, #412]	; (8002de0 <HAL_RCC_OscConfig+0x4e8>)
 8002c42:	6a1b      	ldr	r3, [r3, #32]
 8002c44:	4a66      	ldr	r2, [pc, #408]	; (8002de0 <HAL_RCC_OscConfig+0x4e8>)
 8002c46:	f043 0301 	orr.w	r3, r3, #1
 8002c4a:	6213      	str	r3, [r2, #32]
 8002c4c:	e00b      	b.n	8002c66 <HAL_RCC_OscConfig+0x36e>
 8002c4e:	4b64      	ldr	r3, [pc, #400]	; (8002de0 <HAL_RCC_OscConfig+0x4e8>)
 8002c50:	6a1b      	ldr	r3, [r3, #32]
 8002c52:	4a63      	ldr	r2, [pc, #396]	; (8002de0 <HAL_RCC_OscConfig+0x4e8>)
 8002c54:	f023 0301 	bic.w	r3, r3, #1
 8002c58:	6213      	str	r3, [r2, #32]
 8002c5a:	4b61      	ldr	r3, [pc, #388]	; (8002de0 <HAL_RCC_OscConfig+0x4e8>)
 8002c5c:	6a1b      	ldr	r3, [r3, #32]
 8002c5e:	4a60      	ldr	r2, [pc, #384]	; (8002de0 <HAL_RCC_OscConfig+0x4e8>)
 8002c60:	f023 0304 	bic.w	r3, r3, #4
 8002c64:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	691b      	ldr	r3, [r3, #16]
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d015      	beq.n	8002c9a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c6e:	f7fe f8d1 	bl	8000e14 <HAL_GetTick>
 8002c72:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c74:	e00a      	b.n	8002c8c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c76:	f7fe f8cd 	bl	8000e14 <HAL_GetTick>
 8002c7a:	4602      	mov	r2, r0
 8002c7c:	693b      	ldr	r3, [r7, #16]
 8002c7e:	1ad3      	subs	r3, r2, r3
 8002c80:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c84:	4293      	cmp	r3, r2
 8002c86:	d901      	bls.n	8002c8c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002c88:	2303      	movs	r3, #3
 8002c8a:	e143      	b.n	8002f14 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c8c:	4b54      	ldr	r3, [pc, #336]	; (8002de0 <HAL_RCC_OscConfig+0x4e8>)
 8002c8e:	6a1b      	ldr	r3, [r3, #32]
 8002c90:	f003 0302 	and.w	r3, r3, #2
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d0ee      	beq.n	8002c76 <HAL_RCC_OscConfig+0x37e>
 8002c98:	e014      	b.n	8002cc4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c9a:	f7fe f8bb 	bl	8000e14 <HAL_GetTick>
 8002c9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ca0:	e00a      	b.n	8002cb8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ca2:	f7fe f8b7 	bl	8000e14 <HAL_GetTick>
 8002ca6:	4602      	mov	r2, r0
 8002ca8:	693b      	ldr	r3, [r7, #16]
 8002caa:	1ad3      	subs	r3, r2, r3
 8002cac:	f241 3288 	movw	r2, #5000	; 0x1388
 8002cb0:	4293      	cmp	r3, r2
 8002cb2:	d901      	bls.n	8002cb8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002cb4:	2303      	movs	r3, #3
 8002cb6:	e12d      	b.n	8002f14 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002cb8:	4b49      	ldr	r3, [pc, #292]	; (8002de0 <HAL_RCC_OscConfig+0x4e8>)
 8002cba:	6a1b      	ldr	r3, [r3, #32]
 8002cbc:	f003 0302 	and.w	r3, r3, #2
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d1ee      	bne.n	8002ca2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002cc4:	7dfb      	ldrb	r3, [r7, #23]
 8002cc6:	2b01      	cmp	r3, #1
 8002cc8:	d105      	bne.n	8002cd6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002cca:	4b45      	ldr	r3, [pc, #276]	; (8002de0 <HAL_RCC_OscConfig+0x4e8>)
 8002ccc:	69db      	ldr	r3, [r3, #28]
 8002cce:	4a44      	ldr	r2, [pc, #272]	; (8002de0 <HAL_RCC_OscConfig+0x4e8>)
 8002cd0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002cd4:	61d3      	str	r3, [r2, #28]

#if defined(RCC_CR_PLL2ON)
  /*-------------------------------- PLL2 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL2(RCC_OscInitStruct->PLL2.PLL2State));
  if ((RCC_OscInitStruct->PLL2.PLL2State) != RCC_PLL2_NONE)
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	f000 808c 	beq.w	8002df8 <HAL_RCC_OscConfig+0x500>
  {
    /* This bit can not be cleared if the PLL2 clock is used indirectly as system
      clock (i.e. it is used as PLL clock entry that is used as system clock). */
    if ((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 8002ce0:	4b3f      	ldr	r3, [pc, #252]	; (8002de0 <HAL_RCC_OscConfig+0x4e8>)
 8002ce2:	685b      	ldr	r3, [r3, #4]
 8002ce4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ce8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002cec:	d10e      	bne.n	8002d0c <HAL_RCC_OscConfig+0x414>
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 8002cee:	4b3c      	ldr	r3, [pc, #240]	; (8002de0 <HAL_RCC_OscConfig+0x4e8>)
 8002cf0:	685b      	ldr	r3, [r3, #4]
 8002cf2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 8002cf6:	2b08      	cmp	r3, #8
 8002cf8:	d108      	bne.n	8002d0c <HAL_RCC_OscConfig+0x414>
        ((READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC)) == RCC_CFGR2_PREDIV1SRC_PLL2))
 8002cfa:	4b39      	ldr	r3, [pc, #228]	; (8002de0 <HAL_RCC_OscConfig+0x4e8>)
 8002cfc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cfe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 8002d02:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d06:	d101      	bne.n	8002d0c <HAL_RCC_OscConfig+0x414>
    {
      return HAL_ERROR;
 8002d08:	2301      	movs	r3, #1
 8002d0a:	e103      	b.n	8002f14 <HAL_RCC_OscConfig+0x61c>
    }
    else
    {
      if ((RCC_OscInitStruct->PLL2.PLL2State) == RCC_PLL2_ON)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d10:	2b02      	cmp	r3, #2
 8002d12:	d14e      	bne.n	8002db2 <HAL_RCC_OscConfig+0x4ba>
        assert_param(IS_RCC_PLL2_MUL(RCC_OscInitStruct->PLL2.PLL2MUL));
        assert_param(IS_RCC_HSE_PREDIV2(RCC_OscInitStruct->PLL2.HSEPrediv2Value));

        /* Prediv2 can be written only when the PLLI2S is disabled. */
        /* Return an error only if new value is different from the programmed value */
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON) && \
 8002d14:	4b32      	ldr	r3, [pc, #200]	; (8002de0 <HAL_RCC_OscConfig+0x4e8>)
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d009      	beq.n	8002d34 <HAL_RCC_OscConfig+0x43c>
            (__HAL_RCC_HSE_GET_PREDIV2() != RCC_OscInitStruct->PLL2.HSEPrediv2Value))
 8002d20:	4b2f      	ldr	r3, [pc, #188]	; (8002de0 <HAL_RCC_OscConfig+0x4e8>)
 8002d22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d24:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON) && \
 8002d2c:	429a      	cmp	r2, r3
 8002d2e:	d001      	beq.n	8002d34 <HAL_RCC_OscConfig+0x43c>
        {
          return HAL_ERROR;
 8002d30:	2301      	movs	r3, #1
 8002d32:	e0ef      	b.n	8002f14 <HAL_RCC_OscConfig+0x61c>
        }

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 8002d34:	4b2c      	ldr	r3, [pc, #176]	; (8002de8 <HAL_RCC_OscConfig+0x4f0>)
 8002d36:	2200      	movs	r2, #0
 8002d38:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d3a:	f7fe f86b 	bl	8000e14 <HAL_GetTick>
 8002d3e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 8002d40:	e008      	b.n	8002d54 <HAL_RCC_OscConfig+0x45c>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8002d42:	f7fe f867 	bl	8000e14 <HAL_GetTick>
 8002d46:	4602      	mov	r2, r0
 8002d48:	693b      	ldr	r3, [r7, #16]
 8002d4a:	1ad3      	subs	r3, r2, r3
 8002d4c:	2b64      	cmp	r3, #100	; 0x64
 8002d4e:	d901      	bls.n	8002d54 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8002d50:	2303      	movs	r3, #3
 8002d52:	e0df      	b.n	8002f14 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 8002d54:	4b22      	ldr	r3, [pc, #136]	; (8002de0 <HAL_RCC_OscConfig+0x4e8>)
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d1f0      	bne.n	8002d42 <HAL_RCC_OscConfig+0x44a>
          }
        }

        /* Configure the HSE prediv2 factor --------------------------------*/
        __HAL_RCC_HSE_PREDIV2_CONFIG(RCC_OscInitStruct->PLL2.HSEPrediv2Value);
 8002d60:	4b1f      	ldr	r3, [pc, #124]	; (8002de0 <HAL_RCC_OscConfig+0x4e8>)
 8002d62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d64:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d6c:	491c      	ldr	r1, [pc, #112]	; (8002de0 <HAL_RCC_OscConfig+0x4e8>)
 8002d6e:	4313      	orrs	r3, r2
 8002d70:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Configure the main PLL2 multiplication factors. */
        __HAL_RCC_PLL2_CONFIG(RCC_OscInitStruct->PLL2.PLL2MUL);
 8002d72:	4b1b      	ldr	r3, [pc, #108]	; (8002de0 <HAL_RCC_OscConfig+0x4e8>)
 8002d74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d76:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d7e:	4918      	ldr	r1, [pc, #96]	; (8002de0 <HAL_RCC_OscConfig+0x4e8>)
 8002d80:	4313      	orrs	r3, r2
 8002d82:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable the main PLL2. */
        __HAL_RCC_PLL2_ENABLE();
 8002d84:	4b18      	ldr	r3, [pc, #96]	; (8002de8 <HAL_RCC_OscConfig+0x4f0>)
 8002d86:	2201      	movs	r2, #1
 8002d88:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d8a:	f7fe f843 	bl	8000e14 <HAL_GetTick>
 8002d8e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 8002d90:	e008      	b.n	8002da4 <HAL_RCC_OscConfig+0x4ac>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8002d92:	f7fe f83f 	bl	8000e14 <HAL_GetTick>
 8002d96:	4602      	mov	r2, r0
 8002d98:	693b      	ldr	r3, [r7, #16]
 8002d9a:	1ad3      	subs	r3, r2, r3
 8002d9c:	2b64      	cmp	r3, #100	; 0x64
 8002d9e:	d901      	bls.n	8002da4 <HAL_RCC_OscConfig+0x4ac>
          {
            return HAL_TIMEOUT;
 8002da0:	2303      	movs	r3, #3
 8002da2:	e0b7      	b.n	8002f14 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 8002da4:	4b0e      	ldr	r3, [pc, #56]	; (8002de0 <HAL_RCC_OscConfig+0x4e8>)
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d0f0      	beq.n	8002d92 <HAL_RCC_OscConfig+0x49a>
 8002db0:	e022      	b.n	8002df8 <HAL_RCC_OscConfig+0x500>
        }
      }
      else
      {
        /* Set PREDIV1 source to HSE */
        CLEAR_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC);
 8002db2:	4b0b      	ldr	r3, [pc, #44]	; (8002de0 <HAL_RCC_OscConfig+0x4e8>)
 8002db4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002db6:	4a0a      	ldr	r2, [pc, #40]	; (8002de0 <HAL_RCC_OscConfig+0x4e8>)
 8002db8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002dbc:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 8002dbe:	4b0a      	ldr	r3, [pc, #40]	; (8002de8 <HAL_RCC_OscConfig+0x4f0>)
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002dc4:	f7fe f826 	bl	8000e14 <HAL_GetTick>
 8002dc8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 8002dca:	e00f      	b.n	8002dec <HAL_RCC_OscConfig+0x4f4>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8002dcc:	f7fe f822 	bl	8000e14 <HAL_GetTick>
 8002dd0:	4602      	mov	r2, r0
 8002dd2:	693b      	ldr	r3, [r7, #16]
 8002dd4:	1ad3      	subs	r3, r2, r3
 8002dd6:	2b64      	cmp	r3, #100	; 0x64
 8002dd8:	d908      	bls.n	8002dec <HAL_RCC_OscConfig+0x4f4>
          {
            return HAL_TIMEOUT;
 8002dda:	2303      	movs	r3, #3
 8002ddc:	e09a      	b.n	8002f14 <HAL_RCC_OscConfig+0x61c>
 8002dde:	bf00      	nop
 8002de0:	40021000 	.word	0x40021000
 8002de4:	40007000 	.word	0x40007000
 8002de8:	42420068 	.word	0x42420068
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 8002dec:	4b4b      	ldr	r3, [pc, #300]	; (8002f1c <HAL_RCC_OscConfig+0x624>)
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d1e9      	bne.n	8002dcc <HAL_RCC_OscConfig+0x4d4>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	6a1b      	ldr	r3, [r3, #32]
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	f000 8088 	beq.w	8002f12 <HAL_RCC_OscConfig+0x61a>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002e02:	4b46      	ldr	r3, [pc, #280]	; (8002f1c <HAL_RCC_OscConfig+0x624>)
 8002e04:	685b      	ldr	r3, [r3, #4]
 8002e06:	f003 030c 	and.w	r3, r3, #12
 8002e0a:	2b08      	cmp	r3, #8
 8002e0c:	d068      	beq.n	8002ee0 <HAL_RCC_OscConfig+0x5e8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	6a1b      	ldr	r3, [r3, #32]
 8002e12:	2b02      	cmp	r3, #2
 8002e14:	d14d      	bne.n	8002eb2 <HAL_RCC_OscConfig+0x5ba>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e16:	4b42      	ldr	r3, [pc, #264]	; (8002f20 <HAL_RCC_OscConfig+0x628>)
 8002e18:	2200      	movs	r2, #0
 8002e1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e1c:	f7fd fffa 	bl	8000e14 <HAL_GetTick>
 8002e20:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e22:	e008      	b.n	8002e36 <HAL_RCC_OscConfig+0x53e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e24:	f7fd fff6 	bl	8000e14 <HAL_GetTick>
 8002e28:	4602      	mov	r2, r0
 8002e2a:	693b      	ldr	r3, [r7, #16]
 8002e2c:	1ad3      	subs	r3, r2, r3
 8002e2e:	2b02      	cmp	r3, #2
 8002e30:	d901      	bls.n	8002e36 <HAL_RCC_OscConfig+0x53e>
          {
            return HAL_TIMEOUT;
 8002e32:	2303      	movs	r3, #3
 8002e34:	e06e      	b.n	8002f14 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e36:	4b39      	ldr	r3, [pc, #228]	; (8002f1c <HAL_RCC_OscConfig+0x624>)
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d1f0      	bne.n	8002e24 <HAL_RCC_OscConfig+0x52c>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e46:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e4a:	d10f      	bne.n	8002e6c <HAL_RCC_OscConfig+0x574>
          assert_param(IS_RCC_HSE_PREDIV(RCC_OscInitStruct->HSEPredivValue));
#if defined(RCC_CFGR2_PREDIV1SRC)
          assert_param(IS_RCC_PREDIV1_SOURCE(RCC_OscInitStruct->Prediv1Source));

          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
 8002e4c:	4b33      	ldr	r3, [pc, #204]	; (8002f1c <HAL_RCC_OscConfig+0x624>)
 8002e4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	685b      	ldr	r3, [r3, #4]
 8002e54:	4931      	ldr	r1, [pc, #196]	; (8002f1c <HAL_RCC_OscConfig+0x624>)
 8002e56:	4313      	orrs	r3, r2
 8002e58:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002e5a:	4b30      	ldr	r3, [pc, #192]	; (8002f1c <HAL_RCC_OscConfig+0x624>)
 8002e5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e5e:	f023 020f 	bic.w	r2, r3, #15
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	68db      	ldr	r3, [r3, #12]
 8002e66:	492d      	ldr	r1, [pc, #180]	; (8002f1c <HAL_RCC_OscConfig+0x624>)
 8002e68:	4313      	orrs	r3, r2
 8002e6a:	62cb      	str	r3, [r1, #44]	; 0x2c
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002e6c:	4b2b      	ldr	r3, [pc, #172]	; (8002f1c <HAL_RCC_OscConfig+0x624>)
 8002e6e:	685b      	ldr	r3, [r3, #4]
 8002e70:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e7c:	430b      	orrs	r3, r1
 8002e7e:	4927      	ldr	r1, [pc, #156]	; (8002f1c <HAL_RCC_OscConfig+0x624>)
 8002e80:	4313      	orrs	r3, r2
 8002e82:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002e84:	4b26      	ldr	r3, [pc, #152]	; (8002f20 <HAL_RCC_OscConfig+0x628>)
 8002e86:	2201      	movs	r2, #1
 8002e88:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e8a:	f7fd ffc3 	bl	8000e14 <HAL_GetTick>
 8002e8e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002e90:	e008      	b.n	8002ea4 <HAL_RCC_OscConfig+0x5ac>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e92:	f7fd ffbf 	bl	8000e14 <HAL_GetTick>
 8002e96:	4602      	mov	r2, r0
 8002e98:	693b      	ldr	r3, [r7, #16]
 8002e9a:	1ad3      	subs	r3, r2, r3
 8002e9c:	2b02      	cmp	r3, #2
 8002e9e:	d901      	bls.n	8002ea4 <HAL_RCC_OscConfig+0x5ac>
          {
            return HAL_TIMEOUT;
 8002ea0:	2303      	movs	r3, #3
 8002ea2:	e037      	b.n	8002f14 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002ea4:	4b1d      	ldr	r3, [pc, #116]	; (8002f1c <HAL_RCC_OscConfig+0x624>)
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d0f0      	beq.n	8002e92 <HAL_RCC_OscConfig+0x59a>
 8002eb0:	e02f      	b.n	8002f12 <HAL_RCC_OscConfig+0x61a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002eb2:	4b1b      	ldr	r3, [pc, #108]	; (8002f20 <HAL_RCC_OscConfig+0x628>)
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002eb8:	f7fd ffac 	bl	8000e14 <HAL_GetTick>
 8002ebc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ebe:	e008      	b.n	8002ed2 <HAL_RCC_OscConfig+0x5da>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ec0:	f7fd ffa8 	bl	8000e14 <HAL_GetTick>
 8002ec4:	4602      	mov	r2, r0
 8002ec6:	693b      	ldr	r3, [r7, #16]
 8002ec8:	1ad3      	subs	r3, r2, r3
 8002eca:	2b02      	cmp	r3, #2
 8002ecc:	d901      	bls.n	8002ed2 <HAL_RCC_OscConfig+0x5da>
          {
            return HAL_TIMEOUT;
 8002ece:	2303      	movs	r3, #3
 8002ed0:	e020      	b.n	8002f14 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ed2:	4b12      	ldr	r3, [pc, #72]	; (8002f1c <HAL_RCC_OscConfig+0x624>)
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d1f0      	bne.n	8002ec0 <HAL_RCC_OscConfig+0x5c8>
 8002ede:	e018      	b.n	8002f12 <HAL_RCC_OscConfig+0x61a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	6a1b      	ldr	r3, [r3, #32]
 8002ee4:	2b01      	cmp	r3, #1
 8002ee6:	d101      	bne.n	8002eec <HAL_RCC_OscConfig+0x5f4>
      {
        return HAL_ERROR;
 8002ee8:	2301      	movs	r3, #1
 8002eea:	e013      	b.n	8002f14 <HAL_RCC_OscConfig+0x61c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002eec:	4b0b      	ldr	r3, [pc, #44]	; (8002f1c <HAL_RCC_OscConfig+0x624>)
 8002eee:	685b      	ldr	r3, [r3, #4]
 8002ef0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002efc:	429a      	cmp	r2, r3
 8002efe:	d106      	bne.n	8002f0e <HAL_RCC_OscConfig+0x616>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f0a:	429a      	cmp	r2, r3
 8002f0c:	d001      	beq.n	8002f12 <HAL_RCC_OscConfig+0x61a>
        {
          return HAL_ERROR;
 8002f0e:	2301      	movs	r3, #1
 8002f10:	e000      	b.n	8002f14 <HAL_RCC_OscConfig+0x61c>
        }
      }
    }
  }

  return HAL_OK;
 8002f12:	2300      	movs	r3, #0
}
 8002f14:	4618      	mov	r0, r3
 8002f16:	3718      	adds	r7, #24
 8002f18:	46bd      	mov	sp, r7
 8002f1a:	bd80      	pop	{r7, pc}
 8002f1c:	40021000 	.word	0x40021000
 8002f20:	42420060 	.word	0x42420060

08002f24 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f24:	b580      	push	{r7, lr}
 8002f26:	b084      	sub	sp, #16
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	6078      	str	r0, [r7, #4]
 8002f2c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d101      	bne.n	8002f38 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002f34:	2301      	movs	r3, #1
 8002f36:	e0d0      	b.n	80030da <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002f38:	4b6a      	ldr	r3, [pc, #424]	; (80030e4 <HAL_RCC_ClockConfig+0x1c0>)
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f003 0307 	and.w	r3, r3, #7
 8002f40:	683a      	ldr	r2, [r7, #0]
 8002f42:	429a      	cmp	r2, r3
 8002f44:	d910      	bls.n	8002f68 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f46:	4b67      	ldr	r3, [pc, #412]	; (80030e4 <HAL_RCC_ClockConfig+0x1c0>)
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f023 0207 	bic.w	r2, r3, #7
 8002f4e:	4965      	ldr	r1, [pc, #404]	; (80030e4 <HAL_RCC_ClockConfig+0x1c0>)
 8002f50:	683b      	ldr	r3, [r7, #0]
 8002f52:	4313      	orrs	r3, r2
 8002f54:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f56:	4b63      	ldr	r3, [pc, #396]	; (80030e4 <HAL_RCC_ClockConfig+0x1c0>)
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f003 0307 	and.w	r3, r3, #7
 8002f5e:	683a      	ldr	r2, [r7, #0]
 8002f60:	429a      	cmp	r2, r3
 8002f62:	d001      	beq.n	8002f68 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002f64:	2301      	movs	r3, #1
 8002f66:	e0b8      	b.n	80030da <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f003 0302 	and.w	r3, r3, #2
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d020      	beq.n	8002fb6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f003 0304 	and.w	r3, r3, #4
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d005      	beq.n	8002f8c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002f80:	4b59      	ldr	r3, [pc, #356]	; (80030e8 <HAL_RCC_ClockConfig+0x1c4>)
 8002f82:	685b      	ldr	r3, [r3, #4]
 8002f84:	4a58      	ldr	r2, [pc, #352]	; (80030e8 <HAL_RCC_ClockConfig+0x1c4>)
 8002f86:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002f8a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f003 0308 	and.w	r3, r3, #8
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d005      	beq.n	8002fa4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002f98:	4b53      	ldr	r3, [pc, #332]	; (80030e8 <HAL_RCC_ClockConfig+0x1c4>)
 8002f9a:	685b      	ldr	r3, [r3, #4]
 8002f9c:	4a52      	ldr	r2, [pc, #328]	; (80030e8 <HAL_RCC_ClockConfig+0x1c4>)
 8002f9e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002fa2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002fa4:	4b50      	ldr	r3, [pc, #320]	; (80030e8 <HAL_RCC_ClockConfig+0x1c4>)
 8002fa6:	685b      	ldr	r3, [r3, #4]
 8002fa8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	689b      	ldr	r3, [r3, #8]
 8002fb0:	494d      	ldr	r1, [pc, #308]	; (80030e8 <HAL_RCC_ClockConfig+0x1c4>)
 8002fb2:	4313      	orrs	r3, r2
 8002fb4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f003 0301 	and.w	r3, r3, #1
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d040      	beq.n	8003044 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	685b      	ldr	r3, [r3, #4]
 8002fc6:	2b01      	cmp	r3, #1
 8002fc8:	d107      	bne.n	8002fda <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fca:	4b47      	ldr	r3, [pc, #284]	; (80030e8 <HAL_RCC_ClockConfig+0x1c4>)
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d115      	bne.n	8003002 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002fd6:	2301      	movs	r3, #1
 8002fd8:	e07f      	b.n	80030da <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	685b      	ldr	r3, [r3, #4]
 8002fde:	2b02      	cmp	r3, #2
 8002fe0:	d107      	bne.n	8002ff2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002fe2:	4b41      	ldr	r3, [pc, #260]	; (80030e8 <HAL_RCC_ClockConfig+0x1c4>)
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d109      	bne.n	8003002 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002fee:	2301      	movs	r3, #1
 8002ff0:	e073      	b.n	80030da <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ff2:	4b3d      	ldr	r3, [pc, #244]	; (80030e8 <HAL_RCC_ClockConfig+0x1c4>)
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f003 0302 	and.w	r3, r3, #2
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d101      	bne.n	8003002 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ffe:	2301      	movs	r3, #1
 8003000:	e06b      	b.n	80030da <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003002:	4b39      	ldr	r3, [pc, #228]	; (80030e8 <HAL_RCC_ClockConfig+0x1c4>)
 8003004:	685b      	ldr	r3, [r3, #4]
 8003006:	f023 0203 	bic.w	r2, r3, #3
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	685b      	ldr	r3, [r3, #4]
 800300e:	4936      	ldr	r1, [pc, #216]	; (80030e8 <HAL_RCC_ClockConfig+0x1c4>)
 8003010:	4313      	orrs	r3, r2
 8003012:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003014:	f7fd fefe 	bl	8000e14 <HAL_GetTick>
 8003018:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800301a:	e00a      	b.n	8003032 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800301c:	f7fd fefa 	bl	8000e14 <HAL_GetTick>
 8003020:	4602      	mov	r2, r0
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	1ad3      	subs	r3, r2, r3
 8003026:	f241 3288 	movw	r2, #5000	; 0x1388
 800302a:	4293      	cmp	r3, r2
 800302c:	d901      	bls.n	8003032 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800302e:	2303      	movs	r3, #3
 8003030:	e053      	b.n	80030da <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003032:	4b2d      	ldr	r3, [pc, #180]	; (80030e8 <HAL_RCC_ClockConfig+0x1c4>)
 8003034:	685b      	ldr	r3, [r3, #4]
 8003036:	f003 020c 	and.w	r2, r3, #12
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	685b      	ldr	r3, [r3, #4]
 800303e:	009b      	lsls	r3, r3, #2
 8003040:	429a      	cmp	r2, r3
 8003042:	d1eb      	bne.n	800301c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003044:	4b27      	ldr	r3, [pc, #156]	; (80030e4 <HAL_RCC_ClockConfig+0x1c0>)
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	f003 0307 	and.w	r3, r3, #7
 800304c:	683a      	ldr	r2, [r7, #0]
 800304e:	429a      	cmp	r2, r3
 8003050:	d210      	bcs.n	8003074 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003052:	4b24      	ldr	r3, [pc, #144]	; (80030e4 <HAL_RCC_ClockConfig+0x1c0>)
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f023 0207 	bic.w	r2, r3, #7
 800305a:	4922      	ldr	r1, [pc, #136]	; (80030e4 <HAL_RCC_ClockConfig+0x1c0>)
 800305c:	683b      	ldr	r3, [r7, #0]
 800305e:	4313      	orrs	r3, r2
 8003060:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003062:	4b20      	ldr	r3, [pc, #128]	; (80030e4 <HAL_RCC_ClockConfig+0x1c0>)
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f003 0307 	and.w	r3, r3, #7
 800306a:	683a      	ldr	r2, [r7, #0]
 800306c:	429a      	cmp	r2, r3
 800306e:	d001      	beq.n	8003074 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003070:	2301      	movs	r3, #1
 8003072:	e032      	b.n	80030da <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f003 0304 	and.w	r3, r3, #4
 800307c:	2b00      	cmp	r3, #0
 800307e:	d008      	beq.n	8003092 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003080:	4b19      	ldr	r3, [pc, #100]	; (80030e8 <HAL_RCC_ClockConfig+0x1c4>)
 8003082:	685b      	ldr	r3, [r3, #4]
 8003084:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	68db      	ldr	r3, [r3, #12]
 800308c:	4916      	ldr	r1, [pc, #88]	; (80030e8 <HAL_RCC_ClockConfig+0x1c4>)
 800308e:	4313      	orrs	r3, r2
 8003090:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f003 0308 	and.w	r3, r3, #8
 800309a:	2b00      	cmp	r3, #0
 800309c:	d009      	beq.n	80030b2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800309e:	4b12      	ldr	r3, [pc, #72]	; (80030e8 <HAL_RCC_ClockConfig+0x1c4>)
 80030a0:	685b      	ldr	r3, [r3, #4]
 80030a2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	691b      	ldr	r3, [r3, #16]
 80030aa:	00db      	lsls	r3, r3, #3
 80030ac:	490e      	ldr	r1, [pc, #56]	; (80030e8 <HAL_RCC_ClockConfig+0x1c4>)
 80030ae:	4313      	orrs	r3, r2
 80030b0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80030b2:	f000 f821 	bl	80030f8 <HAL_RCC_GetSysClockFreq>
 80030b6:	4602      	mov	r2, r0
 80030b8:	4b0b      	ldr	r3, [pc, #44]	; (80030e8 <HAL_RCC_ClockConfig+0x1c4>)
 80030ba:	685b      	ldr	r3, [r3, #4]
 80030bc:	091b      	lsrs	r3, r3, #4
 80030be:	f003 030f 	and.w	r3, r3, #15
 80030c2:	490a      	ldr	r1, [pc, #40]	; (80030ec <HAL_RCC_ClockConfig+0x1c8>)
 80030c4:	5ccb      	ldrb	r3, [r1, r3]
 80030c6:	fa22 f303 	lsr.w	r3, r2, r3
 80030ca:	4a09      	ldr	r2, [pc, #36]	; (80030f0 <HAL_RCC_ClockConfig+0x1cc>)
 80030cc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80030ce:	4b09      	ldr	r3, [pc, #36]	; (80030f4 <HAL_RCC_ClockConfig+0x1d0>)
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	4618      	mov	r0, r3
 80030d4:	f7fd fe5c 	bl	8000d90 <HAL_InitTick>

  return HAL_OK;
 80030d8:	2300      	movs	r3, #0
}
 80030da:	4618      	mov	r0, r3
 80030dc:	3710      	adds	r7, #16
 80030de:	46bd      	mov	sp, r7
 80030e0:	bd80      	pop	{r7, pc}
 80030e2:	bf00      	nop
 80030e4:	40022000 	.word	0x40022000
 80030e8:	40021000 	.word	0x40021000
 80030ec:	080049d8 	.word	0x080049d8
 80030f0:	20000000 	.word	0x20000000
 80030f4:	20000004 	.word	0x20000004

080030f8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80030f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80030fc:	b09d      	sub	sp, #116	; 0x74
 80030fe:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
 8003100:	4b81      	ldr	r3, [pc, #516]	; (8003308 <HAL_RCC_GetSysClockFreq+0x210>)
 8003102:	f107 0444 	add.w	r4, r7, #68	; 0x44
 8003106:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003108:	c407      	stmia	r4!, {r0, r1, r2}
 800310a:	8023      	strh	r3, [r4, #0]
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
 800310c:	4b7f      	ldr	r3, [pc, #508]	; (800330c <HAL_RCC_GetSysClockFreq+0x214>)
 800310e:	f107 0434 	add.w	r4, r7, #52	; 0x34
 8003112:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003114:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003118:	2300      	movs	r3, #0
 800311a:	667b      	str	r3, [r7, #100]	; 0x64
 800311c:	2300      	movs	r3, #0
 800311e:	663b      	str	r3, [r7, #96]	; 0x60
 8003120:	2300      	movs	r3, #0
 8003122:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003124:	2300      	movs	r3, #0
 8003126:	65fb      	str	r3, [r7, #92]	; 0x5c
  uint32_t sysclockfreq = 0U;
 8003128:	2300      	movs	r3, #0
 800312a:	66bb      	str	r3, [r7, #104]	; 0x68
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
 800312c:	2300      	movs	r3, #0
 800312e:	65bb      	str	r3, [r7, #88]	; 0x58
 8003130:	2300      	movs	r3, #0
 8003132:	657b      	str	r3, [r7, #84]	; 0x54
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003134:	4b76      	ldr	r3, [pc, #472]	; (8003310 <HAL_RCC_GetSysClockFreq+0x218>)
 8003136:	685b      	ldr	r3, [r3, #4]
 8003138:	667b      	str	r3, [r7, #100]	; 0x64

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800313a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800313c:	f003 030c 	and.w	r3, r3, #12
 8003140:	2b04      	cmp	r3, #4
 8003142:	d002      	beq.n	800314a <HAL_RCC_GetSysClockFreq+0x52>
 8003144:	2b08      	cmp	r3, #8
 8003146:	d003      	beq.n	8003150 <HAL_RCC_GetSysClockFreq+0x58>
 8003148:	e0d4      	b.n	80032f4 <HAL_RCC_GetSysClockFreq+0x1fc>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800314a:	4b72      	ldr	r3, [pc, #456]	; (8003314 <HAL_RCC_GetSysClockFreq+0x21c>)
 800314c:	66bb      	str	r3, [r7, #104]	; 0x68
      break;
 800314e:	e0d4      	b.n	80032fa <HAL_RCC_GetSysClockFreq+0x202>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003150:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003152:	0c9b      	lsrs	r3, r3, #18
 8003154:	f003 030f 	and.w	r3, r3, #15
 8003158:	3340      	adds	r3, #64	; 0x40
 800315a:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800315e:	4413      	add	r3, r2
 8003160:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 8003164:	65fb      	str	r3, [r7, #92]	; 0x5c
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003166:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003168:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800316c:	2b00      	cmp	r3, #0
 800316e:	f000 80b9 	beq.w	80032e4 <HAL_RCC_GetSysClockFreq+0x1ec>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
 8003172:	4b67      	ldr	r3, [pc, #412]	; (8003310 <HAL_RCC_GetSysClockFreq+0x218>)
 8003174:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003176:	f003 030f 	and.w	r3, r3, #15
 800317a:	3340      	adds	r3, #64	; 0x40
 800317c:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8003180:	4413      	add	r3, r2
 8003182:	f813 3c3c 	ldrb.w	r3, [r3, #-60]
 8003186:	663b      	str	r3, [r7, #96]	; 0x60
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
#endif /*RCC_CFGR2_PREDIV1*/
#if defined(RCC_CFGR2_PREDIV1SRC)

        if (HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC))
 8003188:	4b61      	ldr	r3, [pc, #388]	; (8003310 <HAL_RCC_GetSysClockFreq+0x218>)
 800318a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800318c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003190:	2b00      	cmp	r3, #0
 8003192:	f000 8095 	beq.w	80032c0 <HAL_RCC_GetSysClockFreq+0x1c8>
        {
          /* PLL2 selected as Prediv1 source */
          /* PLLCLK = PLL2CLK / PREDIV1 * PLLMUL with PLL2CLK = HSE/PREDIV2 * PLL2MUL */
          prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 8003196:	4b5e      	ldr	r3, [pc, #376]	; (8003310 <HAL_RCC_GetSysClockFreq+0x218>)
 8003198:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800319a:	091b      	lsrs	r3, r3, #4
 800319c:	f003 030f 	and.w	r3, r3, #15
 80031a0:	3301      	adds	r3, #1
 80031a2:	65bb      	str	r3, [r7, #88]	; 0x58
          pll2mul = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> RCC_CFGR2_PLL2MUL_Pos) + 2;
 80031a4:	4b5a      	ldr	r3, [pc, #360]	; (8003310 <HAL_RCC_GetSysClockFreq+0x218>)
 80031a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031a8:	0a1b      	lsrs	r3, r3, #8
 80031aa:	f003 030f 	and.w	r3, r3, #15
 80031ae:	3302      	adds	r3, #2
 80031b0:	657b      	str	r3, [r7, #84]	; 0x54
          pllclk = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pll2mul * (uint64_t)pllmul) / ((uint64_t)prediv2 * (uint64_t)prediv));
 80031b2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80031b4:	2200      	movs	r2, #0
 80031b6:	61bb      	str	r3, [r7, #24]
 80031b8:	61fa      	str	r2, [r7, #28]
 80031ba:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80031bc:	2200      	movs	r2, #0
 80031be:	62bb      	str	r3, [r7, #40]	; 0x28
 80031c0:	62fa      	str	r2, [r7, #44]	; 0x2c
 80031c2:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 80031c6:	4622      	mov	r2, r4
 80031c8:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80031cc:	4684      	mov	ip, r0
 80031ce:	fb0c f202 	mul.w	r2, ip, r2
 80031d2:	e9c7 010a 	strd	r0, r1, [r7, #40]	; 0x28
 80031d6:	468c      	mov	ip, r1
 80031d8:	4618      	mov	r0, r3
 80031da:	4621      	mov	r1, r4
 80031dc:	4603      	mov	r3, r0
 80031de:	fb03 f30c 	mul.w	r3, r3, ip
 80031e2:	4413      	add	r3, r2
 80031e4:	4602      	mov	r2, r0
 80031e6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80031e8:	fba2 8901 	umull	r8, r9, r2, r1
 80031ec:	444b      	add	r3, r9
 80031ee:	4699      	mov	r9, r3
 80031f0:	4642      	mov	r2, r8
 80031f2:	464b      	mov	r3, r9
 80031f4:	f04f 0000 	mov.w	r0, #0
 80031f8:	f04f 0100 	mov.w	r1, #0
 80031fc:	0159      	lsls	r1, r3, #5
 80031fe:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003202:	0150      	lsls	r0, r2, #5
 8003204:	4602      	mov	r2, r0
 8003206:	460b      	mov	r3, r1
 8003208:	ebb2 0508 	subs.w	r5, r2, r8
 800320c:	eb63 0609 	sbc.w	r6, r3, r9
 8003210:	f04f 0200 	mov.w	r2, #0
 8003214:	f04f 0300 	mov.w	r3, #0
 8003218:	01b3      	lsls	r3, r6, #6
 800321a:	ea43 6395 	orr.w	r3, r3, r5, lsr #26
 800321e:	01aa      	lsls	r2, r5, #6
 8003220:	ebb2 0a05 	subs.w	sl, r2, r5
 8003224:	eb63 0b06 	sbc.w	fp, r3, r6
 8003228:	f04f 0200 	mov.w	r2, #0
 800322c:	f04f 0300 	mov.w	r3, #0
 8003230:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003234:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003238:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800323c:	4692      	mov	sl, r2
 800323e:	469b      	mov	fp, r3
 8003240:	eb1a 0308 	adds.w	r3, sl, r8
 8003244:	603b      	str	r3, [r7, #0]
 8003246:	eb4b 0309 	adc.w	r3, fp, r9
 800324a:	607b      	str	r3, [r7, #4]
 800324c:	f04f 0200 	mov.w	r2, #0
 8003250:	f04f 0300 	mov.w	r3, #0
 8003254:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003258:	4629      	mov	r1, r5
 800325a:	024b      	lsls	r3, r1, #9
 800325c:	4620      	mov	r0, r4
 800325e:	4629      	mov	r1, r5
 8003260:	4604      	mov	r4, r0
 8003262:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 8003266:	4601      	mov	r1, r0
 8003268:	024a      	lsls	r2, r1, #9
 800326a:	4610      	mov	r0, r2
 800326c:	4619      	mov	r1, r3
 800326e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003270:	2200      	movs	r2, #0
 8003272:	613b      	str	r3, [r7, #16]
 8003274:	617a      	str	r2, [r7, #20]
 8003276:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003278:	2200      	movs	r2, #0
 800327a:	60bb      	str	r3, [r7, #8]
 800327c:	60fa      	str	r2, [r7, #12]
 800327e:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8003282:	4622      	mov	r2, r4
 8003284:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 8003288:	4645      	mov	r5, r8
 800328a:	fb05 f202 	mul.w	r2, r5, r2
 800328e:	464e      	mov	r6, r9
 8003290:	4625      	mov	r5, r4
 8003292:	461c      	mov	r4, r3
 8003294:	4623      	mov	r3, r4
 8003296:	fb03 f306 	mul.w	r3, r3, r6
 800329a:	4413      	add	r3, r2
 800329c:	4622      	mov	r2, r4
 800329e:	4644      	mov	r4, r8
 80032a0:	fba2 2404 	umull	r2, r4, r2, r4
 80032a4:	627c      	str	r4, [r7, #36]	; 0x24
 80032a6:	623a      	str	r2, [r7, #32]
 80032a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80032aa:	4413      	add	r3, r2
 80032ac:	627b      	str	r3, [r7, #36]	; 0x24
 80032ae:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80032b2:	f7fc ffb7 	bl	8000224 <__aeabi_uldivmod>
 80032b6:	4602      	mov	r2, r0
 80032b8:	460b      	mov	r3, r1
 80032ba:	4613      	mov	r3, r2
 80032bc:	66fb      	str	r3, [r7, #108]	; 0x6c
 80032be:	e007      	b.n	80032d0 <HAL_RCC_GetSysClockFreq+0x1d8>
        }
        else
        {
          /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
          pllclk = (uint32_t)((HSE_VALUE * pllmul) / prediv);
 80032c0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80032c2:	4a14      	ldr	r2, [pc, #80]	; (8003314 <HAL_RCC_GetSysClockFreq+0x21c>)
 80032c4:	fb03 f202 	mul.w	r2, r3, r2
 80032c8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80032ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80032ce:	66fb      	str	r3, [r7, #108]	; 0x6c
        }

        /* If PLLMUL was set to 13 means that it was to cover the case PLLMUL 6.5 (avoid using float) */
        /* In this case need to divide pllclk by 2 */
        if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
 80032d0:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
 80032d4:	461a      	mov	r2, r3
 80032d6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80032d8:	4293      	cmp	r3, r2
 80032da:	d108      	bne.n	80032ee <HAL_RCC_GetSysClockFreq+0x1f6>
        {
          pllclk = pllclk / 2;
 80032dc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80032de:	085b      	lsrs	r3, r3, #1
 80032e0:	66fb      	str	r3, [r7, #108]	; 0x6c
 80032e2:	e004      	b.n	80032ee <HAL_RCC_GetSysClockFreq+0x1f6>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80032e4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80032e6:	4a0c      	ldr	r2, [pc, #48]	; (8003318 <HAL_RCC_GetSysClockFreq+0x220>)
 80032e8:	fb02 f303 	mul.w	r3, r2, r3
 80032ec:	66fb      	str	r3, [r7, #108]	; 0x6c
      }
      sysclockfreq = pllclk;
 80032ee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80032f0:	66bb      	str	r3, [r7, #104]	; 0x68
      break;
 80032f2:	e002      	b.n	80032fa <HAL_RCC_GetSysClockFreq+0x202>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80032f4:	4b07      	ldr	r3, [pc, #28]	; (8003314 <HAL_RCC_GetSysClockFreq+0x21c>)
 80032f6:	66bb      	str	r3, [r7, #104]	; 0x68
      break;
 80032f8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80032fa:	6ebb      	ldr	r3, [r7, #104]	; 0x68
}
 80032fc:	4618      	mov	r0, r3
 80032fe:	3774      	adds	r7, #116	; 0x74
 8003300:	46bd      	mov	sp, r7
 8003302:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003306:	bf00      	nop
 8003308:	080049b8 	.word	0x080049b8
 800330c:	080049c8 	.word	0x080049c8
 8003310:	40021000 	.word	0x40021000
 8003314:	007a1200 	.word	0x007a1200
 8003318:	003d0900 	.word	0x003d0900

0800331c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800331c:	b480      	push	{r7}
 800331e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003320:	4b02      	ldr	r3, [pc, #8]	; (800332c <HAL_RCC_GetHCLKFreq+0x10>)
 8003322:	681b      	ldr	r3, [r3, #0]
}
 8003324:	4618      	mov	r0, r3
 8003326:	46bd      	mov	sp, r7
 8003328:	bc80      	pop	{r7}
 800332a:	4770      	bx	lr
 800332c:	20000000 	.word	0x20000000

08003330 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003330:	b580      	push	{r7, lr}
 8003332:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003334:	f7ff fff2 	bl	800331c <HAL_RCC_GetHCLKFreq>
 8003338:	4602      	mov	r2, r0
 800333a:	4b05      	ldr	r3, [pc, #20]	; (8003350 <HAL_RCC_GetPCLK1Freq+0x20>)
 800333c:	685b      	ldr	r3, [r3, #4]
 800333e:	0a1b      	lsrs	r3, r3, #8
 8003340:	f003 0307 	and.w	r3, r3, #7
 8003344:	4903      	ldr	r1, [pc, #12]	; (8003354 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003346:	5ccb      	ldrb	r3, [r1, r3]
 8003348:	fa22 f303 	lsr.w	r3, r2, r3
}
 800334c:	4618      	mov	r0, r3
 800334e:	bd80      	pop	{r7, pc}
 8003350:	40021000 	.word	0x40021000
 8003354:	080049e8 	.word	0x080049e8

08003358 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800335c:	f7ff ffde 	bl	800331c <HAL_RCC_GetHCLKFreq>
 8003360:	4602      	mov	r2, r0
 8003362:	4b05      	ldr	r3, [pc, #20]	; (8003378 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003364:	685b      	ldr	r3, [r3, #4]
 8003366:	0adb      	lsrs	r3, r3, #11
 8003368:	f003 0307 	and.w	r3, r3, #7
 800336c:	4903      	ldr	r1, [pc, #12]	; (800337c <HAL_RCC_GetPCLK2Freq+0x24>)
 800336e:	5ccb      	ldrb	r3, [r1, r3]
 8003370:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003374:	4618      	mov	r0, r3
 8003376:	bd80      	pop	{r7, pc}
 8003378:	40021000 	.word	0x40021000
 800337c:	080049e8 	.word	0x080049e8

08003380 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003380:	b480      	push	{r7}
 8003382:	b085      	sub	sp, #20
 8003384:	af00      	add	r7, sp, #0
 8003386:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003388:	4b0a      	ldr	r3, [pc, #40]	; (80033b4 <RCC_Delay+0x34>)
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	4a0a      	ldr	r2, [pc, #40]	; (80033b8 <RCC_Delay+0x38>)
 800338e:	fba2 2303 	umull	r2, r3, r2, r3
 8003392:	0a5b      	lsrs	r3, r3, #9
 8003394:	687a      	ldr	r2, [r7, #4]
 8003396:	fb02 f303 	mul.w	r3, r2, r3
 800339a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800339c:	bf00      	nop
  }
  while (Delay --);
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	1e5a      	subs	r2, r3, #1
 80033a2:	60fa      	str	r2, [r7, #12]
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d1f9      	bne.n	800339c <RCC_Delay+0x1c>
}
 80033a8:	bf00      	nop
 80033aa:	bf00      	nop
 80033ac:	3714      	adds	r7, #20
 80033ae:	46bd      	mov	sp, r7
 80033b0:	bc80      	pop	{r7}
 80033b2:	4770      	bx	lr
 80033b4:	20000000 	.word	0x20000000
 80033b8:	10624dd3 	.word	0x10624dd3

080033bc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80033bc:	b580      	push	{r7, lr}
 80033be:	b082      	sub	sp, #8
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d101      	bne.n	80033ce <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80033ca:	2301      	movs	r3, #1
 80033cc:	e03f      	b.n	800344e <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80033d4:	b2db      	uxtb	r3, r3
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d106      	bne.n	80033e8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	2200      	movs	r2, #0
 80033de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80033e2:	6878      	ldr	r0, [r7, #4]
 80033e4:	f7fd fb48 	bl	8000a78 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	2224      	movs	r2, #36	; 0x24
 80033ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	68da      	ldr	r2, [r3, #12]
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80033fe:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003400:	6878      	ldr	r0, [r7, #4]
 8003402:	f000 fd7f 	bl	8003f04 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	691a      	ldr	r2, [r3, #16]
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003414:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	695a      	ldr	r2, [r3, #20]
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003424:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	68da      	ldr	r2, [r3, #12]
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003434:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	2200      	movs	r2, #0
 800343a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	2220      	movs	r2, #32
 8003440:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	2220      	movs	r2, #32
 8003448:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800344c:	2300      	movs	r3, #0
}
 800344e:	4618      	mov	r0, r3
 8003450:	3708      	adds	r7, #8
 8003452:	46bd      	mov	sp, r7
 8003454:	bd80      	pop	{r7, pc}

08003456 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003456:	b580      	push	{r7, lr}
 8003458:	b08a      	sub	sp, #40	; 0x28
 800345a:	af02      	add	r7, sp, #8
 800345c:	60f8      	str	r0, [r7, #12]
 800345e:	60b9      	str	r1, [r7, #8]
 8003460:	603b      	str	r3, [r7, #0]
 8003462:	4613      	mov	r3, r2
 8003464:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003466:	2300      	movs	r3, #0
 8003468:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003470:	b2db      	uxtb	r3, r3
 8003472:	2b20      	cmp	r3, #32
 8003474:	d17c      	bne.n	8003570 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003476:	68bb      	ldr	r3, [r7, #8]
 8003478:	2b00      	cmp	r3, #0
 800347a:	d002      	beq.n	8003482 <HAL_UART_Transmit+0x2c>
 800347c:	88fb      	ldrh	r3, [r7, #6]
 800347e:	2b00      	cmp	r3, #0
 8003480:	d101      	bne.n	8003486 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003482:	2301      	movs	r3, #1
 8003484:	e075      	b.n	8003572 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800348c:	2b01      	cmp	r3, #1
 800348e:	d101      	bne.n	8003494 <HAL_UART_Transmit+0x3e>
 8003490:	2302      	movs	r3, #2
 8003492:	e06e      	b.n	8003572 <HAL_UART_Transmit+0x11c>
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	2201      	movs	r2, #1
 8003498:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	2200      	movs	r2, #0
 80034a0:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	2221      	movs	r2, #33	; 0x21
 80034a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80034aa:	f7fd fcb3 	bl	8000e14 <HAL_GetTick>
 80034ae:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	88fa      	ldrh	r2, [r7, #6]
 80034b4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	88fa      	ldrh	r2, [r7, #6]
 80034ba:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	689b      	ldr	r3, [r3, #8]
 80034c0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80034c4:	d108      	bne.n	80034d8 <HAL_UART_Transmit+0x82>
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	691b      	ldr	r3, [r3, #16]
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d104      	bne.n	80034d8 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80034ce:	2300      	movs	r3, #0
 80034d0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80034d2:	68bb      	ldr	r3, [r7, #8]
 80034d4:	61bb      	str	r3, [r7, #24]
 80034d6:	e003      	b.n	80034e0 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80034d8:	68bb      	ldr	r3, [r7, #8]
 80034da:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80034dc:	2300      	movs	r3, #0
 80034de:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	2200      	movs	r2, #0
 80034e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80034e8:	e02a      	b.n	8003540 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80034ea:	683b      	ldr	r3, [r7, #0]
 80034ec:	9300      	str	r3, [sp, #0]
 80034ee:	697b      	ldr	r3, [r7, #20]
 80034f0:	2200      	movs	r2, #0
 80034f2:	2180      	movs	r1, #128	; 0x80
 80034f4:	68f8      	ldr	r0, [r7, #12]
 80034f6:	f000 faf1 	bl	8003adc <UART_WaitOnFlagUntilTimeout>
 80034fa:	4603      	mov	r3, r0
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d001      	beq.n	8003504 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003500:	2303      	movs	r3, #3
 8003502:	e036      	b.n	8003572 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003504:	69fb      	ldr	r3, [r7, #28]
 8003506:	2b00      	cmp	r3, #0
 8003508:	d10b      	bne.n	8003522 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800350a:	69bb      	ldr	r3, [r7, #24]
 800350c:	881b      	ldrh	r3, [r3, #0]
 800350e:	461a      	mov	r2, r3
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003518:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800351a:	69bb      	ldr	r3, [r7, #24]
 800351c:	3302      	adds	r3, #2
 800351e:	61bb      	str	r3, [r7, #24]
 8003520:	e007      	b.n	8003532 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003522:	69fb      	ldr	r3, [r7, #28]
 8003524:	781a      	ldrb	r2, [r3, #0]
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800352c:	69fb      	ldr	r3, [r7, #28]
 800352e:	3301      	adds	r3, #1
 8003530:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003536:	b29b      	uxth	r3, r3
 8003538:	3b01      	subs	r3, #1
 800353a:	b29a      	uxth	r2, r3
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003544:	b29b      	uxth	r3, r3
 8003546:	2b00      	cmp	r3, #0
 8003548:	d1cf      	bne.n	80034ea <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800354a:	683b      	ldr	r3, [r7, #0]
 800354c:	9300      	str	r3, [sp, #0]
 800354e:	697b      	ldr	r3, [r7, #20]
 8003550:	2200      	movs	r2, #0
 8003552:	2140      	movs	r1, #64	; 0x40
 8003554:	68f8      	ldr	r0, [r7, #12]
 8003556:	f000 fac1 	bl	8003adc <UART_WaitOnFlagUntilTimeout>
 800355a:	4603      	mov	r3, r0
 800355c:	2b00      	cmp	r3, #0
 800355e:	d001      	beq.n	8003564 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003560:	2303      	movs	r3, #3
 8003562:	e006      	b.n	8003572 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	2220      	movs	r2, #32
 8003568:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800356c:	2300      	movs	r3, #0
 800356e:	e000      	b.n	8003572 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003570:	2302      	movs	r3, #2
  }
}
 8003572:	4618      	mov	r0, r3
 8003574:	3720      	adds	r7, #32
 8003576:	46bd      	mov	sp, r7
 8003578:	bd80      	pop	{r7, pc}

0800357a <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800357a:	b580      	push	{r7, lr}
 800357c:	b084      	sub	sp, #16
 800357e:	af00      	add	r7, sp, #0
 8003580:	60f8      	str	r0, [r7, #12]
 8003582:	60b9      	str	r1, [r7, #8]
 8003584:	4613      	mov	r3, r2
 8003586:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800358e:	b2db      	uxtb	r3, r3
 8003590:	2b20      	cmp	r3, #32
 8003592:	d11d      	bne.n	80035d0 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8003594:	68bb      	ldr	r3, [r7, #8]
 8003596:	2b00      	cmp	r3, #0
 8003598:	d002      	beq.n	80035a0 <HAL_UART_Receive_DMA+0x26>
 800359a:	88fb      	ldrh	r3, [r7, #6]
 800359c:	2b00      	cmp	r3, #0
 800359e:	d101      	bne.n	80035a4 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80035a0:	2301      	movs	r3, #1
 80035a2:	e016      	b.n	80035d2 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80035aa:	2b01      	cmp	r3, #1
 80035ac:	d101      	bne.n	80035b2 <HAL_UART_Receive_DMA+0x38>
 80035ae:	2302      	movs	r3, #2
 80035b0:	e00f      	b.n	80035d2 <HAL_UART_Receive_DMA+0x58>
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	2201      	movs	r2, #1
 80035b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	2200      	movs	r2, #0
 80035be:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_DMA(huart, pData, Size));
 80035c0:	88fb      	ldrh	r3, [r7, #6]
 80035c2:	461a      	mov	r2, r3
 80035c4:	68b9      	ldr	r1, [r7, #8]
 80035c6:	68f8      	ldr	r0, [r7, #12]
 80035c8:	f000 fad2 	bl	8003b70 <UART_Start_Receive_DMA>
 80035cc:	4603      	mov	r3, r0
 80035ce:	e000      	b.n	80035d2 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 80035d0:	2302      	movs	r3, #2
  }
}
 80035d2:	4618      	mov	r0, r3
 80035d4:	3710      	adds	r7, #16
 80035d6:	46bd      	mov	sp, r7
 80035d8:	bd80      	pop	{r7, pc}
	...

080035dc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	b08a      	sub	sp, #40	; 0x28
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	68db      	ldr	r3, [r3, #12]
 80035f2:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	695b      	ldr	r3, [r3, #20]
 80035fa:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 80035fc:	2300      	movs	r3, #0
 80035fe:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8003600:	2300      	movs	r3, #0
 8003602:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003604:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003606:	f003 030f 	and.w	r3, r3, #15
 800360a:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 800360c:	69bb      	ldr	r3, [r7, #24]
 800360e:	2b00      	cmp	r3, #0
 8003610:	d10d      	bne.n	800362e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003612:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003614:	f003 0320 	and.w	r3, r3, #32
 8003618:	2b00      	cmp	r3, #0
 800361a:	d008      	beq.n	800362e <HAL_UART_IRQHandler+0x52>
 800361c:	6a3b      	ldr	r3, [r7, #32]
 800361e:	f003 0320 	and.w	r3, r3, #32
 8003622:	2b00      	cmp	r3, #0
 8003624:	d003      	beq.n	800362e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8003626:	6878      	ldr	r0, [r7, #4]
 8003628:	f000 fbc2 	bl	8003db0 <UART_Receive_IT>
      return;
 800362c:	e17b      	b.n	8003926 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800362e:	69bb      	ldr	r3, [r7, #24]
 8003630:	2b00      	cmp	r3, #0
 8003632:	f000 80b1 	beq.w	8003798 <HAL_UART_IRQHandler+0x1bc>
 8003636:	69fb      	ldr	r3, [r7, #28]
 8003638:	f003 0301 	and.w	r3, r3, #1
 800363c:	2b00      	cmp	r3, #0
 800363e:	d105      	bne.n	800364c <HAL_UART_IRQHandler+0x70>
 8003640:	6a3b      	ldr	r3, [r7, #32]
 8003642:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003646:	2b00      	cmp	r3, #0
 8003648:	f000 80a6 	beq.w	8003798 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800364c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800364e:	f003 0301 	and.w	r3, r3, #1
 8003652:	2b00      	cmp	r3, #0
 8003654:	d00a      	beq.n	800366c <HAL_UART_IRQHandler+0x90>
 8003656:	6a3b      	ldr	r3, [r7, #32]
 8003658:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800365c:	2b00      	cmp	r3, #0
 800365e:	d005      	beq.n	800366c <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003664:	f043 0201 	orr.w	r2, r3, #1
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800366c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800366e:	f003 0304 	and.w	r3, r3, #4
 8003672:	2b00      	cmp	r3, #0
 8003674:	d00a      	beq.n	800368c <HAL_UART_IRQHandler+0xb0>
 8003676:	69fb      	ldr	r3, [r7, #28]
 8003678:	f003 0301 	and.w	r3, r3, #1
 800367c:	2b00      	cmp	r3, #0
 800367e:	d005      	beq.n	800368c <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003684:	f043 0202 	orr.w	r2, r3, #2
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800368c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800368e:	f003 0302 	and.w	r3, r3, #2
 8003692:	2b00      	cmp	r3, #0
 8003694:	d00a      	beq.n	80036ac <HAL_UART_IRQHandler+0xd0>
 8003696:	69fb      	ldr	r3, [r7, #28]
 8003698:	f003 0301 	and.w	r3, r3, #1
 800369c:	2b00      	cmp	r3, #0
 800369e:	d005      	beq.n	80036ac <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036a4:	f043 0204 	orr.w	r2, r3, #4
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80036ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036ae:	f003 0308 	and.w	r3, r3, #8
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d00f      	beq.n	80036d6 <HAL_UART_IRQHandler+0xfa>
 80036b6:	6a3b      	ldr	r3, [r7, #32]
 80036b8:	f003 0320 	and.w	r3, r3, #32
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d104      	bne.n	80036ca <HAL_UART_IRQHandler+0xee>
 80036c0:	69fb      	ldr	r3, [r7, #28]
 80036c2:	f003 0301 	and.w	r3, r3, #1
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d005      	beq.n	80036d6 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036ce:	f043 0208 	orr.w	r2, r3, #8
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036da:	2b00      	cmp	r3, #0
 80036dc:	f000 811e 	beq.w	800391c <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80036e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036e2:	f003 0320 	and.w	r3, r3, #32
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d007      	beq.n	80036fa <HAL_UART_IRQHandler+0x11e>
 80036ea:	6a3b      	ldr	r3, [r7, #32]
 80036ec:	f003 0320 	and.w	r3, r3, #32
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d002      	beq.n	80036fa <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 80036f4:	6878      	ldr	r0, [r7, #4]
 80036f6:	f000 fb5b 	bl	8003db0 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	695b      	ldr	r3, [r3, #20]
 8003700:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003704:	2b00      	cmp	r3, #0
 8003706:	bf14      	ite	ne
 8003708:	2301      	movne	r3, #1
 800370a:	2300      	moveq	r3, #0
 800370c:	b2db      	uxtb	r3, r3
 800370e:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003714:	f003 0308 	and.w	r3, r3, #8
 8003718:	2b00      	cmp	r3, #0
 800371a:	d102      	bne.n	8003722 <HAL_UART_IRQHandler+0x146>
 800371c:	697b      	ldr	r3, [r7, #20]
 800371e:	2b00      	cmp	r3, #0
 8003720:	d031      	beq.n	8003786 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003722:	6878      	ldr	r0, [r7, #4]
 8003724:	f000 fa9d 	bl	8003c62 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	695b      	ldr	r3, [r3, #20]
 800372e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003732:	2b00      	cmp	r3, #0
 8003734:	d023      	beq.n	800377e <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	695a      	ldr	r2, [r3, #20]
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003744:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800374a:	2b00      	cmp	r3, #0
 800374c:	d013      	beq.n	8003776 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003752:	4a76      	ldr	r2, [pc, #472]	; (800392c <HAL_UART_IRQHandler+0x350>)
 8003754:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800375a:	4618      	mov	r0, r3
 800375c:	f7fd fda6 	bl	80012ac <HAL_DMA_Abort_IT>
 8003760:	4603      	mov	r3, r0
 8003762:	2b00      	cmp	r3, #0
 8003764:	d016      	beq.n	8003794 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800376a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800376c:	687a      	ldr	r2, [r7, #4]
 800376e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003770:	4610      	mov	r0, r2
 8003772:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003774:	e00e      	b.n	8003794 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003776:	6878      	ldr	r0, [r7, #4]
 8003778:	f000 f8ec 	bl	8003954 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800377c:	e00a      	b.n	8003794 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800377e:	6878      	ldr	r0, [r7, #4]
 8003780:	f000 f8e8 	bl	8003954 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003784:	e006      	b.n	8003794 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003786:	6878      	ldr	r0, [r7, #4]
 8003788:	f000 f8e4 	bl	8003954 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	2200      	movs	r2, #0
 8003790:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8003792:	e0c3      	b.n	800391c <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003794:	bf00      	nop
    return;
 8003796:	e0c1      	b.n	800391c <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800379c:	2b01      	cmp	r3, #1
 800379e:	f040 80a1 	bne.w	80038e4 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 80037a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037a4:	f003 0310 	and.w	r3, r3, #16
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	f000 809b 	beq.w	80038e4 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 80037ae:	6a3b      	ldr	r3, [r7, #32]
 80037b0:	f003 0310 	and.w	r3, r3, #16
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	f000 8095 	beq.w	80038e4 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80037ba:	2300      	movs	r3, #0
 80037bc:	60fb      	str	r3, [r7, #12]
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	60fb      	str	r3, [r7, #12]
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	685b      	ldr	r3, [r3, #4]
 80037cc:	60fb      	str	r3, [r7, #12]
 80037ce:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	695b      	ldr	r3, [r3, #20]
 80037d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d04e      	beq.n	800387c <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	685b      	ldr	r3, [r3, #4]
 80037e6:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 80037e8:	8a3b      	ldrh	r3, [r7, #16]
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	f000 8098 	beq.w	8003920 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80037f4:	8a3a      	ldrh	r2, [r7, #16]
 80037f6:	429a      	cmp	r2, r3
 80037f8:	f080 8092 	bcs.w	8003920 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	8a3a      	ldrh	r2, [r7, #16]
 8003800:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003806:	699b      	ldr	r3, [r3, #24]
 8003808:	2b20      	cmp	r3, #32
 800380a:	d02b      	beq.n	8003864 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	68da      	ldr	r2, [r3, #12]
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800381a:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	695a      	ldr	r2, [r3, #20]
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f022 0201 	bic.w	r2, r2, #1
 800382a:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	695a      	ldr	r2, [r3, #20]
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800383a:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	2220      	movs	r2, #32
 8003840:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	2200      	movs	r2, #0
 8003848:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	68da      	ldr	r2, [r3, #12]
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f022 0210 	bic.w	r2, r2, #16
 8003858:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800385e:	4618      	mov	r0, r3
 8003860:	f7fd fce9 	bl	8001236 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800386c:	b29b      	uxth	r3, r3
 800386e:	1ad3      	subs	r3, r2, r3
 8003870:	b29b      	uxth	r3, r3
 8003872:	4619      	mov	r1, r3
 8003874:	6878      	ldr	r0, [r7, #4]
 8003876:	f000 f876 	bl	8003966 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800387a:	e051      	b.n	8003920 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003884:	b29b      	uxth	r3, r3
 8003886:	1ad3      	subs	r3, r2, r3
 8003888:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800388e:	b29b      	uxth	r3, r3
 8003890:	2b00      	cmp	r3, #0
 8003892:	d047      	beq.n	8003924 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8003894:	8a7b      	ldrh	r3, [r7, #18]
 8003896:	2b00      	cmp	r3, #0
 8003898:	d044      	beq.n	8003924 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	68da      	ldr	r2, [r3, #12]
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80038a8:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	695a      	ldr	r2, [r3, #20]
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f022 0201 	bic.w	r2, r2, #1
 80038b8:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	2220      	movs	r2, #32
 80038be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	2200      	movs	r2, #0
 80038c6:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	68da      	ldr	r2, [r3, #12]
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	f022 0210 	bic.w	r2, r2, #16
 80038d6:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80038d8:	8a7b      	ldrh	r3, [r7, #18]
 80038da:	4619      	mov	r1, r3
 80038dc:	6878      	ldr	r0, [r7, #4]
 80038de:	f000 f842 	bl	8003966 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80038e2:	e01f      	b.n	8003924 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80038e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d008      	beq.n	8003900 <HAL_UART_IRQHandler+0x324>
 80038ee:	6a3b      	ldr	r3, [r7, #32]
 80038f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d003      	beq.n	8003900 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 80038f8:	6878      	ldr	r0, [r7, #4]
 80038fa:	f000 f9f2 	bl	8003ce2 <UART_Transmit_IT>
    return;
 80038fe:	e012      	b.n	8003926 <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003900:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003902:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003906:	2b00      	cmp	r3, #0
 8003908:	d00d      	beq.n	8003926 <HAL_UART_IRQHandler+0x34a>
 800390a:	6a3b      	ldr	r3, [r7, #32]
 800390c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003910:	2b00      	cmp	r3, #0
 8003912:	d008      	beq.n	8003926 <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8003914:	6878      	ldr	r0, [r7, #4]
 8003916:	f000 fa33 	bl	8003d80 <UART_EndTransmit_IT>
    return;
 800391a:	e004      	b.n	8003926 <HAL_UART_IRQHandler+0x34a>
    return;
 800391c:	bf00      	nop
 800391e:	e002      	b.n	8003926 <HAL_UART_IRQHandler+0x34a>
      return;
 8003920:	bf00      	nop
 8003922:	e000      	b.n	8003926 <HAL_UART_IRQHandler+0x34a>
      return;
 8003924:	bf00      	nop
  }
}
 8003926:	3728      	adds	r7, #40	; 0x28
 8003928:	46bd      	mov	sp, r7
 800392a:	bd80      	pop	{r7, pc}
 800392c:	08003cbb 	.word	0x08003cbb

08003930 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003930:	b480      	push	{r7}
 8003932:	b083      	sub	sp, #12
 8003934:	af00      	add	r7, sp, #0
 8003936:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003938:	bf00      	nop
 800393a:	370c      	adds	r7, #12
 800393c:	46bd      	mov	sp, r7
 800393e:	bc80      	pop	{r7}
 8003940:	4770      	bx	lr

08003942 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8003942:	b480      	push	{r7}
 8003944:	b083      	sub	sp, #12
 8003946:	af00      	add	r7, sp, #0
 8003948:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800394a:	bf00      	nop
 800394c:	370c      	adds	r7, #12
 800394e:	46bd      	mov	sp, r7
 8003950:	bc80      	pop	{r7}
 8003952:	4770      	bx	lr

08003954 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003954:	b480      	push	{r7}
 8003956:	b083      	sub	sp, #12
 8003958:	af00      	add	r7, sp, #0
 800395a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800395c:	bf00      	nop
 800395e:	370c      	adds	r7, #12
 8003960:	46bd      	mov	sp, r7
 8003962:	bc80      	pop	{r7}
 8003964:	4770      	bx	lr

08003966 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003966:	b480      	push	{r7}
 8003968:	b083      	sub	sp, #12
 800396a:	af00      	add	r7, sp, #0
 800396c:	6078      	str	r0, [r7, #4]
 800396e:	460b      	mov	r3, r1
 8003970:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003972:	bf00      	nop
 8003974:	370c      	adds	r7, #12
 8003976:	46bd      	mov	sp, r7
 8003978:	bc80      	pop	{r7}
 800397a:	4770      	bx	lr

0800397c <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800397c:	b580      	push	{r7, lr}
 800397e:	b084      	sub	sp, #16
 8003980:	af00      	add	r7, sp, #0
 8003982:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003988:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f003 0320 	and.w	r3, r3, #32
 8003994:	2b00      	cmp	r3, #0
 8003996:	d12a      	bne.n	80039ee <UART_DMAReceiveCplt+0x72>
  {
    huart->RxXferCount = 0U;
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	2200      	movs	r2, #0
 800399c:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	68da      	ldr	r2, [r3, #12]
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80039ac:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	695a      	ldr	r2, [r3, #20]
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	f022 0201 	bic.w	r2, r2, #1
 80039bc:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	695a      	ldr	r2, [r3, #20]
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80039cc:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	2220      	movs	r2, #32
 80039d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039da:	2b01      	cmp	r3, #1
 80039dc:	d107      	bne.n	80039ee <UART_DMAReceiveCplt+0x72>
    {
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	68da      	ldr	r2, [r3, #12]
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f022 0210 	bic.w	r2, r2, #16
 80039ec:	60da      	str	r2, [r3, #12]
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039f2:	2b01      	cmp	r3, #1
 80039f4:	d106      	bne.n	8003a04 <UART_DMAReceiveCplt+0x88>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80039fa:	4619      	mov	r1, r3
 80039fc:	68f8      	ldr	r0, [r7, #12]
 80039fe:	f7ff ffb2 	bl	8003966 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8003a02:	e002      	b.n	8003a0a <UART_DMAReceiveCplt+0x8e>
    HAL_UART_RxCpltCallback(huart);
 8003a04:	68f8      	ldr	r0, [r7, #12]
 8003a06:	f7fc fdc7 	bl	8000598 <HAL_UART_RxCpltCallback>
}
 8003a0a:	bf00      	nop
 8003a0c:	3710      	adds	r7, #16
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	bd80      	pop	{r7, pc}

08003a12 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8003a12:	b580      	push	{r7, lr}
 8003a14:	b084      	sub	sp, #16
 8003a16:	af00      	add	r7, sp, #0
 8003a18:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a1e:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a24:	2b01      	cmp	r3, #1
 8003a26:	d108      	bne.n	8003a3a <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize/2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize/2U);
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003a2c:	085b      	lsrs	r3, r3, #1
 8003a2e:	b29b      	uxth	r3, r3
 8003a30:	4619      	mov	r1, r3
 8003a32:	68f8      	ldr	r0, [r7, #12]
 8003a34:	f7ff ff97 	bl	8003966 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8003a38:	e002      	b.n	8003a40 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8003a3a:	68f8      	ldr	r0, [r7, #12]
 8003a3c:	f7ff ff81 	bl	8003942 <HAL_UART_RxHalfCpltCallback>
}
 8003a40:	bf00      	nop
 8003a42:	3710      	adds	r7, #16
 8003a44:	46bd      	mov	sp, r7
 8003a46:	bd80      	pop	{r7, pc}

08003a48 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8003a48:	b580      	push	{r7, lr}
 8003a4a:	b084      	sub	sp, #16
 8003a4c:	af00      	add	r7, sp, #0
 8003a4e:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8003a50:	2300      	movs	r3, #0
 8003a52:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a58:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8003a5a:	68bb      	ldr	r3, [r7, #8]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	695b      	ldr	r3, [r3, #20]
 8003a60:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	bf14      	ite	ne
 8003a68:	2301      	movne	r3, #1
 8003a6a:	2300      	moveq	r3, #0
 8003a6c:	b2db      	uxtb	r3, r3
 8003a6e:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8003a70:	68bb      	ldr	r3, [r7, #8]
 8003a72:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a76:	b2db      	uxtb	r3, r3
 8003a78:	2b21      	cmp	r3, #33	; 0x21
 8003a7a:	d108      	bne.n	8003a8e <UART_DMAError+0x46>
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d005      	beq.n	8003a8e <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8003a82:	68bb      	ldr	r3, [r7, #8]
 8003a84:	2200      	movs	r2, #0
 8003a86:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8003a88:	68b8      	ldr	r0, [r7, #8]
 8003a8a:	f000 f8d5 	bl	8003c38 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003a8e:	68bb      	ldr	r3, [r7, #8]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	695b      	ldr	r3, [r3, #20]
 8003a94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	bf14      	ite	ne
 8003a9c:	2301      	movne	r3, #1
 8003a9e:	2300      	moveq	r3, #0
 8003aa0:	b2db      	uxtb	r3, r3
 8003aa2:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8003aa4:	68bb      	ldr	r3, [r7, #8]
 8003aa6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003aaa:	b2db      	uxtb	r3, r3
 8003aac:	2b22      	cmp	r3, #34	; 0x22
 8003aae:	d108      	bne.n	8003ac2 <UART_DMAError+0x7a>
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d005      	beq.n	8003ac2 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8003ab6:	68bb      	ldr	r3, [r7, #8]
 8003ab8:	2200      	movs	r2, #0
 8003aba:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8003abc:	68b8      	ldr	r0, [r7, #8]
 8003abe:	f000 f8d0 	bl	8003c62 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8003ac2:	68bb      	ldr	r3, [r7, #8]
 8003ac4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ac6:	f043 0210 	orr.w	r2, r3, #16
 8003aca:	68bb      	ldr	r3, [r7, #8]
 8003acc:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003ace:	68b8      	ldr	r0, [r7, #8]
 8003ad0:	f7ff ff40 	bl	8003954 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003ad4:	bf00      	nop
 8003ad6:	3710      	adds	r7, #16
 8003ad8:	46bd      	mov	sp, r7
 8003ada:	bd80      	pop	{r7, pc}

08003adc <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8003adc:	b580      	push	{r7, lr}
 8003ade:	b084      	sub	sp, #16
 8003ae0:	af00      	add	r7, sp, #0
 8003ae2:	60f8      	str	r0, [r7, #12]
 8003ae4:	60b9      	str	r1, [r7, #8]
 8003ae6:	603b      	str	r3, [r7, #0]
 8003ae8:	4613      	mov	r3, r2
 8003aea:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003aec:	e02c      	b.n	8003b48 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003aee:	69bb      	ldr	r3, [r7, #24]
 8003af0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003af4:	d028      	beq.n	8003b48 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003af6:	69bb      	ldr	r3, [r7, #24]
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d007      	beq.n	8003b0c <UART_WaitOnFlagUntilTimeout+0x30>
 8003afc:	f7fd f98a 	bl	8000e14 <HAL_GetTick>
 8003b00:	4602      	mov	r2, r0
 8003b02:	683b      	ldr	r3, [r7, #0]
 8003b04:	1ad3      	subs	r3, r2, r3
 8003b06:	69ba      	ldr	r2, [r7, #24]
 8003b08:	429a      	cmp	r2, r3
 8003b0a:	d21d      	bcs.n	8003b48 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	68da      	ldr	r2, [r3, #12]
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003b1a:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	695a      	ldr	r2, [r3, #20]
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	f022 0201 	bic.w	r2, r2, #1
 8003b2a:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	2220      	movs	r2, #32
 8003b30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	2220      	movs	r2, #32
 8003b38:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	2200      	movs	r2, #0
 8003b40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8003b44:	2303      	movs	r3, #3
 8003b46:	e00f      	b.n	8003b68 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	681a      	ldr	r2, [r3, #0]
 8003b4e:	68bb      	ldr	r3, [r7, #8]
 8003b50:	4013      	ands	r3, r2
 8003b52:	68ba      	ldr	r2, [r7, #8]
 8003b54:	429a      	cmp	r2, r3
 8003b56:	bf0c      	ite	eq
 8003b58:	2301      	moveq	r3, #1
 8003b5a:	2300      	movne	r3, #0
 8003b5c:	b2db      	uxtb	r3, r3
 8003b5e:	461a      	mov	r2, r3
 8003b60:	79fb      	ldrb	r3, [r7, #7]
 8003b62:	429a      	cmp	r2, r3
 8003b64:	d0c3      	beq.n	8003aee <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003b66:	2300      	movs	r3, #0
}
 8003b68:	4618      	mov	r0, r3
 8003b6a:	3710      	adds	r7, #16
 8003b6c:	46bd      	mov	sp, r7
 8003b6e:	bd80      	pop	{r7, pc}

08003b70 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003b70:	b580      	push	{r7, lr}
 8003b72:	b086      	sub	sp, #24
 8003b74:	af00      	add	r7, sp, #0
 8003b76:	60f8      	str	r0, [r7, #12]
 8003b78:	60b9      	str	r1, [r7, #8]
 8003b7a:	4613      	mov	r3, r2
 8003b7c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8003b7e:	68ba      	ldr	r2, [r7, #8]
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	88fa      	ldrh	r2, [r7, #6]
 8003b88:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	2200      	movs	r2, #0
 8003b8e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	2222      	movs	r2, #34	; 0x22
 8003b94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b9c:	4a23      	ldr	r2, [pc, #140]	; (8003c2c <UART_Start_Receive_DMA+0xbc>)
 8003b9e:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ba4:	4a22      	ldr	r2, [pc, #136]	; (8003c30 <UART_Start_Receive_DMA+0xc0>)
 8003ba6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bac:	4a21      	ldr	r2, [pc, #132]	; (8003c34 <UART_Start_Receive_DMA+0xc4>)
 8003bae:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bb4:	2200      	movs	r2, #0
 8003bb6:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8003bb8:	f107 0308 	add.w	r3, r7, #8
 8003bbc:	617b      	str	r3, [r7, #20]
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	3304      	adds	r3, #4
 8003bc8:	4619      	mov	r1, r3
 8003bca:	697b      	ldr	r3, [r7, #20]
 8003bcc:	681a      	ldr	r2, [r3, #0]
 8003bce:	88fb      	ldrh	r3, [r7, #6]
 8003bd0:	f7fd fad2 	bl	8001178 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8003bd4:	2300      	movs	r3, #0
 8003bd6:	613b      	str	r3, [r7, #16]
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	613b      	str	r3, [r7, #16]
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	685b      	ldr	r3, [r3, #4]
 8003be6:	613b      	str	r3, [r7, #16]
 8003be8:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	2200      	movs	r2, #0
 8003bee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	68da      	ldr	r2, [r3, #12]
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003c00:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	695a      	ldr	r2, [r3, #20]
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f042 0201 	orr.w	r2, r2, #1
 8003c10:	615a      	str	r2, [r3, #20]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	695a      	ldr	r2, [r3, #20]
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003c20:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 8003c22:	2300      	movs	r3, #0
}
 8003c24:	4618      	mov	r0, r3
 8003c26:	3718      	adds	r7, #24
 8003c28:	46bd      	mov	sp, r7
 8003c2a:	bd80      	pop	{r7, pc}
 8003c2c:	0800397d 	.word	0x0800397d
 8003c30:	08003a13 	.word	0x08003a13
 8003c34:	08003a49 	.word	0x08003a49

08003c38 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8003c38:	b480      	push	{r7}
 8003c3a:	b083      	sub	sp, #12
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	68da      	ldr	r2, [r3, #12]
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8003c4e:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	2220      	movs	r2, #32
 8003c54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8003c58:	bf00      	nop
 8003c5a:	370c      	adds	r7, #12
 8003c5c:	46bd      	mov	sp, r7
 8003c5e:	bc80      	pop	{r7}
 8003c60:	4770      	bx	lr

08003c62 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003c62:	b480      	push	{r7}
 8003c64:	b083      	sub	sp, #12
 8003c66:	af00      	add	r7, sp, #0
 8003c68:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	68da      	ldr	r2, [r3, #12]
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003c78:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	695a      	ldr	r2, [r3, #20]
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f022 0201 	bic.w	r2, r2, #1
 8003c88:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c8e:	2b01      	cmp	r3, #1
 8003c90:	d107      	bne.n	8003ca2 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	68da      	ldr	r2, [r3, #12]
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f022 0210 	bic.w	r2, r2, #16
 8003ca0:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	2220      	movs	r2, #32
 8003ca6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	2200      	movs	r2, #0
 8003cae:	631a      	str	r2, [r3, #48]	; 0x30
}
 8003cb0:	bf00      	nop
 8003cb2:	370c      	adds	r7, #12
 8003cb4:	46bd      	mov	sp, r7
 8003cb6:	bc80      	pop	{r7}
 8003cb8:	4770      	bx	lr

08003cba <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003cba:	b580      	push	{r7, lr}
 8003cbc:	b084      	sub	sp, #16
 8003cbe:	af00      	add	r7, sp, #0
 8003cc0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cc6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	2200      	movs	r2, #0
 8003ccc:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003cd4:	68f8      	ldr	r0, [r7, #12]
 8003cd6:	f7ff fe3d 	bl	8003954 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003cda:	bf00      	nop
 8003cdc:	3710      	adds	r7, #16
 8003cde:	46bd      	mov	sp, r7
 8003ce0:	bd80      	pop	{r7, pc}

08003ce2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003ce2:	b480      	push	{r7}
 8003ce4:	b085      	sub	sp, #20
 8003ce6:	af00      	add	r7, sp, #0
 8003ce8:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003cf0:	b2db      	uxtb	r3, r3
 8003cf2:	2b21      	cmp	r3, #33	; 0x21
 8003cf4:	d13e      	bne.n	8003d74 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	689b      	ldr	r3, [r3, #8]
 8003cfa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003cfe:	d114      	bne.n	8003d2a <UART_Transmit_IT+0x48>
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	691b      	ldr	r3, [r3, #16]
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d110      	bne.n	8003d2a <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	6a1b      	ldr	r3, [r3, #32]
 8003d0c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	881b      	ldrh	r3, [r3, #0]
 8003d12:	461a      	mov	r2, r3
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003d1c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	6a1b      	ldr	r3, [r3, #32]
 8003d22:	1c9a      	adds	r2, r3, #2
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	621a      	str	r2, [r3, #32]
 8003d28:	e008      	b.n	8003d3c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	6a1b      	ldr	r3, [r3, #32]
 8003d2e:	1c59      	adds	r1, r3, #1
 8003d30:	687a      	ldr	r2, [r7, #4]
 8003d32:	6211      	str	r1, [r2, #32]
 8003d34:	781a      	ldrb	r2, [r3, #0]
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003d40:	b29b      	uxth	r3, r3
 8003d42:	3b01      	subs	r3, #1
 8003d44:	b29b      	uxth	r3, r3
 8003d46:	687a      	ldr	r2, [r7, #4]
 8003d48:	4619      	mov	r1, r3
 8003d4a:	84d1      	strh	r1, [r2, #38]	; 0x26
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d10f      	bne.n	8003d70 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	68da      	ldr	r2, [r3, #12]
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003d5e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	68da      	ldr	r2, [r3, #12]
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003d6e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003d70:	2300      	movs	r3, #0
 8003d72:	e000      	b.n	8003d76 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003d74:	2302      	movs	r3, #2
  }
}
 8003d76:	4618      	mov	r0, r3
 8003d78:	3714      	adds	r7, #20
 8003d7a:	46bd      	mov	sp, r7
 8003d7c:	bc80      	pop	{r7}
 8003d7e:	4770      	bx	lr

08003d80 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003d80:	b580      	push	{r7, lr}
 8003d82:	b082      	sub	sp, #8
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	68da      	ldr	r2, [r3, #12]
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003d96:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	2220      	movs	r2, #32
 8003d9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003da0:	6878      	ldr	r0, [r7, #4]
 8003da2:	f7ff fdc5 	bl	8003930 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003da6:	2300      	movs	r3, #0
}
 8003da8:	4618      	mov	r0, r3
 8003daa:	3708      	adds	r7, #8
 8003dac:	46bd      	mov	sp, r7
 8003dae:	bd80      	pop	{r7, pc}

08003db0 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003db0:	b580      	push	{r7, lr}
 8003db2:	b086      	sub	sp, #24
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003dbe:	b2db      	uxtb	r3, r3
 8003dc0:	2b22      	cmp	r3, #34	; 0x22
 8003dc2:	f040 8099 	bne.w	8003ef8 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	689b      	ldr	r3, [r3, #8]
 8003dca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003dce:	d117      	bne.n	8003e00 <UART_Receive_IT+0x50>
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	691b      	ldr	r3, [r3, #16]
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d113      	bne.n	8003e00 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8003dd8:	2300      	movs	r3, #0
 8003dda:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003de0:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	685b      	ldr	r3, [r3, #4]
 8003de8:	b29b      	uxth	r3, r3
 8003dea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003dee:	b29a      	uxth	r2, r3
 8003df0:	693b      	ldr	r3, [r7, #16]
 8003df2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003df8:	1c9a      	adds	r2, r3, #2
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	629a      	str	r2, [r3, #40]	; 0x28
 8003dfe:	e026      	b.n	8003e4e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e04:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8003e06:	2300      	movs	r3, #0
 8003e08:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	689b      	ldr	r3, [r3, #8]
 8003e0e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e12:	d007      	beq.n	8003e24 <UART_Receive_IT+0x74>
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	689b      	ldr	r3, [r3, #8]
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d10a      	bne.n	8003e32 <UART_Receive_IT+0x82>
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	691b      	ldr	r3, [r3, #16]
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d106      	bne.n	8003e32 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	685b      	ldr	r3, [r3, #4]
 8003e2a:	b2da      	uxtb	r2, r3
 8003e2c:	697b      	ldr	r3, [r7, #20]
 8003e2e:	701a      	strb	r2, [r3, #0]
 8003e30:	e008      	b.n	8003e44 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	685b      	ldr	r3, [r3, #4]
 8003e38:	b2db      	uxtb	r3, r3
 8003e3a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003e3e:	b2da      	uxtb	r2, r3
 8003e40:	697b      	ldr	r3, [r7, #20]
 8003e42:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e48:	1c5a      	adds	r2, r3, #1
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003e52:	b29b      	uxth	r3, r3
 8003e54:	3b01      	subs	r3, #1
 8003e56:	b29b      	uxth	r3, r3
 8003e58:	687a      	ldr	r2, [r7, #4]
 8003e5a:	4619      	mov	r1, r3
 8003e5c:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d148      	bne.n	8003ef4 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	68da      	ldr	r2, [r3, #12]
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f022 0220 	bic.w	r2, r2, #32
 8003e70:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	68da      	ldr	r2, [r3, #12]
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003e80:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	695a      	ldr	r2, [r3, #20]
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f022 0201 	bic.w	r2, r2, #1
 8003e90:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	2220      	movs	r2, #32
 8003e96:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e9e:	2b01      	cmp	r3, #1
 8003ea0:	d123      	bne.n	8003eea <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	2200      	movs	r2, #0
 8003ea6:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	68da      	ldr	r2, [r3, #12]
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f022 0210 	bic.w	r2, r2, #16
 8003eb6:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f003 0310 	and.w	r3, r3, #16
 8003ec2:	2b10      	cmp	r3, #16
 8003ec4:	d10a      	bne.n	8003edc <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003ec6:	2300      	movs	r3, #0
 8003ec8:	60fb      	str	r3, [r7, #12]
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	60fb      	str	r3, [r7, #12]
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	685b      	ldr	r3, [r3, #4]
 8003ed8:	60fb      	str	r3, [r7, #12]
 8003eda:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003ee0:	4619      	mov	r1, r3
 8003ee2:	6878      	ldr	r0, [r7, #4]
 8003ee4:	f7ff fd3f 	bl	8003966 <HAL_UARTEx_RxEventCallback>
 8003ee8:	e002      	b.n	8003ef0 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8003eea:	6878      	ldr	r0, [r7, #4]
 8003eec:	f7fc fb54 	bl	8000598 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003ef0:	2300      	movs	r3, #0
 8003ef2:	e002      	b.n	8003efa <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 8003ef4:	2300      	movs	r3, #0
 8003ef6:	e000      	b.n	8003efa <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8003ef8:	2302      	movs	r3, #2
  }
}
 8003efa:	4618      	mov	r0, r3
 8003efc:	3718      	adds	r7, #24
 8003efe:	46bd      	mov	sp, r7
 8003f00:	bd80      	pop	{r7, pc}
	...

08003f04 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003f04:	b580      	push	{r7, lr}
 8003f06:	b084      	sub	sp, #16
 8003f08:	af00      	add	r7, sp, #0
 8003f0a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	691b      	ldr	r3, [r3, #16]
 8003f12:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	68da      	ldr	r2, [r3, #12]
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	430a      	orrs	r2, r1
 8003f20:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	689a      	ldr	r2, [r3, #8]
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	691b      	ldr	r3, [r3, #16]
 8003f2a:	431a      	orrs	r2, r3
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	695b      	ldr	r3, [r3, #20]
 8003f30:	4313      	orrs	r3, r2
 8003f32:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	68db      	ldr	r3, [r3, #12]
 8003f3a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8003f3e:	f023 030c 	bic.w	r3, r3, #12
 8003f42:	687a      	ldr	r2, [r7, #4]
 8003f44:	6812      	ldr	r2, [r2, #0]
 8003f46:	68b9      	ldr	r1, [r7, #8]
 8003f48:	430b      	orrs	r3, r1
 8003f4a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	695b      	ldr	r3, [r3, #20]
 8003f52:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	699a      	ldr	r2, [r3, #24]
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	430a      	orrs	r2, r1
 8003f60:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	4a2c      	ldr	r2, [pc, #176]	; (8004018 <UART_SetConfig+0x114>)
 8003f68:	4293      	cmp	r3, r2
 8003f6a:	d103      	bne.n	8003f74 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003f6c:	f7ff f9f4 	bl	8003358 <HAL_RCC_GetPCLK2Freq>
 8003f70:	60f8      	str	r0, [r7, #12]
 8003f72:	e002      	b.n	8003f7a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003f74:	f7ff f9dc 	bl	8003330 <HAL_RCC_GetPCLK1Freq>
 8003f78:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003f7a:	68fa      	ldr	r2, [r7, #12]
 8003f7c:	4613      	mov	r3, r2
 8003f7e:	009b      	lsls	r3, r3, #2
 8003f80:	4413      	add	r3, r2
 8003f82:	009a      	lsls	r2, r3, #2
 8003f84:	441a      	add	r2, r3
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	685b      	ldr	r3, [r3, #4]
 8003f8a:	009b      	lsls	r3, r3, #2
 8003f8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f90:	4a22      	ldr	r2, [pc, #136]	; (800401c <UART_SetConfig+0x118>)
 8003f92:	fba2 2303 	umull	r2, r3, r2, r3
 8003f96:	095b      	lsrs	r3, r3, #5
 8003f98:	0119      	lsls	r1, r3, #4
 8003f9a:	68fa      	ldr	r2, [r7, #12]
 8003f9c:	4613      	mov	r3, r2
 8003f9e:	009b      	lsls	r3, r3, #2
 8003fa0:	4413      	add	r3, r2
 8003fa2:	009a      	lsls	r2, r3, #2
 8003fa4:	441a      	add	r2, r3
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	685b      	ldr	r3, [r3, #4]
 8003faa:	009b      	lsls	r3, r3, #2
 8003fac:	fbb2 f2f3 	udiv	r2, r2, r3
 8003fb0:	4b1a      	ldr	r3, [pc, #104]	; (800401c <UART_SetConfig+0x118>)
 8003fb2:	fba3 0302 	umull	r0, r3, r3, r2
 8003fb6:	095b      	lsrs	r3, r3, #5
 8003fb8:	2064      	movs	r0, #100	; 0x64
 8003fba:	fb00 f303 	mul.w	r3, r0, r3
 8003fbe:	1ad3      	subs	r3, r2, r3
 8003fc0:	011b      	lsls	r3, r3, #4
 8003fc2:	3332      	adds	r3, #50	; 0x32
 8003fc4:	4a15      	ldr	r2, [pc, #84]	; (800401c <UART_SetConfig+0x118>)
 8003fc6:	fba2 2303 	umull	r2, r3, r2, r3
 8003fca:	095b      	lsrs	r3, r3, #5
 8003fcc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003fd0:	4419      	add	r1, r3
 8003fd2:	68fa      	ldr	r2, [r7, #12]
 8003fd4:	4613      	mov	r3, r2
 8003fd6:	009b      	lsls	r3, r3, #2
 8003fd8:	4413      	add	r3, r2
 8003fda:	009a      	lsls	r2, r3, #2
 8003fdc:	441a      	add	r2, r3
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	685b      	ldr	r3, [r3, #4]
 8003fe2:	009b      	lsls	r3, r3, #2
 8003fe4:	fbb2 f2f3 	udiv	r2, r2, r3
 8003fe8:	4b0c      	ldr	r3, [pc, #48]	; (800401c <UART_SetConfig+0x118>)
 8003fea:	fba3 0302 	umull	r0, r3, r3, r2
 8003fee:	095b      	lsrs	r3, r3, #5
 8003ff0:	2064      	movs	r0, #100	; 0x64
 8003ff2:	fb00 f303 	mul.w	r3, r0, r3
 8003ff6:	1ad3      	subs	r3, r2, r3
 8003ff8:	011b      	lsls	r3, r3, #4
 8003ffa:	3332      	adds	r3, #50	; 0x32
 8003ffc:	4a07      	ldr	r2, [pc, #28]	; (800401c <UART_SetConfig+0x118>)
 8003ffe:	fba2 2303 	umull	r2, r3, r2, r3
 8004002:	095b      	lsrs	r3, r3, #5
 8004004:	f003 020f 	and.w	r2, r3, #15
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	440a      	add	r2, r1
 800400e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004010:	bf00      	nop
 8004012:	3710      	adds	r7, #16
 8004014:	46bd      	mov	sp, r7
 8004016:	bd80      	pop	{r7, pc}
 8004018:	40013800 	.word	0x40013800
 800401c:	51eb851f 	.word	0x51eb851f

08004020 <__errno>:
 8004020:	4b01      	ldr	r3, [pc, #4]	; (8004028 <__errno+0x8>)
 8004022:	6818      	ldr	r0, [r3, #0]
 8004024:	4770      	bx	lr
 8004026:	bf00      	nop
 8004028:	2000000c 	.word	0x2000000c

0800402c <__libc_init_array>:
 800402c:	b570      	push	{r4, r5, r6, lr}
 800402e:	2600      	movs	r6, #0
 8004030:	4d0c      	ldr	r5, [pc, #48]	; (8004064 <__libc_init_array+0x38>)
 8004032:	4c0d      	ldr	r4, [pc, #52]	; (8004068 <__libc_init_array+0x3c>)
 8004034:	1b64      	subs	r4, r4, r5
 8004036:	10a4      	asrs	r4, r4, #2
 8004038:	42a6      	cmp	r6, r4
 800403a:	d109      	bne.n	8004050 <__libc_init_array+0x24>
 800403c:	f000 fc9c 	bl	8004978 <_init>
 8004040:	2600      	movs	r6, #0
 8004042:	4d0a      	ldr	r5, [pc, #40]	; (800406c <__libc_init_array+0x40>)
 8004044:	4c0a      	ldr	r4, [pc, #40]	; (8004070 <__libc_init_array+0x44>)
 8004046:	1b64      	subs	r4, r4, r5
 8004048:	10a4      	asrs	r4, r4, #2
 800404a:	42a6      	cmp	r6, r4
 800404c:	d105      	bne.n	800405a <__libc_init_array+0x2e>
 800404e:	bd70      	pop	{r4, r5, r6, pc}
 8004050:	f855 3b04 	ldr.w	r3, [r5], #4
 8004054:	4798      	blx	r3
 8004056:	3601      	adds	r6, #1
 8004058:	e7ee      	b.n	8004038 <__libc_init_array+0xc>
 800405a:	f855 3b04 	ldr.w	r3, [r5], #4
 800405e:	4798      	blx	r3
 8004060:	3601      	adds	r6, #1
 8004062:	e7f2      	b.n	800404a <__libc_init_array+0x1e>
 8004064:	08004a2c 	.word	0x08004a2c
 8004068:	08004a2c 	.word	0x08004a2c
 800406c:	08004a2c 	.word	0x08004a2c
 8004070:	08004a30 	.word	0x08004a30

08004074 <memset>:
 8004074:	4603      	mov	r3, r0
 8004076:	4402      	add	r2, r0
 8004078:	4293      	cmp	r3, r2
 800407a:	d100      	bne.n	800407e <memset+0xa>
 800407c:	4770      	bx	lr
 800407e:	f803 1b01 	strb.w	r1, [r3], #1
 8004082:	e7f9      	b.n	8004078 <memset+0x4>

08004084 <siprintf>:
 8004084:	b40e      	push	{r1, r2, r3}
 8004086:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800408a:	b500      	push	{lr}
 800408c:	b09c      	sub	sp, #112	; 0x70
 800408e:	ab1d      	add	r3, sp, #116	; 0x74
 8004090:	9002      	str	r0, [sp, #8]
 8004092:	9006      	str	r0, [sp, #24]
 8004094:	9107      	str	r1, [sp, #28]
 8004096:	9104      	str	r1, [sp, #16]
 8004098:	4808      	ldr	r0, [pc, #32]	; (80040bc <siprintf+0x38>)
 800409a:	4909      	ldr	r1, [pc, #36]	; (80040c0 <siprintf+0x3c>)
 800409c:	f853 2b04 	ldr.w	r2, [r3], #4
 80040a0:	9105      	str	r1, [sp, #20]
 80040a2:	6800      	ldr	r0, [r0, #0]
 80040a4:	a902      	add	r1, sp, #8
 80040a6:	9301      	str	r3, [sp, #4]
 80040a8:	f000 f868 	bl	800417c <_svfiprintf_r>
 80040ac:	2200      	movs	r2, #0
 80040ae:	9b02      	ldr	r3, [sp, #8]
 80040b0:	701a      	strb	r2, [r3, #0]
 80040b2:	b01c      	add	sp, #112	; 0x70
 80040b4:	f85d eb04 	ldr.w	lr, [sp], #4
 80040b8:	b003      	add	sp, #12
 80040ba:	4770      	bx	lr
 80040bc:	2000000c 	.word	0x2000000c
 80040c0:	ffff0208 	.word	0xffff0208

080040c4 <__ssputs_r>:
 80040c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80040c8:	688e      	ldr	r6, [r1, #8]
 80040ca:	4682      	mov	sl, r0
 80040cc:	429e      	cmp	r6, r3
 80040ce:	460c      	mov	r4, r1
 80040d0:	4690      	mov	r8, r2
 80040d2:	461f      	mov	r7, r3
 80040d4:	d838      	bhi.n	8004148 <__ssputs_r+0x84>
 80040d6:	898a      	ldrh	r2, [r1, #12]
 80040d8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80040dc:	d032      	beq.n	8004144 <__ssputs_r+0x80>
 80040de:	6825      	ldr	r5, [r4, #0]
 80040e0:	6909      	ldr	r1, [r1, #16]
 80040e2:	3301      	adds	r3, #1
 80040e4:	eba5 0901 	sub.w	r9, r5, r1
 80040e8:	6965      	ldr	r5, [r4, #20]
 80040ea:	444b      	add	r3, r9
 80040ec:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80040f0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80040f4:	106d      	asrs	r5, r5, #1
 80040f6:	429d      	cmp	r5, r3
 80040f8:	bf38      	it	cc
 80040fa:	461d      	movcc	r5, r3
 80040fc:	0553      	lsls	r3, r2, #21
 80040fe:	d531      	bpl.n	8004164 <__ssputs_r+0xa0>
 8004100:	4629      	mov	r1, r5
 8004102:	f000 fb6f 	bl	80047e4 <_malloc_r>
 8004106:	4606      	mov	r6, r0
 8004108:	b950      	cbnz	r0, 8004120 <__ssputs_r+0x5c>
 800410a:	230c      	movs	r3, #12
 800410c:	f04f 30ff 	mov.w	r0, #4294967295
 8004110:	f8ca 3000 	str.w	r3, [sl]
 8004114:	89a3      	ldrh	r3, [r4, #12]
 8004116:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800411a:	81a3      	strh	r3, [r4, #12]
 800411c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004120:	464a      	mov	r2, r9
 8004122:	6921      	ldr	r1, [r4, #16]
 8004124:	f000 face 	bl	80046c4 <memcpy>
 8004128:	89a3      	ldrh	r3, [r4, #12]
 800412a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800412e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004132:	81a3      	strh	r3, [r4, #12]
 8004134:	6126      	str	r6, [r4, #16]
 8004136:	444e      	add	r6, r9
 8004138:	6026      	str	r6, [r4, #0]
 800413a:	463e      	mov	r6, r7
 800413c:	6165      	str	r5, [r4, #20]
 800413e:	eba5 0509 	sub.w	r5, r5, r9
 8004142:	60a5      	str	r5, [r4, #8]
 8004144:	42be      	cmp	r6, r7
 8004146:	d900      	bls.n	800414a <__ssputs_r+0x86>
 8004148:	463e      	mov	r6, r7
 800414a:	4632      	mov	r2, r6
 800414c:	4641      	mov	r1, r8
 800414e:	6820      	ldr	r0, [r4, #0]
 8004150:	f000 fac6 	bl	80046e0 <memmove>
 8004154:	68a3      	ldr	r3, [r4, #8]
 8004156:	2000      	movs	r0, #0
 8004158:	1b9b      	subs	r3, r3, r6
 800415a:	60a3      	str	r3, [r4, #8]
 800415c:	6823      	ldr	r3, [r4, #0]
 800415e:	4433      	add	r3, r6
 8004160:	6023      	str	r3, [r4, #0]
 8004162:	e7db      	b.n	800411c <__ssputs_r+0x58>
 8004164:	462a      	mov	r2, r5
 8004166:	f000 fbb1 	bl	80048cc <_realloc_r>
 800416a:	4606      	mov	r6, r0
 800416c:	2800      	cmp	r0, #0
 800416e:	d1e1      	bne.n	8004134 <__ssputs_r+0x70>
 8004170:	4650      	mov	r0, sl
 8004172:	6921      	ldr	r1, [r4, #16]
 8004174:	f000 face 	bl	8004714 <_free_r>
 8004178:	e7c7      	b.n	800410a <__ssputs_r+0x46>
	...

0800417c <_svfiprintf_r>:
 800417c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004180:	4698      	mov	r8, r3
 8004182:	898b      	ldrh	r3, [r1, #12]
 8004184:	4607      	mov	r7, r0
 8004186:	061b      	lsls	r3, r3, #24
 8004188:	460d      	mov	r5, r1
 800418a:	4614      	mov	r4, r2
 800418c:	b09d      	sub	sp, #116	; 0x74
 800418e:	d50e      	bpl.n	80041ae <_svfiprintf_r+0x32>
 8004190:	690b      	ldr	r3, [r1, #16]
 8004192:	b963      	cbnz	r3, 80041ae <_svfiprintf_r+0x32>
 8004194:	2140      	movs	r1, #64	; 0x40
 8004196:	f000 fb25 	bl	80047e4 <_malloc_r>
 800419a:	6028      	str	r0, [r5, #0]
 800419c:	6128      	str	r0, [r5, #16]
 800419e:	b920      	cbnz	r0, 80041aa <_svfiprintf_r+0x2e>
 80041a0:	230c      	movs	r3, #12
 80041a2:	603b      	str	r3, [r7, #0]
 80041a4:	f04f 30ff 	mov.w	r0, #4294967295
 80041a8:	e0d1      	b.n	800434e <_svfiprintf_r+0x1d2>
 80041aa:	2340      	movs	r3, #64	; 0x40
 80041ac:	616b      	str	r3, [r5, #20]
 80041ae:	2300      	movs	r3, #0
 80041b0:	9309      	str	r3, [sp, #36]	; 0x24
 80041b2:	2320      	movs	r3, #32
 80041b4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80041b8:	2330      	movs	r3, #48	; 0x30
 80041ba:	f04f 0901 	mov.w	r9, #1
 80041be:	f8cd 800c 	str.w	r8, [sp, #12]
 80041c2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8004368 <_svfiprintf_r+0x1ec>
 80041c6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80041ca:	4623      	mov	r3, r4
 80041cc:	469a      	mov	sl, r3
 80041ce:	f813 2b01 	ldrb.w	r2, [r3], #1
 80041d2:	b10a      	cbz	r2, 80041d8 <_svfiprintf_r+0x5c>
 80041d4:	2a25      	cmp	r2, #37	; 0x25
 80041d6:	d1f9      	bne.n	80041cc <_svfiprintf_r+0x50>
 80041d8:	ebba 0b04 	subs.w	fp, sl, r4
 80041dc:	d00b      	beq.n	80041f6 <_svfiprintf_r+0x7a>
 80041de:	465b      	mov	r3, fp
 80041e0:	4622      	mov	r2, r4
 80041e2:	4629      	mov	r1, r5
 80041e4:	4638      	mov	r0, r7
 80041e6:	f7ff ff6d 	bl	80040c4 <__ssputs_r>
 80041ea:	3001      	adds	r0, #1
 80041ec:	f000 80aa 	beq.w	8004344 <_svfiprintf_r+0x1c8>
 80041f0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80041f2:	445a      	add	r2, fp
 80041f4:	9209      	str	r2, [sp, #36]	; 0x24
 80041f6:	f89a 3000 	ldrb.w	r3, [sl]
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	f000 80a2 	beq.w	8004344 <_svfiprintf_r+0x1c8>
 8004200:	2300      	movs	r3, #0
 8004202:	f04f 32ff 	mov.w	r2, #4294967295
 8004206:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800420a:	f10a 0a01 	add.w	sl, sl, #1
 800420e:	9304      	str	r3, [sp, #16]
 8004210:	9307      	str	r3, [sp, #28]
 8004212:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004216:	931a      	str	r3, [sp, #104]	; 0x68
 8004218:	4654      	mov	r4, sl
 800421a:	2205      	movs	r2, #5
 800421c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004220:	4851      	ldr	r0, [pc, #324]	; (8004368 <_svfiprintf_r+0x1ec>)
 8004222:	f000 fa41 	bl	80046a8 <memchr>
 8004226:	9a04      	ldr	r2, [sp, #16]
 8004228:	b9d8      	cbnz	r0, 8004262 <_svfiprintf_r+0xe6>
 800422a:	06d0      	lsls	r0, r2, #27
 800422c:	bf44      	itt	mi
 800422e:	2320      	movmi	r3, #32
 8004230:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004234:	0711      	lsls	r1, r2, #28
 8004236:	bf44      	itt	mi
 8004238:	232b      	movmi	r3, #43	; 0x2b
 800423a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800423e:	f89a 3000 	ldrb.w	r3, [sl]
 8004242:	2b2a      	cmp	r3, #42	; 0x2a
 8004244:	d015      	beq.n	8004272 <_svfiprintf_r+0xf6>
 8004246:	4654      	mov	r4, sl
 8004248:	2000      	movs	r0, #0
 800424a:	f04f 0c0a 	mov.w	ip, #10
 800424e:	9a07      	ldr	r2, [sp, #28]
 8004250:	4621      	mov	r1, r4
 8004252:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004256:	3b30      	subs	r3, #48	; 0x30
 8004258:	2b09      	cmp	r3, #9
 800425a:	d94e      	bls.n	80042fa <_svfiprintf_r+0x17e>
 800425c:	b1b0      	cbz	r0, 800428c <_svfiprintf_r+0x110>
 800425e:	9207      	str	r2, [sp, #28]
 8004260:	e014      	b.n	800428c <_svfiprintf_r+0x110>
 8004262:	eba0 0308 	sub.w	r3, r0, r8
 8004266:	fa09 f303 	lsl.w	r3, r9, r3
 800426a:	4313      	orrs	r3, r2
 800426c:	46a2      	mov	sl, r4
 800426e:	9304      	str	r3, [sp, #16]
 8004270:	e7d2      	b.n	8004218 <_svfiprintf_r+0x9c>
 8004272:	9b03      	ldr	r3, [sp, #12]
 8004274:	1d19      	adds	r1, r3, #4
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	9103      	str	r1, [sp, #12]
 800427a:	2b00      	cmp	r3, #0
 800427c:	bfbb      	ittet	lt
 800427e:	425b      	neglt	r3, r3
 8004280:	f042 0202 	orrlt.w	r2, r2, #2
 8004284:	9307      	strge	r3, [sp, #28]
 8004286:	9307      	strlt	r3, [sp, #28]
 8004288:	bfb8      	it	lt
 800428a:	9204      	strlt	r2, [sp, #16]
 800428c:	7823      	ldrb	r3, [r4, #0]
 800428e:	2b2e      	cmp	r3, #46	; 0x2e
 8004290:	d10c      	bne.n	80042ac <_svfiprintf_r+0x130>
 8004292:	7863      	ldrb	r3, [r4, #1]
 8004294:	2b2a      	cmp	r3, #42	; 0x2a
 8004296:	d135      	bne.n	8004304 <_svfiprintf_r+0x188>
 8004298:	9b03      	ldr	r3, [sp, #12]
 800429a:	3402      	adds	r4, #2
 800429c:	1d1a      	adds	r2, r3, #4
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	9203      	str	r2, [sp, #12]
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	bfb8      	it	lt
 80042a6:	f04f 33ff 	movlt.w	r3, #4294967295
 80042aa:	9305      	str	r3, [sp, #20]
 80042ac:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 800436c <_svfiprintf_r+0x1f0>
 80042b0:	2203      	movs	r2, #3
 80042b2:	4650      	mov	r0, sl
 80042b4:	7821      	ldrb	r1, [r4, #0]
 80042b6:	f000 f9f7 	bl	80046a8 <memchr>
 80042ba:	b140      	cbz	r0, 80042ce <_svfiprintf_r+0x152>
 80042bc:	2340      	movs	r3, #64	; 0x40
 80042be:	eba0 000a 	sub.w	r0, r0, sl
 80042c2:	fa03 f000 	lsl.w	r0, r3, r0
 80042c6:	9b04      	ldr	r3, [sp, #16]
 80042c8:	3401      	adds	r4, #1
 80042ca:	4303      	orrs	r3, r0
 80042cc:	9304      	str	r3, [sp, #16]
 80042ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 80042d2:	2206      	movs	r2, #6
 80042d4:	4826      	ldr	r0, [pc, #152]	; (8004370 <_svfiprintf_r+0x1f4>)
 80042d6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80042da:	f000 f9e5 	bl	80046a8 <memchr>
 80042de:	2800      	cmp	r0, #0
 80042e0:	d038      	beq.n	8004354 <_svfiprintf_r+0x1d8>
 80042e2:	4b24      	ldr	r3, [pc, #144]	; (8004374 <_svfiprintf_r+0x1f8>)
 80042e4:	bb1b      	cbnz	r3, 800432e <_svfiprintf_r+0x1b2>
 80042e6:	9b03      	ldr	r3, [sp, #12]
 80042e8:	3307      	adds	r3, #7
 80042ea:	f023 0307 	bic.w	r3, r3, #7
 80042ee:	3308      	adds	r3, #8
 80042f0:	9303      	str	r3, [sp, #12]
 80042f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80042f4:	4433      	add	r3, r6
 80042f6:	9309      	str	r3, [sp, #36]	; 0x24
 80042f8:	e767      	b.n	80041ca <_svfiprintf_r+0x4e>
 80042fa:	460c      	mov	r4, r1
 80042fc:	2001      	movs	r0, #1
 80042fe:	fb0c 3202 	mla	r2, ip, r2, r3
 8004302:	e7a5      	b.n	8004250 <_svfiprintf_r+0xd4>
 8004304:	2300      	movs	r3, #0
 8004306:	f04f 0c0a 	mov.w	ip, #10
 800430a:	4619      	mov	r1, r3
 800430c:	3401      	adds	r4, #1
 800430e:	9305      	str	r3, [sp, #20]
 8004310:	4620      	mov	r0, r4
 8004312:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004316:	3a30      	subs	r2, #48	; 0x30
 8004318:	2a09      	cmp	r2, #9
 800431a:	d903      	bls.n	8004324 <_svfiprintf_r+0x1a8>
 800431c:	2b00      	cmp	r3, #0
 800431e:	d0c5      	beq.n	80042ac <_svfiprintf_r+0x130>
 8004320:	9105      	str	r1, [sp, #20]
 8004322:	e7c3      	b.n	80042ac <_svfiprintf_r+0x130>
 8004324:	4604      	mov	r4, r0
 8004326:	2301      	movs	r3, #1
 8004328:	fb0c 2101 	mla	r1, ip, r1, r2
 800432c:	e7f0      	b.n	8004310 <_svfiprintf_r+0x194>
 800432e:	ab03      	add	r3, sp, #12
 8004330:	9300      	str	r3, [sp, #0]
 8004332:	462a      	mov	r2, r5
 8004334:	4638      	mov	r0, r7
 8004336:	4b10      	ldr	r3, [pc, #64]	; (8004378 <_svfiprintf_r+0x1fc>)
 8004338:	a904      	add	r1, sp, #16
 800433a:	f3af 8000 	nop.w
 800433e:	1c42      	adds	r2, r0, #1
 8004340:	4606      	mov	r6, r0
 8004342:	d1d6      	bne.n	80042f2 <_svfiprintf_r+0x176>
 8004344:	89ab      	ldrh	r3, [r5, #12]
 8004346:	065b      	lsls	r3, r3, #25
 8004348:	f53f af2c 	bmi.w	80041a4 <_svfiprintf_r+0x28>
 800434c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800434e:	b01d      	add	sp, #116	; 0x74
 8004350:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004354:	ab03      	add	r3, sp, #12
 8004356:	9300      	str	r3, [sp, #0]
 8004358:	462a      	mov	r2, r5
 800435a:	4638      	mov	r0, r7
 800435c:	4b06      	ldr	r3, [pc, #24]	; (8004378 <_svfiprintf_r+0x1fc>)
 800435e:	a904      	add	r1, sp, #16
 8004360:	f000 f87c 	bl	800445c <_printf_i>
 8004364:	e7eb      	b.n	800433e <_svfiprintf_r+0x1c2>
 8004366:	bf00      	nop
 8004368:	080049f0 	.word	0x080049f0
 800436c:	080049f6 	.word	0x080049f6
 8004370:	080049fa 	.word	0x080049fa
 8004374:	00000000 	.word	0x00000000
 8004378:	080040c5 	.word	0x080040c5

0800437c <_printf_common>:
 800437c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004380:	4616      	mov	r6, r2
 8004382:	4699      	mov	r9, r3
 8004384:	688a      	ldr	r2, [r1, #8]
 8004386:	690b      	ldr	r3, [r1, #16]
 8004388:	4607      	mov	r7, r0
 800438a:	4293      	cmp	r3, r2
 800438c:	bfb8      	it	lt
 800438e:	4613      	movlt	r3, r2
 8004390:	6033      	str	r3, [r6, #0]
 8004392:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004396:	460c      	mov	r4, r1
 8004398:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800439c:	b10a      	cbz	r2, 80043a2 <_printf_common+0x26>
 800439e:	3301      	adds	r3, #1
 80043a0:	6033      	str	r3, [r6, #0]
 80043a2:	6823      	ldr	r3, [r4, #0]
 80043a4:	0699      	lsls	r1, r3, #26
 80043a6:	bf42      	ittt	mi
 80043a8:	6833      	ldrmi	r3, [r6, #0]
 80043aa:	3302      	addmi	r3, #2
 80043ac:	6033      	strmi	r3, [r6, #0]
 80043ae:	6825      	ldr	r5, [r4, #0]
 80043b0:	f015 0506 	ands.w	r5, r5, #6
 80043b4:	d106      	bne.n	80043c4 <_printf_common+0x48>
 80043b6:	f104 0a19 	add.w	sl, r4, #25
 80043ba:	68e3      	ldr	r3, [r4, #12]
 80043bc:	6832      	ldr	r2, [r6, #0]
 80043be:	1a9b      	subs	r3, r3, r2
 80043c0:	42ab      	cmp	r3, r5
 80043c2:	dc28      	bgt.n	8004416 <_printf_common+0x9a>
 80043c4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80043c8:	1e13      	subs	r3, r2, #0
 80043ca:	6822      	ldr	r2, [r4, #0]
 80043cc:	bf18      	it	ne
 80043ce:	2301      	movne	r3, #1
 80043d0:	0692      	lsls	r2, r2, #26
 80043d2:	d42d      	bmi.n	8004430 <_printf_common+0xb4>
 80043d4:	4649      	mov	r1, r9
 80043d6:	4638      	mov	r0, r7
 80043d8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80043dc:	47c0      	blx	r8
 80043de:	3001      	adds	r0, #1
 80043e0:	d020      	beq.n	8004424 <_printf_common+0xa8>
 80043e2:	6823      	ldr	r3, [r4, #0]
 80043e4:	68e5      	ldr	r5, [r4, #12]
 80043e6:	f003 0306 	and.w	r3, r3, #6
 80043ea:	2b04      	cmp	r3, #4
 80043ec:	bf18      	it	ne
 80043ee:	2500      	movne	r5, #0
 80043f0:	6832      	ldr	r2, [r6, #0]
 80043f2:	f04f 0600 	mov.w	r6, #0
 80043f6:	68a3      	ldr	r3, [r4, #8]
 80043f8:	bf08      	it	eq
 80043fa:	1aad      	subeq	r5, r5, r2
 80043fc:	6922      	ldr	r2, [r4, #16]
 80043fe:	bf08      	it	eq
 8004400:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004404:	4293      	cmp	r3, r2
 8004406:	bfc4      	itt	gt
 8004408:	1a9b      	subgt	r3, r3, r2
 800440a:	18ed      	addgt	r5, r5, r3
 800440c:	341a      	adds	r4, #26
 800440e:	42b5      	cmp	r5, r6
 8004410:	d11a      	bne.n	8004448 <_printf_common+0xcc>
 8004412:	2000      	movs	r0, #0
 8004414:	e008      	b.n	8004428 <_printf_common+0xac>
 8004416:	2301      	movs	r3, #1
 8004418:	4652      	mov	r2, sl
 800441a:	4649      	mov	r1, r9
 800441c:	4638      	mov	r0, r7
 800441e:	47c0      	blx	r8
 8004420:	3001      	adds	r0, #1
 8004422:	d103      	bne.n	800442c <_printf_common+0xb0>
 8004424:	f04f 30ff 	mov.w	r0, #4294967295
 8004428:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800442c:	3501      	adds	r5, #1
 800442e:	e7c4      	b.n	80043ba <_printf_common+0x3e>
 8004430:	2030      	movs	r0, #48	; 0x30
 8004432:	18e1      	adds	r1, r4, r3
 8004434:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004438:	1c5a      	adds	r2, r3, #1
 800443a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800443e:	4422      	add	r2, r4
 8004440:	3302      	adds	r3, #2
 8004442:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004446:	e7c5      	b.n	80043d4 <_printf_common+0x58>
 8004448:	2301      	movs	r3, #1
 800444a:	4622      	mov	r2, r4
 800444c:	4649      	mov	r1, r9
 800444e:	4638      	mov	r0, r7
 8004450:	47c0      	blx	r8
 8004452:	3001      	adds	r0, #1
 8004454:	d0e6      	beq.n	8004424 <_printf_common+0xa8>
 8004456:	3601      	adds	r6, #1
 8004458:	e7d9      	b.n	800440e <_printf_common+0x92>
	...

0800445c <_printf_i>:
 800445c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004460:	7e0f      	ldrb	r7, [r1, #24]
 8004462:	4691      	mov	r9, r2
 8004464:	2f78      	cmp	r7, #120	; 0x78
 8004466:	4680      	mov	r8, r0
 8004468:	460c      	mov	r4, r1
 800446a:	469a      	mov	sl, r3
 800446c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800446e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004472:	d807      	bhi.n	8004484 <_printf_i+0x28>
 8004474:	2f62      	cmp	r7, #98	; 0x62
 8004476:	d80a      	bhi.n	800448e <_printf_i+0x32>
 8004478:	2f00      	cmp	r7, #0
 800447a:	f000 80d9 	beq.w	8004630 <_printf_i+0x1d4>
 800447e:	2f58      	cmp	r7, #88	; 0x58
 8004480:	f000 80a4 	beq.w	80045cc <_printf_i+0x170>
 8004484:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004488:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800448c:	e03a      	b.n	8004504 <_printf_i+0xa8>
 800448e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004492:	2b15      	cmp	r3, #21
 8004494:	d8f6      	bhi.n	8004484 <_printf_i+0x28>
 8004496:	a101      	add	r1, pc, #4	; (adr r1, 800449c <_printf_i+0x40>)
 8004498:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800449c:	080044f5 	.word	0x080044f5
 80044a0:	08004509 	.word	0x08004509
 80044a4:	08004485 	.word	0x08004485
 80044a8:	08004485 	.word	0x08004485
 80044ac:	08004485 	.word	0x08004485
 80044b0:	08004485 	.word	0x08004485
 80044b4:	08004509 	.word	0x08004509
 80044b8:	08004485 	.word	0x08004485
 80044bc:	08004485 	.word	0x08004485
 80044c0:	08004485 	.word	0x08004485
 80044c4:	08004485 	.word	0x08004485
 80044c8:	08004617 	.word	0x08004617
 80044cc:	08004539 	.word	0x08004539
 80044d0:	080045f9 	.word	0x080045f9
 80044d4:	08004485 	.word	0x08004485
 80044d8:	08004485 	.word	0x08004485
 80044dc:	08004639 	.word	0x08004639
 80044e0:	08004485 	.word	0x08004485
 80044e4:	08004539 	.word	0x08004539
 80044e8:	08004485 	.word	0x08004485
 80044ec:	08004485 	.word	0x08004485
 80044f0:	08004601 	.word	0x08004601
 80044f4:	682b      	ldr	r3, [r5, #0]
 80044f6:	1d1a      	adds	r2, r3, #4
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	602a      	str	r2, [r5, #0]
 80044fc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004500:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004504:	2301      	movs	r3, #1
 8004506:	e0a4      	b.n	8004652 <_printf_i+0x1f6>
 8004508:	6820      	ldr	r0, [r4, #0]
 800450a:	6829      	ldr	r1, [r5, #0]
 800450c:	0606      	lsls	r6, r0, #24
 800450e:	f101 0304 	add.w	r3, r1, #4
 8004512:	d50a      	bpl.n	800452a <_printf_i+0xce>
 8004514:	680e      	ldr	r6, [r1, #0]
 8004516:	602b      	str	r3, [r5, #0]
 8004518:	2e00      	cmp	r6, #0
 800451a:	da03      	bge.n	8004524 <_printf_i+0xc8>
 800451c:	232d      	movs	r3, #45	; 0x2d
 800451e:	4276      	negs	r6, r6
 8004520:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004524:	230a      	movs	r3, #10
 8004526:	485e      	ldr	r0, [pc, #376]	; (80046a0 <_printf_i+0x244>)
 8004528:	e019      	b.n	800455e <_printf_i+0x102>
 800452a:	680e      	ldr	r6, [r1, #0]
 800452c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004530:	602b      	str	r3, [r5, #0]
 8004532:	bf18      	it	ne
 8004534:	b236      	sxthne	r6, r6
 8004536:	e7ef      	b.n	8004518 <_printf_i+0xbc>
 8004538:	682b      	ldr	r3, [r5, #0]
 800453a:	6820      	ldr	r0, [r4, #0]
 800453c:	1d19      	adds	r1, r3, #4
 800453e:	6029      	str	r1, [r5, #0]
 8004540:	0601      	lsls	r1, r0, #24
 8004542:	d501      	bpl.n	8004548 <_printf_i+0xec>
 8004544:	681e      	ldr	r6, [r3, #0]
 8004546:	e002      	b.n	800454e <_printf_i+0xf2>
 8004548:	0646      	lsls	r6, r0, #25
 800454a:	d5fb      	bpl.n	8004544 <_printf_i+0xe8>
 800454c:	881e      	ldrh	r6, [r3, #0]
 800454e:	2f6f      	cmp	r7, #111	; 0x6f
 8004550:	bf0c      	ite	eq
 8004552:	2308      	moveq	r3, #8
 8004554:	230a      	movne	r3, #10
 8004556:	4852      	ldr	r0, [pc, #328]	; (80046a0 <_printf_i+0x244>)
 8004558:	2100      	movs	r1, #0
 800455a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800455e:	6865      	ldr	r5, [r4, #4]
 8004560:	2d00      	cmp	r5, #0
 8004562:	bfa8      	it	ge
 8004564:	6821      	ldrge	r1, [r4, #0]
 8004566:	60a5      	str	r5, [r4, #8]
 8004568:	bfa4      	itt	ge
 800456a:	f021 0104 	bicge.w	r1, r1, #4
 800456e:	6021      	strge	r1, [r4, #0]
 8004570:	b90e      	cbnz	r6, 8004576 <_printf_i+0x11a>
 8004572:	2d00      	cmp	r5, #0
 8004574:	d04d      	beq.n	8004612 <_printf_i+0x1b6>
 8004576:	4615      	mov	r5, r2
 8004578:	fbb6 f1f3 	udiv	r1, r6, r3
 800457c:	fb03 6711 	mls	r7, r3, r1, r6
 8004580:	5dc7      	ldrb	r7, [r0, r7]
 8004582:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004586:	4637      	mov	r7, r6
 8004588:	42bb      	cmp	r3, r7
 800458a:	460e      	mov	r6, r1
 800458c:	d9f4      	bls.n	8004578 <_printf_i+0x11c>
 800458e:	2b08      	cmp	r3, #8
 8004590:	d10b      	bne.n	80045aa <_printf_i+0x14e>
 8004592:	6823      	ldr	r3, [r4, #0]
 8004594:	07de      	lsls	r6, r3, #31
 8004596:	d508      	bpl.n	80045aa <_printf_i+0x14e>
 8004598:	6923      	ldr	r3, [r4, #16]
 800459a:	6861      	ldr	r1, [r4, #4]
 800459c:	4299      	cmp	r1, r3
 800459e:	bfde      	ittt	le
 80045a0:	2330      	movle	r3, #48	; 0x30
 80045a2:	f805 3c01 	strble.w	r3, [r5, #-1]
 80045a6:	f105 35ff 	addle.w	r5, r5, #4294967295
 80045aa:	1b52      	subs	r2, r2, r5
 80045ac:	6122      	str	r2, [r4, #16]
 80045ae:	464b      	mov	r3, r9
 80045b0:	4621      	mov	r1, r4
 80045b2:	4640      	mov	r0, r8
 80045b4:	f8cd a000 	str.w	sl, [sp]
 80045b8:	aa03      	add	r2, sp, #12
 80045ba:	f7ff fedf 	bl	800437c <_printf_common>
 80045be:	3001      	adds	r0, #1
 80045c0:	d14c      	bne.n	800465c <_printf_i+0x200>
 80045c2:	f04f 30ff 	mov.w	r0, #4294967295
 80045c6:	b004      	add	sp, #16
 80045c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80045cc:	4834      	ldr	r0, [pc, #208]	; (80046a0 <_printf_i+0x244>)
 80045ce:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80045d2:	6829      	ldr	r1, [r5, #0]
 80045d4:	6823      	ldr	r3, [r4, #0]
 80045d6:	f851 6b04 	ldr.w	r6, [r1], #4
 80045da:	6029      	str	r1, [r5, #0]
 80045dc:	061d      	lsls	r5, r3, #24
 80045de:	d514      	bpl.n	800460a <_printf_i+0x1ae>
 80045e0:	07df      	lsls	r7, r3, #31
 80045e2:	bf44      	itt	mi
 80045e4:	f043 0320 	orrmi.w	r3, r3, #32
 80045e8:	6023      	strmi	r3, [r4, #0]
 80045ea:	b91e      	cbnz	r6, 80045f4 <_printf_i+0x198>
 80045ec:	6823      	ldr	r3, [r4, #0]
 80045ee:	f023 0320 	bic.w	r3, r3, #32
 80045f2:	6023      	str	r3, [r4, #0]
 80045f4:	2310      	movs	r3, #16
 80045f6:	e7af      	b.n	8004558 <_printf_i+0xfc>
 80045f8:	6823      	ldr	r3, [r4, #0]
 80045fa:	f043 0320 	orr.w	r3, r3, #32
 80045fe:	6023      	str	r3, [r4, #0]
 8004600:	2378      	movs	r3, #120	; 0x78
 8004602:	4828      	ldr	r0, [pc, #160]	; (80046a4 <_printf_i+0x248>)
 8004604:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004608:	e7e3      	b.n	80045d2 <_printf_i+0x176>
 800460a:	0659      	lsls	r1, r3, #25
 800460c:	bf48      	it	mi
 800460e:	b2b6      	uxthmi	r6, r6
 8004610:	e7e6      	b.n	80045e0 <_printf_i+0x184>
 8004612:	4615      	mov	r5, r2
 8004614:	e7bb      	b.n	800458e <_printf_i+0x132>
 8004616:	682b      	ldr	r3, [r5, #0]
 8004618:	6826      	ldr	r6, [r4, #0]
 800461a:	1d18      	adds	r0, r3, #4
 800461c:	6961      	ldr	r1, [r4, #20]
 800461e:	6028      	str	r0, [r5, #0]
 8004620:	0635      	lsls	r5, r6, #24
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	d501      	bpl.n	800462a <_printf_i+0x1ce>
 8004626:	6019      	str	r1, [r3, #0]
 8004628:	e002      	b.n	8004630 <_printf_i+0x1d4>
 800462a:	0670      	lsls	r0, r6, #25
 800462c:	d5fb      	bpl.n	8004626 <_printf_i+0x1ca>
 800462e:	8019      	strh	r1, [r3, #0]
 8004630:	2300      	movs	r3, #0
 8004632:	4615      	mov	r5, r2
 8004634:	6123      	str	r3, [r4, #16]
 8004636:	e7ba      	b.n	80045ae <_printf_i+0x152>
 8004638:	682b      	ldr	r3, [r5, #0]
 800463a:	2100      	movs	r1, #0
 800463c:	1d1a      	adds	r2, r3, #4
 800463e:	602a      	str	r2, [r5, #0]
 8004640:	681d      	ldr	r5, [r3, #0]
 8004642:	6862      	ldr	r2, [r4, #4]
 8004644:	4628      	mov	r0, r5
 8004646:	f000 f82f 	bl	80046a8 <memchr>
 800464a:	b108      	cbz	r0, 8004650 <_printf_i+0x1f4>
 800464c:	1b40      	subs	r0, r0, r5
 800464e:	6060      	str	r0, [r4, #4]
 8004650:	6863      	ldr	r3, [r4, #4]
 8004652:	6123      	str	r3, [r4, #16]
 8004654:	2300      	movs	r3, #0
 8004656:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800465a:	e7a8      	b.n	80045ae <_printf_i+0x152>
 800465c:	462a      	mov	r2, r5
 800465e:	4649      	mov	r1, r9
 8004660:	4640      	mov	r0, r8
 8004662:	6923      	ldr	r3, [r4, #16]
 8004664:	47d0      	blx	sl
 8004666:	3001      	adds	r0, #1
 8004668:	d0ab      	beq.n	80045c2 <_printf_i+0x166>
 800466a:	6823      	ldr	r3, [r4, #0]
 800466c:	079b      	lsls	r3, r3, #30
 800466e:	d413      	bmi.n	8004698 <_printf_i+0x23c>
 8004670:	68e0      	ldr	r0, [r4, #12]
 8004672:	9b03      	ldr	r3, [sp, #12]
 8004674:	4298      	cmp	r0, r3
 8004676:	bfb8      	it	lt
 8004678:	4618      	movlt	r0, r3
 800467a:	e7a4      	b.n	80045c6 <_printf_i+0x16a>
 800467c:	2301      	movs	r3, #1
 800467e:	4632      	mov	r2, r6
 8004680:	4649      	mov	r1, r9
 8004682:	4640      	mov	r0, r8
 8004684:	47d0      	blx	sl
 8004686:	3001      	adds	r0, #1
 8004688:	d09b      	beq.n	80045c2 <_printf_i+0x166>
 800468a:	3501      	adds	r5, #1
 800468c:	68e3      	ldr	r3, [r4, #12]
 800468e:	9903      	ldr	r1, [sp, #12]
 8004690:	1a5b      	subs	r3, r3, r1
 8004692:	42ab      	cmp	r3, r5
 8004694:	dcf2      	bgt.n	800467c <_printf_i+0x220>
 8004696:	e7eb      	b.n	8004670 <_printf_i+0x214>
 8004698:	2500      	movs	r5, #0
 800469a:	f104 0619 	add.w	r6, r4, #25
 800469e:	e7f5      	b.n	800468c <_printf_i+0x230>
 80046a0:	08004a01 	.word	0x08004a01
 80046a4:	08004a12 	.word	0x08004a12

080046a8 <memchr>:
 80046a8:	4603      	mov	r3, r0
 80046aa:	b510      	push	{r4, lr}
 80046ac:	b2c9      	uxtb	r1, r1
 80046ae:	4402      	add	r2, r0
 80046b0:	4293      	cmp	r3, r2
 80046b2:	4618      	mov	r0, r3
 80046b4:	d101      	bne.n	80046ba <memchr+0x12>
 80046b6:	2000      	movs	r0, #0
 80046b8:	e003      	b.n	80046c2 <memchr+0x1a>
 80046ba:	7804      	ldrb	r4, [r0, #0]
 80046bc:	3301      	adds	r3, #1
 80046be:	428c      	cmp	r4, r1
 80046c0:	d1f6      	bne.n	80046b0 <memchr+0x8>
 80046c2:	bd10      	pop	{r4, pc}

080046c4 <memcpy>:
 80046c4:	440a      	add	r2, r1
 80046c6:	4291      	cmp	r1, r2
 80046c8:	f100 33ff 	add.w	r3, r0, #4294967295
 80046cc:	d100      	bne.n	80046d0 <memcpy+0xc>
 80046ce:	4770      	bx	lr
 80046d0:	b510      	push	{r4, lr}
 80046d2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80046d6:	4291      	cmp	r1, r2
 80046d8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80046dc:	d1f9      	bne.n	80046d2 <memcpy+0xe>
 80046de:	bd10      	pop	{r4, pc}

080046e0 <memmove>:
 80046e0:	4288      	cmp	r0, r1
 80046e2:	b510      	push	{r4, lr}
 80046e4:	eb01 0402 	add.w	r4, r1, r2
 80046e8:	d902      	bls.n	80046f0 <memmove+0x10>
 80046ea:	4284      	cmp	r4, r0
 80046ec:	4623      	mov	r3, r4
 80046ee:	d807      	bhi.n	8004700 <memmove+0x20>
 80046f0:	1e43      	subs	r3, r0, #1
 80046f2:	42a1      	cmp	r1, r4
 80046f4:	d008      	beq.n	8004708 <memmove+0x28>
 80046f6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80046fa:	f803 2f01 	strb.w	r2, [r3, #1]!
 80046fe:	e7f8      	b.n	80046f2 <memmove+0x12>
 8004700:	4601      	mov	r1, r0
 8004702:	4402      	add	r2, r0
 8004704:	428a      	cmp	r2, r1
 8004706:	d100      	bne.n	800470a <memmove+0x2a>
 8004708:	bd10      	pop	{r4, pc}
 800470a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800470e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004712:	e7f7      	b.n	8004704 <memmove+0x24>

08004714 <_free_r>:
 8004714:	b538      	push	{r3, r4, r5, lr}
 8004716:	4605      	mov	r5, r0
 8004718:	2900      	cmp	r1, #0
 800471a:	d040      	beq.n	800479e <_free_r+0x8a>
 800471c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004720:	1f0c      	subs	r4, r1, #4
 8004722:	2b00      	cmp	r3, #0
 8004724:	bfb8      	it	lt
 8004726:	18e4      	addlt	r4, r4, r3
 8004728:	f000 f910 	bl	800494c <__malloc_lock>
 800472c:	4a1c      	ldr	r2, [pc, #112]	; (80047a0 <_free_r+0x8c>)
 800472e:	6813      	ldr	r3, [r2, #0]
 8004730:	b933      	cbnz	r3, 8004740 <_free_r+0x2c>
 8004732:	6063      	str	r3, [r4, #4]
 8004734:	6014      	str	r4, [r2, #0]
 8004736:	4628      	mov	r0, r5
 8004738:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800473c:	f000 b90c 	b.w	8004958 <__malloc_unlock>
 8004740:	42a3      	cmp	r3, r4
 8004742:	d908      	bls.n	8004756 <_free_r+0x42>
 8004744:	6820      	ldr	r0, [r4, #0]
 8004746:	1821      	adds	r1, r4, r0
 8004748:	428b      	cmp	r3, r1
 800474a:	bf01      	itttt	eq
 800474c:	6819      	ldreq	r1, [r3, #0]
 800474e:	685b      	ldreq	r3, [r3, #4]
 8004750:	1809      	addeq	r1, r1, r0
 8004752:	6021      	streq	r1, [r4, #0]
 8004754:	e7ed      	b.n	8004732 <_free_r+0x1e>
 8004756:	461a      	mov	r2, r3
 8004758:	685b      	ldr	r3, [r3, #4]
 800475a:	b10b      	cbz	r3, 8004760 <_free_r+0x4c>
 800475c:	42a3      	cmp	r3, r4
 800475e:	d9fa      	bls.n	8004756 <_free_r+0x42>
 8004760:	6811      	ldr	r1, [r2, #0]
 8004762:	1850      	adds	r0, r2, r1
 8004764:	42a0      	cmp	r0, r4
 8004766:	d10b      	bne.n	8004780 <_free_r+0x6c>
 8004768:	6820      	ldr	r0, [r4, #0]
 800476a:	4401      	add	r1, r0
 800476c:	1850      	adds	r0, r2, r1
 800476e:	4283      	cmp	r3, r0
 8004770:	6011      	str	r1, [r2, #0]
 8004772:	d1e0      	bne.n	8004736 <_free_r+0x22>
 8004774:	6818      	ldr	r0, [r3, #0]
 8004776:	685b      	ldr	r3, [r3, #4]
 8004778:	4401      	add	r1, r0
 800477a:	6011      	str	r1, [r2, #0]
 800477c:	6053      	str	r3, [r2, #4]
 800477e:	e7da      	b.n	8004736 <_free_r+0x22>
 8004780:	d902      	bls.n	8004788 <_free_r+0x74>
 8004782:	230c      	movs	r3, #12
 8004784:	602b      	str	r3, [r5, #0]
 8004786:	e7d6      	b.n	8004736 <_free_r+0x22>
 8004788:	6820      	ldr	r0, [r4, #0]
 800478a:	1821      	adds	r1, r4, r0
 800478c:	428b      	cmp	r3, r1
 800478e:	bf01      	itttt	eq
 8004790:	6819      	ldreq	r1, [r3, #0]
 8004792:	685b      	ldreq	r3, [r3, #4]
 8004794:	1809      	addeq	r1, r1, r0
 8004796:	6021      	streq	r1, [r4, #0]
 8004798:	6063      	str	r3, [r4, #4]
 800479a:	6054      	str	r4, [r2, #4]
 800479c:	e7cb      	b.n	8004736 <_free_r+0x22>
 800479e:	bd38      	pop	{r3, r4, r5, pc}
 80047a0:	200001f8 	.word	0x200001f8

080047a4 <sbrk_aligned>:
 80047a4:	b570      	push	{r4, r5, r6, lr}
 80047a6:	4e0e      	ldr	r6, [pc, #56]	; (80047e0 <sbrk_aligned+0x3c>)
 80047a8:	460c      	mov	r4, r1
 80047aa:	6831      	ldr	r1, [r6, #0]
 80047ac:	4605      	mov	r5, r0
 80047ae:	b911      	cbnz	r1, 80047b6 <sbrk_aligned+0x12>
 80047b0:	f000 f8bc 	bl	800492c <_sbrk_r>
 80047b4:	6030      	str	r0, [r6, #0]
 80047b6:	4621      	mov	r1, r4
 80047b8:	4628      	mov	r0, r5
 80047ba:	f000 f8b7 	bl	800492c <_sbrk_r>
 80047be:	1c43      	adds	r3, r0, #1
 80047c0:	d00a      	beq.n	80047d8 <sbrk_aligned+0x34>
 80047c2:	1cc4      	adds	r4, r0, #3
 80047c4:	f024 0403 	bic.w	r4, r4, #3
 80047c8:	42a0      	cmp	r0, r4
 80047ca:	d007      	beq.n	80047dc <sbrk_aligned+0x38>
 80047cc:	1a21      	subs	r1, r4, r0
 80047ce:	4628      	mov	r0, r5
 80047d0:	f000 f8ac 	bl	800492c <_sbrk_r>
 80047d4:	3001      	adds	r0, #1
 80047d6:	d101      	bne.n	80047dc <sbrk_aligned+0x38>
 80047d8:	f04f 34ff 	mov.w	r4, #4294967295
 80047dc:	4620      	mov	r0, r4
 80047de:	bd70      	pop	{r4, r5, r6, pc}
 80047e0:	200001fc 	.word	0x200001fc

080047e4 <_malloc_r>:
 80047e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80047e8:	1ccd      	adds	r5, r1, #3
 80047ea:	f025 0503 	bic.w	r5, r5, #3
 80047ee:	3508      	adds	r5, #8
 80047f0:	2d0c      	cmp	r5, #12
 80047f2:	bf38      	it	cc
 80047f4:	250c      	movcc	r5, #12
 80047f6:	2d00      	cmp	r5, #0
 80047f8:	4607      	mov	r7, r0
 80047fa:	db01      	blt.n	8004800 <_malloc_r+0x1c>
 80047fc:	42a9      	cmp	r1, r5
 80047fe:	d905      	bls.n	800480c <_malloc_r+0x28>
 8004800:	230c      	movs	r3, #12
 8004802:	2600      	movs	r6, #0
 8004804:	603b      	str	r3, [r7, #0]
 8004806:	4630      	mov	r0, r6
 8004808:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800480c:	4e2e      	ldr	r6, [pc, #184]	; (80048c8 <_malloc_r+0xe4>)
 800480e:	f000 f89d 	bl	800494c <__malloc_lock>
 8004812:	6833      	ldr	r3, [r6, #0]
 8004814:	461c      	mov	r4, r3
 8004816:	bb34      	cbnz	r4, 8004866 <_malloc_r+0x82>
 8004818:	4629      	mov	r1, r5
 800481a:	4638      	mov	r0, r7
 800481c:	f7ff ffc2 	bl	80047a4 <sbrk_aligned>
 8004820:	1c43      	adds	r3, r0, #1
 8004822:	4604      	mov	r4, r0
 8004824:	d14d      	bne.n	80048c2 <_malloc_r+0xde>
 8004826:	6834      	ldr	r4, [r6, #0]
 8004828:	4626      	mov	r6, r4
 800482a:	2e00      	cmp	r6, #0
 800482c:	d140      	bne.n	80048b0 <_malloc_r+0xcc>
 800482e:	6823      	ldr	r3, [r4, #0]
 8004830:	4631      	mov	r1, r6
 8004832:	4638      	mov	r0, r7
 8004834:	eb04 0803 	add.w	r8, r4, r3
 8004838:	f000 f878 	bl	800492c <_sbrk_r>
 800483c:	4580      	cmp	r8, r0
 800483e:	d13a      	bne.n	80048b6 <_malloc_r+0xd2>
 8004840:	6821      	ldr	r1, [r4, #0]
 8004842:	3503      	adds	r5, #3
 8004844:	1a6d      	subs	r5, r5, r1
 8004846:	f025 0503 	bic.w	r5, r5, #3
 800484a:	3508      	adds	r5, #8
 800484c:	2d0c      	cmp	r5, #12
 800484e:	bf38      	it	cc
 8004850:	250c      	movcc	r5, #12
 8004852:	4638      	mov	r0, r7
 8004854:	4629      	mov	r1, r5
 8004856:	f7ff ffa5 	bl	80047a4 <sbrk_aligned>
 800485a:	3001      	adds	r0, #1
 800485c:	d02b      	beq.n	80048b6 <_malloc_r+0xd2>
 800485e:	6823      	ldr	r3, [r4, #0]
 8004860:	442b      	add	r3, r5
 8004862:	6023      	str	r3, [r4, #0]
 8004864:	e00e      	b.n	8004884 <_malloc_r+0xa0>
 8004866:	6822      	ldr	r2, [r4, #0]
 8004868:	1b52      	subs	r2, r2, r5
 800486a:	d41e      	bmi.n	80048aa <_malloc_r+0xc6>
 800486c:	2a0b      	cmp	r2, #11
 800486e:	d916      	bls.n	800489e <_malloc_r+0xba>
 8004870:	1961      	adds	r1, r4, r5
 8004872:	42a3      	cmp	r3, r4
 8004874:	6025      	str	r5, [r4, #0]
 8004876:	bf18      	it	ne
 8004878:	6059      	strne	r1, [r3, #4]
 800487a:	6863      	ldr	r3, [r4, #4]
 800487c:	bf08      	it	eq
 800487e:	6031      	streq	r1, [r6, #0]
 8004880:	5162      	str	r2, [r4, r5]
 8004882:	604b      	str	r3, [r1, #4]
 8004884:	4638      	mov	r0, r7
 8004886:	f104 060b 	add.w	r6, r4, #11
 800488a:	f000 f865 	bl	8004958 <__malloc_unlock>
 800488e:	f026 0607 	bic.w	r6, r6, #7
 8004892:	1d23      	adds	r3, r4, #4
 8004894:	1af2      	subs	r2, r6, r3
 8004896:	d0b6      	beq.n	8004806 <_malloc_r+0x22>
 8004898:	1b9b      	subs	r3, r3, r6
 800489a:	50a3      	str	r3, [r4, r2]
 800489c:	e7b3      	b.n	8004806 <_malloc_r+0x22>
 800489e:	6862      	ldr	r2, [r4, #4]
 80048a0:	42a3      	cmp	r3, r4
 80048a2:	bf0c      	ite	eq
 80048a4:	6032      	streq	r2, [r6, #0]
 80048a6:	605a      	strne	r2, [r3, #4]
 80048a8:	e7ec      	b.n	8004884 <_malloc_r+0xa0>
 80048aa:	4623      	mov	r3, r4
 80048ac:	6864      	ldr	r4, [r4, #4]
 80048ae:	e7b2      	b.n	8004816 <_malloc_r+0x32>
 80048b0:	4634      	mov	r4, r6
 80048b2:	6876      	ldr	r6, [r6, #4]
 80048b4:	e7b9      	b.n	800482a <_malloc_r+0x46>
 80048b6:	230c      	movs	r3, #12
 80048b8:	4638      	mov	r0, r7
 80048ba:	603b      	str	r3, [r7, #0]
 80048bc:	f000 f84c 	bl	8004958 <__malloc_unlock>
 80048c0:	e7a1      	b.n	8004806 <_malloc_r+0x22>
 80048c2:	6025      	str	r5, [r4, #0]
 80048c4:	e7de      	b.n	8004884 <_malloc_r+0xa0>
 80048c6:	bf00      	nop
 80048c8:	200001f8 	.word	0x200001f8

080048cc <_realloc_r>:
 80048cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80048d0:	4680      	mov	r8, r0
 80048d2:	4614      	mov	r4, r2
 80048d4:	460e      	mov	r6, r1
 80048d6:	b921      	cbnz	r1, 80048e2 <_realloc_r+0x16>
 80048d8:	4611      	mov	r1, r2
 80048da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80048de:	f7ff bf81 	b.w	80047e4 <_malloc_r>
 80048e2:	b92a      	cbnz	r2, 80048f0 <_realloc_r+0x24>
 80048e4:	f7ff ff16 	bl	8004714 <_free_r>
 80048e8:	4625      	mov	r5, r4
 80048ea:	4628      	mov	r0, r5
 80048ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80048f0:	f000 f838 	bl	8004964 <_malloc_usable_size_r>
 80048f4:	4284      	cmp	r4, r0
 80048f6:	4607      	mov	r7, r0
 80048f8:	d802      	bhi.n	8004900 <_realloc_r+0x34>
 80048fa:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80048fe:	d812      	bhi.n	8004926 <_realloc_r+0x5a>
 8004900:	4621      	mov	r1, r4
 8004902:	4640      	mov	r0, r8
 8004904:	f7ff ff6e 	bl	80047e4 <_malloc_r>
 8004908:	4605      	mov	r5, r0
 800490a:	2800      	cmp	r0, #0
 800490c:	d0ed      	beq.n	80048ea <_realloc_r+0x1e>
 800490e:	42bc      	cmp	r4, r7
 8004910:	4622      	mov	r2, r4
 8004912:	4631      	mov	r1, r6
 8004914:	bf28      	it	cs
 8004916:	463a      	movcs	r2, r7
 8004918:	f7ff fed4 	bl	80046c4 <memcpy>
 800491c:	4631      	mov	r1, r6
 800491e:	4640      	mov	r0, r8
 8004920:	f7ff fef8 	bl	8004714 <_free_r>
 8004924:	e7e1      	b.n	80048ea <_realloc_r+0x1e>
 8004926:	4635      	mov	r5, r6
 8004928:	e7df      	b.n	80048ea <_realloc_r+0x1e>
	...

0800492c <_sbrk_r>:
 800492c:	b538      	push	{r3, r4, r5, lr}
 800492e:	2300      	movs	r3, #0
 8004930:	4d05      	ldr	r5, [pc, #20]	; (8004948 <_sbrk_r+0x1c>)
 8004932:	4604      	mov	r4, r0
 8004934:	4608      	mov	r0, r1
 8004936:	602b      	str	r3, [r5, #0]
 8004938:	f7fc f9b2 	bl	8000ca0 <_sbrk>
 800493c:	1c43      	adds	r3, r0, #1
 800493e:	d102      	bne.n	8004946 <_sbrk_r+0x1a>
 8004940:	682b      	ldr	r3, [r5, #0]
 8004942:	b103      	cbz	r3, 8004946 <_sbrk_r+0x1a>
 8004944:	6023      	str	r3, [r4, #0]
 8004946:	bd38      	pop	{r3, r4, r5, pc}
 8004948:	20000200 	.word	0x20000200

0800494c <__malloc_lock>:
 800494c:	4801      	ldr	r0, [pc, #4]	; (8004954 <__malloc_lock+0x8>)
 800494e:	f000 b811 	b.w	8004974 <__retarget_lock_acquire_recursive>
 8004952:	bf00      	nop
 8004954:	20000204 	.word	0x20000204

08004958 <__malloc_unlock>:
 8004958:	4801      	ldr	r0, [pc, #4]	; (8004960 <__malloc_unlock+0x8>)
 800495a:	f000 b80c 	b.w	8004976 <__retarget_lock_release_recursive>
 800495e:	bf00      	nop
 8004960:	20000204 	.word	0x20000204

08004964 <_malloc_usable_size_r>:
 8004964:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004968:	1f18      	subs	r0, r3, #4
 800496a:	2b00      	cmp	r3, #0
 800496c:	bfbc      	itt	lt
 800496e:	580b      	ldrlt	r3, [r1, r0]
 8004970:	18c0      	addlt	r0, r0, r3
 8004972:	4770      	bx	lr

08004974 <__retarget_lock_acquire_recursive>:
 8004974:	4770      	bx	lr

08004976 <__retarget_lock_release_recursive>:
 8004976:	4770      	bx	lr

08004978 <_init>:
 8004978:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800497a:	bf00      	nop
 800497c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800497e:	bc08      	pop	{r3}
 8004980:	469e      	mov	lr, r3
 8004982:	4770      	bx	lr

08004984 <_fini>:
 8004984:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004986:	bf00      	nop
 8004988:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800498a:	bc08      	pop	{r3}
 800498c:	469e      	mov	lr, r3
 800498e:	4770      	bx	lr
