	component SDRAM is
		port (
			clk_clk                       : in    std_logic                     := 'X';             -- clk
			clk143_clk                    : out   std_logic;                                        -- clk
			reset_reset_n                 : in    std_logic                     := 'X';             -- reset_n
			sdramcontroller_address       : in    std_logic_vector(24 downto 0) := (others => 'X'); -- address
			sdramcontroller_byteenable_n  : in    std_logic_vector(1 downto 0)  := (others => 'X'); -- byteenable_n
			sdramcontroller_chipselect    : in    std_logic                     := 'X';             -- chipselect
			sdramcontroller_writedata     : in    std_logic_vector(15 downto 0) := (others => 'X'); -- writedata
			sdramcontroller_read_n        : in    std_logic                     := 'X';             -- read_n
			sdramcontroller_write_n       : in    std_logic                     := 'X';             -- write_n
			sdramcontroller_readdata      : out   std_logic_vector(15 downto 0);                    -- readdata
			sdramcontroller_readdatavalid : out   std_logic;                                        -- readdatavalid
			sdramcontroller_waitrequest   : out   std_logic;                                        -- waitrequest
			wire_addr                     : out   std_logic_vector(12 downto 0);                    -- addr
			wire_ba                       : out   std_logic_vector(1 downto 0);                     -- ba
			wire_cas_n                    : out   std_logic;                                        -- cas_n
			wire_cke                      : out   std_logic;                                        -- cke
			wire_cs_n                     : out   std_logic;                                        -- cs_n
			wire_dq                       : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			wire_dqm                      : out   std_logic_vector(1 downto 0);                     -- dqm
			wire_ras_n                    : out   std_logic;                                        -- ras_n
			wire_we_n                     : out   std_logic                                         -- we_n
		);
	end component SDRAM;

