{
  "design": {
    "design_info": {
      "boundary_crc": "0xCBB0F0EC11392D49",
      "device": "xc7a35tcpg236-1",
      "gen_directory": "../../../../video_test.gen/sources_1/bd/take2",
      "name": "take2",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.1.1",
      "validated": "true"
    },
    "design_tree": {
      "vga_driver_0": "",
      "clk_wiz_1": "",
      "ball_0": "",
      "bricks_0": "",
      "rgb_combiner_0": "",
      "myip_0": "",
      "paddle_0": "",
      "scoreboard_0": "",
      "axi_gpio_0": "",
      "axi_timer_0": "",
      "microblaze_0_local_memory": {
        "dlmb_v10": "",
        "ilmb_v10": "",
        "dlmb_bram_if_cntlr": "",
        "ilmb_bram_if_cntlr": "",
        "lmb_bram": ""
      },
      "rst_clk_wiz_1_100M": "",
      "microblaze_0_axi_periph": {
        "xbar": "",
        "s00_couplers": {},
        "s01_couplers": {
          "auto_pc": ""
        },
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {},
        "m03_couplers": {}
      },
      "microblaze_0": "",
      "mdm_1": ""
    },
    "interface_ports": {
      "push_buttons_4bits": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0",
        "port_maps": {
          "TRI_I": {
            "physical_name": "push_buttons_4bits_tri_i",
            "direction": "I",
            "left": "3",
            "right": "0"
          }
        }
      }
    },
    "ports": {
      "clk": {
        "direction": "I"
      },
      "hs": {
        "direction": "O"
      },
      "vs": {
        "direction": "O"
      },
      "b": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "g": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "r": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      }
    },
    "components": {
      "vga_driver_0": {
        "vlnv": "xilinx.com:module_ref:vga_driver:1.0",
        "ip_revision": "1",
        "xci_name": "take2_vga_driver_0_0",
        "xci_path": "ip\\take2_vga_driver_0_0\\take2_vga_driver_0_0.xci",
        "inst_hier_path": "vga_driver_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "vga_driver",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "r": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "g": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "b": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "hs": {
            "direction": "O"
          },
          "vs": {
            "direction": "O"
          },
          "x_draw": {
            "direction": "O",
            "left": "9",
            "right": "0"
          },
          "y_draw": {
            "direction": "O",
            "left": "9",
            "right": "0"
          },
          "r_in": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "g_in": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "b_in": {
            "direction": "I",
            "left": "3",
            "right": "0"
          }
        }
      },
      "clk_wiz_1": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "14",
        "xci_name": "take2_clk_wiz_1_1",
        "xci_path": "ip\\take2_clk_wiz_1_1\\take2_clk_wiz_1_1.xci",
        "inst_hier_path": "clk_wiz_1",
        "parameters": {
          "PRIM_SOURCE": {
            "value": "Single_ended_clock_capable_pin"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "ball_0": {
        "vlnv": "xilinx.com:module_ref:ball:1.0",
        "ip_revision": "1",
        "xci_name": "take2_ball_0_0",
        "xci_path": "ip\\take2_ball_0_0\\take2_ball_0_0.xci",
        "inst_hier_path": "ball_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ball",
          "boundary_crc": "0x0"
        },
        "ports": {
          "xy_loc": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "x_draw": {
            "direction": "I",
            "left": "9",
            "right": "0"
          },
          "y_draw": {
            "direction": "I",
            "left": "9",
            "right": "0"
          },
          "r": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "g": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "b": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "bricks_0": {
        "vlnv": "xilinx.com:module_ref:bricks:1.0",
        "ip_revision": "1",
        "xci_name": "take2_bricks_0_0",
        "xci_path": "ip\\take2_bricks_0_0\\take2_bricks_0_0.xci",
        "inst_hier_path": "bricks_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "bricks",
          "boundary_crc": "0x0"
        },
        "ports": {
          "bricksL1": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "bricksL2": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "bricksL3": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "x_draw": {
            "direction": "I",
            "left": "9",
            "right": "0"
          },
          "y_draw": {
            "direction": "I",
            "left": "9",
            "right": "0"
          },
          "r": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "g": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "b": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "rgb_combiner_0": {
        "vlnv": "xilinx.com:module_ref:rgb_combiner:1.0",
        "ip_revision": "1",
        "xci_name": "take2_rgb_combiner_0_0",
        "xci_path": "ip\\take2_rgb_combiner_0_0\\take2_rgb_combiner_0_0.xci",
        "inst_hier_path": "rgb_combiner_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "rgb_combiner",
          "boundary_crc": "0x0"
        },
        "ports": {
          "r1": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "g1": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "b1": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "r2": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "g2": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "b2": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "r3": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "g3": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "b3": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "r4": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "g4": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "b4": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "r": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "g": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "b": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "myip_0": {
        "vlnv": "slu.edu:user:myip:1.0",
        "ip_revision": "2",
        "xci_name": "take2_myip_0_0",
        "xci_path": "ip\\take2_myip_0_0\\take2_myip_0_0.xci",
        "inst_hier_path": "myip_0"
      },
      "paddle_0": {
        "vlnv": "xilinx.com:module_ref:paddle:1.0",
        "ip_revision": "1",
        "xci_name": "take2_paddle_0_0",
        "xci_path": "ip\\take2_paddle_0_0\\take2_paddle_0_0.xci",
        "inst_hier_path": "paddle_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "paddle",
          "boundary_crc": "0x0"
        },
        "ports": {
          "data": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "x_draw": {
            "direction": "I",
            "left": "9",
            "right": "0"
          },
          "y_draw": {
            "direction": "I",
            "left": "9",
            "right": "0"
          },
          "r": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "g": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "b": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "scoreboard_0": {
        "vlnv": "xilinx.com:module_ref:scoreboard:1.0",
        "ip_revision": "1",
        "xci_name": "take2_scoreboard_0_0",
        "xci_path": "ip\\take2_scoreboard_0_0\\take2_scoreboard_0_0.xci",
        "inst_hier_path": "scoreboard_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "scoreboard",
          "boundary_crc": "0x0"
        },
        "ports": {
          "data": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "x_draw": {
            "direction": "I",
            "left": "9",
            "right": "0"
          },
          "y_draw": {
            "direction": "I",
            "left": "9",
            "right": "0"
          },
          "r": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "g": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "b": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "axi_gpio_0": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "34",
        "xci_name": "take2_axi_gpio_0_0",
        "xci_path": "ip\\take2_axi_gpio_0_0\\take2_axi_gpio_0_0.xci",
        "inst_hier_path": "axi_gpio_0",
        "parameters": {
          "GPIO_BOARD_INTERFACE": {
            "value": "push_buttons_4bits"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "axi_timer_0": {
        "vlnv": "xilinx.com:ip:axi_timer:2.0",
        "ip_revision": "34",
        "xci_name": "take2_axi_timer_0_0",
        "xci_path": "ip\\take2_axi_timer_0_0\\take2_axi_timer_0_0.xci",
        "inst_hier_path": "axi_timer_0",
        "parameters": {
          "enable_timer2": {
            "value": "0"
          }
        }
      },
      "microblaze_0_local_memory": {
        "interface_ports": {
          "DLMB": {
            "mode": "MirroredMaster",
            "vlnv_bus_definition": "xilinx.com:interface:lmb:1.0",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          },
          "ILMB": {
            "mode": "MirroredMaster",
            "vlnv_bus_definition": "xilinx.com:interface:lmb:1.0",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          }
        },
        "ports": {
          "LMB_Clk": {
            "type": "clk",
            "direction": "I"
          },
          "SYS_Rst": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "dlmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "ip_revision": "14",
            "xci_name": "take2_dlmb_v10_2",
            "xci_path": "ip\\take2_dlmb_v10_2\\take2_dlmb_v10_2.xci",
            "inst_hier_path": "microblaze_0_local_memory/dlmb_v10",
            "interface_ports": {
              "LMB_M": {
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                "mode": "MirroredMaster",
                "bridges": [
                  "LMB_Sl_0"
                ]
              }
            }
          },
          "ilmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "ip_revision": "14",
            "xci_name": "take2_ilmb_v10_2",
            "xci_path": "ip\\take2_ilmb_v10_2\\take2_ilmb_v10_2.xci",
            "inst_hier_path": "microblaze_0_local_memory/ilmb_v10",
            "interface_ports": {
              "LMB_M": {
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                "mode": "MirroredMaster",
                "bridges": [
                  "LMB_Sl_0"
                ]
              }
            }
          },
          "dlmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "ip_revision": "24",
            "xci_name": "take2_dlmb_bram_if_cntlr_2",
            "xci_path": "ip\\take2_dlmb_bram_if_cntlr_2\\take2_dlmb_bram_if_cntlr_2.xci",
            "inst_hier_path": "microblaze_0_local_memory/dlmb_bram_if_cntlr",
            "parameters": {
              "C_ECC": {
                "value": "0"
              }
            },
            "hdl_attributes": {
              "BMM_INFO_ADDRESS_SPACE": {
                "value": "byte  0x00000000 32 > take2 microblaze_0_local_memory/lmb_bram",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "ilmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "ip_revision": "24",
            "xci_name": "take2_ilmb_bram_if_cntlr_2",
            "xci_path": "ip\\take2_ilmb_bram_if_cntlr_2\\take2_ilmb_bram_if_cntlr_2.xci",
            "inst_hier_path": "microblaze_0_local_memory/ilmb_bram_if_cntlr",
            "parameters": {
              "C_ECC": {
                "value": "0"
              }
            }
          },
          "lmb_bram": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "ip_revision": "8",
            "xci_name": "take2_lmb_bram_2",
            "xci_path": "ip\\take2_lmb_bram_2\\take2_lmb_bram_2.xci",
            "inst_hier_path": "microblaze_0_local_memory/lmb_bram",
            "parameters": {
              "Memory_Type": {
                "value": "True_Dual_Port_RAM"
              },
              "use_bram_block": {
                "value": "BRAM_Controller"
              }
            }
          }
        },
        "interface_nets": {
          "microblaze_0_dlmb": {
            "interface_ports": [
              "dlmb_v10/LMB_M",
              "DLMB"
            ]
          },
          "microblaze_0_dlmb_bus": {
            "interface_ports": [
              "dlmb_v10/LMB_Sl_0",
              "dlmb_bram_if_cntlr/SLMB"
            ]
          },
          "microblaze_0_dlmb_cntlr": {
            "interface_ports": [
              "dlmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTA"
            ]
          },
          "microblaze_0_ilmb": {
            "interface_ports": [
              "ilmb_v10/LMB_M",
              "ILMB"
            ]
          },
          "microblaze_0_ilmb_bus": {
            "interface_ports": [
              "ilmb_v10/LMB_Sl_0",
              "ilmb_bram_if_cntlr/SLMB"
            ]
          },
          "microblaze_0_ilmb_cntlr": {
            "interface_ports": [
              "ilmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTB"
            ]
          }
        },
        "nets": {
          "SYS_Rst_1": {
            "ports": [
              "SYS_Rst",
              "dlmb_v10/SYS_Rst",
              "dlmb_bram_if_cntlr/LMB_Rst",
              "ilmb_v10/SYS_Rst",
              "ilmb_bram_if_cntlr/LMB_Rst"
            ]
          },
          "microblaze_0_Clk": {
            "ports": [
              "LMB_Clk",
              "dlmb_v10/LMB_Clk",
              "dlmb_bram_if_cntlr/LMB_Clk",
              "ilmb_v10/LMB_Clk",
              "ilmb_bram_if_cntlr/LMB_Clk"
            ]
          }
        }
      },
      "rst_clk_wiz_1_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "15",
        "xci_name": "take2_rst_clk_wiz_1_100M_2",
        "xci_path": "ip\\take2_rst_clk_wiz_1_100M_2\\take2_rst_clk_wiz_1_100M_2.xci",
        "inst_hier_path": "rst_clk_wiz_1_100M",
        "parameters": {
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "microblaze_0_axi_periph": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip\\take2_microblaze_0_axi_periph_1\\take2_microblaze_0_axi_periph_1.xci",
        "inst_hier_path": "microblaze_0_axi_periph",
        "xci_name": "take2_microblaze_0_axi_periph_1",
        "parameters": {
          "NUM_MI": {
            "value": "4"
          },
          "NUM_SI": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S01_ARESETN"
              }
            }
          },
          "S01_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "ip_revision": "33",
            "xci_name": "take2_xbar_1",
            "xci_path": "ip\\take2_xbar_1\\take2_xbar_1.xci",
            "inst_hier_path": "microblaze_0_axi_periph/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "4"
              },
              "NUM_SI": {
                "value": "2"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI"
                ]
              },
              "S01_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "s01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "32",
                "xci_name": "take2_auto_pc_0",
                "xci_path": "ip\\take2_auto_pc_0\\take2_auto_pc_0.xci",
                "inst_hier_path": "microblaze_0_axi_periph/s01_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_s01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "s01_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "m00_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "m00_couplers/M_AXI",
              "M00_AXI"
            ]
          },
          "m01_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "m01_couplers/M_AXI",
              "M01_AXI"
            ]
          },
          "m02_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "m02_couplers/M_AXI",
              "M02_AXI"
            ]
          },
          "m03_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "m03_couplers/M_AXI",
              "M03_AXI"
            ]
          },
          "microblaze_0_axi_periph_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "microblaze_0_axi_periph_to_s01_couplers": {
            "interface_ports": [
              "S01_AXI",
              "s01_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "s01_couplers_to_xbar": {
            "interface_ports": [
              "s01_couplers/M_AXI",
              "xbar/S01_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "microblaze_0_axi_periph_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s01_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "s01_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m02_couplers/M_ACLK",
              "m03_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK"
            ]
          },
          "microblaze_0_axi_periph_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s01_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "s01_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m02_couplers/M_ARESETN",
              "m03_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN"
            ]
          }
        }
      },
      "microblaze_0": {
        "vlnv": "xilinx.com:ip:microblaze:11.0",
        "ip_revision": "13",
        "xci_name": "take2_microblaze_0_2",
        "xci_path": "ip\\take2_microblaze_0_2\\take2_microblaze_0_2.xci",
        "inst_hier_path": "microblaze_0",
        "parameters": {
          "C_DEBUG_ENABLED": {
            "value": "1"
          },
          "C_D_AXI": {
            "value": "1"
          },
          "C_D_LMB": {
            "value": "1"
          },
          "C_ENABLE_CONVERSION": {
            "value": "0"
          },
          "C_I_LMB": {
            "value": "1"
          }
        },
        "interface_ports": {
          "DLMB": {
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          },
          "ILMB": {
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Instruction",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          },
          "M_AXI_DP": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "4G",
              "width": "32"
            },
            "Instruction": {
              "range": "4G",
              "width": "32"
            }
          }
        },
        "hdl_attributes": {
          "BMM_INFO_PROCESSOR": {
            "value": "microblaze-le > take2 microblaze_0_local_memory/dlmb_bram_if_cntlr",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "mdm_1": {
        "vlnv": "xilinx.com:ip:mdm:3.2",
        "ip_revision": "26",
        "xci_name": "take2_mdm_1_2",
        "xci_path": "ip\\take2_mdm_1_2\\take2_mdm_1_2.xci",
        "inst_hier_path": "mdm_1",
        "parameters": {
          "C_ADDR_SIZE": {
            "value": "32"
          },
          "C_DBG_MEM_ACCESS": {
            "value": "1"
          },
          "C_DBG_REG_ACCESS": {
            "value": "1"
          },
          "C_M_AXI_ADDR_WIDTH": {
            "value": "32"
          },
          "C_USE_UART": {
            "value": "1"
          }
        },
        "interface_ports": {
          "M_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          },
          "LMB_0": {
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      }
    },
    "interface_nets": {
      "axi_gpio_0_GPIO": {
        "interface_ports": [
          "push_buttons_4bits",
          "axi_gpio_0/GPIO"
        ]
      },
      "mdm_1_M_AXI": {
        "interface_ports": [
          "mdm_1/M_AXI",
          "microblaze_0_axi_periph/S01_AXI"
        ]
      },
      "microblaze_0_M_AXI_DP": {
        "interface_ports": [
          "microblaze_0/M_AXI_DP",
          "microblaze_0_axi_periph/S00_AXI"
        ]
      },
      "microblaze_0_axi_periph_M00_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M00_AXI",
          "axi_gpio_0/S_AXI"
        ]
      },
      "microblaze_0_axi_periph_M01_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M01_AXI",
          "axi_timer_0/S_AXI"
        ]
      },
      "microblaze_0_axi_periph_M02_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M02_AXI",
          "myip_0/S00_AXI"
        ]
      },
      "microblaze_0_axi_periph_M03_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M03_AXI",
          "mdm_1/S_AXI"
        ]
      },
      "microblaze_0_debug": {
        "interface_ports": [
          "mdm_1/MBDEBUG_0",
          "microblaze_0/DEBUG"
        ]
      },
      "microblaze_0_dlmb_1": {
        "interface_ports": [
          "microblaze_0/DLMB",
          "microblaze_0_local_memory/DLMB"
        ]
      },
      "microblaze_0_ilmb_1": {
        "interface_ports": [
          "microblaze_0/ILMB",
          "microblaze_0_local_memory/ILMB"
        ]
      }
    },
    "nets": {
      "ball_0_b": {
        "ports": [
          "ball_0/b",
          "rgb_combiner_0/b2"
        ]
      },
      "ball_0_g": {
        "ports": [
          "ball_0/g",
          "rgb_combiner_0/g2"
        ]
      },
      "ball_0_r": {
        "ports": [
          "ball_0/r",
          "rgb_combiner_0/r2"
        ]
      },
      "bricks_0_b": {
        "ports": [
          "bricks_0/b",
          "rgb_combiner_0/b1"
        ]
      },
      "bricks_0_g": {
        "ports": [
          "bricks_0/g",
          "rgb_combiner_0/g1"
        ]
      },
      "bricks_0_r": {
        "ports": [
          "bricks_0/r",
          "rgb_combiner_0/r1"
        ]
      },
      "clk_1": {
        "ports": [
          "clk",
          "vga_driver_0/clk",
          "clk_wiz_1/clk_in1"
        ]
      },
      "clk_wiz_1_locked": {
        "ports": [
          "clk_wiz_1/locked",
          "rst_clk_wiz_1_100M/dcm_locked"
        ]
      },
      "mdm_1_debug_sys_rst": {
        "ports": [
          "mdm_1/Debug_SYS_Rst",
          "rst_clk_wiz_1_100M/mb_debug_sys_rst"
        ]
      },
      "microblaze_0_Clk": {
        "ports": [
          "clk_wiz_1/clk_out1",
          "myip_0/s00_axi_aclk",
          "axi_gpio_0/s_axi_aclk",
          "axi_timer_0/s_axi_aclk",
          "microblaze_0_local_memory/LMB_Clk",
          "rst_clk_wiz_1_100M/slowest_sync_clk",
          "microblaze_0_axi_periph/ACLK",
          "microblaze_0_axi_periph/S00_ACLK",
          "microblaze_0_axi_periph/M00_ACLK",
          "microblaze_0_axi_periph/M01_ACLK",
          "microblaze_0_axi_periph/M02_ACLK",
          "microblaze_0/Clk",
          "mdm_1/S_AXI_ACLK",
          "microblaze_0_axi_periph/M03_ACLK",
          "mdm_1/M_AXI_ACLK",
          "microblaze_0_axi_periph/S01_ACLK"
        ]
      },
      "myip_0_reg0": {
        "ports": [
          "myip_0/reg0",
          "bricks_0/bricksL1"
        ]
      },
      "myip_0_reg1": {
        "ports": [
          "myip_0/reg1",
          "bricks_0/bricksL2"
        ]
      },
      "myip_0_reg2": {
        "ports": [
          "myip_0/reg2",
          "bricks_0/bricksL3"
        ]
      },
      "myip_0_reg3": {
        "ports": [
          "myip_0/reg3",
          "ball_0/xy_loc"
        ]
      },
      "myip_0_reg4": {
        "ports": [
          "myip_0/reg4",
          "paddle_0/data"
        ]
      },
      "myip_0_reg5": {
        "ports": [
          "myip_0/reg5",
          "scoreboard_0/data"
        ]
      },
      "paddle_0_b": {
        "ports": [
          "paddle_0/b",
          "rgb_combiner_0/b3"
        ]
      },
      "paddle_0_g": {
        "ports": [
          "paddle_0/g",
          "rgb_combiner_0/g3"
        ]
      },
      "paddle_0_r": {
        "ports": [
          "paddle_0/r",
          "rgb_combiner_0/r3"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "rst_clk_wiz_1_100M/ext_reset_in"
        ]
      },
      "rgb_combiner_0_b": {
        "ports": [
          "rgb_combiner_0/b",
          "vga_driver_0/b_in"
        ]
      },
      "rgb_combiner_0_g": {
        "ports": [
          "rgb_combiner_0/g",
          "vga_driver_0/g_in"
        ]
      },
      "rgb_combiner_0_r": {
        "ports": [
          "rgb_combiner_0/r",
          "vga_driver_0/r_in"
        ]
      },
      "rst_clk_wiz_1_100M_bus_struct_reset": {
        "ports": [
          "rst_clk_wiz_1_100M/bus_struct_reset",
          "microblaze_0_local_memory/SYS_Rst"
        ]
      },
      "rst_clk_wiz_1_100M_mb_reset": {
        "ports": [
          "rst_clk_wiz_1_100M/mb_reset",
          "microblaze_0/Reset"
        ]
      },
      "rst_clk_wiz_1_100M_peripheral_aresetn1": {
        "ports": [
          "rst_clk_wiz_1_100M/peripheral_aresetn",
          "microblaze_0_axi_periph/S00_ARESETN",
          "myip_0/s00_axi_aresetn",
          "axi_gpio_0/s_axi_aresetn",
          "axi_timer_0/s_axi_aresetn",
          "microblaze_0_axi_periph/M00_ARESETN",
          "microblaze_0_axi_periph/ARESETN",
          "microblaze_0_axi_periph/M01_ARESETN",
          "microblaze_0_axi_periph/M02_ARESETN",
          "mdm_1/S_AXI_ARESETN",
          "microblaze_0_axi_periph/M03_ARESETN",
          "mdm_1/M_AXI_ARESETN",
          "microblaze_0_axi_periph/S01_ARESETN"
        ]
      },
      "scoreboard_0_b": {
        "ports": [
          "scoreboard_0/b",
          "rgb_combiner_0/b4"
        ]
      },
      "scoreboard_0_g": {
        "ports": [
          "scoreboard_0/g",
          "rgb_combiner_0/g4"
        ]
      },
      "scoreboard_0_r": {
        "ports": [
          "scoreboard_0/r",
          "rgb_combiner_0/r4"
        ]
      },
      "vga_driver_0_b": {
        "ports": [
          "vga_driver_0/b",
          "b"
        ]
      },
      "vga_driver_0_g": {
        "ports": [
          "vga_driver_0/g",
          "g"
        ]
      },
      "vga_driver_0_hs": {
        "ports": [
          "vga_driver_0/hs",
          "hs"
        ]
      },
      "vga_driver_0_r": {
        "ports": [
          "vga_driver_0/r",
          "r"
        ]
      },
      "vga_driver_0_vs": {
        "ports": [
          "vga_driver_0/vs",
          "vs"
        ]
      },
      "vga_driver_0_x_draw": {
        "ports": [
          "vga_driver_0/x_draw",
          "bricks_0/x_draw",
          "ball_0/x_draw",
          "paddle_0/x_draw",
          "scoreboard_0/x_draw"
        ]
      },
      "vga_driver_0_y_draw": {
        "ports": [
          "vga_driver_0/y_draw",
          "bricks_0/y_draw",
          "ball_0/y_draw",
          "paddle_0/y_draw",
          "scoreboard_0/y_draw"
        ]
      }
    },
    "addressing": {
      "/microblaze_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/axi_gpio_0/S_AXI/Reg",
                "offset": "0x40000000",
                "range": "64K"
              },
              "SEG_axi_timer_0_Reg": {
                "address_block": "/axi_timer_0/S_AXI/Reg",
                "offset": "0x41C00000",
                "range": "64K"
              },
              "SEG_dlmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_0_local_memory/dlmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "128K",
                "offset_high_param": "C_HIGHADDR"
              },
              "SEG_mdm_1_Reg": {
                "address_block": "/mdm_1/S_AXI/Reg",
                "offset": "0x41400000",
                "range": "4K"
              },
              "SEG_myip_0_S00_AXI_reg": {
                "address_block": "/myip_0/S00_AXI/S00_AXI_reg",
                "offset": "0x44A00000",
                "range": "64K",
                "offset_base_param": "C_S00_AXI_BASEADDR",
                "offset_high_param": "C_S00_AXI_HIGHADDR"
              }
            }
          },
          "Instruction": {
            "segments": {
              "SEG_ilmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_0_local_memory/ilmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "128K",
                "offset_high_param": "C_HIGHADDR"
              }
            }
          }
        }
      },
      "/mdm_1": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/axi_gpio_0/S_AXI/Reg",
                "offset": "0x40000000",
                "range": "64K"
              },
              "SEG_axi_timer_0_Reg": {
                "address_block": "/axi_timer_0/S_AXI/Reg",
                "offset": "0x41C00000",
                "range": "64K"
              },
              "SEG_mdm_1_Reg": {
                "address_block": "/mdm_1/S_AXI/Reg",
                "offset": "0x41400000",
                "range": "4K"
              },
              "SEG_myip_0_S00_AXI_reg": {
                "address_block": "/myip_0/S00_AXI/S00_AXI_reg",
                "offset": "0x44A00000",
                "range": "64K",
                "offset_base_param": "C_S00_AXI_BASEADDR",
                "offset_high_param": "C_S00_AXI_HIGHADDR"
              }
            }
          }
        }
      }
    },
    "elf_association": {
      "file": {
        "name": "..\\..\\..\\..\\vitis\\breakout\\Debug\\breakout.elf",
        "type": "ELF",
        "checksum": "1615840262",
        "IsVisible": "1",
        "ScopedToRef": "take2",
        "ScopedToCell": [
          "microblaze_0"
        ],
        "UsedIn": [
          "implementation"
        ]
      }
    }
  }
}