                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
                 Version K-2015.06 for linux64 - May 28, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/IC/.synopsys_dv_prefs.tcl
########################### Define Top Module ############################
set top_module Diffe_TOP
Diffe_TOP
##################### Define Working Library Directory ######################
##### In Synopsys synthesis tools, the “Define Working Library Directory"
##### command is used to specify the directory where the design libraries are stored. 
##### This is crucial because it tells the tool where to find the necessary files for synthesis
define_design_lib work -path ./work
1
############################# Formality Setup File ##########################
##### The automated setup file (.svf) helps Formality understand design
##### changes caused by other tools used in the design flow. Formality
##### uses this file to assist the compare point matching and verification
##### rocess.---- set_svf -off: This command turns off the SVF setting.
##### It is typically used after the compilation and verification processes
##### are complete to clean up and ensure that no further SVF configurations are applied.
set_svf $top_module.svf
1
################## Design Compiler Library Files #setup ######################
puts "###########################################"
###########################################
puts "#      #setting Design Libraries          #"
#      #setting Design Libraries          #
puts "###########################################"
###########################################
#Add the path of the libraries and RTL files to the search_path variable
lappend search_path "/home/IC/Diffe/rtl"
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Diffe/rtl
lappend search_path "/home/IC/Diffe/std_cells"
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Diffe/rtl /home/IC/Diffe/std_cells
set SSLIB "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
set TTLIB "scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
set FFLIB "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell libraries 
set target_library [list $SSLIB $TTLIB $FFLIB]
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell & Hard Macros libraries 
set link_library [list * $SSLIB $TTLIB $FFLIB]  
* scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
######################## Reading RTL Files #################################
puts "###########################################"
###########################################
puts "#             Reading RTL Files           #"
#             Reading RTL Files           #
puts "###########################################"
###########################################
set file_format verilog 
verilog
read_file -format $file_format CHECK_2.v
Loading db file '/home/IC/Diffe/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/Diffe/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Diffe/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/gtech.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/standard.sldb'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'
  Loading link library 'gtech'
Loading verilog file '/home/IC/Diffe/rtl/CHECK_2.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Diffe/rtl/CHECK_2.v

Inferred memory devices in process
	in routine CHECK_2 line 13 in file
		'/home/IC/Diffe/rtl/CHECK_2.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     r1_new_reg      | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|     true_2_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Diffe/rtl/CHECK_2.db:CHECK_2'
Loaded 1 design.
Current design is 'CHECK_2'.
CHECK_2
read_file -format $file_format CLC_R1.v
Loading verilog file '/home/IC/Diffe/rtl/CLC_R1.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Diffe/rtl/CLC_R1.v

Inferred memory devices in process
	in routine CLC_R1 line 23 in file
		'/home/IC/Diffe/rtl/CLC_R1.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     value_1_reg     | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|       r1_reg        | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|     value_2_reg     | Flip-flop |  63   |  Y  | N  | Y  | N  | N  | N  | N  |
|     value_2_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Diffe/rtl/CLC_R1.db:CLC_R1'
Loaded 1 design.
Current design is 'CLC_R1'.
CLC_R1
read_file -format $file_format CLC_R2.v
Loading verilog file '/home/IC/Diffe/rtl/CLC_R2.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Diffe/rtl/CLC_R2.v

Inferred memory devices in process
	in routine CLC_R2 line 14 in file
		'/home/IC/Diffe/rtl/CLC_R2.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     value_1_reg     | Flip-flop |  63   |  Y  | N  | Y  | N  | N  | N  | N  |
|     value_1_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|       r2_reg        | Flip-flop |  63   |  Y  | N  | Y  | N  | N  | N  | N  |
|       r2_reg        | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     value_2_reg     | Flip-flop |  63   |  Y  | N  | Y  | N  | N  | N  | N  |
|     value_2_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Diffe/rtl/CLC_R2.db:CLC_R2'
Loaded 1 design.
Current design is 'CLC_R2'.
CLC_R2
read_file -format $file_format CONTROLLER.v
Loading verilog file '/home/IC/Diffe/rtl/CONTROLLER.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Diffe/rtl/CONTROLLER.v
Warning:  /home/IC/Diffe/rtl/CONTROLLER.v:66: The value 010000010100001101000011010001010101000001010100 is too large for the numeric data type being used (VER-1)

Statistics for case statements in always block at line 27 in file
	'/home/IC/Diffe/rtl/CONTROLLER.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            29            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 61 in file
	'/home/IC/Diffe/rtl/CONTROLLER.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            63            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine CONTROLKER line 18 in file
		'/home/IC/Diffe/rtl/CONTROLLER.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  curent_state_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Diffe/rtl/CONTROLKER.db:CONTROLKER'
Loaded 1 design.
Current design is 'CONTROLKER'.
CONTROLKER
read_file -format $file_format ENCRYPTION_R1.v
Loading verilog file '/home/IC/Diffe/rtl/ENCRYPTION_R1.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Diffe/rtl/ENCRYPTION_R1.v

Inferred memory devices in process
	in routine ENCRYPTION_R1 line 18 in file
		'/home/IC/Diffe/rtl/ENCRYPTION_R1.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       c2_reg        | Flip-flop |  60   |  Y  | N  | Y  | N  | N  | N  | N  |
|       c2_reg        | Flip-flop |   4   |  Y  | N  | N  | Y  | N  | N  | N  |
|       k_1_reg       | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|     value_2_reg     | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|     r2_new_reg      | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|      true_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     value_1_reg     | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Diffe/rtl/ENCRYPTION_R1.db:ENCRYPTION_R1'
Loaded 1 design.
Current design is 'ENCRYPTION_R1'.
ENCRYPTION_R1
read_file -format $file_format ENCRYPTION_R2.v
Loading verilog file '/home/IC/Diffe/rtl/ENCRYPTION_R2.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Diffe/rtl/ENCRYPTION_R2.v

Inferred memory devices in process
	in routine ENCRYPTION_R2 line 17 in file
		'/home/IC/Diffe/rtl/ENCRYPTION_R2.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       c1_reg        | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|       k_2_reg       | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|      value_reg      | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|    done_enc2_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       k_o_reg       | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|     value_2_reg     | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Diffe/rtl/ENCRYPTION_R2.db:ENCRYPTION_R2'
Loaded 1 design.
Current design is 'ENCRYPTION_R2'.
ENCRYPTION_R2
read_file -format $file_format Exponentiation.v
Loading verilog file '/home/IC/Diffe/rtl/Exponentiation.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Diffe/rtl/Exponentiation.v

Inferred memory devices in process
	in routine exponentiation line 13 in file
		'/home/IC/Diffe/rtl/Exponentiation.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     result_reg      | Flip-flop |  63   |  Y  | N  | Y  | N  | N  | N  | N  |
|     result_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|      count_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      temp_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Diffe/rtl/exponentiation.db:exponentiation'
Loaded 1 design.
Current design is 'exponentiation'.
exponentiation
read_file -format $file_format Exponentiation_For_R.v
Loading verilog file '/home/IC/Diffe/rtl/Exponentiation_For_R.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Diffe/rtl/Exponentiation_For_R.v

Inferred memory devices in process
	in routine exponentiation_R line 14 in file
		'/home/IC/Diffe/rtl/Exponentiation_For_R.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      temp_reg       | Flip-flop |  31   |  Y  | N  | Y  | N  | N  | N  | N  |
|      temp_reg       | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|      count_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     result_reg      | Flip-flop |  63   |  Y  | N  | Y  | N  | N  | N  | N  |
|     result_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Diffe/rtl/exponentiation_R.db:exponentiation_R'
Loaded 1 design.
Current design is 'exponentiation_R'.
exponentiation_R
read_file -format $file_format Diffe_TOP.v
Loading verilog file '/home/IC/Diffe/rtl/Diffe_TOP.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Performing 'read' command.
Compiling source file /home/IC/Diffe/rtl/Diffe_TOP.v
Reading with netlist reader (equivalent to -netlist option).
Verilog netlist reader completed successfully.
Current design is now '/home/IC/Diffe/rtl/Diffe_TOP.db:Diffe_TOP'
Loaded 1 design.
Current design is 'Diffe_TOP'.
Diffe_TOP
###################### Defining toplevel ###################################
##### By using current_design $top_module, 
##### you inform the tool which module should be treated as the top-level design. 
##### This is crucial for various design tasks such as synthesis, place and route, and timing analysis.
##### 1.Read RTL: Read in your RTL files.
##### 2.Set Top-Level: Use current_design $top_module to specify the top-level module.
##### 3.Synthesis and Verification: Perform synthesis, place and route, and other design tasks.
current_design $top_module
Current design is 'Diffe_TOP'.
{Diffe_TOP}
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## Liniking All The Design Parts ########"
######## Liniking All The Design Parts ########
puts "###############################################"
###############################################
link

  Linking design 'Diffe_TOP'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (9 designs)               /home/IC/Diffe/rtl/Diffe_TOP.db, etc
  scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (library) /home/IC/Diffe/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
  scmetro_tsmc_cl013g_rvt_tt_1p2v_25c (library) /home/IC/Diffe/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c (library) /home/IC/Diffe/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db

1
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## checking design consistency ##########"
######## checking design consistency ##########
puts "###############################################"
###############################################
##### check_design: This command is used to perform a series of checks on your design. It typically looks for issues such as:
##### 1.Combinational loops
##### 2.Unintended latches
##### 3.Floating inputs
##### 4.Dead code  : refers to sections of code in a program that are never executed or, if executed, have no effect on the program’s behavior.
##### 5.Multidriven nets
check_design >> reports/check_design.rpt
change_names -rules verilog -hierarchy -verbose

Design          Type    Object                  New Name
--------------------------------------------------------------------------------
Warning: The specified replacement character (_) is conflicting with the specified allowed or restricted character.   (UCN-4)
CLC_R1          cell    value_1_reg[63]         value_1_reg_63_
CLC_R1          cell    value_1_reg[62]         value_1_reg_62_
CLC_R1          cell    value_1_reg[61]         value_1_reg_61_
CLC_R1          cell    value_1_reg[60]         value_1_reg_60_
CLC_R1          cell    value_1_reg[59]         value_1_reg_59_
CLC_R1          cell    value_1_reg[58]         value_1_reg_58_
CLC_R1          cell    value_1_reg[57]         value_1_reg_57_
CLC_R1          cell    value_1_reg[56]         value_1_reg_56_
CLC_R1          cell    value_1_reg[55]         value_1_reg_55_
CLC_R1          cell    value_1_reg[54]         value_1_reg_54_
CLC_R1          cell    value_1_reg[53]         value_1_reg_53_
CLC_R1          cell    value_1_reg[52]         value_1_reg_52_
CLC_R1          cell    value_1_reg[51]         value_1_reg_51_
CLC_R1          cell    value_1_reg[50]         value_1_reg_50_
CLC_R1          cell    value_1_reg[49]         value_1_reg_49_
CLC_R1          cell    value_1_reg[48]         value_1_reg_48_
CLC_R1          cell    value_1_reg[47]         value_1_reg_47_
CLC_R1          cell    value_1_reg[46]         value_1_reg_46_
CLC_R1          cell    value_1_reg[45]         value_1_reg_45_
CLC_R1          cell    value_1_reg[44]         value_1_reg_44_
CLC_R1          cell    value_1_reg[43]         value_1_reg_43_
CLC_R1          cell    value_1_reg[42]         value_1_reg_42_
CLC_R1          cell    value_1_reg[41]         value_1_reg_41_
CLC_R1          cell    value_1_reg[40]         value_1_reg_40_
CLC_R1          cell    value_1_reg[39]         value_1_reg_39_
CLC_R1          cell    value_1_reg[38]         value_1_reg_38_
CLC_R1          cell    value_1_reg[37]         value_1_reg_37_
CLC_R1          cell    value_1_reg[36]         value_1_reg_36_
CLC_R1          cell    value_1_reg[35]         value_1_reg_35_
CLC_R1          cell    value_1_reg[34]         value_1_reg_34_
CLC_R1          cell    value_1_reg[33]         value_1_reg_33_
CLC_R1          cell    value_1_reg[32]         value_1_reg_32_
CLC_R1          cell    value_1_reg[31]         value_1_reg_31_
CLC_R1          cell    value_1_reg[30]         value_1_reg_30_
CLC_R1          cell    value_1_reg[29]         value_1_reg_29_
CLC_R1          cell    value_1_reg[28]         value_1_reg_28_
CLC_R1          cell    value_1_reg[27]         value_1_reg_27_
CLC_R1          cell    value_1_reg[26]         value_1_reg_26_
CLC_R1          cell    value_1_reg[25]         value_1_reg_25_
CLC_R1          cell    value_1_reg[24]         value_1_reg_24_
CLC_R1          cell    value_1_reg[23]         value_1_reg_23_
CLC_R1          cell    value_1_reg[22]         value_1_reg_22_
CLC_R1          cell    value_1_reg[21]         value_1_reg_21_
CLC_R1          cell    value_1_reg[20]         value_1_reg_20_
CLC_R1          cell    value_1_reg[19]         value_1_reg_19_
CLC_R1          cell    value_1_reg[18]         value_1_reg_18_
CLC_R1          cell    value_1_reg[17]         value_1_reg_17_
CLC_R1          cell    value_1_reg[16]         value_1_reg_16_
CLC_R1          cell    value_1_reg[15]         value_1_reg_15_
CLC_R1          cell    value_1_reg[14]         value_1_reg_14_
CLC_R1          cell    value_1_reg[13]         value_1_reg_13_
CLC_R1          cell    value_1_reg[12]         value_1_reg_12_
CLC_R1          cell    value_1_reg[11]         value_1_reg_11_
CLC_R1          cell    value_1_reg[10]         value_1_reg_10_
CLC_R1          cell    value_1_reg[9]          value_1_reg_9_
CLC_R1          cell    value_1_reg[8]          value_1_reg_8_
CLC_R1          cell    value_1_reg[7]          value_1_reg_7_
CLC_R1          cell    value_1_reg[6]          value_1_reg_6_
CLC_R1          cell    value_1_reg[5]          value_1_reg_5_
CLC_R1          cell    value_1_reg[4]          value_1_reg_4_
CLC_R1          cell    value_1_reg[3]          value_1_reg_3_
CLC_R1          cell    value_1_reg[2]          value_1_reg_2_
CLC_R1          cell    value_1_reg[1]          value_1_reg_1_
CLC_R1          cell    value_1_reg[0]          value_1_reg_0_
CLC_R1          cell    r1_reg[63]              r1_reg_63_
CLC_R1          cell    r1_reg[62]              r1_reg_62_
CLC_R1          cell    r1_reg[61]              r1_reg_61_
CLC_R1          cell    r1_reg[60]              r1_reg_60_
CLC_R1          cell    r1_reg[59]              r1_reg_59_
CLC_R1          cell    r1_reg[58]              r1_reg_58_
CLC_R1          cell    r1_reg[57]              r1_reg_57_
CLC_R1          cell    r1_reg[56]              r1_reg_56_
CLC_R1          cell    r1_reg[55]              r1_reg_55_
CLC_R1          cell    r1_reg[54]              r1_reg_54_
CLC_R1          cell    r1_reg[53]              r1_reg_53_
CLC_R1          cell    r1_reg[52]              r1_reg_52_
CLC_R1          cell    r1_reg[51]              r1_reg_51_
CLC_R1          cell    r1_reg[50]              r1_reg_50_
CLC_R1          cell    r1_reg[49]              r1_reg_49_
CLC_R1          cell    r1_reg[48]              r1_reg_48_
CLC_R1          cell    r1_reg[47]              r1_reg_47_
CLC_R1          cell    r1_reg[46]              r1_reg_46_
CLC_R1          cell    r1_reg[45]              r1_reg_45_
CLC_R1          cell    r1_reg[44]              r1_reg_44_
CLC_R1          cell    r1_reg[43]              r1_reg_43_
CLC_R1          cell    r1_reg[42]              r1_reg_42_
CLC_R1          cell    r1_reg[41]              r1_reg_41_
CLC_R1          cell    r1_reg[40]              r1_reg_40_
CLC_R1          cell    r1_reg[39]              r1_reg_39_
CLC_R1          cell    r1_reg[38]              r1_reg_38_
CLC_R1          cell    r1_reg[37]              r1_reg_37_
CLC_R1          cell    r1_reg[36]              r1_reg_36_
CLC_R1          cell    r1_reg[35]              r1_reg_35_
CLC_R1          cell    r1_reg[34]              r1_reg_34_
CLC_R1          cell    r1_reg[33]              r1_reg_33_
CLC_R1          cell    r1_reg[32]              r1_reg_32_
CLC_R1          cell    r1_reg[31]              r1_reg_31_
CLC_R1          cell    r1_reg[30]              r1_reg_30_
CLC_R1          cell    r1_reg[29]              r1_reg_29_
CLC_R1          cell    r1_reg[28]              r1_reg_28_
CLC_R1          cell    r1_reg[27]              r1_reg_27_
CLC_R1          cell    r1_reg[26]              r1_reg_26_
CLC_R1          cell    r1_reg[25]              r1_reg_25_
CLC_R1          cell    r1_reg[24]              r1_reg_24_
CLC_R1          cell    r1_reg[23]              r1_reg_23_
CLC_R1          cell    r1_reg[22]              r1_reg_22_
CLC_R1          cell    r1_reg[21]              r1_reg_21_
CLC_R1          cell    r1_reg[20]              r1_reg_20_
CLC_R1          cell    r1_reg[19]              r1_reg_19_
CLC_R1          cell    r1_reg[18]              r1_reg_18_
CLC_R1          cell    r1_reg[17]              r1_reg_17_
CLC_R1          cell    r1_reg[16]              r1_reg_16_
CLC_R1          cell    r1_reg[15]              r1_reg_15_
CLC_R1          cell    r1_reg[14]              r1_reg_14_
CLC_R1          cell    r1_reg[13]              r1_reg_13_
CLC_R1          cell    r1_reg[12]              r1_reg_12_
CLC_R1          cell    r1_reg[11]              r1_reg_11_
CLC_R1          cell    r1_reg[10]              r1_reg_10_
CLC_R1          cell    r1_reg[9]               r1_reg_9_
CLC_R1          cell    r1_reg[8]               r1_reg_8_
CLC_R1          cell    r1_reg[7]               r1_reg_7_
CLC_R1          cell    r1_reg[6]               r1_reg_6_
CLC_R1          cell    r1_reg[5]               r1_reg_5_
CLC_R1          cell    r1_reg[4]               r1_reg_4_
CLC_R1          cell    r1_reg[3]               r1_reg_3_
CLC_R1          cell    r1_reg[2]               r1_reg_2_
CLC_R1          cell    r1_reg[1]               r1_reg_1_
CLC_R1          cell    r1_reg[0]               r1_reg_0_
CLC_R1          cell    value_2_reg[63]         value_2_reg_63_
CLC_R1          cell    value_2_reg[62]         value_2_reg_62_
CLC_R1          cell    value_2_reg[61]         value_2_reg_61_
CLC_R1          cell    value_2_reg[60]         value_2_reg_60_
CLC_R1          cell    value_2_reg[59]         value_2_reg_59_
CLC_R1          cell    value_2_reg[58]         value_2_reg_58_
CLC_R1          cell    value_2_reg[57]         value_2_reg_57_
CLC_R1          cell    value_2_reg[56]         value_2_reg_56_
CLC_R1          cell    value_2_reg[55]         value_2_reg_55_
CLC_R1          cell    value_2_reg[54]         value_2_reg_54_
CLC_R1          cell    value_2_reg[53]         value_2_reg_53_
CLC_R1          cell    value_2_reg[52]         value_2_reg_52_
CLC_R1          cell    value_2_reg[51]         value_2_reg_51_
CLC_R1          cell    value_2_reg[50]         value_2_reg_50_
CLC_R1          cell    value_2_reg[49]         value_2_reg_49_
CLC_R1          cell    value_2_reg[48]         value_2_reg_48_
CLC_R1          cell    value_2_reg[47]         value_2_reg_47_
CLC_R1          cell    value_2_reg[46]         value_2_reg_46_
CLC_R1          cell    value_2_reg[45]         value_2_reg_45_
CLC_R1          cell    value_2_reg[44]         value_2_reg_44_
CLC_R1          cell    value_2_reg[43]         value_2_reg_43_
CLC_R1          cell    value_2_reg[42]         value_2_reg_42_
CLC_R1          cell    value_2_reg[41]         value_2_reg_41_
CLC_R1          cell    value_2_reg[40]         value_2_reg_40_
CLC_R1          cell    value_2_reg[39]         value_2_reg_39_
CLC_R1          cell    value_2_reg[38]         value_2_reg_38_
CLC_R1          cell    value_2_reg[37]         value_2_reg_37_
CLC_R1          cell    value_2_reg[36]         value_2_reg_36_
CLC_R1          cell    value_2_reg[35]         value_2_reg_35_
CLC_R1          cell    value_2_reg[34]         value_2_reg_34_
CLC_R1          cell    value_2_reg[33]         value_2_reg_33_
CLC_R1          cell    value_2_reg[32]         value_2_reg_32_
CLC_R1          cell    value_2_reg[31]         value_2_reg_31_
CLC_R1          cell    value_2_reg[30]         value_2_reg_30_
CLC_R1          cell    value_2_reg[29]         value_2_reg_29_
CLC_R1          cell    value_2_reg[28]         value_2_reg_28_
CLC_R1          cell    value_2_reg[27]         value_2_reg_27_
CLC_R1          cell    value_2_reg[26]         value_2_reg_26_
CLC_R1          cell    value_2_reg[25]         value_2_reg_25_
CLC_R1          cell    value_2_reg[24]         value_2_reg_24_
CLC_R1          cell    value_2_reg[23]         value_2_reg_23_
CLC_R1          cell    value_2_reg[22]         value_2_reg_22_
CLC_R1          cell    value_2_reg[21]         value_2_reg_21_
CLC_R1          cell    value_2_reg[20]         value_2_reg_20_
CLC_R1          cell    value_2_reg[19]         value_2_reg_19_
CLC_R1          cell    value_2_reg[18]         value_2_reg_18_
CLC_R1          cell    value_2_reg[17]         value_2_reg_17_
CLC_R1          cell    value_2_reg[16]         value_2_reg_16_
CLC_R1          cell    value_2_reg[15]         value_2_reg_15_
CLC_R1          cell    value_2_reg[14]         value_2_reg_14_
CLC_R1          cell    value_2_reg[13]         value_2_reg_13_
CLC_R1          cell    value_2_reg[12]         value_2_reg_12_
CLC_R1          cell    value_2_reg[11]         value_2_reg_11_
CLC_R1          cell    value_2_reg[10]         value_2_reg_10_
CLC_R1          cell    value_2_reg[9]          value_2_reg_9_
CLC_R1          cell    value_2_reg[8]          value_2_reg_8_
CLC_R1          cell    value_2_reg[7]          value_2_reg_7_
CLC_R1          cell    value_2_reg[6]          value_2_reg_6_
CLC_R1          cell    value_2_reg[5]          value_2_reg_5_
CLC_R1          cell    value_2_reg[4]          value_2_reg_4_
CLC_R1          cell    value_2_reg[3]          value_2_reg_3_
CLC_R1          cell    value_2_reg[2]          value_2_reg_2_
CLC_R1          cell    value_2_reg[1]          value_2_reg_1_
CLC_R1          cell    value_2_reg[0]          value_2_reg_0_
CLC_R1          net     *Logic1*                n_Logic1_
CLC_R1          net     *Logic0*                n_Logic0_
ENCRYPTION_R2   cell    c1_reg[63]              c1_reg_63_
ENCRYPTION_R2   cell    c1_reg[62]              c1_reg_62_
ENCRYPTION_R2   cell    c1_reg[61]              c1_reg_61_
ENCRYPTION_R2   cell    c1_reg[60]              c1_reg_60_
ENCRYPTION_R2   cell    c1_reg[59]              c1_reg_59_
ENCRYPTION_R2   cell    c1_reg[58]              c1_reg_58_
ENCRYPTION_R2   cell    c1_reg[57]              c1_reg_57_
ENCRYPTION_R2   cell    c1_reg[56]              c1_reg_56_
ENCRYPTION_R2   cell    c1_reg[55]              c1_reg_55_
ENCRYPTION_R2   cell    c1_reg[54]              c1_reg_54_
ENCRYPTION_R2   cell    c1_reg[53]              c1_reg_53_
ENCRYPTION_R2   cell    c1_reg[52]              c1_reg_52_
ENCRYPTION_R2   cell    c1_reg[51]              c1_reg_51_
ENCRYPTION_R2   cell    c1_reg[50]              c1_reg_50_
ENCRYPTION_R2   cell    c1_reg[49]              c1_reg_49_
ENCRYPTION_R2   cell    c1_reg[48]              c1_reg_48_
ENCRYPTION_R2   cell    c1_reg[47]              c1_reg_47_
ENCRYPTION_R2   cell    c1_reg[46]              c1_reg_46_
ENCRYPTION_R2   cell    c1_reg[45]              c1_reg_45_
ENCRYPTION_R2   cell    c1_reg[44]              c1_reg_44_
ENCRYPTION_R2   cell    c1_reg[43]              c1_reg_43_
ENCRYPTION_R2   cell    c1_reg[42]              c1_reg_42_
ENCRYPTION_R2   cell    c1_reg[41]              c1_reg_41_
ENCRYPTION_R2   cell    c1_reg[40]              c1_reg_40_
ENCRYPTION_R2   cell    c1_reg[39]              c1_reg_39_
ENCRYPTION_R2   cell    c1_reg[38]              c1_reg_38_
ENCRYPTION_R2   cell    c1_reg[37]              c1_reg_37_
ENCRYPTION_R2   cell    c1_reg[36]              c1_reg_36_
ENCRYPTION_R2   cell    c1_reg[35]              c1_reg_35_
ENCRYPTION_R2   cell    c1_reg[34]              c1_reg_34_
ENCRYPTION_R2   cell    c1_reg[33]              c1_reg_33_
ENCRYPTION_R2   cell    c1_reg[32]              c1_reg_32_
ENCRYPTION_R2   cell    c1_reg[31]              c1_reg_31_
ENCRYPTION_R2   cell    c1_reg[30]              c1_reg_30_
ENCRYPTION_R2   cell    c1_reg[29]              c1_reg_29_
ENCRYPTION_R2   cell    c1_reg[28]              c1_reg_28_
ENCRYPTION_R2   cell    c1_reg[27]              c1_reg_27_
ENCRYPTION_R2   cell    c1_reg[26]              c1_reg_26_
ENCRYPTION_R2   cell    c1_reg[25]              c1_reg_25_
ENCRYPTION_R2   cell    c1_reg[24]              c1_reg_24_
ENCRYPTION_R2   cell    c1_reg[23]              c1_reg_23_
ENCRYPTION_R2   cell    c1_reg[22]              c1_reg_22_
ENCRYPTION_R2   cell    c1_reg[21]              c1_reg_21_
ENCRYPTION_R2   cell    c1_reg[20]              c1_reg_20_
ENCRYPTION_R2   cell    c1_reg[19]              c1_reg_19_
ENCRYPTION_R2   cell    c1_reg[18]              c1_reg_18_
ENCRYPTION_R2   cell    c1_reg[17]              c1_reg_17_
ENCRYPTION_R2   cell    c1_reg[16]              c1_reg_16_
ENCRYPTION_R2   cell    c1_reg[15]              c1_reg_15_
ENCRYPTION_R2   cell    c1_reg[14]              c1_reg_14_
ENCRYPTION_R2   cell    c1_reg[13]              c1_reg_13_
ENCRYPTION_R2   cell    c1_reg[12]              c1_reg_12_
ENCRYPTION_R2   cell    c1_reg[11]              c1_reg_11_
ENCRYPTION_R2   cell    c1_reg[10]              c1_reg_10_
ENCRYPTION_R2   cell    c1_reg[9]               c1_reg_9_
ENCRYPTION_R2   cell    c1_reg[8]               c1_reg_8_
ENCRYPTION_R2   cell    c1_reg[7]               c1_reg_7_
ENCRYPTION_R2   cell    c1_reg[6]               c1_reg_6_
ENCRYPTION_R2   cell    c1_reg[5]               c1_reg_5_
ENCRYPTION_R2   cell    c1_reg[4]               c1_reg_4_
ENCRYPTION_R2   cell    c1_reg[3]               c1_reg_3_
ENCRYPTION_R2   cell    c1_reg[2]               c1_reg_2_
ENCRYPTION_R2   cell    c1_reg[1]               c1_reg_1_
ENCRYPTION_R2   cell    c1_reg[0]               c1_reg_0_
ENCRYPTION_R2   cell    k_2_reg[63]             k_2_reg_63_
ENCRYPTION_R2   cell    k_2_reg[62]             k_2_reg_62_
ENCRYPTION_R2   cell    k_2_reg[61]             k_2_reg_61_
ENCRYPTION_R2   cell    k_2_reg[60]             k_2_reg_60_
ENCRYPTION_R2   cell    k_2_reg[59]             k_2_reg_59_
ENCRYPTION_R2   cell    k_2_reg[58]             k_2_reg_58_
ENCRYPTION_R2   cell    k_2_reg[57]             k_2_reg_57_
ENCRYPTION_R2   cell    k_2_reg[56]             k_2_reg_56_
ENCRYPTION_R2   cell    k_2_reg[55]             k_2_reg_55_
ENCRYPTION_R2   cell    k_2_reg[54]             k_2_reg_54_
ENCRYPTION_R2   cell    k_2_reg[53]             k_2_reg_53_
ENCRYPTION_R2   cell    k_2_reg[52]             k_2_reg_52_
ENCRYPTION_R2   cell    k_2_reg[51]             k_2_reg_51_
ENCRYPTION_R2   cell    k_2_reg[50]             k_2_reg_50_
ENCRYPTION_R2   cell    k_2_reg[49]             k_2_reg_49_
ENCRYPTION_R2   cell    k_2_reg[48]             k_2_reg_48_
ENCRYPTION_R2   cell    k_2_reg[47]             k_2_reg_47_
ENCRYPTION_R2   cell    k_2_reg[46]             k_2_reg_46_
ENCRYPTION_R2   cell    k_2_reg[45]             k_2_reg_45_
ENCRYPTION_R2   cell    k_2_reg[44]             k_2_reg_44_
ENCRYPTION_R2   cell    k_2_reg[43]             k_2_reg_43_
ENCRYPTION_R2   cell    k_2_reg[42]             k_2_reg_42_
ENCRYPTION_R2   cell    k_2_reg[41]             k_2_reg_41_
ENCRYPTION_R2   cell    k_2_reg[40]             k_2_reg_40_
ENCRYPTION_R2   cell    k_2_reg[39]             k_2_reg_39_
ENCRYPTION_R2   cell    k_2_reg[38]             k_2_reg_38_
ENCRYPTION_R2   cell    k_2_reg[37]             k_2_reg_37_
ENCRYPTION_R2   cell    k_2_reg[36]             k_2_reg_36_
ENCRYPTION_R2   cell    k_2_reg[35]             k_2_reg_35_
ENCRYPTION_R2   cell    k_2_reg[34]             k_2_reg_34_
ENCRYPTION_R2   cell    k_2_reg[33]             k_2_reg_33_
ENCRYPTION_R2   cell    k_2_reg[32]             k_2_reg_32_
ENCRYPTION_R2   cell    k_2_reg[31]             k_2_reg_31_
ENCRYPTION_R2   cell    k_2_reg[30]             k_2_reg_30_
ENCRYPTION_R2   cell    k_2_reg[29]             k_2_reg_29_
ENCRYPTION_R2   cell    k_2_reg[28]             k_2_reg_28_
ENCRYPTION_R2   cell    k_2_reg[27]             k_2_reg_27_
ENCRYPTION_R2   cell    k_2_reg[26]             k_2_reg_26_
ENCRYPTION_R2   cell    k_2_reg[25]             k_2_reg_25_
ENCRYPTION_R2   cell    k_2_reg[24]             k_2_reg_24_
ENCRYPTION_R2   cell    k_2_reg[23]             k_2_reg_23_
ENCRYPTION_R2   cell    k_2_reg[22]             k_2_reg_22_
ENCRYPTION_R2   cell    k_2_reg[21]             k_2_reg_21_
ENCRYPTION_R2   cell    k_2_reg[20]             k_2_reg_20_
ENCRYPTION_R2   cell    k_2_reg[19]             k_2_reg_19_
ENCRYPTION_R2   cell    k_2_reg[18]             k_2_reg_18_
ENCRYPTION_R2   cell    k_2_reg[17]             k_2_reg_17_
ENCRYPTION_R2   cell    k_2_reg[16]             k_2_reg_16_
ENCRYPTION_R2   cell    k_2_reg[15]             k_2_reg_15_
ENCRYPTION_R2   cell    k_2_reg[14]             k_2_reg_14_
ENCRYPTION_R2   cell    k_2_reg[13]             k_2_reg_13_
ENCRYPTION_R2   cell    k_2_reg[12]             k_2_reg_12_
ENCRYPTION_R2   cell    k_2_reg[11]             k_2_reg_11_
ENCRYPTION_R2   cell    k_2_reg[10]             k_2_reg_10_
ENCRYPTION_R2   cell    k_2_reg[9]              k_2_reg_9_
ENCRYPTION_R2   cell    k_2_reg[8]              k_2_reg_8_
ENCRYPTION_R2   cell    k_2_reg[7]              k_2_reg_7_
ENCRYPTION_R2   cell    k_2_reg[6]              k_2_reg_6_
ENCRYPTION_R2   cell    k_2_reg[5]              k_2_reg_5_
ENCRYPTION_R2   cell    k_2_reg[4]              k_2_reg_4_
ENCRYPTION_R2   cell    k_2_reg[3]              k_2_reg_3_
ENCRYPTION_R2   cell    k_2_reg[2]              k_2_reg_2_
ENCRYPTION_R2   cell    k_2_reg[1]              k_2_reg_1_
ENCRYPTION_R2   cell    k_2_reg[0]              k_2_reg_0_
ENCRYPTION_R2   cell    value_reg[63]           value_reg_63_
ENCRYPTION_R2   cell    value_reg[62]           value_reg_62_
ENCRYPTION_R2   cell    value_reg[61]           value_reg_61_
ENCRYPTION_R2   cell    value_reg[60]           value_reg_60_
ENCRYPTION_R2   cell    value_reg[59]           value_reg_59_
ENCRYPTION_R2   cell    value_reg[58]           value_reg_58_
ENCRYPTION_R2   cell    value_reg[57]           value_reg_57_
ENCRYPTION_R2   cell    value_reg[56]           value_reg_56_
ENCRYPTION_R2   cell    value_reg[55]           value_reg_55_
ENCRYPTION_R2   cell    value_reg[54]           value_reg_54_
ENCRYPTION_R2   cell    value_reg[53]           value_reg_53_
ENCRYPTION_R2   cell    value_reg[52]           value_reg_52_
ENCRYPTION_R2   cell    value_reg[51]           value_reg_51_
ENCRYPTION_R2   cell    value_reg[50]           value_reg_50_
ENCRYPTION_R2   cell    value_reg[49]           value_reg_49_
ENCRYPTION_R2   cell    value_reg[48]           value_reg_48_
ENCRYPTION_R2   cell    value_reg[47]           value_reg_47_
ENCRYPTION_R2   cell    value_reg[46]           value_reg_46_
ENCRYPTION_R2   cell    value_reg[45]           value_reg_45_
ENCRYPTION_R2   cell    value_reg[44]           value_reg_44_
ENCRYPTION_R2   cell    value_reg[43]           value_reg_43_
ENCRYPTION_R2   cell    value_reg[42]           value_reg_42_
ENCRYPTION_R2   cell    value_reg[41]           value_reg_41_
ENCRYPTION_R2   cell    value_reg[40]           value_reg_40_
ENCRYPTION_R2   cell    value_reg[39]           value_reg_39_
ENCRYPTION_R2   cell    value_reg[38]           value_reg_38_
ENCRYPTION_R2   cell    value_reg[37]           value_reg_37_
ENCRYPTION_R2   cell    value_reg[36]           value_reg_36_
ENCRYPTION_R2   cell    value_reg[35]           value_reg_35_
ENCRYPTION_R2   cell    value_reg[34]           value_reg_34_
ENCRYPTION_R2   cell    value_reg[33]           value_reg_33_
ENCRYPTION_R2   cell    value_reg[32]           value_reg_32_
ENCRYPTION_R2   cell    value_reg[31]           value_reg_31_
ENCRYPTION_R2   cell    value_reg[30]           value_reg_30_
ENCRYPTION_R2   cell    value_reg[29]           value_reg_29_
ENCRYPTION_R2   cell    value_reg[28]           value_reg_28_
ENCRYPTION_R2   cell    value_reg[27]           value_reg_27_
ENCRYPTION_R2   cell    value_reg[26]           value_reg_26_
ENCRYPTION_R2   cell    value_reg[25]           value_reg_25_
ENCRYPTION_R2   cell    value_reg[24]           value_reg_24_
ENCRYPTION_R2   cell    value_reg[23]           value_reg_23_
ENCRYPTION_R2   cell    value_reg[22]           value_reg_22_
ENCRYPTION_R2   cell    value_reg[21]           value_reg_21_
ENCRYPTION_R2   cell    value_reg[20]           value_reg_20_
ENCRYPTION_R2   cell    value_reg[19]           value_reg_19_
ENCRYPTION_R2   cell    value_reg[18]           value_reg_18_
ENCRYPTION_R2   cell    value_reg[17]           value_reg_17_
ENCRYPTION_R2   cell    value_reg[16]           value_reg_16_
ENCRYPTION_R2   cell    value_reg[15]           value_reg_15_
ENCRYPTION_R2   cell    value_reg[14]           value_reg_14_
ENCRYPTION_R2   cell    value_reg[13]           value_reg_13_
ENCRYPTION_R2   cell    value_reg[12]           value_reg_12_
ENCRYPTION_R2   cell    value_reg[11]           value_reg_11_
ENCRYPTION_R2   cell    value_reg[10]           value_reg_10_
ENCRYPTION_R2   cell    value_reg[9]            value_reg_9_
ENCRYPTION_R2   cell    value_reg[8]            value_reg_8_
ENCRYPTION_R2   cell    value_reg[7]            value_reg_7_
ENCRYPTION_R2   cell    value_reg[6]            value_reg_6_
ENCRYPTION_R2   cell    value_reg[5]            value_reg_5_
ENCRYPTION_R2   cell    value_reg[4]            value_reg_4_
ENCRYPTION_R2   cell    value_reg[3]            value_reg_3_
ENCRYPTION_R2   cell    value_reg[2]            value_reg_2_
ENCRYPTION_R2   cell    value_reg[1]            value_reg_1_
ENCRYPTION_R2   cell    value_reg[0]            value_reg_0_
ENCRYPTION_R2   cell    k_o_reg[63]             k_o_reg_63_
ENCRYPTION_R2   cell    k_o_reg[62]             k_o_reg_62_
ENCRYPTION_R2   cell    k_o_reg[61]             k_o_reg_61_
ENCRYPTION_R2   cell    k_o_reg[60]             k_o_reg_60_
ENCRYPTION_R2   cell    k_o_reg[59]             k_o_reg_59_
ENCRYPTION_R2   cell    k_o_reg[58]             k_o_reg_58_
ENCRYPTION_R2   cell    k_o_reg[57]             k_o_reg_57_
ENCRYPTION_R2   cell    k_o_reg[56]             k_o_reg_56_
ENCRYPTION_R2   cell    k_o_reg[55]             k_o_reg_55_
ENCRYPTION_R2   cell    k_o_reg[54]             k_o_reg_54_
ENCRYPTION_R2   cell    k_o_reg[53]             k_o_reg_53_
ENCRYPTION_R2   cell    k_o_reg[52]             k_o_reg_52_
ENCRYPTION_R2   cell    k_o_reg[51]             k_o_reg_51_
ENCRYPTION_R2   cell    k_o_reg[50]             k_o_reg_50_
ENCRYPTION_R2   cell    k_o_reg[49]             k_o_reg_49_
ENCRYPTION_R2   cell    k_o_reg[48]             k_o_reg_48_
ENCRYPTION_R2   cell    k_o_reg[47]             k_o_reg_47_
ENCRYPTION_R2   cell    k_o_reg[46]             k_o_reg_46_
ENCRYPTION_R2   cell    k_o_reg[45]             k_o_reg_45_
ENCRYPTION_R2   cell    k_o_reg[44]             k_o_reg_44_
ENCRYPTION_R2   cell    k_o_reg[43]             k_o_reg_43_
ENCRYPTION_R2   cell    k_o_reg[42]             k_o_reg_42_
ENCRYPTION_R2   cell    k_o_reg[41]             k_o_reg_41_
ENCRYPTION_R2   cell    k_o_reg[40]             k_o_reg_40_
ENCRYPTION_R2   cell    k_o_reg[39]             k_o_reg_39_
ENCRYPTION_R2   cell    k_o_reg[38]             k_o_reg_38_
ENCRYPTION_R2   cell    k_o_reg[37]             k_o_reg_37_
ENCRYPTION_R2   cell    k_o_reg[36]             k_o_reg_36_
ENCRYPTION_R2   cell    k_o_reg[35]             k_o_reg_35_
ENCRYPTION_R2   cell    k_o_reg[34]             k_o_reg_34_
ENCRYPTION_R2   cell    k_o_reg[33]             k_o_reg_33_
ENCRYPTION_R2   cell    k_o_reg[32]             k_o_reg_32_
ENCRYPTION_R2   cell    k_o_reg[31]             k_o_reg_31_
ENCRYPTION_R2   cell    k_o_reg[30]             k_o_reg_30_
ENCRYPTION_R2   cell    k_o_reg[29]             k_o_reg_29_
ENCRYPTION_R2   cell    k_o_reg[28]             k_o_reg_28_
ENCRYPTION_R2   cell    k_o_reg[27]             k_o_reg_27_
ENCRYPTION_R2   cell    k_o_reg[26]             k_o_reg_26_
ENCRYPTION_R2   cell    k_o_reg[25]             k_o_reg_25_
ENCRYPTION_R2   cell    k_o_reg[24]             k_o_reg_24_
ENCRYPTION_R2   cell    k_o_reg[23]             k_o_reg_23_
ENCRYPTION_R2   cell    k_o_reg[22]             k_o_reg_22_
ENCRYPTION_R2   cell    k_o_reg[21]             k_o_reg_21_
ENCRYPTION_R2   cell    k_o_reg[20]             k_o_reg_20_
ENCRYPTION_R2   cell    k_o_reg[19]             k_o_reg_19_
ENCRYPTION_R2   cell    k_o_reg[18]             k_o_reg_18_
ENCRYPTION_R2   cell    k_o_reg[17]             k_o_reg_17_
ENCRYPTION_R2   cell    k_o_reg[16]             k_o_reg_16_
ENCRYPTION_R2   cell    k_o_reg[15]             k_o_reg_15_
ENCRYPTION_R2   cell    k_o_reg[14]             k_o_reg_14_
ENCRYPTION_R2   cell    k_o_reg[13]             k_o_reg_13_
ENCRYPTION_R2   cell    k_o_reg[12]             k_o_reg_12_
ENCRYPTION_R2   cell    k_o_reg[11]             k_o_reg_11_
ENCRYPTION_R2   cell    k_o_reg[10]             k_o_reg_10_
ENCRYPTION_R2   cell    k_o_reg[9]              k_o_reg_9_
ENCRYPTION_R2   cell    k_o_reg[8]              k_o_reg_8_
ENCRYPTION_R2   cell    k_o_reg[7]              k_o_reg_7_
ENCRYPTION_R2   cell    k_o_reg[6]              k_o_reg_6_
ENCRYPTION_R2   cell    k_o_reg[5]              k_o_reg_5_
ENCRYPTION_R2   cell    k_o_reg[4]              k_o_reg_4_
ENCRYPTION_R2   cell    k_o_reg[3]              k_o_reg_3_
ENCRYPTION_R2   cell    k_o_reg[2]              k_o_reg_2_
ENCRYPTION_R2   cell    k_o_reg[1]              k_o_reg_1_
ENCRYPTION_R2   cell    k_o_reg[0]              k_o_reg_0_
ENCRYPTION_R2   cell    value_2_reg[63]         value_2_reg_63_
ENCRYPTION_R2   cell    value_2_reg[62]         value_2_reg_62_
ENCRYPTION_R2   cell    value_2_reg[61]         value_2_reg_61_
ENCRYPTION_R2   cell    value_2_reg[60]         value_2_reg_60_
ENCRYPTION_R2   cell    value_2_reg[59]         value_2_reg_59_
ENCRYPTION_R2   cell    value_2_reg[58]         value_2_reg_58_
ENCRYPTION_R2   cell    value_2_reg[57]         value_2_reg_57_
ENCRYPTION_R2   cell    value_2_reg[56]         value_2_reg_56_
ENCRYPTION_R2   cell    value_2_reg[55]         value_2_reg_55_
ENCRYPTION_R2   cell    value_2_reg[54]         value_2_reg_54_
ENCRYPTION_R2   cell    value_2_reg[53]         value_2_reg_53_
ENCRYPTION_R2   cell    value_2_reg[52]         value_2_reg_52_
ENCRYPTION_R2   cell    value_2_reg[51]         value_2_reg_51_
ENCRYPTION_R2   cell    value_2_reg[50]         value_2_reg_50_
ENCRYPTION_R2   cell    value_2_reg[49]         value_2_reg_49_
ENCRYPTION_R2   cell    value_2_reg[48]         value_2_reg_48_
ENCRYPTION_R2   cell    value_2_reg[47]         value_2_reg_47_
ENCRYPTION_R2   cell    value_2_reg[46]         value_2_reg_46_
ENCRYPTION_R2   cell    value_2_reg[45]         value_2_reg_45_
ENCRYPTION_R2   cell    value_2_reg[44]         value_2_reg_44_
ENCRYPTION_R2   cell    value_2_reg[43]         value_2_reg_43_
ENCRYPTION_R2   cell    value_2_reg[42]         value_2_reg_42_
ENCRYPTION_R2   cell    value_2_reg[41]         value_2_reg_41_
ENCRYPTION_R2   cell    value_2_reg[40]         value_2_reg_40_
ENCRYPTION_R2   cell    value_2_reg[39]         value_2_reg_39_
ENCRYPTION_R2   cell    value_2_reg[38]         value_2_reg_38_
ENCRYPTION_R2   cell    value_2_reg[37]         value_2_reg_37_
ENCRYPTION_R2   cell    value_2_reg[36]         value_2_reg_36_
ENCRYPTION_R2   cell    value_2_reg[35]         value_2_reg_35_
ENCRYPTION_R2   cell    value_2_reg[34]         value_2_reg_34_
ENCRYPTION_R2   cell    value_2_reg[33]         value_2_reg_33_
ENCRYPTION_R2   cell    value_2_reg[32]         value_2_reg_32_
ENCRYPTION_R2   cell    value_2_reg[31]         value_2_reg_31_
ENCRYPTION_R2   cell    value_2_reg[30]         value_2_reg_30_
ENCRYPTION_R2   cell    value_2_reg[29]         value_2_reg_29_
ENCRYPTION_R2   cell    value_2_reg[28]         value_2_reg_28_
ENCRYPTION_R2   cell    value_2_reg[27]         value_2_reg_27_
ENCRYPTION_R2   cell    value_2_reg[26]         value_2_reg_26_
ENCRYPTION_R2   cell    value_2_reg[25]         value_2_reg_25_
ENCRYPTION_R2   cell    value_2_reg[24]         value_2_reg_24_
ENCRYPTION_R2   cell    value_2_reg[23]         value_2_reg_23_
ENCRYPTION_R2   cell    value_2_reg[22]         value_2_reg_22_
ENCRYPTION_R2   cell    value_2_reg[21]         value_2_reg_21_
ENCRYPTION_R2   cell    value_2_reg[20]         value_2_reg_20_
ENCRYPTION_R2   cell    value_2_reg[19]         value_2_reg_19_
ENCRYPTION_R2   cell    value_2_reg[18]         value_2_reg_18_
ENCRYPTION_R2   cell    value_2_reg[17]         value_2_reg_17_
ENCRYPTION_R2   cell    value_2_reg[16]         value_2_reg_16_
ENCRYPTION_R2   cell    value_2_reg[15]         value_2_reg_15_
ENCRYPTION_R2   cell    value_2_reg[14]         value_2_reg_14_
ENCRYPTION_R2   cell    value_2_reg[13]         value_2_reg_13_
ENCRYPTION_R2   cell    value_2_reg[12]         value_2_reg_12_
ENCRYPTION_R2   cell    value_2_reg[11]         value_2_reg_11_
ENCRYPTION_R2   cell    value_2_reg[10]         value_2_reg_10_
ENCRYPTION_R2   cell    value_2_reg[9]          value_2_reg_9_
ENCRYPTION_R2   cell    value_2_reg[8]          value_2_reg_8_
ENCRYPTION_R2   cell    value_2_reg[7]          value_2_reg_7_
ENCRYPTION_R2   cell    value_2_reg[6]          value_2_reg_6_
ENCRYPTION_R2   cell    value_2_reg[5]          value_2_reg_5_
ENCRYPTION_R2   cell    value_2_reg[4]          value_2_reg_4_
ENCRYPTION_R2   cell    value_2_reg[3]          value_2_reg_3_
ENCRYPTION_R2   cell    value_2_reg[2]          value_2_reg_2_
ENCRYPTION_R2   cell    value_2_reg[1]          value_2_reg_1_
ENCRYPTION_R2   cell    value_2_reg[0]          value_2_reg_0_
ENCRYPTION_R2   net     *Logic1*                n_Logic1_
ENCRYPTION_R2   net     *Logic0*                n_Logic0_
CLC_R2          cell    value_1_reg[63]         value_1_reg_63_
CLC_R2          cell    value_1_reg[62]         value_1_reg_62_
CLC_R2          cell    value_1_reg[61]         value_1_reg_61_
CLC_R2          cell    value_1_reg[60]         value_1_reg_60_
CLC_R2          cell    value_1_reg[59]         value_1_reg_59_
CLC_R2          cell    value_1_reg[58]         value_1_reg_58_
CLC_R2          cell    value_1_reg[57]         value_1_reg_57_
CLC_R2          cell    value_1_reg[56]         value_1_reg_56_
CLC_R2          cell    value_1_reg[55]         value_1_reg_55_
CLC_R2          cell    value_1_reg[54]         value_1_reg_54_
CLC_R2          cell    value_1_reg[53]         value_1_reg_53_
CLC_R2          cell    value_1_reg[52]         value_1_reg_52_
CLC_R2          cell    value_1_reg[51]         value_1_reg_51_
CLC_R2          cell    value_1_reg[50]         value_1_reg_50_
CLC_R2          cell    value_1_reg[49]         value_1_reg_49_
CLC_R2          cell    value_1_reg[48]         value_1_reg_48_
CLC_R2          cell    value_1_reg[47]         value_1_reg_47_
CLC_R2          cell    value_1_reg[46]         value_1_reg_46_
CLC_R2          cell    value_1_reg[45]         value_1_reg_45_
CLC_R2          cell    value_1_reg[44]         value_1_reg_44_
CLC_R2          cell    value_1_reg[43]         value_1_reg_43_
CLC_R2          cell    value_1_reg[42]         value_1_reg_42_
CLC_R2          cell    value_1_reg[41]         value_1_reg_41_
CLC_R2          cell    value_1_reg[40]         value_1_reg_40_
CLC_R2          cell    value_1_reg[39]         value_1_reg_39_
CLC_R2          cell    value_1_reg[38]         value_1_reg_38_
CLC_R2          cell    value_1_reg[37]         value_1_reg_37_
CLC_R2          cell    value_1_reg[36]         value_1_reg_36_
CLC_R2          cell    value_1_reg[35]         value_1_reg_35_
CLC_R2          cell    value_1_reg[34]         value_1_reg_34_
CLC_R2          cell    value_1_reg[33]         value_1_reg_33_
CLC_R2          cell    value_1_reg[32]         value_1_reg_32_
CLC_R2          cell    value_1_reg[31]         value_1_reg_31_
CLC_R2          cell    value_1_reg[30]         value_1_reg_30_
CLC_R2          cell    value_1_reg[29]         value_1_reg_29_
CLC_R2          cell    value_1_reg[28]         value_1_reg_28_
CLC_R2          cell    value_1_reg[27]         value_1_reg_27_
CLC_R2          cell    value_1_reg[26]         value_1_reg_26_
CLC_R2          cell    value_1_reg[25]         value_1_reg_25_
CLC_R2          cell    value_1_reg[24]         value_1_reg_24_
CLC_R2          cell    value_1_reg[23]         value_1_reg_23_
CLC_R2          cell    value_1_reg[22]         value_1_reg_22_
CLC_R2          cell    value_1_reg[21]         value_1_reg_21_
CLC_R2          cell    value_1_reg[20]         value_1_reg_20_
CLC_R2          cell    value_1_reg[19]         value_1_reg_19_
CLC_R2          cell    value_1_reg[18]         value_1_reg_18_
CLC_R2          cell    value_1_reg[17]         value_1_reg_17_
CLC_R2          cell    value_1_reg[16]         value_1_reg_16_
CLC_R2          cell    value_1_reg[15]         value_1_reg_15_
CLC_R2          cell    value_1_reg[14]         value_1_reg_14_
CLC_R2          cell    value_1_reg[13]         value_1_reg_13_
CLC_R2          cell    value_1_reg[12]         value_1_reg_12_
CLC_R2          cell    value_1_reg[11]         value_1_reg_11_
CLC_R2          cell    value_1_reg[10]         value_1_reg_10_
CLC_R2          cell    value_1_reg[9]          value_1_reg_9_
CLC_R2          cell    value_1_reg[8]          value_1_reg_8_
CLC_R2          cell    value_1_reg[7]          value_1_reg_7_
CLC_R2          cell    value_1_reg[6]          value_1_reg_6_
CLC_R2          cell    value_1_reg[5]          value_1_reg_5_
CLC_R2          cell    value_1_reg[4]          value_1_reg_4_
CLC_R2          cell    value_1_reg[3]          value_1_reg_3_
CLC_R2          cell    value_1_reg[2]          value_1_reg_2_
CLC_R2          cell    value_1_reg[1]          value_1_reg_1_
CLC_R2          cell    value_1_reg[0]          value_1_reg_0_
CLC_R2          cell    r2_reg[63]              r2_reg_63_
CLC_R2          cell    r2_reg[62]              r2_reg_62_
CLC_R2          cell    r2_reg[61]              r2_reg_61_
CLC_R2          cell    r2_reg[60]              r2_reg_60_
CLC_R2          cell    r2_reg[59]              r2_reg_59_
CLC_R2          cell    r2_reg[58]              r2_reg_58_
CLC_R2          cell    r2_reg[57]              r2_reg_57_
CLC_R2          cell    r2_reg[56]              r2_reg_56_
CLC_R2          cell    r2_reg[55]              r2_reg_55_
CLC_R2          cell    r2_reg[54]              r2_reg_54_
CLC_R2          cell    r2_reg[53]              r2_reg_53_
CLC_R2          cell    r2_reg[52]              r2_reg_52_
CLC_R2          cell    r2_reg[51]              r2_reg_51_
CLC_R2          cell    r2_reg[50]              r2_reg_50_
CLC_R2          cell    r2_reg[49]              r2_reg_49_
CLC_R2          cell    r2_reg[48]              r2_reg_48_
CLC_R2          cell    r2_reg[47]              r2_reg_47_
CLC_R2          cell    r2_reg[46]              r2_reg_46_
CLC_R2          cell    r2_reg[45]              r2_reg_45_
CLC_R2          cell    r2_reg[44]              r2_reg_44_
CLC_R2          cell    r2_reg[43]              r2_reg_43_
CLC_R2          cell    r2_reg[42]              r2_reg_42_
CLC_R2          cell    r2_reg[41]              r2_reg_41_
CLC_R2          cell    r2_reg[40]              r2_reg_40_
CLC_R2          cell    r2_reg[39]              r2_reg_39_
CLC_R2          cell    r2_reg[38]              r2_reg_38_
CLC_R2          cell    r2_reg[37]              r2_reg_37_
CLC_R2          cell    r2_reg[36]              r2_reg_36_
CLC_R2          cell    r2_reg[35]              r2_reg_35_
CLC_R2          cell    r2_reg[34]              r2_reg_34_
CLC_R2          cell    r2_reg[33]              r2_reg_33_
CLC_R2          cell    r2_reg[32]              r2_reg_32_
CLC_R2          cell    r2_reg[31]              r2_reg_31_
CLC_R2          cell    r2_reg[30]              r2_reg_30_
CLC_R2          cell    r2_reg[29]              r2_reg_29_
CLC_R2          cell    r2_reg[28]              r2_reg_28_
CLC_R2          cell    r2_reg[27]              r2_reg_27_
CLC_R2          cell    r2_reg[26]              r2_reg_26_
CLC_R2          cell    r2_reg[25]              r2_reg_25_
CLC_R2          cell    r2_reg[24]              r2_reg_24_
CLC_R2          cell    r2_reg[23]              r2_reg_23_
CLC_R2          cell    r2_reg[22]              r2_reg_22_
CLC_R2          cell    r2_reg[21]              r2_reg_21_
CLC_R2          cell    r2_reg[20]              r2_reg_20_
CLC_R2          cell    r2_reg[19]              r2_reg_19_
CLC_R2          cell    r2_reg[18]              r2_reg_18_
CLC_R2          cell    r2_reg[17]              r2_reg_17_
CLC_R2          cell    r2_reg[16]              r2_reg_16_
CLC_R2          cell    r2_reg[15]              r2_reg_15_
CLC_R2          cell    r2_reg[14]              r2_reg_14_
CLC_R2          cell    r2_reg[13]              r2_reg_13_
CLC_R2          cell    r2_reg[12]              r2_reg_12_
CLC_R2          cell    r2_reg[11]              r2_reg_11_
CLC_R2          cell    r2_reg[10]              r2_reg_10_
CLC_R2          cell    r2_reg[9]               r2_reg_9_
CLC_R2          cell    r2_reg[8]               r2_reg_8_
CLC_R2          cell    r2_reg[7]               r2_reg_7_
CLC_R2          cell    r2_reg[6]               r2_reg_6_
CLC_R2          cell    r2_reg[5]               r2_reg_5_
CLC_R2          cell    r2_reg[4]               r2_reg_4_
CLC_R2          cell    r2_reg[3]               r2_reg_3_
CLC_R2          cell    r2_reg[2]               r2_reg_2_
CLC_R2          cell    r2_reg[1]               r2_reg_1_
CLC_R2          cell    r2_reg[0]               r2_reg_0_
CLC_R2          cell    value_2_reg[63]         value_2_reg_63_
CLC_R2          cell    value_2_reg[62]         value_2_reg_62_
CLC_R2          cell    value_2_reg[61]         value_2_reg_61_
CLC_R2          cell    value_2_reg[60]         value_2_reg_60_
CLC_R2          cell    value_2_reg[59]         value_2_reg_59_
CLC_R2          cell    value_2_reg[58]         value_2_reg_58_
CLC_R2          cell    value_2_reg[57]         value_2_reg_57_
CLC_R2          cell    value_2_reg[56]         value_2_reg_56_
CLC_R2          cell    value_2_reg[55]         value_2_reg_55_
CLC_R2          cell    value_2_reg[54]         value_2_reg_54_
CLC_R2          cell    value_2_reg[53]         value_2_reg_53_
CLC_R2          cell    value_2_reg[52]         value_2_reg_52_
CLC_R2          cell    value_2_reg[51]         value_2_reg_51_
CLC_R2          cell    value_2_reg[50]         value_2_reg_50_
CLC_R2          cell    value_2_reg[49]         value_2_reg_49_
CLC_R2          cell    value_2_reg[48]         value_2_reg_48_
CLC_R2          cell    value_2_reg[47]         value_2_reg_47_
CLC_R2          cell    value_2_reg[46]         value_2_reg_46_
CLC_R2          cell    value_2_reg[45]         value_2_reg_45_
CLC_R2          cell    value_2_reg[44]         value_2_reg_44_
CLC_R2          cell    value_2_reg[43]         value_2_reg_43_
CLC_R2          cell    value_2_reg[42]         value_2_reg_42_
CLC_R2          cell    value_2_reg[41]         value_2_reg_41_
CLC_R2          cell    value_2_reg[40]         value_2_reg_40_
CLC_R2          cell    value_2_reg[39]         value_2_reg_39_
CLC_R2          cell    value_2_reg[38]         value_2_reg_38_
CLC_R2          cell    value_2_reg[37]         value_2_reg_37_
CLC_R2          cell    value_2_reg[36]         value_2_reg_36_
CLC_R2          cell    value_2_reg[35]         value_2_reg_35_
CLC_R2          cell    value_2_reg[34]         value_2_reg_34_
CLC_R2          cell    value_2_reg[33]         value_2_reg_33_
CLC_R2          cell    value_2_reg[32]         value_2_reg_32_
CLC_R2          cell    value_2_reg[31]         value_2_reg_31_
CLC_R2          cell    value_2_reg[30]         value_2_reg_30_
CLC_R2          cell    value_2_reg[29]         value_2_reg_29_
CLC_R2          cell    value_2_reg[28]         value_2_reg_28_
CLC_R2          cell    value_2_reg[27]         value_2_reg_27_
CLC_R2          cell    value_2_reg[26]         value_2_reg_26_
CLC_R2          cell    value_2_reg[25]         value_2_reg_25_
CLC_R2          cell    value_2_reg[24]         value_2_reg_24_
CLC_R2          cell    value_2_reg[23]         value_2_reg_23_
CLC_R2          cell    value_2_reg[22]         value_2_reg_22_
CLC_R2          cell    value_2_reg[21]         value_2_reg_21_
CLC_R2          cell    value_2_reg[20]         value_2_reg_20_
CLC_R2          cell    value_2_reg[19]         value_2_reg_19_
CLC_R2          cell    value_2_reg[18]         value_2_reg_18_
CLC_R2          cell    value_2_reg[17]         value_2_reg_17_
CLC_R2          cell    value_2_reg[16]         value_2_reg_16_
CLC_R2          cell    value_2_reg[15]         value_2_reg_15_
CLC_R2          cell    value_2_reg[14]         value_2_reg_14_
CLC_R2          cell    value_2_reg[13]         value_2_reg_13_
CLC_R2          cell    value_2_reg[12]         value_2_reg_12_
CLC_R2          cell    value_2_reg[11]         value_2_reg_11_
CLC_R2          cell    value_2_reg[10]         value_2_reg_10_
CLC_R2          cell    value_2_reg[9]          value_2_reg_9_
CLC_R2          cell    value_2_reg[8]          value_2_reg_8_
CLC_R2          cell    value_2_reg[7]          value_2_reg_7_
CLC_R2          cell    value_2_reg[6]          value_2_reg_6_
CLC_R2          cell    value_2_reg[5]          value_2_reg_5_
CLC_R2          cell    value_2_reg[4]          value_2_reg_4_
CLC_R2          cell    value_2_reg[3]          value_2_reg_3_
CLC_R2          cell    value_2_reg[2]          value_2_reg_2_
CLC_R2          cell    value_2_reg[1]          value_2_reg_1_
CLC_R2          cell    value_2_reg[0]          value_2_reg_0_
CLC_R2          net     *Logic1*                n_Logic1_
CLC_R2          net     *Logic0*                n_Logic0_
ENCRYPTION_R1   cell    c2_reg[63]              c2_reg_63_
ENCRYPTION_R1   cell    c2_reg[62]              c2_reg_62_
ENCRYPTION_R1   cell    c2_reg[61]              c2_reg_61_
ENCRYPTION_R1   cell    c2_reg[60]              c2_reg_60_
ENCRYPTION_R1   cell    c2_reg[59]              c2_reg_59_
ENCRYPTION_R1   cell    c2_reg[58]              c2_reg_58_
ENCRYPTION_R1   cell    c2_reg[57]              c2_reg_57_
ENCRYPTION_R1   cell    c2_reg[56]              c2_reg_56_
ENCRYPTION_R1   cell    c2_reg[55]              c2_reg_55_
ENCRYPTION_R1   cell    c2_reg[54]              c2_reg_54_
ENCRYPTION_R1   cell    c2_reg[53]              c2_reg_53_
ENCRYPTION_R1   cell    c2_reg[52]              c2_reg_52_
ENCRYPTION_R1   cell    c2_reg[51]              c2_reg_51_
ENCRYPTION_R1   cell    c2_reg[50]              c2_reg_50_
ENCRYPTION_R1   cell    c2_reg[49]              c2_reg_49_
ENCRYPTION_R1   cell    c2_reg[48]              c2_reg_48_
ENCRYPTION_R1   cell    c2_reg[47]              c2_reg_47_
ENCRYPTION_R1   cell    c2_reg[46]              c2_reg_46_
ENCRYPTION_R1   cell    c2_reg[45]              c2_reg_45_
ENCRYPTION_R1   cell    c2_reg[44]              c2_reg_44_
ENCRYPTION_R1   cell    c2_reg[43]              c2_reg_43_
ENCRYPTION_R1   cell    c2_reg[42]              c2_reg_42_
ENCRYPTION_R1   cell    c2_reg[41]              c2_reg_41_
ENCRYPTION_R1   cell    c2_reg[40]              c2_reg_40_
ENCRYPTION_R1   cell    c2_reg[39]              c2_reg_39_
ENCRYPTION_R1   cell    c2_reg[38]              c2_reg_38_
ENCRYPTION_R1   cell    c2_reg[37]              c2_reg_37_
ENCRYPTION_R1   cell    c2_reg[36]              c2_reg_36_
ENCRYPTION_R1   cell    c2_reg[35]              c2_reg_35_
ENCRYPTION_R1   cell    c2_reg[34]              c2_reg_34_
ENCRYPTION_R1   cell    c2_reg[33]              c2_reg_33_
ENCRYPTION_R1   cell    c2_reg[32]              c2_reg_32_
ENCRYPTION_R1   cell    c2_reg[31]              c2_reg_31_
ENCRYPTION_R1   cell    c2_reg[30]              c2_reg_30_
ENCRYPTION_R1   cell    c2_reg[29]              c2_reg_29_
ENCRYPTION_R1   cell    c2_reg[28]              c2_reg_28_
ENCRYPTION_R1   cell    c2_reg[27]              c2_reg_27_
ENCRYPTION_R1   cell    c2_reg[26]              c2_reg_26_
ENCRYPTION_R1   cell    c2_reg[25]              c2_reg_25_
ENCRYPTION_R1   cell    c2_reg[24]              c2_reg_24_
ENCRYPTION_R1   cell    c2_reg[23]              c2_reg_23_
ENCRYPTION_R1   cell    c2_reg[22]              c2_reg_22_
ENCRYPTION_R1   cell    c2_reg[21]              c2_reg_21_
ENCRYPTION_R1   cell    c2_reg[20]              c2_reg_20_
ENCRYPTION_R1   cell    c2_reg[19]              c2_reg_19_
ENCRYPTION_R1   cell    c2_reg[18]              c2_reg_18_
ENCRYPTION_R1   cell    c2_reg[17]              c2_reg_17_
ENCRYPTION_R1   cell    c2_reg[16]              c2_reg_16_
ENCRYPTION_R1   cell    c2_reg[15]              c2_reg_15_
ENCRYPTION_R1   cell    c2_reg[14]              c2_reg_14_
ENCRYPTION_R1   cell    c2_reg[13]              c2_reg_13_
ENCRYPTION_R1   cell    c2_reg[12]              c2_reg_12_
ENCRYPTION_R1   cell    c2_reg[11]              c2_reg_11_
ENCRYPTION_R1   cell    c2_reg[10]              c2_reg_10_
ENCRYPTION_R1   cell    c2_reg[9]               c2_reg_9_
ENCRYPTION_R1   cell    c2_reg[8]               c2_reg_8_
ENCRYPTION_R1   cell    c2_reg[7]               c2_reg_7_
ENCRYPTION_R1   cell    c2_reg[6]               c2_reg_6_
ENCRYPTION_R1   cell    c2_reg[5]               c2_reg_5_
ENCRYPTION_R1   cell    c2_reg[4]               c2_reg_4_
ENCRYPTION_R1   cell    c2_reg[3]               c2_reg_3_
ENCRYPTION_R1   cell    c2_reg[2]               c2_reg_2_
ENCRYPTION_R1   cell    c2_reg[1]               c2_reg_1_
ENCRYPTION_R1   cell    c2_reg[0]               c2_reg_0_
ENCRYPTION_R1   cell    k_1_reg[63]             k_1_reg_63_
ENCRYPTION_R1   cell    k_1_reg[62]             k_1_reg_62_
ENCRYPTION_R1   cell    k_1_reg[61]             k_1_reg_61_
ENCRYPTION_R1   cell    k_1_reg[60]             k_1_reg_60_
ENCRYPTION_R1   cell    k_1_reg[59]             k_1_reg_59_
ENCRYPTION_R1   cell    k_1_reg[58]             k_1_reg_58_
ENCRYPTION_R1   cell    k_1_reg[57]             k_1_reg_57_
ENCRYPTION_R1   cell    k_1_reg[56]             k_1_reg_56_
ENCRYPTION_R1   cell    k_1_reg[55]             k_1_reg_55_
ENCRYPTION_R1   cell    k_1_reg[54]             k_1_reg_54_
ENCRYPTION_R1   cell    k_1_reg[53]             k_1_reg_53_
ENCRYPTION_R1   cell    k_1_reg[52]             k_1_reg_52_
ENCRYPTION_R1   cell    k_1_reg[51]             k_1_reg_51_
ENCRYPTION_R1   cell    k_1_reg[50]             k_1_reg_50_
ENCRYPTION_R1   cell    k_1_reg[49]             k_1_reg_49_
ENCRYPTION_R1   cell    k_1_reg[48]             k_1_reg_48_
ENCRYPTION_R1   cell    k_1_reg[47]             k_1_reg_47_
ENCRYPTION_R1   cell    k_1_reg[46]             k_1_reg_46_
ENCRYPTION_R1   cell    k_1_reg[45]             k_1_reg_45_
ENCRYPTION_R1   cell    k_1_reg[44]             k_1_reg_44_
ENCRYPTION_R1   cell    k_1_reg[43]             k_1_reg_43_
ENCRYPTION_R1   cell    k_1_reg[42]             k_1_reg_42_
ENCRYPTION_R1   cell    k_1_reg[41]             k_1_reg_41_
ENCRYPTION_R1   cell    k_1_reg[40]             k_1_reg_40_
ENCRYPTION_R1   cell    k_1_reg[39]             k_1_reg_39_
ENCRYPTION_R1   cell    k_1_reg[38]             k_1_reg_38_
ENCRYPTION_R1   cell    k_1_reg[37]             k_1_reg_37_
ENCRYPTION_R1   cell    k_1_reg[36]             k_1_reg_36_
ENCRYPTION_R1   cell    k_1_reg[35]             k_1_reg_35_
ENCRYPTION_R1   cell    k_1_reg[34]             k_1_reg_34_
ENCRYPTION_R1   cell    k_1_reg[33]             k_1_reg_33_
ENCRYPTION_R1   cell    k_1_reg[32]             k_1_reg_32_
ENCRYPTION_R1   cell    k_1_reg[31]             k_1_reg_31_
ENCRYPTION_R1   cell    k_1_reg[30]             k_1_reg_30_
ENCRYPTION_R1   cell    k_1_reg[29]             k_1_reg_29_
ENCRYPTION_R1   cell    k_1_reg[28]             k_1_reg_28_
ENCRYPTION_R1   cell    k_1_reg[27]             k_1_reg_27_
ENCRYPTION_R1   cell    k_1_reg[26]             k_1_reg_26_
ENCRYPTION_R1   cell    k_1_reg[25]             k_1_reg_25_
ENCRYPTION_R1   cell    k_1_reg[24]             k_1_reg_24_
ENCRYPTION_R1   cell    k_1_reg[23]             k_1_reg_23_
ENCRYPTION_R1   cell    k_1_reg[22]             k_1_reg_22_
ENCRYPTION_R1   cell    k_1_reg[21]             k_1_reg_21_
ENCRYPTION_R1   cell    k_1_reg[20]             k_1_reg_20_
ENCRYPTION_R1   cell    k_1_reg[19]             k_1_reg_19_
ENCRYPTION_R1   cell    k_1_reg[18]             k_1_reg_18_
ENCRYPTION_R1   cell    k_1_reg[17]             k_1_reg_17_
ENCRYPTION_R1   cell    k_1_reg[16]             k_1_reg_16_
ENCRYPTION_R1   cell    k_1_reg[15]             k_1_reg_15_
ENCRYPTION_R1   cell    k_1_reg[14]             k_1_reg_14_
ENCRYPTION_R1   cell    k_1_reg[13]             k_1_reg_13_
ENCRYPTION_R1   cell    k_1_reg[12]             k_1_reg_12_
ENCRYPTION_R1   cell    k_1_reg[11]             k_1_reg_11_
ENCRYPTION_R1   cell    k_1_reg[10]             k_1_reg_10_
ENCRYPTION_R1   cell    k_1_reg[9]              k_1_reg_9_
ENCRYPTION_R1   cell    k_1_reg[8]              k_1_reg_8_
ENCRYPTION_R1   cell    k_1_reg[7]              k_1_reg_7_
ENCRYPTION_R1   cell    k_1_reg[6]              k_1_reg_6_
ENCRYPTION_R1   cell    k_1_reg[5]              k_1_reg_5_
ENCRYPTION_R1   cell    k_1_reg[4]              k_1_reg_4_
ENCRYPTION_R1   cell    k_1_reg[3]              k_1_reg_3_
ENCRYPTION_R1   cell    k_1_reg[2]              k_1_reg_2_
ENCRYPTION_R1   cell    k_1_reg[1]              k_1_reg_1_
ENCRYPTION_R1   cell    k_1_reg[0]              k_1_reg_0_
ENCRYPTION_R1   cell    value_2_reg[63]         value_2_reg_63_
ENCRYPTION_R1   cell    value_2_reg[62]         value_2_reg_62_
ENCRYPTION_R1   cell    value_2_reg[61]         value_2_reg_61_
ENCRYPTION_R1   cell    value_2_reg[60]         value_2_reg_60_
ENCRYPTION_R1   cell    value_2_reg[59]         value_2_reg_59_
ENCRYPTION_R1   cell    value_2_reg[58]         value_2_reg_58_
ENCRYPTION_R1   cell    value_2_reg[57]         value_2_reg_57_
ENCRYPTION_R1   cell    value_2_reg[56]         value_2_reg_56_
ENCRYPTION_R1   cell    value_2_reg[55]         value_2_reg_55_
ENCRYPTION_R1   cell    value_2_reg[54]         value_2_reg_54_
ENCRYPTION_R1   cell    value_2_reg[53]         value_2_reg_53_
ENCRYPTION_R1   cell    value_2_reg[52]         value_2_reg_52_
ENCRYPTION_R1   cell    value_2_reg[51]         value_2_reg_51_
ENCRYPTION_R1   cell    value_2_reg[50]         value_2_reg_50_
ENCRYPTION_R1   cell    value_2_reg[49]         value_2_reg_49_
ENCRYPTION_R1   cell    value_2_reg[48]         value_2_reg_48_
ENCRYPTION_R1   cell    value_2_reg[47]         value_2_reg_47_
ENCRYPTION_R1   cell    value_2_reg[46]         value_2_reg_46_
ENCRYPTION_R1   cell    value_2_reg[45]         value_2_reg_45_
ENCRYPTION_R1   cell    value_2_reg[44]         value_2_reg_44_
ENCRYPTION_R1   cell    value_2_reg[43]         value_2_reg_43_
ENCRYPTION_R1   cell    value_2_reg[42]         value_2_reg_42_
ENCRYPTION_R1   cell    value_2_reg[41]         value_2_reg_41_
ENCRYPTION_R1   cell    value_2_reg[40]         value_2_reg_40_
ENCRYPTION_R1   cell    value_2_reg[39]         value_2_reg_39_
ENCRYPTION_R1   cell    value_2_reg[38]         value_2_reg_38_
ENCRYPTION_R1   cell    value_2_reg[37]         value_2_reg_37_
ENCRYPTION_R1   cell    value_2_reg[36]         value_2_reg_36_
ENCRYPTION_R1   cell    value_2_reg[35]         value_2_reg_35_
ENCRYPTION_R1   cell    value_2_reg[34]         value_2_reg_34_
ENCRYPTION_R1   cell    value_2_reg[33]         value_2_reg_33_
ENCRYPTION_R1   cell    value_2_reg[32]         value_2_reg_32_
ENCRYPTION_R1   cell    value_2_reg[31]         value_2_reg_31_
ENCRYPTION_R1   cell    value_2_reg[30]         value_2_reg_30_
ENCRYPTION_R1   cell    value_2_reg[29]         value_2_reg_29_
ENCRYPTION_R1   cell    value_2_reg[28]         value_2_reg_28_
ENCRYPTION_R1   cell    value_2_reg[27]         value_2_reg_27_
ENCRYPTION_R1   cell    value_2_reg[26]         value_2_reg_26_
ENCRYPTION_R1   cell    value_2_reg[25]         value_2_reg_25_
ENCRYPTION_R1   cell    value_2_reg[24]         value_2_reg_24_
ENCRYPTION_R1   cell    value_2_reg[23]         value_2_reg_23_
ENCRYPTION_R1   cell    value_2_reg[22]         value_2_reg_22_
ENCRYPTION_R1   cell    value_2_reg[21]         value_2_reg_21_
ENCRYPTION_R1   cell    value_2_reg[20]         value_2_reg_20_
ENCRYPTION_R1   cell    value_2_reg[19]         value_2_reg_19_
ENCRYPTION_R1   cell    value_2_reg[18]         value_2_reg_18_
ENCRYPTION_R1   cell    value_2_reg[17]         value_2_reg_17_
ENCRYPTION_R1   cell    value_2_reg[16]         value_2_reg_16_
ENCRYPTION_R1   cell    value_2_reg[15]         value_2_reg_15_
ENCRYPTION_R1   cell    value_2_reg[14]         value_2_reg_14_
ENCRYPTION_R1   cell    value_2_reg[13]         value_2_reg_13_
ENCRYPTION_R1   cell    value_2_reg[12]         value_2_reg_12_
ENCRYPTION_R1   cell    value_2_reg[11]         value_2_reg_11_
ENCRYPTION_R1   cell    value_2_reg[10]         value_2_reg_10_
ENCRYPTION_R1   cell    value_2_reg[9]          value_2_reg_9_
ENCRYPTION_R1   cell    value_2_reg[8]          value_2_reg_8_
ENCRYPTION_R1   cell    value_2_reg[7]          value_2_reg_7_
ENCRYPTION_R1   cell    value_2_reg[6]          value_2_reg_6_
ENCRYPTION_R1   cell    value_2_reg[5]          value_2_reg_5_
ENCRYPTION_R1   cell    value_2_reg[4]          value_2_reg_4_
ENCRYPTION_R1   cell    value_2_reg[3]          value_2_reg_3_
ENCRYPTION_R1   cell    value_2_reg[2]          value_2_reg_2_
ENCRYPTION_R1   cell    value_2_reg[1]          value_2_reg_1_
ENCRYPTION_R1   cell    value_2_reg[0]          value_2_reg_0_
ENCRYPTION_R1   cell    r2_new_reg[63]          r2_new_reg_63_
ENCRYPTION_R1   cell    r2_new_reg[62]          r2_new_reg_62_
ENCRYPTION_R1   cell    r2_new_reg[61]          r2_new_reg_61_
ENCRYPTION_R1   cell    r2_new_reg[60]          r2_new_reg_60_
ENCRYPTION_R1   cell    r2_new_reg[59]          r2_new_reg_59_
ENCRYPTION_R1   cell    r2_new_reg[58]          r2_new_reg_58_
ENCRYPTION_R1   cell    r2_new_reg[57]          r2_new_reg_57_
ENCRYPTION_R1   cell    r2_new_reg[56]          r2_new_reg_56_
ENCRYPTION_R1   cell    r2_new_reg[55]          r2_new_reg_55_
ENCRYPTION_R1   cell    r2_new_reg[54]          r2_new_reg_54_
ENCRYPTION_R1   cell    r2_new_reg[53]          r2_new_reg_53_
ENCRYPTION_R1   cell    r2_new_reg[52]          r2_new_reg_52_
ENCRYPTION_R1   cell    r2_new_reg[51]          r2_new_reg_51_
ENCRYPTION_R1   cell    r2_new_reg[50]          r2_new_reg_50_
ENCRYPTION_R1   cell    r2_new_reg[49]          r2_new_reg_49_
ENCRYPTION_R1   cell    r2_new_reg[48]          r2_new_reg_48_
ENCRYPTION_R1   cell    r2_new_reg[47]          r2_new_reg_47_
ENCRYPTION_R1   cell    r2_new_reg[46]          r2_new_reg_46_
ENCRYPTION_R1   cell    r2_new_reg[45]          r2_new_reg_45_
ENCRYPTION_R1   cell    r2_new_reg[44]          r2_new_reg_44_
ENCRYPTION_R1   cell    r2_new_reg[43]          r2_new_reg_43_
ENCRYPTION_R1   cell    r2_new_reg[42]          r2_new_reg_42_
ENCRYPTION_R1   cell    r2_new_reg[41]          r2_new_reg_41_
ENCRYPTION_R1   cell    r2_new_reg[40]          r2_new_reg_40_
ENCRYPTION_R1   cell    r2_new_reg[39]          r2_new_reg_39_
ENCRYPTION_R1   cell    r2_new_reg[38]          r2_new_reg_38_
ENCRYPTION_R1   cell    r2_new_reg[37]          r2_new_reg_37_
ENCRYPTION_R1   cell    r2_new_reg[36]          r2_new_reg_36_
ENCRYPTION_R1   cell    r2_new_reg[35]          r2_new_reg_35_
ENCRYPTION_R1   cell    r2_new_reg[34]          r2_new_reg_34_
ENCRYPTION_R1   cell    r2_new_reg[33]          r2_new_reg_33_
ENCRYPTION_R1   cell    r2_new_reg[32]          r2_new_reg_32_
ENCRYPTION_R1   cell    r2_new_reg[31]          r2_new_reg_31_
ENCRYPTION_R1   cell    r2_new_reg[30]          r2_new_reg_30_
ENCRYPTION_R1   cell    r2_new_reg[29]          r2_new_reg_29_
ENCRYPTION_R1   cell    r2_new_reg[28]          r2_new_reg_28_
ENCRYPTION_R1   cell    r2_new_reg[27]          r2_new_reg_27_
ENCRYPTION_R1   cell    r2_new_reg[26]          r2_new_reg_26_
ENCRYPTION_R1   cell    r2_new_reg[25]          r2_new_reg_25_
ENCRYPTION_R1   cell    r2_new_reg[24]          r2_new_reg_24_
ENCRYPTION_R1   cell    r2_new_reg[23]          r2_new_reg_23_
ENCRYPTION_R1   cell    r2_new_reg[22]          r2_new_reg_22_
ENCRYPTION_R1   cell    r2_new_reg[21]          r2_new_reg_21_
ENCRYPTION_R1   cell    r2_new_reg[20]          r2_new_reg_20_
ENCRYPTION_R1   cell    r2_new_reg[19]          r2_new_reg_19_
ENCRYPTION_R1   cell    r2_new_reg[18]          r2_new_reg_18_
ENCRYPTION_R1   cell    r2_new_reg[17]          r2_new_reg_17_
ENCRYPTION_R1   cell    r2_new_reg[16]          r2_new_reg_16_
ENCRYPTION_R1   cell    r2_new_reg[15]          r2_new_reg_15_
ENCRYPTION_R1   cell    r2_new_reg[14]          r2_new_reg_14_
ENCRYPTION_R1   cell    r2_new_reg[13]          r2_new_reg_13_
ENCRYPTION_R1   cell    r2_new_reg[12]          r2_new_reg_12_
ENCRYPTION_R1   cell    r2_new_reg[11]          r2_new_reg_11_
ENCRYPTION_R1   cell    r2_new_reg[10]          r2_new_reg_10_
ENCRYPTION_R1   cell    r2_new_reg[9]           r2_new_reg_9_
ENCRYPTION_R1   cell    r2_new_reg[8]           r2_new_reg_8_
ENCRYPTION_R1   cell    r2_new_reg[7]           r2_new_reg_7_
ENCRYPTION_R1   cell    r2_new_reg[6]           r2_new_reg_6_
ENCRYPTION_R1   cell    r2_new_reg[5]           r2_new_reg_5_
ENCRYPTION_R1   cell    r2_new_reg[4]           r2_new_reg_4_
ENCRYPTION_R1   cell    r2_new_reg[3]           r2_new_reg_3_
ENCRYPTION_R1   cell    r2_new_reg[2]           r2_new_reg_2_
ENCRYPTION_R1   cell    r2_new_reg[1]           r2_new_reg_1_
ENCRYPTION_R1   cell    r2_new_reg[0]           r2_new_reg_0_
ENCRYPTION_R1   cell    value_1_reg[63]         value_1_reg_63_
ENCRYPTION_R1   cell    value_1_reg[62]         value_1_reg_62_
ENCRYPTION_R1   cell    value_1_reg[61]         value_1_reg_61_
ENCRYPTION_R1   cell    value_1_reg[60]         value_1_reg_60_
ENCRYPTION_R1   cell    value_1_reg[59]         value_1_reg_59_
ENCRYPTION_R1   cell    value_1_reg[58]         value_1_reg_58_
ENCRYPTION_R1   cell    value_1_reg[57]         value_1_reg_57_
ENCRYPTION_R1   cell    value_1_reg[56]         value_1_reg_56_
ENCRYPTION_R1   cell    value_1_reg[55]         value_1_reg_55_
ENCRYPTION_R1   cell    value_1_reg[54]         value_1_reg_54_
ENCRYPTION_R1   cell    value_1_reg[53]         value_1_reg_53_
ENCRYPTION_R1   cell    value_1_reg[52]         value_1_reg_52_
ENCRYPTION_R1   cell    value_1_reg[51]         value_1_reg_51_
ENCRYPTION_R1   cell    value_1_reg[50]         value_1_reg_50_
ENCRYPTION_R1   cell    value_1_reg[49]         value_1_reg_49_
ENCRYPTION_R1   cell    value_1_reg[48]         value_1_reg_48_
ENCRYPTION_R1   cell    value_1_reg[47]         value_1_reg_47_
ENCRYPTION_R1   cell    value_1_reg[46]         value_1_reg_46_
ENCRYPTION_R1   cell    value_1_reg[45]         value_1_reg_45_
ENCRYPTION_R1   cell    value_1_reg[44]         value_1_reg_44_
ENCRYPTION_R1   cell    value_1_reg[43]         value_1_reg_43_
ENCRYPTION_R1   cell    value_1_reg[42]         value_1_reg_42_
ENCRYPTION_R1   cell    value_1_reg[41]         value_1_reg_41_
ENCRYPTION_R1   cell    value_1_reg[40]         value_1_reg_40_
ENCRYPTION_R1   cell    value_1_reg[39]         value_1_reg_39_
ENCRYPTION_R1   cell    value_1_reg[38]         value_1_reg_38_
ENCRYPTION_R1   cell    value_1_reg[37]         value_1_reg_37_
ENCRYPTION_R1   cell    value_1_reg[36]         value_1_reg_36_
ENCRYPTION_R1   cell    value_1_reg[35]         value_1_reg_35_
ENCRYPTION_R1   cell    value_1_reg[34]         value_1_reg_34_
ENCRYPTION_R1   cell    value_1_reg[33]         value_1_reg_33_
ENCRYPTION_R1   cell    value_1_reg[32]         value_1_reg_32_
ENCRYPTION_R1   cell    value_1_reg[31]         value_1_reg_31_
ENCRYPTION_R1   cell    value_1_reg[30]         value_1_reg_30_
ENCRYPTION_R1   cell    value_1_reg[29]         value_1_reg_29_
ENCRYPTION_R1   cell    value_1_reg[28]         value_1_reg_28_
ENCRYPTION_R1   cell    value_1_reg[27]         value_1_reg_27_
ENCRYPTION_R1   cell    value_1_reg[26]         value_1_reg_26_
ENCRYPTION_R1   cell    value_1_reg[25]         value_1_reg_25_
ENCRYPTION_R1   cell    value_1_reg[24]         value_1_reg_24_
ENCRYPTION_R1   cell    value_1_reg[23]         value_1_reg_23_
ENCRYPTION_R1   cell    value_1_reg[22]         value_1_reg_22_
ENCRYPTION_R1   cell    value_1_reg[21]         value_1_reg_21_
ENCRYPTION_R1   cell    value_1_reg[20]         value_1_reg_20_
ENCRYPTION_R1   cell    value_1_reg[19]         value_1_reg_19_
ENCRYPTION_R1   cell    value_1_reg[18]         value_1_reg_18_
ENCRYPTION_R1   cell    value_1_reg[17]         value_1_reg_17_
ENCRYPTION_R1   cell    value_1_reg[16]         value_1_reg_16_
ENCRYPTION_R1   cell    value_1_reg[15]         value_1_reg_15_
ENCRYPTION_R1   cell    value_1_reg[14]         value_1_reg_14_
ENCRYPTION_R1   cell    value_1_reg[13]         value_1_reg_13_
ENCRYPTION_R1   cell    value_1_reg[12]         value_1_reg_12_
ENCRYPTION_R1   cell    value_1_reg[11]         value_1_reg_11_
ENCRYPTION_R1   cell    value_1_reg[10]         value_1_reg_10_
ENCRYPTION_R1   cell    value_1_reg[9]          value_1_reg_9_
ENCRYPTION_R1   cell    value_1_reg[8]          value_1_reg_8_
ENCRYPTION_R1   cell    value_1_reg[7]          value_1_reg_7_
ENCRYPTION_R1   cell    value_1_reg[6]          value_1_reg_6_
ENCRYPTION_R1   cell    value_1_reg[5]          value_1_reg_5_
ENCRYPTION_R1   cell    value_1_reg[4]          value_1_reg_4_
ENCRYPTION_R1   cell    value_1_reg[3]          value_1_reg_3_
ENCRYPTION_R1   cell    value_1_reg[2]          value_1_reg_2_
ENCRYPTION_R1   cell    value_1_reg[1]          value_1_reg_1_
ENCRYPTION_R1   cell    value_1_reg[0]          value_1_reg_0_
ENCRYPTION_R1   net     *Logic1*                n_Logic1_
ENCRYPTION_R1   net     *Logic0*                n_Logic0_
CHECK_2         cell    r1_new_reg[63]          r1_new_reg_63_
CHECK_2         cell    r1_new_reg[62]          r1_new_reg_62_
CHECK_2         cell    r1_new_reg[61]          r1_new_reg_61_
CHECK_2         cell    r1_new_reg[60]          r1_new_reg_60_
CHECK_2         cell    r1_new_reg[59]          r1_new_reg_59_
CHECK_2         cell    r1_new_reg[58]          r1_new_reg_58_
CHECK_2         cell    r1_new_reg[57]          r1_new_reg_57_
CHECK_2         cell    r1_new_reg[56]          r1_new_reg_56_
CHECK_2         cell    r1_new_reg[55]          r1_new_reg_55_
CHECK_2         cell    r1_new_reg[54]          r1_new_reg_54_
CHECK_2         cell    r1_new_reg[53]          r1_new_reg_53_
CHECK_2         cell    r1_new_reg[52]          r1_new_reg_52_
CHECK_2         cell    r1_new_reg[51]          r1_new_reg_51_
CHECK_2         cell    r1_new_reg[50]          r1_new_reg_50_
CHECK_2         cell    r1_new_reg[49]          r1_new_reg_49_
CHECK_2         cell    r1_new_reg[48]          r1_new_reg_48_
CHECK_2         cell    r1_new_reg[47]          r1_new_reg_47_
CHECK_2         cell    r1_new_reg[46]          r1_new_reg_46_
CHECK_2         cell    r1_new_reg[45]          r1_new_reg_45_
CHECK_2         cell    r1_new_reg[44]          r1_new_reg_44_
CHECK_2         cell    r1_new_reg[43]          r1_new_reg_43_
CHECK_2         cell    r1_new_reg[42]          r1_new_reg_42_
CHECK_2         cell    r1_new_reg[41]          r1_new_reg_41_
CHECK_2         cell    r1_new_reg[40]          r1_new_reg_40_
CHECK_2         cell    r1_new_reg[39]          r1_new_reg_39_
CHECK_2         cell    r1_new_reg[38]          r1_new_reg_38_
CHECK_2         cell    r1_new_reg[37]          r1_new_reg_37_
CHECK_2         cell    r1_new_reg[36]          r1_new_reg_36_
CHECK_2         cell    r1_new_reg[35]          r1_new_reg_35_
CHECK_2         cell    r1_new_reg[34]          r1_new_reg_34_
CHECK_2         cell    r1_new_reg[33]          r1_new_reg_33_
CHECK_2         cell    r1_new_reg[32]          r1_new_reg_32_
CHECK_2         cell    r1_new_reg[31]          r1_new_reg_31_
CHECK_2         cell    r1_new_reg[30]          r1_new_reg_30_
CHECK_2         cell    r1_new_reg[29]          r1_new_reg_29_
CHECK_2         cell    r1_new_reg[28]          r1_new_reg_28_
CHECK_2         cell    r1_new_reg[27]          r1_new_reg_27_
CHECK_2         cell    r1_new_reg[26]          r1_new_reg_26_
CHECK_2         cell    r1_new_reg[25]          r1_new_reg_25_
CHECK_2         cell    r1_new_reg[24]          r1_new_reg_24_
CHECK_2         cell    r1_new_reg[23]          r1_new_reg_23_
CHECK_2         cell    r1_new_reg[22]          r1_new_reg_22_
CHECK_2         cell    r1_new_reg[21]          r1_new_reg_21_
CHECK_2         cell    r1_new_reg[20]          r1_new_reg_20_
CHECK_2         cell    r1_new_reg[19]          r1_new_reg_19_
CHECK_2         cell    r1_new_reg[18]          r1_new_reg_18_
CHECK_2         cell    r1_new_reg[17]          r1_new_reg_17_
CHECK_2         cell    r1_new_reg[16]          r1_new_reg_16_
CHECK_2         cell    r1_new_reg[15]          r1_new_reg_15_
CHECK_2         cell    r1_new_reg[14]          r1_new_reg_14_
CHECK_2         cell    r1_new_reg[13]          r1_new_reg_13_
CHECK_2         cell    r1_new_reg[12]          r1_new_reg_12_
CHECK_2         cell    r1_new_reg[11]          r1_new_reg_11_
CHECK_2         cell    r1_new_reg[10]          r1_new_reg_10_
CHECK_2         cell    r1_new_reg[9]           r1_new_reg_9_
CHECK_2         cell    r1_new_reg[8]           r1_new_reg_8_
CHECK_2         cell    r1_new_reg[7]           r1_new_reg_7_
CHECK_2         cell    r1_new_reg[6]           r1_new_reg_6_
CHECK_2         cell    r1_new_reg[5]           r1_new_reg_5_
CHECK_2         cell    r1_new_reg[4]           r1_new_reg_4_
CHECK_2         cell    r1_new_reg[3]           r1_new_reg_3_
CHECK_2         cell    r1_new_reg[2]           r1_new_reg_2_
CHECK_2         cell    r1_new_reg[1]           r1_new_reg_1_
CHECK_2         cell    r1_new_reg[0]           r1_new_reg_0_
CHECK_2         net     *Logic1*                n_Logic1_
CHECK_2         net     *Logic0*                n_Logic0_
Warning: In the design CONTROLKER, net '*Logic0*' is connecting multiple ports. (UCN-1)
CONTROLKER      cell    curent_state_reg[1]     curent_state_reg_1_
CONTROLKER      cell    curent_state_reg[0]     curent_state_reg_0_
CONTROLKER      net     out_30                  out[30]
CONTROLKER      net     out_22                  out[22]
CONTROLKER      net     out_18                  out[18]
CONTROLKER      net     out_16                  out[16]
CONTROLKER      net     out_14                  out[14]
CONTROLKER      net     out_12                  out[12]
CONTROLKER      net     out_6                   out[6]
CONTROLKER      net     out_4                   out[4]
CONTROLKER      net     out_2                   out[2]
CONTROLKER      net     *Logic1*                n_Logic1_
CONTROLKER      net     *Logic0*                out[47]
exponentiation  cell    result_reg[63]          result_reg_63_
exponentiation  cell    result_reg[62]          result_reg_62_
exponentiation  cell    result_reg[61]          result_reg_61_
exponentiation  cell    result_reg[60]          result_reg_60_
exponentiation  cell    result_reg[59]          result_reg_59_
exponentiation  cell    result_reg[58]          result_reg_58_
exponentiation  cell    result_reg[57]          result_reg_57_
exponentiation  cell    result_reg[56]          result_reg_56_
exponentiation  cell    result_reg[55]          result_reg_55_
exponentiation  cell    result_reg[54]          result_reg_54_
exponentiation  cell    result_reg[53]          result_reg_53_
exponentiation  cell    result_reg[52]          result_reg_52_
exponentiation  cell    result_reg[51]          result_reg_51_
exponentiation  cell    result_reg[50]          result_reg_50_
exponentiation  cell    result_reg[49]          result_reg_49_
exponentiation  cell    result_reg[48]          result_reg_48_
exponentiation  cell    result_reg[47]          result_reg_47_
exponentiation  cell    result_reg[46]          result_reg_46_
exponentiation  cell    result_reg[45]          result_reg_45_
exponentiation  cell    result_reg[44]          result_reg_44_
exponentiation  cell    result_reg[43]          result_reg_43_
exponentiation  cell    result_reg[42]          result_reg_42_
exponentiation  cell    result_reg[41]          result_reg_41_
exponentiation  cell    result_reg[40]          result_reg_40_
exponentiation  cell    result_reg[39]          result_reg_39_
exponentiation  cell    result_reg[38]          result_reg_38_
exponentiation  cell    result_reg[37]          result_reg_37_
exponentiation  cell    result_reg[36]          result_reg_36_
exponentiation  cell    result_reg[35]          result_reg_35_
exponentiation  cell    result_reg[34]          result_reg_34_
exponentiation  cell    result_reg[33]          result_reg_33_
exponentiation  cell    result_reg[32]          result_reg_32_
exponentiation  cell    result_reg[31]          result_reg_31_
exponentiation  cell    result_reg[30]          result_reg_30_
exponentiation  cell    result_reg[29]          result_reg_29_
exponentiation  cell    result_reg[28]          result_reg_28_
exponentiation  cell    result_reg[27]          result_reg_27_
exponentiation  cell    result_reg[26]          result_reg_26_
exponentiation  cell    result_reg[25]          result_reg_25_
exponentiation  cell    result_reg[24]          result_reg_24_
exponentiation  cell    result_reg[23]          result_reg_23_
exponentiation  cell    result_reg[22]          result_reg_22_
exponentiation  cell    result_reg[21]          result_reg_21_
exponentiation  cell    result_reg[20]          result_reg_20_
exponentiation  cell    result_reg[19]          result_reg_19_
exponentiation  cell    result_reg[18]          result_reg_18_
exponentiation  cell    result_reg[17]          result_reg_17_
exponentiation  cell    result_reg[16]          result_reg_16_
exponentiation  cell    result_reg[15]          result_reg_15_
exponentiation  cell    result_reg[14]          result_reg_14_
exponentiation  cell    result_reg[13]          result_reg_13_
exponentiation  cell    result_reg[12]          result_reg_12_
exponentiation  cell    result_reg[11]          result_reg_11_
exponentiation  cell    result_reg[10]          result_reg_10_
exponentiation  cell    result_reg[9]           result_reg_9_
exponentiation  cell    result_reg[8]           result_reg_8_
exponentiation  cell    result_reg[7]           result_reg_7_
exponentiation  cell    result_reg[6]           result_reg_6_
exponentiation  cell    result_reg[5]           result_reg_5_
exponentiation  cell    result_reg[4]           result_reg_4_
exponentiation  cell    result_reg[3]           result_reg_3_
exponentiation  cell    result_reg[2]           result_reg_2_
exponentiation  cell    result_reg[1]           result_reg_1_
exponentiation  cell    result_reg[0]           result_reg_0_
exponentiation  cell    count_reg[31]           count_reg_31_
exponentiation  cell    count_reg[30]           count_reg_30_
exponentiation  cell    count_reg[29]           count_reg_29_
exponentiation  cell    count_reg[28]           count_reg_28_
exponentiation  cell    count_reg[27]           count_reg_27_
exponentiation  cell    count_reg[26]           count_reg_26_
exponentiation  cell    count_reg[25]           count_reg_25_
exponentiation  cell    count_reg[24]           count_reg_24_
exponentiation  cell    count_reg[23]           count_reg_23_
exponentiation  cell    count_reg[22]           count_reg_22_
exponentiation  cell    count_reg[21]           count_reg_21_
exponentiation  cell    count_reg[20]           count_reg_20_
exponentiation  cell    count_reg[19]           count_reg_19_
exponentiation  cell    count_reg[18]           count_reg_18_
exponentiation  cell    count_reg[17]           count_reg_17_
exponentiation  cell    count_reg[16]           count_reg_16_
exponentiation  cell    count_reg[15]           count_reg_15_
exponentiation  cell    count_reg[14]           count_reg_14_
exponentiation  cell    count_reg[13]           count_reg_13_
exponentiation  cell    count_reg[12]           count_reg_12_
exponentiation  cell    count_reg[11]           count_reg_11_
exponentiation  cell    count_reg[10]           count_reg_10_
exponentiation  cell    count_reg[9]            count_reg_9_
exponentiation  cell    count_reg[8]            count_reg_8_
exponentiation  cell    count_reg[7]            count_reg_7_
exponentiation  cell    count_reg[6]            count_reg_6_
exponentiation  cell    count_reg[5]            count_reg_5_
exponentiation  cell    count_reg[4]            count_reg_4_
exponentiation  cell    count_reg[3]            count_reg_3_
exponentiation  cell    count_reg[2]            count_reg_2_
exponentiation  cell    count_reg[1]            count_reg_1_
exponentiation  cell    count_reg[0]            count_reg_0_
exponentiation  cell    temp_reg[31]            temp_reg_31_
exponentiation  cell    temp_reg[30]            temp_reg_30_
exponentiation  cell    temp_reg[29]            temp_reg_29_
exponentiation  cell    temp_reg[28]            temp_reg_28_
exponentiation  cell    temp_reg[27]            temp_reg_27_
exponentiation  cell    temp_reg[26]            temp_reg_26_
exponentiation  cell    temp_reg[25]            temp_reg_25_
exponentiation  cell    temp_reg[24]            temp_reg_24_
exponentiation  cell    temp_reg[23]            temp_reg_23_
exponentiation  cell    temp_reg[22]            temp_reg_22_
exponentiation  cell    temp_reg[21]            temp_reg_21_
exponentiation  cell    temp_reg[20]            temp_reg_20_
exponentiation  cell    temp_reg[19]            temp_reg_19_
exponentiation  cell    temp_reg[18]            temp_reg_18_
exponentiation  cell    temp_reg[17]            temp_reg_17_
exponentiation  cell    temp_reg[16]            temp_reg_16_
exponentiation  cell    temp_reg[15]            temp_reg_15_
exponentiation  cell    temp_reg[14]            temp_reg_14_
exponentiation  cell    temp_reg[13]            temp_reg_13_
exponentiation  cell    temp_reg[12]            temp_reg_12_
exponentiation  cell    temp_reg[11]            temp_reg_11_
exponentiation  cell    temp_reg[10]            temp_reg_10_
exponentiation  cell    temp_reg[9]             temp_reg_9_
exponentiation  cell    temp_reg[8]             temp_reg_8_
exponentiation  cell    temp_reg[7]             temp_reg_7_
exponentiation  cell    temp_reg[6]             temp_reg_6_
exponentiation  cell    temp_reg[5]             temp_reg_5_
exponentiation  cell    temp_reg[4]             temp_reg_4_
exponentiation  cell    temp_reg[3]             temp_reg_3_
exponentiation  cell    temp_reg[2]             temp_reg_2_
exponentiation  cell    temp_reg[1]             temp_reg_1_
exponentiation  cell    temp_reg[0]             temp_reg_0_
exponentiation  net     *Logic1*                n_Logic1_
exponentiation  net     *Logic0*                n_Logic0_
exponentiation_R cell   temp_reg[31]            temp_reg_31_
exponentiation_R cell   temp_reg[30]            temp_reg_30_
exponentiation_R cell   temp_reg[29]            temp_reg_29_
exponentiation_R cell   temp_reg[28]            temp_reg_28_
exponentiation_R cell   temp_reg[27]            temp_reg_27_
exponentiation_R cell   temp_reg[26]            temp_reg_26_
exponentiation_R cell   temp_reg[25]            temp_reg_25_
exponentiation_R cell   temp_reg[24]            temp_reg_24_
exponentiation_R cell   temp_reg[23]            temp_reg_23_
exponentiation_R cell   temp_reg[22]            temp_reg_22_
exponentiation_R cell   temp_reg[21]            temp_reg_21_
exponentiation_R cell   temp_reg[20]            temp_reg_20_
exponentiation_R cell   temp_reg[19]            temp_reg_19_
exponentiation_R cell   temp_reg[18]            temp_reg_18_
exponentiation_R cell   temp_reg[17]            temp_reg_17_
exponentiation_R cell   temp_reg[16]            temp_reg_16_
exponentiation_R cell   temp_reg[15]            temp_reg_15_
exponentiation_R cell   temp_reg[14]            temp_reg_14_
exponentiation_R cell   temp_reg[13]            temp_reg_13_
exponentiation_R cell   temp_reg[12]            temp_reg_12_
exponentiation_R cell   temp_reg[11]            temp_reg_11_
exponentiation_R cell   temp_reg[10]            temp_reg_10_
exponentiation_R cell   temp_reg[9]             temp_reg_9_
exponentiation_R cell   temp_reg[8]             temp_reg_8_
exponentiation_R cell   temp_reg[7]             temp_reg_7_
exponentiation_R cell   temp_reg[6]             temp_reg_6_
exponentiation_R cell   temp_reg[5]             temp_reg_5_
exponentiation_R cell   temp_reg[4]             temp_reg_4_
exponentiation_R cell   temp_reg[3]             temp_reg_3_
exponentiation_R cell   temp_reg[2]             temp_reg_2_
exponentiation_R cell   temp_reg[1]             temp_reg_1_
exponentiation_R cell   temp_reg[0]             temp_reg_0_
exponentiation_R cell   count_reg[31]           count_reg_31_
exponentiation_R cell   count_reg[30]           count_reg_30_
exponentiation_R cell   count_reg[29]           count_reg_29_
exponentiation_R cell   count_reg[28]           count_reg_28_
exponentiation_R cell   count_reg[27]           count_reg_27_
exponentiation_R cell   count_reg[26]           count_reg_26_
exponentiation_R cell   count_reg[25]           count_reg_25_
exponentiation_R cell   count_reg[24]           count_reg_24_
exponentiation_R cell   count_reg[23]           count_reg_23_
exponentiation_R cell   count_reg[22]           count_reg_22_
exponentiation_R cell   count_reg[21]           count_reg_21_
exponentiation_R cell   count_reg[20]           count_reg_20_
exponentiation_R cell   count_reg[19]           count_reg_19_
exponentiation_R cell   count_reg[18]           count_reg_18_
exponentiation_R cell   count_reg[17]           count_reg_17_
exponentiation_R cell   count_reg[16]           count_reg_16_
exponentiation_R cell   count_reg[15]           count_reg_15_
exponentiation_R cell   count_reg[14]           count_reg_14_
exponentiation_R cell   count_reg[13]           count_reg_13_
exponentiation_R cell   count_reg[12]           count_reg_12_
exponentiation_R cell   count_reg[11]           count_reg_11_
exponentiation_R cell   count_reg[10]           count_reg_10_
exponentiation_R cell   count_reg[9]            count_reg_9_
exponentiation_R cell   count_reg[8]            count_reg_8_
exponentiation_R cell   count_reg[7]            count_reg_7_
exponentiation_R cell   count_reg[6]            count_reg_6_
exponentiation_R cell   count_reg[5]            count_reg_5_
exponentiation_R cell   count_reg[4]            count_reg_4_
exponentiation_R cell   count_reg[3]            count_reg_3_
exponentiation_R cell   count_reg[2]            count_reg_2_
exponentiation_R cell   count_reg[1]            count_reg_1_
exponentiation_R cell   count_reg[0]            count_reg_0_
exponentiation_R cell   result_reg[63]          result_reg_63_
exponentiation_R cell   result_reg[62]          result_reg_62_
exponentiation_R cell   result_reg[61]          result_reg_61_
exponentiation_R cell   result_reg[60]          result_reg_60_
exponentiation_R cell   result_reg[59]          result_reg_59_
exponentiation_R cell   result_reg[58]          result_reg_58_
exponentiation_R cell   result_reg[57]          result_reg_57_
exponentiation_R cell   result_reg[56]          result_reg_56_
exponentiation_R cell   result_reg[55]          result_reg_55_
exponentiation_R cell   result_reg[54]          result_reg_54_
exponentiation_R cell   result_reg[53]          result_reg_53_
exponentiation_R cell   result_reg[52]          result_reg_52_
exponentiation_R cell   result_reg[51]          result_reg_51_
exponentiation_R cell   result_reg[50]          result_reg_50_
exponentiation_R cell   result_reg[49]          result_reg_49_
exponentiation_R cell   result_reg[48]          result_reg_48_
exponentiation_R cell   result_reg[47]          result_reg_47_
exponentiation_R cell   result_reg[46]          result_reg_46_
exponentiation_R cell   result_reg[45]          result_reg_45_
exponentiation_R cell   result_reg[44]          result_reg_44_
exponentiation_R cell   result_reg[43]          result_reg_43_
exponentiation_R cell   result_reg[42]          result_reg_42_
exponentiation_R cell   result_reg[41]          result_reg_41_
exponentiation_R cell   result_reg[40]          result_reg_40_
exponentiation_R cell   result_reg[39]          result_reg_39_
exponentiation_R cell   result_reg[38]          result_reg_38_
exponentiation_R cell   result_reg[37]          result_reg_37_
exponentiation_R cell   result_reg[36]          result_reg_36_
exponentiation_R cell   result_reg[35]          result_reg_35_
exponentiation_R cell   result_reg[34]          result_reg_34_
exponentiation_R cell   result_reg[33]          result_reg_33_
exponentiation_R cell   result_reg[32]          result_reg_32_
exponentiation_R cell   result_reg[31]          result_reg_31_
exponentiation_R cell   result_reg[30]          result_reg_30_
exponentiation_R cell   result_reg[29]          result_reg_29_
exponentiation_R cell   result_reg[28]          result_reg_28_
exponentiation_R cell   result_reg[27]          result_reg_27_
exponentiation_R cell   result_reg[26]          result_reg_26_
exponentiation_R cell   result_reg[25]          result_reg_25_
exponentiation_R cell   result_reg[24]          result_reg_24_
exponentiation_R cell   result_reg[23]          result_reg_23_
exponentiation_R cell   result_reg[22]          result_reg_22_
exponentiation_R cell   result_reg[21]          result_reg_21_
exponentiation_R cell   result_reg[20]          result_reg_20_
exponentiation_R cell   result_reg[19]          result_reg_19_
exponentiation_R cell   result_reg[18]          result_reg_18_
exponentiation_R cell   result_reg[17]          result_reg_17_
exponentiation_R cell   result_reg[16]          result_reg_16_
exponentiation_R cell   result_reg[15]          result_reg_15_
exponentiation_R cell   result_reg[14]          result_reg_14_
exponentiation_R cell   result_reg[13]          result_reg_13_
exponentiation_R cell   result_reg[12]          result_reg_12_
exponentiation_R cell   result_reg[11]          result_reg_11_
exponentiation_R cell   result_reg[10]          result_reg_10_
exponentiation_R cell   result_reg[9]           result_reg_9_
exponentiation_R cell   result_reg[8]           result_reg_8_
exponentiation_R cell   result_reg[7]           result_reg_7_
exponentiation_R cell   result_reg[6]           result_reg_6_
exponentiation_R cell   result_reg[5]           result_reg_5_
exponentiation_R cell   result_reg[4]           result_reg_4_
exponentiation_R cell   result_reg[3]           result_reg_3_
exponentiation_R cell   result_reg[2]           result_reg_2_
exponentiation_R cell   result_reg[1]           result_reg_1_
exponentiation_R cell   result_reg[0]           result_reg_0_
exponentiation_R net    *Logic1*                n_Logic1_
exponentiation_R net    *Logic0*                n_Logic0_
1
#################### Define Design Constraints #########################
puts "###############################################"
###############################################
puts "############ Design Constraints #### ##########"
############ Design Constraints #### ##########
puts "###############################################"
###############################################
source -echo ./cons.tcl
####################################################################################
# Constraints
# ----------------------------------------------------------------------------
#
# 0. Design Compiler variables
#
# 1. Master Clock Definitions
#
# 2. Clock Uncertainties
#
# 3. Clock Latencies 
#
# 4. Clock Relationships
#
# 5. set input/output delay on ports
#
# 6. Driving cells
#
# 7. Output load
####################################################################################
#########################################################
#### Section 0 : DC Variables ####
#########################################################
#################################################################################### 
# Prevent assign statements in the generated netlist (must be applied before compile command)
#-all: This option applies the fix to all nets in the design.
#-buffer_constants: This option ensures that constant values are buffered. Buffering constants can help in optimizing the design and ensuring that constant values are correctly propagated through the netlist.
#-feedthrough: This option allows feedthrough nets to be fixed. Feedthrough nets are those that pass through a module without being used within that module. Fixing these can help in reducing unnecessary logic and improving the #overall design efficiency
set_fix_multiple_port_nets -all -buffer_constant -feedthroughs
####################################################################################
#########################################################
#### Section 1 : Clock Definition ####
#########################################################
#################################################################################### 
# 1. Master Clock Definitions 
# 2. Clock Latencies
# 3. Clock Uncertainties
# 4. Clock Transitions
####################################################################################
# Note : get_ports is used when you need to interact with the external interface of your design, whereas get_clocks is used when you need to manage and analyze the timing characteristics of clock signals
# Master Clock Definitions  [2 MHz]
set CLK_NAME CLK
set CLK_PRE 666
create_clock -name $CLK_NAME -period $CLK_PRE -waveform "0 [expr $CLK_PRE/2]" [get_ports CLK]
# SKEW
set CLK_SETUP_SKEW 0.1
set CLK_HOLD_SKEW 0.1
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks $CLK_NAME]
set_clock_uncertainty -hold  $CLK_HOLD_SKEW  [get_clocks $CLK_NAME]
# CLOCK_LATENCIES
set CLK_LAT 0
set_clock_latency $CLK_LAT [get_clocks $CLK_NAME]
# CLOCK TRANSITION
set CLK_RISE 0.05
set CLK_FALL 0.05
set_clock_transition -rise $CLK_RISE  [get_clocks $CLK_NAME]
set_clock_transition -fall $CLK_FALL  [get_clocks $CLK_NAME]
set_dont_touch_network CLK
####################################################################################
#########################################################
#### Section 2 : Clocks Relationship ####
#########################################################
####################################################################################
# The set_clock_groups command is used in the context of timing analysis and constraint setting in hardware design. This command helps define relationships between different clock domains in your design.
# which dose not exist here 
# ex :set_clock_groups -asynchronous -group [get_clocks clk1] -group [get_clocks clk2]
####################################################################################
#########################################################
#### Section 3 : set input/output delay on ports ####
#########################################################
####################################################################################
set IN_DELAY  0.037
set OUT_DELAY 0.037
# INPUT PATH
set_input_delay $IN_DELAY -clock $CLK_NAME [get_ports G]
set_input_delay $IN_DELAY -clock $CLK_NAME [get_ports ST]
set_input_delay $IN_DELAY -clock $CLK_NAME [get_ports P]
set_input_delay $IN_DELAY -clock $CLK_NAME [get_ports X]
set_input_delay $IN_DELAY -clock $CLK_NAME [get_ports Y]
# OUTPUT DELAY
set_output_delay $OUT_DELAY -clock $CLK_NAME [get_ports OUT]
####################################################################################
#########################################################
#### Section 4 : Driving cells ####
#########################################################
####################################################################################
set_driving_cell -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c -lib_cell BUFX2M -pin Y [get_port G]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
set_driving_cell -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c -lib_cell BUFX2M -pin Y [get_port ST]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
set_driving_cell -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c -lib_cell BUFX2M -pin Y [get_port P]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
set_driving_cell -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c -lib_cell BUFX2M -pin Y [get_port X]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
set_driving_cell -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c -lib_cell BUFX2M -pin Y [get_port Y]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
####################################################################################
#########################################################
#### Section 5 : Output load ####
#########################################################
####################################################################################
set_load 0.184576 [get_ports OUT]
####################################################################################
#########################################################
#### Section 6 : Operating Condition ####
#########################################################
####################################################################################
# Define the Worst Library for Max(#setup) analysis
# Define the Best Library for Min(hold) analysis
set_operating_conditions -min_library "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c" -min "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c" -max_library "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c" -max "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c"
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c' found in library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'.
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c' found in library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'.
####################################################################################
#########################################################
#### Section 7 : wireload Model ####
#########################################################
####################################################################################
set_wire_load_model -name tsmc13_wl30 -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
####################################################################################
###################### Mapping and optimization ########################
puts "###############################################"
###############################################
puts "########## Mapping & Optimization #############"
########## Mapping & Optimization #############
puts "###############################################"
###############################################
compile
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 112 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition scmetro_tsmc_cl013g_rvt_ss_1p08v_125c set on design Diffe_TOP has different process,
voltage and temperatures parameters than the parameters at which target library 
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'exponentiation_R_0'
  Processing 'exponentiation_0'
  Processing 'CONTROLKER'
  Processing 'CHECK_2'
  Processing 'ENCRYPTION_R1'
  Processing 'CLC_R2'
  Processing 'ENCRYPTION_R2'
  Processing 'CLC_R1'
  Processing 'Diffe_TOP'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'exponentiation_R_1_DW01_inc_0'
  Processing 'exponentiation_R_1_DW01_cmp2_0'
  Processing 'exponentiation_R_0_DW01_inc_0'
  Processing 'exponentiation_R_0_DW01_cmp2_0'
  Processing 'exponentiation_1_DW01_inc_0'
  Processing 'exponentiation_1_DW01_cmp2_0'
  Processing 'exponentiation_0_DW01_inc_0'
  Processing 'exponentiation_0_DW01_cmp2_0'
  Processing 'CHECK_2_DW01_cmp6_0'
  Processing 'ENCRYPTION_R1_DW01_cmp6_0'
  Processing 'ENCRYPTION_R1_DW01_sub_0'
  Processing 'ENCRYPTION_R1_DW_div_uns_0'
  Processing 'CLC_R2_DW01_sub_0'
  Processing 'CLC_R2_DW_div_uns_0'
  Processing 'ENCRYPTION_R2_DW01_sub_0'
  Processing 'ENCRYPTION_R2_DW_div_uns_0'
  Processing 'CLC_R1_DW01_sub_0'
  Processing 'CLC_R1_DW_div_uns_0'
  Processing 'exponentiation_R_1_DW02_mult_0'
  Processing 'exponentiation_R_1_DW01_add_0'
  Processing 'exponentiation_R_0_DW02_mult_0'
  Processing 'exponentiation_R_0_DW01_add_0'
  Processing 'exponentiation_1_DW02_mult_0'
  Processing 'exponentiation_1_DW01_add_0'
  Processing 'exponentiation_0_DW02_mult_0'
  Processing 'exponentiation_0_DW01_add_0'
  Processing 'ENCRYPTION_R1_DW02_mult_0'
  Processing 'ENCRYPTION_R1_DW01_add_0'
  Processing 'CLC_R2_DW02_mult_0'
  Processing 'CLC_R2_DW01_add_0'
  Processing 'ENCRYPTION_R2_DW02_mult_0'
  Processing 'ENCRYPTION_R2_DW01_add_0'
  Processing 'CLC_R1_DW02_mult_0'
  Processing 'CLC_R1_DW01_add_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:43 16702438.0     18.85      27.8    3548.3                          
    0:00:43 16702438.0     18.85      27.8    3548.3                          
    0:00:49 16929456.3      0.00       0.0    2285.8                          
    0:00:50 17071767.8      0.00       0.0    2021.1                          
    0:00:52 17293156.4      0.00       0.0    1671.7                          
    0:01:04 17485088.6      0.00       0.0    1699.0                          
    0:01:04 17485088.6      0.00       0.0    1699.0                          
    0:01:04 17485088.6      0.00       0.0    1699.0                          
    0:01:04 17485088.6      0.00       0.0    1699.0                          
    0:01:04 17485088.6      0.00       0.0    1699.0                          
    0:01:22 16486132.0    259.21    7856.6     435.5                          
    0:01:30 16533729.7    173.56    4161.9     434.6                          
    0:01:36 16583614.8    116.16    2050.8     205.3                          
    0:01:37 16586172.9    113.12    1970.9     203.7                          
    0:01:39 16586400.0    113.20    1973.2     203.7                          
    0:01:40 16586394.1    113.00    1967.2     203.7                          
    0:01:40 16586374.1    112.94    1965.0     203.7                          
    0:01:41 16586368.2    112.96    1965.3     203.7                          
    0:01:42 16586374.1    112.94    1965.0     203.7                          
    0:01:43 16586368.2    112.96    1965.3     203.7                          
    0:01:43 16586368.2    112.96    1965.3     203.7                          
    0:01:44 16586368.2    112.96    1965.3     203.7                          
    0:01:44 16586368.2    112.96    1965.3     203.7                          
    0:01:45 16586937.8    109.56    1843.1      97.7                          
    0:01:45 16587127.2    107.56    1774.6      36.1                          
    0:01:45 16587181.3    107.56    1774.6      16.8                          
    0:01:45 16587221.3    107.56    1774.6       6.2                          
    0:01:45 16587237.8    107.56    1774.6       1.2                          
    0:01:46 16587240.2    107.56    1774.6       0.0                          
    0:01:46 16587240.2    107.56    1774.6       0.0                          
    0:01:46 16587240.2    107.56    1774.6       0.0                          
    0:01:46 16587240.2    107.56    1774.6       0.0                          
    0:01:48 16588261.4    103.44    1705.5       0.7 U0_ENCRYPTION_R2/value_reg_0_/D
    0:01:50 16590120.3    100.45    1619.9       1.3 U0_CLC_R2/value_1_reg_0_/D
    0:01:51 16591861.6     97.65    1548.9       1.1 U0_CLC_R1/value_1_reg_0_/D
    0:01:53 16593625.2     94.88    1475.5       1.9 U0_CLC_R2/value_1_reg_0_/D
    0:01:56 16595411.1     91.90    1397.9       2.8 U0_ENCRYPTION_R1/value_1_reg_0_/D
    0:01:57 16596310.0     88.13    1311.5       7.7 U0_CLC_R2/value_1_reg_0_/D
    0:01:59 16599100.7     85.65    1242.6       8.2 U0_CLC_R1/value_1_reg_0_/D
    0:02:01 16601489.1     83.33    1177.7       8.5 U0_ENCRYPTION_R1/value_1_reg_0_/D
    0:02:02 16604602.2     81.12    1127.7       9.1 U0_ENCRYPTION_R1/value_1_reg_0_/D
    0:02:08 16683797.2     67.43     801.8      32.9 U0_CLC_R1/value_1_reg_0_/D
    0:02:18 16735614.3      1.82       4.4      51.1 U0_ENCRYPTION_R1/value_1_reg_0_/D
    0:02:19 16739019.7      0.00       0.0      52.8                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:19 16739019.7      0.00       0.0      52.8                          
    0:02:19 16739019.7      0.00       0.0      52.8                          
    0:02:21 16739019.7      0.00       0.0      52.8                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:21 16739019.7      0.00       0.0      52.8                          
    0:02:22 16738532.5      0.00       0.0      32.7 U0_ENCRYPTION_R2/div_30/u_div/PartRem[18][15]
    0:02:23 16738620.7      0.00       0.0      28.8 U0_ENCRYPTION_R2/div_30/net52677
    0:02:25 16738576.0      0.00       0.0      27.2 U0_CLC_R1/div_33/net53113
    0:02:25 16738636.0      0.00       0.0      22.9 U0_CLC_R1/div_33/net52927
    0:02:25 16738681.9      0.00       0.0      19.7 U0_CLC_R2/div_24/net51901
    0:02:26 16738717.2      0.00       0.0      17.1 U0_CLC_R1/div_33/net53169
    0:02:26 16738739.6      0.00       0.0      15.0 U0_CLC_R2/div_24/net52159
    0:02:27 16738740.8      0.00       0.0      13.3 U0_ENCRYPTION_R2/div_30/net52431
    0:02:27 16738631.3      0.00       0.0      12.3 U0_ENCRYPTION_R2/div_30/net52393
    0:02:28 16738352.5      0.00       0.0      11.6 U0_ENCRYPTION_R2/div_30/net52399
    0:02:29 16738274.8      0.00       0.0       9.8 U0_ENCRYPTION_R2/div_30/u_div/SumTmp[24][12]
    0:02:30 16738236.0      0.00       0.0       9.5 U0_CLC_R1/div_33/net53003
    0:02:35 16738379.5      0.00       0.0       9.3 U0_CLC_R2/div_24/u_div/SumTmp[25][19]
    0:02:36 16738525.4      0.00       0.0       9.0 U0_ENCRYPTION_R1/div_32/net51831
    0:02:37 16738533.6      0.00       0.0       8.6 U0_CLC_R2/div_24/net51975
    0:02:37 16737770.1      0.00       0.0       8.6 U0_ENCRYPTION_R2/div_30/net52773
    0:02:38 16735605.3      0.00       0.0       8.5 U0_ENCRYPTION_R2/div_30/net52689
    0:02:39 16735555.9      0.83       1.1       1.1 U0_CLC_R1/div_33/u_div/SumTmp[47][15]
    0:02:40 16736620.8      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:40 16736620.8      0.00       0.0       0.0                          
    0:02:40 16736620.8      0.00       0.0       0.0                          
    0:02:42 16646863.0     14.17      30.0       0.0                          
    0:02:43 16631351.0     12.14      24.1       0.0                          
    0:02:43 16620506.1     11.72      27.3       0.0                          
    0:02:44 16612375.4     11.72      27.1       0.0                          
    0:02:44 16606031.8     11.71      27.2       0.0                          
    0:02:45 16599757.6     11.73      27.2       0.0                          
    0:02:45 16593463.3     11.74      27.2       0.0                          
    0:02:46 16587283.2     11.74      26.6       0.0                          
    0:02:46 16581030.2     11.74      26.4       0.0                          
    0:02:47 16574777.1     11.74      26.4       0.0                          
    0:02:47 16568759.3     11.80      26.6       0.0                          
    0:02:47 16562372.0     11.81      26.6       0.0                          
    0:02:48 16556490.6     11.82      26.7       0.0                          
    0:02:48 16550775.1     11.83      26.7       0.0                          
    0:02:49 16543361.9     11.86      26.8       0.0                          
    0:02:49 16533107.2     11.86      26.9       0.0                          
    0:02:49 16533107.2     11.86      26.9       0.0                          
    0:02:51 16535832.0      4.01      11.2       0.0 U0_ENCRYPTION_R1/value_1_reg_0_/D
    0:02:53 16541214.5      0.53       0.8       0.0 U0_ENCRYPTION_R1/value_1_reg_0_/D
    0:02:54 16541350.9      0.00       0.0       0.0                          
    0:02:58 16408150.9    199.82    3986.2       0.0                          
    0:02:58 16407879.0    199.80    3986.0       0.0                          
    0:02:58 16407875.5    199.80    3985.9       0.0                          
    0:02:58 16407875.5    199.80    3985.9       0.0                          
    0:02:58 16407875.5    199.80    3985.9       0.0                          
    0:02:58 16407875.5    199.80    3985.9       0.0                          
    0:02:58 16407875.5    199.80    3985.9       0.0                          
    0:02:58 16407875.5    199.80    3985.9       0.0                          
    0:03:00 16408869.7    193.32    3908.6       0.0 U0_ENCRYPTION_R2/value_reg_0_/D
    0:03:02 16408866.2    191.23    3867.2       0.0 U0_ENCRYPTION_R1/value_1_reg_0_/D
    0:03:04 16410002.8    186.97    3762.5       0.0 U0_ENCRYPTION_R1/value_1_reg_0_/D
    0:03:05 16410508.8    182.10    3664.7       0.0 U0_ENCRYPTION_R1/value_1_reg_0_/D
    0:03:07 16411724.3    176.54    3550.3       0.0 U0_ENCRYPTION_R2/value_reg_0_/D
    0:03:10 16414975.2    170.17    3426.9       0.0 U0_ENCRYPTION_R1/value_1_reg_0_/D
    0:03:12 16419310.6    164.69    3316.2       0.0 U0_ENCRYPTION_R2/value_reg_0_/D
    0:03:14 16422280.3    157.47    3164.0       0.0 U0_ENCRYPTION_R1/value_1_reg_0_/D
    0:03:16 16424384.1    154.07    3080.5       0.0 U0_ENCRYPTION_R1/value_1_reg_0_/D
    0:03:18 16426490.1    151.22    3004.3       0.0 U0_CLC_R2/value_1_reg_0_/D
    0:03:22 16463739.3    144.67    2820.0       0.0 U0_CLC_R2/value_1_reg_0_/D
    0:03:28 16506383.6    115.01    2036.2       0.0 U0_ENCRYPTION_R1/value_1_reg_0_/D
    0:03:37 16525234.3     89.95    1372.5       0.0 U0_CLC_R2/value_1_reg_0_/D
    0:03:47 16545248.8     66.64     810.3       0.0 U0_ENCRYPTION_R1/value_1_reg_0_/D
    0:03:57 16565519.8     41.59     370.1       0.0 U0_ENCRYPTION_R1/value_1_reg_0_/D
    0:04:04 16574902.8     28.81     200.7       0.0 U0_CLC_R2/value_1_reg_0_/D
    0:04:14 16588200.7     13.15      53.6       0.0 U0_CLC_R1/value_1_reg_0_/D
    0:04:22 16605719.6      0.00       0.0       0.0                          
Loading db file '/home/IC/Diffe/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/Diffe/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Diffe/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'Diffe_TOP' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'U3_exponentiation_r/clk': 1609 load(s), 1 driver(s)
     Net 'U3_exponentiation_r/rst': 1260 load(s), 1 driver(s)
1
##################### Close Formality Setup file ###########################
set_svf -off 
1
#############################################################################
# Write out files
#############################################################################
write_file -format verilog -hierarchy -output netlists/$top_module.v
Writing verilog file '/home/IC/Diffe/syn/netlists/Diffe_TOP.v'.
Warning: Verilog writer has added 32 nets to module CLC_R1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 32 nets to module ENCRYPTION_R2 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 32 nets to module CLC_R2 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 32 nets to module ENCRYPTION_R1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 32 nets to module exponentiation_R_0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 32 nets to module exponentiation_R_1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 37 nets to module Diffe_TOP using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdc  -nosplit sdc/$top_module.sdc
1
# for formality
write_file -format verilog -hierarchy -output netlists/$top_module.ddc 
Writing verilog file '/home/IC/Diffe/syn/netlists/Diffe_TOP.ddc'.
Warning: Verilog writer has added 32 nets to module CLC_R1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 32 nets to module ENCRYPTION_R2 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 32 nets to module CLC_R2 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 32 nets to module ENCRYPTION_R1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 32 nets to module exponentiation_R_0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 32 nets to module exponentiation_R_1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 37 nets to module Diffe_TOP using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
# for GLS
write_sdf  sdf/$top_module.sdf 
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/IC/Diffe/syn/sdf/Diffe_TOP.sdf'. (WT-3)
Information: Updating design information... (UID-85)
Warning: Design 'Diffe_TOP' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
1
####################### reporting ##########################################
report_area -hierarchy > reports/area.rpt
report_power -hierarchy > reports/power.rpt
report_timing -delay_type min  > reports/hold.rpt
report_timing -delay_type max  > reports/setup.rpt
report_clock -attributes > reports/clocks.rpt
report_constraint -all_violators -nosplit > reports/constraints.rpt
report_high_fanout_nets > reports/fanout.rpt
#report_timing -from [all_inputs]  -to [all_outputs] > report-input2output.txt
############################################################################
# DFT Preparation Section
############################################################################
#set flops_per_chain 100
#set num_flops [sizeof_collection [all_registers -edge_triggered]]
#set num_chains [expr $num_flops / $flops_per_chain + 1 ]
################# starting graphical user interface #######################
#gui_start
#exit
dc_shell> 