$comment
	File created using the following command:
		vcd file detectorBoton.msim.vcd -direction
$end
$date
	Sun Mar 30 21:03:31 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module detectorBoton_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 5 " PB [4:0] $end
$var reg 5 # PD [4:0] $end
$var reg 5 $ PS [4:0] $end
$var reg 1 % reset1 $end
$var reg 1 & reset2 $end
$var wire 1 ' pet1 [4] $end
$var wire 1 ( pet1 [3] $end
$var wire 1 ) pet1 [2] $end
$var wire 1 * pet1 [1] $end
$var wire 1 + pet1 [0] $end
$var wire 1 , pet2 [4] $end
$var wire 1 - pet2 [3] $end
$var wire 1 . pet2 [2] $end
$var wire 1 / pet2 [1] $end
$var wire 1 0 pet2 [0] $end
$var wire 1 1 sampler $end
$scope module i1 $end
$var wire 1 2 gnd $end
$var wire 1 3 vcc $end
$var wire 1 4 unknown $end
$var tri1 1 5 devclrn $end
$var tri1 1 6 devpor $end
$var tri1 1 7 devoe $end
$var wire 1 8 pet1[0]~output_o $end
$var wire 1 9 pet1[1]~output_o $end
$var wire 1 : pet1[2]~output_o $end
$var wire 1 ; pet1[3]~output_o $end
$var wire 1 < pet1[4]~output_o $end
$var wire 1 = pet2[0]~output_o $end
$var wire 1 > pet2[1]~output_o $end
$var wire 1 ? pet2[2]~output_o $end
$var wire 1 @ pet2[3]~output_o $end
$var wire 1 A pet2[4]~output_o $end
$var wire 1 B clk~input_o $end
$var wire 1 C clk~inputclkctrl_outclk $end
$var wire 1 D PD[2]~input_o $end
$var wire 1 E PD[3]~input_o $end
$var wire 1 F PD[1]~input_o $end
$var wire 1 G PD[0]~input_o $end
$var wire 1 H Equal5~0_combout $end
$var wire 1 I PD[4]~input_o $end
$var wire 1 J prev_PD[0]~feeder_combout $end
$var wire 1 K process_0~0_combout $end
$var wire 1 L process_0~1_combout $end
$var wire 1 M PS[0]~input_o $end
$var wire 1 N PB[0]~input_o $end
$var wire 1 O PB[4]~input_o $end
$var wire 1 P PB[2]~input_o $end
$var wire 1 Q PB[3]~input_o $end
$var wire 1 R PB[1]~input_o $end
$var wire 1 S Equal3~0_combout $end
$var wire 1 T prev_PB[2]~feeder_combout $end
$var wire 1 U prev_PB[0]~feeder_combout $end
$var wire 1 V prev_PB[1]~feeder_combout $end
$var wire 1 W process_0~2_combout $end
$var wire 1 X process_0~3_combout $end
$var wire 1 Y nueva_pet~0_combout $end
$var wire 1 Z PS[3]~input_o $end
$var wire 1 [ PS[1]~input_o $end
$var wire 1 \ PS[2]~input_o $end
$var wire 1 ] nueva_pet~2_combout $end
$var wire 1 ^ PS[4]~input_o $end
$var wire 1 _ prev_PS[2]~feeder_combout $end
$var wire 1 ` nueva_pet~1_combout $end
$var wire 1 a nueva_pet~3_combout $end
$var wire 1 b nueva_pet~4_combout $end
$var wire 1 c nueva_pet~5_combout $end
$var wire 1 d reset1~input_o $end
$var wire 1 e nueva_pet~12_combout $end
$var wire 1 f nueva_pet~13_combout $end
$var wire 1 g pet1_reg[4]~5_combout $end
$var wire 1 h nueva_pet~8_combout $end
$var wire 1 i nueva_pet~9_combout $end
$var wire 1 j pet1_reg[2]~3_combout $end
$var wire 1 k nueva_pet~6_combout $end
$var wire 1 l nueva_pet~7_combout $end
$var wire 1 m pet1_reg[1]~2_combout $end
$var wire 1 n nueva_pet~10_combout $end
$var wire 1 o nueva_pet~11_combout $end
$var wire 1 p pet1_reg[3]~4_combout $end
$var wire 1 q Equal7~0_combout $end
$var wire 1 r Equal6~0_combout $end
$var wire 1 s pet1_reg[0]~0_combout $end
$var wire 1 t pet1_reg[0]~1_combout $end
$var wire 1 u reset2~input_o $end
$var wire 1 v pet2_reg[4]~7_combout $end
$var wire 1 w pet2_reg[2]~5_combout $end
$var wire 1 x pet2_reg[1]~4_combout $end
$var wire 1 y pet2_reg[3]~6_combout $end
$var wire 1 z pet2_reg[0]~1_combout $end
$var wire 1 { pet2_reg[0]~0_combout $end
$var wire 1 | pet2_reg[0]~2_combout $end
$var wire 1 } pet2_reg[0]~3_combout $end
$var wire 1 ~ prev_PS [4] $end
$var wire 1 !! prev_PS [3] $end
$var wire 1 "! prev_PS [2] $end
$var wire 1 #! prev_PS [1] $end
$var wire 1 $! prev_PS [0] $end
$var wire 1 %! nueva_pet [4] $end
$var wire 1 &! nueva_pet [3] $end
$var wire 1 '! nueva_pet [2] $end
$var wire 1 (! nueva_pet [1] $end
$var wire 1 )! nueva_pet [0] $end
$var wire 1 *! prev_PD [4] $end
$var wire 1 +! prev_PD [3] $end
$var wire 1 ,! prev_PD [2] $end
$var wire 1 -! prev_PD [1] $end
$var wire 1 .! prev_PD [0] $end
$var wire 1 /! prev_PB [4] $end
$var wire 1 0! prev_PB [3] $end
$var wire 1 1! prev_PB [2] $end
$var wire 1 2! prev_PB [1] $end
$var wire 1 3! prev_PB [0] $end
$var wire 1 4! pet1_reg [4] $end
$var wire 1 5! pet1_reg [3] $end
$var wire 1 6! pet1_reg [2] $end
$var wire 1 7! pet1_reg [1] $end
$var wire 1 8! pet1_reg [0] $end
$var wire 1 9! pet2_reg [4] $end
$var wire 1 :! pet2_reg [3] $end
$var wire 1 ;! pet2_reg [2] $end
$var wire 1 <! pet2_reg [1] $end
$var wire 1 =! pet2_reg [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b0 "
b0 #
b0 $
0%
0&
0+
0*
0)
0(
0'
00
0/
0.
0-
0,
x1
02
13
x4
15
16
17
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
1H
0I
0J
1K
0L
0M
0N
0O
0P
0Q
0R
1S
0T
0U
0V
1W
0X
0Y
0Z
0[
0\
1]
0^
0_
0`
1a
1b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
1q
1r
1s
0t
0u
0v
0w
0x
0y
0z
1{
1|
0}
0$!
0#!
0"!
0!!
0~
0)!
0(!
0'!
0&!
0%!
0.!
0-!
0,!
0+!
0*!
03!
02!
01!
00!
0/!
08!
07!
06!
05!
04!
0=!
0<!
0;!
0:!
09!
$end
#10000
1!
1B
1C
01
#20000
0!
0B
0C
11
#30000
1!
1B
1C
01
#40000
0!
0B
0C
11
#50000
1!
1B
1C
01
#60000
0!
0B
0C
11
#70000
1!
1B
1C
01
#80000
0!
0B
0C
11
#90000
1!
1B
1C
01
#100000
0!
0B
0C
11
#110000
1!
1B
1C
01
#120000
0!
0B
0C
11
#130000
1!
1B
1C
01
#140000
0!
0B
0C
11
#150000
1!
1B
1C
01
#160000
0!
0B
0C
11
#170000
1!
1B
1C
01
#180000
0!
0B
0C
11
#190000
1!
1B
1C
01
#200000
0!
0B
0C
11
#210000
1!
1B
1C
01
#220000
0!
0B
0C
11
#230000
1!
1B
1C
01
#240000
0!
0B
0C
11
#250000
1!
1B
1C
01
#260000
0!
0B
0C
11
#270000
1!
1B
1C
01
#280000
0!
0B
0C
11
#285000
b10000 #
1I
01
1L
1f
#290000
1!
1B
1C
11
1%!
1*!
0s
0L
1g
0f
#300000
b0 #
0!
0I
0B
0C
01
#310000
1!
1B
1C
11
0%!
0*!
14!
1s
1<
1'
#320000
0!
0B
0C
01
#330000
1!
1B
1C
11
#340000
0!
0B
0C
01
#350000
1!
1B
1C
11
#360000
0!
0B
0C
01
#370000
1!
1B
1C
11
#380000
b1 #
0!
1G
0B
0C
01
1J
0H
1L
1c
#390000
1!
1B
1C
11
1)!
1.!
0r
0K
0{
0L
0|
0c
1}
#400000
b0 #
0!
0G
0B
0C
01
0J
1H
#410000
1!
1B
1C
11
0)!
0.!
1=!
1r
1K
1z
1=
10
1{
1|
#420000
0!
0B
0C
01
#430000
1!
1B
1C
11
#440000
0!
0B
0C
01
#450000
1!
1B
1C
11
#460000
0!
0B
0C
01
#470000
1!
1B
1C
11
#480000
0!
0B
0C
01
#490000
1!
1B
1C
11
#500000
0!
0B
0C
01
#510000
1!
1B
1C
11
#520000
0!
0B
0C
01
#530000
1!
1B
1C
11
#540000
0!
0B
0C
01
#550000
1!
1B
1C
11
#560000
0!
0B
0C
01
#570000
1!
1B
1C
11
#580000
0!
0B
0C
01
#585000
b10000 #
1I
11
1L
1f
#590000
1!
1B
1C
01
1%!
1*!
0{
0L
0f
#600000
b0 #
0!
0I
0B
0C
11
#610000
1!
1B
1C
01
0%!
0*!
1{
#620000
0!
0B
0C
11
#630000
1!
1B
1C
01
#640000
0!
0B
0C
11
#650000
1!
1B
1C
01
#660000
0!
0B
0C
11
#670000
1!
1B
1C
01
#680000
0!
0B
0C
11
#690000
1!
1B
1C
01
#700000
0!
0B
0C
11
#710000
1!
1B
1C
01
#720000
0!
0B
0C
11
#730000
1!
1B
1C
01
#740000
0!
0B
0C
11
#750000
1!
1B
1C
01
#760000
0!
0B
0C
11
#770000
1!
1B
1C
01
#780000
b1 #
0!
1G
0B
0C
11
1J
0H
1L
1c
#790000
1!
1B
1C
01
1)!
1.!
0r
0K
0{
0L
0c
#800000
b0 #
0!
0G
0B
0C
11
0J
1H
#810000
1!
1B
1C
01
0)!
0.!
1r
1K
1{
#820000
0!
0B
0C
11
#830000
1!
1B
1C
01
#840000
0!
0B
0C
11
#850000
1!
1B
1C
01
#860000
0!
0B
0C
11
#870000
1!
1B
1C
01
#880000
0!
0B
0C
11
#885000
b10000 #
1I
01
1L
1f
#890000
1!
1B
1C
11
1%!
1*!
0{
0L
0f
#900000
b0 #
0!
0I
0B
0C
01
#910000
1!
1B
1C
11
0%!
0*!
1{
#920000
0!
0B
0C
01
#930000
1!
1B
1C
11
#940000
0!
0B
0C
01
#950000
1!
1B
1C
11
#960000
0!
0B
0C
01
#970000
1!
1B
1C
11
#980000
0!
0B
0C
01
#990000
1!
1B
1C
11
#1000000
