
neptune-firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bf4c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000444  0800c0f0  0800c0f0  0001c0f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c534  0800c534  000202cc  2**0
                  CONTENTS
  4 .ARM          00000008  0800c534  0800c534  0001c534  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c53c  0800c53c  000202cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c53c  0800c53c  0001c53c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c540  0800c540  0001c540  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002cc  20000000  0800c544  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001dd8  200002cc  0800c810  000202cc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200020a4  0800c810  000220a4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000202cc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001694c  00000000  00000000  000202fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003637  00000000  00000000  00036c48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001450  00000000  00000000  0003a280  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000012b8  00000000  00000000  0003b6d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00005655  00000000  00000000  0003c988  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000189ae  00000000  00000000  00041fdd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009f2e7  00000000  00000000  0005a98b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000f9c72  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000066d0  00000000  00000000  000f9cc4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200002cc 	.word	0x200002cc
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800c0d4 	.word	0x0800c0d4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200002d0 	.word	0x200002d0
 80001dc:	0800c0d4 	.word	0x0800c0d4

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000bcc:	f000 b974 	b.w	8000eb8 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	4604      	mov	r4, r0
 8000bf0:	468e      	mov	lr, r1
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d14d      	bne.n	8000c92 <__udivmoddi4+0xaa>
 8000bf6:	428a      	cmp	r2, r1
 8000bf8:	4694      	mov	ip, r2
 8000bfa:	d969      	bls.n	8000cd0 <__udivmoddi4+0xe8>
 8000bfc:	fab2 f282 	clz	r2, r2
 8000c00:	b152      	cbz	r2, 8000c18 <__udivmoddi4+0x30>
 8000c02:	fa01 f302 	lsl.w	r3, r1, r2
 8000c06:	f1c2 0120 	rsb	r1, r2, #32
 8000c0a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c0e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c12:	ea41 0e03 	orr.w	lr, r1, r3
 8000c16:	4094      	lsls	r4, r2
 8000c18:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c1c:	0c21      	lsrs	r1, r4, #16
 8000c1e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c22:	fa1f f78c 	uxth.w	r7, ip
 8000c26:	fb08 e316 	mls	r3, r8, r6, lr
 8000c2a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c2e:	fb06 f107 	mul.w	r1, r6, r7
 8000c32:	4299      	cmp	r1, r3
 8000c34:	d90a      	bls.n	8000c4c <__udivmoddi4+0x64>
 8000c36:	eb1c 0303 	adds.w	r3, ip, r3
 8000c3a:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000c3e:	f080 811f 	bcs.w	8000e80 <__udivmoddi4+0x298>
 8000c42:	4299      	cmp	r1, r3
 8000c44:	f240 811c 	bls.w	8000e80 <__udivmoddi4+0x298>
 8000c48:	3e02      	subs	r6, #2
 8000c4a:	4463      	add	r3, ip
 8000c4c:	1a5b      	subs	r3, r3, r1
 8000c4e:	b2a4      	uxth	r4, r4
 8000c50:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c54:	fb08 3310 	mls	r3, r8, r0, r3
 8000c58:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c5c:	fb00 f707 	mul.w	r7, r0, r7
 8000c60:	42a7      	cmp	r7, r4
 8000c62:	d90a      	bls.n	8000c7a <__udivmoddi4+0x92>
 8000c64:	eb1c 0404 	adds.w	r4, ip, r4
 8000c68:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000c6c:	f080 810a 	bcs.w	8000e84 <__udivmoddi4+0x29c>
 8000c70:	42a7      	cmp	r7, r4
 8000c72:	f240 8107 	bls.w	8000e84 <__udivmoddi4+0x29c>
 8000c76:	4464      	add	r4, ip
 8000c78:	3802      	subs	r0, #2
 8000c7a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c7e:	1be4      	subs	r4, r4, r7
 8000c80:	2600      	movs	r6, #0
 8000c82:	b11d      	cbz	r5, 8000c8c <__udivmoddi4+0xa4>
 8000c84:	40d4      	lsrs	r4, r2
 8000c86:	2300      	movs	r3, #0
 8000c88:	e9c5 4300 	strd	r4, r3, [r5]
 8000c8c:	4631      	mov	r1, r6
 8000c8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c92:	428b      	cmp	r3, r1
 8000c94:	d909      	bls.n	8000caa <__udivmoddi4+0xc2>
 8000c96:	2d00      	cmp	r5, #0
 8000c98:	f000 80ef 	beq.w	8000e7a <__udivmoddi4+0x292>
 8000c9c:	2600      	movs	r6, #0
 8000c9e:	e9c5 0100 	strd	r0, r1, [r5]
 8000ca2:	4630      	mov	r0, r6
 8000ca4:	4631      	mov	r1, r6
 8000ca6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000caa:	fab3 f683 	clz	r6, r3
 8000cae:	2e00      	cmp	r6, #0
 8000cb0:	d14a      	bne.n	8000d48 <__udivmoddi4+0x160>
 8000cb2:	428b      	cmp	r3, r1
 8000cb4:	d302      	bcc.n	8000cbc <__udivmoddi4+0xd4>
 8000cb6:	4282      	cmp	r2, r0
 8000cb8:	f200 80f9 	bhi.w	8000eae <__udivmoddi4+0x2c6>
 8000cbc:	1a84      	subs	r4, r0, r2
 8000cbe:	eb61 0303 	sbc.w	r3, r1, r3
 8000cc2:	2001      	movs	r0, #1
 8000cc4:	469e      	mov	lr, r3
 8000cc6:	2d00      	cmp	r5, #0
 8000cc8:	d0e0      	beq.n	8000c8c <__udivmoddi4+0xa4>
 8000cca:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cce:	e7dd      	b.n	8000c8c <__udivmoddi4+0xa4>
 8000cd0:	b902      	cbnz	r2, 8000cd4 <__udivmoddi4+0xec>
 8000cd2:	deff      	udf	#255	; 0xff
 8000cd4:	fab2 f282 	clz	r2, r2
 8000cd8:	2a00      	cmp	r2, #0
 8000cda:	f040 8092 	bne.w	8000e02 <__udivmoddi4+0x21a>
 8000cde:	eba1 010c 	sub.w	r1, r1, ip
 8000ce2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ce6:	fa1f fe8c 	uxth.w	lr, ip
 8000cea:	2601      	movs	r6, #1
 8000cec:	0c20      	lsrs	r0, r4, #16
 8000cee:	fbb1 f3f7 	udiv	r3, r1, r7
 8000cf2:	fb07 1113 	mls	r1, r7, r3, r1
 8000cf6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000cfa:	fb0e f003 	mul.w	r0, lr, r3
 8000cfe:	4288      	cmp	r0, r1
 8000d00:	d908      	bls.n	8000d14 <__udivmoddi4+0x12c>
 8000d02:	eb1c 0101 	adds.w	r1, ip, r1
 8000d06:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000d0a:	d202      	bcs.n	8000d12 <__udivmoddi4+0x12a>
 8000d0c:	4288      	cmp	r0, r1
 8000d0e:	f200 80cb 	bhi.w	8000ea8 <__udivmoddi4+0x2c0>
 8000d12:	4643      	mov	r3, r8
 8000d14:	1a09      	subs	r1, r1, r0
 8000d16:	b2a4      	uxth	r4, r4
 8000d18:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d1c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d20:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d24:	fb0e fe00 	mul.w	lr, lr, r0
 8000d28:	45a6      	cmp	lr, r4
 8000d2a:	d908      	bls.n	8000d3e <__udivmoddi4+0x156>
 8000d2c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d30:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000d34:	d202      	bcs.n	8000d3c <__udivmoddi4+0x154>
 8000d36:	45a6      	cmp	lr, r4
 8000d38:	f200 80bb 	bhi.w	8000eb2 <__udivmoddi4+0x2ca>
 8000d3c:	4608      	mov	r0, r1
 8000d3e:	eba4 040e 	sub.w	r4, r4, lr
 8000d42:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d46:	e79c      	b.n	8000c82 <__udivmoddi4+0x9a>
 8000d48:	f1c6 0720 	rsb	r7, r6, #32
 8000d4c:	40b3      	lsls	r3, r6
 8000d4e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d52:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d56:	fa20 f407 	lsr.w	r4, r0, r7
 8000d5a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d5e:	431c      	orrs	r4, r3
 8000d60:	40f9      	lsrs	r1, r7
 8000d62:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d66:	fa00 f306 	lsl.w	r3, r0, r6
 8000d6a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d6e:	0c20      	lsrs	r0, r4, #16
 8000d70:	fa1f fe8c 	uxth.w	lr, ip
 8000d74:	fb09 1118 	mls	r1, r9, r8, r1
 8000d78:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d7c:	fb08 f00e 	mul.w	r0, r8, lr
 8000d80:	4288      	cmp	r0, r1
 8000d82:	fa02 f206 	lsl.w	r2, r2, r6
 8000d86:	d90b      	bls.n	8000da0 <__udivmoddi4+0x1b8>
 8000d88:	eb1c 0101 	adds.w	r1, ip, r1
 8000d8c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000d90:	f080 8088 	bcs.w	8000ea4 <__udivmoddi4+0x2bc>
 8000d94:	4288      	cmp	r0, r1
 8000d96:	f240 8085 	bls.w	8000ea4 <__udivmoddi4+0x2bc>
 8000d9a:	f1a8 0802 	sub.w	r8, r8, #2
 8000d9e:	4461      	add	r1, ip
 8000da0:	1a09      	subs	r1, r1, r0
 8000da2:	b2a4      	uxth	r4, r4
 8000da4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000da8:	fb09 1110 	mls	r1, r9, r0, r1
 8000dac:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000db0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000db4:	458e      	cmp	lr, r1
 8000db6:	d908      	bls.n	8000dca <__udivmoddi4+0x1e2>
 8000db8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dbc:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000dc0:	d26c      	bcs.n	8000e9c <__udivmoddi4+0x2b4>
 8000dc2:	458e      	cmp	lr, r1
 8000dc4:	d96a      	bls.n	8000e9c <__udivmoddi4+0x2b4>
 8000dc6:	3802      	subs	r0, #2
 8000dc8:	4461      	add	r1, ip
 8000dca:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dce:	fba0 9402 	umull	r9, r4, r0, r2
 8000dd2:	eba1 010e 	sub.w	r1, r1, lr
 8000dd6:	42a1      	cmp	r1, r4
 8000dd8:	46c8      	mov	r8, r9
 8000dda:	46a6      	mov	lr, r4
 8000ddc:	d356      	bcc.n	8000e8c <__udivmoddi4+0x2a4>
 8000dde:	d053      	beq.n	8000e88 <__udivmoddi4+0x2a0>
 8000de0:	b15d      	cbz	r5, 8000dfa <__udivmoddi4+0x212>
 8000de2:	ebb3 0208 	subs.w	r2, r3, r8
 8000de6:	eb61 010e 	sbc.w	r1, r1, lr
 8000dea:	fa01 f707 	lsl.w	r7, r1, r7
 8000dee:	fa22 f306 	lsr.w	r3, r2, r6
 8000df2:	40f1      	lsrs	r1, r6
 8000df4:	431f      	orrs	r7, r3
 8000df6:	e9c5 7100 	strd	r7, r1, [r5]
 8000dfa:	2600      	movs	r6, #0
 8000dfc:	4631      	mov	r1, r6
 8000dfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e02:	f1c2 0320 	rsb	r3, r2, #32
 8000e06:	40d8      	lsrs	r0, r3
 8000e08:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e0c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e10:	4091      	lsls	r1, r2
 8000e12:	4301      	orrs	r1, r0
 8000e14:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e18:	fa1f fe8c 	uxth.w	lr, ip
 8000e1c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e20:	fb07 3610 	mls	r6, r7, r0, r3
 8000e24:	0c0b      	lsrs	r3, r1, #16
 8000e26:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e2a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e2e:	429e      	cmp	r6, r3
 8000e30:	fa04 f402 	lsl.w	r4, r4, r2
 8000e34:	d908      	bls.n	8000e48 <__udivmoddi4+0x260>
 8000e36:	eb1c 0303 	adds.w	r3, ip, r3
 8000e3a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000e3e:	d22f      	bcs.n	8000ea0 <__udivmoddi4+0x2b8>
 8000e40:	429e      	cmp	r6, r3
 8000e42:	d92d      	bls.n	8000ea0 <__udivmoddi4+0x2b8>
 8000e44:	3802      	subs	r0, #2
 8000e46:	4463      	add	r3, ip
 8000e48:	1b9b      	subs	r3, r3, r6
 8000e4a:	b289      	uxth	r1, r1
 8000e4c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e50:	fb07 3316 	mls	r3, r7, r6, r3
 8000e54:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e58:	fb06 f30e 	mul.w	r3, r6, lr
 8000e5c:	428b      	cmp	r3, r1
 8000e5e:	d908      	bls.n	8000e72 <__udivmoddi4+0x28a>
 8000e60:	eb1c 0101 	adds.w	r1, ip, r1
 8000e64:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000e68:	d216      	bcs.n	8000e98 <__udivmoddi4+0x2b0>
 8000e6a:	428b      	cmp	r3, r1
 8000e6c:	d914      	bls.n	8000e98 <__udivmoddi4+0x2b0>
 8000e6e:	3e02      	subs	r6, #2
 8000e70:	4461      	add	r1, ip
 8000e72:	1ac9      	subs	r1, r1, r3
 8000e74:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e78:	e738      	b.n	8000cec <__udivmoddi4+0x104>
 8000e7a:	462e      	mov	r6, r5
 8000e7c:	4628      	mov	r0, r5
 8000e7e:	e705      	b.n	8000c8c <__udivmoddi4+0xa4>
 8000e80:	4606      	mov	r6, r0
 8000e82:	e6e3      	b.n	8000c4c <__udivmoddi4+0x64>
 8000e84:	4618      	mov	r0, r3
 8000e86:	e6f8      	b.n	8000c7a <__udivmoddi4+0x92>
 8000e88:	454b      	cmp	r3, r9
 8000e8a:	d2a9      	bcs.n	8000de0 <__udivmoddi4+0x1f8>
 8000e8c:	ebb9 0802 	subs.w	r8, r9, r2
 8000e90:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e94:	3801      	subs	r0, #1
 8000e96:	e7a3      	b.n	8000de0 <__udivmoddi4+0x1f8>
 8000e98:	4646      	mov	r6, r8
 8000e9a:	e7ea      	b.n	8000e72 <__udivmoddi4+0x28a>
 8000e9c:	4620      	mov	r0, r4
 8000e9e:	e794      	b.n	8000dca <__udivmoddi4+0x1e2>
 8000ea0:	4640      	mov	r0, r8
 8000ea2:	e7d1      	b.n	8000e48 <__udivmoddi4+0x260>
 8000ea4:	46d0      	mov	r8, sl
 8000ea6:	e77b      	b.n	8000da0 <__udivmoddi4+0x1b8>
 8000ea8:	3b02      	subs	r3, #2
 8000eaa:	4461      	add	r1, ip
 8000eac:	e732      	b.n	8000d14 <__udivmoddi4+0x12c>
 8000eae:	4630      	mov	r0, r6
 8000eb0:	e709      	b.n	8000cc6 <__udivmoddi4+0xde>
 8000eb2:	4464      	add	r4, ip
 8000eb4:	3802      	subs	r0, #2
 8000eb6:	e742      	b.n	8000d3e <__udivmoddi4+0x156>

08000eb8 <__aeabi_idiv0>:
 8000eb8:	4770      	bx	lr
 8000eba:	bf00      	nop

08000ebc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b088      	sub	sp, #32
 8000ec0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ec2:	f000 fdc3 	bl	8001a4c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ec6:	f000 f8a7 	bl	8001018 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000eca:	f000 fa85 	bl	80013d8 <MX_GPIO_Init>
  MX_SPI1_Init();
 8000ece:	f000 f95f 	bl	8001190 <MX_SPI1_Init>
  MX_SPI2_Init();
 8000ed2:	f000 f993 	bl	80011fc <MX_SPI2_Init>
  MX_SPI3_Init();
 8000ed6:	f000 f9c7 	bl	8001268 <MX_SPI3_Init>
  MX_ADC1_Init();
 8000eda:	f000 f907 	bl	80010ec <MX_ADC1_Init>
  MX_TIM3_Init();
 8000ede:	f000 f9f9 	bl	80012d4 <MX_TIM3_Init>
  MX_USB_DEVICE_Init();
 8000ee2:	f007 fcd3 	bl	800888c <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8000ee6:	2100      	movs	r1, #0
 8000ee8:	4846      	ldr	r0, [pc, #280]	; (8001004 <main+0x148>)
 8000eea:	f003 fb45 	bl	8004578 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8000eee:	2104      	movs	r1, #4
 8000ef0:	4844      	ldr	r0, [pc, #272]	; (8001004 <main+0x148>)
 8000ef2:	f003 fb41 	bl	8004578 <HAL_TIM_PWM_Start>
  float duty_cycle = 4;
 8000ef6:	f04f 4381 	mov.w	r3, #1082130432	; 0x40800000
 8000efa:	61fb      	str	r3, [r7, #28]
  int reverse = 0;
 8000efc:	2300      	movs	r3, #0
 8000efe:	61bb      	str	r3, [r7, #24]

		// 5% duty cycle minimum, 10% maximum
		// 16 bit, 65536 increments

		// arr = 200, duty cycle = ccr / arr * 100
		if (duty_cycle > 11) {
 8000f00:	edd7 7a07 	vldr	s15, [r7, #28]
 8000f04:	eeb2 7a06 	vmov.f32	s14, #38	; 0x41300000  11.0
 8000f08:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000f0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f10:	dd04      	ble.n	8000f1c <main+0x60>
			reverse = 1;
 8000f12:	2301      	movs	r3, #1
 8000f14:	61bb      	str	r3, [r7, #24]
			duty_cycle = 11-3.5;
 8000f16:	4b3c      	ldr	r3, [pc, #240]	; (8001008 <main+0x14c>)
 8000f18:	61fb      	str	r3, [r7, #28]
 8000f1a:	e00c      	b.n	8000f36 <main+0x7a>
		} else if (duty_cycle < 4) {
 8000f1c:	edd7 7a07 	vldr	s15, [r7, #28]
 8000f20:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8000f24:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000f28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f2c:	d503      	bpl.n	8000f36 <main+0x7a>
			reverse = 0;
 8000f2e:	2300      	movs	r3, #0
 8000f30:	61bb      	str	r3, [r7, #24]
			duty_cycle = 4+3.5;
 8000f32:	4b35      	ldr	r3, [pc, #212]	; (8001008 <main+0x14c>)
 8000f34:	61fb      	str	r3, [r7, #28]
		}

		sprintf(str_buff, "Cycle: %.1f%%\r\n", duty_cycle);
 8000f36:	69f8      	ldr	r0, [r7, #28]
 8000f38:	f7ff fb0e 	bl	8000558 <__aeabi_f2d>
 8000f3c:	4602      	mov	r2, r0
 8000f3e:	460b      	mov	r3, r1
 8000f40:	1d38      	adds	r0, r7, #4
 8000f42:	4932      	ldr	r1, [pc, #200]	; (800100c <main+0x150>)
 8000f44:	f008 fe5c 	bl	8009c00 <siprintf>
		CDC_Transmit_FS(str_buff, strlen(str_buff));
 8000f48:	1d3b      	adds	r3, r7, #4
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	f7ff f948 	bl	80001e0 <strlen>
 8000f50:	4603      	mov	r3, r0
 8000f52:	b29a      	uxth	r2, r3
 8000f54:	1d3b      	adds	r3, r7, #4
 8000f56:	4611      	mov	r1, r2
 8000f58:	4618      	mov	r0, r3
 8000f5a:	f007 fd55 	bl	8008a08 <CDC_Transmit_FS>

		htim3.Instance->CCR1 = duty_cycle * 200 / 100;
 8000f5e:	edd7 7a07 	vldr	s15, [r7, #28]
 8000f62:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8001010 <main+0x154>
 8000f66:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000f6a:	eddf 6a2a 	vldr	s13, [pc, #168]	; 8001014 <main+0x158>
 8000f6e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f72:	4b24      	ldr	r3, [pc, #144]	; (8001004 <main+0x148>)
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000f7a:	ee17 2a90 	vmov	r2, s15
 8000f7e:	635a      	str	r2, [r3, #52]	; 0x34
		htim3.Instance->CCR2 = duty_cycle * 200 / 100;
 8000f80:	edd7 7a07 	vldr	s15, [r7, #28]
 8000f84:	ed9f 7a22 	vldr	s14, [pc, #136]	; 8001010 <main+0x154>
 8000f88:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000f8c:	eddf 6a21 	vldr	s13, [pc, #132]	; 8001014 <main+0x158>
 8000f90:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f94:	4b1b      	ldr	r3, [pc, #108]	; (8001004 <main+0x148>)
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000f9c:	ee17 2a90 	vmov	r2, s15
 8000fa0:	639a      	str	r2, [r3, #56]	; 0x38

		if (reverse) {
 8000fa2:	69bb      	ldr	r3, [r7, #24]
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d008      	beq.n	8000fba <main+0xfe>
			duty_cycle -= 3.5;
 8000fa8:	edd7 7a07 	vldr	s15, [r7, #28]
 8000fac:	eeb0 7a0c 	vmov.f32	s14, #12	; 0x40600000  3.5
 8000fb0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000fb4:	edc7 7a07 	vstr	s15, [r7, #28]
 8000fb8:	e007      	b.n	8000fca <main+0x10e>
		} else {
			duty_cycle += 3.5;
 8000fba:	edd7 7a07 	vldr	s15, [r7, #28]
 8000fbe:	eeb0 7a0c 	vmov.f32	s14, #12	; 0x40600000  3.5
 8000fc2:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000fc6:	edc7 7a07 	vstr	s15, [r7, #28]
		}

		if (duty_cycle > 11) {
 8000fca:	edd7 7a07 	vldr	s15, [r7, #28]
 8000fce:	eeb2 7a06 	vmov.f32	s14, #38	; 0x41300000  11.0
 8000fd2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000fd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fda:	dd02      	ble.n	8000fe2 <main+0x126>
			reverse = 1;
 8000fdc:	2301      	movs	r3, #1
 8000fde:	61bb      	str	r3, [r7, #24]
 8000fe0:	e00a      	b.n	8000ff8 <main+0x13c>
		} else if (duty_cycle < 4) {
 8000fe2:	edd7 7a07 	vldr	s15, [r7, #28]
 8000fe6:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8000fea:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000fee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ff2:	d501      	bpl.n	8000ff8 <main+0x13c>
			reverse = 0;
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	61bb      	str	r3, [r7, #24]
		}

		HAL_Delay(300);
 8000ff8:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000ffc:	f000 fd98 	bl	8001b30 <HAL_Delay>
		if (duty_cycle > 11) {
 8001000:	e77e      	b.n	8000f00 <main+0x44>
 8001002:	bf00      	nop
 8001004:	20000438 	.word	0x20000438
 8001008:	40f00000 	.word	0x40f00000
 800100c:	0800c0f0 	.word	0x0800c0f0
 8001010:	43480000 	.word	0x43480000
 8001014:	42c80000 	.word	0x42c80000

08001018 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b094      	sub	sp, #80	; 0x50
 800101c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800101e:	f107 0320 	add.w	r3, r7, #32
 8001022:	2230      	movs	r2, #48	; 0x30
 8001024:	2100      	movs	r1, #0
 8001026:	4618      	mov	r0, r3
 8001028:	f008 f978 	bl	800931c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800102c:	f107 030c 	add.w	r3, r7, #12
 8001030:	2200      	movs	r2, #0
 8001032:	601a      	str	r2, [r3, #0]
 8001034:	605a      	str	r2, [r3, #4]
 8001036:	609a      	str	r2, [r3, #8]
 8001038:	60da      	str	r2, [r3, #12]
 800103a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800103c:	2300      	movs	r3, #0
 800103e:	60bb      	str	r3, [r7, #8]
 8001040:	4b28      	ldr	r3, [pc, #160]	; (80010e4 <SystemClock_Config+0xcc>)
 8001042:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001044:	4a27      	ldr	r2, [pc, #156]	; (80010e4 <SystemClock_Config+0xcc>)
 8001046:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800104a:	6413      	str	r3, [r2, #64]	; 0x40
 800104c:	4b25      	ldr	r3, [pc, #148]	; (80010e4 <SystemClock_Config+0xcc>)
 800104e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001050:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001054:	60bb      	str	r3, [r7, #8]
 8001056:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001058:	2300      	movs	r3, #0
 800105a:	607b      	str	r3, [r7, #4]
 800105c:	4b22      	ldr	r3, [pc, #136]	; (80010e8 <SystemClock_Config+0xd0>)
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	4a21      	ldr	r2, [pc, #132]	; (80010e8 <SystemClock_Config+0xd0>)
 8001062:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001066:	6013      	str	r3, [r2, #0]
 8001068:	4b1f      	ldr	r3, [pc, #124]	; (80010e8 <SystemClock_Config+0xd0>)
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001070:	607b      	str	r3, [r7, #4]
 8001072:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001074:	2301      	movs	r3, #1
 8001076:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001078:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800107c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800107e:	2302      	movs	r3, #2
 8001080:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001082:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001086:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 12;
 8001088:	230c      	movs	r3, #12
 800108a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 384;
 800108c:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8001090:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001092:	2304      	movs	r3, #4
 8001094:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8001096:	2308      	movs	r3, #8
 8001098:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800109a:	f107 0320 	add.w	r3, r7, #32
 800109e:	4618      	mov	r0, r3
 80010a0:	f002 fd08 	bl	8003ab4 <HAL_RCC_OscConfig>
 80010a4:	4603      	mov	r3, r0
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d001      	beq.n	80010ae <SystemClock_Config+0x96>
  {
    Error_Handler();
 80010aa:	f000 fa15 	bl	80014d8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010ae:	230f      	movs	r3, #15
 80010b0:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010b2:	2302      	movs	r3, #2
 80010b4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010b6:	2300      	movs	r3, #0
 80010b8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80010ba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80010be:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010c0:	2300      	movs	r3, #0
 80010c2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80010c4:	f107 030c 	add.w	r3, r7, #12
 80010c8:	2103      	movs	r1, #3
 80010ca:	4618      	mov	r0, r3
 80010cc:	f002 ff6a 	bl	8003fa4 <HAL_RCC_ClockConfig>
 80010d0:	4603      	mov	r3, r0
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d001      	beq.n	80010da <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80010d6:	f000 f9ff 	bl	80014d8 <Error_Handler>
  }
}
 80010da:	bf00      	nop
 80010dc:	3750      	adds	r7, #80	; 0x50
 80010de:	46bd      	mov	sp, r7
 80010e0:	bd80      	pop	{r7, pc}
 80010e2:	bf00      	nop
 80010e4:	40023800 	.word	0x40023800
 80010e8:	40007000 	.word	0x40007000

080010ec <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b084      	sub	sp, #16
 80010f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80010f2:	463b      	mov	r3, r7
 80010f4:	2200      	movs	r2, #0
 80010f6:	601a      	str	r2, [r3, #0]
 80010f8:	605a      	str	r2, [r3, #4]
 80010fa:	609a      	str	r2, [r3, #8]
 80010fc:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80010fe:	4b21      	ldr	r3, [pc, #132]	; (8001184 <MX_ADC1_Init+0x98>)
 8001100:	4a21      	ldr	r2, [pc, #132]	; (8001188 <MX_ADC1_Init+0x9c>)
 8001102:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001104:	4b1f      	ldr	r3, [pc, #124]	; (8001184 <MX_ADC1_Init+0x98>)
 8001106:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800110a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800110c:	4b1d      	ldr	r3, [pc, #116]	; (8001184 <MX_ADC1_Init+0x98>)
 800110e:	2200      	movs	r2, #0
 8001110:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001112:	4b1c      	ldr	r3, [pc, #112]	; (8001184 <MX_ADC1_Init+0x98>)
 8001114:	2200      	movs	r2, #0
 8001116:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001118:	4b1a      	ldr	r3, [pc, #104]	; (8001184 <MX_ADC1_Init+0x98>)
 800111a:	2200      	movs	r2, #0
 800111c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800111e:	4b19      	ldr	r3, [pc, #100]	; (8001184 <MX_ADC1_Init+0x98>)
 8001120:	2200      	movs	r2, #0
 8001122:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001126:	4b17      	ldr	r3, [pc, #92]	; (8001184 <MX_ADC1_Init+0x98>)
 8001128:	2200      	movs	r2, #0
 800112a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800112c:	4b15      	ldr	r3, [pc, #84]	; (8001184 <MX_ADC1_Init+0x98>)
 800112e:	4a17      	ldr	r2, [pc, #92]	; (800118c <MX_ADC1_Init+0xa0>)
 8001130:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001132:	4b14      	ldr	r3, [pc, #80]	; (8001184 <MX_ADC1_Init+0x98>)
 8001134:	2200      	movs	r2, #0
 8001136:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001138:	4b12      	ldr	r3, [pc, #72]	; (8001184 <MX_ADC1_Init+0x98>)
 800113a:	2201      	movs	r2, #1
 800113c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800113e:	4b11      	ldr	r3, [pc, #68]	; (8001184 <MX_ADC1_Init+0x98>)
 8001140:	2200      	movs	r2, #0
 8001142:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001146:	4b0f      	ldr	r3, [pc, #60]	; (8001184 <MX_ADC1_Init+0x98>)
 8001148:	2201      	movs	r2, #1
 800114a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800114c:	480d      	ldr	r0, [pc, #52]	; (8001184 <MX_ADC1_Init+0x98>)
 800114e:	f000 fd13 	bl	8001b78 <HAL_ADC_Init>
 8001152:	4603      	mov	r3, r0
 8001154:	2b00      	cmp	r3, #0
 8001156:	d001      	beq.n	800115c <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001158:	f000 f9be 	bl	80014d8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800115c:	2302      	movs	r3, #2
 800115e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001160:	2301      	movs	r3, #1
 8001162:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001164:	2300      	movs	r3, #0
 8001166:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001168:	463b      	mov	r3, r7
 800116a:	4619      	mov	r1, r3
 800116c:	4805      	ldr	r0, [pc, #20]	; (8001184 <MX_ADC1_Init+0x98>)
 800116e:	f000 fd47 	bl	8001c00 <HAL_ADC_ConfigChannel>
 8001172:	4603      	mov	r3, r0
 8001174:	2b00      	cmp	r3, #0
 8001176:	d001      	beq.n	800117c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001178:	f000 f9ae 	bl	80014d8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800117c:	bf00      	nop
 800117e:	3710      	adds	r7, #16
 8001180:	46bd      	mov	sp, r7
 8001182:	bd80      	pop	{r7, pc}
 8001184:	200002e8 	.word	0x200002e8
 8001188:	40012000 	.word	0x40012000
 800118c:	0f000001 	.word	0x0f000001

08001190 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001194:	4b17      	ldr	r3, [pc, #92]	; (80011f4 <MX_SPI1_Init+0x64>)
 8001196:	4a18      	ldr	r2, [pc, #96]	; (80011f8 <MX_SPI1_Init+0x68>)
 8001198:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800119a:	4b16      	ldr	r3, [pc, #88]	; (80011f4 <MX_SPI1_Init+0x64>)
 800119c:	f44f 7282 	mov.w	r2, #260	; 0x104
 80011a0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80011a2:	4b14      	ldr	r3, [pc, #80]	; (80011f4 <MX_SPI1_Init+0x64>)
 80011a4:	2200      	movs	r2, #0
 80011a6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80011a8:	4b12      	ldr	r3, [pc, #72]	; (80011f4 <MX_SPI1_Init+0x64>)
 80011aa:	2200      	movs	r2, #0
 80011ac:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80011ae:	4b11      	ldr	r3, [pc, #68]	; (80011f4 <MX_SPI1_Init+0x64>)
 80011b0:	2200      	movs	r2, #0
 80011b2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80011b4:	4b0f      	ldr	r3, [pc, #60]	; (80011f4 <MX_SPI1_Init+0x64>)
 80011b6:	2200      	movs	r2, #0
 80011b8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80011ba:	4b0e      	ldr	r3, [pc, #56]	; (80011f4 <MX_SPI1_Init+0x64>)
 80011bc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80011c0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80011c2:	4b0c      	ldr	r3, [pc, #48]	; (80011f4 <MX_SPI1_Init+0x64>)
 80011c4:	2218      	movs	r2, #24
 80011c6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80011c8:	4b0a      	ldr	r3, [pc, #40]	; (80011f4 <MX_SPI1_Init+0x64>)
 80011ca:	2200      	movs	r2, #0
 80011cc:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80011ce:	4b09      	ldr	r3, [pc, #36]	; (80011f4 <MX_SPI1_Init+0x64>)
 80011d0:	2200      	movs	r2, #0
 80011d2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80011d4:	4b07      	ldr	r3, [pc, #28]	; (80011f4 <MX_SPI1_Init+0x64>)
 80011d6:	2200      	movs	r2, #0
 80011d8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80011da:	4b06      	ldr	r3, [pc, #24]	; (80011f4 <MX_SPI1_Init+0x64>)
 80011dc:	220a      	movs	r2, #10
 80011de:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80011e0:	4804      	ldr	r0, [pc, #16]	; (80011f4 <MX_SPI1_Init+0x64>)
 80011e2:	f003 f897 	bl	8004314 <HAL_SPI_Init>
 80011e6:	4603      	mov	r3, r0
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d001      	beq.n	80011f0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80011ec:	f000 f974 	bl	80014d8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80011f0:	bf00      	nop
 80011f2:	bd80      	pop	{r7, pc}
 80011f4:	20000330 	.word	0x20000330
 80011f8:	40013000 	.word	0x40013000

080011fc <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001200:	4b17      	ldr	r3, [pc, #92]	; (8001260 <MX_SPI2_Init+0x64>)
 8001202:	4a18      	ldr	r2, [pc, #96]	; (8001264 <MX_SPI2_Init+0x68>)
 8001204:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001206:	4b16      	ldr	r3, [pc, #88]	; (8001260 <MX_SPI2_Init+0x64>)
 8001208:	f44f 7282 	mov.w	r2, #260	; 0x104
 800120c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800120e:	4b14      	ldr	r3, [pc, #80]	; (8001260 <MX_SPI2_Init+0x64>)
 8001210:	2200      	movs	r2, #0
 8001212:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001214:	4b12      	ldr	r3, [pc, #72]	; (8001260 <MX_SPI2_Init+0x64>)
 8001216:	2200      	movs	r2, #0
 8001218:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800121a:	4b11      	ldr	r3, [pc, #68]	; (8001260 <MX_SPI2_Init+0x64>)
 800121c:	2200      	movs	r2, #0
 800121e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001220:	4b0f      	ldr	r3, [pc, #60]	; (8001260 <MX_SPI2_Init+0x64>)
 8001222:	2200      	movs	r2, #0
 8001224:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001226:	4b0e      	ldr	r3, [pc, #56]	; (8001260 <MX_SPI2_Init+0x64>)
 8001228:	f44f 7200 	mov.w	r2, #512	; 0x200
 800122c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800122e:	4b0c      	ldr	r3, [pc, #48]	; (8001260 <MX_SPI2_Init+0x64>)
 8001230:	2220      	movs	r2, #32
 8001232:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001234:	4b0a      	ldr	r3, [pc, #40]	; (8001260 <MX_SPI2_Init+0x64>)
 8001236:	2200      	movs	r2, #0
 8001238:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800123a:	4b09      	ldr	r3, [pc, #36]	; (8001260 <MX_SPI2_Init+0x64>)
 800123c:	2200      	movs	r2, #0
 800123e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001240:	4b07      	ldr	r3, [pc, #28]	; (8001260 <MX_SPI2_Init+0x64>)
 8001242:	2200      	movs	r2, #0
 8001244:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001246:	4b06      	ldr	r3, [pc, #24]	; (8001260 <MX_SPI2_Init+0x64>)
 8001248:	220a      	movs	r2, #10
 800124a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800124c:	4804      	ldr	r0, [pc, #16]	; (8001260 <MX_SPI2_Init+0x64>)
 800124e:	f003 f861 	bl	8004314 <HAL_SPI_Init>
 8001252:	4603      	mov	r3, r0
 8001254:	2b00      	cmp	r3, #0
 8001256:	d001      	beq.n	800125c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001258:	f000 f93e 	bl	80014d8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800125c:	bf00      	nop
 800125e:	bd80      	pop	{r7, pc}
 8001260:	20000388 	.word	0x20000388
 8001264:	40003800 	.word	0x40003800

08001268 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 800126c:	4b17      	ldr	r3, [pc, #92]	; (80012cc <MX_SPI3_Init+0x64>)
 800126e:	4a18      	ldr	r2, [pc, #96]	; (80012d0 <MX_SPI3_Init+0x68>)
 8001270:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001272:	4b16      	ldr	r3, [pc, #88]	; (80012cc <MX_SPI3_Init+0x64>)
 8001274:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001278:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800127a:	4b14      	ldr	r3, [pc, #80]	; (80012cc <MX_SPI3_Init+0x64>)
 800127c:	2200      	movs	r2, #0
 800127e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001280:	4b12      	ldr	r3, [pc, #72]	; (80012cc <MX_SPI3_Init+0x64>)
 8001282:	2200      	movs	r2, #0
 8001284:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001286:	4b11      	ldr	r3, [pc, #68]	; (80012cc <MX_SPI3_Init+0x64>)
 8001288:	2200      	movs	r2, #0
 800128a:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800128c:	4b0f      	ldr	r3, [pc, #60]	; (80012cc <MX_SPI3_Init+0x64>)
 800128e:	2200      	movs	r2, #0
 8001290:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001292:	4b0e      	ldr	r3, [pc, #56]	; (80012cc <MX_SPI3_Init+0x64>)
 8001294:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001298:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 800129a:	4b0c      	ldr	r3, [pc, #48]	; (80012cc <MX_SPI3_Init+0x64>)
 800129c:	2230      	movs	r2, #48	; 0x30
 800129e:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80012a0:	4b0a      	ldr	r3, [pc, #40]	; (80012cc <MX_SPI3_Init+0x64>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80012a6:	4b09      	ldr	r3, [pc, #36]	; (80012cc <MX_SPI3_Init+0x64>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80012ac:	4b07      	ldr	r3, [pc, #28]	; (80012cc <MX_SPI3_Init+0x64>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 80012b2:	4b06      	ldr	r3, [pc, #24]	; (80012cc <MX_SPI3_Init+0x64>)
 80012b4:	220a      	movs	r2, #10
 80012b6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80012b8:	4804      	ldr	r0, [pc, #16]	; (80012cc <MX_SPI3_Init+0x64>)
 80012ba:	f003 f82b 	bl	8004314 <HAL_SPI_Init>
 80012be:	4603      	mov	r3, r0
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d001      	beq.n	80012c8 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 80012c4:	f000 f908 	bl	80014d8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80012c8:	bf00      	nop
 80012ca:	bd80      	pop	{r7, pc}
 80012cc:	200003e0 	.word	0x200003e0
 80012d0:	40003c00 	.word	0x40003c00

080012d4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b08e      	sub	sp, #56	; 0x38
 80012d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80012da:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80012de:	2200      	movs	r2, #0
 80012e0:	601a      	str	r2, [r3, #0]
 80012e2:	605a      	str	r2, [r3, #4]
 80012e4:	609a      	str	r2, [r3, #8]
 80012e6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012e8:	f107 0320 	add.w	r3, r7, #32
 80012ec:	2200      	movs	r2, #0
 80012ee:	601a      	str	r2, [r3, #0]
 80012f0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80012f2:	1d3b      	adds	r3, r7, #4
 80012f4:	2200      	movs	r2, #0
 80012f6:	601a      	str	r2, [r3, #0]
 80012f8:	605a      	str	r2, [r3, #4]
 80012fa:	609a      	str	r2, [r3, #8]
 80012fc:	60da      	str	r2, [r3, #12]
 80012fe:	611a      	str	r2, [r3, #16]
 8001300:	615a      	str	r2, [r3, #20]
 8001302:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001304:	4b32      	ldr	r3, [pc, #200]	; (80013d0 <MX_TIM3_Init+0xfc>)
 8001306:	4a33      	ldr	r2, [pc, #204]	; (80013d4 <MX_TIM3_Init+0x100>)
 8001308:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 9600-1;
 800130a:	4b31      	ldr	r3, [pc, #196]	; (80013d0 <MX_TIM3_Init+0xfc>)
 800130c:	f242 527f 	movw	r2, #9599	; 0x257f
 8001310:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001312:	4b2f      	ldr	r3, [pc, #188]	; (80013d0 <MX_TIM3_Init+0xfc>)
 8001314:	2200      	movs	r2, #0
 8001316:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 200-1;
 8001318:	4b2d      	ldr	r3, [pc, #180]	; (80013d0 <MX_TIM3_Init+0xfc>)
 800131a:	22c7      	movs	r2, #199	; 0xc7
 800131c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800131e:	4b2c      	ldr	r3, [pc, #176]	; (80013d0 <MX_TIM3_Init+0xfc>)
 8001320:	2200      	movs	r2, #0
 8001322:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001324:	4b2a      	ldr	r3, [pc, #168]	; (80013d0 <MX_TIM3_Init+0xfc>)
 8001326:	2200      	movs	r2, #0
 8001328:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800132a:	4829      	ldr	r0, [pc, #164]	; (80013d0 <MX_TIM3_Init+0xfc>)
 800132c:	f003 f87b 	bl	8004426 <HAL_TIM_Base_Init>
 8001330:	4603      	mov	r3, r0
 8001332:	2b00      	cmp	r3, #0
 8001334:	d001      	beq.n	800133a <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8001336:	f000 f8cf 	bl	80014d8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800133a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800133e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001340:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001344:	4619      	mov	r1, r3
 8001346:	4822      	ldr	r0, [pc, #136]	; (80013d0 <MX_TIM3_Init+0xfc>)
 8001348:	f003 fa88 	bl	800485c <HAL_TIM_ConfigClockSource>
 800134c:	4603      	mov	r3, r0
 800134e:	2b00      	cmp	r3, #0
 8001350:	d001      	beq.n	8001356 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8001352:	f000 f8c1 	bl	80014d8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001356:	481e      	ldr	r0, [pc, #120]	; (80013d0 <MX_TIM3_Init+0xfc>)
 8001358:	f003 f8b4 	bl	80044c4 <HAL_TIM_PWM_Init>
 800135c:	4603      	mov	r3, r0
 800135e:	2b00      	cmp	r3, #0
 8001360:	d001      	beq.n	8001366 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8001362:	f000 f8b9 	bl	80014d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001366:	2300      	movs	r3, #0
 8001368:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800136a:	2300      	movs	r3, #0
 800136c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800136e:	f107 0320 	add.w	r3, r7, #32
 8001372:	4619      	mov	r1, r3
 8001374:	4816      	ldr	r0, [pc, #88]	; (80013d0 <MX_TIM3_Init+0xfc>)
 8001376:	f003 fe05 	bl	8004f84 <HAL_TIMEx_MasterConfigSynchronization>
 800137a:	4603      	mov	r3, r0
 800137c:	2b00      	cmp	r3, #0
 800137e:	d001      	beq.n	8001384 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001380:	f000 f8aa 	bl	80014d8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001384:	2360      	movs	r3, #96	; 0x60
 8001386:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001388:	2300      	movs	r3, #0
 800138a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800138c:	2300      	movs	r3, #0
 800138e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001390:	2300      	movs	r3, #0
 8001392:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001394:	1d3b      	adds	r3, r7, #4
 8001396:	2200      	movs	r2, #0
 8001398:	4619      	mov	r1, r3
 800139a:	480d      	ldr	r0, [pc, #52]	; (80013d0 <MX_TIM3_Init+0xfc>)
 800139c:	f003 f99c 	bl	80046d8 <HAL_TIM_PWM_ConfigChannel>
 80013a0:	4603      	mov	r3, r0
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d001      	beq.n	80013aa <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 80013a6:	f000 f897 	bl	80014d8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80013aa:	1d3b      	adds	r3, r7, #4
 80013ac:	2204      	movs	r2, #4
 80013ae:	4619      	mov	r1, r3
 80013b0:	4807      	ldr	r0, [pc, #28]	; (80013d0 <MX_TIM3_Init+0xfc>)
 80013b2:	f003 f991 	bl	80046d8 <HAL_TIM_PWM_ConfigChannel>
 80013b6:	4603      	mov	r3, r0
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d001      	beq.n	80013c0 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 80013bc:	f000 f88c 	bl	80014d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80013c0:	4803      	ldr	r0, [pc, #12]	; (80013d0 <MX_TIM3_Init+0xfc>)
 80013c2:	f000 f9d3 	bl	800176c <HAL_TIM_MspPostInit>

}
 80013c6:	bf00      	nop
 80013c8:	3738      	adds	r7, #56	; 0x38
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd80      	pop	{r7, pc}
 80013ce:	bf00      	nop
 80013d0:	20000438 	.word	0x20000438
 80013d4:	40000400 	.word	0x40000400

080013d8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b08a      	sub	sp, #40	; 0x28
 80013dc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013de:	f107 0314 	add.w	r3, r7, #20
 80013e2:	2200      	movs	r2, #0
 80013e4:	601a      	str	r2, [r3, #0]
 80013e6:	605a      	str	r2, [r3, #4]
 80013e8:	609a      	str	r2, [r3, #8]
 80013ea:	60da      	str	r2, [r3, #12]
 80013ec:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013ee:	2300      	movs	r3, #0
 80013f0:	613b      	str	r3, [r7, #16]
 80013f2:	4b36      	ldr	r3, [pc, #216]	; (80014cc <MX_GPIO_Init+0xf4>)
 80013f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013f6:	4a35      	ldr	r2, [pc, #212]	; (80014cc <MX_GPIO_Init+0xf4>)
 80013f8:	f043 0304 	orr.w	r3, r3, #4
 80013fc:	6313      	str	r3, [r2, #48]	; 0x30
 80013fe:	4b33      	ldr	r3, [pc, #204]	; (80014cc <MX_GPIO_Init+0xf4>)
 8001400:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001402:	f003 0304 	and.w	r3, r3, #4
 8001406:	613b      	str	r3, [r7, #16]
 8001408:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800140a:	2300      	movs	r3, #0
 800140c:	60fb      	str	r3, [r7, #12]
 800140e:	4b2f      	ldr	r3, [pc, #188]	; (80014cc <MX_GPIO_Init+0xf4>)
 8001410:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001412:	4a2e      	ldr	r2, [pc, #184]	; (80014cc <MX_GPIO_Init+0xf4>)
 8001414:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001418:	6313      	str	r3, [r2, #48]	; 0x30
 800141a:	4b2c      	ldr	r3, [pc, #176]	; (80014cc <MX_GPIO_Init+0xf4>)
 800141c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800141e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001422:	60fb      	str	r3, [r7, #12]
 8001424:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001426:	2300      	movs	r3, #0
 8001428:	60bb      	str	r3, [r7, #8]
 800142a:	4b28      	ldr	r3, [pc, #160]	; (80014cc <MX_GPIO_Init+0xf4>)
 800142c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800142e:	4a27      	ldr	r2, [pc, #156]	; (80014cc <MX_GPIO_Init+0xf4>)
 8001430:	f043 0301 	orr.w	r3, r3, #1
 8001434:	6313      	str	r3, [r2, #48]	; 0x30
 8001436:	4b25      	ldr	r3, [pc, #148]	; (80014cc <MX_GPIO_Init+0xf4>)
 8001438:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800143a:	f003 0301 	and.w	r3, r3, #1
 800143e:	60bb      	str	r3, [r7, #8]
 8001440:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001442:	2300      	movs	r3, #0
 8001444:	607b      	str	r3, [r7, #4]
 8001446:	4b21      	ldr	r3, [pc, #132]	; (80014cc <MX_GPIO_Init+0xf4>)
 8001448:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800144a:	4a20      	ldr	r2, [pc, #128]	; (80014cc <MX_GPIO_Init+0xf4>)
 800144c:	f043 0302 	orr.w	r3, r3, #2
 8001450:	6313      	str	r3, [r2, #48]	; 0x30
 8001452:	4b1e      	ldr	r3, [pc, #120]	; (80014cc <MX_GPIO_Init+0xf4>)
 8001454:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001456:	f003 0302 	and.w	r3, r3, #2
 800145a:	607b      	str	r3, [r7, #4]
 800145c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, RF_RESET_Pin|RF_CE_Pin|SD_CE_Pin, GPIO_PIN_RESET);
 800145e:	2200      	movs	r2, #0
 8001460:	210e      	movs	r1, #14
 8001462:	481b      	ldr	r0, [pc, #108]	; (80014d0 <MX_GPIO_Init+0xf8>)
 8001464:	f001 f890 	bl	8002588 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ACC_CE_Pin|GYR_CE_Pin|MAG_CE_Pin, GPIO_PIN_RESET);
 8001468:	2200      	movs	r2, #0
 800146a:	2107      	movs	r1, #7
 800146c:	4819      	ldr	r0, [pc, #100]	; (80014d4 <MX_GPIO_Init+0xfc>)
 800146e:	f001 f88b 	bl	8002588 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : RF_10O_Pin */
  GPIO_InitStruct.Pin = RF_10O_Pin;
 8001472:	2301      	movs	r3, #1
 8001474:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001476:	2300      	movs	r3, #0
 8001478:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800147a:	2300      	movs	r3, #0
 800147c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(RF_10O_GPIO_Port, &GPIO_InitStruct);
 800147e:	f107 0314 	add.w	r3, r7, #20
 8001482:	4619      	mov	r1, r3
 8001484:	4812      	ldr	r0, [pc, #72]	; (80014d0 <MX_GPIO_Init+0xf8>)
 8001486:	f000 fefb 	bl	8002280 <HAL_GPIO_Init>

  /*Configure GPIO pins : RF_RESET_Pin RF_CE_Pin SD_CE_Pin */
  GPIO_InitStruct.Pin = RF_RESET_Pin|RF_CE_Pin|SD_CE_Pin;
 800148a:	230e      	movs	r3, #14
 800148c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800148e:	2301      	movs	r3, #1
 8001490:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001492:	2300      	movs	r3, #0
 8001494:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001496:	2300      	movs	r3, #0
 8001498:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800149a:	f107 0314 	add.w	r3, r7, #20
 800149e:	4619      	mov	r1, r3
 80014a0:	480b      	ldr	r0, [pc, #44]	; (80014d0 <MX_GPIO_Init+0xf8>)
 80014a2:	f000 feed 	bl	8002280 <HAL_GPIO_Init>

  /*Configure GPIO pins : ACC_CE_Pin GYR_CE_Pin MAG_CE_Pin */
  GPIO_InitStruct.Pin = ACC_CE_Pin|GYR_CE_Pin|MAG_CE_Pin;
 80014a6:	2307      	movs	r3, #7
 80014a8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014aa:	2301      	movs	r3, #1
 80014ac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ae:	2300      	movs	r3, #0
 80014b0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014b2:	2300      	movs	r3, #0
 80014b4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014b6:	f107 0314 	add.w	r3, r7, #20
 80014ba:	4619      	mov	r1, r3
 80014bc:	4805      	ldr	r0, [pc, #20]	; (80014d4 <MX_GPIO_Init+0xfc>)
 80014be:	f000 fedf 	bl	8002280 <HAL_GPIO_Init>

}
 80014c2:	bf00      	nop
 80014c4:	3728      	adds	r7, #40	; 0x28
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bd80      	pop	{r7, pc}
 80014ca:	bf00      	nop
 80014cc:	40023800 	.word	0x40023800
 80014d0:	40020800 	.word	0x40020800
 80014d4:	40020400 	.word	0x40020400

080014d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014d8:	b480      	push	{r7}
 80014da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014dc:	b672      	cpsid	i
}
 80014de:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80014e0:	e7fe      	b.n	80014e0 <Error_Handler+0x8>
	...

080014e4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80014e4:	b480      	push	{r7}
 80014e6:	b083      	sub	sp, #12
 80014e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014ea:	2300      	movs	r3, #0
 80014ec:	607b      	str	r3, [r7, #4]
 80014ee:	4b10      	ldr	r3, [pc, #64]	; (8001530 <HAL_MspInit+0x4c>)
 80014f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014f2:	4a0f      	ldr	r2, [pc, #60]	; (8001530 <HAL_MspInit+0x4c>)
 80014f4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80014f8:	6453      	str	r3, [r2, #68]	; 0x44
 80014fa:	4b0d      	ldr	r3, [pc, #52]	; (8001530 <HAL_MspInit+0x4c>)
 80014fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014fe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001502:	607b      	str	r3, [r7, #4]
 8001504:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001506:	2300      	movs	r3, #0
 8001508:	603b      	str	r3, [r7, #0]
 800150a:	4b09      	ldr	r3, [pc, #36]	; (8001530 <HAL_MspInit+0x4c>)
 800150c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800150e:	4a08      	ldr	r2, [pc, #32]	; (8001530 <HAL_MspInit+0x4c>)
 8001510:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001514:	6413      	str	r3, [r2, #64]	; 0x40
 8001516:	4b06      	ldr	r3, [pc, #24]	; (8001530 <HAL_MspInit+0x4c>)
 8001518:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800151a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800151e:	603b      	str	r3, [r7, #0]
 8001520:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001522:	bf00      	nop
 8001524:	370c      	adds	r7, #12
 8001526:	46bd      	mov	sp, r7
 8001528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152c:	4770      	bx	lr
 800152e:	bf00      	nop
 8001530:	40023800 	.word	0x40023800

08001534 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b08a      	sub	sp, #40	; 0x28
 8001538:	af00      	add	r7, sp, #0
 800153a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800153c:	f107 0314 	add.w	r3, r7, #20
 8001540:	2200      	movs	r2, #0
 8001542:	601a      	str	r2, [r3, #0]
 8001544:	605a      	str	r2, [r3, #4]
 8001546:	609a      	str	r2, [r3, #8]
 8001548:	60da      	str	r2, [r3, #12]
 800154a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	4a17      	ldr	r2, [pc, #92]	; (80015b0 <HAL_ADC_MspInit+0x7c>)
 8001552:	4293      	cmp	r3, r2
 8001554:	d127      	bne.n	80015a6 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001556:	2300      	movs	r3, #0
 8001558:	613b      	str	r3, [r7, #16]
 800155a:	4b16      	ldr	r3, [pc, #88]	; (80015b4 <HAL_ADC_MspInit+0x80>)
 800155c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800155e:	4a15      	ldr	r2, [pc, #84]	; (80015b4 <HAL_ADC_MspInit+0x80>)
 8001560:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001564:	6453      	str	r3, [r2, #68]	; 0x44
 8001566:	4b13      	ldr	r3, [pc, #76]	; (80015b4 <HAL_ADC_MspInit+0x80>)
 8001568:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800156a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800156e:	613b      	str	r3, [r7, #16]
 8001570:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001572:	2300      	movs	r3, #0
 8001574:	60fb      	str	r3, [r7, #12]
 8001576:	4b0f      	ldr	r3, [pc, #60]	; (80015b4 <HAL_ADC_MspInit+0x80>)
 8001578:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800157a:	4a0e      	ldr	r2, [pc, #56]	; (80015b4 <HAL_ADC_MspInit+0x80>)
 800157c:	f043 0301 	orr.w	r3, r3, #1
 8001580:	6313      	str	r3, [r2, #48]	; 0x30
 8001582:	4b0c      	ldr	r3, [pc, #48]	; (80015b4 <HAL_ADC_MspInit+0x80>)
 8001584:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001586:	f003 0301 	and.w	r3, r3, #1
 800158a:	60fb      	str	r3, [r7, #12]
 800158c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = S1_FBK_Pin|S2_FBK_Pin;
 800158e:	230c      	movs	r3, #12
 8001590:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001592:	2303      	movs	r3, #3
 8001594:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001596:	2300      	movs	r3, #0
 8001598:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800159a:	f107 0314 	add.w	r3, r7, #20
 800159e:	4619      	mov	r1, r3
 80015a0:	4805      	ldr	r0, [pc, #20]	; (80015b8 <HAL_ADC_MspInit+0x84>)
 80015a2:	f000 fe6d 	bl	8002280 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80015a6:	bf00      	nop
 80015a8:	3728      	adds	r7, #40	; 0x28
 80015aa:	46bd      	mov	sp, r7
 80015ac:	bd80      	pop	{r7, pc}
 80015ae:	bf00      	nop
 80015b0:	40012000 	.word	0x40012000
 80015b4:	40023800 	.word	0x40023800
 80015b8:	40020000 	.word	0x40020000

080015bc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b08e      	sub	sp, #56	; 0x38
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015c4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015c8:	2200      	movs	r2, #0
 80015ca:	601a      	str	r2, [r3, #0]
 80015cc:	605a      	str	r2, [r3, #4]
 80015ce:	609a      	str	r2, [r3, #8]
 80015d0:	60da      	str	r2, [r3, #12]
 80015d2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	4a4c      	ldr	r2, [pc, #304]	; (800170c <HAL_SPI_MspInit+0x150>)
 80015da:	4293      	cmp	r3, r2
 80015dc:	d12c      	bne.n	8001638 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80015de:	2300      	movs	r3, #0
 80015e0:	623b      	str	r3, [r7, #32]
 80015e2:	4b4b      	ldr	r3, [pc, #300]	; (8001710 <HAL_SPI_MspInit+0x154>)
 80015e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015e6:	4a4a      	ldr	r2, [pc, #296]	; (8001710 <HAL_SPI_MspInit+0x154>)
 80015e8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80015ec:	6453      	str	r3, [r2, #68]	; 0x44
 80015ee:	4b48      	ldr	r3, [pc, #288]	; (8001710 <HAL_SPI_MspInit+0x154>)
 80015f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015f2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80015f6:	623b      	str	r3, [r7, #32]
 80015f8:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015fa:	2300      	movs	r3, #0
 80015fc:	61fb      	str	r3, [r7, #28]
 80015fe:	4b44      	ldr	r3, [pc, #272]	; (8001710 <HAL_SPI_MspInit+0x154>)
 8001600:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001602:	4a43      	ldr	r2, [pc, #268]	; (8001710 <HAL_SPI_MspInit+0x154>)
 8001604:	f043 0301 	orr.w	r3, r3, #1
 8001608:	6313      	str	r3, [r2, #48]	; 0x30
 800160a:	4b41      	ldr	r3, [pc, #260]	; (8001710 <HAL_SPI_MspInit+0x154>)
 800160c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800160e:	f003 0301 	and.w	r3, r3, #1
 8001612:	61fb      	str	r3, [r7, #28]
 8001614:	69fb      	ldr	r3, [r7, #28]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = IMU_SCK_Pin|IMU_MISO_Pin|IMU_MOSI_Pin;
 8001616:	23e0      	movs	r3, #224	; 0xe0
 8001618:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800161a:	2302      	movs	r3, #2
 800161c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800161e:	2300      	movs	r3, #0
 8001620:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001622:	2303      	movs	r3, #3
 8001624:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001626:	2305      	movs	r3, #5
 8001628:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800162a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800162e:	4619      	mov	r1, r3
 8001630:	4838      	ldr	r0, [pc, #224]	; (8001714 <HAL_SPI_MspInit+0x158>)
 8001632:	f000 fe25 	bl	8002280 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001636:	e064      	b.n	8001702 <HAL_SPI_MspInit+0x146>
  else if(hspi->Instance==SPI2)
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	4a36      	ldr	r2, [pc, #216]	; (8001718 <HAL_SPI_MspInit+0x15c>)
 800163e:	4293      	cmp	r3, r2
 8001640:	d12d      	bne.n	800169e <HAL_SPI_MspInit+0xe2>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001642:	2300      	movs	r3, #0
 8001644:	61bb      	str	r3, [r7, #24]
 8001646:	4b32      	ldr	r3, [pc, #200]	; (8001710 <HAL_SPI_MspInit+0x154>)
 8001648:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800164a:	4a31      	ldr	r2, [pc, #196]	; (8001710 <HAL_SPI_MspInit+0x154>)
 800164c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001650:	6413      	str	r3, [r2, #64]	; 0x40
 8001652:	4b2f      	ldr	r3, [pc, #188]	; (8001710 <HAL_SPI_MspInit+0x154>)
 8001654:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001656:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800165a:	61bb      	str	r3, [r7, #24]
 800165c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800165e:	2300      	movs	r3, #0
 8001660:	617b      	str	r3, [r7, #20]
 8001662:	4b2b      	ldr	r3, [pc, #172]	; (8001710 <HAL_SPI_MspInit+0x154>)
 8001664:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001666:	4a2a      	ldr	r2, [pc, #168]	; (8001710 <HAL_SPI_MspInit+0x154>)
 8001668:	f043 0302 	orr.w	r3, r3, #2
 800166c:	6313      	str	r3, [r2, #48]	; 0x30
 800166e:	4b28      	ldr	r3, [pc, #160]	; (8001710 <HAL_SPI_MspInit+0x154>)
 8001670:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001672:	f003 0302 	and.w	r3, r3, #2
 8001676:	617b      	str	r3, [r7, #20]
 8001678:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = RF_SCK_Pin|RF_MISO_Pin|RF_MOSI_Pin;
 800167a:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800167e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001680:	2302      	movs	r3, #2
 8001682:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001684:	2300      	movs	r3, #0
 8001686:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001688:	2303      	movs	r3, #3
 800168a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800168c:	2305      	movs	r3, #5
 800168e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001690:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001694:	4619      	mov	r1, r3
 8001696:	4821      	ldr	r0, [pc, #132]	; (800171c <HAL_SPI_MspInit+0x160>)
 8001698:	f000 fdf2 	bl	8002280 <HAL_GPIO_Init>
}
 800169c:	e031      	b.n	8001702 <HAL_SPI_MspInit+0x146>
  else if(hspi->Instance==SPI3)
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	4a1f      	ldr	r2, [pc, #124]	; (8001720 <HAL_SPI_MspInit+0x164>)
 80016a4:	4293      	cmp	r3, r2
 80016a6:	d12c      	bne.n	8001702 <HAL_SPI_MspInit+0x146>
    __HAL_RCC_SPI3_CLK_ENABLE();
 80016a8:	2300      	movs	r3, #0
 80016aa:	613b      	str	r3, [r7, #16]
 80016ac:	4b18      	ldr	r3, [pc, #96]	; (8001710 <HAL_SPI_MspInit+0x154>)
 80016ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016b0:	4a17      	ldr	r2, [pc, #92]	; (8001710 <HAL_SPI_MspInit+0x154>)
 80016b2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80016b6:	6413      	str	r3, [r2, #64]	; 0x40
 80016b8:	4b15      	ldr	r3, [pc, #84]	; (8001710 <HAL_SPI_MspInit+0x154>)
 80016ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016bc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80016c0:	613b      	str	r3, [r7, #16]
 80016c2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80016c4:	2300      	movs	r3, #0
 80016c6:	60fb      	str	r3, [r7, #12]
 80016c8:	4b11      	ldr	r3, [pc, #68]	; (8001710 <HAL_SPI_MspInit+0x154>)
 80016ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016cc:	4a10      	ldr	r2, [pc, #64]	; (8001710 <HAL_SPI_MspInit+0x154>)
 80016ce:	f043 0304 	orr.w	r3, r3, #4
 80016d2:	6313      	str	r3, [r2, #48]	; 0x30
 80016d4:	4b0e      	ldr	r3, [pc, #56]	; (8001710 <HAL_SPI_MspInit+0x154>)
 80016d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016d8:	f003 0304 	and.w	r3, r3, #4
 80016dc:	60fb      	str	r3, [r7, #12]
 80016de:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SD_SCK_Pin|SD_MISO_Pin|SD_MOSI_Pin;
 80016e0:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80016e4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016e6:	2302      	movs	r3, #2
 80016e8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ea:	2300      	movs	r3, #0
 80016ec:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016ee:	2303      	movs	r3, #3
 80016f0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80016f2:	2306      	movs	r3, #6
 80016f4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016f6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016fa:	4619      	mov	r1, r3
 80016fc:	4809      	ldr	r0, [pc, #36]	; (8001724 <HAL_SPI_MspInit+0x168>)
 80016fe:	f000 fdbf 	bl	8002280 <HAL_GPIO_Init>
}
 8001702:	bf00      	nop
 8001704:	3738      	adds	r7, #56	; 0x38
 8001706:	46bd      	mov	sp, r7
 8001708:	bd80      	pop	{r7, pc}
 800170a:	bf00      	nop
 800170c:	40013000 	.word	0x40013000
 8001710:	40023800 	.word	0x40023800
 8001714:	40020000 	.word	0x40020000
 8001718:	40003800 	.word	0x40003800
 800171c:	40020400 	.word	0x40020400
 8001720:	40003c00 	.word	0x40003c00
 8001724:	40020800 	.word	0x40020800

08001728 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001728:	b480      	push	{r7}
 800172a:	b085      	sub	sp, #20
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	4a0b      	ldr	r2, [pc, #44]	; (8001764 <HAL_TIM_Base_MspInit+0x3c>)
 8001736:	4293      	cmp	r3, r2
 8001738:	d10d      	bne.n	8001756 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800173a:	2300      	movs	r3, #0
 800173c:	60fb      	str	r3, [r7, #12]
 800173e:	4b0a      	ldr	r3, [pc, #40]	; (8001768 <HAL_TIM_Base_MspInit+0x40>)
 8001740:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001742:	4a09      	ldr	r2, [pc, #36]	; (8001768 <HAL_TIM_Base_MspInit+0x40>)
 8001744:	f043 0302 	orr.w	r3, r3, #2
 8001748:	6413      	str	r3, [r2, #64]	; 0x40
 800174a:	4b07      	ldr	r3, [pc, #28]	; (8001768 <HAL_TIM_Base_MspInit+0x40>)
 800174c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800174e:	f003 0302 	and.w	r3, r3, #2
 8001752:	60fb      	str	r3, [r7, #12]
 8001754:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001756:	bf00      	nop
 8001758:	3714      	adds	r7, #20
 800175a:	46bd      	mov	sp, r7
 800175c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001760:	4770      	bx	lr
 8001762:	bf00      	nop
 8001764:	40000400 	.word	0x40000400
 8001768:	40023800 	.word	0x40023800

0800176c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	b088      	sub	sp, #32
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001774:	f107 030c 	add.w	r3, r7, #12
 8001778:	2200      	movs	r2, #0
 800177a:	601a      	str	r2, [r3, #0]
 800177c:	605a      	str	r2, [r3, #4]
 800177e:	609a      	str	r2, [r3, #8]
 8001780:	60da      	str	r2, [r3, #12]
 8001782:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	4a12      	ldr	r2, [pc, #72]	; (80017d4 <HAL_TIM_MspPostInit+0x68>)
 800178a:	4293      	cmp	r3, r2
 800178c:	d11d      	bne.n	80017ca <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800178e:	2300      	movs	r3, #0
 8001790:	60bb      	str	r3, [r7, #8]
 8001792:	4b11      	ldr	r3, [pc, #68]	; (80017d8 <HAL_TIM_MspPostInit+0x6c>)
 8001794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001796:	4a10      	ldr	r2, [pc, #64]	; (80017d8 <HAL_TIM_MspPostInit+0x6c>)
 8001798:	f043 0302 	orr.w	r3, r3, #2
 800179c:	6313      	str	r3, [r2, #48]	; 0x30
 800179e:	4b0e      	ldr	r3, [pc, #56]	; (80017d8 <HAL_TIM_MspPostInit+0x6c>)
 80017a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017a2:	f003 0302 	and.w	r3, r3, #2
 80017a6:	60bb      	str	r3, [r7, #8]
 80017a8:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = S1_CTRL_Pin|S2_CTRL_Pin;
 80017aa:	2330      	movs	r3, #48	; 0x30
 80017ac:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017ae:	2302      	movs	r3, #2
 80017b0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017b2:	2300      	movs	r3, #0
 80017b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017b6:	2300      	movs	r3, #0
 80017b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80017ba:	2302      	movs	r3, #2
 80017bc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017be:	f107 030c 	add.w	r3, r7, #12
 80017c2:	4619      	mov	r1, r3
 80017c4:	4805      	ldr	r0, [pc, #20]	; (80017dc <HAL_TIM_MspPostInit+0x70>)
 80017c6:	f000 fd5b 	bl	8002280 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80017ca:	bf00      	nop
 80017cc:	3720      	adds	r7, #32
 80017ce:	46bd      	mov	sp, r7
 80017d0:	bd80      	pop	{r7, pc}
 80017d2:	bf00      	nop
 80017d4:	40000400 	.word	0x40000400
 80017d8:	40023800 	.word	0x40023800
 80017dc:	40020400 	.word	0x40020400

080017e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017e0:	b480      	push	{r7}
 80017e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80017e4:	e7fe      	b.n	80017e4 <NMI_Handler+0x4>

080017e6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80017e6:	b480      	push	{r7}
 80017e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80017ea:	e7fe      	b.n	80017ea <HardFault_Handler+0x4>

080017ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80017ec:	b480      	push	{r7}
 80017ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80017f0:	e7fe      	b.n	80017f0 <MemManage_Handler+0x4>

080017f2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80017f2:	b480      	push	{r7}
 80017f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80017f6:	e7fe      	b.n	80017f6 <BusFault_Handler+0x4>

080017f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80017f8:	b480      	push	{r7}
 80017fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80017fc:	e7fe      	b.n	80017fc <UsageFault_Handler+0x4>

080017fe <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80017fe:	b480      	push	{r7}
 8001800:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001802:	bf00      	nop
 8001804:	46bd      	mov	sp, r7
 8001806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180a:	4770      	bx	lr

0800180c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800180c:	b480      	push	{r7}
 800180e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001810:	bf00      	nop
 8001812:	46bd      	mov	sp, r7
 8001814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001818:	4770      	bx	lr

0800181a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800181a:	b480      	push	{r7}
 800181c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800181e:	bf00      	nop
 8001820:	46bd      	mov	sp, r7
 8001822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001826:	4770      	bx	lr

08001828 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800182c:	f000 f960 	bl	8001af0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001830:	bf00      	nop
 8001832:	bd80      	pop	{r7, pc}

08001834 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001838:	4802      	ldr	r0, [pc, #8]	; (8001844 <OTG_FS_IRQHandler+0x10>)
 800183a:	f001 f80e 	bl	800285a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800183e:	bf00      	nop
 8001840:	bd80      	pop	{r7, pc}
 8001842:	bf00      	nop
 8001844:	20001968 	.word	0x20001968

08001848 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001848:	b480      	push	{r7}
 800184a:	af00      	add	r7, sp, #0
  return 1;
 800184c:	2301      	movs	r3, #1
}
 800184e:	4618      	mov	r0, r3
 8001850:	46bd      	mov	sp, r7
 8001852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001856:	4770      	bx	lr

08001858 <_kill>:

int _kill(int pid, int sig)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b082      	sub	sp, #8
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
 8001860:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001862:	f007 fd23 	bl	80092ac <__errno>
 8001866:	4603      	mov	r3, r0
 8001868:	2216      	movs	r2, #22
 800186a:	601a      	str	r2, [r3, #0]
  return -1;
 800186c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001870:	4618      	mov	r0, r3
 8001872:	3708      	adds	r7, #8
 8001874:	46bd      	mov	sp, r7
 8001876:	bd80      	pop	{r7, pc}

08001878 <_exit>:

void _exit (int status)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	b082      	sub	sp, #8
 800187c:	af00      	add	r7, sp, #0
 800187e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001880:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001884:	6878      	ldr	r0, [r7, #4]
 8001886:	f7ff ffe7 	bl	8001858 <_kill>
  while (1) {}    /* Make sure we hang here */
 800188a:	e7fe      	b.n	800188a <_exit+0x12>

0800188c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	b086      	sub	sp, #24
 8001890:	af00      	add	r7, sp, #0
 8001892:	60f8      	str	r0, [r7, #12]
 8001894:	60b9      	str	r1, [r7, #8]
 8001896:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001898:	2300      	movs	r3, #0
 800189a:	617b      	str	r3, [r7, #20]
 800189c:	e00a      	b.n	80018b4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800189e:	f3af 8000 	nop.w
 80018a2:	4601      	mov	r1, r0
 80018a4:	68bb      	ldr	r3, [r7, #8]
 80018a6:	1c5a      	adds	r2, r3, #1
 80018a8:	60ba      	str	r2, [r7, #8]
 80018aa:	b2ca      	uxtb	r2, r1
 80018ac:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018ae:	697b      	ldr	r3, [r7, #20]
 80018b0:	3301      	adds	r3, #1
 80018b2:	617b      	str	r3, [r7, #20]
 80018b4:	697a      	ldr	r2, [r7, #20]
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	429a      	cmp	r2, r3
 80018ba:	dbf0      	blt.n	800189e <_read+0x12>
  }

  return len;
 80018bc:	687b      	ldr	r3, [r7, #4]
}
 80018be:	4618      	mov	r0, r3
 80018c0:	3718      	adds	r7, #24
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bd80      	pop	{r7, pc}

080018c6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80018c6:	b580      	push	{r7, lr}
 80018c8:	b086      	sub	sp, #24
 80018ca:	af00      	add	r7, sp, #0
 80018cc:	60f8      	str	r0, [r7, #12]
 80018ce:	60b9      	str	r1, [r7, #8]
 80018d0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018d2:	2300      	movs	r3, #0
 80018d4:	617b      	str	r3, [r7, #20]
 80018d6:	e009      	b.n	80018ec <_write+0x26>
  {
    __io_putchar(*ptr++);
 80018d8:	68bb      	ldr	r3, [r7, #8]
 80018da:	1c5a      	adds	r2, r3, #1
 80018dc:	60ba      	str	r2, [r7, #8]
 80018de:	781b      	ldrb	r3, [r3, #0]
 80018e0:	4618      	mov	r0, r3
 80018e2:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018e6:	697b      	ldr	r3, [r7, #20]
 80018e8:	3301      	adds	r3, #1
 80018ea:	617b      	str	r3, [r7, #20]
 80018ec:	697a      	ldr	r2, [r7, #20]
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	429a      	cmp	r2, r3
 80018f2:	dbf1      	blt.n	80018d8 <_write+0x12>
  }
  return len;
 80018f4:	687b      	ldr	r3, [r7, #4]
}
 80018f6:	4618      	mov	r0, r3
 80018f8:	3718      	adds	r7, #24
 80018fa:	46bd      	mov	sp, r7
 80018fc:	bd80      	pop	{r7, pc}

080018fe <_close>:

int _close(int file)
{
 80018fe:	b480      	push	{r7}
 8001900:	b083      	sub	sp, #12
 8001902:	af00      	add	r7, sp, #0
 8001904:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001906:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800190a:	4618      	mov	r0, r3
 800190c:	370c      	adds	r7, #12
 800190e:	46bd      	mov	sp, r7
 8001910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001914:	4770      	bx	lr

08001916 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001916:	b480      	push	{r7}
 8001918:	b083      	sub	sp, #12
 800191a:	af00      	add	r7, sp, #0
 800191c:	6078      	str	r0, [r7, #4]
 800191e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001920:	683b      	ldr	r3, [r7, #0]
 8001922:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001926:	605a      	str	r2, [r3, #4]
  return 0;
 8001928:	2300      	movs	r3, #0
}
 800192a:	4618      	mov	r0, r3
 800192c:	370c      	adds	r7, #12
 800192e:	46bd      	mov	sp, r7
 8001930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001934:	4770      	bx	lr

08001936 <_isatty>:

int _isatty(int file)
{
 8001936:	b480      	push	{r7}
 8001938:	b083      	sub	sp, #12
 800193a:	af00      	add	r7, sp, #0
 800193c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800193e:	2301      	movs	r3, #1
}
 8001940:	4618      	mov	r0, r3
 8001942:	370c      	adds	r7, #12
 8001944:	46bd      	mov	sp, r7
 8001946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194a:	4770      	bx	lr

0800194c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800194c:	b480      	push	{r7}
 800194e:	b085      	sub	sp, #20
 8001950:	af00      	add	r7, sp, #0
 8001952:	60f8      	str	r0, [r7, #12]
 8001954:	60b9      	str	r1, [r7, #8]
 8001956:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001958:	2300      	movs	r3, #0
}
 800195a:	4618      	mov	r0, r3
 800195c:	3714      	adds	r7, #20
 800195e:	46bd      	mov	sp, r7
 8001960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001964:	4770      	bx	lr
	...

08001968 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b086      	sub	sp, #24
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001970:	4a14      	ldr	r2, [pc, #80]	; (80019c4 <_sbrk+0x5c>)
 8001972:	4b15      	ldr	r3, [pc, #84]	; (80019c8 <_sbrk+0x60>)
 8001974:	1ad3      	subs	r3, r2, r3
 8001976:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001978:	697b      	ldr	r3, [r7, #20]
 800197a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800197c:	4b13      	ldr	r3, [pc, #76]	; (80019cc <_sbrk+0x64>)
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	2b00      	cmp	r3, #0
 8001982:	d102      	bne.n	800198a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001984:	4b11      	ldr	r3, [pc, #68]	; (80019cc <_sbrk+0x64>)
 8001986:	4a12      	ldr	r2, [pc, #72]	; (80019d0 <_sbrk+0x68>)
 8001988:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800198a:	4b10      	ldr	r3, [pc, #64]	; (80019cc <_sbrk+0x64>)
 800198c:	681a      	ldr	r2, [r3, #0]
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	4413      	add	r3, r2
 8001992:	693a      	ldr	r2, [r7, #16]
 8001994:	429a      	cmp	r2, r3
 8001996:	d207      	bcs.n	80019a8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001998:	f007 fc88 	bl	80092ac <__errno>
 800199c:	4603      	mov	r3, r0
 800199e:	220c      	movs	r2, #12
 80019a0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80019a2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80019a6:	e009      	b.n	80019bc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80019a8:	4b08      	ldr	r3, [pc, #32]	; (80019cc <_sbrk+0x64>)
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80019ae:	4b07      	ldr	r3, [pc, #28]	; (80019cc <_sbrk+0x64>)
 80019b0:	681a      	ldr	r2, [r3, #0]
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	4413      	add	r3, r2
 80019b6:	4a05      	ldr	r2, [pc, #20]	; (80019cc <_sbrk+0x64>)
 80019b8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80019ba:	68fb      	ldr	r3, [r7, #12]
}
 80019bc:	4618      	mov	r0, r3
 80019be:	3718      	adds	r7, #24
 80019c0:	46bd      	mov	sp, r7
 80019c2:	bd80      	pop	{r7, pc}
 80019c4:	20020000 	.word	0x20020000
 80019c8:	00000400 	.word	0x00000400
 80019cc:	20000480 	.word	0x20000480
 80019d0:	200020a8 	.word	0x200020a8

080019d4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80019d4:	b480      	push	{r7}
 80019d6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80019d8:	4b06      	ldr	r3, [pc, #24]	; (80019f4 <SystemInit+0x20>)
 80019da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80019de:	4a05      	ldr	r2, [pc, #20]	; (80019f4 <SystemInit+0x20>)
 80019e0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80019e4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80019e8:	bf00      	nop
 80019ea:	46bd      	mov	sp, r7
 80019ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f0:	4770      	bx	lr
 80019f2:	bf00      	nop
 80019f4:	e000ed00 	.word	0xe000ed00

080019f8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80019f8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001a30 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80019fc:	480d      	ldr	r0, [pc, #52]	; (8001a34 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80019fe:	490e      	ldr	r1, [pc, #56]	; (8001a38 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001a00:	4a0e      	ldr	r2, [pc, #56]	; (8001a3c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001a02:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a04:	e002      	b.n	8001a0c <LoopCopyDataInit>

08001a06 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a06:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a08:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a0a:	3304      	adds	r3, #4

08001a0c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a0c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a0e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a10:	d3f9      	bcc.n	8001a06 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a12:	4a0b      	ldr	r2, [pc, #44]	; (8001a40 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001a14:	4c0b      	ldr	r4, [pc, #44]	; (8001a44 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001a16:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a18:	e001      	b.n	8001a1e <LoopFillZerobss>

08001a1a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a1a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a1c:	3204      	adds	r2, #4

08001a1e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a1e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a20:	d3fb      	bcc.n	8001a1a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001a22:	f7ff ffd7 	bl	80019d4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001a26:	f007 fc47 	bl	80092b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001a2a:	f7ff fa47 	bl	8000ebc <main>
  bx  lr    
 8001a2e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001a30:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001a34:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a38:	200002cc 	.word	0x200002cc
  ldr r2, =_sidata
 8001a3c:	0800c544 	.word	0x0800c544
  ldr r2, =_sbss
 8001a40:	200002cc 	.word	0x200002cc
  ldr r4, =_ebss
 8001a44:	200020a4 	.word	0x200020a4

08001a48 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001a48:	e7fe      	b.n	8001a48 <ADC_IRQHandler>
	...

08001a4c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001a50:	4b0e      	ldr	r3, [pc, #56]	; (8001a8c <HAL_Init+0x40>)
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	4a0d      	ldr	r2, [pc, #52]	; (8001a8c <HAL_Init+0x40>)
 8001a56:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001a5a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001a5c:	4b0b      	ldr	r3, [pc, #44]	; (8001a8c <HAL_Init+0x40>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	4a0a      	ldr	r2, [pc, #40]	; (8001a8c <HAL_Init+0x40>)
 8001a62:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001a66:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a68:	4b08      	ldr	r3, [pc, #32]	; (8001a8c <HAL_Init+0x40>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	4a07      	ldr	r2, [pc, #28]	; (8001a8c <HAL_Init+0x40>)
 8001a6e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a72:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a74:	2003      	movs	r0, #3
 8001a76:	f000 fbc1 	bl	80021fc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001a7a:	200f      	movs	r0, #15
 8001a7c:	f000 f808 	bl	8001a90 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001a80:	f7ff fd30 	bl	80014e4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a84:	2300      	movs	r3, #0
}
 8001a86:	4618      	mov	r0, r3
 8001a88:	bd80      	pop	{r7, pc}
 8001a8a:	bf00      	nop
 8001a8c:	40023c00 	.word	0x40023c00

08001a90 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b082      	sub	sp, #8
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001a98:	4b12      	ldr	r3, [pc, #72]	; (8001ae4 <HAL_InitTick+0x54>)
 8001a9a:	681a      	ldr	r2, [r3, #0]
 8001a9c:	4b12      	ldr	r3, [pc, #72]	; (8001ae8 <HAL_InitTick+0x58>)
 8001a9e:	781b      	ldrb	r3, [r3, #0]
 8001aa0:	4619      	mov	r1, r3
 8001aa2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001aa6:	fbb3 f3f1 	udiv	r3, r3, r1
 8001aaa:	fbb2 f3f3 	udiv	r3, r2, r3
 8001aae:	4618      	mov	r0, r3
 8001ab0:	f000 fbd9 	bl	8002266 <HAL_SYSTICK_Config>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d001      	beq.n	8001abe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001aba:	2301      	movs	r3, #1
 8001abc:	e00e      	b.n	8001adc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	2b0f      	cmp	r3, #15
 8001ac2:	d80a      	bhi.n	8001ada <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	6879      	ldr	r1, [r7, #4]
 8001ac8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001acc:	f000 fba1 	bl	8002212 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ad0:	4a06      	ldr	r2, [pc, #24]	; (8001aec <HAL_InitTick+0x5c>)
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	e000      	b.n	8001adc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001ada:	2301      	movs	r3, #1
}
 8001adc:	4618      	mov	r0, r3
 8001ade:	3708      	adds	r7, #8
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	bd80      	pop	{r7, pc}
 8001ae4:	20000000 	.word	0x20000000
 8001ae8:	20000008 	.word	0x20000008
 8001aec:	20000004 	.word	0x20000004

08001af0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001af0:	b480      	push	{r7}
 8001af2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001af4:	4b06      	ldr	r3, [pc, #24]	; (8001b10 <HAL_IncTick+0x20>)
 8001af6:	781b      	ldrb	r3, [r3, #0]
 8001af8:	461a      	mov	r2, r3
 8001afa:	4b06      	ldr	r3, [pc, #24]	; (8001b14 <HAL_IncTick+0x24>)
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	4413      	add	r3, r2
 8001b00:	4a04      	ldr	r2, [pc, #16]	; (8001b14 <HAL_IncTick+0x24>)
 8001b02:	6013      	str	r3, [r2, #0]
}
 8001b04:	bf00      	nop
 8001b06:	46bd      	mov	sp, r7
 8001b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0c:	4770      	bx	lr
 8001b0e:	bf00      	nop
 8001b10:	20000008 	.word	0x20000008
 8001b14:	20000484 	.word	0x20000484

08001b18 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	af00      	add	r7, sp, #0
  return uwTick;
 8001b1c:	4b03      	ldr	r3, [pc, #12]	; (8001b2c <HAL_GetTick+0x14>)
 8001b1e:	681b      	ldr	r3, [r3, #0]
}
 8001b20:	4618      	mov	r0, r3
 8001b22:	46bd      	mov	sp, r7
 8001b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b28:	4770      	bx	lr
 8001b2a:	bf00      	nop
 8001b2c:	20000484 	.word	0x20000484

08001b30 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b084      	sub	sp, #16
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b38:	f7ff ffee 	bl	8001b18 <HAL_GetTick>
 8001b3c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001b48:	d005      	beq.n	8001b56 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001b4a:	4b0a      	ldr	r3, [pc, #40]	; (8001b74 <HAL_Delay+0x44>)
 8001b4c:	781b      	ldrb	r3, [r3, #0]
 8001b4e:	461a      	mov	r2, r3
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	4413      	add	r3, r2
 8001b54:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001b56:	bf00      	nop
 8001b58:	f7ff ffde 	bl	8001b18 <HAL_GetTick>
 8001b5c:	4602      	mov	r2, r0
 8001b5e:	68bb      	ldr	r3, [r7, #8]
 8001b60:	1ad3      	subs	r3, r2, r3
 8001b62:	68fa      	ldr	r2, [r7, #12]
 8001b64:	429a      	cmp	r2, r3
 8001b66:	d8f7      	bhi.n	8001b58 <HAL_Delay+0x28>
  {
  }
}
 8001b68:	bf00      	nop
 8001b6a:	bf00      	nop
 8001b6c:	3710      	adds	r7, #16
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	bd80      	pop	{r7, pc}
 8001b72:	bf00      	nop
 8001b74:	20000008 	.word	0x20000008

08001b78 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b084      	sub	sp, #16
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b80:	2300      	movs	r3, #0
 8001b82:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d101      	bne.n	8001b8e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001b8a:	2301      	movs	r3, #1
 8001b8c:	e033      	b.n	8001bf6 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d109      	bne.n	8001baa <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001b96:	6878      	ldr	r0, [r7, #4]
 8001b98:	f7ff fccc 	bl	8001534 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bae:	f003 0310 	and.w	r3, r3, #16
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d118      	bne.n	8001be8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bba:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001bbe:	f023 0302 	bic.w	r3, r3, #2
 8001bc2:	f043 0202 	orr.w	r2, r3, #2
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001bca:	6878      	ldr	r0, [r7, #4]
 8001bcc:	f000 f94a 	bl	8001e64 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bda:	f023 0303 	bic.w	r3, r3, #3
 8001bde:	f043 0201 	orr.w	r2, r3, #1
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	641a      	str	r2, [r3, #64]	; 0x40
 8001be6:	e001      	b.n	8001bec <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001be8:	2301      	movs	r3, #1
 8001bea:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	2200      	movs	r2, #0
 8001bf0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001bf4:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	3710      	adds	r7, #16
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	bd80      	pop	{r7, pc}
	...

08001c00 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001c00:	b480      	push	{r7}
 8001c02:	b085      	sub	sp, #20
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
 8001c08:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001c14:	2b01      	cmp	r3, #1
 8001c16:	d101      	bne.n	8001c1c <HAL_ADC_ConfigChannel+0x1c>
 8001c18:	2302      	movs	r3, #2
 8001c1a:	e113      	b.n	8001e44 <HAL_ADC_ConfigChannel+0x244>
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	2201      	movs	r2, #1
 8001c20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001c24:	683b      	ldr	r3, [r7, #0]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	2b09      	cmp	r3, #9
 8001c2a:	d925      	bls.n	8001c78 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	68d9      	ldr	r1, [r3, #12]
 8001c32:	683b      	ldr	r3, [r7, #0]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	b29b      	uxth	r3, r3
 8001c38:	461a      	mov	r2, r3
 8001c3a:	4613      	mov	r3, r2
 8001c3c:	005b      	lsls	r3, r3, #1
 8001c3e:	4413      	add	r3, r2
 8001c40:	3b1e      	subs	r3, #30
 8001c42:	2207      	movs	r2, #7
 8001c44:	fa02 f303 	lsl.w	r3, r2, r3
 8001c48:	43da      	mvns	r2, r3
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	400a      	ands	r2, r1
 8001c50:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	68d9      	ldr	r1, [r3, #12]
 8001c58:	683b      	ldr	r3, [r7, #0]
 8001c5a:	689a      	ldr	r2, [r3, #8]
 8001c5c:	683b      	ldr	r3, [r7, #0]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	b29b      	uxth	r3, r3
 8001c62:	4618      	mov	r0, r3
 8001c64:	4603      	mov	r3, r0
 8001c66:	005b      	lsls	r3, r3, #1
 8001c68:	4403      	add	r3, r0
 8001c6a:	3b1e      	subs	r3, #30
 8001c6c:	409a      	lsls	r2, r3
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	430a      	orrs	r2, r1
 8001c74:	60da      	str	r2, [r3, #12]
 8001c76:	e022      	b.n	8001cbe <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	6919      	ldr	r1, [r3, #16]
 8001c7e:	683b      	ldr	r3, [r7, #0]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	b29b      	uxth	r3, r3
 8001c84:	461a      	mov	r2, r3
 8001c86:	4613      	mov	r3, r2
 8001c88:	005b      	lsls	r3, r3, #1
 8001c8a:	4413      	add	r3, r2
 8001c8c:	2207      	movs	r2, #7
 8001c8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c92:	43da      	mvns	r2, r3
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	400a      	ands	r2, r1
 8001c9a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	6919      	ldr	r1, [r3, #16]
 8001ca2:	683b      	ldr	r3, [r7, #0]
 8001ca4:	689a      	ldr	r2, [r3, #8]
 8001ca6:	683b      	ldr	r3, [r7, #0]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	b29b      	uxth	r3, r3
 8001cac:	4618      	mov	r0, r3
 8001cae:	4603      	mov	r3, r0
 8001cb0:	005b      	lsls	r3, r3, #1
 8001cb2:	4403      	add	r3, r0
 8001cb4:	409a      	lsls	r2, r3
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	430a      	orrs	r2, r1
 8001cbc:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001cbe:	683b      	ldr	r3, [r7, #0]
 8001cc0:	685b      	ldr	r3, [r3, #4]
 8001cc2:	2b06      	cmp	r3, #6
 8001cc4:	d824      	bhi.n	8001d10 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001ccc:	683b      	ldr	r3, [r7, #0]
 8001cce:	685a      	ldr	r2, [r3, #4]
 8001cd0:	4613      	mov	r3, r2
 8001cd2:	009b      	lsls	r3, r3, #2
 8001cd4:	4413      	add	r3, r2
 8001cd6:	3b05      	subs	r3, #5
 8001cd8:	221f      	movs	r2, #31
 8001cda:	fa02 f303 	lsl.w	r3, r2, r3
 8001cde:	43da      	mvns	r2, r3
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	400a      	ands	r2, r1
 8001ce6:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001cee:	683b      	ldr	r3, [r7, #0]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	b29b      	uxth	r3, r3
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	683b      	ldr	r3, [r7, #0]
 8001cf8:	685a      	ldr	r2, [r3, #4]
 8001cfa:	4613      	mov	r3, r2
 8001cfc:	009b      	lsls	r3, r3, #2
 8001cfe:	4413      	add	r3, r2
 8001d00:	3b05      	subs	r3, #5
 8001d02:	fa00 f203 	lsl.w	r2, r0, r3
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	430a      	orrs	r2, r1
 8001d0c:	635a      	str	r2, [r3, #52]	; 0x34
 8001d0e:	e04c      	b.n	8001daa <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001d10:	683b      	ldr	r3, [r7, #0]
 8001d12:	685b      	ldr	r3, [r3, #4]
 8001d14:	2b0c      	cmp	r3, #12
 8001d16:	d824      	bhi.n	8001d62 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001d1e:	683b      	ldr	r3, [r7, #0]
 8001d20:	685a      	ldr	r2, [r3, #4]
 8001d22:	4613      	mov	r3, r2
 8001d24:	009b      	lsls	r3, r3, #2
 8001d26:	4413      	add	r3, r2
 8001d28:	3b23      	subs	r3, #35	; 0x23
 8001d2a:	221f      	movs	r2, #31
 8001d2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d30:	43da      	mvns	r2, r3
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	400a      	ands	r2, r1
 8001d38:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001d40:	683b      	ldr	r3, [r7, #0]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	b29b      	uxth	r3, r3
 8001d46:	4618      	mov	r0, r3
 8001d48:	683b      	ldr	r3, [r7, #0]
 8001d4a:	685a      	ldr	r2, [r3, #4]
 8001d4c:	4613      	mov	r3, r2
 8001d4e:	009b      	lsls	r3, r3, #2
 8001d50:	4413      	add	r3, r2
 8001d52:	3b23      	subs	r3, #35	; 0x23
 8001d54:	fa00 f203 	lsl.w	r2, r0, r3
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	430a      	orrs	r2, r1
 8001d5e:	631a      	str	r2, [r3, #48]	; 0x30
 8001d60:	e023      	b.n	8001daa <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001d68:	683b      	ldr	r3, [r7, #0]
 8001d6a:	685a      	ldr	r2, [r3, #4]
 8001d6c:	4613      	mov	r3, r2
 8001d6e:	009b      	lsls	r3, r3, #2
 8001d70:	4413      	add	r3, r2
 8001d72:	3b41      	subs	r3, #65	; 0x41
 8001d74:	221f      	movs	r2, #31
 8001d76:	fa02 f303 	lsl.w	r3, r2, r3
 8001d7a:	43da      	mvns	r2, r3
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	400a      	ands	r2, r1
 8001d82:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001d8a:	683b      	ldr	r3, [r7, #0]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	b29b      	uxth	r3, r3
 8001d90:	4618      	mov	r0, r3
 8001d92:	683b      	ldr	r3, [r7, #0]
 8001d94:	685a      	ldr	r2, [r3, #4]
 8001d96:	4613      	mov	r3, r2
 8001d98:	009b      	lsls	r3, r3, #2
 8001d9a:	4413      	add	r3, r2
 8001d9c:	3b41      	subs	r3, #65	; 0x41
 8001d9e:	fa00 f203 	lsl.w	r2, r0, r3
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	430a      	orrs	r2, r1
 8001da8:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001daa:	4b29      	ldr	r3, [pc, #164]	; (8001e50 <HAL_ADC_ConfigChannel+0x250>)
 8001dac:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	4a28      	ldr	r2, [pc, #160]	; (8001e54 <HAL_ADC_ConfigChannel+0x254>)
 8001db4:	4293      	cmp	r3, r2
 8001db6:	d10f      	bne.n	8001dd8 <HAL_ADC_ConfigChannel+0x1d8>
 8001db8:	683b      	ldr	r3, [r7, #0]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	2b12      	cmp	r3, #18
 8001dbe:	d10b      	bne.n	8001dd8 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	685b      	ldr	r3, [r3, #4]
 8001dc4:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	685b      	ldr	r3, [r3, #4]
 8001dd0:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	4a1d      	ldr	r2, [pc, #116]	; (8001e54 <HAL_ADC_ConfigChannel+0x254>)
 8001dde:	4293      	cmp	r3, r2
 8001de0:	d12b      	bne.n	8001e3a <HAL_ADC_ConfigChannel+0x23a>
 8001de2:	683b      	ldr	r3, [r7, #0]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	4a1c      	ldr	r2, [pc, #112]	; (8001e58 <HAL_ADC_ConfigChannel+0x258>)
 8001de8:	4293      	cmp	r3, r2
 8001dea:	d003      	beq.n	8001df4 <HAL_ADC_ConfigChannel+0x1f4>
 8001dec:	683b      	ldr	r3, [r7, #0]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	2b11      	cmp	r3, #17
 8001df2:	d122      	bne.n	8001e3a <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	685b      	ldr	r3, [r3, #4]
 8001df8:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	685b      	ldr	r3, [r3, #4]
 8001e04:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001e0c:	683b      	ldr	r3, [r7, #0]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	4a11      	ldr	r2, [pc, #68]	; (8001e58 <HAL_ADC_ConfigChannel+0x258>)
 8001e12:	4293      	cmp	r3, r2
 8001e14:	d111      	bne.n	8001e3a <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001e16:	4b11      	ldr	r3, [pc, #68]	; (8001e5c <HAL_ADC_ConfigChannel+0x25c>)
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	4a11      	ldr	r2, [pc, #68]	; (8001e60 <HAL_ADC_ConfigChannel+0x260>)
 8001e1c:	fba2 2303 	umull	r2, r3, r2, r3
 8001e20:	0c9a      	lsrs	r2, r3, #18
 8001e22:	4613      	mov	r3, r2
 8001e24:	009b      	lsls	r3, r3, #2
 8001e26:	4413      	add	r3, r2
 8001e28:	005b      	lsls	r3, r3, #1
 8001e2a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001e2c:	e002      	b.n	8001e34 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8001e2e:	68bb      	ldr	r3, [r7, #8]
 8001e30:	3b01      	subs	r3, #1
 8001e32:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001e34:	68bb      	ldr	r3, [r7, #8]
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d1f9      	bne.n	8001e2e <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8001e42:	2300      	movs	r3, #0
}
 8001e44:	4618      	mov	r0, r3
 8001e46:	3714      	adds	r7, #20
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4e:	4770      	bx	lr
 8001e50:	40012300 	.word	0x40012300
 8001e54:	40012000 	.word	0x40012000
 8001e58:	10000012 	.word	0x10000012
 8001e5c:	20000000 	.word	0x20000000
 8001e60:	431bde83 	.word	0x431bde83

08001e64 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001e64:	b480      	push	{r7}
 8001e66:	b085      	sub	sp, #20
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001e6c:	4b79      	ldr	r3, [pc, #484]	; (8002054 <ADC_Init+0x1f0>)
 8001e6e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	685b      	ldr	r3, [r3, #4]
 8001e74:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	685a      	ldr	r2, [r3, #4]
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	685b      	ldr	r3, [r3, #4]
 8001e84:	431a      	orrs	r2, r3
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	685a      	ldr	r2, [r3, #4]
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001e98:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	6859      	ldr	r1, [r3, #4]
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	691b      	ldr	r3, [r3, #16]
 8001ea4:	021a      	lsls	r2, r3, #8
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	430a      	orrs	r2, r1
 8001eac:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	685a      	ldr	r2, [r3, #4]
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001ebc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	6859      	ldr	r1, [r3, #4]
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	689a      	ldr	r2, [r3, #8]
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	430a      	orrs	r2, r1
 8001ece:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	689a      	ldr	r2, [r3, #8]
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001ede:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	6899      	ldr	r1, [r3, #8]
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	68da      	ldr	r2, [r3, #12]
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	430a      	orrs	r2, r1
 8001ef0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ef6:	4a58      	ldr	r2, [pc, #352]	; (8002058 <ADC_Init+0x1f4>)
 8001ef8:	4293      	cmp	r3, r2
 8001efa:	d022      	beq.n	8001f42 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	689a      	ldr	r2, [r3, #8]
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001f0a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	6899      	ldr	r1, [r3, #8]
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	430a      	orrs	r2, r1
 8001f1c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	689a      	ldr	r2, [r3, #8]
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001f2c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	6899      	ldr	r1, [r3, #8]
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	430a      	orrs	r2, r1
 8001f3e:	609a      	str	r2, [r3, #8]
 8001f40:	e00f      	b.n	8001f62 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	689a      	ldr	r2, [r3, #8]
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001f50:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	689a      	ldr	r2, [r3, #8]
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001f60:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	689a      	ldr	r2, [r3, #8]
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	f022 0202 	bic.w	r2, r2, #2
 8001f70:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	6899      	ldr	r1, [r3, #8]
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	7e1b      	ldrb	r3, [r3, #24]
 8001f7c:	005a      	lsls	r2, r3, #1
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	430a      	orrs	r2, r1
 8001f84:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d01b      	beq.n	8001fc8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	685a      	ldr	r2, [r3, #4]
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001f9e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	685a      	ldr	r2, [r3, #4]
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8001fae:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	6859      	ldr	r1, [r3, #4]
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fba:	3b01      	subs	r3, #1
 8001fbc:	035a      	lsls	r2, r3, #13
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	430a      	orrs	r2, r1
 8001fc4:	605a      	str	r2, [r3, #4]
 8001fc6:	e007      	b.n	8001fd8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	685a      	ldr	r2, [r3, #4]
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001fd6:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8001fe6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	69db      	ldr	r3, [r3, #28]
 8001ff2:	3b01      	subs	r3, #1
 8001ff4:	051a      	lsls	r2, r3, #20
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	430a      	orrs	r2, r1
 8001ffc:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	689a      	ldr	r2, [r3, #8]
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800200c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	6899      	ldr	r1, [r3, #8]
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800201a:	025a      	lsls	r2, r3, #9
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	430a      	orrs	r2, r1
 8002022:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	689a      	ldr	r2, [r3, #8]
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002032:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	6899      	ldr	r1, [r3, #8]
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	695b      	ldr	r3, [r3, #20]
 800203e:	029a      	lsls	r2, r3, #10
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	430a      	orrs	r2, r1
 8002046:	609a      	str	r2, [r3, #8]
}
 8002048:	bf00      	nop
 800204a:	3714      	adds	r7, #20
 800204c:	46bd      	mov	sp, r7
 800204e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002052:	4770      	bx	lr
 8002054:	40012300 	.word	0x40012300
 8002058:	0f000001 	.word	0x0f000001

0800205c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800205c:	b480      	push	{r7}
 800205e:	b085      	sub	sp, #20
 8002060:	af00      	add	r7, sp, #0
 8002062:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	f003 0307 	and.w	r3, r3, #7
 800206a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800206c:	4b0c      	ldr	r3, [pc, #48]	; (80020a0 <__NVIC_SetPriorityGrouping+0x44>)
 800206e:	68db      	ldr	r3, [r3, #12]
 8002070:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002072:	68ba      	ldr	r2, [r7, #8]
 8002074:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002078:	4013      	ands	r3, r2
 800207a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002080:	68bb      	ldr	r3, [r7, #8]
 8002082:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002084:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002088:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800208c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800208e:	4a04      	ldr	r2, [pc, #16]	; (80020a0 <__NVIC_SetPriorityGrouping+0x44>)
 8002090:	68bb      	ldr	r3, [r7, #8]
 8002092:	60d3      	str	r3, [r2, #12]
}
 8002094:	bf00      	nop
 8002096:	3714      	adds	r7, #20
 8002098:	46bd      	mov	sp, r7
 800209a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209e:	4770      	bx	lr
 80020a0:	e000ed00 	.word	0xe000ed00

080020a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80020a4:	b480      	push	{r7}
 80020a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80020a8:	4b04      	ldr	r3, [pc, #16]	; (80020bc <__NVIC_GetPriorityGrouping+0x18>)
 80020aa:	68db      	ldr	r3, [r3, #12]
 80020ac:	0a1b      	lsrs	r3, r3, #8
 80020ae:	f003 0307 	and.w	r3, r3, #7
}
 80020b2:	4618      	mov	r0, r3
 80020b4:	46bd      	mov	sp, r7
 80020b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ba:	4770      	bx	lr
 80020bc:	e000ed00 	.word	0xe000ed00

080020c0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020c0:	b480      	push	{r7}
 80020c2:	b083      	sub	sp, #12
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	4603      	mov	r3, r0
 80020c8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	db0b      	blt.n	80020ea <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80020d2:	79fb      	ldrb	r3, [r7, #7]
 80020d4:	f003 021f 	and.w	r2, r3, #31
 80020d8:	4907      	ldr	r1, [pc, #28]	; (80020f8 <__NVIC_EnableIRQ+0x38>)
 80020da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020de:	095b      	lsrs	r3, r3, #5
 80020e0:	2001      	movs	r0, #1
 80020e2:	fa00 f202 	lsl.w	r2, r0, r2
 80020e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80020ea:	bf00      	nop
 80020ec:	370c      	adds	r7, #12
 80020ee:	46bd      	mov	sp, r7
 80020f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f4:	4770      	bx	lr
 80020f6:	bf00      	nop
 80020f8:	e000e100 	.word	0xe000e100

080020fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80020fc:	b480      	push	{r7}
 80020fe:	b083      	sub	sp, #12
 8002100:	af00      	add	r7, sp, #0
 8002102:	4603      	mov	r3, r0
 8002104:	6039      	str	r1, [r7, #0]
 8002106:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002108:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800210c:	2b00      	cmp	r3, #0
 800210e:	db0a      	blt.n	8002126 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002110:	683b      	ldr	r3, [r7, #0]
 8002112:	b2da      	uxtb	r2, r3
 8002114:	490c      	ldr	r1, [pc, #48]	; (8002148 <__NVIC_SetPriority+0x4c>)
 8002116:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800211a:	0112      	lsls	r2, r2, #4
 800211c:	b2d2      	uxtb	r2, r2
 800211e:	440b      	add	r3, r1
 8002120:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002124:	e00a      	b.n	800213c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002126:	683b      	ldr	r3, [r7, #0]
 8002128:	b2da      	uxtb	r2, r3
 800212a:	4908      	ldr	r1, [pc, #32]	; (800214c <__NVIC_SetPriority+0x50>)
 800212c:	79fb      	ldrb	r3, [r7, #7]
 800212e:	f003 030f 	and.w	r3, r3, #15
 8002132:	3b04      	subs	r3, #4
 8002134:	0112      	lsls	r2, r2, #4
 8002136:	b2d2      	uxtb	r2, r2
 8002138:	440b      	add	r3, r1
 800213a:	761a      	strb	r2, [r3, #24]
}
 800213c:	bf00      	nop
 800213e:	370c      	adds	r7, #12
 8002140:	46bd      	mov	sp, r7
 8002142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002146:	4770      	bx	lr
 8002148:	e000e100 	.word	0xe000e100
 800214c:	e000ed00 	.word	0xe000ed00

08002150 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002150:	b480      	push	{r7}
 8002152:	b089      	sub	sp, #36	; 0x24
 8002154:	af00      	add	r7, sp, #0
 8002156:	60f8      	str	r0, [r7, #12]
 8002158:	60b9      	str	r1, [r7, #8]
 800215a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	f003 0307 	and.w	r3, r3, #7
 8002162:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002164:	69fb      	ldr	r3, [r7, #28]
 8002166:	f1c3 0307 	rsb	r3, r3, #7
 800216a:	2b04      	cmp	r3, #4
 800216c:	bf28      	it	cs
 800216e:	2304      	movcs	r3, #4
 8002170:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002172:	69fb      	ldr	r3, [r7, #28]
 8002174:	3304      	adds	r3, #4
 8002176:	2b06      	cmp	r3, #6
 8002178:	d902      	bls.n	8002180 <NVIC_EncodePriority+0x30>
 800217a:	69fb      	ldr	r3, [r7, #28]
 800217c:	3b03      	subs	r3, #3
 800217e:	e000      	b.n	8002182 <NVIC_EncodePriority+0x32>
 8002180:	2300      	movs	r3, #0
 8002182:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002184:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002188:	69bb      	ldr	r3, [r7, #24]
 800218a:	fa02 f303 	lsl.w	r3, r2, r3
 800218e:	43da      	mvns	r2, r3
 8002190:	68bb      	ldr	r3, [r7, #8]
 8002192:	401a      	ands	r2, r3
 8002194:	697b      	ldr	r3, [r7, #20]
 8002196:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002198:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800219c:	697b      	ldr	r3, [r7, #20]
 800219e:	fa01 f303 	lsl.w	r3, r1, r3
 80021a2:	43d9      	mvns	r1, r3
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021a8:	4313      	orrs	r3, r2
         );
}
 80021aa:	4618      	mov	r0, r3
 80021ac:	3724      	adds	r7, #36	; 0x24
 80021ae:	46bd      	mov	sp, r7
 80021b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b4:	4770      	bx	lr
	...

080021b8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b082      	sub	sp, #8
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	3b01      	subs	r3, #1
 80021c4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80021c8:	d301      	bcc.n	80021ce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80021ca:	2301      	movs	r3, #1
 80021cc:	e00f      	b.n	80021ee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80021ce:	4a0a      	ldr	r2, [pc, #40]	; (80021f8 <SysTick_Config+0x40>)
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	3b01      	subs	r3, #1
 80021d4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80021d6:	210f      	movs	r1, #15
 80021d8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80021dc:	f7ff ff8e 	bl	80020fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80021e0:	4b05      	ldr	r3, [pc, #20]	; (80021f8 <SysTick_Config+0x40>)
 80021e2:	2200      	movs	r2, #0
 80021e4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80021e6:	4b04      	ldr	r3, [pc, #16]	; (80021f8 <SysTick_Config+0x40>)
 80021e8:	2207      	movs	r2, #7
 80021ea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80021ec:	2300      	movs	r3, #0
}
 80021ee:	4618      	mov	r0, r3
 80021f0:	3708      	adds	r7, #8
 80021f2:	46bd      	mov	sp, r7
 80021f4:	bd80      	pop	{r7, pc}
 80021f6:	bf00      	nop
 80021f8:	e000e010 	.word	0xe000e010

080021fc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b082      	sub	sp, #8
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002204:	6878      	ldr	r0, [r7, #4]
 8002206:	f7ff ff29 	bl	800205c <__NVIC_SetPriorityGrouping>
}
 800220a:	bf00      	nop
 800220c:	3708      	adds	r7, #8
 800220e:	46bd      	mov	sp, r7
 8002210:	bd80      	pop	{r7, pc}

08002212 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002212:	b580      	push	{r7, lr}
 8002214:	b086      	sub	sp, #24
 8002216:	af00      	add	r7, sp, #0
 8002218:	4603      	mov	r3, r0
 800221a:	60b9      	str	r1, [r7, #8]
 800221c:	607a      	str	r2, [r7, #4]
 800221e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002220:	2300      	movs	r3, #0
 8002222:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002224:	f7ff ff3e 	bl	80020a4 <__NVIC_GetPriorityGrouping>
 8002228:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800222a:	687a      	ldr	r2, [r7, #4]
 800222c:	68b9      	ldr	r1, [r7, #8]
 800222e:	6978      	ldr	r0, [r7, #20]
 8002230:	f7ff ff8e 	bl	8002150 <NVIC_EncodePriority>
 8002234:	4602      	mov	r2, r0
 8002236:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800223a:	4611      	mov	r1, r2
 800223c:	4618      	mov	r0, r3
 800223e:	f7ff ff5d 	bl	80020fc <__NVIC_SetPriority>
}
 8002242:	bf00      	nop
 8002244:	3718      	adds	r7, #24
 8002246:	46bd      	mov	sp, r7
 8002248:	bd80      	pop	{r7, pc}

0800224a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800224a:	b580      	push	{r7, lr}
 800224c:	b082      	sub	sp, #8
 800224e:	af00      	add	r7, sp, #0
 8002250:	4603      	mov	r3, r0
 8002252:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002254:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002258:	4618      	mov	r0, r3
 800225a:	f7ff ff31 	bl	80020c0 <__NVIC_EnableIRQ>
}
 800225e:	bf00      	nop
 8002260:	3708      	adds	r7, #8
 8002262:	46bd      	mov	sp, r7
 8002264:	bd80      	pop	{r7, pc}

08002266 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002266:	b580      	push	{r7, lr}
 8002268:	b082      	sub	sp, #8
 800226a:	af00      	add	r7, sp, #0
 800226c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800226e:	6878      	ldr	r0, [r7, #4]
 8002270:	f7ff ffa2 	bl	80021b8 <SysTick_Config>
 8002274:	4603      	mov	r3, r0
}
 8002276:	4618      	mov	r0, r3
 8002278:	3708      	adds	r7, #8
 800227a:	46bd      	mov	sp, r7
 800227c:	bd80      	pop	{r7, pc}
	...

08002280 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002280:	b480      	push	{r7}
 8002282:	b089      	sub	sp, #36	; 0x24
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
 8002288:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800228a:	2300      	movs	r3, #0
 800228c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800228e:	2300      	movs	r3, #0
 8002290:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002292:	2300      	movs	r3, #0
 8002294:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002296:	2300      	movs	r3, #0
 8002298:	61fb      	str	r3, [r7, #28]
 800229a:	e159      	b.n	8002550 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800229c:	2201      	movs	r2, #1
 800229e:	69fb      	ldr	r3, [r7, #28]
 80022a0:	fa02 f303 	lsl.w	r3, r2, r3
 80022a4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80022a6:	683b      	ldr	r3, [r7, #0]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	697a      	ldr	r2, [r7, #20]
 80022ac:	4013      	ands	r3, r2
 80022ae:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80022b0:	693a      	ldr	r2, [r7, #16]
 80022b2:	697b      	ldr	r3, [r7, #20]
 80022b4:	429a      	cmp	r2, r3
 80022b6:	f040 8148 	bne.w	800254a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80022ba:	683b      	ldr	r3, [r7, #0]
 80022bc:	685b      	ldr	r3, [r3, #4]
 80022be:	f003 0303 	and.w	r3, r3, #3
 80022c2:	2b01      	cmp	r3, #1
 80022c4:	d005      	beq.n	80022d2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80022c6:	683b      	ldr	r3, [r7, #0]
 80022c8:	685b      	ldr	r3, [r3, #4]
 80022ca:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80022ce:	2b02      	cmp	r3, #2
 80022d0:	d130      	bne.n	8002334 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	689b      	ldr	r3, [r3, #8]
 80022d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80022d8:	69fb      	ldr	r3, [r7, #28]
 80022da:	005b      	lsls	r3, r3, #1
 80022dc:	2203      	movs	r2, #3
 80022de:	fa02 f303 	lsl.w	r3, r2, r3
 80022e2:	43db      	mvns	r3, r3
 80022e4:	69ba      	ldr	r2, [r7, #24]
 80022e6:	4013      	ands	r3, r2
 80022e8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80022ea:	683b      	ldr	r3, [r7, #0]
 80022ec:	68da      	ldr	r2, [r3, #12]
 80022ee:	69fb      	ldr	r3, [r7, #28]
 80022f0:	005b      	lsls	r3, r3, #1
 80022f2:	fa02 f303 	lsl.w	r3, r2, r3
 80022f6:	69ba      	ldr	r2, [r7, #24]
 80022f8:	4313      	orrs	r3, r2
 80022fa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	69ba      	ldr	r2, [r7, #24]
 8002300:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	685b      	ldr	r3, [r3, #4]
 8002306:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002308:	2201      	movs	r2, #1
 800230a:	69fb      	ldr	r3, [r7, #28]
 800230c:	fa02 f303 	lsl.w	r3, r2, r3
 8002310:	43db      	mvns	r3, r3
 8002312:	69ba      	ldr	r2, [r7, #24]
 8002314:	4013      	ands	r3, r2
 8002316:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002318:	683b      	ldr	r3, [r7, #0]
 800231a:	685b      	ldr	r3, [r3, #4]
 800231c:	091b      	lsrs	r3, r3, #4
 800231e:	f003 0201 	and.w	r2, r3, #1
 8002322:	69fb      	ldr	r3, [r7, #28]
 8002324:	fa02 f303 	lsl.w	r3, r2, r3
 8002328:	69ba      	ldr	r2, [r7, #24]
 800232a:	4313      	orrs	r3, r2
 800232c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	69ba      	ldr	r2, [r7, #24]
 8002332:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002334:	683b      	ldr	r3, [r7, #0]
 8002336:	685b      	ldr	r3, [r3, #4]
 8002338:	f003 0303 	and.w	r3, r3, #3
 800233c:	2b03      	cmp	r3, #3
 800233e:	d017      	beq.n	8002370 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	68db      	ldr	r3, [r3, #12]
 8002344:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002346:	69fb      	ldr	r3, [r7, #28]
 8002348:	005b      	lsls	r3, r3, #1
 800234a:	2203      	movs	r2, #3
 800234c:	fa02 f303 	lsl.w	r3, r2, r3
 8002350:	43db      	mvns	r3, r3
 8002352:	69ba      	ldr	r2, [r7, #24]
 8002354:	4013      	ands	r3, r2
 8002356:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002358:	683b      	ldr	r3, [r7, #0]
 800235a:	689a      	ldr	r2, [r3, #8]
 800235c:	69fb      	ldr	r3, [r7, #28]
 800235e:	005b      	lsls	r3, r3, #1
 8002360:	fa02 f303 	lsl.w	r3, r2, r3
 8002364:	69ba      	ldr	r2, [r7, #24]
 8002366:	4313      	orrs	r3, r2
 8002368:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	69ba      	ldr	r2, [r7, #24]
 800236e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	685b      	ldr	r3, [r3, #4]
 8002374:	f003 0303 	and.w	r3, r3, #3
 8002378:	2b02      	cmp	r3, #2
 800237a:	d123      	bne.n	80023c4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800237c:	69fb      	ldr	r3, [r7, #28]
 800237e:	08da      	lsrs	r2, r3, #3
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	3208      	adds	r2, #8
 8002384:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002388:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800238a:	69fb      	ldr	r3, [r7, #28]
 800238c:	f003 0307 	and.w	r3, r3, #7
 8002390:	009b      	lsls	r3, r3, #2
 8002392:	220f      	movs	r2, #15
 8002394:	fa02 f303 	lsl.w	r3, r2, r3
 8002398:	43db      	mvns	r3, r3
 800239a:	69ba      	ldr	r2, [r7, #24]
 800239c:	4013      	ands	r3, r2
 800239e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80023a0:	683b      	ldr	r3, [r7, #0]
 80023a2:	691a      	ldr	r2, [r3, #16]
 80023a4:	69fb      	ldr	r3, [r7, #28]
 80023a6:	f003 0307 	and.w	r3, r3, #7
 80023aa:	009b      	lsls	r3, r3, #2
 80023ac:	fa02 f303 	lsl.w	r3, r2, r3
 80023b0:	69ba      	ldr	r2, [r7, #24]
 80023b2:	4313      	orrs	r3, r2
 80023b4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80023b6:	69fb      	ldr	r3, [r7, #28]
 80023b8:	08da      	lsrs	r2, r3, #3
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	3208      	adds	r2, #8
 80023be:	69b9      	ldr	r1, [r7, #24]
 80023c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80023ca:	69fb      	ldr	r3, [r7, #28]
 80023cc:	005b      	lsls	r3, r3, #1
 80023ce:	2203      	movs	r2, #3
 80023d0:	fa02 f303 	lsl.w	r3, r2, r3
 80023d4:	43db      	mvns	r3, r3
 80023d6:	69ba      	ldr	r2, [r7, #24]
 80023d8:	4013      	ands	r3, r2
 80023da:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80023dc:	683b      	ldr	r3, [r7, #0]
 80023de:	685b      	ldr	r3, [r3, #4]
 80023e0:	f003 0203 	and.w	r2, r3, #3
 80023e4:	69fb      	ldr	r3, [r7, #28]
 80023e6:	005b      	lsls	r3, r3, #1
 80023e8:	fa02 f303 	lsl.w	r3, r2, r3
 80023ec:	69ba      	ldr	r2, [r7, #24]
 80023ee:	4313      	orrs	r3, r2
 80023f0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	69ba      	ldr	r2, [r7, #24]
 80023f6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80023f8:	683b      	ldr	r3, [r7, #0]
 80023fa:	685b      	ldr	r3, [r3, #4]
 80023fc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002400:	2b00      	cmp	r3, #0
 8002402:	f000 80a2 	beq.w	800254a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002406:	2300      	movs	r3, #0
 8002408:	60fb      	str	r3, [r7, #12]
 800240a:	4b57      	ldr	r3, [pc, #348]	; (8002568 <HAL_GPIO_Init+0x2e8>)
 800240c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800240e:	4a56      	ldr	r2, [pc, #344]	; (8002568 <HAL_GPIO_Init+0x2e8>)
 8002410:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002414:	6453      	str	r3, [r2, #68]	; 0x44
 8002416:	4b54      	ldr	r3, [pc, #336]	; (8002568 <HAL_GPIO_Init+0x2e8>)
 8002418:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800241a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800241e:	60fb      	str	r3, [r7, #12]
 8002420:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002422:	4a52      	ldr	r2, [pc, #328]	; (800256c <HAL_GPIO_Init+0x2ec>)
 8002424:	69fb      	ldr	r3, [r7, #28]
 8002426:	089b      	lsrs	r3, r3, #2
 8002428:	3302      	adds	r3, #2
 800242a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800242e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002430:	69fb      	ldr	r3, [r7, #28]
 8002432:	f003 0303 	and.w	r3, r3, #3
 8002436:	009b      	lsls	r3, r3, #2
 8002438:	220f      	movs	r2, #15
 800243a:	fa02 f303 	lsl.w	r3, r2, r3
 800243e:	43db      	mvns	r3, r3
 8002440:	69ba      	ldr	r2, [r7, #24]
 8002442:	4013      	ands	r3, r2
 8002444:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	4a49      	ldr	r2, [pc, #292]	; (8002570 <HAL_GPIO_Init+0x2f0>)
 800244a:	4293      	cmp	r3, r2
 800244c:	d019      	beq.n	8002482 <HAL_GPIO_Init+0x202>
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	4a48      	ldr	r2, [pc, #288]	; (8002574 <HAL_GPIO_Init+0x2f4>)
 8002452:	4293      	cmp	r3, r2
 8002454:	d013      	beq.n	800247e <HAL_GPIO_Init+0x1fe>
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	4a47      	ldr	r2, [pc, #284]	; (8002578 <HAL_GPIO_Init+0x2f8>)
 800245a:	4293      	cmp	r3, r2
 800245c:	d00d      	beq.n	800247a <HAL_GPIO_Init+0x1fa>
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	4a46      	ldr	r2, [pc, #280]	; (800257c <HAL_GPIO_Init+0x2fc>)
 8002462:	4293      	cmp	r3, r2
 8002464:	d007      	beq.n	8002476 <HAL_GPIO_Init+0x1f6>
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	4a45      	ldr	r2, [pc, #276]	; (8002580 <HAL_GPIO_Init+0x300>)
 800246a:	4293      	cmp	r3, r2
 800246c:	d101      	bne.n	8002472 <HAL_GPIO_Init+0x1f2>
 800246e:	2304      	movs	r3, #4
 8002470:	e008      	b.n	8002484 <HAL_GPIO_Init+0x204>
 8002472:	2307      	movs	r3, #7
 8002474:	e006      	b.n	8002484 <HAL_GPIO_Init+0x204>
 8002476:	2303      	movs	r3, #3
 8002478:	e004      	b.n	8002484 <HAL_GPIO_Init+0x204>
 800247a:	2302      	movs	r3, #2
 800247c:	e002      	b.n	8002484 <HAL_GPIO_Init+0x204>
 800247e:	2301      	movs	r3, #1
 8002480:	e000      	b.n	8002484 <HAL_GPIO_Init+0x204>
 8002482:	2300      	movs	r3, #0
 8002484:	69fa      	ldr	r2, [r7, #28]
 8002486:	f002 0203 	and.w	r2, r2, #3
 800248a:	0092      	lsls	r2, r2, #2
 800248c:	4093      	lsls	r3, r2
 800248e:	69ba      	ldr	r2, [r7, #24]
 8002490:	4313      	orrs	r3, r2
 8002492:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002494:	4935      	ldr	r1, [pc, #212]	; (800256c <HAL_GPIO_Init+0x2ec>)
 8002496:	69fb      	ldr	r3, [r7, #28]
 8002498:	089b      	lsrs	r3, r3, #2
 800249a:	3302      	adds	r3, #2
 800249c:	69ba      	ldr	r2, [r7, #24]
 800249e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80024a2:	4b38      	ldr	r3, [pc, #224]	; (8002584 <HAL_GPIO_Init+0x304>)
 80024a4:	689b      	ldr	r3, [r3, #8]
 80024a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024a8:	693b      	ldr	r3, [r7, #16]
 80024aa:	43db      	mvns	r3, r3
 80024ac:	69ba      	ldr	r2, [r7, #24]
 80024ae:	4013      	ands	r3, r2
 80024b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80024b2:	683b      	ldr	r3, [r7, #0]
 80024b4:	685b      	ldr	r3, [r3, #4]
 80024b6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d003      	beq.n	80024c6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80024be:	69ba      	ldr	r2, [r7, #24]
 80024c0:	693b      	ldr	r3, [r7, #16]
 80024c2:	4313      	orrs	r3, r2
 80024c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80024c6:	4a2f      	ldr	r2, [pc, #188]	; (8002584 <HAL_GPIO_Init+0x304>)
 80024c8:	69bb      	ldr	r3, [r7, #24]
 80024ca:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80024cc:	4b2d      	ldr	r3, [pc, #180]	; (8002584 <HAL_GPIO_Init+0x304>)
 80024ce:	68db      	ldr	r3, [r3, #12]
 80024d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024d2:	693b      	ldr	r3, [r7, #16]
 80024d4:	43db      	mvns	r3, r3
 80024d6:	69ba      	ldr	r2, [r7, #24]
 80024d8:	4013      	ands	r3, r2
 80024da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80024dc:	683b      	ldr	r3, [r7, #0]
 80024de:	685b      	ldr	r3, [r3, #4]
 80024e0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d003      	beq.n	80024f0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80024e8:	69ba      	ldr	r2, [r7, #24]
 80024ea:	693b      	ldr	r3, [r7, #16]
 80024ec:	4313      	orrs	r3, r2
 80024ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80024f0:	4a24      	ldr	r2, [pc, #144]	; (8002584 <HAL_GPIO_Init+0x304>)
 80024f2:	69bb      	ldr	r3, [r7, #24]
 80024f4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80024f6:	4b23      	ldr	r3, [pc, #140]	; (8002584 <HAL_GPIO_Init+0x304>)
 80024f8:	685b      	ldr	r3, [r3, #4]
 80024fa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024fc:	693b      	ldr	r3, [r7, #16]
 80024fe:	43db      	mvns	r3, r3
 8002500:	69ba      	ldr	r2, [r7, #24]
 8002502:	4013      	ands	r3, r2
 8002504:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002506:	683b      	ldr	r3, [r7, #0]
 8002508:	685b      	ldr	r3, [r3, #4]
 800250a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800250e:	2b00      	cmp	r3, #0
 8002510:	d003      	beq.n	800251a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002512:	69ba      	ldr	r2, [r7, #24]
 8002514:	693b      	ldr	r3, [r7, #16]
 8002516:	4313      	orrs	r3, r2
 8002518:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800251a:	4a1a      	ldr	r2, [pc, #104]	; (8002584 <HAL_GPIO_Init+0x304>)
 800251c:	69bb      	ldr	r3, [r7, #24]
 800251e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002520:	4b18      	ldr	r3, [pc, #96]	; (8002584 <HAL_GPIO_Init+0x304>)
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002526:	693b      	ldr	r3, [r7, #16]
 8002528:	43db      	mvns	r3, r3
 800252a:	69ba      	ldr	r2, [r7, #24]
 800252c:	4013      	ands	r3, r2
 800252e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002530:	683b      	ldr	r3, [r7, #0]
 8002532:	685b      	ldr	r3, [r3, #4]
 8002534:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002538:	2b00      	cmp	r3, #0
 800253a:	d003      	beq.n	8002544 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800253c:	69ba      	ldr	r2, [r7, #24]
 800253e:	693b      	ldr	r3, [r7, #16]
 8002540:	4313      	orrs	r3, r2
 8002542:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002544:	4a0f      	ldr	r2, [pc, #60]	; (8002584 <HAL_GPIO_Init+0x304>)
 8002546:	69bb      	ldr	r3, [r7, #24]
 8002548:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800254a:	69fb      	ldr	r3, [r7, #28]
 800254c:	3301      	adds	r3, #1
 800254e:	61fb      	str	r3, [r7, #28]
 8002550:	69fb      	ldr	r3, [r7, #28]
 8002552:	2b0f      	cmp	r3, #15
 8002554:	f67f aea2 	bls.w	800229c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002558:	bf00      	nop
 800255a:	bf00      	nop
 800255c:	3724      	adds	r7, #36	; 0x24
 800255e:	46bd      	mov	sp, r7
 8002560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002564:	4770      	bx	lr
 8002566:	bf00      	nop
 8002568:	40023800 	.word	0x40023800
 800256c:	40013800 	.word	0x40013800
 8002570:	40020000 	.word	0x40020000
 8002574:	40020400 	.word	0x40020400
 8002578:	40020800 	.word	0x40020800
 800257c:	40020c00 	.word	0x40020c00
 8002580:	40021000 	.word	0x40021000
 8002584:	40013c00 	.word	0x40013c00

08002588 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002588:	b480      	push	{r7}
 800258a:	b083      	sub	sp, #12
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]
 8002590:	460b      	mov	r3, r1
 8002592:	807b      	strh	r3, [r7, #2]
 8002594:	4613      	mov	r3, r2
 8002596:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002598:	787b      	ldrb	r3, [r7, #1]
 800259a:	2b00      	cmp	r3, #0
 800259c:	d003      	beq.n	80025a6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800259e:	887a      	ldrh	r2, [r7, #2]
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80025a4:	e003      	b.n	80025ae <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80025a6:	887b      	ldrh	r3, [r7, #2]
 80025a8:	041a      	lsls	r2, r3, #16
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	619a      	str	r2, [r3, #24]
}
 80025ae:	bf00      	nop
 80025b0:	370c      	adds	r7, #12
 80025b2:	46bd      	mov	sp, r7
 80025b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b8:	4770      	bx	lr

080025ba <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80025ba:	b5f0      	push	{r4, r5, r6, r7, lr}
 80025bc:	b08f      	sub	sp, #60	; 0x3c
 80025be:	af0a      	add	r7, sp, #40	; 0x28
 80025c0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d101      	bne.n	80025cc <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80025c8:	2301      	movs	r3, #1
 80025ca:	e10f      	b.n	80027ec <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 80025d8:	b2db      	uxtb	r3, r3
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d106      	bne.n	80025ec <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	2200      	movs	r2, #0
 80025e2:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80025e6:	6878      	ldr	r0, [r7, #4]
 80025e8:	f006 fb56 	bl	8008c98 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	2203      	movs	r2, #3
 80025f0:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80025f4:	68bb      	ldr	r3, [r7, #8]
 80025f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80025f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d102      	bne.n	8002606 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	2200      	movs	r2, #0
 8002604:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	4618      	mov	r0, r3
 800260c:	f002 fe3d 	bl	800528a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	603b      	str	r3, [r7, #0]
 8002616:	687e      	ldr	r6, [r7, #4]
 8002618:	466d      	mov	r5, sp
 800261a:	f106 0410 	add.w	r4, r6, #16
 800261e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002620:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002622:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002624:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002626:	e894 0003 	ldmia.w	r4, {r0, r1}
 800262a:	e885 0003 	stmia.w	r5, {r0, r1}
 800262e:	1d33      	adds	r3, r6, #4
 8002630:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002632:	6838      	ldr	r0, [r7, #0]
 8002634:	f002 fd14 	bl	8005060 <USB_CoreInit>
 8002638:	4603      	mov	r3, r0
 800263a:	2b00      	cmp	r3, #0
 800263c:	d005      	beq.n	800264a <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	2202      	movs	r2, #2
 8002642:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8002646:	2301      	movs	r3, #1
 8002648:	e0d0      	b.n	80027ec <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	2100      	movs	r1, #0
 8002650:	4618      	mov	r0, r3
 8002652:	f002 fe2b 	bl	80052ac <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002656:	2300      	movs	r3, #0
 8002658:	73fb      	strb	r3, [r7, #15]
 800265a:	e04a      	b.n	80026f2 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800265c:	7bfa      	ldrb	r2, [r7, #15]
 800265e:	6879      	ldr	r1, [r7, #4]
 8002660:	4613      	mov	r3, r2
 8002662:	00db      	lsls	r3, r3, #3
 8002664:	4413      	add	r3, r2
 8002666:	009b      	lsls	r3, r3, #2
 8002668:	440b      	add	r3, r1
 800266a:	333d      	adds	r3, #61	; 0x3d
 800266c:	2201      	movs	r2, #1
 800266e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002670:	7bfa      	ldrb	r2, [r7, #15]
 8002672:	6879      	ldr	r1, [r7, #4]
 8002674:	4613      	mov	r3, r2
 8002676:	00db      	lsls	r3, r3, #3
 8002678:	4413      	add	r3, r2
 800267a:	009b      	lsls	r3, r3, #2
 800267c:	440b      	add	r3, r1
 800267e:	333c      	adds	r3, #60	; 0x3c
 8002680:	7bfa      	ldrb	r2, [r7, #15]
 8002682:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002684:	7bfa      	ldrb	r2, [r7, #15]
 8002686:	7bfb      	ldrb	r3, [r7, #15]
 8002688:	b298      	uxth	r0, r3
 800268a:	6879      	ldr	r1, [r7, #4]
 800268c:	4613      	mov	r3, r2
 800268e:	00db      	lsls	r3, r3, #3
 8002690:	4413      	add	r3, r2
 8002692:	009b      	lsls	r3, r3, #2
 8002694:	440b      	add	r3, r1
 8002696:	3344      	adds	r3, #68	; 0x44
 8002698:	4602      	mov	r2, r0
 800269a:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800269c:	7bfa      	ldrb	r2, [r7, #15]
 800269e:	6879      	ldr	r1, [r7, #4]
 80026a0:	4613      	mov	r3, r2
 80026a2:	00db      	lsls	r3, r3, #3
 80026a4:	4413      	add	r3, r2
 80026a6:	009b      	lsls	r3, r3, #2
 80026a8:	440b      	add	r3, r1
 80026aa:	3340      	adds	r3, #64	; 0x40
 80026ac:	2200      	movs	r2, #0
 80026ae:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80026b0:	7bfa      	ldrb	r2, [r7, #15]
 80026b2:	6879      	ldr	r1, [r7, #4]
 80026b4:	4613      	mov	r3, r2
 80026b6:	00db      	lsls	r3, r3, #3
 80026b8:	4413      	add	r3, r2
 80026ba:	009b      	lsls	r3, r3, #2
 80026bc:	440b      	add	r3, r1
 80026be:	3348      	adds	r3, #72	; 0x48
 80026c0:	2200      	movs	r2, #0
 80026c2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80026c4:	7bfa      	ldrb	r2, [r7, #15]
 80026c6:	6879      	ldr	r1, [r7, #4]
 80026c8:	4613      	mov	r3, r2
 80026ca:	00db      	lsls	r3, r3, #3
 80026cc:	4413      	add	r3, r2
 80026ce:	009b      	lsls	r3, r3, #2
 80026d0:	440b      	add	r3, r1
 80026d2:	334c      	adds	r3, #76	; 0x4c
 80026d4:	2200      	movs	r2, #0
 80026d6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80026d8:	7bfa      	ldrb	r2, [r7, #15]
 80026da:	6879      	ldr	r1, [r7, #4]
 80026dc:	4613      	mov	r3, r2
 80026de:	00db      	lsls	r3, r3, #3
 80026e0:	4413      	add	r3, r2
 80026e2:	009b      	lsls	r3, r3, #2
 80026e4:	440b      	add	r3, r1
 80026e6:	3354      	adds	r3, #84	; 0x54
 80026e8:	2200      	movs	r2, #0
 80026ea:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80026ec:	7bfb      	ldrb	r3, [r7, #15]
 80026ee:	3301      	adds	r3, #1
 80026f0:	73fb      	strb	r3, [r7, #15]
 80026f2:	7bfa      	ldrb	r2, [r7, #15]
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	685b      	ldr	r3, [r3, #4]
 80026f8:	429a      	cmp	r2, r3
 80026fa:	d3af      	bcc.n	800265c <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80026fc:	2300      	movs	r3, #0
 80026fe:	73fb      	strb	r3, [r7, #15]
 8002700:	e044      	b.n	800278c <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002702:	7bfa      	ldrb	r2, [r7, #15]
 8002704:	6879      	ldr	r1, [r7, #4]
 8002706:	4613      	mov	r3, r2
 8002708:	00db      	lsls	r3, r3, #3
 800270a:	4413      	add	r3, r2
 800270c:	009b      	lsls	r3, r3, #2
 800270e:	440b      	add	r3, r1
 8002710:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8002714:	2200      	movs	r2, #0
 8002716:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002718:	7bfa      	ldrb	r2, [r7, #15]
 800271a:	6879      	ldr	r1, [r7, #4]
 800271c:	4613      	mov	r3, r2
 800271e:	00db      	lsls	r3, r3, #3
 8002720:	4413      	add	r3, r2
 8002722:	009b      	lsls	r3, r3, #2
 8002724:	440b      	add	r3, r1
 8002726:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 800272a:	7bfa      	ldrb	r2, [r7, #15]
 800272c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800272e:	7bfa      	ldrb	r2, [r7, #15]
 8002730:	6879      	ldr	r1, [r7, #4]
 8002732:	4613      	mov	r3, r2
 8002734:	00db      	lsls	r3, r3, #3
 8002736:	4413      	add	r3, r2
 8002738:	009b      	lsls	r3, r3, #2
 800273a:	440b      	add	r3, r1
 800273c:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8002740:	2200      	movs	r2, #0
 8002742:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002744:	7bfa      	ldrb	r2, [r7, #15]
 8002746:	6879      	ldr	r1, [r7, #4]
 8002748:	4613      	mov	r3, r2
 800274a:	00db      	lsls	r3, r3, #3
 800274c:	4413      	add	r3, r2
 800274e:	009b      	lsls	r3, r3, #2
 8002750:	440b      	add	r3, r1
 8002752:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8002756:	2200      	movs	r2, #0
 8002758:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800275a:	7bfa      	ldrb	r2, [r7, #15]
 800275c:	6879      	ldr	r1, [r7, #4]
 800275e:	4613      	mov	r3, r2
 8002760:	00db      	lsls	r3, r3, #3
 8002762:	4413      	add	r3, r2
 8002764:	009b      	lsls	r3, r3, #2
 8002766:	440b      	add	r3, r1
 8002768:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 800276c:	2200      	movs	r2, #0
 800276e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002770:	7bfa      	ldrb	r2, [r7, #15]
 8002772:	6879      	ldr	r1, [r7, #4]
 8002774:	4613      	mov	r3, r2
 8002776:	00db      	lsls	r3, r3, #3
 8002778:	4413      	add	r3, r2
 800277a:	009b      	lsls	r3, r3, #2
 800277c:	440b      	add	r3, r1
 800277e:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8002782:	2200      	movs	r2, #0
 8002784:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002786:	7bfb      	ldrb	r3, [r7, #15]
 8002788:	3301      	adds	r3, #1
 800278a:	73fb      	strb	r3, [r7, #15]
 800278c:	7bfa      	ldrb	r2, [r7, #15]
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	685b      	ldr	r3, [r3, #4]
 8002792:	429a      	cmp	r2, r3
 8002794:	d3b5      	bcc.n	8002702 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	603b      	str	r3, [r7, #0]
 800279c:	687e      	ldr	r6, [r7, #4]
 800279e:	466d      	mov	r5, sp
 80027a0:	f106 0410 	add.w	r4, r6, #16
 80027a4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80027a6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80027a8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80027aa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80027ac:	e894 0003 	ldmia.w	r4, {r0, r1}
 80027b0:	e885 0003 	stmia.w	r5, {r0, r1}
 80027b4:	1d33      	adds	r3, r6, #4
 80027b6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80027b8:	6838      	ldr	r0, [r7, #0]
 80027ba:	f002 fdc3 	bl	8005344 <USB_DevInit>
 80027be:	4603      	mov	r3, r0
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d005      	beq.n	80027d0 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	2202      	movs	r2, #2
 80027c8:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80027cc:	2301      	movs	r3, #1
 80027ce:	e00d      	b.n	80027ec <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	2200      	movs	r2, #0
 80027d4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	2201      	movs	r2, #1
 80027dc:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	4618      	mov	r0, r3
 80027e6:	f003 ff12 	bl	800660e <USB_DevDisconnect>

  return HAL_OK;
 80027ea:	2300      	movs	r3, #0
}
 80027ec:	4618      	mov	r0, r3
 80027ee:	3714      	adds	r7, #20
 80027f0:	46bd      	mov	sp, r7
 80027f2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080027f4 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b084      	sub	sp, #16
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8002808:	2b01      	cmp	r3, #1
 800280a:	d101      	bne.n	8002810 <HAL_PCD_Start+0x1c>
 800280c:	2302      	movs	r3, #2
 800280e:	e020      	b.n	8002852 <HAL_PCD_Start+0x5e>
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	2201      	movs	r2, #1
 8002814:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800281c:	2b01      	cmp	r3, #1
 800281e:	d109      	bne.n	8002834 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8002824:	2b01      	cmp	r3, #1
 8002826:	d005      	beq.n	8002834 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800282c:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	4618      	mov	r0, r3
 800283a:	f002 fd15 	bl	8005268 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	4618      	mov	r0, r3
 8002844:	f003 fec2 	bl	80065cc <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	2200      	movs	r2, #0
 800284c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8002850:	2300      	movs	r3, #0
}
 8002852:	4618      	mov	r0, r3
 8002854:	3710      	adds	r7, #16
 8002856:	46bd      	mov	sp, r7
 8002858:	bd80      	pop	{r7, pc}

0800285a <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800285a:	b590      	push	{r4, r7, lr}
 800285c:	b08d      	sub	sp, #52	; 0x34
 800285e:	af00      	add	r7, sp, #0
 8002860:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002868:	6a3b      	ldr	r3, [r7, #32]
 800286a:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	4618      	mov	r0, r3
 8002872:	f003 ff80 	bl	8006776 <USB_GetMode>
 8002876:	4603      	mov	r3, r0
 8002878:	2b00      	cmp	r3, #0
 800287a:	f040 848a 	bne.w	8003192 <HAL_PCD_IRQHandler+0x938>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	4618      	mov	r0, r3
 8002884:	f003 fee4 	bl	8006650 <USB_ReadInterrupts>
 8002888:	4603      	mov	r3, r0
 800288a:	2b00      	cmp	r3, #0
 800288c:	f000 8480 	beq.w	8003190 <HAL_PCD_IRQHandler+0x936>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8002890:	69fb      	ldr	r3, [r7, #28]
 8002892:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002896:	689b      	ldr	r3, [r3, #8]
 8002898:	0a1b      	lsrs	r3, r3, #8
 800289a:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	4618      	mov	r0, r3
 80028aa:	f003 fed1 	bl	8006650 <USB_ReadInterrupts>
 80028ae:	4603      	mov	r3, r0
 80028b0:	f003 0302 	and.w	r3, r3, #2
 80028b4:	2b02      	cmp	r3, #2
 80028b6:	d107      	bne.n	80028c8 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	695a      	ldr	r2, [r3, #20]
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	f002 0202 	and.w	r2, r2, #2
 80028c6:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	4618      	mov	r0, r3
 80028ce:	f003 febf 	bl	8006650 <USB_ReadInterrupts>
 80028d2:	4603      	mov	r3, r0
 80028d4:	f003 0310 	and.w	r3, r3, #16
 80028d8:	2b10      	cmp	r3, #16
 80028da:	d161      	bne.n	80029a0 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	699a      	ldr	r2, [r3, #24]
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	f022 0210 	bic.w	r2, r2, #16
 80028ea:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80028ec:	6a3b      	ldr	r3, [r7, #32]
 80028ee:	6a1b      	ldr	r3, [r3, #32]
 80028f0:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80028f2:	69bb      	ldr	r3, [r7, #24]
 80028f4:	f003 020f 	and.w	r2, r3, #15
 80028f8:	4613      	mov	r3, r2
 80028fa:	00db      	lsls	r3, r3, #3
 80028fc:	4413      	add	r3, r2
 80028fe:	009b      	lsls	r3, r3, #2
 8002900:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8002904:	687a      	ldr	r2, [r7, #4]
 8002906:	4413      	add	r3, r2
 8002908:	3304      	adds	r3, #4
 800290a:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800290c:	69bb      	ldr	r3, [r7, #24]
 800290e:	0c5b      	lsrs	r3, r3, #17
 8002910:	f003 030f 	and.w	r3, r3, #15
 8002914:	2b02      	cmp	r3, #2
 8002916:	d124      	bne.n	8002962 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8002918:	69ba      	ldr	r2, [r7, #24]
 800291a:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 800291e:	4013      	ands	r3, r2
 8002920:	2b00      	cmp	r3, #0
 8002922:	d035      	beq.n	8002990 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002924:	697b      	ldr	r3, [r7, #20]
 8002926:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8002928:	69bb      	ldr	r3, [r7, #24]
 800292a:	091b      	lsrs	r3, r3, #4
 800292c:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800292e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002932:	b29b      	uxth	r3, r3
 8002934:	461a      	mov	r2, r3
 8002936:	6a38      	ldr	r0, [r7, #32]
 8002938:	f003 fcf6 	bl	8006328 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800293c:	697b      	ldr	r3, [r7, #20]
 800293e:	691a      	ldr	r2, [r3, #16]
 8002940:	69bb      	ldr	r3, [r7, #24]
 8002942:	091b      	lsrs	r3, r3, #4
 8002944:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002948:	441a      	add	r2, r3
 800294a:	697b      	ldr	r3, [r7, #20]
 800294c:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800294e:	697b      	ldr	r3, [r7, #20]
 8002950:	6a1a      	ldr	r2, [r3, #32]
 8002952:	69bb      	ldr	r3, [r7, #24]
 8002954:	091b      	lsrs	r3, r3, #4
 8002956:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800295a:	441a      	add	r2, r3
 800295c:	697b      	ldr	r3, [r7, #20]
 800295e:	621a      	str	r2, [r3, #32]
 8002960:	e016      	b.n	8002990 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8002962:	69bb      	ldr	r3, [r7, #24]
 8002964:	0c5b      	lsrs	r3, r3, #17
 8002966:	f003 030f 	and.w	r3, r3, #15
 800296a:	2b06      	cmp	r3, #6
 800296c:	d110      	bne.n	8002990 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8002974:	2208      	movs	r2, #8
 8002976:	4619      	mov	r1, r3
 8002978:	6a38      	ldr	r0, [r7, #32]
 800297a:	f003 fcd5 	bl	8006328 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800297e:	697b      	ldr	r3, [r7, #20]
 8002980:	6a1a      	ldr	r2, [r3, #32]
 8002982:	69bb      	ldr	r3, [r7, #24]
 8002984:	091b      	lsrs	r3, r3, #4
 8002986:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800298a:	441a      	add	r2, r3
 800298c:	697b      	ldr	r3, [r7, #20]
 800298e:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	699a      	ldr	r2, [r3, #24]
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f042 0210 	orr.w	r2, r2, #16
 800299e:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	4618      	mov	r0, r3
 80029a6:	f003 fe53 	bl	8006650 <USB_ReadInterrupts>
 80029aa:	4603      	mov	r3, r0
 80029ac:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80029b0:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80029b4:	f040 80a7 	bne.w	8002b06 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80029b8:	2300      	movs	r3, #0
 80029ba:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	4618      	mov	r0, r3
 80029c2:	f003 fe58 	bl	8006676 <USB_ReadDevAllOutEpInterrupt>
 80029c6:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 80029c8:	e099      	b.n	8002afe <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80029ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80029cc:	f003 0301 	and.w	r3, r3, #1
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	f000 808e 	beq.w	8002af2 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80029dc:	b2d2      	uxtb	r2, r2
 80029de:	4611      	mov	r1, r2
 80029e0:	4618      	mov	r0, r3
 80029e2:	f003 fe7c 	bl	80066de <USB_ReadDevOutEPInterrupt>
 80029e6:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80029e8:	693b      	ldr	r3, [r7, #16]
 80029ea:	f003 0301 	and.w	r3, r3, #1
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d00c      	beq.n	8002a0c <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80029f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029f4:	015a      	lsls	r2, r3, #5
 80029f6:	69fb      	ldr	r3, [r7, #28]
 80029f8:	4413      	add	r3, r2
 80029fa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80029fe:	461a      	mov	r2, r3
 8002a00:	2301      	movs	r3, #1
 8002a02:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8002a04:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002a06:	6878      	ldr	r0, [r7, #4]
 8002a08:	f000 fec2 	bl	8003790 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8002a0c:	693b      	ldr	r3, [r7, #16]
 8002a0e:	f003 0308 	and.w	r3, r3, #8
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d00c      	beq.n	8002a30 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8002a16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a18:	015a      	lsls	r2, r3, #5
 8002a1a:	69fb      	ldr	r3, [r7, #28]
 8002a1c:	4413      	add	r3, r2
 8002a1e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002a22:	461a      	mov	r2, r3
 8002a24:	2308      	movs	r3, #8
 8002a26:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8002a28:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002a2a:	6878      	ldr	r0, [r7, #4]
 8002a2c:	f000 ff98 	bl	8003960 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8002a30:	693b      	ldr	r3, [r7, #16]
 8002a32:	f003 0310 	and.w	r3, r3, #16
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d008      	beq.n	8002a4c <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8002a3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a3c:	015a      	lsls	r2, r3, #5
 8002a3e:	69fb      	ldr	r3, [r7, #28]
 8002a40:	4413      	add	r3, r2
 8002a42:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002a46:	461a      	mov	r2, r3
 8002a48:	2310      	movs	r3, #16
 8002a4a:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8002a4c:	693b      	ldr	r3, [r7, #16]
 8002a4e:	f003 0302 	and.w	r3, r3, #2
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d030      	beq.n	8002ab8 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8002a56:	6a3b      	ldr	r3, [r7, #32]
 8002a58:	695b      	ldr	r3, [r3, #20]
 8002a5a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a5e:	2b80      	cmp	r3, #128	; 0x80
 8002a60:	d109      	bne.n	8002a76 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8002a62:	69fb      	ldr	r3, [r7, #28]
 8002a64:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002a68:	685b      	ldr	r3, [r3, #4]
 8002a6a:	69fa      	ldr	r2, [r7, #28]
 8002a6c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002a70:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002a74:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8002a76:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002a78:	4613      	mov	r3, r2
 8002a7a:	00db      	lsls	r3, r3, #3
 8002a7c:	4413      	add	r3, r2
 8002a7e:	009b      	lsls	r3, r3, #2
 8002a80:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8002a84:	687a      	ldr	r2, [r7, #4]
 8002a86:	4413      	add	r3, r2
 8002a88:	3304      	adds	r3, #4
 8002a8a:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002a8c:	697b      	ldr	r3, [r7, #20]
 8002a8e:	78db      	ldrb	r3, [r3, #3]
 8002a90:	2b01      	cmp	r3, #1
 8002a92:	d108      	bne.n	8002aa6 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8002a94:	697b      	ldr	r3, [r7, #20]
 8002a96:	2200      	movs	r2, #0
 8002a98:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8002a9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a9c:	b2db      	uxtb	r3, r3
 8002a9e:	4619      	mov	r1, r3
 8002aa0:	6878      	ldr	r0, [r7, #4]
 8002aa2:	f006 f9f5 	bl	8008e90 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8002aa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002aa8:	015a      	lsls	r2, r3, #5
 8002aaa:	69fb      	ldr	r3, [r7, #28]
 8002aac:	4413      	add	r3, r2
 8002aae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002ab2:	461a      	mov	r2, r3
 8002ab4:	2302      	movs	r3, #2
 8002ab6:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002ab8:	693b      	ldr	r3, [r7, #16]
 8002aba:	f003 0320 	and.w	r3, r3, #32
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d008      	beq.n	8002ad4 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002ac2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ac4:	015a      	lsls	r2, r3, #5
 8002ac6:	69fb      	ldr	r3, [r7, #28]
 8002ac8:	4413      	add	r3, r2
 8002aca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002ace:	461a      	mov	r2, r3
 8002ad0:	2320      	movs	r3, #32
 8002ad2:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8002ad4:	693b      	ldr	r3, [r7, #16]
 8002ad6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d009      	beq.n	8002af2 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8002ade:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ae0:	015a      	lsls	r2, r3, #5
 8002ae2:	69fb      	ldr	r3, [r7, #28]
 8002ae4:	4413      	add	r3, r2
 8002ae6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002aea:	461a      	mov	r2, r3
 8002aec:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002af0:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8002af2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002af4:	3301      	adds	r3, #1
 8002af6:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8002af8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002afa:	085b      	lsrs	r3, r3, #1
 8002afc:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8002afe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	f47f af62 	bne.w	80029ca <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	f003 fda0 	bl	8006650 <USB_ReadInterrupts>
 8002b10:	4603      	mov	r3, r0
 8002b12:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002b16:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002b1a:	f040 80db 	bne.w	8002cd4 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	4618      	mov	r0, r3
 8002b24:	f003 fdc1 	bl	80066aa <USB_ReadDevAllInEpInterrupt>
 8002b28:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8002b2e:	e0cd      	b.n	8002ccc <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8002b30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b32:	f003 0301 	and.w	r3, r3, #1
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	f000 80c2 	beq.w	8002cc0 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002b42:	b2d2      	uxtb	r2, r2
 8002b44:	4611      	mov	r1, r2
 8002b46:	4618      	mov	r0, r3
 8002b48:	f003 fde7 	bl	800671a <USB_ReadDevInEPInterrupt>
 8002b4c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8002b4e:	693b      	ldr	r3, [r7, #16]
 8002b50:	f003 0301 	and.w	r3, r3, #1
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d057      	beq.n	8002c08 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002b58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b5a:	f003 030f 	and.w	r3, r3, #15
 8002b5e:	2201      	movs	r2, #1
 8002b60:	fa02 f303 	lsl.w	r3, r2, r3
 8002b64:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002b66:	69fb      	ldr	r3, [r7, #28]
 8002b68:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002b6c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	43db      	mvns	r3, r3
 8002b72:	69f9      	ldr	r1, [r7, #28]
 8002b74:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8002b78:	4013      	ands	r3, r2
 8002b7a:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8002b7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b7e:	015a      	lsls	r2, r3, #5
 8002b80:	69fb      	ldr	r3, [r7, #28]
 8002b82:	4413      	add	r3, r2
 8002b84:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002b88:	461a      	mov	r2, r3
 8002b8a:	2301      	movs	r3, #1
 8002b8c:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	691b      	ldr	r3, [r3, #16]
 8002b92:	2b01      	cmp	r3, #1
 8002b94:	d132      	bne.n	8002bfc <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8002b96:	6879      	ldr	r1, [r7, #4]
 8002b98:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002b9a:	4613      	mov	r3, r2
 8002b9c:	00db      	lsls	r3, r3, #3
 8002b9e:	4413      	add	r3, r2
 8002ba0:	009b      	lsls	r3, r3, #2
 8002ba2:	440b      	add	r3, r1
 8002ba4:	334c      	adds	r3, #76	; 0x4c
 8002ba6:	6819      	ldr	r1, [r3, #0]
 8002ba8:	6878      	ldr	r0, [r7, #4]
 8002baa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002bac:	4613      	mov	r3, r2
 8002bae:	00db      	lsls	r3, r3, #3
 8002bb0:	4413      	add	r3, r2
 8002bb2:	009b      	lsls	r3, r3, #2
 8002bb4:	4403      	add	r3, r0
 8002bb6:	3348      	adds	r3, #72	; 0x48
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	4419      	add	r1, r3
 8002bbc:	6878      	ldr	r0, [r7, #4]
 8002bbe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002bc0:	4613      	mov	r3, r2
 8002bc2:	00db      	lsls	r3, r3, #3
 8002bc4:	4413      	add	r3, r2
 8002bc6:	009b      	lsls	r3, r3, #2
 8002bc8:	4403      	add	r3, r0
 8002bca:	334c      	adds	r3, #76	; 0x4c
 8002bcc:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8002bce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d113      	bne.n	8002bfc <HAL_PCD_IRQHandler+0x3a2>
 8002bd4:	6879      	ldr	r1, [r7, #4]
 8002bd6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002bd8:	4613      	mov	r3, r2
 8002bda:	00db      	lsls	r3, r3, #3
 8002bdc:	4413      	add	r3, r2
 8002bde:	009b      	lsls	r3, r3, #2
 8002be0:	440b      	add	r3, r1
 8002be2:	3354      	adds	r3, #84	; 0x54
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d108      	bne.n	8002bfc <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	6818      	ldr	r0, [r3, #0]
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8002bf4:	461a      	mov	r2, r3
 8002bf6:	2101      	movs	r1, #1
 8002bf8:	f003 fdee 	bl	80067d8 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8002bfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bfe:	b2db      	uxtb	r3, r3
 8002c00:	4619      	mov	r1, r3
 8002c02:	6878      	ldr	r0, [r7, #4]
 8002c04:	f006 f8c9 	bl	8008d9a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8002c08:	693b      	ldr	r3, [r7, #16]
 8002c0a:	f003 0308 	and.w	r3, r3, #8
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d008      	beq.n	8002c24 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8002c12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c14:	015a      	lsls	r2, r3, #5
 8002c16:	69fb      	ldr	r3, [r7, #28]
 8002c18:	4413      	add	r3, r2
 8002c1a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002c1e:	461a      	mov	r2, r3
 8002c20:	2308      	movs	r3, #8
 8002c22:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8002c24:	693b      	ldr	r3, [r7, #16]
 8002c26:	f003 0310 	and.w	r3, r3, #16
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d008      	beq.n	8002c40 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8002c2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c30:	015a      	lsls	r2, r3, #5
 8002c32:	69fb      	ldr	r3, [r7, #28]
 8002c34:	4413      	add	r3, r2
 8002c36:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002c3a:	461a      	mov	r2, r3
 8002c3c:	2310      	movs	r3, #16
 8002c3e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8002c40:	693b      	ldr	r3, [r7, #16]
 8002c42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d008      	beq.n	8002c5c <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8002c4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c4c:	015a      	lsls	r2, r3, #5
 8002c4e:	69fb      	ldr	r3, [r7, #28]
 8002c50:	4413      	add	r3, r2
 8002c52:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002c56:	461a      	mov	r2, r3
 8002c58:	2340      	movs	r3, #64	; 0x40
 8002c5a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8002c5c:	693b      	ldr	r3, [r7, #16]
 8002c5e:	f003 0302 	and.w	r3, r3, #2
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d023      	beq.n	8002cae <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8002c66:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002c68:	6a38      	ldr	r0, [r7, #32]
 8002c6a:	f002 fccf 	bl	800560c <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8002c6e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002c70:	4613      	mov	r3, r2
 8002c72:	00db      	lsls	r3, r3, #3
 8002c74:	4413      	add	r3, r2
 8002c76:	009b      	lsls	r3, r3, #2
 8002c78:	3338      	adds	r3, #56	; 0x38
 8002c7a:	687a      	ldr	r2, [r7, #4]
 8002c7c:	4413      	add	r3, r2
 8002c7e:	3304      	adds	r3, #4
 8002c80:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002c82:	697b      	ldr	r3, [r7, #20]
 8002c84:	78db      	ldrb	r3, [r3, #3]
 8002c86:	2b01      	cmp	r3, #1
 8002c88:	d108      	bne.n	8002c9c <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8002c8a:	697b      	ldr	r3, [r7, #20]
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8002c90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c92:	b2db      	uxtb	r3, r3
 8002c94:	4619      	mov	r1, r3
 8002c96:	6878      	ldr	r0, [r7, #4]
 8002c98:	f006 f90c 	bl	8008eb4 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8002c9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c9e:	015a      	lsls	r2, r3, #5
 8002ca0:	69fb      	ldr	r3, [r7, #28]
 8002ca2:	4413      	add	r3, r2
 8002ca4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002ca8:	461a      	mov	r2, r3
 8002caa:	2302      	movs	r3, #2
 8002cac:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8002cae:	693b      	ldr	r3, [r7, #16]
 8002cb0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d003      	beq.n	8002cc0 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8002cb8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002cba:	6878      	ldr	r0, [r7, #4]
 8002cbc:	f000 fcdb 	bl	8003676 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8002cc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cc2:	3301      	adds	r3, #1
 8002cc4:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8002cc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002cc8:	085b      	lsrs	r3, r3, #1
 8002cca:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8002ccc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	f47f af2e 	bne.w	8002b30 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	4618      	mov	r0, r3
 8002cda:	f003 fcb9 	bl	8006650 <USB_ReadInterrupts>
 8002cde:	4603      	mov	r3, r0
 8002ce0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8002ce4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002ce8:	d122      	bne.n	8002d30 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002cea:	69fb      	ldr	r3, [r7, #28]
 8002cec:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002cf0:	685b      	ldr	r3, [r3, #4]
 8002cf2:	69fa      	ldr	r2, [r7, #28]
 8002cf4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002cf8:	f023 0301 	bic.w	r3, r3, #1
 8002cfc:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8002d04:	2b01      	cmp	r3, #1
 8002d06:	d108      	bne.n	8002d1a <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8002d10:	2100      	movs	r1, #0
 8002d12:	6878      	ldr	r0, [r7, #4]
 8002d14:	f000 fec2 	bl	8003a9c <HAL_PCDEx_LPM_Callback>
 8002d18:	e002      	b.n	8002d20 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8002d1a:	6878      	ldr	r0, [r7, #4]
 8002d1c:	f006 f8aa 	bl	8008e74 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	695a      	ldr	r2, [r3, #20]
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8002d2e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	4618      	mov	r0, r3
 8002d36:	f003 fc8b 	bl	8006650 <USB_ReadInterrupts>
 8002d3a:	4603      	mov	r3, r0
 8002d3c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002d40:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002d44:	d112      	bne.n	8002d6c <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8002d46:	69fb      	ldr	r3, [r7, #28]
 8002d48:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002d4c:	689b      	ldr	r3, [r3, #8]
 8002d4e:	f003 0301 	and.w	r3, r3, #1
 8002d52:	2b01      	cmp	r3, #1
 8002d54:	d102      	bne.n	8002d5c <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8002d56:	6878      	ldr	r0, [r7, #4]
 8002d58:	f006 f866 	bl	8008e28 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	695a      	ldr	r2, [r3, #20]
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8002d6a:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	4618      	mov	r0, r3
 8002d72:	f003 fc6d 	bl	8006650 <USB_ReadInterrupts>
 8002d76:	4603      	mov	r3, r0
 8002d78:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002d7c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d80:	f040 80b7 	bne.w	8002ef2 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002d84:	69fb      	ldr	r3, [r7, #28]
 8002d86:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002d8a:	685b      	ldr	r3, [r3, #4]
 8002d8c:	69fa      	ldr	r2, [r7, #28]
 8002d8e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002d92:	f023 0301 	bic.w	r3, r3, #1
 8002d96:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	2110      	movs	r1, #16
 8002d9e:	4618      	mov	r0, r3
 8002da0:	f002 fc34 	bl	800560c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002da4:	2300      	movs	r3, #0
 8002da6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002da8:	e046      	b.n	8002e38 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8002daa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002dac:	015a      	lsls	r2, r3, #5
 8002dae:	69fb      	ldr	r3, [r7, #28]
 8002db0:	4413      	add	r3, r2
 8002db2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002db6:	461a      	mov	r2, r3
 8002db8:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8002dbc:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8002dbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002dc0:	015a      	lsls	r2, r3, #5
 8002dc2:	69fb      	ldr	r3, [r7, #28]
 8002dc4:	4413      	add	r3, r2
 8002dc6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002dce:	0151      	lsls	r1, r2, #5
 8002dd0:	69fa      	ldr	r2, [r7, #28]
 8002dd2:	440a      	add	r2, r1
 8002dd4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8002dd8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8002ddc:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8002dde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002de0:	015a      	lsls	r2, r3, #5
 8002de2:	69fb      	ldr	r3, [r7, #28]
 8002de4:	4413      	add	r3, r2
 8002de6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002dea:	461a      	mov	r2, r3
 8002dec:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8002df0:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8002df2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002df4:	015a      	lsls	r2, r3, #5
 8002df6:	69fb      	ldr	r3, [r7, #28]
 8002df8:	4413      	add	r3, r2
 8002dfa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002e02:	0151      	lsls	r1, r2, #5
 8002e04:	69fa      	ldr	r2, [r7, #28]
 8002e06:	440a      	add	r2, r1
 8002e08:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8002e0c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8002e10:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8002e12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e14:	015a      	lsls	r2, r3, #5
 8002e16:	69fb      	ldr	r3, [r7, #28]
 8002e18:	4413      	add	r3, r2
 8002e1a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002e22:	0151      	lsls	r1, r2, #5
 8002e24:	69fa      	ldr	r2, [r7, #28]
 8002e26:	440a      	add	r2, r1
 8002e28:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8002e2c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8002e30:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002e32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e34:	3301      	adds	r3, #1
 8002e36:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	685b      	ldr	r3, [r3, #4]
 8002e3c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002e3e:	429a      	cmp	r2, r3
 8002e40:	d3b3      	bcc.n	8002daa <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8002e42:	69fb      	ldr	r3, [r7, #28]
 8002e44:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002e48:	69db      	ldr	r3, [r3, #28]
 8002e4a:	69fa      	ldr	r2, [r7, #28]
 8002e4c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002e50:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8002e54:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d016      	beq.n	8002e8c <HAL_PCD_IRQHandler+0x632>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8002e5e:	69fb      	ldr	r3, [r7, #28]
 8002e60:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002e64:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002e68:	69fa      	ldr	r2, [r7, #28]
 8002e6a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002e6e:	f043 030b 	orr.w	r3, r3, #11
 8002e72:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8002e76:	69fb      	ldr	r3, [r7, #28]
 8002e78:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002e7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e7e:	69fa      	ldr	r2, [r7, #28]
 8002e80:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002e84:	f043 030b 	orr.w	r3, r3, #11
 8002e88:	6453      	str	r3, [r2, #68]	; 0x44
 8002e8a:	e015      	b.n	8002eb8 <HAL_PCD_IRQHandler+0x65e>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8002e8c:	69fb      	ldr	r3, [r7, #28]
 8002e8e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002e92:	695b      	ldr	r3, [r3, #20]
 8002e94:	69fa      	ldr	r2, [r7, #28]
 8002e96:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002e9a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002e9e:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8002ea2:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8002ea4:	69fb      	ldr	r3, [r7, #28]
 8002ea6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002eaa:	691b      	ldr	r3, [r3, #16]
 8002eac:	69fa      	ldr	r2, [r7, #28]
 8002eae:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002eb2:	f043 030b 	orr.w	r3, r3, #11
 8002eb6:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8002eb8:	69fb      	ldr	r3, [r7, #28]
 8002eba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	69fa      	ldr	r2, [r7, #28]
 8002ec2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002ec6:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8002eca:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	6818      	ldr	r0, [r3, #0]
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	691b      	ldr	r3, [r3, #16]
 8002ed4:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002edc:	461a      	mov	r2, r3
 8002ede:	f003 fc7b 	bl	80067d8 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	695a      	ldr	r2, [r3, #20]
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8002ef0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	4618      	mov	r0, r3
 8002ef8:	f003 fbaa 	bl	8006650 <USB_ReadInterrupts>
 8002efc:	4603      	mov	r3, r0
 8002efe:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002f02:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002f06:	d124      	bne.n	8002f52 <HAL_PCD_IRQHandler+0x6f8>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	4618      	mov	r0, r3
 8002f0e:	f003 fc40 	bl	8006792 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	4618      	mov	r0, r3
 8002f18:	f002 fbf5 	bl	8005706 <USB_GetDevSpeed>
 8002f1c:	4603      	mov	r3, r0
 8002f1e:	461a      	mov	r2, r3
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681c      	ldr	r4, [r3, #0]
 8002f28:	f001 f9e8 	bl	80042fc <HAL_RCC_GetHCLKFreq>
 8002f2c:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002f32:	b2db      	uxtb	r3, r3
 8002f34:	461a      	mov	r2, r3
 8002f36:	4620      	mov	r0, r4
 8002f38:	f002 f8f4 	bl	8005124 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8002f3c:	6878      	ldr	r0, [r7, #4]
 8002f3e:	f005 ff54 	bl	8008dea <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	695a      	ldr	r2, [r3, #20]
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8002f50:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	4618      	mov	r0, r3
 8002f58:	f003 fb7a 	bl	8006650 <USB_ReadInterrupts>
 8002f5c:	4603      	mov	r3, r0
 8002f5e:	f003 0308 	and.w	r3, r3, #8
 8002f62:	2b08      	cmp	r3, #8
 8002f64:	d10a      	bne.n	8002f7c <HAL_PCD_IRQHandler+0x722>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8002f66:	6878      	ldr	r0, [r7, #4]
 8002f68:	f005 ff31 	bl	8008dce <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	695a      	ldr	r2, [r3, #20]
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f002 0208 	and.w	r2, r2, #8
 8002f7a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	4618      	mov	r0, r3
 8002f82:	f003 fb65 	bl	8006650 <USB_ReadInterrupts>
 8002f86:	4603      	mov	r3, r0
 8002f88:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f8c:	2b80      	cmp	r3, #128	; 0x80
 8002f8e:	d122      	bne.n	8002fd6 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8002f90:	6a3b      	ldr	r3, [r7, #32]
 8002f92:	699b      	ldr	r3, [r3, #24]
 8002f94:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002f98:	6a3b      	ldr	r3, [r7, #32]
 8002f9a:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002f9c:	2301      	movs	r3, #1
 8002f9e:	627b      	str	r3, [r7, #36]	; 0x24
 8002fa0:	e014      	b.n	8002fcc <HAL_PCD_IRQHandler+0x772>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8002fa2:	6879      	ldr	r1, [r7, #4]
 8002fa4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002fa6:	4613      	mov	r3, r2
 8002fa8:	00db      	lsls	r3, r3, #3
 8002faa:	4413      	add	r3, r2
 8002fac:	009b      	lsls	r3, r3, #2
 8002fae:	440b      	add	r3, r1
 8002fb0:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8002fb4:	781b      	ldrb	r3, [r3, #0]
 8002fb6:	2b01      	cmp	r3, #1
 8002fb8:	d105      	bne.n	8002fc6 <HAL_PCD_IRQHandler+0x76c>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8002fba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fbc:	b2db      	uxtb	r3, r3
 8002fbe:	4619      	mov	r1, r3
 8002fc0:	6878      	ldr	r0, [r7, #4]
 8002fc2:	f000 fb27 	bl	8003614 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002fc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fc8:	3301      	adds	r3, #1
 8002fca:	627b      	str	r3, [r7, #36]	; 0x24
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	685b      	ldr	r3, [r3, #4]
 8002fd0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002fd2:	429a      	cmp	r2, r3
 8002fd4:	d3e5      	bcc.n	8002fa2 <HAL_PCD_IRQHandler+0x748>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	4618      	mov	r0, r3
 8002fdc:	f003 fb38 	bl	8006650 <USB_ReadInterrupts>
 8002fe0:	4603      	mov	r3, r0
 8002fe2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002fe6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002fea:	d13b      	bne.n	8003064 <HAL_PCD_IRQHandler+0x80a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002fec:	2301      	movs	r3, #1
 8002fee:	627b      	str	r3, [r7, #36]	; 0x24
 8002ff0:	e02b      	b.n	800304a <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8002ff2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ff4:	015a      	lsls	r2, r3, #5
 8002ff6:	69fb      	ldr	r3, [r7, #28]
 8002ff8:	4413      	add	r3, r2
 8002ffa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003002:	6879      	ldr	r1, [r7, #4]
 8003004:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003006:	4613      	mov	r3, r2
 8003008:	00db      	lsls	r3, r3, #3
 800300a:	4413      	add	r3, r2
 800300c:	009b      	lsls	r3, r3, #2
 800300e:	440b      	add	r3, r1
 8003010:	3340      	adds	r3, #64	; 0x40
 8003012:	781b      	ldrb	r3, [r3, #0]
 8003014:	2b01      	cmp	r3, #1
 8003016:	d115      	bne.n	8003044 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8003018:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800301a:	2b00      	cmp	r3, #0
 800301c:	da12      	bge.n	8003044 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800301e:	6879      	ldr	r1, [r7, #4]
 8003020:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003022:	4613      	mov	r3, r2
 8003024:	00db      	lsls	r3, r3, #3
 8003026:	4413      	add	r3, r2
 8003028:	009b      	lsls	r3, r3, #2
 800302a:	440b      	add	r3, r1
 800302c:	333f      	adds	r3, #63	; 0x3f
 800302e:	2201      	movs	r2, #1
 8003030:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8003032:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003034:	b2db      	uxtb	r3, r3
 8003036:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800303a:	b2db      	uxtb	r3, r3
 800303c:	4619      	mov	r1, r3
 800303e:	6878      	ldr	r0, [r7, #4]
 8003040:	f000 fae8 	bl	8003614 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003044:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003046:	3301      	adds	r3, #1
 8003048:	627b      	str	r3, [r7, #36]	; 0x24
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	685b      	ldr	r3, [r3, #4]
 800304e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003050:	429a      	cmp	r2, r3
 8003052:	d3ce      	bcc.n	8002ff2 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	695a      	ldr	r2, [r3, #20]
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8003062:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	4618      	mov	r0, r3
 800306a:	f003 faf1 	bl	8006650 <USB_ReadInterrupts>
 800306e:	4603      	mov	r3, r0
 8003070:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003074:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003078:	d155      	bne.n	8003126 <HAL_PCD_IRQHandler+0x8cc>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800307a:	2301      	movs	r3, #1
 800307c:	627b      	str	r3, [r7, #36]	; 0x24
 800307e:	e045      	b.n	800310c <HAL_PCD_IRQHandler+0x8b2>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8003080:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003082:	015a      	lsls	r2, r3, #5
 8003084:	69fb      	ldr	r3, [r7, #28]
 8003086:	4413      	add	r3, r2
 8003088:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003090:	6879      	ldr	r1, [r7, #4]
 8003092:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003094:	4613      	mov	r3, r2
 8003096:	00db      	lsls	r3, r3, #3
 8003098:	4413      	add	r3, r2
 800309a:	009b      	lsls	r3, r3, #2
 800309c:	440b      	add	r3, r1
 800309e:	f503 7320 	add.w	r3, r3, #640	; 0x280
 80030a2:	781b      	ldrb	r3, [r3, #0]
 80030a4:	2b01      	cmp	r3, #1
 80030a6:	d12e      	bne.n	8003106 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80030a8:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	da2b      	bge.n	8003106 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 80030ae:	69bb      	ldr	r3, [r7, #24]
 80030b0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 80030ba:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80030be:	429a      	cmp	r2, r3
 80030c0:	d121      	bne.n	8003106 <HAL_PCD_IRQHandler+0x8ac>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80030c2:	6879      	ldr	r1, [r7, #4]
 80030c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80030c6:	4613      	mov	r3, r2
 80030c8:	00db      	lsls	r3, r3, #3
 80030ca:	4413      	add	r3, r2
 80030cc:	009b      	lsls	r3, r3, #2
 80030ce:	440b      	add	r3, r1
 80030d0:	f203 237f 	addw	r3, r3, #639	; 0x27f
 80030d4:	2201      	movs	r2, #1
 80030d6:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80030d8:	6a3b      	ldr	r3, [r7, #32]
 80030da:	699b      	ldr	r3, [r3, #24]
 80030dc:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80030e0:	6a3b      	ldr	r3, [r7, #32]
 80030e2:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80030e4:	6a3b      	ldr	r3, [r7, #32]
 80030e6:	695b      	ldr	r3, [r3, #20]
 80030e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d10a      	bne.n	8003106 <HAL_PCD_IRQHandler+0x8ac>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80030f0:	69fb      	ldr	r3, [r7, #28]
 80030f2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80030f6:	685b      	ldr	r3, [r3, #4]
 80030f8:	69fa      	ldr	r2, [r7, #28]
 80030fa:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80030fe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003102:	6053      	str	r3, [r2, #4]
            break;
 8003104:	e007      	b.n	8003116 <HAL_PCD_IRQHandler+0x8bc>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003106:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003108:	3301      	adds	r3, #1
 800310a:	627b      	str	r3, [r7, #36]	; 0x24
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	685b      	ldr	r3, [r3, #4]
 8003110:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003112:	429a      	cmp	r2, r3
 8003114:	d3b4      	bcc.n	8003080 <HAL_PCD_IRQHandler+0x826>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	695a      	ldr	r2, [r3, #20]
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8003124:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	4618      	mov	r0, r3
 800312c:	f003 fa90 	bl	8006650 <USB_ReadInterrupts>
 8003130:	4603      	mov	r3, r0
 8003132:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8003136:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800313a:	d10a      	bne.n	8003152 <HAL_PCD_IRQHandler+0x8f8>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800313c:	6878      	ldr	r0, [r7, #4]
 800313e:	f005 fecb 	bl	8008ed8 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	695a      	ldr	r2, [r3, #20]
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8003150:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	4618      	mov	r0, r3
 8003158:	f003 fa7a 	bl	8006650 <USB_ReadInterrupts>
 800315c:	4603      	mov	r3, r0
 800315e:	f003 0304 	and.w	r3, r3, #4
 8003162:	2b04      	cmp	r3, #4
 8003164:	d115      	bne.n	8003192 <HAL_PCD_IRQHandler+0x938>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	685b      	ldr	r3, [r3, #4]
 800316c:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800316e:	69bb      	ldr	r3, [r7, #24]
 8003170:	f003 0304 	and.w	r3, r3, #4
 8003174:	2b00      	cmp	r3, #0
 8003176:	d002      	beq.n	800317e <HAL_PCD_IRQHandler+0x924>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8003178:	6878      	ldr	r0, [r7, #4]
 800317a:	f005 febb 	bl	8008ef4 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	6859      	ldr	r1, [r3, #4]
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	69ba      	ldr	r2, [r7, #24]
 800318a:	430a      	orrs	r2, r1
 800318c:	605a      	str	r2, [r3, #4]
 800318e:	e000      	b.n	8003192 <HAL_PCD_IRQHandler+0x938>
      return;
 8003190:	bf00      	nop
    }
  }
}
 8003192:	3734      	adds	r7, #52	; 0x34
 8003194:	46bd      	mov	sp, r7
 8003196:	bd90      	pop	{r4, r7, pc}

08003198 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8003198:	b580      	push	{r7, lr}
 800319a:	b082      	sub	sp, #8
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
 80031a0:	460b      	mov	r3, r1
 80031a2:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80031aa:	2b01      	cmp	r3, #1
 80031ac:	d101      	bne.n	80031b2 <HAL_PCD_SetAddress+0x1a>
 80031ae:	2302      	movs	r3, #2
 80031b0:	e013      	b.n	80031da <HAL_PCD_SetAddress+0x42>
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	2201      	movs	r2, #1
 80031b6:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	78fa      	ldrb	r2, [r7, #3]
 80031be:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	78fa      	ldrb	r2, [r7, #3]
 80031c8:	4611      	mov	r1, r2
 80031ca:	4618      	mov	r0, r3
 80031cc:	f003 f9d8 	bl	8006580 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	2200      	movs	r2, #0
 80031d4:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80031d8:	2300      	movs	r3, #0
}
 80031da:	4618      	mov	r0, r3
 80031dc:	3708      	adds	r7, #8
 80031de:	46bd      	mov	sp, r7
 80031e0:	bd80      	pop	{r7, pc}

080031e2 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80031e2:	b580      	push	{r7, lr}
 80031e4:	b084      	sub	sp, #16
 80031e6:	af00      	add	r7, sp, #0
 80031e8:	6078      	str	r0, [r7, #4]
 80031ea:	4608      	mov	r0, r1
 80031ec:	4611      	mov	r1, r2
 80031ee:	461a      	mov	r2, r3
 80031f0:	4603      	mov	r3, r0
 80031f2:	70fb      	strb	r3, [r7, #3]
 80031f4:	460b      	mov	r3, r1
 80031f6:	803b      	strh	r3, [r7, #0]
 80031f8:	4613      	mov	r3, r2
 80031fa:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80031fc:	2300      	movs	r3, #0
 80031fe:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003200:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003204:	2b00      	cmp	r3, #0
 8003206:	da0f      	bge.n	8003228 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003208:	78fb      	ldrb	r3, [r7, #3]
 800320a:	f003 020f 	and.w	r2, r3, #15
 800320e:	4613      	mov	r3, r2
 8003210:	00db      	lsls	r3, r3, #3
 8003212:	4413      	add	r3, r2
 8003214:	009b      	lsls	r3, r3, #2
 8003216:	3338      	adds	r3, #56	; 0x38
 8003218:	687a      	ldr	r2, [r7, #4]
 800321a:	4413      	add	r3, r2
 800321c:	3304      	adds	r3, #4
 800321e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	2201      	movs	r2, #1
 8003224:	705a      	strb	r2, [r3, #1]
 8003226:	e00f      	b.n	8003248 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003228:	78fb      	ldrb	r3, [r7, #3]
 800322a:	f003 020f 	and.w	r2, r3, #15
 800322e:	4613      	mov	r3, r2
 8003230:	00db      	lsls	r3, r3, #3
 8003232:	4413      	add	r3, r2
 8003234:	009b      	lsls	r3, r3, #2
 8003236:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800323a:	687a      	ldr	r2, [r7, #4]
 800323c:	4413      	add	r3, r2
 800323e:	3304      	adds	r3, #4
 8003240:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	2200      	movs	r2, #0
 8003246:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8003248:	78fb      	ldrb	r3, [r7, #3]
 800324a:	f003 030f 	and.w	r3, r3, #15
 800324e:	b2da      	uxtb	r2, r3
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8003254:	883a      	ldrh	r2, [r7, #0]
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	78ba      	ldrb	r2, [r7, #2]
 800325e:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	785b      	ldrb	r3, [r3, #1]
 8003264:	2b00      	cmp	r3, #0
 8003266:	d004      	beq.n	8003272 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	781b      	ldrb	r3, [r3, #0]
 800326c:	b29a      	uxth	r2, r3
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003272:	78bb      	ldrb	r3, [r7, #2]
 8003274:	2b02      	cmp	r3, #2
 8003276:	d102      	bne.n	800327e <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	2200      	movs	r2, #0
 800327c:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003284:	2b01      	cmp	r3, #1
 8003286:	d101      	bne.n	800328c <HAL_PCD_EP_Open+0xaa>
 8003288:	2302      	movs	r3, #2
 800328a:	e00e      	b.n	80032aa <HAL_PCD_EP_Open+0xc8>
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	2201      	movs	r2, #1
 8003290:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	68f9      	ldr	r1, [r7, #12]
 800329a:	4618      	mov	r0, r3
 800329c:	f002 fa58 	bl	8005750 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	2200      	movs	r2, #0
 80032a4:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 80032a8:	7afb      	ldrb	r3, [r7, #11]
}
 80032aa:	4618      	mov	r0, r3
 80032ac:	3710      	adds	r7, #16
 80032ae:	46bd      	mov	sp, r7
 80032b0:	bd80      	pop	{r7, pc}

080032b2 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80032b2:	b580      	push	{r7, lr}
 80032b4:	b084      	sub	sp, #16
 80032b6:	af00      	add	r7, sp, #0
 80032b8:	6078      	str	r0, [r7, #4]
 80032ba:	460b      	mov	r3, r1
 80032bc:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80032be:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	da0f      	bge.n	80032e6 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80032c6:	78fb      	ldrb	r3, [r7, #3]
 80032c8:	f003 020f 	and.w	r2, r3, #15
 80032cc:	4613      	mov	r3, r2
 80032ce:	00db      	lsls	r3, r3, #3
 80032d0:	4413      	add	r3, r2
 80032d2:	009b      	lsls	r3, r3, #2
 80032d4:	3338      	adds	r3, #56	; 0x38
 80032d6:	687a      	ldr	r2, [r7, #4]
 80032d8:	4413      	add	r3, r2
 80032da:	3304      	adds	r3, #4
 80032dc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	2201      	movs	r2, #1
 80032e2:	705a      	strb	r2, [r3, #1]
 80032e4:	e00f      	b.n	8003306 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80032e6:	78fb      	ldrb	r3, [r7, #3]
 80032e8:	f003 020f 	and.w	r2, r3, #15
 80032ec:	4613      	mov	r3, r2
 80032ee:	00db      	lsls	r3, r3, #3
 80032f0:	4413      	add	r3, r2
 80032f2:	009b      	lsls	r3, r3, #2
 80032f4:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80032f8:	687a      	ldr	r2, [r7, #4]
 80032fa:	4413      	add	r3, r2
 80032fc:	3304      	adds	r3, #4
 80032fe:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	2200      	movs	r2, #0
 8003304:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8003306:	78fb      	ldrb	r3, [r7, #3]
 8003308:	f003 030f 	and.w	r3, r3, #15
 800330c:	b2da      	uxtb	r2, r3
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003318:	2b01      	cmp	r3, #1
 800331a:	d101      	bne.n	8003320 <HAL_PCD_EP_Close+0x6e>
 800331c:	2302      	movs	r3, #2
 800331e:	e00e      	b.n	800333e <HAL_PCD_EP_Close+0x8c>
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	2201      	movs	r2, #1
 8003324:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	68f9      	ldr	r1, [r7, #12]
 800332e:	4618      	mov	r0, r3
 8003330:	f002 fa96 	bl	8005860 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	2200      	movs	r2, #0
 8003338:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 800333c:	2300      	movs	r3, #0
}
 800333e:	4618      	mov	r0, r3
 8003340:	3710      	adds	r7, #16
 8003342:	46bd      	mov	sp, r7
 8003344:	bd80      	pop	{r7, pc}

08003346 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003346:	b580      	push	{r7, lr}
 8003348:	b086      	sub	sp, #24
 800334a:	af00      	add	r7, sp, #0
 800334c:	60f8      	str	r0, [r7, #12]
 800334e:	607a      	str	r2, [r7, #4]
 8003350:	603b      	str	r3, [r7, #0]
 8003352:	460b      	mov	r3, r1
 8003354:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003356:	7afb      	ldrb	r3, [r7, #11]
 8003358:	f003 020f 	and.w	r2, r3, #15
 800335c:	4613      	mov	r3, r2
 800335e:	00db      	lsls	r3, r3, #3
 8003360:	4413      	add	r3, r2
 8003362:	009b      	lsls	r3, r3, #2
 8003364:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003368:	68fa      	ldr	r2, [r7, #12]
 800336a:	4413      	add	r3, r2
 800336c:	3304      	adds	r3, #4
 800336e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003370:	697b      	ldr	r3, [r7, #20]
 8003372:	687a      	ldr	r2, [r7, #4]
 8003374:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8003376:	697b      	ldr	r3, [r7, #20]
 8003378:	683a      	ldr	r2, [r7, #0]
 800337a:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800337c:	697b      	ldr	r3, [r7, #20]
 800337e:	2200      	movs	r2, #0
 8003380:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 8003382:	697b      	ldr	r3, [r7, #20]
 8003384:	2200      	movs	r2, #0
 8003386:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003388:	7afb      	ldrb	r3, [r7, #11]
 800338a:	f003 030f 	and.w	r3, r3, #15
 800338e:	b2da      	uxtb	r2, r3
 8003390:	697b      	ldr	r3, [r7, #20]
 8003392:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	691b      	ldr	r3, [r3, #16]
 8003398:	2b01      	cmp	r3, #1
 800339a:	d102      	bne.n	80033a2 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800339c:	687a      	ldr	r2, [r7, #4]
 800339e:	697b      	ldr	r3, [r7, #20]
 80033a0:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80033a2:	7afb      	ldrb	r3, [r7, #11]
 80033a4:	f003 030f 	and.w	r3, r3, #15
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d109      	bne.n	80033c0 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	6818      	ldr	r0, [r3, #0]
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	691b      	ldr	r3, [r3, #16]
 80033b4:	b2db      	uxtb	r3, r3
 80033b6:	461a      	mov	r2, r3
 80033b8:	6979      	ldr	r1, [r7, #20]
 80033ba:	f002 fd75 	bl	8005ea8 <USB_EP0StartXfer>
 80033be:	e008      	b.n	80033d2 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	6818      	ldr	r0, [r3, #0]
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	691b      	ldr	r3, [r3, #16]
 80033c8:	b2db      	uxtb	r3, r3
 80033ca:	461a      	mov	r2, r3
 80033cc:	6979      	ldr	r1, [r7, #20]
 80033ce:	f002 fb23 	bl	8005a18 <USB_EPStartXfer>
  }

  return HAL_OK;
 80033d2:	2300      	movs	r3, #0
}
 80033d4:	4618      	mov	r0, r3
 80033d6:	3718      	adds	r7, #24
 80033d8:	46bd      	mov	sp, r7
 80033da:	bd80      	pop	{r7, pc}

080033dc <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80033dc:	b480      	push	{r7}
 80033de:	b083      	sub	sp, #12
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	6078      	str	r0, [r7, #4]
 80033e4:	460b      	mov	r3, r1
 80033e6:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80033e8:	78fb      	ldrb	r3, [r7, #3]
 80033ea:	f003 020f 	and.w	r2, r3, #15
 80033ee:	6879      	ldr	r1, [r7, #4]
 80033f0:	4613      	mov	r3, r2
 80033f2:	00db      	lsls	r3, r3, #3
 80033f4:	4413      	add	r3, r2
 80033f6:	009b      	lsls	r3, r3, #2
 80033f8:	440b      	add	r3, r1
 80033fa:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 80033fe:	681b      	ldr	r3, [r3, #0]
}
 8003400:	4618      	mov	r0, r3
 8003402:	370c      	adds	r7, #12
 8003404:	46bd      	mov	sp, r7
 8003406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340a:	4770      	bx	lr

0800340c <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800340c:	b580      	push	{r7, lr}
 800340e:	b086      	sub	sp, #24
 8003410:	af00      	add	r7, sp, #0
 8003412:	60f8      	str	r0, [r7, #12]
 8003414:	607a      	str	r2, [r7, #4]
 8003416:	603b      	str	r3, [r7, #0]
 8003418:	460b      	mov	r3, r1
 800341a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800341c:	7afb      	ldrb	r3, [r7, #11]
 800341e:	f003 020f 	and.w	r2, r3, #15
 8003422:	4613      	mov	r3, r2
 8003424:	00db      	lsls	r3, r3, #3
 8003426:	4413      	add	r3, r2
 8003428:	009b      	lsls	r3, r3, #2
 800342a:	3338      	adds	r3, #56	; 0x38
 800342c:	68fa      	ldr	r2, [r7, #12]
 800342e:	4413      	add	r3, r2
 8003430:	3304      	adds	r3, #4
 8003432:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003434:	697b      	ldr	r3, [r7, #20]
 8003436:	687a      	ldr	r2, [r7, #4]
 8003438:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 800343a:	697b      	ldr	r3, [r7, #20]
 800343c:	683a      	ldr	r2, [r7, #0]
 800343e:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8003440:	697b      	ldr	r3, [r7, #20]
 8003442:	2200      	movs	r2, #0
 8003444:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 8003446:	697b      	ldr	r3, [r7, #20]
 8003448:	2201      	movs	r2, #1
 800344a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800344c:	7afb      	ldrb	r3, [r7, #11]
 800344e:	f003 030f 	and.w	r3, r3, #15
 8003452:	b2da      	uxtb	r2, r3
 8003454:	697b      	ldr	r3, [r7, #20]
 8003456:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	691b      	ldr	r3, [r3, #16]
 800345c:	2b01      	cmp	r3, #1
 800345e:	d102      	bne.n	8003466 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003460:	687a      	ldr	r2, [r7, #4]
 8003462:	697b      	ldr	r3, [r7, #20]
 8003464:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003466:	7afb      	ldrb	r3, [r7, #11]
 8003468:	f003 030f 	and.w	r3, r3, #15
 800346c:	2b00      	cmp	r3, #0
 800346e:	d109      	bne.n	8003484 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	6818      	ldr	r0, [r3, #0]
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	691b      	ldr	r3, [r3, #16]
 8003478:	b2db      	uxtb	r3, r3
 800347a:	461a      	mov	r2, r3
 800347c:	6979      	ldr	r1, [r7, #20]
 800347e:	f002 fd13 	bl	8005ea8 <USB_EP0StartXfer>
 8003482:	e008      	b.n	8003496 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	6818      	ldr	r0, [r3, #0]
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	691b      	ldr	r3, [r3, #16]
 800348c:	b2db      	uxtb	r3, r3
 800348e:	461a      	mov	r2, r3
 8003490:	6979      	ldr	r1, [r7, #20]
 8003492:	f002 fac1 	bl	8005a18 <USB_EPStartXfer>
  }

  return HAL_OK;
 8003496:	2300      	movs	r3, #0
}
 8003498:	4618      	mov	r0, r3
 800349a:	3718      	adds	r7, #24
 800349c:	46bd      	mov	sp, r7
 800349e:	bd80      	pop	{r7, pc}

080034a0 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80034a0:	b580      	push	{r7, lr}
 80034a2:	b084      	sub	sp, #16
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	6078      	str	r0, [r7, #4]
 80034a8:	460b      	mov	r3, r1
 80034aa:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80034ac:	78fb      	ldrb	r3, [r7, #3]
 80034ae:	f003 020f 	and.w	r2, r3, #15
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	685b      	ldr	r3, [r3, #4]
 80034b6:	429a      	cmp	r2, r3
 80034b8:	d901      	bls.n	80034be <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80034ba:	2301      	movs	r3, #1
 80034bc:	e050      	b.n	8003560 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80034be:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	da0f      	bge.n	80034e6 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80034c6:	78fb      	ldrb	r3, [r7, #3]
 80034c8:	f003 020f 	and.w	r2, r3, #15
 80034cc:	4613      	mov	r3, r2
 80034ce:	00db      	lsls	r3, r3, #3
 80034d0:	4413      	add	r3, r2
 80034d2:	009b      	lsls	r3, r3, #2
 80034d4:	3338      	adds	r3, #56	; 0x38
 80034d6:	687a      	ldr	r2, [r7, #4]
 80034d8:	4413      	add	r3, r2
 80034da:	3304      	adds	r3, #4
 80034dc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	2201      	movs	r2, #1
 80034e2:	705a      	strb	r2, [r3, #1]
 80034e4:	e00d      	b.n	8003502 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80034e6:	78fa      	ldrb	r2, [r7, #3]
 80034e8:	4613      	mov	r3, r2
 80034ea:	00db      	lsls	r3, r3, #3
 80034ec:	4413      	add	r3, r2
 80034ee:	009b      	lsls	r3, r3, #2
 80034f0:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80034f4:	687a      	ldr	r2, [r7, #4]
 80034f6:	4413      	add	r3, r2
 80034f8:	3304      	adds	r3, #4
 80034fa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	2200      	movs	r2, #0
 8003500:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	2201      	movs	r2, #1
 8003506:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003508:	78fb      	ldrb	r3, [r7, #3]
 800350a:	f003 030f 	and.w	r3, r3, #15
 800350e:	b2da      	uxtb	r2, r3
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800351a:	2b01      	cmp	r3, #1
 800351c:	d101      	bne.n	8003522 <HAL_PCD_EP_SetStall+0x82>
 800351e:	2302      	movs	r3, #2
 8003520:	e01e      	b.n	8003560 <HAL_PCD_EP_SetStall+0xc0>
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	2201      	movs	r2, #1
 8003526:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	68f9      	ldr	r1, [r7, #12]
 8003530:	4618      	mov	r0, r3
 8003532:	f002 ff51 	bl	80063d8 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003536:	78fb      	ldrb	r3, [r7, #3]
 8003538:	f003 030f 	and.w	r3, r3, #15
 800353c:	2b00      	cmp	r3, #0
 800353e:	d10a      	bne.n	8003556 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	6818      	ldr	r0, [r3, #0]
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	691b      	ldr	r3, [r3, #16]
 8003548:	b2d9      	uxtb	r1, r3
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003550:	461a      	mov	r2, r3
 8003552:	f003 f941 	bl	80067d8 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	2200      	movs	r2, #0
 800355a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800355e:	2300      	movs	r3, #0
}
 8003560:	4618      	mov	r0, r3
 8003562:	3710      	adds	r7, #16
 8003564:	46bd      	mov	sp, r7
 8003566:	bd80      	pop	{r7, pc}

08003568 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003568:	b580      	push	{r7, lr}
 800356a:	b084      	sub	sp, #16
 800356c:	af00      	add	r7, sp, #0
 800356e:	6078      	str	r0, [r7, #4]
 8003570:	460b      	mov	r3, r1
 8003572:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003574:	78fb      	ldrb	r3, [r7, #3]
 8003576:	f003 020f 	and.w	r2, r3, #15
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	685b      	ldr	r3, [r3, #4]
 800357e:	429a      	cmp	r2, r3
 8003580:	d901      	bls.n	8003586 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8003582:	2301      	movs	r3, #1
 8003584:	e042      	b.n	800360c <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003586:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800358a:	2b00      	cmp	r3, #0
 800358c:	da0f      	bge.n	80035ae <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800358e:	78fb      	ldrb	r3, [r7, #3]
 8003590:	f003 020f 	and.w	r2, r3, #15
 8003594:	4613      	mov	r3, r2
 8003596:	00db      	lsls	r3, r3, #3
 8003598:	4413      	add	r3, r2
 800359a:	009b      	lsls	r3, r3, #2
 800359c:	3338      	adds	r3, #56	; 0x38
 800359e:	687a      	ldr	r2, [r7, #4]
 80035a0:	4413      	add	r3, r2
 80035a2:	3304      	adds	r3, #4
 80035a4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	2201      	movs	r2, #1
 80035aa:	705a      	strb	r2, [r3, #1]
 80035ac:	e00f      	b.n	80035ce <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80035ae:	78fb      	ldrb	r3, [r7, #3]
 80035b0:	f003 020f 	and.w	r2, r3, #15
 80035b4:	4613      	mov	r3, r2
 80035b6:	00db      	lsls	r3, r3, #3
 80035b8:	4413      	add	r3, r2
 80035ba:	009b      	lsls	r3, r3, #2
 80035bc:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80035c0:	687a      	ldr	r2, [r7, #4]
 80035c2:	4413      	add	r3, r2
 80035c4:	3304      	adds	r3, #4
 80035c6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	2200      	movs	r2, #0
 80035cc:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	2200      	movs	r2, #0
 80035d2:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80035d4:	78fb      	ldrb	r3, [r7, #3]
 80035d6:	f003 030f 	and.w	r3, r3, #15
 80035da:	b2da      	uxtb	r2, r3
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80035e6:	2b01      	cmp	r3, #1
 80035e8:	d101      	bne.n	80035ee <HAL_PCD_EP_ClrStall+0x86>
 80035ea:	2302      	movs	r3, #2
 80035ec:	e00e      	b.n	800360c <HAL_PCD_EP_ClrStall+0xa4>
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	2201      	movs	r2, #1
 80035f2:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	68f9      	ldr	r1, [r7, #12]
 80035fc:	4618      	mov	r0, r3
 80035fe:	f002 ff59 	bl	80064b4 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	2200      	movs	r2, #0
 8003606:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800360a:	2300      	movs	r3, #0
}
 800360c:	4618      	mov	r0, r3
 800360e:	3710      	adds	r7, #16
 8003610:	46bd      	mov	sp, r7
 8003612:	bd80      	pop	{r7, pc}

08003614 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003614:	b580      	push	{r7, lr}
 8003616:	b084      	sub	sp, #16
 8003618:	af00      	add	r7, sp, #0
 800361a:	6078      	str	r0, [r7, #4]
 800361c:	460b      	mov	r3, r1
 800361e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8003620:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003624:	2b00      	cmp	r3, #0
 8003626:	da0c      	bge.n	8003642 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003628:	78fb      	ldrb	r3, [r7, #3]
 800362a:	f003 020f 	and.w	r2, r3, #15
 800362e:	4613      	mov	r3, r2
 8003630:	00db      	lsls	r3, r3, #3
 8003632:	4413      	add	r3, r2
 8003634:	009b      	lsls	r3, r3, #2
 8003636:	3338      	adds	r3, #56	; 0x38
 8003638:	687a      	ldr	r2, [r7, #4]
 800363a:	4413      	add	r3, r2
 800363c:	3304      	adds	r3, #4
 800363e:	60fb      	str	r3, [r7, #12]
 8003640:	e00c      	b.n	800365c <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003642:	78fb      	ldrb	r3, [r7, #3]
 8003644:	f003 020f 	and.w	r2, r3, #15
 8003648:	4613      	mov	r3, r2
 800364a:	00db      	lsls	r3, r3, #3
 800364c:	4413      	add	r3, r2
 800364e:	009b      	lsls	r3, r3, #2
 8003650:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003654:	687a      	ldr	r2, [r7, #4]
 8003656:	4413      	add	r3, r2
 8003658:	3304      	adds	r3, #4
 800365a:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	68f9      	ldr	r1, [r7, #12]
 8003662:	4618      	mov	r0, r3
 8003664:	f002 fd78 	bl	8006158 <USB_EPStopXfer>
 8003668:	4603      	mov	r3, r0
 800366a:	72fb      	strb	r3, [r7, #11]

  return ret;
 800366c:	7afb      	ldrb	r3, [r7, #11]
}
 800366e:	4618      	mov	r0, r3
 8003670:	3710      	adds	r7, #16
 8003672:	46bd      	mov	sp, r7
 8003674:	bd80      	pop	{r7, pc}

08003676 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003676:	b580      	push	{r7, lr}
 8003678:	b08a      	sub	sp, #40	; 0x28
 800367a:	af02      	add	r7, sp, #8
 800367c:	6078      	str	r0, [r7, #4]
 800367e:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003686:	697b      	ldr	r3, [r7, #20]
 8003688:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800368a:	683a      	ldr	r2, [r7, #0]
 800368c:	4613      	mov	r3, r2
 800368e:	00db      	lsls	r3, r3, #3
 8003690:	4413      	add	r3, r2
 8003692:	009b      	lsls	r3, r3, #2
 8003694:	3338      	adds	r3, #56	; 0x38
 8003696:	687a      	ldr	r2, [r7, #4]
 8003698:	4413      	add	r3, r2
 800369a:	3304      	adds	r3, #4
 800369c:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	6a1a      	ldr	r2, [r3, #32]
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	699b      	ldr	r3, [r3, #24]
 80036a6:	429a      	cmp	r2, r3
 80036a8:	d901      	bls.n	80036ae <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80036aa:	2301      	movs	r3, #1
 80036ac:	e06c      	b.n	8003788 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	699a      	ldr	r2, [r3, #24]
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	6a1b      	ldr	r3, [r3, #32]
 80036b6:	1ad3      	subs	r3, r2, r3
 80036b8:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	68db      	ldr	r3, [r3, #12]
 80036be:	69fa      	ldr	r2, [r7, #28]
 80036c0:	429a      	cmp	r2, r3
 80036c2:	d902      	bls.n	80036ca <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	68db      	ldr	r3, [r3, #12]
 80036c8:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80036ca:	69fb      	ldr	r3, [r7, #28]
 80036cc:	3303      	adds	r3, #3
 80036ce:	089b      	lsrs	r3, r3, #2
 80036d0:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80036d2:	e02b      	b.n	800372c <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	699a      	ldr	r2, [r3, #24]
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	6a1b      	ldr	r3, [r3, #32]
 80036dc:	1ad3      	subs	r3, r2, r3
 80036de:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	68db      	ldr	r3, [r3, #12]
 80036e4:	69fa      	ldr	r2, [r7, #28]
 80036e6:	429a      	cmp	r2, r3
 80036e8:	d902      	bls.n	80036f0 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	68db      	ldr	r3, [r3, #12]
 80036ee:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80036f0:	69fb      	ldr	r3, [r7, #28]
 80036f2:	3303      	adds	r3, #3
 80036f4:	089b      	lsrs	r3, r3, #2
 80036f6:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	6919      	ldr	r1, [r3, #16]
 80036fc:	683b      	ldr	r3, [r7, #0]
 80036fe:	b2da      	uxtb	r2, r3
 8003700:	69fb      	ldr	r3, [r7, #28]
 8003702:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003708:	b2db      	uxtb	r3, r3
 800370a:	9300      	str	r3, [sp, #0]
 800370c:	4603      	mov	r3, r0
 800370e:	6978      	ldr	r0, [r7, #20]
 8003710:	f002 fdcc 	bl	80062ac <USB_WritePacket>

    ep->xfer_buff  += len;
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	691a      	ldr	r2, [r3, #16]
 8003718:	69fb      	ldr	r3, [r7, #28]
 800371a:	441a      	add	r2, r3
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	6a1a      	ldr	r2, [r3, #32]
 8003724:	69fb      	ldr	r3, [r7, #28]
 8003726:	441a      	add	r2, r3
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	015a      	lsls	r2, r3, #5
 8003730:	693b      	ldr	r3, [r7, #16]
 8003732:	4413      	add	r3, r2
 8003734:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003738:	699b      	ldr	r3, [r3, #24]
 800373a:	b29b      	uxth	r3, r3
 800373c:	69ba      	ldr	r2, [r7, #24]
 800373e:	429a      	cmp	r2, r3
 8003740:	d809      	bhi.n	8003756 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	6a1a      	ldr	r2, [r3, #32]
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800374a:	429a      	cmp	r2, r3
 800374c:	d203      	bcs.n	8003756 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	699b      	ldr	r3, [r3, #24]
 8003752:	2b00      	cmp	r3, #0
 8003754:	d1be      	bne.n	80036d4 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	699a      	ldr	r2, [r3, #24]
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	6a1b      	ldr	r3, [r3, #32]
 800375e:	429a      	cmp	r2, r3
 8003760:	d811      	bhi.n	8003786 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003762:	683b      	ldr	r3, [r7, #0]
 8003764:	f003 030f 	and.w	r3, r3, #15
 8003768:	2201      	movs	r2, #1
 800376a:	fa02 f303 	lsl.w	r3, r2, r3
 800376e:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003770:	693b      	ldr	r3, [r7, #16]
 8003772:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003776:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003778:	68bb      	ldr	r3, [r7, #8]
 800377a:	43db      	mvns	r3, r3
 800377c:	6939      	ldr	r1, [r7, #16]
 800377e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003782:	4013      	ands	r3, r2
 8003784:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8003786:	2300      	movs	r3, #0
}
 8003788:	4618      	mov	r0, r3
 800378a:	3720      	adds	r7, #32
 800378c:	46bd      	mov	sp, r7
 800378e:	bd80      	pop	{r7, pc}

08003790 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003790:	b580      	push	{r7, lr}
 8003792:	b088      	sub	sp, #32
 8003794:	af00      	add	r7, sp, #0
 8003796:	6078      	str	r0, [r7, #4]
 8003798:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80037a0:	69fb      	ldr	r3, [r7, #28]
 80037a2:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80037a4:	69fb      	ldr	r3, [r7, #28]
 80037a6:	333c      	adds	r3, #60	; 0x3c
 80037a8:	3304      	adds	r3, #4
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80037ae:	683b      	ldr	r3, [r7, #0]
 80037b0:	015a      	lsls	r2, r3, #5
 80037b2:	69bb      	ldr	r3, [r7, #24]
 80037b4:	4413      	add	r3, r2
 80037b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80037ba:	689b      	ldr	r3, [r3, #8]
 80037bc:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	691b      	ldr	r3, [r3, #16]
 80037c2:	2b01      	cmp	r3, #1
 80037c4:	d17b      	bne.n	80038be <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80037c6:	693b      	ldr	r3, [r7, #16]
 80037c8:	f003 0308 	and.w	r3, r3, #8
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d015      	beq.n	80037fc <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80037d0:	697b      	ldr	r3, [r7, #20]
 80037d2:	4a61      	ldr	r2, [pc, #388]	; (8003958 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80037d4:	4293      	cmp	r3, r2
 80037d6:	f240 80b9 	bls.w	800394c <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80037da:	693b      	ldr	r3, [r7, #16]
 80037dc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	f000 80b3 	beq.w	800394c <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80037e6:	683b      	ldr	r3, [r7, #0]
 80037e8:	015a      	lsls	r2, r3, #5
 80037ea:	69bb      	ldr	r3, [r7, #24]
 80037ec:	4413      	add	r3, r2
 80037ee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80037f2:	461a      	mov	r2, r3
 80037f4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80037f8:	6093      	str	r3, [r2, #8]
 80037fa:	e0a7      	b.n	800394c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80037fc:	693b      	ldr	r3, [r7, #16]
 80037fe:	f003 0320 	and.w	r3, r3, #32
 8003802:	2b00      	cmp	r3, #0
 8003804:	d009      	beq.n	800381a <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003806:	683b      	ldr	r3, [r7, #0]
 8003808:	015a      	lsls	r2, r3, #5
 800380a:	69bb      	ldr	r3, [r7, #24]
 800380c:	4413      	add	r3, r2
 800380e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003812:	461a      	mov	r2, r3
 8003814:	2320      	movs	r3, #32
 8003816:	6093      	str	r3, [r2, #8]
 8003818:	e098      	b.n	800394c <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800381a:	693b      	ldr	r3, [r7, #16]
 800381c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8003820:	2b00      	cmp	r3, #0
 8003822:	f040 8093 	bne.w	800394c <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003826:	697b      	ldr	r3, [r7, #20]
 8003828:	4a4b      	ldr	r2, [pc, #300]	; (8003958 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800382a:	4293      	cmp	r3, r2
 800382c:	d90f      	bls.n	800384e <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800382e:	693b      	ldr	r3, [r7, #16]
 8003830:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003834:	2b00      	cmp	r3, #0
 8003836:	d00a      	beq.n	800384e <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003838:	683b      	ldr	r3, [r7, #0]
 800383a:	015a      	lsls	r2, r3, #5
 800383c:	69bb      	ldr	r3, [r7, #24]
 800383e:	4413      	add	r3, r2
 8003840:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003844:	461a      	mov	r2, r3
 8003846:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800384a:	6093      	str	r3, [r2, #8]
 800384c:	e07e      	b.n	800394c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800384e:	683a      	ldr	r2, [r7, #0]
 8003850:	4613      	mov	r3, r2
 8003852:	00db      	lsls	r3, r3, #3
 8003854:	4413      	add	r3, r2
 8003856:	009b      	lsls	r3, r3, #2
 8003858:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800385c:	687a      	ldr	r2, [r7, #4]
 800385e:	4413      	add	r3, r2
 8003860:	3304      	adds	r3, #4
 8003862:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	69da      	ldr	r2, [r3, #28]
 8003868:	683b      	ldr	r3, [r7, #0]
 800386a:	0159      	lsls	r1, r3, #5
 800386c:	69bb      	ldr	r3, [r7, #24]
 800386e:	440b      	add	r3, r1
 8003870:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003874:	691b      	ldr	r3, [r3, #16]
 8003876:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800387a:	1ad2      	subs	r2, r2, r3
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 8003880:	683b      	ldr	r3, [r7, #0]
 8003882:	2b00      	cmp	r3, #0
 8003884:	d114      	bne.n	80038b0 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	699b      	ldr	r3, [r3, #24]
 800388a:	2b00      	cmp	r3, #0
 800388c:	d109      	bne.n	80038a2 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	6818      	ldr	r0, [r3, #0]
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003898:	461a      	mov	r2, r3
 800389a:	2101      	movs	r1, #1
 800389c:	f002 ff9c 	bl	80067d8 <USB_EP0_OutStart>
 80038a0:	e006      	b.n	80038b0 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	691a      	ldr	r2, [r3, #16]
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	6a1b      	ldr	r3, [r3, #32]
 80038aa:	441a      	add	r2, r3
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80038b0:	683b      	ldr	r3, [r7, #0]
 80038b2:	b2db      	uxtb	r3, r3
 80038b4:	4619      	mov	r1, r3
 80038b6:	6878      	ldr	r0, [r7, #4]
 80038b8:	f005 fa54 	bl	8008d64 <HAL_PCD_DataOutStageCallback>
 80038bc:	e046      	b.n	800394c <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80038be:	697b      	ldr	r3, [r7, #20]
 80038c0:	4a26      	ldr	r2, [pc, #152]	; (800395c <PCD_EP_OutXfrComplete_int+0x1cc>)
 80038c2:	4293      	cmp	r3, r2
 80038c4:	d124      	bne.n	8003910 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80038c6:	693b      	ldr	r3, [r7, #16]
 80038c8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d00a      	beq.n	80038e6 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80038d0:	683b      	ldr	r3, [r7, #0]
 80038d2:	015a      	lsls	r2, r3, #5
 80038d4:	69bb      	ldr	r3, [r7, #24]
 80038d6:	4413      	add	r3, r2
 80038d8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80038dc:	461a      	mov	r2, r3
 80038de:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80038e2:	6093      	str	r3, [r2, #8]
 80038e4:	e032      	b.n	800394c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80038e6:	693b      	ldr	r3, [r7, #16]
 80038e8:	f003 0320 	and.w	r3, r3, #32
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d008      	beq.n	8003902 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80038f0:	683b      	ldr	r3, [r7, #0]
 80038f2:	015a      	lsls	r2, r3, #5
 80038f4:	69bb      	ldr	r3, [r7, #24]
 80038f6:	4413      	add	r3, r2
 80038f8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80038fc:	461a      	mov	r2, r3
 80038fe:	2320      	movs	r3, #32
 8003900:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003902:	683b      	ldr	r3, [r7, #0]
 8003904:	b2db      	uxtb	r3, r3
 8003906:	4619      	mov	r1, r3
 8003908:	6878      	ldr	r0, [r7, #4]
 800390a:	f005 fa2b 	bl	8008d64 <HAL_PCD_DataOutStageCallback>
 800390e:	e01d      	b.n	800394c <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8003910:	683b      	ldr	r3, [r7, #0]
 8003912:	2b00      	cmp	r3, #0
 8003914:	d114      	bne.n	8003940 <PCD_EP_OutXfrComplete_int+0x1b0>
 8003916:	6879      	ldr	r1, [r7, #4]
 8003918:	683a      	ldr	r2, [r7, #0]
 800391a:	4613      	mov	r3, r2
 800391c:	00db      	lsls	r3, r3, #3
 800391e:	4413      	add	r3, r2
 8003920:	009b      	lsls	r3, r3, #2
 8003922:	440b      	add	r3, r1
 8003924:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	2b00      	cmp	r3, #0
 800392c:	d108      	bne.n	8003940 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	6818      	ldr	r0, [r3, #0]
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003938:	461a      	mov	r2, r3
 800393a:	2100      	movs	r1, #0
 800393c:	f002 ff4c 	bl	80067d8 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003940:	683b      	ldr	r3, [r7, #0]
 8003942:	b2db      	uxtb	r3, r3
 8003944:	4619      	mov	r1, r3
 8003946:	6878      	ldr	r0, [r7, #4]
 8003948:	f005 fa0c 	bl	8008d64 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800394c:	2300      	movs	r3, #0
}
 800394e:	4618      	mov	r0, r3
 8003950:	3720      	adds	r7, #32
 8003952:	46bd      	mov	sp, r7
 8003954:	bd80      	pop	{r7, pc}
 8003956:	bf00      	nop
 8003958:	4f54300a 	.word	0x4f54300a
 800395c:	4f54310a 	.word	0x4f54310a

08003960 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003960:	b580      	push	{r7, lr}
 8003962:	b086      	sub	sp, #24
 8003964:	af00      	add	r7, sp, #0
 8003966:	6078      	str	r0, [r7, #4]
 8003968:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003970:	697b      	ldr	r3, [r7, #20]
 8003972:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8003974:	697b      	ldr	r3, [r7, #20]
 8003976:	333c      	adds	r3, #60	; 0x3c
 8003978:	3304      	adds	r3, #4
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800397e:	683b      	ldr	r3, [r7, #0]
 8003980:	015a      	lsls	r2, r3, #5
 8003982:	693b      	ldr	r3, [r7, #16]
 8003984:	4413      	add	r3, r2
 8003986:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800398a:	689b      	ldr	r3, [r3, #8]
 800398c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	4a15      	ldr	r2, [pc, #84]	; (80039e8 <PCD_EP_OutSetupPacket_int+0x88>)
 8003992:	4293      	cmp	r3, r2
 8003994:	d90e      	bls.n	80039b4 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003996:	68bb      	ldr	r3, [r7, #8]
 8003998:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800399c:	2b00      	cmp	r3, #0
 800399e:	d009      	beq.n	80039b4 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80039a0:	683b      	ldr	r3, [r7, #0]
 80039a2:	015a      	lsls	r2, r3, #5
 80039a4:	693b      	ldr	r3, [r7, #16]
 80039a6:	4413      	add	r3, r2
 80039a8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80039ac:	461a      	mov	r2, r3
 80039ae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80039b2:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80039b4:	6878      	ldr	r0, [r7, #4]
 80039b6:	f005 f9c3 	bl	8008d40 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	4a0a      	ldr	r2, [pc, #40]	; (80039e8 <PCD_EP_OutSetupPacket_int+0x88>)
 80039be:	4293      	cmp	r3, r2
 80039c0:	d90c      	bls.n	80039dc <PCD_EP_OutSetupPacket_int+0x7c>
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	691b      	ldr	r3, [r3, #16]
 80039c6:	2b01      	cmp	r3, #1
 80039c8:	d108      	bne.n	80039dc <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	6818      	ldr	r0, [r3, #0]
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80039d4:	461a      	mov	r2, r3
 80039d6:	2101      	movs	r1, #1
 80039d8:	f002 fefe 	bl	80067d8 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80039dc:	2300      	movs	r3, #0
}
 80039de:	4618      	mov	r0, r3
 80039e0:	3718      	adds	r7, #24
 80039e2:	46bd      	mov	sp, r7
 80039e4:	bd80      	pop	{r7, pc}
 80039e6:	bf00      	nop
 80039e8:	4f54300a 	.word	0x4f54300a

080039ec <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80039ec:	b480      	push	{r7}
 80039ee:	b085      	sub	sp, #20
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	6078      	str	r0, [r7, #4]
 80039f4:	460b      	mov	r3, r1
 80039f6:	70fb      	strb	r3, [r7, #3]
 80039f8:	4613      	mov	r3, r2
 80039fa:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a02:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8003a04:	78fb      	ldrb	r3, [r7, #3]
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d107      	bne.n	8003a1a <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8003a0a:	883b      	ldrh	r3, [r7, #0]
 8003a0c:	0419      	lsls	r1, r3, #16
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	68ba      	ldr	r2, [r7, #8]
 8003a14:	430a      	orrs	r2, r1
 8003a16:	629a      	str	r2, [r3, #40]	; 0x28
 8003a18:	e028      	b.n	8003a6c <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a20:	0c1b      	lsrs	r3, r3, #16
 8003a22:	68ba      	ldr	r2, [r7, #8]
 8003a24:	4413      	add	r3, r2
 8003a26:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003a28:	2300      	movs	r3, #0
 8003a2a:	73fb      	strb	r3, [r7, #15]
 8003a2c:	e00d      	b.n	8003a4a <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681a      	ldr	r2, [r3, #0]
 8003a32:	7bfb      	ldrb	r3, [r7, #15]
 8003a34:	3340      	adds	r3, #64	; 0x40
 8003a36:	009b      	lsls	r3, r3, #2
 8003a38:	4413      	add	r3, r2
 8003a3a:	685b      	ldr	r3, [r3, #4]
 8003a3c:	0c1b      	lsrs	r3, r3, #16
 8003a3e:	68ba      	ldr	r2, [r7, #8]
 8003a40:	4413      	add	r3, r2
 8003a42:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003a44:	7bfb      	ldrb	r3, [r7, #15]
 8003a46:	3301      	adds	r3, #1
 8003a48:	73fb      	strb	r3, [r7, #15]
 8003a4a:	7bfa      	ldrb	r2, [r7, #15]
 8003a4c:	78fb      	ldrb	r3, [r7, #3]
 8003a4e:	3b01      	subs	r3, #1
 8003a50:	429a      	cmp	r2, r3
 8003a52:	d3ec      	bcc.n	8003a2e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8003a54:	883b      	ldrh	r3, [r7, #0]
 8003a56:	0418      	lsls	r0, r3, #16
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	6819      	ldr	r1, [r3, #0]
 8003a5c:	78fb      	ldrb	r3, [r7, #3]
 8003a5e:	3b01      	subs	r3, #1
 8003a60:	68ba      	ldr	r2, [r7, #8]
 8003a62:	4302      	orrs	r2, r0
 8003a64:	3340      	adds	r3, #64	; 0x40
 8003a66:	009b      	lsls	r3, r3, #2
 8003a68:	440b      	add	r3, r1
 8003a6a:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8003a6c:	2300      	movs	r3, #0
}
 8003a6e:	4618      	mov	r0, r3
 8003a70:	3714      	adds	r7, #20
 8003a72:	46bd      	mov	sp, r7
 8003a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a78:	4770      	bx	lr

08003a7a <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8003a7a:	b480      	push	{r7}
 8003a7c:	b083      	sub	sp, #12
 8003a7e:	af00      	add	r7, sp, #0
 8003a80:	6078      	str	r0, [r7, #4]
 8003a82:	460b      	mov	r3, r1
 8003a84:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	887a      	ldrh	r2, [r7, #2]
 8003a8c:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8003a8e:	2300      	movs	r3, #0
}
 8003a90:	4618      	mov	r0, r3
 8003a92:	370c      	adds	r7, #12
 8003a94:	46bd      	mov	sp, r7
 8003a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a9a:	4770      	bx	lr

08003a9c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8003a9c:	b480      	push	{r7}
 8003a9e:	b083      	sub	sp, #12
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	6078      	str	r0, [r7, #4]
 8003aa4:	460b      	mov	r3, r1
 8003aa6:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8003aa8:	bf00      	nop
 8003aaa:	370c      	adds	r7, #12
 8003aac:	46bd      	mov	sp, r7
 8003aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab2:	4770      	bx	lr

08003ab4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003ab4:	b580      	push	{r7, lr}
 8003ab6:	b086      	sub	sp, #24
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d101      	bne.n	8003ac6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003ac2:	2301      	movs	r3, #1
 8003ac4:	e267      	b.n	8003f96 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f003 0301 	and.w	r3, r3, #1
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d075      	beq.n	8003bbe <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003ad2:	4b88      	ldr	r3, [pc, #544]	; (8003cf4 <HAL_RCC_OscConfig+0x240>)
 8003ad4:	689b      	ldr	r3, [r3, #8]
 8003ad6:	f003 030c 	and.w	r3, r3, #12
 8003ada:	2b04      	cmp	r3, #4
 8003adc:	d00c      	beq.n	8003af8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003ade:	4b85      	ldr	r3, [pc, #532]	; (8003cf4 <HAL_RCC_OscConfig+0x240>)
 8003ae0:	689b      	ldr	r3, [r3, #8]
 8003ae2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003ae6:	2b08      	cmp	r3, #8
 8003ae8:	d112      	bne.n	8003b10 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003aea:	4b82      	ldr	r3, [pc, #520]	; (8003cf4 <HAL_RCC_OscConfig+0x240>)
 8003aec:	685b      	ldr	r3, [r3, #4]
 8003aee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003af2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003af6:	d10b      	bne.n	8003b10 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003af8:	4b7e      	ldr	r3, [pc, #504]	; (8003cf4 <HAL_RCC_OscConfig+0x240>)
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d05b      	beq.n	8003bbc <HAL_RCC_OscConfig+0x108>
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	685b      	ldr	r3, [r3, #4]
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d157      	bne.n	8003bbc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003b0c:	2301      	movs	r3, #1
 8003b0e:	e242      	b.n	8003f96 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	685b      	ldr	r3, [r3, #4]
 8003b14:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b18:	d106      	bne.n	8003b28 <HAL_RCC_OscConfig+0x74>
 8003b1a:	4b76      	ldr	r3, [pc, #472]	; (8003cf4 <HAL_RCC_OscConfig+0x240>)
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	4a75      	ldr	r2, [pc, #468]	; (8003cf4 <HAL_RCC_OscConfig+0x240>)
 8003b20:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b24:	6013      	str	r3, [r2, #0]
 8003b26:	e01d      	b.n	8003b64 <HAL_RCC_OscConfig+0xb0>
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	685b      	ldr	r3, [r3, #4]
 8003b2c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003b30:	d10c      	bne.n	8003b4c <HAL_RCC_OscConfig+0x98>
 8003b32:	4b70      	ldr	r3, [pc, #448]	; (8003cf4 <HAL_RCC_OscConfig+0x240>)
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	4a6f      	ldr	r2, [pc, #444]	; (8003cf4 <HAL_RCC_OscConfig+0x240>)
 8003b38:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003b3c:	6013      	str	r3, [r2, #0]
 8003b3e:	4b6d      	ldr	r3, [pc, #436]	; (8003cf4 <HAL_RCC_OscConfig+0x240>)
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	4a6c      	ldr	r2, [pc, #432]	; (8003cf4 <HAL_RCC_OscConfig+0x240>)
 8003b44:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b48:	6013      	str	r3, [r2, #0]
 8003b4a:	e00b      	b.n	8003b64 <HAL_RCC_OscConfig+0xb0>
 8003b4c:	4b69      	ldr	r3, [pc, #420]	; (8003cf4 <HAL_RCC_OscConfig+0x240>)
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	4a68      	ldr	r2, [pc, #416]	; (8003cf4 <HAL_RCC_OscConfig+0x240>)
 8003b52:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003b56:	6013      	str	r3, [r2, #0]
 8003b58:	4b66      	ldr	r3, [pc, #408]	; (8003cf4 <HAL_RCC_OscConfig+0x240>)
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	4a65      	ldr	r2, [pc, #404]	; (8003cf4 <HAL_RCC_OscConfig+0x240>)
 8003b5e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003b62:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	685b      	ldr	r3, [r3, #4]
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d013      	beq.n	8003b94 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b6c:	f7fd ffd4 	bl	8001b18 <HAL_GetTick>
 8003b70:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b72:	e008      	b.n	8003b86 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003b74:	f7fd ffd0 	bl	8001b18 <HAL_GetTick>
 8003b78:	4602      	mov	r2, r0
 8003b7a:	693b      	ldr	r3, [r7, #16]
 8003b7c:	1ad3      	subs	r3, r2, r3
 8003b7e:	2b64      	cmp	r3, #100	; 0x64
 8003b80:	d901      	bls.n	8003b86 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003b82:	2303      	movs	r3, #3
 8003b84:	e207      	b.n	8003f96 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b86:	4b5b      	ldr	r3, [pc, #364]	; (8003cf4 <HAL_RCC_OscConfig+0x240>)
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d0f0      	beq.n	8003b74 <HAL_RCC_OscConfig+0xc0>
 8003b92:	e014      	b.n	8003bbe <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b94:	f7fd ffc0 	bl	8001b18 <HAL_GetTick>
 8003b98:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b9a:	e008      	b.n	8003bae <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003b9c:	f7fd ffbc 	bl	8001b18 <HAL_GetTick>
 8003ba0:	4602      	mov	r2, r0
 8003ba2:	693b      	ldr	r3, [r7, #16]
 8003ba4:	1ad3      	subs	r3, r2, r3
 8003ba6:	2b64      	cmp	r3, #100	; 0x64
 8003ba8:	d901      	bls.n	8003bae <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003baa:	2303      	movs	r3, #3
 8003bac:	e1f3      	b.n	8003f96 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003bae:	4b51      	ldr	r3, [pc, #324]	; (8003cf4 <HAL_RCC_OscConfig+0x240>)
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d1f0      	bne.n	8003b9c <HAL_RCC_OscConfig+0xe8>
 8003bba:	e000      	b.n	8003bbe <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003bbc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f003 0302 	and.w	r3, r3, #2
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d063      	beq.n	8003c92 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003bca:	4b4a      	ldr	r3, [pc, #296]	; (8003cf4 <HAL_RCC_OscConfig+0x240>)
 8003bcc:	689b      	ldr	r3, [r3, #8]
 8003bce:	f003 030c 	and.w	r3, r3, #12
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d00b      	beq.n	8003bee <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003bd6:	4b47      	ldr	r3, [pc, #284]	; (8003cf4 <HAL_RCC_OscConfig+0x240>)
 8003bd8:	689b      	ldr	r3, [r3, #8]
 8003bda:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003bde:	2b08      	cmp	r3, #8
 8003be0:	d11c      	bne.n	8003c1c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003be2:	4b44      	ldr	r3, [pc, #272]	; (8003cf4 <HAL_RCC_OscConfig+0x240>)
 8003be4:	685b      	ldr	r3, [r3, #4]
 8003be6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d116      	bne.n	8003c1c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003bee:	4b41      	ldr	r3, [pc, #260]	; (8003cf4 <HAL_RCC_OscConfig+0x240>)
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	f003 0302 	and.w	r3, r3, #2
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d005      	beq.n	8003c06 <HAL_RCC_OscConfig+0x152>
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	68db      	ldr	r3, [r3, #12]
 8003bfe:	2b01      	cmp	r3, #1
 8003c00:	d001      	beq.n	8003c06 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003c02:	2301      	movs	r3, #1
 8003c04:	e1c7      	b.n	8003f96 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c06:	4b3b      	ldr	r3, [pc, #236]	; (8003cf4 <HAL_RCC_OscConfig+0x240>)
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	691b      	ldr	r3, [r3, #16]
 8003c12:	00db      	lsls	r3, r3, #3
 8003c14:	4937      	ldr	r1, [pc, #220]	; (8003cf4 <HAL_RCC_OscConfig+0x240>)
 8003c16:	4313      	orrs	r3, r2
 8003c18:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c1a:	e03a      	b.n	8003c92 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	68db      	ldr	r3, [r3, #12]
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d020      	beq.n	8003c66 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003c24:	4b34      	ldr	r3, [pc, #208]	; (8003cf8 <HAL_RCC_OscConfig+0x244>)
 8003c26:	2201      	movs	r2, #1
 8003c28:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c2a:	f7fd ff75 	bl	8001b18 <HAL_GetTick>
 8003c2e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c30:	e008      	b.n	8003c44 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003c32:	f7fd ff71 	bl	8001b18 <HAL_GetTick>
 8003c36:	4602      	mov	r2, r0
 8003c38:	693b      	ldr	r3, [r7, #16]
 8003c3a:	1ad3      	subs	r3, r2, r3
 8003c3c:	2b02      	cmp	r3, #2
 8003c3e:	d901      	bls.n	8003c44 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003c40:	2303      	movs	r3, #3
 8003c42:	e1a8      	b.n	8003f96 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c44:	4b2b      	ldr	r3, [pc, #172]	; (8003cf4 <HAL_RCC_OscConfig+0x240>)
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	f003 0302 	and.w	r3, r3, #2
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d0f0      	beq.n	8003c32 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c50:	4b28      	ldr	r3, [pc, #160]	; (8003cf4 <HAL_RCC_OscConfig+0x240>)
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	691b      	ldr	r3, [r3, #16]
 8003c5c:	00db      	lsls	r3, r3, #3
 8003c5e:	4925      	ldr	r1, [pc, #148]	; (8003cf4 <HAL_RCC_OscConfig+0x240>)
 8003c60:	4313      	orrs	r3, r2
 8003c62:	600b      	str	r3, [r1, #0]
 8003c64:	e015      	b.n	8003c92 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003c66:	4b24      	ldr	r3, [pc, #144]	; (8003cf8 <HAL_RCC_OscConfig+0x244>)
 8003c68:	2200      	movs	r2, #0
 8003c6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c6c:	f7fd ff54 	bl	8001b18 <HAL_GetTick>
 8003c70:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003c72:	e008      	b.n	8003c86 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003c74:	f7fd ff50 	bl	8001b18 <HAL_GetTick>
 8003c78:	4602      	mov	r2, r0
 8003c7a:	693b      	ldr	r3, [r7, #16]
 8003c7c:	1ad3      	subs	r3, r2, r3
 8003c7e:	2b02      	cmp	r3, #2
 8003c80:	d901      	bls.n	8003c86 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003c82:	2303      	movs	r3, #3
 8003c84:	e187      	b.n	8003f96 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003c86:	4b1b      	ldr	r3, [pc, #108]	; (8003cf4 <HAL_RCC_OscConfig+0x240>)
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f003 0302 	and.w	r3, r3, #2
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d1f0      	bne.n	8003c74 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f003 0308 	and.w	r3, r3, #8
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d036      	beq.n	8003d0c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	695b      	ldr	r3, [r3, #20]
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d016      	beq.n	8003cd4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003ca6:	4b15      	ldr	r3, [pc, #84]	; (8003cfc <HAL_RCC_OscConfig+0x248>)
 8003ca8:	2201      	movs	r2, #1
 8003caa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cac:	f7fd ff34 	bl	8001b18 <HAL_GetTick>
 8003cb0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003cb2:	e008      	b.n	8003cc6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003cb4:	f7fd ff30 	bl	8001b18 <HAL_GetTick>
 8003cb8:	4602      	mov	r2, r0
 8003cba:	693b      	ldr	r3, [r7, #16]
 8003cbc:	1ad3      	subs	r3, r2, r3
 8003cbe:	2b02      	cmp	r3, #2
 8003cc0:	d901      	bls.n	8003cc6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003cc2:	2303      	movs	r3, #3
 8003cc4:	e167      	b.n	8003f96 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003cc6:	4b0b      	ldr	r3, [pc, #44]	; (8003cf4 <HAL_RCC_OscConfig+0x240>)
 8003cc8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003cca:	f003 0302 	and.w	r3, r3, #2
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d0f0      	beq.n	8003cb4 <HAL_RCC_OscConfig+0x200>
 8003cd2:	e01b      	b.n	8003d0c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003cd4:	4b09      	ldr	r3, [pc, #36]	; (8003cfc <HAL_RCC_OscConfig+0x248>)
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003cda:	f7fd ff1d 	bl	8001b18 <HAL_GetTick>
 8003cde:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ce0:	e00e      	b.n	8003d00 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003ce2:	f7fd ff19 	bl	8001b18 <HAL_GetTick>
 8003ce6:	4602      	mov	r2, r0
 8003ce8:	693b      	ldr	r3, [r7, #16]
 8003cea:	1ad3      	subs	r3, r2, r3
 8003cec:	2b02      	cmp	r3, #2
 8003cee:	d907      	bls.n	8003d00 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003cf0:	2303      	movs	r3, #3
 8003cf2:	e150      	b.n	8003f96 <HAL_RCC_OscConfig+0x4e2>
 8003cf4:	40023800 	.word	0x40023800
 8003cf8:	42470000 	.word	0x42470000
 8003cfc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d00:	4b88      	ldr	r3, [pc, #544]	; (8003f24 <HAL_RCC_OscConfig+0x470>)
 8003d02:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d04:	f003 0302 	and.w	r3, r3, #2
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d1ea      	bne.n	8003ce2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	f003 0304 	and.w	r3, r3, #4
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	f000 8097 	beq.w	8003e48 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003d1a:	2300      	movs	r3, #0
 8003d1c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003d1e:	4b81      	ldr	r3, [pc, #516]	; (8003f24 <HAL_RCC_OscConfig+0x470>)
 8003d20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d10f      	bne.n	8003d4a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d2a:	2300      	movs	r3, #0
 8003d2c:	60bb      	str	r3, [r7, #8]
 8003d2e:	4b7d      	ldr	r3, [pc, #500]	; (8003f24 <HAL_RCC_OscConfig+0x470>)
 8003d30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d32:	4a7c      	ldr	r2, [pc, #496]	; (8003f24 <HAL_RCC_OscConfig+0x470>)
 8003d34:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003d38:	6413      	str	r3, [r2, #64]	; 0x40
 8003d3a:	4b7a      	ldr	r3, [pc, #488]	; (8003f24 <HAL_RCC_OscConfig+0x470>)
 8003d3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d42:	60bb      	str	r3, [r7, #8]
 8003d44:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003d46:	2301      	movs	r3, #1
 8003d48:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d4a:	4b77      	ldr	r3, [pc, #476]	; (8003f28 <HAL_RCC_OscConfig+0x474>)
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d118      	bne.n	8003d88 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003d56:	4b74      	ldr	r3, [pc, #464]	; (8003f28 <HAL_RCC_OscConfig+0x474>)
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	4a73      	ldr	r2, [pc, #460]	; (8003f28 <HAL_RCC_OscConfig+0x474>)
 8003d5c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d60:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003d62:	f7fd fed9 	bl	8001b18 <HAL_GetTick>
 8003d66:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d68:	e008      	b.n	8003d7c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d6a:	f7fd fed5 	bl	8001b18 <HAL_GetTick>
 8003d6e:	4602      	mov	r2, r0
 8003d70:	693b      	ldr	r3, [r7, #16]
 8003d72:	1ad3      	subs	r3, r2, r3
 8003d74:	2b02      	cmp	r3, #2
 8003d76:	d901      	bls.n	8003d7c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003d78:	2303      	movs	r3, #3
 8003d7a:	e10c      	b.n	8003f96 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d7c:	4b6a      	ldr	r3, [pc, #424]	; (8003f28 <HAL_RCC_OscConfig+0x474>)
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d0f0      	beq.n	8003d6a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	689b      	ldr	r3, [r3, #8]
 8003d8c:	2b01      	cmp	r3, #1
 8003d8e:	d106      	bne.n	8003d9e <HAL_RCC_OscConfig+0x2ea>
 8003d90:	4b64      	ldr	r3, [pc, #400]	; (8003f24 <HAL_RCC_OscConfig+0x470>)
 8003d92:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d94:	4a63      	ldr	r2, [pc, #396]	; (8003f24 <HAL_RCC_OscConfig+0x470>)
 8003d96:	f043 0301 	orr.w	r3, r3, #1
 8003d9a:	6713      	str	r3, [r2, #112]	; 0x70
 8003d9c:	e01c      	b.n	8003dd8 <HAL_RCC_OscConfig+0x324>
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	689b      	ldr	r3, [r3, #8]
 8003da2:	2b05      	cmp	r3, #5
 8003da4:	d10c      	bne.n	8003dc0 <HAL_RCC_OscConfig+0x30c>
 8003da6:	4b5f      	ldr	r3, [pc, #380]	; (8003f24 <HAL_RCC_OscConfig+0x470>)
 8003da8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003daa:	4a5e      	ldr	r2, [pc, #376]	; (8003f24 <HAL_RCC_OscConfig+0x470>)
 8003dac:	f043 0304 	orr.w	r3, r3, #4
 8003db0:	6713      	str	r3, [r2, #112]	; 0x70
 8003db2:	4b5c      	ldr	r3, [pc, #368]	; (8003f24 <HAL_RCC_OscConfig+0x470>)
 8003db4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003db6:	4a5b      	ldr	r2, [pc, #364]	; (8003f24 <HAL_RCC_OscConfig+0x470>)
 8003db8:	f043 0301 	orr.w	r3, r3, #1
 8003dbc:	6713      	str	r3, [r2, #112]	; 0x70
 8003dbe:	e00b      	b.n	8003dd8 <HAL_RCC_OscConfig+0x324>
 8003dc0:	4b58      	ldr	r3, [pc, #352]	; (8003f24 <HAL_RCC_OscConfig+0x470>)
 8003dc2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003dc4:	4a57      	ldr	r2, [pc, #348]	; (8003f24 <HAL_RCC_OscConfig+0x470>)
 8003dc6:	f023 0301 	bic.w	r3, r3, #1
 8003dca:	6713      	str	r3, [r2, #112]	; 0x70
 8003dcc:	4b55      	ldr	r3, [pc, #340]	; (8003f24 <HAL_RCC_OscConfig+0x470>)
 8003dce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003dd0:	4a54      	ldr	r2, [pc, #336]	; (8003f24 <HAL_RCC_OscConfig+0x470>)
 8003dd2:	f023 0304 	bic.w	r3, r3, #4
 8003dd6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	689b      	ldr	r3, [r3, #8]
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d015      	beq.n	8003e0c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003de0:	f7fd fe9a 	bl	8001b18 <HAL_GetTick>
 8003de4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003de6:	e00a      	b.n	8003dfe <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003de8:	f7fd fe96 	bl	8001b18 <HAL_GetTick>
 8003dec:	4602      	mov	r2, r0
 8003dee:	693b      	ldr	r3, [r7, #16]
 8003df0:	1ad3      	subs	r3, r2, r3
 8003df2:	f241 3288 	movw	r2, #5000	; 0x1388
 8003df6:	4293      	cmp	r3, r2
 8003df8:	d901      	bls.n	8003dfe <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003dfa:	2303      	movs	r3, #3
 8003dfc:	e0cb      	b.n	8003f96 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003dfe:	4b49      	ldr	r3, [pc, #292]	; (8003f24 <HAL_RCC_OscConfig+0x470>)
 8003e00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e02:	f003 0302 	and.w	r3, r3, #2
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d0ee      	beq.n	8003de8 <HAL_RCC_OscConfig+0x334>
 8003e0a:	e014      	b.n	8003e36 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e0c:	f7fd fe84 	bl	8001b18 <HAL_GetTick>
 8003e10:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e12:	e00a      	b.n	8003e2a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003e14:	f7fd fe80 	bl	8001b18 <HAL_GetTick>
 8003e18:	4602      	mov	r2, r0
 8003e1a:	693b      	ldr	r3, [r7, #16]
 8003e1c:	1ad3      	subs	r3, r2, r3
 8003e1e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e22:	4293      	cmp	r3, r2
 8003e24:	d901      	bls.n	8003e2a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003e26:	2303      	movs	r3, #3
 8003e28:	e0b5      	b.n	8003f96 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e2a:	4b3e      	ldr	r3, [pc, #248]	; (8003f24 <HAL_RCC_OscConfig+0x470>)
 8003e2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e2e:	f003 0302 	and.w	r3, r3, #2
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d1ee      	bne.n	8003e14 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003e36:	7dfb      	ldrb	r3, [r7, #23]
 8003e38:	2b01      	cmp	r3, #1
 8003e3a:	d105      	bne.n	8003e48 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003e3c:	4b39      	ldr	r3, [pc, #228]	; (8003f24 <HAL_RCC_OscConfig+0x470>)
 8003e3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e40:	4a38      	ldr	r2, [pc, #224]	; (8003f24 <HAL_RCC_OscConfig+0x470>)
 8003e42:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003e46:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	699b      	ldr	r3, [r3, #24]
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	f000 80a1 	beq.w	8003f94 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003e52:	4b34      	ldr	r3, [pc, #208]	; (8003f24 <HAL_RCC_OscConfig+0x470>)
 8003e54:	689b      	ldr	r3, [r3, #8]
 8003e56:	f003 030c 	and.w	r3, r3, #12
 8003e5a:	2b08      	cmp	r3, #8
 8003e5c:	d05c      	beq.n	8003f18 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	699b      	ldr	r3, [r3, #24]
 8003e62:	2b02      	cmp	r3, #2
 8003e64:	d141      	bne.n	8003eea <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e66:	4b31      	ldr	r3, [pc, #196]	; (8003f2c <HAL_RCC_OscConfig+0x478>)
 8003e68:	2200      	movs	r2, #0
 8003e6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e6c:	f7fd fe54 	bl	8001b18 <HAL_GetTick>
 8003e70:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e72:	e008      	b.n	8003e86 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e74:	f7fd fe50 	bl	8001b18 <HAL_GetTick>
 8003e78:	4602      	mov	r2, r0
 8003e7a:	693b      	ldr	r3, [r7, #16]
 8003e7c:	1ad3      	subs	r3, r2, r3
 8003e7e:	2b02      	cmp	r3, #2
 8003e80:	d901      	bls.n	8003e86 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003e82:	2303      	movs	r3, #3
 8003e84:	e087      	b.n	8003f96 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e86:	4b27      	ldr	r3, [pc, #156]	; (8003f24 <HAL_RCC_OscConfig+0x470>)
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d1f0      	bne.n	8003e74 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	69da      	ldr	r2, [r3, #28]
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	6a1b      	ldr	r3, [r3, #32]
 8003e9a:	431a      	orrs	r2, r3
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ea0:	019b      	lsls	r3, r3, #6
 8003ea2:	431a      	orrs	r2, r3
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ea8:	085b      	lsrs	r3, r3, #1
 8003eaa:	3b01      	subs	r3, #1
 8003eac:	041b      	lsls	r3, r3, #16
 8003eae:	431a      	orrs	r2, r3
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003eb4:	061b      	lsls	r3, r3, #24
 8003eb6:	491b      	ldr	r1, [pc, #108]	; (8003f24 <HAL_RCC_OscConfig+0x470>)
 8003eb8:	4313      	orrs	r3, r2
 8003eba:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003ebc:	4b1b      	ldr	r3, [pc, #108]	; (8003f2c <HAL_RCC_OscConfig+0x478>)
 8003ebe:	2201      	movs	r2, #1
 8003ec0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ec2:	f7fd fe29 	bl	8001b18 <HAL_GetTick>
 8003ec6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ec8:	e008      	b.n	8003edc <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003eca:	f7fd fe25 	bl	8001b18 <HAL_GetTick>
 8003ece:	4602      	mov	r2, r0
 8003ed0:	693b      	ldr	r3, [r7, #16]
 8003ed2:	1ad3      	subs	r3, r2, r3
 8003ed4:	2b02      	cmp	r3, #2
 8003ed6:	d901      	bls.n	8003edc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003ed8:	2303      	movs	r3, #3
 8003eda:	e05c      	b.n	8003f96 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003edc:	4b11      	ldr	r3, [pc, #68]	; (8003f24 <HAL_RCC_OscConfig+0x470>)
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d0f0      	beq.n	8003eca <HAL_RCC_OscConfig+0x416>
 8003ee8:	e054      	b.n	8003f94 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003eea:	4b10      	ldr	r3, [pc, #64]	; (8003f2c <HAL_RCC_OscConfig+0x478>)
 8003eec:	2200      	movs	r2, #0
 8003eee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ef0:	f7fd fe12 	bl	8001b18 <HAL_GetTick>
 8003ef4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ef6:	e008      	b.n	8003f0a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003ef8:	f7fd fe0e 	bl	8001b18 <HAL_GetTick>
 8003efc:	4602      	mov	r2, r0
 8003efe:	693b      	ldr	r3, [r7, #16]
 8003f00:	1ad3      	subs	r3, r2, r3
 8003f02:	2b02      	cmp	r3, #2
 8003f04:	d901      	bls.n	8003f0a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003f06:	2303      	movs	r3, #3
 8003f08:	e045      	b.n	8003f96 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f0a:	4b06      	ldr	r3, [pc, #24]	; (8003f24 <HAL_RCC_OscConfig+0x470>)
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d1f0      	bne.n	8003ef8 <HAL_RCC_OscConfig+0x444>
 8003f16:	e03d      	b.n	8003f94 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	699b      	ldr	r3, [r3, #24]
 8003f1c:	2b01      	cmp	r3, #1
 8003f1e:	d107      	bne.n	8003f30 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003f20:	2301      	movs	r3, #1
 8003f22:	e038      	b.n	8003f96 <HAL_RCC_OscConfig+0x4e2>
 8003f24:	40023800 	.word	0x40023800
 8003f28:	40007000 	.word	0x40007000
 8003f2c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003f30:	4b1b      	ldr	r3, [pc, #108]	; (8003fa0 <HAL_RCC_OscConfig+0x4ec>)
 8003f32:	685b      	ldr	r3, [r3, #4]
 8003f34:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	699b      	ldr	r3, [r3, #24]
 8003f3a:	2b01      	cmp	r3, #1
 8003f3c:	d028      	beq.n	8003f90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003f48:	429a      	cmp	r2, r3
 8003f4a:	d121      	bne.n	8003f90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f56:	429a      	cmp	r2, r3
 8003f58:	d11a      	bne.n	8003f90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003f5a:	68fa      	ldr	r2, [r7, #12]
 8003f5c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003f60:	4013      	ands	r3, r2
 8003f62:	687a      	ldr	r2, [r7, #4]
 8003f64:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003f66:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003f68:	4293      	cmp	r3, r2
 8003f6a:	d111      	bne.n	8003f90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f76:	085b      	lsrs	r3, r3, #1
 8003f78:	3b01      	subs	r3, #1
 8003f7a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003f7c:	429a      	cmp	r2, r3
 8003f7e:	d107      	bne.n	8003f90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f8a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003f8c:	429a      	cmp	r2, r3
 8003f8e:	d001      	beq.n	8003f94 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003f90:	2301      	movs	r3, #1
 8003f92:	e000      	b.n	8003f96 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003f94:	2300      	movs	r3, #0
}
 8003f96:	4618      	mov	r0, r3
 8003f98:	3718      	adds	r7, #24
 8003f9a:	46bd      	mov	sp, r7
 8003f9c:	bd80      	pop	{r7, pc}
 8003f9e:	bf00      	nop
 8003fa0:	40023800 	.word	0x40023800

08003fa4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003fa4:	b580      	push	{r7, lr}
 8003fa6:	b084      	sub	sp, #16
 8003fa8:	af00      	add	r7, sp, #0
 8003faa:	6078      	str	r0, [r7, #4]
 8003fac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d101      	bne.n	8003fb8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003fb4:	2301      	movs	r3, #1
 8003fb6:	e0cc      	b.n	8004152 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003fb8:	4b68      	ldr	r3, [pc, #416]	; (800415c <HAL_RCC_ClockConfig+0x1b8>)
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f003 0307 	and.w	r3, r3, #7
 8003fc0:	683a      	ldr	r2, [r7, #0]
 8003fc2:	429a      	cmp	r2, r3
 8003fc4:	d90c      	bls.n	8003fe0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003fc6:	4b65      	ldr	r3, [pc, #404]	; (800415c <HAL_RCC_ClockConfig+0x1b8>)
 8003fc8:	683a      	ldr	r2, [r7, #0]
 8003fca:	b2d2      	uxtb	r2, r2
 8003fcc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003fce:	4b63      	ldr	r3, [pc, #396]	; (800415c <HAL_RCC_ClockConfig+0x1b8>)
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f003 0307 	and.w	r3, r3, #7
 8003fd6:	683a      	ldr	r2, [r7, #0]
 8003fd8:	429a      	cmp	r2, r3
 8003fda:	d001      	beq.n	8003fe0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003fdc:	2301      	movs	r3, #1
 8003fde:	e0b8      	b.n	8004152 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	f003 0302 	and.w	r3, r3, #2
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d020      	beq.n	800402e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f003 0304 	and.w	r3, r3, #4
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d005      	beq.n	8004004 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003ff8:	4b59      	ldr	r3, [pc, #356]	; (8004160 <HAL_RCC_ClockConfig+0x1bc>)
 8003ffa:	689b      	ldr	r3, [r3, #8]
 8003ffc:	4a58      	ldr	r2, [pc, #352]	; (8004160 <HAL_RCC_ClockConfig+0x1bc>)
 8003ffe:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004002:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	f003 0308 	and.w	r3, r3, #8
 800400c:	2b00      	cmp	r3, #0
 800400e:	d005      	beq.n	800401c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004010:	4b53      	ldr	r3, [pc, #332]	; (8004160 <HAL_RCC_ClockConfig+0x1bc>)
 8004012:	689b      	ldr	r3, [r3, #8]
 8004014:	4a52      	ldr	r2, [pc, #328]	; (8004160 <HAL_RCC_ClockConfig+0x1bc>)
 8004016:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800401a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800401c:	4b50      	ldr	r3, [pc, #320]	; (8004160 <HAL_RCC_ClockConfig+0x1bc>)
 800401e:	689b      	ldr	r3, [r3, #8]
 8004020:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	689b      	ldr	r3, [r3, #8]
 8004028:	494d      	ldr	r1, [pc, #308]	; (8004160 <HAL_RCC_ClockConfig+0x1bc>)
 800402a:	4313      	orrs	r3, r2
 800402c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	f003 0301 	and.w	r3, r3, #1
 8004036:	2b00      	cmp	r3, #0
 8004038:	d044      	beq.n	80040c4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	685b      	ldr	r3, [r3, #4]
 800403e:	2b01      	cmp	r3, #1
 8004040:	d107      	bne.n	8004052 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004042:	4b47      	ldr	r3, [pc, #284]	; (8004160 <HAL_RCC_ClockConfig+0x1bc>)
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800404a:	2b00      	cmp	r3, #0
 800404c:	d119      	bne.n	8004082 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800404e:	2301      	movs	r3, #1
 8004050:	e07f      	b.n	8004152 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	685b      	ldr	r3, [r3, #4]
 8004056:	2b02      	cmp	r3, #2
 8004058:	d003      	beq.n	8004062 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800405e:	2b03      	cmp	r3, #3
 8004060:	d107      	bne.n	8004072 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004062:	4b3f      	ldr	r3, [pc, #252]	; (8004160 <HAL_RCC_ClockConfig+0x1bc>)
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800406a:	2b00      	cmp	r3, #0
 800406c:	d109      	bne.n	8004082 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800406e:	2301      	movs	r3, #1
 8004070:	e06f      	b.n	8004152 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004072:	4b3b      	ldr	r3, [pc, #236]	; (8004160 <HAL_RCC_ClockConfig+0x1bc>)
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f003 0302 	and.w	r3, r3, #2
 800407a:	2b00      	cmp	r3, #0
 800407c:	d101      	bne.n	8004082 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800407e:	2301      	movs	r3, #1
 8004080:	e067      	b.n	8004152 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004082:	4b37      	ldr	r3, [pc, #220]	; (8004160 <HAL_RCC_ClockConfig+0x1bc>)
 8004084:	689b      	ldr	r3, [r3, #8]
 8004086:	f023 0203 	bic.w	r2, r3, #3
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	685b      	ldr	r3, [r3, #4]
 800408e:	4934      	ldr	r1, [pc, #208]	; (8004160 <HAL_RCC_ClockConfig+0x1bc>)
 8004090:	4313      	orrs	r3, r2
 8004092:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004094:	f7fd fd40 	bl	8001b18 <HAL_GetTick>
 8004098:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800409a:	e00a      	b.n	80040b2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800409c:	f7fd fd3c 	bl	8001b18 <HAL_GetTick>
 80040a0:	4602      	mov	r2, r0
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	1ad3      	subs	r3, r2, r3
 80040a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80040aa:	4293      	cmp	r3, r2
 80040ac:	d901      	bls.n	80040b2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80040ae:	2303      	movs	r3, #3
 80040b0:	e04f      	b.n	8004152 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040b2:	4b2b      	ldr	r3, [pc, #172]	; (8004160 <HAL_RCC_ClockConfig+0x1bc>)
 80040b4:	689b      	ldr	r3, [r3, #8]
 80040b6:	f003 020c 	and.w	r2, r3, #12
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	685b      	ldr	r3, [r3, #4]
 80040be:	009b      	lsls	r3, r3, #2
 80040c0:	429a      	cmp	r2, r3
 80040c2:	d1eb      	bne.n	800409c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80040c4:	4b25      	ldr	r3, [pc, #148]	; (800415c <HAL_RCC_ClockConfig+0x1b8>)
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f003 0307 	and.w	r3, r3, #7
 80040cc:	683a      	ldr	r2, [r7, #0]
 80040ce:	429a      	cmp	r2, r3
 80040d0:	d20c      	bcs.n	80040ec <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80040d2:	4b22      	ldr	r3, [pc, #136]	; (800415c <HAL_RCC_ClockConfig+0x1b8>)
 80040d4:	683a      	ldr	r2, [r7, #0]
 80040d6:	b2d2      	uxtb	r2, r2
 80040d8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80040da:	4b20      	ldr	r3, [pc, #128]	; (800415c <HAL_RCC_ClockConfig+0x1b8>)
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	f003 0307 	and.w	r3, r3, #7
 80040e2:	683a      	ldr	r2, [r7, #0]
 80040e4:	429a      	cmp	r2, r3
 80040e6:	d001      	beq.n	80040ec <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80040e8:	2301      	movs	r3, #1
 80040ea:	e032      	b.n	8004152 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	f003 0304 	and.w	r3, r3, #4
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d008      	beq.n	800410a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80040f8:	4b19      	ldr	r3, [pc, #100]	; (8004160 <HAL_RCC_ClockConfig+0x1bc>)
 80040fa:	689b      	ldr	r3, [r3, #8]
 80040fc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	68db      	ldr	r3, [r3, #12]
 8004104:	4916      	ldr	r1, [pc, #88]	; (8004160 <HAL_RCC_ClockConfig+0x1bc>)
 8004106:	4313      	orrs	r3, r2
 8004108:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	f003 0308 	and.w	r3, r3, #8
 8004112:	2b00      	cmp	r3, #0
 8004114:	d009      	beq.n	800412a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004116:	4b12      	ldr	r3, [pc, #72]	; (8004160 <HAL_RCC_ClockConfig+0x1bc>)
 8004118:	689b      	ldr	r3, [r3, #8]
 800411a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	691b      	ldr	r3, [r3, #16]
 8004122:	00db      	lsls	r3, r3, #3
 8004124:	490e      	ldr	r1, [pc, #56]	; (8004160 <HAL_RCC_ClockConfig+0x1bc>)
 8004126:	4313      	orrs	r3, r2
 8004128:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800412a:	f000 f821 	bl	8004170 <HAL_RCC_GetSysClockFreq>
 800412e:	4602      	mov	r2, r0
 8004130:	4b0b      	ldr	r3, [pc, #44]	; (8004160 <HAL_RCC_ClockConfig+0x1bc>)
 8004132:	689b      	ldr	r3, [r3, #8]
 8004134:	091b      	lsrs	r3, r3, #4
 8004136:	f003 030f 	and.w	r3, r3, #15
 800413a:	490a      	ldr	r1, [pc, #40]	; (8004164 <HAL_RCC_ClockConfig+0x1c0>)
 800413c:	5ccb      	ldrb	r3, [r1, r3]
 800413e:	fa22 f303 	lsr.w	r3, r2, r3
 8004142:	4a09      	ldr	r2, [pc, #36]	; (8004168 <HAL_RCC_ClockConfig+0x1c4>)
 8004144:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004146:	4b09      	ldr	r3, [pc, #36]	; (800416c <HAL_RCC_ClockConfig+0x1c8>)
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	4618      	mov	r0, r3
 800414c:	f7fd fca0 	bl	8001a90 <HAL_InitTick>

  return HAL_OK;
 8004150:	2300      	movs	r3, #0
}
 8004152:	4618      	mov	r0, r3
 8004154:	3710      	adds	r7, #16
 8004156:	46bd      	mov	sp, r7
 8004158:	bd80      	pop	{r7, pc}
 800415a:	bf00      	nop
 800415c:	40023c00 	.word	0x40023c00
 8004160:	40023800 	.word	0x40023800
 8004164:	0800c148 	.word	0x0800c148
 8004168:	20000000 	.word	0x20000000
 800416c:	20000004 	.word	0x20000004

08004170 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004170:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004174:	b090      	sub	sp, #64	; 0x40
 8004176:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004178:	2300      	movs	r3, #0
 800417a:	637b      	str	r3, [r7, #52]	; 0x34
 800417c:	2300      	movs	r3, #0
 800417e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004180:	2300      	movs	r3, #0
 8004182:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8004184:	2300      	movs	r3, #0
 8004186:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004188:	4b59      	ldr	r3, [pc, #356]	; (80042f0 <HAL_RCC_GetSysClockFreq+0x180>)
 800418a:	689b      	ldr	r3, [r3, #8]
 800418c:	f003 030c 	and.w	r3, r3, #12
 8004190:	2b08      	cmp	r3, #8
 8004192:	d00d      	beq.n	80041b0 <HAL_RCC_GetSysClockFreq+0x40>
 8004194:	2b08      	cmp	r3, #8
 8004196:	f200 80a1 	bhi.w	80042dc <HAL_RCC_GetSysClockFreq+0x16c>
 800419a:	2b00      	cmp	r3, #0
 800419c:	d002      	beq.n	80041a4 <HAL_RCC_GetSysClockFreq+0x34>
 800419e:	2b04      	cmp	r3, #4
 80041a0:	d003      	beq.n	80041aa <HAL_RCC_GetSysClockFreq+0x3a>
 80041a2:	e09b      	b.n	80042dc <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80041a4:	4b53      	ldr	r3, [pc, #332]	; (80042f4 <HAL_RCC_GetSysClockFreq+0x184>)
 80041a6:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 80041a8:	e09b      	b.n	80042e2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80041aa:	4b53      	ldr	r3, [pc, #332]	; (80042f8 <HAL_RCC_GetSysClockFreq+0x188>)
 80041ac:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80041ae:	e098      	b.n	80042e2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80041b0:	4b4f      	ldr	r3, [pc, #316]	; (80042f0 <HAL_RCC_GetSysClockFreq+0x180>)
 80041b2:	685b      	ldr	r3, [r3, #4]
 80041b4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80041b8:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80041ba:	4b4d      	ldr	r3, [pc, #308]	; (80042f0 <HAL_RCC_GetSysClockFreq+0x180>)
 80041bc:	685b      	ldr	r3, [r3, #4]
 80041be:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d028      	beq.n	8004218 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80041c6:	4b4a      	ldr	r3, [pc, #296]	; (80042f0 <HAL_RCC_GetSysClockFreq+0x180>)
 80041c8:	685b      	ldr	r3, [r3, #4]
 80041ca:	099b      	lsrs	r3, r3, #6
 80041cc:	2200      	movs	r2, #0
 80041ce:	623b      	str	r3, [r7, #32]
 80041d0:	627a      	str	r2, [r7, #36]	; 0x24
 80041d2:	6a3b      	ldr	r3, [r7, #32]
 80041d4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80041d8:	2100      	movs	r1, #0
 80041da:	4b47      	ldr	r3, [pc, #284]	; (80042f8 <HAL_RCC_GetSysClockFreq+0x188>)
 80041dc:	fb03 f201 	mul.w	r2, r3, r1
 80041e0:	2300      	movs	r3, #0
 80041e2:	fb00 f303 	mul.w	r3, r0, r3
 80041e6:	4413      	add	r3, r2
 80041e8:	4a43      	ldr	r2, [pc, #268]	; (80042f8 <HAL_RCC_GetSysClockFreq+0x188>)
 80041ea:	fba0 1202 	umull	r1, r2, r0, r2
 80041ee:	62fa      	str	r2, [r7, #44]	; 0x2c
 80041f0:	460a      	mov	r2, r1
 80041f2:	62ba      	str	r2, [r7, #40]	; 0x28
 80041f4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80041f6:	4413      	add	r3, r2
 80041f8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80041fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80041fc:	2200      	movs	r2, #0
 80041fe:	61bb      	str	r3, [r7, #24]
 8004200:	61fa      	str	r2, [r7, #28]
 8004202:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004206:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800420a:	f7fc fcd5 	bl	8000bb8 <__aeabi_uldivmod>
 800420e:	4602      	mov	r2, r0
 8004210:	460b      	mov	r3, r1
 8004212:	4613      	mov	r3, r2
 8004214:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004216:	e053      	b.n	80042c0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004218:	4b35      	ldr	r3, [pc, #212]	; (80042f0 <HAL_RCC_GetSysClockFreq+0x180>)
 800421a:	685b      	ldr	r3, [r3, #4]
 800421c:	099b      	lsrs	r3, r3, #6
 800421e:	2200      	movs	r2, #0
 8004220:	613b      	str	r3, [r7, #16]
 8004222:	617a      	str	r2, [r7, #20]
 8004224:	693b      	ldr	r3, [r7, #16]
 8004226:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800422a:	f04f 0b00 	mov.w	fp, #0
 800422e:	4652      	mov	r2, sl
 8004230:	465b      	mov	r3, fp
 8004232:	f04f 0000 	mov.w	r0, #0
 8004236:	f04f 0100 	mov.w	r1, #0
 800423a:	0159      	lsls	r1, r3, #5
 800423c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004240:	0150      	lsls	r0, r2, #5
 8004242:	4602      	mov	r2, r0
 8004244:	460b      	mov	r3, r1
 8004246:	ebb2 080a 	subs.w	r8, r2, sl
 800424a:	eb63 090b 	sbc.w	r9, r3, fp
 800424e:	f04f 0200 	mov.w	r2, #0
 8004252:	f04f 0300 	mov.w	r3, #0
 8004256:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800425a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800425e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004262:	ebb2 0408 	subs.w	r4, r2, r8
 8004266:	eb63 0509 	sbc.w	r5, r3, r9
 800426a:	f04f 0200 	mov.w	r2, #0
 800426e:	f04f 0300 	mov.w	r3, #0
 8004272:	00eb      	lsls	r3, r5, #3
 8004274:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004278:	00e2      	lsls	r2, r4, #3
 800427a:	4614      	mov	r4, r2
 800427c:	461d      	mov	r5, r3
 800427e:	eb14 030a 	adds.w	r3, r4, sl
 8004282:	603b      	str	r3, [r7, #0]
 8004284:	eb45 030b 	adc.w	r3, r5, fp
 8004288:	607b      	str	r3, [r7, #4]
 800428a:	f04f 0200 	mov.w	r2, #0
 800428e:	f04f 0300 	mov.w	r3, #0
 8004292:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004296:	4629      	mov	r1, r5
 8004298:	028b      	lsls	r3, r1, #10
 800429a:	4621      	mov	r1, r4
 800429c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80042a0:	4621      	mov	r1, r4
 80042a2:	028a      	lsls	r2, r1, #10
 80042a4:	4610      	mov	r0, r2
 80042a6:	4619      	mov	r1, r3
 80042a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80042aa:	2200      	movs	r2, #0
 80042ac:	60bb      	str	r3, [r7, #8]
 80042ae:	60fa      	str	r2, [r7, #12]
 80042b0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80042b4:	f7fc fc80 	bl	8000bb8 <__aeabi_uldivmod>
 80042b8:	4602      	mov	r2, r0
 80042ba:	460b      	mov	r3, r1
 80042bc:	4613      	mov	r3, r2
 80042be:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80042c0:	4b0b      	ldr	r3, [pc, #44]	; (80042f0 <HAL_RCC_GetSysClockFreq+0x180>)
 80042c2:	685b      	ldr	r3, [r3, #4]
 80042c4:	0c1b      	lsrs	r3, r3, #16
 80042c6:	f003 0303 	and.w	r3, r3, #3
 80042ca:	3301      	adds	r3, #1
 80042cc:	005b      	lsls	r3, r3, #1
 80042ce:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 80042d0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80042d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80042d8:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80042da:	e002      	b.n	80042e2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80042dc:	4b05      	ldr	r3, [pc, #20]	; (80042f4 <HAL_RCC_GetSysClockFreq+0x184>)
 80042de:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80042e0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80042e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 80042e4:	4618      	mov	r0, r3
 80042e6:	3740      	adds	r7, #64	; 0x40
 80042e8:	46bd      	mov	sp, r7
 80042ea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80042ee:	bf00      	nop
 80042f0:	40023800 	.word	0x40023800
 80042f4:	00f42400 	.word	0x00f42400
 80042f8:	00b71b00 	.word	0x00b71b00

080042fc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80042fc:	b480      	push	{r7}
 80042fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004300:	4b03      	ldr	r3, [pc, #12]	; (8004310 <HAL_RCC_GetHCLKFreq+0x14>)
 8004302:	681b      	ldr	r3, [r3, #0]
}
 8004304:	4618      	mov	r0, r3
 8004306:	46bd      	mov	sp, r7
 8004308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800430c:	4770      	bx	lr
 800430e:	bf00      	nop
 8004310:	20000000 	.word	0x20000000

08004314 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004314:	b580      	push	{r7, lr}
 8004316:	b082      	sub	sp, #8
 8004318:	af00      	add	r7, sp, #0
 800431a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	2b00      	cmp	r3, #0
 8004320:	d101      	bne.n	8004326 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004322:	2301      	movs	r3, #1
 8004324:	e07b      	b.n	800441e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800432a:	2b00      	cmp	r3, #0
 800432c:	d108      	bne.n	8004340 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	685b      	ldr	r3, [r3, #4]
 8004332:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004336:	d009      	beq.n	800434c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	2200      	movs	r2, #0
 800433c:	61da      	str	r2, [r3, #28]
 800433e:	e005      	b.n	800434c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	2200      	movs	r2, #0
 8004344:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	2200      	movs	r2, #0
 800434a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	2200      	movs	r2, #0
 8004350:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004358:	b2db      	uxtb	r3, r3
 800435a:	2b00      	cmp	r3, #0
 800435c:	d106      	bne.n	800436c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	2200      	movs	r2, #0
 8004362:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004366:	6878      	ldr	r0, [r7, #4]
 8004368:	f7fd f928 	bl	80015bc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	2202      	movs	r2, #2
 8004370:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	681a      	ldr	r2, [r3, #0]
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004382:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	685b      	ldr	r3, [r3, #4]
 8004388:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	689b      	ldr	r3, [r3, #8]
 8004390:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004394:	431a      	orrs	r2, r3
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	68db      	ldr	r3, [r3, #12]
 800439a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800439e:	431a      	orrs	r2, r3
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	691b      	ldr	r3, [r3, #16]
 80043a4:	f003 0302 	and.w	r3, r3, #2
 80043a8:	431a      	orrs	r2, r3
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	695b      	ldr	r3, [r3, #20]
 80043ae:	f003 0301 	and.w	r3, r3, #1
 80043b2:	431a      	orrs	r2, r3
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	699b      	ldr	r3, [r3, #24]
 80043b8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80043bc:	431a      	orrs	r2, r3
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	69db      	ldr	r3, [r3, #28]
 80043c2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80043c6:	431a      	orrs	r2, r3
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	6a1b      	ldr	r3, [r3, #32]
 80043cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80043d0:	ea42 0103 	orr.w	r1, r2, r3
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043d8:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	430a      	orrs	r2, r1
 80043e2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	699b      	ldr	r3, [r3, #24]
 80043e8:	0c1b      	lsrs	r3, r3, #16
 80043ea:	f003 0104 	and.w	r1, r3, #4
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043f2:	f003 0210 	and.w	r2, r3, #16
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	430a      	orrs	r2, r1
 80043fc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	69da      	ldr	r2, [r3, #28]
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800440c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	2200      	movs	r2, #0
 8004412:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	2201      	movs	r2, #1
 8004418:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800441c:	2300      	movs	r3, #0
}
 800441e:	4618      	mov	r0, r3
 8004420:	3708      	adds	r7, #8
 8004422:	46bd      	mov	sp, r7
 8004424:	bd80      	pop	{r7, pc}

08004426 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004426:	b580      	push	{r7, lr}
 8004428:	b082      	sub	sp, #8
 800442a:	af00      	add	r7, sp, #0
 800442c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	2b00      	cmp	r3, #0
 8004432:	d101      	bne.n	8004438 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004434:	2301      	movs	r3, #1
 8004436:	e041      	b.n	80044bc <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800443e:	b2db      	uxtb	r3, r3
 8004440:	2b00      	cmp	r3, #0
 8004442:	d106      	bne.n	8004452 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	2200      	movs	r2, #0
 8004448:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800444c:	6878      	ldr	r0, [r7, #4]
 800444e:	f7fd f96b 	bl	8001728 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	2202      	movs	r2, #2
 8004456:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681a      	ldr	r2, [r3, #0]
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	3304      	adds	r3, #4
 8004462:	4619      	mov	r1, r3
 8004464:	4610      	mov	r0, r2
 8004466:	f000 fac1 	bl	80049ec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	2201      	movs	r2, #1
 800446e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	2201      	movs	r2, #1
 8004476:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	2201      	movs	r2, #1
 800447e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	2201      	movs	r2, #1
 8004486:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	2201      	movs	r2, #1
 800448e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	2201      	movs	r2, #1
 8004496:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	2201      	movs	r2, #1
 800449e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	2201      	movs	r2, #1
 80044a6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	2201      	movs	r2, #1
 80044ae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	2201      	movs	r2, #1
 80044b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80044ba:	2300      	movs	r3, #0
}
 80044bc:	4618      	mov	r0, r3
 80044be:	3708      	adds	r7, #8
 80044c0:	46bd      	mov	sp, r7
 80044c2:	bd80      	pop	{r7, pc}

080044c4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80044c4:	b580      	push	{r7, lr}
 80044c6:	b082      	sub	sp, #8
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d101      	bne.n	80044d6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80044d2:	2301      	movs	r3, #1
 80044d4:	e041      	b.n	800455a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80044dc:	b2db      	uxtb	r3, r3
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d106      	bne.n	80044f0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	2200      	movs	r2, #0
 80044e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80044ea:	6878      	ldr	r0, [r7, #4]
 80044ec:	f000 f839 	bl	8004562 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	2202      	movs	r2, #2
 80044f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681a      	ldr	r2, [r3, #0]
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	3304      	adds	r3, #4
 8004500:	4619      	mov	r1, r3
 8004502:	4610      	mov	r0, r2
 8004504:	f000 fa72 	bl	80049ec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	2201      	movs	r2, #1
 800450c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	2201      	movs	r2, #1
 8004514:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	2201      	movs	r2, #1
 800451c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	2201      	movs	r2, #1
 8004524:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	2201      	movs	r2, #1
 800452c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	2201      	movs	r2, #1
 8004534:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2201      	movs	r2, #1
 800453c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2201      	movs	r2, #1
 8004544:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	2201      	movs	r2, #1
 800454c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	2201      	movs	r2, #1
 8004554:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004558:	2300      	movs	r3, #0
}
 800455a:	4618      	mov	r0, r3
 800455c:	3708      	adds	r7, #8
 800455e:	46bd      	mov	sp, r7
 8004560:	bd80      	pop	{r7, pc}

08004562 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004562:	b480      	push	{r7}
 8004564:	b083      	sub	sp, #12
 8004566:	af00      	add	r7, sp, #0
 8004568:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800456a:	bf00      	nop
 800456c:	370c      	adds	r7, #12
 800456e:	46bd      	mov	sp, r7
 8004570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004574:	4770      	bx	lr
	...

08004578 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004578:	b580      	push	{r7, lr}
 800457a:	b084      	sub	sp, #16
 800457c:	af00      	add	r7, sp, #0
 800457e:	6078      	str	r0, [r7, #4]
 8004580:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004582:	683b      	ldr	r3, [r7, #0]
 8004584:	2b00      	cmp	r3, #0
 8004586:	d109      	bne.n	800459c <HAL_TIM_PWM_Start+0x24>
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800458e:	b2db      	uxtb	r3, r3
 8004590:	2b01      	cmp	r3, #1
 8004592:	bf14      	ite	ne
 8004594:	2301      	movne	r3, #1
 8004596:	2300      	moveq	r3, #0
 8004598:	b2db      	uxtb	r3, r3
 800459a:	e022      	b.n	80045e2 <HAL_TIM_PWM_Start+0x6a>
 800459c:	683b      	ldr	r3, [r7, #0]
 800459e:	2b04      	cmp	r3, #4
 80045a0:	d109      	bne.n	80045b6 <HAL_TIM_PWM_Start+0x3e>
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80045a8:	b2db      	uxtb	r3, r3
 80045aa:	2b01      	cmp	r3, #1
 80045ac:	bf14      	ite	ne
 80045ae:	2301      	movne	r3, #1
 80045b0:	2300      	moveq	r3, #0
 80045b2:	b2db      	uxtb	r3, r3
 80045b4:	e015      	b.n	80045e2 <HAL_TIM_PWM_Start+0x6a>
 80045b6:	683b      	ldr	r3, [r7, #0]
 80045b8:	2b08      	cmp	r3, #8
 80045ba:	d109      	bne.n	80045d0 <HAL_TIM_PWM_Start+0x58>
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80045c2:	b2db      	uxtb	r3, r3
 80045c4:	2b01      	cmp	r3, #1
 80045c6:	bf14      	ite	ne
 80045c8:	2301      	movne	r3, #1
 80045ca:	2300      	moveq	r3, #0
 80045cc:	b2db      	uxtb	r3, r3
 80045ce:	e008      	b.n	80045e2 <HAL_TIM_PWM_Start+0x6a>
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80045d6:	b2db      	uxtb	r3, r3
 80045d8:	2b01      	cmp	r3, #1
 80045da:	bf14      	ite	ne
 80045dc:	2301      	movne	r3, #1
 80045de:	2300      	moveq	r3, #0
 80045e0:	b2db      	uxtb	r3, r3
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d001      	beq.n	80045ea <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80045e6:	2301      	movs	r3, #1
 80045e8:	e068      	b.n	80046bc <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80045ea:	683b      	ldr	r3, [r7, #0]
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d104      	bne.n	80045fa <HAL_TIM_PWM_Start+0x82>
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	2202      	movs	r2, #2
 80045f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80045f8:	e013      	b.n	8004622 <HAL_TIM_PWM_Start+0xaa>
 80045fa:	683b      	ldr	r3, [r7, #0]
 80045fc:	2b04      	cmp	r3, #4
 80045fe:	d104      	bne.n	800460a <HAL_TIM_PWM_Start+0x92>
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	2202      	movs	r2, #2
 8004604:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004608:	e00b      	b.n	8004622 <HAL_TIM_PWM_Start+0xaa>
 800460a:	683b      	ldr	r3, [r7, #0]
 800460c:	2b08      	cmp	r3, #8
 800460e:	d104      	bne.n	800461a <HAL_TIM_PWM_Start+0xa2>
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2202      	movs	r2, #2
 8004614:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004618:	e003      	b.n	8004622 <HAL_TIM_PWM_Start+0xaa>
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	2202      	movs	r2, #2
 800461e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	2201      	movs	r2, #1
 8004628:	6839      	ldr	r1, [r7, #0]
 800462a:	4618      	mov	r0, r3
 800462c:	f000 fc84 	bl	8004f38 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	4a23      	ldr	r2, [pc, #140]	; (80046c4 <HAL_TIM_PWM_Start+0x14c>)
 8004636:	4293      	cmp	r3, r2
 8004638:	d107      	bne.n	800464a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004648:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	4a1d      	ldr	r2, [pc, #116]	; (80046c4 <HAL_TIM_PWM_Start+0x14c>)
 8004650:	4293      	cmp	r3, r2
 8004652:	d018      	beq.n	8004686 <HAL_TIM_PWM_Start+0x10e>
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800465c:	d013      	beq.n	8004686 <HAL_TIM_PWM_Start+0x10e>
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	4a19      	ldr	r2, [pc, #100]	; (80046c8 <HAL_TIM_PWM_Start+0x150>)
 8004664:	4293      	cmp	r3, r2
 8004666:	d00e      	beq.n	8004686 <HAL_TIM_PWM_Start+0x10e>
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	4a17      	ldr	r2, [pc, #92]	; (80046cc <HAL_TIM_PWM_Start+0x154>)
 800466e:	4293      	cmp	r3, r2
 8004670:	d009      	beq.n	8004686 <HAL_TIM_PWM_Start+0x10e>
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	4a16      	ldr	r2, [pc, #88]	; (80046d0 <HAL_TIM_PWM_Start+0x158>)
 8004678:	4293      	cmp	r3, r2
 800467a:	d004      	beq.n	8004686 <HAL_TIM_PWM_Start+0x10e>
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	4a14      	ldr	r2, [pc, #80]	; (80046d4 <HAL_TIM_PWM_Start+0x15c>)
 8004682:	4293      	cmp	r3, r2
 8004684:	d111      	bne.n	80046aa <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	689b      	ldr	r3, [r3, #8]
 800468c:	f003 0307 	and.w	r3, r3, #7
 8004690:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	2b06      	cmp	r3, #6
 8004696:	d010      	beq.n	80046ba <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	681a      	ldr	r2, [r3, #0]
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	f042 0201 	orr.w	r2, r2, #1
 80046a6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80046a8:	e007      	b.n	80046ba <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	681a      	ldr	r2, [r3, #0]
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	f042 0201 	orr.w	r2, r2, #1
 80046b8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80046ba:	2300      	movs	r3, #0
}
 80046bc:	4618      	mov	r0, r3
 80046be:	3710      	adds	r7, #16
 80046c0:	46bd      	mov	sp, r7
 80046c2:	bd80      	pop	{r7, pc}
 80046c4:	40010000 	.word	0x40010000
 80046c8:	40000400 	.word	0x40000400
 80046cc:	40000800 	.word	0x40000800
 80046d0:	40000c00 	.word	0x40000c00
 80046d4:	40014000 	.word	0x40014000

080046d8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80046d8:	b580      	push	{r7, lr}
 80046da:	b086      	sub	sp, #24
 80046dc:	af00      	add	r7, sp, #0
 80046de:	60f8      	str	r0, [r7, #12]
 80046e0:	60b9      	str	r1, [r7, #8]
 80046e2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80046e4:	2300      	movs	r3, #0
 80046e6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80046ee:	2b01      	cmp	r3, #1
 80046f0:	d101      	bne.n	80046f6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80046f2:	2302      	movs	r3, #2
 80046f4:	e0ae      	b.n	8004854 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	2201      	movs	r2, #1
 80046fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	2b0c      	cmp	r3, #12
 8004702:	f200 809f 	bhi.w	8004844 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004706:	a201      	add	r2, pc, #4	; (adr r2, 800470c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004708:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800470c:	08004741 	.word	0x08004741
 8004710:	08004845 	.word	0x08004845
 8004714:	08004845 	.word	0x08004845
 8004718:	08004845 	.word	0x08004845
 800471c:	08004781 	.word	0x08004781
 8004720:	08004845 	.word	0x08004845
 8004724:	08004845 	.word	0x08004845
 8004728:	08004845 	.word	0x08004845
 800472c:	080047c3 	.word	0x080047c3
 8004730:	08004845 	.word	0x08004845
 8004734:	08004845 	.word	0x08004845
 8004738:	08004845 	.word	0x08004845
 800473c:	08004803 	.word	0x08004803
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	68b9      	ldr	r1, [r7, #8]
 8004746:	4618      	mov	r0, r3
 8004748:	f000 f9d0 	bl	8004aec <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	699a      	ldr	r2, [r3, #24]
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	f042 0208 	orr.w	r2, r2, #8
 800475a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	699a      	ldr	r2, [r3, #24]
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	f022 0204 	bic.w	r2, r2, #4
 800476a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	6999      	ldr	r1, [r3, #24]
 8004772:	68bb      	ldr	r3, [r7, #8]
 8004774:	691a      	ldr	r2, [r3, #16]
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	430a      	orrs	r2, r1
 800477c:	619a      	str	r2, [r3, #24]
      break;
 800477e:	e064      	b.n	800484a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	68b9      	ldr	r1, [r7, #8]
 8004786:	4618      	mov	r0, r3
 8004788:	f000 fa16 	bl	8004bb8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	699a      	ldr	r2, [r3, #24]
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800479a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	699a      	ldr	r2, [r3, #24]
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80047aa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	6999      	ldr	r1, [r3, #24]
 80047b2:	68bb      	ldr	r3, [r7, #8]
 80047b4:	691b      	ldr	r3, [r3, #16]
 80047b6:	021a      	lsls	r2, r3, #8
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	430a      	orrs	r2, r1
 80047be:	619a      	str	r2, [r3, #24]
      break;
 80047c0:	e043      	b.n	800484a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	68b9      	ldr	r1, [r7, #8]
 80047c8:	4618      	mov	r0, r3
 80047ca:	f000 fa61 	bl	8004c90 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	69da      	ldr	r2, [r3, #28]
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	f042 0208 	orr.w	r2, r2, #8
 80047dc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	69da      	ldr	r2, [r3, #28]
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	f022 0204 	bic.w	r2, r2, #4
 80047ec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	69d9      	ldr	r1, [r3, #28]
 80047f4:	68bb      	ldr	r3, [r7, #8]
 80047f6:	691a      	ldr	r2, [r3, #16]
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	430a      	orrs	r2, r1
 80047fe:	61da      	str	r2, [r3, #28]
      break;
 8004800:	e023      	b.n	800484a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	68b9      	ldr	r1, [r7, #8]
 8004808:	4618      	mov	r0, r3
 800480a:	f000 faab 	bl	8004d64 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	69da      	ldr	r2, [r3, #28]
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800481c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	69da      	ldr	r2, [r3, #28]
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800482c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	69d9      	ldr	r1, [r3, #28]
 8004834:	68bb      	ldr	r3, [r7, #8]
 8004836:	691b      	ldr	r3, [r3, #16]
 8004838:	021a      	lsls	r2, r3, #8
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	430a      	orrs	r2, r1
 8004840:	61da      	str	r2, [r3, #28]
      break;
 8004842:	e002      	b.n	800484a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004844:	2301      	movs	r3, #1
 8004846:	75fb      	strb	r3, [r7, #23]
      break;
 8004848:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	2200      	movs	r2, #0
 800484e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004852:	7dfb      	ldrb	r3, [r7, #23]
}
 8004854:	4618      	mov	r0, r3
 8004856:	3718      	adds	r7, #24
 8004858:	46bd      	mov	sp, r7
 800485a:	bd80      	pop	{r7, pc}

0800485c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800485c:	b580      	push	{r7, lr}
 800485e:	b084      	sub	sp, #16
 8004860:	af00      	add	r7, sp, #0
 8004862:	6078      	str	r0, [r7, #4]
 8004864:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004866:	2300      	movs	r3, #0
 8004868:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004870:	2b01      	cmp	r3, #1
 8004872:	d101      	bne.n	8004878 <HAL_TIM_ConfigClockSource+0x1c>
 8004874:	2302      	movs	r3, #2
 8004876:	e0b4      	b.n	80049e2 <HAL_TIM_ConfigClockSource+0x186>
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	2201      	movs	r2, #1
 800487c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	2202      	movs	r2, #2
 8004884:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	689b      	ldr	r3, [r3, #8]
 800488e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004890:	68bb      	ldr	r3, [r7, #8]
 8004892:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004896:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004898:	68bb      	ldr	r3, [r7, #8]
 800489a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800489e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	68ba      	ldr	r2, [r7, #8]
 80048a6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80048a8:	683b      	ldr	r3, [r7, #0]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80048b0:	d03e      	beq.n	8004930 <HAL_TIM_ConfigClockSource+0xd4>
 80048b2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80048b6:	f200 8087 	bhi.w	80049c8 <HAL_TIM_ConfigClockSource+0x16c>
 80048ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80048be:	f000 8086 	beq.w	80049ce <HAL_TIM_ConfigClockSource+0x172>
 80048c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80048c6:	d87f      	bhi.n	80049c8 <HAL_TIM_ConfigClockSource+0x16c>
 80048c8:	2b70      	cmp	r3, #112	; 0x70
 80048ca:	d01a      	beq.n	8004902 <HAL_TIM_ConfigClockSource+0xa6>
 80048cc:	2b70      	cmp	r3, #112	; 0x70
 80048ce:	d87b      	bhi.n	80049c8 <HAL_TIM_ConfigClockSource+0x16c>
 80048d0:	2b60      	cmp	r3, #96	; 0x60
 80048d2:	d050      	beq.n	8004976 <HAL_TIM_ConfigClockSource+0x11a>
 80048d4:	2b60      	cmp	r3, #96	; 0x60
 80048d6:	d877      	bhi.n	80049c8 <HAL_TIM_ConfigClockSource+0x16c>
 80048d8:	2b50      	cmp	r3, #80	; 0x50
 80048da:	d03c      	beq.n	8004956 <HAL_TIM_ConfigClockSource+0xfa>
 80048dc:	2b50      	cmp	r3, #80	; 0x50
 80048de:	d873      	bhi.n	80049c8 <HAL_TIM_ConfigClockSource+0x16c>
 80048e0:	2b40      	cmp	r3, #64	; 0x40
 80048e2:	d058      	beq.n	8004996 <HAL_TIM_ConfigClockSource+0x13a>
 80048e4:	2b40      	cmp	r3, #64	; 0x40
 80048e6:	d86f      	bhi.n	80049c8 <HAL_TIM_ConfigClockSource+0x16c>
 80048e8:	2b30      	cmp	r3, #48	; 0x30
 80048ea:	d064      	beq.n	80049b6 <HAL_TIM_ConfigClockSource+0x15a>
 80048ec:	2b30      	cmp	r3, #48	; 0x30
 80048ee:	d86b      	bhi.n	80049c8 <HAL_TIM_ConfigClockSource+0x16c>
 80048f0:	2b20      	cmp	r3, #32
 80048f2:	d060      	beq.n	80049b6 <HAL_TIM_ConfigClockSource+0x15a>
 80048f4:	2b20      	cmp	r3, #32
 80048f6:	d867      	bhi.n	80049c8 <HAL_TIM_ConfigClockSource+0x16c>
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d05c      	beq.n	80049b6 <HAL_TIM_ConfigClockSource+0x15a>
 80048fc:	2b10      	cmp	r3, #16
 80048fe:	d05a      	beq.n	80049b6 <HAL_TIM_ConfigClockSource+0x15a>
 8004900:	e062      	b.n	80049c8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	6818      	ldr	r0, [r3, #0]
 8004906:	683b      	ldr	r3, [r7, #0]
 8004908:	6899      	ldr	r1, [r3, #8]
 800490a:	683b      	ldr	r3, [r7, #0]
 800490c:	685a      	ldr	r2, [r3, #4]
 800490e:	683b      	ldr	r3, [r7, #0]
 8004910:	68db      	ldr	r3, [r3, #12]
 8004912:	f000 faf1 	bl	8004ef8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	689b      	ldr	r3, [r3, #8]
 800491c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800491e:	68bb      	ldr	r3, [r7, #8]
 8004920:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004924:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	68ba      	ldr	r2, [r7, #8]
 800492c:	609a      	str	r2, [r3, #8]
      break;
 800492e:	e04f      	b.n	80049d0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	6818      	ldr	r0, [r3, #0]
 8004934:	683b      	ldr	r3, [r7, #0]
 8004936:	6899      	ldr	r1, [r3, #8]
 8004938:	683b      	ldr	r3, [r7, #0]
 800493a:	685a      	ldr	r2, [r3, #4]
 800493c:	683b      	ldr	r3, [r7, #0]
 800493e:	68db      	ldr	r3, [r3, #12]
 8004940:	f000 fada 	bl	8004ef8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	689a      	ldr	r2, [r3, #8]
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004952:	609a      	str	r2, [r3, #8]
      break;
 8004954:	e03c      	b.n	80049d0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	6818      	ldr	r0, [r3, #0]
 800495a:	683b      	ldr	r3, [r7, #0]
 800495c:	6859      	ldr	r1, [r3, #4]
 800495e:	683b      	ldr	r3, [r7, #0]
 8004960:	68db      	ldr	r3, [r3, #12]
 8004962:	461a      	mov	r2, r3
 8004964:	f000 fa4e 	bl	8004e04 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	2150      	movs	r1, #80	; 0x50
 800496e:	4618      	mov	r0, r3
 8004970:	f000 faa7 	bl	8004ec2 <TIM_ITRx_SetConfig>
      break;
 8004974:	e02c      	b.n	80049d0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	6818      	ldr	r0, [r3, #0]
 800497a:	683b      	ldr	r3, [r7, #0]
 800497c:	6859      	ldr	r1, [r3, #4]
 800497e:	683b      	ldr	r3, [r7, #0]
 8004980:	68db      	ldr	r3, [r3, #12]
 8004982:	461a      	mov	r2, r3
 8004984:	f000 fa6d 	bl	8004e62 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	2160      	movs	r1, #96	; 0x60
 800498e:	4618      	mov	r0, r3
 8004990:	f000 fa97 	bl	8004ec2 <TIM_ITRx_SetConfig>
      break;
 8004994:	e01c      	b.n	80049d0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	6818      	ldr	r0, [r3, #0]
 800499a:	683b      	ldr	r3, [r7, #0]
 800499c:	6859      	ldr	r1, [r3, #4]
 800499e:	683b      	ldr	r3, [r7, #0]
 80049a0:	68db      	ldr	r3, [r3, #12]
 80049a2:	461a      	mov	r2, r3
 80049a4:	f000 fa2e 	bl	8004e04 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	2140      	movs	r1, #64	; 0x40
 80049ae:	4618      	mov	r0, r3
 80049b0:	f000 fa87 	bl	8004ec2 <TIM_ITRx_SetConfig>
      break;
 80049b4:	e00c      	b.n	80049d0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681a      	ldr	r2, [r3, #0]
 80049ba:	683b      	ldr	r3, [r7, #0]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	4619      	mov	r1, r3
 80049c0:	4610      	mov	r0, r2
 80049c2:	f000 fa7e 	bl	8004ec2 <TIM_ITRx_SetConfig>
      break;
 80049c6:	e003      	b.n	80049d0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80049c8:	2301      	movs	r3, #1
 80049ca:	73fb      	strb	r3, [r7, #15]
      break;
 80049cc:	e000      	b.n	80049d0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80049ce:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	2201      	movs	r2, #1
 80049d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	2200      	movs	r2, #0
 80049dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80049e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80049e2:	4618      	mov	r0, r3
 80049e4:	3710      	adds	r7, #16
 80049e6:	46bd      	mov	sp, r7
 80049e8:	bd80      	pop	{r7, pc}
	...

080049ec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80049ec:	b480      	push	{r7}
 80049ee:	b085      	sub	sp, #20
 80049f0:	af00      	add	r7, sp, #0
 80049f2:	6078      	str	r0, [r7, #4]
 80049f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	4a34      	ldr	r2, [pc, #208]	; (8004ad0 <TIM_Base_SetConfig+0xe4>)
 8004a00:	4293      	cmp	r3, r2
 8004a02:	d00f      	beq.n	8004a24 <TIM_Base_SetConfig+0x38>
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a0a:	d00b      	beq.n	8004a24 <TIM_Base_SetConfig+0x38>
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	4a31      	ldr	r2, [pc, #196]	; (8004ad4 <TIM_Base_SetConfig+0xe8>)
 8004a10:	4293      	cmp	r3, r2
 8004a12:	d007      	beq.n	8004a24 <TIM_Base_SetConfig+0x38>
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	4a30      	ldr	r2, [pc, #192]	; (8004ad8 <TIM_Base_SetConfig+0xec>)
 8004a18:	4293      	cmp	r3, r2
 8004a1a:	d003      	beq.n	8004a24 <TIM_Base_SetConfig+0x38>
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	4a2f      	ldr	r2, [pc, #188]	; (8004adc <TIM_Base_SetConfig+0xf0>)
 8004a20:	4293      	cmp	r3, r2
 8004a22:	d108      	bne.n	8004a36 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a2a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004a2c:	683b      	ldr	r3, [r7, #0]
 8004a2e:	685b      	ldr	r3, [r3, #4]
 8004a30:	68fa      	ldr	r2, [r7, #12]
 8004a32:	4313      	orrs	r3, r2
 8004a34:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	4a25      	ldr	r2, [pc, #148]	; (8004ad0 <TIM_Base_SetConfig+0xe4>)
 8004a3a:	4293      	cmp	r3, r2
 8004a3c:	d01b      	beq.n	8004a76 <TIM_Base_SetConfig+0x8a>
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a44:	d017      	beq.n	8004a76 <TIM_Base_SetConfig+0x8a>
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	4a22      	ldr	r2, [pc, #136]	; (8004ad4 <TIM_Base_SetConfig+0xe8>)
 8004a4a:	4293      	cmp	r3, r2
 8004a4c:	d013      	beq.n	8004a76 <TIM_Base_SetConfig+0x8a>
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	4a21      	ldr	r2, [pc, #132]	; (8004ad8 <TIM_Base_SetConfig+0xec>)
 8004a52:	4293      	cmp	r3, r2
 8004a54:	d00f      	beq.n	8004a76 <TIM_Base_SetConfig+0x8a>
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	4a20      	ldr	r2, [pc, #128]	; (8004adc <TIM_Base_SetConfig+0xf0>)
 8004a5a:	4293      	cmp	r3, r2
 8004a5c:	d00b      	beq.n	8004a76 <TIM_Base_SetConfig+0x8a>
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	4a1f      	ldr	r2, [pc, #124]	; (8004ae0 <TIM_Base_SetConfig+0xf4>)
 8004a62:	4293      	cmp	r3, r2
 8004a64:	d007      	beq.n	8004a76 <TIM_Base_SetConfig+0x8a>
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	4a1e      	ldr	r2, [pc, #120]	; (8004ae4 <TIM_Base_SetConfig+0xf8>)
 8004a6a:	4293      	cmp	r3, r2
 8004a6c:	d003      	beq.n	8004a76 <TIM_Base_SetConfig+0x8a>
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	4a1d      	ldr	r2, [pc, #116]	; (8004ae8 <TIM_Base_SetConfig+0xfc>)
 8004a72:	4293      	cmp	r3, r2
 8004a74:	d108      	bne.n	8004a88 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a7c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004a7e:	683b      	ldr	r3, [r7, #0]
 8004a80:	68db      	ldr	r3, [r3, #12]
 8004a82:	68fa      	ldr	r2, [r7, #12]
 8004a84:	4313      	orrs	r3, r2
 8004a86:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004a8e:	683b      	ldr	r3, [r7, #0]
 8004a90:	695b      	ldr	r3, [r3, #20]
 8004a92:	4313      	orrs	r3, r2
 8004a94:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	68fa      	ldr	r2, [r7, #12]
 8004a9a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004a9c:	683b      	ldr	r3, [r7, #0]
 8004a9e:	689a      	ldr	r2, [r3, #8]
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004aa4:	683b      	ldr	r3, [r7, #0]
 8004aa6:	681a      	ldr	r2, [r3, #0]
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	4a08      	ldr	r2, [pc, #32]	; (8004ad0 <TIM_Base_SetConfig+0xe4>)
 8004ab0:	4293      	cmp	r3, r2
 8004ab2:	d103      	bne.n	8004abc <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004ab4:	683b      	ldr	r3, [r7, #0]
 8004ab6:	691a      	ldr	r2, [r3, #16]
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	2201      	movs	r2, #1
 8004ac0:	615a      	str	r2, [r3, #20]
}
 8004ac2:	bf00      	nop
 8004ac4:	3714      	adds	r7, #20
 8004ac6:	46bd      	mov	sp, r7
 8004ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004acc:	4770      	bx	lr
 8004ace:	bf00      	nop
 8004ad0:	40010000 	.word	0x40010000
 8004ad4:	40000400 	.word	0x40000400
 8004ad8:	40000800 	.word	0x40000800
 8004adc:	40000c00 	.word	0x40000c00
 8004ae0:	40014000 	.word	0x40014000
 8004ae4:	40014400 	.word	0x40014400
 8004ae8:	40014800 	.word	0x40014800

08004aec <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004aec:	b480      	push	{r7}
 8004aee:	b087      	sub	sp, #28
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	6078      	str	r0, [r7, #4]
 8004af4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	6a1b      	ldr	r3, [r3, #32]
 8004afa:	f023 0201 	bic.w	r2, r3, #1
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	6a1b      	ldr	r3, [r3, #32]
 8004b06:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	685b      	ldr	r3, [r3, #4]
 8004b0c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	699b      	ldr	r3, [r3, #24]
 8004b12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b1a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	f023 0303 	bic.w	r3, r3, #3
 8004b22:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004b24:	683b      	ldr	r3, [r7, #0]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	68fa      	ldr	r2, [r7, #12]
 8004b2a:	4313      	orrs	r3, r2
 8004b2c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004b2e:	697b      	ldr	r3, [r7, #20]
 8004b30:	f023 0302 	bic.w	r3, r3, #2
 8004b34:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004b36:	683b      	ldr	r3, [r7, #0]
 8004b38:	689b      	ldr	r3, [r3, #8]
 8004b3a:	697a      	ldr	r2, [r7, #20]
 8004b3c:	4313      	orrs	r3, r2
 8004b3e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	4a1c      	ldr	r2, [pc, #112]	; (8004bb4 <TIM_OC1_SetConfig+0xc8>)
 8004b44:	4293      	cmp	r3, r2
 8004b46:	d10c      	bne.n	8004b62 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004b48:	697b      	ldr	r3, [r7, #20]
 8004b4a:	f023 0308 	bic.w	r3, r3, #8
 8004b4e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004b50:	683b      	ldr	r3, [r7, #0]
 8004b52:	68db      	ldr	r3, [r3, #12]
 8004b54:	697a      	ldr	r2, [r7, #20]
 8004b56:	4313      	orrs	r3, r2
 8004b58:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004b5a:	697b      	ldr	r3, [r7, #20]
 8004b5c:	f023 0304 	bic.w	r3, r3, #4
 8004b60:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	4a13      	ldr	r2, [pc, #76]	; (8004bb4 <TIM_OC1_SetConfig+0xc8>)
 8004b66:	4293      	cmp	r3, r2
 8004b68:	d111      	bne.n	8004b8e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004b6a:	693b      	ldr	r3, [r7, #16]
 8004b6c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004b70:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004b72:	693b      	ldr	r3, [r7, #16]
 8004b74:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004b78:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004b7a:	683b      	ldr	r3, [r7, #0]
 8004b7c:	695b      	ldr	r3, [r3, #20]
 8004b7e:	693a      	ldr	r2, [r7, #16]
 8004b80:	4313      	orrs	r3, r2
 8004b82:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004b84:	683b      	ldr	r3, [r7, #0]
 8004b86:	699b      	ldr	r3, [r3, #24]
 8004b88:	693a      	ldr	r2, [r7, #16]
 8004b8a:	4313      	orrs	r3, r2
 8004b8c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	693a      	ldr	r2, [r7, #16]
 8004b92:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	68fa      	ldr	r2, [r7, #12]
 8004b98:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004b9a:	683b      	ldr	r3, [r7, #0]
 8004b9c:	685a      	ldr	r2, [r3, #4]
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	697a      	ldr	r2, [r7, #20]
 8004ba6:	621a      	str	r2, [r3, #32]
}
 8004ba8:	bf00      	nop
 8004baa:	371c      	adds	r7, #28
 8004bac:	46bd      	mov	sp, r7
 8004bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb2:	4770      	bx	lr
 8004bb4:	40010000 	.word	0x40010000

08004bb8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004bb8:	b480      	push	{r7}
 8004bba:	b087      	sub	sp, #28
 8004bbc:	af00      	add	r7, sp, #0
 8004bbe:	6078      	str	r0, [r7, #4]
 8004bc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	6a1b      	ldr	r3, [r3, #32]
 8004bc6:	f023 0210 	bic.w	r2, r3, #16
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	6a1b      	ldr	r3, [r3, #32]
 8004bd2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	685b      	ldr	r3, [r3, #4]
 8004bd8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	699b      	ldr	r3, [r3, #24]
 8004bde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004be6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004bee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004bf0:	683b      	ldr	r3, [r7, #0]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	021b      	lsls	r3, r3, #8
 8004bf6:	68fa      	ldr	r2, [r7, #12]
 8004bf8:	4313      	orrs	r3, r2
 8004bfa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004bfc:	697b      	ldr	r3, [r7, #20]
 8004bfe:	f023 0320 	bic.w	r3, r3, #32
 8004c02:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004c04:	683b      	ldr	r3, [r7, #0]
 8004c06:	689b      	ldr	r3, [r3, #8]
 8004c08:	011b      	lsls	r3, r3, #4
 8004c0a:	697a      	ldr	r2, [r7, #20]
 8004c0c:	4313      	orrs	r3, r2
 8004c0e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	4a1e      	ldr	r2, [pc, #120]	; (8004c8c <TIM_OC2_SetConfig+0xd4>)
 8004c14:	4293      	cmp	r3, r2
 8004c16:	d10d      	bne.n	8004c34 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004c18:	697b      	ldr	r3, [r7, #20]
 8004c1a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004c1e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004c20:	683b      	ldr	r3, [r7, #0]
 8004c22:	68db      	ldr	r3, [r3, #12]
 8004c24:	011b      	lsls	r3, r3, #4
 8004c26:	697a      	ldr	r2, [r7, #20]
 8004c28:	4313      	orrs	r3, r2
 8004c2a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004c2c:	697b      	ldr	r3, [r7, #20]
 8004c2e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004c32:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	4a15      	ldr	r2, [pc, #84]	; (8004c8c <TIM_OC2_SetConfig+0xd4>)
 8004c38:	4293      	cmp	r3, r2
 8004c3a:	d113      	bne.n	8004c64 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004c3c:	693b      	ldr	r3, [r7, #16]
 8004c3e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004c42:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004c44:	693b      	ldr	r3, [r7, #16]
 8004c46:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004c4a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004c4c:	683b      	ldr	r3, [r7, #0]
 8004c4e:	695b      	ldr	r3, [r3, #20]
 8004c50:	009b      	lsls	r3, r3, #2
 8004c52:	693a      	ldr	r2, [r7, #16]
 8004c54:	4313      	orrs	r3, r2
 8004c56:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004c58:	683b      	ldr	r3, [r7, #0]
 8004c5a:	699b      	ldr	r3, [r3, #24]
 8004c5c:	009b      	lsls	r3, r3, #2
 8004c5e:	693a      	ldr	r2, [r7, #16]
 8004c60:	4313      	orrs	r3, r2
 8004c62:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	693a      	ldr	r2, [r7, #16]
 8004c68:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	68fa      	ldr	r2, [r7, #12]
 8004c6e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004c70:	683b      	ldr	r3, [r7, #0]
 8004c72:	685a      	ldr	r2, [r3, #4]
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	697a      	ldr	r2, [r7, #20]
 8004c7c:	621a      	str	r2, [r3, #32]
}
 8004c7e:	bf00      	nop
 8004c80:	371c      	adds	r7, #28
 8004c82:	46bd      	mov	sp, r7
 8004c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c88:	4770      	bx	lr
 8004c8a:	bf00      	nop
 8004c8c:	40010000 	.word	0x40010000

08004c90 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004c90:	b480      	push	{r7}
 8004c92:	b087      	sub	sp, #28
 8004c94:	af00      	add	r7, sp, #0
 8004c96:	6078      	str	r0, [r7, #4]
 8004c98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	6a1b      	ldr	r3, [r3, #32]
 8004c9e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	6a1b      	ldr	r3, [r3, #32]
 8004caa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	685b      	ldr	r3, [r3, #4]
 8004cb0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	69db      	ldr	r3, [r3, #28]
 8004cb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004cbe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	f023 0303 	bic.w	r3, r3, #3
 8004cc6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004cc8:	683b      	ldr	r3, [r7, #0]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	68fa      	ldr	r2, [r7, #12]
 8004cce:	4313      	orrs	r3, r2
 8004cd0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004cd2:	697b      	ldr	r3, [r7, #20]
 8004cd4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004cd8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004cda:	683b      	ldr	r3, [r7, #0]
 8004cdc:	689b      	ldr	r3, [r3, #8]
 8004cde:	021b      	lsls	r3, r3, #8
 8004ce0:	697a      	ldr	r2, [r7, #20]
 8004ce2:	4313      	orrs	r3, r2
 8004ce4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	4a1d      	ldr	r2, [pc, #116]	; (8004d60 <TIM_OC3_SetConfig+0xd0>)
 8004cea:	4293      	cmp	r3, r2
 8004cec:	d10d      	bne.n	8004d0a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004cee:	697b      	ldr	r3, [r7, #20]
 8004cf0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004cf4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004cf6:	683b      	ldr	r3, [r7, #0]
 8004cf8:	68db      	ldr	r3, [r3, #12]
 8004cfa:	021b      	lsls	r3, r3, #8
 8004cfc:	697a      	ldr	r2, [r7, #20]
 8004cfe:	4313      	orrs	r3, r2
 8004d00:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004d02:	697b      	ldr	r3, [r7, #20]
 8004d04:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004d08:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	4a14      	ldr	r2, [pc, #80]	; (8004d60 <TIM_OC3_SetConfig+0xd0>)
 8004d0e:	4293      	cmp	r3, r2
 8004d10:	d113      	bne.n	8004d3a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004d12:	693b      	ldr	r3, [r7, #16]
 8004d14:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004d18:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004d1a:	693b      	ldr	r3, [r7, #16]
 8004d1c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004d20:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004d22:	683b      	ldr	r3, [r7, #0]
 8004d24:	695b      	ldr	r3, [r3, #20]
 8004d26:	011b      	lsls	r3, r3, #4
 8004d28:	693a      	ldr	r2, [r7, #16]
 8004d2a:	4313      	orrs	r3, r2
 8004d2c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004d2e:	683b      	ldr	r3, [r7, #0]
 8004d30:	699b      	ldr	r3, [r3, #24]
 8004d32:	011b      	lsls	r3, r3, #4
 8004d34:	693a      	ldr	r2, [r7, #16]
 8004d36:	4313      	orrs	r3, r2
 8004d38:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	693a      	ldr	r2, [r7, #16]
 8004d3e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	68fa      	ldr	r2, [r7, #12]
 8004d44:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004d46:	683b      	ldr	r3, [r7, #0]
 8004d48:	685a      	ldr	r2, [r3, #4]
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	697a      	ldr	r2, [r7, #20]
 8004d52:	621a      	str	r2, [r3, #32]
}
 8004d54:	bf00      	nop
 8004d56:	371c      	adds	r7, #28
 8004d58:	46bd      	mov	sp, r7
 8004d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d5e:	4770      	bx	lr
 8004d60:	40010000 	.word	0x40010000

08004d64 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004d64:	b480      	push	{r7}
 8004d66:	b087      	sub	sp, #28
 8004d68:	af00      	add	r7, sp, #0
 8004d6a:	6078      	str	r0, [r7, #4]
 8004d6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	6a1b      	ldr	r3, [r3, #32]
 8004d72:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	6a1b      	ldr	r3, [r3, #32]
 8004d7e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	685b      	ldr	r3, [r3, #4]
 8004d84:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	69db      	ldr	r3, [r3, #28]
 8004d8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004d92:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004d9a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004d9c:	683b      	ldr	r3, [r7, #0]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	021b      	lsls	r3, r3, #8
 8004da2:	68fa      	ldr	r2, [r7, #12]
 8004da4:	4313      	orrs	r3, r2
 8004da6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004da8:	693b      	ldr	r3, [r7, #16]
 8004daa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004dae:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004db0:	683b      	ldr	r3, [r7, #0]
 8004db2:	689b      	ldr	r3, [r3, #8]
 8004db4:	031b      	lsls	r3, r3, #12
 8004db6:	693a      	ldr	r2, [r7, #16]
 8004db8:	4313      	orrs	r3, r2
 8004dba:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	4a10      	ldr	r2, [pc, #64]	; (8004e00 <TIM_OC4_SetConfig+0x9c>)
 8004dc0:	4293      	cmp	r3, r2
 8004dc2:	d109      	bne.n	8004dd8 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004dc4:	697b      	ldr	r3, [r7, #20]
 8004dc6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004dca:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004dcc:	683b      	ldr	r3, [r7, #0]
 8004dce:	695b      	ldr	r3, [r3, #20]
 8004dd0:	019b      	lsls	r3, r3, #6
 8004dd2:	697a      	ldr	r2, [r7, #20]
 8004dd4:	4313      	orrs	r3, r2
 8004dd6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	697a      	ldr	r2, [r7, #20]
 8004ddc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	68fa      	ldr	r2, [r7, #12]
 8004de2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004de4:	683b      	ldr	r3, [r7, #0]
 8004de6:	685a      	ldr	r2, [r3, #4]
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	693a      	ldr	r2, [r7, #16]
 8004df0:	621a      	str	r2, [r3, #32]
}
 8004df2:	bf00      	nop
 8004df4:	371c      	adds	r7, #28
 8004df6:	46bd      	mov	sp, r7
 8004df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dfc:	4770      	bx	lr
 8004dfe:	bf00      	nop
 8004e00:	40010000 	.word	0x40010000

08004e04 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004e04:	b480      	push	{r7}
 8004e06:	b087      	sub	sp, #28
 8004e08:	af00      	add	r7, sp, #0
 8004e0a:	60f8      	str	r0, [r7, #12]
 8004e0c:	60b9      	str	r1, [r7, #8]
 8004e0e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	6a1b      	ldr	r3, [r3, #32]
 8004e14:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	6a1b      	ldr	r3, [r3, #32]
 8004e1a:	f023 0201 	bic.w	r2, r3, #1
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	699b      	ldr	r3, [r3, #24]
 8004e26:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004e28:	693b      	ldr	r3, [r7, #16]
 8004e2a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004e2e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	011b      	lsls	r3, r3, #4
 8004e34:	693a      	ldr	r2, [r7, #16]
 8004e36:	4313      	orrs	r3, r2
 8004e38:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004e3a:	697b      	ldr	r3, [r7, #20]
 8004e3c:	f023 030a 	bic.w	r3, r3, #10
 8004e40:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004e42:	697a      	ldr	r2, [r7, #20]
 8004e44:	68bb      	ldr	r3, [r7, #8]
 8004e46:	4313      	orrs	r3, r2
 8004e48:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	693a      	ldr	r2, [r7, #16]
 8004e4e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	697a      	ldr	r2, [r7, #20]
 8004e54:	621a      	str	r2, [r3, #32]
}
 8004e56:	bf00      	nop
 8004e58:	371c      	adds	r7, #28
 8004e5a:	46bd      	mov	sp, r7
 8004e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e60:	4770      	bx	lr

08004e62 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004e62:	b480      	push	{r7}
 8004e64:	b087      	sub	sp, #28
 8004e66:	af00      	add	r7, sp, #0
 8004e68:	60f8      	str	r0, [r7, #12]
 8004e6a:	60b9      	str	r1, [r7, #8]
 8004e6c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	6a1b      	ldr	r3, [r3, #32]
 8004e72:	f023 0210 	bic.w	r2, r3, #16
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	699b      	ldr	r3, [r3, #24]
 8004e7e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	6a1b      	ldr	r3, [r3, #32]
 8004e84:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004e86:	697b      	ldr	r3, [r7, #20]
 8004e88:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004e8c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	031b      	lsls	r3, r3, #12
 8004e92:	697a      	ldr	r2, [r7, #20]
 8004e94:	4313      	orrs	r3, r2
 8004e96:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004e98:	693b      	ldr	r3, [r7, #16]
 8004e9a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004e9e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004ea0:	68bb      	ldr	r3, [r7, #8]
 8004ea2:	011b      	lsls	r3, r3, #4
 8004ea4:	693a      	ldr	r2, [r7, #16]
 8004ea6:	4313      	orrs	r3, r2
 8004ea8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	697a      	ldr	r2, [r7, #20]
 8004eae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	693a      	ldr	r2, [r7, #16]
 8004eb4:	621a      	str	r2, [r3, #32]
}
 8004eb6:	bf00      	nop
 8004eb8:	371c      	adds	r7, #28
 8004eba:	46bd      	mov	sp, r7
 8004ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec0:	4770      	bx	lr

08004ec2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004ec2:	b480      	push	{r7}
 8004ec4:	b085      	sub	sp, #20
 8004ec6:	af00      	add	r7, sp, #0
 8004ec8:	6078      	str	r0, [r7, #4]
 8004eca:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	689b      	ldr	r3, [r3, #8]
 8004ed0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ed8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004eda:	683a      	ldr	r2, [r7, #0]
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	4313      	orrs	r3, r2
 8004ee0:	f043 0307 	orr.w	r3, r3, #7
 8004ee4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	68fa      	ldr	r2, [r7, #12]
 8004eea:	609a      	str	r2, [r3, #8]
}
 8004eec:	bf00      	nop
 8004eee:	3714      	adds	r7, #20
 8004ef0:	46bd      	mov	sp, r7
 8004ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef6:	4770      	bx	lr

08004ef8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004ef8:	b480      	push	{r7}
 8004efa:	b087      	sub	sp, #28
 8004efc:	af00      	add	r7, sp, #0
 8004efe:	60f8      	str	r0, [r7, #12]
 8004f00:	60b9      	str	r1, [r7, #8]
 8004f02:	607a      	str	r2, [r7, #4]
 8004f04:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	689b      	ldr	r3, [r3, #8]
 8004f0a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004f0c:	697b      	ldr	r3, [r7, #20]
 8004f0e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004f12:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004f14:	683b      	ldr	r3, [r7, #0]
 8004f16:	021a      	lsls	r2, r3, #8
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	431a      	orrs	r2, r3
 8004f1c:	68bb      	ldr	r3, [r7, #8]
 8004f1e:	4313      	orrs	r3, r2
 8004f20:	697a      	ldr	r2, [r7, #20]
 8004f22:	4313      	orrs	r3, r2
 8004f24:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	697a      	ldr	r2, [r7, #20]
 8004f2a:	609a      	str	r2, [r3, #8]
}
 8004f2c:	bf00      	nop
 8004f2e:	371c      	adds	r7, #28
 8004f30:	46bd      	mov	sp, r7
 8004f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f36:	4770      	bx	lr

08004f38 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004f38:	b480      	push	{r7}
 8004f3a:	b087      	sub	sp, #28
 8004f3c:	af00      	add	r7, sp, #0
 8004f3e:	60f8      	str	r0, [r7, #12]
 8004f40:	60b9      	str	r1, [r7, #8]
 8004f42:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004f44:	68bb      	ldr	r3, [r7, #8]
 8004f46:	f003 031f 	and.w	r3, r3, #31
 8004f4a:	2201      	movs	r2, #1
 8004f4c:	fa02 f303 	lsl.w	r3, r2, r3
 8004f50:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	6a1a      	ldr	r2, [r3, #32]
 8004f56:	697b      	ldr	r3, [r7, #20]
 8004f58:	43db      	mvns	r3, r3
 8004f5a:	401a      	ands	r2, r3
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	6a1a      	ldr	r2, [r3, #32]
 8004f64:	68bb      	ldr	r3, [r7, #8]
 8004f66:	f003 031f 	and.w	r3, r3, #31
 8004f6a:	6879      	ldr	r1, [r7, #4]
 8004f6c:	fa01 f303 	lsl.w	r3, r1, r3
 8004f70:	431a      	orrs	r2, r3
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	621a      	str	r2, [r3, #32]
}
 8004f76:	bf00      	nop
 8004f78:	371c      	adds	r7, #28
 8004f7a:	46bd      	mov	sp, r7
 8004f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f80:	4770      	bx	lr
	...

08004f84 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004f84:	b480      	push	{r7}
 8004f86:	b085      	sub	sp, #20
 8004f88:	af00      	add	r7, sp, #0
 8004f8a:	6078      	str	r0, [r7, #4]
 8004f8c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004f94:	2b01      	cmp	r3, #1
 8004f96:	d101      	bne.n	8004f9c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004f98:	2302      	movs	r3, #2
 8004f9a:	e050      	b.n	800503e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	2201      	movs	r2, #1
 8004fa0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	2202      	movs	r2, #2
 8004fa8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	685b      	ldr	r3, [r3, #4]
 8004fb2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	689b      	ldr	r3, [r3, #8]
 8004fba:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004fc2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004fc4:	683b      	ldr	r3, [r7, #0]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	68fa      	ldr	r2, [r7, #12]
 8004fca:	4313      	orrs	r3, r2
 8004fcc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	68fa      	ldr	r2, [r7, #12]
 8004fd4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	4a1c      	ldr	r2, [pc, #112]	; (800504c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004fdc:	4293      	cmp	r3, r2
 8004fde:	d018      	beq.n	8005012 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004fe8:	d013      	beq.n	8005012 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	4a18      	ldr	r2, [pc, #96]	; (8005050 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004ff0:	4293      	cmp	r3, r2
 8004ff2:	d00e      	beq.n	8005012 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	4a16      	ldr	r2, [pc, #88]	; (8005054 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004ffa:	4293      	cmp	r3, r2
 8004ffc:	d009      	beq.n	8005012 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	4a15      	ldr	r2, [pc, #84]	; (8005058 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005004:	4293      	cmp	r3, r2
 8005006:	d004      	beq.n	8005012 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	4a13      	ldr	r2, [pc, #76]	; (800505c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800500e:	4293      	cmp	r3, r2
 8005010:	d10c      	bne.n	800502c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005012:	68bb      	ldr	r3, [r7, #8]
 8005014:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005018:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800501a:	683b      	ldr	r3, [r7, #0]
 800501c:	685b      	ldr	r3, [r3, #4]
 800501e:	68ba      	ldr	r2, [r7, #8]
 8005020:	4313      	orrs	r3, r2
 8005022:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	68ba      	ldr	r2, [r7, #8]
 800502a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	2201      	movs	r2, #1
 8005030:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	2200      	movs	r2, #0
 8005038:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800503c:	2300      	movs	r3, #0
}
 800503e:	4618      	mov	r0, r3
 8005040:	3714      	adds	r7, #20
 8005042:	46bd      	mov	sp, r7
 8005044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005048:	4770      	bx	lr
 800504a:	bf00      	nop
 800504c:	40010000 	.word	0x40010000
 8005050:	40000400 	.word	0x40000400
 8005054:	40000800 	.word	0x40000800
 8005058:	40000c00 	.word	0x40000c00
 800505c:	40014000 	.word	0x40014000

08005060 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005060:	b084      	sub	sp, #16
 8005062:	b580      	push	{r7, lr}
 8005064:	b084      	sub	sp, #16
 8005066:	af00      	add	r7, sp, #0
 8005068:	6078      	str	r0, [r7, #4]
 800506a:	f107 001c 	add.w	r0, r7, #28
 800506e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005072:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005074:	2b01      	cmp	r3, #1
 8005076:	d122      	bne.n	80050be <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800507c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	68db      	ldr	r3, [r3, #12]
 8005088:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800508c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005090:	687a      	ldr	r2, [r7, #4]
 8005092:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	68db      	ldr	r3, [r3, #12]
 8005098:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80050a0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80050a2:	2b01      	cmp	r3, #1
 80050a4:	d105      	bne.n	80050b2 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	68db      	ldr	r3, [r3, #12]
 80050aa:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80050b2:	6878      	ldr	r0, [r7, #4]
 80050b4:	f001 fbee 	bl	8006894 <USB_CoreReset>
 80050b8:	4603      	mov	r3, r0
 80050ba:	73fb      	strb	r3, [r7, #15]
 80050bc:	e01a      	b.n	80050f4 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	68db      	ldr	r3, [r3, #12]
 80050c2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80050ca:	6878      	ldr	r0, [r7, #4]
 80050cc:	f001 fbe2 	bl	8006894 <USB_CoreReset>
 80050d0:	4603      	mov	r3, r0
 80050d2:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80050d4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d106      	bne.n	80050e8 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050de:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	639a      	str	r2, [r3, #56]	; 0x38
 80050e6:	e005      	b.n	80050f4 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050ec:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80050f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050f6:	2b01      	cmp	r3, #1
 80050f8:	d10b      	bne.n	8005112 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	689b      	ldr	r3, [r3, #8]
 80050fe:	f043 0206 	orr.w	r2, r3, #6
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	689b      	ldr	r3, [r3, #8]
 800510a:	f043 0220 	orr.w	r2, r3, #32
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005112:	7bfb      	ldrb	r3, [r7, #15]
}
 8005114:	4618      	mov	r0, r3
 8005116:	3710      	adds	r7, #16
 8005118:	46bd      	mov	sp, r7
 800511a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800511e:	b004      	add	sp, #16
 8005120:	4770      	bx	lr
	...

08005124 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8005124:	b480      	push	{r7}
 8005126:	b087      	sub	sp, #28
 8005128:	af00      	add	r7, sp, #0
 800512a:	60f8      	str	r0, [r7, #12]
 800512c:	60b9      	str	r1, [r7, #8]
 800512e:	4613      	mov	r3, r2
 8005130:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8005132:	79fb      	ldrb	r3, [r7, #7]
 8005134:	2b02      	cmp	r3, #2
 8005136:	d165      	bne.n	8005204 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8005138:	68bb      	ldr	r3, [r7, #8]
 800513a:	4a41      	ldr	r2, [pc, #260]	; (8005240 <USB_SetTurnaroundTime+0x11c>)
 800513c:	4293      	cmp	r3, r2
 800513e:	d906      	bls.n	800514e <USB_SetTurnaroundTime+0x2a>
 8005140:	68bb      	ldr	r3, [r7, #8]
 8005142:	4a40      	ldr	r2, [pc, #256]	; (8005244 <USB_SetTurnaroundTime+0x120>)
 8005144:	4293      	cmp	r3, r2
 8005146:	d202      	bcs.n	800514e <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8005148:	230f      	movs	r3, #15
 800514a:	617b      	str	r3, [r7, #20]
 800514c:	e062      	b.n	8005214 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800514e:	68bb      	ldr	r3, [r7, #8]
 8005150:	4a3c      	ldr	r2, [pc, #240]	; (8005244 <USB_SetTurnaroundTime+0x120>)
 8005152:	4293      	cmp	r3, r2
 8005154:	d306      	bcc.n	8005164 <USB_SetTurnaroundTime+0x40>
 8005156:	68bb      	ldr	r3, [r7, #8]
 8005158:	4a3b      	ldr	r2, [pc, #236]	; (8005248 <USB_SetTurnaroundTime+0x124>)
 800515a:	4293      	cmp	r3, r2
 800515c:	d202      	bcs.n	8005164 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800515e:	230e      	movs	r3, #14
 8005160:	617b      	str	r3, [r7, #20]
 8005162:	e057      	b.n	8005214 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8005164:	68bb      	ldr	r3, [r7, #8]
 8005166:	4a38      	ldr	r2, [pc, #224]	; (8005248 <USB_SetTurnaroundTime+0x124>)
 8005168:	4293      	cmp	r3, r2
 800516a:	d306      	bcc.n	800517a <USB_SetTurnaroundTime+0x56>
 800516c:	68bb      	ldr	r3, [r7, #8]
 800516e:	4a37      	ldr	r2, [pc, #220]	; (800524c <USB_SetTurnaroundTime+0x128>)
 8005170:	4293      	cmp	r3, r2
 8005172:	d202      	bcs.n	800517a <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8005174:	230d      	movs	r3, #13
 8005176:	617b      	str	r3, [r7, #20]
 8005178:	e04c      	b.n	8005214 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800517a:	68bb      	ldr	r3, [r7, #8]
 800517c:	4a33      	ldr	r2, [pc, #204]	; (800524c <USB_SetTurnaroundTime+0x128>)
 800517e:	4293      	cmp	r3, r2
 8005180:	d306      	bcc.n	8005190 <USB_SetTurnaroundTime+0x6c>
 8005182:	68bb      	ldr	r3, [r7, #8]
 8005184:	4a32      	ldr	r2, [pc, #200]	; (8005250 <USB_SetTurnaroundTime+0x12c>)
 8005186:	4293      	cmp	r3, r2
 8005188:	d802      	bhi.n	8005190 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800518a:	230c      	movs	r3, #12
 800518c:	617b      	str	r3, [r7, #20]
 800518e:	e041      	b.n	8005214 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8005190:	68bb      	ldr	r3, [r7, #8]
 8005192:	4a2f      	ldr	r2, [pc, #188]	; (8005250 <USB_SetTurnaroundTime+0x12c>)
 8005194:	4293      	cmp	r3, r2
 8005196:	d906      	bls.n	80051a6 <USB_SetTurnaroundTime+0x82>
 8005198:	68bb      	ldr	r3, [r7, #8]
 800519a:	4a2e      	ldr	r2, [pc, #184]	; (8005254 <USB_SetTurnaroundTime+0x130>)
 800519c:	4293      	cmp	r3, r2
 800519e:	d802      	bhi.n	80051a6 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80051a0:	230b      	movs	r3, #11
 80051a2:	617b      	str	r3, [r7, #20]
 80051a4:	e036      	b.n	8005214 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80051a6:	68bb      	ldr	r3, [r7, #8]
 80051a8:	4a2a      	ldr	r2, [pc, #168]	; (8005254 <USB_SetTurnaroundTime+0x130>)
 80051aa:	4293      	cmp	r3, r2
 80051ac:	d906      	bls.n	80051bc <USB_SetTurnaroundTime+0x98>
 80051ae:	68bb      	ldr	r3, [r7, #8]
 80051b0:	4a29      	ldr	r2, [pc, #164]	; (8005258 <USB_SetTurnaroundTime+0x134>)
 80051b2:	4293      	cmp	r3, r2
 80051b4:	d802      	bhi.n	80051bc <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80051b6:	230a      	movs	r3, #10
 80051b8:	617b      	str	r3, [r7, #20]
 80051ba:	e02b      	b.n	8005214 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80051bc:	68bb      	ldr	r3, [r7, #8]
 80051be:	4a26      	ldr	r2, [pc, #152]	; (8005258 <USB_SetTurnaroundTime+0x134>)
 80051c0:	4293      	cmp	r3, r2
 80051c2:	d906      	bls.n	80051d2 <USB_SetTurnaroundTime+0xae>
 80051c4:	68bb      	ldr	r3, [r7, #8]
 80051c6:	4a25      	ldr	r2, [pc, #148]	; (800525c <USB_SetTurnaroundTime+0x138>)
 80051c8:	4293      	cmp	r3, r2
 80051ca:	d202      	bcs.n	80051d2 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80051cc:	2309      	movs	r3, #9
 80051ce:	617b      	str	r3, [r7, #20]
 80051d0:	e020      	b.n	8005214 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80051d2:	68bb      	ldr	r3, [r7, #8]
 80051d4:	4a21      	ldr	r2, [pc, #132]	; (800525c <USB_SetTurnaroundTime+0x138>)
 80051d6:	4293      	cmp	r3, r2
 80051d8:	d306      	bcc.n	80051e8 <USB_SetTurnaroundTime+0xc4>
 80051da:	68bb      	ldr	r3, [r7, #8]
 80051dc:	4a20      	ldr	r2, [pc, #128]	; (8005260 <USB_SetTurnaroundTime+0x13c>)
 80051de:	4293      	cmp	r3, r2
 80051e0:	d802      	bhi.n	80051e8 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80051e2:	2308      	movs	r3, #8
 80051e4:	617b      	str	r3, [r7, #20]
 80051e6:	e015      	b.n	8005214 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80051e8:	68bb      	ldr	r3, [r7, #8]
 80051ea:	4a1d      	ldr	r2, [pc, #116]	; (8005260 <USB_SetTurnaroundTime+0x13c>)
 80051ec:	4293      	cmp	r3, r2
 80051ee:	d906      	bls.n	80051fe <USB_SetTurnaroundTime+0xda>
 80051f0:	68bb      	ldr	r3, [r7, #8]
 80051f2:	4a1c      	ldr	r2, [pc, #112]	; (8005264 <USB_SetTurnaroundTime+0x140>)
 80051f4:	4293      	cmp	r3, r2
 80051f6:	d202      	bcs.n	80051fe <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 80051f8:	2307      	movs	r3, #7
 80051fa:	617b      	str	r3, [r7, #20]
 80051fc:	e00a      	b.n	8005214 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 80051fe:	2306      	movs	r3, #6
 8005200:	617b      	str	r3, [r7, #20]
 8005202:	e007      	b.n	8005214 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8005204:	79fb      	ldrb	r3, [r7, #7]
 8005206:	2b00      	cmp	r3, #0
 8005208:	d102      	bne.n	8005210 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800520a:	2309      	movs	r3, #9
 800520c:	617b      	str	r3, [r7, #20]
 800520e:	e001      	b.n	8005214 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8005210:	2309      	movs	r3, #9
 8005212:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	68db      	ldr	r3, [r3, #12]
 8005218:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	68da      	ldr	r2, [r3, #12]
 8005224:	697b      	ldr	r3, [r7, #20]
 8005226:	029b      	lsls	r3, r3, #10
 8005228:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800522c:	431a      	orrs	r2, r3
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005232:	2300      	movs	r3, #0
}
 8005234:	4618      	mov	r0, r3
 8005236:	371c      	adds	r7, #28
 8005238:	46bd      	mov	sp, r7
 800523a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800523e:	4770      	bx	lr
 8005240:	00d8acbf 	.word	0x00d8acbf
 8005244:	00e4e1c0 	.word	0x00e4e1c0
 8005248:	00f42400 	.word	0x00f42400
 800524c:	01067380 	.word	0x01067380
 8005250:	011a499f 	.word	0x011a499f
 8005254:	01312cff 	.word	0x01312cff
 8005258:	014ca43f 	.word	0x014ca43f
 800525c:	016e3600 	.word	0x016e3600
 8005260:	01a6ab1f 	.word	0x01a6ab1f
 8005264:	01e84800 	.word	0x01e84800

08005268 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005268:	b480      	push	{r7}
 800526a:	b083      	sub	sp, #12
 800526c:	af00      	add	r7, sp, #0
 800526e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	689b      	ldr	r3, [r3, #8]
 8005274:	f043 0201 	orr.w	r2, r3, #1
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800527c:	2300      	movs	r3, #0
}
 800527e:	4618      	mov	r0, r3
 8005280:	370c      	adds	r7, #12
 8005282:	46bd      	mov	sp, r7
 8005284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005288:	4770      	bx	lr

0800528a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800528a:	b480      	push	{r7}
 800528c:	b083      	sub	sp, #12
 800528e:	af00      	add	r7, sp, #0
 8005290:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	689b      	ldr	r3, [r3, #8]
 8005296:	f023 0201 	bic.w	r2, r3, #1
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800529e:	2300      	movs	r3, #0
}
 80052a0:	4618      	mov	r0, r3
 80052a2:	370c      	adds	r7, #12
 80052a4:	46bd      	mov	sp, r7
 80052a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052aa:	4770      	bx	lr

080052ac <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80052ac:	b580      	push	{r7, lr}
 80052ae:	b084      	sub	sp, #16
 80052b0:	af00      	add	r7, sp, #0
 80052b2:	6078      	str	r0, [r7, #4]
 80052b4:	460b      	mov	r3, r1
 80052b6:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80052b8:	2300      	movs	r3, #0
 80052ba:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	68db      	ldr	r3, [r3, #12]
 80052c0:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80052c8:	78fb      	ldrb	r3, [r7, #3]
 80052ca:	2b01      	cmp	r3, #1
 80052cc:	d115      	bne.n	80052fa <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	68db      	ldr	r3, [r3, #12]
 80052d2:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80052da:	2001      	movs	r0, #1
 80052dc:	f7fc fc28 	bl	8001b30 <HAL_Delay>
      ms++;
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	3301      	adds	r3, #1
 80052e4:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 80052e6:	6878      	ldr	r0, [r7, #4]
 80052e8:	f001 fa45 	bl	8006776 <USB_GetMode>
 80052ec:	4603      	mov	r3, r0
 80052ee:	2b01      	cmp	r3, #1
 80052f0:	d01e      	beq.n	8005330 <USB_SetCurrentMode+0x84>
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	2b31      	cmp	r3, #49	; 0x31
 80052f6:	d9f0      	bls.n	80052da <USB_SetCurrentMode+0x2e>
 80052f8:	e01a      	b.n	8005330 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80052fa:	78fb      	ldrb	r3, [r7, #3]
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d115      	bne.n	800532c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	68db      	ldr	r3, [r3, #12]
 8005304:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800530c:	2001      	movs	r0, #1
 800530e:	f7fc fc0f 	bl	8001b30 <HAL_Delay>
      ms++;
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	3301      	adds	r3, #1
 8005316:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8005318:	6878      	ldr	r0, [r7, #4]
 800531a:	f001 fa2c 	bl	8006776 <USB_GetMode>
 800531e:	4603      	mov	r3, r0
 8005320:	2b00      	cmp	r3, #0
 8005322:	d005      	beq.n	8005330 <USB_SetCurrentMode+0x84>
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	2b31      	cmp	r3, #49	; 0x31
 8005328:	d9f0      	bls.n	800530c <USB_SetCurrentMode+0x60>
 800532a:	e001      	b.n	8005330 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800532c:	2301      	movs	r3, #1
 800532e:	e005      	b.n	800533c <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	2b32      	cmp	r3, #50	; 0x32
 8005334:	d101      	bne.n	800533a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8005336:	2301      	movs	r3, #1
 8005338:	e000      	b.n	800533c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800533a:	2300      	movs	r3, #0
}
 800533c:	4618      	mov	r0, r3
 800533e:	3710      	adds	r7, #16
 8005340:	46bd      	mov	sp, r7
 8005342:	bd80      	pop	{r7, pc}

08005344 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005344:	b084      	sub	sp, #16
 8005346:	b580      	push	{r7, lr}
 8005348:	b086      	sub	sp, #24
 800534a:	af00      	add	r7, sp, #0
 800534c:	6078      	str	r0, [r7, #4]
 800534e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8005352:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8005356:	2300      	movs	r3, #0
 8005358:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800535e:	2300      	movs	r3, #0
 8005360:	613b      	str	r3, [r7, #16]
 8005362:	e009      	b.n	8005378 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8005364:	687a      	ldr	r2, [r7, #4]
 8005366:	693b      	ldr	r3, [r7, #16]
 8005368:	3340      	adds	r3, #64	; 0x40
 800536a:	009b      	lsls	r3, r3, #2
 800536c:	4413      	add	r3, r2
 800536e:	2200      	movs	r2, #0
 8005370:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8005372:	693b      	ldr	r3, [r7, #16]
 8005374:	3301      	adds	r3, #1
 8005376:	613b      	str	r3, [r7, #16]
 8005378:	693b      	ldr	r3, [r7, #16]
 800537a:	2b0e      	cmp	r3, #14
 800537c:	d9f2      	bls.n	8005364 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800537e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005380:	2b00      	cmp	r3, #0
 8005382:	d11c      	bne.n	80053be <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800538a:	685b      	ldr	r3, [r3, #4]
 800538c:	68fa      	ldr	r2, [r7, #12]
 800538e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005392:	f043 0302 	orr.w	r3, r3, #2
 8005396:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800539c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053a8:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053b4:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	639a      	str	r2, [r3, #56]	; 0x38
 80053bc:	e00b      	b.n	80053d6 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053c2:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053ce:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80053dc:	461a      	mov	r2, r3
 80053de:	2300      	movs	r3, #0
 80053e0:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80053e8:	4619      	mov	r1, r3
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80053f0:	461a      	mov	r2, r3
 80053f2:	680b      	ldr	r3, [r1, #0]
 80053f4:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80053f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80053f8:	2b01      	cmp	r3, #1
 80053fa:	d10c      	bne.n	8005416 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80053fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d104      	bne.n	800540c <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8005402:	2100      	movs	r1, #0
 8005404:	6878      	ldr	r0, [r7, #4]
 8005406:	f000 f965 	bl	80056d4 <USB_SetDevSpeed>
 800540a:	e008      	b.n	800541e <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800540c:	2101      	movs	r1, #1
 800540e:	6878      	ldr	r0, [r7, #4]
 8005410:	f000 f960 	bl	80056d4 <USB_SetDevSpeed>
 8005414:	e003      	b.n	800541e <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8005416:	2103      	movs	r1, #3
 8005418:	6878      	ldr	r0, [r7, #4]
 800541a:	f000 f95b 	bl	80056d4 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800541e:	2110      	movs	r1, #16
 8005420:	6878      	ldr	r0, [r7, #4]
 8005422:	f000 f8f3 	bl	800560c <USB_FlushTxFifo>
 8005426:	4603      	mov	r3, r0
 8005428:	2b00      	cmp	r3, #0
 800542a:	d001      	beq.n	8005430 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 800542c:	2301      	movs	r3, #1
 800542e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005430:	6878      	ldr	r0, [r7, #4]
 8005432:	f000 f91f 	bl	8005674 <USB_FlushRxFifo>
 8005436:	4603      	mov	r3, r0
 8005438:	2b00      	cmp	r3, #0
 800543a:	d001      	beq.n	8005440 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 800543c:	2301      	movs	r3, #1
 800543e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005446:	461a      	mov	r2, r3
 8005448:	2300      	movs	r3, #0
 800544a:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005452:	461a      	mov	r2, r3
 8005454:	2300      	movs	r3, #0
 8005456:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800545e:	461a      	mov	r2, r3
 8005460:	2300      	movs	r3, #0
 8005462:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005464:	2300      	movs	r3, #0
 8005466:	613b      	str	r3, [r7, #16]
 8005468:	e043      	b.n	80054f2 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800546a:	693b      	ldr	r3, [r7, #16]
 800546c:	015a      	lsls	r2, r3, #5
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	4413      	add	r3, r2
 8005472:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800547c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005480:	d118      	bne.n	80054b4 <USB_DevInit+0x170>
    {
      if (i == 0U)
 8005482:	693b      	ldr	r3, [r7, #16]
 8005484:	2b00      	cmp	r3, #0
 8005486:	d10a      	bne.n	800549e <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8005488:	693b      	ldr	r3, [r7, #16]
 800548a:	015a      	lsls	r2, r3, #5
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	4413      	add	r3, r2
 8005490:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005494:	461a      	mov	r2, r3
 8005496:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800549a:	6013      	str	r3, [r2, #0]
 800549c:	e013      	b.n	80054c6 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800549e:	693b      	ldr	r3, [r7, #16]
 80054a0:	015a      	lsls	r2, r3, #5
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	4413      	add	r3, r2
 80054a6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80054aa:	461a      	mov	r2, r3
 80054ac:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80054b0:	6013      	str	r3, [r2, #0]
 80054b2:	e008      	b.n	80054c6 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80054b4:	693b      	ldr	r3, [r7, #16]
 80054b6:	015a      	lsls	r2, r3, #5
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	4413      	add	r3, r2
 80054bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80054c0:	461a      	mov	r2, r3
 80054c2:	2300      	movs	r3, #0
 80054c4:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80054c6:	693b      	ldr	r3, [r7, #16]
 80054c8:	015a      	lsls	r2, r3, #5
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	4413      	add	r3, r2
 80054ce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80054d2:	461a      	mov	r2, r3
 80054d4:	2300      	movs	r3, #0
 80054d6:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80054d8:	693b      	ldr	r3, [r7, #16]
 80054da:	015a      	lsls	r2, r3, #5
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	4413      	add	r3, r2
 80054e0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80054e4:	461a      	mov	r2, r3
 80054e6:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80054ea:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80054ec:	693b      	ldr	r3, [r7, #16]
 80054ee:	3301      	adds	r3, #1
 80054f0:	613b      	str	r3, [r7, #16]
 80054f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054f4:	693a      	ldr	r2, [r7, #16]
 80054f6:	429a      	cmp	r2, r3
 80054f8:	d3b7      	bcc.n	800546a <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80054fa:	2300      	movs	r3, #0
 80054fc:	613b      	str	r3, [r7, #16]
 80054fe:	e043      	b.n	8005588 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005500:	693b      	ldr	r3, [r7, #16]
 8005502:	015a      	lsls	r2, r3, #5
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	4413      	add	r3, r2
 8005508:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005512:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005516:	d118      	bne.n	800554a <USB_DevInit+0x206>
    {
      if (i == 0U)
 8005518:	693b      	ldr	r3, [r7, #16]
 800551a:	2b00      	cmp	r3, #0
 800551c:	d10a      	bne.n	8005534 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800551e:	693b      	ldr	r3, [r7, #16]
 8005520:	015a      	lsls	r2, r3, #5
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	4413      	add	r3, r2
 8005526:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800552a:	461a      	mov	r2, r3
 800552c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005530:	6013      	str	r3, [r2, #0]
 8005532:	e013      	b.n	800555c <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8005534:	693b      	ldr	r3, [r7, #16]
 8005536:	015a      	lsls	r2, r3, #5
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	4413      	add	r3, r2
 800553c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005540:	461a      	mov	r2, r3
 8005542:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8005546:	6013      	str	r3, [r2, #0]
 8005548:	e008      	b.n	800555c <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800554a:	693b      	ldr	r3, [r7, #16]
 800554c:	015a      	lsls	r2, r3, #5
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	4413      	add	r3, r2
 8005552:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005556:	461a      	mov	r2, r3
 8005558:	2300      	movs	r3, #0
 800555a:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800555c:	693b      	ldr	r3, [r7, #16]
 800555e:	015a      	lsls	r2, r3, #5
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	4413      	add	r3, r2
 8005564:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005568:	461a      	mov	r2, r3
 800556a:	2300      	movs	r3, #0
 800556c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800556e:	693b      	ldr	r3, [r7, #16]
 8005570:	015a      	lsls	r2, r3, #5
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	4413      	add	r3, r2
 8005576:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800557a:	461a      	mov	r2, r3
 800557c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005580:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005582:	693b      	ldr	r3, [r7, #16]
 8005584:	3301      	adds	r3, #1
 8005586:	613b      	str	r3, [r7, #16]
 8005588:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800558a:	693a      	ldr	r2, [r7, #16]
 800558c:	429a      	cmp	r2, r3
 800558e:	d3b7      	bcc.n	8005500 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005596:	691b      	ldr	r3, [r3, #16]
 8005598:	68fa      	ldr	r2, [r7, #12]
 800559a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800559e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80055a2:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	2200      	movs	r2, #0
 80055a8:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 80055b0:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80055b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d105      	bne.n	80055c4 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	699b      	ldr	r3, [r3, #24]
 80055bc:	f043 0210 	orr.w	r2, r3, #16
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	699a      	ldr	r2, [r3, #24]
 80055c8:	4b0f      	ldr	r3, [pc, #60]	; (8005608 <USB_DevInit+0x2c4>)
 80055ca:	4313      	orrs	r3, r2
 80055cc:	687a      	ldr	r2, [r7, #4]
 80055ce:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80055d0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d005      	beq.n	80055e2 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	699b      	ldr	r3, [r3, #24]
 80055da:	f043 0208 	orr.w	r2, r3, #8
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80055e2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80055e4:	2b01      	cmp	r3, #1
 80055e6:	d107      	bne.n	80055f8 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	699b      	ldr	r3, [r3, #24]
 80055ec:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80055f0:	f043 0304 	orr.w	r3, r3, #4
 80055f4:	687a      	ldr	r2, [r7, #4]
 80055f6:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80055f8:	7dfb      	ldrb	r3, [r7, #23]
}
 80055fa:	4618      	mov	r0, r3
 80055fc:	3718      	adds	r7, #24
 80055fe:	46bd      	mov	sp, r7
 8005600:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005604:	b004      	add	sp, #16
 8005606:	4770      	bx	lr
 8005608:	803c3800 	.word	0x803c3800

0800560c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800560c:	b480      	push	{r7}
 800560e:	b085      	sub	sp, #20
 8005610:	af00      	add	r7, sp, #0
 8005612:	6078      	str	r0, [r7, #4]
 8005614:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005616:	2300      	movs	r3, #0
 8005618:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	3301      	adds	r3, #1
 800561e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	4a13      	ldr	r2, [pc, #76]	; (8005670 <USB_FlushTxFifo+0x64>)
 8005624:	4293      	cmp	r3, r2
 8005626:	d901      	bls.n	800562c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005628:	2303      	movs	r3, #3
 800562a:	e01b      	b.n	8005664 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	691b      	ldr	r3, [r3, #16]
 8005630:	2b00      	cmp	r3, #0
 8005632:	daf2      	bge.n	800561a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8005634:	2300      	movs	r3, #0
 8005636:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005638:	683b      	ldr	r3, [r7, #0]
 800563a:	019b      	lsls	r3, r3, #6
 800563c:	f043 0220 	orr.w	r2, r3, #32
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	3301      	adds	r3, #1
 8005648:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	4a08      	ldr	r2, [pc, #32]	; (8005670 <USB_FlushTxFifo+0x64>)
 800564e:	4293      	cmp	r3, r2
 8005650:	d901      	bls.n	8005656 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8005652:	2303      	movs	r3, #3
 8005654:	e006      	b.n	8005664 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	691b      	ldr	r3, [r3, #16]
 800565a:	f003 0320 	and.w	r3, r3, #32
 800565e:	2b20      	cmp	r3, #32
 8005660:	d0f0      	beq.n	8005644 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8005662:	2300      	movs	r3, #0
}
 8005664:	4618      	mov	r0, r3
 8005666:	3714      	adds	r7, #20
 8005668:	46bd      	mov	sp, r7
 800566a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800566e:	4770      	bx	lr
 8005670:	00030d40 	.word	0x00030d40

08005674 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005674:	b480      	push	{r7}
 8005676:	b085      	sub	sp, #20
 8005678:	af00      	add	r7, sp, #0
 800567a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800567c:	2300      	movs	r3, #0
 800567e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	3301      	adds	r3, #1
 8005684:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	4a11      	ldr	r2, [pc, #68]	; (80056d0 <USB_FlushRxFifo+0x5c>)
 800568a:	4293      	cmp	r3, r2
 800568c:	d901      	bls.n	8005692 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800568e:	2303      	movs	r3, #3
 8005690:	e018      	b.n	80056c4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	691b      	ldr	r3, [r3, #16]
 8005696:	2b00      	cmp	r3, #0
 8005698:	daf2      	bge.n	8005680 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800569a:	2300      	movs	r3, #0
 800569c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	2210      	movs	r2, #16
 80056a2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	3301      	adds	r3, #1
 80056a8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	4a08      	ldr	r2, [pc, #32]	; (80056d0 <USB_FlushRxFifo+0x5c>)
 80056ae:	4293      	cmp	r3, r2
 80056b0:	d901      	bls.n	80056b6 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80056b2:	2303      	movs	r3, #3
 80056b4:	e006      	b.n	80056c4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	691b      	ldr	r3, [r3, #16]
 80056ba:	f003 0310 	and.w	r3, r3, #16
 80056be:	2b10      	cmp	r3, #16
 80056c0:	d0f0      	beq.n	80056a4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80056c2:	2300      	movs	r3, #0
}
 80056c4:	4618      	mov	r0, r3
 80056c6:	3714      	adds	r7, #20
 80056c8:	46bd      	mov	sp, r7
 80056ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ce:	4770      	bx	lr
 80056d0:	00030d40 	.word	0x00030d40

080056d4 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80056d4:	b480      	push	{r7}
 80056d6:	b085      	sub	sp, #20
 80056d8:	af00      	add	r7, sp, #0
 80056da:	6078      	str	r0, [r7, #4]
 80056dc:	460b      	mov	r3, r1
 80056de:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80056ea:	681a      	ldr	r2, [r3, #0]
 80056ec:	78fb      	ldrb	r3, [r7, #3]
 80056ee:	68f9      	ldr	r1, [r7, #12]
 80056f0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80056f4:	4313      	orrs	r3, r2
 80056f6:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80056f8:	2300      	movs	r3, #0
}
 80056fa:	4618      	mov	r0, r3
 80056fc:	3714      	adds	r7, #20
 80056fe:	46bd      	mov	sp, r7
 8005700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005704:	4770      	bx	lr

08005706 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8005706:	b480      	push	{r7}
 8005708:	b087      	sub	sp, #28
 800570a:	af00      	add	r7, sp, #0
 800570c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8005712:	693b      	ldr	r3, [r7, #16]
 8005714:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005718:	689b      	ldr	r3, [r3, #8]
 800571a:	f003 0306 	and.w	r3, r3, #6
 800571e:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	2b00      	cmp	r3, #0
 8005724:	d102      	bne.n	800572c <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8005726:	2300      	movs	r3, #0
 8005728:	75fb      	strb	r3, [r7, #23]
 800572a:	e00a      	b.n	8005742 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	2b02      	cmp	r3, #2
 8005730:	d002      	beq.n	8005738 <USB_GetDevSpeed+0x32>
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	2b06      	cmp	r3, #6
 8005736:	d102      	bne.n	800573e <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8005738:	2302      	movs	r3, #2
 800573a:	75fb      	strb	r3, [r7, #23]
 800573c:	e001      	b.n	8005742 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800573e:	230f      	movs	r3, #15
 8005740:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8005742:	7dfb      	ldrb	r3, [r7, #23]
}
 8005744:	4618      	mov	r0, r3
 8005746:	371c      	adds	r7, #28
 8005748:	46bd      	mov	sp, r7
 800574a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800574e:	4770      	bx	lr

08005750 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005750:	b480      	push	{r7}
 8005752:	b085      	sub	sp, #20
 8005754:	af00      	add	r7, sp, #0
 8005756:	6078      	str	r0, [r7, #4]
 8005758:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800575e:	683b      	ldr	r3, [r7, #0]
 8005760:	781b      	ldrb	r3, [r3, #0]
 8005762:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005764:	683b      	ldr	r3, [r7, #0]
 8005766:	785b      	ldrb	r3, [r3, #1]
 8005768:	2b01      	cmp	r3, #1
 800576a:	d13a      	bne.n	80057e2 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005772:	69da      	ldr	r2, [r3, #28]
 8005774:	683b      	ldr	r3, [r7, #0]
 8005776:	781b      	ldrb	r3, [r3, #0]
 8005778:	f003 030f 	and.w	r3, r3, #15
 800577c:	2101      	movs	r1, #1
 800577e:	fa01 f303 	lsl.w	r3, r1, r3
 8005782:	b29b      	uxth	r3, r3
 8005784:	68f9      	ldr	r1, [r7, #12]
 8005786:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800578a:	4313      	orrs	r3, r2
 800578c:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800578e:	68bb      	ldr	r3, [r7, #8]
 8005790:	015a      	lsls	r2, r3, #5
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	4413      	add	r3, r2
 8005796:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d155      	bne.n	8005850 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80057a4:	68bb      	ldr	r3, [r7, #8]
 80057a6:	015a      	lsls	r2, r3, #5
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	4413      	add	r3, r2
 80057ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80057b0:	681a      	ldr	r2, [r3, #0]
 80057b2:	683b      	ldr	r3, [r7, #0]
 80057b4:	68db      	ldr	r3, [r3, #12]
 80057b6:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80057ba:	683b      	ldr	r3, [r7, #0]
 80057bc:	791b      	ldrb	r3, [r3, #4]
 80057be:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80057c0:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80057c2:	68bb      	ldr	r3, [r7, #8]
 80057c4:	059b      	lsls	r3, r3, #22
 80057c6:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80057c8:	4313      	orrs	r3, r2
 80057ca:	68ba      	ldr	r2, [r7, #8]
 80057cc:	0151      	lsls	r1, r2, #5
 80057ce:	68fa      	ldr	r2, [r7, #12]
 80057d0:	440a      	add	r2, r1
 80057d2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80057d6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80057da:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80057de:	6013      	str	r3, [r2, #0]
 80057e0:	e036      	b.n	8005850 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80057e8:	69da      	ldr	r2, [r3, #28]
 80057ea:	683b      	ldr	r3, [r7, #0]
 80057ec:	781b      	ldrb	r3, [r3, #0]
 80057ee:	f003 030f 	and.w	r3, r3, #15
 80057f2:	2101      	movs	r1, #1
 80057f4:	fa01 f303 	lsl.w	r3, r1, r3
 80057f8:	041b      	lsls	r3, r3, #16
 80057fa:	68f9      	ldr	r1, [r7, #12]
 80057fc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005800:	4313      	orrs	r3, r2
 8005802:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8005804:	68bb      	ldr	r3, [r7, #8]
 8005806:	015a      	lsls	r2, r3, #5
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	4413      	add	r3, r2
 800580c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005816:	2b00      	cmp	r3, #0
 8005818:	d11a      	bne.n	8005850 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800581a:	68bb      	ldr	r3, [r7, #8]
 800581c:	015a      	lsls	r2, r3, #5
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	4413      	add	r3, r2
 8005822:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005826:	681a      	ldr	r2, [r3, #0]
 8005828:	683b      	ldr	r3, [r7, #0]
 800582a:	68db      	ldr	r3, [r3, #12]
 800582c:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8005830:	683b      	ldr	r3, [r7, #0]
 8005832:	791b      	ldrb	r3, [r3, #4]
 8005834:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8005836:	430b      	orrs	r3, r1
 8005838:	4313      	orrs	r3, r2
 800583a:	68ba      	ldr	r2, [r7, #8]
 800583c:	0151      	lsls	r1, r2, #5
 800583e:	68fa      	ldr	r2, [r7, #12]
 8005840:	440a      	add	r2, r1
 8005842:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005846:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800584a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800584e:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8005850:	2300      	movs	r3, #0
}
 8005852:	4618      	mov	r0, r3
 8005854:	3714      	adds	r7, #20
 8005856:	46bd      	mov	sp, r7
 8005858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800585c:	4770      	bx	lr
	...

08005860 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005860:	b480      	push	{r7}
 8005862:	b085      	sub	sp, #20
 8005864:	af00      	add	r7, sp, #0
 8005866:	6078      	str	r0, [r7, #4]
 8005868:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800586e:	683b      	ldr	r3, [r7, #0]
 8005870:	781b      	ldrb	r3, [r3, #0]
 8005872:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8005874:	683b      	ldr	r3, [r7, #0]
 8005876:	785b      	ldrb	r3, [r3, #1]
 8005878:	2b01      	cmp	r3, #1
 800587a:	d161      	bne.n	8005940 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800587c:	68bb      	ldr	r3, [r7, #8]
 800587e:	015a      	lsls	r2, r3, #5
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	4413      	add	r3, r2
 8005884:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800588e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005892:	d11f      	bne.n	80058d4 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8005894:	68bb      	ldr	r3, [r7, #8]
 8005896:	015a      	lsls	r2, r3, #5
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	4413      	add	r3, r2
 800589c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	68ba      	ldr	r2, [r7, #8]
 80058a4:	0151      	lsls	r1, r2, #5
 80058a6:	68fa      	ldr	r2, [r7, #12]
 80058a8:	440a      	add	r2, r1
 80058aa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80058ae:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80058b2:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80058b4:	68bb      	ldr	r3, [r7, #8]
 80058b6:	015a      	lsls	r2, r3, #5
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	4413      	add	r3, r2
 80058bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	68ba      	ldr	r2, [r7, #8]
 80058c4:	0151      	lsls	r1, r2, #5
 80058c6:	68fa      	ldr	r2, [r7, #12]
 80058c8:	440a      	add	r2, r1
 80058ca:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80058ce:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80058d2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80058da:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80058dc:	683b      	ldr	r3, [r7, #0]
 80058de:	781b      	ldrb	r3, [r3, #0]
 80058e0:	f003 030f 	and.w	r3, r3, #15
 80058e4:	2101      	movs	r1, #1
 80058e6:	fa01 f303 	lsl.w	r3, r1, r3
 80058ea:	b29b      	uxth	r3, r3
 80058ec:	43db      	mvns	r3, r3
 80058ee:	68f9      	ldr	r1, [r7, #12]
 80058f0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80058f4:	4013      	ands	r3, r2
 80058f6:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80058fe:	69da      	ldr	r2, [r3, #28]
 8005900:	683b      	ldr	r3, [r7, #0]
 8005902:	781b      	ldrb	r3, [r3, #0]
 8005904:	f003 030f 	and.w	r3, r3, #15
 8005908:	2101      	movs	r1, #1
 800590a:	fa01 f303 	lsl.w	r3, r1, r3
 800590e:	b29b      	uxth	r3, r3
 8005910:	43db      	mvns	r3, r3
 8005912:	68f9      	ldr	r1, [r7, #12]
 8005914:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005918:	4013      	ands	r3, r2
 800591a:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800591c:	68bb      	ldr	r3, [r7, #8]
 800591e:	015a      	lsls	r2, r3, #5
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	4413      	add	r3, r2
 8005924:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005928:	681a      	ldr	r2, [r3, #0]
 800592a:	68bb      	ldr	r3, [r7, #8]
 800592c:	0159      	lsls	r1, r3, #5
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	440b      	add	r3, r1
 8005932:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005936:	4619      	mov	r1, r3
 8005938:	4b35      	ldr	r3, [pc, #212]	; (8005a10 <USB_DeactivateEndpoint+0x1b0>)
 800593a:	4013      	ands	r3, r2
 800593c:	600b      	str	r3, [r1, #0]
 800593e:	e060      	b.n	8005a02 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005940:	68bb      	ldr	r3, [r7, #8]
 8005942:	015a      	lsls	r2, r3, #5
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	4413      	add	r3, r2
 8005948:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005952:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005956:	d11f      	bne.n	8005998 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8005958:	68bb      	ldr	r3, [r7, #8]
 800595a:	015a      	lsls	r2, r3, #5
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	4413      	add	r3, r2
 8005960:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	68ba      	ldr	r2, [r7, #8]
 8005968:	0151      	lsls	r1, r2, #5
 800596a:	68fa      	ldr	r2, [r7, #12]
 800596c:	440a      	add	r2, r1
 800596e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005972:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005976:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8005978:	68bb      	ldr	r3, [r7, #8]
 800597a:	015a      	lsls	r2, r3, #5
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	4413      	add	r3, r2
 8005980:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	68ba      	ldr	r2, [r7, #8]
 8005988:	0151      	lsls	r1, r2, #5
 800598a:	68fa      	ldr	r2, [r7, #12]
 800598c:	440a      	add	r2, r1
 800598e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005992:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005996:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800599e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80059a0:	683b      	ldr	r3, [r7, #0]
 80059a2:	781b      	ldrb	r3, [r3, #0]
 80059a4:	f003 030f 	and.w	r3, r3, #15
 80059a8:	2101      	movs	r1, #1
 80059aa:	fa01 f303 	lsl.w	r3, r1, r3
 80059ae:	041b      	lsls	r3, r3, #16
 80059b0:	43db      	mvns	r3, r3
 80059b2:	68f9      	ldr	r1, [r7, #12]
 80059b4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80059b8:	4013      	ands	r3, r2
 80059ba:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80059c2:	69da      	ldr	r2, [r3, #28]
 80059c4:	683b      	ldr	r3, [r7, #0]
 80059c6:	781b      	ldrb	r3, [r3, #0]
 80059c8:	f003 030f 	and.w	r3, r3, #15
 80059cc:	2101      	movs	r1, #1
 80059ce:	fa01 f303 	lsl.w	r3, r1, r3
 80059d2:	041b      	lsls	r3, r3, #16
 80059d4:	43db      	mvns	r3, r3
 80059d6:	68f9      	ldr	r1, [r7, #12]
 80059d8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80059dc:	4013      	ands	r3, r2
 80059de:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80059e0:	68bb      	ldr	r3, [r7, #8]
 80059e2:	015a      	lsls	r2, r3, #5
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	4413      	add	r3, r2
 80059e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80059ec:	681a      	ldr	r2, [r3, #0]
 80059ee:	68bb      	ldr	r3, [r7, #8]
 80059f0:	0159      	lsls	r1, r3, #5
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	440b      	add	r3, r1
 80059f6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80059fa:	4619      	mov	r1, r3
 80059fc:	4b05      	ldr	r3, [pc, #20]	; (8005a14 <USB_DeactivateEndpoint+0x1b4>)
 80059fe:	4013      	ands	r3, r2
 8005a00:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8005a02:	2300      	movs	r3, #0
}
 8005a04:	4618      	mov	r0, r3
 8005a06:	3714      	adds	r7, #20
 8005a08:	46bd      	mov	sp, r7
 8005a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a0e:	4770      	bx	lr
 8005a10:	ec337800 	.word	0xec337800
 8005a14:	eff37800 	.word	0xeff37800

08005a18 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8005a18:	b580      	push	{r7, lr}
 8005a1a:	b08a      	sub	sp, #40	; 0x28
 8005a1c:	af02      	add	r7, sp, #8
 8005a1e:	60f8      	str	r0, [r7, #12]
 8005a20:	60b9      	str	r1, [r7, #8]
 8005a22:	4613      	mov	r3, r2
 8005a24:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8005a2a:	68bb      	ldr	r3, [r7, #8]
 8005a2c:	781b      	ldrb	r3, [r3, #0]
 8005a2e:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005a30:	68bb      	ldr	r3, [r7, #8]
 8005a32:	785b      	ldrb	r3, [r3, #1]
 8005a34:	2b01      	cmp	r3, #1
 8005a36:	f040 815c 	bne.w	8005cf2 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8005a3a:	68bb      	ldr	r3, [r7, #8]
 8005a3c:	699b      	ldr	r3, [r3, #24]
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d132      	bne.n	8005aa8 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005a42:	69bb      	ldr	r3, [r7, #24]
 8005a44:	015a      	lsls	r2, r3, #5
 8005a46:	69fb      	ldr	r3, [r7, #28]
 8005a48:	4413      	add	r3, r2
 8005a4a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005a4e:	691b      	ldr	r3, [r3, #16]
 8005a50:	69ba      	ldr	r2, [r7, #24]
 8005a52:	0151      	lsls	r1, r2, #5
 8005a54:	69fa      	ldr	r2, [r7, #28]
 8005a56:	440a      	add	r2, r1
 8005a58:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005a5c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8005a60:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8005a64:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8005a66:	69bb      	ldr	r3, [r7, #24]
 8005a68:	015a      	lsls	r2, r3, #5
 8005a6a:	69fb      	ldr	r3, [r7, #28]
 8005a6c:	4413      	add	r3, r2
 8005a6e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005a72:	691b      	ldr	r3, [r3, #16]
 8005a74:	69ba      	ldr	r2, [r7, #24]
 8005a76:	0151      	lsls	r1, r2, #5
 8005a78:	69fa      	ldr	r2, [r7, #28]
 8005a7a:	440a      	add	r2, r1
 8005a7c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005a80:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005a84:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005a86:	69bb      	ldr	r3, [r7, #24]
 8005a88:	015a      	lsls	r2, r3, #5
 8005a8a:	69fb      	ldr	r3, [r7, #28]
 8005a8c:	4413      	add	r3, r2
 8005a8e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005a92:	691b      	ldr	r3, [r3, #16]
 8005a94:	69ba      	ldr	r2, [r7, #24]
 8005a96:	0151      	lsls	r1, r2, #5
 8005a98:	69fa      	ldr	r2, [r7, #28]
 8005a9a:	440a      	add	r2, r1
 8005a9c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005aa0:	0cdb      	lsrs	r3, r3, #19
 8005aa2:	04db      	lsls	r3, r3, #19
 8005aa4:	6113      	str	r3, [r2, #16]
 8005aa6:	e074      	b.n	8005b92 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005aa8:	69bb      	ldr	r3, [r7, #24]
 8005aaa:	015a      	lsls	r2, r3, #5
 8005aac:	69fb      	ldr	r3, [r7, #28]
 8005aae:	4413      	add	r3, r2
 8005ab0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005ab4:	691b      	ldr	r3, [r3, #16]
 8005ab6:	69ba      	ldr	r2, [r7, #24]
 8005ab8:	0151      	lsls	r1, r2, #5
 8005aba:	69fa      	ldr	r2, [r7, #28]
 8005abc:	440a      	add	r2, r1
 8005abe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005ac2:	0cdb      	lsrs	r3, r3, #19
 8005ac4:	04db      	lsls	r3, r3, #19
 8005ac6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005ac8:	69bb      	ldr	r3, [r7, #24]
 8005aca:	015a      	lsls	r2, r3, #5
 8005acc:	69fb      	ldr	r3, [r7, #28]
 8005ace:	4413      	add	r3, r2
 8005ad0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005ad4:	691b      	ldr	r3, [r3, #16]
 8005ad6:	69ba      	ldr	r2, [r7, #24]
 8005ad8:	0151      	lsls	r1, r2, #5
 8005ada:	69fa      	ldr	r2, [r7, #28]
 8005adc:	440a      	add	r2, r1
 8005ade:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005ae2:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8005ae6:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8005aea:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8005aec:	69bb      	ldr	r3, [r7, #24]
 8005aee:	015a      	lsls	r2, r3, #5
 8005af0:	69fb      	ldr	r3, [r7, #28]
 8005af2:	4413      	add	r3, r2
 8005af4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005af8:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8005afa:	68bb      	ldr	r3, [r7, #8]
 8005afc:	6999      	ldr	r1, [r3, #24]
 8005afe:	68bb      	ldr	r3, [r7, #8]
 8005b00:	68db      	ldr	r3, [r3, #12]
 8005b02:	440b      	add	r3, r1
 8005b04:	1e59      	subs	r1, r3, #1
 8005b06:	68bb      	ldr	r3, [r7, #8]
 8005b08:	68db      	ldr	r3, [r3, #12]
 8005b0a:	fbb1 f3f3 	udiv	r3, r1, r3
 8005b0e:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8005b10:	4b9d      	ldr	r3, [pc, #628]	; (8005d88 <USB_EPStartXfer+0x370>)
 8005b12:	400b      	ands	r3, r1
 8005b14:	69b9      	ldr	r1, [r7, #24]
 8005b16:	0148      	lsls	r0, r1, #5
 8005b18:	69f9      	ldr	r1, [r7, #28]
 8005b1a:	4401      	add	r1, r0
 8005b1c:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8005b20:	4313      	orrs	r3, r2
 8005b22:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8005b24:	69bb      	ldr	r3, [r7, #24]
 8005b26:	015a      	lsls	r2, r3, #5
 8005b28:	69fb      	ldr	r3, [r7, #28]
 8005b2a:	4413      	add	r3, r2
 8005b2c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005b30:	691a      	ldr	r2, [r3, #16]
 8005b32:	68bb      	ldr	r3, [r7, #8]
 8005b34:	699b      	ldr	r3, [r3, #24]
 8005b36:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005b3a:	69b9      	ldr	r1, [r7, #24]
 8005b3c:	0148      	lsls	r0, r1, #5
 8005b3e:	69f9      	ldr	r1, [r7, #28]
 8005b40:	4401      	add	r1, r0
 8005b42:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8005b46:	4313      	orrs	r3, r2
 8005b48:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8005b4a:	68bb      	ldr	r3, [r7, #8]
 8005b4c:	791b      	ldrb	r3, [r3, #4]
 8005b4e:	2b01      	cmp	r3, #1
 8005b50:	d11f      	bne.n	8005b92 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8005b52:	69bb      	ldr	r3, [r7, #24]
 8005b54:	015a      	lsls	r2, r3, #5
 8005b56:	69fb      	ldr	r3, [r7, #28]
 8005b58:	4413      	add	r3, r2
 8005b5a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005b5e:	691b      	ldr	r3, [r3, #16]
 8005b60:	69ba      	ldr	r2, [r7, #24]
 8005b62:	0151      	lsls	r1, r2, #5
 8005b64:	69fa      	ldr	r2, [r7, #28]
 8005b66:	440a      	add	r2, r1
 8005b68:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005b6c:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8005b70:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8005b72:	69bb      	ldr	r3, [r7, #24]
 8005b74:	015a      	lsls	r2, r3, #5
 8005b76:	69fb      	ldr	r3, [r7, #28]
 8005b78:	4413      	add	r3, r2
 8005b7a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005b7e:	691b      	ldr	r3, [r3, #16]
 8005b80:	69ba      	ldr	r2, [r7, #24]
 8005b82:	0151      	lsls	r1, r2, #5
 8005b84:	69fa      	ldr	r2, [r7, #28]
 8005b86:	440a      	add	r2, r1
 8005b88:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005b8c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005b90:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8005b92:	79fb      	ldrb	r3, [r7, #7]
 8005b94:	2b01      	cmp	r3, #1
 8005b96:	d14b      	bne.n	8005c30 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8005b98:	68bb      	ldr	r3, [r7, #8]
 8005b9a:	695b      	ldr	r3, [r3, #20]
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d009      	beq.n	8005bb4 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8005ba0:	69bb      	ldr	r3, [r7, #24]
 8005ba2:	015a      	lsls	r2, r3, #5
 8005ba4:	69fb      	ldr	r3, [r7, #28]
 8005ba6:	4413      	add	r3, r2
 8005ba8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005bac:	461a      	mov	r2, r3
 8005bae:	68bb      	ldr	r3, [r7, #8]
 8005bb0:	695b      	ldr	r3, [r3, #20]
 8005bb2:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8005bb4:	68bb      	ldr	r3, [r7, #8]
 8005bb6:	791b      	ldrb	r3, [r3, #4]
 8005bb8:	2b01      	cmp	r3, #1
 8005bba:	d128      	bne.n	8005c0e <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005bbc:	69fb      	ldr	r3, [r7, #28]
 8005bbe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005bc2:	689b      	ldr	r3, [r3, #8]
 8005bc4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d110      	bne.n	8005bee <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8005bcc:	69bb      	ldr	r3, [r7, #24]
 8005bce:	015a      	lsls	r2, r3, #5
 8005bd0:	69fb      	ldr	r3, [r7, #28]
 8005bd2:	4413      	add	r3, r2
 8005bd4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	69ba      	ldr	r2, [r7, #24]
 8005bdc:	0151      	lsls	r1, r2, #5
 8005bde:	69fa      	ldr	r2, [r7, #28]
 8005be0:	440a      	add	r2, r1
 8005be2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005be6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005bea:	6013      	str	r3, [r2, #0]
 8005bec:	e00f      	b.n	8005c0e <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8005bee:	69bb      	ldr	r3, [r7, #24]
 8005bf0:	015a      	lsls	r2, r3, #5
 8005bf2:	69fb      	ldr	r3, [r7, #28]
 8005bf4:	4413      	add	r3, r2
 8005bf6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	69ba      	ldr	r2, [r7, #24]
 8005bfe:	0151      	lsls	r1, r2, #5
 8005c00:	69fa      	ldr	r2, [r7, #28]
 8005c02:	440a      	add	r2, r1
 8005c04:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005c08:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005c0c:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005c0e:	69bb      	ldr	r3, [r7, #24]
 8005c10:	015a      	lsls	r2, r3, #5
 8005c12:	69fb      	ldr	r3, [r7, #28]
 8005c14:	4413      	add	r3, r2
 8005c16:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	69ba      	ldr	r2, [r7, #24]
 8005c1e:	0151      	lsls	r1, r2, #5
 8005c20:	69fa      	ldr	r2, [r7, #28]
 8005c22:	440a      	add	r2, r1
 8005c24:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005c28:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8005c2c:	6013      	str	r3, [r2, #0]
 8005c2e:	e133      	b.n	8005e98 <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005c30:	69bb      	ldr	r3, [r7, #24]
 8005c32:	015a      	lsls	r2, r3, #5
 8005c34:	69fb      	ldr	r3, [r7, #28]
 8005c36:	4413      	add	r3, r2
 8005c38:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	69ba      	ldr	r2, [r7, #24]
 8005c40:	0151      	lsls	r1, r2, #5
 8005c42:	69fa      	ldr	r2, [r7, #28]
 8005c44:	440a      	add	r2, r1
 8005c46:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005c4a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8005c4e:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8005c50:	68bb      	ldr	r3, [r7, #8]
 8005c52:	791b      	ldrb	r3, [r3, #4]
 8005c54:	2b01      	cmp	r3, #1
 8005c56:	d015      	beq.n	8005c84 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8005c58:	68bb      	ldr	r3, [r7, #8]
 8005c5a:	699b      	ldr	r3, [r3, #24]
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	f000 811b 	beq.w	8005e98 <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8005c62:	69fb      	ldr	r3, [r7, #28]
 8005c64:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005c68:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005c6a:	68bb      	ldr	r3, [r7, #8]
 8005c6c:	781b      	ldrb	r3, [r3, #0]
 8005c6e:	f003 030f 	and.w	r3, r3, #15
 8005c72:	2101      	movs	r1, #1
 8005c74:	fa01 f303 	lsl.w	r3, r1, r3
 8005c78:	69f9      	ldr	r1, [r7, #28]
 8005c7a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005c7e:	4313      	orrs	r3, r2
 8005c80:	634b      	str	r3, [r1, #52]	; 0x34
 8005c82:	e109      	b.n	8005e98 <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005c84:	69fb      	ldr	r3, [r7, #28]
 8005c86:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005c8a:	689b      	ldr	r3, [r3, #8]
 8005c8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d110      	bne.n	8005cb6 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8005c94:	69bb      	ldr	r3, [r7, #24]
 8005c96:	015a      	lsls	r2, r3, #5
 8005c98:	69fb      	ldr	r3, [r7, #28]
 8005c9a:	4413      	add	r3, r2
 8005c9c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	69ba      	ldr	r2, [r7, #24]
 8005ca4:	0151      	lsls	r1, r2, #5
 8005ca6:	69fa      	ldr	r2, [r7, #28]
 8005ca8:	440a      	add	r2, r1
 8005caa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005cae:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005cb2:	6013      	str	r3, [r2, #0]
 8005cb4:	e00f      	b.n	8005cd6 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8005cb6:	69bb      	ldr	r3, [r7, #24]
 8005cb8:	015a      	lsls	r2, r3, #5
 8005cba:	69fb      	ldr	r3, [r7, #28]
 8005cbc:	4413      	add	r3, r2
 8005cbe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	69ba      	ldr	r2, [r7, #24]
 8005cc6:	0151      	lsls	r1, r2, #5
 8005cc8:	69fa      	ldr	r2, [r7, #28]
 8005cca:	440a      	add	r2, r1
 8005ccc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005cd0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005cd4:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8005cd6:	68bb      	ldr	r3, [r7, #8]
 8005cd8:	6919      	ldr	r1, [r3, #16]
 8005cda:	68bb      	ldr	r3, [r7, #8]
 8005cdc:	781a      	ldrb	r2, [r3, #0]
 8005cde:	68bb      	ldr	r3, [r7, #8]
 8005ce0:	699b      	ldr	r3, [r3, #24]
 8005ce2:	b298      	uxth	r0, r3
 8005ce4:	79fb      	ldrb	r3, [r7, #7]
 8005ce6:	9300      	str	r3, [sp, #0]
 8005ce8:	4603      	mov	r3, r0
 8005cea:	68f8      	ldr	r0, [r7, #12]
 8005cec:	f000 fade 	bl	80062ac <USB_WritePacket>
 8005cf0:	e0d2      	b.n	8005e98 <USB_EPStartXfer+0x480>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8005cf2:	69bb      	ldr	r3, [r7, #24]
 8005cf4:	015a      	lsls	r2, r3, #5
 8005cf6:	69fb      	ldr	r3, [r7, #28]
 8005cf8:	4413      	add	r3, r2
 8005cfa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005cfe:	691b      	ldr	r3, [r3, #16]
 8005d00:	69ba      	ldr	r2, [r7, #24]
 8005d02:	0151      	lsls	r1, r2, #5
 8005d04:	69fa      	ldr	r2, [r7, #28]
 8005d06:	440a      	add	r2, r1
 8005d08:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005d0c:	0cdb      	lsrs	r3, r3, #19
 8005d0e:	04db      	lsls	r3, r3, #19
 8005d10:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8005d12:	69bb      	ldr	r3, [r7, #24]
 8005d14:	015a      	lsls	r2, r3, #5
 8005d16:	69fb      	ldr	r3, [r7, #28]
 8005d18:	4413      	add	r3, r2
 8005d1a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005d1e:	691b      	ldr	r3, [r3, #16]
 8005d20:	69ba      	ldr	r2, [r7, #24]
 8005d22:	0151      	lsls	r1, r2, #5
 8005d24:	69fa      	ldr	r2, [r7, #28]
 8005d26:	440a      	add	r2, r1
 8005d28:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005d2c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8005d30:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8005d34:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 8005d36:	68bb      	ldr	r3, [r7, #8]
 8005d38:	699b      	ldr	r3, [r3, #24]
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d126      	bne.n	8005d8c <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8005d3e:	69bb      	ldr	r3, [r7, #24]
 8005d40:	015a      	lsls	r2, r3, #5
 8005d42:	69fb      	ldr	r3, [r7, #28]
 8005d44:	4413      	add	r3, r2
 8005d46:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005d4a:	691a      	ldr	r2, [r3, #16]
 8005d4c:	68bb      	ldr	r3, [r7, #8]
 8005d4e:	68db      	ldr	r3, [r3, #12]
 8005d50:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005d54:	69b9      	ldr	r1, [r7, #24]
 8005d56:	0148      	lsls	r0, r1, #5
 8005d58:	69f9      	ldr	r1, [r7, #28]
 8005d5a:	4401      	add	r1, r0
 8005d5c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8005d60:	4313      	orrs	r3, r2
 8005d62:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005d64:	69bb      	ldr	r3, [r7, #24]
 8005d66:	015a      	lsls	r2, r3, #5
 8005d68:	69fb      	ldr	r3, [r7, #28]
 8005d6a:	4413      	add	r3, r2
 8005d6c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005d70:	691b      	ldr	r3, [r3, #16]
 8005d72:	69ba      	ldr	r2, [r7, #24]
 8005d74:	0151      	lsls	r1, r2, #5
 8005d76:	69fa      	ldr	r2, [r7, #28]
 8005d78:	440a      	add	r2, r1
 8005d7a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005d7e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005d82:	6113      	str	r3, [r2, #16]
 8005d84:	e03a      	b.n	8005dfc <USB_EPStartXfer+0x3e4>
 8005d86:	bf00      	nop
 8005d88:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8005d8c:	68bb      	ldr	r3, [r7, #8]
 8005d8e:	699a      	ldr	r2, [r3, #24]
 8005d90:	68bb      	ldr	r3, [r7, #8]
 8005d92:	68db      	ldr	r3, [r3, #12]
 8005d94:	4413      	add	r3, r2
 8005d96:	1e5a      	subs	r2, r3, #1
 8005d98:	68bb      	ldr	r3, [r7, #8]
 8005d9a:	68db      	ldr	r3, [r3, #12]
 8005d9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005da0:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 8005da2:	68bb      	ldr	r3, [r7, #8]
 8005da4:	68db      	ldr	r3, [r3, #12]
 8005da6:	8afa      	ldrh	r2, [r7, #22]
 8005da8:	fb03 f202 	mul.w	r2, r3, r2
 8005dac:	68bb      	ldr	r3, [r7, #8]
 8005dae:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8005db0:	69bb      	ldr	r3, [r7, #24]
 8005db2:	015a      	lsls	r2, r3, #5
 8005db4:	69fb      	ldr	r3, [r7, #28]
 8005db6:	4413      	add	r3, r2
 8005db8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005dbc:	691a      	ldr	r2, [r3, #16]
 8005dbe:	8afb      	ldrh	r3, [r7, #22]
 8005dc0:	04d9      	lsls	r1, r3, #19
 8005dc2:	4b38      	ldr	r3, [pc, #224]	; (8005ea4 <USB_EPStartXfer+0x48c>)
 8005dc4:	400b      	ands	r3, r1
 8005dc6:	69b9      	ldr	r1, [r7, #24]
 8005dc8:	0148      	lsls	r0, r1, #5
 8005dca:	69f9      	ldr	r1, [r7, #28]
 8005dcc:	4401      	add	r1, r0
 8005dce:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8005dd2:	4313      	orrs	r3, r2
 8005dd4:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8005dd6:	69bb      	ldr	r3, [r7, #24]
 8005dd8:	015a      	lsls	r2, r3, #5
 8005dda:	69fb      	ldr	r3, [r7, #28]
 8005ddc:	4413      	add	r3, r2
 8005dde:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005de2:	691a      	ldr	r2, [r3, #16]
 8005de4:	68bb      	ldr	r3, [r7, #8]
 8005de6:	69db      	ldr	r3, [r3, #28]
 8005de8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005dec:	69b9      	ldr	r1, [r7, #24]
 8005dee:	0148      	lsls	r0, r1, #5
 8005df0:	69f9      	ldr	r1, [r7, #28]
 8005df2:	4401      	add	r1, r0
 8005df4:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8005df8:	4313      	orrs	r3, r2
 8005dfa:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8005dfc:	79fb      	ldrb	r3, [r7, #7]
 8005dfe:	2b01      	cmp	r3, #1
 8005e00:	d10d      	bne.n	8005e1e <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8005e02:	68bb      	ldr	r3, [r7, #8]
 8005e04:	691b      	ldr	r3, [r3, #16]
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d009      	beq.n	8005e1e <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8005e0a:	68bb      	ldr	r3, [r7, #8]
 8005e0c:	6919      	ldr	r1, [r3, #16]
 8005e0e:	69bb      	ldr	r3, [r7, #24]
 8005e10:	015a      	lsls	r2, r3, #5
 8005e12:	69fb      	ldr	r3, [r7, #28]
 8005e14:	4413      	add	r3, r2
 8005e16:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005e1a:	460a      	mov	r2, r1
 8005e1c:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8005e1e:	68bb      	ldr	r3, [r7, #8]
 8005e20:	791b      	ldrb	r3, [r3, #4]
 8005e22:	2b01      	cmp	r3, #1
 8005e24:	d128      	bne.n	8005e78 <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005e26:	69fb      	ldr	r3, [r7, #28]
 8005e28:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005e2c:	689b      	ldr	r3, [r3, #8]
 8005e2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d110      	bne.n	8005e58 <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8005e36:	69bb      	ldr	r3, [r7, #24]
 8005e38:	015a      	lsls	r2, r3, #5
 8005e3a:	69fb      	ldr	r3, [r7, #28]
 8005e3c:	4413      	add	r3, r2
 8005e3e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	69ba      	ldr	r2, [r7, #24]
 8005e46:	0151      	lsls	r1, r2, #5
 8005e48:	69fa      	ldr	r2, [r7, #28]
 8005e4a:	440a      	add	r2, r1
 8005e4c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005e50:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005e54:	6013      	str	r3, [r2, #0]
 8005e56:	e00f      	b.n	8005e78 <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8005e58:	69bb      	ldr	r3, [r7, #24]
 8005e5a:	015a      	lsls	r2, r3, #5
 8005e5c:	69fb      	ldr	r3, [r7, #28]
 8005e5e:	4413      	add	r3, r2
 8005e60:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	69ba      	ldr	r2, [r7, #24]
 8005e68:	0151      	lsls	r1, r2, #5
 8005e6a:	69fa      	ldr	r2, [r7, #28]
 8005e6c:	440a      	add	r2, r1
 8005e6e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005e72:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005e76:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8005e78:	69bb      	ldr	r3, [r7, #24]
 8005e7a:	015a      	lsls	r2, r3, #5
 8005e7c:	69fb      	ldr	r3, [r7, #28]
 8005e7e:	4413      	add	r3, r2
 8005e80:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	69ba      	ldr	r2, [r7, #24]
 8005e88:	0151      	lsls	r1, r2, #5
 8005e8a:	69fa      	ldr	r2, [r7, #28]
 8005e8c:	440a      	add	r2, r1
 8005e8e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005e92:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8005e96:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005e98:	2300      	movs	r3, #0
}
 8005e9a:	4618      	mov	r0, r3
 8005e9c:	3720      	adds	r7, #32
 8005e9e:	46bd      	mov	sp, r7
 8005ea0:	bd80      	pop	{r7, pc}
 8005ea2:	bf00      	nop
 8005ea4:	1ff80000 	.word	0x1ff80000

08005ea8 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8005ea8:	b480      	push	{r7}
 8005eaa:	b087      	sub	sp, #28
 8005eac:	af00      	add	r7, sp, #0
 8005eae:	60f8      	str	r0, [r7, #12]
 8005eb0:	60b9      	str	r1, [r7, #8]
 8005eb2:	4613      	mov	r3, r2
 8005eb4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8005eba:	68bb      	ldr	r3, [r7, #8]
 8005ebc:	781b      	ldrb	r3, [r3, #0]
 8005ebe:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005ec0:	68bb      	ldr	r3, [r7, #8]
 8005ec2:	785b      	ldrb	r3, [r3, #1]
 8005ec4:	2b01      	cmp	r3, #1
 8005ec6:	f040 80ce 	bne.w	8006066 <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8005eca:	68bb      	ldr	r3, [r7, #8]
 8005ecc:	699b      	ldr	r3, [r3, #24]
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d132      	bne.n	8005f38 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005ed2:	693b      	ldr	r3, [r7, #16]
 8005ed4:	015a      	lsls	r2, r3, #5
 8005ed6:	697b      	ldr	r3, [r7, #20]
 8005ed8:	4413      	add	r3, r2
 8005eda:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005ede:	691b      	ldr	r3, [r3, #16]
 8005ee0:	693a      	ldr	r2, [r7, #16]
 8005ee2:	0151      	lsls	r1, r2, #5
 8005ee4:	697a      	ldr	r2, [r7, #20]
 8005ee6:	440a      	add	r2, r1
 8005ee8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005eec:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8005ef0:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8005ef4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8005ef6:	693b      	ldr	r3, [r7, #16]
 8005ef8:	015a      	lsls	r2, r3, #5
 8005efa:	697b      	ldr	r3, [r7, #20]
 8005efc:	4413      	add	r3, r2
 8005efe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005f02:	691b      	ldr	r3, [r3, #16]
 8005f04:	693a      	ldr	r2, [r7, #16]
 8005f06:	0151      	lsls	r1, r2, #5
 8005f08:	697a      	ldr	r2, [r7, #20]
 8005f0a:	440a      	add	r2, r1
 8005f0c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005f10:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005f14:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005f16:	693b      	ldr	r3, [r7, #16]
 8005f18:	015a      	lsls	r2, r3, #5
 8005f1a:	697b      	ldr	r3, [r7, #20]
 8005f1c:	4413      	add	r3, r2
 8005f1e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005f22:	691b      	ldr	r3, [r3, #16]
 8005f24:	693a      	ldr	r2, [r7, #16]
 8005f26:	0151      	lsls	r1, r2, #5
 8005f28:	697a      	ldr	r2, [r7, #20]
 8005f2a:	440a      	add	r2, r1
 8005f2c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005f30:	0cdb      	lsrs	r3, r3, #19
 8005f32:	04db      	lsls	r3, r3, #19
 8005f34:	6113      	str	r3, [r2, #16]
 8005f36:	e04e      	b.n	8005fd6 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005f38:	693b      	ldr	r3, [r7, #16]
 8005f3a:	015a      	lsls	r2, r3, #5
 8005f3c:	697b      	ldr	r3, [r7, #20]
 8005f3e:	4413      	add	r3, r2
 8005f40:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005f44:	691b      	ldr	r3, [r3, #16]
 8005f46:	693a      	ldr	r2, [r7, #16]
 8005f48:	0151      	lsls	r1, r2, #5
 8005f4a:	697a      	ldr	r2, [r7, #20]
 8005f4c:	440a      	add	r2, r1
 8005f4e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005f52:	0cdb      	lsrs	r3, r3, #19
 8005f54:	04db      	lsls	r3, r3, #19
 8005f56:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005f58:	693b      	ldr	r3, [r7, #16]
 8005f5a:	015a      	lsls	r2, r3, #5
 8005f5c:	697b      	ldr	r3, [r7, #20]
 8005f5e:	4413      	add	r3, r2
 8005f60:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005f64:	691b      	ldr	r3, [r3, #16]
 8005f66:	693a      	ldr	r2, [r7, #16]
 8005f68:	0151      	lsls	r1, r2, #5
 8005f6a:	697a      	ldr	r2, [r7, #20]
 8005f6c:	440a      	add	r2, r1
 8005f6e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005f72:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8005f76:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8005f7a:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8005f7c:	68bb      	ldr	r3, [r7, #8]
 8005f7e:	699a      	ldr	r2, [r3, #24]
 8005f80:	68bb      	ldr	r3, [r7, #8]
 8005f82:	68db      	ldr	r3, [r3, #12]
 8005f84:	429a      	cmp	r2, r3
 8005f86:	d903      	bls.n	8005f90 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8005f88:	68bb      	ldr	r3, [r7, #8]
 8005f8a:	68da      	ldr	r2, [r3, #12]
 8005f8c:	68bb      	ldr	r3, [r7, #8]
 8005f8e:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8005f90:	693b      	ldr	r3, [r7, #16]
 8005f92:	015a      	lsls	r2, r3, #5
 8005f94:	697b      	ldr	r3, [r7, #20]
 8005f96:	4413      	add	r3, r2
 8005f98:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005f9c:	691b      	ldr	r3, [r3, #16]
 8005f9e:	693a      	ldr	r2, [r7, #16]
 8005fa0:	0151      	lsls	r1, r2, #5
 8005fa2:	697a      	ldr	r2, [r7, #20]
 8005fa4:	440a      	add	r2, r1
 8005fa6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005faa:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005fae:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8005fb0:	693b      	ldr	r3, [r7, #16]
 8005fb2:	015a      	lsls	r2, r3, #5
 8005fb4:	697b      	ldr	r3, [r7, #20]
 8005fb6:	4413      	add	r3, r2
 8005fb8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005fbc:	691a      	ldr	r2, [r3, #16]
 8005fbe:	68bb      	ldr	r3, [r7, #8]
 8005fc0:	699b      	ldr	r3, [r3, #24]
 8005fc2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005fc6:	6939      	ldr	r1, [r7, #16]
 8005fc8:	0148      	lsls	r0, r1, #5
 8005fca:	6979      	ldr	r1, [r7, #20]
 8005fcc:	4401      	add	r1, r0
 8005fce:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8005fd2:	4313      	orrs	r3, r2
 8005fd4:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8005fd6:	79fb      	ldrb	r3, [r7, #7]
 8005fd8:	2b01      	cmp	r3, #1
 8005fda:	d11e      	bne.n	800601a <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8005fdc:	68bb      	ldr	r3, [r7, #8]
 8005fde:	695b      	ldr	r3, [r3, #20]
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d009      	beq.n	8005ff8 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8005fe4:	693b      	ldr	r3, [r7, #16]
 8005fe6:	015a      	lsls	r2, r3, #5
 8005fe8:	697b      	ldr	r3, [r7, #20]
 8005fea:	4413      	add	r3, r2
 8005fec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005ff0:	461a      	mov	r2, r3
 8005ff2:	68bb      	ldr	r3, [r7, #8]
 8005ff4:	695b      	ldr	r3, [r3, #20]
 8005ff6:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005ff8:	693b      	ldr	r3, [r7, #16]
 8005ffa:	015a      	lsls	r2, r3, #5
 8005ffc:	697b      	ldr	r3, [r7, #20]
 8005ffe:	4413      	add	r3, r2
 8006000:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	693a      	ldr	r2, [r7, #16]
 8006008:	0151      	lsls	r1, r2, #5
 800600a:	697a      	ldr	r2, [r7, #20]
 800600c:	440a      	add	r2, r1
 800600e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006012:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006016:	6013      	str	r3, [r2, #0]
 8006018:	e097      	b.n	800614a <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800601a:	693b      	ldr	r3, [r7, #16]
 800601c:	015a      	lsls	r2, r3, #5
 800601e:	697b      	ldr	r3, [r7, #20]
 8006020:	4413      	add	r3, r2
 8006022:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	693a      	ldr	r2, [r7, #16]
 800602a:	0151      	lsls	r1, r2, #5
 800602c:	697a      	ldr	r2, [r7, #20]
 800602e:	440a      	add	r2, r1
 8006030:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006034:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006038:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800603a:	68bb      	ldr	r3, [r7, #8]
 800603c:	699b      	ldr	r3, [r3, #24]
 800603e:	2b00      	cmp	r3, #0
 8006040:	f000 8083 	beq.w	800614a <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8006044:	697b      	ldr	r3, [r7, #20]
 8006046:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800604a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800604c:	68bb      	ldr	r3, [r7, #8]
 800604e:	781b      	ldrb	r3, [r3, #0]
 8006050:	f003 030f 	and.w	r3, r3, #15
 8006054:	2101      	movs	r1, #1
 8006056:	fa01 f303 	lsl.w	r3, r1, r3
 800605a:	6979      	ldr	r1, [r7, #20]
 800605c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006060:	4313      	orrs	r3, r2
 8006062:	634b      	str	r3, [r1, #52]	; 0x34
 8006064:	e071      	b.n	800614a <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8006066:	693b      	ldr	r3, [r7, #16]
 8006068:	015a      	lsls	r2, r3, #5
 800606a:	697b      	ldr	r3, [r7, #20]
 800606c:	4413      	add	r3, r2
 800606e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006072:	691b      	ldr	r3, [r3, #16]
 8006074:	693a      	ldr	r2, [r7, #16]
 8006076:	0151      	lsls	r1, r2, #5
 8006078:	697a      	ldr	r2, [r7, #20]
 800607a:	440a      	add	r2, r1
 800607c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006080:	0cdb      	lsrs	r3, r3, #19
 8006082:	04db      	lsls	r3, r3, #19
 8006084:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8006086:	693b      	ldr	r3, [r7, #16]
 8006088:	015a      	lsls	r2, r3, #5
 800608a:	697b      	ldr	r3, [r7, #20]
 800608c:	4413      	add	r3, r2
 800608e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006092:	691b      	ldr	r3, [r3, #16]
 8006094:	693a      	ldr	r2, [r7, #16]
 8006096:	0151      	lsls	r1, r2, #5
 8006098:	697a      	ldr	r2, [r7, #20]
 800609a:	440a      	add	r2, r1
 800609c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80060a0:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80060a4:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80060a8:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 80060aa:	68bb      	ldr	r3, [r7, #8]
 80060ac:	699b      	ldr	r3, [r3, #24]
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d003      	beq.n	80060ba <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 80060b2:	68bb      	ldr	r3, [r7, #8]
 80060b4:	68da      	ldr	r2, [r3, #12]
 80060b6:	68bb      	ldr	r3, [r7, #8]
 80060b8:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 80060ba:	68bb      	ldr	r3, [r7, #8]
 80060bc:	68da      	ldr	r2, [r3, #12]
 80060be:	68bb      	ldr	r3, [r7, #8]
 80060c0:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80060c2:	693b      	ldr	r3, [r7, #16]
 80060c4:	015a      	lsls	r2, r3, #5
 80060c6:	697b      	ldr	r3, [r7, #20]
 80060c8:	4413      	add	r3, r2
 80060ca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80060ce:	691b      	ldr	r3, [r3, #16]
 80060d0:	693a      	ldr	r2, [r7, #16]
 80060d2:	0151      	lsls	r1, r2, #5
 80060d4:	697a      	ldr	r2, [r7, #20]
 80060d6:	440a      	add	r2, r1
 80060d8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80060dc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80060e0:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 80060e2:	693b      	ldr	r3, [r7, #16]
 80060e4:	015a      	lsls	r2, r3, #5
 80060e6:	697b      	ldr	r3, [r7, #20]
 80060e8:	4413      	add	r3, r2
 80060ea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80060ee:	691a      	ldr	r2, [r3, #16]
 80060f0:	68bb      	ldr	r3, [r7, #8]
 80060f2:	69db      	ldr	r3, [r3, #28]
 80060f4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80060f8:	6939      	ldr	r1, [r7, #16]
 80060fa:	0148      	lsls	r0, r1, #5
 80060fc:	6979      	ldr	r1, [r7, #20]
 80060fe:	4401      	add	r1, r0
 8006100:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8006104:	4313      	orrs	r3, r2
 8006106:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 8006108:	79fb      	ldrb	r3, [r7, #7]
 800610a:	2b01      	cmp	r3, #1
 800610c:	d10d      	bne.n	800612a <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800610e:	68bb      	ldr	r3, [r7, #8]
 8006110:	691b      	ldr	r3, [r3, #16]
 8006112:	2b00      	cmp	r3, #0
 8006114:	d009      	beq.n	800612a <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8006116:	68bb      	ldr	r3, [r7, #8]
 8006118:	6919      	ldr	r1, [r3, #16]
 800611a:	693b      	ldr	r3, [r7, #16]
 800611c:	015a      	lsls	r2, r3, #5
 800611e:	697b      	ldr	r3, [r7, #20]
 8006120:	4413      	add	r3, r2
 8006122:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006126:	460a      	mov	r2, r1
 8006128:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800612a:	693b      	ldr	r3, [r7, #16]
 800612c:	015a      	lsls	r2, r3, #5
 800612e:	697b      	ldr	r3, [r7, #20]
 8006130:	4413      	add	r3, r2
 8006132:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	693a      	ldr	r2, [r7, #16]
 800613a:	0151      	lsls	r1, r2, #5
 800613c:	697a      	ldr	r2, [r7, #20]
 800613e:	440a      	add	r2, r1
 8006140:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006144:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006148:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800614a:	2300      	movs	r3, #0
}
 800614c:	4618      	mov	r0, r3
 800614e:	371c      	adds	r7, #28
 8006150:	46bd      	mov	sp, r7
 8006152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006156:	4770      	bx	lr

08006158 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006158:	b480      	push	{r7}
 800615a:	b087      	sub	sp, #28
 800615c:	af00      	add	r7, sp, #0
 800615e:	6078      	str	r0, [r7, #4]
 8006160:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006162:	2300      	movs	r3, #0
 8006164:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8006166:	2300      	movs	r3, #0
 8006168:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800616e:	683b      	ldr	r3, [r7, #0]
 8006170:	785b      	ldrb	r3, [r3, #1]
 8006172:	2b01      	cmp	r3, #1
 8006174:	d14a      	bne.n	800620c <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006176:	683b      	ldr	r3, [r7, #0]
 8006178:	781b      	ldrb	r3, [r3, #0]
 800617a:	015a      	lsls	r2, r3, #5
 800617c:	693b      	ldr	r3, [r7, #16]
 800617e:	4413      	add	r3, r2
 8006180:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800618a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800618e:	f040 8086 	bne.w	800629e <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8006192:	683b      	ldr	r3, [r7, #0]
 8006194:	781b      	ldrb	r3, [r3, #0]
 8006196:	015a      	lsls	r2, r3, #5
 8006198:	693b      	ldr	r3, [r7, #16]
 800619a:	4413      	add	r3, r2
 800619c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	683a      	ldr	r2, [r7, #0]
 80061a4:	7812      	ldrb	r2, [r2, #0]
 80061a6:	0151      	lsls	r1, r2, #5
 80061a8:	693a      	ldr	r2, [r7, #16]
 80061aa:	440a      	add	r2, r1
 80061ac:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80061b0:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80061b4:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 80061b6:	683b      	ldr	r3, [r7, #0]
 80061b8:	781b      	ldrb	r3, [r3, #0]
 80061ba:	015a      	lsls	r2, r3, #5
 80061bc:	693b      	ldr	r3, [r7, #16]
 80061be:	4413      	add	r3, r2
 80061c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	683a      	ldr	r2, [r7, #0]
 80061c8:	7812      	ldrb	r2, [r2, #0]
 80061ca:	0151      	lsls	r1, r2, #5
 80061cc:	693a      	ldr	r2, [r7, #16]
 80061ce:	440a      	add	r2, r1
 80061d0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80061d4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80061d8:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	3301      	adds	r3, #1
 80061de:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	f242 7210 	movw	r2, #10000	; 0x2710
 80061e6:	4293      	cmp	r3, r2
 80061e8:	d902      	bls.n	80061f0 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 80061ea:	2301      	movs	r3, #1
 80061ec:	75fb      	strb	r3, [r7, #23]
          break;
 80061ee:	e056      	b.n	800629e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 80061f0:	683b      	ldr	r3, [r7, #0]
 80061f2:	781b      	ldrb	r3, [r3, #0]
 80061f4:	015a      	lsls	r2, r3, #5
 80061f6:	693b      	ldr	r3, [r7, #16]
 80061f8:	4413      	add	r3, r2
 80061fa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006204:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006208:	d0e7      	beq.n	80061da <USB_EPStopXfer+0x82>
 800620a:	e048      	b.n	800629e <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800620c:	683b      	ldr	r3, [r7, #0]
 800620e:	781b      	ldrb	r3, [r3, #0]
 8006210:	015a      	lsls	r2, r3, #5
 8006212:	693b      	ldr	r3, [r7, #16]
 8006214:	4413      	add	r3, r2
 8006216:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006220:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006224:	d13b      	bne.n	800629e <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8006226:	683b      	ldr	r3, [r7, #0]
 8006228:	781b      	ldrb	r3, [r3, #0]
 800622a:	015a      	lsls	r2, r3, #5
 800622c:	693b      	ldr	r3, [r7, #16]
 800622e:	4413      	add	r3, r2
 8006230:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	683a      	ldr	r2, [r7, #0]
 8006238:	7812      	ldrb	r2, [r2, #0]
 800623a:	0151      	lsls	r1, r2, #5
 800623c:	693a      	ldr	r2, [r7, #16]
 800623e:	440a      	add	r2, r1
 8006240:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006244:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8006248:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800624a:	683b      	ldr	r3, [r7, #0]
 800624c:	781b      	ldrb	r3, [r3, #0]
 800624e:	015a      	lsls	r2, r3, #5
 8006250:	693b      	ldr	r3, [r7, #16]
 8006252:	4413      	add	r3, r2
 8006254:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	683a      	ldr	r2, [r7, #0]
 800625c:	7812      	ldrb	r2, [r2, #0]
 800625e:	0151      	lsls	r1, r2, #5
 8006260:	693a      	ldr	r2, [r7, #16]
 8006262:	440a      	add	r2, r1
 8006264:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006268:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800626c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	3301      	adds	r3, #1
 8006272:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	f242 7210 	movw	r2, #10000	; 0x2710
 800627a:	4293      	cmp	r3, r2
 800627c:	d902      	bls.n	8006284 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800627e:	2301      	movs	r3, #1
 8006280:	75fb      	strb	r3, [r7, #23]
          break;
 8006282:	e00c      	b.n	800629e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8006284:	683b      	ldr	r3, [r7, #0]
 8006286:	781b      	ldrb	r3, [r3, #0]
 8006288:	015a      	lsls	r2, r3, #5
 800628a:	693b      	ldr	r3, [r7, #16]
 800628c:	4413      	add	r3, r2
 800628e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006298:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800629c:	d0e7      	beq.n	800626e <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800629e:	7dfb      	ldrb	r3, [r7, #23]
}
 80062a0:	4618      	mov	r0, r3
 80062a2:	371c      	adds	r7, #28
 80062a4:	46bd      	mov	sp, r7
 80062a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062aa:	4770      	bx	lr

080062ac <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80062ac:	b480      	push	{r7}
 80062ae:	b089      	sub	sp, #36	; 0x24
 80062b0:	af00      	add	r7, sp, #0
 80062b2:	60f8      	str	r0, [r7, #12]
 80062b4:	60b9      	str	r1, [r7, #8]
 80062b6:	4611      	mov	r1, r2
 80062b8:	461a      	mov	r2, r3
 80062ba:	460b      	mov	r3, r1
 80062bc:	71fb      	strb	r3, [r7, #7]
 80062be:	4613      	mov	r3, r2
 80062c0:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80062c6:	68bb      	ldr	r3, [r7, #8]
 80062c8:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80062ca:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d123      	bne.n	800631a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80062d2:	88bb      	ldrh	r3, [r7, #4]
 80062d4:	3303      	adds	r3, #3
 80062d6:	089b      	lsrs	r3, r3, #2
 80062d8:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80062da:	2300      	movs	r3, #0
 80062dc:	61bb      	str	r3, [r7, #24]
 80062de:	e018      	b.n	8006312 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80062e0:	79fb      	ldrb	r3, [r7, #7]
 80062e2:	031a      	lsls	r2, r3, #12
 80062e4:	697b      	ldr	r3, [r7, #20]
 80062e6:	4413      	add	r3, r2
 80062e8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80062ec:	461a      	mov	r2, r3
 80062ee:	69fb      	ldr	r3, [r7, #28]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	6013      	str	r3, [r2, #0]
      pSrc++;
 80062f4:	69fb      	ldr	r3, [r7, #28]
 80062f6:	3301      	adds	r3, #1
 80062f8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80062fa:	69fb      	ldr	r3, [r7, #28]
 80062fc:	3301      	adds	r3, #1
 80062fe:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006300:	69fb      	ldr	r3, [r7, #28]
 8006302:	3301      	adds	r3, #1
 8006304:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006306:	69fb      	ldr	r3, [r7, #28]
 8006308:	3301      	adds	r3, #1
 800630a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800630c:	69bb      	ldr	r3, [r7, #24]
 800630e:	3301      	adds	r3, #1
 8006310:	61bb      	str	r3, [r7, #24]
 8006312:	69ba      	ldr	r2, [r7, #24]
 8006314:	693b      	ldr	r3, [r7, #16]
 8006316:	429a      	cmp	r2, r3
 8006318:	d3e2      	bcc.n	80062e0 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800631a:	2300      	movs	r3, #0
}
 800631c:	4618      	mov	r0, r3
 800631e:	3724      	adds	r7, #36	; 0x24
 8006320:	46bd      	mov	sp, r7
 8006322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006326:	4770      	bx	lr

08006328 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8006328:	b480      	push	{r7}
 800632a:	b08b      	sub	sp, #44	; 0x2c
 800632c:	af00      	add	r7, sp, #0
 800632e:	60f8      	str	r0, [r7, #12]
 8006330:	60b9      	str	r1, [r7, #8]
 8006332:	4613      	mov	r3, r2
 8006334:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800633a:	68bb      	ldr	r3, [r7, #8]
 800633c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800633e:	88fb      	ldrh	r3, [r7, #6]
 8006340:	089b      	lsrs	r3, r3, #2
 8006342:	b29b      	uxth	r3, r3
 8006344:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8006346:	88fb      	ldrh	r3, [r7, #6]
 8006348:	f003 0303 	and.w	r3, r3, #3
 800634c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800634e:	2300      	movs	r3, #0
 8006350:	623b      	str	r3, [r7, #32]
 8006352:	e014      	b.n	800637e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8006354:	69bb      	ldr	r3, [r7, #24]
 8006356:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800635a:	681a      	ldr	r2, [r3, #0]
 800635c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800635e:	601a      	str	r2, [r3, #0]
    pDest++;
 8006360:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006362:	3301      	adds	r3, #1
 8006364:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8006366:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006368:	3301      	adds	r3, #1
 800636a:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800636c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800636e:	3301      	adds	r3, #1
 8006370:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8006372:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006374:	3301      	adds	r3, #1
 8006376:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8006378:	6a3b      	ldr	r3, [r7, #32]
 800637a:	3301      	adds	r3, #1
 800637c:	623b      	str	r3, [r7, #32]
 800637e:	6a3a      	ldr	r2, [r7, #32]
 8006380:	697b      	ldr	r3, [r7, #20]
 8006382:	429a      	cmp	r2, r3
 8006384:	d3e6      	bcc.n	8006354 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8006386:	8bfb      	ldrh	r3, [r7, #30]
 8006388:	2b00      	cmp	r3, #0
 800638a:	d01e      	beq.n	80063ca <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800638c:	2300      	movs	r3, #0
 800638e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8006390:	69bb      	ldr	r3, [r7, #24]
 8006392:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006396:	461a      	mov	r2, r3
 8006398:	f107 0310 	add.w	r3, r7, #16
 800639c:	6812      	ldr	r2, [r2, #0]
 800639e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80063a0:	693a      	ldr	r2, [r7, #16]
 80063a2:	6a3b      	ldr	r3, [r7, #32]
 80063a4:	b2db      	uxtb	r3, r3
 80063a6:	00db      	lsls	r3, r3, #3
 80063a8:	fa22 f303 	lsr.w	r3, r2, r3
 80063ac:	b2da      	uxtb	r2, r3
 80063ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063b0:	701a      	strb	r2, [r3, #0]
      i++;
 80063b2:	6a3b      	ldr	r3, [r7, #32]
 80063b4:	3301      	adds	r3, #1
 80063b6:	623b      	str	r3, [r7, #32]
      pDest++;
 80063b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063ba:	3301      	adds	r3, #1
 80063bc:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 80063be:	8bfb      	ldrh	r3, [r7, #30]
 80063c0:	3b01      	subs	r3, #1
 80063c2:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80063c4:	8bfb      	ldrh	r3, [r7, #30]
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d1ea      	bne.n	80063a0 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80063ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80063cc:	4618      	mov	r0, r3
 80063ce:	372c      	adds	r7, #44	; 0x2c
 80063d0:	46bd      	mov	sp, r7
 80063d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d6:	4770      	bx	lr

080063d8 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80063d8:	b480      	push	{r7}
 80063da:	b085      	sub	sp, #20
 80063dc:	af00      	add	r7, sp, #0
 80063de:	6078      	str	r0, [r7, #4]
 80063e0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80063e6:	683b      	ldr	r3, [r7, #0]
 80063e8:	781b      	ldrb	r3, [r3, #0]
 80063ea:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80063ec:	683b      	ldr	r3, [r7, #0]
 80063ee:	785b      	ldrb	r3, [r3, #1]
 80063f0:	2b01      	cmp	r3, #1
 80063f2:	d12c      	bne.n	800644e <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80063f4:	68bb      	ldr	r3, [r7, #8]
 80063f6:	015a      	lsls	r2, r3, #5
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	4413      	add	r3, r2
 80063fc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	2b00      	cmp	r3, #0
 8006404:	db12      	blt.n	800642c <USB_EPSetStall+0x54>
 8006406:	68bb      	ldr	r3, [r7, #8]
 8006408:	2b00      	cmp	r3, #0
 800640a:	d00f      	beq.n	800642c <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800640c:	68bb      	ldr	r3, [r7, #8]
 800640e:	015a      	lsls	r2, r3, #5
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	4413      	add	r3, r2
 8006414:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	68ba      	ldr	r2, [r7, #8]
 800641c:	0151      	lsls	r1, r2, #5
 800641e:	68fa      	ldr	r2, [r7, #12]
 8006420:	440a      	add	r2, r1
 8006422:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006426:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800642a:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800642c:	68bb      	ldr	r3, [r7, #8]
 800642e:	015a      	lsls	r2, r3, #5
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	4413      	add	r3, r2
 8006434:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	68ba      	ldr	r2, [r7, #8]
 800643c:	0151      	lsls	r1, r2, #5
 800643e:	68fa      	ldr	r2, [r7, #12]
 8006440:	440a      	add	r2, r1
 8006442:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006446:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800644a:	6013      	str	r3, [r2, #0]
 800644c:	e02b      	b.n	80064a6 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800644e:	68bb      	ldr	r3, [r7, #8]
 8006450:	015a      	lsls	r2, r3, #5
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	4413      	add	r3, r2
 8006456:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	2b00      	cmp	r3, #0
 800645e:	db12      	blt.n	8006486 <USB_EPSetStall+0xae>
 8006460:	68bb      	ldr	r3, [r7, #8]
 8006462:	2b00      	cmp	r3, #0
 8006464:	d00f      	beq.n	8006486 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8006466:	68bb      	ldr	r3, [r7, #8]
 8006468:	015a      	lsls	r2, r3, #5
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	4413      	add	r3, r2
 800646e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	68ba      	ldr	r2, [r7, #8]
 8006476:	0151      	lsls	r1, r2, #5
 8006478:	68fa      	ldr	r2, [r7, #12]
 800647a:	440a      	add	r2, r1
 800647c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006480:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006484:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8006486:	68bb      	ldr	r3, [r7, #8]
 8006488:	015a      	lsls	r2, r3, #5
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	4413      	add	r3, r2
 800648e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	68ba      	ldr	r2, [r7, #8]
 8006496:	0151      	lsls	r1, r2, #5
 8006498:	68fa      	ldr	r2, [r7, #12]
 800649a:	440a      	add	r2, r1
 800649c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80064a0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80064a4:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80064a6:	2300      	movs	r3, #0
}
 80064a8:	4618      	mov	r0, r3
 80064aa:	3714      	adds	r7, #20
 80064ac:	46bd      	mov	sp, r7
 80064ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b2:	4770      	bx	lr

080064b4 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80064b4:	b480      	push	{r7}
 80064b6:	b085      	sub	sp, #20
 80064b8:	af00      	add	r7, sp, #0
 80064ba:	6078      	str	r0, [r7, #4]
 80064bc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80064c2:	683b      	ldr	r3, [r7, #0]
 80064c4:	781b      	ldrb	r3, [r3, #0]
 80064c6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80064c8:	683b      	ldr	r3, [r7, #0]
 80064ca:	785b      	ldrb	r3, [r3, #1]
 80064cc:	2b01      	cmp	r3, #1
 80064ce:	d128      	bne.n	8006522 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80064d0:	68bb      	ldr	r3, [r7, #8]
 80064d2:	015a      	lsls	r2, r3, #5
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	4413      	add	r3, r2
 80064d8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	68ba      	ldr	r2, [r7, #8]
 80064e0:	0151      	lsls	r1, r2, #5
 80064e2:	68fa      	ldr	r2, [r7, #12]
 80064e4:	440a      	add	r2, r1
 80064e6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80064ea:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80064ee:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80064f0:	683b      	ldr	r3, [r7, #0]
 80064f2:	791b      	ldrb	r3, [r3, #4]
 80064f4:	2b03      	cmp	r3, #3
 80064f6:	d003      	beq.n	8006500 <USB_EPClearStall+0x4c>
 80064f8:	683b      	ldr	r3, [r7, #0]
 80064fa:	791b      	ldrb	r3, [r3, #4]
 80064fc:	2b02      	cmp	r3, #2
 80064fe:	d138      	bne.n	8006572 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006500:	68bb      	ldr	r3, [r7, #8]
 8006502:	015a      	lsls	r2, r3, #5
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	4413      	add	r3, r2
 8006508:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	68ba      	ldr	r2, [r7, #8]
 8006510:	0151      	lsls	r1, r2, #5
 8006512:	68fa      	ldr	r2, [r7, #12]
 8006514:	440a      	add	r2, r1
 8006516:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800651a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800651e:	6013      	str	r3, [r2, #0]
 8006520:	e027      	b.n	8006572 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8006522:	68bb      	ldr	r3, [r7, #8]
 8006524:	015a      	lsls	r2, r3, #5
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	4413      	add	r3, r2
 800652a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	68ba      	ldr	r2, [r7, #8]
 8006532:	0151      	lsls	r1, r2, #5
 8006534:	68fa      	ldr	r2, [r7, #12]
 8006536:	440a      	add	r2, r1
 8006538:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800653c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006540:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006542:	683b      	ldr	r3, [r7, #0]
 8006544:	791b      	ldrb	r3, [r3, #4]
 8006546:	2b03      	cmp	r3, #3
 8006548:	d003      	beq.n	8006552 <USB_EPClearStall+0x9e>
 800654a:	683b      	ldr	r3, [r7, #0]
 800654c:	791b      	ldrb	r3, [r3, #4]
 800654e:	2b02      	cmp	r3, #2
 8006550:	d10f      	bne.n	8006572 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006552:	68bb      	ldr	r3, [r7, #8]
 8006554:	015a      	lsls	r2, r3, #5
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	4413      	add	r3, r2
 800655a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	68ba      	ldr	r2, [r7, #8]
 8006562:	0151      	lsls	r1, r2, #5
 8006564:	68fa      	ldr	r2, [r7, #12]
 8006566:	440a      	add	r2, r1
 8006568:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800656c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006570:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8006572:	2300      	movs	r3, #0
}
 8006574:	4618      	mov	r0, r3
 8006576:	3714      	adds	r7, #20
 8006578:	46bd      	mov	sp, r7
 800657a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800657e:	4770      	bx	lr

08006580 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8006580:	b480      	push	{r7}
 8006582:	b085      	sub	sp, #20
 8006584:	af00      	add	r7, sp, #0
 8006586:	6078      	str	r0, [r7, #4]
 8006588:	460b      	mov	r3, r1
 800658a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	68fa      	ldr	r2, [r7, #12]
 800659a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800659e:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80065a2:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80065aa:	681a      	ldr	r2, [r3, #0]
 80065ac:	78fb      	ldrb	r3, [r7, #3]
 80065ae:	011b      	lsls	r3, r3, #4
 80065b0:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 80065b4:	68f9      	ldr	r1, [r7, #12]
 80065b6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80065ba:	4313      	orrs	r3, r2
 80065bc:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 80065be:	2300      	movs	r3, #0
}
 80065c0:	4618      	mov	r0, r3
 80065c2:	3714      	adds	r7, #20
 80065c4:	46bd      	mov	sp, r7
 80065c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ca:	4770      	bx	lr

080065cc <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 80065cc:	b480      	push	{r7}
 80065ce:	b085      	sub	sp, #20
 80065d0:	af00      	add	r7, sp, #0
 80065d2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	68fa      	ldr	r2, [r7, #12]
 80065e2:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80065e6:	f023 0303 	bic.w	r3, r3, #3
 80065ea:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80065f2:	685b      	ldr	r3, [r3, #4]
 80065f4:	68fa      	ldr	r2, [r7, #12]
 80065f6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80065fa:	f023 0302 	bic.w	r3, r3, #2
 80065fe:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006600:	2300      	movs	r3, #0
}
 8006602:	4618      	mov	r0, r3
 8006604:	3714      	adds	r7, #20
 8006606:	46bd      	mov	sp, r7
 8006608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800660c:	4770      	bx	lr

0800660e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800660e:	b480      	push	{r7}
 8006610:	b085      	sub	sp, #20
 8006612:	af00      	add	r7, sp, #0
 8006614:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	68fa      	ldr	r2, [r7, #12]
 8006624:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8006628:	f023 0303 	bic.w	r3, r3, #3
 800662c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006634:	685b      	ldr	r3, [r3, #4]
 8006636:	68fa      	ldr	r2, [r7, #12]
 8006638:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800663c:	f043 0302 	orr.w	r3, r3, #2
 8006640:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006642:	2300      	movs	r3, #0
}
 8006644:	4618      	mov	r0, r3
 8006646:	3714      	adds	r7, #20
 8006648:	46bd      	mov	sp, r7
 800664a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800664e:	4770      	bx	lr

08006650 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8006650:	b480      	push	{r7}
 8006652:	b085      	sub	sp, #20
 8006654:	af00      	add	r7, sp, #0
 8006656:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	695b      	ldr	r3, [r3, #20]
 800665c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	699b      	ldr	r3, [r3, #24]
 8006662:	68fa      	ldr	r2, [r7, #12]
 8006664:	4013      	ands	r3, r2
 8006666:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8006668:	68fb      	ldr	r3, [r7, #12]
}
 800666a:	4618      	mov	r0, r3
 800666c:	3714      	adds	r7, #20
 800666e:	46bd      	mov	sp, r7
 8006670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006674:	4770      	bx	lr

08006676 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8006676:	b480      	push	{r7}
 8006678:	b085      	sub	sp, #20
 800667a:	af00      	add	r7, sp, #0
 800667c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006688:	699b      	ldr	r3, [r3, #24]
 800668a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006692:	69db      	ldr	r3, [r3, #28]
 8006694:	68ba      	ldr	r2, [r7, #8]
 8006696:	4013      	ands	r3, r2
 8006698:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800669a:	68bb      	ldr	r3, [r7, #8]
 800669c:	0c1b      	lsrs	r3, r3, #16
}
 800669e:	4618      	mov	r0, r3
 80066a0:	3714      	adds	r7, #20
 80066a2:	46bd      	mov	sp, r7
 80066a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a8:	4770      	bx	lr

080066aa <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80066aa:	b480      	push	{r7}
 80066ac:	b085      	sub	sp, #20
 80066ae:	af00      	add	r7, sp, #0
 80066b0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80066bc:	699b      	ldr	r3, [r3, #24]
 80066be:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80066c6:	69db      	ldr	r3, [r3, #28]
 80066c8:	68ba      	ldr	r2, [r7, #8]
 80066ca:	4013      	ands	r3, r2
 80066cc:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80066ce:	68bb      	ldr	r3, [r7, #8]
 80066d0:	b29b      	uxth	r3, r3
}
 80066d2:	4618      	mov	r0, r3
 80066d4:	3714      	adds	r7, #20
 80066d6:	46bd      	mov	sp, r7
 80066d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066dc:	4770      	bx	lr

080066de <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80066de:	b480      	push	{r7}
 80066e0:	b085      	sub	sp, #20
 80066e2:	af00      	add	r7, sp, #0
 80066e4:	6078      	str	r0, [r7, #4]
 80066e6:	460b      	mov	r3, r1
 80066e8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80066ee:	78fb      	ldrb	r3, [r7, #3]
 80066f0:	015a      	lsls	r2, r3, #5
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	4413      	add	r3, r2
 80066f6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80066fa:	689b      	ldr	r3, [r3, #8]
 80066fc:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006704:	695b      	ldr	r3, [r3, #20]
 8006706:	68ba      	ldr	r2, [r7, #8]
 8006708:	4013      	ands	r3, r2
 800670a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800670c:	68bb      	ldr	r3, [r7, #8]
}
 800670e:	4618      	mov	r0, r3
 8006710:	3714      	adds	r7, #20
 8006712:	46bd      	mov	sp, r7
 8006714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006718:	4770      	bx	lr

0800671a <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800671a:	b480      	push	{r7}
 800671c:	b087      	sub	sp, #28
 800671e:	af00      	add	r7, sp, #0
 8006720:	6078      	str	r0, [r7, #4]
 8006722:	460b      	mov	r3, r1
 8006724:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800672a:	697b      	ldr	r3, [r7, #20]
 800672c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006730:	691b      	ldr	r3, [r3, #16]
 8006732:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8006734:	697b      	ldr	r3, [r7, #20]
 8006736:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800673a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800673c:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800673e:	78fb      	ldrb	r3, [r7, #3]
 8006740:	f003 030f 	and.w	r3, r3, #15
 8006744:	68fa      	ldr	r2, [r7, #12]
 8006746:	fa22 f303 	lsr.w	r3, r2, r3
 800674a:	01db      	lsls	r3, r3, #7
 800674c:	b2db      	uxtb	r3, r3
 800674e:	693a      	ldr	r2, [r7, #16]
 8006750:	4313      	orrs	r3, r2
 8006752:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8006754:	78fb      	ldrb	r3, [r7, #3]
 8006756:	015a      	lsls	r2, r3, #5
 8006758:	697b      	ldr	r3, [r7, #20]
 800675a:	4413      	add	r3, r2
 800675c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006760:	689b      	ldr	r3, [r3, #8]
 8006762:	693a      	ldr	r2, [r7, #16]
 8006764:	4013      	ands	r3, r2
 8006766:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006768:	68bb      	ldr	r3, [r7, #8]
}
 800676a:	4618      	mov	r0, r3
 800676c:	371c      	adds	r7, #28
 800676e:	46bd      	mov	sp, r7
 8006770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006774:	4770      	bx	lr

08006776 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8006776:	b480      	push	{r7}
 8006778:	b083      	sub	sp, #12
 800677a:	af00      	add	r7, sp, #0
 800677c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	695b      	ldr	r3, [r3, #20]
 8006782:	f003 0301 	and.w	r3, r3, #1
}
 8006786:	4618      	mov	r0, r3
 8006788:	370c      	adds	r7, #12
 800678a:	46bd      	mov	sp, r7
 800678c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006790:	4770      	bx	lr

08006792 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8006792:	b480      	push	{r7}
 8006794:	b085      	sub	sp, #20
 8006796:	af00      	add	r7, sp, #0
 8006798:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	68fa      	ldr	r2, [r7, #12]
 80067a8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80067ac:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80067b0:	f023 0307 	bic.w	r3, r3, #7
 80067b4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80067bc:	685b      	ldr	r3, [r3, #4]
 80067be:	68fa      	ldr	r2, [r7, #12]
 80067c0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80067c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80067c8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80067ca:	2300      	movs	r3, #0
}
 80067cc:	4618      	mov	r0, r3
 80067ce:	3714      	adds	r7, #20
 80067d0:	46bd      	mov	sp, r7
 80067d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067d6:	4770      	bx	lr

080067d8 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 80067d8:	b480      	push	{r7}
 80067da:	b087      	sub	sp, #28
 80067dc:	af00      	add	r7, sp, #0
 80067de:	60f8      	str	r0, [r7, #12]
 80067e0:	460b      	mov	r3, r1
 80067e2:	607a      	str	r2, [r7, #4]
 80067e4:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	333c      	adds	r3, #60	; 0x3c
 80067ee:	3304      	adds	r3, #4
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80067f4:	693b      	ldr	r3, [r7, #16]
 80067f6:	4a26      	ldr	r2, [pc, #152]	; (8006890 <USB_EP0_OutStart+0xb8>)
 80067f8:	4293      	cmp	r3, r2
 80067fa:	d90a      	bls.n	8006812 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80067fc:	697b      	ldr	r3, [r7, #20]
 80067fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006808:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800680c:	d101      	bne.n	8006812 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800680e:	2300      	movs	r3, #0
 8006810:	e037      	b.n	8006882 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8006812:	697b      	ldr	r3, [r7, #20]
 8006814:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006818:	461a      	mov	r2, r3
 800681a:	2300      	movs	r3, #0
 800681c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800681e:	697b      	ldr	r3, [r7, #20]
 8006820:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006824:	691b      	ldr	r3, [r3, #16]
 8006826:	697a      	ldr	r2, [r7, #20]
 8006828:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800682c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006830:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8006832:	697b      	ldr	r3, [r7, #20]
 8006834:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006838:	691b      	ldr	r3, [r3, #16]
 800683a:	697a      	ldr	r2, [r7, #20]
 800683c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006840:	f043 0318 	orr.w	r3, r3, #24
 8006844:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8006846:	697b      	ldr	r3, [r7, #20]
 8006848:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800684c:	691b      	ldr	r3, [r3, #16]
 800684e:	697a      	ldr	r2, [r7, #20]
 8006850:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006854:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8006858:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800685a:	7afb      	ldrb	r3, [r7, #11]
 800685c:	2b01      	cmp	r3, #1
 800685e:	d10f      	bne.n	8006880 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8006860:	697b      	ldr	r3, [r7, #20]
 8006862:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006866:	461a      	mov	r2, r3
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800686c:	697b      	ldr	r3, [r7, #20]
 800686e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	697a      	ldr	r2, [r7, #20]
 8006876:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800687a:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800687e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006880:	2300      	movs	r3, #0
}
 8006882:	4618      	mov	r0, r3
 8006884:	371c      	adds	r7, #28
 8006886:	46bd      	mov	sp, r7
 8006888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800688c:	4770      	bx	lr
 800688e:	bf00      	nop
 8006890:	4f54300a 	.word	0x4f54300a

08006894 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006894:	b480      	push	{r7}
 8006896:	b085      	sub	sp, #20
 8006898:	af00      	add	r7, sp, #0
 800689a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800689c:	2300      	movs	r3, #0
 800689e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	3301      	adds	r3, #1
 80068a4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	4a13      	ldr	r2, [pc, #76]	; (80068f8 <USB_CoreReset+0x64>)
 80068aa:	4293      	cmp	r3, r2
 80068ac:	d901      	bls.n	80068b2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80068ae:	2303      	movs	r3, #3
 80068b0:	e01b      	b.n	80068ea <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	691b      	ldr	r3, [r3, #16]
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	daf2      	bge.n	80068a0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80068ba:	2300      	movs	r3, #0
 80068bc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	691b      	ldr	r3, [r3, #16]
 80068c2:	f043 0201 	orr.w	r2, r3, #1
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	3301      	adds	r3, #1
 80068ce:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	4a09      	ldr	r2, [pc, #36]	; (80068f8 <USB_CoreReset+0x64>)
 80068d4:	4293      	cmp	r3, r2
 80068d6:	d901      	bls.n	80068dc <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80068d8:	2303      	movs	r3, #3
 80068da:	e006      	b.n	80068ea <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	691b      	ldr	r3, [r3, #16]
 80068e0:	f003 0301 	and.w	r3, r3, #1
 80068e4:	2b01      	cmp	r3, #1
 80068e6:	d0f0      	beq.n	80068ca <USB_CoreReset+0x36>

  return HAL_OK;
 80068e8:	2300      	movs	r3, #0
}
 80068ea:	4618      	mov	r0, r3
 80068ec:	3714      	adds	r7, #20
 80068ee:	46bd      	mov	sp, r7
 80068f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f4:	4770      	bx	lr
 80068f6:	bf00      	nop
 80068f8:	00030d40 	.word	0x00030d40

080068fc <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80068fc:	b580      	push	{r7, lr}
 80068fe:	b084      	sub	sp, #16
 8006900:	af00      	add	r7, sp, #0
 8006902:	6078      	str	r0, [r7, #4]
 8006904:	460b      	mov	r3, r1
 8006906:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8006908:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800690c:	f002 fc8a 	bl	8009224 <USBD_static_malloc>
 8006910:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	2b00      	cmp	r3, #0
 8006916:	d109      	bne.n	800692c <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	32b0      	adds	r2, #176	; 0xb0
 8006922:	2100      	movs	r1, #0
 8006924:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8006928:	2302      	movs	r3, #2
 800692a:	e0d4      	b.n	8006ad6 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800692c:	f44f 7207 	mov.w	r2, #540	; 0x21c
 8006930:	2100      	movs	r1, #0
 8006932:	68f8      	ldr	r0, [r7, #12]
 8006934:	f002 fcf2 	bl	800931c <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	32b0      	adds	r2, #176	; 0xb0
 8006942:	68f9      	ldr	r1, [r7, #12]
 8006944:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	32b0      	adds	r2, #176	; 0xb0
 8006952:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	7c1b      	ldrb	r3, [r3, #16]
 8006960:	2b00      	cmp	r3, #0
 8006962:	d138      	bne.n	80069d6 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8006964:	4b5e      	ldr	r3, [pc, #376]	; (8006ae0 <USBD_CDC_Init+0x1e4>)
 8006966:	7819      	ldrb	r1, [r3, #0]
 8006968:	f44f 7300 	mov.w	r3, #512	; 0x200
 800696c:	2202      	movs	r2, #2
 800696e:	6878      	ldr	r0, [r7, #4]
 8006970:	f002 fb35 	bl	8008fde <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8006974:	4b5a      	ldr	r3, [pc, #360]	; (8006ae0 <USBD_CDC_Init+0x1e4>)
 8006976:	781b      	ldrb	r3, [r3, #0]
 8006978:	f003 020f 	and.w	r2, r3, #15
 800697c:	6879      	ldr	r1, [r7, #4]
 800697e:	4613      	mov	r3, r2
 8006980:	009b      	lsls	r3, r3, #2
 8006982:	4413      	add	r3, r2
 8006984:	009b      	lsls	r3, r3, #2
 8006986:	440b      	add	r3, r1
 8006988:	3324      	adds	r3, #36	; 0x24
 800698a:	2201      	movs	r2, #1
 800698c:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800698e:	4b55      	ldr	r3, [pc, #340]	; (8006ae4 <USBD_CDC_Init+0x1e8>)
 8006990:	7819      	ldrb	r1, [r3, #0]
 8006992:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006996:	2202      	movs	r2, #2
 8006998:	6878      	ldr	r0, [r7, #4]
 800699a:	f002 fb20 	bl	8008fde <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800699e:	4b51      	ldr	r3, [pc, #324]	; (8006ae4 <USBD_CDC_Init+0x1e8>)
 80069a0:	781b      	ldrb	r3, [r3, #0]
 80069a2:	f003 020f 	and.w	r2, r3, #15
 80069a6:	6879      	ldr	r1, [r7, #4]
 80069a8:	4613      	mov	r3, r2
 80069aa:	009b      	lsls	r3, r3, #2
 80069ac:	4413      	add	r3, r2
 80069ae:	009b      	lsls	r3, r3, #2
 80069b0:	440b      	add	r3, r1
 80069b2:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80069b6:	2201      	movs	r2, #1
 80069b8:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80069ba:	4b4b      	ldr	r3, [pc, #300]	; (8006ae8 <USBD_CDC_Init+0x1ec>)
 80069bc:	781b      	ldrb	r3, [r3, #0]
 80069be:	f003 020f 	and.w	r2, r3, #15
 80069c2:	6879      	ldr	r1, [r7, #4]
 80069c4:	4613      	mov	r3, r2
 80069c6:	009b      	lsls	r3, r3, #2
 80069c8:	4413      	add	r3, r2
 80069ca:	009b      	lsls	r3, r3, #2
 80069cc:	440b      	add	r3, r1
 80069ce:	3326      	adds	r3, #38	; 0x26
 80069d0:	2210      	movs	r2, #16
 80069d2:	801a      	strh	r2, [r3, #0]
 80069d4:	e035      	b.n	8006a42 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80069d6:	4b42      	ldr	r3, [pc, #264]	; (8006ae0 <USBD_CDC_Init+0x1e4>)
 80069d8:	7819      	ldrb	r1, [r3, #0]
 80069da:	2340      	movs	r3, #64	; 0x40
 80069dc:	2202      	movs	r2, #2
 80069de:	6878      	ldr	r0, [r7, #4]
 80069e0:	f002 fafd 	bl	8008fde <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80069e4:	4b3e      	ldr	r3, [pc, #248]	; (8006ae0 <USBD_CDC_Init+0x1e4>)
 80069e6:	781b      	ldrb	r3, [r3, #0]
 80069e8:	f003 020f 	and.w	r2, r3, #15
 80069ec:	6879      	ldr	r1, [r7, #4]
 80069ee:	4613      	mov	r3, r2
 80069f0:	009b      	lsls	r3, r3, #2
 80069f2:	4413      	add	r3, r2
 80069f4:	009b      	lsls	r3, r3, #2
 80069f6:	440b      	add	r3, r1
 80069f8:	3324      	adds	r3, #36	; 0x24
 80069fa:	2201      	movs	r2, #1
 80069fc:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80069fe:	4b39      	ldr	r3, [pc, #228]	; (8006ae4 <USBD_CDC_Init+0x1e8>)
 8006a00:	7819      	ldrb	r1, [r3, #0]
 8006a02:	2340      	movs	r3, #64	; 0x40
 8006a04:	2202      	movs	r2, #2
 8006a06:	6878      	ldr	r0, [r7, #4]
 8006a08:	f002 fae9 	bl	8008fde <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8006a0c:	4b35      	ldr	r3, [pc, #212]	; (8006ae4 <USBD_CDC_Init+0x1e8>)
 8006a0e:	781b      	ldrb	r3, [r3, #0]
 8006a10:	f003 020f 	and.w	r2, r3, #15
 8006a14:	6879      	ldr	r1, [r7, #4]
 8006a16:	4613      	mov	r3, r2
 8006a18:	009b      	lsls	r3, r3, #2
 8006a1a:	4413      	add	r3, r2
 8006a1c:	009b      	lsls	r3, r3, #2
 8006a1e:	440b      	add	r3, r1
 8006a20:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8006a24:	2201      	movs	r2, #1
 8006a26:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8006a28:	4b2f      	ldr	r3, [pc, #188]	; (8006ae8 <USBD_CDC_Init+0x1ec>)
 8006a2a:	781b      	ldrb	r3, [r3, #0]
 8006a2c:	f003 020f 	and.w	r2, r3, #15
 8006a30:	6879      	ldr	r1, [r7, #4]
 8006a32:	4613      	mov	r3, r2
 8006a34:	009b      	lsls	r3, r3, #2
 8006a36:	4413      	add	r3, r2
 8006a38:	009b      	lsls	r3, r3, #2
 8006a3a:	440b      	add	r3, r1
 8006a3c:	3326      	adds	r3, #38	; 0x26
 8006a3e:	2210      	movs	r2, #16
 8006a40:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8006a42:	4b29      	ldr	r3, [pc, #164]	; (8006ae8 <USBD_CDC_Init+0x1ec>)
 8006a44:	7819      	ldrb	r1, [r3, #0]
 8006a46:	2308      	movs	r3, #8
 8006a48:	2203      	movs	r2, #3
 8006a4a:	6878      	ldr	r0, [r7, #4]
 8006a4c:	f002 fac7 	bl	8008fde <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8006a50:	4b25      	ldr	r3, [pc, #148]	; (8006ae8 <USBD_CDC_Init+0x1ec>)
 8006a52:	781b      	ldrb	r3, [r3, #0]
 8006a54:	f003 020f 	and.w	r2, r3, #15
 8006a58:	6879      	ldr	r1, [r7, #4]
 8006a5a:	4613      	mov	r3, r2
 8006a5c:	009b      	lsls	r3, r3, #2
 8006a5e:	4413      	add	r3, r2
 8006a60:	009b      	lsls	r3, r3, #2
 8006a62:	440b      	add	r3, r1
 8006a64:	3324      	adds	r3, #36	; 0x24
 8006a66:	2201      	movs	r2, #1
 8006a68:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	2200      	movs	r2, #0
 8006a6e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8006a78:	687a      	ldr	r2, [r7, #4]
 8006a7a:	33b0      	adds	r3, #176	; 0xb0
 8006a7c:	009b      	lsls	r3, r3, #2
 8006a7e:	4413      	add	r3, r2
 8006a80:	685b      	ldr	r3, [r3, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	2200      	movs	r2, #0
 8006a8a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	2200      	movs	r2, #0
 8006a92:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d101      	bne.n	8006aa4 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8006aa0:	2302      	movs	r3, #2
 8006aa2:	e018      	b.n	8006ad6 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	7c1b      	ldrb	r3, [r3, #16]
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d10a      	bne.n	8006ac2 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006aac:	4b0d      	ldr	r3, [pc, #52]	; (8006ae4 <USBD_CDC_Init+0x1e8>)
 8006aae:	7819      	ldrb	r1, [r3, #0]
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8006ab6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006aba:	6878      	ldr	r0, [r7, #4]
 8006abc:	f002 fb7e 	bl	80091bc <USBD_LL_PrepareReceive>
 8006ac0:	e008      	b.n	8006ad4 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006ac2:	4b08      	ldr	r3, [pc, #32]	; (8006ae4 <USBD_CDC_Init+0x1e8>)
 8006ac4:	7819      	ldrb	r1, [r3, #0]
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8006acc:	2340      	movs	r3, #64	; 0x40
 8006ace:	6878      	ldr	r0, [r7, #4]
 8006ad0:	f002 fb74 	bl	80091bc <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8006ad4:	2300      	movs	r3, #0
}
 8006ad6:	4618      	mov	r0, r3
 8006ad8:	3710      	adds	r7, #16
 8006ada:	46bd      	mov	sp, r7
 8006adc:	bd80      	pop	{r7, pc}
 8006ade:	bf00      	nop
 8006ae0:	20000093 	.word	0x20000093
 8006ae4:	20000094 	.word	0x20000094
 8006ae8:	20000095 	.word	0x20000095

08006aec <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006aec:	b580      	push	{r7, lr}
 8006aee:	b082      	sub	sp, #8
 8006af0:	af00      	add	r7, sp, #0
 8006af2:	6078      	str	r0, [r7, #4]
 8006af4:	460b      	mov	r3, r1
 8006af6:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8006af8:	4b3a      	ldr	r3, [pc, #232]	; (8006be4 <USBD_CDC_DeInit+0xf8>)
 8006afa:	781b      	ldrb	r3, [r3, #0]
 8006afc:	4619      	mov	r1, r3
 8006afe:	6878      	ldr	r0, [r7, #4]
 8006b00:	f002 fa93 	bl	800902a <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8006b04:	4b37      	ldr	r3, [pc, #220]	; (8006be4 <USBD_CDC_DeInit+0xf8>)
 8006b06:	781b      	ldrb	r3, [r3, #0]
 8006b08:	f003 020f 	and.w	r2, r3, #15
 8006b0c:	6879      	ldr	r1, [r7, #4]
 8006b0e:	4613      	mov	r3, r2
 8006b10:	009b      	lsls	r3, r3, #2
 8006b12:	4413      	add	r3, r2
 8006b14:	009b      	lsls	r3, r3, #2
 8006b16:	440b      	add	r3, r1
 8006b18:	3324      	adds	r3, #36	; 0x24
 8006b1a:	2200      	movs	r2, #0
 8006b1c:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8006b1e:	4b32      	ldr	r3, [pc, #200]	; (8006be8 <USBD_CDC_DeInit+0xfc>)
 8006b20:	781b      	ldrb	r3, [r3, #0]
 8006b22:	4619      	mov	r1, r3
 8006b24:	6878      	ldr	r0, [r7, #4]
 8006b26:	f002 fa80 	bl	800902a <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8006b2a:	4b2f      	ldr	r3, [pc, #188]	; (8006be8 <USBD_CDC_DeInit+0xfc>)
 8006b2c:	781b      	ldrb	r3, [r3, #0]
 8006b2e:	f003 020f 	and.w	r2, r3, #15
 8006b32:	6879      	ldr	r1, [r7, #4]
 8006b34:	4613      	mov	r3, r2
 8006b36:	009b      	lsls	r3, r3, #2
 8006b38:	4413      	add	r3, r2
 8006b3a:	009b      	lsls	r3, r3, #2
 8006b3c:	440b      	add	r3, r1
 8006b3e:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8006b42:	2200      	movs	r2, #0
 8006b44:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8006b46:	4b29      	ldr	r3, [pc, #164]	; (8006bec <USBD_CDC_DeInit+0x100>)
 8006b48:	781b      	ldrb	r3, [r3, #0]
 8006b4a:	4619      	mov	r1, r3
 8006b4c:	6878      	ldr	r0, [r7, #4]
 8006b4e:	f002 fa6c 	bl	800902a <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8006b52:	4b26      	ldr	r3, [pc, #152]	; (8006bec <USBD_CDC_DeInit+0x100>)
 8006b54:	781b      	ldrb	r3, [r3, #0]
 8006b56:	f003 020f 	and.w	r2, r3, #15
 8006b5a:	6879      	ldr	r1, [r7, #4]
 8006b5c:	4613      	mov	r3, r2
 8006b5e:	009b      	lsls	r3, r3, #2
 8006b60:	4413      	add	r3, r2
 8006b62:	009b      	lsls	r3, r3, #2
 8006b64:	440b      	add	r3, r1
 8006b66:	3324      	adds	r3, #36	; 0x24
 8006b68:	2200      	movs	r2, #0
 8006b6a:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8006b6c:	4b1f      	ldr	r3, [pc, #124]	; (8006bec <USBD_CDC_DeInit+0x100>)
 8006b6e:	781b      	ldrb	r3, [r3, #0]
 8006b70:	f003 020f 	and.w	r2, r3, #15
 8006b74:	6879      	ldr	r1, [r7, #4]
 8006b76:	4613      	mov	r3, r2
 8006b78:	009b      	lsls	r3, r3, #2
 8006b7a:	4413      	add	r3, r2
 8006b7c:	009b      	lsls	r3, r3, #2
 8006b7e:	440b      	add	r3, r1
 8006b80:	3326      	adds	r3, #38	; 0x26
 8006b82:	2200      	movs	r2, #0
 8006b84:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	32b0      	adds	r2, #176	; 0xb0
 8006b90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d01f      	beq.n	8006bd8 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8006b9e:	687a      	ldr	r2, [r7, #4]
 8006ba0:	33b0      	adds	r3, #176	; 0xb0
 8006ba2:	009b      	lsls	r3, r3, #2
 8006ba4:	4413      	add	r3, r2
 8006ba6:	685b      	ldr	r3, [r3, #4]
 8006ba8:	685b      	ldr	r3, [r3, #4]
 8006baa:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	32b0      	adds	r2, #176	; 0xb0
 8006bb6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006bba:	4618      	mov	r0, r3
 8006bbc:	f002 fb40 	bl	8009240 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	32b0      	adds	r2, #176	; 0xb0
 8006bca:	2100      	movs	r1, #0
 8006bcc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	2200      	movs	r2, #0
 8006bd4:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 8006bd8:	2300      	movs	r3, #0
}
 8006bda:	4618      	mov	r0, r3
 8006bdc:	3708      	adds	r7, #8
 8006bde:	46bd      	mov	sp, r7
 8006be0:	bd80      	pop	{r7, pc}
 8006be2:	bf00      	nop
 8006be4:	20000093 	.word	0x20000093
 8006be8:	20000094 	.word	0x20000094
 8006bec:	20000095 	.word	0x20000095

08006bf0 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8006bf0:	b580      	push	{r7, lr}
 8006bf2:	b086      	sub	sp, #24
 8006bf4:	af00      	add	r7, sp, #0
 8006bf6:	6078      	str	r0, [r7, #4]
 8006bf8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	32b0      	adds	r2, #176	; 0xb0
 8006c04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006c08:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8006c0a:	2300      	movs	r3, #0
 8006c0c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8006c0e:	2300      	movs	r3, #0
 8006c10:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8006c12:	2300      	movs	r3, #0
 8006c14:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8006c16:	693b      	ldr	r3, [r7, #16]
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d101      	bne.n	8006c20 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8006c1c:	2303      	movs	r3, #3
 8006c1e:	e0bf      	b.n	8006da0 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006c20:	683b      	ldr	r3, [r7, #0]
 8006c22:	781b      	ldrb	r3, [r3, #0]
 8006c24:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d050      	beq.n	8006cce <USBD_CDC_Setup+0xde>
 8006c2c:	2b20      	cmp	r3, #32
 8006c2e:	f040 80af 	bne.w	8006d90 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8006c32:	683b      	ldr	r3, [r7, #0]
 8006c34:	88db      	ldrh	r3, [r3, #6]
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d03a      	beq.n	8006cb0 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8006c3a:	683b      	ldr	r3, [r7, #0]
 8006c3c:	781b      	ldrb	r3, [r3, #0]
 8006c3e:	b25b      	sxtb	r3, r3
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	da1b      	bge.n	8006c7c <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8006c4a:	687a      	ldr	r2, [r7, #4]
 8006c4c:	33b0      	adds	r3, #176	; 0xb0
 8006c4e:	009b      	lsls	r3, r3, #2
 8006c50:	4413      	add	r3, r2
 8006c52:	685b      	ldr	r3, [r3, #4]
 8006c54:	689b      	ldr	r3, [r3, #8]
 8006c56:	683a      	ldr	r2, [r7, #0]
 8006c58:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8006c5a:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8006c5c:	683a      	ldr	r2, [r7, #0]
 8006c5e:	88d2      	ldrh	r2, [r2, #6]
 8006c60:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8006c62:	683b      	ldr	r3, [r7, #0]
 8006c64:	88db      	ldrh	r3, [r3, #6]
 8006c66:	2b07      	cmp	r3, #7
 8006c68:	bf28      	it	cs
 8006c6a:	2307      	movcs	r3, #7
 8006c6c:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8006c6e:	693b      	ldr	r3, [r7, #16]
 8006c70:	89fa      	ldrh	r2, [r7, #14]
 8006c72:	4619      	mov	r1, r3
 8006c74:	6878      	ldr	r0, [r7, #4]
 8006c76:	f001 fd89 	bl	800878c <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8006c7a:	e090      	b.n	8006d9e <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8006c7c:	683b      	ldr	r3, [r7, #0]
 8006c7e:	785a      	ldrb	r2, [r3, #1]
 8006c80:	693b      	ldr	r3, [r7, #16]
 8006c82:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8006c86:	683b      	ldr	r3, [r7, #0]
 8006c88:	88db      	ldrh	r3, [r3, #6]
 8006c8a:	2b3f      	cmp	r3, #63	; 0x3f
 8006c8c:	d803      	bhi.n	8006c96 <USBD_CDC_Setup+0xa6>
 8006c8e:	683b      	ldr	r3, [r7, #0]
 8006c90:	88db      	ldrh	r3, [r3, #6]
 8006c92:	b2da      	uxtb	r2, r3
 8006c94:	e000      	b.n	8006c98 <USBD_CDC_Setup+0xa8>
 8006c96:	2240      	movs	r2, #64	; 0x40
 8006c98:	693b      	ldr	r3, [r7, #16]
 8006c9a:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8006c9e:	6939      	ldr	r1, [r7, #16]
 8006ca0:	693b      	ldr	r3, [r7, #16]
 8006ca2:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 8006ca6:	461a      	mov	r2, r3
 8006ca8:	6878      	ldr	r0, [r7, #4]
 8006caa:	f001 fd9b 	bl	80087e4 <USBD_CtlPrepareRx>
      break;
 8006cae:	e076      	b.n	8006d9e <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8006cb6:	687a      	ldr	r2, [r7, #4]
 8006cb8:	33b0      	adds	r3, #176	; 0xb0
 8006cba:	009b      	lsls	r3, r3, #2
 8006cbc:	4413      	add	r3, r2
 8006cbe:	685b      	ldr	r3, [r3, #4]
 8006cc0:	689b      	ldr	r3, [r3, #8]
 8006cc2:	683a      	ldr	r2, [r7, #0]
 8006cc4:	7850      	ldrb	r0, [r2, #1]
 8006cc6:	2200      	movs	r2, #0
 8006cc8:	6839      	ldr	r1, [r7, #0]
 8006cca:	4798      	blx	r3
      break;
 8006ccc:	e067      	b.n	8006d9e <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006cce:	683b      	ldr	r3, [r7, #0]
 8006cd0:	785b      	ldrb	r3, [r3, #1]
 8006cd2:	2b0b      	cmp	r3, #11
 8006cd4:	d851      	bhi.n	8006d7a <USBD_CDC_Setup+0x18a>
 8006cd6:	a201      	add	r2, pc, #4	; (adr r2, 8006cdc <USBD_CDC_Setup+0xec>)
 8006cd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cdc:	08006d0d 	.word	0x08006d0d
 8006ce0:	08006d89 	.word	0x08006d89
 8006ce4:	08006d7b 	.word	0x08006d7b
 8006ce8:	08006d7b 	.word	0x08006d7b
 8006cec:	08006d7b 	.word	0x08006d7b
 8006cf0:	08006d7b 	.word	0x08006d7b
 8006cf4:	08006d7b 	.word	0x08006d7b
 8006cf8:	08006d7b 	.word	0x08006d7b
 8006cfc:	08006d7b 	.word	0x08006d7b
 8006d00:	08006d7b 	.word	0x08006d7b
 8006d04:	08006d37 	.word	0x08006d37
 8006d08:	08006d61 	.word	0x08006d61
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006d12:	b2db      	uxtb	r3, r3
 8006d14:	2b03      	cmp	r3, #3
 8006d16:	d107      	bne.n	8006d28 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8006d18:	f107 030a 	add.w	r3, r7, #10
 8006d1c:	2202      	movs	r2, #2
 8006d1e:	4619      	mov	r1, r3
 8006d20:	6878      	ldr	r0, [r7, #4]
 8006d22:	f001 fd33 	bl	800878c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006d26:	e032      	b.n	8006d8e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8006d28:	6839      	ldr	r1, [r7, #0]
 8006d2a:	6878      	ldr	r0, [r7, #4]
 8006d2c:	f001 fcbd 	bl	80086aa <USBD_CtlError>
            ret = USBD_FAIL;
 8006d30:	2303      	movs	r3, #3
 8006d32:	75fb      	strb	r3, [r7, #23]
          break;
 8006d34:	e02b      	b.n	8006d8e <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006d3c:	b2db      	uxtb	r3, r3
 8006d3e:	2b03      	cmp	r3, #3
 8006d40:	d107      	bne.n	8006d52 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8006d42:	f107 030d 	add.w	r3, r7, #13
 8006d46:	2201      	movs	r2, #1
 8006d48:	4619      	mov	r1, r3
 8006d4a:	6878      	ldr	r0, [r7, #4]
 8006d4c:	f001 fd1e 	bl	800878c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006d50:	e01d      	b.n	8006d8e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8006d52:	6839      	ldr	r1, [r7, #0]
 8006d54:	6878      	ldr	r0, [r7, #4]
 8006d56:	f001 fca8 	bl	80086aa <USBD_CtlError>
            ret = USBD_FAIL;
 8006d5a:	2303      	movs	r3, #3
 8006d5c:	75fb      	strb	r3, [r7, #23]
          break;
 8006d5e:	e016      	b.n	8006d8e <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006d66:	b2db      	uxtb	r3, r3
 8006d68:	2b03      	cmp	r3, #3
 8006d6a:	d00f      	beq.n	8006d8c <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8006d6c:	6839      	ldr	r1, [r7, #0]
 8006d6e:	6878      	ldr	r0, [r7, #4]
 8006d70:	f001 fc9b 	bl	80086aa <USBD_CtlError>
            ret = USBD_FAIL;
 8006d74:	2303      	movs	r3, #3
 8006d76:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8006d78:	e008      	b.n	8006d8c <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8006d7a:	6839      	ldr	r1, [r7, #0]
 8006d7c:	6878      	ldr	r0, [r7, #4]
 8006d7e:	f001 fc94 	bl	80086aa <USBD_CtlError>
          ret = USBD_FAIL;
 8006d82:	2303      	movs	r3, #3
 8006d84:	75fb      	strb	r3, [r7, #23]
          break;
 8006d86:	e002      	b.n	8006d8e <USBD_CDC_Setup+0x19e>
          break;
 8006d88:	bf00      	nop
 8006d8a:	e008      	b.n	8006d9e <USBD_CDC_Setup+0x1ae>
          break;
 8006d8c:	bf00      	nop
      }
      break;
 8006d8e:	e006      	b.n	8006d9e <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8006d90:	6839      	ldr	r1, [r7, #0]
 8006d92:	6878      	ldr	r0, [r7, #4]
 8006d94:	f001 fc89 	bl	80086aa <USBD_CtlError>
      ret = USBD_FAIL;
 8006d98:	2303      	movs	r3, #3
 8006d9a:	75fb      	strb	r3, [r7, #23]
      break;
 8006d9c:	bf00      	nop
  }

  return (uint8_t)ret;
 8006d9e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006da0:	4618      	mov	r0, r3
 8006da2:	3718      	adds	r7, #24
 8006da4:	46bd      	mov	sp, r7
 8006da6:	bd80      	pop	{r7, pc}

08006da8 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8006da8:	b580      	push	{r7, lr}
 8006daa:	b084      	sub	sp, #16
 8006dac:	af00      	add	r7, sp, #0
 8006dae:	6078      	str	r0, [r7, #4]
 8006db0:	460b      	mov	r3, r1
 8006db2:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8006dba:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	32b0      	adds	r2, #176	; 0xb0
 8006dc6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d101      	bne.n	8006dd2 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8006dce:	2303      	movs	r3, #3
 8006dd0:	e065      	b.n	8006e9e <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	32b0      	adds	r2, #176	; 0xb0
 8006ddc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006de0:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8006de2:	78fb      	ldrb	r3, [r7, #3]
 8006de4:	f003 020f 	and.w	r2, r3, #15
 8006de8:	6879      	ldr	r1, [r7, #4]
 8006dea:	4613      	mov	r3, r2
 8006dec:	009b      	lsls	r3, r3, #2
 8006dee:	4413      	add	r3, r2
 8006df0:	009b      	lsls	r3, r3, #2
 8006df2:	440b      	add	r3, r1
 8006df4:	3318      	adds	r3, #24
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d02f      	beq.n	8006e5c <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8006dfc:	78fb      	ldrb	r3, [r7, #3]
 8006dfe:	f003 020f 	and.w	r2, r3, #15
 8006e02:	6879      	ldr	r1, [r7, #4]
 8006e04:	4613      	mov	r3, r2
 8006e06:	009b      	lsls	r3, r3, #2
 8006e08:	4413      	add	r3, r2
 8006e0a:	009b      	lsls	r3, r3, #2
 8006e0c:	440b      	add	r3, r1
 8006e0e:	3318      	adds	r3, #24
 8006e10:	681a      	ldr	r2, [r3, #0]
 8006e12:	78fb      	ldrb	r3, [r7, #3]
 8006e14:	f003 010f 	and.w	r1, r3, #15
 8006e18:	68f8      	ldr	r0, [r7, #12]
 8006e1a:	460b      	mov	r3, r1
 8006e1c:	00db      	lsls	r3, r3, #3
 8006e1e:	440b      	add	r3, r1
 8006e20:	009b      	lsls	r3, r3, #2
 8006e22:	4403      	add	r3, r0
 8006e24:	3348      	adds	r3, #72	; 0x48
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	fbb2 f1f3 	udiv	r1, r2, r3
 8006e2c:	fb01 f303 	mul.w	r3, r1, r3
 8006e30:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d112      	bne.n	8006e5c <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8006e36:	78fb      	ldrb	r3, [r7, #3]
 8006e38:	f003 020f 	and.w	r2, r3, #15
 8006e3c:	6879      	ldr	r1, [r7, #4]
 8006e3e:	4613      	mov	r3, r2
 8006e40:	009b      	lsls	r3, r3, #2
 8006e42:	4413      	add	r3, r2
 8006e44:	009b      	lsls	r3, r3, #2
 8006e46:	440b      	add	r3, r1
 8006e48:	3318      	adds	r3, #24
 8006e4a:	2200      	movs	r2, #0
 8006e4c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8006e4e:	78f9      	ldrb	r1, [r7, #3]
 8006e50:	2300      	movs	r3, #0
 8006e52:	2200      	movs	r2, #0
 8006e54:	6878      	ldr	r0, [r7, #4]
 8006e56:	f002 f990 	bl	800917a <USBD_LL_Transmit>
 8006e5a:	e01f      	b.n	8006e9c <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8006e5c:	68bb      	ldr	r3, [r7, #8]
 8006e5e:	2200      	movs	r2, #0
 8006e60:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8006e6a:	687a      	ldr	r2, [r7, #4]
 8006e6c:	33b0      	adds	r3, #176	; 0xb0
 8006e6e:	009b      	lsls	r3, r3, #2
 8006e70:	4413      	add	r3, r2
 8006e72:	685b      	ldr	r3, [r3, #4]
 8006e74:	691b      	ldr	r3, [r3, #16]
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d010      	beq.n	8006e9c <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8006e80:	687a      	ldr	r2, [r7, #4]
 8006e82:	33b0      	adds	r3, #176	; 0xb0
 8006e84:	009b      	lsls	r3, r3, #2
 8006e86:	4413      	add	r3, r2
 8006e88:	685b      	ldr	r3, [r3, #4]
 8006e8a:	691b      	ldr	r3, [r3, #16]
 8006e8c:	68ba      	ldr	r2, [r7, #8]
 8006e8e:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 8006e92:	68ba      	ldr	r2, [r7, #8]
 8006e94:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8006e98:	78fa      	ldrb	r2, [r7, #3]
 8006e9a:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8006e9c:	2300      	movs	r3, #0
}
 8006e9e:	4618      	mov	r0, r3
 8006ea0:	3710      	adds	r7, #16
 8006ea2:	46bd      	mov	sp, r7
 8006ea4:	bd80      	pop	{r7, pc}

08006ea6 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8006ea6:	b580      	push	{r7, lr}
 8006ea8:	b084      	sub	sp, #16
 8006eaa:	af00      	add	r7, sp, #0
 8006eac:	6078      	str	r0, [r7, #4]
 8006eae:	460b      	mov	r3, r1
 8006eb0:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	32b0      	adds	r2, #176	; 0xb0
 8006ebc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006ec0:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	32b0      	adds	r2, #176	; 0xb0
 8006ecc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	d101      	bne.n	8006ed8 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8006ed4:	2303      	movs	r3, #3
 8006ed6:	e01a      	b.n	8006f0e <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8006ed8:	78fb      	ldrb	r3, [r7, #3]
 8006eda:	4619      	mov	r1, r3
 8006edc:	6878      	ldr	r0, [r7, #4]
 8006ede:	f002 f98e 	bl	80091fe <USBD_LL_GetRxDataSize>
 8006ee2:	4602      	mov	r2, r0
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8006ef0:	687a      	ldr	r2, [r7, #4]
 8006ef2:	33b0      	adds	r3, #176	; 0xb0
 8006ef4:	009b      	lsls	r3, r3, #2
 8006ef6:	4413      	add	r3, r2
 8006ef8:	685b      	ldr	r3, [r3, #4]
 8006efa:	68db      	ldr	r3, [r3, #12]
 8006efc:	68fa      	ldr	r2, [r7, #12]
 8006efe:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8006f02:	68fa      	ldr	r2, [r7, #12]
 8006f04:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8006f08:	4611      	mov	r1, r2
 8006f0a:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8006f0c:	2300      	movs	r3, #0
}
 8006f0e:	4618      	mov	r0, r3
 8006f10:	3710      	adds	r7, #16
 8006f12:	46bd      	mov	sp, r7
 8006f14:	bd80      	pop	{r7, pc}

08006f16 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8006f16:	b580      	push	{r7, lr}
 8006f18:	b084      	sub	sp, #16
 8006f1a:	af00      	add	r7, sp, #0
 8006f1c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	32b0      	adds	r2, #176	; 0xb0
 8006f28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006f2c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d101      	bne.n	8006f38 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8006f34:	2303      	movs	r3, #3
 8006f36:	e025      	b.n	8006f84 <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8006f3e:	687a      	ldr	r2, [r7, #4]
 8006f40:	33b0      	adds	r3, #176	; 0xb0
 8006f42:	009b      	lsls	r3, r3, #2
 8006f44:	4413      	add	r3, r2
 8006f46:	685b      	ldr	r3, [r3, #4]
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d01a      	beq.n	8006f82 <USBD_CDC_EP0_RxReady+0x6c>
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8006f52:	2bff      	cmp	r3, #255	; 0xff
 8006f54:	d015      	beq.n	8006f82 <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8006f5c:	687a      	ldr	r2, [r7, #4]
 8006f5e:	33b0      	adds	r3, #176	; 0xb0
 8006f60:	009b      	lsls	r3, r3, #2
 8006f62:	4413      	add	r3, r2
 8006f64:	685b      	ldr	r3, [r3, #4]
 8006f66:	689b      	ldr	r3, [r3, #8]
 8006f68:	68fa      	ldr	r2, [r7, #12]
 8006f6a:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 8006f6e:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8006f70:	68fa      	ldr	r2, [r7, #12]
 8006f72:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8006f76:	b292      	uxth	r2, r2
 8006f78:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	22ff      	movs	r2, #255	; 0xff
 8006f7e:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 8006f82:	2300      	movs	r3, #0
}
 8006f84:	4618      	mov	r0, r3
 8006f86:	3710      	adds	r7, #16
 8006f88:	46bd      	mov	sp, r7
 8006f8a:	bd80      	pop	{r7, pc}

08006f8c <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8006f8c:	b580      	push	{r7, lr}
 8006f8e:	b086      	sub	sp, #24
 8006f90:	af00      	add	r7, sp, #0
 8006f92:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8006f94:	2182      	movs	r1, #130	; 0x82
 8006f96:	4818      	ldr	r0, [pc, #96]	; (8006ff8 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8006f98:	f000 fd4f 	bl	8007a3a <USBD_GetEpDesc>
 8006f9c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8006f9e:	2101      	movs	r1, #1
 8006fa0:	4815      	ldr	r0, [pc, #84]	; (8006ff8 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8006fa2:	f000 fd4a 	bl	8007a3a <USBD_GetEpDesc>
 8006fa6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8006fa8:	2181      	movs	r1, #129	; 0x81
 8006faa:	4813      	ldr	r0, [pc, #76]	; (8006ff8 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8006fac:	f000 fd45 	bl	8007a3a <USBD_GetEpDesc>
 8006fb0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8006fb2:	697b      	ldr	r3, [r7, #20]
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d002      	beq.n	8006fbe <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8006fb8:	697b      	ldr	r3, [r7, #20]
 8006fba:	2210      	movs	r2, #16
 8006fbc:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8006fbe:	693b      	ldr	r3, [r7, #16]
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d006      	beq.n	8006fd2 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006fc4:	693b      	ldr	r3, [r7, #16]
 8006fc6:	2200      	movs	r2, #0
 8006fc8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006fcc:	711a      	strb	r2, [r3, #4]
 8006fce:	2200      	movs	r2, #0
 8006fd0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d006      	beq.n	8006fe6 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	2200      	movs	r2, #0
 8006fdc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006fe0:	711a      	strb	r2, [r3, #4]
 8006fe2:	2200      	movs	r2, #0
 8006fe4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	2243      	movs	r2, #67	; 0x43
 8006fea:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8006fec:	4b02      	ldr	r3, [pc, #8]	; (8006ff8 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8006fee:	4618      	mov	r0, r3
 8006ff0:	3718      	adds	r7, #24
 8006ff2:	46bd      	mov	sp, r7
 8006ff4:	bd80      	pop	{r7, pc}
 8006ff6:	bf00      	nop
 8006ff8:	20000050 	.word	0x20000050

08006ffc <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8006ffc:	b580      	push	{r7, lr}
 8006ffe:	b086      	sub	sp, #24
 8007000:	af00      	add	r7, sp, #0
 8007002:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007004:	2182      	movs	r1, #130	; 0x82
 8007006:	4818      	ldr	r0, [pc, #96]	; (8007068 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007008:	f000 fd17 	bl	8007a3a <USBD_GetEpDesc>
 800700c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800700e:	2101      	movs	r1, #1
 8007010:	4815      	ldr	r0, [pc, #84]	; (8007068 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007012:	f000 fd12 	bl	8007a3a <USBD_GetEpDesc>
 8007016:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007018:	2181      	movs	r1, #129	; 0x81
 800701a:	4813      	ldr	r0, [pc, #76]	; (8007068 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800701c:	f000 fd0d 	bl	8007a3a <USBD_GetEpDesc>
 8007020:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8007022:	697b      	ldr	r3, [r7, #20]
 8007024:	2b00      	cmp	r3, #0
 8007026:	d002      	beq.n	800702e <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8007028:	697b      	ldr	r3, [r7, #20]
 800702a:	2210      	movs	r2, #16
 800702c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800702e:	693b      	ldr	r3, [r7, #16]
 8007030:	2b00      	cmp	r3, #0
 8007032:	d006      	beq.n	8007042 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8007034:	693b      	ldr	r3, [r7, #16]
 8007036:	2200      	movs	r2, #0
 8007038:	711a      	strb	r2, [r3, #4]
 800703a:	2200      	movs	r2, #0
 800703c:	f042 0202 	orr.w	r2, r2, #2
 8007040:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	2b00      	cmp	r3, #0
 8007046:	d006      	beq.n	8007056 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	2200      	movs	r2, #0
 800704c:	711a      	strb	r2, [r3, #4]
 800704e:	2200      	movs	r2, #0
 8007050:	f042 0202 	orr.w	r2, r2, #2
 8007054:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	2243      	movs	r2, #67	; 0x43
 800705a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800705c:	4b02      	ldr	r3, [pc, #8]	; (8007068 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800705e:	4618      	mov	r0, r3
 8007060:	3718      	adds	r7, #24
 8007062:	46bd      	mov	sp, r7
 8007064:	bd80      	pop	{r7, pc}
 8007066:	bf00      	nop
 8007068:	20000050 	.word	0x20000050

0800706c <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800706c:	b580      	push	{r7, lr}
 800706e:	b086      	sub	sp, #24
 8007070:	af00      	add	r7, sp, #0
 8007072:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007074:	2182      	movs	r1, #130	; 0x82
 8007076:	4818      	ldr	r0, [pc, #96]	; (80070d8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007078:	f000 fcdf 	bl	8007a3a <USBD_GetEpDesc>
 800707c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800707e:	2101      	movs	r1, #1
 8007080:	4815      	ldr	r0, [pc, #84]	; (80070d8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007082:	f000 fcda 	bl	8007a3a <USBD_GetEpDesc>
 8007086:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007088:	2181      	movs	r1, #129	; 0x81
 800708a:	4813      	ldr	r0, [pc, #76]	; (80070d8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800708c:	f000 fcd5 	bl	8007a3a <USBD_GetEpDesc>
 8007090:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8007092:	697b      	ldr	r3, [r7, #20]
 8007094:	2b00      	cmp	r3, #0
 8007096:	d002      	beq.n	800709e <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8007098:	697b      	ldr	r3, [r7, #20]
 800709a:	2210      	movs	r2, #16
 800709c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800709e:	693b      	ldr	r3, [r7, #16]
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d006      	beq.n	80070b2 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80070a4:	693b      	ldr	r3, [r7, #16]
 80070a6:	2200      	movs	r2, #0
 80070a8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80070ac:	711a      	strb	r2, [r3, #4]
 80070ae:	2200      	movs	r2, #0
 80070b0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d006      	beq.n	80070c6 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	2200      	movs	r2, #0
 80070bc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80070c0:	711a      	strb	r2, [r3, #4]
 80070c2:	2200      	movs	r2, #0
 80070c4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	2243      	movs	r2, #67	; 0x43
 80070ca:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80070cc:	4b02      	ldr	r3, [pc, #8]	; (80070d8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 80070ce:	4618      	mov	r0, r3
 80070d0:	3718      	adds	r7, #24
 80070d2:	46bd      	mov	sp, r7
 80070d4:	bd80      	pop	{r7, pc}
 80070d6:	bf00      	nop
 80070d8:	20000050 	.word	0x20000050

080070dc <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80070dc:	b480      	push	{r7}
 80070de:	b083      	sub	sp, #12
 80070e0:	af00      	add	r7, sp, #0
 80070e2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	220a      	movs	r2, #10
 80070e8:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 80070ea:	4b03      	ldr	r3, [pc, #12]	; (80070f8 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80070ec:	4618      	mov	r0, r3
 80070ee:	370c      	adds	r7, #12
 80070f0:	46bd      	mov	sp, r7
 80070f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070f6:	4770      	bx	lr
 80070f8:	2000000c 	.word	0x2000000c

080070fc <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 80070fc:	b480      	push	{r7}
 80070fe:	b083      	sub	sp, #12
 8007100:	af00      	add	r7, sp, #0
 8007102:	6078      	str	r0, [r7, #4]
 8007104:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8007106:	683b      	ldr	r3, [r7, #0]
 8007108:	2b00      	cmp	r3, #0
 800710a:	d101      	bne.n	8007110 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800710c:	2303      	movs	r3, #3
 800710e:	e009      	b.n	8007124 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007116:	687a      	ldr	r2, [r7, #4]
 8007118:	33b0      	adds	r3, #176	; 0xb0
 800711a:	009b      	lsls	r3, r3, #2
 800711c:	4413      	add	r3, r2
 800711e:	683a      	ldr	r2, [r7, #0]
 8007120:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8007122:	2300      	movs	r3, #0
}
 8007124:	4618      	mov	r0, r3
 8007126:	370c      	adds	r7, #12
 8007128:	46bd      	mov	sp, r7
 800712a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800712e:	4770      	bx	lr

08007130 <USBD_CDC_SetTxBuffer>:
  * @param  length: Tx Buffer length
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8007130:	b480      	push	{r7}
 8007132:	b087      	sub	sp, #28
 8007134:	af00      	add	r7, sp, #0
 8007136:	60f8      	str	r0, [r7, #12]
 8007138:	60b9      	str	r1, [r7, #8]
 800713a:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	32b0      	adds	r2, #176	; 0xb0
 8007146:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800714a:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800714c:	697b      	ldr	r3, [r7, #20]
 800714e:	2b00      	cmp	r3, #0
 8007150:	d101      	bne.n	8007156 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8007152:	2303      	movs	r3, #3
 8007154:	e008      	b.n	8007168 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8007156:	697b      	ldr	r3, [r7, #20]
 8007158:	68ba      	ldr	r2, [r7, #8]
 800715a:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800715e:	697b      	ldr	r3, [r7, #20]
 8007160:	687a      	ldr	r2, [r7, #4]
 8007162:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 8007166:	2300      	movs	r3, #0
}
 8007168:	4618      	mov	r0, r3
 800716a:	371c      	adds	r7, #28
 800716c:	46bd      	mov	sp, r7
 800716e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007172:	4770      	bx	lr

08007174 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8007174:	b480      	push	{r7}
 8007176:	b085      	sub	sp, #20
 8007178:	af00      	add	r7, sp, #0
 800717a:	6078      	str	r0, [r7, #4]
 800717c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	32b0      	adds	r2, #176	; 0xb0
 8007188:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800718c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	2b00      	cmp	r3, #0
 8007192:	d101      	bne.n	8007198 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8007194:	2303      	movs	r3, #3
 8007196:	e004      	b.n	80071a2 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	683a      	ldr	r2, [r7, #0]
 800719c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 80071a0:	2300      	movs	r3, #0
}
 80071a2:	4618      	mov	r0, r3
 80071a4:	3714      	adds	r7, #20
 80071a6:	46bd      	mov	sp, r7
 80071a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ac:	4770      	bx	lr
	...

080071b0 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 80071b0:	b580      	push	{r7, lr}
 80071b2:	b084      	sub	sp, #16
 80071b4:	af00      	add	r7, sp, #0
 80071b6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	32b0      	adds	r2, #176	; 0xb0
 80071c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80071c6:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 80071c8:	2301      	movs	r3, #1
 80071ca:	73fb      	strb	r3, [r7, #15]

#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */
  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	32b0      	adds	r2, #176	; 0xb0
 80071d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d101      	bne.n	80071e2 <USBD_CDC_TransmitPacket+0x32>
  {
    return (uint8_t)USBD_FAIL;
 80071de:	2303      	movs	r3, #3
 80071e0:	e025      	b.n	800722e <USBD_CDC_TransmitPacket+0x7e>
  }

  if (hcdc->TxState == 0U)
 80071e2:	68bb      	ldr	r3, [r7, #8]
 80071e4:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d11f      	bne.n	800722c <USBD_CDC_TransmitPacket+0x7c>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 80071ec:	68bb      	ldr	r3, [r7, #8]
 80071ee:	2201      	movs	r2, #1
 80071f0:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 80071f4:	4b10      	ldr	r3, [pc, #64]	; (8007238 <USBD_CDC_TransmitPacket+0x88>)
 80071f6:	781b      	ldrb	r3, [r3, #0]
 80071f8:	f003 020f 	and.w	r2, r3, #15
 80071fc:	68bb      	ldr	r3, [r7, #8]
 80071fe:	f8d3 1210 	ldr.w	r1, [r3, #528]	; 0x210
 8007202:	6878      	ldr	r0, [r7, #4]
 8007204:	4613      	mov	r3, r2
 8007206:	009b      	lsls	r3, r3, #2
 8007208:	4413      	add	r3, r2
 800720a:	009b      	lsls	r3, r3, #2
 800720c:	4403      	add	r3, r0
 800720e:	3318      	adds	r3, #24
 8007210:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8007212:	4b09      	ldr	r3, [pc, #36]	; (8007238 <USBD_CDC_TransmitPacket+0x88>)
 8007214:	7819      	ldrb	r1, [r3, #0]
 8007216:	68bb      	ldr	r3, [r7, #8]
 8007218:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800721c:	68bb      	ldr	r3, [r7, #8]
 800721e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8007222:	6878      	ldr	r0, [r7, #4]
 8007224:	f001 ffa9 	bl	800917a <USBD_LL_Transmit>

    ret = USBD_OK;
 8007228:	2300      	movs	r3, #0
 800722a:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800722c:	7bfb      	ldrb	r3, [r7, #15]
}
 800722e:	4618      	mov	r0, r3
 8007230:	3710      	adds	r7, #16
 8007232:	46bd      	mov	sp, r7
 8007234:	bd80      	pop	{r7, pc}
 8007236:	bf00      	nop
 8007238:	20000093 	.word	0x20000093

0800723c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800723c:	b580      	push	{r7, lr}
 800723e:	b084      	sub	sp, #16
 8007240:	af00      	add	r7, sp, #0
 8007242:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	32b0      	adds	r2, #176	; 0xb0
 800724e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007252:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	32b0      	adds	r2, #176	; 0xb0
 800725e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007262:	2b00      	cmp	r3, #0
 8007264:	d101      	bne.n	800726a <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8007266:	2303      	movs	r3, #3
 8007268:	e018      	b.n	800729c <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	7c1b      	ldrb	r3, [r3, #16]
 800726e:	2b00      	cmp	r3, #0
 8007270:	d10a      	bne.n	8007288 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007272:	4b0c      	ldr	r3, [pc, #48]	; (80072a4 <USBD_CDC_ReceivePacket+0x68>)
 8007274:	7819      	ldrb	r1, [r3, #0]
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800727c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007280:	6878      	ldr	r0, [r7, #4]
 8007282:	f001 ff9b 	bl	80091bc <USBD_LL_PrepareReceive>
 8007286:	e008      	b.n	800729a <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007288:	4b06      	ldr	r3, [pc, #24]	; (80072a4 <USBD_CDC_ReceivePacket+0x68>)
 800728a:	7819      	ldrb	r1, [r3, #0]
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007292:	2340      	movs	r3, #64	; 0x40
 8007294:	6878      	ldr	r0, [r7, #4]
 8007296:	f001 ff91 	bl	80091bc <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800729a:	2300      	movs	r3, #0
}
 800729c:	4618      	mov	r0, r3
 800729e:	3710      	adds	r7, #16
 80072a0:	46bd      	mov	sp, r7
 80072a2:	bd80      	pop	{r7, pc}
 80072a4:	20000094 	.word	0x20000094

080072a8 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80072a8:	b580      	push	{r7, lr}
 80072aa:	b086      	sub	sp, #24
 80072ac:	af00      	add	r7, sp, #0
 80072ae:	60f8      	str	r0, [r7, #12]
 80072b0:	60b9      	str	r1, [r7, #8]
 80072b2:	4613      	mov	r3, r2
 80072b4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d101      	bne.n	80072c0 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80072bc:	2303      	movs	r3, #3
 80072be:	e01f      	b.n	8007300 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	2200      	movs	r2, #0
 80072c4:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	2200      	movs	r2, #0
 80072cc:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	2200      	movs	r2, #0
 80072d4:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80072d8:	68bb      	ldr	r3, [r7, #8]
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d003      	beq.n	80072e6 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	68ba      	ldr	r2, [r7, #8]
 80072e2:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	2201      	movs	r2, #1
 80072ea:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	79fa      	ldrb	r2, [r7, #7]
 80072f2:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80072f4:	68f8      	ldr	r0, [r7, #12]
 80072f6:	f001 fe0b 	bl	8008f10 <USBD_LL_Init>
 80072fa:	4603      	mov	r3, r0
 80072fc:	75fb      	strb	r3, [r7, #23]

  return ret;
 80072fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8007300:	4618      	mov	r0, r3
 8007302:	3718      	adds	r7, #24
 8007304:	46bd      	mov	sp, r7
 8007306:	bd80      	pop	{r7, pc}

08007308 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8007308:	b580      	push	{r7, lr}
 800730a:	b084      	sub	sp, #16
 800730c:	af00      	add	r7, sp, #0
 800730e:	6078      	str	r0, [r7, #4]
 8007310:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8007312:	2300      	movs	r3, #0
 8007314:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8007316:	683b      	ldr	r3, [r7, #0]
 8007318:	2b00      	cmp	r3, #0
 800731a:	d101      	bne.n	8007320 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800731c:	2303      	movs	r3, #3
 800731e:	e025      	b.n	800736c <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	683a      	ldr	r2, [r7, #0]
 8007324:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	32ae      	adds	r2, #174	; 0xae
 8007332:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007336:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007338:	2b00      	cmp	r3, #0
 800733a:	d00f      	beq.n	800735c <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	32ae      	adds	r2, #174	; 0xae
 8007346:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800734a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800734c:	f107 020e 	add.w	r2, r7, #14
 8007350:	4610      	mov	r0, r2
 8007352:	4798      	blx	r3
 8007354:	4602      	mov	r2, r0
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 8007362:	1c5a      	adds	r2, r3, #1
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 800736a:	2300      	movs	r3, #0
}
 800736c:	4618      	mov	r0, r3
 800736e:	3710      	adds	r7, #16
 8007370:	46bd      	mov	sp, r7
 8007372:	bd80      	pop	{r7, pc}

08007374 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8007374:	b580      	push	{r7, lr}
 8007376:	b082      	sub	sp, #8
 8007378:	af00      	add	r7, sp, #0
 800737a:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800737c:	6878      	ldr	r0, [r7, #4]
 800737e:	f001 fe13 	bl	8008fa8 <USBD_LL_Start>
 8007382:	4603      	mov	r3, r0
}
 8007384:	4618      	mov	r0, r3
 8007386:	3708      	adds	r7, #8
 8007388:	46bd      	mov	sp, r7
 800738a:	bd80      	pop	{r7, pc}

0800738c <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800738c:	b480      	push	{r7}
 800738e:	b083      	sub	sp, #12
 8007390:	af00      	add	r7, sp, #0
 8007392:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007394:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8007396:	4618      	mov	r0, r3
 8007398:	370c      	adds	r7, #12
 800739a:	46bd      	mov	sp, r7
 800739c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073a0:	4770      	bx	lr

080073a2 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80073a2:	b580      	push	{r7, lr}
 80073a4:	b084      	sub	sp, #16
 80073a6:	af00      	add	r7, sp, #0
 80073a8:	6078      	str	r0, [r7, #4]
 80073aa:	460b      	mov	r3, r1
 80073ac:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80073ae:	2300      	movs	r3, #0
 80073b0:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d009      	beq.n	80073d0 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	78fa      	ldrb	r2, [r7, #3]
 80073c6:	4611      	mov	r1, r2
 80073c8:	6878      	ldr	r0, [r7, #4]
 80073ca:	4798      	blx	r3
 80073cc:	4603      	mov	r3, r0
 80073ce:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80073d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80073d2:	4618      	mov	r0, r3
 80073d4:	3710      	adds	r7, #16
 80073d6:	46bd      	mov	sp, r7
 80073d8:	bd80      	pop	{r7, pc}

080073da <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80073da:	b580      	push	{r7, lr}
 80073dc:	b084      	sub	sp, #16
 80073de:	af00      	add	r7, sp, #0
 80073e0:	6078      	str	r0, [r7, #4]
 80073e2:	460b      	mov	r3, r1
 80073e4:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80073e6:	2300      	movs	r3, #0
 80073e8:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80073f0:	685b      	ldr	r3, [r3, #4]
 80073f2:	78fa      	ldrb	r2, [r7, #3]
 80073f4:	4611      	mov	r1, r2
 80073f6:	6878      	ldr	r0, [r7, #4]
 80073f8:	4798      	blx	r3
 80073fa:	4603      	mov	r3, r0
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d001      	beq.n	8007404 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8007400:	2303      	movs	r3, #3
 8007402:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007404:	7bfb      	ldrb	r3, [r7, #15]
}
 8007406:	4618      	mov	r0, r3
 8007408:	3710      	adds	r7, #16
 800740a:	46bd      	mov	sp, r7
 800740c:	bd80      	pop	{r7, pc}

0800740e <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800740e:	b580      	push	{r7, lr}
 8007410:	b084      	sub	sp, #16
 8007412:	af00      	add	r7, sp, #0
 8007414:	6078      	str	r0, [r7, #4]
 8007416:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800741e:	6839      	ldr	r1, [r7, #0]
 8007420:	4618      	mov	r0, r3
 8007422:	f001 f908 	bl	8008636 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	2201      	movs	r2, #1
 800742a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8007434:	461a      	mov	r2, r3
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8007442:	f003 031f 	and.w	r3, r3, #31
 8007446:	2b02      	cmp	r3, #2
 8007448:	d01a      	beq.n	8007480 <USBD_LL_SetupStage+0x72>
 800744a:	2b02      	cmp	r3, #2
 800744c:	d822      	bhi.n	8007494 <USBD_LL_SetupStage+0x86>
 800744e:	2b00      	cmp	r3, #0
 8007450:	d002      	beq.n	8007458 <USBD_LL_SetupStage+0x4a>
 8007452:	2b01      	cmp	r3, #1
 8007454:	d00a      	beq.n	800746c <USBD_LL_SetupStage+0x5e>
 8007456:	e01d      	b.n	8007494 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800745e:	4619      	mov	r1, r3
 8007460:	6878      	ldr	r0, [r7, #4]
 8007462:	f000 fb5f 	bl	8007b24 <USBD_StdDevReq>
 8007466:	4603      	mov	r3, r0
 8007468:	73fb      	strb	r3, [r7, #15]
      break;
 800746a:	e020      	b.n	80074ae <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8007472:	4619      	mov	r1, r3
 8007474:	6878      	ldr	r0, [r7, #4]
 8007476:	f000 fbc7 	bl	8007c08 <USBD_StdItfReq>
 800747a:	4603      	mov	r3, r0
 800747c:	73fb      	strb	r3, [r7, #15]
      break;
 800747e:	e016      	b.n	80074ae <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8007486:	4619      	mov	r1, r3
 8007488:	6878      	ldr	r0, [r7, #4]
 800748a:	f000 fc29 	bl	8007ce0 <USBD_StdEPReq>
 800748e:	4603      	mov	r3, r0
 8007490:	73fb      	strb	r3, [r7, #15]
      break;
 8007492:	e00c      	b.n	80074ae <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800749a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800749e:	b2db      	uxtb	r3, r3
 80074a0:	4619      	mov	r1, r3
 80074a2:	6878      	ldr	r0, [r7, #4]
 80074a4:	f001 fde0 	bl	8009068 <USBD_LL_StallEP>
 80074a8:	4603      	mov	r3, r0
 80074aa:	73fb      	strb	r3, [r7, #15]
      break;
 80074ac:	bf00      	nop
  }

  return ret;
 80074ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80074b0:	4618      	mov	r0, r3
 80074b2:	3710      	adds	r7, #16
 80074b4:	46bd      	mov	sp, r7
 80074b6:	bd80      	pop	{r7, pc}

080074b8 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80074b8:	b580      	push	{r7, lr}
 80074ba:	b086      	sub	sp, #24
 80074bc:	af00      	add	r7, sp, #0
 80074be:	60f8      	str	r0, [r7, #12]
 80074c0:	460b      	mov	r3, r1
 80074c2:	607a      	str	r2, [r7, #4]
 80074c4:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 80074c6:	2300      	movs	r3, #0
 80074c8:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 80074ca:	7afb      	ldrb	r3, [r7, #11]
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d16e      	bne.n	80075ae <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 80074d6:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80074de:	2b03      	cmp	r3, #3
 80074e0:	f040 8098 	bne.w	8007614 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 80074e4:	693b      	ldr	r3, [r7, #16]
 80074e6:	689a      	ldr	r2, [r3, #8]
 80074e8:	693b      	ldr	r3, [r7, #16]
 80074ea:	68db      	ldr	r3, [r3, #12]
 80074ec:	429a      	cmp	r2, r3
 80074ee:	d913      	bls.n	8007518 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 80074f0:	693b      	ldr	r3, [r7, #16]
 80074f2:	689a      	ldr	r2, [r3, #8]
 80074f4:	693b      	ldr	r3, [r7, #16]
 80074f6:	68db      	ldr	r3, [r3, #12]
 80074f8:	1ad2      	subs	r2, r2, r3
 80074fa:	693b      	ldr	r3, [r7, #16]
 80074fc:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 80074fe:	693b      	ldr	r3, [r7, #16]
 8007500:	68da      	ldr	r2, [r3, #12]
 8007502:	693b      	ldr	r3, [r7, #16]
 8007504:	689b      	ldr	r3, [r3, #8]
 8007506:	4293      	cmp	r3, r2
 8007508:	bf28      	it	cs
 800750a:	4613      	movcs	r3, r2
 800750c:	461a      	mov	r2, r3
 800750e:	6879      	ldr	r1, [r7, #4]
 8007510:	68f8      	ldr	r0, [r7, #12]
 8007512:	f001 f984 	bl	800881e <USBD_CtlContinueRx>
 8007516:	e07d      	b.n	8007614 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800751e:	f003 031f 	and.w	r3, r3, #31
 8007522:	2b02      	cmp	r3, #2
 8007524:	d014      	beq.n	8007550 <USBD_LL_DataOutStage+0x98>
 8007526:	2b02      	cmp	r3, #2
 8007528:	d81d      	bhi.n	8007566 <USBD_LL_DataOutStage+0xae>
 800752a:	2b00      	cmp	r3, #0
 800752c:	d002      	beq.n	8007534 <USBD_LL_DataOutStage+0x7c>
 800752e:	2b01      	cmp	r3, #1
 8007530:	d003      	beq.n	800753a <USBD_LL_DataOutStage+0x82>
 8007532:	e018      	b.n	8007566 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8007534:	2300      	movs	r3, #0
 8007536:	75bb      	strb	r3, [r7, #22]
            break;
 8007538:	e018      	b.n	800756c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8007540:	b2db      	uxtb	r3, r3
 8007542:	4619      	mov	r1, r3
 8007544:	68f8      	ldr	r0, [r7, #12]
 8007546:	f000 fa5e 	bl	8007a06 <USBD_CoreFindIF>
 800754a:	4603      	mov	r3, r0
 800754c:	75bb      	strb	r3, [r7, #22]
            break;
 800754e:	e00d      	b.n	800756c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8007556:	b2db      	uxtb	r3, r3
 8007558:	4619      	mov	r1, r3
 800755a:	68f8      	ldr	r0, [r7, #12]
 800755c:	f000 fa60 	bl	8007a20 <USBD_CoreFindEP>
 8007560:	4603      	mov	r3, r0
 8007562:	75bb      	strb	r3, [r7, #22]
            break;
 8007564:	e002      	b.n	800756c <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8007566:	2300      	movs	r3, #0
 8007568:	75bb      	strb	r3, [r7, #22]
            break;
 800756a:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800756c:	7dbb      	ldrb	r3, [r7, #22]
 800756e:	2b00      	cmp	r3, #0
 8007570:	d119      	bne.n	80075a6 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007578:	b2db      	uxtb	r3, r3
 800757a:	2b03      	cmp	r3, #3
 800757c:	d113      	bne.n	80075a6 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800757e:	7dba      	ldrb	r2, [r7, #22]
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	32ae      	adds	r2, #174	; 0xae
 8007584:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007588:	691b      	ldr	r3, [r3, #16]
 800758a:	2b00      	cmp	r3, #0
 800758c:	d00b      	beq.n	80075a6 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800758e:	7dba      	ldrb	r2, [r7, #22]
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8007596:	7dba      	ldrb	r2, [r7, #22]
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	32ae      	adds	r2, #174	; 0xae
 800759c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80075a0:	691b      	ldr	r3, [r3, #16]
 80075a2:	68f8      	ldr	r0, [r7, #12]
 80075a4:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 80075a6:	68f8      	ldr	r0, [r7, #12]
 80075a8:	f001 f94a 	bl	8008840 <USBD_CtlSendStatus>
 80075ac:	e032      	b.n	8007614 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 80075ae:	7afb      	ldrb	r3, [r7, #11]
 80075b0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80075b4:	b2db      	uxtb	r3, r3
 80075b6:	4619      	mov	r1, r3
 80075b8:	68f8      	ldr	r0, [r7, #12]
 80075ba:	f000 fa31 	bl	8007a20 <USBD_CoreFindEP>
 80075be:	4603      	mov	r3, r0
 80075c0:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80075c2:	7dbb      	ldrb	r3, [r7, #22]
 80075c4:	2bff      	cmp	r3, #255	; 0xff
 80075c6:	d025      	beq.n	8007614 <USBD_LL_DataOutStage+0x15c>
 80075c8:	7dbb      	ldrb	r3, [r7, #22]
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d122      	bne.n	8007614 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80075d4:	b2db      	uxtb	r3, r3
 80075d6:	2b03      	cmp	r3, #3
 80075d8:	d117      	bne.n	800760a <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 80075da:	7dba      	ldrb	r2, [r7, #22]
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	32ae      	adds	r2, #174	; 0xae
 80075e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80075e4:	699b      	ldr	r3, [r3, #24]
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d00f      	beq.n	800760a <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 80075ea:	7dba      	ldrb	r2, [r7, #22]
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 80075f2:	7dba      	ldrb	r2, [r7, #22]
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	32ae      	adds	r2, #174	; 0xae
 80075f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80075fc:	699b      	ldr	r3, [r3, #24]
 80075fe:	7afa      	ldrb	r2, [r7, #11]
 8007600:	4611      	mov	r1, r2
 8007602:	68f8      	ldr	r0, [r7, #12]
 8007604:	4798      	blx	r3
 8007606:	4603      	mov	r3, r0
 8007608:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800760a:	7dfb      	ldrb	r3, [r7, #23]
 800760c:	2b00      	cmp	r3, #0
 800760e:	d001      	beq.n	8007614 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8007610:	7dfb      	ldrb	r3, [r7, #23]
 8007612:	e000      	b.n	8007616 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8007614:	2300      	movs	r3, #0
}
 8007616:	4618      	mov	r0, r3
 8007618:	3718      	adds	r7, #24
 800761a:	46bd      	mov	sp, r7
 800761c:	bd80      	pop	{r7, pc}

0800761e <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800761e:	b580      	push	{r7, lr}
 8007620:	b086      	sub	sp, #24
 8007622:	af00      	add	r7, sp, #0
 8007624:	60f8      	str	r0, [r7, #12]
 8007626:	460b      	mov	r3, r1
 8007628:	607a      	str	r2, [r7, #4]
 800762a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800762c:	7afb      	ldrb	r3, [r7, #11]
 800762e:	2b00      	cmp	r3, #0
 8007630:	d16f      	bne.n	8007712 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	3314      	adds	r3, #20
 8007636:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800763e:	2b02      	cmp	r3, #2
 8007640:	d15a      	bne.n	80076f8 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8007642:	693b      	ldr	r3, [r7, #16]
 8007644:	689a      	ldr	r2, [r3, #8]
 8007646:	693b      	ldr	r3, [r7, #16]
 8007648:	68db      	ldr	r3, [r3, #12]
 800764a:	429a      	cmp	r2, r3
 800764c:	d914      	bls.n	8007678 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800764e:	693b      	ldr	r3, [r7, #16]
 8007650:	689a      	ldr	r2, [r3, #8]
 8007652:	693b      	ldr	r3, [r7, #16]
 8007654:	68db      	ldr	r3, [r3, #12]
 8007656:	1ad2      	subs	r2, r2, r3
 8007658:	693b      	ldr	r3, [r7, #16]
 800765a:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800765c:	693b      	ldr	r3, [r7, #16]
 800765e:	689b      	ldr	r3, [r3, #8]
 8007660:	461a      	mov	r2, r3
 8007662:	6879      	ldr	r1, [r7, #4]
 8007664:	68f8      	ldr	r0, [r7, #12]
 8007666:	f001 f8ac 	bl	80087c2 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800766a:	2300      	movs	r3, #0
 800766c:	2200      	movs	r2, #0
 800766e:	2100      	movs	r1, #0
 8007670:	68f8      	ldr	r0, [r7, #12]
 8007672:	f001 fda3 	bl	80091bc <USBD_LL_PrepareReceive>
 8007676:	e03f      	b.n	80076f8 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8007678:	693b      	ldr	r3, [r7, #16]
 800767a:	68da      	ldr	r2, [r3, #12]
 800767c:	693b      	ldr	r3, [r7, #16]
 800767e:	689b      	ldr	r3, [r3, #8]
 8007680:	429a      	cmp	r2, r3
 8007682:	d11c      	bne.n	80076be <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8007684:	693b      	ldr	r3, [r7, #16]
 8007686:	685a      	ldr	r2, [r3, #4]
 8007688:	693b      	ldr	r3, [r7, #16]
 800768a:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800768c:	429a      	cmp	r2, r3
 800768e:	d316      	bcc.n	80076be <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8007690:	693b      	ldr	r3, [r7, #16]
 8007692:	685a      	ldr	r2, [r3, #4]
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800769a:	429a      	cmp	r2, r3
 800769c:	d20f      	bcs.n	80076be <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800769e:	2200      	movs	r2, #0
 80076a0:	2100      	movs	r1, #0
 80076a2:	68f8      	ldr	r0, [r7, #12]
 80076a4:	f001 f88d 	bl	80087c2 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	2200      	movs	r2, #0
 80076ac:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80076b0:	2300      	movs	r3, #0
 80076b2:	2200      	movs	r2, #0
 80076b4:	2100      	movs	r1, #0
 80076b6:	68f8      	ldr	r0, [r7, #12]
 80076b8:	f001 fd80 	bl	80091bc <USBD_LL_PrepareReceive>
 80076bc:	e01c      	b.n	80076f8 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80076c4:	b2db      	uxtb	r3, r3
 80076c6:	2b03      	cmp	r3, #3
 80076c8:	d10f      	bne.n	80076ea <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80076d0:	68db      	ldr	r3, [r3, #12]
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d009      	beq.n	80076ea <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	2200      	movs	r2, #0
 80076da:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80076e4:	68db      	ldr	r3, [r3, #12]
 80076e6:	68f8      	ldr	r0, [r7, #12]
 80076e8:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80076ea:	2180      	movs	r1, #128	; 0x80
 80076ec:	68f8      	ldr	r0, [r7, #12]
 80076ee:	f001 fcbb 	bl	8009068 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80076f2:	68f8      	ldr	r0, [r7, #12]
 80076f4:	f001 f8b7 	bl	8008866 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d03a      	beq.n	8007778 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8007702:	68f8      	ldr	r0, [r7, #12]
 8007704:	f7ff fe42 	bl	800738c <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	2200      	movs	r2, #0
 800770c:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8007710:	e032      	b.n	8007778 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8007712:	7afb      	ldrb	r3, [r7, #11]
 8007714:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8007718:	b2db      	uxtb	r3, r3
 800771a:	4619      	mov	r1, r3
 800771c:	68f8      	ldr	r0, [r7, #12]
 800771e:	f000 f97f 	bl	8007a20 <USBD_CoreFindEP>
 8007722:	4603      	mov	r3, r0
 8007724:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007726:	7dfb      	ldrb	r3, [r7, #23]
 8007728:	2bff      	cmp	r3, #255	; 0xff
 800772a:	d025      	beq.n	8007778 <USBD_LL_DataInStage+0x15a>
 800772c:	7dfb      	ldrb	r3, [r7, #23]
 800772e:	2b00      	cmp	r3, #0
 8007730:	d122      	bne.n	8007778 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007738:	b2db      	uxtb	r3, r3
 800773a:	2b03      	cmp	r3, #3
 800773c:	d11c      	bne.n	8007778 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800773e:	7dfa      	ldrb	r2, [r7, #23]
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	32ae      	adds	r2, #174	; 0xae
 8007744:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007748:	695b      	ldr	r3, [r3, #20]
 800774a:	2b00      	cmp	r3, #0
 800774c:	d014      	beq.n	8007778 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800774e:	7dfa      	ldrb	r2, [r7, #23]
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8007756:	7dfa      	ldrb	r2, [r7, #23]
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	32ae      	adds	r2, #174	; 0xae
 800775c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007760:	695b      	ldr	r3, [r3, #20]
 8007762:	7afa      	ldrb	r2, [r7, #11]
 8007764:	4611      	mov	r1, r2
 8007766:	68f8      	ldr	r0, [r7, #12]
 8007768:	4798      	blx	r3
 800776a:	4603      	mov	r3, r0
 800776c:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800776e:	7dbb      	ldrb	r3, [r7, #22]
 8007770:	2b00      	cmp	r3, #0
 8007772:	d001      	beq.n	8007778 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8007774:	7dbb      	ldrb	r3, [r7, #22]
 8007776:	e000      	b.n	800777a <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8007778:	2300      	movs	r3, #0
}
 800777a:	4618      	mov	r0, r3
 800777c:	3718      	adds	r7, #24
 800777e:	46bd      	mov	sp, r7
 8007780:	bd80      	pop	{r7, pc}

08007782 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8007782:	b580      	push	{r7, lr}
 8007784:	b084      	sub	sp, #16
 8007786:	af00      	add	r7, sp, #0
 8007788:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800778a:	2300      	movs	r3, #0
 800778c:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	2201      	movs	r2, #1
 8007792:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	2200      	movs	r2, #0
 800779a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	2200      	movs	r2, #0
 80077a2:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	2200      	movs	r2, #0
 80077a8:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	2200      	movs	r2, #0
 80077b0:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d014      	beq.n	80077e8 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80077c4:	685b      	ldr	r3, [r3, #4]
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d00e      	beq.n	80077e8 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80077d0:	685b      	ldr	r3, [r3, #4]
 80077d2:	687a      	ldr	r2, [r7, #4]
 80077d4:	6852      	ldr	r2, [r2, #4]
 80077d6:	b2d2      	uxtb	r2, r2
 80077d8:	4611      	mov	r1, r2
 80077da:	6878      	ldr	r0, [r7, #4]
 80077dc:	4798      	blx	r3
 80077de:	4603      	mov	r3, r0
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d001      	beq.n	80077e8 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 80077e4:	2303      	movs	r3, #3
 80077e6:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80077e8:	2340      	movs	r3, #64	; 0x40
 80077ea:	2200      	movs	r2, #0
 80077ec:	2100      	movs	r1, #0
 80077ee:	6878      	ldr	r0, [r7, #4]
 80077f0:	f001 fbf5 	bl	8008fde <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	2201      	movs	r2, #1
 80077f8:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	2240      	movs	r2, #64	; 0x40
 8007800:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007804:	2340      	movs	r3, #64	; 0x40
 8007806:	2200      	movs	r2, #0
 8007808:	2180      	movs	r1, #128	; 0x80
 800780a:	6878      	ldr	r0, [r7, #4]
 800780c:	f001 fbe7 	bl	8008fde <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	2201      	movs	r2, #1
 8007814:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	2240      	movs	r2, #64	; 0x40
 800781a:	621a      	str	r2, [r3, #32]

  return ret;
 800781c:	7bfb      	ldrb	r3, [r7, #15]
}
 800781e:	4618      	mov	r0, r3
 8007820:	3710      	adds	r7, #16
 8007822:	46bd      	mov	sp, r7
 8007824:	bd80      	pop	{r7, pc}

08007826 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8007826:	b480      	push	{r7}
 8007828:	b083      	sub	sp, #12
 800782a:	af00      	add	r7, sp, #0
 800782c:	6078      	str	r0, [r7, #4]
 800782e:	460b      	mov	r3, r1
 8007830:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	78fa      	ldrb	r2, [r7, #3]
 8007836:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8007838:	2300      	movs	r3, #0
}
 800783a:	4618      	mov	r0, r3
 800783c:	370c      	adds	r7, #12
 800783e:	46bd      	mov	sp, r7
 8007840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007844:	4770      	bx	lr

08007846 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8007846:	b480      	push	{r7}
 8007848:	b083      	sub	sp, #12
 800784a:	af00      	add	r7, sp, #0
 800784c:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007854:	b2da      	uxtb	r2, r3
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	2204      	movs	r2, #4
 8007860:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8007864:	2300      	movs	r3, #0
}
 8007866:	4618      	mov	r0, r3
 8007868:	370c      	adds	r7, #12
 800786a:	46bd      	mov	sp, r7
 800786c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007870:	4770      	bx	lr

08007872 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8007872:	b480      	push	{r7}
 8007874:	b083      	sub	sp, #12
 8007876:	af00      	add	r7, sp, #0
 8007878:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007880:	b2db      	uxtb	r3, r3
 8007882:	2b04      	cmp	r3, #4
 8007884:	d106      	bne.n	8007894 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 800788c:	b2da      	uxtb	r2, r3
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8007894:	2300      	movs	r3, #0
}
 8007896:	4618      	mov	r0, r3
 8007898:	370c      	adds	r7, #12
 800789a:	46bd      	mov	sp, r7
 800789c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a0:	4770      	bx	lr

080078a2 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80078a2:	b580      	push	{r7, lr}
 80078a4:	b082      	sub	sp, #8
 80078a6:	af00      	add	r7, sp, #0
 80078a8:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80078b0:	b2db      	uxtb	r3, r3
 80078b2:	2b03      	cmp	r3, #3
 80078b4:	d110      	bne.n	80078d8 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d00b      	beq.n	80078d8 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80078c6:	69db      	ldr	r3, [r3, #28]
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	d005      	beq.n	80078d8 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80078d2:	69db      	ldr	r3, [r3, #28]
 80078d4:	6878      	ldr	r0, [r7, #4]
 80078d6:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 80078d8:	2300      	movs	r3, #0
}
 80078da:	4618      	mov	r0, r3
 80078dc:	3708      	adds	r7, #8
 80078de:	46bd      	mov	sp, r7
 80078e0:	bd80      	pop	{r7, pc}

080078e2 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 80078e2:	b580      	push	{r7, lr}
 80078e4:	b082      	sub	sp, #8
 80078e6:	af00      	add	r7, sp, #0
 80078e8:	6078      	str	r0, [r7, #4]
 80078ea:	460b      	mov	r3, r1
 80078ec:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	32ae      	adds	r2, #174	; 0xae
 80078f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d101      	bne.n	8007904 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8007900:	2303      	movs	r3, #3
 8007902:	e01c      	b.n	800793e <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800790a:	b2db      	uxtb	r3, r3
 800790c:	2b03      	cmp	r3, #3
 800790e:	d115      	bne.n	800793c <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	32ae      	adds	r2, #174	; 0xae
 800791a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800791e:	6a1b      	ldr	r3, [r3, #32]
 8007920:	2b00      	cmp	r3, #0
 8007922:	d00b      	beq.n	800793c <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	32ae      	adds	r2, #174	; 0xae
 800792e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007932:	6a1b      	ldr	r3, [r3, #32]
 8007934:	78fa      	ldrb	r2, [r7, #3]
 8007936:	4611      	mov	r1, r2
 8007938:	6878      	ldr	r0, [r7, #4]
 800793a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800793c:	2300      	movs	r3, #0
}
 800793e:	4618      	mov	r0, r3
 8007940:	3708      	adds	r7, #8
 8007942:	46bd      	mov	sp, r7
 8007944:	bd80      	pop	{r7, pc}

08007946 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8007946:	b580      	push	{r7, lr}
 8007948:	b082      	sub	sp, #8
 800794a:	af00      	add	r7, sp, #0
 800794c:	6078      	str	r0, [r7, #4]
 800794e:	460b      	mov	r3, r1
 8007950:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	32ae      	adds	r2, #174	; 0xae
 800795c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007960:	2b00      	cmp	r3, #0
 8007962:	d101      	bne.n	8007968 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8007964:	2303      	movs	r3, #3
 8007966:	e01c      	b.n	80079a2 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800796e:	b2db      	uxtb	r3, r3
 8007970:	2b03      	cmp	r3, #3
 8007972:	d115      	bne.n	80079a0 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	32ae      	adds	r2, #174	; 0xae
 800797e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007982:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007984:	2b00      	cmp	r3, #0
 8007986:	d00b      	beq.n	80079a0 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	32ae      	adds	r2, #174	; 0xae
 8007992:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007996:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007998:	78fa      	ldrb	r2, [r7, #3]
 800799a:	4611      	mov	r1, r2
 800799c:	6878      	ldr	r0, [r7, #4]
 800799e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80079a0:	2300      	movs	r3, #0
}
 80079a2:	4618      	mov	r0, r3
 80079a4:	3708      	adds	r7, #8
 80079a6:	46bd      	mov	sp, r7
 80079a8:	bd80      	pop	{r7, pc}

080079aa <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 80079aa:	b480      	push	{r7}
 80079ac:	b083      	sub	sp, #12
 80079ae:	af00      	add	r7, sp, #0
 80079b0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80079b2:	2300      	movs	r3, #0
}
 80079b4:	4618      	mov	r0, r3
 80079b6:	370c      	adds	r7, #12
 80079b8:	46bd      	mov	sp, r7
 80079ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079be:	4770      	bx	lr

080079c0 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 80079c0:	b580      	push	{r7, lr}
 80079c2:	b084      	sub	sp, #16
 80079c4:	af00      	add	r7, sp, #0
 80079c6:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 80079c8:	2300      	movs	r3, #0
 80079ca:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	2201      	movs	r2, #1
 80079d0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d00e      	beq.n	80079fc <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80079e4:	685b      	ldr	r3, [r3, #4]
 80079e6:	687a      	ldr	r2, [r7, #4]
 80079e8:	6852      	ldr	r2, [r2, #4]
 80079ea:	b2d2      	uxtb	r2, r2
 80079ec:	4611      	mov	r1, r2
 80079ee:	6878      	ldr	r0, [r7, #4]
 80079f0:	4798      	blx	r3
 80079f2:	4603      	mov	r3, r0
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d001      	beq.n	80079fc <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 80079f8:	2303      	movs	r3, #3
 80079fa:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80079fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80079fe:	4618      	mov	r0, r3
 8007a00:	3710      	adds	r7, #16
 8007a02:	46bd      	mov	sp, r7
 8007a04:	bd80      	pop	{r7, pc}

08007a06 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8007a06:	b480      	push	{r7}
 8007a08:	b083      	sub	sp, #12
 8007a0a:	af00      	add	r7, sp, #0
 8007a0c:	6078      	str	r0, [r7, #4]
 8007a0e:	460b      	mov	r3, r1
 8007a10:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8007a12:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8007a14:	4618      	mov	r0, r3
 8007a16:	370c      	adds	r7, #12
 8007a18:	46bd      	mov	sp, r7
 8007a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a1e:	4770      	bx	lr

08007a20 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8007a20:	b480      	push	{r7}
 8007a22:	b083      	sub	sp, #12
 8007a24:	af00      	add	r7, sp, #0
 8007a26:	6078      	str	r0, [r7, #4]
 8007a28:	460b      	mov	r3, r1
 8007a2a:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8007a2c:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8007a2e:	4618      	mov	r0, r3
 8007a30:	370c      	adds	r7, #12
 8007a32:	46bd      	mov	sp, r7
 8007a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a38:	4770      	bx	lr

08007a3a <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8007a3a:	b580      	push	{r7, lr}
 8007a3c:	b086      	sub	sp, #24
 8007a3e:	af00      	add	r7, sp, #0
 8007a40:	6078      	str	r0, [r7, #4]
 8007a42:	460b      	mov	r3, r1
 8007a44:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8007a4e:	2300      	movs	r3, #0
 8007a50:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	885b      	ldrh	r3, [r3, #2]
 8007a56:	b29a      	uxth	r2, r3
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	781b      	ldrb	r3, [r3, #0]
 8007a5c:	b29b      	uxth	r3, r3
 8007a5e:	429a      	cmp	r2, r3
 8007a60:	d920      	bls.n	8007aa4 <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	781b      	ldrb	r3, [r3, #0]
 8007a66:	b29b      	uxth	r3, r3
 8007a68:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8007a6a:	e013      	b.n	8007a94 <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8007a6c:	f107 030a 	add.w	r3, r7, #10
 8007a70:	4619      	mov	r1, r3
 8007a72:	6978      	ldr	r0, [r7, #20]
 8007a74:	f000 f81b 	bl	8007aae <USBD_GetNextDesc>
 8007a78:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8007a7a:	697b      	ldr	r3, [r7, #20]
 8007a7c:	785b      	ldrb	r3, [r3, #1]
 8007a7e:	2b05      	cmp	r3, #5
 8007a80:	d108      	bne.n	8007a94 <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8007a82:	697b      	ldr	r3, [r7, #20]
 8007a84:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8007a86:	693b      	ldr	r3, [r7, #16]
 8007a88:	789b      	ldrb	r3, [r3, #2]
 8007a8a:	78fa      	ldrb	r2, [r7, #3]
 8007a8c:	429a      	cmp	r2, r3
 8007a8e:	d008      	beq.n	8007aa2 <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8007a90:	2300      	movs	r3, #0
 8007a92:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	885b      	ldrh	r3, [r3, #2]
 8007a98:	b29a      	uxth	r2, r3
 8007a9a:	897b      	ldrh	r3, [r7, #10]
 8007a9c:	429a      	cmp	r2, r3
 8007a9e:	d8e5      	bhi.n	8007a6c <USBD_GetEpDesc+0x32>
 8007aa0:	e000      	b.n	8007aa4 <USBD_GetEpDesc+0x6a>
          break;
 8007aa2:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8007aa4:	693b      	ldr	r3, [r7, #16]
}
 8007aa6:	4618      	mov	r0, r3
 8007aa8:	3718      	adds	r7, #24
 8007aaa:	46bd      	mov	sp, r7
 8007aac:	bd80      	pop	{r7, pc}

08007aae <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8007aae:	b480      	push	{r7}
 8007ab0:	b085      	sub	sp, #20
 8007ab2:	af00      	add	r7, sp, #0
 8007ab4:	6078      	str	r0, [r7, #4]
 8007ab6:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8007abc:	683b      	ldr	r3, [r7, #0]
 8007abe:	881a      	ldrh	r2, [r3, #0]
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	781b      	ldrb	r3, [r3, #0]
 8007ac4:	b29b      	uxth	r3, r3
 8007ac6:	4413      	add	r3, r2
 8007ac8:	b29a      	uxth	r2, r3
 8007aca:	683b      	ldr	r3, [r7, #0]
 8007acc:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	781b      	ldrb	r3, [r3, #0]
 8007ad2:	461a      	mov	r2, r3
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	4413      	add	r3, r2
 8007ad8:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8007ada:	68fb      	ldr	r3, [r7, #12]
}
 8007adc:	4618      	mov	r0, r3
 8007ade:	3714      	adds	r7, #20
 8007ae0:	46bd      	mov	sp, r7
 8007ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ae6:	4770      	bx	lr

08007ae8 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8007ae8:	b480      	push	{r7}
 8007aea:	b087      	sub	sp, #28
 8007aec:	af00      	add	r7, sp, #0
 8007aee:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8007af4:	697b      	ldr	r3, [r7, #20]
 8007af6:	781b      	ldrb	r3, [r3, #0]
 8007af8:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8007afa:	697b      	ldr	r3, [r7, #20]
 8007afc:	3301      	adds	r3, #1
 8007afe:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8007b00:	697b      	ldr	r3, [r7, #20]
 8007b02:	781b      	ldrb	r3, [r3, #0]
 8007b04:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8007b06:	8a3b      	ldrh	r3, [r7, #16]
 8007b08:	021b      	lsls	r3, r3, #8
 8007b0a:	b21a      	sxth	r2, r3
 8007b0c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8007b10:	4313      	orrs	r3, r2
 8007b12:	b21b      	sxth	r3, r3
 8007b14:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8007b16:	89fb      	ldrh	r3, [r7, #14]
}
 8007b18:	4618      	mov	r0, r3
 8007b1a:	371c      	adds	r7, #28
 8007b1c:	46bd      	mov	sp, r7
 8007b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b22:	4770      	bx	lr

08007b24 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007b24:	b580      	push	{r7, lr}
 8007b26:	b084      	sub	sp, #16
 8007b28:	af00      	add	r7, sp, #0
 8007b2a:	6078      	str	r0, [r7, #4]
 8007b2c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007b2e:	2300      	movs	r3, #0
 8007b30:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007b32:	683b      	ldr	r3, [r7, #0]
 8007b34:	781b      	ldrb	r3, [r3, #0]
 8007b36:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007b3a:	2b40      	cmp	r3, #64	; 0x40
 8007b3c:	d005      	beq.n	8007b4a <USBD_StdDevReq+0x26>
 8007b3e:	2b40      	cmp	r3, #64	; 0x40
 8007b40:	d857      	bhi.n	8007bf2 <USBD_StdDevReq+0xce>
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d00f      	beq.n	8007b66 <USBD_StdDevReq+0x42>
 8007b46:	2b20      	cmp	r3, #32
 8007b48:	d153      	bne.n	8007bf2 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	32ae      	adds	r2, #174	; 0xae
 8007b54:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007b58:	689b      	ldr	r3, [r3, #8]
 8007b5a:	6839      	ldr	r1, [r7, #0]
 8007b5c:	6878      	ldr	r0, [r7, #4]
 8007b5e:	4798      	blx	r3
 8007b60:	4603      	mov	r3, r0
 8007b62:	73fb      	strb	r3, [r7, #15]
      break;
 8007b64:	e04a      	b.n	8007bfc <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007b66:	683b      	ldr	r3, [r7, #0]
 8007b68:	785b      	ldrb	r3, [r3, #1]
 8007b6a:	2b09      	cmp	r3, #9
 8007b6c:	d83b      	bhi.n	8007be6 <USBD_StdDevReq+0xc2>
 8007b6e:	a201      	add	r2, pc, #4	; (adr r2, 8007b74 <USBD_StdDevReq+0x50>)
 8007b70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b74:	08007bc9 	.word	0x08007bc9
 8007b78:	08007bdd 	.word	0x08007bdd
 8007b7c:	08007be7 	.word	0x08007be7
 8007b80:	08007bd3 	.word	0x08007bd3
 8007b84:	08007be7 	.word	0x08007be7
 8007b88:	08007ba7 	.word	0x08007ba7
 8007b8c:	08007b9d 	.word	0x08007b9d
 8007b90:	08007be7 	.word	0x08007be7
 8007b94:	08007bbf 	.word	0x08007bbf
 8007b98:	08007bb1 	.word	0x08007bb1
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8007b9c:	6839      	ldr	r1, [r7, #0]
 8007b9e:	6878      	ldr	r0, [r7, #4]
 8007ba0:	f000 fa3c 	bl	800801c <USBD_GetDescriptor>
          break;
 8007ba4:	e024      	b.n	8007bf0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8007ba6:	6839      	ldr	r1, [r7, #0]
 8007ba8:	6878      	ldr	r0, [r7, #4]
 8007baa:	f000 fba1 	bl	80082f0 <USBD_SetAddress>
          break;
 8007bae:	e01f      	b.n	8007bf0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8007bb0:	6839      	ldr	r1, [r7, #0]
 8007bb2:	6878      	ldr	r0, [r7, #4]
 8007bb4:	f000 fbe0 	bl	8008378 <USBD_SetConfig>
 8007bb8:	4603      	mov	r3, r0
 8007bba:	73fb      	strb	r3, [r7, #15]
          break;
 8007bbc:	e018      	b.n	8007bf0 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8007bbe:	6839      	ldr	r1, [r7, #0]
 8007bc0:	6878      	ldr	r0, [r7, #4]
 8007bc2:	f000 fc83 	bl	80084cc <USBD_GetConfig>
          break;
 8007bc6:	e013      	b.n	8007bf0 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8007bc8:	6839      	ldr	r1, [r7, #0]
 8007bca:	6878      	ldr	r0, [r7, #4]
 8007bcc:	f000 fcb4 	bl	8008538 <USBD_GetStatus>
          break;
 8007bd0:	e00e      	b.n	8007bf0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8007bd2:	6839      	ldr	r1, [r7, #0]
 8007bd4:	6878      	ldr	r0, [r7, #4]
 8007bd6:	f000 fce3 	bl	80085a0 <USBD_SetFeature>
          break;
 8007bda:	e009      	b.n	8007bf0 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8007bdc:	6839      	ldr	r1, [r7, #0]
 8007bde:	6878      	ldr	r0, [r7, #4]
 8007be0:	f000 fd07 	bl	80085f2 <USBD_ClrFeature>
          break;
 8007be4:	e004      	b.n	8007bf0 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8007be6:	6839      	ldr	r1, [r7, #0]
 8007be8:	6878      	ldr	r0, [r7, #4]
 8007bea:	f000 fd5e 	bl	80086aa <USBD_CtlError>
          break;
 8007bee:	bf00      	nop
      }
      break;
 8007bf0:	e004      	b.n	8007bfc <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8007bf2:	6839      	ldr	r1, [r7, #0]
 8007bf4:	6878      	ldr	r0, [r7, #4]
 8007bf6:	f000 fd58 	bl	80086aa <USBD_CtlError>
      break;
 8007bfa:	bf00      	nop
  }

  return ret;
 8007bfc:	7bfb      	ldrb	r3, [r7, #15]
}
 8007bfe:	4618      	mov	r0, r3
 8007c00:	3710      	adds	r7, #16
 8007c02:	46bd      	mov	sp, r7
 8007c04:	bd80      	pop	{r7, pc}
 8007c06:	bf00      	nop

08007c08 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007c08:	b580      	push	{r7, lr}
 8007c0a:	b084      	sub	sp, #16
 8007c0c:	af00      	add	r7, sp, #0
 8007c0e:	6078      	str	r0, [r7, #4]
 8007c10:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007c12:	2300      	movs	r3, #0
 8007c14:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007c16:	683b      	ldr	r3, [r7, #0]
 8007c18:	781b      	ldrb	r3, [r3, #0]
 8007c1a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007c1e:	2b40      	cmp	r3, #64	; 0x40
 8007c20:	d005      	beq.n	8007c2e <USBD_StdItfReq+0x26>
 8007c22:	2b40      	cmp	r3, #64	; 0x40
 8007c24:	d852      	bhi.n	8007ccc <USBD_StdItfReq+0xc4>
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d001      	beq.n	8007c2e <USBD_StdItfReq+0x26>
 8007c2a:	2b20      	cmp	r3, #32
 8007c2c:	d14e      	bne.n	8007ccc <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007c34:	b2db      	uxtb	r3, r3
 8007c36:	3b01      	subs	r3, #1
 8007c38:	2b02      	cmp	r3, #2
 8007c3a:	d840      	bhi.n	8007cbe <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8007c3c:	683b      	ldr	r3, [r7, #0]
 8007c3e:	889b      	ldrh	r3, [r3, #4]
 8007c40:	b2db      	uxtb	r3, r3
 8007c42:	2b01      	cmp	r3, #1
 8007c44:	d836      	bhi.n	8007cb4 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8007c46:	683b      	ldr	r3, [r7, #0]
 8007c48:	889b      	ldrh	r3, [r3, #4]
 8007c4a:	b2db      	uxtb	r3, r3
 8007c4c:	4619      	mov	r1, r3
 8007c4e:	6878      	ldr	r0, [r7, #4]
 8007c50:	f7ff fed9 	bl	8007a06 <USBD_CoreFindIF>
 8007c54:	4603      	mov	r3, r0
 8007c56:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007c58:	7bbb      	ldrb	r3, [r7, #14]
 8007c5a:	2bff      	cmp	r3, #255	; 0xff
 8007c5c:	d01d      	beq.n	8007c9a <USBD_StdItfReq+0x92>
 8007c5e:	7bbb      	ldrb	r3, [r7, #14]
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d11a      	bne.n	8007c9a <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8007c64:	7bba      	ldrb	r2, [r7, #14]
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	32ae      	adds	r2, #174	; 0xae
 8007c6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c6e:	689b      	ldr	r3, [r3, #8]
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d00f      	beq.n	8007c94 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8007c74:	7bba      	ldrb	r2, [r7, #14]
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8007c7c:	7bba      	ldrb	r2, [r7, #14]
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	32ae      	adds	r2, #174	; 0xae
 8007c82:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c86:	689b      	ldr	r3, [r3, #8]
 8007c88:	6839      	ldr	r1, [r7, #0]
 8007c8a:	6878      	ldr	r0, [r7, #4]
 8007c8c:	4798      	blx	r3
 8007c8e:	4603      	mov	r3, r0
 8007c90:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8007c92:	e004      	b.n	8007c9e <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8007c94:	2303      	movs	r3, #3
 8007c96:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8007c98:	e001      	b.n	8007c9e <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8007c9a:	2303      	movs	r3, #3
 8007c9c:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8007c9e:	683b      	ldr	r3, [r7, #0]
 8007ca0:	88db      	ldrh	r3, [r3, #6]
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d110      	bne.n	8007cc8 <USBD_StdItfReq+0xc0>
 8007ca6:	7bfb      	ldrb	r3, [r7, #15]
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d10d      	bne.n	8007cc8 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8007cac:	6878      	ldr	r0, [r7, #4]
 8007cae:	f000 fdc7 	bl	8008840 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8007cb2:	e009      	b.n	8007cc8 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8007cb4:	6839      	ldr	r1, [r7, #0]
 8007cb6:	6878      	ldr	r0, [r7, #4]
 8007cb8:	f000 fcf7 	bl	80086aa <USBD_CtlError>
          break;
 8007cbc:	e004      	b.n	8007cc8 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8007cbe:	6839      	ldr	r1, [r7, #0]
 8007cc0:	6878      	ldr	r0, [r7, #4]
 8007cc2:	f000 fcf2 	bl	80086aa <USBD_CtlError>
          break;
 8007cc6:	e000      	b.n	8007cca <USBD_StdItfReq+0xc2>
          break;
 8007cc8:	bf00      	nop
      }
      break;
 8007cca:	e004      	b.n	8007cd6 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8007ccc:	6839      	ldr	r1, [r7, #0]
 8007cce:	6878      	ldr	r0, [r7, #4]
 8007cd0:	f000 fceb 	bl	80086aa <USBD_CtlError>
      break;
 8007cd4:	bf00      	nop
  }

  return ret;
 8007cd6:	7bfb      	ldrb	r3, [r7, #15]
}
 8007cd8:	4618      	mov	r0, r3
 8007cda:	3710      	adds	r7, #16
 8007cdc:	46bd      	mov	sp, r7
 8007cde:	bd80      	pop	{r7, pc}

08007ce0 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007ce0:	b580      	push	{r7, lr}
 8007ce2:	b084      	sub	sp, #16
 8007ce4:	af00      	add	r7, sp, #0
 8007ce6:	6078      	str	r0, [r7, #4]
 8007ce8:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8007cea:	2300      	movs	r3, #0
 8007cec:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8007cee:	683b      	ldr	r3, [r7, #0]
 8007cf0:	889b      	ldrh	r3, [r3, #4]
 8007cf2:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007cf4:	683b      	ldr	r3, [r7, #0]
 8007cf6:	781b      	ldrb	r3, [r3, #0]
 8007cf8:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007cfc:	2b40      	cmp	r3, #64	; 0x40
 8007cfe:	d007      	beq.n	8007d10 <USBD_StdEPReq+0x30>
 8007d00:	2b40      	cmp	r3, #64	; 0x40
 8007d02:	f200 817f 	bhi.w	8008004 <USBD_StdEPReq+0x324>
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d02a      	beq.n	8007d60 <USBD_StdEPReq+0x80>
 8007d0a:	2b20      	cmp	r3, #32
 8007d0c:	f040 817a 	bne.w	8008004 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8007d10:	7bbb      	ldrb	r3, [r7, #14]
 8007d12:	4619      	mov	r1, r3
 8007d14:	6878      	ldr	r0, [r7, #4]
 8007d16:	f7ff fe83 	bl	8007a20 <USBD_CoreFindEP>
 8007d1a:	4603      	mov	r3, r0
 8007d1c:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007d1e:	7b7b      	ldrb	r3, [r7, #13]
 8007d20:	2bff      	cmp	r3, #255	; 0xff
 8007d22:	f000 8174 	beq.w	800800e <USBD_StdEPReq+0x32e>
 8007d26:	7b7b      	ldrb	r3, [r7, #13]
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	f040 8170 	bne.w	800800e <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8007d2e:	7b7a      	ldrb	r2, [r7, #13]
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8007d36:	7b7a      	ldrb	r2, [r7, #13]
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	32ae      	adds	r2, #174	; 0xae
 8007d3c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007d40:	689b      	ldr	r3, [r3, #8]
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	f000 8163 	beq.w	800800e <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8007d48:	7b7a      	ldrb	r2, [r7, #13]
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	32ae      	adds	r2, #174	; 0xae
 8007d4e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007d52:	689b      	ldr	r3, [r3, #8]
 8007d54:	6839      	ldr	r1, [r7, #0]
 8007d56:	6878      	ldr	r0, [r7, #4]
 8007d58:	4798      	blx	r3
 8007d5a:	4603      	mov	r3, r0
 8007d5c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007d5e:	e156      	b.n	800800e <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007d60:	683b      	ldr	r3, [r7, #0]
 8007d62:	785b      	ldrb	r3, [r3, #1]
 8007d64:	2b03      	cmp	r3, #3
 8007d66:	d008      	beq.n	8007d7a <USBD_StdEPReq+0x9a>
 8007d68:	2b03      	cmp	r3, #3
 8007d6a:	f300 8145 	bgt.w	8007ff8 <USBD_StdEPReq+0x318>
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	f000 809b 	beq.w	8007eaa <USBD_StdEPReq+0x1ca>
 8007d74:	2b01      	cmp	r3, #1
 8007d76:	d03c      	beq.n	8007df2 <USBD_StdEPReq+0x112>
 8007d78:	e13e      	b.n	8007ff8 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007d80:	b2db      	uxtb	r3, r3
 8007d82:	2b02      	cmp	r3, #2
 8007d84:	d002      	beq.n	8007d8c <USBD_StdEPReq+0xac>
 8007d86:	2b03      	cmp	r3, #3
 8007d88:	d016      	beq.n	8007db8 <USBD_StdEPReq+0xd8>
 8007d8a:	e02c      	b.n	8007de6 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007d8c:	7bbb      	ldrb	r3, [r7, #14]
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d00d      	beq.n	8007dae <USBD_StdEPReq+0xce>
 8007d92:	7bbb      	ldrb	r3, [r7, #14]
 8007d94:	2b80      	cmp	r3, #128	; 0x80
 8007d96:	d00a      	beq.n	8007dae <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8007d98:	7bbb      	ldrb	r3, [r7, #14]
 8007d9a:	4619      	mov	r1, r3
 8007d9c:	6878      	ldr	r0, [r7, #4]
 8007d9e:	f001 f963 	bl	8009068 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8007da2:	2180      	movs	r1, #128	; 0x80
 8007da4:	6878      	ldr	r0, [r7, #4]
 8007da6:	f001 f95f 	bl	8009068 <USBD_LL_StallEP>
 8007daa:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007dac:	e020      	b.n	8007df0 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8007dae:	6839      	ldr	r1, [r7, #0]
 8007db0:	6878      	ldr	r0, [r7, #4]
 8007db2:	f000 fc7a 	bl	80086aa <USBD_CtlError>
              break;
 8007db6:	e01b      	b.n	8007df0 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007db8:	683b      	ldr	r3, [r7, #0]
 8007dba:	885b      	ldrh	r3, [r3, #2]
 8007dbc:	2b00      	cmp	r3, #0
 8007dbe:	d10e      	bne.n	8007dde <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8007dc0:	7bbb      	ldrb	r3, [r7, #14]
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	d00b      	beq.n	8007dde <USBD_StdEPReq+0xfe>
 8007dc6:	7bbb      	ldrb	r3, [r7, #14]
 8007dc8:	2b80      	cmp	r3, #128	; 0x80
 8007dca:	d008      	beq.n	8007dde <USBD_StdEPReq+0xfe>
 8007dcc:	683b      	ldr	r3, [r7, #0]
 8007dce:	88db      	ldrh	r3, [r3, #6]
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d104      	bne.n	8007dde <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8007dd4:	7bbb      	ldrb	r3, [r7, #14]
 8007dd6:	4619      	mov	r1, r3
 8007dd8:	6878      	ldr	r0, [r7, #4]
 8007dda:	f001 f945 	bl	8009068 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8007dde:	6878      	ldr	r0, [r7, #4]
 8007de0:	f000 fd2e 	bl	8008840 <USBD_CtlSendStatus>

              break;
 8007de4:	e004      	b.n	8007df0 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8007de6:	6839      	ldr	r1, [r7, #0]
 8007de8:	6878      	ldr	r0, [r7, #4]
 8007dea:	f000 fc5e 	bl	80086aa <USBD_CtlError>
              break;
 8007dee:	bf00      	nop
          }
          break;
 8007df0:	e107      	b.n	8008002 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007df8:	b2db      	uxtb	r3, r3
 8007dfa:	2b02      	cmp	r3, #2
 8007dfc:	d002      	beq.n	8007e04 <USBD_StdEPReq+0x124>
 8007dfe:	2b03      	cmp	r3, #3
 8007e00:	d016      	beq.n	8007e30 <USBD_StdEPReq+0x150>
 8007e02:	e04b      	b.n	8007e9c <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007e04:	7bbb      	ldrb	r3, [r7, #14]
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d00d      	beq.n	8007e26 <USBD_StdEPReq+0x146>
 8007e0a:	7bbb      	ldrb	r3, [r7, #14]
 8007e0c:	2b80      	cmp	r3, #128	; 0x80
 8007e0e:	d00a      	beq.n	8007e26 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8007e10:	7bbb      	ldrb	r3, [r7, #14]
 8007e12:	4619      	mov	r1, r3
 8007e14:	6878      	ldr	r0, [r7, #4]
 8007e16:	f001 f927 	bl	8009068 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8007e1a:	2180      	movs	r1, #128	; 0x80
 8007e1c:	6878      	ldr	r0, [r7, #4]
 8007e1e:	f001 f923 	bl	8009068 <USBD_LL_StallEP>
 8007e22:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007e24:	e040      	b.n	8007ea8 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8007e26:	6839      	ldr	r1, [r7, #0]
 8007e28:	6878      	ldr	r0, [r7, #4]
 8007e2a:	f000 fc3e 	bl	80086aa <USBD_CtlError>
              break;
 8007e2e:	e03b      	b.n	8007ea8 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007e30:	683b      	ldr	r3, [r7, #0]
 8007e32:	885b      	ldrh	r3, [r3, #2]
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d136      	bne.n	8007ea6 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8007e38:	7bbb      	ldrb	r3, [r7, #14]
 8007e3a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d004      	beq.n	8007e4c <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8007e42:	7bbb      	ldrb	r3, [r7, #14]
 8007e44:	4619      	mov	r1, r3
 8007e46:	6878      	ldr	r0, [r7, #4]
 8007e48:	f001 f92d 	bl	80090a6 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8007e4c:	6878      	ldr	r0, [r7, #4]
 8007e4e:	f000 fcf7 	bl	8008840 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8007e52:	7bbb      	ldrb	r3, [r7, #14]
 8007e54:	4619      	mov	r1, r3
 8007e56:	6878      	ldr	r0, [r7, #4]
 8007e58:	f7ff fde2 	bl	8007a20 <USBD_CoreFindEP>
 8007e5c:	4603      	mov	r3, r0
 8007e5e:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007e60:	7b7b      	ldrb	r3, [r7, #13]
 8007e62:	2bff      	cmp	r3, #255	; 0xff
 8007e64:	d01f      	beq.n	8007ea6 <USBD_StdEPReq+0x1c6>
 8007e66:	7b7b      	ldrb	r3, [r7, #13]
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d11c      	bne.n	8007ea6 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8007e6c:	7b7a      	ldrb	r2, [r7, #13]
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8007e74:	7b7a      	ldrb	r2, [r7, #13]
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	32ae      	adds	r2, #174	; 0xae
 8007e7a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e7e:	689b      	ldr	r3, [r3, #8]
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d010      	beq.n	8007ea6 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8007e84:	7b7a      	ldrb	r2, [r7, #13]
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	32ae      	adds	r2, #174	; 0xae
 8007e8a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e8e:	689b      	ldr	r3, [r3, #8]
 8007e90:	6839      	ldr	r1, [r7, #0]
 8007e92:	6878      	ldr	r0, [r7, #4]
 8007e94:	4798      	blx	r3
 8007e96:	4603      	mov	r3, r0
 8007e98:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8007e9a:	e004      	b.n	8007ea6 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8007e9c:	6839      	ldr	r1, [r7, #0]
 8007e9e:	6878      	ldr	r0, [r7, #4]
 8007ea0:	f000 fc03 	bl	80086aa <USBD_CtlError>
              break;
 8007ea4:	e000      	b.n	8007ea8 <USBD_StdEPReq+0x1c8>
              break;
 8007ea6:	bf00      	nop
          }
          break;
 8007ea8:	e0ab      	b.n	8008002 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007eb0:	b2db      	uxtb	r3, r3
 8007eb2:	2b02      	cmp	r3, #2
 8007eb4:	d002      	beq.n	8007ebc <USBD_StdEPReq+0x1dc>
 8007eb6:	2b03      	cmp	r3, #3
 8007eb8:	d032      	beq.n	8007f20 <USBD_StdEPReq+0x240>
 8007eba:	e097      	b.n	8007fec <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007ebc:	7bbb      	ldrb	r3, [r7, #14]
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	d007      	beq.n	8007ed2 <USBD_StdEPReq+0x1f2>
 8007ec2:	7bbb      	ldrb	r3, [r7, #14]
 8007ec4:	2b80      	cmp	r3, #128	; 0x80
 8007ec6:	d004      	beq.n	8007ed2 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8007ec8:	6839      	ldr	r1, [r7, #0]
 8007eca:	6878      	ldr	r0, [r7, #4]
 8007ecc:	f000 fbed 	bl	80086aa <USBD_CtlError>
                break;
 8007ed0:	e091      	b.n	8007ff6 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007ed2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	da0b      	bge.n	8007ef2 <USBD_StdEPReq+0x212>
 8007eda:	7bbb      	ldrb	r3, [r7, #14]
 8007edc:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8007ee0:	4613      	mov	r3, r2
 8007ee2:	009b      	lsls	r3, r3, #2
 8007ee4:	4413      	add	r3, r2
 8007ee6:	009b      	lsls	r3, r3, #2
 8007ee8:	3310      	adds	r3, #16
 8007eea:	687a      	ldr	r2, [r7, #4]
 8007eec:	4413      	add	r3, r2
 8007eee:	3304      	adds	r3, #4
 8007ef0:	e00b      	b.n	8007f0a <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007ef2:	7bbb      	ldrb	r3, [r7, #14]
 8007ef4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007ef8:	4613      	mov	r3, r2
 8007efa:	009b      	lsls	r3, r3, #2
 8007efc:	4413      	add	r3, r2
 8007efe:	009b      	lsls	r3, r3, #2
 8007f00:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8007f04:	687a      	ldr	r2, [r7, #4]
 8007f06:	4413      	add	r3, r2
 8007f08:	3304      	adds	r3, #4
 8007f0a:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8007f0c:	68bb      	ldr	r3, [r7, #8]
 8007f0e:	2200      	movs	r2, #0
 8007f10:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8007f12:	68bb      	ldr	r3, [r7, #8]
 8007f14:	2202      	movs	r2, #2
 8007f16:	4619      	mov	r1, r3
 8007f18:	6878      	ldr	r0, [r7, #4]
 8007f1a:	f000 fc37 	bl	800878c <USBD_CtlSendData>
              break;
 8007f1e:	e06a      	b.n	8007ff6 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8007f20:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	da11      	bge.n	8007f4c <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8007f28:	7bbb      	ldrb	r3, [r7, #14]
 8007f2a:	f003 020f 	and.w	r2, r3, #15
 8007f2e:	6879      	ldr	r1, [r7, #4]
 8007f30:	4613      	mov	r3, r2
 8007f32:	009b      	lsls	r3, r3, #2
 8007f34:	4413      	add	r3, r2
 8007f36:	009b      	lsls	r3, r3, #2
 8007f38:	440b      	add	r3, r1
 8007f3a:	3324      	adds	r3, #36	; 0x24
 8007f3c:	881b      	ldrh	r3, [r3, #0]
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d117      	bne.n	8007f72 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8007f42:	6839      	ldr	r1, [r7, #0]
 8007f44:	6878      	ldr	r0, [r7, #4]
 8007f46:	f000 fbb0 	bl	80086aa <USBD_CtlError>
                  break;
 8007f4a:	e054      	b.n	8007ff6 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8007f4c:	7bbb      	ldrb	r3, [r7, #14]
 8007f4e:	f003 020f 	and.w	r2, r3, #15
 8007f52:	6879      	ldr	r1, [r7, #4]
 8007f54:	4613      	mov	r3, r2
 8007f56:	009b      	lsls	r3, r3, #2
 8007f58:	4413      	add	r3, r2
 8007f5a:	009b      	lsls	r3, r3, #2
 8007f5c:	440b      	add	r3, r1
 8007f5e:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8007f62:	881b      	ldrh	r3, [r3, #0]
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d104      	bne.n	8007f72 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8007f68:	6839      	ldr	r1, [r7, #0]
 8007f6a:	6878      	ldr	r0, [r7, #4]
 8007f6c:	f000 fb9d 	bl	80086aa <USBD_CtlError>
                  break;
 8007f70:	e041      	b.n	8007ff6 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007f72:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	da0b      	bge.n	8007f92 <USBD_StdEPReq+0x2b2>
 8007f7a:	7bbb      	ldrb	r3, [r7, #14]
 8007f7c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8007f80:	4613      	mov	r3, r2
 8007f82:	009b      	lsls	r3, r3, #2
 8007f84:	4413      	add	r3, r2
 8007f86:	009b      	lsls	r3, r3, #2
 8007f88:	3310      	adds	r3, #16
 8007f8a:	687a      	ldr	r2, [r7, #4]
 8007f8c:	4413      	add	r3, r2
 8007f8e:	3304      	adds	r3, #4
 8007f90:	e00b      	b.n	8007faa <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007f92:	7bbb      	ldrb	r3, [r7, #14]
 8007f94:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007f98:	4613      	mov	r3, r2
 8007f9a:	009b      	lsls	r3, r3, #2
 8007f9c:	4413      	add	r3, r2
 8007f9e:	009b      	lsls	r3, r3, #2
 8007fa0:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8007fa4:	687a      	ldr	r2, [r7, #4]
 8007fa6:	4413      	add	r3, r2
 8007fa8:	3304      	adds	r3, #4
 8007faa:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8007fac:	7bbb      	ldrb	r3, [r7, #14]
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d002      	beq.n	8007fb8 <USBD_StdEPReq+0x2d8>
 8007fb2:	7bbb      	ldrb	r3, [r7, #14]
 8007fb4:	2b80      	cmp	r3, #128	; 0x80
 8007fb6:	d103      	bne.n	8007fc0 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8007fb8:	68bb      	ldr	r3, [r7, #8]
 8007fba:	2200      	movs	r2, #0
 8007fbc:	601a      	str	r2, [r3, #0]
 8007fbe:	e00e      	b.n	8007fde <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8007fc0:	7bbb      	ldrb	r3, [r7, #14]
 8007fc2:	4619      	mov	r1, r3
 8007fc4:	6878      	ldr	r0, [r7, #4]
 8007fc6:	f001 f88d 	bl	80090e4 <USBD_LL_IsStallEP>
 8007fca:	4603      	mov	r3, r0
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	d003      	beq.n	8007fd8 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8007fd0:	68bb      	ldr	r3, [r7, #8]
 8007fd2:	2201      	movs	r2, #1
 8007fd4:	601a      	str	r2, [r3, #0]
 8007fd6:	e002      	b.n	8007fde <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8007fd8:	68bb      	ldr	r3, [r7, #8]
 8007fda:	2200      	movs	r2, #0
 8007fdc:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8007fde:	68bb      	ldr	r3, [r7, #8]
 8007fe0:	2202      	movs	r2, #2
 8007fe2:	4619      	mov	r1, r3
 8007fe4:	6878      	ldr	r0, [r7, #4]
 8007fe6:	f000 fbd1 	bl	800878c <USBD_CtlSendData>
              break;
 8007fea:	e004      	b.n	8007ff6 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8007fec:	6839      	ldr	r1, [r7, #0]
 8007fee:	6878      	ldr	r0, [r7, #4]
 8007ff0:	f000 fb5b 	bl	80086aa <USBD_CtlError>
              break;
 8007ff4:	bf00      	nop
          }
          break;
 8007ff6:	e004      	b.n	8008002 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8007ff8:	6839      	ldr	r1, [r7, #0]
 8007ffa:	6878      	ldr	r0, [r7, #4]
 8007ffc:	f000 fb55 	bl	80086aa <USBD_CtlError>
          break;
 8008000:	bf00      	nop
      }
      break;
 8008002:	e005      	b.n	8008010 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8008004:	6839      	ldr	r1, [r7, #0]
 8008006:	6878      	ldr	r0, [r7, #4]
 8008008:	f000 fb4f 	bl	80086aa <USBD_CtlError>
      break;
 800800c:	e000      	b.n	8008010 <USBD_StdEPReq+0x330>
      break;
 800800e:	bf00      	nop
  }

  return ret;
 8008010:	7bfb      	ldrb	r3, [r7, #15]
}
 8008012:	4618      	mov	r0, r3
 8008014:	3710      	adds	r7, #16
 8008016:	46bd      	mov	sp, r7
 8008018:	bd80      	pop	{r7, pc}
	...

0800801c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800801c:	b580      	push	{r7, lr}
 800801e:	b084      	sub	sp, #16
 8008020:	af00      	add	r7, sp, #0
 8008022:	6078      	str	r0, [r7, #4]
 8008024:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008026:	2300      	movs	r3, #0
 8008028:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800802a:	2300      	movs	r3, #0
 800802c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800802e:	2300      	movs	r3, #0
 8008030:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8008032:	683b      	ldr	r3, [r7, #0]
 8008034:	885b      	ldrh	r3, [r3, #2]
 8008036:	0a1b      	lsrs	r3, r3, #8
 8008038:	b29b      	uxth	r3, r3
 800803a:	3b01      	subs	r3, #1
 800803c:	2b06      	cmp	r3, #6
 800803e:	f200 8128 	bhi.w	8008292 <USBD_GetDescriptor+0x276>
 8008042:	a201      	add	r2, pc, #4	; (adr r2, 8008048 <USBD_GetDescriptor+0x2c>)
 8008044:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008048:	08008065 	.word	0x08008065
 800804c:	0800807d 	.word	0x0800807d
 8008050:	080080bd 	.word	0x080080bd
 8008054:	08008293 	.word	0x08008293
 8008058:	08008293 	.word	0x08008293
 800805c:	08008233 	.word	0x08008233
 8008060:	0800825f 	.word	0x0800825f
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	687a      	ldr	r2, [r7, #4]
 800806e:	7c12      	ldrb	r2, [r2, #16]
 8008070:	f107 0108 	add.w	r1, r7, #8
 8008074:	4610      	mov	r0, r2
 8008076:	4798      	blx	r3
 8008078:	60f8      	str	r0, [r7, #12]
      break;
 800807a:	e112      	b.n	80082a2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	7c1b      	ldrb	r3, [r3, #16]
 8008080:	2b00      	cmp	r3, #0
 8008082:	d10d      	bne.n	80080a0 <USBD_GetDescriptor+0x84>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800808a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800808c:	f107 0208 	add.w	r2, r7, #8
 8008090:	4610      	mov	r0, r2
 8008092:	4798      	blx	r3
 8008094:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	3301      	adds	r3, #1
 800809a:	2202      	movs	r2, #2
 800809c:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800809e:	e100      	b.n	80082a2 <USBD_GetDescriptor+0x286>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80080a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080a8:	f107 0208 	add.w	r2, r7, #8
 80080ac:	4610      	mov	r0, r2
 80080ae:	4798      	blx	r3
 80080b0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	3301      	adds	r3, #1
 80080b6:	2202      	movs	r2, #2
 80080b8:	701a      	strb	r2, [r3, #0]
      break;
 80080ba:	e0f2      	b.n	80082a2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80080bc:	683b      	ldr	r3, [r7, #0]
 80080be:	885b      	ldrh	r3, [r3, #2]
 80080c0:	b2db      	uxtb	r3, r3
 80080c2:	2b05      	cmp	r3, #5
 80080c4:	f200 80ac 	bhi.w	8008220 <USBD_GetDescriptor+0x204>
 80080c8:	a201      	add	r2, pc, #4	; (adr r2, 80080d0 <USBD_GetDescriptor+0xb4>)
 80080ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80080ce:	bf00      	nop
 80080d0:	080080e9 	.word	0x080080e9
 80080d4:	0800811d 	.word	0x0800811d
 80080d8:	08008151 	.word	0x08008151
 80080dc:	08008185 	.word	0x08008185
 80080e0:	080081b9 	.word	0x080081b9
 80080e4:	080081ed 	.word	0x080081ed
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80080ee:	685b      	ldr	r3, [r3, #4]
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d00b      	beq.n	800810c <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80080fa:	685b      	ldr	r3, [r3, #4]
 80080fc:	687a      	ldr	r2, [r7, #4]
 80080fe:	7c12      	ldrb	r2, [r2, #16]
 8008100:	f107 0108 	add.w	r1, r7, #8
 8008104:	4610      	mov	r0, r2
 8008106:	4798      	blx	r3
 8008108:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800810a:	e091      	b.n	8008230 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800810c:	6839      	ldr	r1, [r7, #0]
 800810e:	6878      	ldr	r0, [r7, #4]
 8008110:	f000 facb 	bl	80086aa <USBD_CtlError>
            err++;
 8008114:	7afb      	ldrb	r3, [r7, #11]
 8008116:	3301      	adds	r3, #1
 8008118:	72fb      	strb	r3, [r7, #11]
          break;
 800811a:	e089      	b.n	8008230 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008122:	689b      	ldr	r3, [r3, #8]
 8008124:	2b00      	cmp	r3, #0
 8008126:	d00b      	beq.n	8008140 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800812e:	689b      	ldr	r3, [r3, #8]
 8008130:	687a      	ldr	r2, [r7, #4]
 8008132:	7c12      	ldrb	r2, [r2, #16]
 8008134:	f107 0108 	add.w	r1, r7, #8
 8008138:	4610      	mov	r0, r2
 800813a:	4798      	blx	r3
 800813c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800813e:	e077      	b.n	8008230 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008140:	6839      	ldr	r1, [r7, #0]
 8008142:	6878      	ldr	r0, [r7, #4]
 8008144:	f000 fab1 	bl	80086aa <USBD_CtlError>
            err++;
 8008148:	7afb      	ldrb	r3, [r7, #11]
 800814a:	3301      	adds	r3, #1
 800814c:	72fb      	strb	r3, [r7, #11]
          break;
 800814e:	e06f      	b.n	8008230 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008156:	68db      	ldr	r3, [r3, #12]
 8008158:	2b00      	cmp	r3, #0
 800815a:	d00b      	beq.n	8008174 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008162:	68db      	ldr	r3, [r3, #12]
 8008164:	687a      	ldr	r2, [r7, #4]
 8008166:	7c12      	ldrb	r2, [r2, #16]
 8008168:	f107 0108 	add.w	r1, r7, #8
 800816c:	4610      	mov	r0, r2
 800816e:	4798      	blx	r3
 8008170:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008172:	e05d      	b.n	8008230 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008174:	6839      	ldr	r1, [r7, #0]
 8008176:	6878      	ldr	r0, [r7, #4]
 8008178:	f000 fa97 	bl	80086aa <USBD_CtlError>
            err++;
 800817c:	7afb      	ldrb	r3, [r7, #11]
 800817e:	3301      	adds	r3, #1
 8008180:	72fb      	strb	r3, [r7, #11]
          break;
 8008182:	e055      	b.n	8008230 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800818a:	691b      	ldr	r3, [r3, #16]
 800818c:	2b00      	cmp	r3, #0
 800818e:	d00b      	beq.n	80081a8 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008196:	691b      	ldr	r3, [r3, #16]
 8008198:	687a      	ldr	r2, [r7, #4]
 800819a:	7c12      	ldrb	r2, [r2, #16]
 800819c:	f107 0108 	add.w	r1, r7, #8
 80081a0:	4610      	mov	r0, r2
 80081a2:	4798      	blx	r3
 80081a4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80081a6:	e043      	b.n	8008230 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80081a8:	6839      	ldr	r1, [r7, #0]
 80081aa:	6878      	ldr	r0, [r7, #4]
 80081ac:	f000 fa7d 	bl	80086aa <USBD_CtlError>
            err++;
 80081b0:	7afb      	ldrb	r3, [r7, #11]
 80081b2:	3301      	adds	r3, #1
 80081b4:	72fb      	strb	r3, [r7, #11]
          break;
 80081b6:	e03b      	b.n	8008230 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80081be:	695b      	ldr	r3, [r3, #20]
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	d00b      	beq.n	80081dc <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80081ca:	695b      	ldr	r3, [r3, #20]
 80081cc:	687a      	ldr	r2, [r7, #4]
 80081ce:	7c12      	ldrb	r2, [r2, #16]
 80081d0:	f107 0108 	add.w	r1, r7, #8
 80081d4:	4610      	mov	r0, r2
 80081d6:	4798      	blx	r3
 80081d8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80081da:	e029      	b.n	8008230 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80081dc:	6839      	ldr	r1, [r7, #0]
 80081de:	6878      	ldr	r0, [r7, #4]
 80081e0:	f000 fa63 	bl	80086aa <USBD_CtlError>
            err++;
 80081e4:	7afb      	ldrb	r3, [r7, #11]
 80081e6:	3301      	adds	r3, #1
 80081e8:	72fb      	strb	r3, [r7, #11]
          break;
 80081ea:	e021      	b.n	8008230 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80081f2:	699b      	ldr	r3, [r3, #24]
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	d00b      	beq.n	8008210 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80081fe:	699b      	ldr	r3, [r3, #24]
 8008200:	687a      	ldr	r2, [r7, #4]
 8008202:	7c12      	ldrb	r2, [r2, #16]
 8008204:	f107 0108 	add.w	r1, r7, #8
 8008208:	4610      	mov	r0, r2
 800820a:	4798      	blx	r3
 800820c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800820e:	e00f      	b.n	8008230 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008210:	6839      	ldr	r1, [r7, #0]
 8008212:	6878      	ldr	r0, [r7, #4]
 8008214:	f000 fa49 	bl	80086aa <USBD_CtlError>
            err++;
 8008218:	7afb      	ldrb	r3, [r7, #11]
 800821a:	3301      	adds	r3, #1
 800821c:	72fb      	strb	r3, [r7, #11]
          break;
 800821e:	e007      	b.n	8008230 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8008220:	6839      	ldr	r1, [r7, #0]
 8008222:	6878      	ldr	r0, [r7, #4]
 8008224:	f000 fa41 	bl	80086aa <USBD_CtlError>
          err++;
 8008228:	7afb      	ldrb	r3, [r7, #11]
 800822a:	3301      	adds	r3, #1
 800822c:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800822e:	bf00      	nop
      }
      break;
 8008230:	e037      	b.n	80082a2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	7c1b      	ldrb	r3, [r3, #16]
 8008236:	2b00      	cmp	r3, #0
 8008238:	d109      	bne.n	800824e <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008240:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008242:	f107 0208 	add.w	r2, r7, #8
 8008246:	4610      	mov	r0, r2
 8008248:	4798      	blx	r3
 800824a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800824c:	e029      	b.n	80082a2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800824e:	6839      	ldr	r1, [r7, #0]
 8008250:	6878      	ldr	r0, [r7, #4]
 8008252:	f000 fa2a 	bl	80086aa <USBD_CtlError>
        err++;
 8008256:	7afb      	ldrb	r3, [r7, #11]
 8008258:	3301      	adds	r3, #1
 800825a:	72fb      	strb	r3, [r7, #11]
      break;
 800825c:	e021      	b.n	80082a2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	7c1b      	ldrb	r3, [r3, #16]
 8008262:	2b00      	cmp	r3, #0
 8008264:	d10d      	bne.n	8008282 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800826c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800826e:	f107 0208 	add.w	r2, r7, #8
 8008272:	4610      	mov	r0, r2
 8008274:	4798      	blx	r3
 8008276:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	3301      	adds	r3, #1
 800827c:	2207      	movs	r2, #7
 800827e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008280:	e00f      	b.n	80082a2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008282:	6839      	ldr	r1, [r7, #0]
 8008284:	6878      	ldr	r0, [r7, #4]
 8008286:	f000 fa10 	bl	80086aa <USBD_CtlError>
        err++;
 800828a:	7afb      	ldrb	r3, [r7, #11]
 800828c:	3301      	adds	r3, #1
 800828e:	72fb      	strb	r3, [r7, #11]
      break;
 8008290:	e007      	b.n	80082a2 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8008292:	6839      	ldr	r1, [r7, #0]
 8008294:	6878      	ldr	r0, [r7, #4]
 8008296:	f000 fa08 	bl	80086aa <USBD_CtlError>
      err++;
 800829a:	7afb      	ldrb	r3, [r7, #11]
 800829c:	3301      	adds	r3, #1
 800829e:	72fb      	strb	r3, [r7, #11]
      break;
 80082a0:	bf00      	nop
  }

  if (err != 0U)
 80082a2:	7afb      	ldrb	r3, [r7, #11]
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	d11e      	bne.n	80082e6 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 80082a8:	683b      	ldr	r3, [r7, #0]
 80082aa:	88db      	ldrh	r3, [r3, #6]
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	d016      	beq.n	80082de <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 80082b0:	893b      	ldrh	r3, [r7, #8]
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d00e      	beq.n	80082d4 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 80082b6:	683b      	ldr	r3, [r7, #0]
 80082b8:	88da      	ldrh	r2, [r3, #6]
 80082ba:	893b      	ldrh	r3, [r7, #8]
 80082bc:	4293      	cmp	r3, r2
 80082be:	bf28      	it	cs
 80082c0:	4613      	movcs	r3, r2
 80082c2:	b29b      	uxth	r3, r3
 80082c4:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80082c6:	893b      	ldrh	r3, [r7, #8]
 80082c8:	461a      	mov	r2, r3
 80082ca:	68f9      	ldr	r1, [r7, #12]
 80082cc:	6878      	ldr	r0, [r7, #4]
 80082ce:	f000 fa5d 	bl	800878c <USBD_CtlSendData>
 80082d2:	e009      	b.n	80082e8 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 80082d4:	6839      	ldr	r1, [r7, #0]
 80082d6:	6878      	ldr	r0, [r7, #4]
 80082d8:	f000 f9e7 	bl	80086aa <USBD_CtlError>
 80082dc:	e004      	b.n	80082e8 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 80082de:	6878      	ldr	r0, [r7, #4]
 80082e0:	f000 faae 	bl	8008840 <USBD_CtlSendStatus>
 80082e4:	e000      	b.n	80082e8 <USBD_GetDescriptor+0x2cc>
    return;
 80082e6:	bf00      	nop
  }
}
 80082e8:	3710      	adds	r7, #16
 80082ea:	46bd      	mov	sp, r7
 80082ec:	bd80      	pop	{r7, pc}
 80082ee:	bf00      	nop

080082f0 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80082f0:	b580      	push	{r7, lr}
 80082f2:	b084      	sub	sp, #16
 80082f4:	af00      	add	r7, sp, #0
 80082f6:	6078      	str	r0, [r7, #4]
 80082f8:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80082fa:	683b      	ldr	r3, [r7, #0]
 80082fc:	889b      	ldrh	r3, [r3, #4]
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d131      	bne.n	8008366 <USBD_SetAddress+0x76>
 8008302:	683b      	ldr	r3, [r7, #0]
 8008304:	88db      	ldrh	r3, [r3, #6]
 8008306:	2b00      	cmp	r3, #0
 8008308:	d12d      	bne.n	8008366 <USBD_SetAddress+0x76>
 800830a:	683b      	ldr	r3, [r7, #0]
 800830c:	885b      	ldrh	r3, [r3, #2]
 800830e:	2b7f      	cmp	r3, #127	; 0x7f
 8008310:	d829      	bhi.n	8008366 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8008312:	683b      	ldr	r3, [r7, #0]
 8008314:	885b      	ldrh	r3, [r3, #2]
 8008316:	b2db      	uxtb	r3, r3
 8008318:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800831c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008324:	b2db      	uxtb	r3, r3
 8008326:	2b03      	cmp	r3, #3
 8008328:	d104      	bne.n	8008334 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800832a:	6839      	ldr	r1, [r7, #0]
 800832c:	6878      	ldr	r0, [r7, #4]
 800832e:	f000 f9bc 	bl	80086aa <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008332:	e01d      	b.n	8008370 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	7bfa      	ldrb	r2, [r7, #15]
 8008338:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800833c:	7bfb      	ldrb	r3, [r7, #15]
 800833e:	4619      	mov	r1, r3
 8008340:	6878      	ldr	r0, [r7, #4]
 8008342:	f000 fefb 	bl	800913c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8008346:	6878      	ldr	r0, [r7, #4]
 8008348:	f000 fa7a 	bl	8008840 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800834c:	7bfb      	ldrb	r3, [r7, #15]
 800834e:	2b00      	cmp	r3, #0
 8008350:	d004      	beq.n	800835c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	2202      	movs	r2, #2
 8008356:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800835a:	e009      	b.n	8008370 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	2201      	movs	r2, #1
 8008360:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008364:	e004      	b.n	8008370 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8008366:	6839      	ldr	r1, [r7, #0]
 8008368:	6878      	ldr	r0, [r7, #4]
 800836a:	f000 f99e 	bl	80086aa <USBD_CtlError>
  }
}
 800836e:	bf00      	nop
 8008370:	bf00      	nop
 8008372:	3710      	adds	r7, #16
 8008374:	46bd      	mov	sp, r7
 8008376:	bd80      	pop	{r7, pc}

08008378 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008378:	b580      	push	{r7, lr}
 800837a:	b084      	sub	sp, #16
 800837c:	af00      	add	r7, sp, #0
 800837e:	6078      	str	r0, [r7, #4]
 8008380:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008382:	2300      	movs	r3, #0
 8008384:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8008386:	683b      	ldr	r3, [r7, #0]
 8008388:	885b      	ldrh	r3, [r3, #2]
 800838a:	b2da      	uxtb	r2, r3
 800838c:	4b4e      	ldr	r3, [pc, #312]	; (80084c8 <USBD_SetConfig+0x150>)
 800838e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8008390:	4b4d      	ldr	r3, [pc, #308]	; (80084c8 <USBD_SetConfig+0x150>)
 8008392:	781b      	ldrb	r3, [r3, #0]
 8008394:	2b01      	cmp	r3, #1
 8008396:	d905      	bls.n	80083a4 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8008398:	6839      	ldr	r1, [r7, #0]
 800839a:	6878      	ldr	r0, [r7, #4]
 800839c:	f000 f985 	bl	80086aa <USBD_CtlError>
    return USBD_FAIL;
 80083a0:	2303      	movs	r3, #3
 80083a2:	e08c      	b.n	80084be <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80083aa:	b2db      	uxtb	r3, r3
 80083ac:	2b02      	cmp	r3, #2
 80083ae:	d002      	beq.n	80083b6 <USBD_SetConfig+0x3e>
 80083b0:	2b03      	cmp	r3, #3
 80083b2:	d029      	beq.n	8008408 <USBD_SetConfig+0x90>
 80083b4:	e075      	b.n	80084a2 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 80083b6:	4b44      	ldr	r3, [pc, #272]	; (80084c8 <USBD_SetConfig+0x150>)
 80083b8:	781b      	ldrb	r3, [r3, #0]
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	d020      	beq.n	8008400 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 80083be:	4b42      	ldr	r3, [pc, #264]	; (80084c8 <USBD_SetConfig+0x150>)
 80083c0:	781b      	ldrb	r3, [r3, #0]
 80083c2:	461a      	mov	r2, r3
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 80083c8:	4b3f      	ldr	r3, [pc, #252]	; (80084c8 <USBD_SetConfig+0x150>)
 80083ca:	781b      	ldrb	r3, [r3, #0]
 80083cc:	4619      	mov	r1, r3
 80083ce:	6878      	ldr	r0, [r7, #4]
 80083d0:	f7fe ffe7 	bl	80073a2 <USBD_SetClassConfig>
 80083d4:	4603      	mov	r3, r0
 80083d6:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 80083d8:	7bfb      	ldrb	r3, [r7, #15]
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d008      	beq.n	80083f0 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 80083de:	6839      	ldr	r1, [r7, #0]
 80083e0:	6878      	ldr	r0, [r7, #4]
 80083e2:	f000 f962 	bl	80086aa <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	2202      	movs	r2, #2
 80083ea:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80083ee:	e065      	b.n	80084bc <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80083f0:	6878      	ldr	r0, [r7, #4]
 80083f2:	f000 fa25 	bl	8008840 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	2203      	movs	r2, #3
 80083fa:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 80083fe:	e05d      	b.n	80084bc <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8008400:	6878      	ldr	r0, [r7, #4]
 8008402:	f000 fa1d 	bl	8008840 <USBD_CtlSendStatus>
      break;
 8008406:	e059      	b.n	80084bc <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8008408:	4b2f      	ldr	r3, [pc, #188]	; (80084c8 <USBD_SetConfig+0x150>)
 800840a:	781b      	ldrb	r3, [r3, #0]
 800840c:	2b00      	cmp	r3, #0
 800840e:	d112      	bne.n	8008436 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	2202      	movs	r2, #2
 8008414:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 8008418:	4b2b      	ldr	r3, [pc, #172]	; (80084c8 <USBD_SetConfig+0x150>)
 800841a:	781b      	ldrb	r3, [r3, #0]
 800841c:	461a      	mov	r2, r3
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8008422:	4b29      	ldr	r3, [pc, #164]	; (80084c8 <USBD_SetConfig+0x150>)
 8008424:	781b      	ldrb	r3, [r3, #0]
 8008426:	4619      	mov	r1, r3
 8008428:	6878      	ldr	r0, [r7, #4]
 800842a:	f7fe ffd6 	bl	80073da <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800842e:	6878      	ldr	r0, [r7, #4]
 8008430:	f000 fa06 	bl	8008840 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8008434:	e042      	b.n	80084bc <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8008436:	4b24      	ldr	r3, [pc, #144]	; (80084c8 <USBD_SetConfig+0x150>)
 8008438:	781b      	ldrb	r3, [r3, #0]
 800843a:	461a      	mov	r2, r3
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	685b      	ldr	r3, [r3, #4]
 8008440:	429a      	cmp	r2, r3
 8008442:	d02a      	beq.n	800849a <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	685b      	ldr	r3, [r3, #4]
 8008448:	b2db      	uxtb	r3, r3
 800844a:	4619      	mov	r1, r3
 800844c:	6878      	ldr	r0, [r7, #4]
 800844e:	f7fe ffc4 	bl	80073da <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8008452:	4b1d      	ldr	r3, [pc, #116]	; (80084c8 <USBD_SetConfig+0x150>)
 8008454:	781b      	ldrb	r3, [r3, #0]
 8008456:	461a      	mov	r2, r3
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800845c:	4b1a      	ldr	r3, [pc, #104]	; (80084c8 <USBD_SetConfig+0x150>)
 800845e:	781b      	ldrb	r3, [r3, #0]
 8008460:	4619      	mov	r1, r3
 8008462:	6878      	ldr	r0, [r7, #4]
 8008464:	f7fe ff9d 	bl	80073a2 <USBD_SetClassConfig>
 8008468:	4603      	mov	r3, r0
 800846a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800846c:	7bfb      	ldrb	r3, [r7, #15]
 800846e:	2b00      	cmp	r3, #0
 8008470:	d00f      	beq.n	8008492 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8008472:	6839      	ldr	r1, [r7, #0]
 8008474:	6878      	ldr	r0, [r7, #4]
 8008476:	f000 f918 	bl	80086aa <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	685b      	ldr	r3, [r3, #4]
 800847e:	b2db      	uxtb	r3, r3
 8008480:	4619      	mov	r1, r3
 8008482:	6878      	ldr	r0, [r7, #4]
 8008484:	f7fe ffa9 	bl	80073da <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	2202      	movs	r2, #2
 800848c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8008490:	e014      	b.n	80084bc <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8008492:	6878      	ldr	r0, [r7, #4]
 8008494:	f000 f9d4 	bl	8008840 <USBD_CtlSendStatus>
      break;
 8008498:	e010      	b.n	80084bc <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800849a:	6878      	ldr	r0, [r7, #4]
 800849c:	f000 f9d0 	bl	8008840 <USBD_CtlSendStatus>
      break;
 80084a0:	e00c      	b.n	80084bc <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 80084a2:	6839      	ldr	r1, [r7, #0]
 80084a4:	6878      	ldr	r0, [r7, #4]
 80084a6:	f000 f900 	bl	80086aa <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80084aa:	4b07      	ldr	r3, [pc, #28]	; (80084c8 <USBD_SetConfig+0x150>)
 80084ac:	781b      	ldrb	r3, [r3, #0]
 80084ae:	4619      	mov	r1, r3
 80084b0:	6878      	ldr	r0, [r7, #4]
 80084b2:	f7fe ff92 	bl	80073da <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 80084b6:	2303      	movs	r3, #3
 80084b8:	73fb      	strb	r3, [r7, #15]
      break;
 80084ba:	bf00      	nop
  }

  return ret;
 80084bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80084be:	4618      	mov	r0, r3
 80084c0:	3710      	adds	r7, #16
 80084c2:	46bd      	mov	sp, r7
 80084c4:	bd80      	pop	{r7, pc}
 80084c6:	bf00      	nop
 80084c8:	20000488 	.word	0x20000488

080084cc <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80084cc:	b580      	push	{r7, lr}
 80084ce:	b082      	sub	sp, #8
 80084d0:	af00      	add	r7, sp, #0
 80084d2:	6078      	str	r0, [r7, #4]
 80084d4:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80084d6:	683b      	ldr	r3, [r7, #0]
 80084d8:	88db      	ldrh	r3, [r3, #6]
 80084da:	2b01      	cmp	r3, #1
 80084dc:	d004      	beq.n	80084e8 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80084de:	6839      	ldr	r1, [r7, #0]
 80084e0:	6878      	ldr	r0, [r7, #4]
 80084e2:	f000 f8e2 	bl	80086aa <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80084e6:	e023      	b.n	8008530 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80084ee:	b2db      	uxtb	r3, r3
 80084f0:	2b02      	cmp	r3, #2
 80084f2:	dc02      	bgt.n	80084fa <USBD_GetConfig+0x2e>
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	dc03      	bgt.n	8008500 <USBD_GetConfig+0x34>
 80084f8:	e015      	b.n	8008526 <USBD_GetConfig+0x5a>
 80084fa:	2b03      	cmp	r3, #3
 80084fc:	d00b      	beq.n	8008516 <USBD_GetConfig+0x4a>
 80084fe:	e012      	b.n	8008526 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	2200      	movs	r2, #0
 8008504:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	3308      	adds	r3, #8
 800850a:	2201      	movs	r2, #1
 800850c:	4619      	mov	r1, r3
 800850e:	6878      	ldr	r0, [r7, #4]
 8008510:	f000 f93c 	bl	800878c <USBD_CtlSendData>
        break;
 8008514:	e00c      	b.n	8008530 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	3304      	adds	r3, #4
 800851a:	2201      	movs	r2, #1
 800851c:	4619      	mov	r1, r3
 800851e:	6878      	ldr	r0, [r7, #4]
 8008520:	f000 f934 	bl	800878c <USBD_CtlSendData>
        break;
 8008524:	e004      	b.n	8008530 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8008526:	6839      	ldr	r1, [r7, #0]
 8008528:	6878      	ldr	r0, [r7, #4]
 800852a:	f000 f8be 	bl	80086aa <USBD_CtlError>
        break;
 800852e:	bf00      	nop
}
 8008530:	bf00      	nop
 8008532:	3708      	adds	r7, #8
 8008534:	46bd      	mov	sp, r7
 8008536:	bd80      	pop	{r7, pc}

08008538 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008538:	b580      	push	{r7, lr}
 800853a:	b082      	sub	sp, #8
 800853c:	af00      	add	r7, sp, #0
 800853e:	6078      	str	r0, [r7, #4]
 8008540:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008548:	b2db      	uxtb	r3, r3
 800854a:	3b01      	subs	r3, #1
 800854c:	2b02      	cmp	r3, #2
 800854e:	d81e      	bhi.n	800858e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8008550:	683b      	ldr	r3, [r7, #0]
 8008552:	88db      	ldrh	r3, [r3, #6]
 8008554:	2b02      	cmp	r3, #2
 8008556:	d004      	beq.n	8008562 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8008558:	6839      	ldr	r1, [r7, #0]
 800855a:	6878      	ldr	r0, [r7, #4]
 800855c:	f000 f8a5 	bl	80086aa <USBD_CtlError>
        break;
 8008560:	e01a      	b.n	8008598 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	2201      	movs	r2, #1
 8008566:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800856e:	2b00      	cmp	r3, #0
 8008570:	d005      	beq.n	800857e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	68db      	ldr	r3, [r3, #12]
 8008576:	f043 0202 	orr.w	r2, r3, #2
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	330c      	adds	r3, #12
 8008582:	2202      	movs	r2, #2
 8008584:	4619      	mov	r1, r3
 8008586:	6878      	ldr	r0, [r7, #4]
 8008588:	f000 f900 	bl	800878c <USBD_CtlSendData>
      break;
 800858c:	e004      	b.n	8008598 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800858e:	6839      	ldr	r1, [r7, #0]
 8008590:	6878      	ldr	r0, [r7, #4]
 8008592:	f000 f88a 	bl	80086aa <USBD_CtlError>
      break;
 8008596:	bf00      	nop
  }
}
 8008598:	bf00      	nop
 800859a:	3708      	adds	r7, #8
 800859c:	46bd      	mov	sp, r7
 800859e:	bd80      	pop	{r7, pc}

080085a0 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80085a0:	b580      	push	{r7, lr}
 80085a2:	b082      	sub	sp, #8
 80085a4:	af00      	add	r7, sp, #0
 80085a6:	6078      	str	r0, [r7, #4]
 80085a8:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80085aa:	683b      	ldr	r3, [r7, #0]
 80085ac:	885b      	ldrh	r3, [r3, #2]
 80085ae:	2b01      	cmp	r3, #1
 80085b0:	d107      	bne.n	80085c2 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	2201      	movs	r2, #1
 80085b6:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 80085ba:	6878      	ldr	r0, [r7, #4]
 80085bc:	f000 f940 	bl	8008840 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 80085c0:	e013      	b.n	80085ea <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 80085c2:	683b      	ldr	r3, [r7, #0]
 80085c4:	885b      	ldrh	r3, [r3, #2]
 80085c6:	2b02      	cmp	r3, #2
 80085c8:	d10b      	bne.n	80085e2 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = req->wIndex >> 8;
 80085ca:	683b      	ldr	r3, [r7, #0]
 80085cc:	889b      	ldrh	r3, [r3, #4]
 80085ce:	0a1b      	lsrs	r3, r3, #8
 80085d0:	b29b      	uxth	r3, r3
 80085d2:	b2da      	uxtb	r2, r3
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 80085da:	6878      	ldr	r0, [r7, #4]
 80085dc:	f000 f930 	bl	8008840 <USBD_CtlSendStatus>
}
 80085e0:	e003      	b.n	80085ea <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 80085e2:	6839      	ldr	r1, [r7, #0]
 80085e4:	6878      	ldr	r0, [r7, #4]
 80085e6:	f000 f860 	bl	80086aa <USBD_CtlError>
}
 80085ea:	bf00      	nop
 80085ec:	3708      	adds	r7, #8
 80085ee:	46bd      	mov	sp, r7
 80085f0:	bd80      	pop	{r7, pc}

080085f2 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80085f2:	b580      	push	{r7, lr}
 80085f4:	b082      	sub	sp, #8
 80085f6:	af00      	add	r7, sp, #0
 80085f8:	6078      	str	r0, [r7, #4]
 80085fa:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008602:	b2db      	uxtb	r3, r3
 8008604:	3b01      	subs	r3, #1
 8008606:	2b02      	cmp	r3, #2
 8008608:	d80b      	bhi.n	8008622 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800860a:	683b      	ldr	r3, [r7, #0]
 800860c:	885b      	ldrh	r3, [r3, #2]
 800860e:	2b01      	cmp	r3, #1
 8008610:	d10c      	bne.n	800862c <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	2200      	movs	r2, #0
 8008616:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800861a:	6878      	ldr	r0, [r7, #4]
 800861c:	f000 f910 	bl	8008840 <USBD_CtlSendStatus>
      }
      break;
 8008620:	e004      	b.n	800862c <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8008622:	6839      	ldr	r1, [r7, #0]
 8008624:	6878      	ldr	r0, [r7, #4]
 8008626:	f000 f840 	bl	80086aa <USBD_CtlError>
      break;
 800862a:	e000      	b.n	800862e <USBD_ClrFeature+0x3c>
      break;
 800862c:	bf00      	nop
  }
}
 800862e:	bf00      	nop
 8008630:	3708      	adds	r7, #8
 8008632:	46bd      	mov	sp, r7
 8008634:	bd80      	pop	{r7, pc}

08008636 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8008636:	b580      	push	{r7, lr}
 8008638:	b084      	sub	sp, #16
 800863a:	af00      	add	r7, sp, #0
 800863c:	6078      	str	r0, [r7, #4]
 800863e:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8008640:	683b      	ldr	r3, [r7, #0]
 8008642:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	781a      	ldrb	r2, [r3, #0]
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	3301      	adds	r3, #1
 8008650:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8008652:	68fb      	ldr	r3, [r7, #12]
 8008654:	781a      	ldrb	r2, [r3, #0]
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	3301      	adds	r3, #1
 800865e:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8008660:	68f8      	ldr	r0, [r7, #12]
 8008662:	f7ff fa41 	bl	8007ae8 <SWAPBYTE>
 8008666:	4603      	mov	r3, r0
 8008668:	461a      	mov	r2, r3
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	3301      	adds	r3, #1
 8008672:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	3301      	adds	r3, #1
 8008678:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800867a:	68f8      	ldr	r0, [r7, #12]
 800867c:	f7ff fa34 	bl	8007ae8 <SWAPBYTE>
 8008680:	4603      	mov	r3, r0
 8008682:	461a      	mov	r2, r3
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	3301      	adds	r3, #1
 800868c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	3301      	adds	r3, #1
 8008692:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8008694:	68f8      	ldr	r0, [r7, #12]
 8008696:	f7ff fa27 	bl	8007ae8 <SWAPBYTE>
 800869a:	4603      	mov	r3, r0
 800869c:	461a      	mov	r2, r3
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	80da      	strh	r2, [r3, #6]
}
 80086a2:	bf00      	nop
 80086a4:	3710      	adds	r7, #16
 80086a6:	46bd      	mov	sp, r7
 80086a8:	bd80      	pop	{r7, pc}

080086aa <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80086aa:	b580      	push	{r7, lr}
 80086ac:	b082      	sub	sp, #8
 80086ae:	af00      	add	r7, sp, #0
 80086b0:	6078      	str	r0, [r7, #4]
 80086b2:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 80086b4:	2180      	movs	r1, #128	; 0x80
 80086b6:	6878      	ldr	r0, [r7, #4]
 80086b8:	f000 fcd6 	bl	8009068 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80086bc:	2100      	movs	r1, #0
 80086be:	6878      	ldr	r0, [r7, #4]
 80086c0:	f000 fcd2 	bl	8009068 <USBD_LL_StallEP>
}
 80086c4:	bf00      	nop
 80086c6:	3708      	adds	r7, #8
 80086c8:	46bd      	mov	sp, r7
 80086ca:	bd80      	pop	{r7, pc}

080086cc <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80086cc:	b580      	push	{r7, lr}
 80086ce:	b086      	sub	sp, #24
 80086d0:	af00      	add	r7, sp, #0
 80086d2:	60f8      	str	r0, [r7, #12]
 80086d4:	60b9      	str	r1, [r7, #8]
 80086d6:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80086d8:	2300      	movs	r3, #0
 80086da:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d036      	beq.n	8008750 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 80086e6:	6938      	ldr	r0, [r7, #16]
 80086e8:	f000 f836 	bl	8008758 <USBD_GetLen>
 80086ec:	4603      	mov	r3, r0
 80086ee:	3301      	adds	r3, #1
 80086f0:	b29b      	uxth	r3, r3
 80086f2:	005b      	lsls	r3, r3, #1
 80086f4:	b29a      	uxth	r2, r3
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 80086fa:	7dfb      	ldrb	r3, [r7, #23]
 80086fc:	68ba      	ldr	r2, [r7, #8]
 80086fe:	4413      	add	r3, r2
 8008700:	687a      	ldr	r2, [r7, #4]
 8008702:	7812      	ldrb	r2, [r2, #0]
 8008704:	701a      	strb	r2, [r3, #0]
  idx++;
 8008706:	7dfb      	ldrb	r3, [r7, #23]
 8008708:	3301      	adds	r3, #1
 800870a:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800870c:	7dfb      	ldrb	r3, [r7, #23]
 800870e:	68ba      	ldr	r2, [r7, #8]
 8008710:	4413      	add	r3, r2
 8008712:	2203      	movs	r2, #3
 8008714:	701a      	strb	r2, [r3, #0]
  idx++;
 8008716:	7dfb      	ldrb	r3, [r7, #23]
 8008718:	3301      	adds	r3, #1
 800871a:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800871c:	e013      	b.n	8008746 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800871e:	7dfb      	ldrb	r3, [r7, #23]
 8008720:	68ba      	ldr	r2, [r7, #8]
 8008722:	4413      	add	r3, r2
 8008724:	693a      	ldr	r2, [r7, #16]
 8008726:	7812      	ldrb	r2, [r2, #0]
 8008728:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800872a:	693b      	ldr	r3, [r7, #16]
 800872c:	3301      	adds	r3, #1
 800872e:	613b      	str	r3, [r7, #16]
    idx++;
 8008730:	7dfb      	ldrb	r3, [r7, #23]
 8008732:	3301      	adds	r3, #1
 8008734:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8008736:	7dfb      	ldrb	r3, [r7, #23]
 8008738:	68ba      	ldr	r2, [r7, #8]
 800873a:	4413      	add	r3, r2
 800873c:	2200      	movs	r2, #0
 800873e:	701a      	strb	r2, [r3, #0]
    idx++;
 8008740:	7dfb      	ldrb	r3, [r7, #23]
 8008742:	3301      	adds	r3, #1
 8008744:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8008746:	693b      	ldr	r3, [r7, #16]
 8008748:	781b      	ldrb	r3, [r3, #0]
 800874a:	2b00      	cmp	r3, #0
 800874c:	d1e7      	bne.n	800871e <USBD_GetString+0x52>
 800874e:	e000      	b.n	8008752 <USBD_GetString+0x86>
    return;
 8008750:	bf00      	nop
  }
}
 8008752:	3718      	adds	r7, #24
 8008754:	46bd      	mov	sp, r7
 8008756:	bd80      	pop	{r7, pc}

08008758 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8008758:	b480      	push	{r7}
 800875a:	b085      	sub	sp, #20
 800875c:	af00      	add	r7, sp, #0
 800875e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8008760:	2300      	movs	r3, #0
 8008762:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8008768:	e005      	b.n	8008776 <USBD_GetLen+0x1e>
  {
    len++;
 800876a:	7bfb      	ldrb	r3, [r7, #15]
 800876c:	3301      	adds	r3, #1
 800876e:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8008770:	68bb      	ldr	r3, [r7, #8]
 8008772:	3301      	adds	r3, #1
 8008774:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8008776:	68bb      	ldr	r3, [r7, #8]
 8008778:	781b      	ldrb	r3, [r3, #0]
 800877a:	2b00      	cmp	r3, #0
 800877c:	d1f5      	bne.n	800876a <USBD_GetLen+0x12>
  }

  return len;
 800877e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008780:	4618      	mov	r0, r3
 8008782:	3714      	adds	r7, #20
 8008784:	46bd      	mov	sp, r7
 8008786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800878a:	4770      	bx	lr

0800878c <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800878c:	b580      	push	{r7, lr}
 800878e:	b084      	sub	sp, #16
 8008790:	af00      	add	r7, sp, #0
 8008792:	60f8      	str	r0, [r7, #12]
 8008794:	60b9      	str	r1, [r7, #8]
 8008796:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	2202      	movs	r2, #2
 800879c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	687a      	ldr	r2, [r7, #4]
 80087a4:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	687a      	ldr	r2, [r7, #4]
 80087aa:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	68ba      	ldr	r2, [r7, #8]
 80087b0:	2100      	movs	r1, #0
 80087b2:	68f8      	ldr	r0, [r7, #12]
 80087b4:	f000 fce1 	bl	800917a <USBD_LL_Transmit>

  return USBD_OK;
 80087b8:	2300      	movs	r3, #0
}
 80087ba:	4618      	mov	r0, r3
 80087bc:	3710      	adds	r7, #16
 80087be:	46bd      	mov	sp, r7
 80087c0:	bd80      	pop	{r7, pc}

080087c2 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 80087c2:	b580      	push	{r7, lr}
 80087c4:	b084      	sub	sp, #16
 80087c6:	af00      	add	r7, sp, #0
 80087c8:	60f8      	str	r0, [r7, #12]
 80087ca:	60b9      	str	r1, [r7, #8]
 80087cc:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	68ba      	ldr	r2, [r7, #8]
 80087d2:	2100      	movs	r1, #0
 80087d4:	68f8      	ldr	r0, [r7, #12]
 80087d6:	f000 fcd0 	bl	800917a <USBD_LL_Transmit>

  return USBD_OK;
 80087da:	2300      	movs	r3, #0
}
 80087dc:	4618      	mov	r0, r3
 80087de:	3710      	adds	r7, #16
 80087e0:	46bd      	mov	sp, r7
 80087e2:	bd80      	pop	{r7, pc}

080087e4 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 80087e4:	b580      	push	{r7, lr}
 80087e6:	b084      	sub	sp, #16
 80087e8:	af00      	add	r7, sp, #0
 80087ea:	60f8      	str	r0, [r7, #12]
 80087ec:	60b9      	str	r1, [r7, #8]
 80087ee:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	2203      	movs	r2, #3
 80087f4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	687a      	ldr	r2, [r7, #4]
 80087fc:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	687a      	ldr	r2, [r7, #4]
 8008804:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	68ba      	ldr	r2, [r7, #8]
 800880c:	2100      	movs	r1, #0
 800880e:	68f8      	ldr	r0, [r7, #12]
 8008810:	f000 fcd4 	bl	80091bc <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008814:	2300      	movs	r3, #0
}
 8008816:	4618      	mov	r0, r3
 8008818:	3710      	adds	r7, #16
 800881a:	46bd      	mov	sp, r7
 800881c:	bd80      	pop	{r7, pc}

0800881e <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800881e:	b580      	push	{r7, lr}
 8008820:	b084      	sub	sp, #16
 8008822:	af00      	add	r7, sp, #0
 8008824:	60f8      	str	r0, [r7, #12]
 8008826:	60b9      	str	r1, [r7, #8]
 8008828:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	68ba      	ldr	r2, [r7, #8]
 800882e:	2100      	movs	r1, #0
 8008830:	68f8      	ldr	r0, [r7, #12]
 8008832:	f000 fcc3 	bl	80091bc <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008836:	2300      	movs	r3, #0
}
 8008838:	4618      	mov	r0, r3
 800883a:	3710      	adds	r7, #16
 800883c:	46bd      	mov	sp, r7
 800883e:	bd80      	pop	{r7, pc}

08008840 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8008840:	b580      	push	{r7, lr}
 8008842:	b082      	sub	sp, #8
 8008844:	af00      	add	r7, sp, #0
 8008846:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	2204      	movs	r2, #4
 800884c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8008850:	2300      	movs	r3, #0
 8008852:	2200      	movs	r2, #0
 8008854:	2100      	movs	r1, #0
 8008856:	6878      	ldr	r0, [r7, #4]
 8008858:	f000 fc8f 	bl	800917a <USBD_LL_Transmit>

  return USBD_OK;
 800885c:	2300      	movs	r3, #0
}
 800885e:	4618      	mov	r0, r3
 8008860:	3708      	adds	r7, #8
 8008862:	46bd      	mov	sp, r7
 8008864:	bd80      	pop	{r7, pc}

08008866 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8008866:	b580      	push	{r7, lr}
 8008868:	b082      	sub	sp, #8
 800886a:	af00      	add	r7, sp, #0
 800886c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	2205      	movs	r2, #5
 8008872:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008876:	2300      	movs	r3, #0
 8008878:	2200      	movs	r2, #0
 800887a:	2100      	movs	r1, #0
 800887c:	6878      	ldr	r0, [r7, #4]
 800887e:	f000 fc9d 	bl	80091bc <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008882:	2300      	movs	r3, #0
}
 8008884:	4618      	mov	r0, r3
 8008886:	3708      	adds	r7, #8
 8008888:	46bd      	mov	sp, r7
 800888a:	bd80      	pop	{r7, pc}

0800888c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800888c:	b580      	push	{r7, lr}
 800888e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8008890:	2200      	movs	r2, #0
 8008892:	4912      	ldr	r1, [pc, #72]	; (80088dc <MX_USB_DEVICE_Init+0x50>)
 8008894:	4812      	ldr	r0, [pc, #72]	; (80088e0 <MX_USB_DEVICE_Init+0x54>)
 8008896:	f7fe fd07 	bl	80072a8 <USBD_Init>
 800889a:	4603      	mov	r3, r0
 800889c:	2b00      	cmp	r3, #0
 800889e:	d001      	beq.n	80088a4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 80088a0:	f7f8 fe1a 	bl	80014d8 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 80088a4:	490f      	ldr	r1, [pc, #60]	; (80088e4 <MX_USB_DEVICE_Init+0x58>)
 80088a6:	480e      	ldr	r0, [pc, #56]	; (80088e0 <MX_USB_DEVICE_Init+0x54>)
 80088a8:	f7fe fd2e 	bl	8007308 <USBD_RegisterClass>
 80088ac:	4603      	mov	r3, r0
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	d001      	beq.n	80088b6 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 80088b2:	f7f8 fe11 	bl	80014d8 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 80088b6:	490c      	ldr	r1, [pc, #48]	; (80088e8 <MX_USB_DEVICE_Init+0x5c>)
 80088b8:	4809      	ldr	r0, [pc, #36]	; (80088e0 <MX_USB_DEVICE_Init+0x54>)
 80088ba:	f7fe fc1f 	bl	80070fc <USBD_CDC_RegisterInterface>
 80088be:	4603      	mov	r3, r0
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	d001      	beq.n	80088c8 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 80088c4:	f7f8 fe08 	bl	80014d8 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80088c8:	4805      	ldr	r0, [pc, #20]	; (80088e0 <MX_USB_DEVICE_Init+0x54>)
 80088ca:	f7fe fd53 	bl	8007374 <USBD_Start>
 80088ce:	4603      	mov	r3, r0
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	d001      	beq.n	80088d8 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 80088d4:	f7f8 fe00 	bl	80014d8 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80088d8:	bf00      	nop
 80088da:	bd80      	pop	{r7, pc}
 80088dc:	200000ac 	.word	0x200000ac
 80088e0:	2000048c 	.word	0x2000048c
 80088e4:	20000018 	.word	0x20000018
 80088e8:	20000098 	.word	0x20000098

080088ec <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 80088ec:	b580      	push	{r7, lr}
 80088ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 80088f0:	2200      	movs	r2, #0
 80088f2:	4905      	ldr	r1, [pc, #20]	; (8008908 <CDC_Init_FS+0x1c>)
 80088f4:	4805      	ldr	r0, [pc, #20]	; (800890c <CDC_Init_FS+0x20>)
 80088f6:	f7fe fc1b 	bl	8007130 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80088fa:	4905      	ldr	r1, [pc, #20]	; (8008910 <CDC_Init_FS+0x24>)
 80088fc:	4803      	ldr	r0, [pc, #12]	; (800890c <CDC_Init_FS+0x20>)
 80088fe:	f7fe fc39 	bl	8007174 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8008902:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8008904:	4618      	mov	r0, r3
 8008906:	bd80      	pop	{r7, pc}
 8008908:	20000f68 	.word	0x20000f68
 800890c:	2000048c 	.word	0x2000048c
 8008910:	20000768 	.word	0x20000768

08008914 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8008914:	b480      	push	{r7}
 8008916:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8008918:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800891a:	4618      	mov	r0, r3
 800891c:	46bd      	mov	sp, r7
 800891e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008922:	4770      	bx	lr

08008924 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8008924:	b480      	push	{r7}
 8008926:	b083      	sub	sp, #12
 8008928:	af00      	add	r7, sp, #0
 800892a:	4603      	mov	r3, r0
 800892c:	6039      	str	r1, [r7, #0]
 800892e:	71fb      	strb	r3, [r7, #7]
 8008930:	4613      	mov	r3, r2
 8008932:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8008934:	79fb      	ldrb	r3, [r7, #7]
 8008936:	2b23      	cmp	r3, #35	; 0x23
 8008938:	d84a      	bhi.n	80089d0 <CDC_Control_FS+0xac>
 800893a:	a201      	add	r2, pc, #4	; (adr r2, 8008940 <CDC_Control_FS+0x1c>)
 800893c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008940:	080089d1 	.word	0x080089d1
 8008944:	080089d1 	.word	0x080089d1
 8008948:	080089d1 	.word	0x080089d1
 800894c:	080089d1 	.word	0x080089d1
 8008950:	080089d1 	.word	0x080089d1
 8008954:	080089d1 	.word	0x080089d1
 8008958:	080089d1 	.word	0x080089d1
 800895c:	080089d1 	.word	0x080089d1
 8008960:	080089d1 	.word	0x080089d1
 8008964:	080089d1 	.word	0x080089d1
 8008968:	080089d1 	.word	0x080089d1
 800896c:	080089d1 	.word	0x080089d1
 8008970:	080089d1 	.word	0x080089d1
 8008974:	080089d1 	.word	0x080089d1
 8008978:	080089d1 	.word	0x080089d1
 800897c:	080089d1 	.word	0x080089d1
 8008980:	080089d1 	.word	0x080089d1
 8008984:	080089d1 	.word	0x080089d1
 8008988:	080089d1 	.word	0x080089d1
 800898c:	080089d1 	.word	0x080089d1
 8008990:	080089d1 	.word	0x080089d1
 8008994:	080089d1 	.word	0x080089d1
 8008998:	080089d1 	.word	0x080089d1
 800899c:	080089d1 	.word	0x080089d1
 80089a0:	080089d1 	.word	0x080089d1
 80089a4:	080089d1 	.word	0x080089d1
 80089a8:	080089d1 	.word	0x080089d1
 80089ac:	080089d1 	.word	0x080089d1
 80089b0:	080089d1 	.word	0x080089d1
 80089b4:	080089d1 	.word	0x080089d1
 80089b8:	080089d1 	.word	0x080089d1
 80089bc:	080089d1 	.word	0x080089d1
 80089c0:	080089d1 	.word	0x080089d1
 80089c4:	080089d1 	.word	0x080089d1
 80089c8:	080089d1 	.word	0x080089d1
 80089cc:	080089d1 	.word	0x080089d1
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 80089d0:	bf00      	nop
  }

  return (USBD_OK);
 80089d2:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80089d4:	4618      	mov	r0, r3
 80089d6:	370c      	adds	r7, #12
 80089d8:	46bd      	mov	sp, r7
 80089da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089de:	4770      	bx	lr

080089e0 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80089e0:	b580      	push	{r7, lr}
 80089e2:	b082      	sub	sp, #8
 80089e4:	af00      	add	r7, sp, #0
 80089e6:	6078      	str	r0, [r7, #4]
 80089e8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 80089ea:	6879      	ldr	r1, [r7, #4]
 80089ec:	4805      	ldr	r0, [pc, #20]	; (8008a04 <CDC_Receive_FS+0x24>)
 80089ee:	f7fe fbc1 	bl	8007174 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 80089f2:	4804      	ldr	r0, [pc, #16]	; (8008a04 <CDC_Receive_FS+0x24>)
 80089f4:	f7fe fc22 	bl	800723c <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 80089f8:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 80089fa:	4618      	mov	r0, r3
 80089fc:	3708      	adds	r7, #8
 80089fe:	46bd      	mov	sp, r7
 8008a00:	bd80      	pop	{r7, pc}
 8008a02:	bf00      	nop
 8008a04:	2000048c 	.word	0x2000048c

08008a08 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8008a08:	b580      	push	{r7, lr}
 8008a0a:	b084      	sub	sp, #16
 8008a0c:	af00      	add	r7, sp, #0
 8008a0e:	6078      	str	r0, [r7, #4]
 8008a10:	460b      	mov	r3, r1
 8008a12:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8008a14:	2300      	movs	r3, #0
 8008a16:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8008a18:	4b0d      	ldr	r3, [pc, #52]	; (8008a50 <CDC_Transmit_FS+0x48>)
 8008a1a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008a1e:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8008a20:	68bb      	ldr	r3, [r7, #8]
 8008a22:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	d001      	beq.n	8008a2e <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8008a2a:	2301      	movs	r3, #1
 8008a2c:	e00b      	b.n	8008a46 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8008a2e:	887b      	ldrh	r3, [r7, #2]
 8008a30:	461a      	mov	r2, r3
 8008a32:	6879      	ldr	r1, [r7, #4]
 8008a34:	4806      	ldr	r0, [pc, #24]	; (8008a50 <CDC_Transmit_FS+0x48>)
 8008a36:	f7fe fb7b 	bl	8007130 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8008a3a:	4805      	ldr	r0, [pc, #20]	; (8008a50 <CDC_Transmit_FS+0x48>)
 8008a3c:	f7fe fbb8 	bl	80071b0 <USBD_CDC_TransmitPacket>
 8008a40:	4603      	mov	r3, r0
 8008a42:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8008a44:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a46:	4618      	mov	r0, r3
 8008a48:	3710      	adds	r7, #16
 8008a4a:	46bd      	mov	sp, r7
 8008a4c:	bd80      	pop	{r7, pc}
 8008a4e:	bf00      	nop
 8008a50:	2000048c 	.word	0x2000048c

08008a54 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8008a54:	b480      	push	{r7}
 8008a56:	b087      	sub	sp, #28
 8008a58:	af00      	add	r7, sp, #0
 8008a5a:	60f8      	str	r0, [r7, #12]
 8008a5c:	60b9      	str	r1, [r7, #8]
 8008a5e:	4613      	mov	r3, r2
 8008a60:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8008a62:	2300      	movs	r3, #0
 8008a64:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8008a66:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008a6a:	4618      	mov	r0, r3
 8008a6c:	371c      	adds	r7, #28
 8008a6e:	46bd      	mov	sp, r7
 8008a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a74:	4770      	bx	lr
	...

08008a78 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008a78:	b480      	push	{r7}
 8008a7a:	b083      	sub	sp, #12
 8008a7c:	af00      	add	r7, sp, #0
 8008a7e:	4603      	mov	r3, r0
 8008a80:	6039      	str	r1, [r7, #0]
 8008a82:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8008a84:	683b      	ldr	r3, [r7, #0]
 8008a86:	2212      	movs	r2, #18
 8008a88:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8008a8a:	4b03      	ldr	r3, [pc, #12]	; (8008a98 <USBD_FS_DeviceDescriptor+0x20>)
}
 8008a8c:	4618      	mov	r0, r3
 8008a8e:	370c      	adds	r7, #12
 8008a90:	46bd      	mov	sp, r7
 8008a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a96:	4770      	bx	lr
 8008a98:	200000c8 	.word	0x200000c8

08008a9c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008a9c:	b480      	push	{r7}
 8008a9e:	b083      	sub	sp, #12
 8008aa0:	af00      	add	r7, sp, #0
 8008aa2:	4603      	mov	r3, r0
 8008aa4:	6039      	str	r1, [r7, #0]
 8008aa6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8008aa8:	683b      	ldr	r3, [r7, #0]
 8008aaa:	2204      	movs	r2, #4
 8008aac:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8008aae:	4b03      	ldr	r3, [pc, #12]	; (8008abc <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8008ab0:	4618      	mov	r0, r3
 8008ab2:	370c      	adds	r7, #12
 8008ab4:	46bd      	mov	sp, r7
 8008ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aba:	4770      	bx	lr
 8008abc:	200000dc 	.word	0x200000dc

08008ac0 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008ac0:	b580      	push	{r7, lr}
 8008ac2:	b082      	sub	sp, #8
 8008ac4:	af00      	add	r7, sp, #0
 8008ac6:	4603      	mov	r3, r0
 8008ac8:	6039      	str	r1, [r7, #0]
 8008aca:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008acc:	79fb      	ldrb	r3, [r7, #7]
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	d105      	bne.n	8008ade <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8008ad2:	683a      	ldr	r2, [r7, #0]
 8008ad4:	4907      	ldr	r1, [pc, #28]	; (8008af4 <USBD_FS_ProductStrDescriptor+0x34>)
 8008ad6:	4808      	ldr	r0, [pc, #32]	; (8008af8 <USBD_FS_ProductStrDescriptor+0x38>)
 8008ad8:	f7ff fdf8 	bl	80086cc <USBD_GetString>
 8008adc:	e004      	b.n	8008ae8 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8008ade:	683a      	ldr	r2, [r7, #0]
 8008ae0:	4904      	ldr	r1, [pc, #16]	; (8008af4 <USBD_FS_ProductStrDescriptor+0x34>)
 8008ae2:	4805      	ldr	r0, [pc, #20]	; (8008af8 <USBD_FS_ProductStrDescriptor+0x38>)
 8008ae4:	f7ff fdf2 	bl	80086cc <USBD_GetString>
  }
  return USBD_StrDesc;
 8008ae8:	4b02      	ldr	r3, [pc, #8]	; (8008af4 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8008aea:	4618      	mov	r0, r3
 8008aec:	3708      	adds	r7, #8
 8008aee:	46bd      	mov	sp, r7
 8008af0:	bd80      	pop	{r7, pc}
 8008af2:	bf00      	nop
 8008af4:	20001768 	.word	0x20001768
 8008af8:	0800c100 	.word	0x0800c100

08008afc <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008afc:	b580      	push	{r7, lr}
 8008afe:	b082      	sub	sp, #8
 8008b00:	af00      	add	r7, sp, #0
 8008b02:	4603      	mov	r3, r0
 8008b04:	6039      	str	r1, [r7, #0]
 8008b06:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8008b08:	683a      	ldr	r2, [r7, #0]
 8008b0a:	4904      	ldr	r1, [pc, #16]	; (8008b1c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8008b0c:	4804      	ldr	r0, [pc, #16]	; (8008b20 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8008b0e:	f7ff fddd 	bl	80086cc <USBD_GetString>
  return USBD_StrDesc;
 8008b12:	4b02      	ldr	r3, [pc, #8]	; (8008b1c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8008b14:	4618      	mov	r0, r3
 8008b16:	3708      	adds	r7, #8
 8008b18:	46bd      	mov	sp, r7
 8008b1a:	bd80      	pop	{r7, pc}
 8008b1c:	20001768 	.word	0x20001768
 8008b20:	0800c118 	.word	0x0800c118

08008b24 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008b24:	b580      	push	{r7, lr}
 8008b26:	b082      	sub	sp, #8
 8008b28:	af00      	add	r7, sp, #0
 8008b2a:	4603      	mov	r3, r0
 8008b2c:	6039      	str	r1, [r7, #0]
 8008b2e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8008b30:	683b      	ldr	r3, [r7, #0]
 8008b32:	221a      	movs	r2, #26
 8008b34:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8008b36:	f000 f843 	bl	8008bc0 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8008b3a:	4b02      	ldr	r3, [pc, #8]	; (8008b44 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8008b3c:	4618      	mov	r0, r3
 8008b3e:	3708      	adds	r7, #8
 8008b40:	46bd      	mov	sp, r7
 8008b42:	bd80      	pop	{r7, pc}
 8008b44:	200000e0 	.word	0x200000e0

08008b48 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008b48:	b580      	push	{r7, lr}
 8008b4a:	b082      	sub	sp, #8
 8008b4c:	af00      	add	r7, sp, #0
 8008b4e:	4603      	mov	r3, r0
 8008b50:	6039      	str	r1, [r7, #0]
 8008b52:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8008b54:	79fb      	ldrb	r3, [r7, #7]
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	d105      	bne.n	8008b66 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008b5a:	683a      	ldr	r2, [r7, #0]
 8008b5c:	4907      	ldr	r1, [pc, #28]	; (8008b7c <USBD_FS_ConfigStrDescriptor+0x34>)
 8008b5e:	4808      	ldr	r0, [pc, #32]	; (8008b80 <USBD_FS_ConfigStrDescriptor+0x38>)
 8008b60:	f7ff fdb4 	bl	80086cc <USBD_GetString>
 8008b64:	e004      	b.n	8008b70 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008b66:	683a      	ldr	r2, [r7, #0]
 8008b68:	4904      	ldr	r1, [pc, #16]	; (8008b7c <USBD_FS_ConfigStrDescriptor+0x34>)
 8008b6a:	4805      	ldr	r0, [pc, #20]	; (8008b80 <USBD_FS_ConfigStrDescriptor+0x38>)
 8008b6c:	f7ff fdae 	bl	80086cc <USBD_GetString>
  }
  return USBD_StrDesc;
 8008b70:	4b02      	ldr	r3, [pc, #8]	; (8008b7c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8008b72:	4618      	mov	r0, r3
 8008b74:	3708      	adds	r7, #8
 8008b76:	46bd      	mov	sp, r7
 8008b78:	bd80      	pop	{r7, pc}
 8008b7a:	bf00      	nop
 8008b7c:	20001768 	.word	0x20001768
 8008b80:	0800c12c 	.word	0x0800c12c

08008b84 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008b84:	b580      	push	{r7, lr}
 8008b86:	b082      	sub	sp, #8
 8008b88:	af00      	add	r7, sp, #0
 8008b8a:	4603      	mov	r3, r0
 8008b8c:	6039      	str	r1, [r7, #0]
 8008b8e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008b90:	79fb      	ldrb	r3, [r7, #7]
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d105      	bne.n	8008ba2 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8008b96:	683a      	ldr	r2, [r7, #0]
 8008b98:	4907      	ldr	r1, [pc, #28]	; (8008bb8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8008b9a:	4808      	ldr	r0, [pc, #32]	; (8008bbc <USBD_FS_InterfaceStrDescriptor+0x38>)
 8008b9c:	f7ff fd96 	bl	80086cc <USBD_GetString>
 8008ba0:	e004      	b.n	8008bac <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8008ba2:	683a      	ldr	r2, [r7, #0]
 8008ba4:	4904      	ldr	r1, [pc, #16]	; (8008bb8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8008ba6:	4805      	ldr	r0, [pc, #20]	; (8008bbc <USBD_FS_InterfaceStrDescriptor+0x38>)
 8008ba8:	f7ff fd90 	bl	80086cc <USBD_GetString>
  }
  return USBD_StrDesc;
 8008bac:	4b02      	ldr	r3, [pc, #8]	; (8008bb8 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8008bae:	4618      	mov	r0, r3
 8008bb0:	3708      	adds	r7, #8
 8008bb2:	46bd      	mov	sp, r7
 8008bb4:	bd80      	pop	{r7, pc}
 8008bb6:	bf00      	nop
 8008bb8:	20001768 	.word	0x20001768
 8008bbc:	0800c138 	.word	0x0800c138

08008bc0 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8008bc0:	b580      	push	{r7, lr}
 8008bc2:	b084      	sub	sp, #16
 8008bc4:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8008bc6:	4b0f      	ldr	r3, [pc, #60]	; (8008c04 <Get_SerialNum+0x44>)
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8008bcc:	4b0e      	ldr	r3, [pc, #56]	; (8008c08 <Get_SerialNum+0x48>)
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8008bd2:	4b0e      	ldr	r3, [pc, #56]	; (8008c0c <Get_SerialNum+0x4c>)
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8008bd8:	68fa      	ldr	r2, [r7, #12]
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	4413      	add	r3, r2
 8008bde:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8008be0:	68fb      	ldr	r3, [r7, #12]
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	d009      	beq.n	8008bfa <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8008be6:	2208      	movs	r2, #8
 8008be8:	4909      	ldr	r1, [pc, #36]	; (8008c10 <Get_SerialNum+0x50>)
 8008bea:	68f8      	ldr	r0, [r7, #12]
 8008bec:	f000 f814 	bl	8008c18 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8008bf0:	2204      	movs	r2, #4
 8008bf2:	4908      	ldr	r1, [pc, #32]	; (8008c14 <Get_SerialNum+0x54>)
 8008bf4:	68b8      	ldr	r0, [r7, #8]
 8008bf6:	f000 f80f 	bl	8008c18 <IntToUnicode>
  }
}
 8008bfa:	bf00      	nop
 8008bfc:	3710      	adds	r7, #16
 8008bfe:	46bd      	mov	sp, r7
 8008c00:	bd80      	pop	{r7, pc}
 8008c02:	bf00      	nop
 8008c04:	1fff7a10 	.word	0x1fff7a10
 8008c08:	1fff7a14 	.word	0x1fff7a14
 8008c0c:	1fff7a18 	.word	0x1fff7a18
 8008c10:	200000e2 	.word	0x200000e2
 8008c14:	200000f2 	.word	0x200000f2

08008c18 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8008c18:	b480      	push	{r7}
 8008c1a:	b087      	sub	sp, #28
 8008c1c:	af00      	add	r7, sp, #0
 8008c1e:	60f8      	str	r0, [r7, #12]
 8008c20:	60b9      	str	r1, [r7, #8]
 8008c22:	4613      	mov	r3, r2
 8008c24:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8008c26:	2300      	movs	r3, #0
 8008c28:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8008c2a:	2300      	movs	r3, #0
 8008c2c:	75fb      	strb	r3, [r7, #23]
 8008c2e:	e027      	b.n	8008c80 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8008c30:	68fb      	ldr	r3, [r7, #12]
 8008c32:	0f1b      	lsrs	r3, r3, #28
 8008c34:	2b09      	cmp	r3, #9
 8008c36:	d80b      	bhi.n	8008c50 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8008c38:	68fb      	ldr	r3, [r7, #12]
 8008c3a:	0f1b      	lsrs	r3, r3, #28
 8008c3c:	b2da      	uxtb	r2, r3
 8008c3e:	7dfb      	ldrb	r3, [r7, #23]
 8008c40:	005b      	lsls	r3, r3, #1
 8008c42:	4619      	mov	r1, r3
 8008c44:	68bb      	ldr	r3, [r7, #8]
 8008c46:	440b      	add	r3, r1
 8008c48:	3230      	adds	r2, #48	; 0x30
 8008c4a:	b2d2      	uxtb	r2, r2
 8008c4c:	701a      	strb	r2, [r3, #0]
 8008c4e:	e00a      	b.n	8008c66 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	0f1b      	lsrs	r3, r3, #28
 8008c54:	b2da      	uxtb	r2, r3
 8008c56:	7dfb      	ldrb	r3, [r7, #23]
 8008c58:	005b      	lsls	r3, r3, #1
 8008c5a:	4619      	mov	r1, r3
 8008c5c:	68bb      	ldr	r3, [r7, #8]
 8008c5e:	440b      	add	r3, r1
 8008c60:	3237      	adds	r2, #55	; 0x37
 8008c62:	b2d2      	uxtb	r2, r2
 8008c64:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	011b      	lsls	r3, r3, #4
 8008c6a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8008c6c:	7dfb      	ldrb	r3, [r7, #23]
 8008c6e:	005b      	lsls	r3, r3, #1
 8008c70:	3301      	adds	r3, #1
 8008c72:	68ba      	ldr	r2, [r7, #8]
 8008c74:	4413      	add	r3, r2
 8008c76:	2200      	movs	r2, #0
 8008c78:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8008c7a:	7dfb      	ldrb	r3, [r7, #23]
 8008c7c:	3301      	adds	r3, #1
 8008c7e:	75fb      	strb	r3, [r7, #23]
 8008c80:	7dfa      	ldrb	r2, [r7, #23]
 8008c82:	79fb      	ldrb	r3, [r7, #7]
 8008c84:	429a      	cmp	r2, r3
 8008c86:	d3d3      	bcc.n	8008c30 <IntToUnicode+0x18>
  }
}
 8008c88:	bf00      	nop
 8008c8a:	bf00      	nop
 8008c8c:	371c      	adds	r7, #28
 8008c8e:	46bd      	mov	sp, r7
 8008c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c94:	4770      	bx	lr
	...

08008c98 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8008c98:	b580      	push	{r7, lr}
 8008c9a:	b08a      	sub	sp, #40	; 0x28
 8008c9c:	af00      	add	r7, sp, #0
 8008c9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008ca0:	f107 0314 	add.w	r3, r7, #20
 8008ca4:	2200      	movs	r2, #0
 8008ca6:	601a      	str	r2, [r3, #0]
 8008ca8:	605a      	str	r2, [r3, #4]
 8008caa:	609a      	str	r2, [r3, #8]
 8008cac:	60da      	str	r2, [r3, #12]
 8008cae:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008cb8:	d13a      	bne.n	8008d30 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008cba:	2300      	movs	r3, #0
 8008cbc:	613b      	str	r3, [r7, #16]
 8008cbe:	4b1e      	ldr	r3, [pc, #120]	; (8008d38 <HAL_PCD_MspInit+0xa0>)
 8008cc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008cc2:	4a1d      	ldr	r2, [pc, #116]	; (8008d38 <HAL_PCD_MspInit+0xa0>)
 8008cc4:	f043 0301 	orr.w	r3, r3, #1
 8008cc8:	6313      	str	r3, [r2, #48]	; 0x30
 8008cca:	4b1b      	ldr	r3, [pc, #108]	; (8008d38 <HAL_PCD_MspInit+0xa0>)
 8008ccc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008cce:	f003 0301 	and.w	r3, r3, #1
 8008cd2:	613b      	str	r3, [r7, #16]
 8008cd4:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8008cd6:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8008cda:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008cdc:	2302      	movs	r3, #2
 8008cde:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008ce0:	2300      	movs	r3, #0
 8008ce2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008ce4:	2303      	movs	r3, #3
 8008ce6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8008ce8:	230a      	movs	r3, #10
 8008cea:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008cec:	f107 0314 	add.w	r3, r7, #20
 8008cf0:	4619      	mov	r1, r3
 8008cf2:	4812      	ldr	r0, [pc, #72]	; (8008d3c <HAL_PCD_MspInit+0xa4>)
 8008cf4:	f7f9 fac4 	bl	8002280 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8008cf8:	4b0f      	ldr	r3, [pc, #60]	; (8008d38 <HAL_PCD_MspInit+0xa0>)
 8008cfa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008cfc:	4a0e      	ldr	r2, [pc, #56]	; (8008d38 <HAL_PCD_MspInit+0xa0>)
 8008cfe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008d02:	6353      	str	r3, [r2, #52]	; 0x34
 8008d04:	2300      	movs	r3, #0
 8008d06:	60fb      	str	r3, [r7, #12]
 8008d08:	4b0b      	ldr	r3, [pc, #44]	; (8008d38 <HAL_PCD_MspInit+0xa0>)
 8008d0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008d0c:	4a0a      	ldr	r2, [pc, #40]	; (8008d38 <HAL_PCD_MspInit+0xa0>)
 8008d0e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008d12:	6453      	str	r3, [r2, #68]	; 0x44
 8008d14:	4b08      	ldr	r3, [pc, #32]	; (8008d38 <HAL_PCD_MspInit+0xa0>)
 8008d16:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008d18:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008d1c:	60fb      	str	r3, [r7, #12]
 8008d1e:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8008d20:	2200      	movs	r2, #0
 8008d22:	2100      	movs	r1, #0
 8008d24:	2043      	movs	r0, #67	; 0x43
 8008d26:	f7f9 fa74 	bl	8002212 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8008d2a:	2043      	movs	r0, #67	; 0x43
 8008d2c:	f7f9 fa8d 	bl	800224a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8008d30:	bf00      	nop
 8008d32:	3728      	adds	r7, #40	; 0x28
 8008d34:	46bd      	mov	sp, r7
 8008d36:	bd80      	pop	{r7, pc}
 8008d38:	40023800 	.word	0x40023800
 8008d3c:	40020000 	.word	0x40020000

08008d40 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008d40:	b580      	push	{r7, lr}
 8008d42:	b082      	sub	sp, #8
 8008d44:	af00      	add	r7, sp, #0
 8008d46:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8008d54:	4619      	mov	r1, r3
 8008d56:	4610      	mov	r0, r2
 8008d58:	f7fe fb59 	bl	800740e <USBD_LL_SetupStage>
}
 8008d5c:	bf00      	nop
 8008d5e:	3708      	adds	r7, #8
 8008d60:	46bd      	mov	sp, r7
 8008d62:	bd80      	pop	{r7, pc}

08008d64 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008d64:	b580      	push	{r7, lr}
 8008d66:	b082      	sub	sp, #8
 8008d68:	af00      	add	r7, sp, #0
 8008d6a:	6078      	str	r0, [r7, #4]
 8008d6c:	460b      	mov	r3, r1
 8008d6e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 8008d76:	78fa      	ldrb	r2, [r7, #3]
 8008d78:	6879      	ldr	r1, [r7, #4]
 8008d7a:	4613      	mov	r3, r2
 8008d7c:	00db      	lsls	r3, r3, #3
 8008d7e:	4413      	add	r3, r2
 8008d80:	009b      	lsls	r3, r3, #2
 8008d82:	440b      	add	r3, r1
 8008d84:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8008d88:	681a      	ldr	r2, [r3, #0]
 8008d8a:	78fb      	ldrb	r3, [r7, #3]
 8008d8c:	4619      	mov	r1, r3
 8008d8e:	f7fe fb93 	bl	80074b8 <USBD_LL_DataOutStage>
}
 8008d92:	bf00      	nop
 8008d94:	3708      	adds	r7, #8
 8008d96:	46bd      	mov	sp, r7
 8008d98:	bd80      	pop	{r7, pc}

08008d9a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008d9a:	b580      	push	{r7, lr}
 8008d9c:	b082      	sub	sp, #8
 8008d9e:	af00      	add	r7, sp, #0
 8008da0:	6078      	str	r0, [r7, #4]
 8008da2:	460b      	mov	r3, r1
 8008da4:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 8008dac:	78fa      	ldrb	r2, [r7, #3]
 8008dae:	6879      	ldr	r1, [r7, #4]
 8008db0:	4613      	mov	r3, r2
 8008db2:	00db      	lsls	r3, r3, #3
 8008db4:	4413      	add	r3, r2
 8008db6:	009b      	lsls	r3, r3, #2
 8008db8:	440b      	add	r3, r1
 8008dba:	334c      	adds	r3, #76	; 0x4c
 8008dbc:	681a      	ldr	r2, [r3, #0]
 8008dbe:	78fb      	ldrb	r3, [r7, #3]
 8008dc0:	4619      	mov	r1, r3
 8008dc2:	f7fe fc2c 	bl	800761e <USBD_LL_DataInStage>
}
 8008dc6:	bf00      	nop
 8008dc8:	3708      	adds	r7, #8
 8008dca:	46bd      	mov	sp, r7
 8008dcc:	bd80      	pop	{r7, pc}

08008dce <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008dce:	b580      	push	{r7, lr}
 8008dd0:	b082      	sub	sp, #8
 8008dd2:	af00      	add	r7, sp, #0
 8008dd4:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8008ddc:	4618      	mov	r0, r3
 8008dde:	f7fe fd60 	bl	80078a2 <USBD_LL_SOF>
}
 8008de2:	bf00      	nop
 8008de4:	3708      	adds	r7, #8
 8008de6:	46bd      	mov	sp, r7
 8008de8:	bd80      	pop	{r7, pc}

08008dea <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008dea:	b580      	push	{r7, lr}
 8008dec:	b084      	sub	sp, #16
 8008dee:	af00      	add	r7, sp, #0
 8008df0:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8008df2:	2301      	movs	r3, #1
 8008df4:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	68db      	ldr	r3, [r3, #12]
 8008dfa:	2b02      	cmp	r3, #2
 8008dfc:	d001      	beq.n	8008e02 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8008dfe:	f7f8 fb6b 	bl	80014d8 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8008e08:	7bfa      	ldrb	r2, [r7, #15]
 8008e0a:	4611      	mov	r1, r2
 8008e0c:	4618      	mov	r0, r3
 8008e0e:	f7fe fd0a 	bl	8007826 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8008e18:	4618      	mov	r0, r3
 8008e1a:	f7fe fcb2 	bl	8007782 <USBD_LL_Reset>
}
 8008e1e:	bf00      	nop
 8008e20:	3710      	adds	r7, #16
 8008e22:	46bd      	mov	sp, r7
 8008e24:	bd80      	pop	{r7, pc}
	...

08008e28 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008e28:	b580      	push	{r7, lr}
 8008e2a:	b082      	sub	sp, #8
 8008e2c:	af00      	add	r7, sp, #0
 8008e2e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8008e36:	4618      	mov	r0, r3
 8008e38:	f7fe fd05 	bl	8007846 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	687a      	ldr	r2, [r7, #4]
 8008e48:	6812      	ldr	r2, [r2, #0]
 8008e4a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8008e4e:	f043 0301 	orr.w	r3, r3, #1
 8008e52:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	6a1b      	ldr	r3, [r3, #32]
 8008e58:	2b00      	cmp	r3, #0
 8008e5a:	d005      	beq.n	8008e68 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8008e5c:	4b04      	ldr	r3, [pc, #16]	; (8008e70 <HAL_PCD_SuspendCallback+0x48>)
 8008e5e:	691b      	ldr	r3, [r3, #16]
 8008e60:	4a03      	ldr	r2, [pc, #12]	; (8008e70 <HAL_PCD_SuspendCallback+0x48>)
 8008e62:	f043 0306 	orr.w	r3, r3, #6
 8008e66:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8008e68:	bf00      	nop
 8008e6a:	3708      	adds	r7, #8
 8008e6c:	46bd      	mov	sp, r7
 8008e6e:	bd80      	pop	{r7, pc}
 8008e70:	e000ed00 	.word	0xe000ed00

08008e74 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008e74:	b580      	push	{r7, lr}
 8008e76:	b082      	sub	sp, #8
 8008e78:	af00      	add	r7, sp, #0
 8008e7a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8008e82:	4618      	mov	r0, r3
 8008e84:	f7fe fcf5 	bl	8007872 <USBD_LL_Resume>
}
 8008e88:	bf00      	nop
 8008e8a:	3708      	adds	r7, #8
 8008e8c:	46bd      	mov	sp, r7
 8008e8e:	bd80      	pop	{r7, pc}

08008e90 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008e90:	b580      	push	{r7, lr}
 8008e92:	b082      	sub	sp, #8
 8008e94:	af00      	add	r7, sp, #0
 8008e96:	6078      	str	r0, [r7, #4]
 8008e98:	460b      	mov	r3, r1
 8008e9a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8008ea2:	78fa      	ldrb	r2, [r7, #3]
 8008ea4:	4611      	mov	r1, r2
 8008ea6:	4618      	mov	r0, r3
 8008ea8:	f7fe fd4d 	bl	8007946 <USBD_LL_IsoOUTIncomplete>
}
 8008eac:	bf00      	nop
 8008eae:	3708      	adds	r7, #8
 8008eb0:	46bd      	mov	sp, r7
 8008eb2:	bd80      	pop	{r7, pc}

08008eb4 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008eb4:	b580      	push	{r7, lr}
 8008eb6:	b082      	sub	sp, #8
 8008eb8:	af00      	add	r7, sp, #0
 8008eba:	6078      	str	r0, [r7, #4]
 8008ebc:	460b      	mov	r3, r1
 8008ebe:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8008ec6:	78fa      	ldrb	r2, [r7, #3]
 8008ec8:	4611      	mov	r1, r2
 8008eca:	4618      	mov	r0, r3
 8008ecc:	f7fe fd09 	bl	80078e2 <USBD_LL_IsoINIncomplete>
}
 8008ed0:	bf00      	nop
 8008ed2:	3708      	adds	r7, #8
 8008ed4:	46bd      	mov	sp, r7
 8008ed6:	bd80      	pop	{r7, pc}

08008ed8 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008ed8:	b580      	push	{r7, lr}
 8008eda:	b082      	sub	sp, #8
 8008edc:	af00      	add	r7, sp, #0
 8008ede:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8008ee6:	4618      	mov	r0, r3
 8008ee8:	f7fe fd5f 	bl	80079aa <USBD_LL_DevConnected>
}
 8008eec:	bf00      	nop
 8008eee:	3708      	adds	r7, #8
 8008ef0:	46bd      	mov	sp, r7
 8008ef2:	bd80      	pop	{r7, pc}

08008ef4 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008ef4:	b580      	push	{r7, lr}
 8008ef6:	b082      	sub	sp, #8
 8008ef8:	af00      	add	r7, sp, #0
 8008efa:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8008f02:	4618      	mov	r0, r3
 8008f04:	f7fe fd5c 	bl	80079c0 <USBD_LL_DevDisconnected>
}
 8008f08:	bf00      	nop
 8008f0a:	3708      	adds	r7, #8
 8008f0c:	46bd      	mov	sp, r7
 8008f0e:	bd80      	pop	{r7, pc}

08008f10 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8008f10:	b580      	push	{r7, lr}
 8008f12:	b082      	sub	sp, #8
 8008f14:	af00      	add	r7, sp, #0
 8008f16:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	781b      	ldrb	r3, [r3, #0]
 8008f1c:	2b00      	cmp	r3, #0
 8008f1e:	d13c      	bne.n	8008f9a <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8008f20:	4a20      	ldr	r2, [pc, #128]	; (8008fa4 <USBD_LL_Init+0x94>)
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	4a1e      	ldr	r2, [pc, #120]	; (8008fa4 <USBD_LL_Init+0x94>)
 8008f2c:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8008f30:	4b1c      	ldr	r3, [pc, #112]	; (8008fa4 <USBD_LL_Init+0x94>)
 8008f32:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8008f36:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8008f38:	4b1a      	ldr	r3, [pc, #104]	; (8008fa4 <USBD_LL_Init+0x94>)
 8008f3a:	2204      	movs	r2, #4
 8008f3c:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8008f3e:	4b19      	ldr	r3, [pc, #100]	; (8008fa4 <USBD_LL_Init+0x94>)
 8008f40:	2202      	movs	r2, #2
 8008f42:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8008f44:	4b17      	ldr	r3, [pc, #92]	; (8008fa4 <USBD_LL_Init+0x94>)
 8008f46:	2200      	movs	r2, #0
 8008f48:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8008f4a:	4b16      	ldr	r3, [pc, #88]	; (8008fa4 <USBD_LL_Init+0x94>)
 8008f4c:	2202      	movs	r2, #2
 8008f4e:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8008f50:	4b14      	ldr	r3, [pc, #80]	; (8008fa4 <USBD_LL_Init+0x94>)
 8008f52:	2200      	movs	r2, #0
 8008f54:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8008f56:	4b13      	ldr	r3, [pc, #76]	; (8008fa4 <USBD_LL_Init+0x94>)
 8008f58:	2200      	movs	r2, #0
 8008f5a:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8008f5c:	4b11      	ldr	r3, [pc, #68]	; (8008fa4 <USBD_LL_Init+0x94>)
 8008f5e:	2200      	movs	r2, #0
 8008f60:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8008f62:	4b10      	ldr	r3, [pc, #64]	; (8008fa4 <USBD_LL_Init+0x94>)
 8008f64:	2200      	movs	r2, #0
 8008f66:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8008f68:	4b0e      	ldr	r3, [pc, #56]	; (8008fa4 <USBD_LL_Init+0x94>)
 8008f6a:	2200      	movs	r2, #0
 8008f6c:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8008f6e:	480d      	ldr	r0, [pc, #52]	; (8008fa4 <USBD_LL_Init+0x94>)
 8008f70:	f7f9 fb23 	bl	80025ba <HAL_PCD_Init>
 8008f74:	4603      	mov	r3, r0
 8008f76:	2b00      	cmp	r3, #0
 8008f78:	d001      	beq.n	8008f7e <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8008f7a:	f7f8 faad 	bl	80014d8 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8008f7e:	2180      	movs	r1, #128	; 0x80
 8008f80:	4808      	ldr	r0, [pc, #32]	; (8008fa4 <USBD_LL_Init+0x94>)
 8008f82:	f7fa fd7a 	bl	8003a7a <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8008f86:	2240      	movs	r2, #64	; 0x40
 8008f88:	2100      	movs	r1, #0
 8008f8a:	4806      	ldr	r0, [pc, #24]	; (8008fa4 <USBD_LL_Init+0x94>)
 8008f8c:	f7fa fd2e 	bl	80039ec <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8008f90:	2280      	movs	r2, #128	; 0x80
 8008f92:	2101      	movs	r1, #1
 8008f94:	4803      	ldr	r0, [pc, #12]	; (8008fa4 <USBD_LL_Init+0x94>)
 8008f96:	f7fa fd29 	bl	80039ec <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8008f9a:	2300      	movs	r3, #0
}
 8008f9c:	4618      	mov	r0, r3
 8008f9e:	3708      	adds	r7, #8
 8008fa0:	46bd      	mov	sp, r7
 8008fa2:	bd80      	pop	{r7, pc}
 8008fa4:	20001968 	.word	0x20001968

08008fa8 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8008fa8:	b580      	push	{r7, lr}
 8008faa:	b084      	sub	sp, #16
 8008fac:	af00      	add	r7, sp, #0
 8008fae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008fb0:	2300      	movs	r3, #0
 8008fb2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008fb4:	2300      	movs	r3, #0
 8008fb6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8008fbe:	4618      	mov	r0, r3
 8008fc0:	f7f9 fc18 	bl	80027f4 <HAL_PCD_Start>
 8008fc4:	4603      	mov	r3, r0
 8008fc6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008fc8:	7bfb      	ldrb	r3, [r7, #15]
 8008fca:	4618      	mov	r0, r3
 8008fcc:	f000 f942 	bl	8009254 <USBD_Get_USB_Status>
 8008fd0:	4603      	mov	r3, r0
 8008fd2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008fd4:	7bbb      	ldrb	r3, [r7, #14]
}
 8008fd6:	4618      	mov	r0, r3
 8008fd8:	3710      	adds	r7, #16
 8008fda:	46bd      	mov	sp, r7
 8008fdc:	bd80      	pop	{r7, pc}

08008fde <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8008fde:	b580      	push	{r7, lr}
 8008fe0:	b084      	sub	sp, #16
 8008fe2:	af00      	add	r7, sp, #0
 8008fe4:	6078      	str	r0, [r7, #4]
 8008fe6:	4608      	mov	r0, r1
 8008fe8:	4611      	mov	r1, r2
 8008fea:	461a      	mov	r2, r3
 8008fec:	4603      	mov	r3, r0
 8008fee:	70fb      	strb	r3, [r7, #3]
 8008ff0:	460b      	mov	r3, r1
 8008ff2:	70bb      	strb	r3, [r7, #2]
 8008ff4:	4613      	mov	r3, r2
 8008ff6:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008ff8:	2300      	movs	r3, #0
 8008ffa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008ffc:	2300      	movs	r3, #0
 8008ffe:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 8009006:	78bb      	ldrb	r3, [r7, #2]
 8009008:	883a      	ldrh	r2, [r7, #0]
 800900a:	78f9      	ldrb	r1, [r7, #3]
 800900c:	f7fa f8e9 	bl	80031e2 <HAL_PCD_EP_Open>
 8009010:	4603      	mov	r3, r0
 8009012:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009014:	7bfb      	ldrb	r3, [r7, #15]
 8009016:	4618      	mov	r0, r3
 8009018:	f000 f91c 	bl	8009254 <USBD_Get_USB_Status>
 800901c:	4603      	mov	r3, r0
 800901e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009020:	7bbb      	ldrb	r3, [r7, #14]
}
 8009022:	4618      	mov	r0, r3
 8009024:	3710      	adds	r7, #16
 8009026:	46bd      	mov	sp, r7
 8009028:	bd80      	pop	{r7, pc}

0800902a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800902a:	b580      	push	{r7, lr}
 800902c:	b084      	sub	sp, #16
 800902e:	af00      	add	r7, sp, #0
 8009030:	6078      	str	r0, [r7, #4]
 8009032:	460b      	mov	r3, r1
 8009034:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009036:	2300      	movs	r3, #0
 8009038:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800903a:	2300      	movs	r3, #0
 800903c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8009044:	78fa      	ldrb	r2, [r7, #3]
 8009046:	4611      	mov	r1, r2
 8009048:	4618      	mov	r0, r3
 800904a:	f7fa f932 	bl	80032b2 <HAL_PCD_EP_Close>
 800904e:	4603      	mov	r3, r0
 8009050:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009052:	7bfb      	ldrb	r3, [r7, #15]
 8009054:	4618      	mov	r0, r3
 8009056:	f000 f8fd 	bl	8009254 <USBD_Get_USB_Status>
 800905a:	4603      	mov	r3, r0
 800905c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800905e:	7bbb      	ldrb	r3, [r7, #14]
}
 8009060:	4618      	mov	r0, r3
 8009062:	3710      	adds	r7, #16
 8009064:	46bd      	mov	sp, r7
 8009066:	bd80      	pop	{r7, pc}

08009068 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009068:	b580      	push	{r7, lr}
 800906a:	b084      	sub	sp, #16
 800906c:	af00      	add	r7, sp, #0
 800906e:	6078      	str	r0, [r7, #4]
 8009070:	460b      	mov	r3, r1
 8009072:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009074:	2300      	movs	r3, #0
 8009076:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009078:	2300      	movs	r3, #0
 800907a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8009082:	78fa      	ldrb	r2, [r7, #3]
 8009084:	4611      	mov	r1, r2
 8009086:	4618      	mov	r0, r3
 8009088:	f7fa fa0a 	bl	80034a0 <HAL_PCD_EP_SetStall>
 800908c:	4603      	mov	r3, r0
 800908e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009090:	7bfb      	ldrb	r3, [r7, #15]
 8009092:	4618      	mov	r0, r3
 8009094:	f000 f8de 	bl	8009254 <USBD_Get_USB_Status>
 8009098:	4603      	mov	r3, r0
 800909a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800909c:	7bbb      	ldrb	r3, [r7, #14]
}
 800909e:	4618      	mov	r0, r3
 80090a0:	3710      	adds	r7, #16
 80090a2:	46bd      	mov	sp, r7
 80090a4:	bd80      	pop	{r7, pc}

080090a6 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80090a6:	b580      	push	{r7, lr}
 80090a8:	b084      	sub	sp, #16
 80090aa:	af00      	add	r7, sp, #0
 80090ac:	6078      	str	r0, [r7, #4]
 80090ae:	460b      	mov	r3, r1
 80090b0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80090b2:	2300      	movs	r3, #0
 80090b4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80090b6:	2300      	movs	r3, #0
 80090b8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 80090c0:	78fa      	ldrb	r2, [r7, #3]
 80090c2:	4611      	mov	r1, r2
 80090c4:	4618      	mov	r0, r3
 80090c6:	f7fa fa4f 	bl	8003568 <HAL_PCD_EP_ClrStall>
 80090ca:	4603      	mov	r3, r0
 80090cc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80090ce:	7bfb      	ldrb	r3, [r7, #15]
 80090d0:	4618      	mov	r0, r3
 80090d2:	f000 f8bf 	bl	8009254 <USBD_Get_USB_Status>
 80090d6:	4603      	mov	r3, r0
 80090d8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80090da:	7bbb      	ldrb	r3, [r7, #14]
}
 80090dc:	4618      	mov	r0, r3
 80090de:	3710      	adds	r7, #16
 80090e0:	46bd      	mov	sp, r7
 80090e2:	bd80      	pop	{r7, pc}

080090e4 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80090e4:	b480      	push	{r7}
 80090e6:	b085      	sub	sp, #20
 80090e8:	af00      	add	r7, sp, #0
 80090ea:	6078      	str	r0, [r7, #4]
 80090ec:	460b      	mov	r3, r1
 80090ee:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 80090f6:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 80090f8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80090fc:	2b00      	cmp	r3, #0
 80090fe:	da0b      	bge.n	8009118 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8009100:	78fb      	ldrb	r3, [r7, #3]
 8009102:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009106:	68f9      	ldr	r1, [r7, #12]
 8009108:	4613      	mov	r3, r2
 800910a:	00db      	lsls	r3, r3, #3
 800910c:	4413      	add	r3, r2
 800910e:	009b      	lsls	r3, r3, #2
 8009110:	440b      	add	r3, r1
 8009112:	333e      	adds	r3, #62	; 0x3e
 8009114:	781b      	ldrb	r3, [r3, #0]
 8009116:	e00b      	b.n	8009130 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8009118:	78fb      	ldrb	r3, [r7, #3]
 800911a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800911e:	68f9      	ldr	r1, [r7, #12]
 8009120:	4613      	mov	r3, r2
 8009122:	00db      	lsls	r3, r3, #3
 8009124:	4413      	add	r3, r2
 8009126:	009b      	lsls	r3, r3, #2
 8009128:	440b      	add	r3, r1
 800912a:	f203 237e 	addw	r3, r3, #638	; 0x27e
 800912e:	781b      	ldrb	r3, [r3, #0]
  }
}
 8009130:	4618      	mov	r0, r3
 8009132:	3714      	adds	r7, #20
 8009134:	46bd      	mov	sp, r7
 8009136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800913a:	4770      	bx	lr

0800913c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800913c:	b580      	push	{r7, lr}
 800913e:	b084      	sub	sp, #16
 8009140:	af00      	add	r7, sp, #0
 8009142:	6078      	str	r0, [r7, #4]
 8009144:	460b      	mov	r3, r1
 8009146:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009148:	2300      	movs	r3, #0
 800914a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800914c:	2300      	movs	r3, #0
 800914e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8009156:	78fa      	ldrb	r2, [r7, #3]
 8009158:	4611      	mov	r1, r2
 800915a:	4618      	mov	r0, r3
 800915c:	f7fa f81c 	bl	8003198 <HAL_PCD_SetAddress>
 8009160:	4603      	mov	r3, r0
 8009162:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009164:	7bfb      	ldrb	r3, [r7, #15]
 8009166:	4618      	mov	r0, r3
 8009168:	f000 f874 	bl	8009254 <USBD_Get_USB_Status>
 800916c:	4603      	mov	r3, r0
 800916e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009170:	7bbb      	ldrb	r3, [r7, #14]
}
 8009172:	4618      	mov	r0, r3
 8009174:	3710      	adds	r7, #16
 8009176:	46bd      	mov	sp, r7
 8009178:	bd80      	pop	{r7, pc}

0800917a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800917a:	b580      	push	{r7, lr}
 800917c:	b086      	sub	sp, #24
 800917e:	af00      	add	r7, sp, #0
 8009180:	60f8      	str	r0, [r7, #12]
 8009182:	607a      	str	r2, [r7, #4]
 8009184:	603b      	str	r3, [r7, #0]
 8009186:	460b      	mov	r3, r1
 8009188:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800918a:	2300      	movs	r3, #0
 800918c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800918e:	2300      	movs	r3, #0
 8009190:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8009192:	68fb      	ldr	r3, [r7, #12]
 8009194:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 8009198:	7af9      	ldrb	r1, [r7, #11]
 800919a:	683b      	ldr	r3, [r7, #0]
 800919c:	687a      	ldr	r2, [r7, #4]
 800919e:	f7fa f935 	bl	800340c <HAL_PCD_EP_Transmit>
 80091a2:	4603      	mov	r3, r0
 80091a4:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80091a6:	7dfb      	ldrb	r3, [r7, #23]
 80091a8:	4618      	mov	r0, r3
 80091aa:	f000 f853 	bl	8009254 <USBD_Get_USB_Status>
 80091ae:	4603      	mov	r3, r0
 80091b0:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80091b2:	7dbb      	ldrb	r3, [r7, #22]
}
 80091b4:	4618      	mov	r0, r3
 80091b6:	3718      	adds	r7, #24
 80091b8:	46bd      	mov	sp, r7
 80091ba:	bd80      	pop	{r7, pc}

080091bc <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80091bc:	b580      	push	{r7, lr}
 80091be:	b086      	sub	sp, #24
 80091c0:	af00      	add	r7, sp, #0
 80091c2:	60f8      	str	r0, [r7, #12]
 80091c4:	607a      	str	r2, [r7, #4]
 80091c6:	603b      	str	r3, [r7, #0]
 80091c8:	460b      	mov	r3, r1
 80091ca:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80091cc:	2300      	movs	r3, #0
 80091ce:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80091d0:	2300      	movs	r3, #0
 80091d2:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80091d4:	68fb      	ldr	r3, [r7, #12]
 80091d6:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 80091da:	7af9      	ldrb	r1, [r7, #11]
 80091dc:	683b      	ldr	r3, [r7, #0]
 80091de:	687a      	ldr	r2, [r7, #4]
 80091e0:	f7fa f8b1 	bl	8003346 <HAL_PCD_EP_Receive>
 80091e4:	4603      	mov	r3, r0
 80091e6:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80091e8:	7dfb      	ldrb	r3, [r7, #23]
 80091ea:	4618      	mov	r0, r3
 80091ec:	f000 f832 	bl	8009254 <USBD_Get_USB_Status>
 80091f0:	4603      	mov	r3, r0
 80091f2:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80091f4:	7dbb      	ldrb	r3, [r7, #22]
}
 80091f6:	4618      	mov	r0, r3
 80091f8:	3718      	adds	r7, #24
 80091fa:	46bd      	mov	sp, r7
 80091fc:	bd80      	pop	{r7, pc}

080091fe <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80091fe:	b580      	push	{r7, lr}
 8009200:	b082      	sub	sp, #8
 8009202:	af00      	add	r7, sp, #0
 8009204:	6078      	str	r0, [r7, #4]
 8009206:	460b      	mov	r3, r1
 8009208:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8009210:	78fa      	ldrb	r2, [r7, #3]
 8009212:	4611      	mov	r1, r2
 8009214:	4618      	mov	r0, r3
 8009216:	f7fa f8e1 	bl	80033dc <HAL_PCD_EP_GetRxCount>
 800921a:	4603      	mov	r3, r0
}
 800921c:	4618      	mov	r0, r3
 800921e:	3708      	adds	r7, #8
 8009220:	46bd      	mov	sp, r7
 8009222:	bd80      	pop	{r7, pc}

08009224 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8009224:	b480      	push	{r7}
 8009226:	b083      	sub	sp, #12
 8009228:	af00      	add	r7, sp, #0
 800922a:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800922c:	4b03      	ldr	r3, [pc, #12]	; (800923c <USBD_static_malloc+0x18>)
}
 800922e:	4618      	mov	r0, r3
 8009230:	370c      	adds	r7, #12
 8009232:	46bd      	mov	sp, r7
 8009234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009238:	4770      	bx	lr
 800923a:	bf00      	nop
 800923c:	20001e74 	.word	0x20001e74

08009240 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8009240:	b480      	push	{r7}
 8009242:	b083      	sub	sp, #12
 8009244:	af00      	add	r7, sp, #0
 8009246:	6078      	str	r0, [r7, #4]

}
 8009248:	bf00      	nop
 800924a:	370c      	adds	r7, #12
 800924c:	46bd      	mov	sp, r7
 800924e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009252:	4770      	bx	lr

08009254 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8009254:	b480      	push	{r7}
 8009256:	b085      	sub	sp, #20
 8009258:	af00      	add	r7, sp, #0
 800925a:	4603      	mov	r3, r0
 800925c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800925e:	2300      	movs	r3, #0
 8009260:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8009262:	79fb      	ldrb	r3, [r7, #7]
 8009264:	2b03      	cmp	r3, #3
 8009266:	d817      	bhi.n	8009298 <USBD_Get_USB_Status+0x44>
 8009268:	a201      	add	r2, pc, #4	; (adr r2, 8009270 <USBD_Get_USB_Status+0x1c>)
 800926a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800926e:	bf00      	nop
 8009270:	08009281 	.word	0x08009281
 8009274:	08009287 	.word	0x08009287
 8009278:	0800928d 	.word	0x0800928d
 800927c:	08009293 	.word	0x08009293
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8009280:	2300      	movs	r3, #0
 8009282:	73fb      	strb	r3, [r7, #15]
    break;
 8009284:	e00b      	b.n	800929e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8009286:	2303      	movs	r3, #3
 8009288:	73fb      	strb	r3, [r7, #15]
    break;
 800928a:	e008      	b.n	800929e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800928c:	2301      	movs	r3, #1
 800928e:	73fb      	strb	r3, [r7, #15]
    break;
 8009290:	e005      	b.n	800929e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8009292:	2303      	movs	r3, #3
 8009294:	73fb      	strb	r3, [r7, #15]
    break;
 8009296:	e002      	b.n	800929e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8009298:	2303      	movs	r3, #3
 800929a:	73fb      	strb	r3, [r7, #15]
    break;
 800929c:	bf00      	nop
  }
  return usb_status;
 800929e:	7bfb      	ldrb	r3, [r7, #15]
}
 80092a0:	4618      	mov	r0, r3
 80092a2:	3714      	adds	r7, #20
 80092a4:	46bd      	mov	sp, r7
 80092a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092aa:	4770      	bx	lr

080092ac <__errno>:
 80092ac:	4b01      	ldr	r3, [pc, #4]	; (80092b4 <__errno+0x8>)
 80092ae:	6818      	ldr	r0, [r3, #0]
 80092b0:	4770      	bx	lr
 80092b2:	bf00      	nop
 80092b4:	200000fc 	.word	0x200000fc

080092b8 <__libc_init_array>:
 80092b8:	b570      	push	{r4, r5, r6, lr}
 80092ba:	4d0d      	ldr	r5, [pc, #52]	; (80092f0 <__libc_init_array+0x38>)
 80092bc:	4c0d      	ldr	r4, [pc, #52]	; (80092f4 <__libc_init_array+0x3c>)
 80092be:	1b64      	subs	r4, r4, r5
 80092c0:	10a4      	asrs	r4, r4, #2
 80092c2:	2600      	movs	r6, #0
 80092c4:	42a6      	cmp	r6, r4
 80092c6:	d109      	bne.n	80092dc <__libc_init_array+0x24>
 80092c8:	4d0b      	ldr	r5, [pc, #44]	; (80092f8 <__libc_init_array+0x40>)
 80092ca:	4c0c      	ldr	r4, [pc, #48]	; (80092fc <__libc_init_array+0x44>)
 80092cc:	f002 ff02 	bl	800c0d4 <_init>
 80092d0:	1b64      	subs	r4, r4, r5
 80092d2:	10a4      	asrs	r4, r4, #2
 80092d4:	2600      	movs	r6, #0
 80092d6:	42a6      	cmp	r6, r4
 80092d8:	d105      	bne.n	80092e6 <__libc_init_array+0x2e>
 80092da:	bd70      	pop	{r4, r5, r6, pc}
 80092dc:	f855 3b04 	ldr.w	r3, [r5], #4
 80092e0:	4798      	blx	r3
 80092e2:	3601      	adds	r6, #1
 80092e4:	e7ee      	b.n	80092c4 <__libc_init_array+0xc>
 80092e6:	f855 3b04 	ldr.w	r3, [r5], #4
 80092ea:	4798      	blx	r3
 80092ec:	3601      	adds	r6, #1
 80092ee:	e7f2      	b.n	80092d6 <__libc_init_array+0x1e>
 80092f0:	0800c53c 	.word	0x0800c53c
 80092f4:	0800c53c 	.word	0x0800c53c
 80092f8:	0800c53c 	.word	0x0800c53c
 80092fc:	0800c540 	.word	0x0800c540

08009300 <memcpy>:
 8009300:	440a      	add	r2, r1
 8009302:	4291      	cmp	r1, r2
 8009304:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8009308:	d100      	bne.n	800930c <memcpy+0xc>
 800930a:	4770      	bx	lr
 800930c:	b510      	push	{r4, lr}
 800930e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009312:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009316:	4291      	cmp	r1, r2
 8009318:	d1f9      	bne.n	800930e <memcpy+0xe>
 800931a:	bd10      	pop	{r4, pc}

0800931c <memset>:
 800931c:	4402      	add	r2, r0
 800931e:	4603      	mov	r3, r0
 8009320:	4293      	cmp	r3, r2
 8009322:	d100      	bne.n	8009326 <memset+0xa>
 8009324:	4770      	bx	lr
 8009326:	f803 1b01 	strb.w	r1, [r3], #1
 800932a:	e7f9      	b.n	8009320 <memset+0x4>

0800932c <__cvt>:
 800932c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009330:	ec55 4b10 	vmov	r4, r5, d0
 8009334:	2d00      	cmp	r5, #0
 8009336:	460e      	mov	r6, r1
 8009338:	4619      	mov	r1, r3
 800933a:	462b      	mov	r3, r5
 800933c:	bfbb      	ittet	lt
 800933e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8009342:	461d      	movlt	r5, r3
 8009344:	2300      	movge	r3, #0
 8009346:	232d      	movlt	r3, #45	; 0x2d
 8009348:	700b      	strb	r3, [r1, #0]
 800934a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800934c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8009350:	4691      	mov	r9, r2
 8009352:	f023 0820 	bic.w	r8, r3, #32
 8009356:	bfbc      	itt	lt
 8009358:	4622      	movlt	r2, r4
 800935a:	4614      	movlt	r4, r2
 800935c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009360:	d005      	beq.n	800936e <__cvt+0x42>
 8009362:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8009366:	d100      	bne.n	800936a <__cvt+0x3e>
 8009368:	3601      	adds	r6, #1
 800936a:	2102      	movs	r1, #2
 800936c:	e000      	b.n	8009370 <__cvt+0x44>
 800936e:	2103      	movs	r1, #3
 8009370:	ab03      	add	r3, sp, #12
 8009372:	9301      	str	r3, [sp, #4]
 8009374:	ab02      	add	r3, sp, #8
 8009376:	9300      	str	r3, [sp, #0]
 8009378:	ec45 4b10 	vmov	d0, r4, r5
 800937c:	4653      	mov	r3, sl
 800937e:	4632      	mov	r2, r6
 8009380:	f000 fcea 	bl	8009d58 <_dtoa_r>
 8009384:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8009388:	4607      	mov	r7, r0
 800938a:	d102      	bne.n	8009392 <__cvt+0x66>
 800938c:	f019 0f01 	tst.w	r9, #1
 8009390:	d022      	beq.n	80093d8 <__cvt+0xac>
 8009392:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009396:	eb07 0906 	add.w	r9, r7, r6
 800939a:	d110      	bne.n	80093be <__cvt+0x92>
 800939c:	783b      	ldrb	r3, [r7, #0]
 800939e:	2b30      	cmp	r3, #48	; 0x30
 80093a0:	d10a      	bne.n	80093b8 <__cvt+0x8c>
 80093a2:	2200      	movs	r2, #0
 80093a4:	2300      	movs	r3, #0
 80093a6:	4620      	mov	r0, r4
 80093a8:	4629      	mov	r1, r5
 80093aa:	f7f7 fb95 	bl	8000ad8 <__aeabi_dcmpeq>
 80093ae:	b918      	cbnz	r0, 80093b8 <__cvt+0x8c>
 80093b0:	f1c6 0601 	rsb	r6, r6, #1
 80093b4:	f8ca 6000 	str.w	r6, [sl]
 80093b8:	f8da 3000 	ldr.w	r3, [sl]
 80093bc:	4499      	add	r9, r3
 80093be:	2200      	movs	r2, #0
 80093c0:	2300      	movs	r3, #0
 80093c2:	4620      	mov	r0, r4
 80093c4:	4629      	mov	r1, r5
 80093c6:	f7f7 fb87 	bl	8000ad8 <__aeabi_dcmpeq>
 80093ca:	b108      	cbz	r0, 80093d0 <__cvt+0xa4>
 80093cc:	f8cd 900c 	str.w	r9, [sp, #12]
 80093d0:	2230      	movs	r2, #48	; 0x30
 80093d2:	9b03      	ldr	r3, [sp, #12]
 80093d4:	454b      	cmp	r3, r9
 80093d6:	d307      	bcc.n	80093e8 <__cvt+0xbc>
 80093d8:	9b03      	ldr	r3, [sp, #12]
 80093da:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80093dc:	1bdb      	subs	r3, r3, r7
 80093de:	4638      	mov	r0, r7
 80093e0:	6013      	str	r3, [r2, #0]
 80093e2:	b004      	add	sp, #16
 80093e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80093e8:	1c59      	adds	r1, r3, #1
 80093ea:	9103      	str	r1, [sp, #12]
 80093ec:	701a      	strb	r2, [r3, #0]
 80093ee:	e7f0      	b.n	80093d2 <__cvt+0xa6>

080093f0 <__exponent>:
 80093f0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80093f2:	4603      	mov	r3, r0
 80093f4:	2900      	cmp	r1, #0
 80093f6:	bfb8      	it	lt
 80093f8:	4249      	neglt	r1, r1
 80093fa:	f803 2b02 	strb.w	r2, [r3], #2
 80093fe:	bfb4      	ite	lt
 8009400:	222d      	movlt	r2, #45	; 0x2d
 8009402:	222b      	movge	r2, #43	; 0x2b
 8009404:	2909      	cmp	r1, #9
 8009406:	7042      	strb	r2, [r0, #1]
 8009408:	dd2a      	ble.n	8009460 <__exponent+0x70>
 800940a:	f10d 0407 	add.w	r4, sp, #7
 800940e:	46a4      	mov	ip, r4
 8009410:	270a      	movs	r7, #10
 8009412:	46a6      	mov	lr, r4
 8009414:	460a      	mov	r2, r1
 8009416:	fb91 f6f7 	sdiv	r6, r1, r7
 800941a:	fb07 1516 	mls	r5, r7, r6, r1
 800941e:	3530      	adds	r5, #48	; 0x30
 8009420:	2a63      	cmp	r2, #99	; 0x63
 8009422:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8009426:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800942a:	4631      	mov	r1, r6
 800942c:	dcf1      	bgt.n	8009412 <__exponent+0x22>
 800942e:	3130      	adds	r1, #48	; 0x30
 8009430:	f1ae 0502 	sub.w	r5, lr, #2
 8009434:	f804 1c01 	strb.w	r1, [r4, #-1]
 8009438:	1c44      	adds	r4, r0, #1
 800943a:	4629      	mov	r1, r5
 800943c:	4561      	cmp	r1, ip
 800943e:	d30a      	bcc.n	8009456 <__exponent+0x66>
 8009440:	f10d 0209 	add.w	r2, sp, #9
 8009444:	eba2 020e 	sub.w	r2, r2, lr
 8009448:	4565      	cmp	r5, ip
 800944a:	bf88      	it	hi
 800944c:	2200      	movhi	r2, #0
 800944e:	4413      	add	r3, r2
 8009450:	1a18      	subs	r0, r3, r0
 8009452:	b003      	add	sp, #12
 8009454:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009456:	f811 2b01 	ldrb.w	r2, [r1], #1
 800945a:	f804 2f01 	strb.w	r2, [r4, #1]!
 800945e:	e7ed      	b.n	800943c <__exponent+0x4c>
 8009460:	2330      	movs	r3, #48	; 0x30
 8009462:	3130      	adds	r1, #48	; 0x30
 8009464:	7083      	strb	r3, [r0, #2]
 8009466:	70c1      	strb	r1, [r0, #3]
 8009468:	1d03      	adds	r3, r0, #4
 800946a:	e7f1      	b.n	8009450 <__exponent+0x60>

0800946c <_printf_float>:
 800946c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009470:	ed2d 8b02 	vpush	{d8}
 8009474:	b08d      	sub	sp, #52	; 0x34
 8009476:	460c      	mov	r4, r1
 8009478:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800947c:	4616      	mov	r6, r2
 800947e:	461f      	mov	r7, r3
 8009480:	4605      	mov	r5, r0
 8009482:	f001 fa57 	bl	800a934 <_localeconv_r>
 8009486:	f8d0 a000 	ldr.w	sl, [r0]
 800948a:	4650      	mov	r0, sl
 800948c:	f7f6 fea8 	bl	80001e0 <strlen>
 8009490:	2300      	movs	r3, #0
 8009492:	930a      	str	r3, [sp, #40]	; 0x28
 8009494:	6823      	ldr	r3, [r4, #0]
 8009496:	9305      	str	r3, [sp, #20]
 8009498:	f8d8 3000 	ldr.w	r3, [r8]
 800949c:	f894 b018 	ldrb.w	fp, [r4, #24]
 80094a0:	3307      	adds	r3, #7
 80094a2:	f023 0307 	bic.w	r3, r3, #7
 80094a6:	f103 0208 	add.w	r2, r3, #8
 80094aa:	f8c8 2000 	str.w	r2, [r8]
 80094ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094b2:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80094b6:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80094ba:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80094be:	9307      	str	r3, [sp, #28]
 80094c0:	f8cd 8018 	str.w	r8, [sp, #24]
 80094c4:	ee08 0a10 	vmov	s16, r0
 80094c8:	4b9f      	ldr	r3, [pc, #636]	; (8009748 <_printf_float+0x2dc>)
 80094ca:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80094ce:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80094d2:	f7f7 fb33 	bl	8000b3c <__aeabi_dcmpun>
 80094d6:	bb88      	cbnz	r0, 800953c <_printf_float+0xd0>
 80094d8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80094dc:	4b9a      	ldr	r3, [pc, #616]	; (8009748 <_printf_float+0x2dc>)
 80094de:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80094e2:	f7f7 fb0d 	bl	8000b00 <__aeabi_dcmple>
 80094e6:	bb48      	cbnz	r0, 800953c <_printf_float+0xd0>
 80094e8:	2200      	movs	r2, #0
 80094ea:	2300      	movs	r3, #0
 80094ec:	4640      	mov	r0, r8
 80094ee:	4649      	mov	r1, r9
 80094f0:	f7f7 fafc 	bl	8000aec <__aeabi_dcmplt>
 80094f4:	b110      	cbz	r0, 80094fc <_printf_float+0x90>
 80094f6:	232d      	movs	r3, #45	; 0x2d
 80094f8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80094fc:	4b93      	ldr	r3, [pc, #588]	; (800974c <_printf_float+0x2e0>)
 80094fe:	4894      	ldr	r0, [pc, #592]	; (8009750 <_printf_float+0x2e4>)
 8009500:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8009504:	bf94      	ite	ls
 8009506:	4698      	movls	r8, r3
 8009508:	4680      	movhi	r8, r0
 800950a:	2303      	movs	r3, #3
 800950c:	6123      	str	r3, [r4, #16]
 800950e:	9b05      	ldr	r3, [sp, #20]
 8009510:	f023 0204 	bic.w	r2, r3, #4
 8009514:	6022      	str	r2, [r4, #0]
 8009516:	f04f 0900 	mov.w	r9, #0
 800951a:	9700      	str	r7, [sp, #0]
 800951c:	4633      	mov	r3, r6
 800951e:	aa0b      	add	r2, sp, #44	; 0x2c
 8009520:	4621      	mov	r1, r4
 8009522:	4628      	mov	r0, r5
 8009524:	f000 f9d8 	bl	80098d8 <_printf_common>
 8009528:	3001      	adds	r0, #1
 800952a:	f040 8090 	bne.w	800964e <_printf_float+0x1e2>
 800952e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009532:	b00d      	add	sp, #52	; 0x34
 8009534:	ecbd 8b02 	vpop	{d8}
 8009538:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800953c:	4642      	mov	r2, r8
 800953e:	464b      	mov	r3, r9
 8009540:	4640      	mov	r0, r8
 8009542:	4649      	mov	r1, r9
 8009544:	f7f7 fafa 	bl	8000b3c <__aeabi_dcmpun>
 8009548:	b140      	cbz	r0, 800955c <_printf_float+0xf0>
 800954a:	464b      	mov	r3, r9
 800954c:	2b00      	cmp	r3, #0
 800954e:	bfbc      	itt	lt
 8009550:	232d      	movlt	r3, #45	; 0x2d
 8009552:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8009556:	487f      	ldr	r0, [pc, #508]	; (8009754 <_printf_float+0x2e8>)
 8009558:	4b7f      	ldr	r3, [pc, #508]	; (8009758 <_printf_float+0x2ec>)
 800955a:	e7d1      	b.n	8009500 <_printf_float+0x94>
 800955c:	6863      	ldr	r3, [r4, #4]
 800955e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8009562:	9206      	str	r2, [sp, #24]
 8009564:	1c5a      	adds	r2, r3, #1
 8009566:	d13f      	bne.n	80095e8 <_printf_float+0x17c>
 8009568:	2306      	movs	r3, #6
 800956a:	6063      	str	r3, [r4, #4]
 800956c:	9b05      	ldr	r3, [sp, #20]
 800956e:	6861      	ldr	r1, [r4, #4]
 8009570:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8009574:	2300      	movs	r3, #0
 8009576:	9303      	str	r3, [sp, #12]
 8009578:	ab0a      	add	r3, sp, #40	; 0x28
 800957a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800957e:	ab09      	add	r3, sp, #36	; 0x24
 8009580:	ec49 8b10 	vmov	d0, r8, r9
 8009584:	9300      	str	r3, [sp, #0]
 8009586:	6022      	str	r2, [r4, #0]
 8009588:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800958c:	4628      	mov	r0, r5
 800958e:	f7ff fecd 	bl	800932c <__cvt>
 8009592:	9b06      	ldr	r3, [sp, #24]
 8009594:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009596:	2b47      	cmp	r3, #71	; 0x47
 8009598:	4680      	mov	r8, r0
 800959a:	d108      	bne.n	80095ae <_printf_float+0x142>
 800959c:	1cc8      	adds	r0, r1, #3
 800959e:	db02      	blt.n	80095a6 <_printf_float+0x13a>
 80095a0:	6863      	ldr	r3, [r4, #4]
 80095a2:	4299      	cmp	r1, r3
 80095a4:	dd41      	ble.n	800962a <_printf_float+0x1be>
 80095a6:	f1ab 0b02 	sub.w	fp, fp, #2
 80095aa:	fa5f fb8b 	uxtb.w	fp, fp
 80095ae:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80095b2:	d820      	bhi.n	80095f6 <_printf_float+0x18a>
 80095b4:	3901      	subs	r1, #1
 80095b6:	465a      	mov	r2, fp
 80095b8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80095bc:	9109      	str	r1, [sp, #36]	; 0x24
 80095be:	f7ff ff17 	bl	80093f0 <__exponent>
 80095c2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80095c4:	1813      	adds	r3, r2, r0
 80095c6:	2a01      	cmp	r2, #1
 80095c8:	4681      	mov	r9, r0
 80095ca:	6123      	str	r3, [r4, #16]
 80095cc:	dc02      	bgt.n	80095d4 <_printf_float+0x168>
 80095ce:	6822      	ldr	r2, [r4, #0]
 80095d0:	07d2      	lsls	r2, r2, #31
 80095d2:	d501      	bpl.n	80095d8 <_printf_float+0x16c>
 80095d4:	3301      	adds	r3, #1
 80095d6:	6123      	str	r3, [r4, #16]
 80095d8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80095dc:	2b00      	cmp	r3, #0
 80095de:	d09c      	beq.n	800951a <_printf_float+0xae>
 80095e0:	232d      	movs	r3, #45	; 0x2d
 80095e2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80095e6:	e798      	b.n	800951a <_printf_float+0xae>
 80095e8:	9a06      	ldr	r2, [sp, #24]
 80095ea:	2a47      	cmp	r2, #71	; 0x47
 80095ec:	d1be      	bne.n	800956c <_printf_float+0x100>
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	d1bc      	bne.n	800956c <_printf_float+0x100>
 80095f2:	2301      	movs	r3, #1
 80095f4:	e7b9      	b.n	800956a <_printf_float+0xfe>
 80095f6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80095fa:	d118      	bne.n	800962e <_printf_float+0x1c2>
 80095fc:	2900      	cmp	r1, #0
 80095fe:	6863      	ldr	r3, [r4, #4]
 8009600:	dd0b      	ble.n	800961a <_printf_float+0x1ae>
 8009602:	6121      	str	r1, [r4, #16]
 8009604:	b913      	cbnz	r3, 800960c <_printf_float+0x1a0>
 8009606:	6822      	ldr	r2, [r4, #0]
 8009608:	07d0      	lsls	r0, r2, #31
 800960a:	d502      	bpl.n	8009612 <_printf_float+0x1a6>
 800960c:	3301      	adds	r3, #1
 800960e:	440b      	add	r3, r1
 8009610:	6123      	str	r3, [r4, #16]
 8009612:	65a1      	str	r1, [r4, #88]	; 0x58
 8009614:	f04f 0900 	mov.w	r9, #0
 8009618:	e7de      	b.n	80095d8 <_printf_float+0x16c>
 800961a:	b913      	cbnz	r3, 8009622 <_printf_float+0x1b6>
 800961c:	6822      	ldr	r2, [r4, #0]
 800961e:	07d2      	lsls	r2, r2, #31
 8009620:	d501      	bpl.n	8009626 <_printf_float+0x1ba>
 8009622:	3302      	adds	r3, #2
 8009624:	e7f4      	b.n	8009610 <_printf_float+0x1a4>
 8009626:	2301      	movs	r3, #1
 8009628:	e7f2      	b.n	8009610 <_printf_float+0x1a4>
 800962a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800962e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009630:	4299      	cmp	r1, r3
 8009632:	db05      	blt.n	8009640 <_printf_float+0x1d4>
 8009634:	6823      	ldr	r3, [r4, #0]
 8009636:	6121      	str	r1, [r4, #16]
 8009638:	07d8      	lsls	r0, r3, #31
 800963a:	d5ea      	bpl.n	8009612 <_printf_float+0x1a6>
 800963c:	1c4b      	adds	r3, r1, #1
 800963e:	e7e7      	b.n	8009610 <_printf_float+0x1a4>
 8009640:	2900      	cmp	r1, #0
 8009642:	bfd4      	ite	le
 8009644:	f1c1 0202 	rsble	r2, r1, #2
 8009648:	2201      	movgt	r2, #1
 800964a:	4413      	add	r3, r2
 800964c:	e7e0      	b.n	8009610 <_printf_float+0x1a4>
 800964e:	6823      	ldr	r3, [r4, #0]
 8009650:	055a      	lsls	r2, r3, #21
 8009652:	d407      	bmi.n	8009664 <_printf_float+0x1f8>
 8009654:	6923      	ldr	r3, [r4, #16]
 8009656:	4642      	mov	r2, r8
 8009658:	4631      	mov	r1, r6
 800965a:	4628      	mov	r0, r5
 800965c:	47b8      	blx	r7
 800965e:	3001      	adds	r0, #1
 8009660:	d12c      	bne.n	80096bc <_printf_float+0x250>
 8009662:	e764      	b.n	800952e <_printf_float+0xc2>
 8009664:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009668:	f240 80e0 	bls.w	800982c <_printf_float+0x3c0>
 800966c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009670:	2200      	movs	r2, #0
 8009672:	2300      	movs	r3, #0
 8009674:	f7f7 fa30 	bl	8000ad8 <__aeabi_dcmpeq>
 8009678:	2800      	cmp	r0, #0
 800967a:	d034      	beq.n	80096e6 <_printf_float+0x27a>
 800967c:	4a37      	ldr	r2, [pc, #220]	; (800975c <_printf_float+0x2f0>)
 800967e:	2301      	movs	r3, #1
 8009680:	4631      	mov	r1, r6
 8009682:	4628      	mov	r0, r5
 8009684:	47b8      	blx	r7
 8009686:	3001      	adds	r0, #1
 8009688:	f43f af51 	beq.w	800952e <_printf_float+0xc2>
 800968c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009690:	429a      	cmp	r2, r3
 8009692:	db02      	blt.n	800969a <_printf_float+0x22e>
 8009694:	6823      	ldr	r3, [r4, #0]
 8009696:	07d8      	lsls	r0, r3, #31
 8009698:	d510      	bpl.n	80096bc <_printf_float+0x250>
 800969a:	ee18 3a10 	vmov	r3, s16
 800969e:	4652      	mov	r2, sl
 80096a0:	4631      	mov	r1, r6
 80096a2:	4628      	mov	r0, r5
 80096a4:	47b8      	blx	r7
 80096a6:	3001      	adds	r0, #1
 80096a8:	f43f af41 	beq.w	800952e <_printf_float+0xc2>
 80096ac:	f04f 0800 	mov.w	r8, #0
 80096b0:	f104 091a 	add.w	r9, r4, #26
 80096b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80096b6:	3b01      	subs	r3, #1
 80096b8:	4543      	cmp	r3, r8
 80096ba:	dc09      	bgt.n	80096d0 <_printf_float+0x264>
 80096bc:	6823      	ldr	r3, [r4, #0]
 80096be:	079b      	lsls	r3, r3, #30
 80096c0:	f100 8105 	bmi.w	80098ce <_printf_float+0x462>
 80096c4:	68e0      	ldr	r0, [r4, #12]
 80096c6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80096c8:	4298      	cmp	r0, r3
 80096ca:	bfb8      	it	lt
 80096cc:	4618      	movlt	r0, r3
 80096ce:	e730      	b.n	8009532 <_printf_float+0xc6>
 80096d0:	2301      	movs	r3, #1
 80096d2:	464a      	mov	r2, r9
 80096d4:	4631      	mov	r1, r6
 80096d6:	4628      	mov	r0, r5
 80096d8:	47b8      	blx	r7
 80096da:	3001      	adds	r0, #1
 80096dc:	f43f af27 	beq.w	800952e <_printf_float+0xc2>
 80096e0:	f108 0801 	add.w	r8, r8, #1
 80096e4:	e7e6      	b.n	80096b4 <_printf_float+0x248>
 80096e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	dc39      	bgt.n	8009760 <_printf_float+0x2f4>
 80096ec:	4a1b      	ldr	r2, [pc, #108]	; (800975c <_printf_float+0x2f0>)
 80096ee:	2301      	movs	r3, #1
 80096f0:	4631      	mov	r1, r6
 80096f2:	4628      	mov	r0, r5
 80096f4:	47b8      	blx	r7
 80096f6:	3001      	adds	r0, #1
 80096f8:	f43f af19 	beq.w	800952e <_printf_float+0xc2>
 80096fc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009700:	4313      	orrs	r3, r2
 8009702:	d102      	bne.n	800970a <_printf_float+0x29e>
 8009704:	6823      	ldr	r3, [r4, #0]
 8009706:	07d9      	lsls	r1, r3, #31
 8009708:	d5d8      	bpl.n	80096bc <_printf_float+0x250>
 800970a:	ee18 3a10 	vmov	r3, s16
 800970e:	4652      	mov	r2, sl
 8009710:	4631      	mov	r1, r6
 8009712:	4628      	mov	r0, r5
 8009714:	47b8      	blx	r7
 8009716:	3001      	adds	r0, #1
 8009718:	f43f af09 	beq.w	800952e <_printf_float+0xc2>
 800971c:	f04f 0900 	mov.w	r9, #0
 8009720:	f104 0a1a 	add.w	sl, r4, #26
 8009724:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009726:	425b      	negs	r3, r3
 8009728:	454b      	cmp	r3, r9
 800972a:	dc01      	bgt.n	8009730 <_printf_float+0x2c4>
 800972c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800972e:	e792      	b.n	8009656 <_printf_float+0x1ea>
 8009730:	2301      	movs	r3, #1
 8009732:	4652      	mov	r2, sl
 8009734:	4631      	mov	r1, r6
 8009736:	4628      	mov	r0, r5
 8009738:	47b8      	blx	r7
 800973a:	3001      	adds	r0, #1
 800973c:	f43f aef7 	beq.w	800952e <_printf_float+0xc2>
 8009740:	f109 0901 	add.w	r9, r9, #1
 8009744:	e7ee      	b.n	8009724 <_printf_float+0x2b8>
 8009746:	bf00      	nop
 8009748:	7fefffff 	.word	0x7fefffff
 800974c:	0800c15c 	.word	0x0800c15c
 8009750:	0800c160 	.word	0x0800c160
 8009754:	0800c168 	.word	0x0800c168
 8009758:	0800c164 	.word	0x0800c164
 800975c:	0800c16c 	.word	0x0800c16c
 8009760:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009762:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009764:	429a      	cmp	r2, r3
 8009766:	bfa8      	it	ge
 8009768:	461a      	movge	r2, r3
 800976a:	2a00      	cmp	r2, #0
 800976c:	4691      	mov	r9, r2
 800976e:	dc37      	bgt.n	80097e0 <_printf_float+0x374>
 8009770:	f04f 0b00 	mov.w	fp, #0
 8009774:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009778:	f104 021a 	add.w	r2, r4, #26
 800977c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800977e:	9305      	str	r3, [sp, #20]
 8009780:	eba3 0309 	sub.w	r3, r3, r9
 8009784:	455b      	cmp	r3, fp
 8009786:	dc33      	bgt.n	80097f0 <_printf_float+0x384>
 8009788:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800978c:	429a      	cmp	r2, r3
 800978e:	db3b      	blt.n	8009808 <_printf_float+0x39c>
 8009790:	6823      	ldr	r3, [r4, #0]
 8009792:	07da      	lsls	r2, r3, #31
 8009794:	d438      	bmi.n	8009808 <_printf_float+0x39c>
 8009796:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009798:	9a05      	ldr	r2, [sp, #20]
 800979a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800979c:	1a9a      	subs	r2, r3, r2
 800979e:	eba3 0901 	sub.w	r9, r3, r1
 80097a2:	4591      	cmp	r9, r2
 80097a4:	bfa8      	it	ge
 80097a6:	4691      	movge	r9, r2
 80097a8:	f1b9 0f00 	cmp.w	r9, #0
 80097ac:	dc35      	bgt.n	800981a <_printf_float+0x3ae>
 80097ae:	f04f 0800 	mov.w	r8, #0
 80097b2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80097b6:	f104 0a1a 	add.w	sl, r4, #26
 80097ba:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80097be:	1a9b      	subs	r3, r3, r2
 80097c0:	eba3 0309 	sub.w	r3, r3, r9
 80097c4:	4543      	cmp	r3, r8
 80097c6:	f77f af79 	ble.w	80096bc <_printf_float+0x250>
 80097ca:	2301      	movs	r3, #1
 80097cc:	4652      	mov	r2, sl
 80097ce:	4631      	mov	r1, r6
 80097d0:	4628      	mov	r0, r5
 80097d2:	47b8      	blx	r7
 80097d4:	3001      	adds	r0, #1
 80097d6:	f43f aeaa 	beq.w	800952e <_printf_float+0xc2>
 80097da:	f108 0801 	add.w	r8, r8, #1
 80097de:	e7ec      	b.n	80097ba <_printf_float+0x34e>
 80097e0:	4613      	mov	r3, r2
 80097e2:	4631      	mov	r1, r6
 80097e4:	4642      	mov	r2, r8
 80097e6:	4628      	mov	r0, r5
 80097e8:	47b8      	blx	r7
 80097ea:	3001      	adds	r0, #1
 80097ec:	d1c0      	bne.n	8009770 <_printf_float+0x304>
 80097ee:	e69e      	b.n	800952e <_printf_float+0xc2>
 80097f0:	2301      	movs	r3, #1
 80097f2:	4631      	mov	r1, r6
 80097f4:	4628      	mov	r0, r5
 80097f6:	9205      	str	r2, [sp, #20]
 80097f8:	47b8      	blx	r7
 80097fa:	3001      	adds	r0, #1
 80097fc:	f43f ae97 	beq.w	800952e <_printf_float+0xc2>
 8009800:	9a05      	ldr	r2, [sp, #20]
 8009802:	f10b 0b01 	add.w	fp, fp, #1
 8009806:	e7b9      	b.n	800977c <_printf_float+0x310>
 8009808:	ee18 3a10 	vmov	r3, s16
 800980c:	4652      	mov	r2, sl
 800980e:	4631      	mov	r1, r6
 8009810:	4628      	mov	r0, r5
 8009812:	47b8      	blx	r7
 8009814:	3001      	adds	r0, #1
 8009816:	d1be      	bne.n	8009796 <_printf_float+0x32a>
 8009818:	e689      	b.n	800952e <_printf_float+0xc2>
 800981a:	9a05      	ldr	r2, [sp, #20]
 800981c:	464b      	mov	r3, r9
 800981e:	4442      	add	r2, r8
 8009820:	4631      	mov	r1, r6
 8009822:	4628      	mov	r0, r5
 8009824:	47b8      	blx	r7
 8009826:	3001      	adds	r0, #1
 8009828:	d1c1      	bne.n	80097ae <_printf_float+0x342>
 800982a:	e680      	b.n	800952e <_printf_float+0xc2>
 800982c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800982e:	2a01      	cmp	r2, #1
 8009830:	dc01      	bgt.n	8009836 <_printf_float+0x3ca>
 8009832:	07db      	lsls	r3, r3, #31
 8009834:	d538      	bpl.n	80098a8 <_printf_float+0x43c>
 8009836:	2301      	movs	r3, #1
 8009838:	4642      	mov	r2, r8
 800983a:	4631      	mov	r1, r6
 800983c:	4628      	mov	r0, r5
 800983e:	47b8      	blx	r7
 8009840:	3001      	adds	r0, #1
 8009842:	f43f ae74 	beq.w	800952e <_printf_float+0xc2>
 8009846:	ee18 3a10 	vmov	r3, s16
 800984a:	4652      	mov	r2, sl
 800984c:	4631      	mov	r1, r6
 800984e:	4628      	mov	r0, r5
 8009850:	47b8      	blx	r7
 8009852:	3001      	adds	r0, #1
 8009854:	f43f ae6b 	beq.w	800952e <_printf_float+0xc2>
 8009858:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800985c:	2200      	movs	r2, #0
 800985e:	2300      	movs	r3, #0
 8009860:	f7f7 f93a 	bl	8000ad8 <__aeabi_dcmpeq>
 8009864:	b9d8      	cbnz	r0, 800989e <_printf_float+0x432>
 8009866:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009868:	f108 0201 	add.w	r2, r8, #1
 800986c:	3b01      	subs	r3, #1
 800986e:	4631      	mov	r1, r6
 8009870:	4628      	mov	r0, r5
 8009872:	47b8      	blx	r7
 8009874:	3001      	adds	r0, #1
 8009876:	d10e      	bne.n	8009896 <_printf_float+0x42a>
 8009878:	e659      	b.n	800952e <_printf_float+0xc2>
 800987a:	2301      	movs	r3, #1
 800987c:	4652      	mov	r2, sl
 800987e:	4631      	mov	r1, r6
 8009880:	4628      	mov	r0, r5
 8009882:	47b8      	blx	r7
 8009884:	3001      	adds	r0, #1
 8009886:	f43f ae52 	beq.w	800952e <_printf_float+0xc2>
 800988a:	f108 0801 	add.w	r8, r8, #1
 800988e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009890:	3b01      	subs	r3, #1
 8009892:	4543      	cmp	r3, r8
 8009894:	dcf1      	bgt.n	800987a <_printf_float+0x40e>
 8009896:	464b      	mov	r3, r9
 8009898:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800989c:	e6dc      	b.n	8009658 <_printf_float+0x1ec>
 800989e:	f04f 0800 	mov.w	r8, #0
 80098a2:	f104 0a1a 	add.w	sl, r4, #26
 80098a6:	e7f2      	b.n	800988e <_printf_float+0x422>
 80098a8:	2301      	movs	r3, #1
 80098aa:	4642      	mov	r2, r8
 80098ac:	e7df      	b.n	800986e <_printf_float+0x402>
 80098ae:	2301      	movs	r3, #1
 80098b0:	464a      	mov	r2, r9
 80098b2:	4631      	mov	r1, r6
 80098b4:	4628      	mov	r0, r5
 80098b6:	47b8      	blx	r7
 80098b8:	3001      	adds	r0, #1
 80098ba:	f43f ae38 	beq.w	800952e <_printf_float+0xc2>
 80098be:	f108 0801 	add.w	r8, r8, #1
 80098c2:	68e3      	ldr	r3, [r4, #12]
 80098c4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80098c6:	1a5b      	subs	r3, r3, r1
 80098c8:	4543      	cmp	r3, r8
 80098ca:	dcf0      	bgt.n	80098ae <_printf_float+0x442>
 80098cc:	e6fa      	b.n	80096c4 <_printf_float+0x258>
 80098ce:	f04f 0800 	mov.w	r8, #0
 80098d2:	f104 0919 	add.w	r9, r4, #25
 80098d6:	e7f4      	b.n	80098c2 <_printf_float+0x456>

080098d8 <_printf_common>:
 80098d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80098dc:	4616      	mov	r6, r2
 80098de:	4699      	mov	r9, r3
 80098e0:	688a      	ldr	r2, [r1, #8]
 80098e2:	690b      	ldr	r3, [r1, #16]
 80098e4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80098e8:	4293      	cmp	r3, r2
 80098ea:	bfb8      	it	lt
 80098ec:	4613      	movlt	r3, r2
 80098ee:	6033      	str	r3, [r6, #0]
 80098f0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80098f4:	4607      	mov	r7, r0
 80098f6:	460c      	mov	r4, r1
 80098f8:	b10a      	cbz	r2, 80098fe <_printf_common+0x26>
 80098fa:	3301      	adds	r3, #1
 80098fc:	6033      	str	r3, [r6, #0]
 80098fe:	6823      	ldr	r3, [r4, #0]
 8009900:	0699      	lsls	r1, r3, #26
 8009902:	bf42      	ittt	mi
 8009904:	6833      	ldrmi	r3, [r6, #0]
 8009906:	3302      	addmi	r3, #2
 8009908:	6033      	strmi	r3, [r6, #0]
 800990a:	6825      	ldr	r5, [r4, #0]
 800990c:	f015 0506 	ands.w	r5, r5, #6
 8009910:	d106      	bne.n	8009920 <_printf_common+0x48>
 8009912:	f104 0a19 	add.w	sl, r4, #25
 8009916:	68e3      	ldr	r3, [r4, #12]
 8009918:	6832      	ldr	r2, [r6, #0]
 800991a:	1a9b      	subs	r3, r3, r2
 800991c:	42ab      	cmp	r3, r5
 800991e:	dc26      	bgt.n	800996e <_printf_common+0x96>
 8009920:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009924:	1e13      	subs	r3, r2, #0
 8009926:	6822      	ldr	r2, [r4, #0]
 8009928:	bf18      	it	ne
 800992a:	2301      	movne	r3, #1
 800992c:	0692      	lsls	r2, r2, #26
 800992e:	d42b      	bmi.n	8009988 <_printf_common+0xb0>
 8009930:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009934:	4649      	mov	r1, r9
 8009936:	4638      	mov	r0, r7
 8009938:	47c0      	blx	r8
 800993a:	3001      	adds	r0, #1
 800993c:	d01e      	beq.n	800997c <_printf_common+0xa4>
 800993e:	6823      	ldr	r3, [r4, #0]
 8009940:	68e5      	ldr	r5, [r4, #12]
 8009942:	6832      	ldr	r2, [r6, #0]
 8009944:	f003 0306 	and.w	r3, r3, #6
 8009948:	2b04      	cmp	r3, #4
 800994a:	bf08      	it	eq
 800994c:	1aad      	subeq	r5, r5, r2
 800994e:	68a3      	ldr	r3, [r4, #8]
 8009950:	6922      	ldr	r2, [r4, #16]
 8009952:	bf0c      	ite	eq
 8009954:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009958:	2500      	movne	r5, #0
 800995a:	4293      	cmp	r3, r2
 800995c:	bfc4      	itt	gt
 800995e:	1a9b      	subgt	r3, r3, r2
 8009960:	18ed      	addgt	r5, r5, r3
 8009962:	2600      	movs	r6, #0
 8009964:	341a      	adds	r4, #26
 8009966:	42b5      	cmp	r5, r6
 8009968:	d11a      	bne.n	80099a0 <_printf_common+0xc8>
 800996a:	2000      	movs	r0, #0
 800996c:	e008      	b.n	8009980 <_printf_common+0xa8>
 800996e:	2301      	movs	r3, #1
 8009970:	4652      	mov	r2, sl
 8009972:	4649      	mov	r1, r9
 8009974:	4638      	mov	r0, r7
 8009976:	47c0      	blx	r8
 8009978:	3001      	adds	r0, #1
 800997a:	d103      	bne.n	8009984 <_printf_common+0xac>
 800997c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009980:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009984:	3501      	adds	r5, #1
 8009986:	e7c6      	b.n	8009916 <_printf_common+0x3e>
 8009988:	18e1      	adds	r1, r4, r3
 800998a:	1c5a      	adds	r2, r3, #1
 800998c:	2030      	movs	r0, #48	; 0x30
 800998e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009992:	4422      	add	r2, r4
 8009994:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009998:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800999c:	3302      	adds	r3, #2
 800999e:	e7c7      	b.n	8009930 <_printf_common+0x58>
 80099a0:	2301      	movs	r3, #1
 80099a2:	4622      	mov	r2, r4
 80099a4:	4649      	mov	r1, r9
 80099a6:	4638      	mov	r0, r7
 80099a8:	47c0      	blx	r8
 80099aa:	3001      	adds	r0, #1
 80099ac:	d0e6      	beq.n	800997c <_printf_common+0xa4>
 80099ae:	3601      	adds	r6, #1
 80099b0:	e7d9      	b.n	8009966 <_printf_common+0x8e>
	...

080099b4 <_printf_i>:
 80099b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80099b8:	7e0f      	ldrb	r7, [r1, #24]
 80099ba:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80099bc:	2f78      	cmp	r7, #120	; 0x78
 80099be:	4691      	mov	r9, r2
 80099c0:	4680      	mov	r8, r0
 80099c2:	460c      	mov	r4, r1
 80099c4:	469a      	mov	sl, r3
 80099c6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80099ca:	d807      	bhi.n	80099dc <_printf_i+0x28>
 80099cc:	2f62      	cmp	r7, #98	; 0x62
 80099ce:	d80a      	bhi.n	80099e6 <_printf_i+0x32>
 80099d0:	2f00      	cmp	r7, #0
 80099d2:	f000 80d8 	beq.w	8009b86 <_printf_i+0x1d2>
 80099d6:	2f58      	cmp	r7, #88	; 0x58
 80099d8:	f000 80a3 	beq.w	8009b22 <_printf_i+0x16e>
 80099dc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80099e0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80099e4:	e03a      	b.n	8009a5c <_printf_i+0xa8>
 80099e6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80099ea:	2b15      	cmp	r3, #21
 80099ec:	d8f6      	bhi.n	80099dc <_printf_i+0x28>
 80099ee:	a101      	add	r1, pc, #4	; (adr r1, 80099f4 <_printf_i+0x40>)
 80099f0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80099f4:	08009a4d 	.word	0x08009a4d
 80099f8:	08009a61 	.word	0x08009a61
 80099fc:	080099dd 	.word	0x080099dd
 8009a00:	080099dd 	.word	0x080099dd
 8009a04:	080099dd 	.word	0x080099dd
 8009a08:	080099dd 	.word	0x080099dd
 8009a0c:	08009a61 	.word	0x08009a61
 8009a10:	080099dd 	.word	0x080099dd
 8009a14:	080099dd 	.word	0x080099dd
 8009a18:	080099dd 	.word	0x080099dd
 8009a1c:	080099dd 	.word	0x080099dd
 8009a20:	08009b6d 	.word	0x08009b6d
 8009a24:	08009a91 	.word	0x08009a91
 8009a28:	08009b4f 	.word	0x08009b4f
 8009a2c:	080099dd 	.word	0x080099dd
 8009a30:	080099dd 	.word	0x080099dd
 8009a34:	08009b8f 	.word	0x08009b8f
 8009a38:	080099dd 	.word	0x080099dd
 8009a3c:	08009a91 	.word	0x08009a91
 8009a40:	080099dd 	.word	0x080099dd
 8009a44:	080099dd 	.word	0x080099dd
 8009a48:	08009b57 	.word	0x08009b57
 8009a4c:	682b      	ldr	r3, [r5, #0]
 8009a4e:	1d1a      	adds	r2, r3, #4
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	602a      	str	r2, [r5, #0]
 8009a54:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009a58:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009a5c:	2301      	movs	r3, #1
 8009a5e:	e0a3      	b.n	8009ba8 <_printf_i+0x1f4>
 8009a60:	6820      	ldr	r0, [r4, #0]
 8009a62:	6829      	ldr	r1, [r5, #0]
 8009a64:	0606      	lsls	r6, r0, #24
 8009a66:	f101 0304 	add.w	r3, r1, #4
 8009a6a:	d50a      	bpl.n	8009a82 <_printf_i+0xce>
 8009a6c:	680e      	ldr	r6, [r1, #0]
 8009a6e:	602b      	str	r3, [r5, #0]
 8009a70:	2e00      	cmp	r6, #0
 8009a72:	da03      	bge.n	8009a7c <_printf_i+0xc8>
 8009a74:	232d      	movs	r3, #45	; 0x2d
 8009a76:	4276      	negs	r6, r6
 8009a78:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009a7c:	485e      	ldr	r0, [pc, #376]	; (8009bf8 <_printf_i+0x244>)
 8009a7e:	230a      	movs	r3, #10
 8009a80:	e019      	b.n	8009ab6 <_printf_i+0x102>
 8009a82:	680e      	ldr	r6, [r1, #0]
 8009a84:	602b      	str	r3, [r5, #0]
 8009a86:	f010 0f40 	tst.w	r0, #64	; 0x40
 8009a8a:	bf18      	it	ne
 8009a8c:	b236      	sxthne	r6, r6
 8009a8e:	e7ef      	b.n	8009a70 <_printf_i+0xbc>
 8009a90:	682b      	ldr	r3, [r5, #0]
 8009a92:	6820      	ldr	r0, [r4, #0]
 8009a94:	1d19      	adds	r1, r3, #4
 8009a96:	6029      	str	r1, [r5, #0]
 8009a98:	0601      	lsls	r1, r0, #24
 8009a9a:	d501      	bpl.n	8009aa0 <_printf_i+0xec>
 8009a9c:	681e      	ldr	r6, [r3, #0]
 8009a9e:	e002      	b.n	8009aa6 <_printf_i+0xf2>
 8009aa0:	0646      	lsls	r6, r0, #25
 8009aa2:	d5fb      	bpl.n	8009a9c <_printf_i+0xe8>
 8009aa4:	881e      	ldrh	r6, [r3, #0]
 8009aa6:	4854      	ldr	r0, [pc, #336]	; (8009bf8 <_printf_i+0x244>)
 8009aa8:	2f6f      	cmp	r7, #111	; 0x6f
 8009aaa:	bf0c      	ite	eq
 8009aac:	2308      	moveq	r3, #8
 8009aae:	230a      	movne	r3, #10
 8009ab0:	2100      	movs	r1, #0
 8009ab2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009ab6:	6865      	ldr	r5, [r4, #4]
 8009ab8:	60a5      	str	r5, [r4, #8]
 8009aba:	2d00      	cmp	r5, #0
 8009abc:	bfa2      	ittt	ge
 8009abe:	6821      	ldrge	r1, [r4, #0]
 8009ac0:	f021 0104 	bicge.w	r1, r1, #4
 8009ac4:	6021      	strge	r1, [r4, #0]
 8009ac6:	b90e      	cbnz	r6, 8009acc <_printf_i+0x118>
 8009ac8:	2d00      	cmp	r5, #0
 8009aca:	d04d      	beq.n	8009b68 <_printf_i+0x1b4>
 8009acc:	4615      	mov	r5, r2
 8009ace:	fbb6 f1f3 	udiv	r1, r6, r3
 8009ad2:	fb03 6711 	mls	r7, r3, r1, r6
 8009ad6:	5dc7      	ldrb	r7, [r0, r7]
 8009ad8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8009adc:	4637      	mov	r7, r6
 8009ade:	42bb      	cmp	r3, r7
 8009ae0:	460e      	mov	r6, r1
 8009ae2:	d9f4      	bls.n	8009ace <_printf_i+0x11a>
 8009ae4:	2b08      	cmp	r3, #8
 8009ae6:	d10b      	bne.n	8009b00 <_printf_i+0x14c>
 8009ae8:	6823      	ldr	r3, [r4, #0]
 8009aea:	07de      	lsls	r6, r3, #31
 8009aec:	d508      	bpl.n	8009b00 <_printf_i+0x14c>
 8009aee:	6923      	ldr	r3, [r4, #16]
 8009af0:	6861      	ldr	r1, [r4, #4]
 8009af2:	4299      	cmp	r1, r3
 8009af4:	bfde      	ittt	le
 8009af6:	2330      	movle	r3, #48	; 0x30
 8009af8:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009afc:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8009b00:	1b52      	subs	r2, r2, r5
 8009b02:	6122      	str	r2, [r4, #16]
 8009b04:	f8cd a000 	str.w	sl, [sp]
 8009b08:	464b      	mov	r3, r9
 8009b0a:	aa03      	add	r2, sp, #12
 8009b0c:	4621      	mov	r1, r4
 8009b0e:	4640      	mov	r0, r8
 8009b10:	f7ff fee2 	bl	80098d8 <_printf_common>
 8009b14:	3001      	adds	r0, #1
 8009b16:	d14c      	bne.n	8009bb2 <_printf_i+0x1fe>
 8009b18:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009b1c:	b004      	add	sp, #16
 8009b1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009b22:	4835      	ldr	r0, [pc, #212]	; (8009bf8 <_printf_i+0x244>)
 8009b24:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8009b28:	6829      	ldr	r1, [r5, #0]
 8009b2a:	6823      	ldr	r3, [r4, #0]
 8009b2c:	f851 6b04 	ldr.w	r6, [r1], #4
 8009b30:	6029      	str	r1, [r5, #0]
 8009b32:	061d      	lsls	r5, r3, #24
 8009b34:	d514      	bpl.n	8009b60 <_printf_i+0x1ac>
 8009b36:	07df      	lsls	r7, r3, #31
 8009b38:	bf44      	itt	mi
 8009b3a:	f043 0320 	orrmi.w	r3, r3, #32
 8009b3e:	6023      	strmi	r3, [r4, #0]
 8009b40:	b91e      	cbnz	r6, 8009b4a <_printf_i+0x196>
 8009b42:	6823      	ldr	r3, [r4, #0]
 8009b44:	f023 0320 	bic.w	r3, r3, #32
 8009b48:	6023      	str	r3, [r4, #0]
 8009b4a:	2310      	movs	r3, #16
 8009b4c:	e7b0      	b.n	8009ab0 <_printf_i+0xfc>
 8009b4e:	6823      	ldr	r3, [r4, #0]
 8009b50:	f043 0320 	orr.w	r3, r3, #32
 8009b54:	6023      	str	r3, [r4, #0]
 8009b56:	2378      	movs	r3, #120	; 0x78
 8009b58:	4828      	ldr	r0, [pc, #160]	; (8009bfc <_printf_i+0x248>)
 8009b5a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009b5e:	e7e3      	b.n	8009b28 <_printf_i+0x174>
 8009b60:	0659      	lsls	r1, r3, #25
 8009b62:	bf48      	it	mi
 8009b64:	b2b6      	uxthmi	r6, r6
 8009b66:	e7e6      	b.n	8009b36 <_printf_i+0x182>
 8009b68:	4615      	mov	r5, r2
 8009b6a:	e7bb      	b.n	8009ae4 <_printf_i+0x130>
 8009b6c:	682b      	ldr	r3, [r5, #0]
 8009b6e:	6826      	ldr	r6, [r4, #0]
 8009b70:	6961      	ldr	r1, [r4, #20]
 8009b72:	1d18      	adds	r0, r3, #4
 8009b74:	6028      	str	r0, [r5, #0]
 8009b76:	0635      	lsls	r5, r6, #24
 8009b78:	681b      	ldr	r3, [r3, #0]
 8009b7a:	d501      	bpl.n	8009b80 <_printf_i+0x1cc>
 8009b7c:	6019      	str	r1, [r3, #0]
 8009b7e:	e002      	b.n	8009b86 <_printf_i+0x1d2>
 8009b80:	0670      	lsls	r0, r6, #25
 8009b82:	d5fb      	bpl.n	8009b7c <_printf_i+0x1c8>
 8009b84:	8019      	strh	r1, [r3, #0]
 8009b86:	2300      	movs	r3, #0
 8009b88:	6123      	str	r3, [r4, #16]
 8009b8a:	4615      	mov	r5, r2
 8009b8c:	e7ba      	b.n	8009b04 <_printf_i+0x150>
 8009b8e:	682b      	ldr	r3, [r5, #0]
 8009b90:	1d1a      	adds	r2, r3, #4
 8009b92:	602a      	str	r2, [r5, #0]
 8009b94:	681d      	ldr	r5, [r3, #0]
 8009b96:	6862      	ldr	r2, [r4, #4]
 8009b98:	2100      	movs	r1, #0
 8009b9a:	4628      	mov	r0, r5
 8009b9c:	f7f6 fb28 	bl	80001f0 <memchr>
 8009ba0:	b108      	cbz	r0, 8009ba6 <_printf_i+0x1f2>
 8009ba2:	1b40      	subs	r0, r0, r5
 8009ba4:	6060      	str	r0, [r4, #4]
 8009ba6:	6863      	ldr	r3, [r4, #4]
 8009ba8:	6123      	str	r3, [r4, #16]
 8009baa:	2300      	movs	r3, #0
 8009bac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009bb0:	e7a8      	b.n	8009b04 <_printf_i+0x150>
 8009bb2:	6923      	ldr	r3, [r4, #16]
 8009bb4:	462a      	mov	r2, r5
 8009bb6:	4649      	mov	r1, r9
 8009bb8:	4640      	mov	r0, r8
 8009bba:	47d0      	blx	sl
 8009bbc:	3001      	adds	r0, #1
 8009bbe:	d0ab      	beq.n	8009b18 <_printf_i+0x164>
 8009bc0:	6823      	ldr	r3, [r4, #0]
 8009bc2:	079b      	lsls	r3, r3, #30
 8009bc4:	d413      	bmi.n	8009bee <_printf_i+0x23a>
 8009bc6:	68e0      	ldr	r0, [r4, #12]
 8009bc8:	9b03      	ldr	r3, [sp, #12]
 8009bca:	4298      	cmp	r0, r3
 8009bcc:	bfb8      	it	lt
 8009bce:	4618      	movlt	r0, r3
 8009bd0:	e7a4      	b.n	8009b1c <_printf_i+0x168>
 8009bd2:	2301      	movs	r3, #1
 8009bd4:	4632      	mov	r2, r6
 8009bd6:	4649      	mov	r1, r9
 8009bd8:	4640      	mov	r0, r8
 8009bda:	47d0      	blx	sl
 8009bdc:	3001      	adds	r0, #1
 8009bde:	d09b      	beq.n	8009b18 <_printf_i+0x164>
 8009be0:	3501      	adds	r5, #1
 8009be2:	68e3      	ldr	r3, [r4, #12]
 8009be4:	9903      	ldr	r1, [sp, #12]
 8009be6:	1a5b      	subs	r3, r3, r1
 8009be8:	42ab      	cmp	r3, r5
 8009bea:	dcf2      	bgt.n	8009bd2 <_printf_i+0x21e>
 8009bec:	e7eb      	b.n	8009bc6 <_printf_i+0x212>
 8009bee:	2500      	movs	r5, #0
 8009bf0:	f104 0619 	add.w	r6, r4, #25
 8009bf4:	e7f5      	b.n	8009be2 <_printf_i+0x22e>
 8009bf6:	bf00      	nop
 8009bf8:	0800c16e 	.word	0x0800c16e
 8009bfc:	0800c17f 	.word	0x0800c17f

08009c00 <siprintf>:
 8009c00:	b40e      	push	{r1, r2, r3}
 8009c02:	b500      	push	{lr}
 8009c04:	b09c      	sub	sp, #112	; 0x70
 8009c06:	ab1d      	add	r3, sp, #116	; 0x74
 8009c08:	9002      	str	r0, [sp, #8]
 8009c0a:	9006      	str	r0, [sp, #24]
 8009c0c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009c10:	4809      	ldr	r0, [pc, #36]	; (8009c38 <siprintf+0x38>)
 8009c12:	9107      	str	r1, [sp, #28]
 8009c14:	9104      	str	r1, [sp, #16]
 8009c16:	4909      	ldr	r1, [pc, #36]	; (8009c3c <siprintf+0x3c>)
 8009c18:	f853 2b04 	ldr.w	r2, [r3], #4
 8009c1c:	9105      	str	r1, [sp, #20]
 8009c1e:	6800      	ldr	r0, [r0, #0]
 8009c20:	9301      	str	r3, [sp, #4]
 8009c22:	a902      	add	r1, sp, #8
 8009c24:	f001 fb68 	bl	800b2f8 <_svfiprintf_r>
 8009c28:	9b02      	ldr	r3, [sp, #8]
 8009c2a:	2200      	movs	r2, #0
 8009c2c:	701a      	strb	r2, [r3, #0]
 8009c2e:	b01c      	add	sp, #112	; 0x70
 8009c30:	f85d eb04 	ldr.w	lr, [sp], #4
 8009c34:	b003      	add	sp, #12
 8009c36:	4770      	bx	lr
 8009c38:	200000fc 	.word	0x200000fc
 8009c3c:	ffff0208 	.word	0xffff0208

08009c40 <quorem>:
 8009c40:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c44:	6903      	ldr	r3, [r0, #16]
 8009c46:	690c      	ldr	r4, [r1, #16]
 8009c48:	42a3      	cmp	r3, r4
 8009c4a:	4607      	mov	r7, r0
 8009c4c:	f2c0 8081 	blt.w	8009d52 <quorem+0x112>
 8009c50:	3c01      	subs	r4, #1
 8009c52:	f101 0814 	add.w	r8, r1, #20
 8009c56:	f100 0514 	add.w	r5, r0, #20
 8009c5a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009c5e:	9301      	str	r3, [sp, #4]
 8009c60:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009c64:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009c68:	3301      	adds	r3, #1
 8009c6a:	429a      	cmp	r2, r3
 8009c6c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8009c70:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009c74:	fbb2 f6f3 	udiv	r6, r2, r3
 8009c78:	d331      	bcc.n	8009cde <quorem+0x9e>
 8009c7a:	f04f 0e00 	mov.w	lr, #0
 8009c7e:	4640      	mov	r0, r8
 8009c80:	46ac      	mov	ip, r5
 8009c82:	46f2      	mov	sl, lr
 8009c84:	f850 2b04 	ldr.w	r2, [r0], #4
 8009c88:	b293      	uxth	r3, r2
 8009c8a:	fb06 e303 	mla	r3, r6, r3, lr
 8009c8e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8009c92:	b29b      	uxth	r3, r3
 8009c94:	ebaa 0303 	sub.w	r3, sl, r3
 8009c98:	f8dc a000 	ldr.w	sl, [ip]
 8009c9c:	0c12      	lsrs	r2, r2, #16
 8009c9e:	fa13 f38a 	uxtah	r3, r3, sl
 8009ca2:	fb06 e202 	mla	r2, r6, r2, lr
 8009ca6:	9300      	str	r3, [sp, #0]
 8009ca8:	9b00      	ldr	r3, [sp, #0]
 8009caa:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8009cae:	b292      	uxth	r2, r2
 8009cb0:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8009cb4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009cb8:	f8bd 3000 	ldrh.w	r3, [sp]
 8009cbc:	4581      	cmp	r9, r0
 8009cbe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009cc2:	f84c 3b04 	str.w	r3, [ip], #4
 8009cc6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8009cca:	d2db      	bcs.n	8009c84 <quorem+0x44>
 8009ccc:	f855 300b 	ldr.w	r3, [r5, fp]
 8009cd0:	b92b      	cbnz	r3, 8009cde <quorem+0x9e>
 8009cd2:	9b01      	ldr	r3, [sp, #4]
 8009cd4:	3b04      	subs	r3, #4
 8009cd6:	429d      	cmp	r5, r3
 8009cd8:	461a      	mov	r2, r3
 8009cda:	d32e      	bcc.n	8009d3a <quorem+0xfa>
 8009cdc:	613c      	str	r4, [r7, #16]
 8009cde:	4638      	mov	r0, r7
 8009ce0:	f001 f8b6 	bl	800ae50 <__mcmp>
 8009ce4:	2800      	cmp	r0, #0
 8009ce6:	db24      	blt.n	8009d32 <quorem+0xf2>
 8009ce8:	3601      	adds	r6, #1
 8009cea:	4628      	mov	r0, r5
 8009cec:	f04f 0c00 	mov.w	ip, #0
 8009cf0:	f858 2b04 	ldr.w	r2, [r8], #4
 8009cf4:	f8d0 e000 	ldr.w	lr, [r0]
 8009cf8:	b293      	uxth	r3, r2
 8009cfa:	ebac 0303 	sub.w	r3, ip, r3
 8009cfe:	0c12      	lsrs	r2, r2, #16
 8009d00:	fa13 f38e 	uxtah	r3, r3, lr
 8009d04:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8009d08:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009d0c:	b29b      	uxth	r3, r3
 8009d0e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009d12:	45c1      	cmp	r9, r8
 8009d14:	f840 3b04 	str.w	r3, [r0], #4
 8009d18:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8009d1c:	d2e8      	bcs.n	8009cf0 <quorem+0xb0>
 8009d1e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009d22:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009d26:	b922      	cbnz	r2, 8009d32 <quorem+0xf2>
 8009d28:	3b04      	subs	r3, #4
 8009d2a:	429d      	cmp	r5, r3
 8009d2c:	461a      	mov	r2, r3
 8009d2e:	d30a      	bcc.n	8009d46 <quorem+0x106>
 8009d30:	613c      	str	r4, [r7, #16]
 8009d32:	4630      	mov	r0, r6
 8009d34:	b003      	add	sp, #12
 8009d36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d3a:	6812      	ldr	r2, [r2, #0]
 8009d3c:	3b04      	subs	r3, #4
 8009d3e:	2a00      	cmp	r2, #0
 8009d40:	d1cc      	bne.n	8009cdc <quorem+0x9c>
 8009d42:	3c01      	subs	r4, #1
 8009d44:	e7c7      	b.n	8009cd6 <quorem+0x96>
 8009d46:	6812      	ldr	r2, [r2, #0]
 8009d48:	3b04      	subs	r3, #4
 8009d4a:	2a00      	cmp	r2, #0
 8009d4c:	d1f0      	bne.n	8009d30 <quorem+0xf0>
 8009d4e:	3c01      	subs	r4, #1
 8009d50:	e7eb      	b.n	8009d2a <quorem+0xea>
 8009d52:	2000      	movs	r0, #0
 8009d54:	e7ee      	b.n	8009d34 <quorem+0xf4>
	...

08009d58 <_dtoa_r>:
 8009d58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d5c:	ed2d 8b04 	vpush	{d8-d9}
 8009d60:	ec57 6b10 	vmov	r6, r7, d0
 8009d64:	b093      	sub	sp, #76	; 0x4c
 8009d66:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8009d68:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8009d6c:	9106      	str	r1, [sp, #24]
 8009d6e:	ee10 aa10 	vmov	sl, s0
 8009d72:	4604      	mov	r4, r0
 8009d74:	9209      	str	r2, [sp, #36]	; 0x24
 8009d76:	930c      	str	r3, [sp, #48]	; 0x30
 8009d78:	46bb      	mov	fp, r7
 8009d7a:	b975      	cbnz	r5, 8009d9a <_dtoa_r+0x42>
 8009d7c:	2010      	movs	r0, #16
 8009d7e:	f000 fddd 	bl	800a93c <malloc>
 8009d82:	4602      	mov	r2, r0
 8009d84:	6260      	str	r0, [r4, #36]	; 0x24
 8009d86:	b920      	cbnz	r0, 8009d92 <_dtoa_r+0x3a>
 8009d88:	4ba7      	ldr	r3, [pc, #668]	; (800a028 <_dtoa_r+0x2d0>)
 8009d8a:	21ea      	movs	r1, #234	; 0xea
 8009d8c:	48a7      	ldr	r0, [pc, #668]	; (800a02c <_dtoa_r+0x2d4>)
 8009d8e:	f001 fbc3 	bl	800b518 <__assert_func>
 8009d92:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8009d96:	6005      	str	r5, [r0, #0]
 8009d98:	60c5      	str	r5, [r0, #12]
 8009d9a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009d9c:	6819      	ldr	r1, [r3, #0]
 8009d9e:	b151      	cbz	r1, 8009db6 <_dtoa_r+0x5e>
 8009da0:	685a      	ldr	r2, [r3, #4]
 8009da2:	604a      	str	r2, [r1, #4]
 8009da4:	2301      	movs	r3, #1
 8009da6:	4093      	lsls	r3, r2
 8009da8:	608b      	str	r3, [r1, #8]
 8009daa:	4620      	mov	r0, r4
 8009dac:	f000 fe0e 	bl	800a9cc <_Bfree>
 8009db0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009db2:	2200      	movs	r2, #0
 8009db4:	601a      	str	r2, [r3, #0]
 8009db6:	1e3b      	subs	r3, r7, #0
 8009db8:	bfaa      	itet	ge
 8009dba:	2300      	movge	r3, #0
 8009dbc:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8009dc0:	f8c8 3000 	strge.w	r3, [r8]
 8009dc4:	4b9a      	ldr	r3, [pc, #616]	; (800a030 <_dtoa_r+0x2d8>)
 8009dc6:	bfbc      	itt	lt
 8009dc8:	2201      	movlt	r2, #1
 8009dca:	f8c8 2000 	strlt.w	r2, [r8]
 8009dce:	ea33 030b 	bics.w	r3, r3, fp
 8009dd2:	d11b      	bne.n	8009e0c <_dtoa_r+0xb4>
 8009dd4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009dd6:	f242 730f 	movw	r3, #9999	; 0x270f
 8009dda:	6013      	str	r3, [r2, #0]
 8009ddc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009de0:	4333      	orrs	r3, r6
 8009de2:	f000 8592 	beq.w	800a90a <_dtoa_r+0xbb2>
 8009de6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009de8:	b963      	cbnz	r3, 8009e04 <_dtoa_r+0xac>
 8009dea:	4b92      	ldr	r3, [pc, #584]	; (800a034 <_dtoa_r+0x2dc>)
 8009dec:	e022      	b.n	8009e34 <_dtoa_r+0xdc>
 8009dee:	4b92      	ldr	r3, [pc, #584]	; (800a038 <_dtoa_r+0x2e0>)
 8009df0:	9301      	str	r3, [sp, #4]
 8009df2:	3308      	adds	r3, #8
 8009df4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009df6:	6013      	str	r3, [r2, #0]
 8009df8:	9801      	ldr	r0, [sp, #4]
 8009dfa:	b013      	add	sp, #76	; 0x4c
 8009dfc:	ecbd 8b04 	vpop	{d8-d9}
 8009e00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e04:	4b8b      	ldr	r3, [pc, #556]	; (800a034 <_dtoa_r+0x2dc>)
 8009e06:	9301      	str	r3, [sp, #4]
 8009e08:	3303      	adds	r3, #3
 8009e0a:	e7f3      	b.n	8009df4 <_dtoa_r+0x9c>
 8009e0c:	2200      	movs	r2, #0
 8009e0e:	2300      	movs	r3, #0
 8009e10:	4650      	mov	r0, sl
 8009e12:	4659      	mov	r1, fp
 8009e14:	f7f6 fe60 	bl	8000ad8 <__aeabi_dcmpeq>
 8009e18:	ec4b ab19 	vmov	d9, sl, fp
 8009e1c:	4680      	mov	r8, r0
 8009e1e:	b158      	cbz	r0, 8009e38 <_dtoa_r+0xe0>
 8009e20:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009e22:	2301      	movs	r3, #1
 8009e24:	6013      	str	r3, [r2, #0]
 8009e26:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009e28:	2b00      	cmp	r3, #0
 8009e2a:	f000 856b 	beq.w	800a904 <_dtoa_r+0xbac>
 8009e2e:	4883      	ldr	r0, [pc, #524]	; (800a03c <_dtoa_r+0x2e4>)
 8009e30:	6018      	str	r0, [r3, #0]
 8009e32:	1e43      	subs	r3, r0, #1
 8009e34:	9301      	str	r3, [sp, #4]
 8009e36:	e7df      	b.n	8009df8 <_dtoa_r+0xa0>
 8009e38:	ec4b ab10 	vmov	d0, sl, fp
 8009e3c:	aa10      	add	r2, sp, #64	; 0x40
 8009e3e:	a911      	add	r1, sp, #68	; 0x44
 8009e40:	4620      	mov	r0, r4
 8009e42:	f001 f8ab 	bl	800af9c <__d2b>
 8009e46:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8009e4a:	ee08 0a10 	vmov	s16, r0
 8009e4e:	2d00      	cmp	r5, #0
 8009e50:	f000 8084 	beq.w	8009f5c <_dtoa_r+0x204>
 8009e54:	ee19 3a90 	vmov	r3, s19
 8009e58:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009e5c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8009e60:	4656      	mov	r6, sl
 8009e62:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8009e66:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8009e6a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8009e6e:	4b74      	ldr	r3, [pc, #464]	; (800a040 <_dtoa_r+0x2e8>)
 8009e70:	2200      	movs	r2, #0
 8009e72:	4630      	mov	r0, r6
 8009e74:	4639      	mov	r1, r7
 8009e76:	f7f6 fa0f 	bl	8000298 <__aeabi_dsub>
 8009e7a:	a365      	add	r3, pc, #404	; (adr r3, 800a010 <_dtoa_r+0x2b8>)
 8009e7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e80:	f7f6 fbc2 	bl	8000608 <__aeabi_dmul>
 8009e84:	a364      	add	r3, pc, #400	; (adr r3, 800a018 <_dtoa_r+0x2c0>)
 8009e86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e8a:	f7f6 fa07 	bl	800029c <__adddf3>
 8009e8e:	4606      	mov	r6, r0
 8009e90:	4628      	mov	r0, r5
 8009e92:	460f      	mov	r7, r1
 8009e94:	f7f6 fb4e 	bl	8000534 <__aeabi_i2d>
 8009e98:	a361      	add	r3, pc, #388	; (adr r3, 800a020 <_dtoa_r+0x2c8>)
 8009e9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e9e:	f7f6 fbb3 	bl	8000608 <__aeabi_dmul>
 8009ea2:	4602      	mov	r2, r0
 8009ea4:	460b      	mov	r3, r1
 8009ea6:	4630      	mov	r0, r6
 8009ea8:	4639      	mov	r1, r7
 8009eaa:	f7f6 f9f7 	bl	800029c <__adddf3>
 8009eae:	4606      	mov	r6, r0
 8009eb0:	460f      	mov	r7, r1
 8009eb2:	f7f6 fe59 	bl	8000b68 <__aeabi_d2iz>
 8009eb6:	2200      	movs	r2, #0
 8009eb8:	9000      	str	r0, [sp, #0]
 8009eba:	2300      	movs	r3, #0
 8009ebc:	4630      	mov	r0, r6
 8009ebe:	4639      	mov	r1, r7
 8009ec0:	f7f6 fe14 	bl	8000aec <__aeabi_dcmplt>
 8009ec4:	b150      	cbz	r0, 8009edc <_dtoa_r+0x184>
 8009ec6:	9800      	ldr	r0, [sp, #0]
 8009ec8:	f7f6 fb34 	bl	8000534 <__aeabi_i2d>
 8009ecc:	4632      	mov	r2, r6
 8009ece:	463b      	mov	r3, r7
 8009ed0:	f7f6 fe02 	bl	8000ad8 <__aeabi_dcmpeq>
 8009ed4:	b910      	cbnz	r0, 8009edc <_dtoa_r+0x184>
 8009ed6:	9b00      	ldr	r3, [sp, #0]
 8009ed8:	3b01      	subs	r3, #1
 8009eda:	9300      	str	r3, [sp, #0]
 8009edc:	9b00      	ldr	r3, [sp, #0]
 8009ede:	2b16      	cmp	r3, #22
 8009ee0:	d85a      	bhi.n	8009f98 <_dtoa_r+0x240>
 8009ee2:	9a00      	ldr	r2, [sp, #0]
 8009ee4:	4b57      	ldr	r3, [pc, #348]	; (800a044 <_dtoa_r+0x2ec>)
 8009ee6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009eea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009eee:	ec51 0b19 	vmov	r0, r1, d9
 8009ef2:	f7f6 fdfb 	bl	8000aec <__aeabi_dcmplt>
 8009ef6:	2800      	cmp	r0, #0
 8009ef8:	d050      	beq.n	8009f9c <_dtoa_r+0x244>
 8009efa:	9b00      	ldr	r3, [sp, #0]
 8009efc:	3b01      	subs	r3, #1
 8009efe:	9300      	str	r3, [sp, #0]
 8009f00:	2300      	movs	r3, #0
 8009f02:	930b      	str	r3, [sp, #44]	; 0x2c
 8009f04:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009f06:	1b5d      	subs	r5, r3, r5
 8009f08:	1e6b      	subs	r3, r5, #1
 8009f0a:	9305      	str	r3, [sp, #20]
 8009f0c:	bf45      	ittet	mi
 8009f0e:	f1c5 0301 	rsbmi	r3, r5, #1
 8009f12:	9304      	strmi	r3, [sp, #16]
 8009f14:	2300      	movpl	r3, #0
 8009f16:	2300      	movmi	r3, #0
 8009f18:	bf4c      	ite	mi
 8009f1a:	9305      	strmi	r3, [sp, #20]
 8009f1c:	9304      	strpl	r3, [sp, #16]
 8009f1e:	9b00      	ldr	r3, [sp, #0]
 8009f20:	2b00      	cmp	r3, #0
 8009f22:	db3d      	blt.n	8009fa0 <_dtoa_r+0x248>
 8009f24:	9b05      	ldr	r3, [sp, #20]
 8009f26:	9a00      	ldr	r2, [sp, #0]
 8009f28:	920a      	str	r2, [sp, #40]	; 0x28
 8009f2a:	4413      	add	r3, r2
 8009f2c:	9305      	str	r3, [sp, #20]
 8009f2e:	2300      	movs	r3, #0
 8009f30:	9307      	str	r3, [sp, #28]
 8009f32:	9b06      	ldr	r3, [sp, #24]
 8009f34:	2b09      	cmp	r3, #9
 8009f36:	f200 8089 	bhi.w	800a04c <_dtoa_r+0x2f4>
 8009f3a:	2b05      	cmp	r3, #5
 8009f3c:	bfc4      	itt	gt
 8009f3e:	3b04      	subgt	r3, #4
 8009f40:	9306      	strgt	r3, [sp, #24]
 8009f42:	9b06      	ldr	r3, [sp, #24]
 8009f44:	f1a3 0302 	sub.w	r3, r3, #2
 8009f48:	bfcc      	ite	gt
 8009f4a:	2500      	movgt	r5, #0
 8009f4c:	2501      	movle	r5, #1
 8009f4e:	2b03      	cmp	r3, #3
 8009f50:	f200 8087 	bhi.w	800a062 <_dtoa_r+0x30a>
 8009f54:	e8df f003 	tbb	[pc, r3]
 8009f58:	59383a2d 	.word	0x59383a2d
 8009f5c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8009f60:	441d      	add	r5, r3
 8009f62:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8009f66:	2b20      	cmp	r3, #32
 8009f68:	bfc1      	itttt	gt
 8009f6a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8009f6e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8009f72:	fa0b f303 	lslgt.w	r3, fp, r3
 8009f76:	fa26 f000 	lsrgt.w	r0, r6, r0
 8009f7a:	bfda      	itte	le
 8009f7c:	f1c3 0320 	rsble	r3, r3, #32
 8009f80:	fa06 f003 	lslle.w	r0, r6, r3
 8009f84:	4318      	orrgt	r0, r3
 8009f86:	f7f6 fac5 	bl	8000514 <__aeabi_ui2d>
 8009f8a:	2301      	movs	r3, #1
 8009f8c:	4606      	mov	r6, r0
 8009f8e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8009f92:	3d01      	subs	r5, #1
 8009f94:	930e      	str	r3, [sp, #56]	; 0x38
 8009f96:	e76a      	b.n	8009e6e <_dtoa_r+0x116>
 8009f98:	2301      	movs	r3, #1
 8009f9a:	e7b2      	b.n	8009f02 <_dtoa_r+0x1aa>
 8009f9c:	900b      	str	r0, [sp, #44]	; 0x2c
 8009f9e:	e7b1      	b.n	8009f04 <_dtoa_r+0x1ac>
 8009fa0:	9b04      	ldr	r3, [sp, #16]
 8009fa2:	9a00      	ldr	r2, [sp, #0]
 8009fa4:	1a9b      	subs	r3, r3, r2
 8009fa6:	9304      	str	r3, [sp, #16]
 8009fa8:	4253      	negs	r3, r2
 8009faa:	9307      	str	r3, [sp, #28]
 8009fac:	2300      	movs	r3, #0
 8009fae:	930a      	str	r3, [sp, #40]	; 0x28
 8009fb0:	e7bf      	b.n	8009f32 <_dtoa_r+0x1da>
 8009fb2:	2300      	movs	r3, #0
 8009fb4:	9308      	str	r3, [sp, #32]
 8009fb6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009fb8:	2b00      	cmp	r3, #0
 8009fba:	dc55      	bgt.n	800a068 <_dtoa_r+0x310>
 8009fbc:	2301      	movs	r3, #1
 8009fbe:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8009fc2:	461a      	mov	r2, r3
 8009fc4:	9209      	str	r2, [sp, #36]	; 0x24
 8009fc6:	e00c      	b.n	8009fe2 <_dtoa_r+0x28a>
 8009fc8:	2301      	movs	r3, #1
 8009fca:	e7f3      	b.n	8009fb4 <_dtoa_r+0x25c>
 8009fcc:	2300      	movs	r3, #0
 8009fce:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009fd0:	9308      	str	r3, [sp, #32]
 8009fd2:	9b00      	ldr	r3, [sp, #0]
 8009fd4:	4413      	add	r3, r2
 8009fd6:	9302      	str	r3, [sp, #8]
 8009fd8:	3301      	adds	r3, #1
 8009fda:	2b01      	cmp	r3, #1
 8009fdc:	9303      	str	r3, [sp, #12]
 8009fde:	bfb8      	it	lt
 8009fe0:	2301      	movlt	r3, #1
 8009fe2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8009fe4:	2200      	movs	r2, #0
 8009fe6:	6042      	str	r2, [r0, #4]
 8009fe8:	2204      	movs	r2, #4
 8009fea:	f102 0614 	add.w	r6, r2, #20
 8009fee:	429e      	cmp	r6, r3
 8009ff0:	6841      	ldr	r1, [r0, #4]
 8009ff2:	d93d      	bls.n	800a070 <_dtoa_r+0x318>
 8009ff4:	4620      	mov	r0, r4
 8009ff6:	f000 fca9 	bl	800a94c <_Balloc>
 8009ffa:	9001      	str	r0, [sp, #4]
 8009ffc:	2800      	cmp	r0, #0
 8009ffe:	d13b      	bne.n	800a078 <_dtoa_r+0x320>
 800a000:	4b11      	ldr	r3, [pc, #68]	; (800a048 <_dtoa_r+0x2f0>)
 800a002:	4602      	mov	r2, r0
 800a004:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800a008:	e6c0      	b.n	8009d8c <_dtoa_r+0x34>
 800a00a:	2301      	movs	r3, #1
 800a00c:	e7df      	b.n	8009fce <_dtoa_r+0x276>
 800a00e:	bf00      	nop
 800a010:	636f4361 	.word	0x636f4361
 800a014:	3fd287a7 	.word	0x3fd287a7
 800a018:	8b60c8b3 	.word	0x8b60c8b3
 800a01c:	3fc68a28 	.word	0x3fc68a28
 800a020:	509f79fb 	.word	0x509f79fb
 800a024:	3fd34413 	.word	0x3fd34413
 800a028:	0800c19d 	.word	0x0800c19d
 800a02c:	0800c1b4 	.word	0x0800c1b4
 800a030:	7ff00000 	.word	0x7ff00000
 800a034:	0800c199 	.word	0x0800c199
 800a038:	0800c190 	.word	0x0800c190
 800a03c:	0800c16d 	.word	0x0800c16d
 800a040:	3ff80000 	.word	0x3ff80000
 800a044:	0800c2a8 	.word	0x0800c2a8
 800a048:	0800c20f 	.word	0x0800c20f
 800a04c:	2501      	movs	r5, #1
 800a04e:	2300      	movs	r3, #0
 800a050:	9306      	str	r3, [sp, #24]
 800a052:	9508      	str	r5, [sp, #32]
 800a054:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a058:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a05c:	2200      	movs	r2, #0
 800a05e:	2312      	movs	r3, #18
 800a060:	e7b0      	b.n	8009fc4 <_dtoa_r+0x26c>
 800a062:	2301      	movs	r3, #1
 800a064:	9308      	str	r3, [sp, #32]
 800a066:	e7f5      	b.n	800a054 <_dtoa_r+0x2fc>
 800a068:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a06a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a06e:	e7b8      	b.n	8009fe2 <_dtoa_r+0x28a>
 800a070:	3101      	adds	r1, #1
 800a072:	6041      	str	r1, [r0, #4]
 800a074:	0052      	lsls	r2, r2, #1
 800a076:	e7b8      	b.n	8009fea <_dtoa_r+0x292>
 800a078:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a07a:	9a01      	ldr	r2, [sp, #4]
 800a07c:	601a      	str	r2, [r3, #0]
 800a07e:	9b03      	ldr	r3, [sp, #12]
 800a080:	2b0e      	cmp	r3, #14
 800a082:	f200 809d 	bhi.w	800a1c0 <_dtoa_r+0x468>
 800a086:	2d00      	cmp	r5, #0
 800a088:	f000 809a 	beq.w	800a1c0 <_dtoa_r+0x468>
 800a08c:	9b00      	ldr	r3, [sp, #0]
 800a08e:	2b00      	cmp	r3, #0
 800a090:	dd32      	ble.n	800a0f8 <_dtoa_r+0x3a0>
 800a092:	4ab7      	ldr	r2, [pc, #732]	; (800a370 <_dtoa_r+0x618>)
 800a094:	f003 030f 	and.w	r3, r3, #15
 800a098:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800a09c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a0a0:	9b00      	ldr	r3, [sp, #0]
 800a0a2:	05d8      	lsls	r0, r3, #23
 800a0a4:	ea4f 1723 	mov.w	r7, r3, asr #4
 800a0a8:	d516      	bpl.n	800a0d8 <_dtoa_r+0x380>
 800a0aa:	4bb2      	ldr	r3, [pc, #712]	; (800a374 <_dtoa_r+0x61c>)
 800a0ac:	ec51 0b19 	vmov	r0, r1, d9
 800a0b0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a0b4:	f7f6 fbd2 	bl	800085c <__aeabi_ddiv>
 800a0b8:	f007 070f 	and.w	r7, r7, #15
 800a0bc:	4682      	mov	sl, r0
 800a0be:	468b      	mov	fp, r1
 800a0c0:	2503      	movs	r5, #3
 800a0c2:	4eac      	ldr	r6, [pc, #688]	; (800a374 <_dtoa_r+0x61c>)
 800a0c4:	b957      	cbnz	r7, 800a0dc <_dtoa_r+0x384>
 800a0c6:	4642      	mov	r2, r8
 800a0c8:	464b      	mov	r3, r9
 800a0ca:	4650      	mov	r0, sl
 800a0cc:	4659      	mov	r1, fp
 800a0ce:	f7f6 fbc5 	bl	800085c <__aeabi_ddiv>
 800a0d2:	4682      	mov	sl, r0
 800a0d4:	468b      	mov	fp, r1
 800a0d6:	e028      	b.n	800a12a <_dtoa_r+0x3d2>
 800a0d8:	2502      	movs	r5, #2
 800a0da:	e7f2      	b.n	800a0c2 <_dtoa_r+0x36a>
 800a0dc:	07f9      	lsls	r1, r7, #31
 800a0de:	d508      	bpl.n	800a0f2 <_dtoa_r+0x39a>
 800a0e0:	4640      	mov	r0, r8
 800a0e2:	4649      	mov	r1, r9
 800a0e4:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a0e8:	f7f6 fa8e 	bl	8000608 <__aeabi_dmul>
 800a0ec:	3501      	adds	r5, #1
 800a0ee:	4680      	mov	r8, r0
 800a0f0:	4689      	mov	r9, r1
 800a0f2:	107f      	asrs	r7, r7, #1
 800a0f4:	3608      	adds	r6, #8
 800a0f6:	e7e5      	b.n	800a0c4 <_dtoa_r+0x36c>
 800a0f8:	f000 809b 	beq.w	800a232 <_dtoa_r+0x4da>
 800a0fc:	9b00      	ldr	r3, [sp, #0]
 800a0fe:	4f9d      	ldr	r7, [pc, #628]	; (800a374 <_dtoa_r+0x61c>)
 800a100:	425e      	negs	r6, r3
 800a102:	4b9b      	ldr	r3, [pc, #620]	; (800a370 <_dtoa_r+0x618>)
 800a104:	f006 020f 	and.w	r2, r6, #15
 800a108:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a10c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a110:	ec51 0b19 	vmov	r0, r1, d9
 800a114:	f7f6 fa78 	bl	8000608 <__aeabi_dmul>
 800a118:	1136      	asrs	r6, r6, #4
 800a11a:	4682      	mov	sl, r0
 800a11c:	468b      	mov	fp, r1
 800a11e:	2300      	movs	r3, #0
 800a120:	2502      	movs	r5, #2
 800a122:	2e00      	cmp	r6, #0
 800a124:	d17a      	bne.n	800a21c <_dtoa_r+0x4c4>
 800a126:	2b00      	cmp	r3, #0
 800a128:	d1d3      	bne.n	800a0d2 <_dtoa_r+0x37a>
 800a12a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a12c:	2b00      	cmp	r3, #0
 800a12e:	f000 8082 	beq.w	800a236 <_dtoa_r+0x4de>
 800a132:	4b91      	ldr	r3, [pc, #580]	; (800a378 <_dtoa_r+0x620>)
 800a134:	2200      	movs	r2, #0
 800a136:	4650      	mov	r0, sl
 800a138:	4659      	mov	r1, fp
 800a13a:	f7f6 fcd7 	bl	8000aec <__aeabi_dcmplt>
 800a13e:	2800      	cmp	r0, #0
 800a140:	d079      	beq.n	800a236 <_dtoa_r+0x4de>
 800a142:	9b03      	ldr	r3, [sp, #12]
 800a144:	2b00      	cmp	r3, #0
 800a146:	d076      	beq.n	800a236 <_dtoa_r+0x4de>
 800a148:	9b02      	ldr	r3, [sp, #8]
 800a14a:	2b00      	cmp	r3, #0
 800a14c:	dd36      	ble.n	800a1bc <_dtoa_r+0x464>
 800a14e:	9b00      	ldr	r3, [sp, #0]
 800a150:	4650      	mov	r0, sl
 800a152:	4659      	mov	r1, fp
 800a154:	1e5f      	subs	r7, r3, #1
 800a156:	2200      	movs	r2, #0
 800a158:	4b88      	ldr	r3, [pc, #544]	; (800a37c <_dtoa_r+0x624>)
 800a15a:	f7f6 fa55 	bl	8000608 <__aeabi_dmul>
 800a15e:	9e02      	ldr	r6, [sp, #8]
 800a160:	4682      	mov	sl, r0
 800a162:	468b      	mov	fp, r1
 800a164:	3501      	adds	r5, #1
 800a166:	4628      	mov	r0, r5
 800a168:	f7f6 f9e4 	bl	8000534 <__aeabi_i2d>
 800a16c:	4652      	mov	r2, sl
 800a16e:	465b      	mov	r3, fp
 800a170:	f7f6 fa4a 	bl	8000608 <__aeabi_dmul>
 800a174:	4b82      	ldr	r3, [pc, #520]	; (800a380 <_dtoa_r+0x628>)
 800a176:	2200      	movs	r2, #0
 800a178:	f7f6 f890 	bl	800029c <__adddf3>
 800a17c:	46d0      	mov	r8, sl
 800a17e:	46d9      	mov	r9, fp
 800a180:	4682      	mov	sl, r0
 800a182:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800a186:	2e00      	cmp	r6, #0
 800a188:	d158      	bne.n	800a23c <_dtoa_r+0x4e4>
 800a18a:	4b7e      	ldr	r3, [pc, #504]	; (800a384 <_dtoa_r+0x62c>)
 800a18c:	2200      	movs	r2, #0
 800a18e:	4640      	mov	r0, r8
 800a190:	4649      	mov	r1, r9
 800a192:	f7f6 f881 	bl	8000298 <__aeabi_dsub>
 800a196:	4652      	mov	r2, sl
 800a198:	465b      	mov	r3, fp
 800a19a:	4680      	mov	r8, r0
 800a19c:	4689      	mov	r9, r1
 800a19e:	f7f6 fcc3 	bl	8000b28 <__aeabi_dcmpgt>
 800a1a2:	2800      	cmp	r0, #0
 800a1a4:	f040 8295 	bne.w	800a6d2 <_dtoa_r+0x97a>
 800a1a8:	4652      	mov	r2, sl
 800a1aa:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800a1ae:	4640      	mov	r0, r8
 800a1b0:	4649      	mov	r1, r9
 800a1b2:	f7f6 fc9b 	bl	8000aec <__aeabi_dcmplt>
 800a1b6:	2800      	cmp	r0, #0
 800a1b8:	f040 8289 	bne.w	800a6ce <_dtoa_r+0x976>
 800a1bc:	ec5b ab19 	vmov	sl, fp, d9
 800a1c0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a1c2:	2b00      	cmp	r3, #0
 800a1c4:	f2c0 8148 	blt.w	800a458 <_dtoa_r+0x700>
 800a1c8:	9a00      	ldr	r2, [sp, #0]
 800a1ca:	2a0e      	cmp	r2, #14
 800a1cc:	f300 8144 	bgt.w	800a458 <_dtoa_r+0x700>
 800a1d0:	4b67      	ldr	r3, [pc, #412]	; (800a370 <_dtoa_r+0x618>)
 800a1d2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a1d6:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a1da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a1dc:	2b00      	cmp	r3, #0
 800a1de:	f280 80d5 	bge.w	800a38c <_dtoa_r+0x634>
 800a1e2:	9b03      	ldr	r3, [sp, #12]
 800a1e4:	2b00      	cmp	r3, #0
 800a1e6:	f300 80d1 	bgt.w	800a38c <_dtoa_r+0x634>
 800a1ea:	f040 826f 	bne.w	800a6cc <_dtoa_r+0x974>
 800a1ee:	4b65      	ldr	r3, [pc, #404]	; (800a384 <_dtoa_r+0x62c>)
 800a1f0:	2200      	movs	r2, #0
 800a1f2:	4640      	mov	r0, r8
 800a1f4:	4649      	mov	r1, r9
 800a1f6:	f7f6 fa07 	bl	8000608 <__aeabi_dmul>
 800a1fa:	4652      	mov	r2, sl
 800a1fc:	465b      	mov	r3, fp
 800a1fe:	f7f6 fc89 	bl	8000b14 <__aeabi_dcmpge>
 800a202:	9e03      	ldr	r6, [sp, #12]
 800a204:	4637      	mov	r7, r6
 800a206:	2800      	cmp	r0, #0
 800a208:	f040 8245 	bne.w	800a696 <_dtoa_r+0x93e>
 800a20c:	9d01      	ldr	r5, [sp, #4]
 800a20e:	2331      	movs	r3, #49	; 0x31
 800a210:	f805 3b01 	strb.w	r3, [r5], #1
 800a214:	9b00      	ldr	r3, [sp, #0]
 800a216:	3301      	adds	r3, #1
 800a218:	9300      	str	r3, [sp, #0]
 800a21a:	e240      	b.n	800a69e <_dtoa_r+0x946>
 800a21c:	07f2      	lsls	r2, r6, #31
 800a21e:	d505      	bpl.n	800a22c <_dtoa_r+0x4d4>
 800a220:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a224:	f7f6 f9f0 	bl	8000608 <__aeabi_dmul>
 800a228:	3501      	adds	r5, #1
 800a22a:	2301      	movs	r3, #1
 800a22c:	1076      	asrs	r6, r6, #1
 800a22e:	3708      	adds	r7, #8
 800a230:	e777      	b.n	800a122 <_dtoa_r+0x3ca>
 800a232:	2502      	movs	r5, #2
 800a234:	e779      	b.n	800a12a <_dtoa_r+0x3d2>
 800a236:	9f00      	ldr	r7, [sp, #0]
 800a238:	9e03      	ldr	r6, [sp, #12]
 800a23a:	e794      	b.n	800a166 <_dtoa_r+0x40e>
 800a23c:	9901      	ldr	r1, [sp, #4]
 800a23e:	4b4c      	ldr	r3, [pc, #304]	; (800a370 <_dtoa_r+0x618>)
 800a240:	4431      	add	r1, r6
 800a242:	910d      	str	r1, [sp, #52]	; 0x34
 800a244:	9908      	ldr	r1, [sp, #32]
 800a246:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800a24a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a24e:	2900      	cmp	r1, #0
 800a250:	d043      	beq.n	800a2da <_dtoa_r+0x582>
 800a252:	494d      	ldr	r1, [pc, #308]	; (800a388 <_dtoa_r+0x630>)
 800a254:	2000      	movs	r0, #0
 800a256:	f7f6 fb01 	bl	800085c <__aeabi_ddiv>
 800a25a:	4652      	mov	r2, sl
 800a25c:	465b      	mov	r3, fp
 800a25e:	f7f6 f81b 	bl	8000298 <__aeabi_dsub>
 800a262:	9d01      	ldr	r5, [sp, #4]
 800a264:	4682      	mov	sl, r0
 800a266:	468b      	mov	fp, r1
 800a268:	4649      	mov	r1, r9
 800a26a:	4640      	mov	r0, r8
 800a26c:	f7f6 fc7c 	bl	8000b68 <__aeabi_d2iz>
 800a270:	4606      	mov	r6, r0
 800a272:	f7f6 f95f 	bl	8000534 <__aeabi_i2d>
 800a276:	4602      	mov	r2, r0
 800a278:	460b      	mov	r3, r1
 800a27a:	4640      	mov	r0, r8
 800a27c:	4649      	mov	r1, r9
 800a27e:	f7f6 f80b 	bl	8000298 <__aeabi_dsub>
 800a282:	3630      	adds	r6, #48	; 0x30
 800a284:	f805 6b01 	strb.w	r6, [r5], #1
 800a288:	4652      	mov	r2, sl
 800a28a:	465b      	mov	r3, fp
 800a28c:	4680      	mov	r8, r0
 800a28e:	4689      	mov	r9, r1
 800a290:	f7f6 fc2c 	bl	8000aec <__aeabi_dcmplt>
 800a294:	2800      	cmp	r0, #0
 800a296:	d163      	bne.n	800a360 <_dtoa_r+0x608>
 800a298:	4642      	mov	r2, r8
 800a29a:	464b      	mov	r3, r9
 800a29c:	4936      	ldr	r1, [pc, #216]	; (800a378 <_dtoa_r+0x620>)
 800a29e:	2000      	movs	r0, #0
 800a2a0:	f7f5 fffa 	bl	8000298 <__aeabi_dsub>
 800a2a4:	4652      	mov	r2, sl
 800a2a6:	465b      	mov	r3, fp
 800a2a8:	f7f6 fc20 	bl	8000aec <__aeabi_dcmplt>
 800a2ac:	2800      	cmp	r0, #0
 800a2ae:	f040 80b5 	bne.w	800a41c <_dtoa_r+0x6c4>
 800a2b2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a2b4:	429d      	cmp	r5, r3
 800a2b6:	d081      	beq.n	800a1bc <_dtoa_r+0x464>
 800a2b8:	4b30      	ldr	r3, [pc, #192]	; (800a37c <_dtoa_r+0x624>)
 800a2ba:	2200      	movs	r2, #0
 800a2bc:	4650      	mov	r0, sl
 800a2be:	4659      	mov	r1, fp
 800a2c0:	f7f6 f9a2 	bl	8000608 <__aeabi_dmul>
 800a2c4:	4b2d      	ldr	r3, [pc, #180]	; (800a37c <_dtoa_r+0x624>)
 800a2c6:	4682      	mov	sl, r0
 800a2c8:	468b      	mov	fp, r1
 800a2ca:	4640      	mov	r0, r8
 800a2cc:	4649      	mov	r1, r9
 800a2ce:	2200      	movs	r2, #0
 800a2d0:	f7f6 f99a 	bl	8000608 <__aeabi_dmul>
 800a2d4:	4680      	mov	r8, r0
 800a2d6:	4689      	mov	r9, r1
 800a2d8:	e7c6      	b.n	800a268 <_dtoa_r+0x510>
 800a2da:	4650      	mov	r0, sl
 800a2dc:	4659      	mov	r1, fp
 800a2de:	f7f6 f993 	bl	8000608 <__aeabi_dmul>
 800a2e2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a2e4:	9d01      	ldr	r5, [sp, #4]
 800a2e6:	930f      	str	r3, [sp, #60]	; 0x3c
 800a2e8:	4682      	mov	sl, r0
 800a2ea:	468b      	mov	fp, r1
 800a2ec:	4649      	mov	r1, r9
 800a2ee:	4640      	mov	r0, r8
 800a2f0:	f7f6 fc3a 	bl	8000b68 <__aeabi_d2iz>
 800a2f4:	4606      	mov	r6, r0
 800a2f6:	f7f6 f91d 	bl	8000534 <__aeabi_i2d>
 800a2fa:	3630      	adds	r6, #48	; 0x30
 800a2fc:	4602      	mov	r2, r0
 800a2fe:	460b      	mov	r3, r1
 800a300:	4640      	mov	r0, r8
 800a302:	4649      	mov	r1, r9
 800a304:	f7f5 ffc8 	bl	8000298 <__aeabi_dsub>
 800a308:	f805 6b01 	strb.w	r6, [r5], #1
 800a30c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a30e:	429d      	cmp	r5, r3
 800a310:	4680      	mov	r8, r0
 800a312:	4689      	mov	r9, r1
 800a314:	f04f 0200 	mov.w	r2, #0
 800a318:	d124      	bne.n	800a364 <_dtoa_r+0x60c>
 800a31a:	4b1b      	ldr	r3, [pc, #108]	; (800a388 <_dtoa_r+0x630>)
 800a31c:	4650      	mov	r0, sl
 800a31e:	4659      	mov	r1, fp
 800a320:	f7f5 ffbc 	bl	800029c <__adddf3>
 800a324:	4602      	mov	r2, r0
 800a326:	460b      	mov	r3, r1
 800a328:	4640      	mov	r0, r8
 800a32a:	4649      	mov	r1, r9
 800a32c:	f7f6 fbfc 	bl	8000b28 <__aeabi_dcmpgt>
 800a330:	2800      	cmp	r0, #0
 800a332:	d173      	bne.n	800a41c <_dtoa_r+0x6c4>
 800a334:	4652      	mov	r2, sl
 800a336:	465b      	mov	r3, fp
 800a338:	4913      	ldr	r1, [pc, #76]	; (800a388 <_dtoa_r+0x630>)
 800a33a:	2000      	movs	r0, #0
 800a33c:	f7f5 ffac 	bl	8000298 <__aeabi_dsub>
 800a340:	4602      	mov	r2, r0
 800a342:	460b      	mov	r3, r1
 800a344:	4640      	mov	r0, r8
 800a346:	4649      	mov	r1, r9
 800a348:	f7f6 fbd0 	bl	8000aec <__aeabi_dcmplt>
 800a34c:	2800      	cmp	r0, #0
 800a34e:	f43f af35 	beq.w	800a1bc <_dtoa_r+0x464>
 800a352:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800a354:	1e6b      	subs	r3, r5, #1
 800a356:	930f      	str	r3, [sp, #60]	; 0x3c
 800a358:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a35c:	2b30      	cmp	r3, #48	; 0x30
 800a35e:	d0f8      	beq.n	800a352 <_dtoa_r+0x5fa>
 800a360:	9700      	str	r7, [sp, #0]
 800a362:	e049      	b.n	800a3f8 <_dtoa_r+0x6a0>
 800a364:	4b05      	ldr	r3, [pc, #20]	; (800a37c <_dtoa_r+0x624>)
 800a366:	f7f6 f94f 	bl	8000608 <__aeabi_dmul>
 800a36a:	4680      	mov	r8, r0
 800a36c:	4689      	mov	r9, r1
 800a36e:	e7bd      	b.n	800a2ec <_dtoa_r+0x594>
 800a370:	0800c2a8 	.word	0x0800c2a8
 800a374:	0800c280 	.word	0x0800c280
 800a378:	3ff00000 	.word	0x3ff00000
 800a37c:	40240000 	.word	0x40240000
 800a380:	401c0000 	.word	0x401c0000
 800a384:	40140000 	.word	0x40140000
 800a388:	3fe00000 	.word	0x3fe00000
 800a38c:	9d01      	ldr	r5, [sp, #4]
 800a38e:	4656      	mov	r6, sl
 800a390:	465f      	mov	r7, fp
 800a392:	4642      	mov	r2, r8
 800a394:	464b      	mov	r3, r9
 800a396:	4630      	mov	r0, r6
 800a398:	4639      	mov	r1, r7
 800a39a:	f7f6 fa5f 	bl	800085c <__aeabi_ddiv>
 800a39e:	f7f6 fbe3 	bl	8000b68 <__aeabi_d2iz>
 800a3a2:	4682      	mov	sl, r0
 800a3a4:	f7f6 f8c6 	bl	8000534 <__aeabi_i2d>
 800a3a8:	4642      	mov	r2, r8
 800a3aa:	464b      	mov	r3, r9
 800a3ac:	f7f6 f92c 	bl	8000608 <__aeabi_dmul>
 800a3b0:	4602      	mov	r2, r0
 800a3b2:	460b      	mov	r3, r1
 800a3b4:	4630      	mov	r0, r6
 800a3b6:	4639      	mov	r1, r7
 800a3b8:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800a3bc:	f7f5 ff6c 	bl	8000298 <__aeabi_dsub>
 800a3c0:	f805 6b01 	strb.w	r6, [r5], #1
 800a3c4:	9e01      	ldr	r6, [sp, #4]
 800a3c6:	9f03      	ldr	r7, [sp, #12]
 800a3c8:	1bae      	subs	r6, r5, r6
 800a3ca:	42b7      	cmp	r7, r6
 800a3cc:	4602      	mov	r2, r0
 800a3ce:	460b      	mov	r3, r1
 800a3d0:	d135      	bne.n	800a43e <_dtoa_r+0x6e6>
 800a3d2:	f7f5 ff63 	bl	800029c <__adddf3>
 800a3d6:	4642      	mov	r2, r8
 800a3d8:	464b      	mov	r3, r9
 800a3da:	4606      	mov	r6, r0
 800a3dc:	460f      	mov	r7, r1
 800a3de:	f7f6 fba3 	bl	8000b28 <__aeabi_dcmpgt>
 800a3e2:	b9d0      	cbnz	r0, 800a41a <_dtoa_r+0x6c2>
 800a3e4:	4642      	mov	r2, r8
 800a3e6:	464b      	mov	r3, r9
 800a3e8:	4630      	mov	r0, r6
 800a3ea:	4639      	mov	r1, r7
 800a3ec:	f7f6 fb74 	bl	8000ad8 <__aeabi_dcmpeq>
 800a3f0:	b110      	cbz	r0, 800a3f8 <_dtoa_r+0x6a0>
 800a3f2:	f01a 0f01 	tst.w	sl, #1
 800a3f6:	d110      	bne.n	800a41a <_dtoa_r+0x6c2>
 800a3f8:	4620      	mov	r0, r4
 800a3fa:	ee18 1a10 	vmov	r1, s16
 800a3fe:	f000 fae5 	bl	800a9cc <_Bfree>
 800a402:	2300      	movs	r3, #0
 800a404:	9800      	ldr	r0, [sp, #0]
 800a406:	702b      	strb	r3, [r5, #0]
 800a408:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a40a:	3001      	adds	r0, #1
 800a40c:	6018      	str	r0, [r3, #0]
 800a40e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a410:	2b00      	cmp	r3, #0
 800a412:	f43f acf1 	beq.w	8009df8 <_dtoa_r+0xa0>
 800a416:	601d      	str	r5, [r3, #0]
 800a418:	e4ee      	b.n	8009df8 <_dtoa_r+0xa0>
 800a41a:	9f00      	ldr	r7, [sp, #0]
 800a41c:	462b      	mov	r3, r5
 800a41e:	461d      	mov	r5, r3
 800a420:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a424:	2a39      	cmp	r2, #57	; 0x39
 800a426:	d106      	bne.n	800a436 <_dtoa_r+0x6de>
 800a428:	9a01      	ldr	r2, [sp, #4]
 800a42a:	429a      	cmp	r2, r3
 800a42c:	d1f7      	bne.n	800a41e <_dtoa_r+0x6c6>
 800a42e:	9901      	ldr	r1, [sp, #4]
 800a430:	2230      	movs	r2, #48	; 0x30
 800a432:	3701      	adds	r7, #1
 800a434:	700a      	strb	r2, [r1, #0]
 800a436:	781a      	ldrb	r2, [r3, #0]
 800a438:	3201      	adds	r2, #1
 800a43a:	701a      	strb	r2, [r3, #0]
 800a43c:	e790      	b.n	800a360 <_dtoa_r+0x608>
 800a43e:	4ba6      	ldr	r3, [pc, #664]	; (800a6d8 <_dtoa_r+0x980>)
 800a440:	2200      	movs	r2, #0
 800a442:	f7f6 f8e1 	bl	8000608 <__aeabi_dmul>
 800a446:	2200      	movs	r2, #0
 800a448:	2300      	movs	r3, #0
 800a44a:	4606      	mov	r6, r0
 800a44c:	460f      	mov	r7, r1
 800a44e:	f7f6 fb43 	bl	8000ad8 <__aeabi_dcmpeq>
 800a452:	2800      	cmp	r0, #0
 800a454:	d09d      	beq.n	800a392 <_dtoa_r+0x63a>
 800a456:	e7cf      	b.n	800a3f8 <_dtoa_r+0x6a0>
 800a458:	9a08      	ldr	r2, [sp, #32]
 800a45a:	2a00      	cmp	r2, #0
 800a45c:	f000 80d7 	beq.w	800a60e <_dtoa_r+0x8b6>
 800a460:	9a06      	ldr	r2, [sp, #24]
 800a462:	2a01      	cmp	r2, #1
 800a464:	f300 80ba 	bgt.w	800a5dc <_dtoa_r+0x884>
 800a468:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a46a:	2a00      	cmp	r2, #0
 800a46c:	f000 80b2 	beq.w	800a5d4 <_dtoa_r+0x87c>
 800a470:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800a474:	9e07      	ldr	r6, [sp, #28]
 800a476:	9d04      	ldr	r5, [sp, #16]
 800a478:	9a04      	ldr	r2, [sp, #16]
 800a47a:	441a      	add	r2, r3
 800a47c:	9204      	str	r2, [sp, #16]
 800a47e:	9a05      	ldr	r2, [sp, #20]
 800a480:	2101      	movs	r1, #1
 800a482:	441a      	add	r2, r3
 800a484:	4620      	mov	r0, r4
 800a486:	9205      	str	r2, [sp, #20]
 800a488:	f000 fb58 	bl	800ab3c <__i2b>
 800a48c:	4607      	mov	r7, r0
 800a48e:	2d00      	cmp	r5, #0
 800a490:	dd0c      	ble.n	800a4ac <_dtoa_r+0x754>
 800a492:	9b05      	ldr	r3, [sp, #20]
 800a494:	2b00      	cmp	r3, #0
 800a496:	dd09      	ble.n	800a4ac <_dtoa_r+0x754>
 800a498:	42ab      	cmp	r3, r5
 800a49a:	9a04      	ldr	r2, [sp, #16]
 800a49c:	bfa8      	it	ge
 800a49e:	462b      	movge	r3, r5
 800a4a0:	1ad2      	subs	r2, r2, r3
 800a4a2:	9204      	str	r2, [sp, #16]
 800a4a4:	9a05      	ldr	r2, [sp, #20]
 800a4a6:	1aed      	subs	r5, r5, r3
 800a4a8:	1ad3      	subs	r3, r2, r3
 800a4aa:	9305      	str	r3, [sp, #20]
 800a4ac:	9b07      	ldr	r3, [sp, #28]
 800a4ae:	b31b      	cbz	r3, 800a4f8 <_dtoa_r+0x7a0>
 800a4b0:	9b08      	ldr	r3, [sp, #32]
 800a4b2:	2b00      	cmp	r3, #0
 800a4b4:	f000 80af 	beq.w	800a616 <_dtoa_r+0x8be>
 800a4b8:	2e00      	cmp	r6, #0
 800a4ba:	dd13      	ble.n	800a4e4 <_dtoa_r+0x78c>
 800a4bc:	4639      	mov	r1, r7
 800a4be:	4632      	mov	r2, r6
 800a4c0:	4620      	mov	r0, r4
 800a4c2:	f000 fbfb 	bl	800acbc <__pow5mult>
 800a4c6:	ee18 2a10 	vmov	r2, s16
 800a4ca:	4601      	mov	r1, r0
 800a4cc:	4607      	mov	r7, r0
 800a4ce:	4620      	mov	r0, r4
 800a4d0:	f000 fb4a 	bl	800ab68 <__multiply>
 800a4d4:	ee18 1a10 	vmov	r1, s16
 800a4d8:	4680      	mov	r8, r0
 800a4da:	4620      	mov	r0, r4
 800a4dc:	f000 fa76 	bl	800a9cc <_Bfree>
 800a4e0:	ee08 8a10 	vmov	s16, r8
 800a4e4:	9b07      	ldr	r3, [sp, #28]
 800a4e6:	1b9a      	subs	r2, r3, r6
 800a4e8:	d006      	beq.n	800a4f8 <_dtoa_r+0x7a0>
 800a4ea:	ee18 1a10 	vmov	r1, s16
 800a4ee:	4620      	mov	r0, r4
 800a4f0:	f000 fbe4 	bl	800acbc <__pow5mult>
 800a4f4:	ee08 0a10 	vmov	s16, r0
 800a4f8:	2101      	movs	r1, #1
 800a4fa:	4620      	mov	r0, r4
 800a4fc:	f000 fb1e 	bl	800ab3c <__i2b>
 800a500:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a502:	2b00      	cmp	r3, #0
 800a504:	4606      	mov	r6, r0
 800a506:	f340 8088 	ble.w	800a61a <_dtoa_r+0x8c2>
 800a50a:	461a      	mov	r2, r3
 800a50c:	4601      	mov	r1, r0
 800a50e:	4620      	mov	r0, r4
 800a510:	f000 fbd4 	bl	800acbc <__pow5mult>
 800a514:	9b06      	ldr	r3, [sp, #24]
 800a516:	2b01      	cmp	r3, #1
 800a518:	4606      	mov	r6, r0
 800a51a:	f340 8081 	ble.w	800a620 <_dtoa_r+0x8c8>
 800a51e:	f04f 0800 	mov.w	r8, #0
 800a522:	6933      	ldr	r3, [r6, #16]
 800a524:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800a528:	6918      	ldr	r0, [r3, #16]
 800a52a:	f000 fab7 	bl	800aa9c <__hi0bits>
 800a52e:	f1c0 0020 	rsb	r0, r0, #32
 800a532:	9b05      	ldr	r3, [sp, #20]
 800a534:	4418      	add	r0, r3
 800a536:	f010 001f 	ands.w	r0, r0, #31
 800a53a:	f000 8092 	beq.w	800a662 <_dtoa_r+0x90a>
 800a53e:	f1c0 0320 	rsb	r3, r0, #32
 800a542:	2b04      	cmp	r3, #4
 800a544:	f340 808a 	ble.w	800a65c <_dtoa_r+0x904>
 800a548:	f1c0 001c 	rsb	r0, r0, #28
 800a54c:	9b04      	ldr	r3, [sp, #16]
 800a54e:	4403      	add	r3, r0
 800a550:	9304      	str	r3, [sp, #16]
 800a552:	9b05      	ldr	r3, [sp, #20]
 800a554:	4403      	add	r3, r0
 800a556:	4405      	add	r5, r0
 800a558:	9305      	str	r3, [sp, #20]
 800a55a:	9b04      	ldr	r3, [sp, #16]
 800a55c:	2b00      	cmp	r3, #0
 800a55e:	dd07      	ble.n	800a570 <_dtoa_r+0x818>
 800a560:	ee18 1a10 	vmov	r1, s16
 800a564:	461a      	mov	r2, r3
 800a566:	4620      	mov	r0, r4
 800a568:	f000 fc02 	bl	800ad70 <__lshift>
 800a56c:	ee08 0a10 	vmov	s16, r0
 800a570:	9b05      	ldr	r3, [sp, #20]
 800a572:	2b00      	cmp	r3, #0
 800a574:	dd05      	ble.n	800a582 <_dtoa_r+0x82a>
 800a576:	4631      	mov	r1, r6
 800a578:	461a      	mov	r2, r3
 800a57a:	4620      	mov	r0, r4
 800a57c:	f000 fbf8 	bl	800ad70 <__lshift>
 800a580:	4606      	mov	r6, r0
 800a582:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a584:	2b00      	cmp	r3, #0
 800a586:	d06e      	beq.n	800a666 <_dtoa_r+0x90e>
 800a588:	ee18 0a10 	vmov	r0, s16
 800a58c:	4631      	mov	r1, r6
 800a58e:	f000 fc5f 	bl	800ae50 <__mcmp>
 800a592:	2800      	cmp	r0, #0
 800a594:	da67      	bge.n	800a666 <_dtoa_r+0x90e>
 800a596:	9b00      	ldr	r3, [sp, #0]
 800a598:	3b01      	subs	r3, #1
 800a59a:	ee18 1a10 	vmov	r1, s16
 800a59e:	9300      	str	r3, [sp, #0]
 800a5a0:	220a      	movs	r2, #10
 800a5a2:	2300      	movs	r3, #0
 800a5a4:	4620      	mov	r0, r4
 800a5a6:	f000 fa33 	bl	800aa10 <__multadd>
 800a5aa:	9b08      	ldr	r3, [sp, #32]
 800a5ac:	ee08 0a10 	vmov	s16, r0
 800a5b0:	2b00      	cmp	r3, #0
 800a5b2:	f000 81b1 	beq.w	800a918 <_dtoa_r+0xbc0>
 800a5b6:	2300      	movs	r3, #0
 800a5b8:	4639      	mov	r1, r7
 800a5ba:	220a      	movs	r2, #10
 800a5bc:	4620      	mov	r0, r4
 800a5be:	f000 fa27 	bl	800aa10 <__multadd>
 800a5c2:	9b02      	ldr	r3, [sp, #8]
 800a5c4:	2b00      	cmp	r3, #0
 800a5c6:	4607      	mov	r7, r0
 800a5c8:	f300 808e 	bgt.w	800a6e8 <_dtoa_r+0x990>
 800a5cc:	9b06      	ldr	r3, [sp, #24]
 800a5ce:	2b02      	cmp	r3, #2
 800a5d0:	dc51      	bgt.n	800a676 <_dtoa_r+0x91e>
 800a5d2:	e089      	b.n	800a6e8 <_dtoa_r+0x990>
 800a5d4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a5d6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800a5da:	e74b      	b.n	800a474 <_dtoa_r+0x71c>
 800a5dc:	9b03      	ldr	r3, [sp, #12]
 800a5de:	1e5e      	subs	r6, r3, #1
 800a5e0:	9b07      	ldr	r3, [sp, #28]
 800a5e2:	42b3      	cmp	r3, r6
 800a5e4:	bfbf      	itttt	lt
 800a5e6:	9b07      	ldrlt	r3, [sp, #28]
 800a5e8:	9607      	strlt	r6, [sp, #28]
 800a5ea:	1af2      	sublt	r2, r6, r3
 800a5ec:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800a5ee:	bfb6      	itet	lt
 800a5f0:	189b      	addlt	r3, r3, r2
 800a5f2:	1b9e      	subge	r6, r3, r6
 800a5f4:	930a      	strlt	r3, [sp, #40]	; 0x28
 800a5f6:	9b03      	ldr	r3, [sp, #12]
 800a5f8:	bfb8      	it	lt
 800a5fa:	2600      	movlt	r6, #0
 800a5fc:	2b00      	cmp	r3, #0
 800a5fe:	bfb7      	itett	lt
 800a600:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800a604:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800a608:	1a9d      	sublt	r5, r3, r2
 800a60a:	2300      	movlt	r3, #0
 800a60c:	e734      	b.n	800a478 <_dtoa_r+0x720>
 800a60e:	9e07      	ldr	r6, [sp, #28]
 800a610:	9d04      	ldr	r5, [sp, #16]
 800a612:	9f08      	ldr	r7, [sp, #32]
 800a614:	e73b      	b.n	800a48e <_dtoa_r+0x736>
 800a616:	9a07      	ldr	r2, [sp, #28]
 800a618:	e767      	b.n	800a4ea <_dtoa_r+0x792>
 800a61a:	9b06      	ldr	r3, [sp, #24]
 800a61c:	2b01      	cmp	r3, #1
 800a61e:	dc18      	bgt.n	800a652 <_dtoa_r+0x8fa>
 800a620:	f1ba 0f00 	cmp.w	sl, #0
 800a624:	d115      	bne.n	800a652 <_dtoa_r+0x8fa>
 800a626:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a62a:	b993      	cbnz	r3, 800a652 <_dtoa_r+0x8fa>
 800a62c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800a630:	0d1b      	lsrs	r3, r3, #20
 800a632:	051b      	lsls	r3, r3, #20
 800a634:	b183      	cbz	r3, 800a658 <_dtoa_r+0x900>
 800a636:	9b04      	ldr	r3, [sp, #16]
 800a638:	3301      	adds	r3, #1
 800a63a:	9304      	str	r3, [sp, #16]
 800a63c:	9b05      	ldr	r3, [sp, #20]
 800a63e:	3301      	adds	r3, #1
 800a640:	9305      	str	r3, [sp, #20]
 800a642:	f04f 0801 	mov.w	r8, #1
 800a646:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a648:	2b00      	cmp	r3, #0
 800a64a:	f47f af6a 	bne.w	800a522 <_dtoa_r+0x7ca>
 800a64e:	2001      	movs	r0, #1
 800a650:	e76f      	b.n	800a532 <_dtoa_r+0x7da>
 800a652:	f04f 0800 	mov.w	r8, #0
 800a656:	e7f6      	b.n	800a646 <_dtoa_r+0x8ee>
 800a658:	4698      	mov	r8, r3
 800a65a:	e7f4      	b.n	800a646 <_dtoa_r+0x8ee>
 800a65c:	f43f af7d 	beq.w	800a55a <_dtoa_r+0x802>
 800a660:	4618      	mov	r0, r3
 800a662:	301c      	adds	r0, #28
 800a664:	e772      	b.n	800a54c <_dtoa_r+0x7f4>
 800a666:	9b03      	ldr	r3, [sp, #12]
 800a668:	2b00      	cmp	r3, #0
 800a66a:	dc37      	bgt.n	800a6dc <_dtoa_r+0x984>
 800a66c:	9b06      	ldr	r3, [sp, #24]
 800a66e:	2b02      	cmp	r3, #2
 800a670:	dd34      	ble.n	800a6dc <_dtoa_r+0x984>
 800a672:	9b03      	ldr	r3, [sp, #12]
 800a674:	9302      	str	r3, [sp, #8]
 800a676:	9b02      	ldr	r3, [sp, #8]
 800a678:	b96b      	cbnz	r3, 800a696 <_dtoa_r+0x93e>
 800a67a:	4631      	mov	r1, r6
 800a67c:	2205      	movs	r2, #5
 800a67e:	4620      	mov	r0, r4
 800a680:	f000 f9c6 	bl	800aa10 <__multadd>
 800a684:	4601      	mov	r1, r0
 800a686:	4606      	mov	r6, r0
 800a688:	ee18 0a10 	vmov	r0, s16
 800a68c:	f000 fbe0 	bl	800ae50 <__mcmp>
 800a690:	2800      	cmp	r0, #0
 800a692:	f73f adbb 	bgt.w	800a20c <_dtoa_r+0x4b4>
 800a696:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a698:	9d01      	ldr	r5, [sp, #4]
 800a69a:	43db      	mvns	r3, r3
 800a69c:	9300      	str	r3, [sp, #0]
 800a69e:	f04f 0800 	mov.w	r8, #0
 800a6a2:	4631      	mov	r1, r6
 800a6a4:	4620      	mov	r0, r4
 800a6a6:	f000 f991 	bl	800a9cc <_Bfree>
 800a6aa:	2f00      	cmp	r7, #0
 800a6ac:	f43f aea4 	beq.w	800a3f8 <_dtoa_r+0x6a0>
 800a6b0:	f1b8 0f00 	cmp.w	r8, #0
 800a6b4:	d005      	beq.n	800a6c2 <_dtoa_r+0x96a>
 800a6b6:	45b8      	cmp	r8, r7
 800a6b8:	d003      	beq.n	800a6c2 <_dtoa_r+0x96a>
 800a6ba:	4641      	mov	r1, r8
 800a6bc:	4620      	mov	r0, r4
 800a6be:	f000 f985 	bl	800a9cc <_Bfree>
 800a6c2:	4639      	mov	r1, r7
 800a6c4:	4620      	mov	r0, r4
 800a6c6:	f000 f981 	bl	800a9cc <_Bfree>
 800a6ca:	e695      	b.n	800a3f8 <_dtoa_r+0x6a0>
 800a6cc:	2600      	movs	r6, #0
 800a6ce:	4637      	mov	r7, r6
 800a6d0:	e7e1      	b.n	800a696 <_dtoa_r+0x93e>
 800a6d2:	9700      	str	r7, [sp, #0]
 800a6d4:	4637      	mov	r7, r6
 800a6d6:	e599      	b.n	800a20c <_dtoa_r+0x4b4>
 800a6d8:	40240000 	.word	0x40240000
 800a6dc:	9b08      	ldr	r3, [sp, #32]
 800a6de:	2b00      	cmp	r3, #0
 800a6e0:	f000 80ca 	beq.w	800a878 <_dtoa_r+0xb20>
 800a6e4:	9b03      	ldr	r3, [sp, #12]
 800a6e6:	9302      	str	r3, [sp, #8]
 800a6e8:	2d00      	cmp	r5, #0
 800a6ea:	dd05      	ble.n	800a6f8 <_dtoa_r+0x9a0>
 800a6ec:	4639      	mov	r1, r7
 800a6ee:	462a      	mov	r2, r5
 800a6f0:	4620      	mov	r0, r4
 800a6f2:	f000 fb3d 	bl	800ad70 <__lshift>
 800a6f6:	4607      	mov	r7, r0
 800a6f8:	f1b8 0f00 	cmp.w	r8, #0
 800a6fc:	d05b      	beq.n	800a7b6 <_dtoa_r+0xa5e>
 800a6fe:	6879      	ldr	r1, [r7, #4]
 800a700:	4620      	mov	r0, r4
 800a702:	f000 f923 	bl	800a94c <_Balloc>
 800a706:	4605      	mov	r5, r0
 800a708:	b928      	cbnz	r0, 800a716 <_dtoa_r+0x9be>
 800a70a:	4b87      	ldr	r3, [pc, #540]	; (800a928 <_dtoa_r+0xbd0>)
 800a70c:	4602      	mov	r2, r0
 800a70e:	f240 21ea 	movw	r1, #746	; 0x2ea
 800a712:	f7ff bb3b 	b.w	8009d8c <_dtoa_r+0x34>
 800a716:	693a      	ldr	r2, [r7, #16]
 800a718:	3202      	adds	r2, #2
 800a71a:	0092      	lsls	r2, r2, #2
 800a71c:	f107 010c 	add.w	r1, r7, #12
 800a720:	300c      	adds	r0, #12
 800a722:	f7fe fded 	bl	8009300 <memcpy>
 800a726:	2201      	movs	r2, #1
 800a728:	4629      	mov	r1, r5
 800a72a:	4620      	mov	r0, r4
 800a72c:	f000 fb20 	bl	800ad70 <__lshift>
 800a730:	9b01      	ldr	r3, [sp, #4]
 800a732:	f103 0901 	add.w	r9, r3, #1
 800a736:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800a73a:	4413      	add	r3, r2
 800a73c:	9305      	str	r3, [sp, #20]
 800a73e:	f00a 0301 	and.w	r3, sl, #1
 800a742:	46b8      	mov	r8, r7
 800a744:	9304      	str	r3, [sp, #16]
 800a746:	4607      	mov	r7, r0
 800a748:	4631      	mov	r1, r6
 800a74a:	ee18 0a10 	vmov	r0, s16
 800a74e:	f7ff fa77 	bl	8009c40 <quorem>
 800a752:	4641      	mov	r1, r8
 800a754:	9002      	str	r0, [sp, #8]
 800a756:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800a75a:	ee18 0a10 	vmov	r0, s16
 800a75e:	f000 fb77 	bl	800ae50 <__mcmp>
 800a762:	463a      	mov	r2, r7
 800a764:	9003      	str	r0, [sp, #12]
 800a766:	4631      	mov	r1, r6
 800a768:	4620      	mov	r0, r4
 800a76a:	f000 fb8d 	bl	800ae88 <__mdiff>
 800a76e:	68c2      	ldr	r2, [r0, #12]
 800a770:	f109 3bff 	add.w	fp, r9, #4294967295	; 0xffffffff
 800a774:	4605      	mov	r5, r0
 800a776:	bb02      	cbnz	r2, 800a7ba <_dtoa_r+0xa62>
 800a778:	4601      	mov	r1, r0
 800a77a:	ee18 0a10 	vmov	r0, s16
 800a77e:	f000 fb67 	bl	800ae50 <__mcmp>
 800a782:	4602      	mov	r2, r0
 800a784:	4629      	mov	r1, r5
 800a786:	4620      	mov	r0, r4
 800a788:	9207      	str	r2, [sp, #28]
 800a78a:	f000 f91f 	bl	800a9cc <_Bfree>
 800a78e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800a792:	ea43 0102 	orr.w	r1, r3, r2
 800a796:	9b04      	ldr	r3, [sp, #16]
 800a798:	430b      	orrs	r3, r1
 800a79a:	464d      	mov	r5, r9
 800a79c:	d10f      	bne.n	800a7be <_dtoa_r+0xa66>
 800a79e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800a7a2:	d02a      	beq.n	800a7fa <_dtoa_r+0xaa2>
 800a7a4:	9b03      	ldr	r3, [sp, #12]
 800a7a6:	2b00      	cmp	r3, #0
 800a7a8:	dd02      	ble.n	800a7b0 <_dtoa_r+0xa58>
 800a7aa:	9b02      	ldr	r3, [sp, #8]
 800a7ac:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800a7b0:	f88b a000 	strb.w	sl, [fp]
 800a7b4:	e775      	b.n	800a6a2 <_dtoa_r+0x94a>
 800a7b6:	4638      	mov	r0, r7
 800a7b8:	e7ba      	b.n	800a730 <_dtoa_r+0x9d8>
 800a7ba:	2201      	movs	r2, #1
 800a7bc:	e7e2      	b.n	800a784 <_dtoa_r+0xa2c>
 800a7be:	9b03      	ldr	r3, [sp, #12]
 800a7c0:	2b00      	cmp	r3, #0
 800a7c2:	db04      	blt.n	800a7ce <_dtoa_r+0xa76>
 800a7c4:	9906      	ldr	r1, [sp, #24]
 800a7c6:	430b      	orrs	r3, r1
 800a7c8:	9904      	ldr	r1, [sp, #16]
 800a7ca:	430b      	orrs	r3, r1
 800a7cc:	d122      	bne.n	800a814 <_dtoa_r+0xabc>
 800a7ce:	2a00      	cmp	r2, #0
 800a7d0:	ddee      	ble.n	800a7b0 <_dtoa_r+0xa58>
 800a7d2:	ee18 1a10 	vmov	r1, s16
 800a7d6:	2201      	movs	r2, #1
 800a7d8:	4620      	mov	r0, r4
 800a7da:	f000 fac9 	bl	800ad70 <__lshift>
 800a7de:	4631      	mov	r1, r6
 800a7e0:	ee08 0a10 	vmov	s16, r0
 800a7e4:	f000 fb34 	bl	800ae50 <__mcmp>
 800a7e8:	2800      	cmp	r0, #0
 800a7ea:	dc03      	bgt.n	800a7f4 <_dtoa_r+0xa9c>
 800a7ec:	d1e0      	bne.n	800a7b0 <_dtoa_r+0xa58>
 800a7ee:	f01a 0f01 	tst.w	sl, #1
 800a7f2:	d0dd      	beq.n	800a7b0 <_dtoa_r+0xa58>
 800a7f4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800a7f8:	d1d7      	bne.n	800a7aa <_dtoa_r+0xa52>
 800a7fa:	2339      	movs	r3, #57	; 0x39
 800a7fc:	f88b 3000 	strb.w	r3, [fp]
 800a800:	462b      	mov	r3, r5
 800a802:	461d      	mov	r5, r3
 800a804:	3b01      	subs	r3, #1
 800a806:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800a80a:	2a39      	cmp	r2, #57	; 0x39
 800a80c:	d071      	beq.n	800a8f2 <_dtoa_r+0xb9a>
 800a80e:	3201      	adds	r2, #1
 800a810:	701a      	strb	r2, [r3, #0]
 800a812:	e746      	b.n	800a6a2 <_dtoa_r+0x94a>
 800a814:	2a00      	cmp	r2, #0
 800a816:	dd07      	ble.n	800a828 <_dtoa_r+0xad0>
 800a818:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800a81c:	d0ed      	beq.n	800a7fa <_dtoa_r+0xaa2>
 800a81e:	f10a 0301 	add.w	r3, sl, #1
 800a822:	f88b 3000 	strb.w	r3, [fp]
 800a826:	e73c      	b.n	800a6a2 <_dtoa_r+0x94a>
 800a828:	9b05      	ldr	r3, [sp, #20]
 800a82a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800a82e:	4599      	cmp	r9, r3
 800a830:	d047      	beq.n	800a8c2 <_dtoa_r+0xb6a>
 800a832:	ee18 1a10 	vmov	r1, s16
 800a836:	2300      	movs	r3, #0
 800a838:	220a      	movs	r2, #10
 800a83a:	4620      	mov	r0, r4
 800a83c:	f000 f8e8 	bl	800aa10 <__multadd>
 800a840:	45b8      	cmp	r8, r7
 800a842:	ee08 0a10 	vmov	s16, r0
 800a846:	f04f 0300 	mov.w	r3, #0
 800a84a:	f04f 020a 	mov.w	r2, #10
 800a84e:	4641      	mov	r1, r8
 800a850:	4620      	mov	r0, r4
 800a852:	d106      	bne.n	800a862 <_dtoa_r+0xb0a>
 800a854:	f000 f8dc 	bl	800aa10 <__multadd>
 800a858:	4680      	mov	r8, r0
 800a85a:	4607      	mov	r7, r0
 800a85c:	f109 0901 	add.w	r9, r9, #1
 800a860:	e772      	b.n	800a748 <_dtoa_r+0x9f0>
 800a862:	f000 f8d5 	bl	800aa10 <__multadd>
 800a866:	4639      	mov	r1, r7
 800a868:	4680      	mov	r8, r0
 800a86a:	2300      	movs	r3, #0
 800a86c:	220a      	movs	r2, #10
 800a86e:	4620      	mov	r0, r4
 800a870:	f000 f8ce 	bl	800aa10 <__multadd>
 800a874:	4607      	mov	r7, r0
 800a876:	e7f1      	b.n	800a85c <_dtoa_r+0xb04>
 800a878:	9b03      	ldr	r3, [sp, #12]
 800a87a:	9302      	str	r3, [sp, #8]
 800a87c:	9d01      	ldr	r5, [sp, #4]
 800a87e:	ee18 0a10 	vmov	r0, s16
 800a882:	4631      	mov	r1, r6
 800a884:	f7ff f9dc 	bl	8009c40 <quorem>
 800a888:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800a88c:	9b01      	ldr	r3, [sp, #4]
 800a88e:	f805 ab01 	strb.w	sl, [r5], #1
 800a892:	1aea      	subs	r2, r5, r3
 800a894:	9b02      	ldr	r3, [sp, #8]
 800a896:	4293      	cmp	r3, r2
 800a898:	dd09      	ble.n	800a8ae <_dtoa_r+0xb56>
 800a89a:	ee18 1a10 	vmov	r1, s16
 800a89e:	2300      	movs	r3, #0
 800a8a0:	220a      	movs	r2, #10
 800a8a2:	4620      	mov	r0, r4
 800a8a4:	f000 f8b4 	bl	800aa10 <__multadd>
 800a8a8:	ee08 0a10 	vmov	s16, r0
 800a8ac:	e7e7      	b.n	800a87e <_dtoa_r+0xb26>
 800a8ae:	9b02      	ldr	r3, [sp, #8]
 800a8b0:	2b00      	cmp	r3, #0
 800a8b2:	bfc8      	it	gt
 800a8b4:	461d      	movgt	r5, r3
 800a8b6:	9b01      	ldr	r3, [sp, #4]
 800a8b8:	bfd8      	it	le
 800a8ba:	2501      	movle	r5, #1
 800a8bc:	441d      	add	r5, r3
 800a8be:	f04f 0800 	mov.w	r8, #0
 800a8c2:	ee18 1a10 	vmov	r1, s16
 800a8c6:	2201      	movs	r2, #1
 800a8c8:	4620      	mov	r0, r4
 800a8ca:	f000 fa51 	bl	800ad70 <__lshift>
 800a8ce:	4631      	mov	r1, r6
 800a8d0:	ee08 0a10 	vmov	s16, r0
 800a8d4:	f000 fabc 	bl	800ae50 <__mcmp>
 800a8d8:	2800      	cmp	r0, #0
 800a8da:	dc91      	bgt.n	800a800 <_dtoa_r+0xaa8>
 800a8dc:	d102      	bne.n	800a8e4 <_dtoa_r+0xb8c>
 800a8de:	f01a 0f01 	tst.w	sl, #1
 800a8e2:	d18d      	bne.n	800a800 <_dtoa_r+0xaa8>
 800a8e4:	462b      	mov	r3, r5
 800a8e6:	461d      	mov	r5, r3
 800a8e8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a8ec:	2a30      	cmp	r2, #48	; 0x30
 800a8ee:	d0fa      	beq.n	800a8e6 <_dtoa_r+0xb8e>
 800a8f0:	e6d7      	b.n	800a6a2 <_dtoa_r+0x94a>
 800a8f2:	9a01      	ldr	r2, [sp, #4]
 800a8f4:	429a      	cmp	r2, r3
 800a8f6:	d184      	bne.n	800a802 <_dtoa_r+0xaaa>
 800a8f8:	9b00      	ldr	r3, [sp, #0]
 800a8fa:	3301      	adds	r3, #1
 800a8fc:	9300      	str	r3, [sp, #0]
 800a8fe:	2331      	movs	r3, #49	; 0x31
 800a900:	7013      	strb	r3, [r2, #0]
 800a902:	e6ce      	b.n	800a6a2 <_dtoa_r+0x94a>
 800a904:	4b09      	ldr	r3, [pc, #36]	; (800a92c <_dtoa_r+0xbd4>)
 800a906:	f7ff ba95 	b.w	8009e34 <_dtoa_r+0xdc>
 800a90a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a90c:	2b00      	cmp	r3, #0
 800a90e:	f47f aa6e 	bne.w	8009dee <_dtoa_r+0x96>
 800a912:	4b07      	ldr	r3, [pc, #28]	; (800a930 <_dtoa_r+0xbd8>)
 800a914:	f7ff ba8e 	b.w	8009e34 <_dtoa_r+0xdc>
 800a918:	9b02      	ldr	r3, [sp, #8]
 800a91a:	2b00      	cmp	r3, #0
 800a91c:	dcae      	bgt.n	800a87c <_dtoa_r+0xb24>
 800a91e:	9b06      	ldr	r3, [sp, #24]
 800a920:	2b02      	cmp	r3, #2
 800a922:	f73f aea8 	bgt.w	800a676 <_dtoa_r+0x91e>
 800a926:	e7a9      	b.n	800a87c <_dtoa_r+0xb24>
 800a928:	0800c20f 	.word	0x0800c20f
 800a92c:	0800c16c 	.word	0x0800c16c
 800a930:	0800c190 	.word	0x0800c190

0800a934 <_localeconv_r>:
 800a934:	4800      	ldr	r0, [pc, #0]	; (800a938 <_localeconv_r+0x4>)
 800a936:	4770      	bx	lr
 800a938:	20000250 	.word	0x20000250

0800a93c <malloc>:
 800a93c:	4b02      	ldr	r3, [pc, #8]	; (800a948 <malloc+0xc>)
 800a93e:	4601      	mov	r1, r0
 800a940:	6818      	ldr	r0, [r3, #0]
 800a942:	f000 bc09 	b.w	800b158 <_malloc_r>
 800a946:	bf00      	nop
 800a948:	200000fc 	.word	0x200000fc

0800a94c <_Balloc>:
 800a94c:	b570      	push	{r4, r5, r6, lr}
 800a94e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a950:	4604      	mov	r4, r0
 800a952:	460d      	mov	r5, r1
 800a954:	b976      	cbnz	r6, 800a974 <_Balloc+0x28>
 800a956:	2010      	movs	r0, #16
 800a958:	f7ff fff0 	bl	800a93c <malloc>
 800a95c:	4602      	mov	r2, r0
 800a95e:	6260      	str	r0, [r4, #36]	; 0x24
 800a960:	b920      	cbnz	r0, 800a96c <_Balloc+0x20>
 800a962:	4b18      	ldr	r3, [pc, #96]	; (800a9c4 <_Balloc+0x78>)
 800a964:	4818      	ldr	r0, [pc, #96]	; (800a9c8 <_Balloc+0x7c>)
 800a966:	2166      	movs	r1, #102	; 0x66
 800a968:	f000 fdd6 	bl	800b518 <__assert_func>
 800a96c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a970:	6006      	str	r6, [r0, #0]
 800a972:	60c6      	str	r6, [r0, #12]
 800a974:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800a976:	68f3      	ldr	r3, [r6, #12]
 800a978:	b183      	cbz	r3, 800a99c <_Balloc+0x50>
 800a97a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a97c:	68db      	ldr	r3, [r3, #12]
 800a97e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a982:	b9b8      	cbnz	r0, 800a9b4 <_Balloc+0x68>
 800a984:	2101      	movs	r1, #1
 800a986:	fa01 f605 	lsl.w	r6, r1, r5
 800a98a:	1d72      	adds	r2, r6, #5
 800a98c:	0092      	lsls	r2, r2, #2
 800a98e:	4620      	mov	r0, r4
 800a990:	f000 fb60 	bl	800b054 <_calloc_r>
 800a994:	b160      	cbz	r0, 800a9b0 <_Balloc+0x64>
 800a996:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a99a:	e00e      	b.n	800a9ba <_Balloc+0x6e>
 800a99c:	2221      	movs	r2, #33	; 0x21
 800a99e:	2104      	movs	r1, #4
 800a9a0:	4620      	mov	r0, r4
 800a9a2:	f000 fb57 	bl	800b054 <_calloc_r>
 800a9a6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a9a8:	60f0      	str	r0, [r6, #12]
 800a9aa:	68db      	ldr	r3, [r3, #12]
 800a9ac:	2b00      	cmp	r3, #0
 800a9ae:	d1e4      	bne.n	800a97a <_Balloc+0x2e>
 800a9b0:	2000      	movs	r0, #0
 800a9b2:	bd70      	pop	{r4, r5, r6, pc}
 800a9b4:	6802      	ldr	r2, [r0, #0]
 800a9b6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a9ba:	2300      	movs	r3, #0
 800a9bc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a9c0:	e7f7      	b.n	800a9b2 <_Balloc+0x66>
 800a9c2:	bf00      	nop
 800a9c4:	0800c19d 	.word	0x0800c19d
 800a9c8:	0800c220 	.word	0x0800c220

0800a9cc <_Bfree>:
 800a9cc:	b570      	push	{r4, r5, r6, lr}
 800a9ce:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a9d0:	4605      	mov	r5, r0
 800a9d2:	460c      	mov	r4, r1
 800a9d4:	b976      	cbnz	r6, 800a9f4 <_Bfree+0x28>
 800a9d6:	2010      	movs	r0, #16
 800a9d8:	f7ff ffb0 	bl	800a93c <malloc>
 800a9dc:	4602      	mov	r2, r0
 800a9de:	6268      	str	r0, [r5, #36]	; 0x24
 800a9e0:	b920      	cbnz	r0, 800a9ec <_Bfree+0x20>
 800a9e2:	4b09      	ldr	r3, [pc, #36]	; (800aa08 <_Bfree+0x3c>)
 800a9e4:	4809      	ldr	r0, [pc, #36]	; (800aa0c <_Bfree+0x40>)
 800a9e6:	218a      	movs	r1, #138	; 0x8a
 800a9e8:	f000 fd96 	bl	800b518 <__assert_func>
 800a9ec:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a9f0:	6006      	str	r6, [r0, #0]
 800a9f2:	60c6      	str	r6, [r0, #12]
 800a9f4:	b13c      	cbz	r4, 800aa06 <_Bfree+0x3a>
 800a9f6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800a9f8:	6862      	ldr	r2, [r4, #4]
 800a9fa:	68db      	ldr	r3, [r3, #12]
 800a9fc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800aa00:	6021      	str	r1, [r4, #0]
 800aa02:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800aa06:	bd70      	pop	{r4, r5, r6, pc}
 800aa08:	0800c19d 	.word	0x0800c19d
 800aa0c:	0800c220 	.word	0x0800c220

0800aa10 <__multadd>:
 800aa10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aa14:	690d      	ldr	r5, [r1, #16]
 800aa16:	4607      	mov	r7, r0
 800aa18:	460c      	mov	r4, r1
 800aa1a:	461e      	mov	r6, r3
 800aa1c:	f101 0c14 	add.w	ip, r1, #20
 800aa20:	2000      	movs	r0, #0
 800aa22:	f8dc 3000 	ldr.w	r3, [ip]
 800aa26:	b299      	uxth	r1, r3
 800aa28:	fb02 6101 	mla	r1, r2, r1, r6
 800aa2c:	0c1e      	lsrs	r6, r3, #16
 800aa2e:	0c0b      	lsrs	r3, r1, #16
 800aa30:	fb02 3306 	mla	r3, r2, r6, r3
 800aa34:	b289      	uxth	r1, r1
 800aa36:	3001      	adds	r0, #1
 800aa38:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800aa3c:	4285      	cmp	r5, r0
 800aa3e:	f84c 1b04 	str.w	r1, [ip], #4
 800aa42:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800aa46:	dcec      	bgt.n	800aa22 <__multadd+0x12>
 800aa48:	b30e      	cbz	r6, 800aa8e <__multadd+0x7e>
 800aa4a:	68a3      	ldr	r3, [r4, #8]
 800aa4c:	42ab      	cmp	r3, r5
 800aa4e:	dc19      	bgt.n	800aa84 <__multadd+0x74>
 800aa50:	6861      	ldr	r1, [r4, #4]
 800aa52:	4638      	mov	r0, r7
 800aa54:	3101      	adds	r1, #1
 800aa56:	f7ff ff79 	bl	800a94c <_Balloc>
 800aa5a:	4680      	mov	r8, r0
 800aa5c:	b928      	cbnz	r0, 800aa6a <__multadd+0x5a>
 800aa5e:	4602      	mov	r2, r0
 800aa60:	4b0c      	ldr	r3, [pc, #48]	; (800aa94 <__multadd+0x84>)
 800aa62:	480d      	ldr	r0, [pc, #52]	; (800aa98 <__multadd+0x88>)
 800aa64:	21b5      	movs	r1, #181	; 0xb5
 800aa66:	f000 fd57 	bl	800b518 <__assert_func>
 800aa6a:	6922      	ldr	r2, [r4, #16]
 800aa6c:	3202      	adds	r2, #2
 800aa6e:	f104 010c 	add.w	r1, r4, #12
 800aa72:	0092      	lsls	r2, r2, #2
 800aa74:	300c      	adds	r0, #12
 800aa76:	f7fe fc43 	bl	8009300 <memcpy>
 800aa7a:	4621      	mov	r1, r4
 800aa7c:	4638      	mov	r0, r7
 800aa7e:	f7ff ffa5 	bl	800a9cc <_Bfree>
 800aa82:	4644      	mov	r4, r8
 800aa84:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800aa88:	3501      	adds	r5, #1
 800aa8a:	615e      	str	r6, [r3, #20]
 800aa8c:	6125      	str	r5, [r4, #16]
 800aa8e:	4620      	mov	r0, r4
 800aa90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aa94:	0800c20f 	.word	0x0800c20f
 800aa98:	0800c220 	.word	0x0800c220

0800aa9c <__hi0bits>:
 800aa9c:	0c03      	lsrs	r3, r0, #16
 800aa9e:	041b      	lsls	r3, r3, #16
 800aaa0:	b9d3      	cbnz	r3, 800aad8 <__hi0bits+0x3c>
 800aaa2:	0400      	lsls	r0, r0, #16
 800aaa4:	2310      	movs	r3, #16
 800aaa6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800aaaa:	bf04      	itt	eq
 800aaac:	0200      	lsleq	r0, r0, #8
 800aaae:	3308      	addeq	r3, #8
 800aab0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800aab4:	bf04      	itt	eq
 800aab6:	0100      	lsleq	r0, r0, #4
 800aab8:	3304      	addeq	r3, #4
 800aaba:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800aabe:	bf04      	itt	eq
 800aac0:	0080      	lsleq	r0, r0, #2
 800aac2:	3302      	addeq	r3, #2
 800aac4:	2800      	cmp	r0, #0
 800aac6:	db05      	blt.n	800aad4 <__hi0bits+0x38>
 800aac8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800aacc:	f103 0301 	add.w	r3, r3, #1
 800aad0:	bf08      	it	eq
 800aad2:	2320      	moveq	r3, #32
 800aad4:	4618      	mov	r0, r3
 800aad6:	4770      	bx	lr
 800aad8:	2300      	movs	r3, #0
 800aada:	e7e4      	b.n	800aaa6 <__hi0bits+0xa>

0800aadc <__lo0bits>:
 800aadc:	6803      	ldr	r3, [r0, #0]
 800aade:	f013 0207 	ands.w	r2, r3, #7
 800aae2:	4601      	mov	r1, r0
 800aae4:	d00b      	beq.n	800aafe <__lo0bits+0x22>
 800aae6:	07da      	lsls	r2, r3, #31
 800aae8:	d423      	bmi.n	800ab32 <__lo0bits+0x56>
 800aaea:	0798      	lsls	r0, r3, #30
 800aaec:	bf49      	itett	mi
 800aaee:	085b      	lsrmi	r3, r3, #1
 800aaf0:	089b      	lsrpl	r3, r3, #2
 800aaf2:	2001      	movmi	r0, #1
 800aaf4:	600b      	strmi	r3, [r1, #0]
 800aaf6:	bf5c      	itt	pl
 800aaf8:	600b      	strpl	r3, [r1, #0]
 800aafa:	2002      	movpl	r0, #2
 800aafc:	4770      	bx	lr
 800aafe:	b298      	uxth	r0, r3
 800ab00:	b9a8      	cbnz	r0, 800ab2e <__lo0bits+0x52>
 800ab02:	0c1b      	lsrs	r3, r3, #16
 800ab04:	2010      	movs	r0, #16
 800ab06:	b2da      	uxtb	r2, r3
 800ab08:	b90a      	cbnz	r2, 800ab0e <__lo0bits+0x32>
 800ab0a:	3008      	adds	r0, #8
 800ab0c:	0a1b      	lsrs	r3, r3, #8
 800ab0e:	071a      	lsls	r2, r3, #28
 800ab10:	bf04      	itt	eq
 800ab12:	091b      	lsreq	r3, r3, #4
 800ab14:	3004      	addeq	r0, #4
 800ab16:	079a      	lsls	r2, r3, #30
 800ab18:	bf04      	itt	eq
 800ab1a:	089b      	lsreq	r3, r3, #2
 800ab1c:	3002      	addeq	r0, #2
 800ab1e:	07da      	lsls	r2, r3, #31
 800ab20:	d403      	bmi.n	800ab2a <__lo0bits+0x4e>
 800ab22:	085b      	lsrs	r3, r3, #1
 800ab24:	f100 0001 	add.w	r0, r0, #1
 800ab28:	d005      	beq.n	800ab36 <__lo0bits+0x5a>
 800ab2a:	600b      	str	r3, [r1, #0]
 800ab2c:	4770      	bx	lr
 800ab2e:	4610      	mov	r0, r2
 800ab30:	e7e9      	b.n	800ab06 <__lo0bits+0x2a>
 800ab32:	2000      	movs	r0, #0
 800ab34:	4770      	bx	lr
 800ab36:	2020      	movs	r0, #32
 800ab38:	4770      	bx	lr
	...

0800ab3c <__i2b>:
 800ab3c:	b510      	push	{r4, lr}
 800ab3e:	460c      	mov	r4, r1
 800ab40:	2101      	movs	r1, #1
 800ab42:	f7ff ff03 	bl	800a94c <_Balloc>
 800ab46:	4602      	mov	r2, r0
 800ab48:	b928      	cbnz	r0, 800ab56 <__i2b+0x1a>
 800ab4a:	4b05      	ldr	r3, [pc, #20]	; (800ab60 <__i2b+0x24>)
 800ab4c:	4805      	ldr	r0, [pc, #20]	; (800ab64 <__i2b+0x28>)
 800ab4e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800ab52:	f000 fce1 	bl	800b518 <__assert_func>
 800ab56:	2301      	movs	r3, #1
 800ab58:	6144      	str	r4, [r0, #20]
 800ab5a:	6103      	str	r3, [r0, #16]
 800ab5c:	bd10      	pop	{r4, pc}
 800ab5e:	bf00      	nop
 800ab60:	0800c20f 	.word	0x0800c20f
 800ab64:	0800c220 	.word	0x0800c220

0800ab68 <__multiply>:
 800ab68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab6c:	4691      	mov	r9, r2
 800ab6e:	690a      	ldr	r2, [r1, #16]
 800ab70:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800ab74:	429a      	cmp	r2, r3
 800ab76:	bfb8      	it	lt
 800ab78:	460b      	movlt	r3, r1
 800ab7a:	460c      	mov	r4, r1
 800ab7c:	bfbc      	itt	lt
 800ab7e:	464c      	movlt	r4, r9
 800ab80:	4699      	movlt	r9, r3
 800ab82:	6927      	ldr	r7, [r4, #16]
 800ab84:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800ab88:	68a3      	ldr	r3, [r4, #8]
 800ab8a:	6861      	ldr	r1, [r4, #4]
 800ab8c:	eb07 060a 	add.w	r6, r7, sl
 800ab90:	42b3      	cmp	r3, r6
 800ab92:	b085      	sub	sp, #20
 800ab94:	bfb8      	it	lt
 800ab96:	3101      	addlt	r1, #1
 800ab98:	f7ff fed8 	bl	800a94c <_Balloc>
 800ab9c:	b930      	cbnz	r0, 800abac <__multiply+0x44>
 800ab9e:	4602      	mov	r2, r0
 800aba0:	4b44      	ldr	r3, [pc, #272]	; (800acb4 <__multiply+0x14c>)
 800aba2:	4845      	ldr	r0, [pc, #276]	; (800acb8 <__multiply+0x150>)
 800aba4:	f240 115d 	movw	r1, #349	; 0x15d
 800aba8:	f000 fcb6 	bl	800b518 <__assert_func>
 800abac:	f100 0514 	add.w	r5, r0, #20
 800abb0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800abb4:	462b      	mov	r3, r5
 800abb6:	2200      	movs	r2, #0
 800abb8:	4543      	cmp	r3, r8
 800abba:	d321      	bcc.n	800ac00 <__multiply+0x98>
 800abbc:	f104 0314 	add.w	r3, r4, #20
 800abc0:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800abc4:	f109 0314 	add.w	r3, r9, #20
 800abc8:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800abcc:	9202      	str	r2, [sp, #8]
 800abce:	1b3a      	subs	r2, r7, r4
 800abd0:	3a15      	subs	r2, #21
 800abd2:	f022 0203 	bic.w	r2, r2, #3
 800abd6:	3204      	adds	r2, #4
 800abd8:	f104 0115 	add.w	r1, r4, #21
 800abdc:	428f      	cmp	r7, r1
 800abde:	bf38      	it	cc
 800abe0:	2204      	movcc	r2, #4
 800abe2:	9201      	str	r2, [sp, #4]
 800abe4:	9a02      	ldr	r2, [sp, #8]
 800abe6:	9303      	str	r3, [sp, #12]
 800abe8:	429a      	cmp	r2, r3
 800abea:	d80c      	bhi.n	800ac06 <__multiply+0x9e>
 800abec:	2e00      	cmp	r6, #0
 800abee:	dd03      	ble.n	800abf8 <__multiply+0x90>
 800abf0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800abf4:	2b00      	cmp	r3, #0
 800abf6:	d05a      	beq.n	800acae <__multiply+0x146>
 800abf8:	6106      	str	r6, [r0, #16]
 800abfa:	b005      	add	sp, #20
 800abfc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac00:	f843 2b04 	str.w	r2, [r3], #4
 800ac04:	e7d8      	b.n	800abb8 <__multiply+0x50>
 800ac06:	f8b3 a000 	ldrh.w	sl, [r3]
 800ac0a:	f1ba 0f00 	cmp.w	sl, #0
 800ac0e:	d024      	beq.n	800ac5a <__multiply+0xf2>
 800ac10:	f104 0e14 	add.w	lr, r4, #20
 800ac14:	46a9      	mov	r9, r5
 800ac16:	f04f 0c00 	mov.w	ip, #0
 800ac1a:	f85e 2b04 	ldr.w	r2, [lr], #4
 800ac1e:	f8d9 1000 	ldr.w	r1, [r9]
 800ac22:	fa1f fb82 	uxth.w	fp, r2
 800ac26:	b289      	uxth	r1, r1
 800ac28:	fb0a 110b 	mla	r1, sl, fp, r1
 800ac2c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800ac30:	f8d9 2000 	ldr.w	r2, [r9]
 800ac34:	4461      	add	r1, ip
 800ac36:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800ac3a:	fb0a c20b 	mla	r2, sl, fp, ip
 800ac3e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800ac42:	b289      	uxth	r1, r1
 800ac44:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800ac48:	4577      	cmp	r7, lr
 800ac4a:	f849 1b04 	str.w	r1, [r9], #4
 800ac4e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800ac52:	d8e2      	bhi.n	800ac1a <__multiply+0xb2>
 800ac54:	9a01      	ldr	r2, [sp, #4]
 800ac56:	f845 c002 	str.w	ip, [r5, r2]
 800ac5a:	9a03      	ldr	r2, [sp, #12]
 800ac5c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800ac60:	3304      	adds	r3, #4
 800ac62:	f1b9 0f00 	cmp.w	r9, #0
 800ac66:	d020      	beq.n	800acaa <__multiply+0x142>
 800ac68:	6829      	ldr	r1, [r5, #0]
 800ac6a:	f104 0c14 	add.w	ip, r4, #20
 800ac6e:	46ae      	mov	lr, r5
 800ac70:	f04f 0a00 	mov.w	sl, #0
 800ac74:	f8bc b000 	ldrh.w	fp, [ip]
 800ac78:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800ac7c:	fb09 220b 	mla	r2, r9, fp, r2
 800ac80:	4492      	add	sl, r2
 800ac82:	b289      	uxth	r1, r1
 800ac84:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800ac88:	f84e 1b04 	str.w	r1, [lr], #4
 800ac8c:	f85c 2b04 	ldr.w	r2, [ip], #4
 800ac90:	f8be 1000 	ldrh.w	r1, [lr]
 800ac94:	0c12      	lsrs	r2, r2, #16
 800ac96:	fb09 1102 	mla	r1, r9, r2, r1
 800ac9a:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800ac9e:	4567      	cmp	r7, ip
 800aca0:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800aca4:	d8e6      	bhi.n	800ac74 <__multiply+0x10c>
 800aca6:	9a01      	ldr	r2, [sp, #4]
 800aca8:	50a9      	str	r1, [r5, r2]
 800acaa:	3504      	adds	r5, #4
 800acac:	e79a      	b.n	800abe4 <__multiply+0x7c>
 800acae:	3e01      	subs	r6, #1
 800acb0:	e79c      	b.n	800abec <__multiply+0x84>
 800acb2:	bf00      	nop
 800acb4:	0800c20f 	.word	0x0800c20f
 800acb8:	0800c220 	.word	0x0800c220

0800acbc <__pow5mult>:
 800acbc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800acc0:	4615      	mov	r5, r2
 800acc2:	f012 0203 	ands.w	r2, r2, #3
 800acc6:	4606      	mov	r6, r0
 800acc8:	460f      	mov	r7, r1
 800acca:	d007      	beq.n	800acdc <__pow5mult+0x20>
 800accc:	4c25      	ldr	r4, [pc, #148]	; (800ad64 <__pow5mult+0xa8>)
 800acce:	3a01      	subs	r2, #1
 800acd0:	2300      	movs	r3, #0
 800acd2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800acd6:	f7ff fe9b 	bl	800aa10 <__multadd>
 800acda:	4607      	mov	r7, r0
 800acdc:	10ad      	asrs	r5, r5, #2
 800acde:	d03d      	beq.n	800ad5c <__pow5mult+0xa0>
 800ace0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800ace2:	b97c      	cbnz	r4, 800ad04 <__pow5mult+0x48>
 800ace4:	2010      	movs	r0, #16
 800ace6:	f7ff fe29 	bl	800a93c <malloc>
 800acea:	4602      	mov	r2, r0
 800acec:	6270      	str	r0, [r6, #36]	; 0x24
 800acee:	b928      	cbnz	r0, 800acfc <__pow5mult+0x40>
 800acf0:	4b1d      	ldr	r3, [pc, #116]	; (800ad68 <__pow5mult+0xac>)
 800acf2:	481e      	ldr	r0, [pc, #120]	; (800ad6c <__pow5mult+0xb0>)
 800acf4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800acf8:	f000 fc0e 	bl	800b518 <__assert_func>
 800acfc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ad00:	6004      	str	r4, [r0, #0]
 800ad02:	60c4      	str	r4, [r0, #12]
 800ad04:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800ad08:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ad0c:	b94c      	cbnz	r4, 800ad22 <__pow5mult+0x66>
 800ad0e:	f240 2171 	movw	r1, #625	; 0x271
 800ad12:	4630      	mov	r0, r6
 800ad14:	f7ff ff12 	bl	800ab3c <__i2b>
 800ad18:	2300      	movs	r3, #0
 800ad1a:	f8c8 0008 	str.w	r0, [r8, #8]
 800ad1e:	4604      	mov	r4, r0
 800ad20:	6003      	str	r3, [r0, #0]
 800ad22:	f04f 0900 	mov.w	r9, #0
 800ad26:	07eb      	lsls	r3, r5, #31
 800ad28:	d50a      	bpl.n	800ad40 <__pow5mult+0x84>
 800ad2a:	4639      	mov	r1, r7
 800ad2c:	4622      	mov	r2, r4
 800ad2e:	4630      	mov	r0, r6
 800ad30:	f7ff ff1a 	bl	800ab68 <__multiply>
 800ad34:	4639      	mov	r1, r7
 800ad36:	4680      	mov	r8, r0
 800ad38:	4630      	mov	r0, r6
 800ad3a:	f7ff fe47 	bl	800a9cc <_Bfree>
 800ad3e:	4647      	mov	r7, r8
 800ad40:	106d      	asrs	r5, r5, #1
 800ad42:	d00b      	beq.n	800ad5c <__pow5mult+0xa0>
 800ad44:	6820      	ldr	r0, [r4, #0]
 800ad46:	b938      	cbnz	r0, 800ad58 <__pow5mult+0x9c>
 800ad48:	4622      	mov	r2, r4
 800ad4a:	4621      	mov	r1, r4
 800ad4c:	4630      	mov	r0, r6
 800ad4e:	f7ff ff0b 	bl	800ab68 <__multiply>
 800ad52:	6020      	str	r0, [r4, #0]
 800ad54:	f8c0 9000 	str.w	r9, [r0]
 800ad58:	4604      	mov	r4, r0
 800ad5a:	e7e4      	b.n	800ad26 <__pow5mult+0x6a>
 800ad5c:	4638      	mov	r0, r7
 800ad5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ad62:	bf00      	nop
 800ad64:	0800c370 	.word	0x0800c370
 800ad68:	0800c19d 	.word	0x0800c19d
 800ad6c:	0800c220 	.word	0x0800c220

0800ad70 <__lshift>:
 800ad70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ad74:	460c      	mov	r4, r1
 800ad76:	6849      	ldr	r1, [r1, #4]
 800ad78:	6923      	ldr	r3, [r4, #16]
 800ad7a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ad7e:	68a3      	ldr	r3, [r4, #8]
 800ad80:	4607      	mov	r7, r0
 800ad82:	4691      	mov	r9, r2
 800ad84:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ad88:	f108 0601 	add.w	r6, r8, #1
 800ad8c:	42b3      	cmp	r3, r6
 800ad8e:	db0b      	blt.n	800ada8 <__lshift+0x38>
 800ad90:	4638      	mov	r0, r7
 800ad92:	f7ff fddb 	bl	800a94c <_Balloc>
 800ad96:	4605      	mov	r5, r0
 800ad98:	b948      	cbnz	r0, 800adae <__lshift+0x3e>
 800ad9a:	4602      	mov	r2, r0
 800ad9c:	4b2a      	ldr	r3, [pc, #168]	; (800ae48 <__lshift+0xd8>)
 800ad9e:	482b      	ldr	r0, [pc, #172]	; (800ae4c <__lshift+0xdc>)
 800ada0:	f240 11d9 	movw	r1, #473	; 0x1d9
 800ada4:	f000 fbb8 	bl	800b518 <__assert_func>
 800ada8:	3101      	adds	r1, #1
 800adaa:	005b      	lsls	r3, r3, #1
 800adac:	e7ee      	b.n	800ad8c <__lshift+0x1c>
 800adae:	2300      	movs	r3, #0
 800adb0:	f100 0114 	add.w	r1, r0, #20
 800adb4:	f100 0210 	add.w	r2, r0, #16
 800adb8:	4618      	mov	r0, r3
 800adba:	4553      	cmp	r3, sl
 800adbc:	db37      	blt.n	800ae2e <__lshift+0xbe>
 800adbe:	6920      	ldr	r0, [r4, #16]
 800adc0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800adc4:	f104 0314 	add.w	r3, r4, #20
 800adc8:	f019 091f 	ands.w	r9, r9, #31
 800adcc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800add0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800add4:	d02f      	beq.n	800ae36 <__lshift+0xc6>
 800add6:	f1c9 0e20 	rsb	lr, r9, #32
 800adda:	468a      	mov	sl, r1
 800addc:	f04f 0c00 	mov.w	ip, #0
 800ade0:	681a      	ldr	r2, [r3, #0]
 800ade2:	fa02 f209 	lsl.w	r2, r2, r9
 800ade6:	ea42 020c 	orr.w	r2, r2, ip
 800adea:	f84a 2b04 	str.w	r2, [sl], #4
 800adee:	f853 2b04 	ldr.w	r2, [r3], #4
 800adf2:	4298      	cmp	r0, r3
 800adf4:	fa22 fc0e 	lsr.w	ip, r2, lr
 800adf8:	d8f2      	bhi.n	800ade0 <__lshift+0x70>
 800adfa:	1b03      	subs	r3, r0, r4
 800adfc:	3b15      	subs	r3, #21
 800adfe:	f023 0303 	bic.w	r3, r3, #3
 800ae02:	3304      	adds	r3, #4
 800ae04:	f104 0215 	add.w	r2, r4, #21
 800ae08:	4290      	cmp	r0, r2
 800ae0a:	bf38      	it	cc
 800ae0c:	2304      	movcc	r3, #4
 800ae0e:	f841 c003 	str.w	ip, [r1, r3]
 800ae12:	f1bc 0f00 	cmp.w	ip, #0
 800ae16:	d001      	beq.n	800ae1c <__lshift+0xac>
 800ae18:	f108 0602 	add.w	r6, r8, #2
 800ae1c:	3e01      	subs	r6, #1
 800ae1e:	4638      	mov	r0, r7
 800ae20:	612e      	str	r6, [r5, #16]
 800ae22:	4621      	mov	r1, r4
 800ae24:	f7ff fdd2 	bl	800a9cc <_Bfree>
 800ae28:	4628      	mov	r0, r5
 800ae2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ae2e:	f842 0f04 	str.w	r0, [r2, #4]!
 800ae32:	3301      	adds	r3, #1
 800ae34:	e7c1      	b.n	800adba <__lshift+0x4a>
 800ae36:	3904      	subs	r1, #4
 800ae38:	f853 2b04 	ldr.w	r2, [r3], #4
 800ae3c:	f841 2f04 	str.w	r2, [r1, #4]!
 800ae40:	4298      	cmp	r0, r3
 800ae42:	d8f9      	bhi.n	800ae38 <__lshift+0xc8>
 800ae44:	e7ea      	b.n	800ae1c <__lshift+0xac>
 800ae46:	bf00      	nop
 800ae48:	0800c20f 	.word	0x0800c20f
 800ae4c:	0800c220 	.word	0x0800c220

0800ae50 <__mcmp>:
 800ae50:	b530      	push	{r4, r5, lr}
 800ae52:	6902      	ldr	r2, [r0, #16]
 800ae54:	690c      	ldr	r4, [r1, #16]
 800ae56:	1b12      	subs	r2, r2, r4
 800ae58:	d10e      	bne.n	800ae78 <__mcmp+0x28>
 800ae5a:	f100 0314 	add.w	r3, r0, #20
 800ae5e:	3114      	adds	r1, #20
 800ae60:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800ae64:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800ae68:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800ae6c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800ae70:	42a5      	cmp	r5, r4
 800ae72:	d003      	beq.n	800ae7c <__mcmp+0x2c>
 800ae74:	d305      	bcc.n	800ae82 <__mcmp+0x32>
 800ae76:	2201      	movs	r2, #1
 800ae78:	4610      	mov	r0, r2
 800ae7a:	bd30      	pop	{r4, r5, pc}
 800ae7c:	4283      	cmp	r3, r0
 800ae7e:	d3f3      	bcc.n	800ae68 <__mcmp+0x18>
 800ae80:	e7fa      	b.n	800ae78 <__mcmp+0x28>
 800ae82:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800ae86:	e7f7      	b.n	800ae78 <__mcmp+0x28>

0800ae88 <__mdiff>:
 800ae88:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae8c:	460c      	mov	r4, r1
 800ae8e:	4606      	mov	r6, r0
 800ae90:	4611      	mov	r1, r2
 800ae92:	4620      	mov	r0, r4
 800ae94:	4690      	mov	r8, r2
 800ae96:	f7ff ffdb 	bl	800ae50 <__mcmp>
 800ae9a:	1e05      	subs	r5, r0, #0
 800ae9c:	d110      	bne.n	800aec0 <__mdiff+0x38>
 800ae9e:	4629      	mov	r1, r5
 800aea0:	4630      	mov	r0, r6
 800aea2:	f7ff fd53 	bl	800a94c <_Balloc>
 800aea6:	b930      	cbnz	r0, 800aeb6 <__mdiff+0x2e>
 800aea8:	4b3a      	ldr	r3, [pc, #232]	; (800af94 <__mdiff+0x10c>)
 800aeaa:	4602      	mov	r2, r0
 800aeac:	f240 2132 	movw	r1, #562	; 0x232
 800aeb0:	4839      	ldr	r0, [pc, #228]	; (800af98 <__mdiff+0x110>)
 800aeb2:	f000 fb31 	bl	800b518 <__assert_func>
 800aeb6:	2301      	movs	r3, #1
 800aeb8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800aebc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aec0:	bfa4      	itt	ge
 800aec2:	4643      	movge	r3, r8
 800aec4:	46a0      	movge	r8, r4
 800aec6:	4630      	mov	r0, r6
 800aec8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800aecc:	bfa6      	itte	ge
 800aece:	461c      	movge	r4, r3
 800aed0:	2500      	movge	r5, #0
 800aed2:	2501      	movlt	r5, #1
 800aed4:	f7ff fd3a 	bl	800a94c <_Balloc>
 800aed8:	b920      	cbnz	r0, 800aee4 <__mdiff+0x5c>
 800aeda:	4b2e      	ldr	r3, [pc, #184]	; (800af94 <__mdiff+0x10c>)
 800aedc:	4602      	mov	r2, r0
 800aede:	f44f 7110 	mov.w	r1, #576	; 0x240
 800aee2:	e7e5      	b.n	800aeb0 <__mdiff+0x28>
 800aee4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800aee8:	6926      	ldr	r6, [r4, #16]
 800aeea:	60c5      	str	r5, [r0, #12]
 800aeec:	f104 0914 	add.w	r9, r4, #20
 800aef0:	f108 0514 	add.w	r5, r8, #20
 800aef4:	f100 0e14 	add.w	lr, r0, #20
 800aef8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800aefc:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800af00:	f108 0210 	add.w	r2, r8, #16
 800af04:	46f2      	mov	sl, lr
 800af06:	2100      	movs	r1, #0
 800af08:	f859 3b04 	ldr.w	r3, [r9], #4
 800af0c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800af10:	fa1f f883 	uxth.w	r8, r3
 800af14:	fa11 f18b 	uxtah	r1, r1, fp
 800af18:	0c1b      	lsrs	r3, r3, #16
 800af1a:	eba1 0808 	sub.w	r8, r1, r8
 800af1e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800af22:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800af26:	fa1f f888 	uxth.w	r8, r8
 800af2a:	1419      	asrs	r1, r3, #16
 800af2c:	454e      	cmp	r6, r9
 800af2e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800af32:	f84a 3b04 	str.w	r3, [sl], #4
 800af36:	d8e7      	bhi.n	800af08 <__mdiff+0x80>
 800af38:	1b33      	subs	r3, r6, r4
 800af3a:	3b15      	subs	r3, #21
 800af3c:	f023 0303 	bic.w	r3, r3, #3
 800af40:	3304      	adds	r3, #4
 800af42:	3415      	adds	r4, #21
 800af44:	42a6      	cmp	r6, r4
 800af46:	bf38      	it	cc
 800af48:	2304      	movcc	r3, #4
 800af4a:	441d      	add	r5, r3
 800af4c:	4473      	add	r3, lr
 800af4e:	469e      	mov	lr, r3
 800af50:	462e      	mov	r6, r5
 800af52:	4566      	cmp	r6, ip
 800af54:	d30e      	bcc.n	800af74 <__mdiff+0xec>
 800af56:	f10c 0203 	add.w	r2, ip, #3
 800af5a:	1b52      	subs	r2, r2, r5
 800af5c:	f022 0203 	bic.w	r2, r2, #3
 800af60:	3d03      	subs	r5, #3
 800af62:	45ac      	cmp	ip, r5
 800af64:	bf38      	it	cc
 800af66:	2200      	movcc	r2, #0
 800af68:	441a      	add	r2, r3
 800af6a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800af6e:	b17b      	cbz	r3, 800af90 <__mdiff+0x108>
 800af70:	6107      	str	r7, [r0, #16]
 800af72:	e7a3      	b.n	800aebc <__mdiff+0x34>
 800af74:	f856 8b04 	ldr.w	r8, [r6], #4
 800af78:	fa11 f288 	uxtah	r2, r1, r8
 800af7c:	1414      	asrs	r4, r2, #16
 800af7e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800af82:	b292      	uxth	r2, r2
 800af84:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800af88:	f84e 2b04 	str.w	r2, [lr], #4
 800af8c:	1421      	asrs	r1, r4, #16
 800af8e:	e7e0      	b.n	800af52 <__mdiff+0xca>
 800af90:	3f01      	subs	r7, #1
 800af92:	e7ea      	b.n	800af6a <__mdiff+0xe2>
 800af94:	0800c20f 	.word	0x0800c20f
 800af98:	0800c220 	.word	0x0800c220

0800af9c <__d2b>:
 800af9c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800afa0:	4689      	mov	r9, r1
 800afa2:	2101      	movs	r1, #1
 800afa4:	ec57 6b10 	vmov	r6, r7, d0
 800afa8:	4690      	mov	r8, r2
 800afaa:	f7ff fccf 	bl	800a94c <_Balloc>
 800afae:	4604      	mov	r4, r0
 800afb0:	b930      	cbnz	r0, 800afc0 <__d2b+0x24>
 800afb2:	4602      	mov	r2, r0
 800afb4:	4b25      	ldr	r3, [pc, #148]	; (800b04c <__d2b+0xb0>)
 800afb6:	4826      	ldr	r0, [pc, #152]	; (800b050 <__d2b+0xb4>)
 800afb8:	f240 310a 	movw	r1, #778	; 0x30a
 800afbc:	f000 faac 	bl	800b518 <__assert_func>
 800afc0:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800afc4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800afc8:	bb35      	cbnz	r5, 800b018 <__d2b+0x7c>
 800afca:	2e00      	cmp	r6, #0
 800afcc:	9301      	str	r3, [sp, #4]
 800afce:	d028      	beq.n	800b022 <__d2b+0x86>
 800afd0:	4668      	mov	r0, sp
 800afd2:	9600      	str	r6, [sp, #0]
 800afd4:	f7ff fd82 	bl	800aadc <__lo0bits>
 800afd8:	9900      	ldr	r1, [sp, #0]
 800afda:	b300      	cbz	r0, 800b01e <__d2b+0x82>
 800afdc:	9a01      	ldr	r2, [sp, #4]
 800afde:	f1c0 0320 	rsb	r3, r0, #32
 800afe2:	fa02 f303 	lsl.w	r3, r2, r3
 800afe6:	430b      	orrs	r3, r1
 800afe8:	40c2      	lsrs	r2, r0
 800afea:	6163      	str	r3, [r4, #20]
 800afec:	9201      	str	r2, [sp, #4]
 800afee:	9b01      	ldr	r3, [sp, #4]
 800aff0:	61a3      	str	r3, [r4, #24]
 800aff2:	2b00      	cmp	r3, #0
 800aff4:	bf14      	ite	ne
 800aff6:	2202      	movne	r2, #2
 800aff8:	2201      	moveq	r2, #1
 800affa:	6122      	str	r2, [r4, #16]
 800affc:	b1d5      	cbz	r5, 800b034 <__d2b+0x98>
 800affe:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800b002:	4405      	add	r5, r0
 800b004:	f8c9 5000 	str.w	r5, [r9]
 800b008:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b00c:	f8c8 0000 	str.w	r0, [r8]
 800b010:	4620      	mov	r0, r4
 800b012:	b003      	add	sp, #12
 800b014:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b018:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b01c:	e7d5      	b.n	800afca <__d2b+0x2e>
 800b01e:	6161      	str	r1, [r4, #20]
 800b020:	e7e5      	b.n	800afee <__d2b+0x52>
 800b022:	a801      	add	r0, sp, #4
 800b024:	f7ff fd5a 	bl	800aadc <__lo0bits>
 800b028:	9b01      	ldr	r3, [sp, #4]
 800b02a:	6163      	str	r3, [r4, #20]
 800b02c:	2201      	movs	r2, #1
 800b02e:	6122      	str	r2, [r4, #16]
 800b030:	3020      	adds	r0, #32
 800b032:	e7e3      	b.n	800affc <__d2b+0x60>
 800b034:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b038:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b03c:	f8c9 0000 	str.w	r0, [r9]
 800b040:	6918      	ldr	r0, [r3, #16]
 800b042:	f7ff fd2b 	bl	800aa9c <__hi0bits>
 800b046:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b04a:	e7df      	b.n	800b00c <__d2b+0x70>
 800b04c:	0800c20f 	.word	0x0800c20f
 800b050:	0800c220 	.word	0x0800c220

0800b054 <_calloc_r>:
 800b054:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b056:	fba1 2402 	umull	r2, r4, r1, r2
 800b05a:	b94c      	cbnz	r4, 800b070 <_calloc_r+0x1c>
 800b05c:	4611      	mov	r1, r2
 800b05e:	9201      	str	r2, [sp, #4]
 800b060:	f000 f87a 	bl	800b158 <_malloc_r>
 800b064:	9a01      	ldr	r2, [sp, #4]
 800b066:	4605      	mov	r5, r0
 800b068:	b930      	cbnz	r0, 800b078 <_calloc_r+0x24>
 800b06a:	4628      	mov	r0, r5
 800b06c:	b003      	add	sp, #12
 800b06e:	bd30      	pop	{r4, r5, pc}
 800b070:	220c      	movs	r2, #12
 800b072:	6002      	str	r2, [r0, #0]
 800b074:	2500      	movs	r5, #0
 800b076:	e7f8      	b.n	800b06a <_calloc_r+0x16>
 800b078:	4621      	mov	r1, r4
 800b07a:	f7fe f94f 	bl	800931c <memset>
 800b07e:	e7f4      	b.n	800b06a <_calloc_r+0x16>

0800b080 <_free_r>:
 800b080:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b082:	2900      	cmp	r1, #0
 800b084:	d044      	beq.n	800b110 <_free_r+0x90>
 800b086:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b08a:	9001      	str	r0, [sp, #4]
 800b08c:	2b00      	cmp	r3, #0
 800b08e:	f1a1 0404 	sub.w	r4, r1, #4
 800b092:	bfb8      	it	lt
 800b094:	18e4      	addlt	r4, r4, r3
 800b096:	f000 fa9b 	bl	800b5d0 <__malloc_lock>
 800b09a:	4a1e      	ldr	r2, [pc, #120]	; (800b114 <_free_r+0x94>)
 800b09c:	9801      	ldr	r0, [sp, #4]
 800b09e:	6813      	ldr	r3, [r2, #0]
 800b0a0:	b933      	cbnz	r3, 800b0b0 <_free_r+0x30>
 800b0a2:	6063      	str	r3, [r4, #4]
 800b0a4:	6014      	str	r4, [r2, #0]
 800b0a6:	b003      	add	sp, #12
 800b0a8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b0ac:	f000 ba96 	b.w	800b5dc <__malloc_unlock>
 800b0b0:	42a3      	cmp	r3, r4
 800b0b2:	d908      	bls.n	800b0c6 <_free_r+0x46>
 800b0b4:	6825      	ldr	r5, [r4, #0]
 800b0b6:	1961      	adds	r1, r4, r5
 800b0b8:	428b      	cmp	r3, r1
 800b0ba:	bf01      	itttt	eq
 800b0bc:	6819      	ldreq	r1, [r3, #0]
 800b0be:	685b      	ldreq	r3, [r3, #4]
 800b0c0:	1949      	addeq	r1, r1, r5
 800b0c2:	6021      	streq	r1, [r4, #0]
 800b0c4:	e7ed      	b.n	800b0a2 <_free_r+0x22>
 800b0c6:	461a      	mov	r2, r3
 800b0c8:	685b      	ldr	r3, [r3, #4]
 800b0ca:	b10b      	cbz	r3, 800b0d0 <_free_r+0x50>
 800b0cc:	42a3      	cmp	r3, r4
 800b0ce:	d9fa      	bls.n	800b0c6 <_free_r+0x46>
 800b0d0:	6811      	ldr	r1, [r2, #0]
 800b0d2:	1855      	adds	r5, r2, r1
 800b0d4:	42a5      	cmp	r5, r4
 800b0d6:	d10b      	bne.n	800b0f0 <_free_r+0x70>
 800b0d8:	6824      	ldr	r4, [r4, #0]
 800b0da:	4421      	add	r1, r4
 800b0dc:	1854      	adds	r4, r2, r1
 800b0de:	42a3      	cmp	r3, r4
 800b0e0:	6011      	str	r1, [r2, #0]
 800b0e2:	d1e0      	bne.n	800b0a6 <_free_r+0x26>
 800b0e4:	681c      	ldr	r4, [r3, #0]
 800b0e6:	685b      	ldr	r3, [r3, #4]
 800b0e8:	6053      	str	r3, [r2, #4]
 800b0ea:	4421      	add	r1, r4
 800b0ec:	6011      	str	r1, [r2, #0]
 800b0ee:	e7da      	b.n	800b0a6 <_free_r+0x26>
 800b0f0:	d902      	bls.n	800b0f8 <_free_r+0x78>
 800b0f2:	230c      	movs	r3, #12
 800b0f4:	6003      	str	r3, [r0, #0]
 800b0f6:	e7d6      	b.n	800b0a6 <_free_r+0x26>
 800b0f8:	6825      	ldr	r5, [r4, #0]
 800b0fa:	1961      	adds	r1, r4, r5
 800b0fc:	428b      	cmp	r3, r1
 800b0fe:	bf04      	itt	eq
 800b100:	6819      	ldreq	r1, [r3, #0]
 800b102:	685b      	ldreq	r3, [r3, #4]
 800b104:	6063      	str	r3, [r4, #4]
 800b106:	bf04      	itt	eq
 800b108:	1949      	addeq	r1, r1, r5
 800b10a:	6021      	streq	r1, [r4, #0]
 800b10c:	6054      	str	r4, [r2, #4]
 800b10e:	e7ca      	b.n	800b0a6 <_free_r+0x26>
 800b110:	b003      	add	sp, #12
 800b112:	bd30      	pop	{r4, r5, pc}
 800b114:	20002094 	.word	0x20002094

0800b118 <sbrk_aligned>:
 800b118:	b570      	push	{r4, r5, r6, lr}
 800b11a:	4e0e      	ldr	r6, [pc, #56]	; (800b154 <sbrk_aligned+0x3c>)
 800b11c:	460c      	mov	r4, r1
 800b11e:	6831      	ldr	r1, [r6, #0]
 800b120:	4605      	mov	r5, r0
 800b122:	b911      	cbnz	r1, 800b12a <sbrk_aligned+0x12>
 800b124:	f000 f9e8 	bl	800b4f8 <_sbrk_r>
 800b128:	6030      	str	r0, [r6, #0]
 800b12a:	4621      	mov	r1, r4
 800b12c:	4628      	mov	r0, r5
 800b12e:	f000 f9e3 	bl	800b4f8 <_sbrk_r>
 800b132:	1c43      	adds	r3, r0, #1
 800b134:	d00a      	beq.n	800b14c <sbrk_aligned+0x34>
 800b136:	1cc4      	adds	r4, r0, #3
 800b138:	f024 0403 	bic.w	r4, r4, #3
 800b13c:	42a0      	cmp	r0, r4
 800b13e:	d007      	beq.n	800b150 <sbrk_aligned+0x38>
 800b140:	1a21      	subs	r1, r4, r0
 800b142:	4628      	mov	r0, r5
 800b144:	f000 f9d8 	bl	800b4f8 <_sbrk_r>
 800b148:	3001      	adds	r0, #1
 800b14a:	d101      	bne.n	800b150 <sbrk_aligned+0x38>
 800b14c:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800b150:	4620      	mov	r0, r4
 800b152:	bd70      	pop	{r4, r5, r6, pc}
 800b154:	20002098 	.word	0x20002098

0800b158 <_malloc_r>:
 800b158:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b15c:	1ccd      	adds	r5, r1, #3
 800b15e:	f025 0503 	bic.w	r5, r5, #3
 800b162:	3508      	adds	r5, #8
 800b164:	2d0c      	cmp	r5, #12
 800b166:	bf38      	it	cc
 800b168:	250c      	movcc	r5, #12
 800b16a:	2d00      	cmp	r5, #0
 800b16c:	4607      	mov	r7, r0
 800b16e:	db01      	blt.n	800b174 <_malloc_r+0x1c>
 800b170:	42a9      	cmp	r1, r5
 800b172:	d905      	bls.n	800b180 <_malloc_r+0x28>
 800b174:	230c      	movs	r3, #12
 800b176:	603b      	str	r3, [r7, #0]
 800b178:	2600      	movs	r6, #0
 800b17a:	4630      	mov	r0, r6
 800b17c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b180:	4e2e      	ldr	r6, [pc, #184]	; (800b23c <_malloc_r+0xe4>)
 800b182:	f000 fa25 	bl	800b5d0 <__malloc_lock>
 800b186:	6833      	ldr	r3, [r6, #0]
 800b188:	461c      	mov	r4, r3
 800b18a:	bb34      	cbnz	r4, 800b1da <_malloc_r+0x82>
 800b18c:	4629      	mov	r1, r5
 800b18e:	4638      	mov	r0, r7
 800b190:	f7ff ffc2 	bl	800b118 <sbrk_aligned>
 800b194:	1c43      	adds	r3, r0, #1
 800b196:	4604      	mov	r4, r0
 800b198:	d14d      	bne.n	800b236 <_malloc_r+0xde>
 800b19a:	6834      	ldr	r4, [r6, #0]
 800b19c:	4626      	mov	r6, r4
 800b19e:	2e00      	cmp	r6, #0
 800b1a0:	d140      	bne.n	800b224 <_malloc_r+0xcc>
 800b1a2:	6823      	ldr	r3, [r4, #0]
 800b1a4:	4631      	mov	r1, r6
 800b1a6:	4638      	mov	r0, r7
 800b1a8:	eb04 0803 	add.w	r8, r4, r3
 800b1ac:	f000 f9a4 	bl	800b4f8 <_sbrk_r>
 800b1b0:	4580      	cmp	r8, r0
 800b1b2:	d13a      	bne.n	800b22a <_malloc_r+0xd2>
 800b1b4:	6821      	ldr	r1, [r4, #0]
 800b1b6:	3503      	adds	r5, #3
 800b1b8:	1a6d      	subs	r5, r5, r1
 800b1ba:	f025 0503 	bic.w	r5, r5, #3
 800b1be:	3508      	adds	r5, #8
 800b1c0:	2d0c      	cmp	r5, #12
 800b1c2:	bf38      	it	cc
 800b1c4:	250c      	movcc	r5, #12
 800b1c6:	4629      	mov	r1, r5
 800b1c8:	4638      	mov	r0, r7
 800b1ca:	f7ff ffa5 	bl	800b118 <sbrk_aligned>
 800b1ce:	3001      	adds	r0, #1
 800b1d0:	d02b      	beq.n	800b22a <_malloc_r+0xd2>
 800b1d2:	6823      	ldr	r3, [r4, #0]
 800b1d4:	442b      	add	r3, r5
 800b1d6:	6023      	str	r3, [r4, #0]
 800b1d8:	e00e      	b.n	800b1f8 <_malloc_r+0xa0>
 800b1da:	6822      	ldr	r2, [r4, #0]
 800b1dc:	1b52      	subs	r2, r2, r5
 800b1de:	d41e      	bmi.n	800b21e <_malloc_r+0xc6>
 800b1e0:	2a0b      	cmp	r2, #11
 800b1e2:	d916      	bls.n	800b212 <_malloc_r+0xba>
 800b1e4:	1961      	adds	r1, r4, r5
 800b1e6:	42a3      	cmp	r3, r4
 800b1e8:	6025      	str	r5, [r4, #0]
 800b1ea:	bf18      	it	ne
 800b1ec:	6059      	strne	r1, [r3, #4]
 800b1ee:	6863      	ldr	r3, [r4, #4]
 800b1f0:	bf08      	it	eq
 800b1f2:	6031      	streq	r1, [r6, #0]
 800b1f4:	5162      	str	r2, [r4, r5]
 800b1f6:	604b      	str	r3, [r1, #4]
 800b1f8:	4638      	mov	r0, r7
 800b1fa:	f104 060b 	add.w	r6, r4, #11
 800b1fe:	f000 f9ed 	bl	800b5dc <__malloc_unlock>
 800b202:	f026 0607 	bic.w	r6, r6, #7
 800b206:	1d23      	adds	r3, r4, #4
 800b208:	1af2      	subs	r2, r6, r3
 800b20a:	d0b6      	beq.n	800b17a <_malloc_r+0x22>
 800b20c:	1b9b      	subs	r3, r3, r6
 800b20e:	50a3      	str	r3, [r4, r2]
 800b210:	e7b3      	b.n	800b17a <_malloc_r+0x22>
 800b212:	6862      	ldr	r2, [r4, #4]
 800b214:	42a3      	cmp	r3, r4
 800b216:	bf0c      	ite	eq
 800b218:	6032      	streq	r2, [r6, #0]
 800b21a:	605a      	strne	r2, [r3, #4]
 800b21c:	e7ec      	b.n	800b1f8 <_malloc_r+0xa0>
 800b21e:	4623      	mov	r3, r4
 800b220:	6864      	ldr	r4, [r4, #4]
 800b222:	e7b2      	b.n	800b18a <_malloc_r+0x32>
 800b224:	4634      	mov	r4, r6
 800b226:	6876      	ldr	r6, [r6, #4]
 800b228:	e7b9      	b.n	800b19e <_malloc_r+0x46>
 800b22a:	230c      	movs	r3, #12
 800b22c:	603b      	str	r3, [r7, #0]
 800b22e:	4638      	mov	r0, r7
 800b230:	f000 f9d4 	bl	800b5dc <__malloc_unlock>
 800b234:	e7a1      	b.n	800b17a <_malloc_r+0x22>
 800b236:	6025      	str	r5, [r4, #0]
 800b238:	e7de      	b.n	800b1f8 <_malloc_r+0xa0>
 800b23a:	bf00      	nop
 800b23c:	20002094 	.word	0x20002094

0800b240 <__ssputs_r>:
 800b240:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b244:	688e      	ldr	r6, [r1, #8]
 800b246:	429e      	cmp	r6, r3
 800b248:	4682      	mov	sl, r0
 800b24a:	460c      	mov	r4, r1
 800b24c:	4690      	mov	r8, r2
 800b24e:	461f      	mov	r7, r3
 800b250:	d838      	bhi.n	800b2c4 <__ssputs_r+0x84>
 800b252:	898a      	ldrh	r2, [r1, #12]
 800b254:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b258:	d032      	beq.n	800b2c0 <__ssputs_r+0x80>
 800b25a:	6825      	ldr	r5, [r4, #0]
 800b25c:	6909      	ldr	r1, [r1, #16]
 800b25e:	eba5 0901 	sub.w	r9, r5, r1
 800b262:	6965      	ldr	r5, [r4, #20]
 800b264:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b268:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b26c:	3301      	adds	r3, #1
 800b26e:	444b      	add	r3, r9
 800b270:	106d      	asrs	r5, r5, #1
 800b272:	429d      	cmp	r5, r3
 800b274:	bf38      	it	cc
 800b276:	461d      	movcc	r5, r3
 800b278:	0553      	lsls	r3, r2, #21
 800b27a:	d531      	bpl.n	800b2e0 <__ssputs_r+0xa0>
 800b27c:	4629      	mov	r1, r5
 800b27e:	f7ff ff6b 	bl	800b158 <_malloc_r>
 800b282:	4606      	mov	r6, r0
 800b284:	b950      	cbnz	r0, 800b29c <__ssputs_r+0x5c>
 800b286:	230c      	movs	r3, #12
 800b288:	f8ca 3000 	str.w	r3, [sl]
 800b28c:	89a3      	ldrh	r3, [r4, #12]
 800b28e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b292:	81a3      	strh	r3, [r4, #12]
 800b294:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b298:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b29c:	6921      	ldr	r1, [r4, #16]
 800b29e:	464a      	mov	r2, r9
 800b2a0:	f7fe f82e 	bl	8009300 <memcpy>
 800b2a4:	89a3      	ldrh	r3, [r4, #12]
 800b2a6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b2aa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b2ae:	81a3      	strh	r3, [r4, #12]
 800b2b0:	6126      	str	r6, [r4, #16]
 800b2b2:	6165      	str	r5, [r4, #20]
 800b2b4:	444e      	add	r6, r9
 800b2b6:	eba5 0509 	sub.w	r5, r5, r9
 800b2ba:	6026      	str	r6, [r4, #0]
 800b2bc:	60a5      	str	r5, [r4, #8]
 800b2be:	463e      	mov	r6, r7
 800b2c0:	42be      	cmp	r6, r7
 800b2c2:	d900      	bls.n	800b2c6 <__ssputs_r+0x86>
 800b2c4:	463e      	mov	r6, r7
 800b2c6:	6820      	ldr	r0, [r4, #0]
 800b2c8:	4632      	mov	r2, r6
 800b2ca:	4641      	mov	r1, r8
 800b2cc:	f000 f966 	bl	800b59c <memmove>
 800b2d0:	68a3      	ldr	r3, [r4, #8]
 800b2d2:	1b9b      	subs	r3, r3, r6
 800b2d4:	60a3      	str	r3, [r4, #8]
 800b2d6:	6823      	ldr	r3, [r4, #0]
 800b2d8:	4433      	add	r3, r6
 800b2da:	6023      	str	r3, [r4, #0]
 800b2dc:	2000      	movs	r0, #0
 800b2de:	e7db      	b.n	800b298 <__ssputs_r+0x58>
 800b2e0:	462a      	mov	r2, r5
 800b2e2:	f000 f981 	bl	800b5e8 <_realloc_r>
 800b2e6:	4606      	mov	r6, r0
 800b2e8:	2800      	cmp	r0, #0
 800b2ea:	d1e1      	bne.n	800b2b0 <__ssputs_r+0x70>
 800b2ec:	6921      	ldr	r1, [r4, #16]
 800b2ee:	4650      	mov	r0, sl
 800b2f0:	f7ff fec6 	bl	800b080 <_free_r>
 800b2f4:	e7c7      	b.n	800b286 <__ssputs_r+0x46>
	...

0800b2f8 <_svfiprintf_r>:
 800b2f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2fc:	4698      	mov	r8, r3
 800b2fe:	898b      	ldrh	r3, [r1, #12]
 800b300:	061b      	lsls	r3, r3, #24
 800b302:	b09d      	sub	sp, #116	; 0x74
 800b304:	4607      	mov	r7, r0
 800b306:	460d      	mov	r5, r1
 800b308:	4614      	mov	r4, r2
 800b30a:	d50e      	bpl.n	800b32a <_svfiprintf_r+0x32>
 800b30c:	690b      	ldr	r3, [r1, #16]
 800b30e:	b963      	cbnz	r3, 800b32a <_svfiprintf_r+0x32>
 800b310:	2140      	movs	r1, #64	; 0x40
 800b312:	f7ff ff21 	bl	800b158 <_malloc_r>
 800b316:	6028      	str	r0, [r5, #0]
 800b318:	6128      	str	r0, [r5, #16]
 800b31a:	b920      	cbnz	r0, 800b326 <_svfiprintf_r+0x2e>
 800b31c:	230c      	movs	r3, #12
 800b31e:	603b      	str	r3, [r7, #0]
 800b320:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b324:	e0d1      	b.n	800b4ca <_svfiprintf_r+0x1d2>
 800b326:	2340      	movs	r3, #64	; 0x40
 800b328:	616b      	str	r3, [r5, #20]
 800b32a:	2300      	movs	r3, #0
 800b32c:	9309      	str	r3, [sp, #36]	; 0x24
 800b32e:	2320      	movs	r3, #32
 800b330:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b334:	f8cd 800c 	str.w	r8, [sp, #12]
 800b338:	2330      	movs	r3, #48	; 0x30
 800b33a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800b4e4 <_svfiprintf_r+0x1ec>
 800b33e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b342:	f04f 0901 	mov.w	r9, #1
 800b346:	4623      	mov	r3, r4
 800b348:	469a      	mov	sl, r3
 800b34a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b34e:	b10a      	cbz	r2, 800b354 <_svfiprintf_r+0x5c>
 800b350:	2a25      	cmp	r2, #37	; 0x25
 800b352:	d1f9      	bne.n	800b348 <_svfiprintf_r+0x50>
 800b354:	ebba 0b04 	subs.w	fp, sl, r4
 800b358:	d00b      	beq.n	800b372 <_svfiprintf_r+0x7a>
 800b35a:	465b      	mov	r3, fp
 800b35c:	4622      	mov	r2, r4
 800b35e:	4629      	mov	r1, r5
 800b360:	4638      	mov	r0, r7
 800b362:	f7ff ff6d 	bl	800b240 <__ssputs_r>
 800b366:	3001      	adds	r0, #1
 800b368:	f000 80aa 	beq.w	800b4c0 <_svfiprintf_r+0x1c8>
 800b36c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b36e:	445a      	add	r2, fp
 800b370:	9209      	str	r2, [sp, #36]	; 0x24
 800b372:	f89a 3000 	ldrb.w	r3, [sl]
 800b376:	2b00      	cmp	r3, #0
 800b378:	f000 80a2 	beq.w	800b4c0 <_svfiprintf_r+0x1c8>
 800b37c:	2300      	movs	r3, #0
 800b37e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b382:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b386:	f10a 0a01 	add.w	sl, sl, #1
 800b38a:	9304      	str	r3, [sp, #16]
 800b38c:	9307      	str	r3, [sp, #28]
 800b38e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b392:	931a      	str	r3, [sp, #104]	; 0x68
 800b394:	4654      	mov	r4, sl
 800b396:	2205      	movs	r2, #5
 800b398:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b39c:	4851      	ldr	r0, [pc, #324]	; (800b4e4 <_svfiprintf_r+0x1ec>)
 800b39e:	f7f4 ff27 	bl	80001f0 <memchr>
 800b3a2:	9a04      	ldr	r2, [sp, #16]
 800b3a4:	b9d8      	cbnz	r0, 800b3de <_svfiprintf_r+0xe6>
 800b3a6:	06d0      	lsls	r0, r2, #27
 800b3a8:	bf44      	itt	mi
 800b3aa:	2320      	movmi	r3, #32
 800b3ac:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b3b0:	0711      	lsls	r1, r2, #28
 800b3b2:	bf44      	itt	mi
 800b3b4:	232b      	movmi	r3, #43	; 0x2b
 800b3b6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b3ba:	f89a 3000 	ldrb.w	r3, [sl]
 800b3be:	2b2a      	cmp	r3, #42	; 0x2a
 800b3c0:	d015      	beq.n	800b3ee <_svfiprintf_r+0xf6>
 800b3c2:	9a07      	ldr	r2, [sp, #28]
 800b3c4:	4654      	mov	r4, sl
 800b3c6:	2000      	movs	r0, #0
 800b3c8:	f04f 0c0a 	mov.w	ip, #10
 800b3cc:	4621      	mov	r1, r4
 800b3ce:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b3d2:	3b30      	subs	r3, #48	; 0x30
 800b3d4:	2b09      	cmp	r3, #9
 800b3d6:	d94e      	bls.n	800b476 <_svfiprintf_r+0x17e>
 800b3d8:	b1b0      	cbz	r0, 800b408 <_svfiprintf_r+0x110>
 800b3da:	9207      	str	r2, [sp, #28]
 800b3dc:	e014      	b.n	800b408 <_svfiprintf_r+0x110>
 800b3de:	eba0 0308 	sub.w	r3, r0, r8
 800b3e2:	fa09 f303 	lsl.w	r3, r9, r3
 800b3e6:	4313      	orrs	r3, r2
 800b3e8:	9304      	str	r3, [sp, #16]
 800b3ea:	46a2      	mov	sl, r4
 800b3ec:	e7d2      	b.n	800b394 <_svfiprintf_r+0x9c>
 800b3ee:	9b03      	ldr	r3, [sp, #12]
 800b3f0:	1d19      	adds	r1, r3, #4
 800b3f2:	681b      	ldr	r3, [r3, #0]
 800b3f4:	9103      	str	r1, [sp, #12]
 800b3f6:	2b00      	cmp	r3, #0
 800b3f8:	bfbb      	ittet	lt
 800b3fa:	425b      	neglt	r3, r3
 800b3fc:	f042 0202 	orrlt.w	r2, r2, #2
 800b400:	9307      	strge	r3, [sp, #28]
 800b402:	9307      	strlt	r3, [sp, #28]
 800b404:	bfb8      	it	lt
 800b406:	9204      	strlt	r2, [sp, #16]
 800b408:	7823      	ldrb	r3, [r4, #0]
 800b40a:	2b2e      	cmp	r3, #46	; 0x2e
 800b40c:	d10c      	bne.n	800b428 <_svfiprintf_r+0x130>
 800b40e:	7863      	ldrb	r3, [r4, #1]
 800b410:	2b2a      	cmp	r3, #42	; 0x2a
 800b412:	d135      	bne.n	800b480 <_svfiprintf_r+0x188>
 800b414:	9b03      	ldr	r3, [sp, #12]
 800b416:	1d1a      	adds	r2, r3, #4
 800b418:	681b      	ldr	r3, [r3, #0]
 800b41a:	9203      	str	r2, [sp, #12]
 800b41c:	2b00      	cmp	r3, #0
 800b41e:	bfb8      	it	lt
 800b420:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800b424:	3402      	adds	r4, #2
 800b426:	9305      	str	r3, [sp, #20]
 800b428:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800b4f4 <_svfiprintf_r+0x1fc>
 800b42c:	7821      	ldrb	r1, [r4, #0]
 800b42e:	2203      	movs	r2, #3
 800b430:	4650      	mov	r0, sl
 800b432:	f7f4 fedd 	bl	80001f0 <memchr>
 800b436:	b140      	cbz	r0, 800b44a <_svfiprintf_r+0x152>
 800b438:	2340      	movs	r3, #64	; 0x40
 800b43a:	eba0 000a 	sub.w	r0, r0, sl
 800b43e:	fa03 f000 	lsl.w	r0, r3, r0
 800b442:	9b04      	ldr	r3, [sp, #16]
 800b444:	4303      	orrs	r3, r0
 800b446:	3401      	adds	r4, #1
 800b448:	9304      	str	r3, [sp, #16]
 800b44a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b44e:	4826      	ldr	r0, [pc, #152]	; (800b4e8 <_svfiprintf_r+0x1f0>)
 800b450:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b454:	2206      	movs	r2, #6
 800b456:	f7f4 fecb 	bl	80001f0 <memchr>
 800b45a:	2800      	cmp	r0, #0
 800b45c:	d038      	beq.n	800b4d0 <_svfiprintf_r+0x1d8>
 800b45e:	4b23      	ldr	r3, [pc, #140]	; (800b4ec <_svfiprintf_r+0x1f4>)
 800b460:	bb1b      	cbnz	r3, 800b4aa <_svfiprintf_r+0x1b2>
 800b462:	9b03      	ldr	r3, [sp, #12]
 800b464:	3307      	adds	r3, #7
 800b466:	f023 0307 	bic.w	r3, r3, #7
 800b46a:	3308      	adds	r3, #8
 800b46c:	9303      	str	r3, [sp, #12]
 800b46e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b470:	4433      	add	r3, r6
 800b472:	9309      	str	r3, [sp, #36]	; 0x24
 800b474:	e767      	b.n	800b346 <_svfiprintf_r+0x4e>
 800b476:	fb0c 3202 	mla	r2, ip, r2, r3
 800b47a:	460c      	mov	r4, r1
 800b47c:	2001      	movs	r0, #1
 800b47e:	e7a5      	b.n	800b3cc <_svfiprintf_r+0xd4>
 800b480:	2300      	movs	r3, #0
 800b482:	3401      	adds	r4, #1
 800b484:	9305      	str	r3, [sp, #20]
 800b486:	4619      	mov	r1, r3
 800b488:	f04f 0c0a 	mov.w	ip, #10
 800b48c:	4620      	mov	r0, r4
 800b48e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b492:	3a30      	subs	r2, #48	; 0x30
 800b494:	2a09      	cmp	r2, #9
 800b496:	d903      	bls.n	800b4a0 <_svfiprintf_r+0x1a8>
 800b498:	2b00      	cmp	r3, #0
 800b49a:	d0c5      	beq.n	800b428 <_svfiprintf_r+0x130>
 800b49c:	9105      	str	r1, [sp, #20]
 800b49e:	e7c3      	b.n	800b428 <_svfiprintf_r+0x130>
 800b4a0:	fb0c 2101 	mla	r1, ip, r1, r2
 800b4a4:	4604      	mov	r4, r0
 800b4a6:	2301      	movs	r3, #1
 800b4a8:	e7f0      	b.n	800b48c <_svfiprintf_r+0x194>
 800b4aa:	ab03      	add	r3, sp, #12
 800b4ac:	9300      	str	r3, [sp, #0]
 800b4ae:	462a      	mov	r2, r5
 800b4b0:	4b0f      	ldr	r3, [pc, #60]	; (800b4f0 <_svfiprintf_r+0x1f8>)
 800b4b2:	a904      	add	r1, sp, #16
 800b4b4:	4638      	mov	r0, r7
 800b4b6:	f7fd ffd9 	bl	800946c <_printf_float>
 800b4ba:	1c42      	adds	r2, r0, #1
 800b4bc:	4606      	mov	r6, r0
 800b4be:	d1d6      	bne.n	800b46e <_svfiprintf_r+0x176>
 800b4c0:	89ab      	ldrh	r3, [r5, #12]
 800b4c2:	065b      	lsls	r3, r3, #25
 800b4c4:	f53f af2c 	bmi.w	800b320 <_svfiprintf_r+0x28>
 800b4c8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b4ca:	b01d      	add	sp, #116	; 0x74
 800b4cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b4d0:	ab03      	add	r3, sp, #12
 800b4d2:	9300      	str	r3, [sp, #0]
 800b4d4:	462a      	mov	r2, r5
 800b4d6:	4b06      	ldr	r3, [pc, #24]	; (800b4f0 <_svfiprintf_r+0x1f8>)
 800b4d8:	a904      	add	r1, sp, #16
 800b4da:	4638      	mov	r0, r7
 800b4dc:	f7fe fa6a 	bl	80099b4 <_printf_i>
 800b4e0:	e7eb      	b.n	800b4ba <_svfiprintf_r+0x1c2>
 800b4e2:	bf00      	nop
 800b4e4:	0800c37c 	.word	0x0800c37c
 800b4e8:	0800c386 	.word	0x0800c386
 800b4ec:	0800946d 	.word	0x0800946d
 800b4f0:	0800b241 	.word	0x0800b241
 800b4f4:	0800c382 	.word	0x0800c382

0800b4f8 <_sbrk_r>:
 800b4f8:	b538      	push	{r3, r4, r5, lr}
 800b4fa:	4d06      	ldr	r5, [pc, #24]	; (800b514 <_sbrk_r+0x1c>)
 800b4fc:	2300      	movs	r3, #0
 800b4fe:	4604      	mov	r4, r0
 800b500:	4608      	mov	r0, r1
 800b502:	602b      	str	r3, [r5, #0]
 800b504:	f7f6 fa30 	bl	8001968 <_sbrk>
 800b508:	1c43      	adds	r3, r0, #1
 800b50a:	d102      	bne.n	800b512 <_sbrk_r+0x1a>
 800b50c:	682b      	ldr	r3, [r5, #0]
 800b50e:	b103      	cbz	r3, 800b512 <_sbrk_r+0x1a>
 800b510:	6023      	str	r3, [r4, #0]
 800b512:	bd38      	pop	{r3, r4, r5, pc}
 800b514:	2000209c 	.word	0x2000209c

0800b518 <__assert_func>:
 800b518:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b51a:	4614      	mov	r4, r2
 800b51c:	461a      	mov	r2, r3
 800b51e:	4b09      	ldr	r3, [pc, #36]	; (800b544 <__assert_func+0x2c>)
 800b520:	681b      	ldr	r3, [r3, #0]
 800b522:	4605      	mov	r5, r0
 800b524:	68d8      	ldr	r0, [r3, #12]
 800b526:	b14c      	cbz	r4, 800b53c <__assert_func+0x24>
 800b528:	4b07      	ldr	r3, [pc, #28]	; (800b548 <__assert_func+0x30>)
 800b52a:	9100      	str	r1, [sp, #0]
 800b52c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b530:	4906      	ldr	r1, [pc, #24]	; (800b54c <__assert_func+0x34>)
 800b532:	462b      	mov	r3, r5
 800b534:	f000 f80e 	bl	800b554 <fiprintf>
 800b538:	f000 faac 	bl	800ba94 <abort>
 800b53c:	4b04      	ldr	r3, [pc, #16]	; (800b550 <__assert_func+0x38>)
 800b53e:	461c      	mov	r4, r3
 800b540:	e7f3      	b.n	800b52a <__assert_func+0x12>
 800b542:	bf00      	nop
 800b544:	200000fc 	.word	0x200000fc
 800b548:	0800c38d 	.word	0x0800c38d
 800b54c:	0800c39a 	.word	0x0800c39a
 800b550:	0800c3c8 	.word	0x0800c3c8

0800b554 <fiprintf>:
 800b554:	b40e      	push	{r1, r2, r3}
 800b556:	b503      	push	{r0, r1, lr}
 800b558:	4601      	mov	r1, r0
 800b55a:	ab03      	add	r3, sp, #12
 800b55c:	4805      	ldr	r0, [pc, #20]	; (800b574 <fiprintf+0x20>)
 800b55e:	f853 2b04 	ldr.w	r2, [r3], #4
 800b562:	6800      	ldr	r0, [r0, #0]
 800b564:	9301      	str	r3, [sp, #4]
 800b566:	f000 f897 	bl	800b698 <_vfiprintf_r>
 800b56a:	b002      	add	sp, #8
 800b56c:	f85d eb04 	ldr.w	lr, [sp], #4
 800b570:	b003      	add	sp, #12
 800b572:	4770      	bx	lr
 800b574:	200000fc 	.word	0x200000fc

0800b578 <__ascii_mbtowc>:
 800b578:	b082      	sub	sp, #8
 800b57a:	b901      	cbnz	r1, 800b57e <__ascii_mbtowc+0x6>
 800b57c:	a901      	add	r1, sp, #4
 800b57e:	b142      	cbz	r2, 800b592 <__ascii_mbtowc+0x1a>
 800b580:	b14b      	cbz	r3, 800b596 <__ascii_mbtowc+0x1e>
 800b582:	7813      	ldrb	r3, [r2, #0]
 800b584:	600b      	str	r3, [r1, #0]
 800b586:	7812      	ldrb	r2, [r2, #0]
 800b588:	1e10      	subs	r0, r2, #0
 800b58a:	bf18      	it	ne
 800b58c:	2001      	movne	r0, #1
 800b58e:	b002      	add	sp, #8
 800b590:	4770      	bx	lr
 800b592:	4610      	mov	r0, r2
 800b594:	e7fb      	b.n	800b58e <__ascii_mbtowc+0x16>
 800b596:	f06f 0001 	mvn.w	r0, #1
 800b59a:	e7f8      	b.n	800b58e <__ascii_mbtowc+0x16>

0800b59c <memmove>:
 800b59c:	4288      	cmp	r0, r1
 800b59e:	b510      	push	{r4, lr}
 800b5a0:	eb01 0402 	add.w	r4, r1, r2
 800b5a4:	d902      	bls.n	800b5ac <memmove+0x10>
 800b5a6:	4284      	cmp	r4, r0
 800b5a8:	4623      	mov	r3, r4
 800b5aa:	d807      	bhi.n	800b5bc <memmove+0x20>
 800b5ac:	1e43      	subs	r3, r0, #1
 800b5ae:	42a1      	cmp	r1, r4
 800b5b0:	d008      	beq.n	800b5c4 <memmove+0x28>
 800b5b2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b5b6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b5ba:	e7f8      	b.n	800b5ae <memmove+0x12>
 800b5bc:	4402      	add	r2, r0
 800b5be:	4601      	mov	r1, r0
 800b5c0:	428a      	cmp	r2, r1
 800b5c2:	d100      	bne.n	800b5c6 <memmove+0x2a>
 800b5c4:	bd10      	pop	{r4, pc}
 800b5c6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b5ca:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b5ce:	e7f7      	b.n	800b5c0 <memmove+0x24>

0800b5d0 <__malloc_lock>:
 800b5d0:	4801      	ldr	r0, [pc, #4]	; (800b5d8 <__malloc_lock+0x8>)
 800b5d2:	f000 bc1f 	b.w	800be14 <__retarget_lock_acquire_recursive>
 800b5d6:	bf00      	nop
 800b5d8:	200020a0 	.word	0x200020a0

0800b5dc <__malloc_unlock>:
 800b5dc:	4801      	ldr	r0, [pc, #4]	; (800b5e4 <__malloc_unlock+0x8>)
 800b5de:	f000 bc1a 	b.w	800be16 <__retarget_lock_release_recursive>
 800b5e2:	bf00      	nop
 800b5e4:	200020a0 	.word	0x200020a0

0800b5e8 <_realloc_r>:
 800b5e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b5ec:	4680      	mov	r8, r0
 800b5ee:	4614      	mov	r4, r2
 800b5f0:	460e      	mov	r6, r1
 800b5f2:	b921      	cbnz	r1, 800b5fe <_realloc_r+0x16>
 800b5f4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b5f8:	4611      	mov	r1, r2
 800b5fa:	f7ff bdad 	b.w	800b158 <_malloc_r>
 800b5fe:	b92a      	cbnz	r2, 800b60c <_realloc_r+0x24>
 800b600:	f7ff fd3e 	bl	800b080 <_free_r>
 800b604:	4625      	mov	r5, r4
 800b606:	4628      	mov	r0, r5
 800b608:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b60c:	f000 fc6a 	bl	800bee4 <_malloc_usable_size_r>
 800b610:	4284      	cmp	r4, r0
 800b612:	4607      	mov	r7, r0
 800b614:	d802      	bhi.n	800b61c <_realloc_r+0x34>
 800b616:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b61a:	d812      	bhi.n	800b642 <_realloc_r+0x5a>
 800b61c:	4621      	mov	r1, r4
 800b61e:	4640      	mov	r0, r8
 800b620:	f7ff fd9a 	bl	800b158 <_malloc_r>
 800b624:	4605      	mov	r5, r0
 800b626:	2800      	cmp	r0, #0
 800b628:	d0ed      	beq.n	800b606 <_realloc_r+0x1e>
 800b62a:	42bc      	cmp	r4, r7
 800b62c:	4622      	mov	r2, r4
 800b62e:	4631      	mov	r1, r6
 800b630:	bf28      	it	cs
 800b632:	463a      	movcs	r2, r7
 800b634:	f7fd fe64 	bl	8009300 <memcpy>
 800b638:	4631      	mov	r1, r6
 800b63a:	4640      	mov	r0, r8
 800b63c:	f7ff fd20 	bl	800b080 <_free_r>
 800b640:	e7e1      	b.n	800b606 <_realloc_r+0x1e>
 800b642:	4635      	mov	r5, r6
 800b644:	e7df      	b.n	800b606 <_realloc_r+0x1e>

0800b646 <__sfputc_r>:
 800b646:	6893      	ldr	r3, [r2, #8]
 800b648:	3b01      	subs	r3, #1
 800b64a:	2b00      	cmp	r3, #0
 800b64c:	b410      	push	{r4}
 800b64e:	6093      	str	r3, [r2, #8]
 800b650:	da08      	bge.n	800b664 <__sfputc_r+0x1e>
 800b652:	6994      	ldr	r4, [r2, #24]
 800b654:	42a3      	cmp	r3, r4
 800b656:	db01      	blt.n	800b65c <__sfputc_r+0x16>
 800b658:	290a      	cmp	r1, #10
 800b65a:	d103      	bne.n	800b664 <__sfputc_r+0x1e>
 800b65c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b660:	f000 b94a 	b.w	800b8f8 <__swbuf_r>
 800b664:	6813      	ldr	r3, [r2, #0]
 800b666:	1c58      	adds	r0, r3, #1
 800b668:	6010      	str	r0, [r2, #0]
 800b66a:	7019      	strb	r1, [r3, #0]
 800b66c:	4608      	mov	r0, r1
 800b66e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b672:	4770      	bx	lr

0800b674 <__sfputs_r>:
 800b674:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b676:	4606      	mov	r6, r0
 800b678:	460f      	mov	r7, r1
 800b67a:	4614      	mov	r4, r2
 800b67c:	18d5      	adds	r5, r2, r3
 800b67e:	42ac      	cmp	r4, r5
 800b680:	d101      	bne.n	800b686 <__sfputs_r+0x12>
 800b682:	2000      	movs	r0, #0
 800b684:	e007      	b.n	800b696 <__sfputs_r+0x22>
 800b686:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b68a:	463a      	mov	r2, r7
 800b68c:	4630      	mov	r0, r6
 800b68e:	f7ff ffda 	bl	800b646 <__sfputc_r>
 800b692:	1c43      	adds	r3, r0, #1
 800b694:	d1f3      	bne.n	800b67e <__sfputs_r+0xa>
 800b696:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b698 <_vfiprintf_r>:
 800b698:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b69c:	460d      	mov	r5, r1
 800b69e:	b09d      	sub	sp, #116	; 0x74
 800b6a0:	4614      	mov	r4, r2
 800b6a2:	4698      	mov	r8, r3
 800b6a4:	4606      	mov	r6, r0
 800b6a6:	b118      	cbz	r0, 800b6b0 <_vfiprintf_r+0x18>
 800b6a8:	6983      	ldr	r3, [r0, #24]
 800b6aa:	b90b      	cbnz	r3, 800b6b0 <_vfiprintf_r+0x18>
 800b6ac:	f000 fb14 	bl	800bcd8 <__sinit>
 800b6b0:	4b89      	ldr	r3, [pc, #548]	; (800b8d8 <_vfiprintf_r+0x240>)
 800b6b2:	429d      	cmp	r5, r3
 800b6b4:	d11b      	bne.n	800b6ee <_vfiprintf_r+0x56>
 800b6b6:	6875      	ldr	r5, [r6, #4]
 800b6b8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b6ba:	07d9      	lsls	r1, r3, #31
 800b6bc:	d405      	bmi.n	800b6ca <_vfiprintf_r+0x32>
 800b6be:	89ab      	ldrh	r3, [r5, #12]
 800b6c0:	059a      	lsls	r2, r3, #22
 800b6c2:	d402      	bmi.n	800b6ca <_vfiprintf_r+0x32>
 800b6c4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b6c6:	f000 fba5 	bl	800be14 <__retarget_lock_acquire_recursive>
 800b6ca:	89ab      	ldrh	r3, [r5, #12]
 800b6cc:	071b      	lsls	r3, r3, #28
 800b6ce:	d501      	bpl.n	800b6d4 <_vfiprintf_r+0x3c>
 800b6d0:	692b      	ldr	r3, [r5, #16]
 800b6d2:	b9eb      	cbnz	r3, 800b710 <_vfiprintf_r+0x78>
 800b6d4:	4629      	mov	r1, r5
 800b6d6:	4630      	mov	r0, r6
 800b6d8:	f000 f96e 	bl	800b9b8 <__swsetup_r>
 800b6dc:	b1c0      	cbz	r0, 800b710 <_vfiprintf_r+0x78>
 800b6de:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b6e0:	07dc      	lsls	r4, r3, #31
 800b6e2:	d50e      	bpl.n	800b702 <_vfiprintf_r+0x6a>
 800b6e4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b6e8:	b01d      	add	sp, #116	; 0x74
 800b6ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b6ee:	4b7b      	ldr	r3, [pc, #492]	; (800b8dc <_vfiprintf_r+0x244>)
 800b6f0:	429d      	cmp	r5, r3
 800b6f2:	d101      	bne.n	800b6f8 <_vfiprintf_r+0x60>
 800b6f4:	68b5      	ldr	r5, [r6, #8]
 800b6f6:	e7df      	b.n	800b6b8 <_vfiprintf_r+0x20>
 800b6f8:	4b79      	ldr	r3, [pc, #484]	; (800b8e0 <_vfiprintf_r+0x248>)
 800b6fa:	429d      	cmp	r5, r3
 800b6fc:	bf08      	it	eq
 800b6fe:	68f5      	ldreq	r5, [r6, #12]
 800b700:	e7da      	b.n	800b6b8 <_vfiprintf_r+0x20>
 800b702:	89ab      	ldrh	r3, [r5, #12]
 800b704:	0598      	lsls	r0, r3, #22
 800b706:	d4ed      	bmi.n	800b6e4 <_vfiprintf_r+0x4c>
 800b708:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b70a:	f000 fb84 	bl	800be16 <__retarget_lock_release_recursive>
 800b70e:	e7e9      	b.n	800b6e4 <_vfiprintf_r+0x4c>
 800b710:	2300      	movs	r3, #0
 800b712:	9309      	str	r3, [sp, #36]	; 0x24
 800b714:	2320      	movs	r3, #32
 800b716:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b71a:	f8cd 800c 	str.w	r8, [sp, #12]
 800b71e:	2330      	movs	r3, #48	; 0x30
 800b720:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800b8e4 <_vfiprintf_r+0x24c>
 800b724:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b728:	f04f 0901 	mov.w	r9, #1
 800b72c:	4623      	mov	r3, r4
 800b72e:	469a      	mov	sl, r3
 800b730:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b734:	b10a      	cbz	r2, 800b73a <_vfiprintf_r+0xa2>
 800b736:	2a25      	cmp	r2, #37	; 0x25
 800b738:	d1f9      	bne.n	800b72e <_vfiprintf_r+0x96>
 800b73a:	ebba 0b04 	subs.w	fp, sl, r4
 800b73e:	d00b      	beq.n	800b758 <_vfiprintf_r+0xc0>
 800b740:	465b      	mov	r3, fp
 800b742:	4622      	mov	r2, r4
 800b744:	4629      	mov	r1, r5
 800b746:	4630      	mov	r0, r6
 800b748:	f7ff ff94 	bl	800b674 <__sfputs_r>
 800b74c:	3001      	adds	r0, #1
 800b74e:	f000 80aa 	beq.w	800b8a6 <_vfiprintf_r+0x20e>
 800b752:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b754:	445a      	add	r2, fp
 800b756:	9209      	str	r2, [sp, #36]	; 0x24
 800b758:	f89a 3000 	ldrb.w	r3, [sl]
 800b75c:	2b00      	cmp	r3, #0
 800b75e:	f000 80a2 	beq.w	800b8a6 <_vfiprintf_r+0x20e>
 800b762:	2300      	movs	r3, #0
 800b764:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b768:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b76c:	f10a 0a01 	add.w	sl, sl, #1
 800b770:	9304      	str	r3, [sp, #16]
 800b772:	9307      	str	r3, [sp, #28]
 800b774:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b778:	931a      	str	r3, [sp, #104]	; 0x68
 800b77a:	4654      	mov	r4, sl
 800b77c:	2205      	movs	r2, #5
 800b77e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b782:	4858      	ldr	r0, [pc, #352]	; (800b8e4 <_vfiprintf_r+0x24c>)
 800b784:	f7f4 fd34 	bl	80001f0 <memchr>
 800b788:	9a04      	ldr	r2, [sp, #16]
 800b78a:	b9d8      	cbnz	r0, 800b7c4 <_vfiprintf_r+0x12c>
 800b78c:	06d1      	lsls	r1, r2, #27
 800b78e:	bf44      	itt	mi
 800b790:	2320      	movmi	r3, #32
 800b792:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b796:	0713      	lsls	r3, r2, #28
 800b798:	bf44      	itt	mi
 800b79a:	232b      	movmi	r3, #43	; 0x2b
 800b79c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b7a0:	f89a 3000 	ldrb.w	r3, [sl]
 800b7a4:	2b2a      	cmp	r3, #42	; 0x2a
 800b7a6:	d015      	beq.n	800b7d4 <_vfiprintf_r+0x13c>
 800b7a8:	9a07      	ldr	r2, [sp, #28]
 800b7aa:	4654      	mov	r4, sl
 800b7ac:	2000      	movs	r0, #0
 800b7ae:	f04f 0c0a 	mov.w	ip, #10
 800b7b2:	4621      	mov	r1, r4
 800b7b4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b7b8:	3b30      	subs	r3, #48	; 0x30
 800b7ba:	2b09      	cmp	r3, #9
 800b7bc:	d94e      	bls.n	800b85c <_vfiprintf_r+0x1c4>
 800b7be:	b1b0      	cbz	r0, 800b7ee <_vfiprintf_r+0x156>
 800b7c0:	9207      	str	r2, [sp, #28]
 800b7c2:	e014      	b.n	800b7ee <_vfiprintf_r+0x156>
 800b7c4:	eba0 0308 	sub.w	r3, r0, r8
 800b7c8:	fa09 f303 	lsl.w	r3, r9, r3
 800b7cc:	4313      	orrs	r3, r2
 800b7ce:	9304      	str	r3, [sp, #16]
 800b7d0:	46a2      	mov	sl, r4
 800b7d2:	e7d2      	b.n	800b77a <_vfiprintf_r+0xe2>
 800b7d4:	9b03      	ldr	r3, [sp, #12]
 800b7d6:	1d19      	adds	r1, r3, #4
 800b7d8:	681b      	ldr	r3, [r3, #0]
 800b7da:	9103      	str	r1, [sp, #12]
 800b7dc:	2b00      	cmp	r3, #0
 800b7de:	bfbb      	ittet	lt
 800b7e0:	425b      	neglt	r3, r3
 800b7e2:	f042 0202 	orrlt.w	r2, r2, #2
 800b7e6:	9307      	strge	r3, [sp, #28]
 800b7e8:	9307      	strlt	r3, [sp, #28]
 800b7ea:	bfb8      	it	lt
 800b7ec:	9204      	strlt	r2, [sp, #16]
 800b7ee:	7823      	ldrb	r3, [r4, #0]
 800b7f0:	2b2e      	cmp	r3, #46	; 0x2e
 800b7f2:	d10c      	bne.n	800b80e <_vfiprintf_r+0x176>
 800b7f4:	7863      	ldrb	r3, [r4, #1]
 800b7f6:	2b2a      	cmp	r3, #42	; 0x2a
 800b7f8:	d135      	bne.n	800b866 <_vfiprintf_r+0x1ce>
 800b7fa:	9b03      	ldr	r3, [sp, #12]
 800b7fc:	1d1a      	adds	r2, r3, #4
 800b7fe:	681b      	ldr	r3, [r3, #0]
 800b800:	9203      	str	r2, [sp, #12]
 800b802:	2b00      	cmp	r3, #0
 800b804:	bfb8      	it	lt
 800b806:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800b80a:	3402      	adds	r4, #2
 800b80c:	9305      	str	r3, [sp, #20]
 800b80e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800b8f4 <_vfiprintf_r+0x25c>
 800b812:	7821      	ldrb	r1, [r4, #0]
 800b814:	2203      	movs	r2, #3
 800b816:	4650      	mov	r0, sl
 800b818:	f7f4 fcea 	bl	80001f0 <memchr>
 800b81c:	b140      	cbz	r0, 800b830 <_vfiprintf_r+0x198>
 800b81e:	2340      	movs	r3, #64	; 0x40
 800b820:	eba0 000a 	sub.w	r0, r0, sl
 800b824:	fa03 f000 	lsl.w	r0, r3, r0
 800b828:	9b04      	ldr	r3, [sp, #16]
 800b82a:	4303      	orrs	r3, r0
 800b82c:	3401      	adds	r4, #1
 800b82e:	9304      	str	r3, [sp, #16]
 800b830:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b834:	482c      	ldr	r0, [pc, #176]	; (800b8e8 <_vfiprintf_r+0x250>)
 800b836:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b83a:	2206      	movs	r2, #6
 800b83c:	f7f4 fcd8 	bl	80001f0 <memchr>
 800b840:	2800      	cmp	r0, #0
 800b842:	d03f      	beq.n	800b8c4 <_vfiprintf_r+0x22c>
 800b844:	4b29      	ldr	r3, [pc, #164]	; (800b8ec <_vfiprintf_r+0x254>)
 800b846:	bb1b      	cbnz	r3, 800b890 <_vfiprintf_r+0x1f8>
 800b848:	9b03      	ldr	r3, [sp, #12]
 800b84a:	3307      	adds	r3, #7
 800b84c:	f023 0307 	bic.w	r3, r3, #7
 800b850:	3308      	adds	r3, #8
 800b852:	9303      	str	r3, [sp, #12]
 800b854:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b856:	443b      	add	r3, r7
 800b858:	9309      	str	r3, [sp, #36]	; 0x24
 800b85a:	e767      	b.n	800b72c <_vfiprintf_r+0x94>
 800b85c:	fb0c 3202 	mla	r2, ip, r2, r3
 800b860:	460c      	mov	r4, r1
 800b862:	2001      	movs	r0, #1
 800b864:	e7a5      	b.n	800b7b2 <_vfiprintf_r+0x11a>
 800b866:	2300      	movs	r3, #0
 800b868:	3401      	adds	r4, #1
 800b86a:	9305      	str	r3, [sp, #20]
 800b86c:	4619      	mov	r1, r3
 800b86e:	f04f 0c0a 	mov.w	ip, #10
 800b872:	4620      	mov	r0, r4
 800b874:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b878:	3a30      	subs	r2, #48	; 0x30
 800b87a:	2a09      	cmp	r2, #9
 800b87c:	d903      	bls.n	800b886 <_vfiprintf_r+0x1ee>
 800b87e:	2b00      	cmp	r3, #0
 800b880:	d0c5      	beq.n	800b80e <_vfiprintf_r+0x176>
 800b882:	9105      	str	r1, [sp, #20]
 800b884:	e7c3      	b.n	800b80e <_vfiprintf_r+0x176>
 800b886:	fb0c 2101 	mla	r1, ip, r1, r2
 800b88a:	4604      	mov	r4, r0
 800b88c:	2301      	movs	r3, #1
 800b88e:	e7f0      	b.n	800b872 <_vfiprintf_r+0x1da>
 800b890:	ab03      	add	r3, sp, #12
 800b892:	9300      	str	r3, [sp, #0]
 800b894:	462a      	mov	r2, r5
 800b896:	4b16      	ldr	r3, [pc, #88]	; (800b8f0 <_vfiprintf_r+0x258>)
 800b898:	a904      	add	r1, sp, #16
 800b89a:	4630      	mov	r0, r6
 800b89c:	f7fd fde6 	bl	800946c <_printf_float>
 800b8a0:	4607      	mov	r7, r0
 800b8a2:	1c78      	adds	r0, r7, #1
 800b8a4:	d1d6      	bne.n	800b854 <_vfiprintf_r+0x1bc>
 800b8a6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b8a8:	07d9      	lsls	r1, r3, #31
 800b8aa:	d405      	bmi.n	800b8b8 <_vfiprintf_r+0x220>
 800b8ac:	89ab      	ldrh	r3, [r5, #12]
 800b8ae:	059a      	lsls	r2, r3, #22
 800b8b0:	d402      	bmi.n	800b8b8 <_vfiprintf_r+0x220>
 800b8b2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b8b4:	f000 faaf 	bl	800be16 <__retarget_lock_release_recursive>
 800b8b8:	89ab      	ldrh	r3, [r5, #12]
 800b8ba:	065b      	lsls	r3, r3, #25
 800b8bc:	f53f af12 	bmi.w	800b6e4 <_vfiprintf_r+0x4c>
 800b8c0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b8c2:	e711      	b.n	800b6e8 <_vfiprintf_r+0x50>
 800b8c4:	ab03      	add	r3, sp, #12
 800b8c6:	9300      	str	r3, [sp, #0]
 800b8c8:	462a      	mov	r2, r5
 800b8ca:	4b09      	ldr	r3, [pc, #36]	; (800b8f0 <_vfiprintf_r+0x258>)
 800b8cc:	a904      	add	r1, sp, #16
 800b8ce:	4630      	mov	r0, r6
 800b8d0:	f7fe f870 	bl	80099b4 <_printf_i>
 800b8d4:	e7e4      	b.n	800b8a0 <_vfiprintf_r+0x208>
 800b8d6:	bf00      	nop
 800b8d8:	0800c4f4 	.word	0x0800c4f4
 800b8dc:	0800c514 	.word	0x0800c514
 800b8e0:	0800c4d4 	.word	0x0800c4d4
 800b8e4:	0800c37c 	.word	0x0800c37c
 800b8e8:	0800c386 	.word	0x0800c386
 800b8ec:	0800946d 	.word	0x0800946d
 800b8f0:	0800b675 	.word	0x0800b675
 800b8f4:	0800c382 	.word	0x0800c382

0800b8f8 <__swbuf_r>:
 800b8f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b8fa:	460e      	mov	r6, r1
 800b8fc:	4614      	mov	r4, r2
 800b8fe:	4605      	mov	r5, r0
 800b900:	b118      	cbz	r0, 800b90a <__swbuf_r+0x12>
 800b902:	6983      	ldr	r3, [r0, #24]
 800b904:	b90b      	cbnz	r3, 800b90a <__swbuf_r+0x12>
 800b906:	f000 f9e7 	bl	800bcd8 <__sinit>
 800b90a:	4b21      	ldr	r3, [pc, #132]	; (800b990 <__swbuf_r+0x98>)
 800b90c:	429c      	cmp	r4, r3
 800b90e:	d12b      	bne.n	800b968 <__swbuf_r+0x70>
 800b910:	686c      	ldr	r4, [r5, #4]
 800b912:	69a3      	ldr	r3, [r4, #24]
 800b914:	60a3      	str	r3, [r4, #8]
 800b916:	89a3      	ldrh	r3, [r4, #12]
 800b918:	071a      	lsls	r2, r3, #28
 800b91a:	d52f      	bpl.n	800b97c <__swbuf_r+0x84>
 800b91c:	6923      	ldr	r3, [r4, #16]
 800b91e:	b36b      	cbz	r3, 800b97c <__swbuf_r+0x84>
 800b920:	6923      	ldr	r3, [r4, #16]
 800b922:	6820      	ldr	r0, [r4, #0]
 800b924:	1ac0      	subs	r0, r0, r3
 800b926:	6963      	ldr	r3, [r4, #20]
 800b928:	b2f6      	uxtb	r6, r6
 800b92a:	4283      	cmp	r3, r0
 800b92c:	4637      	mov	r7, r6
 800b92e:	dc04      	bgt.n	800b93a <__swbuf_r+0x42>
 800b930:	4621      	mov	r1, r4
 800b932:	4628      	mov	r0, r5
 800b934:	f000 f93c 	bl	800bbb0 <_fflush_r>
 800b938:	bb30      	cbnz	r0, 800b988 <__swbuf_r+0x90>
 800b93a:	68a3      	ldr	r3, [r4, #8]
 800b93c:	3b01      	subs	r3, #1
 800b93e:	60a3      	str	r3, [r4, #8]
 800b940:	6823      	ldr	r3, [r4, #0]
 800b942:	1c5a      	adds	r2, r3, #1
 800b944:	6022      	str	r2, [r4, #0]
 800b946:	701e      	strb	r6, [r3, #0]
 800b948:	6963      	ldr	r3, [r4, #20]
 800b94a:	3001      	adds	r0, #1
 800b94c:	4283      	cmp	r3, r0
 800b94e:	d004      	beq.n	800b95a <__swbuf_r+0x62>
 800b950:	89a3      	ldrh	r3, [r4, #12]
 800b952:	07db      	lsls	r3, r3, #31
 800b954:	d506      	bpl.n	800b964 <__swbuf_r+0x6c>
 800b956:	2e0a      	cmp	r6, #10
 800b958:	d104      	bne.n	800b964 <__swbuf_r+0x6c>
 800b95a:	4621      	mov	r1, r4
 800b95c:	4628      	mov	r0, r5
 800b95e:	f000 f927 	bl	800bbb0 <_fflush_r>
 800b962:	b988      	cbnz	r0, 800b988 <__swbuf_r+0x90>
 800b964:	4638      	mov	r0, r7
 800b966:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b968:	4b0a      	ldr	r3, [pc, #40]	; (800b994 <__swbuf_r+0x9c>)
 800b96a:	429c      	cmp	r4, r3
 800b96c:	d101      	bne.n	800b972 <__swbuf_r+0x7a>
 800b96e:	68ac      	ldr	r4, [r5, #8]
 800b970:	e7cf      	b.n	800b912 <__swbuf_r+0x1a>
 800b972:	4b09      	ldr	r3, [pc, #36]	; (800b998 <__swbuf_r+0xa0>)
 800b974:	429c      	cmp	r4, r3
 800b976:	bf08      	it	eq
 800b978:	68ec      	ldreq	r4, [r5, #12]
 800b97a:	e7ca      	b.n	800b912 <__swbuf_r+0x1a>
 800b97c:	4621      	mov	r1, r4
 800b97e:	4628      	mov	r0, r5
 800b980:	f000 f81a 	bl	800b9b8 <__swsetup_r>
 800b984:	2800      	cmp	r0, #0
 800b986:	d0cb      	beq.n	800b920 <__swbuf_r+0x28>
 800b988:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800b98c:	e7ea      	b.n	800b964 <__swbuf_r+0x6c>
 800b98e:	bf00      	nop
 800b990:	0800c4f4 	.word	0x0800c4f4
 800b994:	0800c514 	.word	0x0800c514
 800b998:	0800c4d4 	.word	0x0800c4d4

0800b99c <__ascii_wctomb>:
 800b99c:	b149      	cbz	r1, 800b9b2 <__ascii_wctomb+0x16>
 800b99e:	2aff      	cmp	r2, #255	; 0xff
 800b9a0:	bf85      	ittet	hi
 800b9a2:	238a      	movhi	r3, #138	; 0x8a
 800b9a4:	6003      	strhi	r3, [r0, #0]
 800b9a6:	700a      	strbls	r2, [r1, #0]
 800b9a8:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800b9ac:	bf98      	it	ls
 800b9ae:	2001      	movls	r0, #1
 800b9b0:	4770      	bx	lr
 800b9b2:	4608      	mov	r0, r1
 800b9b4:	4770      	bx	lr
	...

0800b9b8 <__swsetup_r>:
 800b9b8:	4b32      	ldr	r3, [pc, #200]	; (800ba84 <__swsetup_r+0xcc>)
 800b9ba:	b570      	push	{r4, r5, r6, lr}
 800b9bc:	681d      	ldr	r5, [r3, #0]
 800b9be:	4606      	mov	r6, r0
 800b9c0:	460c      	mov	r4, r1
 800b9c2:	b125      	cbz	r5, 800b9ce <__swsetup_r+0x16>
 800b9c4:	69ab      	ldr	r3, [r5, #24]
 800b9c6:	b913      	cbnz	r3, 800b9ce <__swsetup_r+0x16>
 800b9c8:	4628      	mov	r0, r5
 800b9ca:	f000 f985 	bl	800bcd8 <__sinit>
 800b9ce:	4b2e      	ldr	r3, [pc, #184]	; (800ba88 <__swsetup_r+0xd0>)
 800b9d0:	429c      	cmp	r4, r3
 800b9d2:	d10f      	bne.n	800b9f4 <__swsetup_r+0x3c>
 800b9d4:	686c      	ldr	r4, [r5, #4]
 800b9d6:	89a3      	ldrh	r3, [r4, #12]
 800b9d8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b9dc:	0719      	lsls	r1, r3, #28
 800b9de:	d42c      	bmi.n	800ba3a <__swsetup_r+0x82>
 800b9e0:	06dd      	lsls	r5, r3, #27
 800b9e2:	d411      	bmi.n	800ba08 <__swsetup_r+0x50>
 800b9e4:	2309      	movs	r3, #9
 800b9e6:	6033      	str	r3, [r6, #0]
 800b9e8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b9ec:	81a3      	strh	r3, [r4, #12]
 800b9ee:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b9f2:	e03e      	b.n	800ba72 <__swsetup_r+0xba>
 800b9f4:	4b25      	ldr	r3, [pc, #148]	; (800ba8c <__swsetup_r+0xd4>)
 800b9f6:	429c      	cmp	r4, r3
 800b9f8:	d101      	bne.n	800b9fe <__swsetup_r+0x46>
 800b9fa:	68ac      	ldr	r4, [r5, #8]
 800b9fc:	e7eb      	b.n	800b9d6 <__swsetup_r+0x1e>
 800b9fe:	4b24      	ldr	r3, [pc, #144]	; (800ba90 <__swsetup_r+0xd8>)
 800ba00:	429c      	cmp	r4, r3
 800ba02:	bf08      	it	eq
 800ba04:	68ec      	ldreq	r4, [r5, #12]
 800ba06:	e7e6      	b.n	800b9d6 <__swsetup_r+0x1e>
 800ba08:	0758      	lsls	r0, r3, #29
 800ba0a:	d512      	bpl.n	800ba32 <__swsetup_r+0x7a>
 800ba0c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ba0e:	b141      	cbz	r1, 800ba22 <__swsetup_r+0x6a>
 800ba10:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ba14:	4299      	cmp	r1, r3
 800ba16:	d002      	beq.n	800ba1e <__swsetup_r+0x66>
 800ba18:	4630      	mov	r0, r6
 800ba1a:	f7ff fb31 	bl	800b080 <_free_r>
 800ba1e:	2300      	movs	r3, #0
 800ba20:	6363      	str	r3, [r4, #52]	; 0x34
 800ba22:	89a3      	ldrh	r3, [r4, #12]
 800ba24:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800ba28:	81a3      	strh	r3, [r4, #12]
 800ba2a:	2300      	movs	r3, #0
 800ba2c:	6063      	str	r3, [r4, #4]
 800ba2e:	6923      	ldr	r3, [r4, #16]
 800ba30:	6023      	str	r3, [r4, #0]
 800ba32:	89a3      	ldrh	r3, [r4, #12]
 800ba34:	f043 0308 	orr.w	r3, r3, #8
 800ba38:	81a3      	strh	r3, [r4, #12]
 800ba3a:	6923      	ldr	r3, [r4, #16]
 800ba3c:	b94b      	cbnz	r3, 800ba52 <__swsetup_r+0x9a>
 800ba3e:	89a3      	ldrh	r3, [r4, #12]
 800ba40:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800ba44:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ba48:	d003      	beq.n	800ba52 <__swsetup_r+0x9a>
 800ba4a:	4621      	mov	r1, r4
 800ba4c:	4630      	mov	r0, r6
 800ba4e:	f000 fa09 	bl	800be64 <__smakebuf_r>
 800ba52:	89a0      	ldrh	r0, [r4, #12]
 800ba54:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ba58:	f010 0301 	ands.w	r3, r0, #1
 800ba5c:	d00a      	beq.n	800ba74 <__swsetup_r+0xbc>
 800ba5e:	2300      	movs	r3, #0
 800ba60:	60a3      	str	r3, [r4, #8]
 800ba62:	6963      	ldr	r3, [r4, #20]
 800ba64:	425b      	negs	r3, r3
 800ba66:	61a3      	str	r3, [r4, #24]
 800ba68:	6923      	ldr	r3, [r4, #16]
 800ba6a:	b943      	cbnz	r3, 800ba7e <__swsetup_r+0xc6>
 800ba6c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800ba70:	d1ba      	bne.n	800b9e8 <__swsetup_r+0x30>
 800ba72:	bd70      	pop	{r4, r5, r6, pc}
 800ba74:	0781      	lsls	r1, r0, #30
 800ba76:	bf58      	it	pl
 800ba78:	6963      	ldrpl	r3, [r4, #20]
 800ba7a:	60a3      	str	r3, [r4, #8]
 800ba7c:	e7f4      	b.n	800ba68 <__swsetup_r+0xb0>
 800ba7e:	2000      	movs	r0, #0
 800ba80:	e7f7      	b.n	800ba72 <__swsetup_r+0xba>
 800ba82:	bf00      	nop
 800ba84:	200000fc 	.word	0x200000fc
 800ba88:	0800c4f4 	.word	0x0800c4f4
 800ba8c:	0800c514 	.word	0x0800c514
 800ba90:	0800c4d4 	.word	0x0800c4d4

0800ba94 <abort>:
 800ba94:	b508      	push	{r3, lr}
 800ba96:	2006      	movs	r0, #6
 800ba98:	f000 fa54 	bl	800bf44 <raise>
 800ba9c:	2001      	movs	r0, #1
 800ba9e:	f7f5 feeb 	bl	8001878 <_exit>
	...

0800baa4 <__sflush_r>:
 800baa4:	898a      	ldrh	r2, [r1, #12]
 800baa6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800baaa:	4605      	mov	r5, r0
 800baac:	0710      	lsls	r0, r2, #28
 800baae:	460c      	mov	r4, r1
 800bab0:	d458      	bmi.n	800bb64 <__sflush_r+0xc0>
 800bab2:	684b      	ldr	r3, [r1, #4]
 800bab4:	2b00      	cmp	r3, #0
 800bab6:	dc05      	bgt.n	800bac4 <__sflush_r+0x20>
 800bab8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800baba:	2b00      	cmp	r3, #0
 800babc:	dc02      	bgt.n	800bac4 <__sflush_r+0x20>
 800babe:	2000      	movs	r0, #0
 800bac0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bac4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800bac6:	2e00      	cmp	r6, #0
 800bac8:	d0f9      	beq.n	800babe <__sflush_r+0x1a>
 800baca:	2300      	movs	r3, #0
 800bacc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800bad0:	682f      	ldr	r7, [r5, #0]
 800bad2:	602b      	str	r3, [r5, #0]
 800bad4:	d032      	beq.n	800bb3c <__sflush_r+0x98>
 800bad6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800bad8:	89a3      	ldrh	r3, [r4, #12]
 800bada:	075a      	lsls	r2, r3, #29
 800badc:	d505      	bpl.n	800baea <__sflush_r+0x46>
 800bade:	6863      	ldr	r3, [r4, #4]
 800bae0:	1ac0      	subs	r0, r0, r3
 800bae2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800bae4:	b10b      	cbz	r3, 800baea <__sflush_r+0x46>
 800bae6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800bae8:	1ac0      	subs	r0, r0, r3
 800baea:	2300      	movs	r3, #0
 800baec:	4602      	mov	r2, r0
 800baee:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800baf0:	6a21      	ldr	r1, [r4, #32]
 800baf2:	4628      	mov	r0, r5
 800baf4:	47b0      	blx	r6
 800baf6:	1c43      	adds	r3, r0, #1
 800baf8:	89a3      	ldrh	r3, [r4, #12]
 800bafa:	d106      	bne.n	800bb0a <__sflush_r+0x66>
 800bafc:	6829      	ldr	r1, [r5, #0]
 800bafe:	291d      	cmp	r1, #29
 800bb00:	d82c      	bhi.n	800bb5c <__sflush_r+0xb8>
 800bb02:	4a2a      	ldr	r2, [pc, #168]	; (800bbac <__sflush_r+0x108>)
 800bb04:	40ca      	lsrs	r2, r1
 800bb06:	07d6      	lsls	r6, r2, #31
 800bb08:	d528      	bpl.n	800bb5c <__sflush_r+0xb8>
 800bb0a:	2200      	movs	r2, #0
 800bb0c:	6062      	str	r2, [r4, #4]
 800bb0e:	04d9      	lsls	r1, r3, #19
 800bb10:	6922      	ldr	r2, [r4, #16]
 800bb12:	6022      	str	r2, [r4, #0]
 800bb14:	d504      	bpl.n	800bb20 <__sflush_r+0x7c>
 800bb16:	1c42      	adds	r2, r0, #1
 800bb18:	d101      	bne.n	800bb1e <__sflush_r+0x7a>
 800bb1a:	682b      	ldr	r3, [r5, #0]
 800bb1c:	b903      	cbnz	r3, 800bb20 <__sflush_r+0x7c>
 800bb1e:	6560      	str	r0, [r4, #84]	; 0x54
 800bb20:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bb22:	602f      	str	r7, [r5, #0]
 800bb24:	2900      	cmp	r1, #0
 800bb26:	d0ca      	beq.n	800babe <__sflush_r+0x1a>
 800bb28:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bb2c:	4299      	cmp	r1, r3
 800bb2e:	d002      	beq.n	800bb36 <__sflush_r+0x92>
 800bb30:	4628      	mov	r0, r5
 800bb32:	f7ff faa5 	bl	800b080 <_free_r>
 800bb36:	2000      	movs	r0, #0
 800bb38:	6360      	str	r0, [r4, #52]	; 0x34
 800bb3a:	e7c1      	b.n	800bac0 <__sflush_r+0x1c>
 800bb3c:	6a21      	ldr	r1, [r4, #32]
 800bb3e:	2301      	movs	r3, #1
 800bb40:	4628      	mov	r0, r5
 800bb42:	47b0      	blx	r6
 800bb44:	1c41      	adds	r1, r0, #1
 800bb46:	d1c7      	bne.n	800bad8 <__sflush_r+0x34>
 800bb48:	682b      	ldr	r3, [r5, #0]
 800bb4a:	2b00      	cmp	r3, #0
 800bb4c:	d0c4      	beq.n	800bad8 <__sflush_r+0x34>
 800bb4e:	2b1d      	cmp	r3, #29
 800bb50:	d001      	beq.n	800bb56 <__sflush_r+0xb2>
 800bb52:	2b16      	cmp	r3, #22
 800bb54:	d101      	bne.n	800bb5a <__sflush_r+0xb6>
 800bb56:	602f      	str	r7, [r5, #0]
 800bb58:	e7b1      	b.n	800babe <__sflush_r+0x1a>
 800bb5a:	89a3      	ldrh	r3, [r4, #12]
 800bb5c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bb60:	81a3      	strh	r3, [r4, #12]
 800bb62:	e7ad      	b.n	800bac0 <__sflush_r+0x1c>
 800bb64:	690f      	ldr	r7, [r1, #16]
 800bb66:	2f00      	cmp	r7, #0
 800bb68:	d0a9      	beq.n	800babe <__sflush_r+0x1a>
 800bb6a:	0793      	lsls	r3, r2, #30
 800bb6c:	680e      	ldr	r6, [r1, #0]
 800bb6e:	bf08      	it	eq
 800bb70:	694b      	ldreq	r3, [r1, #20]
 800bb72:	600f      	str	r7, [r1, #0]
 800bb74:	bf18      	it	ne
 800bb76:	2300      	movne	r3, #0
 800bb78:	eba6 0807 	sub.w	r8, r6, r7
 800bb7c:	608b      	str	r3, [r1, #8]
 800bb7e:	f1b8 0f00 	cmp.w	r8, #0
 800bb82:	dd9c      	ble.n	800babe <__sflush_r+0x1a>
 800bb84:	6a21      	ldr	r1, [r4, #32]
 800bb86:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800bb88:	4643      	mov	r3, r8
 800bb8a:	463a      	mov	r2, r7
 800bb8c:	4628      	mov	r0, r5
 800bb8e:	47b0      	blx	r6
 800bb90:	2800      	cmp	r0, #0
 800bb92:	dc06      	bgt.n	800bba2 <__sflush_r+0xfe>
 800bb94:	89a3      	ldrh	r3, [r4, #12]
 800bb96:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bb9a:	81a3      	strh	r3, [r4, #12]
 800bb9c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bba0:	e78e      	b.n	800bac0 <__sflush_r+0x1c>
 800bba2:	4407      	add	r7, r0
 800bba4:	eba8 0800 	sub.w	r8, r8, r0
 800bba8:	e7e9      	b.n	800bb7e <__sflush_r+0xda>
 800bbaa:	bf00      	nop
 800bbac:	20400001 	.word	0x20400001

0800bbb0 <_fflush_r>:
 800bbb0:	b538      	push	{r3, r4, r5, lr}
 800bbb2:	690b      	ldr	r3, [r1, #16]
 800bbb4:	4605      	mov	r5, r0
 800bbb6:	460c      	mov	r4, r1
 800bbb8:	b913      	cbnz	r3, 800bbc0 <_fflush_r+0x10>
 800bbba:	2500      	movs	r5, #0
 800bbbc:	4628      	mov	r0, r5
 800bbbe:	bd38      	pop	{r3, r4, r5, pc}
 800bbc0:	b118      	cbz	r0, 800bbca <_fflush_r+0x1a>
 800bbc2:	6983      	ldr	r3, [r0, #24]
 800bbc4:	b90b      	cbnz	r3, 800bbca <_fflush_r+0x1a>
 800bbc6:	f000 f887 	bl	800bcd8 <__sinit>
 800bbca:	4b14      	ldr	r3, [pc, #80]	; (800bc1c <_fflush_r+0x6c>)
 800bbcc:	429c      	cmp	r4, r3
 800bbce:	d11b      	bne.n	800bc08 <_fflush_r+0x58>
 800bbd0:	686c      	ldr	r4, [r5, #4]
 800bbd2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bbd6:	2b00      	cmp	r3, #0
 800bbd8:	d0ef      	beq.n	800bbba <_fflush_r+0xa>
 800bbda:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800bbdc:	07d0      	lsls	r0, r2, #31
 800bbde:	d404      	bmi.n	800bbea <_fflush_r+0x3a>
 800bbe0:	0599      	lsls	r1, r3, #22
 800bbe2:	d402      	bmi.n	800bbea <_fflush_r+0x3a>
 800bbe4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bbe6:	f000 f915 	bl	800be14 <__retarget_lock_acquire_recursive>
 800bbea:	4628      	mov	r0, r5
 800bbec:	4621      	mov	r1, r4
 800bbee:	f7ff ff59 	bl	800baa4 <__sflush_r>
 800bbf2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bbf4:	07da      	lsls	r2, r3, #31
 800bbf6:	4605      	mov	r5, r0
 800bbf8:	d4e0      	bmi.n	800bbbc <_fflush_r+0xc>
 800bbfa:	89a3      	ldrh	r3, [r4, #12]
 800bbfc:	059b      	lsls	r3, r3, #22
 800bbfe:	d4dd      	bmi.n	800bbbc <_fflush_r+0xc>
 800bc00:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bc02:	f000 f908 	bl	800be16 <__retarget_lock_release_recursive>
 800bc06:	e7d9      	b.n	800bbbc <_fflush_r+0xc>
 800bc08:	4b05      	ldr	r3, [pc, #20]	; (800bc20 <_fflush_r+0x70>)
 800bc0a:	429c      	cmp	r4, r3
 800bc0c:	d101      	bne.n	800bc12 <_fflush_r+0x62>
 800bc0e:	68ac      	ldr	r4, [r5, #8]
 800bc10:	e7df      	b.n	800bbd2 <_fflush_r+0x22>
 800bc12:	4b04      	ldr	r3, [pc, #16]	; (800bc24 <_fflush_r+0x74>)
 800bc14:	429c      	cmp	r4, r3
 800bc16:	bf08      	it	eq
 800bc18:	68ec      	ldreq	r4, [r5, #12]
 800bc1a:	e7da      	b.n	800bbd2 <_fflush_r+0x22>
 800bc1c:	0800c4f4 	.word	0x0800c4f4
 800bc20:	0800c514 	.word	0x0800c514
 800bc24:	0800c4d4 	.word	0x0800c4d4

0800bc28 <std>:
 800bc28:	2300      	movs	r3, #0
 800bc2a:	b510      	push	{r4, lr}
 800bc2c:	4604      	mov	r4, r0
 800bc2e:	e9c0 3300 	strd	r3, r3, [r0]
 800bc32:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800bc36:	6083      	str	r3, [r0, #8]
 800bc38:	8181      	strh	r1, [r0, #12]
 800bc3a:	6643      	str	r3, [r0, #100]	; 0x64
 800bc3c:	81c2      	strh	r2, [r0, #14]
 800bc3e:	6183      	str	r3, [r0, #24]
 800bc40:	4619      	mov	r1, r3
 800bc42:	2208      	movs	r2, #8
 800bc44:	305c      	adds	r0, #92	; 0x5c
 800bc46:	f7fd fb69 	bl	800931c <memset>
 800bc4a:	4b05      	ldr	r3, [pc, #20]	; (800bc60 <std+0x38>)
 800bc4c:	6263      	str	r3, [r4, #36]	; 0x24
 800bc4e:	4b05      	ldr	r3, [pc, #20]	; (800bc64 <std+0x3c>)
 800bc50:	62a3      	str	r3, [r4, #40]	; 0x28
 800bc52:	4b05      	ldr	r3, [pc, #20]	; (800bc68 <std+0x40>)
 800bc54:	62e3      	str	r3, [r4, #44]	; 0x2c
 800bc56:	4b05      	ldr	r3, [pc, #20]	; (800bc6c <std+0x44>)
 800bc58:	6224      	str	r4, [r4, #32]
 800bc5a:	6323      	str	r3, [r4, #48]	; 0x30
 800bc5c:	bd10      	pop	{r4, pc}
 800bc5e:	bf00      	nop
 800bc60:	0800bf7d 	.word	0x0800bf7d
 800bc64:	0800bf9f 	.word	0x0800bf9f
 800bc68:	0800bfd7 	.word	0x0800bfd7
 800bc6c:	0800bffb 	.word	0x0800bffb

0800bc70 <_cleanup_r>:
 800bc70:	4901      	ldr	r1, [pc, #4]	; (800bc78 <_cleanup_r+0x8>)
 800bc72:	f000 b8af 	b.w	800bdd4 <_fwalk_reent>
 800bc76:	bf00      	nop
 800bc78:	0800bbb1 	.word	0x0800bbb1

0800bc7c <__sfmoreglue>:
 800bc7c:	b570      	push	{r4, r5, r6, lr}
 800bc7e:	2268      	movs	r2, #104	; 0x68
 800bc80:	1e4d      	subs	r5, r1, #1
 800bc82:	4355      	muls	r5, r2
 800bc84:	460e      	mov	r6, r1
 800bc86:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800bc8a:	f7ff fa65 	bl	800b158 <_malloc_r>
 800bc8e:	4604      	mov	r4, r0
 800bc90:	b140      	cbz	r0, 800bca4 <__sfmoreglue+0x28>
 800bc92:	2100      	movs	r1, #0
 800bc94:	e9c0 1600 	strd	r1, r6, [r0]
 800bc98:	300c      	adds	r0, #12
 800bc9a:	60a0      	str	r0, [r4, #8]
 800bc9c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800bca0:	f7fd fb3c 	bl	800931c <memset>
 800bca4:	4620      	mov	r0, r4
 800bca6:	bd70      	pop	{r4, r5, r6, pc}

0800bca8 <__sfp_lock_acquire>:
 800bca8:	4801      	ldr	r0, [pc, #4]	; (800bcb0 <__sfp_lock_acquire+0x8>)
 800bcaa:	f000 b8b3 	b.w	800be14 <__retarget_lock_acquire_recursive>
 800bcae:	bf00      	nop
 800bcb0:	200020a1 	.word	0x200020a1

0800bcb4 <__sfp_lock_release>:
 800bcb4:	4801      	ldr	r0, [pc, #4]	; (800bcbc <__sfp_lock_release+0x8>)
 800bcb6:	f000 b8ae 	b.w	800be16 <__retarget_lock_release_recursive>
 800bcba:	bf00      	nop
 800bcbc:	200020a1 	.word	0x200020a1

0800bcc0 <__sinit_lock_acquire>:
 800bcc0:	4801      	ldr	r0, [pc, #4]	; (800bcc8 <__sinit_lock_acquire+0x8>)
 800bcc2:	f000 b8a7 	b.w	800be14 <__retarget_lock_acquire_recursive>
 800bcc6:	bf00      	nop
 800bcc8:	200020a2 	.word	0x200020a2

0800bccc <__sinit_lock_release>:
 800bccc:	4801      	ldr	r0, [pc, #4]	; (800bcd4 <__sinit_lock_release+0x8>)
 800bcce:	f000 b8a2 	b.w	800be16 <__retarget_lock_release_recursive>
 800bcd2:	bf00      	nop
 800bcd4:	200020a2 	.word	0x200020a2

0800bcd8 <__sinit>:
 800bcd8:	b510      	push	{r4, lr}
 800bcda:	4604      	mov	r4, r0
 800bcdc:	f7ff fff0 	bl	800bcc0 <__sinit_lock_acquire>
 800bce0:	69a3      	ldr	r3, [r4, #24]
 800bce2:	b11b      	cbz	r3, 800bcec <__sinit+0x14>
 800bce4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bce8:	f7ff bff0 	b.w	800bccc <__sinit_lock_release>
 800bcec:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800bcf0:	6523      	str	r3, [r4, #80]	; 0x50
 800bcf2:	4b13      	ldr	r3, [pc, #76]	; (800bd40 <__sinit+0x68>)
 800bcf4:	4a13      	ldr	r2, [pc, #76]	; (800bd44 <__sinit+0x6c>)
 800bcf6:	681b      	ldr	r3, [r3, #0]
 800bcf8:	62a2      	str	r2, [r4, #40]	; 0x28
 800bcfa:	42a3      	cmp	r3, r4
 800bcfc:	bf04      	itt	eq
 800bcfe:	2301      	moveq	r3, #1
 800bd00:	61a3      	streq	r3, [r4, #24]
 800bd02:	4620      	mov	r0, r4
 800bd04:	f000 f820 	bl	800bd48 <__sfp>
 800bd08:	6060      	str	r0, [r4, #4]
 800bd0a:	4620      	mov	r0, r4
 800bd0c:	f000 f81c 	bl	800bd48 <__sfp>
 800bd10:	60a0      	str	r0, [r4, #8]
 800bd12:	4620      	mov	r0, r4
 800bd14:	f000 f818 	bl	800bd48 <__sfp>
 800bd18:	2200      	movs	r2, #0
 800bd1a:	60e0      	str	r0, [r4, #12]
 800bd1c:	2104      	movs	r1, #4
 800bd1e:	6860      	ldr	r0, [r4, #4]
 800bd20:	f7ff ff82 	bl	800bc28 <std>
 800bd24:	68a0      	ldr	r0, [r4, #8]
 800bd26:	2201      	movs	r2, #1
 800bd28:	2109      	movs	r1, #9
 800bd2a:	f7ff ff7d 	bl	800bc28 <std>
 800bd2e:	68e0      	ldr	r0, [r4, #12]
 800bd30:	2202      	movs	r2, #2
 800bd32:	2112      	movs	r1, #18
 800bd34:	f7ff ff78 	bl	800bc28 <std>
 800bd38:	2301      	movs	r3, #1
 800bd3a:	61a3      	str	r3, [r4, #24]
 800bd3c:	e7d2      	b.n	800bce4 <__sinit+0xc>
 800bd3e:	bf00      	nop
 800bd40:	0800c158 	.word	0x0800c158
 800bd44:	0800bc71 	.word	0x0800bc71

0800bd48 <__sfp>:
 800bd48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd4a:	4607      	mov	r7, r0
 800bd4c:	f7ff ffac 	bl	800bca8 <__sfp_lock_acquire>
 800bd50:	4b1e      	ldr	r3, [pc, #120]	; (800bdcc <__sfp+0x84>)
 800bd52:	681e      	ldr	r6, [r3, #0]
 800bd54:	69b3      	ldr	r3, [r6, #24]
 800bd56:	b913      	cbnz	r3, 800bd5e <__sfp+0x16>
 800bd58:	4630      	mov	r0, r6
 800bd5a:	f7ff ffbd 	bl	800bcd8 <__sinit>
 800bd5e:	3648      	adds	r6, #72	; 0x48
 800bd60:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800bd64:	3b01      	subs	r3, #1
 800bd66:	d503      	bpl.n	800bd70 <__sfp+0x28>
 800bd68:	6833      	ldr	r3, [r6, #0]
 800bd6a:	b30b      	cbz	r3, 800bdb0 <__sfp+0x68>
 800bd6c:	6836      	ldr	r6, [r6, #0]
 800bd6e:	e7f7      	b.n	800bd60 <__sfp+0x18>
 800bd70:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800bd74:	b9d5      	cbnz	r5, 800bdac <__sfp+0x64>
 800bd76:	4b16      	ldr	r3, [pc, #88]	; (800bdd0 <__sfp+0x88>)
 800bd78:	60e3      	str	r3, [r4, #12]
 800bd7a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800bd7e:	6665      	str	r5, [r4, #100]	; 0x64
 800bd80:	f000 f847 	bl	800be12 <__retarget_lock_init_recursive>
 800bd84:	f7ff ff96 	bl	800bcb4 <__sfp_lock_release>
 800bd88:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800bd8c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800bd90:	6025      	str	r5, [r4, #0]
 800bd92:	61a5      	str	r5, [r4, #24]
 800bd94:	2208      	movs	r2, #8
 800bd96:	4629      	mov	r1, r5
 800bd98:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800bd9c:	f7fd fabe 	bl	800931c <memset>
 800bda0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800bda4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800bda8:	4620      	mov	r0, r4
 800bdaa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bdac:	3468      	adds	r4, #104	; 0x68
 800bdae:	e7d9      	b.n	800bd64 <__sfp+0x1c>
 800bdb0:	2104      	movs	r1, #4
 800bdb2:	4638      	mov	r0, r7
 800bdb4:	f7ff ff62 	bl	800bc7c <__sfmoreglue>
 800bdb8:	4604      	mov	r4, r0
 800bdba:	6030      	str	r0, [r6, #0]
 800bdbc:	2800      	cmp	r0, #0
 800bdbe:	d1d5      	bne.n	800bd6c <__sfp+0x24>
 800bdc0:	f7ff ff78 	bl	800bcb4 <__sfp_lock_release>
 800bdc4:	230c      	movs	r3, #12
 800bdc6:	603b      	str	r3, [r7, #0]
 800bdc8:	e7ee      	b.n	800bda8 <__sfp+0x60>
 800bdca:	bf00      	nop
 800bdcc:	0800c158 	.word	0x0800c158
 800bdd0:	ffff0001 	.word	0xffff0001

0800bdd4 <_fwalk_reent>:
 800bdd4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bdd8:	4606      	mov	r6, r0
 800bdda:	4688      	mov	r8, r1
 800bddc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800bde0:	2700      	movs	r7, #0
 800bde2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800bde6:	f1b9 0901 	subs.w	r9, r9, #1
 800bdea:	d505      	bpl.n	800bdf8 <_fwalk_reent+0x24>
 800bdec:	6824      	ldr	r4, [r4, #0]
 800bdee:	2c00      	cmp	r4, #0
 800bdf0:	d1f7      	bne.n	800bde2 <_fwalk_reent+0xe>
 800bdf2:	4638      	mov	r0, r7
 800bdf4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bdf8:	89ab      	ldrh	r3, [r5, #12]
 800bdfa:	2b01      	cmp	r3, #1
 800bdfc:	d907      	bls.n	800be0e <_fwalk_reent+0x3a>
 800bdfe:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800be02:	3301      	adds	r3, #1
 800be04:	d003      	beq.n	800be0e <_fwalk_reent+0x3a>
 800be06:	4629      	mov	r1, r5
 800be08:	4630      	mov	r0, r6
 800be0a:	47c0      	blx	r8
 800be0c:	4307      	orrs	r7, r0
 800be0e:	3568      	adds	r5, #104	; 0x68
 800be10:	e7e9      	b.n	800bde6 <_fwalk_reent+0x12>

0800be12 <__retarget_lock_init_recursive>:
 800be12:	4770      	bx	lr

0800be14 <__retarget_lock_acquire_recursive>:
 800be14:	4770      	bx	lr

0800be16 <__retarget_lock_release_recursive>:
 800be16:	4770      	bx	lr

0800be18 <__swhatbuf_r>:
 800be18:	b570      	push	{r4, r5, r6, lr}
 800be1a:	460e      	mov	r6, r1
 800be1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800be20:	2900      	cmp	r1, #0
 800be22:	b096      	sub	sp, #88	; 0x58
 800be24:	4614      	mov	r4, r2
 800be26:	461d      	mov	r5, r3
 800be28:	da08      	bge.n	800be3c <__swhatbuf_r+0x24>
 800be2a:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800be2e:	2200      	movs	r2, #0
 800be30:	602a      	str	r2, [r5, #0]
 800be32:	061a      	lsls	r2, r3, #24
 800be34:	d410      	bmi.n	800be58 <__swhatbuf_r+0x40>
 800be36:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800be3a:	e00e      	b.n	800be5a <__swhatbuf_r+0x42>
 800be3c:	466a      	mov	r2, sp
 800be3e:	f000 f903 	bl	800c048 <_fstat_r>
 800be42:	2800      	cmp	r0, #0
 800be44:	dbf1      	blt.n	800be2a <__swhatbuf_r+0x12>
 800be46:	9a01      	ldr	r2, [sp, #4]
 800be48:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800be4c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800be50:	425a      	negs	r2, r3
 800be52:	415a      	adcs	r2, r3
 800be54:	602a      	str	r2, [r5, #0]
 800be56:	e7ee      	b.n	800be36 <__swhatbuf_r+0x1e>
 800be58:	2340      	movs	r3, #64	; 0x40
 800be5a:	2000      	movs	r0, #0
 800be5c:	6023      	str	r3, [r4, #0]
 800be5e:	b016      	add	sp, #88	; 0x58
 800be60:	bd70      	pop	{r4, r5, r6, pc}
	...

0800be64 <__smakebuf_r>:
 800be64:	898b      	ldrh	r3, [r1, #12]
 800be66:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800be68:	079d      	lsls	r5, r3, #30
 800be6a:	4606      	mov	r6, r0
 800be6c:	460c      	mov	r4, r1
 800be6e:	d507      	bpl.n	800be80 <__smakebuf_r+0x1c>
 800be70:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800be74:	6023      	str	r3, [r4, #0]
 800be76:	6123      	str	r3, [r4, #16]
 800be78:	2301      	movs	r3, #1
 800be7a:	6163      	str	r3, [r4, #20]
 800be7c:	b002      	add	sp, #8
 800be7e:	bd70      	pop	{r4, r5, r6, pc}
 800be80:	ab01      	add	r3, sp, #4
 800be82:	466a      	mov	r2, sp
 800be84:	f7ff ffc8 	bl	800be18 <__swhatbuf_r>
 800be88:	9900      	ldr	r1, [sp, #0]
 800be8a:	4605      	mov	r5, r0
 800be8c:	4630      	mov	r0, r6
 800be8e:	f7ff f963 	bl	800b158 <_malloc_r>
 800be92:	b948      	cbnz	r0, 800bea8 <__smakebuf_r+0x44>
 800be94:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800be98:	059a      	lsls	r2, r3, #22
 800be9a:	d4ef      	bmi.n	800be7c <__smakebuf_r+0x18>
 800be9c:	f023 0303 	bic.w	r3, r3, #3
 800bea0:	f043 0302 	orr.w	r3, r3, #2
 800bea4:	81a3      	strh	r3, [r4, #12]
 800bea6:	e7e3      	b.n	800be70 <__smakebuf_r+0xc>
 800bea8:	4b0d      	ldr	r3, [pc, #52]	; (800bee0 <__smakebuf_r+0x7c>)
 800beaa:	62b3      	str	r3, [r6, #40]	; 0x28
 800beac:	89a3      	ldrh	r3, [r4, #12]
 800beae:	6020      	str	r0, [r4, #0]
 800beb0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800beb4:	81a3      	strh	r3, [r4, #12]
 800beb6:	9b00      	ldr	r3, [sp, #0]
 800beb8:	6163      	str	r3, [r4, #20]
 800beba:	9b01      	ldr	r3, [sp, #4]
 800bebc:	6120      	str	r0, [r4, #16]
 800bebe:	b15b      	cbz	r3, 800bed8 <__smakebuf_r+0x74>
 800bec0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bec4:	4630      	mov	r0, r6
 800bec6:	f000 f8d1 	bl	800c06c <_isatty_r>
 800beca:	b128      	cbz	r0, 800bed8 <__smakebuf_r+0x74>
 800becc:	89a3      	ldrh	r3, [r4, #12]
 800bece:	f023 0303 	bic.w	r3, r3, #3
 800bed2:	f043 0301 	orr.w	r3, r3, #1
 800bed6:	81a3      	strh	r3, [r4, #12]
 800bed8:	89a0      	ldrh	r0, [r4, #12]
 800beda:	4305      	orrs	r5, r0
 800bedc:	81a5      	strh	r5, [r4, #12]
 800bede:	e7cd      	b.n	800be7c <__smakebuf_r+0x18>
 800bee0:	0800bc71 	.word	0x0800bc71

0800bee4 <_malloc_usable_size_r>:
 800bee4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bee8:	1f18      	subs	r0, r3, #4
 800beea:	2b00      	cmp	r3, #0
 800beec:	bfbc      	itt	lt
 800beee:	580b      	ldrlt	r3, [r1, r0]
 800bef0:	18c0      	addlt	r0, r0, r3
 800bef2:	4770      	bx	lr

0800bef4 <_raise_r>:
 800bef4:	291f      	cmp	r1, #31
 800bef6:	b538      	push	{r3, r4, r5, lr}
 800bef8:	4604      	mov	r4, r0
 800befa:	460d      	mov	r5, r1
 800befc:	d904      	bls.n	800bf08 <_raise_r+0x14>
 800befe:	2316      	movs	r3, #22
 800bf00:	6003      	str	r3, [r0, #0]
 800bf02:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bf06:	bd38      	pop	{r3, r4, r5, pc}
 800bf08:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800bf0a:	b112      	cbz	r2, 800bf12 <_raise_r+0x1e>
 800bf0c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800bf10:	b94b      	cbnz	r3, 800bf26 <_raise_r+0x32>
 800bf12:	4620      	mov	r0, r4
 800bf14:	f000 f830 	bl	800bf78 <_getpid_r>
 800bf18:	462a      	mov	r2, r5
 800bf1a:	4601      	mov	r1, r0
 800bf1c:	4620      	mov	r0, r4
 800bf1e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bf22:	f000 b817 	b.w	800bf54 <_kill_r>
 800bf26:	2b01      	cmp	r3, #1
 800bf28:	d00a      	beq.n	800bf40 <_raise_r+0x4c>
 800bf2a:	1c59      	adds	r1, r3, #1
 800bf2c:	d103      	bne.n	800bf36 <_raise_r+0x42>
 800bf2e:	2316      	movs	r3, #22
 800bf30:	6003      	str	r3, [r0, #0]
 800bf32:	2001      	movs	r0, #1
 800bf34:	e7e7      	b.n	800bf06 <_raise_r+0x12>
 800bf36:	2400      	movs	r4, #0
 800bf38:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800bf3c:	4628      	mov	r0, r5
 800bf3e:	4798      	blx	r3
 800bf40:	2000      	movs	r0, #0
 800bf42:	e7e0      	b.n	800bf06 <_raise_r+0x12>

0800bf44 <raise>:
 800bf44:	4b02      	ldr	r3, [pc, #8]	; (800bf50 <raise+0xc>)
 800bf46:	4601      	mov	r1, r0
 800bf48:	6818      	ldr	r0, [r3, #0]
 800bf4a:	f7ff bfd3 	b.w	800bef4 <_raise_r>
 800bf4e:	bf00      	nop
 800bf50:	200000fc 	.word	0x200000fc

0800bf54 <_kill_r>:
 800bf54:	b538      	push	{r3, r4, r5, lr}
 800bf56:	4d07      	ldr	r5, [pc, #28]	; (800bf74 <_kill_r+0x20>)
 800bf58:	2300      	movs	r3, #0
 800bf5a:	4604      	mov	r4, r0
 800bf5c:	4608      	mov	r0, r1
 800bf5e:	4611      	mov	r1, r2
 800bf60:	602b      	str	r3, [r5, #0]
 800bf62:	f7f5 fc79 	bl	8001858 <_kill>
 800bf66:	1c43      	adds	r3, r0, #1
 800bf68:	d102      	bne.n	800bf70 <_kill_r+0x1c>
 800bf6a:	682b      	ldr	r3, [r5, #0]
 800bf6c:	b103      	cbz	r3, 800bf70 <_kill_r+0x1c>
 800bf6e:	6023      	str	r3, [r4, #0]
 800bf70:	bd38      	pop	{r3, r4, r5, pc}
 800bf72:	bf00      	nop
 800bf74:	2000209c 	.word	0x2000209c

0800bf78 <_getpid_r>:
 800bf78:	f7f5 bc66 	b.w	8001848 <_getpid>

0800bf7c <__sread>:
 800bf7c:	b510      	push	{r4, lr}
 800bf7e:	460c      	mov	r4, r1
 800bf80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bf84:	f000 f894 	bl	800c0b0 <_read_r>
 800bf88:	2800      	cmp	r0, #0
 800bf8a:	bfab      	itete	ge
 800bf8c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800bf8e:	89a3      	ldrhlt	r3, [r4, #12]
 800bf90:	181b      	addge	r3, r3, r0
 800bf92:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800bf96:	bfac      	ite	ge
 800bf98:	6563      	strge	r3, [r4, #84]	; 0x54
 800bf9a:	81a3      	strhlt	r3, [r4, #12]
 800bf9c:	bd10      	pop	{r4, pc}

0800bf9e <__swrite>:
 800bf9e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bfa2:	461f      	mov	r7, r3
 800bfa4:	898b      	ldrh	r3, [r1, #12]
 800bfa6:	05db      	lsls	r3, r3, #23
 800bfa8:	4605      	mov	r5, r0
 800bfaa:	460c      	mov	r4, r1
 800bfac:	4616      	mov	r6, r2
 800bfae:	d505      	bpl.n	800bfbc <__swrite+0x1e>
 800bfb0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bfb4:	2302      	movs	r3, #2
 800bfb6:	2200      	movs	r2, #0
 800bfb8:	f000 f868 	bl	800c08c <_lseek_r>
 800bfbc:	89a3      	ldrh	r3, [r4, #12]
 800bfbe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bfc2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800bfc6:	81a3      	strh	r3, [r4, #12]
 800bfc8:	4632      	mov	r2, r6
 800bfca:	463b      	mov	r3, r7
 800bfcc:	4628      	mov	r0, r5
 800bfce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bfd2:	f000 b817 	b.w	800c004 <_write_r>

0800bfd6 <__sseek>:
 800bfd6:	b510      	push	{r4, lr}
 800bfd8:	460c      	mov	r4, r1
 800bfda:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bfde:	f000 f855 	bl	800c08c <_lseek_r>
 800bfe2:	1c43      	adds	r3, r0, #1
 800bfe4:	89a3      	ldrh	r3, [r4, #12]
 800bfe6:	bf15      	itete	ne
 800bfe8:	6560      	strne	r0, [r4, #84]	; 0x54
 800bfea:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800bfee:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800bff2:	81a3      	strheq	r3, [r4, #12]
 800bff4:	bf18      	it	ne
 800bff6:	81a3      	strhne	r3, [r4, #12]
 800bff8:	bd10      	pop	{r4, pc}

0800bffa <__sclose>:
 800bffa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bffe:	f000 b813 	b.w	800c028 <_close_r>
	...

0800c004 <_write_r>:
 800c004:	b538      	push	{r3, r4, r5, lr}
 800c006:	4d07      	ldr	r5, [pc, #28]	; (800c024 <_write_r+0x20>)
 800c008:	4604      	mov	r4, r0
 800c00a:	4608      	mov	r0, r1
 800c00c:	4611      	mov	r1, r2
 800c00e:	2200      	movs	r2, #0
 800c010:	602a      	str	r2, [r5, #0]
 800c012:	461a      	mov	r2, r3
 800c014:	f7f5 fc57 	bl	80018c6 <_write>
 800c018:	1c43      	adds	r3, r0, #1
 800c01a:	d102      	bne.n	800c022 <_write_r+0x1e>
 800c01c:	682b      	ldr	r3, [r5, #0]
 800c01e:	b103      	cbz	r3, 800c022 <_write_r+0x1e>
 800c020:	6023      	str	r3, [r4, #0]
 800c022:	bd38      	pop	{r3, r4, r5, pc}
 800c024:	2000209c 	.word	0x2000209c

0800c028 <_close_r>:
 800c028:	b538      	push	{r3, r4, r5, lr}
 800c02a:	4d06      	ldr	r5, [pc, #24]	; (800c044 <_close_r+0x1c>)
 800c02c:	2300      	movs	r3, #0
 800c02e:	4604      	mov	r4, r0
 800c030:	4608      	mov	r0, r1
 800c032:	602b      	str	r3, [r5, #0]
 800c034:	f7f5 fc63 	bl	80018fe <_close>
 800c038:	1c43      	adds	r3, r0, #1
 800c03a:	d102      	bne.n	800c042 <_close_r+0x1a>
 800c03c:	682b      	ldr	r3, [r5, #0]
 800c03e:	b103      	cbz	r3, 800c042 <_close_r+0x1a>
 800c040:	6023      	str	r3, [r4, #0]
 800c042:	bd38      	pop	{r3, r4, r5, pc}
 800c044:	2000209c 	.word	0x2000209c

0800c048 <_fstat_r>:
 800c048:	b538      	push	{r3, r4, r5, lr}
 800c04a:	4d07      	ldr	r5, [pc, #28]	; (800c068 <_fstat_r+0x20>)
 800c04c:	2300      	movs	r3, #0
 800c04e:	4604      	mov	r4, r0
 800c050:	4608      	mov	r0, r1
 800c052:	4611      	mov	r1, r2
 800c054:	602b      	str	r3, [r5, #0]
 800c056:	f7f5 fc5e 	bl	8001916 <_fstat>
 800c05a:	1c43      	adds	r3, r0, #1
 800c05c:	d102      	bne.n	800c064 <_fstat_r+0x1c>
 800c05e:	682b      	ldr	r3, [r5, #0]
 800c060:	b103      	cbz	r3, 800c064 <_fstat_r+0x1c>
 800c062:	6023      	str	r3, [r4, #0]
 800c064:	bd38      	pop	{r3, r4, r5, pc}
 800c066:	bf00      	nop
 800c068:	2000209c 	.word	0x2000209c

0800c06c <_isatty_r>:
 800c06c:	b538      	push	{r3, r4, r5, lr}
 800c06e:	4d06      	ldr	r5, [pc, #24]	; (800c088 <_isatty_r+0x1c>)
 800c070:	2300      	movs	r3, #0
 800c072:	4604      	mov	r4, r0
 800c074:	4608      	mov	r0, r1
 800c076:	602b      	str	r3, [r5, #0]
 800c078:	f7f5 fc5d 	bl	8001936 <_isatty>
 800c07c:	1c43      	adds	r3, r0, #1
 800c07e:	d102      	bne.n	800c086 <_isatty_r+0x1a>
 800c080:	682b      	ldr	r3, [r5, #0]
 800c082:	b103      	cbz	r3, 800c086 <_isatty_r+0x1a>
 800c084:	6023      	str	r3, [r4, #0]
 800c086:	bd38      	pop	{r3, r4, r5, pc}
 800c088:	2000209c 	.word	0x2000209c

0800c08c <_lseek_r>:
 800c08c:	b538      	push	{r3, r4, r5, lr}
 800c08e:	4d07      	ldr	r5, [pc, #28]	; (800c0ac <_lseek_r+0x20>)
 800c090:	4604      	mov	r4, r0
 800c092:	4608      	mov	r0, r1
 800c094:	4611      	mov	r1, r2
 800c096:	2200      	movs	r2, #0
 800c098:	602a      	str	r2, [r5, #0]
 800c09a:	461a      	mov	r2, r3
 800c09c:	f7f5 fc56 	bl	800194c <_lseek>
 800c0a0:	1c43      	adds	r3, r0, #1
 800c0a2:	d102      	bne.n	800c0aa <_lseek_r+0x1e>
 800c0a4:	682b      	ldr	r3, [r5, #0]
 800c0a6:	b103      	cbz	r3, 800c0aa <_lseek_r+0x1e>
 800c0a8:	6023      	str	r3, [r4, #0]
 800c0aa:	bd38      	pop	{r3, r4, r5, pc}
 800c0ac:	2000209c 	.word	0x2000209c

0800c0b0 <_read_r>:
 800c0b0:	b538      	push	{r3, r4, r5, lr}
 800c0b2:	4d07      	ldr	r5, [pc, #28]	; (800c0d0 <_read_r+0x20>)
 800c0b4:	4604      	mov	r4, r0
 800c0b6:	4608      	mov	r0, r1
 800c0b8:	4611      	mov	r1, r2
 800c0ba:	2200      	movs	r2, #0
 800c0bc:	602a      	str	r2, [r5, #0]
 800c0be:	461a      	mov	r2, r3
 800c0c0:	f7f5 fbe4 	bl	800188c <_read>
 800c0c4:	1c43      	adds	r3, r0, #1
 800c0c6:	d102      	bne.n	800c0ce <_read_r+0x1e>
 800c0c8:	682b      	ldr	r3, [r5, #0]
 800c0ca:	b103      	cbz	r3, 800c0ce <_read_r+0x1e>
 800c0cc:	6023      	str	r3, [r4, #0]
 800c0ce:	bd38      	pop	{r3, r4, r5, pc}
 800c0d0:	2000209c 	.word	0x2000209c

0800c0d4 <_init>:
 800c0d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c0d6:	bf00      	nop
 800c0d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c0da:	bc08      	pop	{r3}
 800c0dc:	469e      	mov	lr, r3
 800c0de:	4770      	bx	lr

0800c0e0 <_fini>:
 800c0e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c0e2:	bf00      	nop
 800c0e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c0e6:	bc08      	pop	{r3}
 800c0e8:	469e      	mov	lr, r3
 800c0ea:	4770      	bx	lr
