/*
 * Copyright (c) 2015-2018, NVIDIA CORPORATION.  All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program.  If not, see <http://www.gnu.org/licenses/>.
 */
#include <t19x-common-modules/tegra194-camera-fpdlink-csimx307-a00.dtsi>
#include "dt-bindings/clock/tegra194-clock.h"

#define CAM0_RST_L	TEGRA194_MAIN_GPIO(H, 3)
#define CAM0_PWDN	TEGRA194_MAIN_GPIO(H, 6)
#define CAM1_RST_L	TEGRA194_MAIN_GPIO(T, 6)
#define CAM1_PWDN	TEGRA194_MAIN_GPIO(T, 5)

#define CAMERA_I2C_MUX_BUS(x) (0x1E + x)

/* camera control gpio definitions */
/ {
	gpio@2200000 {
		camera-control-output-high {
			gpio-hog;
			output-high;
			gpios = <CAM0_RST_L 0>;
			label = "cam0-rst";
		};

		camera-control-output-low {
			status = "disabled";
		};

		camera-control-input {
			status = "disabled";
		};
	};

	i2c@3180000 {
		tca9548@70 {
			compatible = "nxp,pca9548";
			reg = <0x70>;
			#address-cells = <1>;
			#size-cells = <0>;
			vcc-supply = <&p2822_vdd_1v8_cvb>;
			skip_mux_detect;
			force_bus_start = <CAMERA_I2C_MUX_BUS(0)>;
			i2c@0 {
				reg = <0>;
				i2c-mux,deselect-on-exit;
				#address-cells = <1>;
				#size-cells = <0>;
			};
			i2c@1 {
				reg = <1>;
				i2c-mux,deselect-on-exit;
				#address-cells = <1>;
				#size-cells = <0>;
			};
			i2c@2 {
				reg = <2>;
				i2c-mux,deselect-on-exit;
				#address-cells = <1>;
				#size-cells = <0>;
			};
			i2c@3 {
				reg = <3>;
				i2c-mux,deselect-on-exit;
				#address-cells = <1>;
				#size-cells = <0>;
			};
			i2c@4 {
				reg = <4>;
				i2c-mux,deselect-on-exit;
				#address-cells = <1>;
				#size-cells = <0>;
			};
			i2c@5 {
				reg = <5>;
				i2c-mux,deselect-on-exit;
				#address-cells = <1>;
				#size-cells = <0>;
			};
		};
    };
};

/* camera control gpio definitions */
/ {
	i2c@3180000 {
		tca9548@70 {
			i2c@0 {
				csimx307_a@3b {
					clocks = <&bpmp_clks TEGRA194_CLK_EXTPERIPH1>;
					clock-names = "extperiph1";
					mclk = "extperiph1";
					//reset-gpios = <&tca6408_21 0 GPIO_ACTIVE_HIGH>;
					vana-supply = <&p2822_avdd_cam_2v8>;
					//vdig-supply = <&en_vdd_sys>;
					dovdd-supply = <&p2822_vdd_1v8_cvb>;
				};
                csimx307_b@3c {
					clocks = <&bpmp_clks TEGRA194_CLK_EXTPERIPH1>;
					clock-names = "extperiph1";
					mclk = "extperiph1";
					//reset-gpios = <&tca6408_21 1 GPIO_ACTIVE_HIGH>;
					vana-supply = <&p2822_avdd_cam_2v8>;
					//vdig-supply = <&en_vdd_sys>;
					dovdd-supply = <&p2822_vdd_1v8_cvb>;
				};
			};
			i2c@1 {
				csimx307_c@3b {
					clocks = <&bpmp_clks TEGRA194_CLK_EXTPERIPH1>;
					clock-names = "extperiph1";
					mclk = "extperiph1";
					//reset-gpios = <&tca6408_21 2 GPIO_ACTIVE_HIGH>;
					vana-supply = <&p2822_avdd_cam_2v8>;
					//vdig-supply = <&en_vdd_sys>;
					dovdd-supply = <&p2822_vdd_1v8_cvb>;
				};
                csimx307_d@3c {
					clocks = <&bpmp_clks TEGRA194_CLK_EXTPERIPH1>;
					clock-names = "extperiph1";
					mclk = "extperiph1";
					//reset-gpios = <&tca6408_21 1 GPIO_ACTIVE_HIGH>;
					vana-supply = <&p2822_avdd_cam_2v8>;
					//vdig-supply = <&en_vdd_sys>;
					dovdd-supply = <&p2822_vdd_1v8_cvb>;
				};
			};
			i2c@2 {
				csimx307_e@3b {
					clocks = <&bpmp_clks TEGRA194_CLK_EXTPERIPH1>;
					clock-names = "extperiph1";
					mclk = "extperiph1";
					//reset-gpios = <&tca6408_21 2 GPIO_ACTIVE_HIGH>;
					vana-supply = <&p2822_avdd_cam_2v8>;
					//vdig-supply = <&en_vdd_sys>;
					dovdd-supply = <&p2822_vdd_1v8_cvb>;
				};
                csimx307_f@3c {
					clocks = <&bpmp_clks TEGRA194_CLK_EXTPERIPH1>;
					clock-names = "extperiph1";
					mclk = "extperiph1";
					//reset-gpios = <&tca6408_21 1 GPIO_ACTIVE_HIGH>;
					vana-supply = <&p2822_avdd_cam_2v8>;
					//vdig-supply = <&en_vdd_sys>;
					dovdd-supply = <&p2822_vdd_1v8_cvb>;
				};
			};
			i2c@3 {
				csimx307_g@3b {
					clocks = <&bpmp_clks TEGRA194_CLK_EXTPERIPH1>;
					clock-names = "extperiph1";
					mclk = "extperiph1";
					//reset-gpios = <&tca6408_21 2 GPIO_ACTIVE_HIGH>;
					vana-supply = <&p2822_avdd_cam_2v8>;
					//vdig-supply = <&en_vdd_sys>;
					dovdd-supply = <&p2822_vdd_1v8_cvb>;
				};
                csimx307_h@3c {
					clocks = <&bpmp_clks TEGRA194_CLK_EXTPERIPH1>;
					clock-names = "extperiph1";
					mclk = "extperiph1";
					//reset-gpios = <&tca6408_21 1 GPIO_ACTIVE_HIGH>;
					vana-supply = <&p2822_avdd_cam_2v8>;
					//vdig-supply = <&en_vdd_sys>;
					dovdd-supply = <&p2822_vdd_1v8_cvb>;
				};
			};
			
		};
	};
};

//over-lay
&cam_i2c {
    clock-frequency = <100000>;
};

