// Seed: 1817495992
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  id_4(
      id_2, 1'b0, -1, -1, id_1 != id_3, -1 - id_2, -1, -1, id_3, id_3
  );
endmodule
module module_1 (
    input supply0 id_0,
    input tri id_1,
    output wire id_2,
    output tri id_3,
    output tri id_4,
    output tri1 id_5,
    output supply1 id_6,
    input supply0 id_7,
    id_15,
    input tri1 id_8,
    output wire id_9,
    output tri1 id_10,
    input tri0 id_11,
    input tri0 id_12,
    output wor id_13
);
  if (-1) assign id_5 = -1'h0;
  module_0 modCall_1 (
      id_15,
      id_15,
      id_15
  );
  assign modCall_1.id_1 = 0;
endmodule
