Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: LCD_Control.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "LCD_Control.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "LCD_Control"
Output Format                      : NGC
Target Device                      : xc6slx16-2-csg324

---- Source Options
Top Module Name                    : LCD_Control
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\Project\AX516\verilog\lcd_test\ipcore_dir\pll.v" into library work
Parsing module <pll>.
Analyzing Verilog file "E:\Project\AX516\verilog\lcd_test\lcd_test.v" into library work
Parsing module <LCD_Control>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <LCD_Control>.
WARNING:HDLCompiler:1127 - "E:\Project\AX516\verilog\lcd_test\lcd_test.v" Line 104: Assignment to lcd_vsync_reg ignored, since the identifier is never used

Elaborating module <pll>.

Elaborating module <IBUFG>.

Elaborating module <DCM_SP(CLKDV_DIVIDE=2.0,CLKFX_DIVIDE=25,CLKFX_MULTIPLY=9,CLKIN_DIVIDE_BY_2="TRUE",CLKIN_PERIOD=20.0,CLKOUT_PHASE_SHIFT="NONE",CLK_FEEDBACK="1X",DESKEW_ADJUST="SYSTEM_SYNCHRONOUS",PHASE_SHIFT=0,STARTUP_WAIT="FALSE")>.
WARNING:HDLCompiler:1127 - "E:\Project\AX516\verilog\lcd_test\ipcore_dir\pll.v" Line 130: Assignment to status_int ignored, since the identifier is never used

Elaborating module <BUFG>.
WARNING:HDLCompiler:1127 - "E:\Project\AX516\verilog\lcd_test\lcd_test.v" Line 258: Assignment to LOCKED ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <LCD_Control>.
    Related source file is "E:\Project\AX516\verilog\lcd_test\lcd_test.v".
        HSYNC_WIDTH = 525
        VSYNC_WIDTH = 288
        LCD_THP = 45
        LCD_THD = 480
        LCD_THB = 45
        LCD_TVP = 16
        LCD_TVD = 272
        LCD_TVB = 16
INFO:Xst:3210 - "E:\Project\AX516\verilog\lcd_test\lcd_test.v" line 251: Output port <LOCKED> of the instance <pll_inst> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <lcd_hsync_reg>.
    Found 1-bit register for signal <lcd_hsync_de>.
    Found 10-bit register for signal <vcount>.
    Found 1-bit register for signal <lcd_vsync_de>.
    Found 8-bit register for signal <grid_data_1>.
    Found 8-bit register for signal <grid_data_2>.
    Found 8-bit register for signal <h_htl_data>.
    Found 8-bit register for signal <v_htl_data>.
    Found 8-bit register for signal <lcd_r>.
    Found 8-bit register for signal <lcd_g>.
    Found 8-bit register for signal <lcd_b>.
    Found 16-bit register for signal <key1_counter>.
    Found 4-bit register for signal <lcd_dis_mode>.
    Found 10-bit register for signal <hcount>.
    Found 10-bit adder for signal <hcount[9]_GND_1_o_add_5_OUT> created at line 89.
    Found 10-bit adder for signal <vcount[9]_GND_1_o_add_13_OUT> created at line 117.
    Found 16-bit adder for signal <key1_counter[15]_GND_1_o_add_44_OUT> created at line 239.
    Found 4-bit adder for signal <lcd_dis_mode[3]_GND_1_o_add_49_OUT> created at line 246.
    Found 1-bit tristate buffer for signal <lcd_hsync> created at line 68
    Found 1-bit tristate buffer for signal <lcd_vsync> created at line 69
    Found 10-bit comparator greater for signal <n0013> created at line 91
    Found 10-bit comparator lessequal for signal <vcount[9]_GND_1_o_LessThan_17_o> created at line 124
    Found 16-bit comparator lessequal for signal <n0056> created at line 238
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  99 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  32 Multiplexer(s).
	inferred   2 Tristate(s).
Unit <LCD_Control> synthesized.

Synthesizing Unit <pll>.
    Related source file is "E:\Project\AX516\verilog\lcd_test\ipcore_dir\pll.v".
    Summary:
	no macro.
Unit <pll> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 10-bit adder                                          : 2
 16-bit adder                                          : 1
 4-bit adder                                           : 1
# Registers                                            : 14
 1-bit register                                        : 3
 10-bit register                                       : 2
 16-bit register                                       : 1
 4-bit register                                        : 1
 8-bit register                                        : 7
# Comparators                                          : 3
 10-bit comparator greater                             : 1
 10-bit comparator lessequal                           : 1
 16-bit comparator lessequal                           : 1
# Multiplexers                                         : 32
 10-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 29
# Tristates                                            : 2
 1-bit tristate buffer                                 : 2
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <v_htl_data_0> (without init value) has a constant value of 0 in block <LCD_Control>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <LCD_Control>.
The following registers are absorbed into counter <hcount>: 1 register on signal <hcount>.
The following registers are absorbed into counter <vcount>: 1 register on signal <vcount>.
The following registers are absorbed into counter <key1_counter>: 1 register on signal <key1_counter>.
The following registers are absorbed into counter <lcd_dis_mode>: 1 register on signal <lcd_dis_mode>.
Unit <LCD_Control> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 4
 10-bit up counter                                     : 2
 16-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 59
 Flip-Flops                                            : 59
# Comparators                                          : 3
 10-bit comparator greater                             : 1
 10-bit comparator lessequal                           : 1
 16-bit comparator lessequal                           : 1
# Multiplexers                                         : 29
 8-bit 2-to-1 multiplexer                              : 29
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <v_htl_data_0> (without init value) has a constant value of 0 in block <LCD_Control>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <lcd_hsync_reg> in Unit <LCD_Control> is equivalent to the following FF/Latch, which will be removed : <lcd_hsync_de> 
INFO:Xst:2261 - The FF/Latch <grid_data_1_0> in Unit <LCD_Control> is equivalent to the following 7 FFs/Latches, which will be removed : <grid_data_1_1> <grid_data_1_2> <grid_data_1_3> <grid_data_1_4> <grid_data_1_5> <grid_data_1_6> <grid_data_1_7> 
INFO:Xst:2261 - The FF/Latch <grid_data_2_0> in Unit <LCD_Control> is equivalent to the following 7 FFs/Latches, which will be removed : <grid_data_2_1> <grid_data_2_2> <grid_data_2_3> <grid_data_2_4> <grid_data_2_5> <grid_data_2_6> <grid_data_2_7> 

Optimizing unit <LCD_Control> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block LCD_Control, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 83
 Flip-Flops                                            : 83

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : LCD_Control.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 174
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 9
#      LUT2                        : 14
#      LUT3                        : 28
#      LUT4                        : 6
#      LUT5                        : 9
#      LUT6                        : 31
#      MUXCY                       : 33
#      VCC                         : 1
#      XORCY                       : 36
# FlipFlops/Latches                : 83
#      FD                          : 10
#      FD_1                        : 17
#      FDR                         : 10
#      FDR_1                       : 26
#      FDRE                        : 20
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 31
#      IBUF                        : 2
#      IBUFG                       : 1
#      OBUF                        : 26
#      OBUFT                       : 2
# DCMs                             : 1
#      DCM_SP                      : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:              83  out of  18224     0%  
 Number of Slice LUTs:                  103  out of   9112     1%  
    Number used as Logic:               103  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    116
   Number with an unused Flip Flop:      33  out of    116    28%  
   Number with an unused LUT:            13  out of    116    11%  
   Number of fully used LUT-FF pairs:    70  out of    116    60%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                          31
 Number of bonded IOBs:                  31  out of    232    13%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_50M                            | DCM_SP:CLKFX           | 72    |
lcd_hsync_reg                      | NONE(lcd_vsync_de)     | 11    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.272ns (Maximum Frequency: 234.082MHz)
   Minimum input arrival time before clock: 4.634ns
   Maximum output required time after clock: 5.242ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_50M'
  Clock period: 3.156ns (frequency: 316.809MHz)
  Total number of paths / destination ports: 1561 / 85
-------------------------------------------------------------------------
Delay:               4.384ns (Levels of Logic = 2)
  Source:            lcd_dis_mode_1 (FF)
  Destination:       lcd_r_reg_1 (FF)
  Source Clock:      clk_50M rising 0.4X
  Destination Clock: clk_50M falling 0.4X

  Data Path: lcd_dis_mode_1 to lcd_r_reg_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            19   0.525   1.537  lcd_dis_mode_1 (lcd_dis_mode_1)
     LUT4:I0->O           21   0.254   1.740  Mmux_lcd_dis_mode[3]_GND_1_o_wide_mux_33_OUT10311 (Mmux_lcd_dis_mode[3]_GND_1_o_wide_mux_33_OUT1031)
     LUT6:I1->O            1   0.254   0.000  Mmux_lcd_dis_mode[3]_GND_1_o_wide_mux_31_OUT101 (lcd_dis_mode[3]_GND_1_o_wide_mux_31_OUT<4>)
     FDR_1:D                   0.074          lcd_r_reg_4
    ----------------------------------------
    Total                      4.384ns (1.107ns logic, 3.277ns route)
                                       (25.3% logic, 74.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'lcd_hsync_reg'
  Clock period: 4.272ns (frequency: 234.082MHz)
  Total number of paths / destination ports: 161 / 11
-------------------------------------------------------------------------
Delay:               4.272ns (Levels of Logic = 3)
  Source:            vcount_0 (FF)
  Destination:       vcount_1 (FF)
  Source Clock:      lcd_hsync_reg falling
  Destination Clock: lcd_hsync_reg falling

  Data Path: vcount_0 to vcount_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.525   1.221  vcount_0 (vcount_0)
     LUT6:I0->O            1   0.254   0.682  Mcount_vcount_val_SW0 (N3)
     LUT6:I5->O           10   0.254   1.008  Mcount_vcount_val (Mcount_vcount_val)
     LUT2:I1->O            1   0.254   0.000  vcount_1_rstpot (vcount_1_rstpot)
     FD:D                      0.074          vcount_1
    ----------------------------------------
    Total                      4.272ns (1.361ns logic, 2.911ns route)
                                       (31.9% logic, 68.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_50M'
  Total number of paths / destination ports: 223 / 87
-------------------------------------------------------------------------
Offset:              4.634ns (Levels of Logic = 2)
  Source:            reset_n (PAD)
  Destination:       lcd_hsync_reg (FF)
  Destination Clock: clk_50M falling 0.4X

  Data Path: reset_n to lcd_hsync_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.328   0.725  reset_n_IBUF (reset_n_IBUF)
     INV:I->O             56   0.255   1.867  reset_n_inv1_INV_0 (reset_n_inv)
     FDR_1:R                   0.459          lcd_hsync_reg
    ----------------------------------------
    Total                      4.634ns (2.042ns logic, 2.592ns route)
                                       (44.1% logic, 55.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'lcd_hsync_reg'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              4.634ns (Levels of Logic = 2)
  Source:            reset_n (PAD)
  Destination:       lcd_vsync_de (FF)
  Destination Clock: lcd_hsync_reg falling

  Data Path: reset_n to lcd_vsync_de
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.328   0.725  reset_n_IBUF (reset_n_IBUF)
     INV:I->O             56   0.255   1.867  reset_n_inv1_INV_0 (reset_n_inv)
     FDR_1:R                   0.459          lcd_vsync_de
    ----------------------------------------
    Total                      4.634ns (2.042ns logic, 2.592ns route)
                                       (44.1% logic, 55.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_50M'
  Total number of paths / destination ports: 25 / 25
-------------------------------------------------------------------------
Offset:              5.242ns (Levels of Logic = 2)
  Source:            lcd_hsync_reg (FF)
  Destination:       lcd_de (PAD)
  Source Clock:      clk_50M falling 0.4X

  Data Path: lcd_hsync_reg to lcd_de
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR_1:C->Q            3   0.525   0.874  lcd_hsync_reg (lcd_hsync_reg)
     LUT2:I0->O            1   0.250   0.681  lcd_de1 (lcd_de_OBUF)
     OBUF:I->O                 2.912          lcd_de_OBUF (lcd_de)
    ----------------------------------------
    Total                      5.242ns (3.687ns logic, 1.555ns route)
                                       (70.3% logic, 29.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'lcd_hsync_reg'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.054ns (Levels of Logic = 2)
  Source:            lcd_vsync_de (FF)
  Destination:       lcd_de (PAD)
  Source Clock:      lcd_hsync_reg falling

  Data Path: lcd_vsync_de to lcd_de
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR_1:C->Q            1   0.525   0.682  lcd_vsync_de (lcd_vsync_de)
     LUT2:I1->O            1   0.254   0.681  lcd_de1 (lcd_de_OBUF)
     OBUF:I->O                 2.912          lcd_de_OBUF (lcd_de)
    ----------------------------------------
    Total                      5.054ns (3.691ns logic, 1.363ns route)
                                       (73.0% logic, 27.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_50M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50M        |    5.631|         |    5.145|         |
lcd_hsync_reg  |         |         |    1.694|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock lcd_hsync_reg
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
lcd_hsync_reg  |         |         |    4.272|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.88 secs
 
--> 

Total memory usage is 262136 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    5 (   0 filtered)

