INFO-FLOW: Workspace C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls opened at Thu Mar 06 16:51:11 -0600 2025
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute   apply_ini C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/accelerator_controller.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/accelerator_controller.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(7)
Execute     add_files C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/accelerator_controller.cpp 
INFO: [HLS 200-10] Adding design file 'C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/accelerator_controller.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/act_pe.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/act_pe.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(8)
Execute     add_files C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/act_pe.cpp 
INFO: [HLS 200-10] Adding design file 'C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/act_pe.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/array.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/array.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(9)
Execute     add_files C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/array.cpp 
INFO: [HLS 200-10] Adding design file 'C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/array.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/bias_pe.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/bias_pe.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(10)
Execute     add_files C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/bias_pe.cpp 
INFO: [HLS 200-10] Adding design file 'C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/bias_pe.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/error_pe.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/error_pe.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(11)
Execute     add_files C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/error_pe.cpp 
INFO: [HLS 200-10] Adding design file 'C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/error_pe.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/gim_model_controller.h' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/gim_model_controller.h' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(12)
Execute     add_files C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/gim_model_controller.h 
INFO: [HLS 200-10] Adding design file 'C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/gim_model_controller.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/receive_data.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/receive_data.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(13)
Execute     add_files C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/receive_data.cpp 
INFO: [HLS 200-10] Adding design file 'C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/receive_data.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/send_data.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/send_data.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(14)
Execute     add_files C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/send_data.cpp 
INFO: [HLS 200-10] Adding design file 'C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/send_data.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/weight_pe.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/weight_pe.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(15)
Execute     add_files C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/weight_pe.cpp 
INFO: [HLS 200-10] Adding design file 'C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/weight_pe.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/accelerator_controller_tb.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(16) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/accelerator_controller_tb.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(16)
Execute     add_files -tb C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/accelerator_controller_tb.cpp 
INFO: [HLS 200-10] Adding test bench file 'C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/accelerator_controller_tb.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file_cflags=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/accelerator_controller_tb.cpp,-D HW_COSIM' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(17) 
INFO: [HLS 200-1465] Applying ini 'tb.file_cflags=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/accelerator_controller_tb.cpp,-D HW_COSIM' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(17)
Execute     add_files -tb C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/accelerator_controller_tb.cpp -appendflags -cflags -DHW_COSIM 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=accelerator_controller' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(20) 
INFO: [HLS 200-1465] Applying ini 'syn.top=accelerator_controller' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(20)
Execute     set_top accelerator_controller 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xczu3eg-sfvc784-1-e' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xczu3eg-sfvc784-1-e' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(1)
Execute     set_part xczu3eg-sfvc784-1-e 
Execute       create_platform xczu3eg-sfvc784-1-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx\Vitis_HLS\2024.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sfvc784-1-e'
Command       create_platform done; 7.007 sec.
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.249 sec.
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.348 sec.
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info 
Command       ap_part_info done; 0.245 sec.
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 7.62 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=10ns' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(18) 
INFO: [HLS 200-1465] Applying ini 'clock=10ns' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(18)
Execute     create_clock -period 10ns 
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     send_msg_by_id INFO @200-1465@%s 'clock_uncertainty=2ns' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(19) 
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=2ns' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(19)
Execute     set_clock_uncertainty 2ns 
Execute       ap_set_clock -name default -uncertainty 2 -unit ns 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 7.931 sec.
Execute   apply_ini C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/config.cmdline 
Execute   csynth_design 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 4 seconds. CPU system time: 2 seconds. Elapsed time: 12.063 seconds; current allocated memory: 230.090 MB.
Execute       set_directive_top accelerator_controller -name=accelerator_controller 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO: [HLS 200-10] Analyzing design file '../weight_pe.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../weight_pe.cpp as C++
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info 
Command       ap_part_info done; 0.191 sec.
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang ../weight_pe.cpp -foptimization-record-file=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/weight_pe.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/weight_pe.pp.0.cpp {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sfvc784-1-e > C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/weight_pe.cpp.clang.out.log 2> C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/weight_pe.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 6.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/weight_pe.pp.0.cpp {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sfvc784-1-e > C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/clang.out.log 2> C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/weight_pe.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/.systemc_flag -fix-errors C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/weight_pe.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 3.504 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/weight_pe.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/all.directive.json -fix-errors C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/weight_pe.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.917 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/weight_pe.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/weight_pe.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/weight_pe.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/weight_pe.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/weight_pe.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 5.902 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/weight_pe.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/weight_pe.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/weight_pe.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/weight_pe.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info 
Command       ap_part_info done; 0.197 sec.
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/weight_pe.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/weight_pe.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/weight_pe.bc {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sfvc784-1-e > C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/weight_pe.pp.0.cpp.clang.out.log 2> C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/weight_pe.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'training' (../weight_pe.cpp:7:28)
INFO: [HLS 200-10] Analyzing design file '../send_data.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../send_data.cpp as C++
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info 
Command       ap_part_info done; 0.174 sec.
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang ../send_data.cpp -foptimization-record-file=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/send_data.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/send_data.pp.0.cpp {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sfvc784-1-e > C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/send_data.cpp.clang.out.log 2> C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/send_data.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 1.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/send_data.pp.0.cpp {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sfvc784-1-e > C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/clang.out.log 2> C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/send_data.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/.systemc_flag -fix-errors C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/send_data.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.685 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/send_data.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/all.directive.json -fix-errors C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/send_data.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.213 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/send_data.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/send_data.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/send_data.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/send_data.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/send_data.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 5.338 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/send_data.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/send_data.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/send_data.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/send_data.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info 
Command       ap_part_info done; 0.255 sec.
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/send_data.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/send_data.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/send_data.bc {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sfvc784-1-e > C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/send_data.pp.0.cpp.clang.out.log 2> C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/send_data.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../receive_data.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../receive_data.cpp as C++
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info 
Command       ap_part_info done; 1.07 sec.
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang ../receive_data.cpp -foptimization-record-file=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/receive_data.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/receive_data.pp.0.cpp {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sfvc784-1-e > C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/receive_data.cpp.clang.out.log 2> C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/receive_data.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 1.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/receive_data.pp.0.cpp {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sfvc784-1-e > C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/clang.out.log 2> C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/receive_data.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/.systemc_flag -fix-errors C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/receive_data.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 3.224 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/receive_data.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/all.directive.json -fix-errors C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/receive_data.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.688 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/receive_data.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/receive_data.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/receive_data.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/receive_data.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/receive_data.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 6.216 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/receive_data.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/receive_data.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/receive_data.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/receive_data.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info 
Command       ap_part_info done; 0.321 sec.
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/receive_data.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/receive_data.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/receive_data.bc {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sfvc784-1-e > C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/receive_data.pp.0.cpp.clang.out.log 2> C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/receive_data.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../error_pe.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../error_pe.cpp as C++
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info 
Command       ap_part_info done; 0.535 sec.
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang ../error_pe.cpp -foptimization-record-file=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/error_pe.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/error_pe.pp.0.cpp {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sfvc784-1-e > C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/error_pe.cpp.clang.out.log 2> C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/error_pe.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 1.6 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/error_pe.pp.0.cpp {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sfvc784-1-e > C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/clang.out.log 2> C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/error_pe.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/.systemc_flag -fix-errors C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/error_pe.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 3.608 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/error_pe.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/all.directive.json -fix-errors C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/error_pe.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.656 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/error_pe.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/error_pe.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/error_pe.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/error_pe.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/error_pe.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 5.692 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/error_pe.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/error_pe.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/error_pe.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/error_pe.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info 
Command       ap_part_info done; 0.239 sec.
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/error_pe.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/error_pe.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/error_pe.bc {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sfvc784-1-e > C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/error_pe.pp.0.cpp.clang.out.log 2> C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/error_pe.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../bias_pe.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../bias_pe.cpp as C++
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info 
Command       ap_part_info done; 0.962 sec.
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang ../bias_pe.cpp -foptimization-record-file=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/bias_pe.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/bias_pe.pp.0.cpp {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sfvc784-1-e > C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/bias_pe.cpp.clang.out.log 2> C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/bias_pe.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 1.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/bias_pe.pp.0.cpp {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sfvc784-1-e > C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/clang.out.log 2> C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/bias_pe.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/.systemc_flag -fix-errors C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/bias_pe.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 3.974 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/bias_pe.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/all.directive.json -fix-errors C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/bias_pe.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 3.055 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 3.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/bias_pe.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/bias_pe.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/bias_pe.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/bias_pe.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/bias_pe.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 5.836 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/bias_pe.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/bias_pe.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/bias_pe.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/bias_pe.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info 
Command       ap_part_info done; 0.228 sec.
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/bias_pe.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/bias_pe.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/bias_pe.bc {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sfvc784-1-e > C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/bias_pe.pp.0.cpp.clang.out.log 2> C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/bias_pe.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'training' (../bias_pe.cpp:9:14)
INFO: [HLS 200-10] Analyzing design file '../array.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../array.cpp as C++
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info 
Command       ap_part_info done; 0.215 sec.
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang ../array.cpp -foptimization-record-file=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/array.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/array.pp.0.cpp {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sfvc784-1-e > C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/array.cpp.clang.out.log 2> C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/array.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 1.8 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/array.pp.0.cpp {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sfvc784-1-e > C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/clang.out.log 2> C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/array.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/.systemc_flag -fix-errors C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/array.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 3.666 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/array.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/all.directive.json -fix-errors C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/array.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.692 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/array.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/array.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/array.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/array.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/array.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 6.242 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/array.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/array.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/array.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/array.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info 
Command       ap_part_info done; 0.206 sec.
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/array.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/array.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/array.bc {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sfvc784-1-e > C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/array.pp.0.cpp.clang.out.log 2> C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/array.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../act_pe.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../act_pe.cpp as C++
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info 
Command       ap_part_info done; 0.531 sec.
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang ../act_pe.cpp -foptimization-record-file=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/act_pe.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/act_pe.pp.0.cpp {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sfvc784-1-e > C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/act_pe.cpp.clang.out.log 2> C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/act_pe.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 1.6 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/act_pe.pp.0.cpp {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sfvc784-1-e > C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/clang.out.log 2> C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/act_pe.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/.systemc_flag -fix-errors C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/act_pe.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 3.75 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/act_pe.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/all.directive.json -fix-errors C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/act_pe.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.768 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/act_pe.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/act_pe.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/act_pe.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/act_pe.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/act_pe.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 5.739 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/act_pe.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/act_pe.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/act_pe.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/act_pe.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info 
Command       ap_part_info done; 0.214 sec.
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/act_pe.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/act_pe.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/act_pe.bc {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sfvc784-1-e > C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/act_pe.pp.0.cpp.clang.out.log 2> C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/act_pe.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../accelerator_controller.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../accelerator_controller.cpp as C++
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info 
Command       ap_part_info done; 0.211 sec.
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang ../accelerator_controller.cpp -foptimization-record-file=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller.pp.0.cpp {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sfvc784-1-e > C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller.cpp.clang.out.log 2> C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 1.6 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller.pp.0.cpp {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sfvc784-1-e > C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/clang.out.log 2> C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/clang.err.log
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (../accelerator_controller.cpp:48:9)
WARNING: [HLS 207-5559] '#pragma HLS RESOURCE core=axi' is obsoleted and replaced by '#pragma HLS INTERFACE axi' (../accelerator_controller.cpp:48:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (../accelerator_controller.cpp:49:9)
WARNING: [HLS 207-5559] '#pragma HLS RESOURCE core=axi' is obsoleted and replaced by '#pragma HLS INTERFACE axi' (../accelerator_controller.cpp:49:9)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/.systemc_flag -fix-errors C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 3.49 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/all.directive.json -fix-errors C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 5.932 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 5.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 6.283 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info 
Command       ap_part_info done; 0.205 sec.
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller.bc {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sfvc784-1-e > C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller.pp.0.cpp.clang.out.log 2> C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 213.505 seconds; current allocated memory: 233.961 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/a.g.ld.0.bc -args  "C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/weight_pe.g.bc" "C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/send_data.g.bc" "C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/receive_data.g.bc" "C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/error_pe.g.bc" "C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/bias_pe.g.bc" "C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/array.g.bc" "C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/act_pe.g.bc" "C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/weight_pe.g.bc C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/send_data.g.bc C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/receive_data.g.bc C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/error_pe.g.bc C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/bias_pe.g.bc C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/array.g.bc C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/act_pe.g.bc C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller.g.bc -o C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/a.g.ld.0.bc > C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 0.756 sec.
Execute       run_link_or_opt -opt -out C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/a.g.ld.1.lower.bc -args C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/a.g.ld.1.lower.bc > C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.424 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/a.g.ld.2.m1.bc -args C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2024.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2024.1/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2024.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2024.1/win64/lib/libhlsmc++_39.bc -o C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/a.g.ld.2.m1.bc > C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 5.579 sec.
Execute       run_link_or_opt -opt -out C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/a.g.ld.3.fpc.bc -args C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=accelerator_controller -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=accelerator_controller -reflow-float-conversion -o C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/a.g.ld.3.fpc.bc > C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 2.466 sec.
Execute       run_link_or_opt -out C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/a.g.ld.4.m2.bc -args C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2024.1/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2024.1/win64/lib/libfloatconversion_39.bc -o C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/a.g.ld.4.m2.bc > C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 0.282 sec.
Execute       run_link_or_opt -opt -out C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/a.g.ld.5.gdce.bc -args C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=accelerator_controller 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=accelerator_controller -o C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/a.g.ld.5.gdce.bc > C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.239 sec.
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=accelerator_controller -mllvm -hls-db-dir -mllvm C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2 -x ir C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/a.g.ld.5.gdce.bc -o C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_432.000000_DSP_360.000000_FF_141120.000000_LUT_70560.000000_SLICE_8820.000000_URAM_0.000000 -device-name-info=xczu3eg-sfvc784-1-e 2> C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 10,558 Compile/Link C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 10,558 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,443 Unroll/Inline (step 1) C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,443 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 882 Unroll/Inline (step 2) C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 882 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 795 Unroll/Inline (step 3) C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 795 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 563 Unroll/Inline (step 4) C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 563 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 551 Array/Struct (step 1) C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 551 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 551 Array/Struct (step 2) C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 551 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 552 Array/Struct (step 3) C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 552 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 571 Array/Struct (step 4) C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 571 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 567 Array/Struct (step 5) C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 567 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 437 Performance (step 1) C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 437 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 335 Performance (step 2) C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 335 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 358 Performance (step 3) C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 358 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 309 Performance (step 4) C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 309 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 288 HW Transforms (step 1) C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 288 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/syn/report/csynth_design_size.rpt
Command       send_msg_by_id done; 0.561 sec.
Execute       send_msg_by_id INFO @200-1995@%s%s%s 246 HW Transforms (step 2) C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 246 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-241] Aggregating fifo (array-to-stream) variable 'data_in' with compact=bit mode in 64-bits (../accelerator_controller.cpp:11:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_103_5' is marked as complete unroll implied by the pipeline pragma (../accelerator_controller.cpp:103:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_105_6' is marked as complete unroll implied by the pipeline pragma (../accelerator_controller.cpp:105:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_43_3' is marked as complete unroll implied by the pipeline pragma (../array.cpp:43:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_20_1' is marked as complete unroll implied by the pipeline pragma (../array.cpp:20:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_26_2' is marked as complete unroll implied by the pipeline pragma (../array.cpp:26:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_103_5' (../accelerator_controller.cpp:103:31) in function 'accelerator_controller' completely with a factor of 2 (../accelerator_controller.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_105_6' (../accelerator_controller.cpp:105:35) in function 'accelerator_controller' completely with a factor of 2 (../accelerator_controller.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_3' (../array.cpp:43:22) in function 'model_array' completely with a factor of 2 (../array.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_20_1' (../array.cpp:20:22) in function 'model_array' completely with a factor of 2 (../array.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_26_2' (../array.cpp:26:26) in function 'model_array' completely with a factor of 2 (../array.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'weights_pe(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'model_array(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' (../array.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'bias_pe(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'model_array(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' (../array.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'act_pe(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'model_array(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' (../array.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'error_pe(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'model_array(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, char, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' (../array.cpp:8:0)
WARNING: [HLS 214-322] Unsuported scalar variable on pragma 'ap_fifo Interface', ignore it. (../accelerator_controller.cpp:47:9)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'data_out' with compact=bit mode in 64-bits (../accelerator_controller.cpp:11:0)
INFO: [HLS 214-241] Aggregating bram variable 'w1' with compact=bit mode in 16-bits (../accelerator_controller.cpp:11:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_26_1> at ../accelerator_controller.cpp:26:22 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_28_2' is marked as complete unroll implied by the pipeline pragma (../accelerator_controller.cpp:28:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_28_2' (../accelerator_controller.cpp:28:26) in function 'accelerator_controller' completely with a factor of 2 (../accelerator_controller.cpp:11:0)
INFO: [HLS 214-421] Automatically partitioning small array 'x1' completely based on array size. (../accelerator_controller.cpp:14:14)
INFO: [HLS 214-421] Automatically partitioning small array 'x2' completely based on array size. (../accelerator_controller.cpp:15:14)
INFO: [HLS 214-421] Automatically partitioning small array 'output_1' completely based on array size. (../accelerator_controller.cpp:20:14)
INFO: [HLS 214-421] Automatically partitioning small array 'delta_1' completely based on array size. (../accelerator_controller.cpp:21:14)
INFO: [HLS 214-421] Automatically partitioning small array 'w1_local' completely based on array size. (../accelerator_controller.cpp:24:14)
INFO: [HLS 214-421] Automatically partitioning small array 'bias_1_local' completely based on array size. (../accelerator_controller.cpp:25:14)
INFO: [HLS 214-421] Automatically partitioning small array 'array_out1.output_k' completely based on array size. (../accelerator_controller.cpp:72:19)
INFO: [HLS 214-421] Automatically partitioning small array 'array_out1.delta_kmin1' completely based on array size. (../accelerator_controller.cpp:72:19)
INFO: [HLS 214-421] Automatically partitioning small array 'array_out1.weight_changes' completely based on array size. (../accelerator_controller.cpp:72:19)
INFO: [HLS 214-421] Automatically partitioning small array 'array_out1.bias_change' completely based on array size. (../accelerator_controller.cpp:72:19)
INFO: [HLS 214-421] Automatically partitioning small array 'array_back1.output_k' completely based on array size. (../accelerator_controller.cpp:101:19)
INFO: [HLS 214-421] Automatically partitioning small array 'array_back1.delta_kmin1' completely based on array size. (../accelerator_controller.cpp:101:19)
INFO: [HLS 214-421] Automatically partitioning small array 'array_back1.weight_changes' completely based on array size. (../accelerator_controller.cpp:101:19)
INFO: [HLS 214-421] Automatically partitioning small array 'array_back1.bias_change' completely based on array size. (../accelerator_controller.cpp:101:19)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'x1' due to pipeline pragma (../accelerator_controller.cpp:14:14)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'x2' due to pipeline pragma (../accelerator_controller.cpp:15:14)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'output_1' due to pipeline pragma (../accelerator_controller.cpp:20:14)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'delta_1' due to pipeline pragma (../accelerator_controller.cpp:21:14)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'w1_local' due to pipeline pragma (../accelerator_controller.cpp:24:14)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'w1_local' due to pipeline pragma (../accelerator_controller.cpp:24:14)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'bias_1_local' due to pipeline pragma (../accelerator_controller.cpp:25:14)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'array_out1.bias_change' due to pipeline pragma (../accelerator_controller.cpp:72:19)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'array_out1.delta_kmin1' due to pipeline pragma (../accelerator_controller.cpp:72:19)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'array_out1.output_k' due to pipeline pragma (../accelerator_controller.cpp:72:19)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'array_out1.weight_changes' due to pipeline pragma (../accelerator_controller.cpp:72:19)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'array_out1.weight_changes' due to pipeline pragma (../accelerator_controller.cpp:72:19)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'array_back1.bias_change' due to pipeline pragma (../accelerator_controller.cpp:101:19)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'array_back1.delta_kmin1' due to pipeline pragma (../accelerator_controller.cpp:101:19)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'array_back1.output_k' due to pipeline pragma (../accelerator_controller.cpp:101:19)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'array_back1.weight_changes' due to pipeline pragma (../accelerator_controller.cpp:101:19)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'array_back1.weight_changes' due to pipeline pragma (../accelerator_controller.cpp:101:19)
INFO: [HLS 214-248] Applying array_partition to 'x1': Complete partitioning on dimension 1. (../accelerator_controller.cpp:14:14)
INFO: [HLS 214-248] Applying array_partition to 'x2': Complete partitioning on dimension 1. (../accelerator_controller.cpp:15:14)
INFO: [HLS 214-248] Applying array_partition to 'output_1': Complete partitioning on dimension 1. (../accelerator_controller.cpp:20:14)
INFO: [HLS 214-248] Applying array_partition to 'delta_1': Complete partitioning on dimension 1. (../accelerator_controller.cpp:21:14)
INFO: [HLS 214-248] Applying array_partition to 'w1_local': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (../accelerator_controller.cpp:24:14)
INFO: [HLS 214-248] Applying array_partition to 'bias_1_local': Complete partitioning on dimension 1. (../accelerator_controller.cpp:25:14)
INFO: [HLS 214-248] Applying array_partition to 'array_out1.output_k': Complete partitioning on dimension 1. (../accelerator_controller.cpp:72:19)
INFO: [HLS 214-248] Applying array_partition to 'array_out1.delta_kmin1': Complete partitioning on dimension 1. (../accelerator_controller.cpp:72:19)
INFO: [HLS 214-248] Applying array_partition to 'array_out1.weight_changes': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (../accelerator_controller.cpp:72:19)
INFO: [HLS 214-248] Applying array_partition to 'array_out1.bias_change': Complete partitioning on dimension 1. (../accelerator_controller.cpp:72:19)
INFO: [HLS 214-248] Applying array_partition to 'array_back1.output_k': Complete partitioning on dimension 1. (../accelerator_controller.cpp:101:19)
INFO: [HLS 214-248] Applying array_partition to 'array_back1.delta_kmin1': Complete partitioning on dimension 1. (../accelerator_controller.cpp:101:19)
INFO: [HLS 214-248] Applying array_partition to 'array_back1.weight_changes': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (../accelerator_controller.cpp:101:19)
INFO: [HLS 214-248] Applying array_partition to 'array_back1.bias_change': Complete partitioning on dimension 1. (../accelerator_controller.cpp:101:19)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'accelerator_controller(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, hls::stream<pkt, 0>&, hls::stream<pkt, 0>&, bool)' (../accelerator_controller.cpp:32:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'accelerator_controller(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, hls::stream<pkt, 0>&, hls::stream<pkt, 0>&, bool)' (../accelerator_controller.cpp:33:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'accelerator_controller(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, hls::stream<pkt, 0>&, hls::stream<pkt, 0>&, bool)' (../accelerator_controller.cpp:34:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'accelerator_controller(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, hls::stream<pkt, 0>&, hls::stream<pkt, 0>&, bool)' (../accelerator_controller.cpp:35:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'accelerator_controller(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, hls::stream<pkt, 0>&, hls::stream<pkt, 0>&, bool)' (../accelerator_controller.cpp:36:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'accelerator_controller(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, hls::stream<pkt, 0>&, hls::stream<pkt, 0>&, bool)' (../accelerator_controller.cpp:37:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'accelerator_controller(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, hls::stream<pkt, 0>&, hls::stream<pkt, 0>&, bool)' (../accelerator_controller.cpp:38:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'accelerator_controller(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, hls::stream<pkt, 0>&, hls::stream<pkt, 0>&, bool)' (../accelerator_controller.cpp:39:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'accelerator_controller(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, hls::stream<pkt, 0>&, hls::stream<pkt, 0>&, bool)' (../accelerator_controller.cpp:40:9)
WARNING: [HLS 214-385] Cannot apply INTERFACE pragma on a global variable. In function 'accelerator_controller(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, hls::stream<pkt, 0>&, hls::stream<pkt, 0>&, bool)' (../accelerator_controller.cpp:40:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'accelerator_controller(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, hls::stream<pkt, 0>&, hls::stream<pkt, 0>&, bool)' (../accelerator_controller.cpp:41:9)
WARNING: [HLS 214-385] Cannot apply INTERFACE pragma on a global variable. In function 'accelerator_controller(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, hls::stream<pkt, 0>&, hls::stream<pkt, 0>&, bool)' (../accelerator_controller.cpp:41:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'accelerator_controller(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, hls::stream<pkt, 0>&, hls::stream<pkt, 0>&, bool)' (../accelerator_controller.cpp:42:9)
WARNING: [HLS 214-385] Cannot apply INTERFACE pragma on a global variable. In function 'accelerator_controller(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, hls::stream<pkt, 0>&, hls::stream<pkt, 0>&, bool)' (../accelerator_controller.cpp:42:9)
WARNING: [HLS 214-238] Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'accelerator_controller(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, hls::stream<pkt, 0>&, hls::stream<pkt, 0>&, bool)' (../accelerator_controller.cpp:43:9)
WARNING: [HLS 214-385] Cannot apply INTERFACE pragma on a global variable. In function 'accelerator_controller(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, hls::stream<pkt, 0>&, hls::stream<pkt, 0>&, bool)' (../accelerator_controller.cpp:43:9)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 25.28 seconds; current allocated memory: 237.090 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 237.117 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top accelerator_controller -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/a.g.0.bc -o C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.169 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.261 seconds; current allocated memory: 243.203 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/a.g.1.bc -o C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'model_array' into 'accelerator_controller' (../accelerator_controller.cpp:72) automatically.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/a.g.2.prechk.bc -o C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 246.070 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/a.g.1.bc to C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/a.o.1.bc -o C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-602] Inlining function 'model_array' into 'accelerator_controller' (../accelerator_controller.cpp:72) automatically.
Command         transform done; 0.177 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/a.o.1.tmp.bc -o C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.295 seconds; current allocated memory: 269.430 MB.
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/a.o.2.bc -o C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_57_3' (../accelerator_controller.cpp:57:22) in function 'accelerator_controller' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Execute           auto_get_db
Command         transform done; 0.981 sec.
INFO-FLOW: Building ssdm...
Execute         transform -hls -cdfg-build C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/a.o.3.bc -o C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 0.103 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.089 seconds; current allocated memory: 281.238 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.854 sec.
Command     elaborate done; 240.794 sec.
Execute     ap_eval exec zip -j C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.431 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'accelerator_controller' ...
Execute       ap_set_top_model accelerator_controller 
Execute       get_model_list accelerator_controller -filter all-wo-channel -topdown 
Execute       preproc_iomode -model accelerator_controller 
Execute       preproc_iomode -model accelerator_controller_Pipeline_VITIS_LOOP_60_4 
Execute       preproc_iomode -model accelerator_controller_Pipeline_VITIS_LOOP_26_1 
Execute       get_model_list accelerator_controller -filter all-wo-channel 
INFO-FLOW: Model list for configure: accelerator_controller_Pipeline_VITIS_LOOP_26_1 accelerator_controller_Pipeline_VITIS_LOOP_60_4 accelerator_controller
INFO-FLOW: Configuring Module : accelerator_controller_Pipeline_VITIS_LOOP_26_1 ...
Execute       set_default_model accelerator_controller_Pipeline_VITIS_LOOP_26_1 
Execute       apply_spec_resource_limit accelerator_controller_Pipeline_VITIS_LOOP_26_1 
INFO-FLOW: Configuring Module : accelerator_controller_Pipeline_VITIS_LOOP_60_4 ...
Execute       set_default_model accelerator_controller_Pipeline_VITIS_LOOP_60_4 
Execute       apply_spec_resource_limit accelerator_controller_Pipeline_VITIS_LOOP_60_4 
INFO-FLOW: Configuring Module : accelerator_controller ...
Execute       set_default_model accelerator_controller 
Execute       apply_spec_resource_limit accelerator_controller 
INFO-FLOW: Model list for preprocess: accelerator_controller_Pipeline_VITIS_LOOP_26_1 accelerator_controller_Pipeline_VITIS_LOOP_60_4 accelerator_controller
INFO-FLOW: Preprocessing Module: accelerator_controller_Pipeline_VITIS_LOOP_26_1 ...
Execute       set_default_model accelerator_controller_Pipeline_VITIS_LOOP_26_1 
Execute       cdfg_preprocess -model accelerator_controller_Pipeline_VITIS_LOOP_26_1 
Execute       rtl_gen_preprocess accelerator_controller_Pipeline_VITIS_LOOP_26_1 
INFO-FLOW: Preprocessing Module: accelerator_controller_Pipeline_VITIS_LOOP_60_4 ...
Execute       set_default_model accelerator_controller_Pipeline_VITIS_LOOP_60_4 
Execute       cdfg_preprocess -model accelerator_controller_Pipeline_VITIS_LOOP_60_4 
Execute       rtl_gen_preprocess accelerator_controller_Pipeline_VITIS_LOOP_60_4 
INFO-FLOW: Preprocessing Module: accelerator_controller ...
Execute       set_default_model accelerator_controller 
Execute       cdfg_preprocess -model accelerator_controller 
Execute       rtl_gen_preprocess accelerator_controller 
INFO-FLOW: Model list for synthesis: accelerator_controller_Pipeline_VITIS_LOOP_26_1 accelerator_controller_Pipeline_VITIS_LOOP_60_4 accelerator_controller
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_controller_Pipeline_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model accelerator_controller_Pipeline_VITIS_LOOP_26_1 
Execute       schedule -model accelerator_controller_Pipeline_VITIS_LOOP_26_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_26_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.387 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.088 seconds; current allocated memory: 285.145 MB.
Execute       syn_report -verbosereport -o C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller_Pipeline_VITIS_LOOP_26_1.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller_Pipeline_VITIS_LOOP_26_1.sched.adb -f 
INFO-FLOW: Finish scheduling accelerator_controller_Pipeline_VITIS_LOOP_26_1.
Execute       set_default_model accelerator_controller_Pipeline_VITIS_LOOP_26_1 
Execute       bind -model accelerator_controller_Pipeline_VITIS_LOOP_26_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.21 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.382 seconds; current allocated memory: 286.324 MB.
Execute       syn_report -verbosereport -o C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller_Pipeline_VITIS_LOOP_26_1.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller_Pipeline_VITIS_LOOP_26_1.bind.adb -f 
INFO-FLOW: Finish binding accelerator_controller_Pipeline_VITIS_LOOP_26_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_controller_Pipeline_VITIS_LOOP_60_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model accelerator_controller_Pipeline_VITIS_LOOP_60_4 
Execute       schedule -model accelerator_controller_Pipeline_VITIS_LOOP_60_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln13_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln13) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_60_4'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.322 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 286.793 MB.
Execute       syn_report -verbosereport -o C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller_Pipeline_VITIS_LOOP_60_4.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller_Pipeline_VITIS_LOOP_60_4.sched.adb -f 
INFO-FLOW: Finish scheduling accelerator_controller_Pipeline_VITIS_LOOP_60_4.
Execute       set_default_model accelerator_controller_Pipeline_VITIS_LOOP_60_4 
Execute       bind -model accelerator_controller_Pipeline_VITIS_LOOP_60_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 286.812 MB.
Execute       syn_report -verbosereport -o C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller_Pipeline_VITIS_LOOP_60_4.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller_Pipeline_VITIS_LOOP_60_4.bind.adb -f 
INFO-FLOW: Finish binding accelerator_controller_Pipeline_VITIS_LOOP_60_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_controller' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model accelerator_controller 
Execute       schedule -model accelerator_controller 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.115 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.352 seconds; current allocated memory: 286.879 MB.
Execute       syn_report -verbosereport -o C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller.verbose.sched.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller.sched.adb -f 
INFO-FLOW: Finish scheduling accelerator_controller.
Execute       set_default_model accelerator_controller 
Execute       bind -model accelerator_controller 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.186 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.288 seconds; current allocated memory: 286.918 MB.
Execute       syn_report -verbosereport -o C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller.verbose.bind.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -o C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller.bind.adb -f 
INFO-FLOW: Finish binding accelerator_controller.
Execute       get_model_list accelerator_controller -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess accelerator_controller_Pipeline_VITIS_LOOP_26_1 
Execute       rtl_gen_preprocess accelerator_controller_Pipeline_VITIS_LOOP_60_4 
Execute       rtl_gen_preprocess accelerator_controller 
INFO-FLOW: Model list for RTL generation: accelerator_controller_Pipeline_VITIS_LOOP_26_1 accelerator_controller_Pipeline_VITIS_LOOP_60_4 accelerator_controller
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_controller_Pipeline_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model accelerator_controller_Pipeline_VITIS_LOOP_26_1 -top_prefix accelerator_controller_ -sub_prefix accelerator_controller_ -mg_file C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller_Pipeline_VITIS_LOOP_26_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'accelerator_controller_Pipeline_VITIS_LOOP_26_1' pipeline 'VITIS_LOOP_26_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_controller_Pipeline_VITIS_LOOP_26_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.299 seconds; current allocated memory: 288.750 MB.
Execute       source C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller.rtl_wrap.cfg.tcl 
Execute       gen_rtl accelerator_controller_Pipeline_VITIS_LOOP_26_1 -style xilinx -f -lang vhdl -o C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/syn/vhdl/accelerator_controller_accelerator_controller_Pipeline_VITIS_LOOP_26_1 
Execute       gen_rtl accelerator_controller_Pipeline_VITIS_LOOP_26_1 -style xilinx -f -lang vlog -o C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/syn/verilog/accelerator_controller_accelerator_controller_Pipeline_VITIS_LOOP_26_1 
Execute       syn_report -csynth -model accelerator_controller_Pipeline_VITIS_LOOP_26_1 -o C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/syn/report/accelerator_controller_Pipeline_VITIS_LOOP_26_1_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Command       syn_report done; 0.109 sec.
Execute       syn_report -rtlxml -model accelerator_controller_Pipeline_VITIS_LOOP_26_1 -o C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/syn/report/accelerator_controller_Pipeline_VITIS_LOOP_26_1_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model accelerator_controller_Pipeline_VITIS_LOOP_26_1 -o C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller_Pipeline_VITIS_LOOP_26_1.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model accelerator_controller_Pipeline_VITIS_LOOP_26_1 -f -o C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller_Pipeline_VITIS_LOOP_26_1.adb 
Execute       db_write -model accelerator_controller_Pipeline_VITIS_LOOP_26_1 -bindview -o C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info accelerator_controller_Pipeline_VITIS_LOOP_26_1 -p C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db -o C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller_Pipeline_VITIS_LOOP_26_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_controller_Pipeline_VITIS_LOOP_60_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model accelerator_controller_Pipeline_VITIS_LOOP_60_4 -top_prefix accelerator_controller_ -sub_prefix accelerator_controller_ -mg_file C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller_Pipeline_VITIS_LOOP_60_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'accelerator_controller_Pipeline_VITIS_LOOP_60_4' pipeline 'VITIS_LOOP_60_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13ns_28ns_28_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_10ns_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_13ns_28_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_13_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_controller_Pipeline_VITIS_LOOP_60_4'.
Command       create_rtl_model done; 0.433 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.116 seconds; current allocated memory: 291.684 MB.
Execute       source C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller.rtl_wrap.cfg.tcl 
Execute       gen_rtl accelerator_controller_Pipeline_VITIS_LOOP_60_4 -style xilinx -f -lang vhdl -o C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/syn/vhdl/accelerator_controller_accelerator_controller_Pipeline_VITIS_LOOP_60_4 
Execute       gen_rtl accelerator_controller_Pipeline_VITIS_LOOP_60_4 -style xilinx -f -lang vlog -o C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/syn/verilog/accelerator_controller_accelerator_controller_Pipeline_VITIS_LOOP_60_4 
Execute       syn_report -csynth -model accelerator_controller_Pipeline_VITIS_LOOP_60_4 -o C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/syn/report/accelerator_controller_Pipeline_VITIS_LOOP_60_4_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Command       syn_report done; 0.103 sec.
Execute       syn_report -rtlxml -model accelerator_controller_Pipeline_VITIS_LOOP_60_4 -o C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/syn/report/accelerator_controller_Pipeline_VITIS_LOOP_60_4_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model accelerator_controller_Pipeline_VITIS_LOOP_60_4 -o C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller_Pipeline_VITIS_LOOP_60_4.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Command       syn_report done; 0.118 sec.
Execute       db_write -model accelerator_controller_Pipeline_VITIS_LOOP_60_4 -f -o C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller_Pipeline_VITIS_LOOP_60_4.adb 
Execute       db_write -model accelerator_controller_Pipeline_VITIS_LOOP_60_4 -bindview -o C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info accelerator_controller_Pipeline_VITIS_LOOP_60_4 -p C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db -o C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller_Pipeline_VITIS_LOOP_60_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_controller' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model accelerator_controller -top_prefix  -sub_prefix accelerator_controller_ -mg_file C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_controller/w1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_controller/bias_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_controller/training' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_controller/data_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_controller/data_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_controller/expecting_input' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_controller' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'expecting_input' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'accelerator_controller/data_in' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_controller'.
Command       create_rtl_model done; 0.377 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.264 seconds; current allocated memory: 293.395 MB.
Execute       source C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller.rtl_wrap.cfg.tcl 
Execute       gen_rtl accelerator_controller -istop -style xilinx -f -lang vhdl -o C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/syn/vhdl/accelerator_controller 
Execute       gen_rtl accelerator_controller -istop -style xilinx -f -lang vlog -o C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/syn/verilog/accelerator_controller 
Execute       syn_report -csynth -model accelerator_controller -o C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/syn/report/accelerator_controller_csynth.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model accelerator_controller -o C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/syn/report/accelerator_controller_csynth.xml 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model accelerator_controller -o C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller.verbose.rpt 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       db_write -model accelerator_controller -f -o C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller.adb 
Execute       db_write -model accelerator_controller -bindview -o C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info accelerator_controller -p C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db -o C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller 
Execute       export_constraint_db -f -tool general -o C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller.constraint.tcl 
Execute       syn_report -designview -model accelerator_controller -o C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller.design.xml 
Execute       syn_report -csynthDesign -model accelerator_controller -o C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/syn/report/csynth.rpt -MHOut C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xczu3eg-sfvc784-1-e 
Execute           ap_family_info -name xczu3eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu3eg-sfvc784-1-e -data family 
Execute       syn_report -wcfg -model accelerator_controller -o C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model accelerator_controller -o C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller.protoinst 
Execute       sc_get_clocks accelerator_controller 
Execute       sc_get_portdomain accelerator_controller 
INFO-FLOW: Model list for RTL component generation: accelerator_controller_Pipeline_VITIS_LOOP_26_1 accelerator_controller_Pipeline_VITIS_LOOP_60_4 accelerator_controller
INFO-FLOW: Handling components in module [accelerator_controller_Pipeline_VITIS_LOOP_26_1] ... 
Execute       source C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller_Pipeline_VITIS_LOOP_26_1.compgen.tcl 
INFO-FLOW: Found component accelerator_controller_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model accelerator_controller_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [accelerator_controller_Pipeline_VITIS_LOOP_60_4] ... 
Execute       source C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller_Pipeline_VITIS_LOOP_60_4.compgen.tcl 
INFO-FLOW: Found component accelerator_controller_sparsemux_9_2_13_1_1.
INFO-FLOW: Append model accelerator_controller_sparsemux_9_2_13_1_1
INFO-FLOW: Found component accelerator_controller_sparsemux_9_2_13_1_1.
INFO-FLOW: Append model accelerator_controller_sparsemux_9_2_13_1_1
INFO-FLOW: Found component accelerator_controller_mul_16s_13ns_28_1_1.
INFO-FLOW: Append model accelerator_controller_mul_16s_13ns_28_1_1
INFO-FLOW: Found component accelerator_controller_mul_16s_10ns_26_1_1.
INFO-FLOW: Append model accelerator_controller_mul_16s_10ns_26_1_1
INFO-FLOW: Found component accelerator_controller_mac_muladd_16s_13ns_28ns_28_4_1.
INFO-FLOW: Append model accelerator_controller_mac_muladd_16s_13ns_28ns_28_4_1
INFO-FLOW: Found component accelerator_controller_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model accelerator_controller_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [accelerator_controller] ... 
Execute       source C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller.compgen.tcl 
INFO-FLOW: Found component accelerator_controller_control_s_axi.
INFO-FLOW: Append model accelerator_controller_control_s_axi
INFO-FLOW: Append model accelerator_controller_Pipeline_VITIS_LOOP_26_1
INFO-FLOW: Append model accelerator_controller_Pipeline_VITIS_LOOP_60_4
INFO-FLOW: Append model accelerator_controller
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: accelerator_controller_flow_control_loop_pipe_sequential_init accelerator_controller_sparsemux_9_2_13_1_1 accelerator_controller_sparsemux_9_2_13_1_1 accelerator_controller_mul_16s_13ns_28_1_1 accelerator_controller_mul_16s_10ns_26_1_1 accelerator_controller_mac_muladd_16s_13ns_28ns_28_4_1 accelerator_controller_flow_control_loop_pipe_sequential_init accelerator_controller_control_s_axi accelerator_controller_Pipeline_VITIS_LOOP_26_1 accelerator_controller_Pipeline_VITIS_LOOP_60_4 accelerator_controller
INFO-FLOW: Generating C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model accelerator_controller_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model accelerator_controller_sparsemux_9_2_13_1_1
INFO-FLOW: To file: write model accelerator_controller_sparsemux_9_2_13_1_1
INFO-FLOW: To file: write model accelerator_controller_mul_16s_13ns_28_1_1
INFO-FLOW: To file: write model accelerator_controller_mul_16s_10ns_26_1_1
INFO-FLOW: To file: write model accelerator_controller_mac_muladd_16s_13ns_28ns_28_4_1
INFO-FLOW: To file: write model accelerator_controller_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model accelerator_controller_control_s_axi
INFO-FLOW: To file: write model accelerator_controller_Pipeline_VITIS_LOOP_26_1
INFO-FLOW: To file: write model accelerator_controller_Pipeline_VITIS_LOOP_60_4
INFO-FLOW: To file: write model accelerator_controller
INFO-FLOW: Generating C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.267 sec.
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.349 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/vhdl' dstVlogDir='C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/vlog' tclDir='C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db' modelList='accelerator_controller_flow_control_loop_pipe_sequential_init
accelerator_controller_sparsemux_9_2_13_1_1
accelerator_controller_sparsemux_9_2_13_1_1
accelerator_controller_mul_16s_13ns_28_1_1
accelerator_controller_mul_16s_10ns_26_1_1
accelerator_controller_mac_muladd_16s_13ns_28ns_28_4_1
accelerator_controller_flow_control_loop_pipe_sequential_init
accelerator_controller_control_s_axi
accelerator_controller_Pipeline_VITIS_LOOP_26_1
accelerator_controller_Pipeline_VITIS_LOOP_60_4
accelerator_controller
' expOnly='0'
Execute       source C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
Command       ap_part_info done; 0.297 sec.
Execute       source C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller_Pipeline_VITIS_LOOP_26_1.compgen.tcl 
Execute       source C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller_Pipeline_VITIS_LOOP_60_4.compgen.tcl 
Execute       source C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller.compgen.tcl 
Execute         source ./control.slave.tcl 
Command       ap_source done; 0.252 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.43 seconds; current allocated memory: 296.316 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='accelerator_controller_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 1.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='accelerator_controller_flow_control_loop_pipe_sequential_init
accelerator_controller_sparsemux_9_2_13_1_1
accelerator_controller_sparsemux_9_2_13_1_1
accelerator_controller_mul_16s_13ns_28_1_1
accelerator_controller_mul_16s_10ns_26_1_1
accelerator_controller_mac_muladd_16s_13ns_28ns_28_4_1
accelerator_controller_flow_control_loop_pipe_sequential_init
accelerator_controller_control_s_axi
accelerator_controller_Pipeline_VITIS_LOOP_26_1
accelerator_controller_Pipeline_VITIS_LOOP_60_4
accelerator_controller
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/top-io-be.tcl 
Execute       source C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller.tbgen.tcl 
Execute       source C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller.compgen.dataonly.tcl 
Execute       source C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller.compgen.dataonly.tcl 
Execute       source C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller.rtl_wrap.cfg.tcl 
Execute       source C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller.compgen.dataonly.tcl 
Execute       source C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller_Pipeline_VITIS_LOOP_26_1.tbgen.tcl 
Execute       source C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller_Pipeline_VITIS_LOOP_60_4.tbgen.tcl 
Execute       source C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller.tbgen.tcl 
Execute       source C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
Command       ap_part_info done; 0.183 sec.
Execute       source C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller.constraint.tcl 
Execute       sc_get_clocks accelerator_controller 
Execute       source C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST accelerator_controller MODULE2INSTS {accelerator_controller accelerator_controller accelerator_controller_Pipeline_VITIS_LOOP_26_1 grp_accelerator_controller_Pipeline_VITIS_LOOP_26_1_fu_106 accelerator_controller_Pipeline_VITIS_LOOP_60_4 grp_accelerator_controller_Pipeline_VITIS_LOOP_60_4_fu_120} INST2MODULE {accelerator_controller accelerator_controller grp_accelerator_controller_Pipeline_VITIS_LOOP_26_1_fu_106 accelerator_controller_Pipeline_VITIS_LOOP_26_1 grp_accelerator_controller_Pipeline_VITIS_LOOP_60_4_fu_120 accelerator_controller_Pipeline_VITIS_LOOP_60_4} INSTDATA {accelerator_controller {DEPTH 1 CHILDREN {grp_accelerator_controller_Pipeline_VITIS_LOOP_26_1_fu_106 grp_accelerator_controller_Pipeline_VITIS_LOOP_60_4_fu_120}} grp_accelerator_controller_Pipeline_VITIS_LOOP_26_1_fu_106 {DEPTH 2 CHILDREN {}} grp_accelerator_controller_Pipeline_VITIS_LOOP_60_4_fu_120 {DEPTH 2 CHILDREN {}}} MODULEDATA {accelerator_controller_Pipeline_VITIS_LOOP_26_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln26_fu_200_p2 SOURCE ../accelerator_controller.cpp:26 VARIABLE icmp_ln26 LOOP VITIS_LOOP_26_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_fu_206_p2 SOURCE ../accelerator_controller.cpp:26 VARIABLE add_ln26 LOOP VITIS_LOOP_26_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln27_fu_245_p2 SOURCE ../accelerator_controller.cpp:27 VARIABLE icmp_ln27 LOOP VITIS_LOOP_26_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln27_fu_274_p3 SOURCE ../accelerator_controller.cpp:27 VARIABLE select_ln27 LOOP VITIS_LOOP_26_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln27_1_fu_281_p3 SOURCE ../accelerator_controller.cpp:27 VARIABLE select_ln27_1 LOOP VITIS_LOOP_26_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln27_2_fu_288_p3 SOURCE ../accelerator_controller.cpp:27 VARIABLE select_ln27_2 LOOP VITIS_LOOP_26_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln27_3_fu_295_p3 SOURCE ../accelerator_controller.cpp:27 VARIABLE select_ln27_3 LOOP VITIS_LOOP_26_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln27_4_fu_302_p3 SOURCE ../accelerator_controller.cpp:27 VARIABLE select_ln27_4 LOOP VITIS_LOOP_26_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln27_5_fu_309_p3 SOURCE ../accelerator_controller.cpp:27 VARIABLE select_ln27_5 LOOP VITIS_LOOP_26_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} accelerator_controller_Pipeline_VITIS_LOOP_60_4 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln60_fu_171_p2 SOURCE ../accelerator_controller.cpp:60 VARIABLE icmp_ln60 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_fu_177_p2 SOURCE ../accelerator_controller.cpp:60 VARIABLE add_ln60 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_13_1_1_U10 SOURCE ../weight_pe.cpp:13 VARIABLE zext_ln13_cast LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_13_1_1_U9 SOURCE ../weight_pe.cpp:13 VARIABLE zext_ln13_1_cast LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13ns_28_1_1_U11 SOURCE ../weight_pe.cpp:13 VARIABLE mul_ln13 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_13ns_28ns_28_4_1_U15 SOURCE ../weight_pe.cpp:13 VARIABLE mul_ln13_1 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_13ns_28ns_28_4_1_U15 SOURCE ../weight_pe.cpp:13 VARIABLE add_ln13 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_1_fu_314_p2 SOURCE ../bias_pe.cpp:13 VARIABLE add_ln13_1 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U13 SOURCE ../act_pe.cpp:22 VARIABLE mul_ln22 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME array_out1_output_k_fu_351_p3 SOURCE ../act_pe.cpp:18 VARIABLE array_out1_output_k LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_13ns_28_1_1_U12 SOURCE ../weight_pe.cpp:13 VARIABLE mul_ln13_2 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_13ns_28ns_28_4_1_U16 SOURCE ../weight_pe.cpp:13 VARIABLE mul_ln13_3 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_13ns_28ns_28_4_1_U16 SOURCE ../weight_pe.cpp:13 VARIABLE add_ln13_2 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME bias_out_net_sum_fu_368_p2 SOURCE ../bias_pe.cpp:13 VARIABLE bias_out_net_sum LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_1_U14 SOURCE ../act_pe.cpp:22 VARIABLE mul_ln22_1 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME output_2_fu_405_p3 SOURCE ../act_pe.cpp:18 VARIABLE output_2 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln109_fu_215_p2 SOURCE ../accelerator_controller.cpp:109 VARIABLE icmp_ln109 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln109_fu_221_p2 SOURCE ../accelerator_controller.cpp:109 VARIABLE and_ln109 LOOP VITIS_LOOP_60_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false}} AREA {DSP 6 BRAM 0 URAM 0}} accelerator_controller {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME cmp_i_i58_fu_156_p2 SOURCE {} VARIABLE cmp_i_i58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln57_fu_165_p2 SOURCE ../accelerator_controller.cpp:57 VARIABLE icmp_ln57 LOOP VITIS_LOOP_57_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_2_fu_171_p2 SOURCE ../accelerator_controller.cpp:57 VARIABLE i_2 LOOP VITIS_LOOP_57_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 6 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: DBG:PRAGMA:  Found gen_csynth_sec_pragma data problems (9):
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location ../accelerator_controller.cpp:24:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc ../accelerator_controller.cpp:24:14 msg_body {array_partition dim=2 type=complete  variable=w1_local 1 accelerator_controller ../accelerator_controller.cpp:24:14 w1_local}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location ../accelerator_controller.cpp:72:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc ../accelerator_controller.cpp:72:19 msg_body {array_partition dim=1 type=complete  variable=array_out1.delta_kmin1 1 accelerator_controller ../accelerator_controller.cpp:72:19 array_out1.delta_kmin1}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location ../accelerator_controller.cpp:72:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc ../accelerator_controller.cpp:72:19 msg_body {array_partition dim=1 type=complete  variable=array_out1.output_k 1 accelerator_controller ../accelerator_controller.cpp:72:19 array_out1.output_k}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location ../accelerator_controller.cpp:72:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc ../accelerator_controller.cpp:72:19 msg_body {array_partition dim=1 type=complete  variable=array_out1.weight_changes 1 accelerator_controller ../accelerator_controller.cpp:72:19 array_out1.weight_changes}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location ../accelerator_controller.cpp:72:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc ../accelerator_controller.cpp:72:19 msg_body {array_partition dim=2 type=complete  variable=array_out1.weight_changes 1 accelerator_controller ../accelerator_controller.cpp:72:19 array_out1.weight_changes}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location ../accelerator_controller.cpp:101:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc ../accelerator_controller.cpp:101:19 msg_body {array_partition dim=1 type=complete  variable=array_back1.delta_kmin1 1 accelerator_controller ../accelerator_controller.cpp:101:19 array_back1.delta_kmin1}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location ../accelerator_controller.cpp:101:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc ../accelerator_controller.cpp:101:19 msg_body {array_partition dim=1 type=complete  variable=array_back1.output_k 1 accelerator_controller ../accelerator_controller.cpp:101:19 array_back1.output_k}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location ../accelerator_controller.cpp:101:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc ../accelerator_controller.cpp:101:19 msg_body {array_partition dim=1 type=complete  variable=array_back1.weight_changes 1 accelerator_controller ../accelerator_controller.cpp:101:19 array_back1.weight_changes}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location ../accelerator_controller.cpp:101:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc ../accelerator_controller.cpp:101:19 msg_body {array_partition dim=2 type=complete  variable=array_back1.weight_changes 1 accelerator_controller ../accelerator_controller.cpp:101:19 array_back1.weight_changes}
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.2 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.281 seconds; current allocated memory: 300.641 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_controller.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_controller.
Execute       syn_report -model accelerator_controller -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 144.32 MHz
Command     autosyn done; 11.429 sec.
Command   csynth_design done; 253.015 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
INFO-FLOW: Workspace C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls opened at Thu Mar 06 16:56:16 -0600 2025
Execute     source C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/global.setting.tcl 
Execute     set_part xczu3eg-sfvc784-1-e 
Execute       create_platform xczu3eg-sfvc784-1-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx\Vitis_HLS\2024.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sfvc784-1-e'
Command       create_platform done; 6.4 sec.
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.18 sec.
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.243 sec.
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info 
Command       ap_part_info done; 0.183 sec.
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 6.866 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 6.966 sec.
Execute   apply_ini C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/accelerator_controller.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/accelerator_controller.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(7)
Execute     add_files C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/accelerator_controller.cpp 
INFO: [HLS 200-10] Adding design file 'C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/accelerator_controller.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/act_pe.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/act_pe.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(8)
Execute     add_files C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/act_pe.cpp 
INFO: [HLS 200-10] Adding design file 'C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/act_pe.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/array.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/array.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(9)
Execute     add_files C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/array.cpp 
INFO: [HLS 200-10] Adding design file 'C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/array.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/bias_pe.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/bias_pe.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(10)
Execute     add_files C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/bias_pe.cpp 
INFO: [HLS 200-10] Adding design file 'C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/bias_pe.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/error_pe.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/error_pe.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(11)
Execute     add_files C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/error_pe.cpp 
INFO: [HLS 200-10] Adding design file 'C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/error_pe.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/gim_model_controller.h' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/gim_model_controller.h' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(12)
Execute     add_files C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/gim_model_controller.h 
INFO: [HLS 200-10] Adding design file 'C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/gim_model_controller.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/receive_data.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/receive_data.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(13)
Execute     add_files C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/receive_data.cpp 
INFO: [HLS 200-10] Adding design file 'C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/receive_data.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/send_data.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/send_data.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(14)
Execute     add_files C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/send_data.cpp 
INFO: [HLS 200-10] Adding design file 'C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/send_data.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/weight_pe.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/weight_pe.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(15)
Execute     add_files C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/weight_pe.cpp 
INFO: [HLS 200-10] Adding design file 'C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/weight_pe.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/accelerator_controller_tb.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(16) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/accelerator_controller_tb.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(16)
Execute     add_files -tb C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/accelerator_controller_tb.cpp 
INFO: [HLS 200-10] Adding test bench file 'C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/accelerator_controller_tb.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file_cflags=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/accelerator_controller_tb.cpp,-D HW_COSIM' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(17) 
INFO: [HLS 200-1465] Applying ini 'tb.file_cflags=C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/accelerator_controller_tb.cpp,-D HW_COSIM' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(17)
Execute     add_files -tb C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/accelerator_controller_tb.cpp -appendflags -cflags -DHW_COSIM 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=accelerator_controller' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(20) 
INFO: [HLS 200-1465] Applying ini 'syn.top=accelerator_controller' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(20)
Execute     set_top accelerator_controller 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xczu3eg-sfvc784-1-e' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xczu3eg-sfvc784-1-e' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(1)
Command     send_msg_by_id done; 0.174 sec.
Execute     set_part xczu3eg-sfvc784-1-e 
Execute       create_platform xczu3eg-sfvc784-1-e -board  
Command       create_platform done; 0.513 sec.
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.2 sec.
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.269 sec.
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info 
Command       ap_part_info done; 0.261 sec.
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.072 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=10ns' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(18) 
INFO: [HLS 200-1465] Applying ini 'clock=10ns' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(18)
Execute     create_clock -period 10ns 
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     send_msg_by_id INFO @200-1465@%s 'clock_uncertainty=2ns' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(19) 
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=2ns' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(19)
Execute     set_clock_uncertainty 2ns 
Execute       ap_set_clock -name default -uncertainty 2 -unit ns 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 1.536 sec.
Execute   apply_ini C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/config.cmdline 
Execute   cosim_design 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     source C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.185 sec.
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.291 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
Command     ap_part_info done; 0.188 sec.
Execute     source C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller.rtl_wrap.cfg.tcl 
Execute     source C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller.tbgen.tcl 
Execute     source C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller.tbgen.tcl 
Execute     source C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller.tbgen.tcl 
Execute     source C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller.tbgen.tcl 
WARNING: [COSIM 212-384] This design has internal non-blocking FIFO/Stream accesses, which may result in mismatches or simulation hanging.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data info 
Command     ap_part_info done; 0.212 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -DHW_COSIM -Wno-unknown-pragmas -Wno-unknown-pragmas -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -D__USE_XOPEN2K8 -I C:/Xilinx/Vitis_HLS/2024.1/include -I include C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/accelerator_controller_tb.cpp -o C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/./sim/autowrap/testbench/accelerator_controller_tb.cpp_pre.cpp -std=gnu++14 -D__DSP48E2__ --sysroot=C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/10.0.0/win64.o/nt > C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller_tb.cpp.clang.autosim-tb.out.log 2> C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller_tb.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/accelerator_controller_tb.cpp C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/./sim/autowrap/testbench/accelerator_controller_tb.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/./sim/autowrap/testbench/accelerator_controller_tb.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/./sim/autowrap/testbench/accelerator_controller_tb.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command     clang_tidy done; 6.026 sec.
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data info 
Command     ap_part_info done; 0.194 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -D__USE_XOPEN2K8 -I C:/Xilinx/Vitis_HLS/2024.1/include -I include C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/weight_pe.cpp -o C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/./sim/autowrap/testbench/weight_pe.cpp_pre.cpp -std=gnu++14 -D__DSP48E2__ --sysroot=C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/10.0.0/win64.o/nt > C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/weight_pe.cpp.clang.autosim-tb.out.log 2> C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/weight_pe.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/weight_pe.cpp C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/./sim/autowrap/testbench/weight_pe.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/./sim/autowrap/testbench/weight_pe.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/./sim/autowrap/testbench/weight_pe.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command     clang_tidy done; 4.011 sec.
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data info 
Command     ap_part_info done; 0.2 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -D__USE_XOPEN2K8 -I C:/Xilinx/Vitis_HLS/2024.1/include -I include C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/send_data.cpp -o C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/./sim/autowrap/testbench/send_data.cpp_pre.cpp -std=gnu++14 -D__DSP48E2__ --sysroot=C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/10.0.0/win64.o/nt > C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/send_data.cpp.clang.autosim-tb.out.log 2> C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/send_data.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/send_data.cpp C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/./sim/autowrap/testbench/send_data.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/./sim/autowrap/testbench/send_data.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/./sim/autowrap/testbench/send_data.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command     clang_tidy done; 3.024 sec.
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data info 
Command     ap_part_info done; 0.202 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -D__USE_XOPEN2K8 -I C:/Xilinx/Vitis_HLS/2024.1/include -I include C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/receive_data.cpp -o C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/./sim/autowrap/testbench/receive_data.cpp_pre.cpp -std=gnu++14 -D__DSP48E2__ --sysroot=C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/10.0.0/win64.o/nt > C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/receive_data.cpp.clang.autosim-tb.out.log 2> C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/receive_data.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/receive_data.cpp C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/./sim/autowrap/testbench/receive_data.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/./sim/autowrap/testbench/receive_data.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/./sim/autowrap/testbench/receive_data.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command     clang_tidy done; 3.023 sec.
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data info 
Command     ap_part_info done; 0.213 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -D__USE_XOPEN2K8 -I C:/Xilinx/Vitis_HLS/2024.1/include -I include C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/error_pe.cpp -o C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/./sim/autowrap/testbench/error_pe.cpp_pre.cpp -std=gnu++14 -D__DSP48E2__ --sysroot=C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/10.0.0/win64.o/nt > C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/error_pe.cpp.clang.autosim-tb.out.log 2> C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/error_pe.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/error_pe.cpp C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/./sim/autowrap/testbench/error_pe.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/./sim/autowrap/testbench/error_pe.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/./sim/autowrap/testbench/error_pe.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command     clang_tidy done; 3.234 sec.
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data info 
Command     ap_part_info done; 0.268 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -D__USE_XOPEN2K8 -I C:/Xilinx/Vitis_HLS/2024.1/include -I include C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/bias_pe.cpp -o C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/./sim/autowrap/testbench/bias_pe.cpp_pre.cpp -std=gnu++14 -D__DSP48E2__ --sysroot=C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/10.0.0/win64.o/nt > C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/bias_pe.cpp.clang.autosim-tb.out.log 2> C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/bias_pe.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/bias_pe.cpp C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/./sim/autowrap/testbench/bias_pe.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/./sim/autowrap/testbench/bias_pe.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/./sim/autowrap/testbench/bias_pe.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command     clang_tidy done; 3.56 sec.
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data info 
Command     ap_part_info done; 0.193 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -D__USE_XOPEN2K8 -I C:/Xilinx/Vitis_HLS/2024.1/include -I include C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/array.cpp -o C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/./sim/autowrap/testbench/array.cpp_pre.cpp -std=gnu++14 -D__DSP48E2__ --sysroot=C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/10.0.0/win64.o/nt > C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/array.cpp.clang.autosim-tb.out.log 2> C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/array.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/array.cpp C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/./sim/autowrap/testbench/array.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/./sim/autowrap/testbench/array.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/./sim/autowrap/testbench/array.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command     clang_tidy done; 3.168 sec.
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data info 
Command     ap_part_info done; 0.193 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -D__USE_XOPEN2K8 -I C:/Xilinx/Vitis_HLS/2024.1/include -I include C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/act_pe.cpp -o C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/./sim/autowrap/testbench/act_pe.cpp_pre.cpp -std=gnu++14 -D__DSP48E2__ --sysroot=C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/10.0.0/win64.o/nt > C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/act_pe.cpp.clang.autosim-tb.out.log 2> C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/act_pe.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/act_pe.cpp C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/./sim/autowrap/testbench/act_pe.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/./sim/autowrap/testbench/act_pe.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/./sim/autowrap/testbench/act_pe.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command     clang_tidy done; 3.69 sec.
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data info 
Command     ap_part_info done; 0.198 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -D__USE_XOPEN2K8 -I C:/Xilinx/Vitis_HLS/2024.1/include -I include C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/accelerator_controller.cpp -o C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/./sim/autowrap/testbench/accelerator_controller.cpp_pre.cpp -std=gnu++14 -D__DSP48E2__ --sysroot=C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/10.0.0/win64.o/nt > C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller.cpp.clang.autosim-tb.out.log 2> C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/accelerator_controller.cpp C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/./sim/autowrap/testbench/accelerator_controller.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/./sim/autowrap/testbench/accelerator_controller.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/./sim/autowrap/testbench/accelerator_controller.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command     clang_tidy done; 7.729 sec.
Execute     source C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller.rtl_wrap.cfg.tcl 
Execute     source C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller.rtl_wrap.cfg.tcl 
Execute     source C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller.rtl_wrap.cfg.tcl 
Execute     source C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller.tbgen.tcl 
Execute     source C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller.tbgen.tcl 
Execute     source C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller.tbgen.tcl 
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data info 
Command     ap_part_info done; 0.192 sec.
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 1.345 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller.tbgen.tcl 
Execute     source C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller.tbgen.tcl 
Execute     source C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller.tbgen.tcl 
Execute     source C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller.tbgen.tcl 
Execute     source C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller.tbgen.tcl 
Execute     source C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller.tbgen.tcl 
Execute     source C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller.tbgen.tcl 
Execute     source C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller.tbgen.tcl 
Execute     source C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller.tbgen.tcl 
Execute     source C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller.tbgen.tcl 
Execute     source C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller.tbgen.tcl 
Execute     source C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller.tbgen.tcl 
Execute     source C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller.tbgen.tcl 
Execute     source C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller.tbgen.tcl 
Execute     source C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller.DependenceCheck.tcl 
Execute     source C:/GIM/HongYe/GIM-2024-2025/xor_dis_cpp/xor_distributed_hyw/xor_distributed_hyw/hls/.autopilot/db/accelerator_controller.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 48.814 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 212.999 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
