OpenROAD b57893514040c5aa453ab5c104f35d1173a8add9 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Placement Analysis
---------------------------------
total displacement      26507.8 u
average displacement        0.9 u
max displacement            9.8 u
original HPWL          292420.0 u
legalized HPWL         314783.0 u
delta HPWL                    8 %

Detailed placement improvement.
Importing netlist into detailed improver.
[INFO DPO-0100] Creating network with 28547 cells, 54 terminals, 27639 edges and 85103 pins.
[INFO DPO-0109] Network stats: inst 28601, edges 27639, pins 85103
[INFO DPO-0110] Number of regions is 1
[INFO DPO-0401] Setting random seed to 1.
[INFO DPO-0402] Setting maximum displacement 5 1 to 14000 2800 units.
[INFO DPO-0320] Collected 1016 fixed cells (excluded terminal_NI).
[INFO DPO-0318] Collected 27585 single height cells.
[INFO DPO-0321] Collected 0 wide cells.
[INFO DPO-0322] Image (20140, 22400) - (789640, 789600)
[INFO DPO-0310] Assigned 27585 cells into segments.  Movement in X-direction is 0.000000, movement in Y-direction is 0.000000.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
[INFO DPO-0303] Running algorithm for independent set matching.
[INFO DPO-0300] Set matching objective is wirelength.
[INFO DPO-0301] Pass   1 of matching; objective is 6.333508e+08.
[INFO DPO-0302] End of matching; objective is 6.329486e+08, improvement is 0.06 percent.
[INFO DPO-0303] Running algorithm for global swaps.
[INFO DPO-0306] Pass   1 of global swaps; hpwl is 6.162523e+08.
[INFO DPO-0306] Pass   2 of global swaps; hpwl is 6.126479e+08.
[INFO DPO-0307] End of global swaps; objective is 6.126479e+08, improvement is 3.21 percent.
[INFO DPO-0303] Running algorithm for vertical swaps.
[INFO DPO-0308] Pass   1 of vertical swaps; hpwl is 6.107852e+08.
[INFO DPO-0309] End of vertical swaps; objective is 6.107852e+08, improvement is 0.30 percent.
[INFO DPO-0303] Running algorithm for reordering.
[INFO DPO-0304] Pass   1 of reordering; objective is 6.102846e+08.
[INFO DPO-0305] End of reordering; objective is 6.102846e+08, improvement is 0.08 percent.
[INFO DPO-0303] Running algorithm for random improvement.
[INFO DPO-0324] Random improver is using displacement generator.
[INFO DPO-0325] Random improver is using hpwl objective.
[INFO DPO-0326] Random improver cost string is (a).
[INFO DPO-0332] End of pass, Generator displacement called 551700 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 551700, swaps 39159, moves 233525 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 6.079724e+08, Scratch cost 6.013501e+08, Incremental cost 6.013501e+08, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 6.013501e+08.
[INFO DPO-0327] Pass   1 of random improver; improvement in cost is 1.09 percent.
[INFO DPO-0332] End of pass, Generator displacement called 551700 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 1103400, swaps 77524, moves 466128 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 6.013501e+08, Scratch cost 5.987143e+08, Incremental cost 5.987143e+08, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 5.987143e+08.
[INFO DPO-0327] Pass   2 of random improver; improvement in cost is 0.44 percent.
[INFO DPO-0328] End of random improver; improvement is 1.522789 percent.
[INFO DPO-0380] Cell flipping.
[INFO DPO-0382] Changed 13792 cell orientations for row compatibility.
[INFO DPO-0383] Performed 9096 cell flips.
[INFO DPO-0384] End of flipping; objective is 5.958443e+08, improvement is 0.86 percent.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
Detailed Improvement Results
------------------------------------------
Original HPWL           314783.0 u
Final HPWL              294973.4 u
Delta HPWL                  -6.3 %

[INFO DPL-0020] Mirrored 499 instances
[INFO DPL-0021] HPWL before          294973.4 u
[INFO DPL-0022] HPWL after           294888.1 u
[INFO DPL-0023] HPWL delta               -0.0 %
[INFO FLW-0012] Placement violations .

==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 0.00

==========================================================================
detailed place report_clock_skew
--------------------------------------------------------------------------
Clock clk
Latency      CRPR       Skew
_47253_/CK ^
   0.13
_47253_/CK ^
   0.08      0.00       0.05


==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _47265_ (removal check against rising-edge clock clk)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1    4.38                           rst_ni (net)
                  0.00    0.00  100.00 ^ input10/A (BUF_X4)
                  0.03    0.04  100.04 ^ input10/Z (BUF_X4)
    16   46.67                           net10 (net)
                  0.03    0.00  100.04 ^ _47265_/RN (DFFR_X2)
                                100.04   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _47265_/CK (DFFR_X2)
                          0.20    0.20   library removal time
                                  0.20   data required time
-----------------------------------------------------------------------------
                                  0.20   data required time
                               -100.04   data arrival time
-----------------------------------------------------------------------------
                                 99.84   slack (MET)


Startpoint: _39077_ (negative level-sensitive latch clocked by clk)
Endpoint: _37595_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                  0.00    0.00  500.00 v _39077_/GN (DLL_X1)
                  0.01    0.04  500.04 ^ _39077_/Q (DLL_X1)
     1    1.05                           gen_sub_units_scm[11].sub_unit_i.gen_cg_word_iter[31].cg_i.en_latch (net)
                  0.01    0.00  500.04 ^ _37595_/A2 (AND2_X1)
                                500.04   data arrival time

                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                          0.00  500.00   clock reconvergence pessimism
                                500.00 v _37595_/A1 (AND2_X1)
                          0.00  500.00   clock gating hold time
                                500.00   data required time
-----------------------------------------------------------------------------
                                500.00   data required time
                               -500.04   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: _47263_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _47263_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _47263_/CK (DFFR_X2)
                  0.03    0.12    0.12 v _47263_/Q (DFFR_X2)
    30   58.48                           gen_sub_units_scm[0].sub_unit_i.wdata_a_i[10] (net)
                  0.03    0.00    0.12 v _38919_/A (MUX2_X1)
                  0.01    0.07    0.19 v _38919_/Z (MUX2_X1)
     1    1.25                           _00539_ (net)
                  0.01    0.00    0.19 v _47263_/D (DFFR_X2)
                                  0.19   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _47263_/CK (DFFR_X2)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.19   data arrival time
-----------------------------------------------------------------------------
                                  0.19   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _47253_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1    4.38                           rst_ni (net)
                  0.00    0.00  100.00 ^ input10/A (BUF_X4)
                  0.03    0.04  100.04 ^ input10/Z (BUF_X4)
    16   46.67                           net10 (net)
                  0.03    0.00  100.04 ^ _47253_/RN (DFFR_X2)
                                100.04   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _47253_/CK (DFFR_X2)
                          0.06 1000.06   library recovery time
                               1000.06   data required time
-----------------------------------------------------------------------------
                               1000.06   data required time
                               -100.04   data arrival time
-----------------------------------------------------------------------------
                                900.02   slack (MET)


Startpoint: _44014_ (negative level-sensitive latch clocked by clk)
Endpoint: _38386_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                  0.00    0.00  500.00 v _44014_/GN (DLL_X1)
                  0.01    0.07  500.07 v _44014_/Q (DLL_X1)
     1    1.87                           gen_sub_units_scm[4].sub_unit_i.cg_we_global.en_latch (net)
                  0.01    0.00  500.07 v _38386_/A2 (NAND2_X1)
                                500.07   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _38386_/A1 (NAND2_X1)
                          0.00 1000.00   clock gating setup time
                               1000.00   data required time
-----------------------------------------------------------------------------
                               1000.00   data required time
                               -500.07   data arrival time
-----------------------------------------------------------------------------
                                499.93   slack (MET)


Startpoint: _47253_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _41642_ (positive level-sensitive latch clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _47253_/CK (DFFR_X2)
                  0.12    0.24    0.24 ^ _47253_/Q (DFFR_X2)
    43  111.75                           gen_sub_units_scm[0].sub_unit_i.wdata_a_i[0] (net)
                  0.12    0.00    0.24 ^ max_cap207/A (BUF_X16)
                  0.02    0.04    0.28 ^ max_cap207/Z (BUF_X16)
    62  129.04                           net207 (net)
                  0.02    0.00    0.28 ^ max_length206/A (BUF_X32)
                  0.01    0.02    0.30 ^ max_length206/Z (BUF_X32)
    56  115.97                           net206 (net)
                  0.03    0.03    0.33 ^ max_cap205/A (BUF_X16)
                  0.01    0.03    0.36 ^ max_cap205/Z (BUF_X16)
    53  105.15                           net205 (net)
                  0.03    0.03    0.38 ^ wire204/A (BUF_X16)
                  0.01    0.03    0.41 ^ wire204/Z (BUF_X16)
    69  123.47                           net204 (net)
                  0.05    0.04    0.45 ^ _41642_/D (DLH_X1)
                                  0.45   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _41642_/G (DLH_X1)
                          0.45    0.45   time borrowed from endpoint
                                  0.45   data required time
-----------------------------------------------------------------------------
                                  0.45   data required time
                                 -0.45   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk pulse width                       500.00
library setup time                     -0.03
--------------------------------------------
max time borrow                       499.97
actual time borrow                      0.45
--------------------------------------------



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _47253_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1    4.38                           rst_ni (net)
                  0.00    0.00  100.00 ^ input10/A (BUF_X4)
                  0.03    0.04  100.04 ^ input10/Z (BUF_X4)
    16   46.67                           net10 (net)
                  0.03    0.00  100.04 ^ _47253_/RN (DFFR_X2)
                                100.04   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _47253_/CK (DFFR_X2)
                          0.06 1000.06   library recovery time
                               1000.06   data required time
-----------------------------------------------------------------------------
                               1000.06   data required time
                               -100.04   data arrival time
-----------------------------------------------------------------------------
                                900.02   slack (MET)


Startpoint: _44014_ (negative level-sensitive latch clocked by clk)
Endpoint: _38386_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                  0.00    0.00  500.00 v _44014_/GN (DLL_X1)
                  0.01    0.07  500.07 v _44014_/Q (DLL_X1)
     1    1.87                           gen_sub_units_scm[4].sub_unit_i.cg_we_global.en_latch (net)
                  0.01    0.00  500.07 v _38386_/A2 (NAND2_X1)
                                500.07   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _38386_/A1 (NAND2_X1)
                          0.00 1000.00   clock gating setup time
                               1000.00   data required time
-----------------------------------------------------------------------------
                               1000.00   data required time
                               -500.07   data arrival time
-----------------------------------------------------------------------------
                                499.93   slack (MET)


Startpoint: _47253_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _41642_ (positive level-sensitive latch clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _47253_/CK (DFFR_X2)
                  0.12    0.24    0.24 ^ _47253_/Q (DFFR_X2)
    43  111.75                           gen_sub_units_scm[0].sub_unit_i.wdata_a_i[0] (net)
                  0.12    0.00    0.24 ^ max_cap207/A (BUF_X16)
                  0.02    0.04    0.28 ^ max_cap207/Z (BUF_X16)
    62  129.04                           net207 (net)
                  0.02    0.00    0.28 ^ max_length206/A (BUF_X32)
                  0.01    0.02    0.30 ^ max_length206/Z (BUF_X32)
    56  115.97                           net206 (net)
                  0.03    0.03    0.33 ^ max_cap205/A (BUF_X16)
                  0.01    0.03    0.36 ^ max_cap205/Z (BUF_X16)
    53  105.15                           net205 (net)
                  0.03    0.03    0.38 ^ wire204/A (BUF_X16)
                  0.01    0.03    0.41 ^ wire204/Z (BUF_X16)
    69  123.47                           net204 (net)
                  0.05    0.04    0.45 ^ _41642_/D (DLH_X1)
                                  0.45   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _41642_/G (DLH_X1)
                          0.45    0.45   time borrowed from endpoint
                                  0.45   data required time
-----------------------------------------------------------------------------
                                  0.45   data required time
                                 -0.45   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk pulse width                       500.00
library setup time                     -0.03
--------------------------------------------
max time borrow                       499.97
actual time borrow                      0.45
--------------------------------------------



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_47268_/Q                             120.85  138.65  -17.80 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.05232807248830795

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.2636

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-17.80475425720215

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
120.8499984741211

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.1473

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 1

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 1

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
0.4517

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
0.000000

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.98e-05   1.50e-06   2.69e-04   3.00e-04  35.3%
Combinational          6.21e-06   2.27e-05   5.20e-04   5.49e-04  64.6%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.61e-05   2.42e-05   7.89e-04   8.49e-04 100.0%
                           4.2%       2.8%      92.9%

==========================================================================
detailed place report_design_area
--------------------------------------------------------------------------
Design area 42667 u^2 29% utilization.

Elapsed time: 0:28.10[h:]min:sec. CPU time: user 27.94 sys 0.14 (99%). Peak memory: 278496KB.
