// Seed: 880736826
module module_0 (
    output wire id_0,
    input wor id_1,
    output wor id_2,
    input supply0 id_3,
    input tri0 id_4,
    input wire id_5,
    output tri id_6,
    input wire id_7
    , id_10, id_11,
    input supply0 id_8
);
  wire id_12;
  module_2 modCall_1 (
      id_10,
      id_10,
      id_12,
      id_11,
      id_12
  );
endmodule
module module_1 (
    input tri id_0,
    input tri0 id_1,
    input tri0 id_2,
    output supply0 id_3
);
  module_0 modCall_1 (
      id_3,
      id_2,
      id_3,
      id_2,
      id_2,
      id_1,
      id_3,
      id_1,
      id_2
  );
  assign modCall_1.id_3 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  integer id_6;
  assign module_0.type_1 = 0;
endmodule
