set ::env(PROJECT_NAME) i2c_master_v01
set ::env(DESIGN_TOP) i2c_master_v01
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/opencores/i2c_master/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/opencores/i2c_master/rtl/i2c_master_v01.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) OpenCores_designs
