#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/v2009.vpi";
S_0xaaaacc8c84b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xaaaacc8b1300 .scope autofunction.vec4.s64, "pow10" "pow10" 3 6, 3 6 0, S_0xaaaacc8c84b0;
 .timescale 0 0;
v0xaaaacc8c21a0_0 .var "n", 3 0;
; Variable pow10 is vec4 return value of scope S_0xaaaacc8b1300
TD_$unit.pow10 ;
    %load/vec4 v0xaaaacc8c21a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %pushi/vec4 3735928559, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.0 ;
    %pushi/vec4 1, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.1 ;
    %pushi/vec4 10, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.2 ;
    %pushi/vec4 100, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.3 ;
    %pushi/vec4 1000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.4 ;
    %pushi/vec4 10000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.5 ;
    %pushi/vec4 100000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.6 ;
    %pushi/vec4 1000000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.7 ;
    %pushi/vec4 10000000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.8 ;
    %pushi/vec4 100000000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.9 ;
    %pushi/vec4 1000000000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.10 ;
    %pushi/vec4 2500000000, 0, 62;
    %concati/vec4 0, 0, 2;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.12 ;
    %pop/vec4 1;
    %end;
S_0xaaaacc87fd20 .scope module, "aoc4_tb" "aoc4_tb" 4 4;
 .timescale 0 0;
v0xaaaacc8e9250_0 .var/2s "c", 31 0;
v0xaaaacc8e9350_0 .var "clock", 0 0;
v0xaaaacc8e9410_0 .var/2s "col_i", 31 0;
v0xaaaacc8e94e0_0 .net "done", 0 0, v0xaaaacc8e7130_0;  1 drivers
v0xaaaacc8e95b0_0 .var/2s "fd", 31 0;
v0xaaaacc8e96c0_0 .net "mem_ack_out", 0 0, L_0xaaaacc8ffd30;  1 drivers
v0xaaaacc8e9760_0 .net "mem_busy_out", 0 0, L_0xaaaacc8ffdf0;  1 drivers
v0xaaaacc8e9830_0 .var "pad_en", 0 0;
v0xaaaacc8e9920_0 .var "partial_row_vec", 3 0;
v0xaaaacc8e99c0_0 .var "reset", 0 0;
v0xaaaacc8e9a60_0 .var/2s "row_i", 31 0;
v0xaaaacc8e9b40_0 .var "run", 0 0;
v0xaaaacc8e9be0_0 .net "tb_col_addr_dbg", 3 0, L_0xaaaacc8ea330;  1 drivers
v0xaaaacc8e9ca0_0 .var "tb_packet", 14 0;
v0xaaaacc8e9d90_0 .net "tb_partial_vec_dbg", 3 0, L_0xaaaacc8ea3d0;  1 drivers
v0xaaaacc8e9e50_0 .net "tb_read_en_dbg", 0 0, L_0xaaaacc8ea5a0;  1 drivers
v0xaaaacc8e9f10_0 .net "tb_row_addr_dbg", 3 0, L_0xaaaacc8ea260;  1 drivers
v0xaaaacc8e9ff0_0 .net "tb_staging_dbg", 0 0, L_0xaaaacc8ea670;  1 drivers
v0xaaaacc8ea0b0_0 .net "tb_write_en_dbg", 0 0, L_0xaaaacc8ea4a0;  1 drivers
v0xaaaacc8ea170_0 .net/2s "updates", 31 0, v0xaaaacc8e8540_0;  1 drivers
E_0xaaaacc825a30 .event posedge, v0xaaaacc8e7130_0;
L_0xaaaacc8ea260 .part v0xaaaacc8e9ca0_0, 11, 4;
L_0xaaaacc8ea330 .part v0xaaaacc8e9ca0_0, 3, 4;
L_0xaaaacc8ea3d0 .part v0xaaaacc8e9ca0_0, 7, 4;
L_0xaaaacc8ea4a0 .part v0xaaaacc8e9ca0_0, 2, 1;
L_0xaaaacc8ea5a0 .part v0xaaaacc8e9ca0_0, 1, 1;
L_0xaaaacc8ea670 .part v0xaaaacc8e9ca0_0, 0, 1;
S_0xaaaacc887f10 .scope module, "dut" "top" 4 27, 5 4 0, S_0xaaaacc87fd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 15 "tb_packet_in";
    .port_info 3 /INPUT 1 "run_in";
    .port_info 4 /INPUT 1 "pad_en";
    .port_info 5 /OUTPUT 1 "mem_ack_out";
    .port_info 6 /OUTPUT 1 "mem_busy_out";
    .port_info 7 /OUTPUT 1 "done_out";
    .port_info 8 /OUTPUT 32 "updates_out";
L_0xaaaacc8ffd30 .functor BUFZ 1, L_0xaaaacc8ff8f0, C4<0>, C4<0>, C4<0>;
L_0xaaaacc8ffdf0 .functor BUFZ 1, L_0xaaaacc8ff610, C4<0>, C4<0>, C4<0>;
v0xaaaacc8e59c0_0 .net *"_ivl_38", 0 0, L_0xaaaacc8ffeb0;  1 drivers
v0xaaaacc8e5ac0_0 .net *"_ivl_40", 3 0, L_0xaaaacc8fffd0;  1 drivers
v0xaaaacc8e5ba0_0 .net *"_ivl_41", 3 0, L_0xaaaacc900070;  1 drivers
v0xaaaacc8e5c90_0 .net *"_ivl_46", 0 0, L_0xaaaacc9003d0;  1 drivers
v0xaaaacc8e5d70_0 .net *"_ivl_48", 3 0, L_0xaaaacc900510;  1 drivers
v0xaaaacc8e5e50_0 .net *"_ivl_49", 3 0, L_0xaaaacc9005b0;  1 drivers
v0xaaaacc8e5f30_0 .net *"_ivl_54", 0 0, L_0xaaaacc9007a0;  1 drivers
v0xaaaacc8e6010_0 .net *"_ivl_56", 3 0, L_0xaaaacc900900;  1 drivers
v0xaaaacc8e60f0_0 .net *"_ivl_57", 3 0, L_0xaaaacc9009a0;  1 drivers
v0xaaaacc8e61d0_0 .net *"_ivl_62", 0 0, L_0xaaaacc900ce0;  1 drivers
v0xaaaacc8e62b0_0 .net *"_ivl_64", 0 0, L_0xaaaacc901070;  1 drivers
v0xaaaacc8e6390_0 .net *"_ivl_66", 0 0, L_0xaaaacc901110;  1 drivers
v0xaaaacc8e6450_0 .net *"_ivl_68", 0 0, L_0xaaaacc901330;  1 drivers
L_0xffff9b853600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaaacc8e6530_0 .net/2u *"_ivl_69", 0 0, L_0xffff9b853600;  1 drivers
v0xaaaacc8e6610_0 .net *"_ivl_71", 0 0, L_0xaaaacc901460;  1 drivers
v0xaaaacc8e66f0_0 .net *"_ivl_76", 0 0, L_0xaaaacc9017e0;  1 drivers
v0xaaaacc8e67d0_0 .net *"_ivl_78", 0 0, L_0xaaaacc901990;  1 drivers
v0xaaaacc8e69c0_0 .net *"_ivl_80", 0 0, L_0xaaaacc901a30;  1 drivers
v0xaaaacc8e6a80_0 .net *"_ivl_82", 0 0, L_0xaaaacc901bf0;  1 drivers
L_0xffff9b853648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaaacc8e6b60_0 .net/2u *"_ivl_83", 0 0, L_0xffff9b853648;  1 drivers
v0xaaaacc8e6c40_0 .net *"_ivl_85", 0 0, L_0xaaaacc901d20;  1 drivers
v0xaaaacc8e6d20_0 .net "ack", 0 0, L_0xaaaacc8ff8f0;  1 drivers
v0xaaaacc8e6dc0_0 .net/2s "arb_i", 31 0, v0xaaaacc8dbc10_0;  1 drivers
v0xaaaacc8e6e80_0 .net "bank_partial_vec_out", 3 0, L_0xaaaacc8ffbb0;  1 drivers
v0xaaaacc8e6f20_0 .net "busy", 0 0, L_0xaaaacc8ff610;  1 drivers
v0xaaaacc8e6fc0_0 .net "clock", 0 0, v0xaaaacc8e9350_0;  1 drivers
v0xaaaacc8e7060_0 .net "col_addr_in", 3 0, L_0xaaaacc900ba0;  1 drivers
v0xaaaacc8e7130_0 .var "done_out", 0 0;
v0xaaaacc8e71d0_0 .net "gnt", 1 0, v0xaaaacc896500_0;  1 drivers
v0xaaaacc8e72c0_0 .net "mach_changed_out", 1 0, L_0xaaaacc8feac0;  1 drivers
v0xaaaacc8e7380 .array "mach_col_addr_out", 0 1;
v0xaaaacc8e7380_0 .net v0xaaaacc8e7380 0, 3 0, v0xaaaacc8dd760_0; 1 drivers
v0xaaaacc8e7380_1 .net v0xaaaacc8e7380 1, 3 0, v0xaaaacc8e10d0_0; 1 drivers
v0xaaaacc8e74c0_0 .net "mach_done_out", 1 0, L_0xaaaacc8febc0;  1 drivers
v0xaaaacc8e7560 .array "mach_partial_vec_out", 0 1;
v0xaaaacc8e7560_0 .net v0xaaaacc8e7560 0, 3 0, L_0xaaaacc8fb7f0; 1 drivers
v0xaaaacc8e7560_1 .net v0xaaaacc8e7560 1, 3 0, L_0xaaaacc8fdad0; 1 drivers
v0xaaaacc8e78b0_0 .net "mach_read_en", 1 0, L_0xaaaacc8fedc0;  1 drivers
v0xaaaacc8e7950 .array "mach_row_addr_out", 0 1;
v0xaaaacc8e7950_0 .net v0xaaaacc8e7950 0, 3 0, L_0xaaaacc8fc0d0; 1 drivers
v0xaaaacc8e7950_1 .net v0xaaaacc8e7950 1, 3 0, L_0xaaaacc8fe480; 1 drivers
v0xaaaacc8e7a90_0 .net "mach_write_en", 1 0, L_0xaaaacc8fecb0;  1 drivers
v0xaaaacc8e7b30_0 .net "mem_ack_out", 0 0, L_0xaaaacc8ffd30;  alias, 1 drivers
v0xaaaacc8e7bf0_0 .net "mem_busy_out", 0 0, L_0xaaaacc8ffdf0;  alias, 1 drivers
v0xaaaacc8e7cb0_0 .net "pad_en", 0 0, v0xaaaacc8e9830_0;  1 drivers
v0xaaaacc8e7d80_0 .net "partial_vec_in", 3 0, L_0xaaaacc9001f0;  1 drivers
v0xaaaacc8e7e50_0 .var "re_run", 0 0;
v0xaaaacc8e7ef0_0 .net "read_en", 0 0, L_0xaaaacc901650;  1 drivers
v0xaaaacc8e7fc0_0 .net "reqs", 1 0, L_0xaaaacc8fc8a0;  1 drivers
v0xaaaacc8e8090_0 .net "reset", 0 0, v0xaaaacc8e99c0_0;  1 drivers
v0xaaaacc8e8130_0 .net "row_addr_in", 3 0, L_0xaaaacc900470;  1 drivers
v0xaaaacc8e81d0_0 .net "run_in", 0 0, v0xaaaacc8e9b40_0;  1 drivers
v0xaaaacc8e8290_0 .var "run_started", 0 0;
v0xaaaacc8e8350_0 .net "tb_packet_in", 14 0, v0xaaaacc8e9ca0_0;  1 drivers
v0xaaaacc8e8430 .array "updates", 0 1;
v0xaaaacc8e8430_0 .net/2s v0xaaaacc8e8430 0, 31 0, v0xaaaacc8dec20_0; 1 drivers
v0xaaaacc8e8430_1 .net/2s v0xaaaacc8e8430 1, 31 0, v0xaaaacc8e27f0_0; 1 drivers
v0xaaaacc8e8540_0 .var/2s "updates_out", 31 0;
v0xaaaacc8e85e0_0 .net "write_en", 0 0, L_0xaaaacc901ef0;  1 drivers
L_0xaaaacc8fa7f0 .part L_0xaaaacc8fecb0, 0, 1;
L_0xaaaacc8fa8f0 .part L_0xaaaacc8fedc0, 0, 1;
L_0xaaaacc8fc380 .part v0xaaaacc896500_0, 0, 1;
L_0xaaaacc8fc4c0 .part v0xaaaacc8e9ca0_0, 0, 1;
L_0xaaaacc8fc8a0 .concat8 [ 1 1 0 0], L_0xaaaacc8b86b0, L_0xaaaacc8fcc00;
L_0xaaaacc8fc9e0 .part L_0xaaaacc8fecb0, 1, 1;
L_0xaaaacc8fcb10 .part L_0xaaaacc8fedc0, 1, 1;
L_0xaaaacc8fe6a0 .part v0xaaaacc896500_0, 1, 1;
L_0xaaaacc8fe870 .part v0xaaaacc8e9ca0_0, 0, 1;
L_0xaaaacc8feac0 .concat8 [ 1 1 0 0], v0xaaaacc8dd600_0, v0xaaaacc8e0f70_0;
L_0xaaaacc8febc0 .concat8 [ 1 1 0 0], L_0xaaaacc8ae4d0, L_0xaaaacc8fce00;
L_0xaaaacc8fecb0 .concat8 [ 1 1 0 0], L_0xaaaacc8fb3c0, L_0xaaaacc8fd6a0;
L_0xaaaacc8fedc0 .concat8 [ 1 1 0 0], L_0xaaaacc8fb050, L_0xaaaacc8fd300;
L_0xaaaacc8ffeb0 .part v0xaaaacc8e9ca0_0, 0, 1;
L_0xaaaacc8fffd0 .part v0xaaaacc8e9ca0_0, 7, 4;
L_0xaaaacc900070 .array/port v0xaaaacc8e7560, v0xaaaacc8dbc10_0;
L_0xaaaacc9001f0 .functor MUXZ 4, L_0xaaaacc900070, L_0xaaaacc8fffd0, L_0xaaaacc8ffeb0, C4<>;
L_0xaaaacc9003d0 .part v0xaaaacc8e9ca0_0, 0, 1;
L_0xaaaacc900510 .part v0xaaaacc8e9ca0_0, 11, 4;
L_0xaaaacc9005b0 .array/port v0xaaaacc8e7950, v0xaaaacc8dbc10_0;
L_0xaaaacc900470 .functor MUXZ 4, L_0xaaaacc9005b0, L_0xaaaacc900510, L_0xaaaacc9003d0, C4<>;
L_0xaaaacc9007a0 .part v0xaaaacc8e9ca0_0, 0, 1;
L_0xaaaacc900900 .part v0xaaaacc8e9ca0_0, 3, 4;
L_0xaaaacc9009a0 .array/port v0xaaaacc8e7380, v0xaaaacc8dbc10_0;
L_0xaaaacc900ba0 .functor MUXZ 4, L_0xaaaacc9009a0, L_0xaaaacc900900, L_0xaaaacc9007a0, C4<>;
L_0xaaaacc900ce0 .part v0xaaaacc8e9ca0_0, 0, 1;
L_0xaaaacc901070 .part v0xaaaacc8e9ca0_0, 1, 1;
L_0xaaaacc901110 .reduce/or v0xaaaacc896500_0;
L_0xaaaacc901330 .part/v.s L_0xaaaacc8fedc0, v0xaaaacc8dbc10_0, 1;
L_0xaaaacc901460 .functor MUXZ 1, L_0xffff9b853600, L_0xaaaacc901330, L_0xaaaacc901110, C4<>;
L_0xaaaacc901650 .functor MUXZ 1, L_0xaaaacc901460, L_0xaaaacc901070, L_0xaaaacc900ce0, C4<>;
L_0xaaaacc9017e0 .part v0xaaaacc8e9ca0_0, 0, 1;
L_0xaaaacc901990 .part v0xaaaacc8e9ca0_0, 2, 1;
L_0xaaaacc901a30 .reduce/or v0xaaaacc896500_0;
L_0xaaaacc901bf0 .part/v.s L_0xaaaacc8fecb0, v0xaaaacc8dbc10_0, 1;
L_0xaaaacc901d20 .functor MUXZ 1, L_0xffff9b853648, L_0xaaaacc901bf0, L_0xaaaacc901a30, C4<>;
L_0xaaaacc901ef0 .functor MUXZ 1, L_0xaaaacc901d20, L_0xaaaacc901990, L_0xaaaacc9017e0, C4<>;
S_0xaaaacc8a0620 .scope module, "arbiter" "arb" 5 44, 6 1 0, S_0xaaaacc887f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ack_in";
    .port_info 3 /INPUT 2 "reqs_in";
    .port_info 4 /OUTPUT 2 "gnt_out";
    .port_info 5 /OUTPUT 32 "i_out";
v0xaaaacc8ae5f0_0 .net "ack_in", 0 0, L_0xaaaacc8ff8f0;  alias, 1 drivers
v0xaaaacc88fb00_0 .net "clock", 0 0, v0xaaaacc8e9350_0;  alias, 1 drivers
v0xaaaacc896500_0 .var "gnt_out", 1 0;
v0xaaaacc8dbc10_0 .var/2s "i_out", 31 0;
v0xaaaacc8dbcf0_0 .net "reqs_in", 1 0, L_0xaaaacc8fc8a0;  alias, 1 drivers
v0xaaaacc8dbe20_0 .net "reset", 0 0, v0xaaaacc8e99c0_0;  alias, 1 drivers
E_0xaaaacc7f6fd0 .event posedge, v0xaaaacc88fb00_0;
S_0xaaaacc8b5840 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 6 15, 6 15 0, S_0xaaaacc8a0620;
 .timescale 0 0;
v0xaaaacc8a8000_0 .var/2s "req_i", 31 0;
S_0xaaaacc8b8cf0 .scope generate, "mach_gen[0]" "mach_gen[0]" 5 53, 5 53 0, S_0xaaaacc887f10;
 .timescale 0 0;
P_0xaaaacc8dc030 .param/l "mach_i" 0 5 53, +C4<00>;
L_0xaaaacc8b86b0 .functor OR 1, L_0xaaaacc8fa7f0, L_0xaaaacc8fa8f0, C4<0>, C4<0>;
L_0xaaaacc8fbb70 .functor OR 1, v0xaaaacc8e9b40_0, v0xaaaacc8e7e50_0, C4<0>, C4<0>;
L_0xaaaacc8fbc80 .functor AND 1, L_0xaaaacc8fc380, L_0xaaaacc8ff8f0, C4<1>, C4<1>;
L_0xaaaacc8fc760 .functor AND 1, L_0xaaaacc8fbc80, L_0xaaaacc8fc670, C4<1>, C4<1>;
v0xaaaacc8def60_0 .net *"_ivl_10", 0 0, L_0xaaaacc8fc380;  1 drivers
v0xaaaacc8df060_0 .net *"_ivl_12", 0 0, L_0xaaaacc8fbc80;  1 drivers
v0xaaaacc8df120_0 .net *"_ivl_13", 0 0, L_0xaaaacc8fc4c0;  1 drivers
v0xaaaacc8df210_0 .net *"_ivl_15", 0 0, L_0xaaaacc8fc670;  1 drivers
v0xaaaacc8df2d0_0 .net *"_ivl_4", 0 0, L_0xaaaacc8fa7f0;  1 drivers
v0xaaaacc8df3b0_0 .net *"_ivl_5", 0 0, L_0xaaaacc8fa8f0;  1 drivers
v0xaaaacc8df490_0 .net *"_ivl_6", 0 0, L_0xaaaacc8b86b0;  1 drivers
L_0xffff9b853060 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0xaaaacc8df570_0 .net/2s "end_row_dbg", 31 0, L_0xffff9b853060;  1 drivers
L_0xffff9b853018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaacc8df650_0 .net/2s "start_row_dbg", 31 0, L_0xffff9b853018;  1 drivers
L_0xaaaacc8fc670 .reduce/nor L_0xaaaacc8fc4c0;
S_0xaaaacc87ea40 .scope module, "mach" "freemachine" 5 63, 7 1 0, S_0xaaaacc8b8cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "partial_vec_in";
    .port_info 3 /INPUT 1 "run";
    .port_info 4 /INPUT 1 "ack_in";
    .port_info 5 /OUTPUT 32 "updates_out";
    .port_info 6 /OUTPUT 1 "changed_out";
    .port_info 7 /OUTPUT 1 "done_out";
    .port_info 8 /OUTPUT 1 "write_en_out";
    .port_info 9 /OUTPUT 1 "read_en_out";
    .port_info 10 /OUTPUT 4 "row_addr_out";
    .port_info 11 /OUTPUT 4 "col_addr_out";
    .port_info 12 /OUTPUT 4 "partial_vec_out";
P_0xaaaacc8dc140 .param/l "end_row" 0 7 3, +C4<00000000000000000000000000000110>;
P_0xaaaacc8dc180 .param/l "log2_mod" 1 7 16, +C4<00000000000000000000000000000010>;
P_0xaaaacc8dc1c0 .param/l "start_row" 0 7 2, +C4<00000000000000000000000000000000>;
L_0xaaaacc8ae4d0 .functor AND 1, v0xaaaacc8ddaa0_0, L_0xaaaacc8faa70, C4<1>, C4<1>;
v0xaaaacc8de3a0_0 .array/port v0xaaaacc8de3a0, 0;
L_0xaaaacc892740 .functor BUFZ 12, v0xaaaacc8de3a0_0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
v0xaaaacc8de3a0_1 .array/port v0xaaaacc8de3a0, 1;
L_0xaaaacc8963e0 .functor BUFZ 12, v0xaaaacc8de3a0_1, C4<000000000000>, C4<000000000000>, C4<000000000000>;
v0xaaaacc8de3a0_2 .array/port v0xaaaacc8de3a0, 2;
L_0xaaaacc839370 .functor BUFZ 12, v0xaaaacc8de3a0_2, C4<000000000000>, C4<000000000000>, C4<000000000000>;
L_0xaaaacc8fb3c0 .functor XOR 1, L_0xaaaacc8fb1c0, L_0xaaaacc8fb260, C4<0>, C4<0>;
v0xaaaacc8dc4d0_0 .net *"_ivl_1", 0 0, L_0xaaaacc8faa70;  1 drivers
v0xaaaacc8dc5b0_0 .net *"_ivl_13", 31 0, L_0xaaaacc8face0;  1 drivers
L_0xffff9b8530a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaacc8dc690_0 .net *"_ivl_16", 27 0, L_0xffff9b8530a8;  1 drivers
L_0xffff9b8530f0 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0xaaaacc8dc750_0 .net/2u *"_ivl_17", 31 0, L_0xffff9b8530f0;  1 drivers
L_0xffff9b853138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaaacc8dc830_0 .net/2u *"_ivl_21", 0 0, L_0xffff9b853138;  1 drivers
v0xaaaacc8dc960_0 .net *"_ivl_26", 0 0, L_0xaaaacc8fb1c0;  1 drivers
v0xaaaacc8dca40_0 .net *"_ivl_28", 0 0, L_0xaaaacc8fb260;  1 drivers
L_0xffff9b853180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaacc8dcb20_0 .net/2u *"_ivl_31", 31 0, L_0xffff9b853180;  1 drivers
v0xaaaacc8dcc00_0 .net *"_ivl_33", 0 0, L_0xaaaacc8fb4d0;  1 drivers
v0xaaaacc8dccc0_0 .net *"_ivl_37", 3 0, L_0xaaaacc8fb5c0;  1 drivers
v0xaaaacc8dcda0_0 .net *"_ivl_40", 3 0, L_0xaaaacc8fb700;  1 drivers
v0xaaaacc8dce80_0 .net *"_ivl_44", 0 0, L_0xaaaacc8fb9e0;  1 drivers
L_0xffff9b8531c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaacc8dcf40_0 .net/2u *"_ivl_45", 31 0, L_0xffff9b8531c8;  1 drivers
v0xaaaacc8dd020_0 .net *"_ivl_47", 0 0, L_0xaaaacc8fba80;  1 drivers
L_0xffff9b853210 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0xaaaacc8dd0e0_0 .net/2u *"_ivl_49", 3 0, L_0xffff9b853210;  1 drivers
v0xaaaacc8dd1c0_0 .net *"_ivl_51", 3 0, L_0xaaaacc8fbbe0;  1 drivers
L_0xffff9b853258 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0xaaaacc8dd2a0_0 .net/2u *"_ivl_53", 3 0, L_0xffff9b853258;  1 drivers
v0xaaaacc8dd380_0 .net *"_ivl_55", 3 0, L_0xaaaacc8fbe20;  1 drivers
v0xaaaacc8dd460_0 .net *"_ivl_57", 3 0, L_0xaaaacc8fbf40;  1 drivers
v0xaaaacc8dd540_0 .net "ack_in", 0 0, L_0xaaaacc8fc760;  1 drivers
v0xaaaacc8dd600_0 .var "changed_out", 0 0;
v0xaaaacc8dd6c0_0 .net "clock", 0 0, v0xaaaacc8e9350_0;  alias, 1 drivers
v0xaaaacc8dd760_0 .var "col_addr_out", 3 0;
v0xaaaacc8dd820_0 .var/2s "col_i", 31 0;
v0xaaaacc8dd900_0 .var "degree", 3 0;
v0xaaaacc8dd9e0_0 .net "done_out", 0 0, L_0xaaaacc8ae4d0;  1 drivers
v0xaaaacc8ddaa0_0 .var "done_out_buf", 0 0;
v0xaaaacc8ddb60_0 .var "insert_reg", 1 0;
v0xaaaacc8ddc40_0 .net "last_row", 0 0, L_0xaaaacc8fae90;  1 drivers
v0xaaaacc8ddd00_0 .var "next_regs_0", 11 0;
v0xaaaacc8ddde0_0 .var "next_regs_1", 11 0;
v0xaaaacc8ddec0_0 .var "next_regs_2", 11 0;
v0xaaaacc8ddfa0_0 .net "partial_vec_in", 3 0, L_0xaaaacc8ffbb0;  alias, 1 drivers
v0xaaaacc8de080_0 .net "partial_vec_out", 3 0, L_0xaaaacc8fb7f0;  alias, 1 drivers
v0xaaaacc8de160_0 .var "prune", 0 0;
v0xaaaacc8de220_0 .var "read_en_buf", 0 0;
v0xaaaacc8de2e0_0 .net "read_en_out", 0 0, L_0xaaaacc8fb050;  1 drivers
v0xaaaacc8de3a0 .array "regs", 0 2, 11 0;
v0xaaaacc8de4e0_0 .net "regs_dbg_0", 11 0, L_0xaaaacc892740;  1 drivers
v0xaaaacc8de5c0_0 .net "regs_dbg_1", 11 0, L_0xaaaacc8963e0;  1 drivers
v0xaaaacc8de6a0_0 .net "regs_dbg_2", 11 0, L_0xaaaacc839370;  1 drivers
v0xaaaacc8de780_0 .var "regs_valid", 0 0;
v0xaaaacc8de840_0 .net "reset", 0 0, v0xaaaacc8e99c0_0;  alias, 1 drivers
v0xaaaacc8de8e0_0 .net "row_addr_out", 3 0, L_0xaaaacc8fc0d0;  alias, 1 drivers
v0xaaaacc8de9a0_0 .var "row_addr_out_buf", 3 0;
v0xaaaacc8dea80_0 .net "run", 0 0, L_0xaaaacc8fbb70;  1 drivers
v0xaaaacc8deb40_0 .var "store_parity", 1 0;
v0xaaaacc8dec20_0 .var/2s "updates_out", 31 0;
v0xaaaacc8ded00_0 .net "write_en_out", 0 0, L_0xaaaacc8fb3c0;  1 drivers
E_0xaaaacc826970/0 .event edge, v0xaaaacc8de3a0_0, v0xaaaacc8de3a0_0, v0xaaaacc8de3a0_0, v0xaaaacc8de3a0_1;
E_0xaaaacc826970/1 .event edge, v0xaaaacc8de3a0_1, v0xaaaacc8de3a0_2, v0xaaaacc8de3a0_2, v0xaaaacc8de3a0_2;
E_0xaaaacc826970/2 .event edge, v0xaaaacc8de3a0_1, v0xaaaacc8de3a0_0, v0xaaaacc8de3a0_1, v0xaaaacc8de3a0_2;
E_0xaaaacc826970/3 .event edge, v0xaaaacc8dd820_0;
E_0xaaaacc826970 .event/or E_0xaaaacc826970/0, E_0xaaaacc826970/1, E_0xaaaacc826970/2, E_0xaaaacc826970/3;
L_0xaaaacc8faa70 .reduce/nor L_0xaaaacc8fb3c0;
L_0xaaaacc8face0 .concat [ 4 28 0 0], v0xaaaacc8de9a0_0, L_0xffff9b8530a8;
L_0xaaaacc8fae90 .cmp/eq 32, L_0xaaaacc8face0, L_0xffff9b8530f0;
L_0xaaaacc8fb050 .functor MUXZ 1, v0xaaaacc8de220_0, L_0xffff9b853138, L_0xaaaacc8fb3c0, C4<>;
L_0xaaaacc8fb1c0 .part v0xaaaacc8deb40_0, 0, 1;
L_0xaaaacc8fb260 .part v0xaaaacc8deb40_0, 1, 1;
L_0xaaaacc8fb4d0 .cmp/eq 32, v0xaaaacc8dd820_0, L_0xffff9b853180;
L_0xaaaacc8fb5c0 .part v0xaaaacc8de3a0_0, 8, 4;
L_0xaaaacc8fb700 .part v0xaaaacc8de3a0_1, 8, 4;
L_0xaaaacc8fb7f0 .functor MUXZ 4, L_0xaaaacc8fb700, L_0xaaaacc8fb5c0, L_0xaaaacc8fb4d0, C4<>;
L_0xaaaacc8fb9e0 .reduce/nor L_0xaaaacc8fb3c0;
L_0xaaaacc8fba80 .cmp/eq 32, v0xaaaacc8dd820_0, L_0xffff9b8531c8;
L_0xaaaacc8fbbe0 .arith/sub 4, v0xaaaacc8de9a0_0, L_0xffff9b853210;
L_0xaaaacc8fbe20 .arith/sub 4, v0xaaaacc8de9a0_0, L_0xffff9b853258;
L_0xaaaacc8fbf40 .functor MUXZ 4, L_0xaaaacc8fbe20, L_0xaaaacc8fbbe0, L_0xaaaacc8fba80, C4<>;
L_0xaaaacc8fc0d0 .functor MUXZ 4, L_0xaaaacc8fbf40, v0xaaaacc8de9a0_0, L_0xaaaacc8fb9e0, C4<>;
S_0xaaaacc880220 .scope generate, "mach_gen[1]" "mach_gen[1]" 5 53, 5 53 0, S_0xaaaacc887f10;
 .timescale 0 0;
P_0xaaaacc8df750 .param/l "mach_i" 0 5 53, +C4<01>;
L_0xaaaacc8fcc00 .functor OR 1, L_0xaaaacc8fc9e0, L_0xaaaacc8fcb10, C4<0>, C4<0>;
L_0xaaaacc8fde50 .functor OR 1, v0xaaaacc8e9b40_0, v0xaaaacc8e7e50_0, C4<0>, C4<0>;
L_0xaaaacc8fe070 .functor AND 1, L_0xaaaacc8fe6a0, L_0xaaaacc8ff8f0, C4<1>, C4<1>;
L_0xaaaacc8fe9b0 .functor AND 1, L_0xaaaacc8fe070, L_0xaaaacc8fe910, C4<1>, C4<1>;
v0xaaaacc8e2b30_0 .net *"_ivl_10", 0 0, L_0xaaaacc8fe6a0;  1 drivers
v0xaaaacc8e2c30_0 .net *"_ivl_12", 0 0, L_0xaaaacc8fe070;  1 drivers
v0xaaaacc8e2cf0_0 .net *"_ivl_13", 0 0, L_0xaaaacc8fe870;  1 drivers
v0xaaaacc8e2db0_0 .net *"_ivl_15", 0 0, L_0xaaaacc8fe910;  1 drivers
v0xaaaacc8e2e70_0 .net *"_ivl_4", 0 0, L_0xaaaacc8fc9e0;  1 drivers
v0xaaaacc8e2fa0_0 .net *"_ivl_5", 0 0, L_0xaaaacc8fcb10;  1 drivers
v0xaaaacc8e3080_0 .net *"_ivl_6", 0 0, L_0xaaaacc8fcc00;  1 drivers
L_0xffff9b8532e8 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v0xaaaacc8e3160_0 .net/2s "end_row_dbg", 31 0, L_0xffff9b8532e8;  1 drivers
L_0xffff9b8532a0 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0xaaaacc8e3240_0 .net/2s "start_row_dbg", 31 0, L_0xffff9b8532a0;  1 drivers
L_0xaaaacc8fe910 .reduce/nor L_0xaaaacc8fe870;
S_0xaaaacc8df810 .scope module, "mach" "freemachine" 5 63, 7 1 0, S_0xaaaacc880220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "partial_vec_in";
    .port_info 3 /INPUT 1 "run";
    .port_info 4 /INPUT 1 "ack_in";
    .port_info 5 /OUTPUT 32 "updates_out";
    .port_info 6 /OUTPUT 1 "changed_out";
    .port_info 7 /OUTPUT 1 "done_out";
    .port_info 8 /OUTPUT 1 "write_en_out";
    .port_info 9 /OUTPUT 1 "read_en_out";
    .port_info 10 /OUTPUT 4 "row_addr_out";
    .port_info 11 /OUTPUT 4 "col_addr_out";
    .port_info 12 /OUTPUT 4 "partial_vec_out";
P_0xaaaacc8df9f0 .param/l "end_row" 0 7 3, +C4<00000000000000000000000000001010>;
P_0xaaaacc8dfa30 .param/l "log2_mod" 1 7 16, +C4<00000000000000000000000000000010>;
P_0xaaaacc8dfa70 .param/l "start_row" 0 7 2, +C4<00000000000000000000000000000101>;
L_0xaaaacc8fce00 .functor AND 1, v0xaaaacc8e1430_0, L_0xaaaacc8fcd60, C4<1>, C4<1>;
v0xaaaacc8e1f00_0 .array/port v0xaaaacc8e1f00, 0;
L_0xaaaacc8fcec0 .functor BUFZ 12, v0xaaaacc8e1f00_0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
v0xaaaacc8e1f00_1 .array/port v0xaaaacc8e1f00, 1;
L_0xaaaacc8fcf30 .functor BUFZ 12, v0xaaaacc8e1f00_1, C4<000000000000>, C4<000000000000>, C4<000000000000>;
v0xaaaacc8e1f00_2 .array/port v0xaaaacc8e1f00, 2;
L_0xaaaacc8fcfa0 .functor BUFZ 12, v0xaaaacc8e1f00_2, C4<000000000000>, C4<000000000000>, C4<000000000000>;
L_0xaaaacc8fd6a0 .functor XOR 1, L_0xaaaacc8fd470, L_0xaaaacc8fd540, C4<0>, C4<0>;
v0xaaaacc8dfe10_0 .net *"_ivl_1", 0 0, L_0xaaaacc8fcd60;  1 drivers
v0xaaaacc8dfef0_0 .net *"_ivl_13", 31 0, L_0xaaaacc8fd040;  1 drivers
L_0xffff9b853330 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaacc8dffd0_0 .net *"_ivl_16", 27 0, L_0xffff9b853330;  1 drivers
L_0xffff9b853378 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v0xaaaacc8e00c0_0 .net/2u *"_ivl_17", 31 0, L_0xffff9b853378;  1 drivers
L_0xffff9b8533c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaaacc8e01a0_0 .net/2u *"_ivl_21", 0 0, L_0xffff9b8533c0;  1 drivers
v0xaaaacc8e02d0_0 .net *"_ivl_26", 0 0, L_0xaaaacc8fd470;  1 drivers
v0xaaaacc8e03b0_0 .net *"_ivl_28", 0 0, L_0xaaaacc8fd540;  1 drivers
L_0xffff9b853408 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaacc8e0490_0 .net/2u *"_ivl_31", 31 0, L_0xffff9b853408;  1 drivers
v0xaaaacc8e0570_0 .net *"_ivl_33", 0 0, L_0xaaaacc8fd7b0;  1 drivers
v0xaaaacc8e0630_0 .net *"_ivl_37", 3 0, L_0xaaaacc8fd8a0;  1 drivers
v0xaaaacc8e0710_0 .net *"_ivl_40", 3 0, L_0xaaaacc8fd9e0;  1 drivers
v0xaaaacc8e07f0_0 .net *"_ivl_44", 0 0, L_0xaaaacc8fdcc0;  1 drivers
L_0xffff9b853450 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaacc8e08b0_0 .net/2u *"_ivl_45", 31 0, L_0xffff9b853450;  1 drivers
v0xaaaacc8e0990_0 .net *"_ivl_47", 0 0, L_0xaaaacc8fdd60;  1 drivers
L_0xffff9b853498 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0xaaaacc8e0a50_0 .net/2u *"_ivl_49", 3 0, L_0xffff9b853498;  1 drivers
v0xaaaacc8e0b30_0 .net *"_ivl_51", 3 0, L_0xaaaacc8fdfd0;  1 drivers
L_0xffff9b8534e0 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0xaaaacc8e0c10_0 .net/2u *"_ivl_53", 3 0, L_0xffff9b8534e0;  1 drivers
v0xaaaacc8e0cf0_0 .net *"_ivl_55", 3 0, L_0xaaaacc8fe180;  1 drivers
v0xaaaacc8e0dd0_0 .net *"_ivl_57", 3 0, L_0xaaaacc8fe2f0;  1 drivers
v0xaaaacc8e0eb0_0 .net "ack_in", 0 0, L_0xaaaacc8fe9b0;  1 drivers
v0xaaaacc8e0f70_0 .var "changed_out", 0 0;
v0xaaaacc8e1030_0 .net "clock", 0 0, v0xaaaacc8e9350_0;  alias, 1 drivers
v0xaaaacc8e10d0_0 .var "col_addr_out", 3 0;
v0xaaaacc8e11b0_0 .var/2s "col_i", 31 0;
v0xaaaacc8e1290_0 .var "degree", 3 0;
v0xaaaacc8e1370_0 .net "done_out", 0 0, L_0xaaaacc8fce00;  1 drivers
v0xaaaacc8e1430_0 .var "done_out_buf", 0 0;
v0xaaaacc8e14f0_0 .var "insert_reg", 1 0;
v0xaaaacc8e15d0_0 .net "last_row", 0 0, L_0xaaaacc8fd190;  1 drivers
v0xaaaacc8e1690_0 .var "next_regs_0", 11 0;
v0xaaaacc8e1770_0 .var "next_regs_1", 11 0;
v0xaaaacc8e1850_0 .var "next_regs_2", 11 0;
v0xaaaacc8e1930_0 .net "partial_vec_in", 3 0, L_0xaaaacc8ffbb0;  alias, 1 drivers
v0xaaaacc8e1c00_0 .net "partial_vec_out", 3 0, L_0xaaaacc8fdad0;  alias, 1 drivers
v0xaaaacc8e1cc0_0 .var "prune", 0 0;
v0xaaaacc8e1d80_0 .var "read_en_buf", 0 0;
v0xaaaacc8e1e40_0 .net "read_en_out", 0 0, L_0xaaaacc8fd300;  1 drivers
v0xaaaacc8e1f00 .array "regs", 0 2, 11 0;
v0xaaaacc8e2040_0 .net "regs_dbg_0", 11 0, L_0xaaaacc8fcec0;  1 drivers
v0xaaaacc8e2120_0 .net "regs_dbg_1", 11 0, L_0xaaaacc8fcf30;  1 drivers
v0xaaaacc8e2200_0 .net "regs_dbg_2", 11 0, L_0xaaaacc8fcfa0;  1 drivers
v0xaaaacc8e22e0_0 .var "regs_valid", 0 0;
v0xaaaacc8e23a0_0 .net "reset", 0 0, v0xaaaacc8e99c0_0;  alias, 1 drivers
v0xaaaacc8e2490_0 .net "row_addr_out", 3 0, L_0xaaaacc8fe480;  alias, 1 drivers
v0xaaaacc8e2570_0 .var "row_addr_out_buf", 3 0;
v0xaaaacc8e2650_0 .net "run", 0 0, L_0xaaaacc8fde50;  1 drivers
v0xaaaacc8e2710_0 .var "store_parity", 1 0;
v0xaaaacc8e27f0_0 .var/2s "updates_out", 31 0;
v0xaaaacc8e28d0_0 .net "write_en_out", 0 0, L_0xaaaacc8fd6a0;  1 drivers
E_0xaaaacc8c87d0/0 .event edge, v0xaaaacc8e1f00_0, v0xaaaacc8e1f00_0, v0xaaaacc8e1f00_0, v0xaaaacc8e1f00_1;
E_0xaaaacc8c87d0/1 .event edge, v0xaaaacc8e1f00_1, v0xaaaacc8e1f00_2, v0xaaaacc8e1f00_2, v0xaaaacc8e1f00_2;
E_0xaaaacc8c87d0/2 .event edge, v0xaaaacc8e1f00_1, v0xaaaacc8e1f00_0, v0xaaaacc8e1f00_1, v0xaaaacc8e1f00_2;
E_0xaaaacc8c87d0/3 .event edge, v0xaaaacc8e11b0_0;
E_0xaaaacc8c87d0 .event/or E_0xaaaacc8c87d0/0, E_0xaaaacc8c87d0/1, E_0xaaaacc8c87d0/2, E_0xaaaacc8c87d0/3;
L_0xaaaacc8fcd60 .reduce/nor L_0xaaaacc8fd6a0;
L_0xaaaacc8fd040 .concat [ 4 28 0 0], v0xaaaacc8e2570_0, L_0xffff9b853330;
L_0xaaaacc8fd190 .cmp/eq 32, L_0xaaaacc8fd040, L_0xffff9b853378;
L_0xaaaacc8fd300 .functor MUXZ 1, v0xaaaacc8e1d80_0, L_0xffff9b8533c0, L_0xaaaacc8fd6a0, C4<>;
L_0xaaaacc8fd470 .part v0xaaaacc8e2710_0, 0, 1;
L_0xaaaacc8fd540 .part v0xaaaacc8e2710_0, 1, 1;
L_0xaaaacc8fd7b0 .cmp/eq 32, v0xaaaacc8e11b0_0, L_0xffff9b853408;
L_0xaaaacc8fd8a0 .part v0xaaaacc8e1f00_0, 8, 4;
L_0xaaaacc8fd9e0 .part v0xaaaacc8e1f00_1, 8, 4;
L_0xaaaacc8fdad0 .functor MUXZ 4, L_0xaaaacc8fd9e0, L_0xaaaacc8fd8a0, L_0xaaaacc8fd7b0, C4<>;
L_0xaaaacc8fdcc0 .reduce/nor L_0xaaaacc8fd6a0;
L_0xaaaacc8fdd60 .cmp/eq 32, v0xaaaacc8e11b0_0, L_0xffff9b853450;
L_0xaaaacc8fdfd0 .arith/sub 4, v0xaaaacc8e2570_0, L_0xffff9b853498;
L_0xaaaacc8fe180 .arith/sub 4, v0xaaaacc8e2570_0, L_0xffff9b8534e0;
L_0xaaaacc8fe2f0 .functor MUXZ 4, L_0xaaaacc8fe180, L_0xaaaacc8fdfd0, L_0xaaaacc8fdd60, C4<>;
L_0xaaaacc8fe480 .functor MUXZ 4, L_0xaaaacc8fe2f0, v0xaaaacc8e2570_0, L_0xaaaacc8fdcc0, C4<>;
S_0xaaaacc8e3320 .scope module, "main_mem" "mem" 5 27, 8 5 0, S_0xaaaacc887f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 1 "read_en";
    .port_info 4 /INPUT 1 "pad_en";
    .port_info 5 /INPUT 4 "row_addr_in";
    .port_info 6 /INPUT 4 "partial_vec_in";
    .port_info 7 /INPUT 4 "col_addr_in";
    .port_info 8 /OUTPUT 1 "ack";
    .port_info 9 /OUTPUT 1 "busy";
    .port_info 10 /OUTPUT 4 "partial_vec_out";
enum0xaaaacc80ddc0 .enum4 (2)
   "IDLE" 2'b00,
   "FETCH_SAVE" 2'b01,
   "WRITEBACK" 2'b10
 ;
L_0xaaaacc8fefa0 .functor AND 1, v0xaaaacc8e5090_0, L_0xaaaacc8fef00, C4<1>, C4<1>;
L_0xaaaacc8ff060 .functor OR 1, L_0xaaaacc901650, L_0xaaaacc901ef0, C4<0>, C4<0>;
L_0xaaaacc8ff260 .functor AND 1, L_0xaaaacc8ff060, L_0xaaaacc8ff170, C4<1>, C4<1>;
L_0xaaaacc8ff4b0 .functor OR 1, L_0xaaaacc8ff260, L_0xaaaacc8ff370, C4<0>, C4<0>;
L_0xaaaacc8ff5a0 .functor OR 1, L_0xaaaacc901650, L_0xaaaacc901ef0, C4<0>, C4<0>;
L_0xaaaacc8ff610 .functor OR 1, L_0xaaaacc8ff5a0, L_0xaaaacc8ff370, C4<0>, C4<0>;
L_0xaaaacc8ff7f0 .functor AND 1, L_0xaaaacc8fefa0, L_0xaaaacc901650, C4<1>, C4<1>;
L_0xaaaacc8ff8f0 .functor OR 1, L_0xaaaacc8ff7f0, L_0xaaaacc8ff370, C4<0>, C4<0>;
L_0xffff9b8535b8 .functor BUFT 1, C4<11111111111111111111111111111100>, C4<0>, C4<0>, C4<0>;
L_0xaaaacc8ffaa0 .functor AND 32, L_0xaaaacc8ff9b0, L_0xffff9b8535b8, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0xaaaacc8e3fa0_0 .net *"_ivl_0", 0 0, L_0xaaaacc8fef00;  1 drivers
L_0xffff9b853528 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0xaaaacc8e4080_0 .net/2u *"_ivl_10", 1 0, L_0xffff9b853528;  1 drivers
v0xaaaacc8e4160_0 .net *"_ivl_17", 0 0, L_0xaaaacc8ff5a0;  1 drivers
v0xaaaacc8e4200_0 .net *"_ivl_21", 0 0, L_0xaaaacc8ff7f0;  1 drivers
v0xaaaacc8e42c0_0 .net *"_ivl_24", 31 0, L_0xaaaacc8ff9b0;  1 drivers
L_0xffff9b853570 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaacc8e43f0_0 .net *"_ivl_27", 27 0, L_0xffff9b853570;  1 drivers
v0xaaaacc8e44d0_0 .net/2u *"_ivl_28", 31 0, L_0xffff9b8535b8;  1 drivers
v0xaaaacc8e45b0_0 .net *"_ivl_30", 31 0, L_0xaaaacc8ffaa0;  1 drivers
v0xaaaacc8e4690_0 .net *"_ivl_5", 0 0, L_0xaaaacc8ff060;  1 drivers
v0xaaaacc8e4750_0 .net *"_ivl_7", 0 0, L_0xaaaacc8ff170;  1 drivers
v0xaaaacc8e4810_0 .net "ack", 0 0, L_0xaaaacc8ff8f0;  alias, 1 drivers
v0xaaaacc8e48b0_0 .net "addr_saved", 0 0, L_0xaaaacc8fefa0;  1 drivers
v0xaaaacc8e4950_0 .net "bank_read_data", 11 0, v0xaaaacc8e3bd0_0;  1 drivers
v0xaaaacc8e4a40_0 .var "bank_vec_addr_saved", 3 0;
v0xaaaacc8e4b00_0 .var "bank_vec_stable", 11 0;
v0xaaaacc8e4bf0_0 .net "busy", 0 0, L_0xaaaacc8ff610;  alias, 1 drivers
v0xaaaacc8e4c90_0 .net "clock", 0 0, v0xaaaacc8e9350_0;  alias, 1 drivers
v0xaaaacc8e4d30_0 .net "col_addr_in", 3 0, L_0xaaaacc900ba0;  alias, 1 drivers
v0xaaaacc8e4e10_0 .var "dirty_list", 9 0;
v0xaaaacc8e4ef0_0 .net "fetch_en", 0 0, L_0xaaaacc8ff260;  1 drivers
v0xaaaacc8e4fb0_0 .var "fetch_state", 1 0;
v0xaaaacc8e5090_0 .var "mem_init", 0 0;
v0xaaaacc8e5150_0 .var "next_fetch_state", 1 0;
v0xaaaacc8e5230_0 .net "pad_en", 0 0, v0xaaaacc8e9830_0;  alias, 1 drivers
v0xaaaacc8e52f0_0 .net "partial_vec_in", 3 0, L_0xaaaacc9001f0;  alias, 1 drivers
v0xaaaacc8e53d0_0 .net "partial_vec_out", 3 0, L_0xaaaacc8ffbb0;  alias, 1 drivers
v0xaaaacc8e5490_0 .net "read_en", 0 0, L_0xaaaacc901650;  alias, 1 drivers
v0xaaaacc8e5550_0 .net "reset", 0 0, v0xaaaacc8e99c0_0;  alias, 1 drivers
v0xaaaacc8e55f0_0 .net "row_addr_in", 3 0, L_0xaaaacc900470;  alias, 1 drivers
v0xaaaacc8e56b0_0 .net "write_en", 0 0, L_0xaaaacc901ef0;  alias, 1 drivers
v0xaaaacc8e5750_0 .net "writeback_commit", 0 0, L_0xaaaacc8ff370;  1 drivers
E_0xaaaacc8c8810 .event edge, v0xaaaacc8e4fb0_0, v0xaaaacc8e4ef0_0, v0xaaaacc8e48b0_0, v0xaaaacc8e56b0_0;
L_0xaaaacc8fef00 .cmp/eq 4, L_0xaaaacc900470, v0xaaaacc8e4a40_0;
L_0xaaaacc8ff170 .reduce/nor L_0xaaaacc8fefa0;
L_0xaaaacc8ff370 .cmp/eq 2, v0xaaaacc8e4fb0_0, L_0xffff9b853528;
L_0xaaaacc8ff9b0 .concat [ 4 28 0 0], L_0xaaaacc900ba0, L_0xffff9b853570;
L_0xaaaacc8ffbb0 .part/v v0xaaaacc8e4b00_0, L_0xaaaacc8ffaa0, 4;
S_0xaaaacc8e3520 .scope module, "data" "single_port_sync_ram" 8 31, 9 3 0, S_0xaaaacc8e3320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 4 "addr";
    .port_info 2 /INPUT 12 "write_data";
    .port_info 3 /INPUT 1 "bank_en";
    .port_info 4 /INPUT 1 "write_en";
    .port_info 5 /OUTPUT 12 "read_data";
P_0xaaaacc8c77d0 .param/l "ADDR_WIDTH" 0 9 4, +C4<00000000000000000000000000000100>;
P_0xaaaacc8c7810 .param/l "DEPTH" 0 9 5, +C4<00000000000000000000000000001010>;
v0xaaaacc8e38a0_0 .net "addr", 3 0, L_0xaaaacc900470;  alias, 1 drivers
v0xaaaacc8e39a0_0 .net "bank_en", 0 0, L_0xaaaacc8ff4b0;  1 drivers
v0xaaaacc8e3a60_0 .net "clock", 0 0, v0xaaaacc8e9350_0;  alias, 1 drivers
v0xaaaacc8e3b30 .array "mem", 0 9, 11 0;
v0xaaaacc8e3bd0_0 .var "read_data", 11 0;
v0xaaaacc8e3d00_0 .net "write_data", 11 0, v0xaaaacc8e4b00_0;  1 drivers
v0xaaaacc8e3de0_0 .net "write_en", 0 0, L_0xaaaacc8ff370;  alias, 1 drivers
S_0xaaaacc8e8800 .scope task, "print_mem" "print_mem" 4 43, 4 43 0, S_0xaaaacc87fd20;
 .timescale 0 0;
TD_aoc4_tb.print_mem ;
    %fork t_1, S_0xaaaacc8e89b0;
    %jmp t_0;
    .scope S_0xaaaacc8e89b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaacc8e8b90_0, 0, 32;
T_1.13 ;
    %load/vec4 v0xaaaacc8e8b90_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_1.14, 5;
    %vpi_call/w 4 45 "$display", "%0d: %1b", v0xaaaacc8e8b90_0, &A<v0xaaaacc8e3b30, v0xaaaacc8e8b90_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaacc8e8b90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaacc8e8b90_0, 0, 32;
    %jmp T_1.13;
T_1.14 ;
    %end;
    .scope S_0xaaaacc8e8800;
t_0 %join;
    %end;
S_0xaaaacc8e89b0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 44, 4 44 0, S_0xaaaacc8e8800;
 .timescale 0 0;
v0xaaaacc8e8b90_0 .var/2s "i", 31 0;
S_0xaaaacc8e8c90 .scope task, "write_mem" "write_mem" 4 49, 4 49 0, S_0xaaaacc87fd20;
 .timescale 0 0;
v0xaaaacc8e8f80_0 .var "col_i", 3 0;
v0xaaaacc8e9080_0 .var "partial_vec", 3 0;
v0xaaaacc8e9160_0 .var "row_i", 3 0;
E_0xaaaacc8e37c0 .event negedge, v0xaaaacc8e7b30_0;
E_0xaaaacc8e8ec0 .event posedge, v0xaaaacc8e7b30_0;
E_0xaaaacc8e8f20 .event negedge, v0xaaaacc88fb00_0;
TD_aoc4_tb.write_mem ;
    %wait E_0xaaaacc8e8f20;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaacc8e9830_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaacc8e9ca0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaacc8e9ca0_0, 4, 1;
    %load/vec4 v0xaaaacc8e9080_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaacc8e9ca0_0, 4, 4;
    %load/vec4 v0xaaaacc8e9160_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaacc8e9ca0_0, 4, 4;
    %load/vec4 v0xaaaacc8e8f80_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaacc8e9ca0_0, 4, 4;
    %load/vec4 v0xaaaacc8e96c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.15, 8;
    %wait E_0xaaaacc8e8ec0;
T_2.15 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaacc8e9ca0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaacc8e9830_0, 0, 1;
    %load/vec4 v0xaaaacc8e9760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %wait E_0xaaaacc8e37c0;
T_2.17 ;
    %end;
    .scope S_0xaaaacc87ea40;
T_3 ;
Ewait_0 .event/or E_0xaaaacc826970, E_0x0;
    %wait Ewait_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaacc8de3a0, 4;
    %parti/s 1, 0, 2;
    %pad/u 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaacc8de3a0, 4;
    %parti/s 1, 1, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaacc8de3a0, 4;
    %parti/s 1, 2, 3;
    %pad/u 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaacc8de3a0, 4;
    %parti/s 1, 0, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaacc8de3a0, 4;
    %parti/s 1, 2, 3;
    %pad/u 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaacc8de3a0, 4;
    %parti/s 1, 0, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaacc8de3a0, 4;
    %parti/s 1, 1, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaacc8de3a0, 4;
    %parti/s 1, 2, 3;
    %pad/u 4;
    %add;
    %store/vec4 v0xaaaacc8dd900_0, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaacc8de3a0, 4;
    %parti/s 1, 1, 2;
    %load/vec4 v0xaaaacc8dd900_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_get/vec4 5;
    %and;
    %store/vec4 v0xaaaacc8de160_0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaacc8de3a0, 4;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaacc8de3a0, 4;
    %parti/s 11, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xaaaacc8ddd00_0, 0, 12;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaacc8de3a0, 4;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaacc8de3a0, 4;
    %parti/s 11, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xaaaacc8ddde0_0, 0, 12;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaacc8de3a0, 4;
    %parti/s 1, 0, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaacc8de3a0, 4;
    %parti/s 11, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xaaaacc8ddec0_0, 0, 12;
    %load/vec4 v0xaaaacc8de160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaacc8ddde0_0, 4, 1;
T_3.0 ;
    %load/vec4 v0xaaaacc8dd820_0;
    %cmpi/e 11, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0xaaaacc8ddde0_0;
    %store/vec4 v0xaaaacc8ddd00_0, 0, 12;
    %load/vec4 v0xaaaacc8ddec0_0;
    %store/vec4 v0xaaaacc8ddde0_0, 0, 12;
    %pushi/vec4 4095, 0, 12;
    %store/vec4 v0xaaaacc8ddec0_0, 0, 12;
T_3.2 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0xaaaacc87ea40;
T_4 ;
    %wait E_0xaaaacc7f6fd0;
    %load/vec4 v0xaaaacc8de840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 36;
    %split/vec4 12;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaacc8de3a0, 0, 4;
    %split/vec4 12;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaacc8de3a0, 0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaacc8de3a0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaacc8de780_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0xaaaacc8dea80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaacc8de780_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaacc8ddb60_0, 0;
    %pushi/vec4 0, 0, 12;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaacc8de3a0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0xaaaacc8ddb60_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0xaaaacc8ded00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0xaaaacc8dd540_0;
    %load/vec4 v0xaaaacc8de780_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %load/vec4 v0xaaaacc8ddfa0_0;
    %load/vec4 v0xaaaacc8ddb60_0;
    %pad/u 4;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v0xaaaacc8dd760_0;
    %pad/u 32;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %ix/vec4 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0xaaaacc8de3a0, 5, 6;
    %load/vec4 v0xaaaacc8dd760_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %cmpi/u 12, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %load/vec4 v0xaaaacc8ddc40_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.8, 9;
    %load/vec4 v0xaaaacc8ddb60_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0xaaaacc8ddc40_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %load/vec4 v0xaaaacc8ddb60_0;
    %addi 1, 0, 2;
    %assign/vec4 v0xaaaacc8ddb60_0, 0;
    %jmp T_4.11;
T_4.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaacc8de780_0, 0;
    %load/vec4 v0xaaaacc8ddc40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.12, 8;
    %pushi/vec4 0, 0, 12;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaacc8de3a0, 0, 4;
T_4.12 ;
T_4.11 ;
T_4.8 ;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0xaaaacc8de780_0;
    %load/vec4 v0xaaaacc8ddaa0_0;
    %nor/r;
    %and;
    %load/vec4 v0xaaaacc8ded00_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.14, 8;
    %load/vec4 v0xaaaacc8ddd00_0;
    %load/vec4 v0xaaaacc8ddde0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xaaaacc8ddec0_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 12;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaacc8de3a0, 0, 4;
    %split/vec4 12;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaacc8de3a0, 0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaacc8de3a0, 0, 4;
    %load/vec4 v0xaaaacc8dd820_0;
    %cmpi/e 11, 0, 32;
    %jmp/0xz  T_4.16, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaacc8de780_0, 0;
T_4.16 ;
T_4.14 ;
T_4.7 ;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xaaaacc87ea40;
T_5 ;
    %wait E_0xaaaacc7f6fd0;
    %load/vec4 v0xaaaacc8de840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaacc8ddaa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaacc8dec20_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaacc8deb40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaacc8dd600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaacc8de220_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0xaaaacc8dea80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaacc8dd760_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaacc8de220_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaacc8deb40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaacc8ddaa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaacc8dd600_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaacc8de9a0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0xaaaacc8ded00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0xaaaacc8dd540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %load/vec4 v0xaaaacc8deb40_0;
    %parti/s 1, 1, 2;
    %inv;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaaacc8deb40_0, 4, 5;
    %load/vec4 v0xaaaacc8dd820_0;
    %pad/s 4;
    %assign/vec4 v0xaaaacc8dd760_0, 0;
T_5.6 ;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0xaaaacc8dd540_0;
    %load/vec4 v0xaaaacc8de780_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %load/vec4 v0xaaaacc8dd760_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %cmpi/u 12, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0xaaaacc8ddc40_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %load/vec4 v0xaaaacc8dd760_0;
    %addi 4, 0, 4;
    %assign/vec4 v0xaaaacc8dd760_0, 0;
    %jmp T_5.11;
T_5.10 ;
    %load/vec4 v0xaaaacc8ddb60_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0xaaaacc8ddc40_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0xaaaacc8de9a0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0xaaaacc8de9a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaacc8dd760_0, 0;
    %jmp T_5.13;
T_5.12 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaacc8dd820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaacc8de220_0, 0;
T_5.13 ;
T_5.11 ;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v0xaaaacc8de780_0;
    %load/vec4 v0xaaaacc8ddaa0_0;
    %nor/r;
    %and;
    %load/vec4 v0xaaaacc8ded00_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.14, 8;
    %load/vec4 v0xaaaacc8de160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.16, 8;
    %load/vec4 v0xaaaacc8dec20_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaacc8dec20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaacc8dd600_0, 0;
T_5.16 ;
    %load/vec4 v0xaaaacc8dd820_0;
    %cmpi/e 11, 0, 32;
    %jmp/0xz  T_5.18, 4;
    %load/vec4 v0xaaaacc8ddc40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.20, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaacc8ddaa0_0, 0;
T_5.20 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaacc8de220_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaacc8dd820_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaacc8dd760_0, 0;
    %load/vec4 v0xaaaacc8de9a0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0xaaaacc8de9a0_0, 0;
    %jmp T_5.19;
T_5.18 ;
    %load/vec4 v0xaaaacc8dd820_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaacc8dd820_0, 0;
T_5.19 ;
    %load/vec4 v0xaaaacc8dd820_0;
    %parti/s 2, 0, 2;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_5.22, 4;
    %load/vec4 v0xaaaacc8deb40_0;
    %parti/s 1, 0, 2;
    %inv;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaaacc8deb40_0, 4, 5;
    %load/vec4 v0xaaaacc8dd820_0;
    %pad/s 4;
    %assign/vec4 v0xaaaacc8dd760_0, 0;
T_5.22 ;
T_5.14 ;
T_5.9 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0xaaaacc8df810;
T_6 ;
Ewait_1 .event/or E_0xaaaacc8c87d0, E_0x0;
    %wait Ewait_1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaacc8e1f00, 4;
    %parti/s 1, 0, 2;
    %pad/u 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaacc8e1f00, 4;
    %parti/s 1, 1, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaacc8e1f00, 4;
    %parti/s 1, 2, 3;
    %pad/u 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaacc8e1f00, 4;
    %parti/s 1, 0, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaacc8e1f00, 4;
    %parti/s 1, 2, 3;
    %pad/u 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaacc8e1f00, 4;
    %parti/s 1, 0, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaacc8e1f00, 4;
    %parti/s 1, 1, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaacc8e1f00, 4;
    %parti/s 1, 2, 3;
    %pad/u 4;
    %add;
    %store/vec4 v0xaaaacc8e1290_0, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaacc8e1f00, 4;
    %parti/s 1, 1, 2;
    %load/vec4 v0xaaaacc8e1290_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_get/vec4 5;
    %and;
    %store/vec4 v0xaaaacc8e1cc0_0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaacc8e1f00, 4;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaacc8e1f00, 4;
    %parti/s 11, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xaaaacc8e1690_0, 0, 12;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaacc8e1f00, 4;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaacc8e1f00, 4;
    %parti/s 11, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xaaaacc8e1770_0, 0, 12;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaacc8e1f00, 4;
    %parti/s 1, 0, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaacc8e1f00, 4;
    %parti/s 11, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xaaaacc8e1850_0, 0, 12;
    %load/vec4 v0xaaaacc8e1cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaacc8e1770_0, 4, 1;
T_6.0 ;
    %load/vec4 v0xaaaacc8e11b0_0;
    %cmpi/e 11, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0xaaaacc8e1770_0;
    %store/vec4 v0xaaaacc8e1690_0, 0, 12;
    %load/vec4 v0xaaaacc8e1850_0;
    %store/vec4 v0xaaaacc8e1770_0, 0, 12;
    %pushi/vec4 4095, 0, 12;
    %store/vec4 v0xaaaacc8e1850_0, 0, 12;
T_6.2 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0xaaaacc8df810;
T_7 ;
    %wait E_0xaaaacc7f6fd0;
    %load/vec4 v0xaaaacc8e23a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 36;
    %split/vec4 12;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaacc8e1f00, 0, 4;
    %split/vec4 12;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaacc8e1f00, 0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaacc8e1f00, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaacc8e22e0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0xaaaacc8e2650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaacc8e22e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaacc8e14f0_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0xaaaacc8e28d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0xaaaacc8e0eb0_0;
    %load/vec4 v0xaaaacc8e22e0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %load/vec4 v0xaaaacc8e1930_0;
    %load/vec4 v0xaaaacc8e14f0_0;
    %pad/u 4;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v0xaaaacc8e10d0_0;
    %pad/u 32;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %ix/vec4 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0xaaaacc8e1f00, 5, 6;
    %load/vec4 v0xaaaacc8e10d0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %cmpi/u 12, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %load/vec4 v0xaaaacc8e15d0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_7.8, 9;
    %load/vec4 v0xaaaacc8e14f0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0xaaaacc8e15d0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.10, 8;
    %load/vec4 v0xaaaacc8e14f0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0xaaaacc8e14f0_0, 0;
    %jmp T_7.11;
T_7.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaacc8e22e0_0, 0;
    %load/vec4 v0xaaaacc8e15d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.12, 8;
    %pushi/vec4 0, 0, 12;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaacc8e1f00, 0, 4;
T_7.12 ;
T_7.11 ;
T_7.8 ;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v0xaaaacc8e22e0_0;
    %load/vec4 v0xaaaacc8e1430_0;
    %nor/r;
    %and;
    %load/vec4 v0xaaaacc8e28d0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.14, 8;
    %load/vec4 v0xaaaacc8e1690_0;
    %load/vec4 v0xaaaacc8e1770_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xaaaacc8e1850_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 12;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaacc8e1f00, 0, 4;
    %split/vec4 12;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaacc8e1f00, 0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaacc8e1f00, 0, 4;
    %load/vec4 v0xaaaacc8e11b0_0;
    %cmpi/e 11, 0, 32;
    %jmp/0xz  T_7.16, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaacc8e22e0_0, 0;
T_7.16 ;
T_7.14 ;
T_7.7 ;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0xaaaacc8df810;
T_8 ;
    %wait E_0xaaaacc7f6fd0;
    %load/vec4 v0xaaaacc8e23a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaacc8e1430_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaacc8e27f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaacc8e2710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaacc8e0f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaacc8e1d80_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0xaaaacc8e2650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaacc8e10d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaacc8e1d80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaacc8e2710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaacc8e1430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaacc8e0f70_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0xaaaacc8e2570_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0xaaaacc8e28d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0xaaaacc8e0eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0xaaaacc8e2710_0;
    %parti/s 1, 1, 2;
    %inv;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaaacc8e2710_0, 4, 5;
    %load/vec4 v0xaaaacc8e11b0_0;
    %pad/s 4;
    %assign/vec4 v0xaaaacc8e10d0_0, 0;
T_8.6 ;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0xaaaacc8e0eb0_0;
    %load/vec4 v0xaaaacc8e22e0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %load/vec4 v0xaaaacc8e10d0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %cmpi/u 12, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0xaaaacc8e15d0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.10, 8;
    %load/vec4 v0xaaaacc8e10d0_0;
    %addi 4, 0, 4;
    %assign/vec4 v0xaaaacc8e10d0_0, 0;
    %jmp T_8.11;
T_8.10 ;
    %load/vec4 v0xaaaacc8e14f0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0xaaaacc8e15d0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.12, 8;
    %load/vec4 v0xaaaacc8e2570_0;
    %addi 1, 0, 4;
    %assign/vec4 v0xaaaacc8e2570_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaacc8e10d0_0, 0;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaacc8e11b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaacc8e1d80_0, 0;
T_8.13 ;
T_8.11 ;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v0xaaaacc8e22e0_0;
    %load/vec4 v0xaaaacc8e1430_0;
    %nor/r;
    %and;
    %load/vec4 v0xaaaacc8e28d0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.14, 8;
    %load/vec4 v0xaaaacc8e1cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.16, 8;
    %load/vec4 v0xaaaacc8e27f0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaacc8e27f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaacc8e0f70_0, 0;
T_8.16 ;
    %load/vec4 v0xaaaacc8e11b0_0;
    %cmpi/e 11, 0, 32;
    %jmp/0xz  T_8.18, 4;
    %load/vec4 v0xaaaacc8e15d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.20, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaacc8e1430_0, 0;
T_8.20 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaacc8e1d80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaacc8e11b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaacc8e10d0_0, 0;
    %load/vec4 v0xaaaacc8e2570_0;
    %addi 1, 0, 4;
    %assign/vec4 v0xaaaacc8e2570_0, 0;
    %jmp T_8.19;
T_8.18 ;
    %load/vec4 v0xaaaacc8e11b0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaacc8e11b0_0, 0;
T_8.19 ;
    %load/vec4 v0xaaaacc8e11b0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_8.22, 4;
    %load/vec4 v0xaaaacc8e2710_0;
    %parti/s 1, 0, 2;
    %inv;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaaacc8e2710_0, 4, 5;
    %load/vec4 v0xaaaacc8e11b0_0;
    %pad/s 4;
    %assign/vec4 v0xaaaacc8e10d0_0, 0;
T_8.22 ;
T_8.14 ;
T_8.9 ;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0xaaaacc8e3520;
T_9 ;
    %wait E_0xaaaacc7f6fd0;
    %load/vec4 v0xaaaacc8e39a0_0;
    %load/vec4 v0xaaaacc8e3de0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0xaaaacc8e3d00_0;
    %load/vec4 v0xaaaacc8e38a0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaacc8e3b30, 0, 4;
T_9.0 ;
    %load/vec4 v0xaaaacc8e39a0_0;
    %load/vec4 v0xaaaacc8e3de0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0xaaaacc8e38a0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0xaaaacc8e3b30, 4;
    %assign/vec4 v0xaaaacc8e3bd0_0, 0;
T_9.2 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0xaaaacc8e3320;
T_10 ;
Ewait_2 .event/or E_0xaaaacc8c8810, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0xaaaacc8e4fb0_0;
    %store/vec4 v0xaaaacc8e5150_0, 0, 2;
    %load/vec4 v0xaaaacc8e4fb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %jmp T_10.3;
T_10.0 ;
    %load/vec4 v0xaaaacc8e4ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xaaaacc8e5150_0, 0, 2;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0xaaaacc8e48b0_0;
    %load/vec4 v0xaaaacc8e56b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaacc8e5150_0, 0, 2;
T_10.6 ;
T_10.5 ;
    %jmp T_10.3;
T_10.1 ;
    %load/vec4 v0xaaaacc8e56b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaacc8e5150_0, 0, 2;
    %jmp T_10.9;
T_10.8 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaaacc8e5150_0, 0, 2;
T_10.9 ;
    %jmp T_10.3;
T_10.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaaacc8e5150_0, 0, 2;
    %jmp T_10.3;
T_10.3 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0xaaaacc8e3320;
T_11 ;
    %wait E_0xaaaacc7f6fd0;
    %load/vec4 v0xaaaacc8e5550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaacc8e4fb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaacc8e5090_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0xaaaacc8e4e10_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0xaaaacc8e5150_0;
    %assign/vec4 v0xaaaacc8e4fb0_0, 0;
    %load/vec4 v0xaaaacc8e4fb0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0xaaaacc8e4e10_0;
    %load/vec4 v0xaaaacc8e55f0_0;
    %part/u 1;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_11.4, 8;
    %pushi/vec4 0, 0, 12;
    %jmp/1 T_11.5, 8;
T_11.4 ; End of true expr.
    %load/vec4 v0xaaaacc8e4950_0;
    %jmp/0 T_11.5, 8;
 ; End of false expr.
    %blend;
T_11.5;
    %assign/vec4 v0xaaaacc8e4b00_0, 0;
    %load/vec4 v0xaaaacc8e55f0_0;
    %assign/vec4 v0xaaaacc8e4a40_0, 0;
    %load/vec4 v0xaaaacc8e56b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0xaaaacc8e52f0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaaacc8e4d30_0;
    %pad/u 32;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %load/vec4 v0xaaaacc8e5230_0;
    %pad/u 32;
    %add;
    %ix/vec4 4;
    %assign/vec4/off/d v0xaaaacc8e4b00_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0xaaaacc8e55f0_0;
    %assign/vec4/off/d v0xaaaacc8e4e10_0, 4, 5;
T_11.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaacc8e5090_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0xaaaacc8e48b0_0;
    %load/vec4 v0xaaaacc8e56b0_0;
    %and;
    %load/vec4 v0xaaaacc8e4fb0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.8, 8;
    %load/vec4 v0xaaaacc8e52f0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaaacc8e4d30_0;
    %pad/u 32;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %load/vec4 v0xaaaacc8e5230_0;
    %pad/u 32;
    %add;
    %ix/vec4 4;
    %assign/vec4/off/d v0xaaaacc8e4b00_0, 4, 5;
T_11.8 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0xaaaacc8a0620;
T_12 ;
    %wait E_0xaaaacc7f6fd0;
    %load/vec4 v0xaaaacc8dbe20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaacc896500_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0xaaaacc896500_0;
    %nor/r;
    %load/vec4 v0xaaaacc8dbcf0_0;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %fork t_3, S_0xaaaacc8b5840;
    %jmp t_2;
    .scope S_0xaaaacc8b5840;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaacc8a8000_0, 0, 32;
T_12.4 ;
    %load/vec4 v0xaaaacc8a8000_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_12.5, 5;
    %load/vec4 v0xaaaacc8dbcf0_0;
    %load/vec4 v0xaaaacc8a8000_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v0xaaaacc8a8000_0;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0xaaaacc896500_0, 0;
    %load/vec4 v0xaaaacc8a8000_0;
    %assign/vec4 v0xaaaacc8dbc10_0, 0;
T_12.6 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaacc8a8000_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaacc8a8000_0, 0, 32;
    %jmp T_12.4;
T_12.5 ;
    %end;
    .scope S_0xaaaacc8a0620;
t_2 %join;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0xaaaacc896500_0;
    %or/r;
    %load/vec4 v0xaaaacc8dbcf0_0;
    %load/vec4 v0xaaaacc896500_0;
    %and;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.8, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaacc896500_0, 0;
T_12.8 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0xaaaacc887f10;
T_13 ;
    %wait E_0xaaaacc7f6fd0;
    %load/vec4 v0xaaaacc8e8090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaacc8e7e50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaacc8e8290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaacc8e7130_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaacc8e8540_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0xaaaacc8e8290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaacc8e7e50_0, 0;
    %load/vec4 v0xaaaacc8e74c0_0;
    %and/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0xaaaacc8e72c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaacc8e8430, 4;
    %assign/vec4 v0xaaaacc8e8540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaacc8e7130_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaacc8e7e50_0, 0;
T_13.7 ;
T_13.4 ;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0xaaaacc8e81d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaacc8e8290_0, 0;
T_13.8 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0xaaaacc87fd20;
T_14 ;
T_14.0 ;
    %delay 5, 0;
    %load/vec4 v0xaaaacc8e9350_0;
    %inv;
    %store/vec4 v0xaaaacc8e9350_0, 0, 1;
    %jmp T_14.0;
    %end;
    .thread T_14;
    .scope S_0xaaaacc87fd20;
T_15 ;
    %vpi_call/w 4 39 "$dumpfile", "aoc.vcd" {0 0 0};
    %vpi_call/w 4 40 "$dumpvars", 32'sb00000000000000000000000000000000, S_0xaaaacc87fd20 {0 0 0};
    %end;
    .thread T_15;
    .scope S_0xaaaacc87fd20;
T_16 ;
    %vpi_func 4 73 "$fopen" 32, "input4.txt", "r" {0 0 0};
    %cast2;
    %store/vec4 v0xaaaacc8e95b0_0, 0, 32;
    %load/vec4 v0xaaaacc8e95b0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.0, 4;
    %vpi_call/w 4 74 "$fatal", 32'sb00000000000000000000000000000001, "ERROR: Could not open input4.txt" {0 0 0};
T_16.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaacc8e9350_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaacc8e99c0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaacc8e9ca0_0, 4, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaacc8e9ca0_0, 4, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaacc8e9ca0_0, 4, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaacc8e9ca0_0, 4, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaacc8e9a60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaacc8e9410_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xaaaacc8e9920_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaacc8e9b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaacc8e9ca0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaacc8e9ca0_0, 4, 1;
    %pushi/vec4 3, 0, 32;
T_16.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_16.3, 5;
    %jmp/1 T_16.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xaaaacc8e8f20;
    %jmp T_16.2;
T_16.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaacc8e99c0_0, 0, 1;
    %wait E_0xaaaacc8e8f20;
T_16.4 ;
    %load/vec4 v0xaaaacc8e9ca0_0;
    %parti/u 1, 0, 32;
    %flag_set/vec4 8;
    %jmp/0xz T_16.5, 8;
    %vpi_func 4 96 "$fgetc" 32, v0xaaaacc8e95b0_0 {0 0 0};
    %cast2;
    %store/vec4 v0xaaaacc8e9250_0, 0, 32;
    %load/vec4 v0xaaaacc8e9250_0;
    %cmpi/e 4294967295, 0, 32;
    %jmp/0xz  T_16.6, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaacc8e9ca0_0, 4, 1;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0xaaaacc8e9250_0;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_16.8, 4;
    %load/vec4 v0xaaaacc8e9920_0;
    %store/vec4 v0xaaaacc8e9080_0, 0, 4;
    %load/vec4 v0xaaaacc8e9a60_0;
    %pad/s 4;
    %store/vec4 v0xaaaacc8e9160_0, 0, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0xaaaacc8e8f80_0, 0, 4;
    %fork TD_aoc4_tb.write_mem, S_0xaaaacc8e8c90;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaacc8e9410_0, 0, 32;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaacc8e9a60_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaacc8e9a60_0, 0, 32;
    %jmp T_16.9;
T_16.8 ;
    %load/vec4 v0xaaaacc8e9410_0;
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0xaaaacc8e9410_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.10, 8;
    %load/vec4 v0xaaaacc8e9920_0;
    %store/vec4 v0xaaaacc8e9080_0, 0, 4;
    %load/vec4 v0xaaaacc8e9a60_0;
    %pad/s 4;
    %store/vec4 v0xaaaacc8e9160_0, 0, 4;
    %load/vec4 v0xaaaacc8e9410_0;
    %subi 4, 0, 32;
    %pad/s 4;
    %store/vec4 v0xaaaacc8e8f80_0, 0, 4;
    %fork TD_aoc4_tb.write_mem, S_0xaaaacc8e8c90;
    %join;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xaaaacc8e9920_0, 0, 4;
T_16.10 ;
    %load/vec4 v0xaaaacc8e9250_0;
    %pushi/vec4 64, 0, 32; draw_string_vec4
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xaaaacc8e9410_0;
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %ix/vec4/s 4;
    %store/vec4 v0xaaaacc8e9920_0, 4, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaacc8e9410_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaacc8e9410_0, 0, 32;
T_16.9 ;
T_16.7 ;
    %jmp T_16.4;
T_16.5 ;
    %load/vec4 v0xaaaacc8e9410_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_16.12, 4;
    %load/vec4 v0xaaaacc8e9920_0;
    %store/vec4 v0xaaaacc8e9080_0, 0, 4;
    %load/vec4 v0xaaaacc8e9a60_0;
    %pad/s 4;
    %store/vec4 v0xaaaacc8e9160_0, 0, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0xaaaacc8e8f80_0, 0, 4;
    %fork TD_aoc4_tb.write_mem, S_0xaaaacc8e8c90;
    %join;
T_16.12 ;
    %wait E_0xaaaacc8e8f20;
    %fork TD_aoc4_tb.print_mem, S_0xaaaacc8e8800;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaacc8e9b40_0, 0, 1;
    %wait E_0xaaaacc8e8f20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaacc8e9b40_0, 0, 1;
    %wait E_0xaaaacc825a30;
    %vpi_call/w 4 125 "$display" {0 0 0};
    %fork TD_aoc4_tb.print_mem, S_0xaaaacc8e8800;
    %join;
    %vpi_call/w 4 127 "$display", "Updates: %0d", v0xaaaacc8ea170_0 {0 0 0};
    %vpi_call/w 4 129 "$finish" {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "-";
    "./rtl/common.svh";
    "rtl/tb/aoc4_tb.sv";
    "rtl/src/aoc4.sv";
    "rtl/src/aoc4_arb.sv";
    "rtl/src/aoc4_freemachine.sv";
    "rtl/src/aoc4_mem.sv";
    "rtl/src/single_port_ram.sv";
