$date
   Tue Mar 25 06:04:12 2025
$end

$version
  2024.1
  $dumpfile ("dump.vcd") 
$end

$timescale
  1ps
$end

$scope module AND_Gate_tb $end
$var reg 1 ! A $end
$var reg 1 " B $end
$var wire 1 # Y $end
$var integer 32 $ i [31:0] $end
$scope module inst $end
$var wire 1 % A $end
$var wire 1 & B $end
$var wire 1 # Y $end
$upscope $end
$upscope $end
$enddefinitions $end

#0
$dumpvars
0!
0"
0#
b0 $
0%
0&
$end

#10000
1"
b1 $
1&

#20000
1!
0"
b10 $
1%
0&

#30000
1"
1#
b11 $
1&

#40000
b100 $
