WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2739114 heartbeat IPC: 3.651 cumulative IPC: 3.651 (Simulation time: 00 hr 00 min 23 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5466223 heartbeat IPC: 3.667 cumulative IPC: 3.659 (Simulation time: 00 hr 00 min 47 sec)
Warmup finished CPU 0 instructions: 25000001 cycles: 6832948 cumulative IPC: 3.659 (Simulation time: 00 hr 00 min 59 sec)
Warmup complete CPU 0 instructions: 25000001 cycles: 6832948 cumulative IPC: 3.659 (Simulation time: 00 hr 00 min 59 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 15627344 heartbeat IPC: 0.9841 cumulative IPC: 0.5685 (Simulation time: 00 hr 01 min 38 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_75.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000001 cycles: 32998985 heartbeat IPC: 0.5757 cumulative IPC: 0.5733 (Simulation time: 00 hr 02 min 55 sec)
Heartbeat CPU 0 instructions: 50000000 cycles: 50445457 heartbeat IPC: 0.5732 cumulative IPC: 0.5732 (Simulation time: 00 hr 04 min 11 sec)
Heartbeat CPU 0 instructions: 60000001 cycles: 67762081 heartbeat IPC: 0.5775 cumulative IPC: 0.5744 (Simulation time: 00 hr 05 min 28 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_75.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000002 cycles: 85312680 heartbeat IPC: 0.5698 cumulative IPC: 0.5734 (Simulation time: 00 hr 06 min 45 sec)
Heartbeat CPU 0 instructions: 80000004 cycles: 102652187 heartbeat IPC: 0.5767 cumulative IPC: 0.574 (Simulation time: 00 hr 08 min 02 sec)
Heartbeat CPU 0 instructions: 90000001 cycles: 119878406 heartbeat IPC: 0.5805 cumulative IPC: 0.575 (Simulation time: 00 hr 09 min 18 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_75.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000004 cycles: 137444549 heartbeat IPC: 0.5693 cumulative IPC: 0.5742 (Simulation time: 00 hr 10 min 35 sec)
Heartbeat CPU 0 instructions: 110000004 cycles: 154663167 heartbeat IPC: 0.5808 cumulative IPC: 0.575 (Simulation time: 00 hr 11 min 51 sec)
Heartbeat CPU 0 instructions: 120000003 cycles: 172008170 heartbeat IPC: 0.5765 cumulative IPC: 0.5751 (Simulation time: 00 hr 13 min 08 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 173863719 cumulative IPC: 0.5752 (Simulation time: 00 hr 13 min 46 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 173863719 cumulative IPC: 0.5752 (Simulation time: 00 hr 13 min 46 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/srv/srv_75.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.5752 instructions: 100000000 cycles: 173863719
CPU 0 Branch Prediction Accuracy: 91.61% MPKI: 12.81 Average ROB Occupancy at Mispredict: 31.4
Branch type MPKI
BRANCH_DIRECT_JUMP: 6e-05
BRANCH_INDIRECT: 8.3
BRANCH_CONDITIONAL: 3.88
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.63
BRANCH_RETURN: 0.00114

L1D TOTAL        ACCESS:   34665785 HIT:   22792996 MISS:   11872789
L1D LOAD         ACCESS:   17498547 HIT:   13517418 MISS:    3981129
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   17126670 HIT:    9261344 MISS:    7865326
L1D TRANSLATION  ACCESS:      40568 HIT:      14234 MISS:      26334
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 97.93 cycles
L1I TOTAL        ACCESS:   11619794 HIT:    7629452 MISS:    3990342
L1I LOAD         ACCESS:   11619794 HIT:    7629452 MISS:    3990342
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 11.1 cycles
L2C TOTAL        ACCESS:    8633741 HIT:    4922556 MISS:    3711185
L2C LOAD         ACCESS:    4577240 HIT:    2928669 MISS:    1648571
L2C RFO          ACCESS:    1854538 HIT:     124795 MISS:    1729743
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:    2175738 HIT:    1859432 MISS:     316306
L2C TRANSLATION  ACCESS:      26225 HIT:       9660 MISS:      16565
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 318.6 cycles
LLC TOTAL        ACCESS:    5397579 HIT:    2382821 MISS:    3014758
LLC LOAD         ACCESS:    1648571 HIT:     874623 MISS:     773948
LLC RFO          ACCESS:    1729742 HIT:     438383 MISS:    1291359
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:    2002701 HIT:    1067198 MISS:     935503
LLC TRANSLATION  ACCESS:      16565 HIT:       2617 MISS:      13948
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 368.9 cycles
cpu0_DTLB TOTAL        ACCESS:   25699558 HIT:   24293311 MISS:    1406247
cpu0_DTLB LOAD         ACCESS:   25699558 HIT:   24293311 MISS:    1406247
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.125 cycles
cpu0_ITLB TOTAL        ACCESS:   10087471 HIT:    8063248 MISS:    2024223
cpu0_ITLB LOAD         ACCESS:   10087471 HIT:    8063248 MISS:    2024223
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 1.788 cycles
cpu0_STLB TOTAL        ACCESS:    1464006 HIT:    1426297 MISS:      37709
cpu0_STLB LOAD         ACCESS:    1464006 HIT:    1426297 MISS:      37709
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 206.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:    1013266
  ROW_BUFFER_MISS:    1065614
 AVG DBUS CONGESTED CYCLE: 3.975
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      69214
  FULL:    1283347
