breakpoint|../core/int_shr08.v3 3|0
breakpoint|../core/int_shr08.v3 4|1
breakpoint|../core/int_shr08.v3 5|2
breakpoint|../core/int_shr08.v3 6|3
breakpoint|../core/int_shr08.v3 7|4
stop|stopOnBreakpoint
bt|main|../core/int_shr08.v3|3
variable|0|a|0|int|false
variable|1|b|0|int|false
stop|stopOnBreakpoint
bt|main|../core/int_shr08.v3|4
variable|0|a|0|int|false
variable|1|b|0|int|false
stop|stopOnBreakpoint
bt|main|../core/int_shr08.v3|5
variable|0|a|0|int|false
variable|1|b|0|int|false
stop|stopOnBreakpoint
bt|main|../core/int_shr08.v3|6
variable|0|a|0|int|false
variable|1|b|0|int|false
stop|stopOnBreakpoint
bt|main|../core/int_shr08.v3|7
variable|0|a|0|int|false
variable|1|b|0|int|false
stop|end
result|0
