Source Block: oh/erx/hdl/erx_disty.v@115:131@HdlStmProcess
        in_dstaddr[31:0]  <= emesh_dstaddr[31:0];
        in_srcaddr[31:0]  <= emesh_srcaddr[31:0];
        in_data[31:0]     <= emesh_data[31:0];
     end
	
   always @ (posedge clk) 
     if(emesh_access) 
       begin
	  emrq_wr_en <= ~emesh_write;
          emrr_wr_en <= emesh_write & (emesh_dstaddr[31:20] == C_READ_TAG_ADDR);
          emwr_wr_en <= emesh_write & (emesh_dstaddr[31:20] != C_READ_TAG_ADDR);
       end
   
   // TODO: Why not keep the bit pattern the same as our "default" pattern??
   assign fifo_din[102:0] = {
			     in_write,
			     in_datamode[1:0],

Diff Content:
- 121      if(emesh_access) 
- 123 	  emrq_wr_en <= ~emesh_write;
- 124           emrr_wr_en <= emesh_write & (emesh_dstaddr[31:20] == C_READ_TAG_ADDR);
- 125           emwr_wr_en <= emesh_write & (emesh_dstaddr[31:20] != C_READ_TAG_ADDR);
+ 121      if(emmu_access) 
+ 125 	  emrq_wr_en <= ~emmu_write;
+ 125           emrr_wr_en <= emmu_write & (emmu_dstaddr[31:20] == C_READ_TAG_ADDR);
+ 125           emwr_wr_en <= emmu_write & (emmu_dstaddr[31:20] != C_READ_TAG_ADDR);
+ 125        end
+ 125      else
+ 125        begin
+ 125 	  emrq_wr_en  <= 1'b0;
+ 125 	  emrr_wr_en  <= 1'b0;
+ 125 	  emwr_wr_en  <= 1'b0;	  

Clone Blocks:
Clone Blocks 1:
oh/erx/hdl/erx_disty.v@105:123
   wire [102:0]   emrr_wr_data;

   //############
   //# PIPELINE AND DISTRIBUTE
   //############   
   always @ (posedge clk) 
     begin
	in_write          <= emesh_write;
        in_datamode[1:0]  <= emesh_datamode[1:0];
        in_ctrlmode[3:0]  <= emesh_ctrlmode[3:0];
        in_dstaddr[31:0]  <= emesh_dstaddr[31:0];
        in_srcaddr[31:0]  <= emesh_srcaddr[31:0];
        in_data[31:0]     <= emesh_data[31:0];
     end
	
   always @ (posedge clk) 
     if(emesh_access) 
       begin
	  emrq_wr_en <= ~emesh_write;

