
SBMS_8c_Master.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000043d4  080001e4  080001e4  000101e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b28  080045b8  080045b8  000145b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080050e0  080050e0  00020244  2**0
                  CONTENTS
  4 .ARM          00000000  080050e0  080050e0  00020244  2**0
                  CONTENTS
  5 .preinit_array 00000000  080050e0  080050e0  00020244  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080050e0  080050e0  000150e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080050e4  080050e4  000150e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000244  20000000  080050e8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000ce4  20000244  0800532c  00020244  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000f28  0800532c  00020f28  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020244  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a1ff  00000000  00000000  0002026d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e4b  00000000  00000000  0002a46c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000af0  00000000  00000000  0002c2b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000a18  00000000  00000000  0002cda8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000d680  00000000  00000000  0002d7c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008a7e  00000000  00000000  0003ae40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0004c422  00000000  00000000  000438be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0008fce0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002cfc  00000000  00000000  0008fd34  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	; (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	20000244 	.word	0x20000244
 8000200:	00000000 	.word	0x00000000
 8000204:	080045a0 	.word	0x080045a0

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	; (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	; (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	; (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	20000248 	.word	0x20000248
 8000220:	080045a0 	.word	0x080045a0

08000224 <flash_erase_page>:
{
	return !(FLASH->SR & FLASH_SR_EOP);
}

void flash_erase_page(uint32_t address)
{
 8000224:	b480      	push	{r7}
 8000226:	b083      	sub	sp, #12
 8000228:	af00      	add	r7, sp, #0
 800022a:	6078      	str	r0, [r7, #4]
	while (FLASH->SR & FLASH_SR_BSY);
 800022c:	bf00      	nop
 800022e:	4b19      	ldr	r3, [pc, #100]	; (8000294 <flash_erase_page+0x70>)
 8000230:	68db      	ldr	r3, [r3, #12]
 8000232:	f003 0301 	and.w	r3, r3, #1
 8000236:	2b00      	cmp	r3, #0
 8000238:	d1f9      	bne.n	800022e <flash_erase_page+0xa>

		if (FLASH->SR & FLASH_SR_EOP) {
 800023a:	4b16      	ldr	r3, [pc, #88]	; (8000294 <flash_erase_page+0x70>)
 800023c:	68db      	ldr	r3, [r3, #12]
 800023e:	f003 0320 	and.w	r3, r3, #32
 8000242:	2b00      	cmp	r3, #0
 8000244:	d002      	beq.n	800024c <flash_erase_page+0x28>
			FLASH->SR = FLASH_SR_EOP;
 8000246:	4b13      	ldr	r3, [pc, #76]	; (8000294 <flash_erase_page+0x70>)
 8000248:	2220      	movs	r2, #32
 800024a:	60da      	str	r2, [r3, #12]
		}

		FLASH->CR |= FLASH_CR_PER;
 800024c:	4b11      	ldr	r3, [pc, #68]	; (8000294 <flash_erase_page+0x70>)
 800024e:	691b      	ldr	r3, [r3, #16]
 8000250:	4a10      	ldr	r2, [pc, #64]	; (8000294 <flash_erase_page+0x70>)
 8000252:	f043 0302 	orr.w	r3, r3, #2
 8000256:	6113      	str	r3, [r2, #16]
		FLASH->AR = address;
 8000258:	4a0e      	ldr	r2, [pc, #56]	; (8000294 <flash_erase_page+0x70>)
 800025a:	687b      	ldr	r3, [r7, #4]
 800025c:	6153      	str	r3, [r2, #20]
		FLASH->CR |= FLASH_CR_STRT;
 800025e:	4b0d      	ldr	r3, [pc, #52]	; (8000294 <flash_erase_page+0x70>)
 8000260:	691b      	ldr	r3, [r3, #16]
 8000262:	4a0c      	ldr	r2, [pc, #48]	; (8000294 <flash_erase_page+0x70>)
 8000264:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000268:	6113      	str	r3, [r2, #16]
		while (!(FLASH->SR & FLASH_SR_EOP));
 800026a:	bf00      	nop
 800026c:	4b09      	ldr	r3, [pc, #36]	; (8000294 <flash_erase_page+0x70>)
 800026e:	68db      	ldr	r3, [r3, #12]
 8000270:	f003 0320 	and.w	r3, r3, #32
 8000274:	2b00      	cmp	r3, #0
 8000276:	d0f9      	beq.n	800026c <flash_erase_page+0x48>
		FLASH->SR = FLASH_SR_EOP;
 8000278:	4b06      	ldr	r3, [pc, #24]	; (8000294 <flash_erase_page+0x70>)
 800027a:	2220      	movs	r2, #32
 800027c:	60da      	str	r2, [r3, #12]
		FLASH->CR &= ~FLASH_CR_PER;
 800027e:	4b05      	ldr	r3, [pc, #20]	; (8000294 <flash_erase_page+0x70>)
 8000280:	691b      	ldr	r3, [r3, #16]
 8000282:	4a04      	ldr	r2, [pc, #16]	; (8000294 <flash_erase_page+0x70>)
 8000284:	f023 0302 	bic.w	r3, r3, #2
 8000288:	6113      	str	r3, [r2, #16]
}
 800028a:	bf00      	nop
 800028c:	370c      	adds	r7, #12
 800028e:	46bd      	mov	sp, r7
 8000290:	bc80      	pop	{r7}
 8000292:	4770      	bx	lr
 8000294:	40022000 	.word	0x40022000

08000298 <flash_unlock>:


void flash_unlock(void)
{
 8000298:	b480      	push	{r7}
 800029a:	af00      	add	r7, sp, #0
	  FLASH->KEYR = FLASH_KEY_1;
 800029c:	4b04      	ldr	r3, [pc, #16]	; (80002b0 <flash_unlock+0x18>)
 800029e:	4a05      	ldr	r2, [pc, #20]	; (80002b4 <flash_unlock+0x1c>)
 80002a0:	605a      	str	r2, [r3, #4]
	  FLASH->KEYR = FLASH_KEY_2;
 80002a2:	4b03      	ldr	r3, [pc, #12]	; (80002b0 <flash_unlock+0x18>)
 80002a4:	4a04      	ldr	r2, [pc, #16]	; (80002b8 <flash_unlock+0x20>)
 80002a6:	605a      	str	r2, [r3, #4]
}
 80002a8:	bf00      	nop
 80002aa:	46bd      	mov	sp, r7
 80002ac:	bc80      	pop	{r7}
 80002ae:	4770      	bx	lr
 80002b0:	40022000 	.word	0x40022000
 80002b4:	45670123 	.word	0x45670123
 80002b8:	cdef89ab 	.word	0xcdef89ab

080002bc <flash_lock>:

void flash_lock()
{
 80002bc:	b480      	push	{r7}
 80002be:	af00      	add	r7, sp, #0
	FLASH->CR |= FLASH_CR_LOCK;
 80002c0:	4b04      	ldr	r3, [pc, #16]	; (80002d4 <flash_lock+0x18>)
 80002c2:	691b      	ldr	r3, [r3, #16]
 80002c4:	4a03      	ldr	r2, [pc, #12]	; (80002d4 <flash_lock+0x18>)
 80002c6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80002ca:	6113      	str	r3, [r2, #16]
}
 80002cc:	bf00      	nop
 80002ce:	46bd      	mov	sp, r7
 80002d0:	bc80      	pop	{r7}
 80002d2:	4770      	bx	lr
 80002d4:	40022000 	.word	0x40022000

080002d8 <flash_write>:



void flash_write(uint32_t address,uint32_t data)
{
 80002d8:	b480      	push	{r7}
 80002da:	b083      	sub	sp, #12
 80002dc:	af00      	add	r7, sp, #0
 80002de:	6078      	str	r0, [r7, #4]
 80002e0:	6039      	str	r1, [r7, #0]


	while (FLASH->SR & FLASH_SR_BSY);
 80002e2:	bf00      	nop
 80002e4:	4b20      	ldr	r3, [pc, #128]	; (8000368 <flash_write+0x90>)
 80002e6:	68db      	ldr	r3, [r3, #12]
 80002e8:	f003 0301 	and.w	r3, r3, #1
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d1f9      	bne.n	80002e4 <flash_write+0xc>
	if (FLASH->SR & FLASH_SR_EOP) {
 80002f0:	4b1d      	ldr	r3, [pc, #116]	; (8000368 <flash_write+0x90>)
 80002f2:	68db      	ldr	r3, [r3, #12]
 80002f4:	f003 0320 	and.w	r3, r3, #32
 80002f8:	2b00      	cmp	r3, #0
 80002fa:	d002      	beq.n	8000302 <flash_write+0x2a>
		FLASH->SR = FLASH_SR_EOP;
 80002fc:	4b1a      	ldr	r3, [pc, #104]	; (8000368 <flash_write+0x90>)
 80002fe:	2220      	movs	r2, #32
 8000300:	60da      	str	r2, [r3, #12]
	}

	FLASH->CR |= FLASH_CR_PG;
 8000302:	4b19      	ldr	r3, [pc, #100]	; (8000368 <flash_write+0x90>)
 8000304:	691b      	ldr	r3, [r3, #16]
 8000306:	4a18      	ldr	r2, [pc, #96]	; (8000368 <flash_write+0x90>)
 8000308:	f043 0301 	orr.w	r3, r3, #1
 800030c:	6113      	str	r3, [r2, #16]


    *(__IO uint16_t*)address = (uint16_t)data;
 800030e:	687b      	ldr	r3, [r7, #4]
 8000310:	683a      	ldr	r2, [r7, #0]
 8000312:	b292      	uxth	r2, r2
 8000314:	801a      	strh	r2, [r3, #0]
    while (!(FLASH->SR & FLASH_SR_EOP));
 8000316:	bf00      	nop
 8000318:	4b13      	ldr	r3, [pc, #76]	; (8000368 <flash_write+0x90>)
 800031a:	68db      	ldr	r3, [r3, #12]
 800031c:	f003 0320 	and.w	r3, r3, #32
 8000320:	2b00      	cmp	r3, #0
 8000322:	d0f9      	beq.n	8000318 <flash_write+0x40>
    		FLASH->SR = FLASH_SR_EOP;
 8000324:	4b10      	ldr	r3, [pc, #64]	; (8000368 <flash_write+0x90>)
 8000326:	2220      	movs	r2, #32
 8000328:	60da      	str	r2, [r3, #12]


	address+=2;
 800032a:	687b      	ldr	r3, [r7, #4]
 800032c:	3302      	adds	r3, #2
 800032e:	607b      	str	r3, [r7, #4]
	data>>=16;
 8000330:	683b      	ldr	r3, [r7, #0]
 8000332:	0c1b      	lsrs	r3, r3, #16
 8000334:	603b      	str	r3, [r7, #0]
    *(__IO uint16_t*)address = (uint16_t)data;
 8000336:	687b      	ldr	r3, [r7, #4]
 8000338:	683a      	ldr	r2, [r7, #0]
 800033a:	b292      	uxth	r2, r2
 800033c:	801a      	strh	r2, [r3, #0]
    while (!(FLASH->SR & FLASH_SR_EOP));
 800033e:	bf00      	nop
 8000340:	4b09      	ldr	r3, [pc, #36]	; (8000368 <flash_write+0x90>)
 8000342:	68db      	ldr	r3, [r3, #12]
 8000344:	f003 0320 	and.w	r3, r3, #32
 8000348:	2b00      	cmp	r3, #0
 800034a:	d0f9      	beq.n	8000340 <flash_write+0x68>
    		FLASH->SR = FLASH_SR_EOP;
 800034c:	4b06      	ldr	r3, [pc, #24]	; (8000368 <flash_write+0x90>)
 800034e:	2220      	movs	r2, #32
 8000350:	60da      	str	r2, [r3, #12]

    FLASH->CR &= ~(FLASH_CR_PG);
 8000352:	4b05      	ldr	r3, [pc, #20]	; (8000368 <flash_write+0x90>)
 8000354:	691b      	ldr	r3, [r3, #16]
 8000356:	4a04      	ldr	r2, [pc, #16]	; (8000368 <flash_write+0x90>)
 8000358:	f023 0301 	bic.w	r3, r3, #1
 800035c:	6113      	str	r3, [r2, #16]

}
 800035e:	bf00      	nop
 8000360:	370c      	adds	r7, #12
 8000362:	46bd      	mov	sp, r7
 8000364:	bc80      	pop	{r7}
 8000366:	4770      	bx	lr
 8000368:	40022000 	.word	0x40022000

0800036c <flash_write_block>:
#define ADDRESS_FLASH_LOG          FLASH_BASE+1024*121
uint8_t flash_write_block()
{
 800036c:	b580      	push	{r7, lr}
 800036e:	b084      	sub	sp, #16
 8000370:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000372:	b672      	cpsid	i
}
 8000374:	bf00      	nop
	__disable_irq();
	flash_unlock();
 8000376:	f7ff ff8f 	bl	8000298 <flash_unlock>
	uint32_t i=0;
 800037a:	2300      	movs	r3, #0
 800037c:	60fb      	str	r3, [r7, #12]
	uint32_t pageAdr;
	pageAdr = ADDRESS_FLASH_LOG;
 800037e:	4b1e      	ldr	r3, [pc, #120]	; (80003f8 <flash_write_block+0x8c>)
 8000380:	60bb      	str	r3, [r7, #8]
	uint32_t size =  (uint32_t)sizeof(LoggingData);
 8000382:	f44f 73ce 	mov.w	r3, #412	; 0x19c
 8000386:	607b      	str	r3, [r7, #4]
	uint32_t *source_adr = (void *)&LoggingData;
 8000388:	4b1c      	ldr	r3, [pc, #112]	; (80003fc <flash_write_block+0x90>)
 800038a:	603b      	str	r3, [r7, #0]

	logDebugD("size: ",size,0);
 800038c:	481c      	ldr	r0, [pc, #112]	; (8000400 <flash_write_block+0x94>)
 800038e:	f003 fa3b 	bl	8003808 <printToBufferWithoutEndUART2>
 8000392:	687b      	ldr	r3, [r7, #4]
 8000394:	2200      	movs	r2, #0
 8000396:	4619      	mov	r1, r3
 8000398:	481a      	ldr	r0, [pc, #104]	; (8000404 <flash_write_block+0x98>)
 800039a:	f003 fa8d 	bl	80038b8 <printToBufferUART2D>
	logDebugD("val: ",*(source_adr + 0),0);
 800039e:	4818      	ldr	r0, [pc, #96]	; (8000400 <flash_write_block+0x94>)
 80003a0:	f003 fa32 	bl	8003808 <printToBufferWithoutEndUART2>
 80003a4:	683b      	ldr	r3, [r7, #0]
 80003a6:	681b      	ldr	r3, [r3, #0]
 80003a8:	2200      	movs	r2, #0
 80003aa:	4619      	mov	r1, r3
 80003ac:	4816      	ldr	r0, [pc, #88]	; (8000408 <flash_write_block+0x9c>)
 80003ae:	f003 fa83 	bl	80038b8 <printToBufferUART2D>


	flash_erase_page(pageAdr );
 80003b2:	68b8      	ldr	r0, [r7, #8]
 80003b4:	f7ff ff36 	bl	8000224 <flash_erase_page>
	for (i = 0; i < size/4; ++i)
 80003b8:	2300      	movs	r3, #0
 80003ba:	60fb      	str	r3, [r7, #12]
 80003bc:	e00e      	b.n	80003dc <flash_write_block+0x70>
	{
		flash_write((uint32_t)(pageAdr + i*4), *(source_adr + i));        // ������� ����� �������� ������
 80003be:	68fb      	ldr	r3, [r7, #12]
 80003c0:	009a      	lsls	r2, r3, #2
 80003c2:	68bb      	ldr	r3, [r7, #8]
 80003c4:	18d0      	adds	r0, r2, r3
 80003c6:	68fb      	ldr	r3, [r7, #12]
 80003c8:	009b      	lsls	r3, r3, #2
 80003ca:	683a      	ldr	r2, [r7, #0]
 80003cc:	4413      	add	r3, r2
 80003ce:	681b      	ldr	r3, [r3, #0]
 80003d0:	4619      	mov	r1, r3
 80003d2:	f7ff ff81 	bl	80002d8 <flash_write>
	for (i = 0; i < size/4; ++i)
 80003d6:	68fb      	ldr	r3, [r7, #12]
 80003d8:	3301      	adds	r3, #1
 80003da:	60fb      	str	r3, [r7, #12]
 80003dc:	687b      	ldr	r3, [r7, #4]
 80003de:	089b      	lsrs	r3, r3, #2
 80003e0:	68fa      	ldr	r2, [r7, #12]
 80003e2:	429a      	cmp	r2, r3
 80003e4:	d3eb      	bcc.n	80003be <flash_write_block+0x52>
    }

	flash_lock();
 80003e6:	f7ff ff69 	bl	80002bc <flash_lock>
  __ASM volatile ("cpsie i" : : : "memory");
 80003ea:	b662      	cpsie	i
}
 80003ec:	bf00      	nop
	__enable_irq();
	return 1;
 80003ee:	2301      	movs	r3, #1
}
 80003f0:	4618      	mov	r0, r3
 80003f2:	3710      	adds	r7, #16
 80003f4:	46bd      	mov	sp, r7
 80003f6:	bd80      	pop	{r7, pc}
 80003f8:	0801e400 	.word	0x0801e400
 80003fc:	20000cc4 	.word	0x20000cc4
 8000400:	080045b8 	.word	0x080045b8
 8000404:	080045c0 	.word	0x080045c0
 8000408:	080045c8 	.word	0x080045c8

0800040c <flash_read_block>:
uint8_t flash_read_block()
{
 800040c:	b480      	push	{r7}
 800040e:	b085      	sub	sp, #20
 8000410:	af00      	add	r7, sp, #0
	uint32_t i=0;
 8000412:	2300      	movs	r3, #0
 8000414:	60fb      	str	r3, [r7, #12]


	uint32_t size =  (uint32_t)sizeof(LoggingData);
 8000416:	f44f 73ce 	mov.w	r3, #412	; 0x19c
 800041a:	60bb      	str	r3, [r7, #8]
	uint32_t *source_adr = ADDRESS_FLASH_LOG;
 800041c:	4b0f      	ldr	r3, [pc, #60]	; (800045c <flash_read_block+0x50>)
 800041e:	607b      	str	r3, [r7, #4]
	uint32_t *dest_adr = (void *)&LoggingData;
 8000420:	4b0f      	ldr	r3, [pc, #60]	; (8000460 <flash_read_block+0x54>)
 8000422:	603b      	str	r3, [r7, #0]

	for (i=0; i < size/4; ++i)
 8000424:	2300      	movs	r3, #0
 8000426:	60fb      	str	r3, [r7, #12]
 8000428:	e00c      	b.n	8000444 <flash_read_block+0x38>
	{
		*(dest_adr + i) = *(__IO uint32_t*)(source_adr + i);
 800042a:	68fb      	ldr	r3, [r7, #12]
 800042c:	009b      	lsls	r3, r3, #2
 800042e:	687a      	ldr	r2, [r7, #4]
 8000430:	441a      	add	r2, r3
 8000432:	68fb      	ldr	r3, [r7, #12]
 8000434:	009b      	lsls	r3, r3, #2
 8000436:	6839      	ldr	r1, [r7, #0]
 8000438:	440b      	add	r3, r1
 800043a:	6812      	ldr	r2, [r2, #0]
 800043c:	601a      	str	r2, [r3, #0]
	for (i=0; i < size/4; ++i)
 800043e:	68fb      	ldr	r3, [r7, #12]
 8000440:	3301      	adds	r3, #1
 8000442:	60fb      	str	r3, [r7, #12]
 8000444:	68bb      	ldr	r3, [r7, #8]
 8000446:	089b      	lsrs	r3, r3, #2
 8000448:	68fa      	ldr	r2, [r7, #12]
 800044a:	429a      	cmp	r2, r3
 800044c:	d3ed      	bcc.n	800042a <flash_read_block+0x1e>
	}

	return 1;
 800044e:	2301      	movs	r3, #1

}
 8000450:	4618      	mov	r0, r3
 8000452:	3714      	adds	r7, #20
 8000454:	46bd      	mov	sp, r7
 8000456:	bc80      	pop	{r7}
 8000458:	4770      	bx	lr
 800045a:	bf00      	nop
 800045c:	0801e400 	.word	0x0801e400
 8000460:	20000cc4 	.word	0x20000cc4

08000464 <flash_read>:

uint32_t flash_read(uint32_t address, uint32_t MinValue, uint32_t MaxValue)
{
 8000464:	b580      	push	{r7, lr}
 8000466:	b086      	sub	sp, #24
 8000468:	af00      	add	r7, sp, #0
 800046a:	60f8      	str	r0, [r7, #12]
 800046c:	60b9      	str	r1, [r7, #8]
 800046e:	607a      	str	r2, [r7, #4]
	uint32_t EEpromValue;
	EEpromValue = (*(__IO uint32_t*) address);
 8000470:	68fb      	ldr	r3, [r7, #12]
 8000472:	681b      	ldr	r3, [r3, #0]
 8000474:	617b      	str	r3, [r7, #20]
	if ((EEpromValue>=MinValue) && (EEpromValue<=MaxValue))
 8000476:	697a      	ldr	r2, [r7, #20]
 8000478:	68bb      	ldr	r3, [r7, #8]
 800047a:	429a      	cmp	r2, r3
 800047c:	d305      	bcc.n	800048a <flash_read+0x26>
 800047e:	697a      	ldr	r2, [r7, #20]
 8000480:	687b      	ldr	r3, [r7, #4]
 8000482:	429a      	cmp	r2, r3
 8000484:	d801      	bhi.n	800048a <flash_read+0x26>
	{
		return EEpromValue;
 8000486:	697b      	ldr	r3, [r7, #20]
 8000488:	e01d      	b.n	80004c6 <flash_read+0x62>
	}
	else // fail to read
	{
		EEpromReadStatus = 0;
 800048a:	4b11      	ldr	r3, [pc, #68]	; (80004d0 <flash_read+0x6c>)
 800048c:	2200      	movs	r2, #0
 800048e:	701a      	strb	r2, [r3, #0]
		logDebugD("Fail to read address: ",address,0);
 8000490:	4810      	ldr	r0, [pc, #64]	; (80004d4 <flash_read+0x70>)
 8000492:	f003 f9b9 	bl	8003808 <printToBufferWithoutEndUART2>
 8000496:	68fb      	ldr	r3, [r7, #12]
 8000498:	2200      	movs	r2, #0
 800049a:	4619      	mov	r1, r3
 800049c:	480e      	ldr	r0, [pc, #56]	; (80004d8 <flash_read+0x74>)
 800049e:	f003 fa0b 	bl	80038b8 <printToBufferUART2D>
		logDebugD("EEpromValue is : ",EEpromValue,0);
 80004a2:	480c      	ldr	r0, [pc, #48]	; (80004d4 <flash_read+0x70>)
 80004a4:	f003 f9b0 	bl	8003808 <printToBufferWithoutEndUART2>
 80004a8:	697b      	ldr	r3, [r7, #20]
 80004aa:	2200      	movs	r2, #0
 80004ac:	4619      	mov	r1, r3
 80004ae:	480b      	ldr	r0, [pc, #44]	; (80004dc <flash_read+0x78>)
 80004b0:	f003 fa02 	bl	80038b8 <printToBufferUART2D>
		logDebugD("FLASH_BASE+1024*123 : ",FLASH_BASE+1024*123,0);
 80004b4:	4807      	ldr	r0, [pc, #28]	; (80004d4 <flash_read+0x70>)
 80004b6:	f003 f9a7 	bl	8003808 <printToBufferWithoutEndUART2>
 80004ba:	2200      	movs	r2, #0
 80004bc:	4908      	ldr	r1, [pc, #32]	; (80004e0 <flash_read+0x7c>)
 80004be:	4809      	ldr	r0, [pc, #36]	; (80004e4 <flash_read+0x80>)
 80004c0:	f003 f9fa 	bl	80038b8 <printToBufferUART2D>
		return MinValue;
 80004c4:	68bb      	ldr	r3, [r7, #8]
	}
}
 80004c6:	4618      	mov	r0, r3
 80004c8:	3718      	adds	r7, #24
 80004ca:	46bd      	mov	sp, r7
 80004cc:	bd80      	pop	{r7, pc}
 80004ce:	bf00      	nop
 80004d0:	20000000 	.word	0x20000000
 80004d4:	080045b8 	.word	0x080045b8
 80004d8:	080045d0 	.word	0x080045d0
 80004dc:	080045e8 	.word	0x080045e8
 80004e0:	0801ec00 	.word	0x0801ec00
 80004e4:	080045fc 	.word	0x080045fc

080004e8 <FactoryWriteToFlash_CRC>:
	flash_lock();
	__enable_irq();
	return 1;
}
uint8_t FactoryWriteToFlash_CRC()
{
 80004e8:	b580      	push	{r7, lr}
 80004ea:	b082      	sub	sp, #8
 80004ec:	af00      	add	r7, sp, #0
	logDebug("FactoryWriteToFlash_CRC");
 80004ee:	485f      	ldr	r0, [pc, #380]	; (800066c <FactoryWriteToFlash_CRC+0x184>)
 80004f0:	f003 f98a 	bl	8003808 <printToBufferWithoutEndUART2>
 80004f4:	485e      	ldr	r0, [pc, #376]	; (8000670 <FactoryWriteToFlash_CRC+0x188>)
 80004f6:	f003 f8fb 	bl	80036f0 <printToBufferUART2>
  __ASM volatile ("cpsid i" : : : "memory");
 80004fa:	b672      	cpsid	i
}
 80004fc:	bf00      	nop
	__disable_irq();
	flash_unlock();
 80004fe:	f7ff fecb 	bl	8000298 <flash_unlock>
	char CRC_Calibration=0;
 8000502:	2300      	movs	r3, #0
 8000504:	71fb      	strb	r3, [r7, #7]
	char CRC_CalibrationVerify=0;
 8000506:	2300      	movs	r3, #0
 8000508:	71bb      	strb	r3, [r7, #6]

	CRC_Calibration = CalcCRC8(((unsigned char *) &CalibrationDataFactory)+4,((unsigned char)sizeof(CalibrationDataFactory))-4,0);
 800050a:	4b5a      	ldr	r3, [pc, #360]	; (8000674 <FactoryWriteToFlash_CRC+0x18c>)
 800050c:	2200      	movs	r2, #0
 800050e:	214c      	movs	r1, #76	; 0x4c
 8000510:	4618      	mov	r0, r3
 8000512:	f000 fc6b 	bl	8000dec <CalcCRC8>
 8000516:	4603      	mov	r3, r0
 8000518:	71fb      	strb	r3, [r7, #7]
	CalibrationDataFactory.CRC_data = CRC_Calibration;
 800051a:	79fb      	ldrb	r3, [r7, #7]
 800051c:	4a56      	ldr	r2, [pc, #344]	; (8000678 <FactoryWriteToFlash_CRC+0x190>)
 800051e:	6013      	str	r3, [r2, #0]


	CalibrationFactoryWriteToFlash();
 8000520:	f000 f8ca 	bl	80006b8 <CalibrationFactoryWriteToFlash>
	CalibrationReadFromFlashForVerify();
 8000524:	f000 f9ac 	bl	8000880 <CalibrationReadFromFlashForVerify>
	CRC_CalibrationVerify = CalcCRC8(((unsigned char *) &CalibrationDataForVerify)+4,((unsigned char)sizeof(CalibrationDataForVerify))-4,0);
 8000528:	4b54      	ldr	r3, [pc, #336]	; (800067c <FactoryWriteToFlash_CRC+0x194>)
 800052a:	2200      	movs	r2, #0
 800052c:	214c      	movs	r1, #76	; 0x4c
 800052e:	4618      	mov	r0, r3
 8000530:	f000 fc5c 	bl	8000dec <CalcCRC8>
 8000534:	4603      	mov	r3, r0
 8000536:	71bb      	strb	r3, [r7, #6]

	if (CRC_Calibration == CRC_CalibrationVerify )
 8000538:	79fa      	ldrb	r2, [r7, #7]
 800053a:	79bb      	ldrb	r3, [r7, #6]
 800053c:	429a      	cmp	r2, r3
 800053e:	d106      	bne.n	800054e <FactoryWriteToFlash_CRC+0x66>
	{
		logDebug("FCalibration write to Flash success ");
 8000540:	484a      	ldr	r0, [pc, #296]	; (800066c <FactoryWriteToFlash_CRC+0x184>)
 8000542:	f003 f961 	bl	8003808 <printToBufferWithoutEndUART2>
 8000546:	484e      	ldr	r0, [pc, #312]	; (8000680 <FactoryWriteToFlash_CRC+0x198>)
 8000548:	f003 f8d2 	bl	80036f0 <printToBufferUART2>
 800054c:	e007      	b.n	800055e <FactoryWriteToFlash_CRC+0x76>
	}else
	{
		logDebug("FCalibration write to Flash Fail, try again... ");
 800054e:	4847      	ldr	r0, [pc, #284]	; (800066c <FactoryWriteToFlash_CRC+0x184>)
 8000550:	f003 f95a 	bl	8003808 <printToBufferWithoutEndUART2>
 8000554:	484b      	ldr	r0, [pc, #300]	; (8000684 <FactoryWriteToFlash_CRC+0x19c>)
 8000556:	f003 f8cb 	bl	80036f0 <printToBufferUART2>
		CalibrationFactoryWriteToFlash();
 800055a:	f000 f8ad 	bl	80006b8 <CalibrationFactoryWriteToFlash>
	}

	char CRC_Settings=0;
 800055e:	2300      	movs	r3, #0
 8000560:	717b      	strb	r3, [r7, #5]
	char CRC_SettingsVerify=0;
 8000562:	2300      	movs	r3, #0
 8000564:	713b      	strb	r3, [r7, #4]

	CRC_Settings = CalcCRC8(((unsigned char *) &SettingsDataFactory)+4,((unsigned char)sizeof(SettingsDataFactory))-4,0);
 8000566:	4b48      	ldr	r3, [pc, #288]	; (8000688 <FactoryWriteToFlash_CRC+0x1a0>)
 8000568:	2200      	movs	r2, #0
 800056a:	2144      	movs	r1, #68	; 0x44
 800056c:	4618      	mov	r0, r3
 800056e:	f000 fc3d 	bl	8000dec <CalcCRC8>
 8000572:	4603      	mov	r3, r0
 8000574:	717b      	strb	r3, [r7, #5]
	logDebugD("FCRC is : ",CRC_Settings,0);
 8000576:	483d      	ldr	r0, [pc, #244]	; (800066c <FactoryWriteToFlash_CRC+0x184>)
 8000578:	f003 f946 	bl	8003808 <printToBufferWithoutEndUART2>
 800057c:	797b      	ldrb	r3, [r7, #5]
 800057e:	2200      	movs	r2, #0
 8000580:	4619      	mov	r1, r3
 8000582:	4842      	ldr	r0, [pc, #264]	; (800068c <FactoryWriteToFlash_CRC+0x1a4>)
 8000584:	f003 f998 	bl	80038b8 <printToBufferUART2D>
	logDebugD("FSize is : ",((unsigned char)sizeof(SettingsDataFactory))-4,0);
 8000588:	4838      	ldr	r0, [pc, #224]	; (800066c <FactoryWriteToFlash_CRC+0x184>)
 800058a:	f003 f93d 	bl	8003808 <printToBufferWithoutEndUART2>
 800058e:	2200      	movs	r2, #0
 8000590:	2144      	movs	r1, #68	; 0x44
 8000592:	483f      	ldr	r0, [pc, #252]	; (8000690 <FactoryWriteToFlash_CRC+0x1a8>)
 8000594:	f003 f990 	bl	80038b8 <printToBufferUART2D>
	SettingsDataFactory.CRC_data = CRC_Settings;
 8000598:	797b      	ldrb	r3, [r7, #5]
 800059a:	4a3e      	ldr	r2, [pc, #248]	; (8000694 <FactoryWriteToFlash_CRC+0x1ac>)
 800059c:	6013      	str	r3, [r2, #0]


	SettingsFactoryWriteToFlash();
 800059e:	f000 f9ed 	bl	800097c <SettingsFactoryWriteToFlash>
	SettingsReadFromFlashForVerify();
 80005a2:	f000 fab9 	bl	8000b18 <SettingsReadFromFlashForVerify>
	CRC_SettingsVerify = CalcCRC8(((unsigned char *) &SettingsDataForVerify)+4,((unsigned char)sizeof(SettingsDataForVerify))-4,0);
 80005a6:	4b3c      	ldr	r3, [pc, #240]	; (8000698 <FactoryWriteToFlash_CRC+0x1b0>)
 80005a8:	2200      	movs	r2, #0
 80005aa:	2144      	movs	r1, #68	; 0x44
 80005ac:	4618      	mov	r0, r3
 80005ae:	f000 fc1d 	bl	8000dec <CalcCRC8>
 80005b2:	4603      	mov	r3, r0
 80005b4:	713b      	strb	r3, [r7, #4]
	logDebugD("FCRC is : ",CRC_SettingsVerify,0);
 80005b6:	482d      	ldr	r0, [pc, #180]	; (800066c <FactoryWriteToFlash_CRC+0x184>)
 80005b8:	f003 f926 	bl	8003808 <printToBufferWithoutEndUART2>
 80005bc:	793b      	ldrb	r3, [r7, #4]
 80005be:	2200      	movs	r2, #0
 80005c0:	4619      	mov	r1, r3
 80005c2:	4832      	ldr	r0, [pc, #200]	; (800068c <FactoryWriteToFlash_CRC+0x1a4>)
 80005c4:	f003 f978 	bl	80038b8 <printToBufferUART2D>
	logDebugD("FSize is : ",((unsigned char)sizeof(SettingsDataForVerify))-4,0);
 80005c8:	4828      	ldr	r0, [pc, #160]	; (800066c <FactoryWriteToFlash_CRC+0x184>)
 80005ca:	f003 f91d 	bl	8003808 <printToBufferWithoutEndUART2>
 80005ce:	2200      	movs	r2, #0
 80005d0:	2144      	movs	r1, #68	; 0x44
 80005d2:	482f      	ldr	r0, [pc, #188]	; (8000690 <FactoryWriteToFlash_CRC+0x1a8>)
 80005d4:	f003 f970 	bl	80038b8 <printToBufferUART2D>

	if (CRC_Settings == CRC_SettingsVerify )
 80005d8:	797a      	ldrb	r2, [r7, #5]
 80005da:	793b      	ldrb	r3, [r7, #4]
 80005dc:	429a      	cmp	r2, r3
 80005de:	d106      	bne.n	80005ee <FactoryWriteToFlash_CRC+0x106>
	{
		logDebug("FSettings write to Flash success ");
 80005e0:	4822      	ldr	r0, [pc, #136]	; (800066c <FactoryWriteToFlash_CRC+0x184>)
 80005e2:	f003 f911 	bl	8003808 <printToBufferWithoutEndUART2>
 80005e6:	482d      	ldr	r0, [pc, #180]	; (800069c <FactoryWriteToFlash_CRC+0x1b4>)
 80005e8:	f003 f882 	bl	80036f0 <printToBufferUART2>
 80005ec:	e007      	b.n	80005fe <FactoryWriteToFlash_CRC+0x116>
	}else
	{
		logDebug("FSettings write to Flash Fail, try again... ");
 80005ee:	481f      	ldr	r0, [pc, #124]	; (800066c <FactoryWriteToFlash_CRC+0x184>)
 80005f0:	f003 f90a 	bl	8003808 <printToBufferWithoutEndUART2>
 80005f4:	482a      	ldr	r0, [pc, #168]	; (80006a0 <FactoryWriteToFlash_CRC+0x1b8>)
 80005f6:	f003 f87b 	bl	80036f0 <printToBufferUART2>
		SettingsFactoryWriteToFlash();
 80005fa:	f000 f9bf 	bl	800097c <SettingsFactoryWriteToFlash>
	}

	char CRC_DataWhenPowerOff=0;
 80005fe:	2300      	movs	r3, #0
 8000600:	70fb      	strb	r3, [r7, #3]
	char CRC_DataWhenPowerOffVerify=0;
 8000602:	2300      	movs	r3, #0
 8000604:	70bb      	strb	r3, [r7, #2]

	CRC_DataWhenPowerOff = CalcCRC8(((unsigned char *) &SaveDataWhenPowerOffFactory)+4,((unsigned char)sizeof(SaveDataWhenPowerOffFactory))-4,0);
 8000606:	4b27      	ldr	r3, [pc, #156]	; (80006a4 <FactoryWriteToFlash_CRC+0x1bc>)
 8000608:	2200      	movs	r2, #0
 800060a:	211c      	movs	r1, #28
 800060c:	4618      	mov	r0, r3
 800060e:	f000 fbed 	bl	8000dec <CalcCRC8>
 8000612:	4603      	mov	r3, r0
 8000614:	70fb      	strb	r3, [r7, #3]
	SaveDataWhenPowerOffFactory.CRC_data = CRC_DataWhenPowerOff;
 8000616:	78fb      	ldrb	r3, [r7, #3]
 8000618:	4a23      	ldr	r2, [pc, #140]	; (80006a8 <FactoryWriteToFlash_CRC+0x1c0>)
 800061a:	6013      	str	r3, [r2, #0]


	DataWhenPowerOff_Factory_WriteToFlash();
 800061c:	f000 faec 	bl	8000bf8 <DataWhenPowerOff_Factory_WriteToFlash>
	DataWhenPowerOffReadFromFlashForVerify();
 8000620:	f000 fb5c 	bl	8000cdc <DataWhenPowerOffReadFromFlashForVerify>
	CRC_DataWhenPowerOffVerify = CalcCRC8(((unsigned char *) &SaveDataWhenPowerOffForVerify)+4,((unsigned char)sizeof(SaveDataWhenPowerOffForVerify))-4,0);
 8000624:	4b21      	ldr	r3, [pc, #132]	; (80006ac <FactoryWriteToFlash_CRC+0x1c4>)
 8000626:	2200      	movs	r2, #0
 8000628:	211c      	movs	r1, #28
 800062a:	4618      	mov	r0, r3
 800062c:	f000 fbde 	bl	8000dec <CalcCRC8>
 8000630:	4603      	mov	r3, r0
 8000632:	70bb      	strb	r3, [r7, #2]

	if (CRC_DataWhenPowerOff == CRC_DataWhenPowerOffVerify )
 8000634:	78fa      	ldrb	r2, [r7, #3]
 8000636:	78bb      	ldrb	r3, [r7, #2]
 8000638:	429a      	cmp	r2, r3
 800063a:	d106      	bne.n	800064a <FactoryWriteToFlash_CRC+0x162>
	{
		logDebug("FDataWhenPowerOff write to Flash success ");
 800063c:	480b      	ldr	r0, [pc, #44]	; (800066c <FactoryWriteToFlash_CRC+0x184>)
 800063e:	f003 f8e3 	bl	8003808 <printToBufferWithoutEndUART2>
 8000642:	481b      	ldr	r0, [pc, #108]	; (80006b0 <FactoryWriteToFlash_CRC+0x1c8>)
 8000644:	f003 f854 	bl	80036f0 <printToBufferUART2>
 8000648:	e007      	b.n	800065a <FactoryWriteToFlash_CRC+0x172>
	}else
	{
		logDebug("FDataWhenPowerOff write to Flash Fail, try again... ");
 800064a:	4808      	ldr	r0, [pc, #32]	; (800066c <FactoryWriteToFlash_CRC+0x184>)
 800064c:	f003 f8dc 	bl	8003808 <printToBufferWithoutEndUART2>
 8000650:	4818      	ldr	r0, [pc, #96]	; (80006b4 <FactoryWriteToFlash_CRC+0x1cc>)
 8000652:	f003 f84d 	bl	80036f0 <printToBufferUART2>
		DataWhenPowerOff_Factory_WriteToFlash();
 8000656:	f000 facf 	bl	8000bf8 <DataWhenPowerOff_Factory_WriteToFlash>
	}

	flash_lock();
 800065a:	f7ff fe2f 	bl	80002bc <flash_lock>
  __ASM volatile ("cpsie i" : : : "memory");
 800065e:	b662      	cpsie	i
}
 8000660:	bf00      	nop
	__enable_irq();
	return 1;
 8000662:	2301      	movs	r3, #1
}
 8000664:	4618      	mov	r0, r3
 8000666:	3708      	adds	r7, #8
 8000668:	46bd      	mov	sp, r7
 800066a:	bd80      	pop	{r7, pc}
 800066c:	080045b8 	.word	0x080045b8
 8000670:	0800473c 	.word	0x0800473c
 8000674:	200000a8 	.word	0x200000a8
 8000678:	200000a4 	.word	0x200000a4
 800067c:	20000058 	.word	0x20000058
 8000680:	08004754 	.word	0x08004754
 8000684:	0800477c 	.word	0x0800477c
 8000688:	20000188 	.word	0x20000188
 800068c:	080047ac 	.word	0x080047ac
 8000690:	080047b8 	.word	0x080047b8
 8000694:	20000184 	.word	0x20000184
 8000698:	20000140 	.word	0x20000140
 800069c:	080047c4 	.word	0x080047c4
 80006a0:	080047e8 	.word	0x080047e8
 80006a4:	20000210 	.word	0x20000210
 80006a8:	2000020c 	.word	0x2000020c
 80006ac:	200001f0 	.word	0x200001f0
 80006b0:	08004818 	.word	0x08004818
 80006b4:	08004844 	.word	0x08004844

080006b8 <CalibrationFactoryWriteToFlash>:
	flash_write( CalibrationData.CalibrationValueForVoltage7_AddresInEEprom, CalibrationData.CalibrationValueForVoltage7);
	logDebug("CalibrationWriteToFlash ");

}
void CalibrationFactoryWriteToFlash(void)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	af00      	add	r7, sp, #0
	flash_erase_page( CalibrationDataFactory.CRC_AddresInEEprom);
 80006bc:	4b2e      	ldr	r3, [pc, #184]	; (8000778 <CalibrationFactoryWriteToFlash+0xc0>)
 80006be:	685b      	ldr	r3, [r3, #4]
 80006c0:	4618      	mov	r0, r3
 80006c2:	f7ff fdaf 	bl	8000224 <flash_erase_page>
	flash_write( CalibrationDataFactory.CRC_AddresInEEprom, CalibrationDataFactory.CRC_data);
 80006c6:	4b2c      	ldr	r3, [pc, #176]	; (8000778 <CalibrationFactoryWriteToFlash+0xc0>)
 80006c8:	685b      	ldr	r3, [r3, #4]
 80006ca:	4a2b      	ldr	r2, [pc, #172]	; (8000778 <CalibrationFactoryWriteToFlash+0xc0>)
 80006cc:	6812      	ldr	r2, [r2, #0]
 80006ce:	4611      	mov	r1, r2
 80006d0:	4618      	mov	r0, r3
 80006d2:	f7ff fe01 	bl	80002d8 <flash_write>
	flash_write( CalibrationDataFactory.CalibrationValueForCurrent1_AddresInEEprom, CalibrationDataFactory.CalibrationValueForCurrent1);
 80006d6:	4b28      	ldr	r3, [pc, #160]	; (8000778 <CalibrationFactoryWriteToFlash+0xc0>)
 80006d8:	68db      	ldr	r3, [r3, #12]
 80006da:	4a27      	ldr	r2, [pc, #156]	; (8000778 <CalibrationFactoryWriteToFlash+0xc0>)
 80006dc:	6892      	ldr	r2, [r2, #8]
 80006de:	4611      	mov	r1, r2
 80006e0:	4618      	mov	r0, r3
 80006e2:	f7ff fdf9 	bl	80002d8 <flash_write>
	flash_write( CalibrationDataFactory.CalibrationValueForCurrent2_AddresInEEprom, CalibrationDataFactory.CalibrationValueForCurrent2);
 80006e6:	4b24      	ldr	r3, [pc, #144]	; (8000778 <CalibrationFactoryWriteToFlash+0xc0>)
 80006e8:	695b      	ldr	r3, [r3, #20]
 80006ea:	4a23      	ldr	r2, [pc, #140]	; (8000778 <CalibrationFactoryWriteToFlash+0xc0>)
 80006ec:	6912      	ldr	r2, [r2, #16]
 80006ee:	4611      	mov	r1, r2
 80006f0:	4618      	mov	r0, r3
 80006f2:	f7ff fdf1 	bl	80002d8 <flash_write>
	flash_write( CalibrationDataFactory.CalibrationValueForVoltage1_AddresInEEprom, CalibrationDataFactory.CalibrationValueForVoltage1);
 80006f6:	4b20      	ldr	r3, [pc, #128]	; (8000778 <CalibrationFactoryWriteToFlash+0xc0>)
 80006f8:	69db      	ldr	r3, [r3, #28]
 80006fa:	4a1f      	ldr	r2, [pc, #124]	; (8000778 <CalibrationFactoryWriteToFlash+0xc0>)
 80006fc:	6992      	ldr	r2, [r2, #24]
 80006fe:	4611      	mov	r1, r2
 8000700:	4618      	mov	r0, r3
 8000702:	f7ff fde9 	bl	80002d8 <flash_write>
	flash_write( CalibrationDataFactory.CalibrationValueForVoltage2_AddresInEEprom, CalibrationDataFactory.CalibrationValueForVoltage2);
 8000706:	4b1c      	ldr	r3, [pc, #112]	; (8000778 <CalibrationFactoryWriteToFlash+0xc0>)
 8000708:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800070a:	4a1b      	ldr	r2, [pc, #108]	; (8000778 <CalibrationFactoryWriteToFlash+0xc0>)
 800070c:	6a12      	ldr	r2, [r2, #32]
 800070e:	4611      	mov	r1, r2
 8000710:	4618      	mov	r0, r3
 8000712:	f7ff fde1 	bl	80002d8 <flash_write>
	flash_write( CalibrationDataFactory.CalibrationValueForVoltage3_AddresInEEprom, CalibrationDataFactory.CalibrationValueForVoltage3);
 8000716:	4b18      	ldr	r3, [pc, #96]	; (8000778 <CalibrationFactoryWriteToFlash+0xc0>)
 8000718:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800071a:	4a17      	ldr	r2, [pc, #92]	; (8000778 <CalibrationFactoryWriteToFlash+0xc0>)
 800071c:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800071e:	4611      	mov	r1, r2
 8000720:	4618      	mov	r0, r3
 8000722:	f7ff fdd9 	bl	80002d8 <flash_write>
	flash_write( CalibrationDataFactory.CalibrationValueForVoltage4_AddresInEEprom, CalibrationDataFactory.CalibrationValueForVoltage4);
 8000726:	4b14      	ldr	r3, [pc, #80]	; (8000778 <CalibrationFactoryWriteToFlash+0xc0>)
 8000728:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800072a:	4a13      	ldr	r2, [pc, #76]	; (8000778 <CalibrationFactoryWriteToFlash+0xc0>)
 800072c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800072e:	4611      	mov	r1, r2
 8000730:	4618      	mov	r0, r3
 8000732:	f7ff fdd1 	bl	80002d8 <flash_write>
	flash_write( CalibrationDataFactory.CalibrationValueForVoltage5_AddresInEEprom, CalibrationDataFactory.CalibrationValueForVoltage5);
 8000736:	4b10      	ldr	r3, [pc, #64]	; (8000778 <CalibrationFactoryWriteToFlash+0xc0>)
 8000738:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800073a:	4a0f      	ldr	r2, [pc, #60]	; (8000778 <CalibrationFactoryWriteToFlash+0xc0>)
 800073c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800073e:	4611      	mov	r1, r2
 8000740:	4618      	mov	r0, r3
 8000742:	f7ff fdc9 	bl	80002d8 <flash_write>
	flash_write( CalibrationDataFactory.CalibrationValueForVoltage6_AddresInEEprom, CalibrationDataFactory.CalibrationValueForVoltage6);
 8000746:	4b0c      	ldr	r3, [pc, #48]	; (8000778 <CalibrationFactoryWriteToFlash+0xc0>)
 8000748:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800074a:	4a0b      	ldr	r2, [pc, #44]	; (8000778 <CalibrationFactoryWriteToFlash+0xc0>)
 800074c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800074e:	4611      	mov	r1, r2
 8000750:	4618      	mov	r0, r3
 8000752:	f7ff fdc1 	bl	80002d8 <flash_write>
	flash_write( CalibrationDataFactory.CalibrationValueForVoltage7_AddresInEEprom, CalibrationDataFactory.CalibrationValueForVoltage7);
 8000756:	4b08      	ldr	r3, [pc, #32]	; (8000778 <CalibrationFactoryWriteToFlash+0xc0>)
 8000758:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800075a:	4a07      	ldr	r2, [pc, #28]	; (8000778 <CalibrationFactoryWriteToFlash+0xc0>)
 800075c:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800075e:	4611      	mov	r1, r2
 8000760:	4618      	mov	r0, r3
 8000762:	f7ff fdb9 	bl	80002d8 <flash_write>
	logDebug("CalibrationFactoryWriteToFlash ");
 8000766:	4805      	ldr	r0, [pc, #20]	; (800077c <CalibrationFactoryWriteToFlash+0xc4>)
 8000768:	f003 f84e 	bl	8003808 <printToBufferWithoutEndUART2>
 800076c:	4804      	ldr	r0, [pc, #16]	; (8000780 <CalibrationFactoryWriteToFlash+0xc8>)
 800076e:	f002 ffbf 	bl	80036f0 <printToBufferUART2>
}
 8000772:	bf00      	nop
 8000774:	bd80      	pop	{r7, pc}
 8000776:	bf00      	nop
 8000778:	200000a4 	.word	0x200000a4
 800077c:	080045b8 	.word	0x080045b8
 8000780:	08004898 	.word	0x08004898

08000784 <CalibrationReadFromFlash>:
void CalibrationReadFromFlash(void)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	af00      	add	r7, sp, #0
	CalibrationData.CRC_data = flash_read(CalibrationData.CRC_AddresInEEprom,0,256);
 8000788:	4b3a      	ldr	r3, [pc, #232]	; (8000874 <CalibrationReadFromFlash+0xf0>)
 800078a:	685b      	ldr	r3, [r3, #4]
 800078c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000790:	2100      	movs	r1, #0
 8000792:	4618      	mov	r0, r3
 8000794:	f7ff fe66 	bl	8000464 <flash_read>
 8000798:	4603      	mov	r3, r0
 800079a:	4a36      	ldr	r2, [pc, #216]	; (8000874 <CalibrationReadFromFlash+0xf0>)
 800079c:	6013      	str	r3, [r2, #0]
	CalibrationData.CalibrationValueForCurrent1 = flash_read(CalibrationData.CalibrationValueForCurrent1_AddresInEEprom,1,1000);
 800079e:	4b35      	ldr	r3, [pc, #212]	; (8000874 <CalibrationReadFromFlash+0xf0>)
 80007a0:	68db      	ldr	r3, [r3, #12]
 80007a2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80007a6:	2101      	movs	r1, #1
 80007a8:	4618      	mov	r0, r3
 80007aa:	f7ff fe5b 	bl	8000464 <flash_read>
 80007ae:	4603      	mov	r3, r0
 80007b0:	4a30      	ldr	r2, [pc, #192]	; (8000874 <CalibrationReadFromFlash+0xf0>)
 80007b2:	6093      	str	r3, [r2, #8]
	CalibrationData.CalibrationValueForCurrent2 = flash_read(CalibrationData.CalibrationValueForCurrent2_AddresInEEprom,1,1000);
 80007b4:	4b2f      	ldr	r3, [pc, #188]	; (8000874 <CalibrationReadFromFlash+0xf0>)
 80007b6:	695b      	ldr	r3, [r3, #20]
 80007b8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80007bc:	2101      	movs	r1, #1
 80007be:	4618      	mov	r0, r3
 80007c0:	f7ff fe50 	bl	8000464 <flash_read>
 80007c4:	4603      	mov	r3, r0
 80007c6:	4a2b      	ldr	r2, [pc, #172]	; (8000874 <CalibrationReadFromFlash+0xf0>)
 80007c8:	6113      	str	r3, [r2, #16]
	CalibrationData.CalibrationValueForVoltage1 = flash_read(CalibrationData.CalibrationValueForVoltage1_AddresInEEprom,1,1000);
 80007ca:	4b2a      	ldr	r3, [pc, #168]	; (8000874 <CalibrationReadFromFlash+0xf0>)
 80007cc:	69db      	ldr	r3, [r3, #28]
 80007ce:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80007d2:	2101      	movs	r1, #1
 80007d4:	4618      	mov	r0, r3
 80007d6:	f7ff fe45 	bl	8000464 <flash_read>
 80007da:	4603      	mov	r3, r0
 80007dc:	4a25      	ldr	r2, [pc, #148]	; (8000874 <CalibrationReadFromFlash+0xf0>)
 80007de:	6193      	str	r3, [r2, #24]
	CalibrationData.CalibrationValueForVoltage2 = flash_read(CalibrationData.CalibrationValueForVoltage2_AddresInEEprom,1,1000);
 80007e0:	4b24      	ldr	r3, [pc, #144]	; (8000874 <CalibrationReadFromFlash+0xf0>)
 80007e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80007e4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80007e8:	2101      	movs	r1, #1
 80007ea:	4618      	mov	r0, r3
 80007ec:	f7ff fe3a 	bl	8000464 <flash_read>
 80007f0:	4603      	mov	r3, r0
 80007f2:	4a20      	ldr	r2, [pc, #128]	; (8000874 <CalibrationReadFromFlash+0xf0>)
 80007f4:	6213      	str	r3, [r2, #32]
	CalibrationData.CalibrationValueForVoltage3 = flash_read(CalibrationData.CalibrationValueForVoltage3_AddresInEEprom,1,1000);
 80007f6:	4b1f      	ldr	r3, [pc, #124]	; (8000874 <CalibrationReadFromFlash+0xf0>)
 80007f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80007fa:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80007fe:	2101      	movs	r1, #1
 8000800:	4618      	mov	r0, r3
 8000802:	f7ff fe2f 	bl	8000464 <flash_read>
 8000806:	4603      	mov	r3, r0
 8000808:	4a1a      	ldr	r2, [pc, #104]	; (8000874 <CalibrationReadFromFlash+0xf0>)
 800080a:	6293      	str	r3, [r2, #40]	; 0x28
	CalibrationData.CalibrationValueForVoltage4 = flash_read(CalibrationData.CalibrationValueForVoltage4_AddresInEEprom,1,1000);
 800080c:	4b19      	ldr	r3, [pc, #100]	; (8000874 <CalibrationReadFromFlash+0xf0>)
 800080e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000810:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000814:	2101      	movs	r1, #1
 8000816:	4618      	mov	r0, r3
 8000818:	f7ff fe24 	bl	8000464 <flash_read>
 800081c:	4603      	mov	r3, r0
 800081e:	4a15      	ldr	r2, [pc, #84]	; (8000874 <CalibrationReadFromFlash+0xf0>)
 8000820:	6313      	str	r3, [r2, #48]	; 0x30
	CalibrationData.CalibrationValueForVoltage5 = flash_read(CalibrationData.CalibrationValueForVoltage5_AddresInEEprom,1,1000);
 8000822:	4b14      	ldr	r3, [pc, #80]	; (8000874 <CalibrationReadFromFlash+0xf0>)
 8000824:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000826:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800082a:	2101      	movs	r1, #1
 800082c:	4618      	mov	r0, r3
 800082e:	f7ff fe19 	bl	8000464 <flash_read>
 8000832:	4603      	mov	r3, r0
 8000834:	4a0f      	ldr	r2, [pc, #60]	; (8000874 <CalibrationReadFromFlash+0xf0>)
 8000836:	6393      	str	r3, [r2, #56]	; 0x38
	CalibrationData.CalibrationValueForVoltage6 = flash_read(CalibrationData.CalibrationValueForVoltage6_AddresInEEprom,1,1000);
 8000838:	4b0e      	ldr	r3, [pc, #56]	; (8000874 <CalibrationReadFromFlash+0xf0>)
 800083a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800083c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000840:	2101      	movs	r1, #1
 8000842:	4618      	mov	r0, r3
 8000844:	f7ff fe0e 	bl	8000464 <flash_read>
 8000848:	4603      	mov	r3, r0
 800084a:	4a0a      	ldr	r2, [pc, #40]	; (8000874 <CalibrationReadFromFlash+0xf0>)
 800084c:	6413      	str	r3, [r2, #64]	; 0x40
	CalibrationData.CalibrationValueForVoltage7 = flash_read(CalibrationData.CalibrationValueForVoltage7_AddresInEEprom,1,1000);
 800084e:	4b09      	ldr	r3, [pc, #36]	; (8000874 <CalibrationReadFromFlash+0xf0>)
 8000850:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000852:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000856:	2101      	movs	r1, #1
 8000858:	4618      	mov	r0, r3
 800085a:	f7ff fe03 	bl	8000464 <flash_read>
 800085e:	4603      	mov	r3, r0
 8000860:	4a04      	ldr	r2, [pc, #16]	; (8000874 <CalibrationReadFromFlash+0xf0>)
 8000862:	6493      	str	r3, [r2, #72]	; 0x48
	logDebug("CalibrationReadFromFlash ");
 8000864:	4804      	ldr	r0, [pc, #16]	; (8000878 <CalibrationReadFromFlash+0xf4>)
 8000866:	f002 ffcf 	bl	8003808 <printToBufferWithoutEndUART2>
 800086a:	4804      	ldr	r0, [pc, #16]	; (800087c <CalibrationReadFromFlash+0xf8>)
 800086c:	f002 ff40 	bl	80036f0 <printToBufferUART2>
}
 8000870:	bf00      	nop
 8000872:	bd80      	pop	{r7, pc}
 8000874:	20000004 	.word	0x20000004
 8000878:	080045b8 	.word	0x080045b8
 800087c:	080048b8 	.word	0x080048b8

08000880 <CalibrationReadFromFlashForVerify>:
void CalibrationReadFromFlashForVerify(void)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	af00      	add	r7, sp, #0
	CalibrationDataForVerify.CRC_data = flash_read(CalibrationDataForVerify.CRC_AddresInEEprom,0,256);
 8000884:	4b3a      	ldr	r3, [pc, #232]	; (8000970 <CalibrationReadFromFlashForVerify+0xf0>)
 8000886:	685b      	ldr	r3, [r3, #4]
 8000888:	f44f 7280 	mov.w	r2, #256	; 0x100
 800088c:	2100      	movs	r1, #0
 800088e:	4618      	mov	r0, r3
 8000890:	f7ff fde8 	bl	8000464 <flash_read>
 8000894:	4603      	mov	r3, r0
 8000896:	4a36      	ldr	r2, [pc, #216]	; (8000970 <CalibrationReadFromFlashForVerify+0xf0>)
 8000898:	6013      	str	r3, [r2, #0]
	CalibrationDataForVerify.CalibrationValueForCurrent1 = flash_read(CalibrationDataForVerify.CalibrationValueForCurrent1_AddresInEEprom,1,1000);
 800089a:	4b35      	ldr	r3, [pc, #212]	; (8000970 <CalibrationReadFromFlashForVerify+0xf0>)
 800089c:	68db      	ldr	r3, [r3, #12]
 800089e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80008a2:	2101      	movs	r1, #1
 80008a4:	4618      	mov	r0, r3
 80008a6:	f7ff fddd 	bl	8000464 <flash_read>
 80008aa:	4603      	mov	r3, r0
 80008ac:	4a30      	ldr	r2, [pc, #192]	; (8000970 <CalibrationReadFromFlashForVerify+0xf0>)
 80008ae:	6093      	str	r3, [r2, #8]
	CalibrationDataForVerify.CalibrationValueForCurrent2 = flash_read(CalibrationDataForVerify.CalibrationValueForCurrent2_AddresInEEprom,1,1000);
 80008b0:	4b2f      	ldr	r3, [pc, #188]	; (8000970 <CalibrationReadFromFlashForVerify+0xf0>)
 80008b2:	695b      	ldr	r3, [r3, #20]
 80008b4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80008b8:	2101      	movs	r1, #1
 80008ba:	4618      	mov	r0, r3
 80008bc:	f7ff fdd2 	bl	8000464 <flash_read>
 80008c0:	4603      	mov	r3, r0
 80008c2:	4a2b      	ldr	r2, [pc, #172]	; (8000970 <CalibrationReadFromFlashForVerify+0xf0>)
 80008c4:	6113      	str	r3, [r2, #16]
	CalibrationDataForVerify.CalibrationValueForVoltage1 = flash_read(CalibrationDataForVerify.CalibrationValueForVoltage1_AddresInEEprom,1,1000);
 80008c6:	4b2a      	ldr	r3, [pc, #168]	; (8000970 <CalibrationReadFromFlashForVerify+0xf0>)
 80008c8:	69db      	ldr	r3, [r3, #28]
 80008ca:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80008ce:	2101      	movs	r1, #1
 80008d0:	4618      	mov	r0, r3
 80008d2:	f7ff fdc7 	bl	8000464 <flash_read>
 80008d6:	4603      	mov	r3, r0
 80008d8:	4a25      	ldr	r2, [pc, #148]	; (8000970 <CalibrationReadFromFlashForVerify+0xf0>)
 80008da:	6193      	str	r3, [r2, #24]
	CalibrationDataForVerify.CalibrationValueForVoltage2 = flash_read(CalibrationDataForVerify.CalibrationValueForVoltage2_AddresInEEprom,1,1000);
 80008dc:	4b24      	ldr	r3, [pc, #144]	; (8000970 <CalibrationReadFromFlashForVerify+0xf0>)
 80008de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80008e0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80008e4:	2101      	movs	r1, #1
 80008e6:	4618      	mov	r0, r3
 80008e8:	f7ff fdbc 	bl	8000464 <flash_read>
 80008ec:	4603      	mov	r3, r0
 80008ee:	4a20      	ldr	r2, [pc, #128]	; (8000970 <CalibrationReadFromFlashForVerify+0xf0>)
 80008f0:	6213      	str	r3, [r2, #32]
	CalibrationDataForVerify.CalibrationValueForVoltage3 = flash_read(CalibrationDataForVerify.CalibrationValueForVoltage3_AddresInEEprom,1,1000);
 80008f2:	4b1f      	ldr	r3, [pc, #124]	; (8000970 <CalibrationReadFromFlashForVerify+0xf0>)
 80008f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80008f6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80008fa:	2101      	movs	r1, #1
 80008fc:	4618      	mov	r0, r3
 80008fe:	f7ff fdb1 	bl	8000464 <flash_read>
 8000902:	4603      	mov	r3, r0
 8000904:	4a1a      	ldr	r2, [pc, #104]	; (8000970 <CalibrationReadFromFlashForVerify+0xf0>)
 8000906:	6293      	str	r3, [r2, #40]	; 0x28
	CalibrationDataForVerify.CalibrationValueForVoltage4 = flash_read(CalibrationDataForVerify.CalibrationValueForVoltage4_AddresInEEprom,1,1000);
 8000908:	4b19      	ldr	r3, [pc, #100]	; (8000970 <CalibrationReadFromFlashForVerify+0xf0>)
 800090a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800090c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000910:	2101      	movs	r1, #1
 8000912:	4618      	mov	r0, r3
 8000914:	f7ff fda6 	bl	8000464 <flash_read>
 8000918:	4603      	mov	r3, r0
 800091a:	4a15      	ldr	r2, [pc, #84]	; (8000970 <CalibrationReadFromFlashForVerify+0xf0>)
 800091c:	6313      	str	r3, [r2, #48]	; 0x30
	CalibrationDataForVerify.CalibrationValueForVoltage5 = flash_read(CalibrationDataForVerify.CalibrationValueForVoltage5_AddresInEEprom,1,1000);
 800091e:	4b14      	ldr	r3, [pc, #80]	; (8000970 <CalibrationReadFromFlashForVerify+0xf0>)
 8000920:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000922:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000926:	2101      	movs	r1, #1
 8000928:	4618      	mov	r0, r3
 800092a:	f7ff fd9b 	bl	8000464 <flash_read>
 800092e:	4603      	mov	r3, r0
 8000930:	4a0f      	ldr	r2, [pc, #60]	; (8000970 <CalibrationReadFromFlashForVerify+0xf0>)
 8000932:	6393      	str	r3, [r2, #56]	; 0x38
	CalibrationDataForVerify.CalibrationValueForVoltage6 = flash_read(CalibrationDataForVerify.CalibrationValueForVoltage6_AddresInEEprom,1,1000);
 8000934:	4b0e      	ldr	r3, [pc, #56]	; (8000970 <CalibrationReadFromFlashForVerify+0xf0>)
 8000936:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000938:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800093c:	2101      	movs	r1, #1
 800093e:	4618      	mov	r0, r3
 8000940:	f7ff fd90 	bl	8000464 <flash_read>
 8000944:	4603      	mov	r3, r0
 8000946:	4a0a      	ldr	r2, [pc, #40]	; (8000970 <CalibrationReadFromFlashForVerify+0xf0>)
 8000948:	6413      	str	r3, [r2, #64]	; 0x40
	CalibrationDataForVerify.CalibrationValueForVoltage7 = flash_read(CalibrationDataForVerify.CalibrationValueForVoltage7_AddresInEEprom,1,1000);
 800094a:	4b09      	ldr	r3, [pc, #36]	; (8000970 <CalibrationReadFromFlashForVerify+0xf0>)
 800094c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800094e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000952:	2101      	movs	r1, #1
 8000954:	4618      	mov	r0, r3
 8000956:	f7ff fd85 	bl	8000464 <flash_read>
 800095a:	4603      	mov	r3, r0
 800095c:	4a04      	ldr	r2, [pc, #16]	; (8000970 <CalibrationReadFromFlashForVerify+0xf0>)
 800095e:	6493      	str	r3, [r2, #72]	; 0x48
	logDebug("CalibrationReadFromFlashForVerify ");
 8000960:	4804      	ldr	r0, [pc, #16]	; (8000974 <CalibrationReadFromFlashForVerify+0xf4>)
 8000962:	f002 ff51 	bl	8003808 <printToBufferWithoutEndUART2>
 8000966:	4804      	ldr	r0, [pc, #16]	; (8000978 <CalibrationReadFromFlashForVerify+0xf8>)
 8000968:	f002 fec2 	bl	80036f0 <printToBufferUART2>
}
 800096c:	bf00      	nop
 800096e:	bd80      	pop	{r7, pc}
 8000970:	20000054 	.word	0x20000054
 8000974:	080045b8 	.word	0x080045b8
 8000978:	080048d4 	.word	0x080048d4

0800097c <SettingsFactoryWriteToFlash>:
	flash_write( SettingsData.ChargeAdapt_AddresInEEprom, SettingsData.ChargeAdapt);
	flash_write( SettingsData.Option2_AddresInEEprom, SettingsData.Option2);
	logDebug("SettingsWriteToFlash ");
}
void SettingsFactoryWriteToFlash(void)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	af00      	add	r7, sp, #0
	flash_erase_page( SettingsDataFactory.CRC_AddresInEEprom);
 8000980:	4b2a      	ldr	r3, [pc, #168]	; (8000a2c <SettingsFactoryWriteToFlash+0xb0>)
 8000982:	685b      	ldr	r3, [r3, #4]
 8000984:	4618      	mov	r0, r3
 8000986:	f7ff fc4d 	bl	8000224 <flash_erase_page>
	flash_write( SettingsDataFactory.CRC_AddresInEEprom, SettingsDataFactory.CRC_data);
 800098a:	4b28      	ldr	r3, [pc, #160]	; (8000a2c <SettingsFactoryWriteToFlash+0xb0>)
 800098c:	685b      	ldr	r3, [r3, #4]
 800098e:	4a27      	ldr	r2, [pc, #156]	; (8000a2c <SettingsFactoryWriteToFlash+0xb0>)
 8000990:	6812      	ldr	r2, [r2, #0]
 8000992:	4611      	mov	r1, r2
 8000994:	4618      	mov	r0, r3
 8000996:	f7ff fc9f 	bl	80002d8 <flash_write>
	flash_write( SettingsDataFactory.Option1_AddresInEEprom, SettingsDataFactory.Option1);
 800099a:	4b24      	ldr	r3, [pc, #144]	; (8000a2c <SettingsFactoryWriteToFlash+0xb0>)
 800099c:	68db      	ldr	r3, [r3, #12]
 800099e:	4a23      	ldr	r2, [pc, #140]	; (8000a2c <SettingsFactoryWriteToFlash+0xb0>)
 80009a0:	6892      	ldr	r2, [r2, #8]
 80009a2:	4611      	mov	r1, r2
 80009a4:	4618      	mov	r0, r3
 80009a6:	f7ff fc97 	bl	80002d8 <flash_write>
	flash_write( SettingsDataFactory.ChargeTime_AddresInEEprom, SettingsDataFactory.ChargeTime);
 80009aa:	4b20      	ldr	r3, [pc, #128]	; (8000a2c <SettingsFactoryWriteToFlash+0xb0>)
 80009ac:	695b      	ldr	r3, [r3, #20]
 80009ae:	4a1f      	ldr	r2, [pc, #124]	; (8000a2c <SettingsFactoryWriteToFlash+0xb0>)
 80009b0:	6912      	ldr	r2, [r2, #16]
 80009b2:	4611      	mov	r1, r2
 80009b4:	4618      	mov	r0, r3
 80009b6:	f7ff fc8f 	bl	80002d8 <flash_write>
	flash_write( SettingsDataFactory.LowVoltage_AddresInEEprom, SettingsDataFactory.LowVoltage);
 80009ba:	4b1c      	ldr	r3, [pc, #112]	; (8000a2c <SettingsFactoryWriteToFlash+0xb0>)
 80009bc:	69db      	ldr	r3, [r3, #28]
 80009be:	4a1b      	ldr	r2, [pc, #108]	; (8000a2c <SettingsFactoryWriteToFlash+0xb0>)
 80009c0:	6992      	ldr	r2, [r2, #24]
 80009c2:	4611      	mov	r1, r2
 80009c4:	4618      	mov	r0, r3
 80009c6:	f7ff fc87 	bl	80002d8 <flash_write>
	flash_write( SettingsDataFactory.MaxVoltage_AddresInEEprom, SettingsDataFactory.MaxVoltage);
 80009ca:	4b18      	ldr	r3, [pc, #96]	; (8000a2c <SettingsFactoryWriteToFlash+0xb0>)
 80009cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80009ce:	4a17      	ldr	r2, [pc, #92]	; (8000a2c <SettingsFactoryWriteToFlash+0xb0>)
 80009d0:	6a12      	ldr	r2, [r2, #32]
 80009d2:	4611      	mov	r1, r2
 80009d4:	4618      	mov	r0, r3
 80009d6:	f7ff fc7f 	bl	80002d8 <flash_write>
	flash_write( SettingsDataFactory.Swing_Chrg_time_AddresInEEprom, SettingsDataFactory.Swing_Chrg_time);
 80009da:	4b14      	ldr	r3, [pc, #80]	; (8000a2c <SettingsFactoryWriteToFlash+0xb0>)
 80009dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80009de:	4a13      	ldr	r2, [pc, #76]	; (8000a2c <SettingsFactoryWriteToFlash+0xb0>)
 80009e0:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80009e2:	4611      	mov	r1, r2
 80009e4:	4618      	mov	r0, r3
 80009e6:	f7ff fc77 	bl	80002d8 <flash_write>
	flash_write( SettingsDataFactory.Swing_DChrg_time_AddresInEEprom, SettingsDataFactory.Swing_DChrg_time);
 80009ea:	4b10      	ldr	r3, [pc, #64]	; (8000a2c <SettingsFactoryWriteToFlash+0xb0>)
 80009ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80009ee:	4a0f      	ldr	r2, [pc, #60]	; (8000a2c <SettingsFactoryWriteToFlash+0xb0>)
 80009f0:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80009f2:	4611      	mov	r1, r2
 80009f4:	4618      	mov	r0, r3
 80009f6:	f7ff fc6f 	bl	80002d8 <flash_write>
	flash_write( SettingsDataFactory.ChargeAdapt_AddresInEEprom, SettingsDataFactory.ChargeAdapt);
 80009fa:	4b0c      	ldr	r3, [pc, #48]	; (8000a2c <SettingsFactoryWriteToFlash+0xb0>)
 80009fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80009fe:	4a0b      	ldr	r2, [pc, #44]	; (8000a2c <SettingsFactoryWriteToFlash+0xb0>)
 8000a00:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8000a02:	4611      	mov	r1, r2
 8000a04:	4618      	mov	r0, r3
 8000a06:	f7ff fc67 	bl	80002d8 <flash_write>
	flash_write( SettingsDataFactory.Option2_AddresInEEprom, SettingsDataFactory.Option2);
 8000a0a:	4b08      	ldr	r3, [pc, #32]	; (8000a2c <SettingsFactoryWriteToFlash+0xb0>)
 8000a0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a0e:	4a07      	ldr	r2, [pc, #28]	; (8000a2c <SettingsFactoryWriteToFlash+0xb0>)
 8000a10:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8000a12:	4611      	mov	r1, r2
 8000a14:	4618      	mov	r0, r3
 8000a16:	f7ff fc5f 	bl	80002d8 <flash_write>
	logDebug("SettingsFactoryWriteToFlash ");
 8000a1a:	4805      	ldr	r0, [pc, #20]	; (8000a30 <SettingsFactoryWriteToFlash+0xb4>)
 8000a1c:	f002 fef4 	bl	8003808 <printToBufferWithoutEndUART2>
 8000a20:	4804      	ldr	r0, [pc, #16]	; (8000a34 <SettingsFactoryWriteToFlash+0xb8>)
 8000a22:	f002 fe65 	bl	80036f0 <printToBufferUART2>
}
 8000a26:	bf00      	nop
 8000a28:	bd80      	pop	{r7, pc}
 8000a2a:	bf00      	nop
 8000a2c:	20000184 	.word	0x20000184
 8000a30:	080045b8 	.word	0x080045b8
 8000a34:	08004910 	.word	0x08004910

08000a38 <SettingsReadFromFlash>:
void SettingsReadFromFlash(void)
{
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	af00      	add	r7, sp, #0
	SettingsData.CRC_data = flash_read(SettingsData.CRC_AddresInEEprom,0,256);
 8000a3c:	4b33      	ldr	r3, [pc, #204]	; (8000b0c <SettingsReadFromFlash+0xd4>)
 8000a3e:	685b      	ldr	r3, [r3, #4]
 8000a40:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000a44:	2100      	movs	r1, #0
 8000a46:	4618      	mov	r0, r3
 8000a48:	f7ff fd0c 	bl	8000464 <flash_read>
 8000a4c:	4603      	mov	r3, r0
 8000a4e:	4a2f      	ldr	r2, [pc, #188]	; (8000b0c <SettingsReadFromFlash+0xd4>)
 8000a50:	6013      	str	r3, [r2, #0]
	SettingsData.Option1 =  flash_read(SettingsData.Option1_AddresInEEprom,1,10);
 8000a52:	4b2e      	ldr	r3, [pc, #184]	; (8000b0c <SettingsReadFromFlash+0xd4>)
 8000a54:	68db      	ldr	r3, [r3, #12]
 8000a56:	220a      	movs	r2, #10
 8000a58:	2101      	movs	r1, #1
 8000a5a:	4618      	mov	r0, r3
 8000a5c:	f7ff fd02 	bl	8000464 <flash_read>
 8000a60:	4603      	mov	r3, r0
 8000a62:	4a2a      	ldr	r2, [pc, #168]	; (8000b0c <SettingsReadFromFlash+0xd4>)
 8000a64:	6093      	str	r3, [r2, #8]
	SettingsData.ChargeTime =  flash_read(SettingsData.ChargeTime_AddresInEEprom,1,1000);
 8000a66:	4b29      	ldr	r3, [pc, #164]	; (8000b0c <SettingsReadFromFlash+0xd4>)
 8000a68:	695b      	ldr	r3, [r3, #20]
 8000a6a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000a6e:	2101      	movs	r1, #1
 8000a70:	4618      	mov	r0, r3
 8000a72:	f7ff fcf7 	bl	8000464 <flash_read>
 8000a76:	4603      	mov	r3, r0
 8000a78:	4a24      	ldr	r2, [pc, #144]	; (8000b0c <SettingsReadFromFlash+0xd4>)
 8000a7a:	6113      	str	r3, [r2, #16]
	SettingsData.LowVoltage =  flash_read(SettingsData.LowVoltage_AddresInEEprom,1,4000);
 8000a7c:	4b23      	ldr	r3, [pc, #140]	; (8000b0c <SettingsReadFromFlash+0xd4>)
 8000a7e:	69db      	ldr	r3, [r3, #28]
 8000a80:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8000a84:	2101      	movs	r1, #1
 8000a86:	4618      	mov	r0, r3
 8000a88:	f7ff fcec 	bl	8000464 <flash_read>
 8000a8c:	4603      	mov	r3, r0
 8000a8e:	4a1f      	ldr	r2, [pc, #124]	; (8000b0c <SettingsReadFromFlash+0xd4>)
 8000a90:	6193      	str	r3, [r2, #24]
	SettingsData.MaxVoltage =  flash_read(SettingsData.MaxVoltage_AddresInEEprom,1,4000);
 8000a92:	4b1e      	ldr	r3, [pc, #120]	; (8000b0c <SettingsReadFromFlash+0xd4>)
 8000a94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a96:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8000a9a:	2101      	movs	r1, #1
 8000a9c:	4618      	mov	r0, r3
 8000a9e:	f7ff fce1 	bl	8000464 <flash_read>
 8000aa2:	4603      	mov	r3, r0
 8000aa4:	4a19      	ldr	r2, [pc, #100]	; (8000b0c <SettingsReadFromFlash+0xd4>)
 8000aa6:	6213      	str	r3, [r2, #32]
	SettingsData.Swing_Chrg_time =  flash_read(SettingsData.Swing_Chrg_time_AddresInEEprom,0,10000);
 8000aa8:	4b18      	ldr	r3, [pc, #96]	; (8000b0c <SettingsReadFromFlash+0xd4>)
 8000aaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000aac:	f242 7210 	movw	r2, #10000	; 0x2710
 8000ab0:	2100      	movs	r1, #0
 8000ab2:	4618      	mov	r0, r3
 8000ab4:	f7ff fcd6 	bl	8000464 <flash_read>
 8000ab8:	4603      	mov	r3, r0
 8000aba:	4a14      	ldr	r2, [pc, #80]	; (8000b0c <SettingsReadFromFlash+0xd4>)
 8000abc:	6293      	str	r3, [r2, #40]	; 0x28
	SettingsData.Swing_DChrg_time =  flash_read(SettingsData.Swing_DChrg_time_AddresInEEprom,0,10000);
 8000abe:	4b13      	ldr	r3, [pc, #76]	; (8000b0c <SettingsReadFromFlash+0xd4>)
 8000ac0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000ac2:	f242 7210 	movw	r2, #10000	; 0x2710
 8000ac6:	2100      	movs	r1, #0
 8000ac8:	4618      	mov	r0, r3
 8000aca:	f7ff fccb 	bl	8000464 <flash_read>
 8000ace:	4603      	mov	r3, r0
 8000ad0:	4a0e      	ldr	r2, [pc, #56]	; (8000b0c <SettingsReadFromFlash+0xd4>)
 8000ad2:	6313      	str	r3, [r2, #48]	; 0x30
	SettingsData.ChargeAdapt = flash_read(SettingsData.ChargeAdapt_AddresInEEprom,0,100);
 8000ad4:	4b0d      	ldr	r3, [pc, #52]	; (8000b0c <SettingsReadFromFlash+0xd4>)
 8000ad6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000ad8:	2264      	movs	r2, #100	; 0x64
 8000ada:	2100      	movs	r1, #0
 8000adc:	4618      	mov	r0, r3
 8000ade:	f7ff fcc1 	bl	8000464 <flash_read>
 8000ae2:	4603      	mov	r3, r0
 8000ae4:	4a09      	ldr	r2, [pc, #36]	; (8000b0c <SettingsReadFromFlash+0xd4>)
 8000ae6:	6393      	str	r3, [r2, #56]	; 0x38
	SettingsData.Option2 =  flash_read(SettingsData.Option2_AddresInEEprom,1,3);
 8000ae8:	4b08      	ldr	r3, [pc, #32]	; (8000b0c <SettingsReadFromFlash+0xd4>)
 8000aea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000aec:	2203      	movs	r2, #3
 8000aee:	2101      	movs	r1, #1
 8000af0:	4618      	mov	r0, r3
 8000af2:	f7ff fcb7 	bl	8000464 <flash_read>
 8000af6:	4603      	mov	r3, r0
 8000af8:	4a04      	ldr	r2, [pc, #16]	; (8000b0c <SettingsReadFromFlash+0xd4>)
 8000afa:	6413      	str	r3, [r2, #64]	; 0x40
	logDebug("SettingsReadFromFlash ");
 8000afc:	4804      	ldr	r0, [pc, #16]	; (8000b10 <SettingsReadFromFlash+0xd8>)
 8000afe:	f002 fe83 	bl	8003808 <printToBufferWithoutEndUART2>
 8000b02:	4804      	ldr	r0, [pc, #16]	; (8000b14 <SettingsReadFromFlash+0xdc>)
 8000b04:	f002 fdf4 	bl	80036f0 <printToBufferUART2>

}
 8000b08:	bf00      	nop
 8000b0a:	bd80      	pop	{r7, pc}
 8000b0c:	200000f4 	.word	0x200000f4
 8000b10:	080045b8 	.word	0x080045b8
 8000b14:	08004930 	.word	0x08004930

08000b18 <SettingsReadFromFlashForVerify>:
void SettingsReadFromFlashForVerify(void)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	af00      	add	r7, sp, #0
	SettingsDataForVerify.CRC_data = flash_read(SettingsDataForVerify.CRC_AddresInEEprom,0,256);
 8000b1c:	4b33      	ldr	r3, [pc, #204]	; (8000bec <SettingsReadFromFlashForVerify+0xd4>)
 8000b1e:	685b      	ldr	r3, [r3, #4]
 8000b20:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000b24:	2100      	movs	r1, #0
 8000b26:	4618      	mov	r0, r3
 8000b28:	f7ff fc9c 	bl	8000464 <flash_read>
 8000b2c:	4603      	mov	r3, r0
 8000b2e:	4a2f      	ldr	r2, [pc, #188]	; (8000bec <SettingsReadFromFlashForVerify+0xd4>)
 8000b30:	6013      	str	r3, [r2, #0]
	SettingsDataForVerify.Option1 =  flash_read(SettingsDataForVerify.Option1_AddresInEEprom,1,10);
 8000b32:	4b2e      	ldr	r3, [pc, #184]	; (8000bec <SettingsReadFromFlashForVerify+0xd4>)
 8000b34:	68db      	ldr	r3, [r3, #12]
 8000b36:	220a      	movs	r2, #10
 8000b38:	2101      	movs	r1, #1
 8000b3a:	4618      	mov	r0, r3
 8000b3c:	f7ff fc92 	bl	8000464 <flash_read>
 8000b40:	4603      	mov	r3, r0
 8000b42:	4a2a      	ldr	r2, [pc, #168]	; (8000bec <SettingsReadFromFlashForVerify+0xd4>)
 8000b44:	6093      	str	r3, [r2, #8]
	SettingsDataForVerify.ChargeTime =  flash_read(SettingsDataForVerify.ChargeTime_AddresInEEprom,1,1000);
 8000b46:	4b29      	ldr	r3, [pc, #164]	; (8000bec <SettingsReadFromFlashForVerify+0xd4>)
 8000b48:	695b      	ldr	r3, [r3, #20]
 8000b4a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000b4e:	2101      	movs	r1, #1
 8000b50:	4618      	mov	r0, r3
 8000b52:	f7ff fc87 	bl	8000464 <flash_read>
 8000b56:	4603      	mov	r3, r0
 8000b58:	4a24      	ldr	r2, [pc, #144]	; (8000bec <SettingsReadFromFlashForVerify+0xd4>)
 8000b5a:	6113      	str	r3, [r2, #16]
	SettingsDataForVerify.LowVoltage =  flash_read(SettingsDataForVerify.LowVoltage_AddresInEEprom,1,4000);
 8000b5c:	4b23      	ldr	r3, [pc, #140]	; (8000bec <SettingsReadFromFlashForVerify+0xd4>)
 8000b5e:	69db      	ldr	r3, [r3, #28]
 8000b60:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8000b64:	2101      	movs	r1, #1
 8000b66:	4618      	mov	r0, r3
 8000b68:	f7ff fc7c 	bl	8000464 <flash_read>
 8000b6c:	4603      	mov	r3, r0
 8000b6e:	4a1f      	ldr	r2, [pc, #124]	; (8000bec <SettingsReadFromFlashForVerify+0xd4>)
 8000b70:	6193      	str	r3, [r2, #24]
	SettingsDataForVerify.MaxVoltage =  flash_read(SettingsDataForVerify.MaxVoltage_AddresInEEprom,1,4000);
 8000b72:	4b1e      	ldr	r3, [pc, #120]	; (8000bec <SettingsReadFromFlashForVerify+0xd4>)
 8000b74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b76:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8000b7a:	2101      	movs	r1, #1
 8000b7c:	4618      	mov	r0, r3
 8000b7e:	f7ff fc71 	bl	8000464 <flash_read>
 8000b82:	4603      	mov	r3, r0
 8000b84:	4a19      	ldr	r2, [pc, #100]	; (8000bec <SettingsReadFromFlashForVerify+0xd4>)
 8000b86:	6213      	str	r3, [r2, #32]
	SettingsDataForVerify.Swing_Chrg_time =  flash_read(SettingsDataForVerify.Swing_Chrg_time_AddresInEEprom,0,10000);
 8000b88:	4b18      	ldr	r3, [pc, #96]	; (8000bec <SettingsReadFromFlashForVerify+0xd4>)
 8000b8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000b8c:	f242 7210 	movw	r2, #10000	; 0x2710
 8000b90:	2100      	movs	r1, #0
 8000b92:	4618      	mov	r0, r3
 8000b94:	f7ff fc66 	bl	8000464 <flash_read>
 8000b98:	4603      	mov	r3, r0
 8000b9a:	4a14      	ldr	r2, [pc, #80]	; (8000bec <SettingsReadFromFlashForVerify+0xd4>)
 8000b9c:	6293      	str	r3, [r2, #40]	; 0x28
	SettingsDataForVerify.Swing_DChrg_time =  flash_read(SettingsDataForVerify.Swing_DChrg_time_AddresInEEprom,0,10000);
 8000b9e:	4b13      	ldr	r3, [pc, #76]	; (8000bec <SettingsReadFromFlashForVerify+0xd4>)
 8000ba0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000ba2:	f242 7210 	movw	r2, #10000	; 0x2710
 8000ba6:	2100      	movs	r1, #0
 8000ba8:	4618      	mov	r0, r3
 8000baa:	f7ff fc5b 	bl	8000464 <flash_read>
 8000bae:	4603      	mov	r3, r0
 8000bb0:	4a0e      	ldr	r2, [pc, #56]	; (8000bec <SettingsReadFromFlashForVerify+0xd4>)
 8000bb2:	6313      	str	r3, [r2, #48]	; 0x30
	SettingsDataForVerify.ChargeAdapt = flash_read(SettingsDataForVerify.ChargeAdapt_AddresInEEprom,0,100);
 8000bb4:	4b0d      	ldr	r3, [pc, #52]	; (8000bec <SettingsReadFromFlashForVerify+0xd4>)
 8000bb6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000bb8:	2264      	movs	r2, #100	; 0x64
 8000bba:	2100      	movs	r1, #0
 8000bbc:	4618      	mov	r0, r3
 8000bbe:	f7ff fc51 	bl	8000464 <flash_read>
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	4a09      	ldr	r2, [pc, #36]	; (8000bec <SettingsReadFromFlashForVerify+0xd4>)
 8000bc6:	6393      	str	r3, [r2, #56]	; 0x38
	SettingsDataForVerify.Option2 =  flash_read(SettingsDataForVerify.Option2_AddresInEEprom,1,3);
 8000bc8:	4b08      	ldr	r3, [pc, #32]	; (8000bec <SettingsReadFromFlashForVerify+0xd4>)
 8000bca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000bcc:	2203      	movs	r2, #3
 8000bce:	2101      	movs	r1, #1
 8000bd0:	4618      	mov	r0, r3
 8000bd2:	f7ff fc47 	bl	8000464 <flash_read>
 8000bd6:	4603      	mov	r3, r0
 8000bd8:	4a04      	ldr	r2, [pc, #16]	; (8000bec <SettingsReadFromFlashForVerify+0xd4>)
 8000bda:	6413      	str	r3, [r2, #64]	; 0x40
	logDebug("SettingsReadFromFlashForVerify ");
 8000bdc:	4804      	ldr	r0, [pc, #16]	; (8000bf0 <SettingsReadFromFlashForVerify+0xd8>)
 8000bde:	f002 fe13 	bl	8003808 <printToBufferWithoutEndUART2>
 8000be2:	4804      	ldr	r0, [pc, #16]	; (8000bf4 <SettingsReadFromFlashForVerify+0xdc>)
 8000be4:	f002 fd84 	bl	80036f0 <printToBufferUART2>
}
 8000be8:	bf00      	nop
 8000bea:	bd80      	pop	{r7, pc}
 8000bec:	2000013c 	.word	0x2000013c
 8000bf0:	080045b8 	.word	0x080045b8
 8000bf4:	08004948 	.word	0x08004948

08000bf8 <DataWhenPowerOff_Factory_WriteToFlash>:
	flash_write( SaveDataWhenPowerOff.BatteryCapacityDischargeCurrent_AddresInEEprom, SaveDataWhenPowerOff.BatteryCapacityDischargeCurrent);
	flash_write( SaveDataWhenPowerOff.OutState_AddresInEEprom, SaveDataWhenPowerOff.OutState);
	logDebug("DataWhenPowerOffWriteToFlash ");
}
void DataWhenPowerOff_Factory_WriteToFlash(void)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	af00      	add	r7, sp, #0
	flash_erase_page( SaveDataWhenPowerOffFactory.CRC_AddresInEEprom);
 8000bfc:	4b16      	ldr	r3, [pc, #88]	; (8000c58 <DataWhenPowerOff_Factory_WriteToFlash+0x60>)
 8000bfe:	685b      	ldr	r3, [r3, #4]
 8000c00:	4618      	mov	r0, r3
 8000c02:	f7ff fb0f 	bl	8000224 <flash_erase_page>
	flash_write( SaveDataWhenPowerOffFactory.CRC_AddresInEEprom, SaveDataWhenPowerOffFactory.CRC_data);
 8000c06:	4b14      	ldr	r3, [pc, #80]	; (8000c58 <DataWhenPowerOff_Factory_WriteToFlash+0x60>)
 8000c08:	685b      	ldr	r3, [r3, #4]
 8000c0a:	4a13      	ldr	r2, [pc, #76]	; (8000c58 <DataWhenPowerOff_Factory_WriteToFlash+0x60>)
 8000c0c:	6812      	ldr	r2, [r2, #0]
 8000c0e:	4611      	mov	r1, r2
 8000c10:	4618      	mov	r0, r3
 8000c12:	f7ff fb61 	bl	80002d8 <flash_write>
	flash_write( SaveDataWhenPowerOffFactory.BatteryCapacityDischargePrevious_AddresInEEprom, SaveDataWhenPowerOffFactory.BatteryCapacityDischargePreviousValue);
 8000c16:	4b10      	ldr	r3, [pc, #64]	; (8000c58 <DataWhenPowerOff_Factory_WriteToFlash+0x60>)
 8000c18:	68db      	ldr	r3, [r3, #12]
 8000c1a:	4a0f      	ldr	r2, [pc, #60]	; (8000c58 <DataWhenPowerOff_Factory_WriteToFlash+0x60>)
 8000c1c:	6892      	ldr	r2, [r2, #8]
 8000c1e:	4611      	mov	r1, r2
 8000c20:	4618      	mov	r0, r3
 8000c22:	f7ff fb59 	bl	80002d8 <flash_write>
	flash_write( SaveDataWhenPowerOffFactory.BatteryCapacityDischargeCurrent_AddresInEEprom, SaveDataWhenPowerOffFactory.BatteryCapacityDischargeCurrent);
 8000c26:	4b0c      	ldr	r3, [pc, #48]	; (8000c58 <DataWhenPowerOff_Factory_WriteToFlash+0x60>)
 8000c28:	695b      	ldr	r3, [r3, #20]
 8000c2a:	4a0b      	ldr	r2, [pc, #44]	; (8000c58 <DataWhenPowerOff_Factory_WriteToFlash+0x60>)
 8000c2c:	6912      	ldr	r2, [r2, #16]
 8000c2e:	4611      	mov	r1, r2
 8000c30:	4618      	mov	r0, r3
 8000c32:	f7ff fb51 	bl	80002d8 <flash_write>
	flash_write( SaveDataWhenPowerOffFactory.OutState_AddresInEEprom, SaveDataWhenPowerOffFactory.OutState);
 8000c36:	4b08      	ldr	r3, [pc, #32]	; (8000c58 <DataWhenPowerOff_Factory_WriteToFlash+0x60>)
 8000c38:	69db      	ldr	r3, [r3, #28]
 8000c3a:	4a07      	ldr	r2, [pc, #28]	; (8000c58 <DataWhenPowerOff_Factory_WriteToFlash+0x60>)
 8000c3c:	6992      	ldr	r2, [r2, #24]
 8000c3e:	4611      	mov	r1, r2
 8000c40:	4618      	mov	r0, r3
 8000c42:	f7ff fb49 	bl	80002d8 <flash_write>
	logDebug("DataWhenPowerOff_Factory_WriteToFlash ");
 8000c46:	4805      	ldr	r0, [pc, #20]	; (8000c5c <DataWhenPowerOff_Factory_WriteToFlash+0x64>)
 8000c48:	f002 fdde 	bl	8003808 <printToBufferWithoutEndUART2>
 8000c4c:	4804      	ldr	r0, [pc, #16]	; (8000c60 <DataWhenPowerOff_Factory_WriteToFlash+0x68>)
 8000c4e:	f002 fd4f 	bl	80036f0 <printToBufferUART2>
}
 8000c52:	bf00      	nop
 8000c54:	bd80      	pop	{r7, pc}
 8000c56:	bf00      	nop
 8000c58:	2000020c 	.word	0x2000020c
 8000c5c:	080045b8 	.word	0x080045b8
 8000c60:	08004998 	.word	0x08004998

08000c64 <DataWhenPowerOffReadFromFlash>:
void DataWhenPowerOffReadFromFlash(void)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	af00      	add	r7, sp, #0
	SaveDataWhenPowerOff.CRC_data = flash_read(SaveDataWhenPowerOff.CRC_AddresInEEprom,0,256);
 8000c68:	4b18      	ldr	r3, [pc, #96]	; (8000ccc <DataWhenPowerOffReadFromFlash+0x68>)
 8000c6a:	685b      	ldr	r3, [r3, #4]
 8000c6c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000c70:	2100      	movs	r1, #0
 8000c72:	4618      	mov	r0, r3
 8000c74:	f7ff fbf6 	bl	8000464 <flash_read>
 8000c78:	4603      	mov	r3, r0
 8000c7a:	4a14      	ldr	r2, [pc, #80]	; (8000ccc <DataWhenPowerOffReadFromFlash+0x68>)
 8000c7c:	6013      	str	r3, [r2, #0]
	SaveDataWhenPowerOff.BatteryCapacityDischargePreviousValue =  flash_read(SaveDataWhenPowerOff.BatteryCapacityDischargePrevious_AddresInEEprom,0,4000000000);
 8000c7e:	4b13      	ldr	r3, [pc, #76]	; (8000ccc <DataWhenPowerOffReadFromFlash+0x68>)
 8000c80:	68db      	ldr	r3, [r3, #12]
 8000c82:	4a13      	ldr	r2, [pc, #76]	; (8000cd0 <DataWhenPowerOffReadFromFlash+0x6c>)
 8000c84:	2100      	movs	r1, #0
 8000c86:	4618      	mov	r0, r3
 8000c88:	f7ff fbec 	bl	8000464 <flash_read>
 8000c8c:	4603      	mov	r3, r0
 8000c8e:	4a0f      	ldr	r2, [pc, #60]	; (8000ccc <DataWhenPowerOffReadFromFlash+0x68>)
 8000c90:	6093      	str	r3, [r2, #8]
	SaveDataWhenPowerOff.BatteryCapacityDischargeCurrent = flash_read(SaveDataWhenPowerOff.BatteryCapacityDischargeCurrent_AddresInEEprom,0,4000000000);
 8000c92:	4b0e      	ldr	r3, [pc, #56]	; (8000ccc <DataWhenPowerOffReadFromFlash+0x68>)
 8000c94:	695b      	ldr	r3, [r3, #20]
 8000c96:	4a0e      	ldr	r2, [pc, #56]	; (8000cd0 <DataWhenPowerOffReadFromFlash+0x6c>)
 8000c98:	2100      	movs	r1, #0
 8000c9a:	4618      	mov	r0, r3
 8000c9c:	f7ff fbe2 	bl	8000464 <flash_read>
 8000ca0:	4603      	mov	r3, r0
 8000ca2:	4a0a      	ldr	r2, [pc, #40]	; (8000ccc <DataWhenPowerOffReadFromFlash+0x68>)
 8000ca4:	6113      	str	r3, [r2, #16]
	SaveDataWhenPowerOff.OutState = flash_read(SaveDataWhenPowerOff.OutState_AddresInEEprom,0,1);
 8000ca6:	4b09      	ldr	r3, [pc, #36]	; (8000ccc <DataWhenPowerOffReadFromFlash+0x68>)
 8000ca8:	69db      	ldr	r3, [r3, #28]
 8000caa:	2201      	movs	r2, #1
 8000cac:	2100      	movs	r1, #0
 8000cae:	4618      	mov	r0, r3
 8000cb0:	f7ff fbd8 	bl	8000464 <flash_read>
 8000cb4:	4603      	mov	r3, r0
 8000cb6:	4a05      	ldr	r2, [pc, #20]	; (8000ccc <DataWhenPowerOffReadFromFlash+0x68>)
 8000cb8:	6193      	str	r3, [r2, #24]
	logDebug("DataWhenPowerOffReadFromFlash ");
 8000cba:	4806      	ldr	r0, [pc, #24]	; (8000cd4 <DataWhenPowerOffReadFromFlash+0x70>)
 8000cbc:	f002 fda4 	bl	8003808 <printToBufferWithoutEndUART2>
 8000cc0:	4805      	ldr	r0, [pc, #20]	; (8000cd8 <DataWhenPowerOffReadFromFlash+0x74>)
 8000cc2:	f002 fd15 	bl	80036f0 <printToBufferUART2>
}
 8000cc6:	bf00      	nop
 8000cc8:	bd80      	pop	{r7, pc}
 8000cca:	bf00      	nop
 8000ccc:	200001cc 	.word	0x200001cc
 8000cd0:	ee6b2800 	.word	0xee6b2800
 8000cd4:	080045b8 	.word	0x080045b8
 8000cd8:	080049c0 	.word	0x080049c0

08000cdc <DataWhenPowerOffReadFromFlashForVerify>:
void DataWhenPowerOffReadFromFlashForVerify(void)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	af00      	add	r7, sp, #0
	SaveDataWhenPowerOffForVerify.CRC_data = flash_read(SaveDataWhenPowerOffForVerify.CRC_AddresInEEprom,0,256);
 8000ce0:	4b18      	ldr	r3, [pc, #96]	; (8000d44 <DataWhenPowerOffReadFromFlashForVerify+0x68>)
 8000ce2:	685b      	ldr	r3, [r3, #4]
 8000ce4:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000ce8:	2100      	movs	r1, #0
 8000cea:	4618      	mov	r0, r3
 8000cec:	f7ff fbba 	bl	8000464 <flash_read>
 8000cf0:	4603      	mov	r3, r0
 8000cf2:	4a14      	ldr	r2, [pc, #80]	; (8000d44 <DataWhenPowerOffReadFromFlashForVerify+0x68>)
 8000cf4:	6013      	str	r3, [r2, #0]
	SaveDataWhenPowerOffForVerify.BatteryCapacityDischargePreviousValue =  flash_read(SaveDataWhenPowerOffForVerify.BatteryCapacityDischargePrevious_AddresInEEprom,0,4000000000);
 8000cf6:	4b13      	ldr	r3, [pc, #76]	; (8000d44 <DataWhenPowerOffReadFromFlashForVerify+0x68>)
 8000cf8:	68db      	ldr	r3, [r3, #12]
 8000cfa:	4a13      	ldr	r2, [pc, #76]	; (8000d48 <DataWhenPowerOffReadFromFlashForVerify+0x6c>)
 8000cfc:	2100      	movs	r1, #0
 8000cfe:	4618      	mov	r0, r3
 8000d00:	f7ff fbb0 	bl	8000464 <flash_read>
 8000d04:	4603      	mov	r3, r0
 8000d06:	4a0f      	ldr	r2, [pc, #60]	; (8000d44 <DataWhenPowerOffReadFromFlashForVerify+0x68>)
 8000d08:	6093      	str	r3, [r2, #8]
	SaveDataWhenPowerOffForVerify.BatteryCapacityDischargeCurrent = flash_read(SaveDataWhenPowerOffForVerify.BatteryCapacityDischargeCurrent_AddresInEEprom,0,4000000000);
 8000d0a:	4b0e      	ldr	r3, [pc, #56]	; (8000d44 <DataWhenPowerOffReadFromFlashForVerify+0x68>)
 8000d0c:	695b      	ldr	r3, [r3, #20]
 8000d0e:	4a0e      	ldr	r2, [pc, #56]	; (8000d48 <DataWhenPowerOffReadFromFlashForVerify+0x6c>)
 8000d10:	2100      	movs	r1, #0
 8000d12:	4618      	mov	r0, r3
 8000d14:	f7ff fba6 	bl	8000464 <flash_read>
 8000d18:	4603      	mov	r3, r0
 8000d1a:	4a0a      	ldr	r2, [pc, #40]	; (8000d44 <DataWhenPowerOffReadFromFlashForVerify+0x68>)
 8000d1c:	6113      	str	r3, [r2, #16]
	SaveDataWhenPowerOffForVerify.OutState = flash_read(SaveDataWhenPowerOffForVerify.OutState_AddresInEEprom,0,1);
 8000d1e:	4b09      	ldr	r3, [pc, #36]	; (8000d44 <DataWhenPowerOffReadFromFlashForVerify+0x68>)
 8000d20:	69db      	ldr	r3, [r3, #28]
 8000d22:	2201      	movs	r2, #1
 8000d24:	2100      	movs	r1, #0
 8000d26:	4618      	mov	r0, r3
 8000d28:	f7ff fb9c 	bl	8000464 <flash_read>
 8000d2c:	4603      	mov	r3, r0
 8000d2e:	4a05      	ldr	r2, [pc, #20]	; (8000d44 <DataWhenPowerOffReadFromFlashForVerify+0x68>)
 8000d30:	6193      	str	r3, [r2, #24]
	logDebug("DataWhenPowerOffReadFromFlashForVerify ");
 8000d32:	4806      	ldr	r0, [pc, #24]	; (8000d4c <DataWhenPowerOffReadFromFlashForVerify+0x70>)
 8000d34:	f002 fd68 	bl	8003808 <printToBufferWithoutEndUART2>
 8000d38:	4805      	ldr	r0, [pc, #20]	; (8000d50 <DataWhenPowerOffReadFromFlashForVerify+0x74>)
 8000d3a:	f002 fcd9 	bl	80036f0 <printToBufferUART2>
}
 8000d3e:	bf00      	nop
 8000d40:	bd80      	pop	{r7, pc}
 8000d42:	bf00      	nop
 8000d44:	200001ec 	.word	0x200001ec
 8000d48:	ee6b2800 	.word	0xee6b2800
 8000d4c:	080045b8 	.word	0x080045b8
 8000d50:	080049e0 	.word	0x080049e0

08000d54 <ReadFromFlash>:




uint8_t ReadFromFlash(void)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	af00      	add	r7, sp, #0
		EEpromReadStatus = 1;
 8000d58:	4b1f      	ldr	r3, [pc, #124]	; (8000dd8 <ReadFromFlash+0x84>)
 8000d5a:	2201      	movs	r2, #1
 8000d5c:	701a      	strb	r2, [r3, #0]
	 	logDebug("y1");
 8000d5e:	481f      	ldr	r0, [pc, #124]	; (8000ddc <ReadFromFlash+0x88>)
 8000d60:	f002 fd52 	bl	8003808 <printToBufferWithoutEndUART2>
 8000d64:	481e      	ldr	r0, [pc, #120]	; (8000de0 <ReadFromFlash+0x8c>)
 8000d66:	f002 fcc3 	bl	80036f0 <printToBufferUART2>
	 	delay_ms(100);
 8000d6a:	2064      	movs	r0, #100	; 0x64
 8000d6c:	f000 fb48 	bl	8001400 <delay_ms>
  __ASM volatile ("cpsid i" : : : "memory");
 8000d70:	b672      	cpsid	i
}
 8000d72:	bf00      	nop
	    __disable_irq();
	    putCharDirectToUart2('A');
 8000d74:	2041      	movs	r0, #65	; 0x41
 8000d76:	f002 fe7b 	bl	8003a70 <putCharDirectToUart2>
	    DataWhenPowerOffReadFromFlash();
 8000d7a:	f7ff ff73 	bl	8000c64 <DataWhenPowerOffReadFromFlash>
	    putCharDirectToUart2('B');
 8000d7e:	2042      	movs	r0, #66	; 0x42
 8000d80:	f002 fe76 	bl	8003a70 <putCharDirectToUart2>
	    SettingsReadFromFlash();
 8000d84:	f7ff fe58 	bl	8000a38 <SettingsReadFromFlash>
	    putCharDirectToUart2('C');
 8000d88:	2043      	movs	r0, #67	; 0x43
 8000d8a:	f002 fe71 	bl	8003a70 <putCharDirectToUart2>
	    CalibrationReadFromFlash();
 8000d8e:	f7ff fcf9 	bl	8000784 <CalibrationReadFromFlash>
	    putCharDirectToUart2('D');
 8000d92:	2044      	movs	r0, #68	; 0x44
 8000d94:	f002 fe6c 	bl	8003a70 <putCharDirectToUart2>
  __ASM volatile ("cpsie i" : : : "memory");
 8000d98:	b662      	cpsie	i
}
 8000d9a:	bf00      	nop


		__enable_irq();
		putCharDirectToUart2('X');
 8000d9c:	2058      	movs	r0, #88	; 0x58
 8000d9e:	f002 fe67 	bl	8003a70 <putCharDirectToUart2>
		if (EEpromReadStatus == 0)
 8000da2:	4b0d      	ldr	r3, [pc, #52]	; (8000dd8 <ReadFromFlash+0x84>)
 8000da4:	781b      	ldrb	r3, [r3, #0]
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d10a      	bne.n	8000dc0 <ReadFromFlash+0x6c>
		{
			logDebug("Read from EEprom - FAIL ");
 8000daa:	480c      	ldr	r0, [pc, #48]	; (8000ddc <ReadFromFlash+0x88>)
 8000dac:	f002 fd2c 	bl	8003808 <printToBufferWithoutEndUART2>
 8000db0:	480c      	ldr	r0, [pc, #48]	; (8000de4 <ReadFromFlash+0x90>)
 8000db2:	f002 fc9d 	bl	80036f0 <printToBufferUART2>
			EEpromReadStatus = 1;
 8000db6:	4b08      	ldr	r3, [pc, #32]	; (8000dd8 <ReadFromFlash+0x84>)
 8000db8:	2201      	movs	r2, #1
 8000dba:	701a      	strb	r2, [r3, #0]
			return 0;
 8000dbc:	2300      	movs	r3, #0
 8000dbe:	e009      	b.n	8000dd4 <ReadFromFlash+0x80>
		}
		else
		{
			logDebug("Read from EEprom - SUCCESS");
 8000dc0:	4806      	ldr	r0, [pc, #24]	; (8000ddc <ReadFromFlash+0x88>)
 8000dc2:	f002 fd21 	bl	8003808 <printToBufferWithoutEndUART2>
 8000dc6:	4808      	ldr	r0, [pc, #32]	; (8000de8 <ReadFromFlash+0x94>)
 8000dc8:	f002 fc92 	bl	80036f0 <printToBufferUART2>
			EEpromReadStatus = 1;
 8000dcc:	4b02      	ldr	r3, [pc, #8]	; (8000dd8 <ReadFromFlash+0x84>)
 8000dce:	2201      	movs	r2, #1
 8000dd0:	701a      	strb	r2, [r3, #0]
			return 1;
 8000dd2:	2301      	movs	r3, #1
		}
}
 8000dd4:	4618      	mov	r0, r3
 8000dd6:	bd80      	pop	{r7, pc}
 8000dd8:	20000000 	.word	0x20000000
 8000ddc:	080045b8 	.word	0x080045b8
 8000de0:	08004a08 	.word	0x08004a08
 8000de4:	08004a0c 	.word	0x08004a0c
 8000de8:	08004a28 	.word	0x08004a28

08000dec <CalcCRC8>:



uint8_t CalcCRC8(uint8_t *Ptr, uint8_t Num, uint8_t CRC1)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b0c2      	sub	sp, #264	; 0x108
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	1d3b      	adds	r3, r7, #4
 8000df4:	6018      	str	r0, [r3, #0]
 8000df6:	4608      	mov	r0, r1
 8000df8:	4611      	mov	r1, r2
 8000dfa:	1cfb      	adds	r3, r7, #3
 8000dfc:	4602      	mov	r2, r0
 8000dfe:	701a      	strb	r2, [r3, #0]
 8000e00:	1cbb      	adds	r3, r7, #2
 8000e02:	460a      	mov	r2, r1
 8000e04:	701a      	strb	r2, [r3, #0]
   const uint8_t CrcTable[256] = {
 8000e06:	f107 0308 	add.w	r3, r7, #8
 8000e0a:	4a14      	ldr	r2, [pc, #80]	; (8000e5c <CalcCRC8+0x70>)
 8000e0c:	4618      	mov	r0, r3
 8000e0e:	4611      	mov	r1, r2
 8000e10:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000e14:	461a      	mov	r2, r3
 8000e16:	f003 fbb5 	bl	8004584 <memcpy>
    0xAE, 0xA9, 0xA0, 0xA7, 0xB2, 0xB5, 0xBC, 0xBB, // e0
    0x96, 0x91, 0x98, 0x9F, 0x8A, 0x8D, 0x84, 0x83, // e8
    0xDE, 0xD9, 0xD0, 0xD7, 0xC2, 0xC5, 0xCC, 0xCB, // f0
    0xE6, 0xE1, 0xE8, 0xEF, 0xFA, 0xFD, 0xF4, 0xF3 // f8
  };
  do  CRC1 = CrcTable[CRC1 ^ *Ptr++]; while (--Num);
 8000e1a:	1d3b      	adds	r3, r7, #4
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	1d3a      	adds	r2, r7, #4
 8000e20:	1c59      	adds	r1, r3, #1
 8000e22:	6011      	str	r1, [r2, #0]
 8000e24:	781a      	ldrb	r2, [r3, #0]
 8000e26:	1cbb      	adds	r3, r7, #2
 8000e28:	781b      	ldrb	r3, [r3, #0]
 8000e2a:	4053      	eors	r3, r2
 8000e2c:	b2db      	uxtb	r3, r3
 8000e2e:	4619      	mov	r1, r3
 8000e30:	1cbb      	adds	r3, r7, #2
 8000e32:	f107 0208 	add.w	r2, r7, #8
 8000e36:	5c52      	ldrb	r2, [r2, r1]
 8000e38:	701a      	strb	r2, [r3, #0]
 8000e3a:	1cfb      	adds	r3, r7, #3
 8000e3c:	1cfa      	adds	r2, r7, #3
 8000e3e:	7812      	ldrb	r2, [r2, #0]
 8000e40:	3a01      	subs	r2, #1
 8000e42:	701a      	strb	r2, [r3, #0]
 8000e44:	1cfb      	adds	r3, r7, #3
 8000e46:	781b      	ldrb	r3, [r3, #0]
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d1e6      	bne.n	8000e1a <CalcCRC8+0x2e>
  return CRC1;
 8000e4c:	1cbb      	adds	r3, r7, #2
 8000e4e:	781b      	ldrb	r3, [r3, #0]
}
 8000e50:	4618      	mov	r0, r3
 8000e52:	f507 7784 	add.w	r7, r7, #264	; 0x108
 8000e56:	46bd      	mov	sp, r7
 8000e58:	bd80      	pop	{r7, pc}
 8000e5a:	bf00      	nop
 8000e5c:	08004a44 	.word	0x08004a44

08000e60 <WriteInLOG>:
	}
	return 200;
}

void WriteInLOG(char  str [17])
{
 8000e60:	b5b0      	push	{r4, r5, r7, lr}
 8000e62:	b084      	sub	sp, #16
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	6078      	str	r0, [r7, #4]
	uint8_t i;
	uint8_t j;

	char *number;
	number = itoa(LoggingData.RecordsQuantity);
 8000e68:	4ba0      	ldr	r3, [pc, #640]	; (80010ec <WriteInLOG+0x28c>)
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	4618      	mov	r0, r3
 8000e6e:	f000 fb15 	bl	800149c <itoa>
 8000e72:	60b8      	str	r0, [r7, #8]


	for(i=0;number[i]!='\0';i++)
 8000e74:	2300      	movs	r3, #0
 8000e76:	73fb      	strb	r3, [r7, #15]
 8000e78:	e012      	b.n	8000ea0 <WriteInLOG+0x40>
	{
		LoggingData.Records[LoggingData.RecordsQuantity][i] = number[i];
 8000e7a:	7bfb      	ldrb	r3, [r7, #15]
 8000e7c:	68ba      	ldr	r2, [r7, #8]
 8000e7e:	4413      	add	r3, r2
 8000e80:	4a9a      	ldr	r2, [pc, #616]	; (80010ec <WriteInLOG+0x28c>)
 8000e82:	6812      	ldr	r2, [r2, #0]
 8000e84:	7bf9      	ldrb	r1, [r7, #15]
 8000e86:	781c      	ldrb	r4, [r3, #0]
 8000e88:	4898      	ldr	r0, [pc, #608]	; (80010ec <WriteInLOG+0x28c>)
 8000e8a:	4613      	mov	r3, r2
 8000e8c:	011b      	lsls	r3, r3, #4
 8000e8e:	4413      	add	r3, r2
 8000e90:	4403      	add	r3, r0
 8000e92:	440b      	add	r3, r1
 8000e94:	3304      	adds	r3, #4
 8000e96:	4622      	mov	r2, r4
 8000e98:	701a      	strb	r2, [r3, #0]
	for(i=0;number[i]!='\0';i++)
 8000e9a:	7bfb      	ldrb	r3, [r7, #15]
 8000e9c:	3301      	adds	r3, #1
 8000e9e:	73fb      	strb	r3, [r7, #15]
 8000ea0:	7bfb      	ldrb	r3, [r7, #15]
 8000ea2:	68ba      	ldr	r2, [r7, #8]
 8000ea4:	4413      	add	r3, r2
 8000ea6:	781b      	ldrb	r3, [r3, #0]
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d1e6      	bne.n	8000e7a <WriteInLOG+0x1a>
	}
	LoggingData.Records[LoggingData.RecordsQuantity][i] = ':';
 8000eac:	4b8f      	ldr	r3, [pc, #572]	; (80010ec <WriteInLOG+0x28c>)
 8000eae:	681a      	ldr	r2, [r3, #0]
 8000eb0:	7bf9      	ldrb	r1, [r7, #15]
 8000eb2:	488e      	ldr	r0, [pc, #568]	; (80010ec <WriteInLOG+0x28c>)
 8000eb4:	4613      	mov	r3, r2
 8000eb6:	011b      	lsls	r3, r3, #4
 8000eb8:	4413      	add	r3, r2
 8000eba:	4403      	add	r3, r0
 8000ebc:	440b      	add	r3, r1
 8000ebe:	3304      	adds	r3, #4
 8000ec0:	223a      	movs	r2, #58	; 0x3a
 8000ec2:	701a      	strb	r2, [r3, #0]
	i++;
 8000ec4:	7bfb      	ldrb	r3, [r7, #15]
 8000ec6:	3301      	adds	r3, #1
 8000ec8:	73fb      	strb	r3, [r7, #15]

	for(j=0;str[j]!='\0';i++,j++)
 8000eca:	2300      	movs	r3, #0
 8000ecc:	73bb      	strb	r3, [r7, #14]
 8000ece:	e026      	b.n	8000f1e <WriteInLOG+0xbe>
	{
		if (i<16) LoggingData.Records[LoggingData.RecordsQuantity][i] = str[j];
 8000ed0:	7bfb      	ldrb	r3, [r7, #15]
 8000ed2:	2b0f      	cmp	r3, #15
 8000ed4:	d810      	bhi.n	8000ef8 <WriteInLOG+0x98>
 8000ed6:	7bbb      	ldrb	r3, [r7, #14]
 8000ed8:	687a      	ldr	r2, [r7, #4]
 8000eda:	4413      	add	r3, r2
 8000edc:	4a83      	ldr	r2, [pc, #524]	; (80010ec <WriteInLOG+0x28c>)
 8000ede:	6812      	ldr	r2, [r2, #0]
 8000ee0:	7bf9      	ldrb	r1, [r7, #15]
 8000ee2:	781c      	ldrb	r4, [r3, #0]
 8000ee4:	4881      	ldr	r0, [pc, #516]	; (80010ec <WriteInLOG+0x28c>)
 8000ee6:	4613      	mov	r3, r2
 8000ee8:	011b      	lsls	r3, r3, #4
 8000eea:	4413      	add	r3, r2
 8000eec:	4403      	add	r3, r0
 8000eee:	440b      	add	r3, r1
 8000ef0:	3304      	adds	r3, #4
 8000ef2:	4622      	mov	r2, r4
 8000ef4:	701a      	strb	r2, [r3, #0]
 8000ef6:	e00c      	b.n	8000f12 <WriteInLOG+0xb2>
		else
		{
			LoggingData.Records[LoggingData.RecordsQuantity][i] = '\0';
 8000ef8:	4b7c      	ldr	r3, [pc, #496]	; (80010ec <WriteInLOG+0x28c>)
 8000efa:	681a      	ldr	r2, [r3, #0]
 8000efc:	7bf9      	ldrb	r1, [r7, #15]
 8000efe:	487b      	ldr	r0, [pc, #492]	; (80010ec <WriteInLOG+0x28c>)
 8000f00:	4613      	mov	r3, r2
 8000f02:	011b      	lsls	r3, r3, #4
 8000f04:	4413      	add	r3, r2
 8000f06:	4403      	add	r3, r0
 8000f08:	440b      	add	r3, r1
 8000f0a:	3304      	adds	r3, #4
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	701a      	strb	r2, [r3, #0]
			break;
 8000f10:	e00b      	b.n	8000f2a <WriteInLOG+0xca>
	for(j=0;str[j]!='\0';i++,j++)
 8000f12:	7bfb      	ldrb	r3, [r7, #15]
 8000f14:	3301      	adds	r3, #1
 8000f16:	73fb      	strb	r3, [r7, #15]
 8000f18:	7bbb      	ldrb	r3, [r7, #14]
 8000f1a:	3301      	adds	r3, #1
 8000f1c:	73bb      	strb	r3, [r7, #14]
 8000f1e:	7bbb      	ldrb	r3, [r7, #14]
 8000f20:	687a      	ldr	r2, [r7, #4]
 8000f22:	4413      	add	r3, r2
 8000f24:	781b      	ldrb	r3, [r3, #0]
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d1d2      	bne.n	8000ed0 <WriteInLOG+0x70>
		}
	}
	for (;i<16;i++)
 8000f2a:	e00e      	b.n	8000f4a <WriteInLOG+0xea>
	{
		LoggingData.Records[LoggingData.RecordsQuantity][i] = ' ';
 8000f2c:	4b6f      	ldr	r3, [pc, #444]	; (80010ec <WriteInLOG+0x28c>)
 8000f2e:	681a      	ldr	r2, [r3, #0]
 8000f30:	7bf9      	ldrb	r1, [r7, #15]
 8000f32:	486e      	ldr	r0, [pc, #440]	; (80010ec <WriteInLOG+0x28c>)
 8000f34:	4613      	mov	r3, r2
 8000f36:	011b      	lsls	r3, r3, #4
 8000f38:	4413      	add	r3, r2
 8000f3a:	4403      	add	r3, r0
 8000f3c:	440b      	add	r3, r1
 8000f3e:	3304      	adds	r3, #4
 8000f40:	2220      	movs	r2, #32
 8000f42:	701a      	strb	r2, [r3, #0]
	for (;i<16;i++)
 8000f44:	7bfb      	ldrb	r3, [r7, #15]
 8000f46:	3301      	adds	r3, #1
 8000f48:	73fb      	strb	r3, [r7, #15]
 8000f4a:	7bfb      	ldrb	r3, [r7, #15]
 8000f4c:	2b0f      	cmp	r3, #15
 8000f4e:	d9ed      	bls.n	8000f2c <WriteInLOG+0xcc>
	}
	logDebugD("ii: ",i,0);
 8000f50:	4867      	ldr	r0, [pc, #412]	; (80010f0 <WriteInLOG+0x290>)
 8000f52:	f002 fc59 	bl	8003808 <printToBufferWithoutEndUART2>
 8000f56:	7bfb      	ldrb	r3, [r7, #15]
 8000f58:	2200      	movs	r2, #0
 8000f5a:	4619      	mov	r1, r3
 8000f5c:	4865      	ldr	r0, [pc, #404]	; (80010f4 <WriteInLOG+0x294>)
 8000f5e:	f002 fcab 	bl	80038b8 <printToBufferUART2D>
	LoggingData.Records[LoggingData.RecordsQuantity][i] = '\0';
 8000f62:	4b62      	ldr	r3, [pc, #392]	; (80010ec <WriteInLOG+0x28c>)
 8000f64:	681a      	ldr	r2, [r3, #0]
 8000f66:	7bf9      	ldrb	r1, [r7, #15]
 8000f68:	4860      	ldr	r0, [pc, #384]	; (80010ec <WriteInLOG+0x28c>)
 8000f6a:	4613      	mov	r3, r2
 8000f6c:	011b      	lsls	r3, r3, #4
 8000f6e:	4413      	add	r3, r2
 8000f70:	4403      	add	r3, r0
 8000f72:	440b      	add	r3, r1
 8000f74:	3304      	adds	r3, #4
 8000f76:	2200      	movs	r2, #0
 8000f78:	701a      	strb	r2, [r3, #0]

	LoggingData.RecordsQuantity++;
 8000f7a:	4b5c      	ldr	r3, [pc, #368]	; (80010ec <WriteInLOG+0x28c>)
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	3301      	adds	r3, #1
 8000f80:	4a5a      	ldr	r2, [pc, #360]	; (80010ec <WriteInLOG+0x28c>)
 8000f82:	6013      	str	r3, [r2, #0]
	if (LoggingData.RecordsQuantity>=(MAX_LOG_ITEMS))
 8000f84:	4b59      	ldr	r3, [pc, #356]	; (80010ec <WriteInLOG+0x28c>)
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	2b17      	cmp	r3, #23
 8000f8a:	f240 809e 	bls.w	80010ca <WriteInLOG+0x26a>
	{
		for (i=0;i<MAX_LOG_ITEMS-10;i++)
 8000f8e:	2300      	movs	r3, #0
 8000f90:	73fb      	strb	r3, [r7, #15]
 8000f92:	e093      	b.n	80010bc <WriteInLOG+0x25c>
		{
			number = itoa(i);
 8000f94:	7bfb      	ldrb	r3, [r7, #15]
 8000f96:	4618      	mov	r0, r3
 8000f98:	f000 fa80 	bl	800149c <itoa>
 8000f9c:	60b8      	str	r0, [r7, #8]
			uint8_t k;
			for(k=0;number[k]!='\0';k++)
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	737b      	strb	r3, [r7, #13]
 8000fa2:	e011      	b.n	8000fc8 <WriteInLOG+0x168>
			{
				LoggingData.Records[i][k] = number[k];
 8000fa4:	7b7b      	ldrb	r3, [r7, #13]
 8000fa6:	68ba      	ldr	r2, [r7, #8]
 8000fa8:	4413      	add	r3, r2
 8000faa:	7bfa      	ldrb	r2, [r7, #15]
 8000fac:	7b79      	ldrb	r1, [r7, #13]
 8000fae:	781c      	ldrb	r4, [r3, #0]
 8000fb0:	484e      	ldr	r0, [pc, #312]	; (80010ec <WriteInLOG+0x28c>)
 8000fb2:	4613      	mov	r3, r2
 8000fb4:	011b      	lsls	r3, r3, #4
 8000fb6:	4413      	add	r3, r2
 8000fb8:	4403      	add	r3, r0
 8000fba:	440b      	add	r3, r1
 8000fbc:	3304      	adds	r3, #4
 8000fbe:	4622      	mov	r2, r4
 8000fc0:	701a      	strb	r2, [r3, #0]
			for(k=0;number[k]!='\0';k++)
 8000fc2:	7b7b      	ldrb	r3, [r7, #13]
 8000fc4:	3301      	adds	r3, #1
 8000fc6:	737b      	strb	r3, [r7, #13]
 8000fc8:	7b7b      	ldrb	r3, [r7, #13]
 8000fca:	68ba      	ldr	r2, [r7, #8]
 8000fcc:	4413      	add	r3, r2
 8000fce:	781b      	ldrb	r3, [r3, #0]
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d1e7      	bne.n	8000fa4 <WriteInLOG+0x144>
			}
			LoggingData.Records[i][k] = ':';
 8000fd4:	7bfa      	ldrb	r2, [r7, #15]
 8000fd6:	7b79      	ldrb	r1, [r7, #13]
 8000fd8:	4844      	ldr	r0, [pc, #272]	; (80010ec <WriteInLOG+0x28c>)
 8000fda:	4613      	mov	r3, r2
 8000fdc:	011b      	lsls	r3, r3, #4
 8000fde:	4413      	add	r3, r2
 8000fe0:	4403      	add	r3, r0
 8000fe2:	440b      	add	r3, r1
 8000fe4:	3304      	adds	r3, #4
 8000fe6:	223a      	movs	r2, #58	; 0x3a
 8000fe8:	701a      	strb	r2, [r3, #0]
			for (j=k+1;LoggingData.Records[i][j]!='\0';j++)
 8000fea:	7b7b      	ldrb	r3, [r7, #13]
 8000fec:	3301      	adds	r3, #1
 8000fee:	73bb      	strb	r3, [r7, #14]
 8000ff0:	e035      	b.n	800105e <WriteInLOG+0x1fe>
			{
				if (i>=10)
 8000ff2:	7bfb      	ldrb	r3, [r7, #15]
 8000ff4:	2b09      	cmp	r3, #9
 8000ff6:	d917      	bls.n	8001028 <WriteInLOG+0x1c8>
					LoggingData.Records[i][j] = LoggingData.Records[i+10][j];
 8000ff8:	7bfb      	ldrb	r3, [r7, #15]
 8000ffa:	f103 010a 	add.w	r1, r3, #10
 8000ffe:	7bbc      	ldrb	r4, [r7, #14]
 8001000:	7bfa      	ldrb	r2, [r7, #15]
 8001002:	7bb8      	ldrb	r0, [r7, #14]
 8001004:	4d39      	ldr	r5, [pc, #228]	; (80010ec <WriteInLOG+0x28c>)
 8001006:	460b      	mov	r3, r1
 8001008:	011b      	lsls	r3, r3, #4
 800100a:	440b      	add	r3, r1
 800100c:	442b      	add	r3, r5
 800100e:	4423      	add	r3, r4
 8001010:	3304      	adds	r3, #4
 8001012:	781c      	ldrb	r4, [r3, #0]
 8001014:	4935      	ldr	r1, [pc, #212]	; (80010ec <WriteInLOG+0x28c>)
 8001016:	4613      	mov	r3, r2
 8001018:	011b      	lsls	r3, r3, #4
 800101a:	4413      	add	r3, r2
 800101c:	440b      	add	r3, r1
 800101e:	4403      	add	r3, r0
 8001020:	3304      	adds	r3, #4
 8001022:	4622      	mov	r2, r4
 8001024:	701a      	strb	r2, [r3, #0]
 8001026:	e017      	b.n	8001058 <WriteInLOG+0x1f8>
				else
					LoggingData.Records[i][j] = LoggingData.Records[i+10][j+1];
 8001028:	7bfb      	ldrb	r3, [r7, #15]
 800102a:	f103 010a 	add.w	r1, r3, #10
 800102e:	7bbb      	ldrb	r3, [r7, #14]
 8001030:	1c5c      	adds	r4, r3, #1
 8001032:	7bfa      	ldrb	r2, [r7, #15]
 8001034:	7bb8      	ldrb	r0, [r7, #14]
 8001036:	4d2d      	ldr	r5, [pc, #180]	; (80010ec <WriteInLOG+0x28c>)
 8001038:	460b      	mov	r3, r1
 800103a:	011b      	lsls	r3, r3, #4
 800103c:	440b      	add	r3, r1
 800103e:	442b      	add	r3, r5
 8001040:	4423      	add	r3, r4
 8001042:	3304      	adds	r3, #4
 8001044:	781c      	ldrb	r4, [r3, #0]
 8001046:	4929      	ldr	r1, [pc, #164]	; (80010ec <WriteInLOG+0x28c>)
 8001048:	4613      	mov	r3, r2
 800104a:	011b      	lsls	r3, r3, #4
 800104c:	4413      	add	r3, r2
 800104e:	440b      	add	r3, r1
 8001050:	4403      	add	r3, r0
 8001052:	3304      	adds	r3, #4
 8001054:	4622      	mov	r2, r4
 8001056:	701a      	strb	r2, [r3, #0]
			for (j=k+1;LoggingData.Records[i][j]!='\0';j++)
 8001058:	7bbb      	ldrb	r3, [r7, #14]
 800105a:	3301      	adds	r3, #1
 800105c:	73bb      	strb	r3, [r7, #14]
 800105e:	7bfa      	ldrb	r2, [r7, #15]
 8001060:	7bb9      	ldrb	r1, [r7, #14]
 8001062:	4822      	ldr	r0, [pc, #136]	; (80010ec <WriteInLOG+0x28c>)
 8001064:	4613      	mov	r3, r2
 8001066:	011b      	lsls	r3, r3, #4
 8001068:	4413      	add	r3, r2
 800106a:	4403      	add	r3, r0
 800106c:	440b      	add	r3, r1
 800106e:	3304      	adds	r3, #4
 8001070:	781b      	ldrb	r3, [r3, #0]
 8001072:	2b00      	cmp	r3, #0
 8001074:	d1bd      	bne.n	8000ff2 <WriteInLOG+0x192>
			}
			j--;
 8001076:	7bbb      	ldrb	r3, [r7, #14]
 8001078:	3b01      	subs	r3, #1
 800107a:	73bb      	strb	r3, [r7, #14]
			for (;j<16;j++)
 800107c:	e00d      	b.n	800109a <WriteInLOG+0x23a>
			{
				LoggingData.Records[i][j] = ' ';
 800107e:	7bfa      	ldrb	r2, [r7, #15]
 8001080:	7bb9      	ldrb	r1, [r7, #14]
 8001082:	481a      	ldr	r0, [pc, #104]	; (80010ec <WriteInLOG+0x28c>)
 8001084:	4613      	mov	r3, r2
 8001086:	011b      	lsls	r3, r3, #4
 8001088:	4413      	add	r3, r2
 800108a:	4403      	add	r3, r0
 800108c:	440b      	add	r3, r1
 800108e:	3304      	adds	r3, #4
 8001090:	2220      	movs	r2, #32
 8001092:	701a      	strb	r2, [r3, #0]
			for (;j<16;j++)
 8001094:	7bbb      	ldrb	r3, [r7, #14]
 8001096:	3301      	adds	r3, #1
 8001098:	73bb      	strb	r3, [r7, #14]
 800109a:	7bbb      	ldrb	r3, [r7, #14]
 800109c:	2b0f      	cmp	r3, #15
 800109e:	d9ee      	bls.n	800107e <WriteInLOG+0x21e>
			}
			LoggingData.Records[i][j] = '\0';
 80010a0:	7bfa      	ldrb	r2, [r7, #15]
 80010a2:	7bb9      	ldrb	r1, [r7, #14]
 80010a4:	4811      	ldr	r0, [pc, #68]	; (80010ec <WriteInLOG+0x28c>)
 80010a6:	4613      	mov	r3, r2
 80010a8:	011b      	lsls	r3, r3, #4
 80010aa:	4413      	add	r3, r2
 80010ac:	4403      	add	r3, r0
 80010ae:	440b      	add	r3, r1
 80010b0:	3304      	adds	r3, #4
 80010b2:	2200      	movs	r2, #0
 80010b4:	701a      	strb	r2, [r3, #0]
		for (i=0;i<MAX_LOG_ITEMS-10;i++)
 80010b6:	7bfb      	ldrb	r3, [r7, #15]
 80010b8:	3301      	adds	r3, #1
 80010ba:	73fb      	strb	r3, [r7, #15]
 80010bc:	7bfb      	ldrb	r3, [r7, #15]
 80010be:	2b0d      	cmp	r3, #13
 80010c0:	f67f af68 	bls.w	8000f94 <WriteInLOG+0x134>
		}

		LoggingData.RecordsQuantity=MAX_LOG_ITEMS-10;
 80010c4:	4b09      	ldr	r3, [pc, #36]	; (80010ec <WriteInLOG+0x28c>)
 80010c6:	220e      	movs	r2, #14
 80010c8:	601a      	str	r2, [r3, #0]
	}
	flash_write_block();
 80010ca:	f7ff f94f 	bl	800036c <flash_write_block>
	logDebugD("Q: ",LoggingData.RecordsQuantity,0);
 80010ce:	4808      	ldr	r0, [pc, #32]	; (80010f0 <WriteInLOG+0x290>)
 80010d0:	f002 fb9a 	bl	8003808 <printToBufferWithoutEndUART2>
 80010d4:	4b05      	ldr	r3, [pc, #20]	; (80010ec <WriteInLOG+0x28c>)
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	2200      	movs	r2, #0
 80010da:	4619      	mov	r1, r3
 80010dc:	4806      	ldr	r0, [pc, #24]	; (80010f8 <WriteInLOG+0x298>)
 80010de:	f002 fbeb 	bl	80038b8 <printToBufferUART2D>
}
 80010e2:	bf00      	nop
 80010e4:	3710      	adds	r7, #16
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bdb0      	pop	{r4, r5, r7, pc}
 80010ea:	bf00      	nop
 80010ec:	20000cc4 	.word	0x20000cc4
 80010f0:	08004b44 	.word	0x08004b44
 80010f4:	08004b4c 	.word	0x08004b4c
 80010f8:	08004b54 	.word	0x08004b54

080010fc <InfoToUARTBeforeStart>:
}



void InfoToUARTBeforeStart(void)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	af00      	add	r7, sp, #0

	logInfoD("CRC(Calibration) =",CalibrationData.CRC_data,0);
 8001100:	487d      	ldr	r0, [pc, #500]	; (80012f8 <InfoToUARTBeforeStart+0x1fc>)
 8001102:	f002 fb81 	bl	8003808 <printToBufferWithoutEndUART2>
 8001106:	4b7d      	ldr	r3, [pc, #500]	; (80012fc <InfoToUARTBeforeStart+0x200>)
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	2200      	movs	r2, #0
 800110c:	4619      	mov	r1, r3
 800110e:	487c      	ldr	r0, [pc, #496]	; (8001300 <InfoToUARTBeforeStart+0x204>)
 8001110:	f002 fbd2 	bl	80038b8 <printToBufferUART2D>
	logInfoD("Calibration0ValueForCurrent =",CalibrationData.CalibrationValueForCurrent1 ,0);
 8001114:	4878      	ldr	r0, [pc, #480]	; (80012f8 <InfoToUARTBeforeStart+0x1fc>)
 8001116:	f002 fb77 	bl	8003808 <printToBufferWithoutEndUART2>
 800111a:	4b78      	ldr	r3, [pc, #480]	; (80012fc <InfoToUARTBeforeStart+0x200>)
 800111c:	689b      	ldr	r3, [r3, #8]
 800111e:	2200      	movs	r2, #0
 8001120:	4619      	mov	r1, r3
 8001122:	4878      	ldr	r0, [pc, #480]	; (8001304 <InfoToUARTBeforeStart+0x208>)
 8001124:	f002 fbc8 	bl	80038b8 <printToBufferUART2D>
	logInfoD("CalibrationValueForCurrent1 =",CalibrationData.CalibrationValueForCurrent2 ,0);
 8001128:	4873      	ldr	r0, [pc, #460]	; (80012f8 <InfoToUARTBeforeStart+0x1fc>)
 800112a:	f002 fb6d 	bl	8003808 <printToBufferWithoutEndUART2>
 800112e:	4b73      	ldr	r3, [pc, #460]	; (80012fc <InfoToUARTBeforeStart+0x200>)
 8001130:	691b      	ldr	r3, [r3, #16]
 8001132:	2200      	movs	r2, #0
 8001134:	4619      	mov	r1, r3
 8001136:	4874      	ldr	r0, [pc, #464]	; (8001308 <InfoToUARTBeforeStart+0x20c>)
 8001138:	f002 fbbe 	bl	80038b8 <printToBufferUART2D>
	logInfoD("CalibrationValueForCurrent2 =",CalibrationData.CalibrationValueForVoltage1 ,0);
 800113c:	486e      	ldr	r0, [pc, #440]	; (80012f8 <InfoToUARTBeforeStart+0x1fc>)
 800113e:	f002 fb63 	bl	8003808 <printToBufferWithoutEndUART2>
 8001142:	4b6e      	ldr	r3, [pc, #440]	; (80012fc <InfoToUARTBeforeStart+0x200>)
 8001144:	699b      	ldr	r3, [r3, #24]
 8001146:	2200      	movs	r2, #0
 8001148:	4619      	mov	r1, r3
 800114a:	4870      	ldr	r0, [pc, #448]	; (800130c <InfoToUARTBeforeStart+0x210>)
 800114c:	f002 fbb4 	bl	80038b8 <printToBufferUART2D>
	logInfoD("CalibrationValueForCurrent3 =",CalibrationData.CalibrationValueForVoltage2 ,0);
 8001150:	4869      	ldr	r0, [pc, #420]	; (80012f8 <InfoToUARTBeforeStart+0x1fc>)
 8001152:	f002 fb59 	bl	8003808 <printToBufferWithoutEndUART2>
 8001156:	4b69      	ldr	r3, [pc, #420]	; (80012fc <InfoToUARTBeforeStart+0x200>)
 8001158:	6a1b      	ldr	r3, [r3, #32]
 800115a:	2200      	movs	r2, #0
 800115c:	4619      	mov	r1, r3
 800115e:	486c      	ldr	r0, [pc, #432]	; (8001310 <InfoToUARTBeforeStart+0x214>)
 8001160:	f002 fbaa 	bl	80038b8 <printToBufferUART2D>
	logInfoD("CalibrationValueForVoltage1 =",CalibrationData.CalibrationValueForVoltage3 ,0);
 8001164:	4864      	ldr	r0, [pc, #400]	; (80012f8 <InfoToUARTBeforeStart+0x1fc>)
 8001166:	f002 fb4f 	bl	8003808 <printToBufferWithoutEndUART2>
 800116a:	4b64      	ldr	r3, [pc, #400]	; (80012fc <InfoToUARTBeforeStart+0x200>)
 800116c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800116e:	2200      	movs	r2, #0
 8001170:	4619      	mov	r1, r3
 8001172:	4868      	ldr	r0, [pc, #416]	; (8001314 <InfoToUARTBeforeStart+0x218>)
 8001174:	f002 fba0 	bl	80038b8 <printToBufferUART2D>
	logInfoD("CalibrationValueForVoltage2 =",CalibrationData.CalibrationValueForVoltage4 ,0);
 8001178:	485f      	ldr	r0, [pc, #380]	; (80012f8 <InfoToUARTBeforeStart+0x1fc>)
 800117a:	f002 fb45 	bl	8003808 <printToBufferWithoutEndUART2>
 800117e:	4b5f      	ldr	r3, [pc, #380]	; (80012fc <InfoToUARTBeforeStart+0x200>)
 8001180:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001182:	2200      	movs	r2, #0
 8001184:	4619      	mov	r1, r3
 8001186:	4864      	ldr	r0, [pc, #400]	; (8001318 <InfoToUARTBeforeStart+0x21c>)
 8001188:	f002 fb96 	bl	80038b8 <printToBufferUART2D>
	logInfoD("CalibrationValueForVoltage3 =",CalibrationData.CalibrationValueForVoltage5 ,0);
 800118c:	485a      	ldr	r0, [pc, #360]	; (80012f8 <InfoToUARTBeforeStart+0x1fc>)
 800118e:	f002 fb3b 	bl	8003808 <printToBufferWithoutEndUART2>
 8001192:	4b5a      	ldr	r3, [pc, #360]	; (80012fc <InfoToUARTBeforeStart+0x200>)
 8001194:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001196:	2200      	movs	r2, #0
 8001198:	4619      	mov	r1, r3
 800119a:	4860      	ldr	r0, [pc, #384]	; (800131c <InfoToUARTBeforeStart+0x220>)
 800119c:	f002 fb8c 	bl	80038b8 <printToBufferUART2D>
	logInfoD("CalibrationValueForVoltage4 =",CalibrationData.CalibrationValueForVoltage6 ,0) ;
 80011a0:	4855      	ldr	r0, [pc, #340]	; (80012f8 <InfoToUARTBeforeStart+0x1fc>)
 80011a2:	f002 fb31 	bl	8003808 <printToBufferWithoutEndUART2>
 80011a6:	4b55      	ldr	r3, [pc, #340]	; (80012fc <InfoToUARTBeforeStart+0x200>)
 80011a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011aa:	2200      	movs	r2, #0
 80011ac:	4619      	mov	r1, r3
 80011ae:	485c      	ldr	r0, [pc, #368]	; (8001320 <InfoToUARTBeforeStart+0x224>)
 80011b0:	f002 fb82 	bl	80038b8 <printToBufferUART2D>
	logInfoD("ResistanceComp_MOSFET =",CalibrationData.CalibrationValueForVoltage7 ,0) ;
 80011b4:	4850      	ldr	r0, [pc, #320]	; (80012f8 <InfoToUARTBeforeStart+0x1fc>)
 80011b6:	f002 fb27 	bl	8003808 <printToBufferWithoutEndUART2>
 80011ba:	4b50      	ldr	r3, [pc, #320]	; (80012fc <InfoToUARTBeforeStart+0x200>)
 80011bc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80011be:	2200      	movs	r2, #0
 80011c0:	4619      	mov	r1, r3
 80011c2:	4858      	ldr	r0, [pc, #352]	; (8001324 <InfoToUARTBeforeStart+0x228>)
 80011c4:	f002 fb78 	bl	80038b8 <printToBufferUART2D>
	delay_ms(50);
 80011c8:	2032      	movs	r0, #50	; 0x32
 80011ca:	f000 f919 	bl	8001400 <delay_ms>
	logInfoD("CRC(SettingsData) =",SettingsData.CRC_data,0);
 80011ce:	484a      	ldr	r0, [pc, #296]	; (80012f8 <InfoToUARTBeforeStart+0x1fc>)
 80011d0:	f002 fb1a 	bl	8003808 <printToBufferWithoutEndUART2>
 80011d4:	4b54      	ldr	r3, [pc, #336]	; (8001328 <InfoToUARTBeforeStart+0x22c>)
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	2200      	movs	r2, #0
 80011da:	4619      	mov	r1, r3
 80011dc:	4853      	ldr	r0, [pc, #332]	; (800132c <InfoToUARTBeforeStart+0x230>)
 80011de:	f002 fb6b 	bl	80038b8 <printToBufferUART2D>
	logInfoD("Option1(menu position) =",SettingsData.Option1 ,0);
 80011e2:	4845      	ldr	r0, [pc, #276]	; (80012f8 <InfoToUARTBeforeStart+0x1fc>)
 80011e4:	f002 fb10 	bl	8003808 <printToBufferWithoutEndUART2>
 80011e8:	4b4f      	ldr	r3, [pc, #316]	; (8001328 <InfoToUARTBeforeStart+0x22c>)
 80011ea:	689b      	ldr	r3, [r3, #8]
 80011ec:	2200      	movs	r2, #0
 80011ee:	4619      	mov	r1, r3
 80011f0:	484f      	ldr	r0, [pc, #316]	; (8001330 <InfoToUARTBeforeStart+0x234>)
 80011f2:	f002 fb61 	bl	80038b8 <printToBufferUART2D>
	logInfoD("ChargeTime =",SettingsData.ChargeTime ,0);
 80011f6:	4840      	ldr	r0, [pc, #256]	; (80012f8 <InfoToUARTBeforeStart+0x1fc>)
 80011f8:	f002 fb06 	bl	8003808 <printToBufferWithoutEndUART2>
 80011fc:	4b4a      	ldr	r3, [pc, #296]	; (8001328 <InfoToUARTBeforeStart+0x22c>)
 80011fe:	691b      	ldr	r3, [r3, #16]
 8001200:	2200      	movs	r2, #0
 8001202:	4619      	mov	r1, r3
 8001204:	484b      	ldr	r0, [pc, #300]	; (8001334 <InfoToUARTBeforeStart+0x238>)
 8001206:	f002 fb57 	bl	80038b8 <printToBufferUART2D>
	logInfoD("LowVoltage =",SettingsData.LowVoltage ,0);
 800120a:	483b      	ldr	r0, [pc, #236]	; (80012f8 <InfoToUARTBeforeStart+0x1fc>)
 800120c:	f002 fafc 	bl	8003808 <printToBufferWithoutEndUART2>
 8001210:	4b45      	ldr	r3, [pc, #276]	; (8001328 <InfoToUARTBeforeStart+0x22c>)
 8001212:	699b      	ldr	r3, [r3, #24]
 8001214:	2200      	movs	r2, #0
 8001216:	4619      	mov	r1, r3
 8001218:	4847      	ldr	r0, [pc, #284]	; (8001338 <InfoToUARTBeforeStart+0x23c>)
 800121a:	f002 fb4d 	bl	80038b8 <printToBufferUART2D>
	logInfoD("MaxVoltage =",SettingsData.MaxVoltage ,0);
 800121e:	4836      	ldr	r0, [pc, #216]	; (80012f8 <InfoToUARTBeforeStart+0x1fc>)
 8001220:	f002 faf2 	bl	8003808 <printToBufferWithoutEndUART2>
 8001224:	4b40      	ldr	r3, [pc, #256]	; (8001328 <InfoToUARTBeforeStart+0x22c>)
 8001226:	6a1b      	ldr	r3, [r3, #32]
 8001228:	2200      	movs	r2, #0
 800122a:	4619      	mov	r1, r3
 800122c:	4843      	ldr	r0, [pc, #268]	; (800133c <InfoToUARTBeforeStart+0x240>)
 800122e:	f002 fb43 	bl	80038b8 <printToBufferUART2D>
	logInfoD("ChargeAdapt =",SettingsData.ChargeAdapt ,0);
 8001232:	4831      	ldr	r0, [pc, #196]	; (80012f8 <InfoToUARTBeforeStart+0x1fc>)
 8001234:	f002 fae8 	bl	8003808 <printToBufferWithoutEndUART2>
 8001238:	4b3b      	ldr	r3, [pc, #236]	; (8001328 <InfoToUARTBeforeStart+0x22c>)
 800123a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800123c:	2200      	movs	r2, #0
 800123e:	4619      	mov	r1, r3
 8001240:	483f      	ldr	r0, [pc, #252]	; (8001340 <InfoToUARTBeforeStart+0x244>)
 8001242:	f002 fb39 	bl	80038b8 <printToBufferUART2D>
	logInfoD("Swing_Chrg_time =",SettingsData.Swing_Chrg_time ,0);
 8001246:	482c      	ldr	r0, [pc, #176]	; (80012f8 <InfoToUARTBeforeStart+0x1fc>)
 8001248:	f002 fade 	bl	8003808 <printToBufferWithoutEndUART2>
 800124c:	4b36      	ldr	r3, [pc, #216]	; (8001328 <InfoToUARTBeforeStart+0x22c>)
 800124e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001250:	2200      	movs	r2, #0
 8001252:	4619      	mov	r1, r3
 8001254:	483b      	ldr	r0, [pc, #236]	; (8001344 <InfoToUARTBeforeStart+0x248>)
 8001256:	f002 fb2f 	bl	80038b8 <printToBufferUART2D>
	logInfoD("Swing_DChrg_time =",SettingsData.Swing_DChrg_time ,0);
 800125a:	4827      	ldr	r0, [pc, #156]	; (80012f8 <InfoToUARTBeforeStart+0x1fc>)
 800125c:	f002 fad4 	bl	8003808 <printToBufferWithoutEndUART2>
 8001260:	4b31      	ldr	r3, [pc, #196]	; (8001328 <InfoToUARTBeforeStart+0x22c>)
 8001262:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001264:	2200      	movs	r2, #0
 8001266:	4619      	mov	r1, r3
 8001268:	4837      	ldr	r0, [pc, #220]	; (8001348 <InfoToUARTBeforeStart+0x24c>)
 800126a:	f002 fb25 	bl	80038b8 <printToBufferUART2D>
	logInfoD("Option2(OUT after powerUp) =",SettingsData.Option2 ,0);
 800126e:	4822      	ldr	r0, [pc, #136]	; (80012f8 <InfoToUARTBeforeStart+0x1fc>)
 8001270:	f002 faca 	bl	8003808 <printToBufferWithoutEndUART2>
 8001274:	4b2c      	ldr	r3, [pc, #176]	; (8001328 <InfoToUARTBeforeStart+0x22c>)
 8001276:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001278:	2200      	movs	r2, #0
 800127a:	4619      	mov	r1, r3
 800127c:	4833      	ldr	r0, [pc, #204]	; (800134c <InfoToUARTBeforeStart+0x250>)
 800127e:	f002 fb1b 	bl	80038b8 <printToBufferUART2D>
	delay_ms(50);
 8001282:	2032      	movs	r0, #50	; 0x32
 8001284:	f000 f8bc 	bl	8001400 <delay_ms>

	logInfoD("CRC(SaveDataWhenPowerOff) =",SaveDataWhenPowerOff.CRC_data,0);
 8001288:	481b      	ldr	r0, [pc, #108]	; (80012f8 <InfoToUARTBeforeStart+0x1fc>)
 800128a:	f002 fabd 	bl	8003808 <printToBufferWithoutEndUART2>
 800128e:	4b30      	ldr	r3, [pc, #192]	; (8001350 <InfoToUARTBeforeStart+0x254>)
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	2200      	movs	r2, #0
 8001294:	4619      	mov	r1, r3
 8001296:	482f      	ldr	r0, [pc, #188]	; (8001354 <InfoToUARTBeforeStart+0x258>)
 8001298:	f002 fb0e 	bl	80038b8 <printToBufferUART2D>
	logInfoD("BatteryCapacityDischargePreviousValue =",SaveDataWhenPowerOff.BatteryCapacityDischargePreviousValue ,0);
 800129c:	4816      	ldr	r0, [pc, #88]	; (80012f8 <InfoToUARTBeforeStart+0x1fc>)
 800129e:	f002 fab3 	bl	8003808 <printToBufferWithoutEndUART2>
 80012a2:	4b2b      	ldr	r3, [pc, #172]	; (8001350 <InfoToUARTBeforeStart+0x254>)
 80012a4:	689b      	ldr	r3, [r3, #8]
 80012a6:	2200      	movs	r2, #0
 80012a8:	4619      	mov	r1, r3
 80012aa:	482b      	ldr	r0, [pc, #172]	; (8001358 <InfoToUARTBeforeStart+0x25c>)
 80012ac:	f002 fb04 	bl	80038b8 <printToBufferUART2D>
	logInfoD("BatteryCapacityDischargeCurrent =",SaveDataWhenPowerOff.BatteryCapacityDischargeCurrent ,0);
 80012b0:	4811      	ldr	r0, [pc, #68]	; (80012f8 <InfoToUARTBeforeStart+0x1fc>)
 80012b2:	f002 faa9 	bl	8003808 <printToBufferWithoutEndUART2>
 80012b6:	4b26      	ldr	r3, [pc, #152]	; (8001350 <InfoToUARTBeforeStart+0x254>)
 80012b8:	691b      	ldr	r3, [r3, #16]
 80012ba:	2200      	movs	r2, #0
 80012bc:	4619      	mov	r1, r3
 80012be:	4827      	ldr	r0, [pc, #156]	; (800135c <InfoToUARTBeforeStart+0x260>)
 80012c0:	f002 fafa 	bl	80038b8 <printToBufferUART2D>
	logInfoD("OutState = ",SaveDataWhenPowerOff.OutState ,0);
 80012c4:	480c      	ldr	r0, [pc, #48]	; (80012f8 <InfoToUARTBeforeStart+0x1fc>)
 80012c6:	f002 fa9f 	bl	8003808 <printToBufferWithoutEndUART2>
 80012ca:	4b21      	ldr	r3, [pc, #132]	; (8001350 <InfoToUARTBeforeStart+0x254>)
 80012cc:	699b      	ldr	r3, [r3, #24]
 80012ce:	2200      	movs	r2, #0
 80012d0:	4619      	mov	r1, r3
 80012d2:	4823      	ldr	r0, [pc, #140]	; (8001360 <InfoToUARTBeforeStart+0x264>)
 80012d4:	f002 faf0 	bl	80038b8 <printToBufferUART2D>

	logInfoD("SystemCoreClock: ", SystemCoreClock, 0);
 80012d8:	4807      	ldr	r0, [pc, #28]	; (80012f8 <InfoToUARTBeforeStart+0x1fc>)
 80012da:	f002 fa95 	bl	8003808 <printToBufferWithoutEndUART2>
 80012de:	4b21      	ldr	r3, [pc, #132]	; (8001364 <InfoToUARTBeforeStart+0x268>)
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	2200      	movs	r2, #0
 80012e4:	4619      	mov	r1, r3
 80012e6:	4820      	ldr	r0, [pc, #128]	; (8001368 <InfoToUARTBeforeStart+0x26c>)
 80012e8:	f002 fae6 	bl	80038b8 <printToBufferUART2D>
	delay_ms(50);
 80012ec:	2032      	movs	r0, #50	; 0x32
 80012ee:	f000 f887 	bl	8001400 <delay_ms>
}
 80012f2:	bf00      	nop
 80012f4:	bd80      	pop	{r7, pc}
 80012f6:	bf00      	nop
 80012f8:	08004b58 	.word	0x08004b58
 80012fc:	20000004 	.word	0x20000004
 8001300:	08004b60 	.word	0x08004b60
 8001304:	08004b74 	.word	0x08004b74
 8001308:	08004b94 	.word	0x08004b94
 800130c:	08004bb4 	.word	0x08004bb4
 8001310:	08004bd4 	.word	0x08004bd4
 8001314:	08004bf4 	.word	0x08004bf4
 8001318:	08004c14 	.word	0x08004c14
 800131c:	08004c34 	.word	0x08004c34
 8001320:	08004c54 	.word	0x08004c54
 8001324:	08004c74 	.word	0x08004c74
 8001328:	200000f4 	.word	0x200000f4
 800132c:	08004c8c 	.word	0x08004c8c
 8001330:	08004ca0 	.word	0x08004ca0
 8001334:	08004cbc 	.word	0x08004cbc
 8001338:	08004ccc 	.word	0x08004ccc
 800133c:	08004cdc 	.word	0x08004cdc
 8001340:	08004cec 	.word	0x08004cec
 8001344:	08004cfc 	.word	0x08004cfc
 8001348:	08004d10 	.word	0x08004d10
 800134c:	08004d24 	.word	0x08004d24
 8001350:	200001cc 	.word	0x200001cc
 8001354:	08004d44 	.word	0x08004d44
 8001358:	08004d60 	.word	0x08004d60
 800135c:	08004d88 	.word	0x08004d88
 8001360:	08004dac 	.word	0x08004dac
 8001364:	20000240 	.word	0x20000240
 8001368:	08004db8 	.word	0x08004db8

0800136c <delay_us>:
void delay_us(uint32_t us)
{
 800136c:	b480      	push	{r7}
 800136e:	b087      	sub	sp, #28
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
	volatile uint32_t n = 0;
 8001374:	2300      	movs	r3, #0
 8001376:	617b      	str	r3, [r7, #20]
	if (us==1) n=1;//в тактах процесора
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	2b01      	cmp	r3, #1
 800137c:	d101      	bne.n	8001382 <delay_us+0x16>
 800137e:	2301      	movs	r3, #1
 8001380:	617b      	str	r3, [r7, #20]
	if (us==2) n=2;//в тактах процесора
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	2b02      	cmp	r3, #2
 8001386:	d101      	bne.n	800138c <delay_us+0x20>
 8001388:	2302      	movs	r3, #2
 800138a:	617b      	str	r3, [r7, #20]
	if (us==3) n=18;//в тактах процесора
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	2b03      	cmp	r3, #3
 8001390:	d101      	bne.n	8001396 <delay_us+0x2a>
 8001392:	2312      	movs	r3, #18
 8001394:	617b      	str	r3, [r7, #20]
	if (us > 3)n=(SystemCoreClock/1000000)*(us-3);//в тактах процесора
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	2b03      	cmp	r3, #3
 800139a:	d90a      	bls.n	80013b2 <delay_us+0x46>
 800139c:	4b15      	ldr	r3, [pc, #84]	; (80013f4 <delay_us+0x88>)
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	4a15      	ldr	r2, [pc, #84]	; (80013f8 <delay_us+0x8c>)
 80013a2:	fba2 2303 	umull	r2, r3, r2, r3
 80013a6:	0c9b      	lsrs	r3, r3, #18
 80013a8:	687a      	ldr	r2, [r7, #4]
 80013aa:	3a03      	subs	r2, #3
 80013ac:	fb02 f303 	mul.w	r3, r2, r3
 80013b0:	617b      	str	r3, [r7, #20]
	//uint32_t n=(SystemCoreClock/1000000)*us;//в тактах процесора
    volatile  uint32_t n0=SysTick->VAL;// Начальное значение счётчика SysTick.
 80013b2:	4b12      	ldr	r3, [pc, #72]	; (80013fc <delay_us+0x90>)
 80013b4:	689b      	ldr	r3, [r3, #8]
 80013b6:	613b      	str	r3, [r7, #16]
    volatile uint32_t np=n0;  // Предыдущее значение счётчика.
 80013b8:	693b      	ldr	r3, [r7, #16]
 80013ba:	60fb      	str	r3, [r7, #12]
    volatile int32_t nc;// Текущее значение счётчика SysTick.

    // Выполняем цикл до тех пор, пока не пройдёт заданное количество тактов процессора.
    do{
    	nc=SysTick->VAL;
 80013bc:	4b0f      	ldr	r3, [pc, #60]	; (80013fc <delay_us+0x90>)
 80013be:	689b      	ldr	r3, [r3, #8]
 80013c0:	60bb      	str	r3, [r7, #8]
        // Проверка на переполнение, корректировка на модуль пересчёта в случае переполнения.
        if(nc>=np)
 80013c2:	68bb      	ldr	r3, [r7, #8]
 80013c4:	461a      	mov	r2, r3
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	429a      	cmp	r2, r3
 80013ca:	d305      	bcc.n	80013d8 <delay_us+0x6c>
            n0+=SysTick->LOAD+1;
 80013cc:	4b0b      	ldr	r3, [pc, #44]	; (80013fc <delay_us+0x90>)
 80013ce:	685b      	ldr	r3, [r3, #4]
 80013d0:	1c5a      	adds	r2, r3, #1
 80013d2:	693b      	ldr	r3, [r7, #16]
 80013d4:	4413      	add	r3, r2
 80013d6:	613b      	str	r3, [r7, #16]
        np=nc;
 80013d8:	68bb      	ldr	r3, [r7, #8]
 80013da:	60fb      	str	r3, [r7, #12]
    }while(n0-nc<n);
 80013dc:	693b      	ldr	r3, [r7, #16]
 80013de:	68ba      	ldr	r2, [r7, #8]
 80013e0:	1a9a      	subs	r2, r3, r2
 80013e2:	697b      	ldr	r3, [r7, #20]
 80013e4:	429a      	cmp	r2, r3
 80013e6:	d3e9      	bcc.n	80013bc <delay_us+0x50>
}
 80013e8:	bf00      	nop
 80013ea:	bf00      	nop
 80013ec:	371c      	adds	r7, #28
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bc80      	pop	{r7}
 80013f2:	4770      	bx	lr
 80013f4:	20000240 	.word	0x20000240
 80013f8:	431bde83 	.word	0x431bde83
 80013fc:	e000e010 	.word	0xe000e010

08001400 <delay_ms>:
// t1=SysTick->VAL;
// t2=SysTick->VAL;

void delay_ms(volatile uint32_t value)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b082      	sub	sp, #8
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
	while(value>0)
 8001408:	e006      	b.n	8001418 <delay_ms+0x18>
	{
		delay_us(1000);
 800140a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800140e:	f7ff ffad 	bl	800136c <delay_us>
		value--;
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	3b01      	subs	r3, #1
 8001416:	607b      	str	r3, [r7, #4]
	while(value>0)
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	2b00      	cmp	r3, #0
 800141c:	d1f5      	bne.n	800140a <delay_ms+0xa>
	}
}
 800141e:	bf00      	nop
 8001420:	bf00      	nop
 8001422:	3708      	adds	r7, #8
 8001424:	46bd      	mov	sp, r7
 8001426:	bd80      	pop	{r7, pc}

08001428 <calcCRC>:
* количество байтов, участвующих в расчете (ровно)
* начальный код CRC (если считается не с начала массива),
* Для ускорения расчета используется таблица
***********************************************************************/
char calcCRC(char *Ptr, char Num, char CRC1)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b0c2      	sub	sp, #264	; 0x108
 800142c:	af00      	add	r7, sp, #0
 800142e:	1d3b      	adds	r3, r7, #4
 8001430:	6018      	str	r0, [r3, #0]
 8001432:	4608      	mov	r0, r1
 8001434:	4611      	mov	r1, r2
 8001436:	1cfb      	adds	r3, r7, #3
 8001438:	4602      	mov	r2, r0
 800143a:	701a      	strb	r2, [r3, #0]
 800143c:	1cbb      	adds	r3, r7, #2
 800143e:	460a      	mov	r2, r1
 8001440:	701a      	strb	r2, [r3, #0]
   char CrcTable[256] = {
 8001442:	f107 0308 	add.w	r3, r7, #8
 8001446:	4a14      	ldr	r2, [pc, #80]	; (8001498 <calcCRC+0x70>)
 8001448:	4618      	mov	r0, r3
 800144a:	4611      	mov	r1, r2
 800144c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001450:	461a      	mov	r2, r3
 8001452:	f003 f897 	bl	8004584 <memcpy>
    0xAE, 0xA9, 0xA0, 0xA7, 0xB2, 0xB5, 0xBC, 0xBB, // e0
    0x96, 0x91, 0x98, 0x9F, 0x8A, 0x8D, 0x84, 0x83, // e8
    0xDE, 0xD9, 0xD0, 0xD7, 0xC2, 0xC5, 0xCC, 0xCB, // f0
    0xE6, 0xE1, 0xE8, 0xEF, 0xFA, 0xFD, 0xF4, 0xF3 // f8
  };
  do  CRC1 = CrcTable[CRC1 ^ *Ptr++]; while (--Num);
 8001456:	1d3b      	adds	r3, r7, #4
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	1d3a      	adds	r2, r7, #4
 800145c:	1c59      	adds	r1, r3, #1
 800145e:	6011      	str	r1, [r2, #0]
 8001460:	781a      	ldrb	r2, [r3, #0]
 8001462:	1cbb      	adds	r3, r7, #2
 8001464:	781b      	ldrb	r3, [r3, #0]
 8001466:	4053      	eors	r3, r2
 8001468:	b2db      	uxtb	r3, r3
 800146a:	4619      	mov	r1, r3
 800146c:	1cbb      	adds	r3, r7, #2
 800146e:	f107 0208 	add.w	r2, r7, #8
 8001472:	5c52      	ldrb	r2, [r2, r1]
 8001474:	701a      	strb	r2, [r3, #0]
 8001476:	1cfb      	adds	r3, r7, #3
 8001478:	1cfa      	adds	r2, r7, #3
 800147a:	7812      	ldrb	r2, [r2, #0]
 800147c:	3a01      	subs	r2, #1
 800147e:	701a      	strb	r2, [r3, #0]
 8001480:	1cfb      	adds	r3, r7, #3
 8001482:	781b      	ldrb	r3, [r3, #0]
 8001484:	2b00      	cmp	r3, #0
 8001486:	d1e6      	bne.n	8001456 <calcCRC+0x2e>
  return CRC1;
 8001488:	1cbb      	adds	r3, r7, #2
 800148a:	781b      	ldrb	r3, [r3, #0]
}
 800148c:	4618      	mov	r0, r3
 800148e:	f507 7784 	add.w	r7, r7, #264	; 0x108
 8001492:	46bd      	mov	sp, r7
 8001494:	bd80      	pop	{r7, pc}
 8001496:	bf00      	nop
 8001498:	08004dcc 	.word	0x08004dcc

0800149c <itoa>:
#include "Lib.h"
char * itoa(int32_t n)
{
 800149c:	b480      	push	{r7}
 800149e:	b089      	sub	sp, #36	; 0x24
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]
	int32_t sign;
	int8_t i,k;
	char s[16];
	static char s1[16];
     if ((sign = n) < 0)
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	61bb      	str	r3, [r7, #24]
 80014a8:	69bb      	ldr	r3, [r7, #24]
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	da02      	bge.n	80014b4 <itoa+0x18>
         n = -n;
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	425b      	negs	r3, r3
 80014b2:	607b      	str	r3, [r7, #4]
     i = 0;
 80014b4:	2300      	movs	r3, #0
 80014b6:	77fb      	strb	r3, [r7, #31]
     do {
         s[i++] = n % 10 + '0';
 80014b8:	687a      	ldr	r2, [r7, #4]
 80014ba:	4b33      	ldr	r3, [pc, #204]	; (8001588 <itoa+0xec>)
 80014bc:	fb83 1302 	smull	r1, r3, r3, r2
 80014c0:	1099      	asrs	r1, r3, #2
 80014c2:	17d3      	asrs	r3, r2, #31
 80014c4:	1ac9      	subs	r1, r1, r3
 80014c6:	460b      	mov	r3, r1
 80014c8:	009b      	lsls	r3, r3, #2
 80014ca:	440b      	add	r3, r1
 80014cc:	005b      	lsls	r3, r3, #1
 80014ce:	1ad1      	subs	r1, r2, r3
 80014d0:	b2cb      	uxtb	r3, r1
 80014d2:	f997 101f 	ldrsb.w	r1, [r7, #31]
 80014d6:	b2ca      	uxtb	r2, r1
 80014d8:	3201      	adds	r2, #1
 80014da:	b2d2      	uxtb	r2, r2
 80014dc:	77fa      	strb	r2, [r7, #31]
 80014de:	3330      	adds	r3, #48	; 0x30
 80014e0:	b2da      	uxtb	r2, r3
 80014e2:	f107 0320 	add.w	r3, r7, #32
 80014e6:	440b      	add	r3, r1
 80014e8:	f803 2c18 	strb.w	r2, [r3, #-24]
     } while ((n /= 10) > 0);
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	4a26      	ldr	r2, [pc, #152]	; (8001588 <itoa+0xec>)
 80014f0:	fb82 1203 	smull	r1, r2, r2, r3
 80014f4:	1092      	asrs	r2, r2, #2
 80014f6:	17db      	asrs	r3, r3, #31
 80014f8:	1ad3      	subs	r3, r2, r3
 80014fa:	607b      	str	r3, [r7, #4]
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	2b00      	cmp	r3, #0
 8001500:	dcda      	bgt.n	80014b8 <itoa+0x1c>
     if (sign < 0)
 8001502:	69bb      	ldr	r3, [r7, #24]
 8001504:	2b00      	cmp	r3, #0
 8001506:	da0c      	bge.n	8001522 <itoa+0x86>
         s[i++] = '-';
 8001508:	f997 201f 	ldrsb.w	r2, [r7, #31]
 800150c:	b2d3      	uxtb	r3, r2
 800150e:	3301      	adds	r3, #1
 8001510:	b2db      	uxtb	r3, r3
 8001512:	77fb      	strb	r3, [r7, #31]
 8001514:	4613      	mov	r3, r2
 8001516:	f107 0220 	add.w	r2, r7, #32
 800151a:	4413      	add	r3, r2
 800151c:	222d      	movs	r2, #45	; 0x2d
 800151e:	f803 2c18 	strb.w	r2, [r3, #-24]
     s[i] = '\0';
 8001522:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001526:	f107 0220 	add.w	r2, r7, #32
 800152a:	4413      	add	r3, r2
 800152c:	2200      	movs	r2, #0
 800152e:	f803 2c18 	strb.w	r2, [r3, #-24]

     k=0;
 8001532:	2300      	movs	r3, #0
 8001534:	77bb      	strb	r3, [r7, #30]
     while (i)
 8001536:	e017      	b.n	8001568 <itoa+0xcc>
     {
    	s1[k]=s[i-1];
 8001538:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800153c:	1e5a      	subs	r2, r3, #1
 800153e:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8001542:	f107 0120 	add.w	r1, r7, #32
 8001546:	440a      	add	r2, r1
 8001548:	f812 1c18 	ldrb.w	r1, [r2, #-24]
 800154c:	4a0f      	ldr	r2, [pc, #60]	; (800158c <itoa+0xf0>)
 800154e:	54d1      	strb	r1, [r2, r3]
    	i--;
 8001550:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001554:	b2db      	uxtb	r3, r3
 8001556:	3b01      	subs	r3, #1
 8001558:	b2db      	uxtb	r3, r3
 800155a:	77fb      	strb	r3, [r7, #31]
    	k++;
 800155c:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8001560:	b2db      	uxtb	r3, r3
 8001562:	3301      	adds	r3, #1
 8001564:	b2db      	uxtb	r3, r3
 8001566:	77bb      	strb	r3, [r7, #30]
     while (i)
 8001568:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800156c:	2b00      	cmp	r3, #0
 800156e:	d1e3      	bne.n	8001538 <itoa+0x9c>
     }
     s1[k] = '\0';
 8001570:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8001574:	4a05      	ldr	r2, [pc, #20]	; (800158c <itoa+0xf0>)
 8001576:	2100      	movs	r1, #0
 8001578:	54d1      	strb	r1, [r2, r3]
     return s1;
 800157a:	4b04      	ldr	r3, [pc, #16]	; (800158c <itoa+0xf0>)
}
 800157c:	4618      	mov	r0, r3
 800157e:	3724      	adds	r7, #36	; 0x24
 8001580:	46bd      	mov	sp, r7
 8001582:	bc80      	pop	{r7}
 8001584:	4770      	bx	lr
 8001586:	bf00      	nop
 8001588:	66666667 	.word	0x66666667
 800158c:	20000b24 	.word	0x20000b24

08001590 <itoa_koma>:
     s1[k] = '\0';
     return s1;
}

char * itoa_koma(int32_t n,uint8_t koma)
{
 8001590:	b480      	push	{r7}
 8001592:	b08f      	sub	sp, #60	; 0x3c
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
 8001598:	460b      	mov	r3, r1
 800159a:	70fb      	strb	r3, [r7, #3]
	int32_t sign;
	int8_t i,k,j;
	char s[17];
	char sKoma[17];
	static char s1[17];
    if ((sign = n) < 0)
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	633b      	str	r3, [r7, #48]	; 0x30
 80015a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	da02      	bge.n	80015ac <itoa_koma+0x1c>
    	n = -n;
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	425b      	negs	r3, r3
 80015aa:	607b      	str	r3, [r7, #4]
     i = 0;
 80015ac:	2300      	movs	r3, #0
 80015ae:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
     do
     {
         s[i++] = n % 10 + '0';
 80015b2:	687a      	ldr	r2, [r7, #4]
 80015b4:	4b68      	ldr	r3, [pc, #416]	; (8001758 <itoa_koma+0x1c8>)
 80015b6:	fb83 1302 	smull	r1, r3, r3, r2
 80015ba:	1099      	asrs	r1, r3, #2
 80015bc:	17d3      	asrs	r3, r2, #31
 80015be:	1ac9      	subs	r1, r1, r3
 80015c0:	460b      	mov	r3, r1
 80015c2:	009b      	lsls	r3, r3, #2
 80015c4:	440b      	add	r3, r1
 80015c6:	005b      	lsls	r3, r3, #1
 80015c8:	1ad1      	subs	r1, r2, r3
 80015ca:	b2cb      	uxtb	r3, r1
 80015cc:	f997 1037 	ldrsb.w	r1, [r7, #55]	; 0x37
 80015d0:	b2ca      	uxtb	r2, r1
 80015d2:	3201      	adds	r2, #1
 80015d4:	b2d2      	uxtb	r2, r2
 80015d6:	f887 2037 	strb.w	r2, [r7, #55]	; 0x37
 80015da:	3330      	adds	r3, #48	; 0x30
 80015dc:	b2da      	uxtb	r2, r3
 80015de:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80015e2:	440b      	add	r3, r1
 80015e4:	f803 2c1c 	strb.w	r2, [r3, #-28]
     } while ((n /= 10) > 0);
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	4a5b      	ldr	r2, [pc, #364]	; (8001758 <itoa_koma+0x1c8>)
 80015ec:	fb82 1203 	smull	r1, r2, r2, r3
 80015f0:	1092      	asrs	r2, r2, #2
 80015f2:	17db      	asrs	r3, r3, #31
 80015f4:	1ad3      	subs	r3, r2, r3
 80015f6:	607b      	str	r3, [r7, #4]
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	dcd9      	bgt.n	80015b2 <itoa_koma+0x22>
     s[i] = '\0';
 80015fe:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8001602:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001606:	4413      	add	r3, r2
 8001608:	2200      	movs	r2, #0
 800160a:	f803 2c1c 	strb.w	r2, [r3, #-28]
     if (i<=1)
 800160e:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8001612:	2b01      	cmp	r3, #1
 8001614:	dc0e      	bgt.n	8001634 <itoa_koma+0xa4>
     {
       	 s[i] = '0';
 8001616:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 800161a:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800161e:	4413      	add	r3, r2
 8001620:	2230      	movs	r2, #48	; 0x30
 8001622:	f803 2c1c 	strb.w	r2, [r3, #-28]
       	 i++;
 8001626:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 800162a:	b2db      	uxtb	r3, r3
 800162c:	3301      	adds	r3, #1
 800162e:	b2db      	uxtb	r3, r3
 8001630:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
     }
     if (i<=2&&koma>1)
 8001634:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8001638:	2b02      	cmp	r3, #2
 800163a:	dc11      	bgt.n	8001660 <itoa_koma+0xd0>
 800163c:	78fb      	ldrb	r3, [r7, #3]
 800163e:	2b01      	cmp	r3, #1
 8001640:	d90e      	bls.n	8001660 <itoa_koma+0xd0>
     {
    	 s[i] = '0';
 8001642:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8001646:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800164a:	4413      	add	r3, r2
 800164c:	2230      	movs	r2, #48	; 0x30
 800164e:	f803 2c1c 	strb.w	r2, [r3, #-28]
    	 i++;
 8001652:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8001656:	b2db      	uxtb	r3, r3
 8001658:	3301      	adds	r3, #1
 800165a:	b2db      	uxtb	r3, r3
 800165c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
     }
     k=0;
 8001660:	2300      	movs	r3, #0
 8001662:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
     j=0;
 8001666:	2300      	movs	r3, #0
 8001668:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
     while (j<i)
 800166c:	e02f      	b.n	80016ce <itoa_koma+0x13e>
     {
    	 if (k==koma)
 800166e:	f997 2036 	ldrsb.w	r2, [r7, #54]	; 0x36
 8001672:	78fb      	ldrb	r3, [r7, #3]
 8001674:	429a      	cmp	r2, r3
 8001676:	d10e      	bne.n	8001696 <itoa_koma+0x106>
         {
         	 sKoma[k]='.';
 8001678:	f997 3036 	ldrsb.w	r3, [r7, #54]	; 0x36
 800167c:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001680:	4413      	add	r3, r2
 8001682:	222e      	movs	r2, #46	; 0x2e
 8001684:	f803 2c30 	strb.w	r2, [r3, #-48]
         	 k++;
 8001688:	f997 3036 	ldrsb.w	r3, [r7, #54]	; 0x36
 800168c:	b2db      	uxtb	r3, r3
 800168e:	3301      	adds	r3, #1
 8001690:	b2db      	uxtb	r3, r3
 8001692:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
         }
    	 sKoma[k]=s[j];
 8001696:	f997 2035 	ldrsb.w	r2, [r7, #53]	; 0x35
 800169a:	f997 3036 	ldrsb.w	r3, [r7, #54]	; 0x36
 800169e:	f107 0138 	add.w	r1, r7, #56	; 0x38
 80016a2:	440a      	add	r2, r1
 80016a4:	f812 2c1c 	ldrb.w	r2, [r2, #-28]
 80016a8:	f107 0138 	add.w	r1, r7, #56	; 0x38
 80016ac:	440b      	add	r3, r1
 80016ae:	f803 2c30 	strb.w	r2, [r3, #-48]
         j++;
 80016b2:	f997 3035 	ldrsb.w	r3, [r7, #53]	; 0x35
 80016b6:	b2db      	uxtb	r3, r3
 80016b8:	3301      	adds	r3, #1
 80016ba:	b2db      	uxtb	r3, r3
 80016bc:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
         k++;
 80016c0:	f997 3036 	ldrsb.w	r3, [r7, #54]	; 0x36
 80016c4:	b2db      	uxtb	r3, r3
 80016c6:	3301      	adds	r3, #1
 80016c8:	b2db      	uxtb	r3, r3
 80016ca:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
     while (j<i)
 80016ce:	f997 2035 	ldrsb.w	r2, [r7, #53]	; 0x35
 80016d2:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 80016d6:	429a      	cmp	r2, r3
 80016d8:	dbc9      	blt.n	800166e <itoa_koma+0xde>
      }
     if (sign < 0) sKoma[k++] = '-';
 80016da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80016dc:	2b00      	cmp	r3, #0
 80016de:	da0d      	bge.n	80016fc <itoa_koma+0x16c>
 80016e0:	f997 2036 	ldrsb.w	r2, [r7, #54]	; 0x36
 80016e4:	b2d3      	uxtb	r3, r2
 80016e6:	3301      	adds	r3, #1
 80016e8:	b2db      	uxtb	r3, r3
 80016ea:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 80016ee:	4613      	mov	r3, r2
 80016f0:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80016f4:	4413      	add	r3, r2
 80016f6:	222d      	movs	r2, #45	; 0x2d
 80016f8:	f803 2c30 	strb.w	r2, [r3, #-48]
     i=0;
 80016fc:	2300      	movs	r3, #0
 80016fe:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
     while (k)
 8001702:	e019      	b.n	8001738 <itoa_koma+0x1a8>
     {
    	s1[i]=sKoma[k-1];
 8001704:	f997 3036 	ldrsb.w	r3, [r7, #54]	; 0x36
 8001708:	1e5a      	subs	r2, r3, #1
 800170a:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 800170e:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8001712:	440a      	add	r2, r1
 8001714:	f812 1c30 	ldrb.w	r1, [r2, #-48]
 8001718:	4a10      	ldr	r2, [pc, #64]	; (800175c <itoa_koma+0x1cc>)
 800171a:	54d1      	strb	r1, [r2, r3]
    	k--;
 800171c:	f997 3036 	ldrsb.w	r3, [r7, #54]	; 0x36
 8001720:	b2db      	uxtb	r3, r3
 8001722:	3b01      	subs	r3, #1
 8001724:	b2db      	uxtb	r3, r3
 8001726:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
    	i++;
 800172a:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 800172e:	b2db      	uxtb	r3, r3
 8001730:	3301      	adds	r3, #1
 8001732:	b2db      	uxtb	r3, r3
 8001734:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
     while (k)
 8001738:	f997 3036 	ldrsb.w	r3, [r7, #54]	; 0x36
 800173c:	2b00      	cmp	r3, #0
 800173e:	d1e1      	bne.n	8001704 <itoa_koma+0x174>
     }
     s1[i] = '\0';
 8001740:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8001744:	4a05      	ldr	r2, [pc, #20]	; (800175c <itoa_koma+0x1cc>)
 8001746:	2100      	movs	r1, #0
 8001748:	54d1      	strb	r1, [r2, r3]
     return s1;
 800174a:	4b04      	ldr	r3, [pc, #16]	; (800175c <itoa_koma+0x1cc>)
}
 800174c:	4618      	mov	r0, r3
 800174e:	373c      	adds	r7, #60	; 0x3c
 8001750:	46bd      	mov	sp, r7
 8001752:	bc80      	pop	{r7}
 8001754:	4770      	bx	lr
 8001756:	bf00      	nop
 8001758:	66666667 	.word	0x66666667
 800175c:	20000b34 	.word	0x20000b34

08001760 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001760:	b480      	push	{r7}
 8001762:	b085      	sub	sp, #20
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	f003 0307 	and.w	r3, r3, #7
 800176e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001770:	4b0c      	ldr	r3, [pc, #48]	; (80017a4 <__NVIC_SetPriorityGrouping+0x44>)
 8001772:	68db      	ldr	r3, [r3, #12]
 8001774:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001776:	68ba      	ldr	r2, [r7, #8]
 8001778:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800177c:	4013      	ands	r3, r2
 800177e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001784:	68bb      	ldr	r3, [r7, #8]
 8001786:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001788:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800178c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001790:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001792:	4a04      	ldr	r2, [pc, #16]	; (80017a4 <__NVIC_SetPriorityGrouping+0x44>)
 8001794:	68bb      	ldr	r3, [r7, #8]
 8001796:	60d3      	str	r3, [r2, #12]
}
 8001798:	bf00      	nop
 800179a:	3714      	adds	r7, #20
 800179c:	46bd      	mov	sp, r7
 800179e:	bc80      	pop	{r7}
 80017a0:	4770      	bx	lr
 80017a2:	bf00      	nop
 80017a4:	e000ed00 	.word	0xe000ed00

080017a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80017a8:	b480      	push	{r7}
 80017aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80017ac:	4b04      	ldr	r3, [pc, #16]	; (80017c0 <__NVIC_GetPriorityGrouping+0x18>)
 80017ae:	68db      	ldr	r3, [r3, #12]
 80017b0:	0a1b      	lsrs	r3, r3, #8
 80017b2:	f003 0307 	and.w	r3, r3, #7
}
 80017b6:	4618      	mov	r0, r3
 80017b8:	46bd      	mov	sp, r7
 80017ba:	bc80      	pop	{r7}
 80017bc:	4770      	bx	lr
 80017be:	bf00      	nop
 80017c0:	e000ed00 	.word	0xe000ed00

080017c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017c4:	b480      	push	{r7}
 80017c6:	b083      	sub	sp, #12
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	4603      	mov	r3, r0
 80017cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	db0b      	blt.n	80017ee <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80017d6:	79fb      	ldrb	r3, [r7, #7]
 80017d8:	f003 021f 	and.w	r2, r3, #31
 80017dc:	4906      	ldr	r1, [pc, #24]	; (80017f8 <__NVIC_EnableIRQ+0x34>)
 80017de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017e2:	095b      	lsrs	r3, r3, #5
 80017e4:	2001      	movs	r0, #1
 80017e6:	fa00 f202 	lsl.w	r2, r0, r2
 80017ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80017ee:	bf00      	nop
 80017f0:	370c      	adds	r7, #12
 80017f2:	46bd      	mov	sp, r7
 80017f4:	bc80      	pop	{r7}
 80017f6:	4770      	bx	lr
 80017f8:	e000e100 	.word	0xe000e100

080017fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80017fc:	b480      	push	{r7}
 80017fe:	b083      	sub	sp, #12
 8001800:	af00      	add	r7, sp, #0
 8001802:	4603      	mov	r3, r0
 8001804:	6039      	str	r1, [r7, #0]
 8001806:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001808:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800180c:	2b00      	cmp	r3, #0
 800180e:	db0a      	blt.n	8001826 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001810:	683b      	ldr	r3, [r7, #0]
 8001812:	b2da      	uxtb	r2, r3
 8001814:	490c      	ldr	r1, [pc, #48]	; (8001848 <__NVIC_SetPriority+0x4c>)
 8001816:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800181a:	0112      	lsls	r2, r2, #4
 800181c:	b2d2      	uxtb	r2, r2
 800181e:	440b      	add	r3, r1
 8001820:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001824:	e00a      	b.n	800183c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001826:	683b      	ldr	r3, [r7, #0]
 8001828:	b2da      	uxtb	r2, r3
 800182a:	4908      	ldr	r1, [pc, #32]	; (800184c <__NVIC_SetPriority+0x50>)
 800182c:	79fb      	ldrb	r3, [r7, #7]
 800182e:	f003 030f 	and.w	r3, r3, #15
 8001832:	3b04      	subs	r3, #4
 8001834:	0112      	lsls	r2, r2, #4
 8001836:	b2d2      	uxtb	r2, r2
 8001838:	440b      	add	r3, r1
 800183a:	761a      	strb	r2, [r3, #24]
}
 800183c:	bf00      	nop
 800183e:	370c      	adds	r7, #12
 8001840:	46bd      	mov	sp, r7
 8001842:	bc80      	pop	{r7}
 8001844:	4770      	bx	lr
 8001846:	bf00      	nop
 8001848:	e000e100 	.word	0xe000e100
 800184c:	e000ed00 	.word	0xe000ed00

08001850 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001850:	b480      	push	{r7}
 8001852:	b089      	sub	sp, #36	; 0x24
 8001854:	af00      	add	r7, sp, #0
 8001856:	60f8      	str	r0, [r7, #12]
 8001858:	60b9      	str	r1, [r7, #8]
 800185a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	f003 0307 	and.w	r3, r3, #7
 8001862:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001864:	69fb      	ldr	r3, [r7, #28]
 8001866:	f1c3 0307 	rsb	r3, r3, #7
 800186a:	2b04      	cmp	r3, #4
 800186c:	bf28      	it	cs
 800186e:	2304      	movcs	r3, #4
 8001870:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001872:	69fb      	ldr	r3, [r7, #28]
 8001874:	3304      	adds	r3, #4
 8001876:	2b06      	cmp	r3, #6
 8001878:	d902      	bls.n	8001880 <NVIC_EncodePriority+0x30>
 800187a:	69fb      	ldr	r3, [r7, #28]
 800187c:	3b03      	subs	r3, #3
 800187e:	e000      	b.n	8001882 <NVIC_EncodePriority+0x32>
 8001880:	2300      	movs	r3, #0
 8001882:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001884:	f04f 32ff 	mov.w	r2, #4294967295
 8001888:	69bb      	ldr	r3, [r7, #24]
 800188a:	fa02 f303 	lsl.w	r3, r2, r3
 800188e:	43da      	mvns	r2, r3
 8001890:	68bb      	ldr	r3, [r7, #8]
 8001892:	401a      	ands	r2, r3
 8001894:	697b      	ldr	r3, [r7, #20]
 8001896:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001898:	f04f 31ff 	mov.w	r1, #4294967295
 800189c:	697b      	ldr	r3, [r7, #20]
 800189e:	fa01 f303 	lsl.w	r3, r1, r3
 80018a2:	43d9      	mvns	r1, r3
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018a8:	4313      	orrs	r3, r2
         );
}
 80018aa:	4618      	mov	r0, r3
 80018ac:	3724      	adds	r7, #36	; 0x24
 80018ae:	46bd      	mov	sp, r7
 80018b0:	bc80      	pop	{r7}
 80018b2:	4770      	bx	lr

080018b4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b082      	sub	sp, #8
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	3b01      	subs	r3, #1
 80018c0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80018c4:	d301      	bcc.n	80018ca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80018c6:	2301      	movs	r3, #1
 80018c8:	e00f      	b.n	80018ea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80018ca:	4a0a      	ldr	r2, [pc, #40]	; (80018f4 <SysTick_Config+0x40>)
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	3b01      	subs	r3, #1
 80018d0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80018d2:	210f      	movs	r1, #15
 80018d4:	f04f 30ff 	mov.w	r0, #4294967295
 80018d8:	f7ff ff90 	bl	80017fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80018dc:	4b05      	ldr	r3, [pc, #20]	; (80018f4 <SysTick_Config+0x40>)
 80018de:	2200      	movs	r2, #0
 80018e0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80018e2:	4b04      	ldr	r3, [pc, #16]	; (80018f4 <SysTick_Config+0x40>)
 80018e4:	2207      	movs	r2, #7
 80018e6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80018e8:	2300      	movs	r3, #0
}
 80018ea:	4618      	mov	r0, r3
 80018ec:	3708      	adds	r7, #8
 80018ee:	46bd      	mov	sp, r7
 80018f0:	bd80      	pop	{r7, pc}
 80018f2:	bf00      	nop
 80018f4:	e000e010 	.word	0xe000e010

080018f8 <LL_ADC_DMA_GetRegAddr>:
  
  return data_reg_addr;
}
#else
__STATIC_INLINE uint32_t LL_ADC_DMA_GetRegAddr(ADC_TypeDef *ADCx, uint32_t Register)
{
 80018f8:	b480      	push	{r7}
 80018fa:	b083      	sub	sp, #12
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
 8001900:	6039      	str	r1, [r7, #0]
  /* Retrieve address of register DR */
  return (uint32_t)&(ADCx->DR);
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	334c      	adds	r3, #76	; 0x4c
}
 8001906:	4618      	mov	r0, r3
 8001908:	370c      	adds	r7, #12
 800190a:	46bd      	mov	sp, r7
 800190c:	bc80      	pop	{r7}
 800190e:	4770      	bx	lr

08001910 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001910:	b480      	push	{r7}
 8001912:	b083      	sub	sp, #12
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]
 8001918:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CR2, (ADC_CR2_TSVREFE), PathInternal);
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	689b      	ldr	r3, [r3, #8]
 800191e:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8001922:	683b      	ldr	r3, [r7, #0]
 8001924:	431a      	orrs	r2, r3
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	609a      	str	r2, [r3, #8]
}
 800192a:	bf00      	nop
 800192c:	370c      	adds	r7, #12
 800192e:	46bd      	mov	sp, r7
 8001930:	bc80      	pop	{r7}
 8001932:	4770      	bx	lr

08001934 <LL_ADC_REG_SetSequencerRanks>:
  *         
  *         (1) On STM32F1, parameter available only on ADC instance: ADC1.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001934:	b480      	push	{r7}
 8001936:	b089      	sub	sp, #36	; 0x24
 8001938:	af00      	add	r7, sp, #0
 800193a:	60f8      	str	r0, [r7, #12]
 800193c:	60b9      	str	r1, [r7, #8]
 800193e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, __ADC_MASK_SHIFT(Rank, ADC_REG_SQRX_REGOFFSET_MASK));
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	332c      	adds	r3, #44	; 0x2c
 8001944:	4619      	mov	r1, r3
 8001946:	68bb      	ldr	r3, [r7, #8]
 8001948:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800194c:	f44f 7240 	mov.w	r2, #768	; 0x300
 8001950:	61ba      	str	r2, [r7, #24]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001952:	69ba      	ldr	r2, [r7, #24]
 8001954:	fa92 f2a2 	rbit	r2, r2
 8001958:	617a      	str	r2, [r7, #20]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800195a:	697a      	ldr	r2, [r7, #20]
 800195c:	fab2 f282 	clz	r2, r2
 8001960:	b2d2      	uxtb	r2, r2
 8001962:	40d3      	lsrs	r3, r2
 8001964:	009b      	lsls	r3, r3, #2
 8001966:	440b      	add	r3, r1
 8001968:	61fb      	str	r3, [r7, #28]
  
  MODIFY_REG(*preg,
 800196a:	69fb      	ldr	r3, [r7, #28]
 800196c:	681a      	ldr	r2, [r3, #0]
 800196e:	68bb      	ldr	r3, [r7, #8]
 8001970:	f003 031f 	and.w	r3, r3, #31
 8001974:	211f      	movs	r1, #31
 8001976:	fa01 f303 	lsl.w	r3, r1, r3
 800197a:	43db      	mvns	r3, r3
 800197c:	401a      	ands	r2, r3
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	f003 011f 	and.w	r1, r3, #31
 8001984:	68bb      	ldr	r3, [r7, #8]
 8001986:	f003 031f 	and.w	r3, r3, #31
 800198a:	fa01 f303 	lsl.w	r3, r1, r3
 800198e:	431a      	orrs	r2, r3
 8001990:	69fb      	ldr	r3, [r7, #28]
 8001992:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             (Channel & ADC_CHANNEL_ID_NUMBER_MASK) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001994:	bf00      	nop
 8001996:	3724      	adds	r7, #36	; 0x24
 8001998:	46bd      	mov	sp, r7
 800199a:	bc80      	pop	{r7}
 800199c:	4770      	bx	lr

0800199e <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_71CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_239CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800199e:	b480      	push	{r7}
 80019a0:	b08d      	sub	sp, #52	; 0x34
 80019a2:	af00      	add	r7, sp, #0
 80019a4:	60f8      	str	r0, [r7, #12]
 80019a6:	60b9      	str	r1, [r7, #8]
 80019a8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPRX_REGOFFSET_MASK));
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	330c      	adds	r3, #12
 80019ae:	4619      	mov	r1, r3
 80019b0:	68bb      	ldr	r3, [r7, #8]
 80019b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019b6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80019ba:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019bc:	69ba      	ldr	r2, [r7, #24]
 80019be:	fa92 f2a2 	rbit	r2, r2
 80019c2:	617a      	str	r2, [r7, #20]
  return result;
 80019c4:	697a      	ldr	r2, [r7, #20]
 80019c6:	fab2 f282 	clz	r2, r2
 80019ca:	b2d2      	uxtb	r2, r2
 80019cc:	40d3      	lsrs	r3, r2
 80019ce:	009b      	lsls	r3, r3, #2
 80019d0:	440b      	add	r3, r1
 80019d2:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  MODIFY_REG(*preg,
 80019d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80019d6:	681a      	ldr	r2, [r3, #0]
 80019d8:	68bb      	ldr	r3, [r7, #8]
 80019da:	f003 73f8 	and.w	r3, r3, #32505856	; 0x1f00000
 80019de:	f04f 71f8 	mov.w	r1, #32505856	; 0x1f00000
 80019e2:	6239      	str	r1, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019e4:	6a39      	ldr	r1, [r7, #32]
 80019e6:	fa91 f1a1 	rbit	r1, r1
 80019ea:	61f9      	str	r1, [r7, #28]
  return result;
 80019ec:	69f9      	ldr	r1, [r7, #28]
 80019ee:	fab1 f181 	clz	r1, r1
 80019f2:	b2c9      	uxtb	r1, r1
 80019f4:	40cb      	lsrs	r3, r1
 80019f6:	2107      	movs	r1, #7
 80019f8:	fa01 f303 	lsl.w	r3, r1, r3
 80019fc:	43db      	mvns	r3, r3
 80019fe:	401a      	ands	r2, r3
 8001a00:	68bb      	ldr	r3, [r7, #8]
 8001a02:	f003 73f8 	and.w	r3, r3, #32505856	; 0x1f00000
 8001a06:	f04f 71f8 	mov.w	r1, #32505856	; 0x1f00000
 8001a0a:	62b9      	str	r1, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a0c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001a0e:	fa91 f1a1 	rbit	r1, r1
 8001a12:	6279      	str	r1, [r7, #36]	; 0x24
  return result;
 8001a14:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001a16:	fab1 f181 	clz	r1, r1
 8001a1a:	b2c9      	uxtb	r1, r1
 8001a1c:	40cb      	lsrs	r3, r1
 8001a1e:	6879      	ldr	r1, [r7, #4]
 8001a20:	fa01 f303 	lsl.w	r3, r1, r3
 8001a24:	431a      	orrs	r2, r3
 8001a26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a28:	601a      	str	r2, [r3, #0]
             ADC_SMPR2_SMP0 << __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPx_BITOFFSET_MASK),
             SamplingTime   << __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPx_BITOFFSET_MASK));
}
 8001a2a:	bf00      	nop
 8001a2c:	3734      	adds	r7, #52	; 0x34
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bc80      	pop	{r7}
 8001a32:	4770      	bx	lr

08001a34 <LL_ADC_Enable>:
  * @rmtoll CR2      ADON           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001a34:	b480      	push	{r7}
 8001a36:	b083      	sub	sp, #12
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->CR2, ADC_CR2_ADON);
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	689b      	ldr	r3, [r3, #8]
 8001a40:	f043 0201 	orr.w	r2, r3, #1
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	609a      	str	r2, [r3, #8]
}
 8001a48:	bf00      	nop
 8001a4a:	370c      	adds	r7, #12
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	bc80      	pop	{r7}
 8001a50:	4770      	bx	lr

08001a52 <LL_ADC_StartCalibration>:
  * @rmtoll CR2      CAL            LL_ADC_StartCalibration
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_StartCalibration(ADC_TypeDef *ADCx)
{
 8001a52:	b480      	push	{r7}
 8001a54:	b083      	sub	sp, #12
 8001a56:	af00      	add	r7, sp, #0
 8001a58:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->CR2, ADC_CR2_CAL);
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	689b      	ldr	r3, [r3, #8]
 8001a5e:	f043 0204 	orr.w	r2, r3, #4
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	609a      	str	r2, [r3, #8]
}
 8001a66:	bf00      	nop
 8001a68:	370c      	adds	r7, #12
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bc80      	pop	{r7}
 8001a6e:	4770      	bx	lr

08001a70 <LL_ADC_IsCalibrationOnGoing>:
  * @rmtoll CR2      CAL            LL_ADC_IsCalibrationOnGoing
  * @param  ADCx ADC instance
  * @retval 0: calibration complete, 1: calibration in progress.
  */
__STATIC_INLINE uint32_t LL_ADC_IsCalibrationOnGoing(ADC_TypeDef *ADCx)
{
 8001a70:	b480      	push	{r7}
 8001a72:	b083      	sub	sp, #12
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
  return (READ_BIT(ADCx->CR2, ADC_CR2_CAL) == (ADC_CR2_CAL));
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	689b      	ldr	r3, [r3, #8]
 8001a7c:	f003 0304 	and.w	r3, r3, #4
 8001a80:	2b04      	cmp	r3, #4
 8001a82:	bf0c      	ite	eq
 8001a84:	2301      	moveq	r3, #1
 8001a86:	2300      	movne	r3, #0
 8001a88:	b2db      	uxtb	r3, r3
}
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	370c      	adds	r7, #12
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	bc80      	pop	{r7}
 8001a92:	4770      	bx	lr

08001a94 <LL_ADC_REG_StartConversionSWStart>:
  * @rmtoll CR2      SWSTART        LL_ADC_REG_StartConversionSWStart
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversionSWStart(ADC_TypeDef *ADCx)
{
 8001a94:	b480      	push	{r7}
 8001a96:	b083      	sub	sp, #12
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	689b      	ldr	r3, [r3, #8]
 8001aa0:	f443 02a0 	orr.w	r2, r3, #5242880	; 0x500000
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	609a      	str	r2, [r3, #8]
}
 8001aa8:	bf00      	nop
 8001aaa:	370c      	adds	r7, #12
 8001aac:	46bd      	mov	sp, r7
 8001aae:	bc80      	pop	{r7}
 8001ab0:	4770      	bx	lr
	...

08001ab4 <LL_DMA_EnableChannel>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
{
 8001ab4:	b480      	push	{r7}
 8001ab6:	b083      	sub	sp, #12
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
 8001abc:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 8001abe:	683b      	ldr	r3, [r7, #0]
 8001ac0:	3b01      	subs	r3, #1
 8001ac2:	4a0a      	ldr	r2, [pc, #40]	; (8001aec <LL_DMA_EnableChannel+0x38>)
 8001ac4:	5cd3      	ldrb	r3, [r2, r3]
 8001ac6:	461a      	mov	r2, r3
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	4413      	add	r3, r2
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	683a      	ldr	r2, [r7, #0]
 8001ad0:	3a01      	subs	r2, #1
 8001ad2:	4906      	ldr	r1, [pc, #24]	; (8001aec <LL_DMA_EnableChannel+0x38>)
 8001ad4:	5c8a      	ldrb	r2, [r1, r2]
 8001ad6:	4611      	mov	r1, r2
 8001ad8:	687a      	ldr	r2, [r7, #4]
 8001ada:	440a      	add	r2, r1
 8001adc:	f043 0301 	orr.w	r3, r3, #1
 8001ae0:	6013      	str	r3, [r2, #0]
}
 8001ae2:	bf00      	nop
 8001ae4:	370c      	adds	r7, #12
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	bc80      	pop	{r7}
 8001aea:	4770      	bx	lr
 8001aec:	080050c0 	.word	0x080050c0

08001af0 <LL_DMA_SetDataTransferDirection>:
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataTransferDirection(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Direction)
{
 8001af0:	b480      	push	{r7}
 8001af2:	b085      	sub	sp, #20
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	60f8      	str	r0, [r7, #12]
 8001af8:	60b9      	str	r1, [r7, #8]
 8001afa:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR,
 8001afc:	68bb      	ldr	r3, [r7, #8]
 8001afe:	3b01      	subs	r3, #1
 8001b00:	4a0c      	ldr	r2, [pc, #48]	; (8001b34 <LL_DMA_SetDataTransferDirection+0x44>)
 8001b02:	5cd3      	ldrb	r3, [r2, r3]
 8001b04:	461a      	mov	r2, r3
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	4413      	add	r3, r2
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001b10:	f023 0310 	bic.w	r3, r3, #16
 8001b14:	68ba      	ldr	r2, [r7, #8]
 8001b16:	3a01      	subs	r2, #1
 8001b18:	4906      	ldr	r1, [pc, #24]	; (8001b34 <LL_DMA_SetDataTransferDirection+0x44>)
 8001b1a:	5c8a      	ldrb	r2, [r1, r2]
 8001b1c:	4611      	mov	r1, r2
 8001b1e:	68fa      	ldr	r2, [r7, #12]
 8001b20:	440a      	add	r2, r1
 8001b22:	4611      	mov	r1, r2
 8001b24:	687a      	ldr	r2, [r7, #4]
 8001b26:	4313      	orrs	r3, r2
 8001b28:	600b      	str	r3, [r1, #0]
             DMA_CCR_DIR | DMA_CCR_MEM2MEM, Direction);
}
 8001b2a:	bf00      	nop
 8001b2c:	3714      	adds	r7, #20
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	bc80      	pop	{r7}
 8001b32:	4770      	bx	lr
 8001b34:	080050c0 	.word	0x080050c0

08001b38 <LL_DMA_SetMode>:
  *         @arg @ref LL_DMA_MODE_NORMAL
  *         @arg @ref LL_DMA_MODE_CIRCULAR
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Mode)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	b085      	sub	sp, #20
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	60f8      	str	r0, [r7, #12]
 8001b40:	60b9      	str	r1, [r7, #8]
 8001b42:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_CIRC,
 8001b44:	68bb      	ldr	r3, [r7, #8]
 8001b46:	3b01      	subs	r3, #1
 8001b48:	4a0b      	ldr	r2, [pc, #44]	; (8001b78 <LL_DMA_SetMode+0x40>)
 8001b4a:	5cd3      	ldrb	r3, [r2, r3]
 8001b4c:	461a      	mov	r2, r3
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	4413      	add	r3, r2
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	f023 0220 	bic.w	r2, r3, #32
 8001b58:	68bb      	ldr	r3, [r7, #8]
 8001b5a:	3b01      	subs	r3, #1
 8001b5c:	4906      	ldr	r1, [pc, #24]	; (8001b78 <LL_DMA_SetMode+0x40>)
 8001b5e:	5ccb      	ldrb	r3, [r1, r3]
 8001b60:	4619      	mov	r1, r3
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	440b      	add	r3, r1
 8001b66:	4619      	mov	r1, r3
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	4313      	orrs	r3, r2
 8001b6c:	600b      	str	r3, [r1, #0]
             Mode);
}
 8001b6e:	bf00      	nop
 8001b70:	3714      	adds	r7, #20
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bc80      	pop	{r7}
 8001b76:	4770      	bx	lr
 8001b78:	080050c0 	.word	0x080050c0

08001b7c <LL_DMA_SetPeriphIncMode>:
  *         @arg @ref LL_DMA_PERIPH_INCREMENT
  *         @arg @ref LL_DMA_PERIPH_NOINCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcIncMode)
{
 8001b7c:	b480      	push	{r7}
 8001b7e:	b085      	sub	sp, #20
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	60f8      	str	r0, [r7, #12]
 8001b84:	60b9      	str	r1, [r7, #8]
 8001b86:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PINC,
 8001b88:	68bb      	ldr	r3, [r7, #8]
 8001b8a:	3b01      	subs	r3, #1
 8001b8c:	4a0b      	ldr	r2, [pc, #44]	; (8001bbc <LL_DMA_SetPeriphIncMode+0x40>)
 8001b8e:	5cd3      	ldrb	r3, [r2, r3]
 8001b90:	461a      	mov	r2, r3
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	4413      	add	r3, r2
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8001b9c:	68bb      	ldr	r3, [r7, #8]
 8001b9e:	3b01      	subs	r3, #1
 8001ba0:	4906      	ldr	r1, [pc, #24]	; (8001bbc <LL_DMA_SetPeriphIncMode+0x40>)
 8001ba2:	5ccb      	ldrb	r3, [r1, r3]
 8001ba4:	4619      	mov	r1, r3
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	440b      	add	r3, r1
 8001baa:	4619      	mov	r1, r3
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	4313      	orrs	r3, r2
 8001bb0:	600b      	str	r3, [r1, #0]
             PeriphOrM2MSrcIncMode);
}
 8001bb2:	bf00      	nop
 8001bb4:	3714      	adds	r7, #20
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	bc80      	pop	{r7}
 8001bba:	4770      	bx	lr
 8001bbc:	080050c0 	.word	0x080050c0

08001bc0 <LL_DMA_SetMemoryIncMode>:
  *         @arg @ref LL_DMA_MEMORY_INCREMENT
  *         @arg @ref LL_DMA_MEMORY_NOINCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemoryIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstIncMode)
{
 8001bc0:	b480      	push	{r7}
 8001bc2:	b085      	sub	sp, #20
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	60f8      	str	r0, [r7, #12]
 8001bc8:	60b9      	str	r1, [r7, #8]
 8001bca:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_MINC,
 8001bcc:	68bb      	ldr	r3, [r7, #8]
 8001bce:	3b01      	subs	r3, #1
 8001bd0:	4a0b      	ldr	r2, [pc, #44]	; (8001c00 <LL_DMA_SetMemoryIncMode+0x40>)
 8001bd2:	5cd3      	ldrb	r3, [r2, r3]
 8001bd4:	461a      	mov	r2, r3
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	4413      	add	r3, r2
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001be0:	68bb      	ldr	r3, [r7, #8]
 8001be2:	3b01      	subs	r3, #1
 8001be4:	4906      	ldr	r1, [pc, #24]	; (8001c00 <LL_DMA_SetMemoryIncMode+0x40>)
 8001be6:	5ccb      	ldrb	r3, [r1, r3]
 8001be8:	4619      	mov	r1, r3
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	440b      	add	r3, r1
 8001bee:	4619      	mov	r1, r3
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	4313      	orrs	r3, r2
 8001bf4:	600b      	str	r3, [r1, #0]
             MemoryOrM2MDstIncMode);
}
 8001bf6:	bf00      	nop
 8001bf8:	3714      	adds	r7, #20
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	bc80      	pop	{r7}
 8001bfe:	4770      	bx	lr
 8001c00:	080050c0 	.word	0x080050c0

08001c04 <LL_DMA_SetPeriphSize>:
  *         @arg @ref LL_DMA_PDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_PDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphSize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcDataSize)
{
 8001c04:	b480      	push	{r7}
 8001c06:	b085      	sub	sp, #20
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	60f8      	str	r0, [r7, #12]
 8001c0c:	60b9      	str	r1, [r7, #8]
 8001c0e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PSIZE,
 8001c10:	68bb      	ldr	r3, [r7, #8]
 8001c12:	3b01      	subs	r3, #1
 8001c14:	4a0b      	ldr	r2, [pc, #44]	; (8001c44 <LL_DMA_SetPeriphSize+0x40>)
 8001c16:	5cd3      	ldrb	r3, [r2, r3]
 8001c18:	461a      	mov	r2, r3
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	4413      	add	r3, r2
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001c24:	68bb      	ldr	r3, [r7, #8]
 8001c26:	3b01      	subs	r3, #1
 8001c28:	4906      	ldr	r1, [pc, #24]	; (8001c44 <LL_DMA_SetPeriphSize+0x40>)
 8001c2a:	5ccb      	ldrb	r3, [r1, r3]
 8001c2c:	4619      	mov	r1, r3
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	440b      	add	r3, r1
 8001c32:	4619      	mov	r1, r3
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	4313      	orrs	r3, r2
 8001c38:	600b      	str	r3, [r1, #0]
             PeriphOrM2MSrcDataSize);
}
 8001c3a:	bf00      	nop
 8001c3c:	3714      	adds	r7, #20
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	bc80      	pop	{r7}
 8001c42:	4770      	bx	lr
 8001c44:	080050c0 	.word	0x080050c0

08001c48 <LL_DMA_SetMemorySize>:
  *         @arg @ref LL_DMA_MDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_MDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemorySize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstDataSize)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	b085      	sub	sp, #20
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	60f8      	str	r0, [r7, #12]
 8001c50:	60b9      	str	r1, [r7, #8]
 8001c52:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_MSIZE,
 8001c54:	68bb      	ldr	r3, [r7, #8]
 8001c56:	3b01      	subs	r3, #1
 8001c58:	4a0b      	ldr	r2, [pc, #44]	; (8001c88 <LL_DMA_SetMemorySize+0x40>)
 8001c5a:	5cd3      	ldrb	r3, [r2, r3]
 8001c5c:	461a      	mov	r2, r3
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	4413      	add	r3, r2
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8001c68:	68bb      	ldr	r3, [r7, #8]
 8001c6a:	3b01      	subs	r3, #1
 8001c6c:	4906      	ldr	r1, [pc, #24]	; (8001c88 <LL_DMA_SetMemorySize+0x40>)
 8001c6e:	5ccb      	ldrb	r3, [r1, r3]
 8001c70:	4619      	mov	r1, r3
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	440b      	add	r3, r1
 8001c76:	4619      	mov	r1, r3
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	4313      	orrs	r3, r2
 8001c7c:	600b      	str	r3, [r1, #0]
             MemoryOrM2MDstDataSize);
}
 8001c7e:	bf00      	nop
 8001c80:	3714      	adds	r7, #20
 8001c82:	46bd      	mov	sp, r7
 8001c84:	bc80      	pop	{r7}
 8001c86:	4770      	bx	lr
 8001c88:	080050c0 	.word	0x080050c0

08001c8c <LL_DMA_SetChannelPriorityLevel>:
  *         @arg @ref LL_DMA_PRIORITY_HIGH
  *         @arg @ref LL_DMA_PRIORITY_VERYHIGH
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetChannelPriorityLevel(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Priority)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	b085      	sub	sp, #20
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	60f8      	str	r0, [r7, #12]
 8001c94:	60b9      	str	r1, [r7, #8]
 8001c96:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PL,
 8001c98:	68bb      	ldr	r3, [r7, #8]
 8001c9a:	3b01      	subs	r3, #1
 8001c9c:	4a0b      	ldr	r2, [pc, #44]	; (8001ccc <LL_DMA_SetChannelPriorityLevel+0x40>)
 8001c9e:	5cd3      	ldrb	r3, [r2, r3]
 8001ca0:	461a      	mov	r2, r3
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	4413      	add	r3, r2
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8001cac:	68bb      	ldr	r3, [r7, #8]
 8001cae:	3b01      	subs	r3, #1
 8001cb0:	4906      	ldr	r1, [pc, #24]	; (8001ccc <LL_DMA_SetChannelPriorityLevel+0x40>)
 8001cb2:	5ccb      	ldrb	r3, [r1, r3]
 8001cb4:	4619      	mov	r1, r3
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	440b      	add	r3, r1
 8001cba:	4619      	mov	r1, r3
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	4313      	orrs	r3, r2
 8001cc0:	600b      	str	r3, [r1, #0]
             Priority);
}
 8001cc2:	bf00      	nop
 8001cc4:	3714      	adds	r7, #20
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	bc80      	pop	{r7}
 8001cca:	4770      	bx	lr
 8001ccc:	080050c0 	.word	0x080050c0

08001cd0 <LL_DMA_SetDataLength>:
  *         @arg @ref LL_DMA_CHANNEL_7
  * @param  NbData Between Min_Data = 0 and Max_Data = 0x0000FFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataLength(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t NbData)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	b085      	sub	sp, #20
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	60f8      	str	r0, [r7, #12]
 8001cd8:	60b9      	str	r1, [r7, #8]
 8001cda:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CNDTR,
 8001cdc:	68bb      	ldr	r3, [r7, #8]
 8001cde:	3b01      	subs	r3, #1
 8001ce0:	4a0b      	ldr	r2, [pc, #44]	; (8001d10 <LL_DMA_SetDataLength+0x40>)
 8001ce2:	5cd3      	ldrb	r3, [r2, r3]
 8001ce4:	461a      	mov	r2, r3
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	4413      	add	r3, r2
 8001cea:	685b      	ldr	r3, [r3, #4]
 8001cec:	0c1b      	lsrs	r3, r3, #16
 8001cee:	041b      	lsls	r3, r3, #16
 8001cf0:	68ba      	ldr	r2, [r7, #8]
 8001cf2:	3a01      	subs	r2, #1
 8001cf4:	4906      	ldr	r1, [pc, #24]	; (8001d10 <LL_DMA_SetDataLength+0x40>)
 8001cf6:	5c8a      	ldrb	r2, [r1, r2]
 8001cf8:	4611      	mov	r1, r2
 8001cfa:	68fa      	ldr	r2, [r7, #12]
 8001cfc:	440a      	add	r2, r1
 8001cfe:	4611      	mov	r1, r2
 8001d00:	687a      	ldr	r2, [r7, #4]
 8001d02:	4313      	orrs	r3, r2
 8001d04:	604b      	str	r3, [r1, #4]
             DMA_CNDTR_NDT, NbData);
}
 8001d06:	bf00      	nop
 8001d08:	3714      	adds	r7, #20
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	bc80      	pop	{r7}
 8001d0e:	4770      	bx	lr
 8001d10:	080050c0 	.word	0x080050c0

08001d14 <LL_DMA_ConfigAddresses>:
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ConfigAddresses(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t SrcAddress,
                                            uint32_t DstAddress, uint32_t Direction)
{
 8001d14:	b480      	push	{r7}
 8001d16:	b085      	sub	sp, #20
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	60f8      	str	r0, [r7, #12]
 8001d1c:	60b9      	str	r1, [r7, #8]
 8001d1e:	607a      	str	r2, [r7, #4]
 8001d20:	603b      	str	r3, [r7, #0]
  /* Direction Memory to Periph */
  if (Direction == LL_DMA_DIRECTION_MEMORY_TO_PERIPH)
 8001d22:	69bb      	ldr	r3, [r7, #24]
 8001d24:	2b10      	cmp	r3, #16
 8001d26:	d114      	bne.n	8001d52 <LL_DMA_ConfigAddresses+0x3e>
  {
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, SrcAddress);
 8001d28:	68bb      	ldr	r3, [r7, #8]
 8001d2a:	3b01      	subs	r3, #1
 8001d2c:	4a15      	ldr	r2, [pc, #84]	; (8001d84 <LL_DMA_ConfigAddresses+0x70>)
 8001d2e:	5cd3      	ldrb	r3, [r2, r3]
 8001d30:	461a      	mov	r2, r3
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	4413      	add	r3, r2
 8001d36:	461a      	mov	r2, r3
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	60d3      	str	r3, [r2, #12]
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, DstAddress);
 8001d3c:	68bb      	ldr	r3, [r7, #8]
 8001d3e:	3b01      	subs	r3, #1
 8001d40:	4a10      	ldr	r2, [pc, #64]	; (8001d84 <LL_DMA_ConfigAddresses+0x70>)
 8001d42:	5cd3      	ldrb	r3, [r2, r3]
 8001d44:	461a      	mov	r2, r3
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	4413      	add	r3, r2
 8001d4a:	461a      	mov	r2, r3
 8001d4c:	683b      	ldr	r3, [r7, #0]
 8001d4e:	6093      	str	r3, [r2, #8]
  else
  {
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, SrcAddress);
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, DstAddress);
  }
}
 8001d50:	e013      	b.n	8001d7a <LL_DMA_ConfigAddresses+0x66>
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, SrcAddress);
 8001d52:	68bb      	ldr	r3, [r7, #8]
 8001d54:	3b01      	subs	r3, #1
 8001d56:	4a0b      	ldr	r2, [pc, #44]	; (8001d84 <LL_DMA_ConfigAddresses+0x70>)
 8001d58:	5cd3      	ldrb	r3, [r2, r3]
 8001d5a:	461a      	mov	r2, r3
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	4413      	add	r3, r2
 8001d60:	461a      	mov	r2, r3
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	6093      	str	r3, [r2, #8]
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, DstAddress);
 8001d66:	68bb      	ldr	r3, [r7, #8]
 8001d68:	3b01      	subs	r3, #1
 8001d6a:	4a06      	ldr	r2, [pc, #24]	; (8001d84 <LL_DMA_ConfigAddresses+0x70>)
 8001d6c:	5cd3      	ldrb	r3, [r2, r3]
 8001d6e:	461a      	mov	r2, r3
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	4413      	add	r3, r2
 8001d74:	461a      	mov	r2, r3
 8001d76:	683b      	ldr	r3, [r7, #0]
 8001d78:	60d3      	str	r3, [r2, #12]
}
 8001d7a:	bf00      	nop
 8001d7c:	3714      	adds	r7, #20
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bc80      	pop	{r7}
 8001d82:	4770      	bx	lr
 8001d84:	080050c0 	.word	0x080050c0

08001d88 <LL_RCC_HSE_Enable>:
  * @brief  Enable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
 8001d88:	b480      	push	{r7}
 8001d8a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8001d8c:	4b04      	ldr	r3, [pc, #16]	; (8001da0 <LL_RCC_HSE_Enable+0x18>)
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	4a03      	ldr	r2, [pc, #12]	; (8001da0 <LL_RCC_HSE_Enable+0x18>)
 8001d92:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d96:	6013      	str	r3, [r2, #0]
}
 8001d98:	bf00      	nop
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	bc80      	pop	{r7}
 8001d9e:	4770      	bx	lr
 8001da0:	40021000 	.word	0x40021000

08001da4 <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 8001da4:	b480      	push	{r7}
 8001da6:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY));
 8001da8:	4b06      	ldr	r3, [pc, #24]	; (8001dc4 <LL_RCC_HSE_IsReady+0x20>)
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001db0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001db4:	bf0c      	ite	eq
 8001db6:	2301      	moveq	r3, #1
 8001db8:	2300      	movne	r3, #0
 8001dba:	b2db      	uxtb	r3, r3
}
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	bc80      	pop	{r7}
 8001dc2:	4770      	bx	lr
 8001dc4:	40021000 	.word	0x40021000

08001dc8 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8001dc8:	b480      	push	{r7}
 8001dca:	b083      	sub	sp, #12
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8001dd0:	4b06      	ldr	r3, [pc, #24]	; (8001dec <LL_RCC_SetSysClkSource+0x24>)
 8001dd2:	685b      	ldr	r3, [r3, #4]
 8001dd4:	f023 0203 	bic.w	r2, r3, #3
 8001dd8:	4904      	ldr	r1, [pc, #16]	; (8001dec <LL_RCC_SetSysClkSource+0x24>)
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	4313      	orrs	r3, r2
 8001dde:	604b      	str	r3, [r1, #4]
}
 8001de0:	bf00      	nop
 8001de2:	370c      	adds	r7, #12
 8001de4:	46bd      	mov	sp, r7
 8001de6:	bc80      	pop	{r7}
 8001de8:	4770      	bx	lr
 8001dea:	bf00      	nop
 8001dec:	40021000 	.word	0x40021000

08001df0 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8001df0:	b480      	push	{r7}
 8001df2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001df4:	4b03      	ldr	r3, [pc, #12]	; (8001e04 <LL_RCC_GetSysClkSource+0x14>)
 8001df6:	685b      	ldr	r3, [r3, #4]
 8001df8:	f003 030c 	and.w	r3, r3, #12
}
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	bc80      	pop	{r7}
 8001e02:	4770      	bx	lr
 8001e04:	40021000 	.word	0x40021000

08001e08 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8001e08:	b480      	push	{r7}
 8001e0a:	b083      	sub	sp, #12
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8001e10:	4b06      	ldr	r3, [pc, #24]	; (8001e2c <LL_RCC_SetAHBPrescaler+0x24>)
 8001e12:	685b      	ldr	r3, [r3, #4]
 8001e14:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001e18:	4904      	ldr	r1, [pc, #16]	; (8001e2c <LL_RCC_SetAHBPrescaler+0x24>)
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	4313      	orrs	r3, r2
 8001e1e:	604b      	str	r3, [r1, #4]
}
 8001e20:	bf00      	nop
 8001e22:	370c      	adds	r7, #12
 8001e24:	46bd      	mov	sp, r7
 8001e26:	bc80      	pop	{r7}
 8001e28:	4770      	bx	lr
 8001e2a:	bf00      	nop
 8001e2c:	40021000 	.word	0x40021000

08001e30 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8001e30:	b480      	push	{r7}
 8001e32:	b083      	sub	sp, #12
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8001e38:	4b06      	ldr	r3, [pc, #24]	; (8001e54 <LL_RCC_SetAPB1Prescaler+0x24>)
 8001e3a:	685b      	ldr	r3, [r3, #4]
 8001e3c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001e40:	4904      	ldr	r1, [pc, #16]	; (8001e54 <LL_RCC_SetAPB1Prescaler+0x24>)
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	4313      	orrs	r3, r2
 8001e46:	604b      	str	r3, [r1, #4]
}
 8001e48:	bf00      	nop
 8001e4a:	370c      	adds	r7, #12
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	bc80      	pop	{r7}
 8001e50:	4770      	bx	lr
 8001e52:	bf00      	nop
 8001e54:	40021000 	.word	0x40021000

08001e58 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8001e58:	b480      	push	{r7}
 8001e5a:	b083      	sub	sp, #12
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8001e60:	4b06      	ldr	r3, [pc, #24]	; (8001e7c <LL_RCC_SetAPB2Prescaler+0x24>)
 8001e62:	685b      	ldr	r3, [r3, #4]
 8001e64:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001e68:	4904      	ldr	r1, [pc, #16]	; (8001e7c <LL_RCC_SetAPB2Prescaler+0x24>)
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	4313      	orrs	r3, r2
 8001e6e:	604b      	str	r3, [r1, #4]
}
 8001e70:	bf00      	nop
 8001e72:	370c      	adds	r7, #12
 8001e74:	46bd      	mov	sp, r7
 8001e76:	bc80      	pop	{r7}
 8001e78:	4770      	bx	lr
 8001e7a:	bf00      	nop
 8001e7c:	40021000 	.word	0x40021000

08001e80 <LL_RCC_SetADCClockSource>:
  *         @arg @ref LL_RCC_ADC_CLKSRC_PCLK2_DIV_6
  *         @arg @ref LL_RCC_ADC_CLKSRC_PCLK2_DIV_8
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetADCClockSource(uint32_t ADCxSource)
{
 8001e80:	b480      	push	{r7}
 8001e82:	b083      	sub	sp, #12
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_ADCPRE, ADCxSource);
 8001e88:	4b06      	ldr	r3, [pc, #24]	; (8001ea4 <LL_RCC_SetADCClockSource+0x24>)
 8001e8a:	685b      	ldr	r3, [r3, #4]
 8001e8c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8001e90:	4904      	ldr	r1, [pc, #16]	; (8001ea4 <LL_RCC_SetADCClockSource+0x24>)
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	4313      	orrs	r3, r2
 8001e96:	604b      	str	r3, [r1, #4]
}
 8001e98:	bf00      	nop
 8001e9a:	370c      	adds	r7, #12
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	bc80      	pop	{r7}
 8001ea0:	4770      	bx	lr
 8001ea2:	bf00      	nop
 8001ea4:	40021000 	.word	0x40021000

08001ea8 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8001eac:	4b04      	ldr	r3, [pc, #16]	; (8001ec0 <LL_RCC_PLL_Enable+0x18>)
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	4a03      	ldr	r2, [pc, #12]	; (8001ec0 <LL_RCC_PLL_Enable+0x18>)
 8001eb2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001eb6:	6013      	str	r3, [r2, #0]
}
 8001eb8:	bf00      	nop
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	bc80      	pop	{r7}
 8001ebe:	4770      	bx	lr
 8001ec0:	40021000 	.word	0x40021000

08001ec4 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 8001ec8:	4b06      	ldr	r3, [pc, #24]	; (8001ee4 <LL_RCC_PLL_IsReady+0x20>)
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ed0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001ed4:	bf0c      	ite	eq
 8001ed6:	2301      	moveq	r3, #1
 8001ed8:	2300      	movne	r3, #0
 8001eda:	b2db      	uxtb	r3, r3
}
 8001edc:	4618      	mov	r0, r3
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	bc80      	pop	{r7}
 8001ee2:	4770      	bx	lr
 8001ee4:	40021000 	.word	0x40021000

08001ee8 <LL_RCC_PLL_ConfigDomain_SYS>:
  *
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLMul)
{
 8001ee8:	b480      	push	{r7}
 8001eea:	b083      	sub	sp, #12
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]
 8001ef0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL,
 8001ef2:	4b0d      	ldr	r3, [pc, #52]	; (8001f28 <LL_RCC_PLL_ConfigDomain_SYS+0x40>)
 8001ef4:	685b      	ldr	r3, [r3, #4]
 8001ef6:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	f403 3140 	and.w	r1, r3, #196608	; 0x30000
 8001f00:	683b      	ldr	r3, [r7, #0]
 8001f02:	430b      	orrs	r3, r1
 8001f04:	4908      	ldr	r1, [pc, #32]	; (8001f28 <LL_RCC_PLL_ConfigDomain_SYS+0x40>)
 8001f06:	4313      	orrs	r3, r2
 8001f08:	604b      	str	r3, [r1, #4]
#if defined(RCC_CFGR2_PREDIV1)
#if defined(RCC_CFGR2_PREDIV1SRC)
  MODIFY_REG(RCC->CFGR2, (RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV1SRC),
             (Source & RCC_CFGR2_PREDIV1) | ((Source & (RCC_CFGR2_PREDIV1SRC << 4U)) >> 4U));
#else
  MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PREDIV1, (Source & RCC_CFGR2_PREDIV1));
 8001f0a:	4b07      	ldr	r3, [pc, #28]	; (8001f28 <LL_RCC_PLL_ConfigDomain_SYS+0x40>)
 8001f0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f0e:	f023 020f 	bic.w	r2, r3, #15
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	f003 030f 	and.w	r3, r3, #15
 8001f18:	4903      	ldr	r1, [pc, #12]	; (8001f28 <LL_RCC_PLL_ConfigDomain_SYS+0x40>)
 8001f1a:	4313      	orrs	r3, r2
 8001f1c:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /*RCC_CFGR2_PREDIV1SRC*/
#endif /*RCC_CFGR2_PREDIV1*/
}
 8001f1e:	bf00      	nop
 8001f20:	370c      	adds	r7, #12
 8001f22:	46bd      	mov	sp, r7
 8001f24:	bc80      	pop	{r7}
 8001f26:	4770      	bx	lr
 8001f28:	40021000 	.word	0x40021000

08001f2c <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001f2c:	b480      	push	{r7}
 8001f2e:	b085      	sub	sp, #20
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHBENR, Periphs);
 8001f34:	4b08      	ldr	r3, [pc, #32]	; (8001f58 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001f36:	695a      	ldr	r2, [r3, #20]
 8001f38:	4907      	ldr	r1, [pc, #28]	; (8001f58 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	4313      	orrs	r3, r2
 8001f3e:	614b      	str	r3, [r1, #20]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8001f40:	4b05      	ldr	r3, [pc, #20]	; (8001f58 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001f42:	695a      	ldr	r2, [r3, #20]
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	4013      	ands	r3, r2
 8001f48:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001f4a:	68fb      	ldr	r3, [r7, #12]
}
 8001f4c:	bf00      	nop
 8001f4e:	3714      	adds	r7, #20
 8001f50:	46bd      	mov	sp, r7
 8001f52:	bc80      	pop	{r7}
 8001f54:	4770      	bx	lr
 8001f56:	bf00      	nop
 8001f58:	40021000 	.word	0x40021000

08001f5c <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001f5c:	b480      	push	{r7}
 8001f5e:	b085      	sub	sp, #20
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8001f64:	4b08      	ldr	r3, [pc, #32]	; (8001f88 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001f66:	69da      	ldr	r2, [r3, #28]
 8001f68:	4907      	ldr	r1, [pc, #28]	; (8001f88 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	4313      	orrs	r3, r2
 8001f6e:	61cb      	str	r3, [r1, #28]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8001f70:	4b05      	ldr	r3, [pc, #20]	; (8001f88 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001f72:	69da      	ldr	r2, [r3, #28]
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	4013      	ands	r3, r2
 8001f78:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001f7a:	68fb      	ldr	r3, [r7, #12]
}
 8001f7c:	bf00      	nop
 8001f7e:	3714      	adds	r7, #20
 8001f80:	46bd      	mov	sp, r7
 8001f82:	bc80      	pop	{r7}
 8001f84:	4770      	bx	lr
 8001f86:	bf00      	nop
 8001f88:	40021000 	.word	0x40021000

08001f8c <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	b085      	sub	sp, #20
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8001f94:	4b08      	ldr	r3, [pc, #32]	; (8001fb8 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001f96:	699a      	ldr	r2, [r3, #24]
 8001f98:	4907      	ldr	r1, [pc, #28]	; (8001fb8 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	4313      	orrs	r3, r2
 8001f9e:	618b      	str	r3, [r1, #24]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001fa0:	4b05      	ldr	r3, [pc, #20]	; (8001fb8 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001fa2:	699a      	ldr	r2, [r3, #24]
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	4013      	ands	r3, r2
 8001fa8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001faa:	68fb      	ldr	r3, [r7, #12]
}
 8001fac:	bf00      	nop
 8001fae:	3714      	adds	r7, #20
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	bc80      	pop	{r7}
 8001fb4:	4770      	bx	lr
 8001fb6:	bf00      	nop
 8001fb8:	40021000 	.word	0x40021000

08001fbc <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	b083      	sub	sp, #12
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	f043 0201 	orr.w	r2, r3, #1
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	601a      	str	r2, [r3, #0]
}
 8001fd0:	bf00      	nop
 8001fd2:	370c      	adds	r7, #12
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	bc80      	pop	{r7}
 8001fd8:	4770      	bx	lr

08001fda <LL_TIM_DisableARRPreload>:
  * @rmtoll CR1          ARPE          LL_TIM_DisableARRPreload
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableARRPreload(TIM_TypeDef *TIMx)
{
 8001fda:	b480      	push	{r7}
 8001fdc:	b083      	sub	sp, #12
 8001fde:	af00      	add	r7, sp, #0
 8001fe0:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	601a      	str	r2, [r3, #0]
}
 8001fee:	bf00      	nop
 8001ff0:	370c      	adds	r7, #12
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bc80      	pop	{r7}
 8001ff6:	4770      	bx	lr

08001ff8 <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC3REF
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	b083      	sub	sp, #12
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
 8002000:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	685b      	ldr	r3, [r3, #4]
 8002006:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800200a:	683b      	ldr	r3, [r7, #0]
 800200c:	431a      	orrs	r2, r3
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	605a      	str	r2, [r3, #4]
}
 8002012:	bf00      	nop
 8002014:	370c      	adds	r7, #12
 8002016:	46bd      	mov	sp, r7
 8002018:	bc80      	pop	{r7}
 800201a:	4770      	bx	lr

0800201c <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 800201c:	b480      	push	{r7}
 800201e:	b083      	sub	sp, #12
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	689b      	ldr	r3, [r3, #8]
 8002028:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	609a      	str	r2, [r3, #8]
}
 8002030:	bf00      	nop
 8002032:	370c      	adds	r7, #12
 8002034:	46bd      	mov	sp, r7
 8002036:	bc80      	pop	{r7}
 8002038:	4770      	bx	lr

0800203a <LL_TIM_EnableIT_UPDATE>:
  * @rmtoll DIER         UIE           LL_TIM_EnableIT_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableIT_UPDATE(TIM_TypeDef *TIMx)
{
 800203a:	b480      	push	{r7}
 800203c:	b083      	sub	sp, #12
 800203e:	af00      	add	r7, sp, #0
 8002040:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	68db      	ldr	r3, [r3, #12]
 8002046:	f043 0201 	orr.w	r2, r3, #1
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	60da      	str	r2, [r3, #12]
}
 800204e:	bf00      	nop
 8002050:	370c      	adds	r7, #12
 8002052:	46bd      	mov	sp, r7
 8002054:	bc80      	pop	{r7}
 8002056:	4770      	bx	lr

08002058 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 8002058:	b480      	push	{r7}
 800205a:	b083      	sub	sp, #12
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	68db      	ldr	r3, [r3, #12]
 8002064:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	60da      	str	r2, [r3, #12]
}
 800206c:	bf00      	nop
 800206e:	370c      	adds	r7, #12
 8002070:	46bd      	mov	sp, r7
 8002072:	bc80      	pop	{r7}
 8002074:	4770      	bx	lr

08002076 <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 8002076:	b480      	push	{r7}
 8002078:	b083      	sub	sp, #12
 800207a:	af00      	add	r7, sp, #0
 800207c:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	691b      	ldr	r3, [r3, #16]
 8002082:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	695b      	ldr	r3, [r3, #20]
 800208e:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	615a      	str	r2, [r3, #20]
}
 8002096:	bf00      	nop
 8002098:	370c      	adds	r7, #12
 800209a:	46bd      	mov	sp, r7
 800209c:	bc80      	pop	{r7}
 800209e:	4770      	bx	lr

080020a0 <LL_USART_EnableIT_RXNE>:
  * @rmtoll CR1          RXNEIE        LL_USART_EnableIT_RXNE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_RXNE(USART_TypeDef *USARTx)
{
 80020a0:	b480      	push	{r7}
 80020a2:	b083      	sub	sp, #12
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	68db      	ldr	r3, [r3, #12]
 80020ac:	f043 0220 	orr.w	r2, r3, #32
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	60da      	str	r2, [r3, #12]
}
 80020b4:	bf00      	nop
 80020b6:	370c      	adds	r7, #12
 80020b8:	46bd      	mov	sp, r7
 80020ba:	bc80      	pop	{r7}
 80020bc:	4770      	bx	lr

080020be <LL_USART_EnableIT_TXE>:
  * @rmtoll CR1          TXEIE         LL_USART_EnableIT_TXE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_TXE(USART_TypeDef *USARTx)
{
 80020be:	b480      	push	{r7}
 80020c0:	b083      	sub	sp, #12
 80020c2:	af00      	add	r7, sp, #0
 80020c4:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_TXEIE);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	68db      	ldr	r3, [r3, #12]
 80020ca:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	60da      	str	r2, [r3, #12]
}
 80020d2:	bf00      	nop
 80020d4:	370c      	adds	r7, #12
 80020d6:	46bd      	mov	sp, r7
 80020d8:	bc80      	pop	{r7}
 80020da:	4770      	bx	lr

080020dc <LL_GPIO_IsInputPinSet>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_GPIO_IsInputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80020dc:	b480      	push	{r7}
 80020de:	b083      	sub	sp, #12
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
 80020e4:	6039      	str	r1, [r7, #0]
  return (READ_BIT(GPIOx->IDR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU) == ((PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU));
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	689b      	ldr	r3, [r3, #8]
 80020ea:	43da      	mvns	r2, r3
 80020ec:	683b      	ldr	r3, [r7, #0]
 80020ee:	0a1b      	lsrs	r3, r3, #8
 80020f0:	4013      	ands	r3, r2
 80020f2:	b29b      	uxth	r3, r3
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	bf0c      	ite	eq
 80020f8:	2301      	moveq	r3, #1
 80020fa:	2300      	movne	r3, #0
 80020fc:	b2db      	uxtb	r3, r3
}
 80020fe:	4618      	mov	r0, r3
 8002100:	370c      	adds	r7, #12
 8002102:	46bd      	mov	sp, r7
 8002104:	bc80      	pop	{r7}
 8002106:	4770      	bx	lr

08002108 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8002108:	b480      	push	{r7}
 800210a:	b083      	sub	sp, #12
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
 8002110:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 8002112:	683b      	ldr	r3, [r7, #0]
 8002114:	0a1b      	lsrs	r3, r3, #8
 8002116:	b29a      	uxth	r2, r3
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	615a      	str	r2, [r3, #20]
}
 800211c:	bf00      	nop
 800211e:	370c      	adds	r7, #12
 8002120:	46bd      	mov	sp, r7
 8002122:	bc80      	pop	{r7}
 8002124:	4770      	bx	lr
	...

08002128 <LL_GPIO_AF_Remap_SWJ_NOJTAG>:
  * @rmtoll MAPR          SWJ_CFG           LL_GPIO_AF_Remap_SWJ_NOJTAG
  * @note  NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_AF_Remap_SWJ_NOJTAG(void)
{
 8002128:	b480      	push	{r7}
 800212a:	af00      	add	r7, sp, #0
  CLEAR_BIT(AFIO->MAPR,AFIO_MAPR_SWJ_CFG);
 800212c:	4b07      	ldr	r3, [pc, #28]	; (800214c <LL_GPIO_AF_Remap_SWJ_NOJTAG+0x24>)
 800212e:	685b      	ldr	r3, [r3, #4]
 8002130:	4a06      	ldr	r2, [pc, #24]	; (800214c <LL_GPIO_AF_Remap_SWJ_NOJTAG+0x24>)
 8002132:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002136:	6053      	str	r3, [r2, #4]
  SET_BIT(AFIO->MAPR, AFIO_MAPR_SWJ_CFG_JTAGDISABLE);
 8002138:	4b04      	ldr	r3, [pc, #16]	; (800214c <LL_GPIO_AF_Remap_SWJ_NOJTAG+0x24>)
 800213a:	685b      	ldr	r3, [r3, #4]
 800213c:	4a03      	ldr	r2, [pc, #12]	; (800214c <LL_GPIO_AF_Remap_SWJ_NOJTAG+0x24>)
 800213e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002142:	6053      	str	r3, [r2, #4]
}
 8002144:	bf00      	nop
 8002146:	46bd      	mov	sp, r7
 8002148:	bc80      	pop	{r7}
 800214a:	4770      	bx	lr
 800214c:	40010000 	.word	0x40010000

08002150 <BUT_GetKey>:
	}
	else comp=0;
}

Key_Pressed_t BUT_GetKey(void)
{
 8002150:	b480      	push	{r7}
 8002152:	b083      	sub	sp, #12
 8002154:	af00      	add	r7, sp, #0
	if (pressedKey) PowerOffTimesec=0;
 8002156:	4b09      	ldr	r3, [pc, #36]	; (800217c <BUT_GetKey+0x2c>)
 8002158:	781b      	ldrb	r3, [r3, #0]
 800215a:	2b00      	cmp	r3, #0
 800215c:	d002      	beq.n	8002164 <BUT_GetKey+0x14>
 800215e:	4b08      	ldr	r3, [pc, #32]	; (8002180 <BUT_GetKey+0x30>)
 8002160:	2200      	movs	r2, #0
 8002162:	601a      	str	r2, [r3, #0]
	Key_Pressed_t key = pressedKey;
 8002164:	4b05      	ldr	r3, [pc, #20]	; (800217c <BUT_GetKey+0x2c>)
 8002166:	781b      	ldrb	r3, [r3, #0]
 8002168:	71fb      	strb	r3, [r7, #7]
	pressedKey = 0;
 800216a:	4b04      	ldr	r3, [pc, #16]	; (800217c <BUT_GetKey+0x2c>)
 800216c:	2200      	movs	r2, #0
 800216e:	701a      	strb	r2, [r3, #0]
	return key;
 8002170:	79fb      	ldrb	r3, [r7, #7]
}
 8002172:	4618      	mov	r0, r3
 8002174:	370c      	adds	r7, #12
 8002176:	46bd      	mov	sp, r7
 8002178:	bc80      	pop	{r7}
 800217a:	4770      	bx	lr
 800217c:	20000b51 	.word	0x20000b51
 8002180:	20000b48 	.word	0x20000b48

08002184 <MainScreenAnswer>:
};
struct RequestFromClientToSrv_struct RequestFromClientToSrv;
struct AnswerFromSrvToClient_struct  AnswerFromSrvToClient;

void MainScreenAnswer()
{
 8002184:	b580      	push	{r7, lr}
 8002186:	b084      	sub	sp, #16
 8002188:	af00      	add	r7, sp, #0
	uint16_t var_16=0;
 800218a:	2300      	movs	r3, #0
 800218c:	80fb      	strh	r3, [r7, #6]
	uint8_t *arrayPointer_16 = (uint8_t*) &var_16;
 800218e:	1dbb      	adds	r3, r7, #6
 8002190:	60fb      	str	r3, [r7, #12]

	uint16_t var_u16=0;
 8002192:	2300      	movs	r3, #0
 8002194:	80bb      	strh	r3, [r7, #4]
	uint8_t *arrayPointer_u16 = (uint8_t*) &var_u16;
 8002196:	1d3b      	adds	r3, r7, #4
 8002198:	60bb      	str	r3, [r7, #8]
	arrayPointer_u16 = (uint8_t*) &Battery.Voltage;
 800219a:	4b4f      	ldr	r3, [pc, #316]	; (80022d8 <MainScreenAnswer+0x154>)
 800219c:	60bb      	str	r3, [r7, #8]
	Master.Package[4]=arrayPointer_u16[0];
 800219e:	68bb      	ldr	r3, [r7, #8]
 80021a0:	781a      	ldrb	r2, [r3, #0]
 80021a2:	4b4e      	ldr	r3, [pc, #312]	; (80022dc <MainScreenAnswer+0x158>)
 80021a4:	711a      	strb	r2, [r3, #4]
	Master.Package[5]=arrayPointer_u16[1];
 80021a6:	68bb      	ldr	r3, [r7, #8]
 80021a8:	785a      	ldrb	r2, [r3, #1]
 80021aa:	4b4c      	ldr	r3, [pc, #304]	; (80022dc <MainScreenAnswer+0x158>)
 80021ac:	715a      	strb	r2, [r3, #5]

	arrayPointer_16 = (uint8_t*) &Battery.Current;
 80021ae:	4b4c      	ldr	r3, [pc, #304]	; (80022e0 <MainScreenAnswer+0x15c>)
 80021b0:	60fb      	str	r3, [r7, #12]
	Master.Package[6]=arrayPointer_16[0];
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	781a      	ldrb	r2, [r3, #0]
 80021b6:	4b49      	ldr	r3, [pc, #292]	; (80022dc <MainScreenAnswer+0x158>)
 80021b8:	719a      	strb	r2, [r3, #6]
	Master.Package[7]=arrayPointer_16[1];
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	785a      	ldrb	r2, [r3, #1]
 80021be:	4b47      	ldr	r3, [pc, #284]	; (80022dc <MainScreenAnswer+0x158>)
 80021c0:	71da      	strb	r2, [r3, #7]

	arrayPointer_u16 = (uint8_t*) &CellsDatabase[0].Voltage;
 80021c2:	4b48      	ldr	r3, [pc, #288]	; (80022e4 <MainScreenAnswer+0x160>)
 80021c4:	60bb      	str	r3, [r7, #8]
	Master.Package[8]=arrayPointer_u16[0];
 80021c6:	68bb      	ldr	r3, [r7, #8]
 80021c8:	781a      	ldrb	r2, [r3, #0]
 80021ca:	4b44      	ldr	r3, [pc, #272]	; (80022dc <MainScreenAnswer+0x158>)
 80021cc:	721a      	strb	r2, [r3, #8]
	Master.Package[9]=arrayPointer_u16[1];
 80021ce:	68bb      	ldr	r3, [r7, #8]
 80021d0:	785a      	ldrb	r2, [r3, #1]
 80021d2:	4b42      	ldr	r3, [pc, #264]	; (80022dc <MainScreenAnswer+0x158>)
 80021d4:	725a      	strb	r2, [r3, #9]

	arrayPointer_u16 = (uint8_t*) &CellsDatabase[1].Voltage;
 80021d6:	4b44      	ldr	r3, [pc, #272]	; (80022e8 <MainScreenAnswer+0x164>)
 80021d8:	60bb      	str	r3, [r7, #8]
	Master.Package[10]=arrayPointer_u16[0];
 80021da:	68bb      	ldr	r3, [r7, #8]
 80021dc:	781a      	ldrb	r2, [r3, #0]
 80021de:	4b3f      	ldr	r3, [pc, #252]	; (80022dc <MainScreenAnswer+0x158>)
 80021e0:	729a      	strb	r2, [r3, #10]
	Master.Package[11]=arrayPointer_u16[1];
 80021e2:	68bb      	ldr	r3, [r7, #8]
 80021e4:	785a      	ldrb	r2, [r3, #1]
 80021e6:	4b3d      	ldr	r3, [pc, #244]	; (80022dc <MainScreenAnswer+0x158>)
 80021e8:	72da      	strb	r2, [r3, #11]

	arrayPointer_u16 = (uint8_t*) &CellsDatabase[2].Voltage;
 80021ea:	4b40      	ldr	r3, [pc, #256]	; (80022ec <MainScreenAnswer+0x168>)
 80021ec:	60bb      	str	r3, [r7, #8]
	Master.Package[12]=arrayPointer_u16[0];
 80021ee:	68bb      	ldr	r3, [r7, #8]
 80021f0:	781a      	ldrb	r2, [r3, #0]
 80021f2:	4b3a      	ldr	r3, [pc, #232]	; (80022dc <MainScreenAnswer+0x158>)
 80021f4:	731a      	strb	r2, [r3, #12]
	Master.Package[13]=arrayPointer_u16[1];
 80021f6:	68bb      	ldr	r3, [r7, #8]
 80021f8:	785a      	ldrb	r2, [r3, #1]
 80021fa:	4b38      	ldr	r3, [pc, #224]	; (80022dc <MainScreenAnswer+0x158>)
 80021fc:	735a      	strb	r2, [r3, #13]

	arrayPointer_u16 = (uint8_t*) &CellsDatabase[3].Voltage;
 80021fe:	4b3c      	ldr	r3, [pc, #240]	; (80022f0 <MainScreenAnswer+0x16c>)
 8002200:	60bb      	str	r3, [r7, #8]
	Master.Package[14]=arrayPointer_u16[0];
 8002202:	68bb      	ldr	r3, [r7, #8]
 8002204:	781a      	ldrb	r2, [r3, #0]
 8002206:	4b35      	ldr	r3, [pc, #212]	; (80022dc <MainScreenAnswer+0x158>)
 8002208:	739a      	strb	r2, [r3, #14]
	Master.Package[15]=arrayPointer_u16[1];
 800220a:	68bb      	ldr	r3, [r7, #8]
 800220c:	785a      	ldrb	r2, [r3, #1]
 800220e:	4b33      	ldr	r3, [pc, #204]	; (80022dc <MainScreenAnswer+0x158>)
 8002210:	73da      	strb	r2, [r3, #15]
		putDataInBufferUart1(Master.Package,Master.Data_length+2);
	}

	if (NUMBER_OF_CELLS == 8)
	{
		arrayPointer_u16 = (uint8_t*) &CellsDatabase[4].Voltage;
 8002212:	4b38      	ldr	r3, [pc, #224]	; (80022f4 <MainScreenAnswer+0x170>)
 8002214:	60bb      	str	r3, [r7, #8]
		Master.Package[16]=arrayPointer_u16[0];
 8002216:	68bb      	ldr	r3, [r7, #8]
 8002218:	781a      	ldrb	r2, [r3, #0]
 800221a:	4b30      	ldr	r3, [pc, #192]	; (80022dc <MainScreenAnswer+0x158>)
 800221c:	741a      	strb	r2, [r3, #16]
		Master.Package[17]=arrayPointer_u16[1];
 800221e:	68bb      	ldr	r3, [r7, #8]
 8002220:	785a      	ldrb	r2, [r3, #1]
 8002222:	4b2e      	ldr	r3, [pc, #184]	; (80022dc <MainScreenAnswer+0x158>)
 8002224:	745a      	strb	r2, [r3, #17]

		arrayPointer_u16 = (uint8_t*) &CellsDatabase[5].Voltage;
 8002226:	4b34      	ldr	r3, [pc, #208]	; (80022f8 <MainScreenAnswer+0x174>)
 8002228:	60bb      	str	r3, [r7, #8]
		Master.Package[18]=arrayPointer_u16[0];
 800222a:	68bb      	ldr	r3, [r7, #8]
 800222c:	781a      	ldrb	r2, [r3, #0]
 800222e:	4b2b      	ldr	r3, [pc, #172]	; (80022dc <MainScreenAnswer+0x158>)
 8002230:	749a      	strb	r2, [r3, #18]
		Master.Package[19]=arrayPointer_u16[1];
 8002232:	68bb      	ldr	r3, [r7, #8]
 8002234:	785a      	ldrb	r2, [r3, #1]
 8002236:	4b29      	ldr	r3, [pc, #164]	; (80022dc <MainScreenAnswer+0x158>)
 8002238:	74da      	strb	r2, [r3, #19]

		arrayPointer_u16 = (uint8_t*) &CellsDatabase[6].Voltage;
 800223a:	4b30      	ldr	r3, [pc, #192]	; (80022fc <MainScreenAnswer+0x178>)
 800223c:	60bb      	str	r3, [r7, #8]
		Master.Package[20]=arrayPointer_u16[0];
 800223e:	68bb      	ldr	r3, [r7, #8]
 8002240:	781a      	ldrb	r2, [r3, #0]
 8002242:	4b26      	ldr	r3, [pc, #152]	; (80022dc <MainScreenAnswer+0x158>)
 8002244:	751a      	strb	r2, [r3, #20]
		Master.Package[21]=arrayPointer_u16[1];
 8002246:	68bb      	ldr	r3, [r7, #8]
 8002248:	785a      	ldrb	r2, [r3, #1]
 800224a:	4b24      	ldr	r3, [pc, #144]	; (80022dc <MainScreenAnswer+0x158>)
 800224c:	755a      	strb	r2, [r3, #21]

		arrayPointer_u16 = (uint8_t*) &CellsDatabase[7].Voltage;
 800224e:	4b2c      	ldr	r3, [pc, #176]	; (8002300 <MainScreenAnswer+0x17c>)
 8002250:	60bb      	str	r3, [r7, #8]
		Master.Package[22]=arrayPointer_u16[0];
 8002252:	68bb      	ldr	r3, [r7, #8]
 8002254:	781a      	ldrb	r2, [r3, #0]
 8002256:	4b21      	ldr	r3, [pc, #132]	; (80022dc <MainScreenAnswer+0x158>)
 8002258:	759a      	strb	r2, [r3, #22]
		Master.Package[23]=arrayPointer_u16[1];
 800225a:	68bb      	ldr	r3, [r7, #8]
 800225c:	785a      	ldrb	r2, [r3, #1]
 800225e:	4b1f      	ldr	r3, [pc, #124]	; (80022dc <MainScreenAnswer+0x158>)
 8002260:	75da      	strb	r2, [r3, #23]

		Master.Package[24]=95;
 8002262:	4b1e      	ldr	r3, [pc, #120]	; (80022dc <MainScreenAnswer+0x158>)
 8002264:	225f      	movs	r2, #95	; 0x5f
 8002266:	761a      	strb	r2, [r3, #24]
		Master.Package[25]=On_off;
 8002268:	4b26      	ldr	r3, [pc, #152]	; (8002304 <MainScreenAnswer+0x180>)
 800226a:	781b      	ldrb	r3, [r3, #0]
 800226c:	b2da      	uxtb	r2, r3
 800226e:	4b1b      	ldr	r3, [pc, #108]	; (80022dc <MainScreenAnswer+0x158>)
 8002270:	765a      	strb	r2, [r3, #25]
		Master.Data_length = 27-1;
 8002272:	4b1a      	ldr	r3, [pc, #104]	; (80022dc <MainScreenAnswer+0x158>)
 8002274:	221a      	movs	r2, #26
 8002276:	779a      	strb	r2, [r3, #30]

		Master.DataCRC = calcCRC(Master.Package, Master.Data_length, 0);
 8002278:	4b18      	ldr	r3, [pc, #96]	; (80022dc <MainScreenAnswer+0x158>)
 800227a:	7f9b      	ldrb	r3, [r3, #30]
 800227c:	b2db      	uxtb	r3, r3
 800227e:	2200      	movs	r2, #0
 8002280:	4619      	mov	r1, r3
 8002282:	4816      	ldr	r0, [pc, #88]	; (80022dc <MainScreenAnswer+0x158>)
 8002284:	f7ff f8d0 	bl	8001428 <calcCRC>
 8002288:	4603      	mov	r3, r0
 800228a:	461a      	mov	r2, r3
 800228c:	4b13      	ldr	r3, [pc, #76]	; (80022dc <MainScreenAnswer+0x158>)
 800228e:	77da      	strb	r2, [r3, #31]
		Master.Package[26] = Master.DataCRC;
 8002290:	4b12      	ldr	r3, [pc, #72]	; (80022dc <MainScreenAnswer+0x158>)
 8002292:	7fdb      	ldrb	r3, [r3, #31]
 8002294:	b2da      	uxtb	r2, r3
 8002296:	4b11      	ldr	r3, [pc, #68]	; (80022dc <MainScreenAnswer+0x158>)
 8002298:	769a      	strb	r2, [r3, #26]
		Master.Package[27] = 0x0A;
 800229a:	4b10      	ldr	r3, [pc, #64]	; (80022dc <MainScreenAnswer+0x158>)
 800229c:	220a      	movs	r2, #10
 800229e:	76da      	strb	r2, [r3, #27]
		putDataInBufferUart1(Master.Package,Master.Data_length+2);
 80022a0:	4b0e      	ldr	r3, [pc, #56]	; (80022dc <MainScreenAnswer+0x158>)
 80022a2:	7f9b      	ldrb	r3, [r3, #30]
 80022a4:	b2db      	uxtb	r3, r3
 80022a6:	3302      	adds	r3, #2
 80022a8:	b2db      	uxtb	r3, r3
 80022aa:	4619      	mov	r1, r3
 80022ac:	480b      	ldr	r0, [pc, #44]	; (80022dc <MainScreenAnswer+0x158>)
 80022ae:	f001 f9bb 	bl	8003628 <putDataInBufferUart1>

	}


	Master.Package[0] = PACKAGE_BEGIN;
 80022b2:	4b0a      	ldr	r3, [pc, #40]	; (80022dc <MainScreenAnswer+0x158>)
 80022b4:	22fe      	movs	r2, #254	; 0xfe
 80022b6:	701a      	strb	r2, [r3, #0]
	Master.Package[1] = Master.Data_length;
 80022b8:	4b08      	ldr	r3, [pc, #32]	; (80022dc <MainScreenAnswer+0x158>)
 80022ba:	7f9b      	ldrb	r3, [r3, #30]
 80022bc:	b2da      	uxtb	r2, r3
 80022be:	4b07      	ldr	r3, [pc, #28]	; (80022dc <MainScreenAnswer+0x158>)
 80022c0:	705a      	strb	r2, [r3, #1]
	Master.Package[2] = READ_DATA;
 80022c2:	4b06      	ldr	r3, [pc, #24]	; (80022dc <MainScreenAnswer+0x158>)
 80022c4:	22fa      	movs	r2, #250	; 0xfa
 80022c6:	709a      	strb	r2, [r3, #2]
	Master.Package[3] = MAIN_SCREEN;
 80022c8:	4b04      	ldr	r3, [pc, #16]	; (80022dc <MainScreenAnswer+0x158>)
 80022ca:	2214      	movs	r2, #20
 80022cc:	70da      	strb	r2, [r3, #3]

}
 80022ce:	bf00      	nop
 80022d0:	3710      	adds	r7, #16
 80022d2:	46bd      	mov	sp, r7
 80022d4:	bd80      	pop	{r7, pc}
 80022d6:	bf00      	nop
 80022d8:	20000c9c 	.word	0x20000c9c
 80022dc:	20000e84 	.word	0x20000e84
 80022e0:	20000c9e 	.word	0x20000c9e
 80022e4:	20000bbc 	.word	0x20000bbc
 80022e8:	20000bd8 	.word	0x20000bd8
 80022ec:	20000bf4 	.word	0x20000bf4
 80022f0:	20000c10 	.word	0x20000c10
 80022f4:	20000c2c 	.word	0x20000c2c
 80022f8:	20000c48 	.word	0x20000c48
 80022fc:	20000c64 	.word	0x20000c64
 8002300:	20000c80 	.word	0x20000c80
 8002304:	20000b50 	.word	0x20000b50

08002308 <SystemInfoAnswer>:

void SystemInfoAnswer()
{
 8002308:	b580      	push	{r7, lr}
 800230a:	af00      	add	r7, sp, #0
	Master.Package[4]=1;//version before point
 800230c:	4b26      	ldr	r3, [pc, #152]	; (80023a8 <SystemInfoAnswer+0xa0>)
 800230e:	2201      	movs	r2, #1
 8002310:	711a      	strb	r2, [r3, #4]
	Master.Package[5]=0;//version after point
 8002312:	4b25      	ldr	r3, [pc, #148]	; (80023a8 <SystemInfoAnswer+0xa0>)
 8002314:	2200      	movs	r2, #0
 8002316:	715a      	strb	r2, [r3, #5]
	Master.Package[6]=1;// 1- LIFEPO4, 2 - LIon
 8002318:	4b23      	ldr	r3, [pc, #140]	; (80023a8 <SystemInfoAnswer+0xa0>)
 800231a:	2201      	movs	r2, #1
 800231c:	719a      	strb	r2, [r3, #6]
	Master.Package[7]=NUMBER_OF_CELLS;//Number of cells
 800231e:	4b22      	ldr	r3, [pc, #136]	; (80023a8 <SystemInfoAnswer+0xa0>)
 8002320:	2208      	movs	r2, #8
 8002322:	71da      	strb	r2, [r3, #7]
	Master.Package[8]=0;
 8002324:	4b20      	ldr	r3, [pc, #128]	; (80023a8 <SystemInfoAnswer+0xa0>)
 8002326:	2200      	movs	r2, #0
 8002328:	721a      	strb	r2, [r3, #8]
	Master.Package[9]=0;
 800232a:	4b1f      	ldr	r3, [pc, #124]	; (80023a8 <SystemInfoAnswer+0xa0>)
 800232c:	2200      	movs	r2, #0
 800232e:	725a      	strb	r2, [r3, #9]
	Master.Package[10]=0;
 8002330:	4b1d      	ldr	r3, [pc, #116]	; (80023a8 <SystemInfoAnswer+0xa0>)
 8002332:	2200      	movs	r2, #0
 8002334:	729a      	strb	r2, [r3, #10]
	Master.Package[11]=0;
 8002336:	4b1c      	ldr	r3, [pc, #112]	; (80023a8 <SystemInfoAnswer+0xa0>)
 8002338:	2200      	movs	r2, #0
 800233a:	72da      	strb	r2, [r3, #11]
	Master.Package[12]=0;
 800233c:	4b1a      	ldr	r3, [pc, #104]	; (80023a8 <SystemInfoAnswer+0xa0>)
 800233e:	2200      	movs	r2, #0
 8002340:	731a      	strb	r2, [r3, #12]
	Master.Package[13]=0;
 8002342:	4b19      	ldr	r3, [pc, #100]	; (80023a8 <SystemInfoAnswer+0xa0>)
 8002344:	2200      	movs	r2, #0
 8002346:	735a      	strb	r2, [r3, #13]

	Master.Data_length = 15-1;
 8002348:	4b17      	ldr	r3, [pc, #92]	; (80023a8 <SystemInfoAnswer+0xa0>)
 800234a:	220e      	movs	r2, #14
 800234c:	779a      	strb	r2, [r3, #30]

	Master.Package[0] = PACKAGE_BEGIN;
 800234e:	4b16      	ldr	r3, [pc, #88]	; (80023a8 <SystemInfoAnswer+0xa0>)
 8002350:	22fe      	movs	r2, #254	; 0xfe
 8002352:	701a      	strb	r2, [r3, #0]
	Master.Package[1] = Master.Data_length;
 8002354:	4b14      	ldr	r3, [pc, #80]	; (80023a8 <SystemInfoAnswer+0xa0>)
 8002356:	7f9b      	ldrb	r3, [r3, #30]
 8002358:	b2da      	uxtb	r2, r3
 800235a:	4b13      	ldr	r3, [pc, #76]	; (80023a8 <SystemInfoAnswer+0xa0>)
 800235c:	705a      	strb	r2, [r3, #1]
	Master.Package[2] = READ_DATA;
 800235e:	4b12      	ldr	r3, [pc, #72]	; (80023a8 <SystemInfoAnswer+0xa0>)
 8002360:	22fa      	movs	r2, #250	; 0xfa
 8002362:	709a      	strb	r2, [r3, #2]
	Master.Package[3] = SYSTEM_INFO;
 8002364:	4b10      	ldr	r3, [pc, #64]	; (80023a8 <SystemInfoAnswer+0xa0>)
 8002366:	2208      	movs	r2, #8
 8002368:	70da      	strb	r2, [r3, #3]
	Master.DataCRC = calcCRC(Master.Package, Master.Data_length, 0);
 800236a:	4b0f      	ldr	r3, [pc, #60]	; (80023a8 <SystemInfoAnswer+0xa0>)
 800236c:	7f9b      	ldrb	r3, [r3, #30]
 800236e:	b2db      	uxtb	r3, r3
 8002370:	2200      	movs	r2, #0
 8002372:	4619      	mov	r1, r3
 8002374:	480c      	ldr	r0, [pc, #48]	; (80023a8 <SystemInfoAnswer+0xa0>)
 8002376:	f7ff f857 	bl	8001428 <calcCRC>
 800237a:	4603      	mov	r3, r0
 800237c:	461a      	mov	r2, r3
 800237e:	4b0a      	ldr	r3, [pc, #40]	; (80023a8 <SystemInfoAnswer+0xa0>)
 8002380:	77da      	strb	r2, [r3, #31]
	Master.Package[14] = Master.DataCRC;
 8002382:	4b09      	ldr	r3, [pc, #36]	; (80023a8 <SystemInfoAnswer+0xa0>)
 8002384:	7fdb      	ldrb	r3, [r3, #31]
 8002386:	b2da      	uxtb	r2, r3
 8002388:	4b07      	ldr	r3, [pc, #28]	; (80023a8 <SystemInfoAnswer+0xa0>)
 800238a:	739a      	strb	r2, [r3, #14]
	Master.Package[15] = 0x0A;
 800238c:	4b06      	ldr	r3, [pc, #24]	; (80023a8 <SystemInfoAnswer+0xa0>)
 800238e:	220a      	movs	r2, #10
 8002390:	73da      	strb	r2, [r3, #15]
	putDataInBufferUart1(Master.Package,Master.Data_length+2);
 8002392:	4b05      	ldr	r3, [pc, #20]	; (80023a8 <SystemInfoAnswer+0xa0>)
 8002394:	7f9b      	ldrb	r3, [r3, #30]
 8002396:	b2db      	uxtb	r3, r3
 8002398:	3302      	adds	r3, #2
 800239a:	b2db      	uxtb	r3, r3
 800239c:	4619      	mov	r1, r3
 800239e:	4802      	ldr	r0, [pc, #8]	; (80023a8 <SystemInfoAnswer+0xa0>)
 80023a0:	f001 f942 	bl	8003628 <putDataInBufferUart1>
}
 80023a4:	bf00      	nop
 80023a6:	bd80      	pop	{r7, pc}
 80023a8:	20000e84 	.word	0x20000e84

080023ac <TIM7_Callback>:

void TIM7_Callback()
{
 80023ac:	b590      	push	{r4, r7, lr}
 80023ae:	b083      	sub	sp, #12
 80023b0:	af00      	add	r7, sp, #0

	//logDebugD("l=",bufferUart1.rx_counter,0);
	//logDebugD("Le=",ParsingData.IsPassedPackageLengthFlag,0);
	//logDebugD("PB=",ParsingData.IsPassedPackageBeginFlag,0);
	//logDebugD("RE=",ParsingData.IsDataReadyReadFromBuffer,0)
	if (ParsingData.IsDataReadyReadFromBuffer == 1)
 80023b2:	4b44      	ldr	r3, [pc, #272]	; (80024c4 <TIM7_Callback+0x118>)
 80023b4:	789b      	ldrb	r3, [r3, #2]
 80023b6:	b2db      	uxtb	r3, r3
 80023b8:	2b01      	cmp	r3, #1
 80023ba:	d17e      	bne.n	80024ba <TIM7_Callback+0x10e>
	{
		if ( (getCharFromBufferUART1() == PACKAGE_BEGIN) )
 80023bc:	f001 f954 	bl	8003668 <getCharFromBufferUART1>
 80023c0:	4603      	mov	r3, r0
 80023c2:	2bfe      	cmp	r3, #254	; 0xfe
 80023c4:	d179      	bne.n	80024ba <TIM7_Callback+0x10e>
		{
			ParsingData.IsDataReadyReadFromBuffer = 0;
 80023c6:	4b3f      	ldr	r3, [pc, #252]	; (80024c4 <TIM7_Callback+0x118>)
 80023c8:	2200      	movs	r2, #0
 80023ca:	709a      	strb	r2, [r3, #2]
			logDebug("PACKAGE_BEGIN");
 80023cc:	483e      	ldr	r0, [pc, #248]	; (80024c8 <TIM7_Callback+0x11c>)
 80023ce:	f001 fa1b 	bl	8003808 <printToBufferWithoutEndUART2>
 80023d2:	483e      	ldr	r0, [pc, #248]	; (80024cc <TIM7_Callback+0x120>)
 80023d4:	f001 f98c 	bl	80036f0 <printToBufferUART2>
			//logDebugD("l=",bufferUart1.rx_counter,0);

			Slave.Data_length = getCharFromBufferUART1();
 80023d8:	f001 f946 	bl	8003668 <getCharFromBufferUART1>
 80023dc:	4603      	mov	r3, r0
 80023de:	461a      	mov	r2, r3
 80023e0:	4b3b      	ldr	r3, [pc, #236]	; (80024d0 <TIM7_Callback+0x124>)
 80023e2:	779a      	strb	r2, [r3, #30]
			Slave.Package[0] = PACKAGE_BEGIN;
 80023e4:	4b3a      	ldr	r3, [pc, #232]	; (80024d0 <TIM7_Callback+0x124>)
 80023e6:	22fe      	movs	r2, #254	; 0xfe
 80023e8:	701a      	strb	r2, [r3, #0]
			Slave.Package[1] = Slave.Data_length;
 80023ea:	4b39      	ldr	r3, [pc, #228]	; (80024d0 <TIM7_Callback+0x124>)
 80023ec:	7f9b      	ldrb	r3, [r3, #30]
 80023ee:	b2da      	uxtb	r2, r3
 80023f0:	4b37      	ldr	r3, [pc, #220]	; (80024d0 <TIM7_Callback+0x124>)
 80023f2:	705a      	strb	r2, [r3, #1]
			//logDebugD("Slave.Data_length  ",Slave.Data_length,0);
			if (Slave.Data_length <= DATALENGTH_MAX)
 80023f4:	4b36      	ldr	r3, [pc, #216]	; (80024d0 <TIM7_Callback+0x124>)
 80023f6:	7f9b      	ldrb	r3, [r3, #30]
 80023f8:	b2db      	uxtb	r3, r3
 80023fa:	2b1e      	cmp	r3, #30
 80023fc:	d85d      	bhi.n	80024ba <TIM7_Callback+0x10e>
			{
				uint8_t i=0;
 80023fe:	2300      	movs	r3, #0
 8002400:	71fb      	strb	r3, [r7, #7]
				for(i = 2; i<=Slave.Data_length+1;i++)
 8002402:	2302      	movs	r3, #2
 8002404:	71fb      	strb	r3, [r7, #7]
 8002406:	e009      	b.n	800241c <TIM7_Callback+0x70>
				{
					Slave.Package[i] = getCharFromBufferUART1();
 8002408:	79fc      	ldrb	r4, [r7, #7]
 800240a:	f001 f92d 	bl	8003668 <getCharFromBufferUART1>
 800240e:	4603      	mov	r3, r0
 8002410:	461a      	mov	r2, r3
 8002412:	4b2f      	ldr	r3, [pc, #188]	; (80024d0 <TIM7_Callback+0x124>)
 8002414:	551a      	strb	r2, [r3, r4]
				for(i = 2; i<=Slave.Data_length+1;i++)
 8002416:	79fb      	ldrb	r3, [r7, #7]
 8002418:	3301      	adds	r3, #1
 800241a:	71fb      	strb	r3, [r7, #7]
 800241c:	79fa      	ldrb	r2, [r7, #7]
 800241e:	4b2c      	ldr	r3, [pc, #176]	; (80024d0 <TIM7_Callback+0x124>)
 8002420:	7f9b      	ldrb	r3, [r3, #30]
 8002422:	b2db      	uxtb	r3, r3
 8002424:	3301      	adds	r3, #1
 8002426:	429a      	cmp	r2, r3
 8002428:	ddee      	ble.n	8002408 <TIM7_Callback+0x5c>
					//logDebugD("pack ",Slave.Package[i],0)
				}
				Slave.DataCRC = Slave.Package[i-2];
 800242a:	79fb      	ldrb	r3, [r7, #7]
 800242c:	3b02      	subs	r3, #2
 800242e:	4a28      	ldr	r2, [pc, #160]	; (80024d0 <TIM7_Callback+0x124>)
 8002430:	5cd3      	ldrb	r3, [r2, r3]
 8002432:	b2da      	uxtb	r2, r3
 8002434:	4b26      	ldr	r3, [pc, #152]	; (80024d0 <TIM7_Callback+0x124>)
 8002436:	77da      	strb	r2, [r3, #31]
				//logDebugD("CRC1",Slave.Package[i-2],0);
				//logDebugD("CRC2",Slave.Package[i-1],0);
				Slave.DataCRC_Calc = calcCRC(Slave.Package, Slave.Data_length, 0);
 8002438:	4b25      	ldr	r3, [pc, #148]	; (80024d0 <TIM7_Callback+0x124>)
 800243a:	7f9b      	ldrb	r3, [r3, #30]
 800243c:	b2db      	uxtb	r3, r3
 800243e:	2200      	movs	r2, #0
 8002440:	4619      	mov	r1, r3
 8002442:	4823      	ldr	r0, [pc, #140]	; (80024d0 <TIM7_Callback+0x124>)
 8002444:	f7fe fff0 	bl	8001428 <calcCRC>
 8002448:	4603      	mov	r3, r0
 800244a:	461a      	mov	r2, r3
 800244c:	4b20      	ldr	r3, [pc, #128]	; (80024d0 <TIM7_Callback+0x124>)
 800244e:	f883 2020 	strb.w	r2, [r3, #32]
				if (Slave.DataCRC_Calc == Slave.DataCRC)
 8002452:	4b1f      	ldr	r3, [pc, #124]	; (80024d0 <TIM7_Callback+0x124>)
 8002454:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002458:	b2da      	uxtb	r2, r3
 800245a:	4b1d      	ldr	r3, [pc, #116]	; (80024d0 <TIM7_Callback+0x124>)
 800245c:	7fdb      	ldrb	r3, [r3, #31]
 800245e:	b2db      	uxtb	r3, r3
 8002460:	429a      	cmp	r2, r3
 8002462:	d12a      	bne.n	80024ba <TIM7_Callback+0x10e>
				{
					logDebug("CRC OK");
 8002464:	4818      	ldr	r0, [pc, #96]	; (80024c8 <TIM7_Callback+0x11c>)
 8002466:	f001 f9cf 	bl	8003808 <printToBufferWithoutEndUART2>
 800246a:	481a      	ldr	r0, [pc, #104]	; (80024d4 <TIM7_Callback+0x128>)
 800246c:	f001 f940 	bl	80036f0 <printToBufferUART2>
					if (Slave.Package[2] == READ_DATA)
 8002470:	4b17      	ldr	r3, [pc, #92]	; (80024d0 <TIM7_Callback+0x124>)
 8002472:	789b      	ldrb	r3, [r3, #2]
 8002474:	b2db      	uxtb	r3, r3
 8002476:	2bfa      	cmp	r3, #250	; 0xfa
 8002478:	d11f      	bne.n	80024ba <TIM7_Callback+0x10e>
					{
						logDebug("READ Command");
 800247a:	4813      	ldr	r0, [pc, #76]	; (80024c8 <TIM7_Callback+0x11c>)
 800247c:	f001 f9c4 	bl	8003808 <printToBufferWithoutEndUART2>
 8002480:	4815      	ldr	r0, [pc, #84]	; (80024d8 <TIM7_Callback+0x12c>)
 8002482:	f001 f935 	bl	80036f0 <printToBufferUART2>
						if(Slave.Package[3] == MAIN_SCREEN)
 8002486:	4b12      	ldr	r3, [pc, #72]	; (80024d0 <TIM7_Callback+0x124>)
 8002488:	78db      	ldrb	r3, [r3, #3]
 800248a:	b2db      	uxtb	r3, r3
 800248c:	2b14      	cmp	r3, #20
 800248e:	d107      	bne.n	80024a0 <TIM7_Callback+0xf4>
						{
							logDebug("MAIN_SCREEN");
 8002490:	480d      	ldr	r0, [pc, #52]	; (80024c8 <TIM7_Callback+0x11c>)
 8002492:	f001 f9b9 	bl	8003808 <printToBufferWithoutEndUART2>
 8002496:	4811      	ldr	r0, [pc, #68]	; (80024dc <TIM7_Callback+0x130>)
 8002498:	f001 f92a 	bl	80036f0 <printToBufferUART2>
							MainScreenAnswer();
 800249c:	f7ff fe72 	bl	8002184 <MainScreenAnswer>
						}
						if(Slave.Package[3] == SYSTEM_INFO)
 80024a0:	4b0b      	ldr	r3, [pc, #44]	; (80024d0 <TIM7_Callback+0x124>)
 80024a2:	78db      	ldrb	r3, [r3, #3]
 80024a4:	b2db      	uxtb	r3, r3
 80024a6:	2b08      	cmp	r3, #8
 80024a8:	d107      	bne.n	80024ba <TIM7_Callback+0x10e>
						{
							logDebug("SYSTEM_INFO");
 80024aa:	4807      	ldr	r0, [pc, #28]	; (80024c8 <TIM7_Callback+0x11c>)
 80024ac:	f001 f9ac 	bl	8003808 <printToBufferWithoutEndUART2>
 80024b0:	480b      	ldr	r0, [pc, #44]	; (80024e0 <TIM7_Callback+0x134>)
 80024b2:	f001 f91d 	bl	80036f0 <printToBufferUART2>
							SystemInfoAnswer();
 80024b6:	f7ff ff27 	bl	8002308 <SystemInfoAnswer>
					}
				}//CRC
			}//DATALENGTH_MAX
		}//PACKAGE_BEGIN
	}//ParsingData.IsDataReadyReadFromBuffer
}//f
 80024ba:	bf00      	nop
 80024bc:	370c      	adds	r7, #12
 80024be:	46bd      	mov	sp, r7
 80024c0:	bd90      	pop	{r4, r7, pc}
 80024c2:	bf00      	nop
 80024c4:	20000b1c 	.word	0x20000b1c
 80024c8:	08004ef0 	.word	0x08004ef0
 80024cc:	08004f4c 	.word	0x08004f4c
 80024d0:	20000eb0 	.word	0x20000eb0
 80024d4:	08004f5c 	.word	0x08004f5c
 80024d8:	08004f64 	.word	0x08004f64
 80024dc:	08004f74 	.word	0x08004f74
 80024e0:	08004f80 	.word	0x08004f80

080024e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b082      	sub	sp, #8
 80024e8:	af00      	add	r7, sp, #0

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_AFIO);
 80024ea:	2001      	movs	r0, #1
 80024ec:	f7ff fd4e 	bl	8001f8c <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 80024f0:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 80024f4:	f7ff fd32 	bl	8001f5c <LL_APB1_GRP1_EnableClock>

  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80024f8:	2003      	movs	r0, #3
 80024fa:	f7ff f931 	bl	8001760 <__NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* SysTick_IRQn interrupt configuration */
  NVIC_SetPriority(SysTick_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),15, 0));
 80024fe:	f7ff f953 	bl	80017a8 <__NVIC_GetPriorityGrouping>
 8002502:	4603      	mov	r3, r0
 8002504:	2200      	movs	r2, #0
 8002506:	210f      	movs	r1, #15
 8002508:	4618      	mov	r0, r3
 800250a:	f7ff f9a1 	bl	8001850 <NVIC_EncodePriority>
 800250e:	4603      	mov	r3, r0
 8002510:	4619      	mov	r1, r3
 8002512:	f04f 30ff 	mov.w	r0, #4294967295
 8002516:	f7ff f971 	bl	80017fc <__NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  LL_GPIO_AF_Remap_SWJ_NOJTAG();
 800251a:	f7ff fe05 	bl	8002128 <LL_GPIO_AF_Remap_SWJ_NOJTAG>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800251e:	f000 fa39 	bl	8002994 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002522:	f000 fd2f 	bl	8002f84 <MX_GPIO_Init>
  MX_ADC1_Init();
 8002526:	f000 fa6d 	bl	8002a04 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 800252a:	f000 fc39 	bl	8002da0 <MX_USART1_UART_Init>
  MX_DMA_Init();
 800252e:	f000 fd11 	bl	8002f54 <MX_DMA_Init>
  MX_USART3_UART_Init();
 8002532:	f000 fca3 	bl	8002e7c <MX_USART3_UART_Init>
  MX_TIM7_Init();
 8002536:	f000 fbf3 	bl	8002d20 <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */
  SystemCoreClockUpdate();
 800253a:	f000 ff7f 	bl	800343c <SystemCoreClockUpdate>
  SysTick_Config(SystemCoreClock/1000);//SystemCoreClock/1000 - 1mc
 800253e:	4bb6      	ldr	r3, [pc, #728]	; (8002818 <main+0x334>)
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	4ab6      	ldr	r2, [pc, #728]	; (800281c <main+0x338>)
 8002544:	fba2 2303 	umull	r2, r3, r2, r3
 8002548:	099b      	lsrs	r3, r3, #6
 800254a:	4618      	mov	r0, r3
 800254c:	f7ff f9b2 	bl	80018b4 <SysTick_Config>

	LoggingData.RecordsQuantity= 0;
 8002550:	4bb3      	ldr	r3, [pc, #716]	; (8002820 <main+0x33c>)
 8002552:	2200      	movs	r2, #0
 8002554:	601a      	str	r2, [r3, #0]
	uint8_t EEpromReadStatus;

	delay_ms(100);
 8002556:	2064      	movs	r0, #100	; 0x64
 8002558:	f7fe ff52 	bl	8001400 <delay_ms>
   GPIOC->BSRR =  GPIO_BSRR_BS13;//ON CPU
 800255c:	4bb1      	ldr	r3, [pc, #708]	; (8002824 <main+0x340>)
 800255e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002562:	611a      	str	r2, [r3, #16]
   GPIOB->BSRR =  GPIO_BSRR_BS8;//12 V for Mosfet
 8002564:	4bb0      	ldr	r3, [pc, #704]	; (8002828 <main+0x344>)
 8002566:	f44f 7280 	mov.w	r2, #256	; 0x100
 800256a:	611a      	str	r2, [r3, #16]
   logDebug("System ON");
 800256c:	48af      	ldr	r0, [pc, #700]	; (800282c <main+0x348>)
 800256e:	f001 f94b 	bl	8003808 <printToBufferWithoutEndUART2>
 8002572:	48af      	ldr	r0, [pc, #700]	; (8002830 <main+0x34c>)
 8002574:	f001 f8bc 	bl	80036f0 <printToBufferUART2>
	FlashVoltage = Voltage10Percent*ID_MAX_COUNT*10;
 8002578:	4bae      	ldr	r3, [pc, #696]	; (8002834 <main+0x350>)
 800257a:	881b      	ldrh	r3, [r3, #0]
 800257c:	b29b      	uxth	r3, r3
 800257e:	461a      	mov	r2, r3
 8002580:	4613      	mov	r3, r2
 8002582:	009b      	lsls	r3, r3, #2
 8002584:	4413      	add	r3, r2
 8002586:	011b      	lsls	r3, r3, #4
 8002588:	461a      	mov	r2, r3
 800258a:	4bab      	ldr	r3, [pc, #684]	; (8002838 <main+0x354>)
 800258c:	601a      	str	r2, [r3, #0]

  FactoryWriteToFlash_CRC();
 800258e:	f7fd ffab 	bl	80004e8 <FactoryWriteToFlash_CRC>
	delay_ms(1000);
 8002592:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002596:	f7fe ff33 	bl	8001400 <delay_ms>

	flash_read_block();
 800259a:	f7fd ff37 	bl	800040c <flash_read_block>



	if (LoggingData.RecordsQuantity>=MAX_LOG_ITEMS) LoggingData.RecordsQuantity = 0;
 800259e:	4ba0      	ldr	r3, [pc, #640]	; (8002820 <main+0x33c>)
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	2b17      	cmp	r3, #23
 80025a4:	d902      	bls.n	80025ac <main+0xc8>
 80025a6:	4b9e      	ldr	r3, [pc, #632]	; (8002820 <main+0x33c>)
 80025a8:	2200      	movs	r2, #0
 80025aa:	601a      	str	r2, [r3, #0]
	EEpromReadStatus = ReadFromFlash();
 80025ac:	f7fe fbd2 	bl	8000d54 <ReadFromFlash>
 80025b0:	4603      	mov	r3, r0
 80025b2:	71fb      	strb	r3, [r7, #7]
	if (EEpromReadStatus==0)
 80025b4:	79fb      	ldrb	r3, [r7, #7]
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d10d      	bne.n	80025d6 <main+0xf2>
	{
		delay_ms(1000);
 80025ba:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80025be:	f7fe ff1f 	bl	8001400 <delay_ms>
		EEpromReadStatus = ReadFromFlash();
 80025c2:	f7fe fbc7 	bl	8000d54 <ReadFromFlash>
 80025c6:	4603      	mov	r3, r0
 80025c8:	71fb      	strb	r3, [r7, #7]
		logInfo("Read from EEprom - FAIL");
 80025ca:	489c      	ldr	r0, [pc, #624]	; (800283c <main+0x358>)
 80025cc:	f001 f91c 	bl	8003808 <printToBufferWithoutEndUART2>
 80025d0:	489b      	ldr	r0, [pc, #620]	; (8002840 <main+0x35c>)
 80025d2:	f001 f88d 	bl	80036f0 <printToBufferUART2>
	}
	if (EEpromReadStatus == 0)
 80025d6:	79fb      	ldrb	r3, [r7, #7]
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d10c      	bne.n	80025f6 <main+0x112>
	{

		delay_ms(4000);
 80025dc:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 80025e0:	f7fe ff0e 	bl	8001400 <delay_ms>
		WriteInLOG("EEprmReadFAIL");
 80025e4:	4897      	ldr	r0, [pc, #604]	; (8002844 <main+0x360>)
 80025e6:	f7fe fc3b 	bl	8000e60 <WriteInLOG>
		logInfo("Read from EEprom - FAIL");
 80025ea:	4894      	ldr	r0, [pc, #592]	; (800283c <main+0x358>)
 80025ec:	f001 f90c 	bl	8003808 <printToBufferWithoutEndUART2>
 80025f0:	4893      	ldr	r0, [pc, #588]	; (8002840 <main+0x35c>)
 80025f2:	f001 f87d 	bl	80036f0 <printToBufferUART2>
	}
	if (EEpromReadStatus == 1)
 80025f6:	79fb      	ldrb	r3, [r7, #7]
 80025f8:	2b01      	cmp	r3, #1
 80025fa:	d105      	bne.n	8002608 <main+0x124>
		logInfo("Read from EEprom - SUCCESS");
 80025fc:	488f      	ldr	r0, [pc, #572]	; (800283c <main+0x358>)
 80025fe:	f001 f903 	bl	8003808 <printToBufferWithoutEndUART2>
 8002602:	4891      	ldr	r0, [pc, #580]	; (8002848 <main+0x364>)
 8002604:	f001 f874 	bl	80036f0 <printToBufferUART2>



  BatteryCapacityDischargeCurrentAfterPOwerUp = SaveDataWhenPowerOff.BatteryCapacityDischargeCurrent;
 8002608:	4b90      	ldr	r3, [pc, #576]	; (800284c <main+0x368>)
 800260a:	691b      	ldr	r3, [r3, #16]
 800260c:	4a90      	ldr	r2, [pc, #576]	; (8002850 <main+0x36c>)
 800260e:	6013      	str	r3, [r2, #0]
  ChargeDurationSec = SettingsData.ChargeTime*3600;
 8002610:	4b90      	ldr	r3, [pc, #576]	; (8002854 <main+0x370>)
 8002612:	691b      	ldr	r3, [r3, #16]
 8002614:	f44f 6261 	mov.w	r2, #3600	; 0xe10
 8002618:	fb02 f303 	mul.w	r3, r2, r3
 800261c:	4a8e      	ldr	r2, [pc, #568]	; (8002858 <main+0x374>)
 800261e:	6013      	str	r3, [r2, #0]
  SelectedOptionValue = SettingsData.Option1;
 8002620:	4b8c      	ldr	r3, [pc, #560]	; (8002854 <main+0x370>)
 8002622:	689b      	ldr	r3, [r3, #8]
 8002624:	4a8d      	ldr	r2, [pc, #564]	; (800285c <main+0x378>)
 8002626:	6013      	str	r3, [r2, #0]
  SelectedOptionValue1 = SettingsData.Option2;
 8002628:	4b8a      	ldr	r3, [pc, #552]	; (8002854 <main+0x370>)
 800262a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800262c:	4a8c      	ldr	r2, [pc, #560]	; (8002860 <main+0x37c>)
 800262e:	6013      	str	r3, [r2, #0]
 // Generation_Coefficients_R_A_B();
  InfoToUARTBeforeStart();
 8002630:	f7fe fd64 	bl	80010fc <InfoToUARTBeforeStart>
  logInfo(Version);
 8002634:	4881      	ldr	r0, [pc, #516]	; (800283c <main+0x358>)
 8002636:	f001 f8e7 	bl	8003808 <printToBufferWithoutEndUART2>
 800263a:	488a      	ldr	r0, [pc, #552]	; (8002864 <main+0x380>)
 800263c:	f001 f858 	bl	80036f0 <printToBufferUART2>
  delay_ms(1000);
 8002640:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002644:	f7fe fedc 	bl	8001400 <delay_ms>

  //Output_ON();
  logDebug("OUTPUT ON");
 8002648:	4878      	ldr	r0, [pc, #480]	; (800282c <main+0x348>)
 800264a:	f001 f8dd 	bl	8003808 <printToBufferWithoutEndUART2>
 800264e:	4886      	ldr	r0, [pc, #536]	; (8002868 <main+0x384>)
 8002650:	f001 f84e 	bl	80036f0 <printToBufferUART2>
  //printToBufferUART1("Hello");

	  GPIOC->BSRR =  GPIO_BSRR_BS15;
 8002654:	4b73      	ldr	r3, [pc, #460]	; (8002824 <main+0x340>)
 8002656:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800265a:	611a      	str	r2, [r3, #16]
  Battery.LowBattery = 1;
 800265c:	4b83      	ldr	r3, [pc, #524]	; (800286c <main+0x388>)
 800265e:	2201      	movs	r2, #1
 8002660:	721a      	strb	r2, [r3, #8]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  BUT_GetKey();
 8002662:	f7ff fd75 	bl	8002150 <BUT_GetKey>


	  if (LL_GPIO_IsInputPinSet(GPIOC, LL_GPIO_PIN_14))
 8002666:	4982      	ldr	r1, [pc, #520]	; (8002870 <main+0x38c>)
 8002668:	486e      	ldr	r0, [pc, #440]	; (8002824 <main+0x340>)
 800266a:	f7ff fd37 	bl	80020dc <LL_GPIO_IsInputPinSet>
 800266e:	4603      	mov	r3, r0
 8002670:	2b00      	cmp	r3, #0
 8002672:	d014      	beq.n	800269e <main+0x1ba>
	  {
		   logDebug("Short");
 8002674:	486d      	ldr	r0, [pc, #436]	; (800282c <main+0x348>)
 8002676:	f001 f8c7 	bl	8003808 <printToBufferWithoutEndUART2>
 800267a:	487e      	ldr	r0, [pc, #504]	; (8002874 <main+0x390>)
 800267c:	f001 f838 	bl	80036f0 <printToBufferUART2>
		  delay_ms(1000);
 8002680:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002684:	f7fe febc 	bl	8001400 <delay_ms>
		  GPIOC->BSRR =  GPIO_BSRR_BR15;//restore current short
 8002688:	4b66      	ldr	r3, [pc, #408]	; (8002824 <main+0x340>)
 800268a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800268e:	611a      	str	r2, [r3, #16]
		  delay_ms(10);
 8002690:	200a      	movs	r0, #10
 8002692:	f7fe feb5 	bl	8001400 <delay_ms>
		  GPIOC->BSRR =  GPIO_BSRR_BS15;
 8002696:	4b63      	ldr	r3, [pc, #396]	; (8002824 <main+0x340>)
 8002698:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800269c:	611a      	str	r2, [r3, #16]
	  //	  PB0   ------> ADC1_IN8 [8] U B3
	  //	  PB1   ------> ADC1_IN9 [9] U B4
	  //	temp [10]
	  //	Vref [11]

	  logDebugD("[0] ", RegularConvData[0],0);
 800269e:	4863      	ldr	r0, [pc, #396]	; (800282c <main+0x348>)
 80026a0:	f001 f8b2 	bl	8003808 <printToBufferWithoutEndUART2>
 80026a4:	4b74      	ldr	r3, [pc, #464]	; (8002878 <main+0x394>)
 80026a6:	881b      	ldrh	r3, [r3, #0]
 80026a8:	b29b      	uxth	r3, r3
 80026aa:	2200      	movs	r2, #0
 80026ac:	4619      	mov	r1, r3
 80026ae:	4873      	ldr	r0, [pc, #460]	; (800287c <main+0x398>)
 80026b0:	f001 f902 	bl	80038b8 <printToBufferUART2D>
	  logDebugD("I charge ", Battery.Current_Load,2);
 80026b4:	485d      	ldr	r0, [pc, #372]	; (800282c <main+0x348>)
 80026b6:	f001 f8a7 	bl	8003808 <printToBufferWithoutEndUART2>
 80026ba:	4b6c      	ldr	r3, [pc, #432]	; (800286c <main+0x388>)
 80026bc:	88db      	ldrh	r3, [r3, #6]
 80026be:	b29b      	uxth	r3, r3
 80026c0:	2202      	movs	r2, #2
 80026c2:	4619      	mov	r1, r3
 80026c4:	486e      	ldr	r0, [pc, #440]	; (8002880 <main+0x39c>)
 80026c6:	f001 f8f7 	bl	80038b8 <printToBufferUART2D>
	  logDebugD("[1] ", RegularConvData[1],0);
 80026ca:	4858      	ldr	r0, [pc, #352]	; (800282c <main+0x348>)
 80026cc:	f001 f89c 	bl	8003808 <printToBufferWithoutEndUART2>
 80026d0:	4b69      	ldr	r3, [pc, #420]	; (8002878 <main+0x394>)
 80026d2:	885b      	ldrh	r3, [r3, #2]
 80026d4:	b29b      	uxth	r3, r3
 80026d6:	2200      	movs	r2, #0
 80026d8:	4619      	mov	r1, r3
 80026da:	486a      	ldr	r0, [pc, #424]	; (8002884 <main+0x3a0>)
 80026dc:	f001 f8ec 	bl	80038b8 <printToBufferUART2D>
	  logDebugD("I Discharge ", Battery.Current_Charge,2);
 80026e0:	4852      	ldr	r0, [pc, #328]	; (800282c <main+0x348>)
 80026e2:	f001 f891 	bl	8003808 <printToBufferWithoutEndUART2>
 80026e6:	4b61      	ldr	r3, [pc, #388]	; (800286c <main+0x388>)
 80026e8:	889b      	ldrh	r3, [r3, #4]
 80026ea:	b29b      	uxth	r3, r3
 80026ec:	2202      	movs	r2, #2
 80026ee:	4619      	mov	r1, r3
 80026f0:	4865      	ldr	r0, [pc, #404]	; (8002888 <main+0x3a4>)
 80026f2:	f001 f8e1 	bl	80038b8 <printToBufferUART2D>
	  logDebugD("[2] ", RegularConvData[2],0);
 80026f6:	484d      	ldr	r0, [pc, #308]	; (800282c <main+0x348>)
 80026f8:	f001 f886 	bl	8003808 <printToBufferWithoutEndUART2>
 80026fc:	4b5e      	ldr	r3, [pc, #376]	; (8002878 <main+0x394>)
 80026fe:	889b      	ldrh	r3, [r3, #4]
 8002700:	b29b      	uxth	r3, r3
 8002702:	2200      	movs	r2, #0
 8002704:	4619      	mov	r1, r3
 8002706:	4861      	ldr	r0, [pc, #388]	; (800288c <main+0x3a8>)
 8002708:	f001 f8d6 	bl	80038b8 <printToBufferUART2D>
	  logDebugD("B1 ", CellsDatabase[0].Voltage,2);
 800270c:	4847      	ldr	r0, [pc, #284]	; (800282c <main+0x348>)
 800270e:	f001 f87b 	bl	8003808 <printToBufferWithoutEndUART2>
 8002712:	4b5f      	ldr	r3, [pc, #380]	; (8002890 <main+0x3ac>)
 8002714:	881b      	ldrh	r3, [r3, #0]
 8002716:	2202      	movs	r2, #2
 8002718:	4619      	mov	r1, r3
 800271a:	485e      	ldr	r0, [pc, #376]	; (8002894 <main+0x3b0>)
 800271c:	f001 f8cc 	bl	80038b8 <printToBufferUART2D>
	  logDebugD("[3] ", RegularConvData[3],0);
 8002720:	4842      	ldr	r0, [pc, #264]	; (800282c <main+0x348>)
 8002722:	f001 f871 	bl	8003808 <printToBufferWithoutEndUART2>
 8002726:	4b54      	ldr	r3, [pc, #336]	; (8002878 <main+0x394>)
 8002728:	88db      	ldrh	r3, [r3, #6]
 800272a:	b29b      	uxth	r3, r3
 800272c:	2200      	movs	r2, #0
 800272e:	4619      	mov	r1, r3
 8002730:	4859      	ldr	r0, [pc, #356]	; (8002898 <main+0x3b4>)
 8002732:	f001 f8c1 	bl	80038b8 <printToBufferUART2D>
	  logDebugD("B2 ", CellsDatabase[1].Voltage,2);
 8002736:	483d      	ldr	r0, [pc, #244]	; (800282c <main+0x348>)
 8002738:	f001 f866 	bl	8003808 <printToBufferWithoutEndUART2>
 800273c:	4b54      	ldr	r3, [pc, #336]	; (8002890 <main+0x3ac>)
 800273e:	8b9b      	ldrh	r3, [r3, #28]
 8002740:	2202      	movs	r2, #2
 8002742:	4619      	mov	r1, r3
 8002744:	4855      	ldr	r0, [pc, #340]	; (800289c <main+0x3b8>)
 8002746:	f001 f8b7 	bl	80038b8 <printToBufferUART2D>
	  logDebugD("[4] ", RegularConvData[4],0);
 800274a:	4838      	ldr	r0, [pc, #224]	; (800282c <main+0x348>)
 800274c:	f001 f85c 	bl	8003808 <printToBufferWithoutEndUART2>
 8002750:	4b49      	ldr	r3, [pc, #292]	; (8002878 <main+0x394>)
 8002752:	891b      	ldrh	r3, [r3, #8]
 8002754:	b29b      	uxth	r3, r3
 8002756:	2200      	movs	r2, #0
 8002758:	4619      	mov	r1, r3
 800275a:	4851      	ldr	r0, [pc, #324]	; (80028a0 <main+0x3bc>)
 800275c:	f001 f8ac 	bl	80038b8 <printToBufferUART2D>
	  logDebugD("B3 ", CellsDatabase[2].Voltage,2);
 8002760:	4832      	ldr	r0, [pc, #200]	; (800282c <main+0x348>)
 8002762:	f001 f851 	bl	8003808 <printToBufferWithoutEndUART2>
 8002766:	4b4a      	ldr	r3, [pc, #296]	; (8002890 <main+0x3ac>)
 8002768:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 800276a:	2202      	movs	r2, #2
 800276c:	4619      	mov	r1, r3
 800276e:	484d      	ldr	r0, [pc, #308]	; (80028a4 <main+0x3c0>)
 8002770:	f001 f8a2 	bl	80038b8 <printToBufferUART2D>
	  logDebugD("[5] ", RegularConvData[5],0);
 8002774:	482d      	ldr	r0, [pc, #180]	; (800282c <main+0x348>)
 8002776:	f001 f847 	bl	8003808 <printToBufferWithoutEndUART2>
 800277a:	4b3f      	ldr	r3, [pc, #252]	; (8002878 <main+0x394>)
 800277c:	895b      	ldrh	r3, [r3, #10]
 800277e:	b29b      	uxth	r3, r3
 8002780:	2200      	movs	r2, #0
 8002782:	4619      	mov	r1, r3
 8002784:	4848      	ldr	r0, [pc, #288]	; (80028a8 <main+0x3c4>)
 8002786:	f001 f897 	bl	80038b8 <printToBufferUART2D>
	  logDebugD("B4 ", CellsDatabase[3].Voltage,2);
 800278a:	4828      	ldr	r0, [pc, #160]	; (800282c <main+0x348>)
 800278c:	f001 f83c 	bl	8003808 <printToBufferWithoutEndUART2>
 8002790:	4b3f      	ldr	r3, [pc, #252]	; (8002890 <main+0x3ac>)
 8002792:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8002796:	2202      	movs	r2, #2
 8002798:	4619      	mov	r1, r3
 800279a:	4844      	ldr	r0, [pc, #272]	; (80028ac <main+0x3c8>)
 800279c:	f001 f88c 	bl	80038b8 <printToBufferUART2D>
	  logDebugD("[6] ", RegularConvData[6],0);
 80027a0:	4822      	ldr	r0, [pc, #136]	; (800282c <main+0x348>)
 80027a2:	f001 f831 	bl	8003808 <printToBufferWithoutEndUART2>
 80027a6:	4b34      	ldr	r3, [pc, #208]	; (8002878 <main+0x394>)
 80027a8:	899b      	ldrh	r3, [r3, #12]
 80027aa:	b29b      	uxth	r3, r3
 80027ac:	2200      	movs	r2, #0
 80027ae:	4619      	mov	r1, r3
 80027b0:	483f      	ldr	r0, [pc, #252]	; (80028b0 <main+0x3cc>)
 80027b2:	f001 f881 	bl	80038b8 <printToBufferUART2D>
	  logDebugD("B5 ", CellsDatabase[4].Voltage,2);
 80027b6:	481d      	ldr	r0, [pc, #116]	; (800282c <main+0x348>)
 80027b8:	f001 f826 	bl	8003808 <printToBufferWithoutEndUART2>
 80027bc:	4b34      	ldr	r3, [pc, #208]	; (8002890 <main+0x3ac>)
 80027be:	f8b3 3070 	ldrh.w	r3, [r3, #112]	; 0x70
 80027c2:	2202      	movs	r2, #2
 80027c4:	4619      	mov	r1, r3
 80027c6:	483b      	ldr	r0, [pc, #236]	; (80028b4 <main+0x3d0>)
 80027c8:	f001 f876 	bl	80038b8 <printToBufferUART2D>
	  logDebugD("[7] ", RegularConvData[7],0);
 80027cc:	4817      	ldr	r0, [pc, #92]	; (800282c <main+0x348>)
 80027ce:	f001 f81b 	bl	8003808 <printToBufferWithoutEndUART2>
 80027d2:	4b29      	ldr	r3, [pc, #164]	; (8002878 <main+0x394>)
 80027d4:	89db      	ldrh	r3, [r3, #14]
 80027d6:	b29b      	uxth	r3, r3
 80027d8:	2200      	movs	r2, #0
 80027da:	4619      	mov	r1, r3
 80027dc:	4836      	ldr	r0, [pc, #216]	; (80028b8 <main+0x3d4>)
 80027de:	f001 f86b 	bl	80038b8 <printToBufferUART2D>
	  logDebugD("B6 ", CellsDatabase[5].Voltage,2);
 80027e2:	4812      	ldr	r0, [pc, #72]	; (800282c <main+0x348>)
 80027e4:	f001 f810 	bl	8003808 <printToBufferWithoutEndUART2>
 80027e8:	4b29      	ldr	r3, [pc, #164]	; (8002890 <main+0x3ac>)
 80027ea:	f8b3 308c 	ldrh.w	r3, [r3, #140]	; 0x8c
 80027ee:	2202      	movs	r2, #2
 80027f0:	4619      	mov	r1, r3
 80027f2:	4832      	ldr	r0, [pc, #200]	; (80028bc <main+0x3d8>)
 80027f4:	f001 f860 	bl	80038b8 <printToBufferUART2D>
	  logDebugD("[8] ", RegularConvData[8],0);
 80027f8:	480c      	ldr	r0, [pc, #48]	; (800282c <main+0x348>)
 80027fa:	f001 f805 	bl	8003808 <printToBufferWithoutEndUART2>
 80027fe:	4b1e      	ldr	r3, [pc, #120]	; (8002878 <main+0x394>)
 8002800:	8a1b      	ldrh	r3, [r3, #16]
 8002802:	b29b      	uxth	r3, r3
 8002804:	2200      	movs	r2, #0
 8002806:	4619      	mov	r1, r3
 8002808:	482d      	ldr	r0, [pc, #180]	; (80028c0 <main+0x3dc>)
 800280a:	f001 f855 	bl	80038b8 <printToBufferUART2D>
	  logDebugD("B7 ", CellsDatabase[6].Voltage,2);
 800280e:	4807      	ldr	r0, [pc, #28]	; (800282c <main+0x348>)
 8002810:	f000 fffa 	bl	8003808 <printToBufferWithoutEndUART2>
 8002814:	e056      	b.n	80028c4 <main+0x3e0>
 8002816:	bf00      	nop
 8002818:	20000240 	.word	0x20000240
 800281c:	10624dd3 	.word	0x10624dd3
 8002820:	20000cc4 	.word	0x20000cc4
 8002824:	40011000 	.word	0x40011000
 8002828:	40010c00 	.word	0x40010c00
 800282c:	08004ef0 	.word	0x08004ef0
 8002830:	08004f9c 	.word	0x08004f9c
 8002834:	20000eac 	.word	0x20000eac
 8002838:	20000b54 	.word	0x20000b54
 800283c:	08004ecc 	.word	0x08004ecc
 8002840:	08004fa8 	.word	0x08004fa8
 8002844:	08004fc0 	.word	0x08004fc0
 8002848:	08004fd0 	.word	0x08004fd0
 800284c:	200001cc 	.word	0x200001cc
 8002850:	20000b4c 	.word	0x20000b4c
 8002854:	200000f4 	.word	0x200000f4
 8002858:	20000f18 	.word	0x20000f18
 800285c:	20000f20 	.word	0x20000f20
 8002860:	20000ea8 	.word	0x20000ea8
 8002864:	2000022c 	.word	0x2000022c
 8002868:	08004fec 	.word	0x08004fec
 800286c:	20000c9c 	.word	0x20000c9c
 8002870:	04400040 	.word	0x04400040
 8002874:	08004ff8 	.word	0x08004ff8
 8002878:	20000ca8 	.word	0x20000ca8
 800287c:	08005000 	.word	0x08005000
 8002880:	08005008 	.word	0x08005008
 8002884:	08005014 	.word	0x08005014
 8002888:	0800501c 	.word	0x0800501c
 800288c:	0800502c 	.word	0x0800502c
 8002890:	20000bbc 	.word	0x20000bbc
 8002894:	08005034 	.word	0x08005034
 8002898:	08005038 	.word	0x08005038
 800289c:	08005040 	.word	0x08005040
 80028a0:	08005044 	.word	0x08005044
 80028a4:	0800504c 	.word	0x0800504c
 80028a8:	08005050 	.word	0x08005050
 80028ac:	08005058 	.word	0x08005058
 80028b0:	0800505c 	.word	0x0800505c
 80028b4:	08005064 	.word	0x08005064
 80028b8:	08005068 	.word	0x08005068
 80028bc:	08005070 	.word	0x08005070
 80028c0:	08005074 	.word	0x08005074
 80028c4:	4b27      	ldr	r3, [pc, #156]	; (8002964 <main+0x480>)
 80028c6:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	; 0xa8
 80028ca:	2202      	movs	r2, #2
 80028cc:	4619      	mov	r1, r3
 80028ce:	4826      	ldr	r0, [pc, #152]	; (8002968 <main+0x484>)
 80028d0:	f000 fff2 	bl	80038b8 <printToBufferUART2D>
	  logDebugD("[9] ", RegularConvData[9],0);
 80028d4:	4825      	ldr	r0, [pc, #148]	; (800296c <main+0x488>)
 80028d6:	f000 ff97 	bl	8003808 <printToBufferWithoutEndUART2>
 80028da:	4b25      	ldr	r3, [pc, #148]	; (8002970 <main+0x48c>)
 80028dc:	8a5b      	ldrh	r3, [r3, #18]
 80028de:	b29b      	uxth	r3, r3
 80028e0:	2200      	movs	r2, #0
 80028e2:	4619      	mov	r1, r3
 80028e4:	4823      	ldr	r0, [pc, #140]	; (8002974 <main+0x490>)
 80028e6:	f000 ffe7 	bl	80038b8 <printToBufferUART2D>
	  logDebugD("B8 ", CellsDatabase[7].Voltage,2);
 80028ea:	4820      	ldr	r0, [pc, #128]	; (800296c <main+0x488>)
 80028ec:	f000 ff8c 	bl	8003808 <printToBufferWithoutEndUART2>
 80028f0:	4b1c      	ldr	r3, [pc, #112]	; (8002964 <main+0x480>)
 80028f2:	f8b3 30c4 	ldrh.w	r3, [r3, #196]	; 0xc4
 80028f6:	2202      	movs	r2, #2
 80028f8:	4619      	mov	r1, r3
 80028fa:	481f      	ldr	r0, [pc, #124]	; (8002978 <main+0x494>)
 80028fc:	f000 ffdc 	bl	80038b8 <printToBufferUART2D>
	  logDebugD("Tmp ", RegularConvData[10],0);
 8002900:	481a      	ldr	r0, [pc, #104]	; (800296c <main+0x488>)
 8002902:	f000 ff81 	bl	8003808 <printToBufferWithoutEndUART2>
 8002906:	4b1a      	ldr	r3, [pc, #104]	; (8002970 <main+0x48c>)
 8002908:	8a9b      	ldrh	r3, [r3, #20]
 800290a:	b29b      	uxth	r3, r3
 800290c:	2200      	movs	r2, #0
 800290e:	4619      	mov	r1, r3
 8002910:	481a      	ldr	r0, [pc, #104]	; (800297c <main+0x498>)
 8002912:	f000 ffd1 	bl	80038b8 <printToBufferUART2D>
	  logDebugD("Ref ", RegularConvData[11],0);
 8002916:	4815      	ldr	r0, [pc, #84]	; (800296c <main+0x488>)
 8002918:	f000 ff76 	bl	8003808 <printToBufferWithoutEndUART2>
 800291c:	4b14      	ldr	r3, [pc, #80]	; (8002970 <main+0x48c>)
 800291e:	8adb      	ldrh	r3, [r3, #22]
 8002920:	b29b      	uxth	r3, r3
 8002922:	2200      	movs	r2, #0
 8002924:	4619      	mov	r1, r3
 8002926:	4816      	ldr	r0, [pc, #88]	; (8002980 <main+0x49c>)
 8002928:	f000 ffc6 	bl	80038b8 <printToBufferUART2D>
	  logDebugD("Ucontroller:", U_Controller,2);
 800292c:	480f      	ldr	r0, [pc, #60]	; (800296c <main+0x488>)
 800292e:	f000 ff6b 	bl	8003808 <printToBufferWithoutEndUART2>
 8002932:	4b14      	ldr	r3, [pc, #80]	; (8002984 <main+0x4a0>)
 8002934:	881b      	ldrh	r3, [r3, #0]
 8002936:	b29b      	uxth	r3, r3
 8002938:	2202      	movs	r2, #2
 800293a:	4619      	mov	r1, r3
 800293c:	4812      	ldr	r0, [pc, #72]	; (8002988 <main+0x4a4>)
 800293e:	f000 ffbb 	bl	80038b8 <printToBufferUART2D>
	  logDebugD("Battery.Voltage:", Battery.Voltage,2);
 8002942:	480a      	ldr	r0, [pc, #40]	; (800296c <main+0x488>)
 8002944:	f000 ff60 	bl	8003808 <printToBufferWithoutEndUART2>
 8002948:	4b10      	ldr	r3, [pc, #64]	; (800298c <main+0x4a8>)
 800294a:	881b      	ldrh	r3, [r3, #0]
 800294c:	b29b      	uxth	r3, r3
 800294e:	2202      	movs	r2, #2
 8002950:	4619      	mov	r1, r3
 8002952:	480f      	ldr	r0, [pc, #60]	; (8002990 <main+0x4ac>)
 8002954:	f000 ffb0 	bl	80038b8 <printToBufferUART2D>
	 // logDebugD("PowerOffTimesec = ",PowerOffTimesec, 0);




	  delay_ms(1000);
 8002958:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800295c:	f7fe fd50 	bl	8001400 <delay_ms>
	  BUT_GetKey();
 8002960:	e67f      	b.n	8002662 <main+0x17e>
 8002962:	bf00      	nop
 8002964:	20000bbc 	.word	0x20000bbc
 8002968:	0800507c 	.word	0x0800507c
 800296c:	08004ef0 	.word	0x08004ef0
 8002970:	20000ca8 	.word	0x20000ca8
 8002974:	08005080 	.word	0x08005080
 8002978:	08005088 	.word	0x08005088
 800297c:	0800508c 	.word	0x0800508c
 8002980:	08005094 	.word	0x08005094
 8002984:	20000cc0 	.word	0x20000cc0
 8002988:	0800509c 	.word	0x0800509c
 800298c:	20000c9c 	.word	0x20000c9c
 8002990:	080050ac 	.word	0x080050ac

08002994 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	af00      	add	r7, sp, #0
  LL_RCC_HSE_Enable();
 8002998:	f7ff f9f6 	bl	8001d88 <LL_RCC_HSE_Enable>

   /* Wait till HSE is ready */
  while(LL_RCC_HSE_IsReady() != 1)
 800299c:	bf00      	nop
 800299e:	f7ff fa01 	bl	8001da4 <LL_RCC_HSE_IsReady>
 80029a2:	4603      	mov	r3, r0
 80029a4:	2b01      	cmp	r3, #1
 80029a6:	d1fa      	bne.n	800299e <SystemClock_Config+0xa>
  {

  }
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSE_DIV_1, LL_RCC_PLL_MUL_3);
 80029a8:	f44f 2180 	mov.w	r1, #262144	; 0x40000
 80029ac:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80029b0:	f7ff fa9a 	bl	8001ee8 <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_Enable();
 80029b4:	f7ff fa78 	bl	8001ea8 <LL_RCC_PLL_Enable>

   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 80029b8:	bf00      	nop
 80029ba:	f7ff fa83 	bl	8001ec4 <LL_RCC_PLL_IsReady>
 80029be:	4603      	mov	r3, r0
 80029c0:	2b01      	cmp	r3, #1
 80029c2:	d1fa      	bne.n	80029ba <SystemClock_Config+0x26>
  {

  }
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 80029c4:	2000      	movs	r0, #0
 80029c6:	f7ff fa1f 	bl	8001e08 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 80029ca:	2000      	movs	r0, #0
 80029cc:	f7ff fa30 	bl	8001e30 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 80029d0:	2000      	movs	r0, #0
 80029d2:	f7ff fa41 	bl	8001e58 <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 80029d6:	2002      	movs	r0, #2
 80029d8:	f7ff f9f6 	bl	8001dc8 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 80029dc:	bf00      	nop
 80029de:	f7ff fa07 	bl	8001df0 <LL_RCC_GetSysClkSource>
 80029e2:	4603      	mov	r3, r0
 80029e4:	2b08      	cmp	r3, #8
 80029e6:	d1fa      	bne.n	80029de <SystemClock_Config+0x4a>
  {

  }
  LL_Init1msTick(24000000);
 80029e8:	4805      	ldr	r0, [pc, #20]	; (8002a00 <SystemClock_Config+0x6c>)
 80029ea:	f001 fd8b 	bl	8004504 <LL_Init1msTick>
  LL_SetSystemCoreClock(24000000);
 80029ee:	4804      	ldr	r0, [pc, #16]	; (8002a00 <SystemClock_Config+0x6c>)
 80029f0:	f001 fd96 	bl	8004520 <LL_SetSystemCoreClock>
  LL_RCC_SetADCClockSource(LL_RCC_ADC_CLKSRC_PCLK2_DIV_2);
 80029f4:	2000      	movs	r0, #0
 80029f6:	f7ff fa43 	bl	8001e80 <LL_RCC_SetADCClockSource>
}
 80029fa:	bf00      	nop
 80029fc:	bd80      	pop	{r7, pc}
 80029fe:	bf00      	nop
 8002a00:	016e3600 	.word	0x016e3600

08002a04 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002a04:	b580      	push	{r7, lr}
 8002a06:	b08e      	sub	sp, #56	; 0x38
 8002a08:	af02      	add	r7, sp, #8

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  LL_ADC_InitTypeDef ADC_InitStruct = {0};
 8002a0a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002a0e:	2200      	movs	r2, #0
 8002a10:	601a      	str	r2, [r3, #0]
 8002a12:	605a      	str	r2, [r3, #4]
  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 8002a14:	f107 0314 	add.w	r3, r7, #20
 8002a18:	2200      	movs	r2, #0
 8002a1a:	601a      	str	r2, [r3, #0]
 8002a1c:	605a      	str	r2, [r3, #4]
 8002a1e:	609a      	str	r2, [r3, #8]
 8002a20:	60da      	str	r2, [r3, #12]
 8002a22:	611a      	str	r2, [r3, #16]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a24:	463b      	mov	r3, r7
 8002a26:	2200      	movs	r2, #0
 8002a28:	601a      	str	r2, [r3, #0]
 8002a2a:	605a      	str	r2, [r3, #4]
 8002a2c:	609a      	str	r2, [r3, #8]
 8002a2e:	60da      	str	r2, [r3, #12]
 8002a30:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_ADC1);
 8002a32:	f44f 7000 	mov.w	r0, #512	; 0x200
 8002a36:	f7ff faa9 	bl	8001f8c <LL_APB2_GRP1_EnableClock>

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOC);
 8002a3a:	2010      	movs	r0, #16
 8002a3c:	f7ff faa6 	bl	8001f8c <LL_APB2_GRP1_EnableClock>
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOA);
 8002a40:	2004      	movs	r0, #4
 8002a42:	f7ff faa3 	bl	8001f8c <LL_APB2_GRP1_EnableClock>
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOB);
 8002a46:	2008      	movs	r0, #8
 8002a48:	f7ff faa0 	bl	8001f8c <LL_APB2_GRP1_EnableClock>
  PA7   ------> ADC1_IN7
  PC4   ------> ADC1_IN14
  PC5   ------> ADC1_IN15
  PB1   ------> ADC1_IN9
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_0|LL_GPIO_PIN_1|LL_GPIO_PIN_2|LL_GPIO_PIN_3
 8002a4c:	f643 733f 	movw	r3, #16191	; 0x3f3f
 8002a50:	603b      	str	r3, [r7, #0]
                          |LL_GPIO_PIN_4|LL_GPIO_PIN_5;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8002a52:	2300      	movs	r3, #0
 8002a54:	607b      	str	r3, [r7, #4]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a56:	463b      	mov	r3, r7
 8002a58:	4619      	mov	r1, r3
 8002a5a:	489d      	ldr	r0, [pc, #628]	; (8002cd0 <MX_ADC1_Init+0x2cc>)
 8002a5c:	f001 f990 	bl	8003d80 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_0|LL_GPIO_PIN_1|LL_GPIO_PIN_2|LL_GPIO_PIN_3
 8002a60:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002a64:	603b      	str	r3, [r7, #0]
                          |LL_GPIO_PIN_4|LL_GPIO_PIN_5|LL_GPIO_PIN_6|LL_GPIO_PIN_7;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8002a66:	2300      	movs	r3, #0
 8002a68:	607b      	str	r3, [r7, #4]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a6a:	463b      	mov	r3, r7
 8002a6c:	4619      	mov	r1, r3
 8002a6e:	4899      	ldr	r0, [pc, #612]	; (8002cd4 <MX_ADC1_Init+0x2d0>)
 8002a70:	f001 f986 	bl	8003d80 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_1;
 8002a74:	f240 2302 	movw	r3, #514	; 0x202
 8002a78:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	607b      	str	r3, [r7, #4]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a7e:	463b      	mov	r3, r7
 8002a80:	4619      	mov	r1, r3
 8002a82:	4895      	ldr	r0, [pc, #596]	; (8002cd8 <MX_ADC1_Init+0x2d4>)
 8002a84:	f001 f97c 	bl	8003d80 <LL_GPIO_Init>

  /* ADC1 DMA Init */

  /* ADC1 Init */
  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_1, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 8002a88:	2200      	movs	r2, #0
 8002a8a:	2101      	movs	r1, #1
 8002a8c:	4893      	ldr	r0, [pc, #588]	; (8002cdc <MX_ADC1_Init+0x2d8>)
 8002a8e:	f7ff f82f 	bl	8001af0 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PRIORITY_LOW);
 8002a92:	2200      	movs	r2, #0
 8002a94:	2101      	movs	r1, #1
 8002a96:	4891      	ldr	r0, [pc, #580]	; (8002cdc <MX_ADC1_Init+0x2d8>)
 8002a98:	f7ff f8f8 	bl	8001c8c <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MODE_CIRCULAR);
 8002a9c:	2220      	movs	r2, #32
 8002a9e:	2101      	movs	r1, #1
 8002aa0:	488e      	ldr	r0, [pc, #568]	; (8002cdc <MX_ADC1_Init+0x2d8>)
 8002aa2:	f7ff f849 	bl	8001b38 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PERIPH_NOINCREMENT);
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	2101      	movs	r1, #1
 8002aaa:	488c      	ldr	r0, [pc, #560]	; (8002cdc <MX_ADC1_Init+0x2d8>)
 8002aac:	f7ff f866 	bl	8001b7c <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MEMORY_INCREMENT);
 8002ab0:	2280      	movs	r2, #128	; 0x80
 8002ab2:	2101      	movs	r1, #1
 8002ab4:	4889      	ldr	r0, [pc, #548]	; (8002cdc <MX_ADC1_Init+0x2d8>)
 8002ab6:	f7ff f883 	bl	8001bc0 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PDATAALIGN_HALFWORD);
 8002aba:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002abe:	2101      	movs	r1, #1
 8002ac0:	4886      	ldr	r0, [pc, #536]	; (8002cdc <MX_ADC1_Init+0x2d8>)
 8002ac2:	f7ff f89f 	bl	8001c04 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MDATAALIGN_HALFWORD);
 8002ac6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002aca:	2101      	movs	r1, #1
 8002acc:	4883      	ldr	r0, [pc, #524]	; (8002cdc <MX_ADC1_Init+0x2d8>)
 8002ace:	f7ff f8bb 	bl	8001c48 <LL_DMA_SetMemorySize>

  /* USER CODE BEGIN ADC1_Init 1 */
  LL_DMA_ConfigAddresses(DMA1,
 8002ad2:	2100      	movs	r1, #0
 8002ad4:	4882      	ldr	r0, [pc, #520]	; (8002ce0 <MX_ADC1_Init+0x2dc>)
 8002ad6:	f7fe ff0f 	bl	80018f8 <LL_ADC_DMA_GetRegAddr>
 8002ada:	4602      	mov	r2, r0
 8002adc:	4981      	ldr	r1, [pc, #516]	; (8002ce4 <MX_ADC1_Init+0x2e0>)
 8002ade:	2300      	movs	r3, #0
 8002ae0:	9300      	str	r3, [sp, #0]
 8002ae2:	460b      	mov	r3, r1
 8002ae4:	2101      	movs	r1, #1
 8002ae6:	487d      	ldr	r0, [pc, #500]	; (8002cdc <MX_ADC1_Init+0x2d8>)
 8002ae8:	f7ff f914 	bl	8001d14 <LL_DMA_ConfigAddresses>
                           (uint32_t)RegularConvData,
                           LL_DMA_DIRECTION_PERIPH_TO_MEMORY);

   //LL_DMA_SetPeriphAddress(DMA1,LL_DMA_CHANNEL_1,LL_ADC_DMA_GetRegAddr(ADC1,LL_ADC_DMA_REG_REGULAR_DATA));
   //LL_DMA_SetMemoryAddress(DMA1,LL_DMA_CHANNEL_1,RegularConvData);
   LL_DMA_SetDataLength(DMA1, LL_DMA_CHANNEL_1, NUMBER_OF_CHANNELS);
 8002aec:	220c      	movs	r2, #12
 8002aee:	2101      	movs	r1, #1
 8002af0:	487a      	ldr	r0, [pc, #488]	; (8002cdc <MX_ADC1_Init+0x2d8>)
 8002af2:	f7ff f8ed 	bl	8001cd0 <LL_DMA_SetDataLength>
   //LL_DMA_EnableIT_TC(DMA1, LL_DMA_CHANNEL_1);
   //LL_DMA_EnableIT_TE(DMA1, LL_DMA_CHANNEL_1);
   LL_DMA_EnableChannel(DMA1, LL_DMA_CHANNEL_1);
 8002af6:	2101      	movs	r1, #1
 8002af8:	4878      	ldr	r0, [pc, #480]	; (8002cdc <MX_ADC1_Init+0x2d8>)
 8002afa:	f7fe ffdb 	bl	8001ab4 <LL_DMA_EnableChannel>
  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  ADC_InitStruct.DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;
 8002afe:	2300      	movs	r3, #0
 8002b00:	62bb      	str	r3, [r7, #40]	; 0x28
  ADC_InitStruct.SequencersScanMode = LL_ADC_SEQ_SCAN_ENABLE;
 8002b02:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002b06:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_ADC_Init(ADC1, &ADC_InitStruct);
 8002b08:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002b0c:	4619      	mov	r1, r3
 8002b0e:	4874      	ldr	r0, [pc, #464]	; (8002ce0 <MX_ADC1_Init+0x2dc>)
 8002b10:	f001 f811 	bl	8003b36 <LL_ADC_Init>
  ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 8002b14:	f44f 2360 	mov.w	r3, #917504	; 0xe0000
 8002b18:	617b      	str	r3, [r7, #20]
  ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_ENABLE_16RANKS;
 8002b1a:	f44f 0370 	mov.w	r3, #15728640	; 0xf00000
 8002b1e:	61bb      	str	r3, [r7, #24]
  ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_DISABLE;
 8002b20:	2300      	movs	r3, #0
 8002b22:	61fb      	str	r3, [r7, #28]
  ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_CONTINUOUS;
 8002b24:	2302      	movs	r3, #2
 8002b26:	623b      	str	r3, [r7, #32]
  ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_UNLIMITED;
 8002b28:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002b2c:	627b      	str	r3, [r7, #36]	; 0x24
  LL_ADC_REG_Init(ADC1, &ADC_REG_InitStruct);
 8002b2e:	f107 0314 	add.w	r3, r7, #20
 8002b32:	4619      	mov	r1, r3
 8002b34:	486a      	ldr	r0, [pc, #424]	; (8002ce0 <MX_ADC1_Init+0x2dc>)
 8002b36:	f001 f825 	bl	8003b84 <LL_ADC_REG_Init>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_0);
 8002b3a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002b3e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002b42:	4867      	ldr	r0, [pc, #412]	; (8002ce0 <MX_ADC1_Init+0x2dc>)
 8002b44:	f7fe fef6 	bl	8001934 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_0, LL_ADC_SAMPLINGTIME_239CYCLES_5);
 8002b48:	2207      	movs	r2, #7
 8002b4a:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002b4e:	4864      	ldr	r0, [pc, #400]	; (8002ce0 <MX_ADC1_Init+0x2dc>)
 8002b50:	f7fe ff25 	bl	800199e <LL_ADC_SetChannelSamplingTime>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_2, LL_ADC_CHANNEL_1);
 8002b54:	4a64      	ldr	r2, [pc, #400]	; (8002ce8 <MX_ADC1_Init+0x2e4>)
 8002b56:	f240 2105 	movw	r1, #517	; 0x205
 8002b5a:	4861      	ldr	r0, [pc, #388]	; (8002ce0 <MX_ADC1_Init+0x2dc>)
 8002b5c:	f7fe feea 	bl	8001934 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_1, LL_ADC_SAMPLINGTIME_239CYCLES_5);
 8002b60:	2207      	movs	r2, #7
 8002b62:	4961      	ldr	r1, [pc, #388]	; (8002ce8 <MX_ADC1_Init+0x2e4>)
 8002b64:	485e      	ldr	r0, [pc, #376]	; (8002ce0 <MX_ADC1_Init+0x2dc>)
 8002b66:	f7fe ff1a 	bl	800199e <LL_ADC_SetChannelSamplingTime>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_3, LL_ADC_CHANNEL_2);
 8002b6a:	4a60      	ldr	r2, [pc, #384]	; (8002cec <MX_ADC1_Init+0x2e8>)
 8002b6c:	f240 210a 	movw	r1, #522	; 0x20a
 8002b70:	485b      	ldr	r0, [pc, #364]	; (8002ce0 <MX_ADC1_Init+0x2dc>)
 8002b72:	f7fe fedf 	bl	8001934 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_2, LL_ADC_SAMPLINGTIME_239CYCLES_5);
 8002b76:	2207      	movs	r2, #7
 8002b78:	495c      	ldr	r1, [pc, #368]	; (8002cec <MX_ADC1_Init+0x2e8>)
 8002b7a:	4859      	ldr	r0, [pc, #356]	; (8002ce0 <MX_ADC1_Init+0x2dc>)
 8002b7c:	f7fe ff0f 	bl	800199e <LL_ADC_SetChannelSamplingTime>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_4, LL_ADC_CHANNEL_3);
 8002b80:	4a5b      	ldr	r2, [pc, #364]	; (8002cf0 <MX_ADC1_Init+0x2ec>)
 8002b82:	f240 210f 	movw	r1, #527	; 0x20f
 8002b86:	4856      	ldr	r0, [pc, #344]	; (8002ce0 <MX_ADC1_Init+0x2dc>)
 8002b88:	f7fe fed4 	bl	8001934 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_3, LL_ADC_SAMPLINGTIME_239CYCLES_5);
 8002b8c:	2207      	movs	r2, #7
 8002b8e:	4958      	ldr	r1, [pc, #352]	; (8002cf0 <MX_ADC1_Init+0x2ec>)
 8002b90:	4853      	ldr	r0, [pc, #332]	; (8002ce0 <MX_ADC1_Init+0x2dc>)
 8002b92:	f7fe ff04 	bl	800199e <LL_ADC_SetChannelSamplingTime>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_5, LL_ADC_CHANNEL_4);
 8002b96:	4a57      	ldr	r2, [pc, #348]	; (8002cf4 <MX_ADC1_Init+0x2f0>)
 8002b98:	f44f 7105 	mov.w	r1, #532	; 0x214
 8002b9c:	4850      	ldr	r0, [pc, #320]	; (8002ce0 <MX_ADC1_Init+0x2dc>)
 8002b9e:	f7fe fec9 	bl	8001934 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_4, LL_ADC_SAMPLINGTIME_239CYCLES_5);
 8002ba2:	2207      	movs	r2, #7
 8002ba4:	4953      	ldr	r1, [pc, #332]	; (8002cf4 <MX_ADC1_Init+0x2f0>)
 8002ba6:	484e      	ldr	r0, [pc, #312]	; (8002ce0 <MX_ADC1_Init+0x2dc>)
 8002ba8:	f7fe fef9 	bl	800199e <LL_ADC_SetChannelSamplingTime>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_6, LL_ADC_CHANNEL_5);
 8002bac:	4a52      	ldr	r2, [pc, #328]	; (8002cf8 <MX_ADC1_Init+0x2f4>)
 8002bae:	f240 2119 	movw	r1, #537	; 0x219
 8002bb2:	484b      	ldr	r0, [pc, #300]	; (8002ce0 <MX_ADC1_Init+0x2dc>)
 8002bb4:	f7fe febe 	bl	8001934 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_5, LL_ADC_SAMPLINGTIME_239CYCLES_5);
 8002bb8:	2207      	movs	r2, #7
 8002bba:	494f      	ldr	r1, [pc, #316]	; (8002cf8 <MX_ADC1_Init+0x2f4>)
 8002bbc:	4848      	ldr	r0, [pc, #288]	; (8002ce0 <MX_ADC1_Init+0x2dc>)
 8002bbe:	f7fe feee 	bl	800199e <LL_ADC_SetChannelSamplingTime>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_7, LL_ADC_CHANNEL_6);
 8002bc2:	4a4e      	ldr	r2, [pc, #312]	; (8002cfc <MX_ADC1_Init+0x2f8>)
 8002bc4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002bc8:	4845      	ldr	r0, [pc, #276]	; (8002ce0 <MX_ADC1_Init+0x2dc>)
 8002bca:	f7fe feb3 	bl	8001934 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_6, LL_ADC_SAMPLINGTIME_239CYCLES_5);
 8002bce:	2207      	movs	r2, #7
 8002bd0:	494a      	ldr	r1, [pc, #296]	; (8002cfc <MX_ADC1_Init+0x2f8>)
 8002bd2:	4843      	ldr	r0, [pc, #268]	; (8002ce0 <MX_ADC1_Init+0x2dc>)
 8002bd4:	f7fe fee3 	bl	800199e <LL_ADC_SetChannelSamplingTime>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_8, LL_ADC_CHANNEL_7);
 8002bd8:	4a49      	ldr	r2, [pc, #292]	; (8002d00 <MX_ADC1_Init+0x2fc>)
 8002bda:	f240 1105 	movw	r1, #261	; 0x105
 8002bde:	4840      	ldr	r0, [pc, #256]	; (8002ce0 <MX_ADC1_Init+0x2dc>)
 8002be0:	f7fe fea8 	bl	8001934 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_7, LL_ADC_SAMPLINGTIME_239CYCLES_5);
 8002be4:	2207      	movs	r2, #7
 8002be6:	4946      	ldr	r1, [pc, #280]	; (8002d00 <MX_ADC1_Init+0x2fc>)
 8002be8:	483d      	ldr	r0, [pc, #244]	; (8002ce0 <MX_ADC1_Init+0x2dc>)
 8002bea:	f7fe fed8 	bl	800199e <LL_ADC_SetChannelSamplingTime>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_9, LL_ADC_CHANNEL_9);
 8002bee:	4a45      	ldr	r2, [pc, #276]	; (8002d04 <MX_ADC1_Init+0x300>)
 8002bf0:	f44f 7185 	mov.w	r1, #266	; 0x10a
 8002bf4:	483a      	ldr	r0, [pc, #232]	; (8002ce0 <MX_ADC1_Init+0x2dc>)
 8002bf6:	f7fe fe9d 	bl	8001934 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_9, LL_ADC_SAMPLINGTIME_239CYCLES_5);
 8002bfa:	2207      	movs	r2, #7
 8002bfc:	4941      	ldr	r1, [pc, #260]	; (8002d04 <MX_ADC1_Init+0x300>)
 8002bfe:	4838      	ldr	r0, [pc, #224]	; (8002ce0 <MX_ADC1_Init+0x2dc>)
 8002c00:	f7fe fecd 	bl	800199e <LL_ADC_SetChannelSamplingTime>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_10, LL_ADC_CHANNEL_10);
 8002c04:	220a      	movs	r2, #10
 8002c06:	f240 110f 	movw	r1, #271	; 0x10f
 8002c0a:	4835      	ldr	r0, [pc, #212]	; (8002ce0 <MX_ADC1_Init+0x2dc>)
 8002c0c:	f7fe fe92 	bl	8001934 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_10, LL_ADC_SAMPLINGTIME_239CYCLES_5);
 8002c10:	2207      	movs	r2, #7
 8002c12:	210a      	movs	r1, #10
 8002c14:	4832      	ldr	r0, [pc, #200]	; (8002ce0 <MX_ADC1_Init+0x2dc>)
 8002c16:	f7fe fec2 	bl	800199e <LL_ADC_SetChannelSamplingTime>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_11, LL_ADC_CHANNEL_11);
 8002c1a:	4a3b      	ldr	r2, [pc, #236]	; (8002d08 <MX_ADC1_Init+0x304>)
 8002c1c:	f44f 718a 	mov.w	r1, #276	; 0x114
 8002c20:	482f      	ldr	r0, [pc, #188]	; (8002ce0 <MX_ADC1_Init+0x2dc>)
 8002c22:	f7fe fe87 	bl	8001934 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_11, LL_ADC_SAMPLINGTIME_239CYCLES_5);
 8002c26:	2207      	movs	r2, #7
 8002c28:	4937      	ldr	r1, [pc, #220]	; (8002d08 <MX_ADC1_Init+0x304>)
 8002c2a:	482d      	ldr	r0, [pc, #180]	; (8002ce0 <MX_ADC1_Init+0x2dc>)
 8002c2c:	f7fe feb7 	bl	800199e <LL_ADC_SetChannelSamplingTime>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_12, LL_ADC_CHANNEL_12);
 8002c30:	4a36      	ldr	r2, [pc, #216]	; (8002d0c <MX_ADC1_Init+0x308>)
 8002c32:	f240 1119 	movw	r1, #281	; 0x119
 8002c36:	482a      	ldr	r0, [pc, #168]	; (8002ce0 <MX_ADC1_Init+0x2dc>)
 8002c38:	f7fe fe7c 	bl	8001934 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_12, LL_ADC_SAMPLINGTIME_239CYCLES_5);
 8002c3c:	2207      	movs	r2, #7
 8002c3e:	4933      	ldr	r1, [pc, #204]	; (8002d0c <MX_ADC1_Init+0x308>)
 8002c40:	4827      	ldr	r0, [pc, #156]	; (8002ce0 <MX_ADC1_Init+0x2dc>)
 8002c42:	f7fe feac 	bl	800199e <LL_ADC_SetChannelSamplingTime>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_13, LL_ADC_CHANNEL_13);
 8002c46:	4a32      	ldr	r2, [pc, #200]	; (8002d10 <MX_ADC1_Init+0x30c>)
 8002c48:	2100      	movs	r1, #0
 8002c4a:	4825      	ldr	r0, [pc, #148]	; (8002ce0 <MX_ADC1_Init+0x2dc>)
 8002c4c:	f7fe fe72 	bl	8001934 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_13, LL_ADC_SAMPLINGTIME_239CYCLES_5);
 8002c50:	2207      	movs	r2, #7
 8002c52:	492f      	ldr	r1, [pc, #188]	; (8002d10 <MX_ADC1_Init+0x30c>)
 8002c54:	4822      	ldr	r0, [pc, #136]	; (8002ce0 <MX_ADC1_Init+0x2dc>)
 8002c56:	f7fe fea2 	bl	800199e <LL_ADC_SetChannelSamplingTime>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_14, LL_ADC_CHANNEL_14);
 8002c5a:	4a2e      	ldr	r2, [pc, #184]	; (8002d14 <MX_ADC1_Init+0x310>)
 8002c5c:	2105      	movs	r1, #5
 8002c5e:	4820      	ldr	r0, [pc, #128]	; (8002ce0 <MX_ADC1_Init+0x2dc>)
 8002c60:	f7fe fe68 	bl	8001934 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_14, LL_ADC_SAMPLINGTIME_239CYCLES_5);
 8002c64:	2207      	movs	r2, #7
 8002c66:	492b      	ldr	r1, [pc, #172]	; (8002d14 <MX_ADC1_Init+0x310>)
 8002c68:	481d      	ldr	r0, [pc, #116]	; (8002ce0 <MX_ADC1_Init+0x2dc>)
 8002c6a:	f7fe fe98 	bl	800199e <LL_ADC_SetChannelSamplingTime>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_15, LL_ADC_CHANNEL_15);
 8002c6e:	4a2a      	ldr	r2, [pc, #168]	; (8002d18 <MX_ADC1_Init+0x314>)
 8002c70:	210a      	movs	r1, #10
 8002c72:	481b      	ldr	r0, [pc, #108]	; (8002ce0 <MX_ADC1_Init+0x2dc>)
 8002c74:	f7fe fe5e 	bl	8001934 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_15, LL_ADC_SAMPLINGTIME_239CYCLES_5);
 8002c78:	2207      	movs	r2, #7
 8002c7a:	4927      	ldr	r1, [pc, #156]	; (8002d18 <MX_ADC1_Init+0x314>)
 8002c7c:	4818      	ldr	r0, [pc, #96]	; (8002ce0 <MX_ADC1_Init+0x2dc>)
 8002c7e:	f7fe fe8e 	bl	800199e <LL_ADC_SetChannelSamplingTime>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_16, LL_ADC_CHANNEL_VREFINT);
 8002c82:	4a26      	ldr	r2, [pc, #152]	; (8002d1c <MX_ADC1_Init+0x318>)
 8002c84:	210f      	movs	r1, #15
 8002c86:	4816      	ldr	r0, [pc, #88]	; (8002ce0 <MX_ADC1_Init+0x2dc>)
 8002c88:	f7fe fe54 	bl	8001934 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_VREFINT, LL_ADC_SAMPLINGTIME_239CYCLES_5);
 8002c8c:	2207      	movs	r2, #7
 8002c8e:	4923      	ldr	r1, [pc, #140]	; (8002d1c <MX_ADC1_Init+0x318>)
 8002c90:	4813      	ldr	r0, [pc, #76]	; (8002ce0 <MX_ADC1_Init+0x2dc>)
 8002c92:	f7fe fe84 	bl	800199e <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(ADC1), LL_ADC_PATH_INTERNAL_VREFINT);
 8002c96:	f44f 0100 	mov.w	r1, #8388608	; 0x800000
 8002c9a:	4811      	ldr	r0, [pc, #68]	; (8002ce0 <MX_ADC1_Init+0x2dc>)
 8002c9c:	f7fe fe38 	bl	8001910 <LL_ADC_SetCommonPathInternalCh>
  /* USER CODE BEGIN ADC1_Init 2 */
	 LL_ADC_Enable(ADC1);
 8002ca0:	480f      	ldr	r0, [pc, #60]	; (8002ce0 <MX_ADC1_Init+0x2dc>)
 8002ca2:	f7fe fec7 	bl	8001a34 <LL_ADC_Enable>
	  delay_ms(100);
 8002ca6:	2064      	movs	r0, #100	; 0x64
 8002ca8:	f7fe fbaa 	bl	8001400 <delay_ms>
	  LL_ADC_StartCalibration(ADC1);
 8002cac:	480c      	ldr	r0, [pc, #48]	; (8002ce0 <MX_ADC1_Init+0x2dc>)
 8002cae:	f7fe fed0 	bl	8001a52 <LL_ADC_StartCalibration>
	  while (LL_ADC_IsCalibrationOnGoing(ADC1) != 0) {}
 8002cb2:	bf00      	nop
 8002cb4:	480a      	ldr	r0, [pc, #40]	; (8002ce0 <MX_ADC1_Init+0x2dc>)
 8002cb6:	f7fe fedb 	bl	8001a70 <LL_ADC_IsCalibrationOnGoing>
 8002cba:	4603      	mov	r3, r0
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d1f9      	bne.n	8002cb4 <MX_ADC1_Init+0x2b0>
	  LL_ADC_REG_StartConversionSWStart(ADC1);
 8002cc0:	4807      	ldr	r0, [pc, #28]	; (8002ce0 <MX_ADC1_Init+0x2dc>)
 8002cc2:	f7fe fee7 	bl	8001a94 <LL_ADC_REG_StartConversionSWStart>
  /* USER CODE END ADC1_Init 2 */

}
 8002cc6:	bf00      	nop
 8002cc8:	3730      	adds	r7, #48	; 0x30
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	bd80      	pop	{r7, pc}
 8002cce:	bf00      	nop
 8002cd0:	40011000 	.word	0x40011000
 8002cd4:	40010800 	.word	0x40010800
 8002cd8:	40010c00 	.word	0x40010c00
 8002cdc:	40020000 	.word	0x40020000
 8002ce0:	40012400 	.word	0x40012400
 8002ce4:	20000ca8 	.word	0x20000ca8
 8002ce8:	02300001 	.word	0x02300001
 8002cec:	02600002 	.word	0x02600002
 8002cf0:	02900003 	.word	0x02900003
 8002cf4:	02c00004 	.word	0x02c00004
 8002cf8:	02f00005 	.word	0x02f00005
 8002cfc:	03200006 	.word	0x03200006
 8002d00:	03500007 	.word	0x03500007
 8002d04:	03b00009 	.word	0x03b00009
 8002d08:	0030000b 	.word	0x0030000b
 8002d0c:	0060000c 	.word	0x0060000c
 8002d10:	0090000d 	.word	0x0090000d
 8002d14:	00c0000e 	.word	0x00c0000e
 8002d18:	00f0000f 	.word	0x00f0000f
 8002d1c:	81500011 	.word	0x81500011

08002d20 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8002d20:	b580      	push	{r7, lr}
 8002d22:	b086      	sub	sp, #24
 8002d24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8002d26:	1d3b      	adds	r3, r7, #4
 8002d28:	2200      	movs	r2, #0
 8002d2a:	601a      	str	r2, [r3, #0]
 8002d2c:	605a      	str	r2, [r3, #4]
 8002d2e:	609a      	str	r2, [r3, #8]
 8002d30:	60da      	str	r2, [r3, #12]
 8002d32:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM7);
 8002d34:	2020      	movs	r0, #32
 8002d36:	f7ff f911 	bl	8001f5c <LL_APB1_GRP1_EnableClock>

  /* TIM7 interrupt Init */
  NVIC_SetPriority(TIM7_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8002d3a:	f7fe fd35 	bl	80017a8 <__NVIC_GetPriorityGrouping>
 8002d3e:	4603      	mov	r3, r0
 8002d40:	2200      	movs	r2, #0
 8002d42:	2100      	movs	r1, #0
 8002d44:	4618      	mov	r0, r3
 8002d46:	f7fe fd83 	bl	8001850 <NVIC_EncodePriority>
 8002d4a:	4603      	mov	r3, r0
 8002d4c:	4619      	mov	r1, r3
 8002d4e:	2037      	movs	r0, #55	; 0x37
 8002d50:	f7fe fd54 	bl	80017fc <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM7_IRQn);
 8002d54:	2037      	movs	r0, #55	; 0x37
 8002d56:	f7fe fd35 	bl	80017c4 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  TIM_InitStruct.Prescaler = 24000;
 8002d5a:	f645 53c0 	movw	r3, #24000	; 0x5dc0
 8002d5e:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8002d60:	2300      	movs	r3, #0
 8002d62:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 10;
 8002d64:	230a      	movs	r3, #10
 8002d66:	60fb      	str	r3, [r7, #12]
  LL_TIM_Init(TIM7, &TIM_InitStruct);
 8002d68:	1d3b      	adds	r3, r7, #4
 8002d6a:	4619      	mov	r1, r3
 8002d6c:	480b      	ldr	r0, [pc, #44]	; (8002d9c <MX_TIM7_Init+0x7c>)
 8002d6e:	f001 f9b3 	bl	80040d8 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM7);
 8002d72:	480a      	ldr	r0, [pc, #40]	; (8002d9c <MX_TIM7_Init+0x7c>)
 8002d74:	f7ff f931 	bl	8001fda <LL_TIM_DisableARRPreload>
  LL_TIM_SetTriggerOutput(TIM7, LL_TIM_TRGO_UPDATE);
 8002d78:	2120      	movs	r1, #32
 8002d7a:	4808      	ldr	r0, [pc, #32]	; (8002d9c <MX_TIM7_Init+0x7c>)
 8002d7c:	f7ff f93c 	bl	8001ff8 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM7);
 8002d80:	4806      	ldr	r0, [pc, #24]	; (8002d9c <MX_TIM7_Init+0x7c>)
 8002d82:	f7ff f94b 	bl	800201c <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM7_Init 2 */
  LL_TIM_EnableCounter(TIM7);
 8002d86:	4805      	ldr	r0, [pc, #20]	; (8002d9c <MX_TIM7_Init+0x7c>)
 8002d88:	f7ff f918 	bl	8001fbc <LL_TIM_EnableCounter>
  LL_TIM_EnableIT_UPDATE(TIM7);
 8002d8c:	4803      	ldr	r0, [pc, #12]	; (8002d9c <MX_TIM7_Init+0x7c>)
 8002d8e:	f7ff f954 	bl	800203a <LL_TIM_EnableIT_UPDATE>
  /* USER CODE END TIM7_Init 2 */

}
 8002d92:	bf00      	nop
 8002d94:	3718      	adds	r7, #24
 8002d96:	46bd      	mov	sp, r7
 8002d98:	bd80      	pop	{r7, pc}
 8002d9a:	bf00      	nop
 8002d9c:	40001400 	.word	0x40001400

08002da0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	b08c      	sub	sp, #48	; 0x30
 8002da4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART1_Init 0 */

  /* USER CODE END USART1_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8002da6:	f107 0314 	add.w	r3, r7, #20
 8002daa:	2200      	movs	r2, #0
 8002dac:	601a      	str	r2, [r3, #0]
 8002dae:	605a      	str	r2, [r3, #4]
 8002db0:	609a      	str	r2, [r3, #8]
 8002db2:	60da      	str	r2, [r3, #12]
 8002db4:	611a      	str	r2, [r3, #16]
 8002db6:	615a      	str	r2, [r3, #20]
 8002db8:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002dba:	463b      	mov	r3, r7
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	601a      	str	r2, [r3, #0]
 8002dc0:	605a      	str	r2, [r3, #4]
 8002dc2:	609a      	str	r2, [r3, #8]
 8002dc4:	60da      	str	r2, [r3, #12]
 8002dc6:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART1);
 8002dc8:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002dcc:	f7ff f8de 	bl	8001f8c <LL_APB2_GRP1_EnableClock>

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOA);
 8002dd0:	2004      	movs	r0, #4
 8002dd2:	f7ff f8db 	bl	8001f8c <LL_APB2_GRP1_EnableClock>
  /**USART1 GPIO Configuration
  PA9   ------> USART1_TX
  PA10   ------> USART1_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_9;
 8002dd6:	4b25      	ldr	r3, [pc, #148]	; (8002e6c <MX_USART1_UART_Init+0xcc>)
 8002dd8:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002dda:	2309      	movs	r3, #9
 8002ddc:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8002dde:	2303      	movs	r3, #3
 8002de0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002de2:	2300      	movs	r3, #0
 8002de4:	60fb      	str	r3, [r7, #12]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002de6:	463b      	mov	r3, r7
 8002de8:	4619      	mov	r1, r3
 8002dea:	4821      	ldr	r0, [pc, #132]	; (8002e70 <MX_USART1_UART_Init+0xd0>)
 8002dec:	f000 ffc8 	bl	8003d80 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_10;
 8002df0:	4b20      	ldr	r3, [pc, #128]	; (8002e74 <MX_USART1_UART_Init+0xd4>)
 8002df2:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_FLOATING;
 8002df4:	2304      	movs	r3, #4
 8002df6:	607b      	str	r3, [r7, #4]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002df8:	463b      	mov	r3, r7
 8002dfa:	4619      	mov	r1, r3
 8002dfc:	481c      	ldr	r0, [pc, #112]	; (8002e70 <MX_USART1_UART_Init+0xd0>)
 8002dfe:	f000 ffbf 	bl	8003d80 <LL_GPIO_Init>

  /* USART1 interrupt Init */
  NVIC_SetPriority(USART1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8002e02:	f7fe fcd1 	bl	80017a8 <__NVIC_GetPriorityGrouping>
 8002e06:	4603      	mov	r3, r0
 8002e08:	2200      	movs	r2, #0
 8002e0a:	2100      	movs	r1, #0
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	f7fe fd1f 	bl	8001850 <NVIC_EncodePriority>
 8002e12:	4603      	mov	r3, r0
 8002e14:	4619      	mov	r1, r3
 8002e16:	2025      	movs	r0, #37	; 0x25
 8002e18:	f7fe fcf0 	bl	80017fc <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART1_IRQn);
 8002e1c:	2025      	movs	r0, #37	; 0x25
 8002e1e:	f7fe fcd1 	bl	80017c4 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  USART_InitStruct.BaudRate = 38400;
 8002e22:	f44f 4316 	mov.w	r3, #38400	; 0x9600
 8002e26:	617b      	str	r3, [r7, #20]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8002e28:	2300      	movs	r3, #0
 8002e2a:	61bb      	str	r3, [r7, #24]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8002e30:	2300      	movs	r3, #0
 8002e32:	623b      	str	r3, [r7, #32]
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8002e34:	230c      	movs	r3, #12
 8002e36:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8002e38:	2300      	movs	r3, #0
 8002e3a:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8002e3c:	2300      	movs	r3, #0
 8002e3e:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_USART_Init(USART1, &USART_InitStruct);
 8002e40:	f107 0314 	add.w	r3, r7, #20
 8002e44:	4619      	mov	r1, r3
 8002e46:	480c      	ldr	r0, [pc, #48]	; (8002e78 <MX_USART1_UART_Init+0xd8>)
 8002e48:	f001 facc 	bl	80043e4 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART1);
 8002e4c:	480a      	ldr	r0, [pc, #40]	; (8002e78 <MX_USART1_UART_Init+0xd8>)
 8002e4e:	f7ff f912 	bl	8002076 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART1);
 8002e52:	4809      	ldr	r0, [pc, #36]	; (8002e78 <MX_USART1_UART_Init+0xd8>)
 8002e54:	f7ff f900 	bl	8002058 <LL_USART_Enable>
  /* USER CODE BEGIN USART1_Init 2 */
  LL_USART_EnableIT_TXE(USART1);
 8002e58:	4807      	ldr	r0, [pc, #28]	; (8002e78 <MX_USART1_UART_Init+0xd8>)
 8002e5a:	f7ff f930 	bl	80020be <LL_USART_EnableIT_TXE>
   LL_USART_EnableIT_RXNE(USART1);
 8002e5e:	4806      	ldr	r0, [pc, #24]	; (8002e78 <MX_USART1_UART_Init+0xd8>)
 8002e60:	f7ff f91e 	bl	80020a0 <LL_USART_EnableIT_RXNE>
  /* USER CODE END USART1_Init 2 */

}
 8002e64:	bf00      	nop
 8002e66:	3730      	adds	r7, #48	; 0x30
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	bd80      	pop	{r7, pc}
 8002e6c:	04020002 	.word	0x04020002
 8002e70:	40010800 	.word	0x40010800
 8002e74:	04040004 	.word	0x04040004
 8002e78:	40013800 	.word	0x40013800

08002e7c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	b08c      	sub	sp, #48	; 0x30
 8002e80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART3_Init 0 */

  /* USER CODE END USART3_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8002e82:	f107 0314 	add.w	r3, r7, #20
 8002e86:	2200      	movs	r2, #0
 8002e88:	601a      	str	r2, [r3, #0]
 8002e8a:	605a      	str	r2, [r3, #4]
 8002e8c:	609a      	str	r2, [r3, #8]
 8002e8e:	60da      	str	r2, [r3, #12]
 8002e90:	611a      	str	r2, [r3, #16]
 8002e92:	615a      	str	r2, [r3, #20]
 8002e94:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e96:	463b      	mov	r3, r7
 8002e98:	2200      	movs	r2, #0
 8002e9a:	601a      	str	r2, [r3, #0]
 8002e9c:	605a      	str	r2, [r3, #4]
 8002e9e:	609a      	str	r2, [r3, #8]
 8002ea0:	60da      	str	r2, [r3, #12]
 8002ea2:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART3);
 8002ea4:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8002ea8:	f7ff f858 	bl	8001f5c <LL_APB1_GRP1_EnableClock>

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOB);
 8002eac:	2008      	movs	r0, #8
 8002eae:	f7ff f86d 	bl	8001f8c <LL_APB2_GRP1_EnableClock>
  /**USART3 GPIO Configuration
  PB10   ------> USART3_TX
  PB11   ------> USART3_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_10;
 8002eb2:	4b24      	ldr	r3, [pc, #144]	; (8002f44 <MX_USART3_UART_Init+0xc8>)
 8002eb4:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002eb6:	2309      	movs	r3, #9
 8002eb8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8002eba:	2303      	movs	r3, #3
 8002ebc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002ebe:	2300      	movs	r3, #0
 8002ec0:	60fb      	str	r3, [r7, #12]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ec2:	463b      	mov	r3, r7
 8002ec4:	4619      	mov	r1, r3
 8002ec6:	4820      	ldr	r0, [pc, #128]	; (8002f48 <MX_USART3_UART_Init+0xcc>)
 8002ec8:	f000 ff5a 	bl	8003d80 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_11;
 8002ecc:	4b1f      	ldr	r3, [pc, #124]	; (8002f4c <MX_USART3_UART_Init+0xd0>)
 8002ece:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_FLOATING;
 8002ed0:	2304      	movs	r3, #4
 8002ed2:	607b      	str	r3, [r7, #4]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ed4:	463b      	mov	r3, r7
 8002ed6:	4619      	mov	r1, r3
 8002ed8:	481b      	ldr	r0, [pc, #108]	; (8002f48 <MX_USART3_UART_Init+0xcc>)
 8002eda:	f000 ff51 	bl	8003d80 <LL_GPIO_Init>

  /* USART3 interrupt Init */
  NVIC_SetPriority(USART3_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8002ede:	f7fe fc63 	bl	80017a8 <__NVIC_GetPriorityGrouping>
 8002ee2:	4603      	mov	r3, r0
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	2100      	movs	r1, #0
 8002ee8:	4618      	mov	r0, r3
 8002eea:	f7fe fcb1 	bl	8001850 <NVIC_EncodePriority>
 8002eee:	4603      	mov	r3, r0
 8002ef0:	4619      	mov	r1, r3
 8002ef2:	2027      	movs	r0, #39	; 0x27
 8002ef4:	f7fe fc82 	bl	80017fc <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART3_IRQn);
 8002ef8:	2027      	movs	r0, #39	; 0x27
 8002efa:	f7fe fc63 	bl	80017c4 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  USART_InitStruct.BaudRate = 38400;
 8002efe:	f44f 4316 	mov.w	r3, #38400	; 0x9600
 8002f02:	617b      	str	r3, [r7, #20]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8002f04:	2300      	movs	r3, #0
 8002f06:	61bb      	str	r3, [r7, #24]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8002f08:	2300      	movs	r3, #0
 8002f0a:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8002f0c:	2300      	movs	r3, #0
 8002f0e:	623b      	str	r3, [r7, #32]
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8002f10:	230c      	movs	r3, #12
 8002f12:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8002f14:	2300      	movs	r3, #0
 8002f16:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8002f18:	2300      	movs	r3, #0
 8002f1a:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_USART_Init(USART3, &USART_InitStruct);
 8002f1c:	f107 0314 	add.w	r3, r7, #20
 8002f20:	4619      	mov	r1, r3
 8002f22:	480b      	ldr	r0, [pc, #44]	; (8002f50 <MX_USART3_UART_Init+0xd4>)
 8002f24:	f001 fa5e 	bl	80043e4 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART3);
 8002f28:	4809      	ldr	r0, [pc, #36]	; (8002f50 <MX_USART3_UART_Init+0xd4>)
 8002f2a:	f7ff f8a4 	bl	8002076 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART3);
 8002f2e:	4808      	ldr	r0, [pc, #32]	; (8002f50 <MX_USART3_UART_Init+0xd4>)
 8002f30:	f7ff f892 	bl	8002058 <LL_USART_Enable>
  /* USER CODE BEGIN USART3_Init 2 */
  LL_USART_EnableIT_TXE(USART3);
 8002f34:	4806      	ldr	r0, [pc, #24]	; (8002f50 <MX_USART3_UART_Init+0xd4>)
 8002f36:	f7ff f8c2 	bl	80020be <LL_USART_EnableIT_TXE>
  /* USER CODE END USART3_Init 2 */

}
 8002f3a:	bf00      	nop
 8002f3c:	3730      	adds	r7, #48	; 0x30
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	bd80      	pop	{r7, pc}
 8002f42:	bf00      	nop
 8002f44:	04040004 	.word	0x04040004
 8002f48:	40010c00 	.word	0x40010c00
 8002f4c:	04080008 	.word	0x04080008
 8002f50:	40004800 	.word	0x40004800

08002f54 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	af00      	add	r7, sp, #0

  /* Init with LL driver */
  /* DMA controller clock enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA1);
 8002f58:	2001      	movs	r0, #1
 8002f5a:	f7fe ffe7 	bl	8001f2c <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8002f5e:	f7fe fc23 	bl	80017a8 <__NVIC_GetPriorityGrouping>
 8002f62:	4603      	mov	r3, r0
 8002f64:	2200      	movs	r2, #0
 8002f66:	2100      	movs	r1, #0
 8002f68:	4618      	mov	r0, r3
 8002f6a:	f7fe fc71 	bl	8001850 <NVIC_EncodePriority>
 8002f6e:	4603      	mov	r3, r0
 8002f70:	4619      	mov	r1, r3
 8002f72:	200b      	movs	r0, #11
 8002f74:	f7fe fc42 	bl	80017fc <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002f78:	200b      	movs	r0, #11
 8002f7a:	f7fe fc23 	bl	80017c4 <__NVIC_EnableIRQ>

}
 8002f7e:	bf00      	nop
 8002f80:	bd80      	pop	{r7, pc}
	...

08002f84 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002f84:	b580      	push	{r7, lr}
 8002f86:	b086      	sub	sp, #24
 8002f88:	af00      	add	r7, sp, #0
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f8a:	1d3b      	adds	r3, r7, #4
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	601a      	str	r2, [r3, #0]
 8002f90:	605a      	str	r2, [r3, #4]
 8002f92:	609a      	str	r2, [r3, #8]
 8002f94:	60da      	str	r2, [r3, #12]
 8002f96:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOD);
 8002f98:	2020      	movs	r0, #32
 8002f9a:	f7fe fff7 	bl	8001f8c <LL_APB2_GRP1_EnableClock>
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOC);
 8002f9e:	2010      	movs	r0, #16
 8002fa0:	f7fe fff4 	bl	8001f8c <LL_APB2_GRP1_EnableClock>
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOA);
 8002fa4:	2004      	movs	r0, #4
 8002fa6:	f7fe fff1 	bl	8001f8c <LL_APB2_GRP1_EnableClock>
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOB);
 8002faa:	2008      	movs	r0, #8
 8002fac:	f7fe ffee 	bl	8001f8c <LL_APB2_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_12|LL_GPIO_PIN_13|LL_GPIO_PIN_14|LL_GPIO_PIN_15
 8002fb0:	492e      	ldr	r1, [pc, #184]	; (800306c <MX_GPIO_Init+0xe8>)
 8002fb2:	482f      	ldr	r0, [pc, #188]	; (8003070 <MX_GPIO_Init+0xec>)
 8002fb4:	f7ff f8a8 	bl	8002108 <LL_GPIO_ResetOutputPin>
                          |LL_GPIO_PIN_3|LL_GPIO_PIN_4|LL_GPIO_PIN_5|LL_GPIO_PIN_8);

  /**/
  LL_GPIO_ResetOutputPin(GPIOC, LL_GPIO_PIN_6|LL_GPIO_PIN_7|LL_GPIO_PIN_9|LL_GPIO_PIN_11
 8002fb8:	492e      	ldr	r1, [pc, #184]	; (8003074 <MX_GPIO_Init+0xf0>)
 8002fba:	482f      	ldr	r0, [pc, #188]	; (8003078 <MX_GPIO_Init+0xf4>)
 8002fbc:	f7ff f8a4 	bl	8002108 <LL_GPIO_ResetOutputPin>
                          |LL_GPIO_PIN_12);

  /**/
  LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_8|LL_GPIO_PIN_11|LL_GPIO_PIN_12);
 8002fc0:	492e      	ldr	r1, [pc, #184]	; (800307c <MX_GPIO_Init+0xf8>)
 8002fc2:	482f      	ldr	r0, [pc, #188]	; (8003080 <MX_GPIO_Init+0xfc>)
 8002fc4:	f7ff f8a0 	bl	8002108 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOD, LL_GPIO_PIN_2);
 8002fc8:	f240 4104 	movw	r1, #1028	; 0x404
 8002fcc:	482d      	ldr	r0, [pc, #180]	; (8003084 <MX_GPIO_Init+0x100>)
 8002fce:	f7ff f89b 	bl	8002108 <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_12|LL_GPIO_PIN_13|LL_GPIO_PIN_14|LL_GPIO_PIN_15
 8002fd2:	4b26      	ldr	r3, [pc, #152]	; (800306c <MX_GPIO_Init+0xe8>)
 8002fd4:	607b      	str	r3, [r7, #4]
                          |LL_GPIO_PIN_3|LL_GPIO_PIN_4|LL_GPIO_PIN_5|LL_GPIO_PIN_8;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002fd6:	2301      	movs	r3, #1
 8002fd8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002fda:	2302      	movs	r3, #2
 8002fdc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002fde:	2300      	movs	r3, #0
 8002fe0:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002fe2:	1d3b      	adds	r3, r7, #4
 8002fe4:	4619      	mov	r1, r3
 8002fe6:	4822      	ldr	r0, [pc, #136]	; (8003070 <MX_GPIO_Init+0xec>)
 8002fe8:	f000 feca 	bl	8003d80 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6|LL_GPIO_PIN_7|LL_GPIO_PIN_9|LL_GPIO_PIN_11
 8002fec:	4b21      	ldr	r3, [pc, #132]	; (8003074 <MX_GPIO_Init+0xf0>)
 8002fee:	607b      	str	r3, [r7, #4]
                          |LL_GPIO_PIN_12;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002ff0:	2301      	movs	r3, #1
 8002ff2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002ff4:	2302      	movs	r3, #2
 8002ff6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002ff8:	2300      	movs	r3, #0
 8002ffa:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ffc:	1d3b      	adds	r3, r7, #4
 8002ffe:	4619      	mov	r1, r3
 8003000:	481d      	ldr	r0, [pc, #116]	; (8003078 <MX_GPIO_Init+0xf4>)
 8003002:	f000 febd 	bl	8003d80 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_8;
 8003006:	4b20      	ldr	r3, [pc, #128]	; (8003088 <MX_GPIO_Init+0x104>)
 8003008:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_FLOATING;
 800300a:	2304      	movs	r3, #4
 800300c:	60bb      	str	r3, [r7, #8]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800300e:	1d3b      	adds	r3, r7, #4
 8003010:	4619      	mov	r1, r3
 8003012:	4819      	ldr	r0, [pc, #100]	; (8003078 <MX_GPIO_Init+0xf4>)
 8003014:	f000 feb4 	bl	8003d80 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_8|LL_GPIO_PIN_11|LL_GPIO_PIN_12;
 8003018:	4b18      	ldr	r3, [pc, #96]	; (800307c <MX_GPIO_Init+0xf8>)
 800301a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800301c:	2301      	movs	r3, #1
 800301e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8003020:	2302      	movs	r3, #2
 8003022:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003024:	2300      	movs	r3, #0
 8003026:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003028:	1d3b      	adds	r3, r7, #4
 800302a:	4619      	mov	r1, r3
 800302c:	4814      	ldr	r0, [pc, #80]	; (8003080 <MX_GPIO_Init+0xfc>)
 800302e:	f000 fea7 	bl	8003d80 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_10;
 8003032:	4b16      	ldr	r3, [pc, #88]	; (800308c <MX_GPIO_Init+0x108>)
 8003034:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8003036:	2308      	movs	r3, #8
 8003038:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 800303a:	2301      	movs	r3, #1
 800303c:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800303e:	1d3b      	adds	r3, r7, #4
 8003040:	4619      	mov	r1, r3
 8003042:	480d      	ldr	r0, [pc, #52]	; (8003078 <MX_GPIO_Init+0xf4>)
 8003044:	f000 fe9c 	bl	8003d80 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2;
 8003048:	f240 4304 	movw	r3, #1028	; 0x404
 800304c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800304e:	2301      	movs	r3, #1
 8003050:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8003052:	2302      	movs	r3, #2
 8003054:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003056:	2300      	movs	r3, #0
 8003058:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800305a:	1d3b      	adds	r3, r7, #4
 800305c:	4619      	mov	r1, r3
 800305e:	4809      	ldr	r0, [pc, #36]	; (8003084 <MX_GPIO_Init+0x100>)
 8003060:	f000 fe8e 	bl	8003d80 <LL_GPIO_Init>

}
 8003064:	bf00      	nop
 8003066:	3718      	adds	r7, #24
 8003068:	46bd      	mov	sp, r7
 800306a:	bd80      	pop	{r7, pc}
 800306c:	04f138f9 	.word	0x04f138f9
 8003070:	40010c00 	.word	0x40010c00
 8003074:	041ac0da 	.word	0x041ac0da
 8003078:	40011000 	.word	0x40011000
 800307c:	04190019 	.word	0x04190019
 8003080:	40010800 	.word	0x40010800
 8003084:	40011400 	.word	0x40011400
 8003088:	04010001 	.word	0x04010001
 800308c:	04040004 	.word	0x04040004

08003090 <LL_TIM_ClearFlag_UPDATE>:
{
 8003090:	b480      	push	{r7}
 8003092:	b083      	sub	sp, #12
 8003094:	af00      	add	r7, sp, #0
 8003096:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	f06f 0201 	mvn.w	r2, #1
 800309e:	611a      	str	r2, [r3, #16]
}
 80030a0:	bf00      	nop
 80030a2:	370c      	adds	r7, #12
 80030a4:	46bd      	mov	sp, r7
 80030a6:	bc80      	pop	{r7}
 80030a8:	4770      	bx	lr

080030aa <LL_TIM_IsActiveFlag_UPDATE>:
{
 80030aa:	b480      	push	{r7}
 80030ac:	b083      	sub	sp, #12
 80030ae:	af00      	add	r7, sp, #0
 80030b0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	691b      	ldr	r3, [r3, #16]
 80030b6:	f003 0301 	and.w	r3, r3, #1
 80030ba:	2b01      	cmp	r3, #1
 80030bc:	d101      	bne.n	80030c2 <LL_TIM_IsActiveFlag_UPDATE+0x18>
 80030be:	2301      	movs	r3, #1
 80030c0:	e000      	b.n	80030c4 <LL_TIM_IsActiveFlag_UPDATE+0x1a>
 80030c2:	2300      	movs	r3, #0
}
 80030c4:	4618      	mov	r0, r3
 80030c6:	370c      	adds	r7, #12
 80030c8:	46bd      	mov	sp, r7
 80030ca:	bc80      	pop	{r7}
 80030cc:	4770      	bx	lr

080030ce <LL_USART_IsActiveFlag_RXNE>:
{
 80030ce:	b480      	push	{r7}
 80030d0:	b083      	sub	sp, #12
 80030d2:	af00      	add	r7, sp, #0
 80030d4:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_RXNE) == (USART_SR_RXNE));
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f003 0320 	and.w	r3, r3, #32
 80030de:	2b20      	cmp	r3, #32
 80030e0:	bf0c      	ite	eq
 80030e2:	2301      	moveq	r3, #1
 80030e4:	2300      	movne	r3, #0
 80030e6:	b2db      	uxtb	r3, r3
}
 80030e8:	4618      	mov	r0, r3
 80030ea:	370c      	adds	r7, #12
 80030ec:	46bd      	mov	sp, r7
 80030ee:	bc80      	pop	{r7}
 80030f0:	4770      	bx	lr

080030f2 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80030f2:	b480      	push	{r7}
 80030f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80030f6:	e7fe      	b.n	80030f6 <NMI_Handler+0x4>

080030f8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80030f8:	b480      	push	{r7}
 80030fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80030fc:	e7fe      	b.n	80030fc <HardFault_Handler+0x4>

080030fe <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80030fe:	b480      	push	{r7}
 8003100:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003102:	e7fe      	b.n	8003102 <MemManage_Handler+0x4>

08003104 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003104:	b480      	push	{r7}
 8003106:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003108:	e7fe      	b.n	8003108 <BusFault_Handler+0x4>

0800310a <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800310a:	b480      	push	{r7}
 800310c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800310e:	e7fe      	b.n	800310e <UsageFault_Handler+0x4>

08003110 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003110:	b480      	push	{r7}
 8003112:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003114:	bf00      	nop
 8003116:	46bd      	mov	sp, r7
 8003118:	bc80      	pop	{r7}
 800311a:	4770      	bx	lr

0800311c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800311c:	b480      	push	{r7}
 800311e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003120:	bf00      	nop
 8003122:	46bd      	mov	sp, r7
 8003124:	bc80      	pop	{r7}
 8003126:	4770      	bx	lr

08003128 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003128:	b480      	push	{r7}
 800312a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800312c:	bf00      	nop
 800312e:	46bd      	mov	sp, r7
 8003130:	bc80      	pop	{r7}
 8003132:	4770      	bx	lr

08003134 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003134:	b480      	push	{r7}
 8003136:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003138:	bf00      	nop
 800313a:	46bd      	mov	sp, r7
 800313c:	bc80      	pop	{r7}
 800313e:	4770      	bx	lr

08003140 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003140:	b480      	push	{r7}
 8003142:	af00      	add	r7, sp, #0
  /* USER CODE END DMA1_Channel1_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8003144:	bf00      	nop
 8003146:	46bd      	mov	sp, r7
 8003148:	bc80      	pop	{r7}
 800314a:	4770      	bx	lr

0800314c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	b082      	sub	sp, #8
 8003150:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
	//if ( (USART1->SR & USART_SR_RXNE) !=0 ) //Ждем по�?туплени�? данных от компьютера
	volatile uint8_t data;
	if (LL_USART_IsActiveFlag_RXNE(USART1))
 8003152:	4889      	ldr	r0, [pc, #548]	; (8003378 <USART1_IRQHandler+0x22c>)
 8003154:	f7ff ffbb 	bl	80030ce <LL_USART_IsActiveFlag_RXNE>
 8003158:	4603      	mov	r3, r0
 800315a:	2b00      	cmp	r3, #0
 800315c:	f000 80cb 	beq.w	80032f6 <USART1_IRQHandler+0x1aa>
	{
	  data = (uint8_t) (USART1->DR & 0xFF);
 8003160:	4b85      	ldr	r3, [pc, #532]	; (8003378 <USART1_IRQHandler+0x22c>)
 8003162:	685b      	ldr	r3, [r3, #4]
 8003164:	b2db      	uxtb	r3, r3
 8003166:	71fb      	strb	r3, [r7, #7]
	  //
	  if ( (ParsingData.IsPassedPackageLengthFlag == 1)  )
 8003168:	4b84      	ldr	r3, [pc, #528]	; (800337c <USART1_IRQHandler+0x230>)
 800316a:	785b      	ldrb	r3, [r3, #1]
 800316c:	b2db      	uxtb	r3, r3
 800316e:	2b01      	cmp	r3, #1
 8003170:	d149      	bne.n	8003206 <USART1_IRQHandler+0xba>
	  {
		  //logDebug("PD");
		  //logDebugD("i=",ParsingData.i,0);
		  //logDebugD("Le=",ParsingData.Length,0)
		  //logDebugD("Data=",data,0);
		  if (ParsingData.i < ParsingData.Length-2)
 8003172:	4b82      	ldr	r3, [pc, #520]	; (800337c <USART1_IRQHandler+0x230>)
 8003174:	88db      	ldrh	r3, [r3, #6]
 8003176:	b29b      	uxth	r3, r3
 8003178:	461a      	mov	r2, r3
 800317a:	4b80      	ldr	r3, [pc, #512]	; (800337c <USART1_IRQHandler+0x230>)
 800317c:	889b      	ldrh	r3, [r3, #4]
 800317e:	b29b      	uxth	r3, r3
 8003180:	3b02      	subs	r3, #2
 8003182:	429a      	cmp	r2, r3
 8003184:	da33      	bge.n	80031ee <USART1_IRQHandler+0xa2>
		  {
			  ParsingData.i++;
 8003186:	4b7d      	ldr	r3, [pc, #500]	; (800337c <USART1_IRQHandler+0x230>)
 8003188:	88db      	ldrh	r3, [r3, #6]
 800318a:	b29b      	uxth	r3, r3
 800318c:	3301      	adds	r3, #1
 800318e:	b29a      	uxth	r2, r3
 8003190:	4b7a      	ldr	r3, [pc, #488]	; (800337c <USART1_IRQHandler+0x230>)
 8003192:	80da      	strh	r2, [r3, #6]
			  bufferUart1.rx_buffer[bufferUart1.rx_wr_index++] = data; //�?читываем данные в буфер, инкрементиру�? хво�?т буфера
 8003194:	4b7a      	ldr	r3, [pc, #488]	; (8003380 <USART1_IRQHandler+0x234>)
 8003196:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 800319a:	b29b      	uxth	r3, r3
 800319c:	1c5a      	adds	r2, r3, #1
 800319e:	b291      	uxth	r1, r2
 80031a0:	4a77      	ldr	r2, [pc, #476]	; (8003380 <USART1_IRQHandler+0x234>)
 80031a2:	f8a2 1064 	strh.w	r1, [r2, #100]	; 0x64
 80031a6:	461a      	mov	r2, r3
 80031a8:	79fb      	ldrb	r3, [r7, #7]
 80031aa:	b2d9      	uxtb	r1, r3
 80031ac:	4b74      	ldr	r3, [pc, #464]	; (8003380 <USART1_IRQHandler+0x234>)
 80031ae:	5499      	strb	r1, [r3, r2]

			  if (bufferUart1.rx_wr_index == RX_BUFFER_SIZE) bufferUart1.rx_wr_index=0; //идем по кругу
 80031b0:	4b73      	ldr	r3, [pc, #460]	; (8003380 <USART1_IRQHandler+0x234>)
 80031b2:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 80031b6:	b29b      	uxth	r3, r3
 80031b8:	2b64      	cmp	r3, #100	; 0x64
 80031ba:	d103      	bne.n	80031c4 <USART1_IRQHandler+0x78>
 80031bc:	4b70      	ldr	r3, [pc, #448]	; (8003380 <USART1_IRQHandler+0x234>)
 80031be:	2200      	movs	r2, #0
 80031c0:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
			  if (++bufferUart1.rx_counter == RX_BUFFER_SIZE) //переполнение буфера
 80031c4:	4b6e      	ldr	r3, [pc, #440]	; (8003380 <USART1_IRQHandler+0x234>)
 80031c6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80031ca:	b29b      	uxth	r3, r3
 80031cc:	3301      	adds	r3, #1
 80031ce:	b29b      	uxth	r3, r3
 80031d0:	4a6b      	ldr	r2, [pc, #428]	; (8003380 <USART1_IRQHandler+0x234>)
 80031d2:	4619      	mov	r1, r3
 80031d4:	f8a2 1068 	strh.w	r1, [r2, #104]	; 0x68
 80031d8:	2b64      	cmp	r3, #100	; 0x64
 80031da:	d114      	bne.n	8003206 <USART1_IRQHandler+0xba>
			  {
				  bufferUart1.rx_counter=0; //начинаем �?начала (удал�?ем в�?е данные)
 80031dc:	4b68      	ldr	r3, [pc, #416]	; (8003380 <USART1_IRQHandler+0x234>)
 80031de:	2200      	movs	r2, #0
 80031e0:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
				  bufferUart1.rx_buffer_overflow=1;  //�?ообщаем о переполнении
 80031e4:	4b66      	ldr	r3, [pc, #408]	; (8003380 <USART1_IRQHandler+0x234>)
 80031e6:	2201      	movs	r2, #1
 80031e8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 80031ec:	e00b      	b.n	8003206 <USART1_IRQHandler+0xba>
			  }
		  }
		  else
		  {
			  //logDebug("else");
			  ParsingData.i = 0;
 80031ee:	4b63      	ldr	r3, [pc, #396]	; (800337c <USART1_IRQHandler+0x230>)
 80031f0:	2200      	movs	r2, #0
 80031f2:	80da      	strh	r2, [r3, #6]
			  ParsingData.IsPassedPackageLengthFlag = 0;
 80031f4:	4b61      	ldr	r3, [pc, #388]	; (800337c <USART1_IRQHandler+0x230>)
 80031f6:	2200      	movs	r2, #0
 80031f8:	705a      	strb	r2, [r3, #1]
			  ParsingData.IsPassedPackageBeginFlag = 0;
 80031fa:	4b60      	ldr	r3, [pc, #384]	; (800337c <USART1_IRQHandler+0x230>)
 80031fc:	2200      	movs	r2, #0
 80031fe:	701a      	strb	r2, [r3, #0]
			  ParsingData.IsDataReadyReadFromBuffer = 1;
 8003200:	4b5e      	ldr	r3, [pc, #376]	; (800337c <USART1_IRQHandler+0x230>)
 8003202:	2201      	movs	r2, #1
 8003204:	709a      	strb	r2, [r3, #2]
		  }
	  }
	  //
	  if ( (ParsingData.IsPassedPackageBeginFlag == 1) && (ParsingData.IsPassedPackageLengthFlag == 0) )
 8003206:	4b5d      	ldr	r3, [pc, #372]	; (800337c <USART1_IRQHandler+0x230>)
 8003208:	781b      	ldrb	r3, [r3, #0]
 800320a:	b2db      	uxtb	r3, r3
 800320c:	2b01      	cmp	r3, #1
 800320e:	d13a      	bne.n	8003286 <USART1_IRQHandler+0x13a>
 8003210:	4b5a      	ldr	r3, [pc, #360]	; (800337c <USART1_IRQHandler+0x230>)
 8003212:	785b      	ldrb	r3, [r3, #1]
 8003214:	b2db      	uxtb	r3, r3
 8003216:	2b00      	cmp	r3, #0
 8003218:	d135      	bne.n	8003286 <USART1_IRQHandler+0x13a>
	  {
		  //logDebug("Length");
		  ParsingData.IsPassedPackageLengthFlag = 1;
 800321a:	4b58      	ldr	r3, [pc, #352]	; (800337c <USART1_IRQHandler+0x230>)
 800321c:	2201      	movs	r2, #1
 800321e:	705a      	strb	r2, [r3, #1]
		  bufferUart1.rx_buffer[bufferUart1.rx_wr_index++] = data; //�?читываем данные в буфер, инкрементиру�? хво�?т буфера
 8003220:	4b57      	ldr	r3, [pc, #348]	; (8003380 <USART1_IRQHandler+0x234>)
 8003222:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 8003226:	b29b      	uxth	r3, r3
 8003228:	1c5a      	adds	r2, r3, #1
 800322a:	b291      	uxth	r1, r2
 800322c:	4a54      	ldr	r2, [pc, #336]	; (8003380 <USART1_IRQHandler+0x234>)
 800322e:	f8a2 1064 	strh.w	r1, [r2, #100]	; 0x64
 8003232:	461a      	mov	r2, r3
 8003234:	79fb      	ldrb	r3, [r7, #7]
 8003236:	b2d9      	uxtb	r1, r3
 8003238:	4b51      	ldr	r3, [pc, #324]	; (8003380 <USART1_IRQHandler+0x234>)
 800323a:	5499      	strb	r1, [r3, r2]
		  ParsingData.Length = data+1+1;
 800323c:	79fb      	ldrb	r3, [r7, #7]
 800323e:	b2db      	uxtb	r3, r3
 8003240:	b29b      	uxth	r3, r3
 8003242:	3302      	adds	r3, #2
 8003244:	b29a      	uxth	r2, r3
 8003246:	4b4d      	ldr	r3, [pc, #308]	; (800337c <USART1_IRQHandler+0x230>)
 8003248:	809a      	strh	r2, [r3, #4]

		  if (bufferUart1.rx_wr_index == RX_BUFFER_SIZE) bufferUart1.rx_wr_index=0; //идем по кругу
 800324a:	4b4d      	ldr	r3, [pc, #308]	; (8003380 <USART1_IRQHandler+0x234>)
 800324c:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 8003250:	b29b      	uxth	r3, r3
 8003252:	2b64      	cmp	r3, #100	; 0x64
 8003254:	d103      	bne.n	800325e <USART1_IRQHandler+0x112>
 8003256:	4b4a      	ldr	r3, [pc, #296]	; (8003380 <USART1_IRQHandler+0x234>)
 8003258:	2200      	movs	r2, #0
 800325a:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
		  if (++bufferUart1.rx_counter == RX_BUFFER_SIZE) //переполнение буфера
 800325e:	4b48      	ldr	r3, [pc, #288]	; (8003380 <USART1_IRQHandler+0x234>)
 8003260:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8003264:	b29b      	uxth	r3, r3
 8003266:	3301      	adds	r3, #1
 8003268:	b29b      	uxth	r3, r3
 800326a:	4a45      	ldr	r2, [pc, #276]	; (8003380 <USART1_IRQHandler+0x234>)
 800326c:	4619      	mov	r1, r3
 800326e:	f8a2 1068 	strh.w	r1, [r2, #104]	; 0x68
 8003272:	2b64      	cmp	r3, #100	; 0x64
 8003274:	d107      	bne.n	8003286 <USART1_IRQHandler+0x13a>
		  {
			  bufferUart1.rx_counter=0; //начинаем �?начала (удал�?ем в�?е данные)
 8003276:	4b42      	ldr	r3, [pc, #264]	; (8003380 <USART1_IRQHandler+0x234>)
 8003278:	2200      	movs	r2, #0
 800327a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
			  bufferUart1.rx_buffer_overflow=1;  //�?ообщаем о переполнении
 800327e:	4b40      	ldr	r3, [pc, #256]	; (8003380 <USART1_IRQHandler+0x234>)
 8003280:	2201      	movs	r2, #1
 8003282:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
		  }
	  }
	  //
	  if ( (data == PACKAGE_BEGIN) && (ParsingData.IsPassedPackageBeginFlag == 0) )
 8003286:	79fb      	ldrb	r3, [r7, #7]
 8003288:	b2db      	uxtb	r3, r3
 800328a:	2bfe      	cmp	r3, #254	; 0xfe
 800328c:	d133      	bne.n	80032f6 <USART1_IRQHandler+0x1aa>
 800328e:	4b3b      	ldr	r3, [pc, #236]	; (800337c <USART1_IRQHandler+0x230>)
 8003290:	781b      	ldrb	r3, [r3, #0]
 8003292:	b2db      	uxtb	r3, r3
 8003294:	2b00      	cmp	r3, #0
 8003296:	d12e      	bne.n	80032f6 <USART1_IRQHandler+0x1aa>
	  {
		  //logDebug("PB");
		  ParsingData.IsPassedPackageBeginFlag = 1;
 8003298:	4b38      	ldr	r3, [pc, #224]	; (800337c <USART1_IRQHandler+0x230>)
 800329a:	2201      	movs	r2, #1
 800329c:	701a      	strb	r2, [r3, #0]
		  bufferUart1.rx_buffer[bufferUart1.rx_wr_index++] = data; //�?читываем данные в буфер, инкрементиру�? хво�?т буфера
 800329e:	4b38      	ldr	r3, [pc, #224]	; (8003380 <USART1_IRQHandler+0x234>)
 80032a0:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 80032a4:	b29b      	uxth	r3, r3
 80032a6:	1c5a      	adds	r2, r3, #1
 80032a8:	b291      	uxth	r1, r2
 80032aa:	4a35      	ldr	r2, [pc, #212]	; (8003380 <USART1_IRQHandler+0x234>)
 80032ac:	f8a2 1064 	strh.w	r1, [r2, #100]	; 0x64
 80032b0:	461a      	mov	r2, r3
 80032b2:	79fb      	ldrb	r3, [r7, #7]
 80032b4:	b2d9      	uxtb	r1, r3
 80032b6:	4b32      	ldr	r3, [pc, #200]	; (8003380 <USART1_IRQHandler+0x234>)
 80032b8:	5499      	strb	r1, [r3, r2]

		  if (bufferUart1.rx_wr_index == RX_BUFFER_SIZE) bufferUart1.rx_wr_index=0; //идем по кругу
 80032ba:	4b31      	ldr	r3, [pc, #196]	; (8003380 <USART1_IRQHandler+0x234>)
 80032bc:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 80032c0:	b29b      	uxth	r3, r3
 80032c2:	2b64      	cmp	r3, #100	; 0x64
 80032c4:	d103      	bne.n	80032ce <USART1_IRQHandler+0x182>
 80032c6:	4b2e      	ldr	r3, [pc, #184]	; (8003380 <USART1_IRQHandler+0x234>)
 80032c8:	2200      	movs	r2, #0
 80032ca:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
		  if (++bufferUart1.rx_counter == RX_BUFFER_SIZE) //переполнение буфера
 80032ce:	4b2c      	ldr	r3, [pc, #176]	; (8003380 <USART1_IRQHandler+0x234>)
 80032d0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80032d4:	b29b      	uxth	r3, r3
 80032d6:	3301      	adds	r3, #1
 80032d8:	b29b      	uxth	r3, r3
 80032da:	4a29      	ldr	r2, [pc, #164]	; (8003380 <USART1_IRQHandler+0x234>)
 80032dc:	4619      	mov	r1, r3
 80032de:	f8a2 1068 	strh.w	r1, [r2, #104]	; 0x68
 80032e2:	2b64      	cmp	r3, #100	; 0x64
 80032e4:	d107      	bne.n	80032f6 <USART1_IRQHandler+0x1aa>
		  {
			  bufferUart1.rx_counter=0; //начинаем �?начала (удал�?ем в�?е данные)
 80032e6:	4b26      	ldr	r3, [pc, #152]	; (8003380 <USART1_IRQHandler+0x234>)
 80032e8:	2200      	movs	r2, #0
 80032ea:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
			  bufferUart1.rx_buffer_overflow=1;  //�?ообщаем о переполнении
 80032ee:	4b24      	ldr	r3, [pc, #144]	; (8003380 <USART1_IRQHandler+0x234>)
 80032f0:	2201      	movs	r2, #1
 80032f2:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
		  }
	  }

	}

	if ( (USART1->SR & USART_SR_TXE) != 0 ) //if(LL_USART_IsActiveFlag_TXE(USART1)) //прерывание по передачи
 80032f6:	4b20      	ldr	r3, [pc, #128]	; (8003378 <USART1_IRQHandler+0x22c>)
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d036      	beq.n	8003370 <USART1_IRQHandler+0x224>
	{
		vard2++;
 8003302:	4b20      	ldr	r3, [pc, #128]	; (8003384 <USART1_IRQHandler+0x238>)
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	3301      	adds	r3, #1
 8003308:	4a1e      	ldr	r2, [pc, #120]	; (8003384 <USART1_IRQHandler+0x238>)
 800330a:	6013      	str	r3, [r2, #0]
		if (bufferUart1.tx_counter > 0) //е�?ли е�?ть что передать
 800330c:	4b1c      	ldr	r3, [pc, #112]	; (8003380 <USART1_IRQHandler+0x234>)
 800330e:	f8b3 3458 	ldrh.w	r3, [r3, #1112]	; 0x458
 8003312:	b29b      	uxth	r3, r3
 8003314:	2b00      	cmp	r3, #0
 8003316:	d025      	beq.n	8003364 <USART1_IRQHandler+0x218>
	    {
	      --bufferUart1.tx_counter; // уменьшаем количе�?тво не переданных данных
 8003318:	4b19      	ldr	r3, [pc, #100]	; (8003380 <USART1_IRQHandler+0x234>)
 800331a:	f8b3 3458 	ldrh.w	r3, [r3, #1112]	; 0x458
 800331e:	b29b      	uxth	r3, r3
 8003320:	3b01      	subs	r3, #1
 8003322:	b29a      	uxth	r2, r3
 8003324:	4b16      	ldr	r3, [pc, #88]	; (8003380 <USART1_IRQHandler+0x234>)
 8003326:	f8a3 2458 	strh.w	r2, [r3, #1112]	; 0x458
	      //LL_USART_TransmitData8(USART1,tx_buffer[tx_rd_index++]);
	      USART1->DR = bufferUart1.tx_buffer[bufferUart1.tx_rd_index++]; //передаем данные инкрементиру�? хво�?т буфера
 800332a:	4b15      	ldr	r3, [pc, #84]	; (8003380 <USART1_IRQHandler+0x234>)
 800332c:	f8b3 3456 	ldrh.w	r3, [r3, #1110]	; 0x456
 8003330:	b29b      	uxth	r3, r3
 8003332:	1c5a      	adds	r2, r3, #1
 8003334:	b291      	uxth	r1, r2
 8003336:	4a12      	ldr	r2, [pc, #72]	; (8003380 <USART1_IRQHandler+0x234>)
 8003338:	f8a2 1456 	strh.w	r1, [r2, #1110]	; 0x456
 800333c:	461a      	mov	r2, r3
 800333e:	4b10      	ldr	r3, [pc, #64]	; (8003380 <USART1_IRQHandler+0x234>)
 8003340:	4413      	add	r3, r2
 8003342:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 8003346:	b2da      	uxtb	r2, r3
 8003348:	4b0b      	ldr	r3, [pc, #44]	; (8003378 <USART1_IRQHandler+0x22c>)
 800334a:	605a      	str	r2, [r3, #4]
	      if (bufferUart1.tx_rd_index == TX_BUFFER_SIZE) bufferUart1.tx_rd_index=0; //идем по кругу
 800334c:	4b0c      	ldr	r3, [pc, #48]	; (8003380 <USART1_IRQHandler+0x234>)
 800334e:	f8b3 3456 	ldrh.w	r3, [r3, #1110]	; 0x456
 8003352:	b29b      	uxth	r3, r3
 8003354:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003358:	d10a      	bne.n	8003370 <USART1_IRQHandler+0x224>
 800335a:	4b09      	ldr	r3, [pc, #36]	; (8003380 <USART1_IRQHandler+0x234>)
 800335c:	2200      	movs	r2, #0
 800335e:	f8a3 2456 	strh.w	r2, [r3, #1110]	; 0x456
	}
  /* USER CODE END USART1_IRQn 0 */
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003362:	e005      	b.n	8003370 <USART1_IRQHandler+0x224>
	    	USART1->CR1 &= ~USART_CR1_TXEIE;  // Interrupt Disable
 8003364:	4b04      	ldr	r3, [pc, #16]	; (8003378 <USART1_IRQHandler+0x22c>)
 8003366:	68db      	ldr	r3, [r3, #12]
 8003368:	4a03      	ldr	r2, [pc, #12]	; (8003378 <USART1_IRQHandler+0x22c>)
 800336a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800336e:	60d3      	str	r3, [r2, #12]
}
 8003370:	bf00      	nop
 8003372:	3708      	adds	r7, #8
 8003374:	46bd      	mov	sp, r7
 8003376:	bd80      	pop	{r7, pc}
 8003378:	40013800 	.word	0x40013800
 800337c:	20000b1c 	.word	0x20000b1c
 8003380:	20000264 	.word	0x20000264
 8003384:	20000260 	.word	0x20000260

08003388 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8003388:	b480      	push	{r7}
 800338a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */
	if ( (USART3->SR & USART_SR_TXE) != 0 ) //if(LL_USART_IsActiveFlag_TXE(USART2)) //прерывание по передачи
 800338c:	4b1d      	ldr	r3, [pc, #116]	; (8003404 <USART3_IRQHandler+0x7c>)
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003394:	2b00      	cmp	r3, #0
 8003396:	d031      	beq.n	80033fc <USART3_IRQHandler+0x74>
	{
		if (bufferUart2.tx_counter > 0) //е�?ли е�?ть что передать
 8003398:	4b1b      	ldr	r3, [pc, #108]	; (8003408 <USART3_IRQHandler+0x80>)
 800339a:	f8b3 3458 	ldrh.w	r3, [r3, #1112]	; 0x458
 800339e:	b29b      	uxth	r3, r3
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d025      	beq.n	80033f0 <USART3_IRQHandler+0x68>
	    {
	      --bufferUart2.tx_counter; // уменьшаем количе�?тво не переданных данных
 80033a4:	4b18      	ldr	r3, [pc, #96]	; (8003408 <USART3_IRQHandler+0x80>)
 80033a6:	f8b3 3458 	ldrh.w	r3, [r3, #1112]	; 0x458
 80033aa:	b29b      	uxth	r3, r3
 80033ac:	3b01      	subs	r3, #1
 80033ae:	b29a      	uxth	r2, r3
 80033b0:	4b15      	ldr	r3, [pc, #84]	; (8003408 <USART3_IRQHandler+0x80>)
 80033b2:	f8a3 2458 	strh.w	r2, [r3, #1112]	; 0x458
	      //LL_USART_TransmitData8(USART3,tx_buffer[tx_rd_index++]);
	      USART3->DR = bufferUart2.tx_buffer[bufferUart2.tx_rd_index++]; //передаем данные инкрементиру�? хво�?т буфера
 80033b6:	4b14      	ldr	r3, [pc, #80]	; (8003408 <USART3_IRQHandler+0x80>)
 80033b8:	f8b3 3456 	ldrh.w	r3, [r3, #1110]	; 0x456
 80033bc:	b29b      	uxth	r3, r3
 80033be:	1c5a      	adds	r2, r3, #1
 80033c0:	b291      	uxth	r1, r2
 80033c2:	4a11      	ldr	r2, [pc, #68]	; (8003408 <USART3_IRQHandler+0x80>)
 80033c4:	f8a2 1456 	strh.w	r1, [r2, #1110]	; 0x456
 80033c8:	461a      	mov	r2, r3
 80033ca:	4b0f      	ldr	r3, [pc, #60]	; (8003408 <USART3_IRQHandler+0x80>)
 80033cc:	4413      	add	r3, r2
 80033ce:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 80033d2:	b2da      	uxtb	r2, r3
 80033d4:	4b0b      	ldr	r3, [pc, #44]	; (8003404 <USART3_IRQHandler+0x7c>)
 80033d6:	605a      	str	r2, [r3, #4]
	      if (bufferUart2.tx_rd_index == TX_BUFFER_SIZE) bufferUart2.tx_rd_index=0; //идем по кругу
 80033d8:	4b0b      	ldr	r3, [pc, #44]	; (8003408 <USART3_IRQHandler+0x80>)
 80033da:	f8b3 3456 	ldrh.w	r3, [r3, #1110]	; 0x456
 80033de:	b29b      	uxth	r3, r3
 80033e0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80033e4:	d10a      	bne.n	80033fc <USART3_IRQHandler+0x74>
 80033e6:	4b08      	ldr	r3, [pc, #32]	; (8003408 <USART3_IRQHandler+0x80>)
 80033e8:	2200      	movs	r2, #0
 80033ea:	f8a3 2456 	strh.w	r2, [r3, #1110]	; 0x456
	}
  /* USER CODE END USART3_IRQn 0 */
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80033ee:	e005      	b.n	80033fc <USART3_IRQHandler+0x74>
	    	USART3->CR1 &= ~USART_CR1_TXEIE;  // Interrupt Disable
 80033f0:	4b04      	ldr	r3, [pc, #16]	; (8003404 <USART3_IRQHandler+0x7c>)
 80033f2:	68db      	ldr	r3, [r3, #12]
 80033f4:	4a03      	ldr	r2, [pc, #12]	; (8003404 <USART3_IRQHandler+0x7c>)
 80033f6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80033fa:	60d3      	str	r3, [r2, #12]
}
 80033fc:	bf00      	nop
 80033fe:	46bd      	mov	sp, r7
 8003400:	bc80      	pop	{r7}
 8003402:	4770      	bx	lr
 8003404:	40004800 	.word	0x40004800
 8003408:	200006c0 	.word	0x200006c0

0800340c <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 800340c:	b580      	push	{r7, lr}
 800340e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */
	  if(LL_TIM_IsActiveFlag_UPDATE(TIM7))
 8003410:	4806      	ldr	r0, [pc, #24]	; (800342c <TIM7_IRQHandler+0x20>)
 8003412:	f7ff fe4a 	bl	80030aa <LL_TIM_IsActiveFlag_UPDATE>
 8003416:	4603      	mov	r3, r0
 8003418:	2b00      	cmp	r3, #0
 800341a:	d004      	beq.n	8003426 <TIM7_IRQHandler+0x1a>
	  {
		LL_TIM_ClearFlag_UPDATE(TIM7);
 800341c:	4803      	ldr	r0, [pc, #12]	; (800342c <TIM7_IRQHandler+0x20>)
 800341e:	f7ff fe37 	bl	8003090 <LL_TIM_ClearFlag_UPDATE>
		TIM7_Callback();
 8003422:	f7fe ffc3 	bl	80023ac <TIM7_Callback>
	  }
  /* USER CODE END TIM7_IRQn 0 */
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8003426:	bf00      	nop
 8003428:	bd80      	pop	{r7, pc}
 800342a:	bf00      	nop
 800342c:	40001400 	.word	0x40001400

08003430 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003430:	b480      	push	{r7}
 8003432:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003434:	bf00      	nop
 8003436:	46bd      	mov	sp, r7
 8003438:	bc80      	pop	{r7}
 800343a:	4770      	bx	lr

0800343c <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 800343c:	b480      	push	{r7}
 800343e:	b085      	sub	sp, #20
 8003440:	af00      	add	r7, sp, #0
  uint32_t tmp = 0U, pllmull = 0U, pllsource = 0U;
 8003442:	2300      	movs	r3, #0
 8003444:	60fb      	str	r3, [r7, #12]
 8003446:	2300      	movs	r3, #0
 8003448:	60bb      	str	r3, [r7, #8]
 800344a:	2300      	movs	r3, #0
 800344c:	607b      	str	r3, [r7, #4]
#if defined(STM32F105xC) || defined(STM32F107xC)
  uint32_t prediv1source = 0U, prediv1factor = 0U, prediv2factor = 0U, pll2mull = 0U;
#endif /* STM32F105xC */

#if defined(STM32F100xB) || defined(STM32F100xE)
  uint32_t prediv1factor = 0U;
 800344e:	2300      	movs	r3, #0
 8003450:	603b      	str	r3, [r7, #0]
#endif /* STM32F100xB or STM32F100xE */
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8003452:	4b2d      	ldr	r3, [pc, #180]	; (8003508 <SystemCoreClockUpdate+0xcc>)
 8003454:	685b      	ldr	r3, [r3, #4]
 8003456:	f003 030c 	and.w	r3, r3, #12
 800345a:	60fb      	str	r3, [r7, #12]
  
  switch (tmp)
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	2b08      	cmp	r3, #8
 8003460:	d011      	beq.n	8003486 <SystemCoreClockUpdate+0x4a>
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	2b08      	cmp	r3, #8
 8003466:	d836      	bhi.n	80034d6 <SystemCoreClockUpdate+0x9a>
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	2b00      	cmp	r3, #0
 800346c:	d003      	beq.n	8003476 <SystemCoreClockUpdate+0x3a>
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	2b04      	cmp	r3, #4
 8003472:	d004      	beq.n	800347e <SystemCoreClockUpdate+0x42>
 8003474:	e02f      	b.n	80034d6 <SystemCoreClockUpdate+0x9a>
  {
    case 0x00U:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 8003476:	4b25      	ldr	r3, [pc, #148]	; (800350c <SystemCoreClockUpdate+0xd0>)
 8003478:	4a25      	ldr	r2, [pc, #148]	; (8003510 <SystemCoreClockUpdate+0xd4>)
 800347a:	601a      	str	r2, [r3, #0]
      break;
 800347c:	e02f      	b.n	80034de <SystemCoreClockUpdate+0xa2>
    case 0x04U:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 800347e:	4b23      	ldr	r3, [pc, #140]	; (800350c <SystemCoreClockUpdate+0xd0>)
 8003480:	4a23      	ldr	r2, [pc, #140]	; (8003510 <SystemCoreClockUpdate+0xd4>)
 8003482:	601a      	str	r2, [r3, #0]
      break;
 8003484:	e02b      	b.n	80034de <SystemCoreClockUpdate+0xa2>
    case 0x08U:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 8003486:	4b20      	ldr	r3, [pc, #128]	; (8003508 <SystemCoreClockUpdate+0xcc>)
 8003488:	685b      	ldr	r3, [r3, #4]
 800348a:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 800348e:	60bb      	str	r3, [r7, #8]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8003490:	4b1d      	ldr	r3, [pc, #116]	; (8003508 <SystemCoreClockUpdate+0xcc>)
 8003492:	685b      	ldr	r3, [r3, #4]
 8003494:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003498:	607b      	str	r3, [r7, #4]
      
#if !defined(STM32F105xC) && !defined(STM32F107xC)      
      pllmull = ( pllmull >> 18U) + 2U;
 800349a:	68bb      	ldr	r3, [r7, #8]
 800349c:	0c9b      	lsrs	r3, r3, #18
 800349e:	3302      	adds	r3, #2
 80034a0:	60bb      	str	r3, [r7, #8]
      
      if (pllsource == 0x00U)
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d106      	bne.n	80034b6 <SystemCoreClockUpdate+0x7a>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        SystemCoreClock = (HSI_VALUE >> 1U) * pllmull;
 80034a8:	68bb      	ldr	r3, [r7, #8]
 80034aa:	4a1a      	ldr	r2, [pc, #104]	; (8003514 <SystemCoreClockUpdate+0xd8>)
 80034ac:	fb02 f303 	mul.w	r3, r2, r3
 80034b0:	4a16      	ldr	r2, [pc, #88]	; (800350c <SystemCoreClockUpdate+0xd0>)
 80034b2:	6013      	str	r3, [r2, #0]
          pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8U) + 2U; 
          SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F105xC */ 
      break;
 80034b4:	e013      	b.n	80034de <SystemCoreClockUpdate+0xa2>
       prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1U;
 80034b6:	4b14      	ldr	r3, [pc, #80]	; (8003508 <SystemCoreClockUpdate+0xcc>)
 80034b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034ba:	f003 030f 	and.w	r3, r3, #15
 80034be:	3301      	adds	r3, #1
 80034c0:	603b      	str	r3, [r7, #0]
       SystemCoreClock = (HSE_VALUE / prediv1factor) * pllmull; 
 80034c2:	4a13      	ldr	r2, [pc, #76]	; (8003510 <SystemCoreClockUpdate+0xd4>)
 80034c4:	683b      	ldr	r3, [r7, #0]
 80034c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80034ca:	68ba      	ldr	r2, [r7, #8]
 80034cc:	fb02 f303 	mul.w	r3, r2, r3
 80034d0:	4a0e      	ldr	r2, [pc, #56]	; (800350c <SystemCoreClockUpdate+0xd0>)
 80034d2:	6013      	str	r3, [r2, #0]
      break;
 80034d4:	e003      	b.n	80034de <SystemCoreClockUpdate+0xa2>

    default:
      SystemCoreClock = HSI_VALUE;
 80034d6:	4b0d      	ldr	r3, [pc, #52]	; (800350c <SystemCoreClockUpdate+0xd0>)
 80034d8:	4a0d      	ldr	r2, [pc, #52]	; (8003510 <SystemCoreClockUpdate+0xd4>)
 80034da:	601a      	str	r2, [r3, #0]
      break;
 80034dc:	bf00      	nop
  }
  
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U)];
 80034de:	4b0a      	ldr	r3, [pc, #40]	; (8003508 <SystemCoreClockUpdate+0xcc>)
 80034e0:	685b      	ldr	r3, [r3, #4]
 80034e2:	091b      	lsrs	r3, r3, #4
 80034e4:	f003 030f 	and.w	r3, r3, #15
 80034e8:	4a0b      	ldr	r2, [pc, #44]	; (8003518 <SystemCoreClockUpdate+0xdc>)
 80034ea:	5cd3      	ldrb	r3, [r2, r3]
 80034ec:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
 80034ee:	4b07      	ldr	r3, [pc, #28]	; (800350c <SystemCoreClockUpdate+0xd0>)
 80034f0:	681a      	ldr	r2, [r3, #0]
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	fa22 f303 	lsr.w	r3, r2, r3
 80034f8:	4a04      	ldr	r2, [pc, #16]	; (800350c <SystemCoreClockUpdate+0xd0>)
 80034fa:	6013      	str	r3, [r2, #0]
}
 80034fc:	bf00      	nop
 80034fe:	3714      	adds	r7, #20
 8003500:	46bd      	mov	sp, r7
 8003502:	bc80      	pop	{r7}
 8003504:	4770      	bx	lr
 8003506:	bf00      	nop
 8003508:	40021000 	.word	0x40021000
 800350c:	20000240 	.word	0x20000240
 8003510:	007a1200 	.word	0x007a1200
 8003514:	003d0900 	.word	0x003d0900
 8003518:	080050c8 	.word	0x080050c8

0800351c <LL_USART_IsActiveFlag_TXE>:
{
 800351c:	b480      	push	{r7}
 800351e:	b083      	sub	sp, #12
 8003520:	af00      	add	r7, sp, #0
 8003522:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800352c:	2b80      	cmp	r3, #128	; 0x80
 800352e:	bf0c      	ite	eq
 8003530:	2301      	moveq	r3, #1
 8003532:	2300      	movne	r3, #0
 8003534:	b2db      	uxtb	r3, r3
}
 8003536:	4618      	mov	r0, r3
 8003538:	370c      	adds	r7, #12
 800353a:	46bd      	mov	sp, r7
 800353c:	bc80      	pop	{r7}
 800353e:	4770      	bx	lr

08003540 <LL_USART_EnableIT_TXE>:
{
 8003540:	b480      	push	{r7}
 8003542:	b083      	sub	sp, #12
 8003544:	af00      	add	r7, sp, #0
 8003546:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_TXEIE);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	68db      	ldr	r3, [r3, #12]
 800354c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	60da      	str	r2, [r3, #12]
}
 8003554:	bf00      	nop
 8003556:	370c      	adds	r7, #12
 8003558:	46bd      	mov	sp, r7
 800355a:	bc80      	pop	{r7}
 800355c:	4770      	bx	lr

0800355e <LL_USART_DisableIT_TXE>:
  * @rmtoll CR1          TXEIE         LL_USART_DisableIT_TXE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableIT_TXE(USART_TypeDef *USARTx)
{
 800355e:	b480      	push	{r7}
 8003560:	b083      	sub	sp, #12
 8003562:	af00      	add	r7, sp, #0
 8003564:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR1, USART_CR1_TXEIE);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	68db      	ldr	r3, [r3, #12]
 800356a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	60da      	str	r2, [r3, #12]
}
 8003572:	bf00      	nop
 8003574:	370c      	adds	r7, #12
 8003576:	46bd      	mov	sp, r7
 8003578:	bc80      	pop	{r7}
 800357a:	4770      	bx	lr

0800357c <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 800357c:	b480      	push	{r7}
 800357e:	b083      	sub	sp, #12
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
 8003584:	460b      	mov	r3, r1
 8003586:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 8003588:	78fa      	ldrb	r2, [r7, #3]
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	605a      	str	r2, [r3, #4]
}
 800358e:	bf00      	nop
 8003590:	370c      	adds	r7, #12
 8003592:	46bd      	mov	sp, r7
 8003594:	bc80      	pop	{r7}
 8003596:	4770      	bx	lr

08003598 <putCharInBufferUart1>:
#endif
}


void putCharInBufferUart1(uint8_t c) //вывод данных
{
 8003598:	b580      	push	{r7, lr}
 800359a:	b082      	sub	sp, #8
 800359c:	af00      	add	r7, sp, #0
 800359e:	4603      	mov	r3, r0
 80035a0:	71fb      	strb	r3, [r7, #7]
	//while (bufferUart1.tx_counter >= TX_BUFFER_SIZE); //если буфер переполнен, ждем
	LL_USART_DisableIT_TXE(USART1); //запрещаем прерывание, чтобы оно не мешало менять переменную
 80035a2:	481f      	ldr	r0, [pc, #124]	; (8003620 <putCharInBufferUart1+0x88>)
 80035a4:	f7ff ffdb 	bl	800355e <LL_USART_DisableIT_TXE>
	bufferUart1.tx_buffer[bufferUart1.tx_wr_index++]=c; //то кладем данные в буфер
 80035a8:	4b1e      	ldr	r3, [pc, #120]	; (8003624 <putCharInBufferUart1+0x8c>)
 80035aa:	f8b3 3454 	ldrh.w	r3, [r3, #1108]	; 0x454
 80035ae:	b29b      	uxth	r3, r3
 80035b0:	1c5a      	adds	r2, r3, #1
 80035b2:	b291      	uxth	r1, r2
 80035b4:	4a1b      	ldr	r2, [pc, #108]	; (8003624 <putCharInBufferUart1+0x8c>)
 80035b6:	f8a2 1454 	strh.w	r1, [r2, #1108]	; 0x454
 80035ba:	461a      	mov	r2, r3
 80035bc:	4b19      	ldr	r3, [pc, #100]	; (8003624 <putCharInBufferUart1+0x8c>)
 80035be:	4413      	add	r3, r2
 80035c0:	79fa      	ldrb	r2, [r7, #7]
 80035c2:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
	if (bufferUart1.tx_wr_index == TX_BUFFER_SIZE)
 80035c6:	4b17      	ldr	r3, [pc, #92]	; (8003624 <putCharInBufferUart1+0x8c>)
 80035c8:	f8b3 3454 	ldrh.w	r3, [r3, #1108]	; 0x454
 80035cc:	b29b      	uxth	r3, r3
 80035ce:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80035d2:	d103      	bne.n	80035dc <putCharInBufferUart1+0x44>
		bufferUart1.tx_wr_index=0; //идем по кругу
 80035d4:	4b13      	ldr	r3, [pc, #76]	; (8003624 <putCharInBufferUart1+0x8c>)
 80035d6:	2200      	movs	r2, #0
 80035d8:	f8a3 2454 	strh.w	r2, [r3, #1108]	; 0x454
	++bufferUart1.tx_counter; //увеличиваем счетчик количества данных в буфере
 80035dc:	4b11      	ldr	r3, [pc, #68]	; (8003624 <putCharInBufferUart1+0x8c>)
 80035de:	f8b3 3458 	ldrh.w	r3, [r3, #1112]	; 0x458
 80035e2:	b29b      	uxth	r3, r3
 80035e4:	3301      	adds	r3, #1
 80035e6:	b29a      	uxth	r2, r3
 80035e8:	4b0e      	ldr	r3, [pc, #56]	; (8003624 <putCharInBufferUart1+0x8c>)
 80035ea:	f8a3 2458 	strh.w	r2, [r3, #1112]	; 0x458
	#if DEBUG_LEVEL
		if (bufferUart1.tx_buffer_overflow < bufferUart1.tx_counter)
 80035ee:	4b0d      	ldr	r3, [pc, #52]	; (8003624 <putCharInBufferUart1+0x8c>)
 80035f0:	f8b3 345a 	ldrh.w	r3, [r3, #1114]	; 0x45a
 80035f4:	b29a      	uxth	r2, r3
 80035f6:	4b0b      	ldr	r3, [pc, #44]	; (8003624 <putCharInBufferUart1+0x8c>)
 80035f8:	f8b3 3458 	ldrh.w	r3, [r3, #1112]	; 0x458
 80035fc:	b29b      	uxth	r3, r3
 80035fe:	429a      	cmp	r2, r3
 8003600:	d206      	bcs.n	8003610 <putCharInBufferUart1+0x78>
			bufferUart1.tx_buffer_overflow = bufferUart1.tx_counter;
 8003602:	4b08      	ldr	r3, [pc, #32]	; (8003624 <putCharInBufferUart1+0x8c>)
 8003604:	f8b3 3458 	ldrh.w	r3, [r3, #1112]	; 0x458
 8003608:	b29a      	uxth	r2, r3
 800360a:	4b06      	ldr	r3, [pc, #24]	; (8003624 <putCharInBufferUart1+0x8c>)
 800360c:	f8a3 245a 	strh.w	r2, [r3, #1114]	; 0x45a
	#endif

	LL_USART_EnableIT_TXE(USART1); //разрешаем прерывание
 8003610:	4803      	ldr	r0, [pc, #12]	; (8003620 <putCharInBufferUart1+0x88>)
 8003612:	f7ff ff95 	bl	8003540 <LL_USART_EnableIT_TXE>

}
 8003616:	bf00      	nop
 8003618:	3708      	adds	r7, #8
 800361a:	46bd      	mov	sp, r7
 800361c:	bd80      	pop	{r7, pc}
 800361e:	bf00      	nop
 8003620:	40013800 	.word	0x40013800
 8003624:	20000264 	.word	0x20000264

08003628 <putDataInBufferUart1>:
  while (*s != 0)
	  putCharInBufferUart1(*s++);
}

void putDataInBufferUart1(volatile char *s, uint8_t lenght)
{
 8003628:	b580      	push	{r7, lr}
 800362a:	b084      	sub	sp, #16
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]
 8003630:	460b      	mov	r3, r1
 8003632:	70fb      	strb	r3, [r7, #3]
	uint8_t i;
    for (i = 0; i < lenght; i++ )
 8003634:	2300      	movs	r3, #0
 8003636:	73fb      	strb	r3, [r7, #15]
 8003638:	e00a      	b.n	8003650 <putDataInBufferUart1+0x28>
    {
	   putCharInBufferUart1(s[i]);
 800363a:	7bfb      	ldrb	r3, [r7, #15]
 800363c:	687a      	ldr	r2, [r7, #4]
 800363e:	4413      	add	r3, r2
 8003640:	781b      	ldrb	r3, [r3, #0]
 8003642:	b2db      	uxtb	r3, r3
 8003644:	4618      	mov	r0, r3
 8003646:	f7ff ffa7 	bl	8003598 <putCharInBufferUart1>
    for (i = 0; i < lenght; i++ )
 800364a:	7bfb      	ldrb	r3, [r7, #15]
 800364c:	3301      	adds	r3, #1
 800364e:	73fb      	strb	r3, [r7, #15]
 8003650:	7bfa      	ldrb	r2, [r7, #15]
 8003652:	78fb      	ldrb	r3, [r7, #3]
 8003654:	429a      	cmp	r2, r3
 8003656:	d3f0      	bcc.n	800363a <putDataInBufferUart1+0x12>
    }
    putCharInBufferUart1('\n');
 8003658:	200a      	movs	r0, #10
 800365a:	f7ff ff9d 	bl	8003598 <putCharInBufferUart1>
}
 800365e:	bf00      	nop
 8003660:	3710      	adds	r7, #16
 8003662:	46bd      	mov	sp, r7
 8003664:	bd80      	pop	{r7, pc}
	...

08003668 <getCharFromBufferUART1>:
  while (*s != 0)
	  putCharDirectToUart1(*s++);
}

uint8_t getCharFromBufferUART1(void) //прием данных
{
 8003668:	b480      	push	{r7}
 800366a:	b083      	sub	sp, #12
 800366c:	af00      	add	r7, sp, #0
	uint8_t data; //переменная для данных
	while (bufferUart1.rx_counter==0) return;  //если данных нет, ждем
 800366e:	bf00      	nop
 8003670:	4b1d      	ldr	r3, [pc, #116]	; (80036e8 <getCharFromBufferUART1+0x80>)
 8003672:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8003676:	b29b      	uxth	r3, r3
 8003678:	2b00      	cmp	r3, #0
 800367a:	d02d      	beq.n	80036d8 <getCharFromBufferUART1+0x70>
	data=bufferUart1.rx_buffer[bufferUart1.rx_rd_index++]; //берем данные из буфера
 800367c:	4b1a      	ldr	r3, [pc, #104]	; (80036e8 <getCharFromBufferUART1+0x80>)
 800367e:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8003682:	b29b      	uxth	r3, r3
 8003684:	1c5a      	adds	r2, r3, #1
 8003686:	b291      	uxth	r1, r2
 8003688:	4a17      	ldr	r2, [pc, #92]	; (80036e8 <getCharFromBufferUART1+0x80>)
 800368a:	f8a2 1066 	strh.w	r1, [r2, #102]	; 0x66
 800368e:	461a      	mov	r2, r3
 8003690:	4b15      	ldr	r3, [pc, #84]	; (80036e8 <getCharFromBufferUART1+0x80>)
 8003692:	5c9b      	ldrb	r3, [r3, r2]
 8003694:	71fb      	strb	r3, [r7, #7]
	if (bufferUart1.rx_rd_index == RX_BUFFER_SIZE) bufferUart1.rx_rd_index=0; //идем по кругу
 8003696:	4b14      	ldr	r3, [pc, #80]	; (80036e8 <getCharFromBufferUART1+0x80>)
 8003698:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 800369c:	b29b      	uxth	r3, r3
 800369e:	2b64      	cmp	r3, #100	; 0x64
 80036a0:	d103      	bne.n	80036aa <getCharFromBufferUART1+0x42>
 80036a2:	4b11      	ldr	r3, [pc, #68]	; (80036e8 <getCharFromBufferUART1+0x80>)
 80036a4:	2200      	movs	r2, #0
 80036a6:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
	USART1->CR1 &= ~USART_CR1_RXNEIE;  // Interrupt Disable
 80036aa:	4b10      	ldr	r3, [pc, #64]	; (80036ec <getCharFromBufferUART1+0x84>)
 80036ac:	68db      	ldr	r3, [r3, #12]
 80036ae:	4a0f      	ldr	r2, [pc, #60]	; (80036ec <getCharFromBufferUART1+0x84>)
 80036b0:	f023 0320 	bic.w	r3, r3, #32
 80036b4:	60d3      	str	r3, [r2, #12]
	--bufferUart1.rx_counter; //чтобы оно не помешало изменить переменную
 80036b6:	4b0c      	ldr	r3, [pc, #48]	; (80036e8 <getCharFromBufferUART1+0x80>)
 80036b8:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80036bc:	b29b      	uxth	r3, r3
 80036be:	3b01      	subs	r3, #1
 80036c0:	b29a      	uxth	r2, r3
 80036c2:	4b09      	ldr	r3, [pc, #36]	; (80036e8 <getCharFromBufferUART1+0x80>)
 80036c4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
	USART1->CR1 |= USART_CR1_RXNEIE;// Interrupt enable
 80036c8:	4b08      	ldr	r3, [pc, #32]	; (80036ec <getCharFromBufferUART1+0x84>)
 80036ca:	68db      	ldr	r3, [r3, #12]
 80036cc:	4a07      	ldr	r2, [pc, #28]	; (80036ec <getCharFromBufferUART1+0x84>)
 80036ce:	f043 0320 	orr.w	r3, r3, #32
 80036d2:	60d3      	str	r3, [r2, #12]
	return data;
 80036d4:	79fb      	ldrb	r3, [r7, #7]
 80036d6:	e001      	b.n	80036dc <getCharFromBufferUART1+0x74>
	while (bufferUart1.rx_counter==0) return;  //если данных нет, ждем
 80036d8:	bf00      	nop
 80036da:	bf00      	nop

}
 80036dc:	4618      	mov	r0, r3
 80036de:	370c      	adds	r7, #12
 80036e0:	46bd      	mov	sp, r7
 80036e2:	bc80      	pop	{r7}
 80036e4:	4770      	bx	lr
 80036e6:	bf00      	nop
 80036e8:	20000264 	.word	0x20000264
 80036ec:	40013800 	.word	0x40013800

080036f0 <printToBufferUART2>:

//UART3===========================================================


void printToBufferUART2(volatile char* str)//10us for one char 24Mgz
{
 80036f0:	b480      	push	{r7}
 80036f2:	b083      	sub	sp, #12
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	6078      	str	r0, [r7, #4]
	//while (bufferUart2.tx_counter >= TX_BUFFER_SIZE-30); //если буфер переполнен, ждем

	//LL_USART_DisableIT_TXE(USART2); //запрещаем прерывание, чтобы оно не мешало менять переменную
	USART3->CR1 &= ~USART_CR1_TXEIE;  // Interrupt Disable
 80036f8:	4b41      	ldr	r3, [pc, #260]	; (8003800 <printToBufferUART2+0x110>)
 80036fa:	68db      	ldr	r3, [r3, #12]
 80036fc:	4a40      	ldr	r2, [pc, #256]	; (8003800 <printToBufferUART2+0x110>)
 80036fe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003702:	60d3      	str	r3, [r2, #12]

	while (*str != 0)
 8003704:	e037      	b.n	8003776 <printToBufferUART2+0x86>
	{
		bufferUart2.tx_buffer[bufferUart2.tx_wr_index++]=*str++; //то кладем данные в буфер
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	1c5a      	adds	r2, r3, #1
 800370a:	607a      	str	r2, [r7, #4]
 800370c:	4a3d      	ldr	r2, [pc, #244]	; (8003804 <printToBufferUART2+0x114>)
 800370e:	f8b2 2454 	ldrh.w	r2, [r2, #1108]	; 0x454
 8003712:	b292      	uxth	r2, r2
 8003714:	1c51      	adds	r1, r2, #1
 8003716:	b288      	uxth	r0, r1
 8003718:	493a      	ldr	r1, [pc, #232]	; (8003804 <printToBufferUART2+0x114>)
 800371a:	f8a1 0454 	strh.w	r0, [r1, #1108]	; 0x454
 800371e:	4611      	mov	r1, r2
 8003720:	781b      	ldrb	r3, [r3, #0]
 8003722:	b2da      	uxtb	r2, r3
 8003724:	4b37      	ldr	r3, [pc, #220]	; (8003804 <printToBufferUART2+0x114>)
 8003726:	440b      	add	r3, r1
 8003728:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
		if (bufferUart2.tx_wr_index == TX_BUFFER_SIZE) bufferUart2.tx_wr_index=0; //идем по кругу
 800372c:	4b35      	ldr	r3, [pc, #212]	; (8003804 <printToBufferUART2+0x114>)
 800372e:	f8b3 3454 	ldrh.w	r3, [r3, #1108]	; 0x454
 8003732:	b29b      	uxth	r3, r3
 8003734:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003738:	d103      	bne.n	8003742 <printToBufferUART2+0x52>
 800373a:	4b32      	ldr	r3, [pc, #200]	; (8003804 <printToBufferUART2+0x114>)
 800373c:	2200      	movs	r2, #0
 800373e:	f8a3 2454 	strh.w	r2, [r3, #1108]	; 0x454
		++bufferUart2.tx_counter; //увеличиваем счетчик количества данных в буфере
 8003742:	4b30      	ldr	r3, [pc, #192]	; (8003804 <printToBufferUART2+0x114>)
 8003744:	f8b3 3458 	ldrh.w	r3, [r3, #1112]	; 0x458
 8003748:	b29b      	uxth	r3, r3
 800374a:	3301      	adds	r3, #1
 800374c:	b29a      	uxth	r2, r3
 800374e:	4b2d      	ldr	r3, [pc, #180]	; (8003804 <printToBufferUART2+0x114>)
 8003750:	f8a3 2458 	strh.w	r2, [r3, #1112]	; 0x458
		#if DEBUG_LEVEL
			if (bufferUart2.tx_buffer_overflow < bufferUart2.tx_counter)
 8003754:	4b2b      	ldr	r3, [pc, #172]	; (8003804 <printToBufferUART2+0x114>)
 8003756:	f8b3 345a 	ldrh.w	r3, [r3, #1114]	; 0x45a
 800375a:	b29a      	uxth	r2, r3
 800375c:	4b29      	ldr	r3, [pc, #164]	; (8003804 <printToBufferUART2+0x114>)
 800375e:	f8b3 3458 	ldrh.w	r3, [r3, #1112]	; 0x458
 8003762:	b29b      	uxth	r3, r3
 8003764:	429a      	cmp	r2, r3
 8003766:	d206      	bcs.n	8003776 <printToBufferUART2+0x86>
				bufferUart2.tx_buffer_overflow = bufferUart2.tx_counter;
 8003768:	4b26      	ldr	r3, [pc, #152]	; (8003804 <printToBufferUART2+0x114>)
 800376a:	f8b3 3458 	ldrh.w	r3, [r3, #1112]	; 0x458
 800376e:	b29a      	uxth	r2, r3
 8003770:	4b24      	ldr	r3, [pc, #144]	; (8003804 <printToBufferUART2+0x114>)
 8003772:	f8a3 245a 	strh.w	r2, [r3, #1114]	; 0x45a
	while (*str != 0)
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	781b      	ldrb	r3, [r3, #0]
 800377a:	b2db      	uxtb	r3, r3
 800377c:	2b00      	cmp	r3, #0
 800377e:	d1c2      	bne.n	8003706 <printToBufferUART2+0x16>
		#endif
	}
	bufferUart2.tx_buffer[bufferUart2.tx_wr_index++]='\n'; //то кладем данные в буфер
 8003780:	4b20      	ldr	r3, [pc, #128]	; (8003804 <printToBufferUART2+0x114>)
 8003782:	f8b3 3454 	ldrh.w	r3, [r3, #1108]	; 0x454
 8003786:	b29b      	uxth	r3, r3
 8003788:	1c5a      	adds	r2, r3, #1
 800378a:	b291      	uxth	r1, r2
 800378c:	4a1d      	ldr	r2, [pc, #116]	; (8003804 <printToBufferUART2+0x114>)
 800378e:	f8a2 1454 	strh.w	r1, [r2, #1108]	; 0x454
 8003792:	461a      	mov	r2, r3
 8003794:	4b1b      	ldr	r3, [pc, #108]	; (8003804 <printToBufferUART2+0x114>)
 8003796:	4413      	add	r3, r2
 8003798:	220a      	movs	r2, #10
 800379a:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
	if (bufferUart2.tx_wr_index == TX_BUFFER_SIZE) bufferUart2.tx_wr_index=0; //идем по кругу
 800379e:	4b19      	ldr	r3, [pc, #100]	; (8003804 <printToBufferUART2+0x114>)
 80037a0:	f8b3 3454 	ldrh.w	r3, [r3, #1108]	; 0x454
 80037a4:	b29b      	uxth	r3, r3
 80037a6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80037aa:	d103      	bne.n	80037b4 <printToBufferUART2+0xc4>
 80037ac:	4b15      	ldr	r3, [pc, #84]	; (8003804 <printToBufferUART2+0x114>)
 80037ae:	2200      	movs	r2, #0
 80037b0:	f8a3 2454 	strh.w	r2, [r3, #1108]	; 0x454
	++bufferUart2.tx_counter; //увеличиваем счетчик количества данных в буфере
 80037b4:	4b13      	ldr	r3, [pc, #76]	; (8003804 <printToBufferUART2+0x114>)
 80037b6:	f8b3 3458 	ldrh.w	r3, [r3, #1112]	; 0x458
 80037ba:	b29b      	uxth	r3, r3
 80037bc:	3301      	adds	r3, #1
 80037be:	b29a      	uxth	r2, r3
 80037c0:	4b10      	ldr	r3, [pc, #64]	; (8003804 <printToBufferUART2+0x114>)
 80037c2:	f8a3 2458 	strh.w	r2, [r3, #1112]	; 0x458
	#if DEBUG_LEVEL
		if (bufferUart2.tx_buffer_overflow < bufferUart2.tx_counter)
 80037c6:	4b0f      	ldr	r3, [pc, #60]	; (8003804 <printToBufferUART2+0x114>)
 80037c8:	f8b3 345a 	ldrh.w	r3, [r3, #1114]	; 0x45a
 80037cc:	b29a      	uxth	r2, r3
 80037ce:	4b0d      	ldr	r3, [pc, #52]	; (8003804 <printToBufferUART2+0x114>)
 80037d0:	f8b3 3458 	ldrh.w	r3, [r3, #1112]	; 0x458
 80037d4:	b29b      	uxth	r3, r3
 80037d6:	429a      	cmp	r2, r3
 80037d8:	d206      	bcs.n	80037e8 <printToBufferUART2+0xf8>
			bufferUart2.tx_buffer_overflow = bufferUart2.tx_counter;
 80037da:	4b0a      	ldr	r3, [pc, #40]	; (8003804 <printToBufferUART2+0x114>)
 80037dc:	f8b3 3458 	ldrh.w	r3, [r3, #1112]	; 0x458
 80037e0:	b29a      	uxth	r2, r3
 80037e2:	4b08      	ldr	r3, [pc, #32]	; (8003804 <printToBufferUART2+0x114>)
 80037e4:	f8a3 245a 	strh.w	r2, [r3, #1114]	; 0x45a
	#endif

	//LL_USART_EnableIT_TXE(USART2); //разрешаем прерывание
	USART3->CR1 |= USART_CR1_TXEIE;// Interrupt enable
 80037e8:	4b05      	ldr	r3, [pc, #20]	; (8003800 <printToBufferUART2+0x110>)
 80037ea:	68db      	ldr	r3, [r3, #12]
 80037ec:	4a04      	ldr	r2, [pc, #16]	; (8003800 <printToBufferUART2+0x110>)
 80037ee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80037f2:	60d3      	str	r3, [r2, #12]
}
 80037f4:	bf00      	nop
 80037f6:	370c      	adds	r7, #12
 80037f8:	46bd      	mov	sp, r7
 80037fa:	bc80      	pop	{r7}
 80037fc:	4770      	bx	lr
 80037fe:	bf00      	nop
 8003800:	40004800 	.word	0x40004800
 8003804:	200006c0 	.word	0x200006c0

08003808 <printToBufferWithoutEndUART2>:


void printToBufferWithoutEndUART2(volatile char* str)//10us for one char 24Mgz
{
 8003808:	b480      	push	{r7}
 800380a:	b083      	sub	sp, #12
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]
	//while (bufferUart2.tx_counter >= TX_BUFFER_SIZE-30); //если буфер переполнен, ждем

	//LL_USART_DisableIT_TXE(USART2); //запрещаем прерывание, чтобы оно не мешало менять переменную
	USART3->CR1 &= ~USART_CR1_TXEIE;  // Interrupt Disable
 8003810:	4b27      	ldr	r3, [pc, #156]	; (80038b0 <printToBufferWithoutEndUART2+0xa8>)
 8003812:	68db      	ldr	r3, [r3, #12]
 8003814:	4a26      	ldr	r2, [pc, #152]	; (80038b0 <printToBufferWithoutEndUART2+0xa8>)
 8003816:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800381a:	60d3      	str	r3, [r2, #12]

	while (*str != 0)
 800381c:	e037      	b.n	800388e <printToBufferWithoutEndUART2+0x86>
	{
		bufferUart2.tx_buffer[bufferUart2.tx_wr_index++]=*str++; //то кладем данные в буфер
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	1c5a      	adds	r2, r3, #1
 8003822:	607a      	str	r2, [r7, #4]
 8003824:	4a23      	ldr	r2, [pc, #140]	; (80038b4 <printToBufferWithoutEndUART2+0xac>)
 8003826:	f8b2 2454 	ldrh.w	r2, [r2, #1108]	; 0x454
 800382a:	b292      	uxth	r2, r2
 800382c:	1c51      	adds	r1, r2, #1
 800382e:	b288      	uxth	r0, r1
 8003830:	4920      	ldr	r1, [pc, #128]	; (80038b4 <printToBufferWithoutEndUART2+0xac>)
 8003832:	f8a1 0454 	strh.w	r0, [r1, #1108]	; 0x454
 8003836:	4611      	mov	r1, r2
 8003838:	781b      	ldrb	r3, [r3, #0]
 800383a:	b2da      	uxtb	r2, r3
 800383c:	4b1d      	ldr	r3, [pc, #116]	; (80038b4 <printToBufferWithoutEndUART2+0xac>)
 800383e:	440b      	add	r3, r1
 8003840:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
		if (bufferUart2.tx_wr_index == TX_BUFFER_SIZE) bufferUart2.tx_wr_index=0; //идем по кругу
 8003844:	4b1b      	ldr	r3, [pc, #108]	; (80038b4 <printToBufferWithoutEndUART2+0xac>)
 8003846:	f8b3 3454 	ldrh.w	r3, [r3, #1108]	; 0x454
 800384a:	b29b      	uxth	r3, r3
 800384c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003850:	d103      	bne.n	800385a <printToBufferWithoutEndUART2+0x52>
 8003852:	4b18      	ldr	r3, [pc, #96]	; (80038b4 <printToBufferWithoutEndUART2+0xac>)
 8003854:	2200      	movs	r2, #0
 8003856:	f8a3 2454 	strh.w	r2, [r3, #1108]	; 0x454
		++bufferUart2.tx_counter; //увеличиваем счетчик количества данных в буфере
 800385a:	4b16      	ldr	r3, [pc, #88]	; (80038b4 <printToBufferWithoutEndUART2+0xac>)
 800385c:	f8b3 3458 	ldrh.w	r3, [r3, #1112]	; 0x458
 8003860:	b29b      	uxth	r3, r3
 8003862:	3301      	adds	r3, #1
 8003864:	b29a      	uxth	r2, r3
 8003866:	4b13      	ldr	r3, [pc, #76]	; (80038b4 <printToBufferWithoutEndUART2+0xac>)
 8003868:	f8a3 2458 	strh.w	r2, [r3, #1112]	; 0x458
		#if DEBUG_LEVEL
			if (bufferUart2.tx_buffer_overflow < bufferUart2.tx_counter)
 800386c:	4b11      	ldr	r3, [pc, #68]	; (80038b4 <printToBufferWithoutEndUART2+0xac>)
 800386e:	f8b3 345a 	ldrh.w	r3, [r3, #1114]	; 0x45a
 8003872:	b29a      	uxth	r2, r3
 8003874:	4b0f      	ldr	r3, [pc, #60]	; (80038b4 <printToBufferWithoutEndUART2+0xac>)
 8003876:	f8b3 3458 	ldrh.w	r3, [r3, #1112]	; 0x458
 800387a:	b29b      	uxth	r3, r3
 800387c:	429a      	cmp	r2, r3
 800387e:	d206      	bcs.n	800388e <printToBufferWithoutEndUART2+0x86>
				bufferUart2.tx_buffer_overflow = bufferUart2.tx_counter;
 8003880:	4b0c      	ldr	r3, [pc, #48]	; (80038b4 <printToBufferWithoutEndUART2+0xac>)
 8003882:	f8b3 3458 	ldrh.w	r3, [r3, #1112]	; 0x458
 8003886:	b29a      	uxth	r2, r3
 8003888:	4b0a      	ldr	r3, [pc, #40]	; (80038b4 <printToBufferWithoutEndUART2+0xac>)
 800388a:	f8a3 245a 	strh.w	r2, [r3, #1114]	; 0x45a
	while (*str != 0)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	781b      	ldrb	r3, [r3, #0]
 8003892:	b2db      	uxtb	r3, r3
 8003894:	2b00      	cmp	r3, #0
 8003896:	d1c2      	bne.n	800381e <printToBufferWithoutEndUART2+0x16>
		#endif

	}
	USART3->CR1 |= USART_CR1_TXEIE;// Interrupt enable
 8003898:	4b05      	ldr	r3, [pc, #20]	; (80038b0 <printToBufferWithoutEndUART2+0xa8>)
 800389a:	68db      	ldr	r3, [r3, #12]
 800389c:	4a04      	ldr	r2, [pc, #16]	; (80038b0 <printToBufferWithoutEndUART2+0xa8>)
 800389e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80038a2:	60d3      	str	r3, [r2, #12]
}
 80038a4:	bf00      	nop
 80038a6:	370c      	adds	r7, #12
 80038a8:	46bd      	mov	sp, r7
 80038aa:	bc80      	pop	{r7}
 80038ac:	4770      	bx	lr
 80038ae:	bf00      	nop
 80038b0:	40004800 	.word	0x40004800
 80038b4:	200006c0 	.word	0x200006c0

080038b8 <printToBufferUART2D>:

void printToBufferUART2D(volatile char* str, volatile int32_t value, volatile uint8_t koma) //10us for one char + 6us for one digit 24Mgz
{
 80038b8:	b580      	push	{r7, lr}
 80038ba:	b086      	sub	sp, #24
 80038bc:	af00      	add	r7, sp, #0
 80038be:	60f8      	str	r0, [r7, #12]
 80038c0:	60b9      	str	r1, [r7, #8]
 80038c2:	4613      	mov	r3, r2
 80038c4:	71fb      	strb	r3, [r7, #7]
	char *str1;
	if (koma == 0)
 80038c6:	79fb      	ldrb	r3, [r7, #7]
 80038c8:	b2db      	uxtb	r3, r3
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d105      	bne.n	80038da <printToBufferUART2D+0x22>
		str1 = itoa(value);
 80038ce:	68bb      	ldr	r3, [r7, #8]
 80038d0:	4618      	mov	r0, r3
 80038d2:	f7fd fde3 	bl	800149c <itoa>
 80038d6:	6178      	str	r0, [r7, #20]
 80038d8:	e007      	b.n	80038ea <printToBufferUART2D+0x32>
	else
		str1 = itoa_koma(value,koma);
 80038da:	68bb      	ldr	r3, [r7, #8]
 80038dc:	79fa      	ldrb	r2, [r7, #7]
 80038de:	b2d2      	uxtb	r2, r2
 80038e0:	4611      	mov	r1, r2
 80038e2:	4618      	mov	r0, r3
 80038e4:	f7fd fe54 	bl	8001590 <itoa_koma>
 80038e8:	6178      	str	r0, [r7, #20]

	//while (bufferUart2.tx_counter >= TX_BUFFER_SIZE-30); //если буфер переполнен, ждем

	//LL_USART_DisableIT_TXE(USART2); //запрещаем прерывание, чтобы оно не мешало менять переменную
	USART3->CR1 &= ~USART_CR1_TXEIE;  // Interrupt Disable
 80038ea:	4b5f      	ldr	r3, [pc, #380]	; (8003a68 <printToBufferUART2D+0x1b0>)
 80038ec:	68db      	ldr	r3, [r3, #12]
 80038ee:	4a5e      	ldr	r2, [pc, #376]	; (8003a68 <printToBufferUART2D+0x1b0>)
 80038f0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80038f4:	60d3      	str	r3, [r2, #12]

	while (*str != 0)
 80038f6:	e037      	b.n	8003968 <printToBufferUART2D+0xb0>
	{
		bufferUart2.tx_buffer[bufferUart2.tx_wr_index++]=*str++; //то кладем данные в буфер
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	1c5a      	adds	r2, r3, #1
 80038fc:	60fa      	str	r2, [r7, #12]
 80038fe:	4a5b      	ldr	r2, [pc, #364]	; (8003a6c <printToBufferUART2D+0x1b4>)
 8003900:	f8b2 2454 	ldrh.w	r2, [r2, #1108]	; 0x454
 8003904:	b292      	uxth	r2, r2
 8003906:	1c51      	adds	r1, r2, #1
 8003908:	b288      	uxth	r0, r1
 800390a:	4958      	ldr	r1, [pc, #352]	; (8003a6c <printToBufferUART2D+0x1b4>)
 800390c:	f8a1 0454 	strh.w	r0, [r1, #1108]	; 0x454
 8003910:	4611      	mov	r1, r2
 8003912:	781b      	ldrb	r3, [r3, #0]
 8003914:	b2da      	uxtb	r2, r3
 8003916:	4b55      	ldr	r3, [pc, #340]	; (8003a6c <printToBufferUART2D+0x1b4>)
 8003918:	440b      	add	r3, r1
 800391a:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
		if (bufferUart2.tx_wr_index == TX_BUFFER_SIZE) bufferUart2.tx_wr_index=0; //идем по кругу
 800391e:	4b53      	ldr	r3, [pc, #332]	; (8003a6c <printToBufferUART2D+0x1b4>)
 8003920:	f8b3 3454 	ldrh.w	r3, [r3, #1108]	; 0x454
 8003924:	b29b      	uxth	r3, r3
 8003926:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800392a:	d103      	bne.n	8003934 <printToBufferUART2D+0x7c>
 800392c:	4b4f      	ldr	r3, [pc, #316]	; (8003a6c <printToBufferUART2D+0x1b4>)
 800392e:	2200      	movs	r2, #0
 8003930:	f8a3 2454 	strh.w	r2, [r3, #1108]	; 0x454
		++bufferUart2.tx_counter; //увеличиваем счетчик количества данных в буфере
 8003934:	4b4d      	ldr	r3, [pc, #308]	; (8003a6c <printToBufferUART2D+0x1b4>)
 8003936:	f8b3 3458 	ldrh.w	r3, [r3, #1112]	; 0x458
 800393a:	b29b      	uxth	r3, r3
 800393c:	3301      	adds	r3, #1
 800393e:	b29a      	uxth	r2, r3
 8003940:	4b4a      	ldr	r3, [pc, #296]	; (8003a6c <printToBufferUART2D+0x1b4>)
 8003942:	f8a3 2458 	strh.w	r2, [r3, #1112]	; 0x458
		#if DEBUG_LEVEL
			if (bufferUart2.tx_buffer_overflow < bufferUart2.tx_counter)
 8003946:	4b49      	ldr	r3, [pc, #292]	; (8003a6c <printToBufferUART2D+0x1b4>)
 8003948:	f8b3 345a 	ldrh.w	r3, [r3, #1114]	; 0x45a
 800394c:	b29a      	uxth	r2, r3
 800394e:	4b47      	ldr	r3, [pc, #284]	; (8003a6c <printToBufferUART2D+0x1b4>)
 8003950:	f8b3 3458 	ldrh.w	r3, [r3, #1112]	; 0x458
 8003954:	b29b      	uxth	r3, r3
 8003956:	429a      	cmp	r2, r3
 8003958:	d206      	bcs.n	8003968 <printToBufferUART2D+0xb0>
				bufferUart2.tx_buffer_overflow = bufferUart2.tx_counter;
 800395a:	4b44      	ldr	r3, [pc, #272]	; (8003a6c <printToBufferUART2D+0x1b4>)
 800395c:	f8b3 3458 	ldrh.w	r3, [r3, #1112]	; 0x458
 8003960:	b29a      	uxth	r2, r3
 8003962:	4b42      	ldr	r3, [pc, #264]	; (8003a6c <printToBufferUART2D+0x1b4>)
 8003964:	f8a3 245a 	strh.w	r2, [r3, #1114]	; 0x45a
	while (*str != 0)
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	781b      	ldrb	r3, [r3, #0]
 800396c:	b2db      	uxtb	r3, r3
 800396e:	2b00      	cmp	r3, #0
 8003970:	d1c2      	bne.n	80038f8 <printToBufferUART2D+0x40>
		#endif

	}

	while (*str1 != 0)
 8003972:	e036      	b.n	80039e2 <printToBufferUART2D+0x12a>
	{
		bufferUart2.tx_buffer[bufferUart2.tx_wr_index++]=*str1++; //то кладем данные в буфер
 8003974:	697b      	ldr	r3, [r7, #20]
 8003976:	1c5a      	adds	r2, r3, #1
 8003978:	617a      	str	r2, [r7, #20]
 800397a:	4a3c      	ldr	r2, [pc, #240]	; (8003a6c <printToBufferUART2D+0x1b4>)
 800397c:	f8b2 2454 	ldrh.w	r2, [r2, #1108]	; 0x454
 8003980:	b292      	uxth	r2, r2
 8003982:	1c51      	adds	r1, r2, #1
 8003984:	b288      	uxth	r0, r1
 8003986:	4939      	ldr	r1, [pc, #228]	; (8003a6c <printToBufferUART2D+0x1b4>)
 8003988:	f8a1 0454 	strh.w	r0, [r1, #1108]	; 0x454
 800398c:	4611      	mov	r1, r2
 800398e:	781a      	ldrb	r2, [r3, #0]
 8003990:	4b36      	ldr	r3, [pc, #216]	; (8003a6c <printToBufferUART2D+0x1b4>)
 8003992:	440b      	add	r3, r1
 8003994:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
		if (bufferUart2.tx_wr_index == TX_BUFFER_SIZE) bufferUart2.tx_wr_index=0; //идем по кругу
 8003998:	4b34      	ldr	r3, [pc, #208]	; (8003a6c <printToBufferUART2D+0x1b4>)
 800399a:	f8b3 3454 	ldrh.w	r3, [r3, #1108]	; 0x454
 800399e:	b29b      	uxth	r3, r3
 80039a0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80039a4:	d103      	bne.n	80039ae <printToBufferUART2D+0xf6>
 80039a6:	4b31      	ldr	r3, [pc, #196]	; (8003a6c <printToBufferUART2D+0x1b4>)
 80039a8:	2200      	movs	r2, #0
 80039aa:	f8a3 2454 	strh.w	r2, [r3, #1108]	; 0x454
		++bufferUart2.tx_counter; //увеличиваем счетчик количества данных в буфере
 80039ae:	4b2f      	ldr	r3, [pc, #188]	; (8003a6c <printToBufferUART2D+0x1b4>)
 80039b0:	f8b3 3458 	ldrh.w	r3, [r3, #1112]	; 0x458
 80039b4:	b29b      	uxth	r3, r3
 80039b6:	3301      	adds	r3, #1
 80039b8:	b29a      	uxth	r2, r3
 80039ba:	4b2c      	ldr	r3, [pc, #176]	; (8003a6c <printToBufferUART2D+0x1b4>)
 80039bc:	f8a3 2458 	strh.w	r2, [r3, #1112]	; 0x458
		#if DEBUG_LEVEL
			if (bufferUart2.tx_buffer_overflow < bufferUart2.tx_counter)
 80039c0:	4b2a      	ldr	r3, [pc, #168]	; (8003a6c <printToBufferUART2D+0x1b4>)
 80039c2:	f8b3 345a 	ldrh.w	r3, [r3, #1114]	; 0x45a
 80039c6:	b29a      	uxth	r2, r3
 80039c8:	4b28      	ldr	r3, [pc, #160]	; (8003a6c <printToBufferUART2D+0x1b4>)
 80039ca:	f8b3 3458 	ldrh.w	r3, [r3, #1112]	; 0x458
 80039ce:	b29b      	uxth	r3, r3
 80039d0:	429a      	cmp	r2, r3
 80039d2:	d206      	bcs.n	80039e2 <printToBufferUART2D+0x12a>
				bufferUart2.tx_buffer_overflow = bufferUart2.tx_counter;
 80039d4:	4b25      	ldr	r3, [pc, #148]	; (8003a6c <printToBufferUART2D+0x1b4>)
 80039d6:	f8b3 3458 	ldrh.w	r3, [r3, #1112]	; 0x458
 80039da:	b29a      	uxth	r2, r3
 80039dc:	4b23      	ldr	r3, [pc, #140]	; (8003a6c <printToBufferUART2D+0x1b4>)
 80039de:	f8a3 245a 	strh.w	r2, [r3, #1114]	; 0x45a
	while (*str1 != 0)
 80039e2:	697b      	ldr	r3, [r7, #20]
 80039e4:	781b      	ldrb	r3, [r3, #0]
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d1c4      	bne.n	8003974 <printToBufferUART2D+0xbc>
		#endif

	}

	bufferUart2.tx_buffer[bufferUart2.tx_wr_index++]='\n'; //то кладем данные в буфер
 80039ea:	4b20      	ldr	r3, [pc, #128]	; (8003a6c <printToBufferUART2D+0x1b4>)
 80039ec:	f8b3 3454 	ldrh.w	r3, [r3, #1108]	; 0x454
 80039f0:	b29b      	uxth	r3, r3
 80039f2:	1c5a      	adds	r2, r3, #1
 80039f4:	b291      	uxth	r1, r2
 80039f6:	4a1d      	ldr	r2, [pc, #116]	; (8003a6c <printToBufferUART2D+0x1b4>)
 80039f8:	f8a2 1454 	strh.w	r1, [r2, #1108]	; 0x454
 80039fc:	461a      	mov	r2, r3
 80039fe:	4b1b      	ldr	r3, [pc, #108]	; (8003a6c <printToBufferUART2D+0x1b4>)
 8003a00:	4413      	add	r3, r2
 8003a02:	220a      	movs	r2, #10
 8003a04:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
	if (bufferUart2.tx_wr_index == TX_BUFFER_SIZE) bufferUart2.tx_wr_index=0; //идем по кругу
 8003a08:	4b18      	ldr	r3, [pc, #96]	; (8003a6c <printToBufferUART2D+0x1b4>)
 8003a0a:	f8b3 3454 	ldrh.w	r3, [r3, #1108]	; 0x454
 8003a0e:	b29b      	uxth	r3, r3
 8003a10:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003a14:	d103      	bne.n	8003a1e <printToBufferUART2D+0x166>
 8003a16:	4b15      	ldr	r3, [pc, #84]	; (8003a6c <printToBufferUART2D+0x1b4>)
 8003a18:	2200      	movs	r2, #0
 8003a1a:	f8a3 2454 	strh.w	r2, [r3, #1108]	; 0x454
	++bufferUart2.tx_counter; //увеличиваем счетчик количества данных в буфере
 8003a1e:	4b13      	ldr	r3, [pc, #76]	; (8003a6c <printToBufferUART2D+0x1b4>)
 8003a20:	f8b3 3458 	ldrh.w	r3, [r3, #1112]	; 0x458
 8003a24:	b29b      	uxth	r3, r3
 8003a26:	3301      	adds	r3, #1
 8003a28:	b29a      	uxth	r2, r3
 8003a2a:	4b10      	ldr	r3, [pc, #64]	; (8003a6c <printToBufferUART2D+0x1b4>)
 8003a2c:	f8a3 2458 	strh.w	r2, [r3, #1112]	; 0x458
	#if DEBUG_LEVEL
		if (bufferUart2.tx_buffer_overflow < bufferUart2.tx_counter)
 8003a30:	4b0e      	ldr	r3, [pc, #56]	; (8003a6c <printToBufferUART2D+0x1b4>)
 8003a32:	f8b3 345a 	ldrh.w	r3, [r3, #1114]	; 0x45a
 8003a36:	b29a      	uxth	r2, r3
 8003a38:	4b0c      	ldr	r3, [pc, #48]	; (8003a6c <printToBufferUART2D+0x1b4>)
 8003a3a:	f8b3 3458 	ldrh.w	r3, [r3, #1112]	; 0x458
 8003a3e:	b29b      	uxth	r3, r3
 8003a40:	429a      	cmp	r2, r3
 8003a42:	d206      	bcs.n	8003a52 <printToBufferUART2D+0x19a>
			bufferUart2.tx_buffer_overflow = bufferUart2.tx_counter;
 8003a44:	4b09      	ldr	r3, [pc, #36]	; (8003a6c <printToBufferUART2D+0x1b4>)
 8003a46:	f8b3 3458 	ldrh.w	r3, [r3, #1112]	; 0x458
 8003a4a:	b29a      	uxth	r2, r3
 8003a4c:	4b07      	ldr	r3, [pc, #28]	; (8003a6c <printToBufferUART2D+0x1b4>)
 8003a4e:	f8a3 245a 	strh.w	r2, [r3, #1114]	; 0x45a
	#endif

	//LL_USART_EnableIT_TXE(USART2); //разрешаем прерывание
	USART3->CR1 |= USART_CR1_TXEIE;// Interrupt enable
 8003a52:	4b05      	ldr	r3, [pc, #20]	; (8003a68 <printToBufferUART2D+0x1b0>)
 8003a54:	68db      	ldr	r3, [r3, #12]
 8003a56:	4a04      	ldr	r2, [pc, #16]	; (8003a68 <printToBufferUART2D+0x1b0>)
 8003a58:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003a5c:	60d3      	str	r3, [r2, #12]
}
 8003a5e:	bf00      	nop
 8003a60:	3718      	adds	r7, #24
 8003a62:	46bd      	mov	sp, r7
 8003a64:	bd80      	pop	{r7, pc}
 8003a66:	bf00      	nop
 8003a68:	40004800 	.word	0x40004800
 8003a6c:	200006c0 	.word	0x200006c0

08003a70 <putCharDirectToUart2>:
  while (*s != 0)
	  putCharInBufferUart2(*s++);
}

void putCharDirectToUart2(uint8_t c)
{
 8003a70:	b580      	push	{r7, lr}
 8003a72:	b082      	sub	sp, #8
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	4603      	mov	r3, r0
 8003a78:	71fb      	strb	r3, [r7, #7]
	while (!LL_USART_IsActiveFlag_TXE(USART3));
 8003a7a:	bf00      	nop
 8003a7c:	4808      	ldr	r0, [pc, #32]	; (8003aa0 <putCharDirectToUart2+0x30>)
 8003a7e:	f7ff fd4d 	bl	800351c <LL_USART_IsActiveFlag_TXE>
 8003a82:	4603      	mov	r3, r0
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d0f9      	beq.n	8003a7c <putCharDirectToUart2+0xc>
	LL_USART_TransmitData8(USART3, c);
 8003a88:	79fb      	ldrb	r3, [r7, #7]
 8003a8a:	4619      	mov	r1, r3
 8003a8c:	4804      	ldr	r0, [pc, #16]	; (8003aa0 <putCharDirectToUart2+0x30>)
 8003a8e:	f7ff fd75 	bl	800357c <LL_USART_TransmitData8>
	c++;
 8003a92:	79fb      	ldrb	r3, [r7, #7]
 8003a94:	3301      	adds	r3, #1
 8003a96:	71fb      	strb	r3, [r7, #7]
}
 8003a98:	bf00      	nop
 8003a9a:	3708      	adds	r7, #8
 8003a9c:	46bd      	mov	sp, r7
 8003a9e:	bd80      	pop	{r7, pc}
 8003aa0:	40004800 	.word	0x40004800

08003aa4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003aa4:	480c      	ldr	r0, [pc, #48]	; (8003ad8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003aa6:	490d      	ldr	r1, [pc, #52]	; (8003adc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003aa8:	4a0d      	ldr	r2, [pc, #52]	; (8003ae0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003aaa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003aac:	e002      	b.n	8003ab4 <LoopCopyDataInit>

08003aae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003aae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003ab0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003ab2:	3304      	adds	r3, #4

08003ab4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003ab4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003ab6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003ab8:	d3f9      	bcc.n	8003aae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003aba:	4a0a      	ldr	r2, [pc, #40]	; (8003ae4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003abc:	4c0a      	ldr	r4, [pc, #40]	; (8003ae8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003abe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003ac0:	e001      	b.n	8003ac6 <LoopFillZerobss>

08003ac2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003ac2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003ac4:	3204      	adds	r2, #4

08003ac6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003ac6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003ac8:	d3fb      	bcc.n	8003ac2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8003aca:	f7ff fcb1 	bl	8003430 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003ace:	f000 fd35 	bl	800453c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003ad2:	f7fe fd07 	bl	80024e4 <main>
  bx lr
 8003ad6:	4770      	bx	lr
  ldr r0, =_sdata
 8003ad8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003adc:	20000244 	.word	0x20000244
  ldr r2, =_sidata
 8003ae0:	080050e8 	.word	0x080050e8
  ldr r2, =_sbss
 8003ae4:	20000244 	.word	0x20000244
  ldr r4, =_ebss
 8003ae8:	20000f28 	.word	0x20000f28

08003aec <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003aec:	e7fe      	b.n	8003aec <ADC1_IRQHandler>

08003aee <LL_ADC_REG_SetSequencerLength>:
{
 8003aee:	b480      	push	{r7}
 8003af0:	b083      	sub	sp, #12
 8003af2:	af00      	add	r7, sp, #0
 8003af4:	6078      	str	r0, [r7, #4]
 8003af6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003afc:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8003b00:	683b      	ldr	r3, [r7, #0]
 8003b02:	431a      	orrs	r2, r3
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8003b08:	bf00      	nop
 8003b0a:	370c      	adds	r7, #12
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	bc80      	pop	{r7}
 8003b10:	4770      	bx	lr

08003b12 <LL_ADC_IsEnabled>:
{
 8003b12:	b480      	push	{r7}
 8003b14:	b083      	sub	sp, #12
 8003b16:	af00      	add	r7, sp, #0
 8003b18:	6078      	str	r0, [r7, #4]
  return (READ_BIT(ADCx->CR2, ADC_CR2_ADON) == (ADC_CR2_ADON));
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	689b      	ldr	r3, [r3, #8]
 8003b1e:	f003 0301 	and.w	r3, r3, #1
 8003b22:	2b01      	cmp	r3, #1
 8003b24:	bf0c      	ite	eq
 8003b26:	2301      	moveq	r3, #1
 8003b28:	2300      	movne	r3, #0
 8003b2a:	b2db      	uxtb	r3, r3
}
 8003b2c:	4618      	mov	r0, r3
 8003b2e:	370c      	adds	r7, #12
 8003b30:	46bd      	mov	sp, r7
 8003b32:	bc80      	pop	{r7}
 8003b34:	4770      	bx	lr

08003b36 <LL_ADC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_Init(ADC_TypeDef *ADCx, LL_ADC_InitTypeDef *ADC_InitStruct)
{
 8003b36:	b580      	push	{r7, lr}
 8003b38:	b084      	sub	sp, #16
 8003b3a:	af00      	add	r7, sp, #0
 8003b3c:	6078      	str	r0, [r7, #4]
 8003b3e:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 8003b40:	2300      	movs	r3, #0
 8003b42:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_ADC_DATA_ALIGN(ADC_InitStruct->DataAlignment));
  assert_param(IS_LL_ADC_SCAN_SELECTION(ADC_InitStruct->SequencersScanMode));
  
  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if(LL_ADC_IsEnabled(ADCx) == 0U)
 8003b44:	6878      	ldr	r0, [r7, #4]
 8003b46:	f7ff ffe4 	bl	8003b12 <LL_ADC_IsEnabled>
 8003b4a:	4603      	mov	r3, r0
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d112      	bne.n	8003b76 <LL_ADC_Init+0x40>
  {
    /* Configuration of ADC hierarchical scope:                               */
    /*  - ADC instance                                                        */
    /*    - Set ADC conversion data alignment                                 */
    MODIFY_REG(ADCx->CR1,
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	685b      	ldr	r3, [r3, #4]
 8003b54:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003b58:	683b      	ldr	r3, [r7, #0]
 8003b5a:	685b      	ldr	r3, [r3, #4]
 8003b5c:	431a      	orrs	r2, r3
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	605a      	str	r2, [r3, #4]
                 ADC_CR1_SCAN
              ,
                 ADC_InitStruct->SequencersScanMode
              );
    
    MODIFY_REG(ADCx->CR2,
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	689b      	ldr	r3, [r3, #8]
 8003b66:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8003b6a:	683b      	ldr	r3, [r7, #0]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	431a      	orrs	r2, r3
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	609a      	str	r2, [r3, #8]
 8003b74:	e001      	b.n	8003b7a <LL_ADC_Init+0x44>

  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 8003b76:	2301      	movs	r3, #1
 8003b78:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 8003b7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b7c:	4618      	mov	r0, r3
 8003b7e:	3710      	adds	r7, #16
 8003b80:	46bd      	mov	sp, r7
 8003b82:	bd80      	pop	{r7, pc}

08003b84 <LL_ADC_REG_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_REG_Init(ADC_TypeDef *ADCx, LL_ADC_REG_InitTypeDef *ADC_REG_InitStruct)
{
 8003b84:	b580      	push	{r7, lr}
 8003b86:	b084      	sub	sp, #16
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	6078      	str	r0, [r7, #4]
 8003b8c:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 8003b8e:	2300      	movs	r3, #0
 8003b90:	73fb      	strb	r3, [r7, #15]
  assert_param((ADC_REG_InitStruct->ContinuousMode == LL_ADC_REG_CONV_SINGLE)
               || (ADC_REG_InitStruct->SequencerDiscont == LL_ADC_REG_SEQ_DISCONT_DISABLE));
  
  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if(LL_ADC_IsEnabled(ADCx) == 0U)
 8003b92:	6878      	ldr	r0, [r7, #4]
 8003b94:	f7ff ffbd 	bl	8003b12 <LL_ADC_IsEnabled>
 8003b98:	4603      	mov	r3, r0
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d131      	bne.n	8003c02 <LL_ADC_REG_Init+0x7e>
    /*    - Set ADC group regular conversion data transfer: no transfer or    */
    /*      transfer by DMA, and DMA requests mode                            */
    /* Note: On this STM32 serie, ADC trigger edge is set when starting       */
    /*       ADC conversion.                                                  */
    /*       Refer to function @ref LL_ADC_REG_StartConversionExtTrig().      */
    if(ADC_REG_InitStruct->SequencerLength != LL_ADC_REG_SEQ_SCAN_DISABLE)
 8003b9e:	683b      	ldr	r3, [r7, #0]
 8003ba0:	685b      	ldr	r3, [r3, #4]
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d00c      	beq.n	8003bc0 <LL_ADC_REG_Init+0x3c>
    {
      MODIFY_REG(ADCx->CR1,
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	685b      	ldr	r3, [r3, #4]
 8003baa:	f423 4268 	bic.w	r2, r3, #59392	; 0xe800
 8003bae:	683b      	ldr	r3, [r7, #0]
 8003bb0:	6859      	ldr	r1, [r3, #4]
 8003bb2:	683b      	ldr	r3, [r7, #0]
 8003bb4:	689b      	ldr	r3, [r3, #8]
 8003bb6:	430b      	orrs	r3, r1
 8003bb8:	431a      	orrs	r2, r3
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	605a      	str	r2, [r3, #4]
 8003bbe:	e008      	b.n	8003bd2 <LL_ADC_REG_Init+0x4e>
                 | ADC_REG_InitStruct->SequencerDiscont
                );
    }
    else
    {
      MODIFY_REG(ADCx->CR1,
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	685b      	ldr	r3, [r3, #4]
 8003bc4:	f423 4268 	bic.w	r2, r3, #59392	; 0xe800
 8003bc8:	683b      	ldr	r3, [r7, #0]
 8003bca:	685b      	ldr	r3, [r3, #4]
 8003bcc:	431a      	orrs	r2, r3
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	605a      	str	r2, [r3, #4]
                   ADC_REG_InitStruct->SequencerLength
                 | LL_ADC_REG_SEQ_DISCONT_DISABLE
                );
    }
    
    MODIFY_REG(ADCx->CR2,
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	689b      	ldr	r3, [r3, #8]
 8003bd6:	f423 2360 	bic.w	r3, r3, #917504	; 0xe0000
 8003bda:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8003bde:	683a      	ldr	r2, [r7, #0]
 8003be0:	6811      	ldr	r1, [r2, #0]
 8003be2:	683a      	ldr	r2, [r7, #0]
 8003be4:	68d2      	ldr	r2, [r2, #12]
 8003be6:	4311      	orrs	r1, r2
 8003be8:	683a      	ldr	r2, [r7, #0]
 8003bea:	6912      	ldr	r2, [r2, #16]
 8003bec:	430a      	orrs	r2, r1
 8003bee:	431a      	orrs	r2, r3
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	609a      	str	r2, [r3, #8]
    /* Note: If ADC instance feature scan mode is disabled                    */
    /*       (refer to  ADC instance initialization structure                 */
    /*       parameter @ref SequencersScanMode                                */
    /*       or function @ref LL_ADC_SetSequencersScanMode() ),               */
    /*       this parameter is discarded.                                     */
    LL_ADC_REG_SetSequencerLength(ADCx, ADC_REG_InitStruct->SequencerLength);
 8003bf4:	683b      	ldr	r3, [r7, #0]
 8003bf6:	685b      	ldr	r3, [r3, #4]
 8003bf8:	4619      	mov	r1, r3
 8003bfa:	6878      	ldr	r0, [r7, #4]
 8003bfc:	f7ff ff77 	bl	8003aee <LL_ADC_REG_SetSequencerLength>
 8003c00:	e001      	b.n	8003c06 <LL_ADC_REG_Init+0x82>
  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 8003c02:	2301      	movs	r3, #1
 8003c04:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 8003c06:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c08:	4618      	mov	r0, r3
 8003c0a:	3710      	adds	r7, #16
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	bd80      	pop	{r7, pc}

08003c10 <LL_GPIO_SetPinMode>:
{
 8003c10:	b490      	push	{r4, r7}
 8003c12:	b088      	sub	sp, #32
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	60f8      	str	r0, [r7, #12]
 8003c18:	60b9      	str	r1, [r7, #8]
 8003c1a:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&GPIOx->CRL) + (Pin >> 24)));
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	461a      	mov	r2, r3
 8003c20:	68bb      	ldr	r3, [r7, #8]
 8003c22:	0e1b      	lsrs	r3, r3, #24
 8003c24:	4413      	add	r3, r2
 8003c26:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, ((GPIO_CRL_CNF0 | GPIO_CRL_MODE0) << (POSITION_VAL(Pin) * 4U)), (Mode << (POSITION_VAL(Pin) * 4U)));
 8003c28:	6822      	ldr	r2, [r4, #0]
 8003c2a:	68bb      	ldr	r3, [r7, #8]
 8003c2c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c2e:	697b      	ldr	r3, [r7, #20]
 8003c30:	fa93 f3a3 	rbit	r3, r3
 8003c34:	613b      	str	r3, [r7, #16]
  return result;
 8003c36:	693b      	ldr	r3, [r7, #16]
 8003c38:	fab3 f383 	clz	r3, r3
 8003c3c:	b2db      	uxtb	r3, r3
 8003c3e:	009b      	lsls	r3, r3, #2
 8003c40:	210f      	movs	r1, #15
 8003c42:	fa01 f303 	lsl.w	r3, r1, r3
 8003c46:	43db      	mvns	r3, r3
 8003c48:	401a      	ands	r2, r3
 8003c4a:	68bb      	ldr	r3, [r7, #8]
 8003c4c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c4e:	69fb      	ldr	r3, [r7, #28]
 8003c50:	fa93 f3a3 	rbit	r3, r3
 8003c54:	61bb      	str	r3, [r7, #24]
  return result;
 8003c56:	69bb      	ldr	r3, [r7, #24]
 8003c58:	fab3 f383 	clz	r3, r3
 8003c5c:	b2db      	uxtb	r3, r3
 8003c5e:	009b      	lsls	r3, r3, #2
 8003c60:	6879      	ldr	r1, [r7, #4]
 8003c62:	fa01 f303 	lsl.w	r3, r1, r3
 8003c66:	4313      	orrs	r3, r2
 8003c68:	6023      	str	r3, [r4, #0]
}
 8003c6a:	bf00      	nop
 8003c6c:	3720      	adds	r7, #32
 8003c6e:	46bd      	mov	sp, r7
 8003c70:	bc90      	pop	{r4, r7}
 8003c72:	4770      	bx	lr

08003c74 <LL_GPIO_SetPinSpeed>:
{
 8003c74:	b490      	push	{r4, r7}
 8003c76:	b088      	sub	sp, #32
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	60f8      	str	r0, [r7, #12]
 8003c7c:	60b9      	str	r1, [r7, #8]
 8003c7e:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&GPIOx->CRL) + (Pin >> 24)));
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	461a      	mov	r2, r3
 8003c84:	68bb      	ldr	r3, [r7, #8]
 8003c86:	0e1b      	lsrs	r3, r3, #24
 8003c88:	4413      	add	r3, r2
 8003c8a:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, (GPIO_CRL_MODE0 << (POSITION_VAL(Pin) * 4U)),
 8003c8c:	6822      	ldr	r2, [r4, #0]
 8003c8e:	68bb      	ldr	r3, [r7, #8]
 8003c90:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c92:	697b      	ldr	r3, [r7, #20]
 8003c94:	fa93 f3a3 	rbit	r3, r3
 8003c98:	613b      	str	r3, [r7, #16]
  return result;
 8003c9a:	693b      	ldr	r3, [r7, #16]
 8003c9c:	fab3 f383 	clz	r3, r3
 8003ca0:	b2db      	uxtb	r3, r3
 8003ca2:	009b      	lsls	r3, r3, #2
 8003ca4:	2103      	movs	r1, #3
 8003ca6:	fa01 f303 	lsl.w	r3, r1, r3
 8003caa:	43db      	mvns	r3, r3
 8003cac:	401a      	ands	r2, r3
 8003cae:	68bb      	ldr	r3, [r7, #8]
 8003cb0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cb2:	69fb      	ldr	r3, [r7, #28]
 8003cb4:	fa93 f3a3 	rbit	r3, r3
 8003cb8:	61bb      	str	r3, [r7, #24]
  return result;
 8003cba:	69bb      	ldr	r3, [r7, #24]
 8003cbc:	fab3 f383 	clz	r3, r3
 8003cc0:	b2db      	uxtb	r3, r3
 8003cc2:	009b      	lsls	r3, r3, #2
 8003cc4:	6879      	ldr	r1, [r7, #4]
 8003cc6:	fa01 f303 	lsl.w	r3, r1, r3
 8003cca:	4313      	orrs	r3, r2
 8003ccc:	6023      	str	r3, [r4, #0]
}
 8003cce:	bf00      	nop
 8003cd0:	3720      	adds	r7, #32
 8003cd2:	46bd      	mov	sp, r7
 8003cd4:	bc90      	pop	{r4, r7}
 8003cd6:	4770      	bx	lr

08003cd8 <LL_GPIO_SetPinOutputType>:
{
 8003cd8:	b490      	push	{r4, r7}
 8003cda:	b088      	sub	sp, #32
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	60f8      	str	r0, [r7, #12]
 8003ce0:	60b9      	str	r1, [r7, #8]
 8003ce2:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&GPIOx->CRL) + (Pin >> 24)));
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	461a      	mov	r2, r3
 8003ce8:	68bb      	ldr	r3, [r7, #8]
 8003cea:	0e1b      	lsrs	r3, r3, #24
 8003cec:	4413      	add	r3, r2
 8003cee:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, (GPIO_CRL_CNF0_0 << (POSITION_VAL(Pin) * 4U)),
 8003cf0:	6822      	ldr	r2, [r4, #0]
 8003cf2:	68bb      	ldr	r3, [r7, #8]
 8003cf4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cf6:	697b      	ldr	r3, [r7, #20]
 8003cf8:	fa93 f3a3 	rbit	r3, r3
 8003cfc:	613b      	str	r3, [r7, #16]
  return result;
 8003cfe:	693b      	ldr	r3, [r7, #16]
 8003d00:	fab3 f383 	clz	r3, r3
 8003d04:	b2db      	uxtb	r3, r3
 8003d06:	009b      	lsls	r3, r3, #2
 8003d08:	2104      	movs	r1, #4
 8003d0a:	fa01 f303 	lsl.w	r3, r1, r3
 8003d0e:	43db      	mvns	r3, r3
 8003d10:	401a      	ands	r2, r3
 8003d12:	68bb      	ldr	r3, [r7, #8]
 8003d14:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d16:	69fb      	ldr	r3, [r7, #28]
 8003d18:	fa93 f3a3 	rbit	r3, r3
 8003d1c:	61bb      	str	r3, [r7, #24]
  return result;
 8003d1e:	69bb      	ldr	r3, [r7, #24]
 8003d20:	fab3 f383 	clz	r3, r3
 8003d24:	b2db      	uxtb	r3, r3
 8003d26:	009b      	lsls	r3, r3, #2
 8003d28:	6879      	ldr	r1, [r7, #4]
 8003d2a:	fa01 f303 	lsl.w	r3, r1, r3
 8003d2e:	4313      	orrs	r3, r2
 8003d30:	6023      	str	r3, [r4, #0]
}
 8003d32:	bf00      	nop
 8003d34:	3720      	adds	r7, #32
 8003d36:	46bd      	mov	sp, r7
 8003d38:	bc90      	pop	{r4, r7}
 8003d3a:	4770      	bx	lr

08003d3c <LL_GPIO_SetPinPull>:
{
 8003d3c:	b480      	push	{r7}
 8003d3e:	b087      	sub	sp, #28
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	60f8      	str	r0, [r7, #12]
 8003d44:	60b9      	str	r1, [r7, #8]
 8003d46:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->ODR, (Pin >> GPIO_PIN_MASK_POS), Pull << (POSITION_VAL(Pin >> GPIO_PIN_MASK_POS)));
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	68da      	ldr	r2, [r3, #12]
 8003d4c:	68bb      	ldr	r3, [r7, #8]
 8003d4e:	0a1b      	lsrs	r3, r3, #8
 8003d50:	43db      	mvns	r3, r3
 8003d52:	401a      	ands	r2, r3
 8003d54:	68bb      	ldr	r3, [r7, #8]
 8003d56:	0a1b      	lsrs	r3, r3, #8
 8003d58:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d5a:	697b      	ldr	r3, [r7, #20]
 8003d5c:	fa93 f3a3 	rbit	r3, r3
 8003d60:	613b      	str	r3, [r7, #16]
  return result;
 8003d62:	693b      	ldr	r3, [r7, #16]
 8003d64:	fab3 f383 	clz	r3, r3
 8003d68:	b2db      	uxtb	r3, r3
 8003d6a:	4619      	mov	r1, r3
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	408b      	lsls	r3, r1
 8003d70:	431a      	orrs	r2, r3
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	60da      	str	r2, [r3, #12]
}
 8003d76:	bf00      	nop
 8003d78:	371c      	adds	r7, #28
 8003d7a:	46bd      	mov	sp, r7
 8003d7c:	bc80      	pop	{r7}
 8003d7e:	4770      	bx	lr

08003d80 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8003d80:	b580      	push	{r7, lr}
 8003d82:	b088      	sub	sp, #32
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	6078      	str	r0, [r7, #4]
 8003d88:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_PIN(GPIO_InitStruct->Pin));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */

  pinmask = ((GPIO_InitStruct->Pin) << GPIO_PIN_MASK_POS) >> GPIO_PIN_NB;
 8003d8a:	683b      	ldr	r3, [r7, #0]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	021b      	lsls	r3, r3, #8
 8003d90:	0c1b      	lsrs	r3, r3, #16
 8003d92:	617b      	str	r3, [r7, #20]
 8003d94:	697b      	ldr	r3, [r7, #20]
 8003d96:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d98:	693b      	ldr	r3, [r7, #16]
 8003d9a:	fa93 f3a3 	rbit	r3, r3
 8003d9e:	60fb      	str	r3, [r7, #12]
  return result;
 8003da0:	68fb      	ldr	r3, [r7, #12]
  pinpos = POSITION_VAL(pinmask);
 8003da2:	fab3 f383 	clz	r3, r3
 8003da6:	b2db      	uxtb	r3, r3
 8003da8:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while ((pinmask  >> pinpos) != 0u)
 8003daa:	e044      	b.n	8003e36 <LL_GPIO_Init+0xb6>
  {
    /* skip if bit is not set */
    if ((pinmask & (1u << pinpos)) != 0u)
 8003dac:	2201      	movs	r2, #1
 8003dae:	69fb      	ldr	r3, [r7, #28]
 8003db0:	409a      	lsls	r2, r3
 8003db2:	697b      	ldr	r3, [r7, #20]
 8003db4:	4013      	ands	r3, r2
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d03a      	beq.n	8003e30 <LL_GPIO_Init+0xb0>
    {
      /* Get current io position */
      if (pinpos < GPIO_PIN_MASK_POS)
 8003dba:	69fb      	ldr	r3, [r7, #28]
 8003dbc:	2b07      	cmp	r3, #7
 8003dbe:	d806      	bhi.n	8003dce <LL_GPIO_Init+0x4e>
      {
        currentpin = (0x00000101uL << pinpos);
 8003dc0:	f240 1201 	movw	r2, #257	; 0x101
 8003dc4:	69fb      	ldr	r3, [r7, #28]
 8003dc6:	fa02 f303 	lsl.w	r3, r2, r3
 8003dca:	61bb      	str	r3, [r7, #24]
 8003dcc:	e008      	b.n	8003de0 <LL_GPIO_Init+0x60>
      }
      else
      {
        currentpin = ((0x00010001u << (pinpos - GPIO_PIN_MASK_POS)) | 0x04000000u);
 8003dce:	69fb      	ldr	r3, [r7, #28]
 8003dd0:	3b08      	subs	r3, #8
 8003dd2:	f04f 1201 	mov.w	r2, #65537	; 0x10001
 8003dd6:	fa02 f303 	lsl.w	r3, r2, r3
 8003dda:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003dde:	61bb      	str	r3, [r7, #24]
      }

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_INPUT)
 8003de0:	683b      	ldr	r3, [r7, #0]
 8003de2:	685b      	ldr	r3, [r3, #4]
 8003de4:	2b08      	cmp	r3, #8
 8003de6:	d106      	bne.n	8003df6 <LL_GPIO_Init+0x76>
      {
        /* Check The Pull parameter */
        assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

        /* Pull-up Pull-down resistor configuration*/
        LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8003de8:	683b      	ldr	r3, [r7, #0]
 8003dea:	691b      	ldr	r3, [r3, #16]
 8003dec:	461a      	mov	r2, r3
 8003dee:	69b9      	ldr	r1, [r7, #24]
 8003df0:	6878      	ldr	r0, [r7, #4]
 8003df2:	f7ff ffa3 	bl	8003d3c <LL_GPIO_SetPinPull>
      
      /* Check Pin Mode parameters */
      assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8003df6:	683b      	ldr	r3, [r7, #0]
 8003df8:	685b      	ldr	r3, [r3, #4]
 8003dfa:	461a      	mov	r2, r3
 8003dfc:	69b9      	ldr	r1, [r7, #24]
 8003dfe:	6878      	ldr	r0, [r7, #4]
 8003e00:	f7ff ff06 	bl	8003c10 <LL_GPIO_SetPinMode>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8003e04:	683b      	ldr	r3, [r7, #0]
 8003e06:	685b      	ldr	r3, [r3, #4]
 8003e08:	2b01      	cmp	r3, #1
 8003e0a:	d003      	beq.n	8003e14 <LL_GPIO_Init+0x94>
 8003e0c:	683b      	ldr	r3, [r7, #0]
 8003e0e:	685b      	ldr	r3, [r3, #4]
 8003e10:	2b09      	cmp	r3, #9
 8003e12:	d10d      	bne.n	8003e30 <LL_GPIO_Init+0xb0>
        /* Check speed and Output mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8003e14:	683b      	ldr	r3, [r7, #0]
 8003e16:	689b      	ldr	r3, [r3, #8]
 8003e18:	461a      	mov	r2, r3
 8003e1a:	69b9      	ldr	r1, [r7, #24]
 8003e1c:	6878      	ldr	r0, [r7, #4]
 8003e1e:	f7ff ff29 	bl	8003c74 <LL_GPIO_SetPinSpeed>

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 8003e22:	683b      	ldr	r3, [r7, #0]
 8003e24:	68db      	ldr	r3, [r3, #12]
 8003e26:	461a      	mov	r2, r3
 8003e28:	69b9      	ldr	r1, [r7, #24]
 8003e2a:	6878      	ldr	r0, [r7, #4]
 8003e2c:	f7ff ff54 	bl	8003cd8 <LL_GPIO_SetPinOutputType>
      }
    }
    pinpos++;
 8003e30:	69fb      	ldr	r3, [r7, #28]
 8003e32:	3301      	adds	r3, #1
 8003e34:	61fb      	str	r3, [r7, #28]
  while ((pinmask  >> pinpos) != 0u)
 8003e36:	697a      	ldr	r2, [r7, #20]
 8003e38:	69fb      	ldr	r3, [r7, #28]
 8003e3a:	fa22 f303 	lsr.w	r3, r2, r3
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d1b4      	bne.n	8003dac <LL_GPIO_Init+0x2c>
  }
  return (SUCCESS);
 8003e42:	2300      	movs	r3, #0
}
 8003e44:	4618      	mov	r0, r3
 8003e46:	3720      	adds	r7, #32
 8003e48:	46bd      	mov	sp, r7
 8003e4a:	bd80      	pop	{r7, pc}

08003e4c <LL_RCC_GetSysClkSource>:
{
 8003e4c:	b480      	push	{r7}
 8003e4e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8003e50:	4b03      	ldr	r3, [pc, #12]	; (8003e60 <LL_RCC_GetSysClkSource+0x14>)
 8003e52:	685b      	ldr	r3, [r3, #4]
 8003e54:	f003 030c 	and.w	r3, r3, #12
}
 8003e58:	4618      	mov	r0, r3
 8003e5a:	46bd      	mov	sp, r7
 8003e5c:	bc80      	pop	{r7}
 8003e5e:	4770      	bx	lr
 8003e60:	40021000 	.word	0x40021000

08003e64 <LL_RCC_GetAHBPrescaler>:
{
 8003e64:	b480      	push	{r7}
 8003e66:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8003e68:	4b03      	ldr	r3, [pc, #12]	; (8003e78 <LL_RCC_GetAHBPrescaler+0x14>)
 8003e6a:	685b      	ldr	r3, [r3, #4]
 8003e6c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8003e70:	4618      	mov	r0, r3
 8003e72:	46bd      	mov	sp, r7
 8003e74:	bc80      	pop	{r7}
 8003e76:	4770      	bx	lr
 8003e78:	40021000 	.word	0x40021000

08003e7c <LL_RCC_GetAPB1Prescaler>:
{
 8003e7c:	b480      	push	{r7}
 8003e7e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8003e80:	4b03      	ldr	r3, [pc, #12]	; (8003e90 <LL_RCC_GetAPB1Prescaler+0x14>)
 8003e82:	685b      	ldr	r3, [r3, #4]
 8003e84:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8003e88:	4618      	mov	r0, r3
 8003e8a:	46bd      	mov	sp, r7
 8003e8c:	bc80      	pop	{r7}
 8003e8e:	4770      	bx	lr
 8003e90:	40021000 	.word	0x40021000

08003e94 <LL_RCC_GetAPB2Prescaler>:
{
 8003e94:	b480      	push	{r7}
 8003e96:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8003e98:	4b03      	ldr	r3, [pc, #12]	; (8003ea8 <LL_RCC_GetAPB2Prescaler+0x14>)
 8003e9a:	685b      	ldr	r3, [r3, #4]
 8003e9c:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8003ea0:	4618      	mov	r0, r3
 8003ea2:	46bd      	mov	sp, r7
 8003ea4:	bc80      	pop	{r7}
 8003ea6:	4770      	bx	lr
 8003ea8:	40021000 	.word	0x40021000

08003eac <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_PLL2 (*)
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8003eac:	b480      	push	{r7}
 8003eae:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t pllsrc = READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC);
  uint32_t predivsrc = (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC) << 4U);
  return (uint32_t)(pllsrc | predivsrc);
#else
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC));
 8003eb0:	4b03      	ldr	r3, [pc, #12]	; (8003ec0 <LL_RCC_PLL_GetMainSource+0x14>)
 8003eb2:	685b      	ldr	r3, [r3, #4]
 8003eb4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
#endif /*RCC_CFGR2_PREDIV1SRC*/
}
 8003eb8:	4618      	mov	r0, r3
 8003eba:	46bd      	mov	sp, r7
 8003ebc:	bc80      	pop	{r7}
 8003ebe:	4770      	bx	lr
 8003ec0:	40021000 	.word	0x40021000

08003ec4 <LL_RCC_PLL_GetMultiplicator>:
  *         @arg @ref LL_RCC_PLL_MUL_16 (*)
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMultiplicator(void)
{
 8003ec4:	b480      	push	{r7}
 8003ec6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLMULL));
 8003ec8:	4b03      	ldr	r3, [pc, #12]	; (8003ed8 <LL_RCC_PLL_GetMultiplicator+0x14>)
 8003eca:	685b      	ldr	r3, [r3, #4]
 8003ecc:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
}
 8003ed0:	4618      	mov	r0, r3
 8003ed2:	46bd      	mov	sp, r7
 8003ed4:	bc80      	pop	{r7}
 8003ed6:	4770      	bx	lr
 8003ed8:	40021000 	.word	0x40021000

08003edc <LL_RCC_PLL_GetPrediv>:
  *         @arg @ref LL_RCC_PREDIV_DIV_16 (*)
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetPrediv(void)
{
 8003edc:	b480      	push	{r7}
 8003ede:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1)
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1));
 8003ee0:	4b03      	ldr	r3, [pc, #12]	; (8003ef0 <LL_RCC_PLL_GetPrediv+0x14>)
 8003ee2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ee4:	f003 030f 	and.w	r3, r3, #15
#else
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos);
#endif /*RCC_CFGR2_PREDIV1*/
}
 8003ee8:	4618      	mov	r0, r3
 8003eea:	46bd      	mov	sp, r7
 8003eec:	bc80      	pop	{r7}
 8003eee:	4770      	bx	lr
 8003ef0:	40021000 	.word	0x40021000

08003ef4 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8003ef4:	b580      	push	{r7, lr}
 8003ef6:	b082      	sub	sp, #8
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8003efc:	f000 f820 	bl	8003f40 <RCC_GetSystemClockFreq>
 8003f00:	4602      	mov	r2, r0
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	4618      	mov	r0, r3
 8003f0c:	f000 f83e 	bl	8003f8c <RCC_GetHCLKClockFreq>
 8003f10:	4602      	mov	r2, r0
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	685b      	ldr	r3, [r3, #4]
 8003f1a:	4618      	mov	r0, r3
 8003f1c:	f000 f84c 	bl	8003fb8 <RCC_GetPCLK1ClockFreq>
 8003f20:	4602      	mov	r2, r0
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	685b      	ldr	r3, [r3, #4]
 8003f2a:	4618      	mov	r0, r3
 8003f2c:	f000 f858 	bl	8003fe0 <RCC_GetPCLK2ClockFreq>
 8003f30:	4602      	mov	r2, r0
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	60da      	str	r2, [r3, #12]
}
 8003f36:	bf00      	nop
 8003f38:	3708      	adds	r7, #8
 8003f3a:	46bd      	mov	sp, r7
 8003f3c:	bd80      	pop	{r7, pc}
	...

08003f40 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8003f40:	b580      	push	{r7, lr}
 8003f42:	b082      	sub	sp, #8
 8003f44:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8003f46:	2300      	movs	r3, #0
 8003f48:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8003f4a:	f7ff ff7f 	bl	8003e4c <LL_RCC_GetSysClkSource>
 8003f4e:	4603      	mov	r3, r0
 8003f50:	2b08      	cmp	r3, #8
 8003f52:	d00c      	beq.n	8003f6e <RCC_GetSystemClockFreq+0x2e>
 8003f54:	2b08      	cmp	r3, #8
 8003f56:	d80e      	bhi.n	8003f76 <RCC_GetSystemClockFreq+0x36>
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d002      	beq.n	8003f62 <RCC_GetSystemClockFreq+0x22>
 8003f5c:	2b04      	cmp	r3, #4
 8003f5e:	d003      	beq.n	8003f68 <RCC_GetSystemClockFreq+0x28>
 8003f60:	e009      	b.n	8003f76 <RCC_GetSystemClockFreq+0x36>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8003f62:	4b09      	ldr	r3, [pc, #36]	; (8003f88 <RCC_GetSystemClockFreq+0x48>)
 8003f64:	607b      	str	r3, [r7, #4]
      break;
 8003f66:	e009      	b.n	8003f7c <RCC_GetSystemClockFreq+0x3c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8003f68:	4b07      	ldr	r3, [pc, #28]	; (8003f88 <RCC_GetSystemClockFreq+0x48>)
 8003f6a:	607b      	str	r3, [r7, #4]
      break;
 8003f6c:	e006      	b.n	8003f7c <RCC_GetSystemClockFreq+0x3c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 8003f6e:	f000 f84b 	bl	8004008 <RCC_PLL_GetFreqDomain_SYS>
 8003f72:	6078      	str	r0, [r7, #4]
      break;
 8003f74:	e002      	b.n	8003f7c <RCC_GetSystemClockFreq+0x3c>

    default:
      frequency = HSI_VALUE;
 8003f76:	4b04      	ldr	r3, [pc, #16]	; (8003f88 <RCC_GetSystemClockFreq+0x48>)
 8003f78:	607b      	str	r3, [r7, #4]
      break;
 8003f7a:	bf00      	nop
  }

  return frequency;
 8003f7c:	687b      	ldr	r3, [r7, #4]
}
 8003f7e:	4618      	mov	r0, r3
 8003f80:	3708      	adds	r7, #8
 8003f82:	46bd      	mov	sp, r7
 8003f84:	bd80      	pop	{r7, pc}
 8003f86:	bf00      	nop
 8003f88:	007a1200 	.word	0x007a1200

08003f8c <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8003f8c:	b580      	push	{r7, lr}
 8003f8e:	b082      	sub	sp, #8
 8003f90:	af00      	add	r7, sp, #0
 8003f92:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8003f94:	f7ff ff66 	bl	8003e64 <LL_RCC_GetAHBPrescaler>
 8003f98:	4603      	mov	r3, r0
 8003f9a:	091b      	lsrs	r3, r3, #4
 8003f9c:	f003 030f 	and.w	r3, r3, #15
 8003fa0:	4a04      	ldr	r2, [pc, #16]	; (8003fb4 <RCC_GetHCLKClockFreq+0x28>)
 8003fa2:	5cd3      	ldrb	r3, [r2, r3]
 8003fa4:	461a      	mov	r2, r3
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	40d3      	lsrs	r3, r2
}
 8003faa:	4618      	mov	r0, r3
 8003fac:	3708      	adds	r7, #8
 8003fae:	46bd      	mov	sp, r7
 8003fb0:	bd80      	pop	{r7, pc}
 8003fb2:	bf00      	nop
 8003fb4:	080050c8 	.word	0x080050c8

08003fb8 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8003fb8:	b580      	push	{r7, lr}
 8003fba:	b082      	sub	sp, #8
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8003fc0:	f7ff ff5c 	bl	8003e7c <LL_RCC_GetAPB1Prescaler>
 8003fc4:	4603      	mov	r3, r0
 8003fc6:	0a1b      	lsrs	r3, r3, #8
 8003fc8:	4a04      	ldr	r2, [pc, #16]	; (8003fdc <RCC_GetPCLK1ClockFreq+0x24>)
 8003fca:	5cd3      	ldrb	r3, [r2, r3]
 8003fcc:	461a      	mov	r2, r3
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	40d3      	lsrs	r3, r2
}
 8003fd2:	4618      	mov	r0, r3
 8003fd4:	3708      	adds	r7, #8
 8003fd6:	46bd      	mov	sp, r7
 8003fd8:	bd80      	pop	{r7, pc}
 8003fda:	bf00      	nop
 8003fdc:	080050d8 	.word	0x080050d8

08003fe0 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8003fe0:	b580      	push	{r7, lr}
 8003fe2:	b082      	sub	sp, #8
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8003fe8:	f7ff ff54 	bl	8003e94 <LL_RCC_GetAPB2Prescaler>
 8003fec:	4603      	mov	r3, r0
 8003fee:	0adb      	lsrs	r3, r3, #11
 8003ff0:	4a04      	ldr	r2, [pc, #16]	; (8004004 <RCC_GetPCLK2ClockFreq+0x24>)
 8003ff2:	5cd3      	ldrb	r3, [r2, r3]
 8003ff4:	461a      	mov	r2, r3
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	40d3      	lsrs	r3, r2
}
 8003ffa:	4618      	mov	r0, r3
 8003ffc:	3708      	adds	r7, #8
 8003ffe:	46bd      	mov	sp, r7
 8004000:	bd80      	pop	{r7, pc}
 8004002:	bf00      	nop
 8004004:	080050d8 	.word	0x080050d8

08004008 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 8004008:	b580      	push	{r7, lr}
 800400a:	b082      	sub	sp, #8
 800400c:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq = 0U, pllsource = 0U;
 800400e:	2300      	movs	r3, #0
 8004010:	607b      	str	r3, [r7, #4]
 8004012:	2300      	movs	r3, #0
 8004014:	603b      	str	r3, [r7, #0]

  /* PLL_VCO = (HSE_VALUE, HSI_VALUE or PLL2 / PLL Predivider) * PLL Multiplicator */

  /* Get PLL source */
  pllsource = LL_RCC_PLL_GetMainSource();
 8004016:	f7ff ff49 	bl	8003eac <LL_RCC_PLL_GetMainSource>
 800401a:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 800401c:	683b      	ldr	r3, [r7, #0]
 800401e:	2b00      	cmp	r3, #0
 8004020:	d004      	beq.n	800402c <RCC_PLL_GetFreqDomain_SYS+0x24>
 8004022:	683b      	ldr	r3, [r7, #0]
 8004024:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004028:	d003      	beq.n	8004032 <RCC_PLL_GetFreqDomain_SYS+0x2a>
 800402a:	e00b      	b.n	8004044 <RCC_PLL_GetFreqDomain_SYS+0x3c>
  {
    case LL_RCC_PLLSOURCE_HSI_DIV_2: /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE / 2U;
 800402c:	4b0d      	ldr	r3, [pc, #52]	; (8004064 <RCC_PLL_GetFreqDomain_SYS+0x5c>)
 800402e:	607b      	str	r3, [r7, #4]
      break;
 8004030:	e00b      	b.n	800404a <RCC_PLL_GetFreqDomain_SYS+0x42>

    case LL_RCC_PLLSOURCE_HSE:       /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE / (LL_RCC_PLL_GetPrediv() + 1U);
 8004032:	f7ff ff53 	bl	8003edc <LL_RCC_PLL_GetPrediv>
 8004036:	4603      	mov	r3, r0
 8004038:	3301      	adds	r3, #1
 800403a:	4a0b      	ldr	r2, [pc, #44]	; (8004068 <RCC_PLL_GetFreqDomain_SYS+0x60>)
 800403c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004040:	607b      	str	r3, [r7, #4]
      break;
 8004042:	e002      	b.n	800404a <RCC_PLL_GetFreqDomain_SYS+0x42>
      pllinputfreq = RCC_PLL2_GetFreqClockFreq() / (LL_RCC_PLL_GetPrediv() + 1U);
      break;
#endif /* RCC_PLL2_SUPPORT */

    default:
      pllinputfreq = HSI_VALUE / 2U;
 8004044:	4b07      	ldr	r3, [pc, #28]	; (8004064 <RCC_PLL_GetFreqDomain_SYS+0x5c>)
 8004046:	607b      	str	r3, [r7, #4]
      break;
 8004048:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetMultiplicator());
 800404a:	f7ff ff3b 	bl	8003ec4 <LL_RCC_PLL_GetMultiplicator>
 800404e:	4603      	mov	r3, r0
 8004050:	0c9b      	lsrs	r3, r3, #18
 8004052:	3302      	adds	r3, #2
 8004054:	687a      	ldr	r2, [r7, #4]
 8004056:	fb02 f303 	mul.w	r3, r2, r3
}
 800405a:	4618      	mov	r0, r3
 800405c:	3708      	adds	r7, #8
 800405e:	46bd      	mov	sp, r7
 8004060:	bd80      	pop	{r7, pc}
 8004062:	bf00      	nop
 8004064:	003d0900 	.word	0x003d0900
 8004068:	007a1200 	.word	0x007a1200

0800406c <LL_TIM_SetPrescaler>:
{
 800406c:	b480      	push	{r7}
 800406e:	b083      	sub	sp, #12
 8004070:	af00      	add	r7, sp, #0
 8004072:	6078      	str	r0, [r7, #4]
 8004074:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	683a      	ldr	r2, [r7, #0]
 800407a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800407c:	bf00      	nop
 800407e:	370c      	adds	r7, #12
 8004080:	46bd      	mov	sp, r7
 8004082:	bc80      	pop	{r7}
 8004084:	4770      	bx	lr

08004086 <LL_TIM_SetAutoReload>:
{
 8004086:	b480      	push	{r7}
 8004088:	b083      	sub	sp, #12
 800408a:	af00      	add	r7, sp, #0
 800408c:	6078      	str	r0, [r7, #4]
 800408e:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	683a      	ldr	r2, [r7, #0]
 8004094:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8004096:	bf00      	nop
 8004098:	370c      	adds	r7, #12
 800409a:	46bd      	mov	sp, r7
 800409c:	bc80      	pop	{r7}
 800409e:	4770      	bx	lr

080040a0 <LL_TIM_SetRepetitionCounter>:
{
 80040a0:	b480      	push	{r7}
 80040a2:	b083      	sub	sp, #12
 80040a4:	af00      	add	r7, sp, #0
 80040a6:	6078      	str	r0, [r7, #4]
 80040a8:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	683a      	ldr	r2, [r7, #0]
 80040ae:	631a      	str	r2, [r3, #48]	; 0x30
}
 80040b0:	bf00      	nop
 80040b2:	370c      	adds	r7, #12
 80040b4:	46bd      	mov	sp, r7
 80040b6:	bc80      	pop	{r7}
 80040b8:	4770      	bx	lr

080040ba <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 80040ba:	b480      	push	{r7}
 80040bc:	b083      	sub	sp, #12
 80040be:	af00      	add	r7, sp, #0
 80040c0:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	695b      	ldr	r3, [r3, #20]
 80040c6:	f043 0201 	orr.w	r2, r3, #1
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	615a      	str	r2, [r3, #20]
}
 80040ce:	bf00      	nop
 80040d0:	370c      	adds	r7, #12
 80040d2:	46bd      	mov	sp, r7
 80040d4:	bc80      	pop	{r7}
 80040d6:	4770      	bx	lr

080040d8 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 80040d8:	b580      	push	{r7, lr}
 80040da:	b084      	sub	sp, #16
 80040dc:	af00      	add	r7, sp, #0
 80040de:	6078      	str	r0, [r7, #4]
 80040e0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	4a3d      	ldr	r2, [pc, #244]	; (80041e0 <LL_TIM_Init+0x108>)
 80040ec:	4293      	cmp	r3, r2
 80040ee:	d00f      	beq.n	8004110 <LL_TIM_Init+0x38>
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80040f6:	d00b      	beq.n	8004110 <LL_TIM_Init+0x38>
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	4a3a      	ldr	r2, [pc, #232]	; (80041e4 <LL_TIM_Init+0x10c>)
 80040fc:	4293      	cmp	r3, r2
 80040fe:	d007      	beq.n	8004110 <LL_TIM_Init+0x38>
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	4a39      	ldr	r2, [pc, #228]	; (80041e8 <LL_TIM_Init+0x110>)
 8004104:	4293      	cmp	r3, r2
 8004106:	d003      	beq.n	8004110 <LL_TIM_Init+0x38>
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	4a38      	ldr	r2, [pc, #224]	; (80041ec <LL_TIM_Init+0x114>)
 800410c:	4293      	cmp	r3, r2
 800410e:	d106      	bne.n	800411e <LL_TIM_Init+0x46>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004116:	683b      	ldr	r3, [r7, #0]
 8004118:	685b      	ldr	r3, [r3, #4]
 800411a:	4313      	orrs	r3, r2
 800411c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	4a2f      	ldr	r2, [pc, #188]	; (80041e0 <LL_TIM_Init+0x108>)
 8004122:	4293      	cmp	r3, r2
 8004124:	d027      	beq.n	8004176 <LL_TIM_Init+0x9e>
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800412c:	d023      	beq.n	8004176 <LL_TIM_Init+0x9e>
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	4a2c      	ldr	r2, [pc, #176]	; (80041e4 <LL_TIM_Init+0x10c>)
 8004132:	4293      	cmp	r3, r2
 8004134:	d01f      	beq.n	8004176 <LL_TIM_Init+0x9e>
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	4a2b      	ldr	r2, [pc, #172]	; (80041e8 <LL_TIM_Init+0x110>)
 800413a:	4293      	cmp	r3, r2
 800413c:	d01b      	beq.n	8004176 <LL_TIM_Init+0x9e>
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	4a2a      	ldr	r2, [pc, #168]	; (80041ec <LL_TIM_Init+0x114>)
 8004142:	4293      	cmp	r3, r2
 8004144:	d017      	beq.n	8004176 <LL_TIM_Init+0x9e>
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	4a29      	ldr	r2, [pc, #164]	; (80041f0 <LL_TIM_Init+0x118>)
 800414a:	4293      	cmp	r3, r2
 800414c:	d013      	beq.n	8004176 <LL_TIM_Init+0x9e>
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	4a28      	ldr	r2, [pc, #160]	; (80041f4 <LL_TIM_Init+0x11c>)
 8004152:	4293      	cmp	r3, r2
 8004154:	d00f      	beq.n	8004176 <LL_TIM_Init+0x9e>
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	4a27      	ldr	r2, [pc, #156]	; (80041f8 <LL_TIM_Init+0x120>)
 800415a:	4293      	cmp	r3, r2
 800415c:	d00b      	beq.n	8004176 <LL_TIM_Init+0x9e>
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	4a26      	ldr	r2, [pc, #152]	; (80041fc <LL_TIM_Init+0x124>)
 8004162:	4293      	cmp	r3, r2
 8004164:	d007      	beq.n	8004176 <LL_TIM_Init+0x9e>
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	4a25      	ldr	r2, [pc, #148]	; (8004200 <LL_TIM_Init+0x128>)
 800416a:	4293      	cmp	r3, r2
 800416c:	d003      	beq.n	8004176 <LL_TIM_Init+0x9e>
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	4a24      	ldr	r2, [pc, #144]	; (8004204 <LL_TIM_Init+0x12c>)
 8004172:	4293      	cmp	r3, r2
 8004174:	d106      	bne.n	8004184 <LL_TIM_Init+0xac>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800417c:	683b      	ldr	r3, [r7, #0]
 800417e:	68db      	ldr	r3, [r3, #12]
 8004180:	4313      	orrs	r3, r2
 8004182:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	68fa      	ldr	r2, [r7, #12]
 8004188:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 800418a:	683b      	ldr	r3, [r7, #0]
 800418c:	689b      	ldr	r3, [r3, #8]
 800418e:	4619      	mov	r1, r3
 8004190:	6878      	ldr	r0, [r7, #4]
 8004192:	f7ff ff78 	bl	8004086 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8004196:	683b      	ldr	r3, [r7, #0]
 8004198:	881b      	ldrh	r3, [r3, #0]
 800419a:	4619      	mov	r1, r3
 800419c:	6878      	ldr	r0, [r7, #4]
 800419e:	f7ff ff65 	bl	800406c <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	4a0e      	ldr	r2, [pc, #56]	; (80041e0 <LL_TIM_Init+0x108>)
 80041a6:	4293      	cmp	r3, r2
 80041a8:	d00b      	beq.n	80041c2 <LL_TIM_Init+0xea>
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	4a13      	ldr	r2, [pc, #76]	; (80041fc <LL_TIM_Init+0x124>)
 80041ae:	4293      	cmp	r3, r2
 80041b0:	d007      	beq.n	80041c2 <LL_TIM_Init+0xea>
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	4a12      	ldr	r2, [pc, #72]	; (8004200 <LL_TIM_Init+0x128>)
 80041b6:	4293      	cmp	r3, r2
 80041b8:	d003      	beq.n	80041c2 <LL_TIM_Init+0xea>
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	4a11      	ldr	r2, [pc, #68]	; (8004204 <LL_TIM_Init+0x12c>)
 80041be:	4293      	cmp	r3, r2
 80041c0:	d105      	bne.n	80041ce <LL_TIM_Init+0xf6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 80041c2:	683b      	ldr	r3, [r7, #0]
 80041c4:	691b      	ldr	r3, [r3, #16]
 80041c6:	4619      	mov	r1, r3
 80041c8:	6878      	ldr	r0, [r7, #4]
 80041ca:	f7ff ff69 	bl	80040a0 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 80041ce:	6878      	ldr	r0, [r7, #4]
 80041d0:	f7ff ff73 	bl	80040ba <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 80041d4:	2300      	movs	r3, #0
}
 80041d6:	4618      	mov	r0, r3
 80041d8:	3710      	adds	r7, #16
 80041da:	46bd      	mov	sp, r7
 80041dc:	bd80      	pop	{r7, pc}
 80041de:	bf00      	nop
 80041e0:	40012c00 	.word	0x40012c00
 80041e4:	40000400 	.word	0x40000400
 80041e8:	40000800 	.word	0x40000800
 80041ec:	40000c00 	.word	0x40000c00
 80041f0:	40001800 	.word	0x40001800
 80041f4:	40001c00 	.word	0x40001c00
 80041f8:	40002000 	.word	0x40002000
 80041fc:	40014000 	.word	0x40014000
 8004200:	40014400 	.word	0x40014400
 8004204:	40014800 	.word	0x40014800

08004208 <LL_USART_IsEnabled>:
{
 8004208:	b480      	push	{r7}
 800420a:	b083      	sub	sp, #12
 800420c:	af00      	add	r7, sp, #0
 800420e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	68db      	ldr	r3, [r3, #12]
 8004214:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004218:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800421c:	bf0c      	ite	eq
 800421e:	2301      	moveq	r3, #1
 8004220:	2300      	movne	r3, #0
 8004222:	b2db      	uxtb	r3, r3
}
 8004224:	4618      	mov	r0, r3
 8004226:	370c      	adds	r7, #12
 8004228:	46bd      	mov	sp, r7
 800422a:	bc80      	pop	{r7}
 800422c:	4770      	bx	lr

0800422e <LL_USART_SetStopBitsLength>:
{
 800422e:	b480      	push	{r7}
 8004230:	b083      	sub	sp, #12
 8004232:	af00      	add	r7, sp, #0
 8004234:	6078      	str	r0, [r7, #4]
 8004236:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	691b      	ldr	r3, [r3, #16]
 800423c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004240:	683b      	ldr	r3, [r7, #0]
 8004242:	431a      	orrs	r2, r3
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	611a      	str	r2, [r3, #16]
}
 8004248:	bf00      	nop
 800424a:	370c      	adds	r7, #12
 800424c:	46bd      	mov	sp, r7
 800424e:	bc80      	pop	{r7}
 8004250:	4770      	bx	lr

08004252 <LL_USART_SetHWFlowCtrl>:
{
 8004252:	b480      	push	{r7}
 8004254:	b083      	sub	sp, #12
 8004256:	af00      	add	r7, sp, #0
 8004258:	6078      	str	r0, [r7, #4]
 800425a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	695b      	ldr	r3, [r3, #20]
 8004260:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004264:	683b      	ldr	r3, [r7, #0]
 8004266:	431a      	orrs	r2, r3
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	615a      	str	r2, [r3, #20]
}
 800426c:	bf00      	nop
 800426e:	370c      	adds	r7, #12
 8004270:	46bd      	mov	sp, r7
 8004272:	bc80      	pop	{r7}
 8004274:	4770      	bx	lr
	...

08004278 <LL_USART_SetBaudRate>:
{
 8004278:	b480      	push	{r7}
 800427a:	b085      	sub	sp, #20
 800427c:	af00      	add	r7, sp, #0
 800427e:	60f8      	str	r0, [r7, #12]
 8004280:	60b9      	str	r1, [r7, #8]
 8004282:	607a      	str	r2, [r7, #4]
 8004284:	603b      	str	r3, [r7, #0]
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800428c:	d152      	bne.n	8004334 <LL_USART_SetBaudRate+0xbc>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 800428e:	68ba      	ldr	r2, [r7, #8]
 8004290:	4613      	mov	r3, r2
 8004292:	009b      	lsls	r3, r3, #2
 8004294:	4413      	add	r3, r2
 8004296:	009a      	lsls	r2, r3, #2
 8004298:	441a      	add	r2, r3
 800429a:	683b      	ldr	r3, [r7, #0]
 800429c:	005b      	lsls	r3, r3, #1
 800429e:	fbb2 f3f3 	udiv	r3, r2, r3
 80042a2:	4a4f      	ldr	r2, [pc, #316]	; (80043e0 <LL_USART_SetBaudRate+0x168>)
 80042a4:	fba2 2303 	umull	r2, r3, r2, r3
 80042a8:	095b      	lsrs	r3, r3, #5
 80042aa:	b29b      	uxth	r3, r3
 80042ac:	011b      	lsls	r3, r3, #4
 80042ae:	b299      	uxth	r1, r3
 80042b0:	68ba      	ldr	r2, [r7, #8]
 80042b2:	4613      	mov	r3, r2
 80042b4:	009b      	lsls	r3, r3, #2
 80042b6:	4413      	add	r3, r2
 80042b8:	009a      	lsls	r2, r3, #2
 80042ba:	441a      	add	r2, r3
 80042bc:	683b      	ldr	r3, [r7, #0]
 80042be:	005b      	lsls	r3, r3, #1
 80042c0:	fbb2 f2f3 	udiv	r2, r2, r3
 80042c4:	4b46      	ldr	r3, [pc, #280]	; (80043e0 <LL_USART_SetBaudRate+0x168>)
 80042c6:	fba3 0302 	umull	r0, r3, r3, r2
 80042ca:	095b      	lsrs	r3, r3, #5
 80042cc:	2064      	movs	r0, #100	; 0x64
 80042ce:	fb00 f303 	mul.w	r3, r0, r3
 80042d2:	1ad3      	subs	r3, r2, r3
 80042d4:	00db      	lsls	r3, r3, #3
 80042d6:	3332      	adds	r3, #50	; 0x32
 80042d8:	4a41      	ldr	r2, [pc, #260]	; (80043e0 <LL_USART_SetBaudRate+0x168>)
 80042da:	fba2 2303 	umull	r2, r3, r2, r3
 80042de:	095b      	lsrs	r3, r3, #5
 80042e0:	b29b      	uxth	r3, r3
 80042e2:	005b      	lsls	r3, r3, #1
 80042e4:	b29b      	uxth	r3, r3
 80042e6:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80042ea:	b29b      	uxth	r3, r3
 80042ec:	440b      	add	r3, r1
 80042ee:	b299      	uxth	r1, r3
 80042f0:	68ba      	ldr	r2, [r7, #8]
 80042f2:	4613      	mov	r3, r2
 80042f4:	009b      	lsls	r3, r3, #2
 80042f6:	4413      	add	r3, r2
 80042f8:	009a      	lsls	r2, r3, #2
 80042fa:	441a      	add	r2, r3
 80042fc:	683b      	ldr	r3, [r7, #0]
 80042fe:	005b      	lsls	r3, r3, #1
 8004300:	fbb2 f2f3 	udiv	r2, r2, r3
 8004304:	4b36      	ldr	r3, [pc, #216]	; (80043e0 <LL_USART_SetBaudRate+0x168>)
 8004306:	fba3 0302 	umull	r0, r3, r3, r2
 800430a:	095b      	lsrs	r3, r3, #5
 800430c:	2064      	movs	r0, #100	; 0x64
 800430e:	fb00 f303 	mul.w	r3, r0, r3
 8004312:	1ad3      	subs	r3, r2, r3
 8004314:	00db      	lsls	r3, r3, #3
 8004316:	3332      	adds	r3, #50	; 0x32
 8004318:	4a31      	ldr	r2, [pc, #196]	; (80043e0 <LL_USART_SetBaudRate+0x168>)
 800431a:	fba2 2303 	umull	r2, r3, r2, r3
 800431e:	095b      	lsrs	r3, r3, #5
 8004320:	b29b      	uxth	r3, r3
 8004322:	f003 0307 	and.w	r3, r3, #7
 8004326:	b29b      	uxth	r3, r3
 8004328:	440b      	add	r3, r1
 800432a:	b29b      	uxth	r3, r3
 800432c:	461a      	mov	r2, r3
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	609a      	str	r2, [r3, #8]
}
 8004332:	e04f      	b.n	80043d4 <LL_USART_SetBaudRate+0x15c>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8004334:	68ba      	ldr	r2, [r7, #8]
 8004336:	4613      	mov	r3, r2
 8004338:	009b      	lsls	r3, r3, #2
 800433a:	4413      	add	r3, r2
 800433c:	009a      	lsls	r2, r3, #2
 800433e:	441a      	add	r2, r3
 8004340:	683b      	ldr	r3, [r7, #0]
 8004342:	009b      	lsls	r3, r3, #2
 8004344:	fbb2 f3f3 	udiv	r3, r2, r3
 8004348:	4a25      	ldr	r2, [pc, #148]	; (80043e0 <LL_USART_SetBaudRate+0x168>)
 800434a:	fba2 2303 	umull	r2, r3, r2, r3
 800434e:	095b      	lsrs	r3, r3, #5
 8004350:	b29b      	uxth	r3, r3
 8004352:	011b      	lsls	r3, r3, #4
 8004354:	b299      	uxth	r1, r3
 8004356:	68ba      	ldr	r2, [r7, #8]
 8004358:	4613      	mov	r3, r2
 800435a:	009b      	lsls	r3, r3, #2
 800435c:	4413      	add	r3, r2
 800435e:	009a      	lsls	r2, r3, #2
 8004360:	441a      	add	r2, r3
 8004362:	683b      	ldr	r3, [r7, #0]
 8004364:	009b      	lsls	r3, r3, #2
 8004366:	fbb2 f2f3 	udiv	r2, r2, r3
 800436a:	4b1d      	ldr	r3, [pc, #116]	; (80043e0 <LL_USART_SetBaudRate+0x168>)
 800436c:	fba3 0302 	umull	r0, r3, r3, r2
 8004370:	095b      	lsrs	r3, r3, #5
 8004372:	2064      	movs	r0, #100	; 0x64
 8004374:	fb00 f303 	mul.w	r3, r0, r3
 8004378:	1ad3      	subs	r3, r2, r3
 800437a:	011b      	lsls	r3, r3, #4
 800437c:	3332      	adds	r3, #50	; 0x32
 800437e:	4a18      	ldr	r2, [pc, #96]	; (80043e0 <LL_USART_SetBaudRate+0x168>)
 8004380:	fba2 2303 	umull	r2, r3, r2, r3
 8004384:	095b      	lsrs	r3, r3, #5
 8004386:	b29b      	uxth	r3, r3
 8004388:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800438c:	b29b      	uxth	r3, r3
 800438e:	440b      	add	r3, r1
 8004390:	b299      	uxth	r1, r3
 8004392:	68ba      	ldr	r2, [r7, #8]
 8004394:	4613      	mov	r3, r2
 8004396:	009b      	lsls	r3, r3, #2
 8004398:	4413      	add	r3, r2
 800439a:	009a      	lsls	r2, r3, #2
 800439c:	441a      	add	r2, r3
 800439e:	683b      	ldr	r3, [r7, #0]
 80043a0:	009b      	lsls	r3, r3, #2
 80043a2:	fbb2 f2f3 	udiv	r2, r2, r3
 80043a6:	4b0e      	ldr	r3, [pc, #56]	; (80043e0 <LL_USART_SetBaudRate+0x168>)
 80043a8:	fba3 0302 	umull	r0, r3, r3, r2
 80043ac:	095b      	lsrs	r3, r3, #5
 80043ae:	2064      	movs	r0, #100	; 0x64
 80043b0:	fb00 f303 	mul.w	r3, r0, r3
 80043b4:	1ad3      	subs	r3, r2, r3
 80043b6:	011b      	lsls	r3, r3, #4
 80043b8:	3332      	adds	r3, #50	; 0x32
 80043ba:	4a09      	ldr	r2, [pc, #36]	; (80043e0 <LL_USART_SetBaudRate+0x168>)
 80043bc:	fba2 2303 	umull	r2, r3, r2, r3
 80043c0:	095b      	lsrs	r3, r3, #5
 80043c2:	b29b      	uxth	r3, r3
 80043c4:	f003 030f 	and.w	r3, r3, #15
 80043c8:	b29b      	uxth	r3, r3
 80043ca:	440b      	add	r3, r1
 80043cc:	b29b      	uxth	r3, r3
 80043ce:	461a      	mov	r2, r3
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	609a      	str	r2, [r3, #8]
}
 80043d4:	bf00      	nop
 80043d6:	3714      	adds	r7, #20
 80043d8:	46bd      	mov	sp, r7
 80043da:	bc80      	pop	{r7}
 80043dc:	4770      	bx	lr
 80043de:	bf00      	nop
 80043e0:	51eb851f 	.word	0x51eb851f

080043e4 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 80043e4:	b580      	push	{r7, lr}
 80043e6:	b088      	sub	sp, #32
 80043e8:	af00      	add	r7, sp, #0
 80043ea:	6078      	str	r0, [r7, #4]
 80043ec:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 80043ee:	2301      	movs	r3, #1
 80043f0:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 80043f2:	2300      	movs	r3, #0
 80043f4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));
#endif /* USART_OverSampling_Feature */

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 80043f6:	6878      	ldr	r0, [r7, #4]
 80043f8:	f7ff ff06 	bl	8004208 <LL_USART_IsEnabled>
 80043fc:	4603      	mov	r3, r0
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d157      	bne.n	80044b2 <LL_USART_Init+0xce>
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
#if defined(USART_CR1_OVER8)
    MODIFY_REG(USARTx->CR1,
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	68db      	ldr	r3, [r3, #12]
 8004406:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800440a:	f023 030c 	bic.w	r3, r3, #12
 800440e:	683a      	ldr	r2, [r7, #0]
 8004410:	6851      	ldr	r1, [r2, #4]
 8004412:	683a      	ldr	r2, [r7, #0]
 8004414:	68d2      	ldr	r2, [r2, #12]
 8004416:	4311      	orrs	r1, r2
 8004418:	683a      	ldr	r2, [r7, #0]
 800441a:	6912      	ldr	r2, [r2, #16]
 800441c:	4311      	orrs	r1, r2
 800441e:	683a      	ldr	r2, [r7, #0]
 8004420:	6992      	ldr	r2, [r2, #24]
 8004422:	430a      	orrs	r2, r1
 8004424:	431a      	orrs	r2, r3
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 800442a:	683b      	ldr	r3, [r7, #0]
 800442c:	689b      	ldr	r3, [r3, #8]
 800442e:	4619      	mov	r1, r3
 8004430:	6878      	ldr	r0, [r7, #4]
 8004432:	f7ff fefc 	bl	800422e <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8004436:	683b      	ldr	r3, [r7, #0]
 8004438:	695b      	ldr	r3, [r3, #20]
 800443a:	4619      	mov	r1, r3
 800443c:	6878      	ldr	r0, [r7, #4]
 800443e:	f7ff ff08 	bl	8004252 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 8004442:	f107 0308 	add.w	r3, r7, #8
 8004446:	4618      	mov	r0, r3
 8004448:	f7ff fd54 	bl	8003ef4 <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	4a1b      	ldr	r2, [pc, #108]	; (80044bc <LL_USART_Init+0xd8>)
 8004450:	4293      	cmp	r3, r2
 8004452:	d102      	bne.n	800445a <LL_USART_Init+0x76>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8004454:	697b      	ldr	r3, [r7, #20]
 8004456:	61bb      	str	r3, [r7, #24]
 8004458:	e01a      	b.n	8004490 <LL_USART_Init+0xac>
    }
    else if (USARTx == USART2)
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	4a18      	ldr	r2, [pc, #96]	; (80044c0 <LL_USART_Init+0xdc>)
 800445e:	4293      	cmp	r3, r2
 8004460:	d102      	bne.n	8004468 <LL_USART_Init+0x84>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8004462:	693b      	ldr	r3, [r7, #16]
 8004464:	61bb      	str	r3, [r7, #24]
 8004466:	e013      	b.n	8004490 <LL_USART_Init+0xac>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	4a16      	ldr	r2, [pc, #88]	; (80044c4 <LL_USART_Init+0xe0>)
 800446c:	4293      	cmp	r3, r2
 800446e:	d102      	bne.n	8004476 <LL_USART_Init+0x92>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8004470:	693b      	ldr	r3, [r7, #16]
 8004472:	61bb      	str	r3, [r7, #24]
 8004474:	e00c      	b.n	8004490 <LL_USART_Init+0xac>
    }
#endif /* USART3 */
#if defined(UART4)
    else if (USARTx == UART4)
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	4a13      	ldr	r2, [pc, #76]	; (80044c8 <LL_USART_Init+0xe4>)
 800447a:	4293      	cmp	r3, r2
 800447c:	d102      	bne.n	8004484 <LL_USART_Init+0xa0>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 800447e:	693b      	ldr	r3, [r7, #16]
 8004480:	61bb      	str	r3, [r7, #24]
 8004482:	e005      	b.n	8004490 <LL_USART_Init+0xac>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	4a11      	ldr	r2, [pc, #68]	; (80044cc <LL_USART_Init+0xe8>)
 8004488:	4293      	cmp	r3, r2
 800448a:	d101      	bne.n	8004490 <LL_USART_Init+0xac>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 800448c:	693b      	ldr	r3, [r7, #16]
 800448e:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8004490:	69bb      	ldr	r3, [r7, #24]
 8004492:	2b00      	cmp	r3, #0
 8004494:	d00d      	beq.n	80044b2 <LL_USART_Init+0xce>
        && (USART_InitStruct->BaudRate != 0U))
 8004496:	683b      	ldr	r3, [r7, #0]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	2b00      	cmp	r3, #0
 800449c:	d009      	beq.n	80044b2 <LL_USART_Init+0xce>
    {
      status = SUCCESS;
 800449e:	2300      	movs	r3, #0
 80044a0:	77fb      	strb	r3, [r7, #31]
#if defined(USART_CR1_OVER8)
      LL_USART_SetBaudRate(USARTx,
 80044a2:	683b      	ldr	r3, [r7, #0]
 80044a4:	699a      	ldr	r2, [r3, #24]
 80044a6:	683b      	ldr	r3, [r7, #0]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	69b9      	ldr	r1, [r7, #24]
 80044ac:	6878      	ldr	r0, [r7, #4]
 80044ae:	f7ff fee3 	bl	8004278 <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 80044b2:	7ffb      	ldrb	r3, [r7, #31]
}
 80044b4:	4618      	mov	r0, r3
 80044b6:	3720      	adds	r7, #32
 80044b8:	46bd      	mov	sp, r7
 80044ba:	bd80      	pop	{r7, pc}
 80044bc:	40013800 	.word	0x40013800
 80044c0:	40004400 	.word	0x40004400
 80044c4:	40004800 	.word	0x40004800
 80044c8:	40004c00 	.word	0x40004c00
 80044cc:	40005000 	.word	0x40005000

080044d0 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 80044d0:	b480      	push	{r7}
 80044d2:	b083      	sub	sp, #12
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	6078      	str	r0, [r7, #4]
 80044d8:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 80044da:	687a      	ldr	r2, [r7, #4]
 80044dc:	683b      	ldr	r3, [r7, #0]
 80044de:	fbb2 f3f3 	udiv	r3, r2, r3
 80044e2:	4a07      	ldr	r2, [pc, #28]	; (8004500 <LL_InitTick+0x30>)
 80044e4:	3b01      	subs	r3, #1
 80044e6:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 80044e8:	4b05      	ldr	r3, [pc, #20]	; (8004500 <LL_InitTick+0x30>)
 80044ea:	2200      	movs	r2, #0
 80044ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80044ee:	4b04      	ldr	r3, [pc, #16]	; (8004500 <LL_InitTick+0x30>)
 80044f0:	2205      	movs	r2, #5
 80044f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 80044f4:	bf00      	nop
 80044f6:	370c      	adds	r7, #12
 80044f8:	46bd      	mov	sp, r7
 80044fa:	bc80      	pop	{r7}
 80044fc:	4770      	bx	lr
 80044fe:	bf00      	nop
 8004500:	e000e010 	.word	0xe000e010

08004504 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 8004504:	b580      	push	{r7, lr}
 8004506:	b082      	sub	sp, #8
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 800450c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8004510:	6878      	ldr	r0, [r7, #4]
 8004512:	f7ff ffdd 	bl	80044d0 <LL_InitTick>
}
 8004516:	bf00      	nop
 8004518:	3708      	adds	r7, #8
 800451a:	46bd      	mov	sp, r7
 800451c:	bd80      	pop	{r7, pc}
	...

08004520 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8004520:	b480      	push	{r7}
 8004522:	b083      	sub	sp, #12
 8004524:	af00      	add	r7, sp, #0
 8004526:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8004528:	4a03      	ldr	r2, [pc, #12]	; (8004538 <LL_SetSystemCoreClock+0x18>)
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	6013      	str	r3, [r2, #0]
}
 800452e:	bf00      	nop
 8004530:	370c      	adds	r7, #12
 8004532:	46bd      	mov	sp, r7
 8004534:	bc80      	pop	{r7}
 8004536:	4770      	bx	lr
 8004538:	20000240 	.word	0x20000240

0800453c <__libc_init_array>:
 800453c:	b570      	push	{r4, r5, r6, lr}
 800453e:	2600      	movs	r6, #0
 8004540:	4d0c      	ldr	r5, [pc, #48]	; (8004574 <__libc_init_array+0x38>)
 8004542:	4c0d      	ldr	r4, [pc, #52]	; (8004578 <__libc_init_array+0x3c>)
 8004544:	1b64      	subs	r4, r4, r5
 8004546:	10a4      	asrs	r4, r4, #2
 8004548:	42a6      	cmp	r6, r4
 800454a:	d109      	bne.n	8004560 <__libc_init_array+0x24>
 800454c:	f000 f828 	bl	80045a0 <_init>
 8004550:	2600      	movs	r6, #0
 8004552:	4d0a      	ldr	r5, [pc, #40]	; (800457c <__libc_init_array+0x40>)
 8004554:	4c0a      	ldr	r4, [pc, #40]	; (8004580 <__libc_init_array+0x44>)
 8004556:	1b64      	subs	r4, r4, r5
 8004558:	10a4      	asrs	r4, r4, #2
 800455a:	42a6      	cmp	r6, r4
 800455c:	d105      	bne.n	800456a <__libc_init_array+0x2e>
 800455e:	bd70      	pop	{r4, r5, r6, pc}
 8004560:	f855 3b04 	ldr.w	r3, [r5], #4
 8004564:	4798      	blx	r3
 8004566:	3601      	adds	r6, #1
 8004568:	e7ee      	b.n	8004548 <__libc_init_array+0xc>
 800456a:	f855 3b04 	ldr.w	r3, [r5], #4
 800456e:	4798      	blx	r3
 8004570:	3601      	adds	r6, #1
 8004572:	e7f2      	b.n	800455a <__libc_init_array+0x1e>
 8004574:	080050e0 	.word	0x080050e0
 8004578:	080050e0 	.word	0x080050e0
 800457c:	080050e0 	.word	0x080050e0
 8004580:	080050e4 	.word	0x080050e4

08004584 <memcpy>:
 8004584:	440a      	add	r2, r1
 8004586:	4291      	cmp	r1, r2
 8004588:	f100 33ff 	add.w	r3, r0, #4294967295
 800458c:	d100      	bne.n	8004590 <memcpy+0xc>
 800458e:	4770      	bx	lr
 8004590:	b510      	push	{r4, lr}
 8004592:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004596:	4291      	cmp	r1, r2
 8004598:	f803 4f01 	strb.w	r4, [r3, #1]!
 800459c:	d1f9      	bne.n	8004592 <memcpy+0xe>
 800459e:	bd10      	pop	{r4, pc}

080045a0 <_init>:
 80045a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80045a2:	bf00      	nop
 80045a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80045a6:	bc08      	pop	{r3}
 80045a8:	469e      	mov	lr, r3
 80045aa:	4770      	bx	lr

080045ac <_fini>:
 80045ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80045ae:	bf00      	nop
 80045b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80045b2:	bc08      	pop	{r3}
 80045b4:	469e      	mov	lr, r3
 80045b6:	4770      	bx	lr
