--Andrew Ramirez

entity regsrcbmux is 

	port(
	
		d1,d0: in std_logic_vector(31 downto 0);
		s: in std_logic;
		y: out std_logic_vector(31 downto 0)
	
	);
	
end entity;

architecture df of regsrcbmux is

	with s select y <=
	d1 when b"1",
	d0 when others;

begin



end architecture;