

================================================================
== Vitis HLS Report for 'cache_access_Pipeline_VITIS_LOOP_24_1'
================================================================
* Date:           Wed May  8 03:01:12 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        caches
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.220 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       66|       66|  0.660 us|  0.660 us|   66|   66|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_24_1  |       64|       64|         2|          1|          1|    64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.22>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [writeback.cpp:22->cache.cpp:62]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mymem, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%index_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %index"   --->   Operation 7 'read' 'index_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%cache_tag_load_2_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %cache_tag_load_2"   --->   Operation 8 'read' 'cache_tag_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln26_3_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln26_3"   --->   Operation 9 'read' 'zext_ln26_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.40ns)   --->   "%store_ln22 = store i7 0, i7 %i" [writeback.cpp:22->cache.cpp:62]   --->   Operation 10 'store' 'store_ln22' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_2 = load i7 %i" [writeback.cpp:26->cache.cpp:62]   --->   Operation 12 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.70ns)   --->   "%icmp_ln24 = icmp_eq  i7 %i_2, i7 64" [writeback.cpp:24->cache.cpp:62]   --->   Operation 13 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.70ns)   --->   "%add_ln24 = add i7 %i_2, i7 1" [writeback.cpp:24->cache.cpp:62]   --->   Operation 14 'add' 'add_ln24' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %for.inc.i.split, void %if.end71.loopexit.exitStub" [writeback.cpp:24->cache.cpp:62]   --->   Operation 15 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln26_5 = zext i7 %i_2" [writeback.cpp:26->cache.cpp:62]   --->   Operation 16 'zext' 'zext_ln26_5' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.71ns)   --->   "%add_ln26_1 = add i9 %zext_ln26_3_read, i9 %zext_ln26_5" [writeback.cpp:26->cache.cpp:62]   --->   Operation 17 'add' 'add_ln26_1' <Predicate = (!icmp_ln24)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln26_6 = zext i9 %add_ln26_1" [writeback.cpp:26->cache.cpp:62]   --->   Operation 18 'zext' 'zext_ln26_6' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%cache_addr = getelementptr i32 %cache, i64 0, i64 %zext_ln26_6" [writeback.cpp:26->cache.cpp:62]   --->   Operation 19 'getelementptr' 'cache_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (1.09ns)   --->   "%cache_load = load i9 %cache_addr" [writeback.cpp:26->cache.cpp:62]   --->   Operation 20 'load' 'cache_load' <Predicate = (!icmp_ln24)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i7 %i_2" [writeback.cpp:26->cache.cpp:62]   --->   Operation 21 'trunc' 'trunc_ln26' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.40ns)   --->   "%store_ln22 = store i7 %add_ln24, i7 %i" [writeback.cpp:22->cache.cpp:62]   --->   Operation 22 'store' 'store_ln22' <Predicate = (!icmp_ln24)> <Delay = 0.40>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 32 'ret' 'ret_ln0' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.19>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln22 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [writeback.cpp:22->cache.cpp:62]   --->   Operation 23 'specpipeline' 'specpipeline_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [writeback.cpp:22->cache.cpp:62]   --->   Operation 24 'speclooptripcount' 'speclooptripcount_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [writeback.cpp:24->cache.cpp:62]   --->   Operation 25 'specloopname' 'specloopname_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/2] (1.09ns)   --->   "%cache_load = load i9 %cache_addr" [writeback.cpp:26->cache.cpp:62]   --->   Operation 26 'load' 'cache_load' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%add_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i3.i2.i6, i3 %cache_tag_load_2_read, i2 %index_read, i6 %trunc_ln26" [writeback.cpp:26->cache.cpp:62]   --->   Operation 27 'bitconcatenate' 'add_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i11 %add_ln" [writeback.cpp:26->cache.cpp:62]   --->   Operation 28 'zext' 'zext_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%mymem_addr = getelementptr i32 %mymem, i64 0, i64 %zext_ln26" [writeback.cpp:26->cache.cpp:62]   --->   Operation 29 'getelementptr' 'mymem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.09ns)   --->   "%store_ln26 = store i32 %cache_load, i11 %mymem_addr" [writeback.cpp:26->cache.cpp:62]   --->   Operation 30 'store' 'store_ln26' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln24 = br void %for.inc.i" [writeback.cpp:24->cache.cpp:62]   --->   Operation 31 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.220ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', writeback.cpp:22->cache.cpp:62) of constant 0 on local variable 'i', writeback.cpp:22->cache.cpp:62 [11]  (0.402 ns)
	'load' operation 7 bit ('i', writeback.cpp:26->cache.cpp:62) on local variable 'i', writeback.cpp:22->cache.cpp:62 [14]  (0.000 ns)
	'add' operation 9 bit ('add_ln26_1', writeback.cpp:26->cache.cpp:62) [20]  (0.719 ns)
	'getelementptr' operation 9 bit ('cache_addr', writeback.cpp:26->cache.cpp:62) [22]  (0.000 ns)
	'load' operation 32 bit ('cache_load', writeback.cpp:26->cache.cpp:62) on array 'cache' [26]  (1.099 ns)

 <State 2>: 2.198ns
The critical path consists of the following:
	'load' operation 32 bit ('cache_load', writeback.cpp:26->cache.cpp:62) on array 'cache' [26]  (1.099 ns)
	'store' operation 0 bit ('store_ln26', writeback.cpp:26->cache.cpp:62) of variable 'cache_load', writeback.cpp:26->cache.cpp:62 on array 'mymem' [31]  (1.099 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
