# Verilog
Each and every code presented here is given with testbenches and is properly verified
