$date
	Sun Oct 23 02:14:24 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#560956
b10101 !
1"
#560958
b10101 &
b10101 %
1$
#560959
0"
#560962
b1000000 &
b1000000 %
#560966
b100000 &
b100000 %
#560970
b10000 &
b10000 %
#560974
b1000 &
b1000 %
#560978
b100 &
b100 %
#560982
b10 &
b10 %
#560986
b1 &
b1 %
1#
#560990
b0 &
0#
b0 %
0$
#1538874
b101 &
b101 %
1$
b101 !
1"
#1538875
0"
#1538878
b10000 &
b10000 %
#1538882
b1000 &
b1000 %
#1538886
b100 &
b100 %
#1538890
b10 &
b10 %
#1538894
b1 &
1#
b1 %
#1538898
b0 &
b0 %
0#
0$
#2553202
b10100 &
b10100 %
1$
b10100 !
1"
#2553203
0"
#2553206
b1010 &
b1010 %
#2553210
b101 &
b101 %
#2553214
b10000 &
b10000 %
#2553218
b1000 &
b1000 %
#2553222
b100 &
b100 %
#2553226
b10 &
b10 %
#2553230
b1 &
1#
b1 %
#2553234
b0 &
b0 %
0#
0$
#4500012
