From 79d83bed61b5ed315f8eec63d5ea9046411fcdbc Mon Sep 17 00:00:00 2001
From: Dmitry Shifrin <dmitry.shifrin@cogentembedded.com>
Date: Mon, 25 Jul 2016 11:37:13 +0300
Subject: [PATCH] add sgx to r8a7794 dtsi

---
 arch/arm/boot/dts/r8a7794.dtsi            | 17 ++++++++++++++---
 include/dt-bindings/clock/r8a7794-clock.h |  2 ++
 2 files changed, 16 insertions(+), 3 deletions(-)

diff --git a/arch/arm/boot/dts/r8a7794.dtsi b/arch/arm/boot/dts/r8a7794.dtsi
index 50882dd..2140015 100644
--- a/arch/arm/boot/dts/r8a7794.dtsi
+++ b/arch/arm/boot/dts/r8a7794.dtsi
@@ -181,6 +181,17 @@
 		#power-domain-cells = <1>;
 	};
 
+	sgx@fd800000 {
+		compatible = "renesas,sgx";
+		reg = <0 0xfd800000 0 0x10000>;
+		interrupts = <0 119 IRQ_TYPE_LEVEL_HIGH>;
+		interrupt-names = "irq_sgx";
+		clocks = <&mstp1_clks R8A7794_CLK_3DG>,
+			 <&mstp8_clks R8A7794_CLK_IPMMU_SGX>;
+		clock-names = "sgx_clk", "ipmmu_clk";
+		power-domains = <&sysc R8A7794_PD_SGX>;
+	};
+
 	cmt0: timer@ffca0000 {
 		compatible = "renesas,cmt-48-gen2";
 		reg = <0 0xffca0000 0 0x1004>;
@@ -1198,13 +1209,13 @@
 		mstp8_clks: mstp8_clks@e6150990 {
 			compatible = "renesas,r8a7794-mstp-clocks", "renesas,cpg-mstp-clocks";
 			reg = <0 0xe6150990 0 4>, <0 0xe61509a0 0 4>;
-			clocks = <&zg_clk>, <&zg_clk>, <&p_clk>;
+			clocks = <&zx_clk>, <&zg_clk>, <&zg_clk>, <&p_clk>;
 			#clock-cells = <1>;
 			clock-indices = <
-				R8A7794_CLK_VIN1 R8A7794_CLK_VIN0 R8A7794_CLK_ETHER
+				R8A7794_CLK_IPMMU_SGX R8A7794_CLK_VIN1 R8A7794_CLK_VIN0 R8A7794_CLK_ETHER
 			>;
 			clock-output-names =
-				"vin1", "vin0", "ether";
+				"ipmmu_sgx" ,"vin1", "vin0", "ether";
 		};
 		mstp9_clks: mstp9_clks@e6150994 {
 			compatible = "renesas,r8a7794-mstp-clocks", "renesas,cpg-mstp-clocks";
diff --git a/include/dt-bindings/clock/r8a7794-clock.h b/include/dt-bindings/clock/r8a7794-clock.h
index dda467c..be84022 100644
--- a/include/dt-bindings/clock/r8a7794-clock.h
+++ b/include/dt-bindings/clock/r8a7794-clock.h
@@ -21,6 +21,7 @@
 #define R8A7794_CLK_SDH			6
 #define R8A7794_CLK_SD0			7
 #define R8A7794_CLK_Z			8
+#define R8A7794_CLK_SGX			9
 
 /* MSTP0 */
 #define R8A7794_CLK_MSIOF0		0
@@ -85,6 +86,7 @@
 #define R8A7794_CLK_DU0			24
 
 /* MSTP8 */
+#define R8A7794_CLK_IPMMU_SGX		0
 #define R8A7794_CLK_VIN1		10
 #define R8A7794_CLK_VIN0		11
 #define R8A7794_CLK_ETHER		13
-- 
1.9.1

