-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
-- Date        : Mon Jan 20 17:30:13 2020
-- Host        : latitude running 64-bit Ubuntu 18.04.3 LTS
-- Command     : write_vhdl -force -mode synth_stub
--               /home/antonio/Lab9/Progetto/firmware/Lab9.srcs/sources_1/ip/vio_dpram/vio_dpram_stub.vhdl
-- Design      : vio_dpram
-- Purpose     : Stub declaration of top-level module interface
-- Device      : xc7a35tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity vio_dpram is
  port (
    clk        : in  std_logic;
    probe_in0  : in  std_logic_vector (31 downto 0);
    probe_out0 : out std_logic_vector (9 downto 0);
    probe_out1 : out std_logic_vector (31 downto 0);
    probe_out2 : out std_logic_vector (0 to 0)
    );

end vio_dpram;

architecture stub of vio_dpram is
  attribute syn_black_box             : boolean;
  attribute black_box_pad_pin         : string;
  attribute syn_black_box of stub     : architecture is true;
  attribute black_box_pad_pin of stub : architecture is "clk,probe_in0[31:0],probe_out0[9:0],probe_out1[31:0],probe_out2[0:0]";
  attribute X_CORE_INFO               : string;
  attribute X_CORE_INFO of stub       : architecture is "vio,Vivado 2018.3";
begin
end;
