Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/brand/Documents/folder/lab3/rs_trigger_tb_isim_beh.exe -prj C:/Users/brand/Documents/folder/lab3/rs_trigger_tb_beh.prj work.rs_trigger_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/brand/Documents/folder/lab3/nor1.vhd" into library work
Parsing VHDL file "C:/Users/brand/Documents/folder/lab3/rs_trigger.vhd" into library work
Parsing VHDL file "C:/Users/brand/Documents/folder/lab3/rs_trigger_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity nor1 [nor1_default]
Compiling architecture behavioral of entity rs_trigger [rs_trigger_default]
Compiling architecture behavior of entity rs_trigger_tb
Time Resolution for simulation is 1ps.
Compiled 7 VHDL Units
Built simulation executable C:/Users/brand/Documents/folder/lab3/rs_trigger_tb_isim_beh.exe
Fuse Memory Usage: 29248 KB
Fuse CPU Usage: 561 ms
