{"Source Block": ["verilog-ethernet/rtl/eth_mac_10g_rx.v@254:297@HdlStmProcess", "end\n\n// mask errors to within packet\nreg [7:0] detect_error_masked;\n\nalways @* begin\n    case (detect_term)\n    8'b00000000: begin\n        detect_error_masked = detect_error;\n    end\n    8'b00000001: begin\n        detect_error_masked = 0;\n    end\n    8'b00000010: begin\n        detect_error_masked = detect_error[0];\n    end\n    8'b00000100: begin\n        detect_error_masked = detect_error[1:0];\n    end\n    8'b00001000: begin\n        detect_error_masked = detect_error[2:0];\n    end\n    8'b00010000: begin\n        detect_error_masked = detect_error[3:0];\n    end\n    8'b00100000: begin\n        detect_error_masked = detect_error[4:0];\n    end\n    8'b01000000: begin\n        detect_error_masked = detect_error[5:0];\n    end\n    8'b10000000: begin\n        detect_error_masked = detect_error[6:0];\n    end\n    default: begin\n        detect_error_masked = detect_error;\n    end\n    endcase\nend\n\n// Mask input data\ninteger j;\n\nalways @* begin\n"], "Clone Blocks": [], "Diff Content": {"Delete": [], "Add": [[262, "        control_masked = xgmii_rxc_d0;\n"], [265, "        control_masked = 0;\n"], [268, "        control_masked = xgmii_rxc_d0[0];\n"], [271, "        control_masked = xgmii_rxc_d0[1:0];\n"], [274, "        control_masked = xgmii_rxc_d0[2:0];\n"], [277, "        control_masked = xgmii_rxc_d0[3:0];\n"], [280, "        control_masked = xgmii_rxc_d0[4:0];\n"], [283, "        control_masked = xgmii_rxc_d0[5:0];\n"], [286, "        control_masked = xgmii_rxc_d0[6:0];\n"], [289, "        control_masked = xgmii_rxc_d0;\n"]]}}