// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config17_s_HH_
#define _conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config17_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "product_dense_ap_fixed_ap_fixed_ap_fixed_s.h"
#include "cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config17_s.h"
#include "myproject_axi_lshr_2304ns_12ns_2304_6_1.h"
#include "myproject_axi_mux_83_32_1_1.h"
#include "conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config17_s_w17jG.h"

namespace ap_rtl {

struct conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config17_s : public sc_module {
    // Port declarations 16
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<32> > data_V_V_dout;
    sc_in< sc_logic > data_V_V_empty_n;
    sc_out< sc_logic > data_V_V_read;
    sc_out< sc_lv<32> > res_V_V_din;
    sc_in< sc_logic > res_V_V_full_n;
    sc_out< sc_logic > res_V_V_write;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config17_s(sc_module_name name);
    SC_HAS_PROCESS(conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config17_s);

    ~conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config17_s();

    sc_trace_file* mVcdFile;

    conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config17_s_w17jG* w17_V_U;
    product_dense_ap_fixed_ap_fixed_ap_fixed_s* grp_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_572;
    cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config17_s* call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config17_s_fu_578;
    myproject_axi_lshr_2304ns_12ns_2304_6_1<1,6,1,2304,12,2304>* myproject_axi_lshr_2304ns_12ns_2304_6_1_U74;
    myproject_axi_mux_83_32_1_1<1,1,32,32,32,32,32,32,32,32,3,32>* myproject_axi_mux_83_32_1_1_U75;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<20> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_lv<2304> > layer_in_V;
    sc_signal< sc_lv<32> > sX_4;
    sc_signal< sc_lv<32> > sY_4;
    sc_signal< sc_lv<32> > pY_4;
    sc_signal< sc_lv<32> > pX_4;
    sc_signal< sc_lv<10> > w17_V_address0;
    sc_signal< sc_logic > w17_V_ce0;
    sc_signal< sc_lv<15> > w17_V_q0;
    sc_signal< sc_logic > data_V_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_logic > res_V_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state26;
    sc_signal< sc_logic > ap_CS_fsm_state27;
    sc_signal< sc_logic > ap_CS_fsm_state28;
    sc_signal< sc_logic > ap_CS_fsm_state29;
    sc_signal< sc_logic > ap_CS_fsm_state30;
    sc_signal< sc_logic > ap_CS_fsm_state31;
    sc_signal< sc_logic > ap_CS_fsm_state32;
    sc_signal< sc_logic > ap_CS_fsm_state33;
    sc_signal< sc_lv<1> > and_ln215_20_reg_1087;
    sc_signal< sc_lv<10> > ir1_0_i_i_i21_reg_192;
    sc_signal< sc_lv<10> > in_index_reg_203;
    sc_signal< sc_lv<32> > tmp_V_23020_reg_214;
    sc_signal< sc_lv<32> > tmp_V_23118_reg_225;
    sc_signal< sc_lv<32> > tmp_V_23216_reg_236;
    sc_signal< sc_lv<32> > tmp_V_23314_reg_247;
    sc_signal< sc_lv<32> > tmp_V_23412_reg_258;
    sc_signal< sc_lv<32> > tmp_V_23510_reg_269;
    sc_signal< sc_lv<32> > tmp_V_2368_reg_280;
    sc_signal< sc_lv<32> > tmp_V_2376_reg_291;
    sc_signal< sc_lv<20> > phi_mul_reg_302;
    sc_signal< sc_lv<32> > tmp_V_259_reg_313;
    sc_signal< sc_lv<32> > tmp_V_258_reg_344;
    sc_signal< sc_lv<32> > tmp_V_257_reg_375;
    sc_signal< sc_lv<32> > tmp_V_256_reg_406;
    sc_signal< sc_lv<32> > tmp_V_255_reg_437;
    sc_signal< sc_lv<32> > tmp_V_254_reg_468;
    sc_signal< sc_lv<32> > tmp_V_253_reg_499;
    sc_signal< sc_lv<32> > tmp_V_252_reg_530;
    sc_signal< sc_lv<32> > tmp_V_reg_1015;
    sc_signal< sc_lv<32> > tmp_V_245_reg_1020;
    sc_signal< sc_lv<32> > tmp_V_246_reg_1025;
    sc_signal< sc_lv<32> > tmp_V_247_reg_1030;
    sc_signal< sc_lv<32> > tmp_V_248_reg_1035;
    sc_signal< sc_lv<32> > tmp_V_249_reg_1040;
    sc_signal< sc_lv<32> > tmp_V_250_reg_1045;
    sc_signal< sc_lv<32> > tmp_V_251_reg_1050;
    sc_signal< sc_lv<32> > sX_4_load_reg_1055;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<1> > icmp_ln215_fu_644_p2;
    sc_signal< sc_lv<1> > icmp_ln215_reg_1060;
    sc_signal< sc_lv<32> > sY_4_load_reg_1065;
    sc_signal< sc_lv<1> > icmp_ln215_28_fu_654_p2;
    sc_signal< sc_lv<1> > icmp_ln215_28_reg_1070;
    sc_signal< sc_lv<32> > pY_4_load_reg_1075;
    sc_signal< sc_lv<32> > pX_4_load_reg_1081;
    sc_signal< sc_lv<1> > and_ln215_20_fu_712_p2;
    sc_signal< sc_lv<9> > i_fu_718_p2;
    sc_signal< sc_lv<9> > i_reg_1091;
    sc_signal< sc_lv<1> > icmp_ln532_fu_742_p2;
    sc_signal< sc_lv<1> > icmp_ln532_reg_1096;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state21_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter11;
    sc_signal< bool > ap_block_state23_pp0_stage0_iter12;
    sc_signal< bool > ap_block_state24_pp0_stage0_iter13;
    sc_signal< bool > ap_block_state25_pp0_stage0_iter14;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<12> > select_ln532_20_fu_774_p3;
    sc_signal< sc_lv<12> > select_ln532_20_reg_1101;
    sc_signal< sc_lv<12> > sub_ln532_30_fu_782_p2;
    sc_signal< sc_lv<12> > sub_ln532_30_reg_1106;
    sc_signal< sc_lv<12> > sub_ln532_30_reg_1106_pp0_iter1_reg;
    sc_signal< sc_lv<12> > sub_ln532_30_reg_1106_pp0_iter2_reg;
    sc_signal< sc_lv<12> > sub_ln532_30_reg_1106_pp0_iter3_reg;
    sc_signal< sc_lv<12> > sub_ln532_30_reg_1106_pp0_iter4_reg;
    sc_signal< sc_lv<12> > sub_ln532_30_reg_1106_pp0_iter5_reg;
    sc_signal< sc_lv<12> > sub_ln532_30_reg_1106_pp0_iter6_reg;
    sc_signal< sc_lv<10> > ir_fu_793_p2;
    sc_signal< sc_lv<10> > ir_reg_1116;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<10> > select_ln544_fu_811_p3;
    sc_signal< sc_lv<10> > select_ln544_reg_1121;
    sc_signal< sc_lv<1> > icmp_ln514_fu_819_p2;
    sc_signal< sc_lv<1> > icmp_ln514_reg_1126;
    sc_signal< sc_lv<1> > icmp_ln514_reg_1126_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln514_reg_1126_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln514_reg_1126_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln514_reg_1126_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln514_reg_1126_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln514_reg_1126_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln514_reg_1126_pp0_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln514_reg_1126_pp0_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln514_reg_1126_pp0_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln514_reg_1126_pp0_iter10_reg;
    sc_signal< sc_lv<1> > icmp_ln514_reg_1126_pp0_iter11_reg;
    sc_signal< sc_lv<1> > icmp_ln514_reg_1126_pp0_iter12_reg;
    sc_signal< sc_lv<1> > icmp_ln514_reg_1126_pp0_iter13_reg;
    sc_signal< sc_lv<15> > w17_V_load_reg_1140;
    sc_signal< sc_lv<15> > w17_V_load_reg_1140_pp0_iter2_reg;
    sc_signal< sc_lv<15> > w17_V_load_reg_1140_pp0_iter3_reg;
    sc_signal< sc_lv<15> > w17_V_load_reg_1140_pp0_iter4_reg;
    sc_signal< sc_lv<15> > w17_V_load_reg_1140_pp0_iter5_reg;
    sc_signal< sc_lv<15> > w17_V_load_reg_1140_pp0_iter6_reg;
    sc_signal< sc_lv<15> > w17_V_load_reg_1140_pp0_iter7_reg;
    sc_signal< sc_lv<2304> > grp_fu_845_p2;
    sc_signal< sc_lv<2304> > lshr_ln532_reg_1145;
    sc_signal< sc_lv<32> > trunc_ln532_fu_865_p1;
    sc_signal< sc_lv<32> > trunc_ln532_reg_1150;
    sc_signal< sc_lv<31> > grp_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_572_ap_return;
    sc_signal< sc_lv<31> > p_0_reg_1155;
    sc_signal< sc_lv<20> > add_ln521_fu_869_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter14;
    sc_signal< sc_lv<1> > icmp_ln237_fu_924_p2;
    sc_signal< sc_lv<1> > icmp_ln237_reg_1168;
    sc_signal< bool > ap_block_state33;
    sc_signal< sc_lv<32> > select_ln252_fu_945_p3;
    sc_signal< sc_lv<32> > select_ln252_reg_1172;
    sc_signal< sc_lv<1> > icmp_ln241_fu_964_p2;
    sc_signal< sc_lv<1> > icmp_ln241_reg_1177;
    sc_signal< sc_lv<32> > select_ln247_fu_985_p3;
    sc_signal< sc_lv<32> > select_ln247_reg_1181;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter13;
    sc_signal< sc_logic > call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config17_s_fu_578_ap_start;
    sc_signal< sc_logic > call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config17_s_fu_578_ap_done;
    sc_signal< sc_logic > call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config17_s_fu_578_ap_idle;
    sc_signal< sc_logic > call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config17_s_fu_578_ap_ready;
    sc_signal< sc_lv<256> > call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config17_s_fu_578_data_V_read;
    sc_signal< sc_lv<2304> > call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config17_s_fu_578_ap_return;
    sc_signal< sc_lv<9> > i_0_i22_reg_180;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_logic > ap_CS_fsm_state34;
    sc_signal< sc_lv<1> > icmp_ln206_fu_1009_p2;
    sc_signal< sc_lv<10> > ap_phi_mux_ir1_0_i_i_i21_phi_fu_196_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<10> > ap_phi_mux_in_index_phi_fu_207_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_tmp_V_252_phi_fu_535_p16;
    sc_signal< sc_lv<32> > ap_phi_mux_tmp_V_253_phi_fu_504_p16;
    sc_signal< sc_lv<32> > ap_phi_mux_tmp_V_254_phi_fu_473_p16;
    sc_signal< sc_lv<32> > ap_phi_mux_tmp_V_255_phi_fu_442_p16;
    sc_signal< sc_lv<32> > ap_phi_mux_tmp_V_256_phi_fu_411_p16;
    sc_signal< sc_lv<32> > ap_phi_mux_tmp_V_257_phi_fu_380_p16;
    sc_signal< sc_lv<32> > ap_phi_mux_tmp_V_258_phi_fu_349_p16;
    sc_signal< sc_lv<32> > ap_phi_mux_tmp_V_259_phi_fu_318_p16;
    sc_signal< sc_lv<32> > acc_0_V_fu_910_p2;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter14_tmp_V_259_reg_313;
    sc_signal< sc_lv<3> > trunc_ln_fu_875_p4;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter14_tmp_V_258_reg_344;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter14_tmp_V_257_reg_375;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter14_tmp_V_256_reg_406;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter14_tmp_V_255_reg_437;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter14_tmp_V_254_reg_468;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter14_tmp_V_253_reg_499;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter14_tmp_V_252_reg_530;
    sc_signal< sc_lv<32> > ap_phi_mux_storemerge_i_phi_fu_565_p4;
    sc_signal< sc_lv<32> > storemerge_i_reg_561;
    sc_signal< sc_lv<64> > zext_ln532_fu_788_p1;
    sc_signal< sc_lv<32> > add_ln245_fu_969_p2;
    sc_signal< sc_lv<32> > add_ln250_fu_929_p2;
    sc_signal< sc_lv<31> > tmp_29_fu_664_p4;
    sc_signal< sc_lv<31> > tmp_31_fu_684_p4;
    sc_signal< sc_lv<1> > icmp_ln215_29_fu_674_p2;
    sc_signal< sc_lv<1> > icmp_ln215_30_fu_694_p2;
    sc_signal< sc_lv<1> > and_ln215_19_fu_706_p2;
    sc_signal< sc_lv<1> > and_ln215_fu_700_p2;
    sc_signal< sc_lv<7> > empty_238_fu_724_p1;
    sc_signal< sc_lv<12> > tmp_s_fu_728_p3;
    sc_signal< sc_lv<12> > empty_239_fu_736_p2;
    sc_signal< sc_lv<12> > sub_ln532_fu_748_p2;
    sc_signal< sc_lv<12> > sub_ln532_29_fu_760_p2;
    sc_signal< sc_lv<12> > sub_ln532_28_fu_754_p2;
    sc_signal< sc_lv<12> > select_ln532_fu_766_p3;
    sc_signal< sc_lv<10> > add_ln544_fu_799_p2;
    sc_signal< sc_lv<1> > icmp_ln544_fu_805_p2;
    sc_signal< sc_lv<2304> > tmp_32_fu_825_p4;
    sc_signal< sc_lv<2304> > grp_fu_845_p0;
    sc_signal< sc_lv<2304> > grp_fu_845_p1;
    sc_signal< sc_lv<2304> > zext_ln532_20_fu_851_p1;
    sc_signal< sc_lv<2304> > lshr_ln532_10_fu_854_p2;
    sc_signal< sc_lv<2304> > and_ln532_fu_860_p2;
    sc_signal< sc_lv<3> > tmp_1_fu_885_p9;
    sc_signal< sc_lv<32> > sext_ln703_fu_907_p1;
    sc_signal< sc_lv<32> > tmp_1_fu_885_p10;
    sc_signal< sc_lv<32> > add_ln252_fu_940_p2;
    sc_signal< sc_lv<32> > add_ln247_fu_980_p2;
    sc_signal< sc_lv<20> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_368;
    sc_signal< bool > ap_condition_377;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<20> ap_ST_fsm_state1;
    static const sc_lv<20> ap_ST_fsm_state2;
    static const sc_lv<20> ap_ST_fsm_state3;
    static const sc_lv<20> ap_ST_fsm_state4;
    static const sc_lv<20> ap_ST_fsm_state5;
    static const sc_lv<20> ap_ST_fsm_state6;
    static const sc_lv<20> ap_ST_fsm_state7;
    static const sc_lv<20> ap_ST_fsm_state8;
    static const sc_lv<20> ap_ST_fsm_state9;
    static const sc_lv<20> ap_ST_fsm_state10;
    static const sc_lv<20> ap_ST_fsm_pp0_stage0;
    static const sc_lv<20> ap_ST_fsm_state26;
    static const sc_lv<20> ap_ST_fsm_state27;
    static const sc_lv<20> ap_ST_fsm_state28;
    static const sc_lv<20> ap_ST_fsm_state29;
    static const sc_lv<20> ap_ST_fsm_state30;
    static const sc_lv<20> ap_ST_fsm_state31;
    static const sc_lv<20> ap_ST_fsm_state32;
    static const sc_lv<20> ap_ST_fsm_state33;
    static const sc_lv<20> ap_ST_fsm_state34;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<20> ap_const_lv20_0;
    static const sc_lv<3> ap_const_lv3_7;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<3> ap_const_lv3_5;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<3> ap_const_lv3_3;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<12> ap_const_lv12_1F;
    static const sc_lv<12> ap_const_lv12_8FF;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<10> ap_const_lv10_48;
    static const sc_lv<10> ap_const_lv10_23F;
    static const sc_lv<32> ap_const_lv32_8FF;
    static const sc_lv<2304> ap_const_lv2304_lc_3;
    static const sc_lv<20> ap_const_lv20_71D;
    static const sc_lv<9> ap_const_lv9_143;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_acc_0_V_fu_910_p2();
    void thread_add_ln245_fu_969_p2();
    void thread_add_ln247_fu_980_p2();
    void thread_add_ln250_fu_929_p2();
    void thread_add_ln252_fu_940_p2();
    void thread_add_ln521_fu_869_p2();
    void thread_add_ln544_fu_799_p2();
    void thread_and_ln215_19_fu_706_p2();
    void thread_and_ln215_20_fu_712_p2();
    void thread_and_ln215_fu_700_p2();
    void thread_and_ln532_fu_860_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state26();
    void thread_ap_CS_fsm_state27();
    void thread_ap_CS_fsm_state28();
    void thread_ap_CS_fsm_state29();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state30();
    void thread_ap_CS_fsm_state31();
    void thread_ap_CS_fsm_state32();
    void thread_ap_CS_fsm_state33();
    void thread_ap_CS_fsm_state34();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state11_pp0_stage0_iter0();
    void thread_ap_block_state12_pp0_stage0_iter1();
    void thread_ap_block_state13_pp0_stage0_iter2();
    void thread_ap_block_state14_pp0_stage0_iter3();
    void thread_ap_block_state15_pp0_stage0_iter4();
    void thread_ap_block_state16_pp0_stage0_iter5();
    void thread_ap_block_state17_pp0_stage0_iter6();
    void thread_ap_block_state18_pp0_stage0_iter7();
    void thread_ap_block_state19_pp0_stage0_iter8();
    void thread_ap_block_state20_pp0_stage0_iter9();
    void thread_ap_block_state21_pp0_stage0_iter10();
    void thread_ap_block_state22_pp0_stage0_iter11();
    void thread_ap_block_state23_pp0_stage0_iter12();
    void thread_ap_block_state24_pp0_stage0_iter13();
    void thread_ap_block_state25_pp0_stage0_iter14();
    void thread_ap_block_state33();
    void thread_ap_condition_368();
    void thread_ap_condition_377();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_in_index_phi_fu_207_p4();
    void thread_ap_phi_mux_ir1_0_i_i_i21_phi_fu_196_p4();
    void thread_ap_phi_mux_storemerge_i_phi_fu_565_p4();
    void thread_ap_phi_mux_tmp_V_252_phi_fu_535_p16();
    void thread_ap_phi_mux_tmp_V_253_phi_fu_504_p16();
    void thread_ap_phi_mux_tmp_V_254_phi_fu_473_p16();
    void thread_ap_phi_mux_tmp_V_255_phi_fu_442_p16();
    void thread_ap_phi_mux_tmp_V_256_phi_fu_411_p16();
    void thread_ap_phi_mux_tmp_V_257_phi_fu_380_p16();
    void thread_ap_phi_mux_tmp_V_258_phi_fu_349_p16();
    void thread_ap_phi_mux_tmp_V_259_phi_fu_318_p16();
    void thread_ap_phi_reg_pp0_iter14_tmp_V_252_reg_530();
    void thread_ap_phi_reg_pp0_iter14_tmp_V_253_reg_499();
    void thread_ap_phi_reg_pp0_iter14_tmp_V_254_reg_468();
    void thread_ap_phi_reg_pp0_iter14_tmp_V_255_reg_437();
    void thread_ap_phi_reg_pp0_iter14_tmp_V_256_reg_406();
    void thread_ap_phi_reg_pp0_iter14_tmp_V_257_reg_375();
    void thread_ap_phi_reg_pp0_iter14_tmp_V_258_reg_344();
    void thread_ap_phi_reg_pp0_iter14_tmp_V_259_reg_313();
    void thread_ap_ready();
    void thread_call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config17_s_fu_578_ap_start();
    void thread_call_ret_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config17_s_fu_578_data_V_read();
    void thread_data_V_V_blk_n();
    void thread_data_V_V_read();
    void thread_empty_238_fu_724_p1();
    void thread_empty_239_fu_736_p2();
    void thread_grp_fu_845_p0();
    void thread_grp_fu_845_p1();
    void thread_i_fu_718_p2();
    void thread_icmp_ln206_fu_1009_p2();
    void thread_icmp_ln215_28_fu_654_p2();
    void thread_icmp_ln215_29_fu_674_p2();
    void thread_icmp_ln215_30_fu_694_p2();
    void thread_icmp_ln215_fu_644_p2();
    void thread_icmp_ln237_fu_924_p2();
    void thread_icmp_ln241_fu_964_p2();
    void thread_icmp_ln514_fu_819_p2();
    void thread_icmp_ln532_fu_742_p2();
    void thread_icmp_ln544_fu_805_p2();
    void thread_internal_ap_ready();
    void thread_ir_fu_793_p2();
    void thread_lshr_ln532_10_fu_854_p2();
    void thread_real_start();
    void thread_res_V_V_blk_n();
    void thread_res_V_V_din();
    void thread_res_V_V_write();
    void thread_select_ln247_fu_985_p3();
    void thread_select_ln252_fu_945_p3();
    void thread_select_ln532_20_fu_774_p3();
    void thread_select_ln532_fu_766_p3();
    void thread_select_ln544_fu_811_p3();
    void thread_sext_ln703_fu_907_p1();
    void thread_start_out();
    void thread_start_write();
    void thread_sub_ln532_28_fu_754_p2();
    void thread_sub_ln532_29_fu_760_p2();
    void thread_sub_ln532_30_fu_782_p2();
    void thread_sub_ln532_fu_748_p2();
    void thread_tmp_1_fu_885_p9();
    void thread_tmp_29_fu_664_p4();
    void thread_tmp_31_fu_684_p4();
    void thread_tmp_32_fu_825_p4();
    void thread_tmp_s_fu_728_p3();
    void thread_trunc_ln532_fu_865_p1();
    void thread_trunc_ln_fu_875_p4();
    void thread_w17_V_address0();
    void thread_w17_V_ce0();
    void thread_zext_ln532_20_fu_851_p1();
    void thread_zext_ln532_fu_788_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
