$date
	Sat Jan 31 10:48:27 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_serializer $end
$var wire 1 ! out $end
$var reg 1 " clock $end
$var reg 8 # data [7:0] $end
$var reg 1 $ enable $end
$var reg 1 % write $end
$scope module DUT $end
$var wire 1 " in_clock $end
$var wire 8 & in_data [7:0] $end
$var wire 1 $ in_enable $end
$var wire 1 % in_write $end
$var wire 1 ! out_bit $end
$var reg 8 ' internal [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx '
b10101010 &
0%
0$
b10101010 #
1"
x!
$end
#2
1%
#5
0"
#10
1!
b10101010 '
1"
#12
b0 #
b0 &
0%
#15
0"
#20
1"
#22
1$
#25
0"
#30
0!
b1010100 '
1"
#35
0"
#40
1!
b10101000 '
1"
#45
0"
#50
0!
b1010000 '
1"
#52
0$
#55
0"
#60
1"
#65
0"
#70
1"
#72
b110101 #
b110101 &
1$
1%
#75
0"
#80
b110101 '
1"
#82
b0 #
b0 &
0%
#85
0"
#90
b1101010 '
1"
#95
0"
#100
1!
b11010100 '
1"
#105
0"
#110
b10101000 '
1"
#115
0"
#120
0!
b1010000 '
1"
#125
0"
#130
1!
b10100000 '
1"
#135
0"
#140
0!
b1000000 '
1"
#145
0"
#150
1!
b10000000 '
1"
#155
0"
#160
0!
b0 '
1"
#165
0"
#170
1"
#175
0"
#180
1"
#182
