{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1737136746134 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1737136746135 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 17 14:59:05 2025 " "Processing started: Fri Jan 17 14:59:05 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1737136746135 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1737136746135 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MC1 -c MC1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MC1 -c MC1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1737136746136 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1737136746422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DECODER2_4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file DECODER2_4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DECODER2_4 " "Found entity 1: DECODER2_4" {  } { { "DECODER2_4.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/DECODER2_4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737136746511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737136746511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DECODER3_8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file DECODER3_8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DECODER3_8 " "Found entity 1: DECODER3_8" {  } { { "DECODER3_8.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/DECODER3_8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737136746513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737136746513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FULL_ADDER_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file FULL_ADDER_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FULL_ADDER_1bit " "Found entity 1: FULL_ADDER_1bit" {  } { { "FULL_ADDER_1bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/FULL_ADDER_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737136746515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737136746515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FULL_ADDER_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file FULL_ADDER_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FULL_ADDER_8bit " "Found entity 1: FULL_ADDER_8bit" {  } { { "FULL_ADDER_8bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/FULL_ADDER_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737136746517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737136746517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ULA_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_1bit " "Found entity 1: ULA_1bit" {  } { { "ULA_1bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/ULA_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737136746519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737136746519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ULA_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_8bit " "Found entity 1: ULA_8bit" {  } { { "ULA_8bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/ULA_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737136746521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737136746521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA_32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ULA_32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_32bit " "Found entity 1: ULA_32bit" {  } { { "ULA_32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/ULA_32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737136746524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737136746524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SHIFTER.bdf 1 1 " "Found 1 design units, including 1 entities, in source file SHIFTER.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFTER " "Found entity 1: SHIFTER" {  } { { "SHIFTER.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/SHIFTER.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737136746526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737136746526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "REGISTER8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file REGISTER8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER8bit " "Found entity 1: REGISTER8bit" {  } { { "REGISTER8bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737136746528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737136746528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "REGISTER32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file REGISTER32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER32bit " "Found entity 1: REGISTER32bit" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737136746530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737136746530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MAR.bdf 1 1 " "Found 1 design units, including 1 entities, in source file MAR.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MAR " "Found entity 1: MAR" {  } { { "MAR.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/MAR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737136746532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737136746532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MDR.bdf 1 1 " "Found 1 design units, including 1 entities, in source file MDR.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "MDR.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/MDR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737136746534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737136746534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC.bdf 1 1 " "Found 1 design units, including 1 entities, in source file PC.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/PC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737136746535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737136746535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MBR.bdf 1 1 " "Found 1 design units, including 1 entities, in source file MBR.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MBR " "Found entity 1: MBR" {  } { { "MBR.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/MBR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737136746537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737136746537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MBR_EXTENSOR.bdf 1 1 " "Found 1 design units, including 1 entities, in source file MBR_EXTENSOR.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MBR_EXTENSOR " "Found entity 1: MBR_EXTENSOR" {  } { { "MBR_EXTENSOR.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/MBR_EXTENSOR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737136746538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737136746538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SP.bdf 1 1 " "Found 1 design units, including 1 entities, in source file SP.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SP " "Found entity 1: SP" {  } { { "SP.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/SP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737136746540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737136746540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LV.bdf 1 1 " "Found 1 design units, including 1 entities, in source file LV.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LV " "Found entity 1: LV" {  } { { "LV.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/LV.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737136746542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737136746542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPP.bdf 1 1 " "Found 1 design units, including 1 entities, in source file CPP.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPP " "Found entity 1: CPP" {  } { { "CPP.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/CPP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737136746543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737136746543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TOS.bdf 1 1 " "Found 1 design units, including 1 entities, in source file TOS.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOS " "Found entity 1: TOS" {  } { { "TOS.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/TOS.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737136746544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737136746544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "OPC.bdf 1 1 " "Found 1 design units, including 1 entities, in source file OPC.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 OPC " "Found entity 1: OPC" {  } { { "OPC.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/OPC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737136746546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737136746546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "H.bdf 1 1 " "Found 1 design units, including 1 entities, in source file H.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 H " "Found entity 1: H" {  } { { "H.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/H.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737136746547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737136746547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BANK.bdf 1 1 " "Found 1 design units, including 1 entities, in source file BANK.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BANK " "Found entity 1: BANK" {  } { { "BANK.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/BANK.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737136746549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737136746549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LV_initial_address.bdf 1 1 " "Found 1 design units, including 1 entities, in source file LV_initial_address.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LV_initial_address " "Found entity 1: LV_initial_address" {  } { { "LV_initial_address.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/LV_initial_address.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737136746550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737136746550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPP_initial_address.bdf 1 1 " "Found 1 design units, including 1 entities, in source file CPP_initial_address.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPP_initial_address " "Found entity 1: CPP_initial_address" {  } { { "CPP_initial_address.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/CPP_initial_address.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737136746552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737136746552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DECODE3_8_EN.bdf 1 1 " "Found 1 design units, including 1 entities, in source file DECODE3_8_EN.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DECODE3_8_EN " "Found entity 1: DECODE3_8_EN" {  } { { "DECODE3_8_EN.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/DECODE3_8_EN.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737136746554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737136746554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DECODER2_4EN.bdf 1 1 " "Found 1 design units, including 1 entities, in source file DECODER2_4EN.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DECODER2_4EN " "Found entity 1: DECODER2_4EN" {  } { { "DECODER2_4EN.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/DECODER2_4EN.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737136746555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737136746555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DECODER4_16.bdf 1 1 " "Found 1 design units, including 1 entities, in source file DECODER4_16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DECODER4_16 " "Found entity 1: DECODER4_16" {  } { { "DECODER4_16.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/DECODER4_16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737136746557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737136746557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DATAPATH.bdf 1 1 " "Found 1 design units, including 1 entities, in source file DATAPATH.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DATAPATH " "Found entity 1: DATAPATH" {  } { { "DATAPATH.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/DATAPATH.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737136746558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737136746558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpc_generator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mpc_generator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mpc_generator " "Found entity 1: mpc_generator" {  } { { "mpc_generator.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/mpc_generator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737136746560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737136746560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CONTROL_UNIT.bdf 1 1 " "Found 1 design units, including 1 entities, in source file CONTROL_UNIT.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL_UNIT " "Found entity 1: CONTROL_UNIT" {  } { { "CONTROL_UNIT.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/CONTROL_UNIT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737136746561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737136746561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mc_compiler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mc_compiler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mc_compiler-SYN " "Found design unit 1: mc_compiler-SYN" {  } { { "mc_compiler.vhd" "" { Text "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/mc_compiler.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737136746957 ""} { "Info" "ISGN_ENTITY_NAME" "1 mc_compiler " "Found entity 1: mc_compiler" {  } { { "mc_compiler.vhd" "" { Text "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/mc_compiler.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737136746957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737136746957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU.bdf 1 1 " "Found 1 design units, including 1 entities, in source file CPU.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737136746963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737136746963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "RAM.vhd" "" { Text "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/RAM.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737136746965 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/RAM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737136746965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737136746965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MIC1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file MIC1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MIC1 " "Found entity 1: MIC1" {  } { { "MIC1.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737136746966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737136746966 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIC1 " "Elaborating entity \"MIC1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1737136747023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:inst " "Elaborating entity \"CPU\" for hierarchy \"CPU:inst\"" {  } { { "MIC1.bdf" "inst" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 304 272 592 496 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136747036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL_UNIT CPU:inst\|CONTROL_UNIT:inst " "Elaborating entity \"CONTROL_UNIT\" for hierarchy \"CPU:inst\|CONTROL_UNIT:inst\"" {  } { { "CPU.bdf" "inst" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/CPU.bdf" { { 352 232 432 480 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136747042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mc_compiler CPU:inst\|CONTROL_UNIT:inst\|mc_compiler:inst123132 " "Elaborating entity \"mc_compiler\" for hierarchy \"CPU:inst\|CONTROL_UNIT:inst\|mc_compiler:inst123132\"" {  } { { "CONTROL_UNIT.bdf" "inst123132" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/CONTROL_UNIT.bdf" { { 376 840 1056 504 "inst123132" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136747048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CPU:inst\|CONTROL_UNIT:inst\|mc_compiler:inst123132\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"CPU:inst\|CONTROL_UNIT:inst\|mc_compiler:inst123132\|altsyncram:altsyncram_component\"" {  } { { "mc_compiler.vhd" "altsyncram_component" { Text "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/mc_compiler.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136747314 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:inst\|CONTROL_UNIT:inst\|mc_compiler:inst123132\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"CPU:inst\|CONTROL_UNIT:inst\|mc_compiler:inst123132\|altsyncram:altsyncram_component\"" {  } { { "mc_compiler.vhd" "" { Text "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/mc_compiler.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1737136747328 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:inst\|CONTROL_UNIT:inst\|mc_compiler:inst123132\|altsyncram:altsyncram_component " "Instantiated megafunction \"CPU:inst\|CONTROL_UNIT:inst\|mc_compiler:inst123132\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136747329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136747329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file micro_code.mif " "Parameter \"init_file\" = \"micro_code.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136747329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136747329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136747329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136747329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136747329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136747329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136747329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136747329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136747329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 36 " "Parameter \"width_a\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136747329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136747329 ""}  } { { "mc_compiler.vhd" "" { Text "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/mc_compiler.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1737136747329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c881.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c881.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c881 " "Found entity 1: altsyncram_c881" {  } { { "db/altsyncram_c881.tdf" "" { Text "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/db/altsyncram_c881.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737136747372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737136747372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c881 CPU:inst\|CONTROL_UNIT:inst\|mc_compiler:inst123132\|altsyncram:altsyncram_component\|altsyncram_c881:auto_generated " "Elaborating entity \"altsyncram_c881\" for hierarchy \"CPU:inst\|CONTROL_UNIT:inst\|mc_compiler:inst123132\|altsyncram:altsyncram_component\|altsyncram_c881:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/radsfer/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136747373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpc_generator CPU:inst\|CONTROL_UNIT:inst\|mpc_generator:inst1 " "Elaborating entity \"mpc_generator\" for hierarchy \"CPU:inst\|CONTROL_UNIT:inst\|mpc_generator:inst1\"" {  } { { "CONTROL_UNIT.bdf" "inst1" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/CONTROL_UNIT.bdf" { { 376 344 576 536 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136747420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATAPATH CPU:inst\|DATAPATH:inst1 " "Elaborating entity \"DATAPATH\" for hierarchy \"CPU:inst\|DATAPATH:inst1\"" {  } { { "CPU.bdf" "inst1" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/CPU.bdf" { { 352 776 1000 544 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136747424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFTER CPU:inst\|DATAPATH:inst1\|SHIFTER:inst2 " "Elaborating entity \"SHIFTER\" for hierarchy \"CPU:inst\|DATAPATH:inst1\|SHIFTER:inst2\"" {  } { { "DATAPATH.bdf" "inst2" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/DATAPATH.bdf" { { 208 1744 1952 304 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136747430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODER2_4 CPU:inst\|DATAPATH:inst1\|SHIFTER:inst2\|DECODER2_4:inst27 " "Elaborating entity \"DECODER2_4\" for hierarchy \"CPU:inst\|DATAPATH:inst1\|SHIFTER:inst2\|DECODER2_4:inst27\"" {  } { { "SHIFTER.bdf" "inst27" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/SHIFTER.bdf" { { 952 240 336 1080 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136747436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA_32bit CPU:inst\|DATAPATH:inst1\|ULA_32bit:inst1 " "Elaborating entity \"ULA_32bit\" for hierarchy \"CPU:inst\|DATAPATH:inst1\|ULA_32bit:inst1\"" {  } { { "DATAPATH.bdf" "inst1" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/DATAPATH.bdf" { { 208 1464 1616 304 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136747439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA_8bit CPU:inst\|DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst " "Elaborating entity \"ULA_8bit\" for hierarchy \"CPU:inst\|DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst\"" {  } { { "ULA_32bit.bdf" "inst" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/ULA_32bit.bdf" { { 488 848 976 680 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136747444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA_1bit CPU:inst\|DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst\|ULA_1bit:inst14 " "Elaborating entity \"ULA_1bit\" for hierarchy \"CPU:inst\|DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst\|ULA_1bit:inst14\"" {  } { { "ULA_8bit.bdf" "inst14" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/ULA_8bit.bdf" { { 168 2472 2592 360 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136747451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FULL_ADDER_1bit CPU:inst\|DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst\|ULA_1bit:inst14\|FULL_ADDER_1bit:inst10 " "Elaborating entity \"FULL_ADDER_1bit\" for hierarchy \"CPU:inst\|DATAPATH:inst1\|ULA_32bit:inst1\|ULA_8bit:inst\|ULA_1bit:inst14\|FULL_ADDER_1bit:inst10\"" {  } { { "ULA_1bit.bdf" "inst10" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/ULA_1bit.bdf" { { 400 528 656 512 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136747455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BANK CPU:inst\|DATAPATH:inst1\|BANK:inst " "Elaborating entity \"BANK\" for hierarchy \"CPU:inst\|DATAPATH:inst1\|BANK:inst\"" {  } { { "DATAPATH.bdf" "inst" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/DATAPATH.bdf" { { 208 824 1048 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136747562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst " "Elaborating entity \"MAR\" for hierarchy \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\"" {  } { { "BANK.bdf" "inst" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/BANK.bdf" { { 112 520 792 240 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136747572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER32bit CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1 " "Elaborating entity \"REGISTER32bit\" for hierarchy \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\"" {  } { { "MAR.bdf" "inst1" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/MAR.bdf" { { 192 576 896 384 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136747576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER8bit CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|REGISTER8bit:inst " "Elaborating entity \"REGISTER8bit\" for hierarchy \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|REGISTER8bit:inst\"" {  } { { "REGISTER32bit.bdf" "inst" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 232 488 680 360 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136747582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MBR CPU:inst\|DATAPATH:inst1\|BANK:inst\|MBR:inst9 " "Elaborating entity \"MBR\" for hierarchy \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MBR:inst9\"" {  } { { "BANK.bdf" "inst9" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/BANK.bdf" { { 624 504 840 784 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136747592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MBR_EXTENSOR CPU:inst\|DATAPATH:inst1\|BANK:inst\|MBR:inst9\|MBR_EXTENSOR:inst " "Elaborating entity \"MBR_EXTENSOR\" for hierarchy \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MBR:inst9\|MBR_EXTENSOR:inst\"" {  } { { "MBR.bdf" "inst" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/MBR.bdf" { { -112 136 376 -16 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136747603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODER4_16 CPU:inst\|DATAPATH:inst1\|BANK:inst\|DECODER4_16:inst10 " "Elaborating entity \"DECODER4_16\" for hierarchy \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|DECODER4_16:inst10\"" {  } { { "BANK.bdf" "inst10" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/BANK.bdf" { { 480 80 176 800 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136747612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODER2_4EN CPU:inst\|DATAPATH:inst1\|BANK:inst\|DECODER4_16:inst10\|DECODER2_4EN:inst " "Elaborating entity \"DECODER2_4EN\" for hierarchy \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|DECODER4_16:inst10\|DECODER2_4EN:inst\"" {  } { { "DECODER4_16.bdf" "inst" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/DECODER4_16.bdf" { { 200 592 688 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136747615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1 " "Elaborating entity \"MDR\" for hierarchy \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\"" {  } { { "BANK.bdf" "inst1" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/BANK.bdf" { { 256 512 760 416 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136747623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "H CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8 " "Elaborating entity \"H\" for hierarchy \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\"" {  } { { "BANK.bdf" "inst8" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/BANK.bdf" { { 1616 544 784 1744 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136747632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OPC CPU:inst\|DATAPATH:inst1\|BANK:inst\|OPC:inst7 " "Elaborating entity \"OPC\" for hierarchy \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OPC:inst7\"" {  } { { "BANK.bdf" "inst7" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/BANK.bdf" { { 1472 544 776 1600 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136747642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOS CPU:inst\|DATAPATH:inst1\|BANK:inst\|TOS:inst6 " "Elaborating entity \"TOS\" for hierarchy \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|TOS:inst6\"" {  } { { "BANK.bdf" "inst6" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/BANK.bdf" { { 1336 544 776 1464 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136747651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPP CPU:inst\|DATAPATH:inst1\|BANK:inst\|CPP:inst5 " "Elaborating entity \"CPP\" for hierarchy \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|CPP:inst5\"" {  } { { "BANK.bdf" "inst5" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/BANK.bdf" { { 1168 512 824 1328 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136747661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPP_initial_address CPU:inst\|DATAPATH:inst1\|BANK:inst\|CPP_initial_address:inst12 " "Elaborating entity \"CPP_initial_address\" for hierarchy \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|CPP_initial_address:inst12\"" {  } { { "BANK.bdf" "inst12" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/BANK.bdf" { { 352 40 176 448 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136747671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LV CPU:inst\|DATAPATH:inst1\|BANK:inst\|LV:inst4 " "Elaborating entity \"LV\" for hierarchy \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|LV:inst4\"" {  } { { "BANK.bdf" "inst4" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/BANK.bdf" { { 992 512 824 1152 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136747674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LV_initial_address CPU:inst\|DATAPATH:inst1\|BANK:inst\|LV_initial_address:inst11 " "Elaborating entity \"LV_initial_address\" for hierarchy \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|LV_initial_address:inst11\"" {  } { { "BANK.bdf" "inst11" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/BANK.bdf" { { 240 40 176 336 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136747683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SP CPU:inst\|DATAPATH:inst1\|BANK:inst\|SP:inst3 " "Elaborating entity \"SP\" for hierarchy \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|SP:inst3\"" {  } { { "BANK.bdf" "inst3" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/BANK.bdf" { { 816 512 824 976 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136747686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2 " "Elaborating entity \"PC\" for hierarchy \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\"" {  } { { "BANK.bdf" "inst2" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/BANK.bdf" { { 464 496 848 592 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136747696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:inst1 " "Elaborating entity \"RAM\" for hierarchy \"RAM:inst1\"" {  } { { "MIC1.bdf" "inst1" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/MIC1.bdf" { { 328 1024 1280 512 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136747706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:inst1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM:inst1\|altsyncram:altsyncram_component\"" {  } { { "RAM.vhd" "altsyncram_component" { Text "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/RAM.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136747729 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:inst1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM:inst1\|altsyncram:altsyncram_component\"" {  } { { "RAM.vhd" "" { Text "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/RAM.vhd" 111 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1737136747739 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:inst1\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM:inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136747739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136747739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136747739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136747739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136747739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136747739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file RAM3.mif " "Parameter \"init_file\" = \"RAM3.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136747739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136747739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136747739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136747739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136747739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136747739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136747739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136747739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136747739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136747739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136747739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136747739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136747739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136747739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136747739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136747739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136747739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136747739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136747739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136747739 ""}  } { { "RAM.vhd" "" { Text "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/RAM.vhd" 111 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1737136747739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hcb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hcb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hcb2 " "Found entity 1: altsyncram_hcb2" {  } { { "db/altsyncram_hcb2.tdf" "" { Text "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/db/altsyncram_hcb2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737136747776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737136747776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hcb2 RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated " "Elaborating entity \"altsyncram_hcb2\" for hierarchy \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/radsfer/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136747777 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[31\]\" " "Converted tri-state node \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[31\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/ULA_1bit.bdf" { { 176 408 472 224 "inst1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737136748131 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[30\]\" " "Converted tri-state node \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[30\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/ULA_1bit.bdf" { { 176 408 472 224 "inst1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737136748131 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[29\]\" " "Converted tri-state node \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[29\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/ULA_1bit.bdf" { { 176 408 472 224 "inst1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737136748131 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[28\]\" " "Converted tri-state node \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[28\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/ULA_1bit.bdf" { { 176 408 472 224 "inst1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737136748131 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[27\]\" " "Converted tri-state node \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[27\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/ULA_1bit.bdf" { { 176 408 472 224 "inst1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737136748131 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[26\]\" " "Converted tri-state node \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[26\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/ULA_1bit.bdf" { { 176 408 472 224 "inst1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737136748131 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[25\]\" " "Converted tri-state node \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[25\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/ULA_1bit.bdf" { { 176 408 472 224 "inst1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737136748131 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[24\]\" " "Converted tri-state node \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[24\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/ULA_1bit.bdf" { { 176 408 472 224 "inst1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737136748131 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[23\]\" " "Converted tri-state node \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[23\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/ULA_1bit.bdf" { { 176 408 472 224 "inst1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737136748131 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[22\]\" " "Converted tri-state node \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[22\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/ULA_1bit.bdf" { { 176 408 472 224 "inst1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737136748131 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[21\]\" " "Converted tri-state node \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[21\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/ULA_1bit.bdf" { { 176 408 472 224 "inst1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737136748131 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[20\]\" " "Converted tri-state node \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[20\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/ULA_1bit.bdf" { { 176 408 472 224 "inst1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737136748131 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[19\]\" " "Converted tri-state node \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[19\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/ULA_1bit.bdf" { { 176 408 472 224 "inst1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737136748131 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[18\]\" " "Converted tri-state node \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[18\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/ULA_1bit.bdf" { { 176 408 472 224 "inst1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737136748131 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[17\]\" " "Converted tri-state node \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[17\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/ULA_1bit.bdf" { { 176 408 472 224 "inst1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737136748131 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[16\]\" " "Converted tri-state node \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[16\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/ULA_1bit.bdf" { { 176 408 472 224 "inst1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737136748131 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[15\]\" " "Converted tri-state node \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[15\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/ULA_1bit.bdf" { { 176 408 472 224 "inst1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737136748131 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[14\]\" " "Converted tri-state node \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[14\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/ULA_1bit.bdf" { { 176 408 472 224 "inst1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737136748131 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[13\]\" " "Converted tri-state node \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[13\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/ULA_1bit.bdf" { { 176 408 472 224 "inst1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737136748131 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[12\]\" " "Converted tri-state node \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[12\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/ULA_1bit.bdf" { { 176 408 472 224 "inst1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737136748131 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[11\]\" " "Converted tri-state node \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[11\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/ULA_1bit.bdf" { { 176 408 472 224 "inst1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737136748131 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[10\]\" " "Converted tri-state node \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[10\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/ULA_1bit.bdf" { { 176 408 472 224 "inst1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737136748131 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[9\]\" " "Converted tri-state node \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[9\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/ULA_1bit.bdf" { { 176 408 472 224 "inst1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737136748131 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[8\]\" " "Converted tri-state node \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[8\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/ULA_1bit.bdf" { { 176 408 472 224 "inst1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737136748131 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[7\]\" " "Converted tri-state node \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[7\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/ULA_1bit.bdf" { { 176 408 472 224 "inst1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737136748131 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[6\]\" " "Converted tri-state node \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[6\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/ULA_1bit.bdf" { { 176 408 472 224 "inst1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737136748131 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[5\]\" " "Converted tri-state node \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[5\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/ULA_1bit.bdf" { { 176 408 472 224 "inst1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737136748131 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[4\]\" " "Converted tri-state node \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[4\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/ULA_1bit.bdf" { { 176 408 472 224 "inst1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737136748131 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[3\]\" " "Converted tri-state node \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[3\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/ULA_1bit.bdf" { { 176 408 472 224 "inst1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737136748131 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[2\]\" " "Converted tri-state node \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[2\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/ULA_1bit.bdf" { { 176 408 472 224 "inst1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737136748131 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[1\]\" " "Converted tri-state node \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[1\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/ULA_1bit.bdf" { { 176 408 472 224 "inst1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737136748131 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[0\]\" " "Converted tri-state node \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|OUT_B\[0\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/ULA_1bit.bdf" { { 176 408 472 224 "inst1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737136748131 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[31\] " "Converted tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[31\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737136748131 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[30\] " "Converted tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[30\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737136748131 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[29\] " "Converted tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[29\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737136748131 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[28\] " "Converted tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[28\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737136748131 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[27\] " "Converted tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[27\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737136748131 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[26\] " "Converted tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[26\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737136748131 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[25\] " "Converted tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[25\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737136748131 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[24\] " "Converted tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[24\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737136748131 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[23\] " "Converted tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[23\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737136748131 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[22\] " "Converted tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[22\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737136748131 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[21\] " "Converted tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[21\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737136748131 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[20\] " "Converted tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[20\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737136748131 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[19\] " "Converted tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[19\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737136748131 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[18\] " "Converted tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[18\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737136748131 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[17\] " "Converted tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[17\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737136748131 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[16\] " "Converted tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[16\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737136748131 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[15\] " "Converted tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[15\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737136748131 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[14\] " "Converted tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[14\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737136748131 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[13\] " "Converted tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[13\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737136748131 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[12\] " "Converted tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[12\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737136748131 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[11\] " "Converted tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[11\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737136748131 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[10\] " "Converted tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[10\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737136748131 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[9\] " "Converted tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[9\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737136748131 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[8\] " "Converted tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[8\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737136748131 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[7\] " "Converted tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[7\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737136748131 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[6\] " "Converted tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[6\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737136748131 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[5\] " "Converted tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[5\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737136748131 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[4\] " "Converted tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[4\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737136748131 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[3\] " "Converted tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[3\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737136748131 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[2\] " "Converted tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[2\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737136748131 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[1\] " "Converted tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[1\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737136748131 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[0\] " "Converted tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|H:inst8\|REGISTER32bit:inst1\|inst5\[0\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737136748131 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1737136748131 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[31\] PC\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[31\]\" to the node \"PC\[31\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[30\] PC\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[30\]\" to the node \"PC\[30\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[29\] PC\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[29\]\" to the node \"PC\[29\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[28\] PC\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[28\]\" to the node \"PC\[28\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[27\] PC\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[27\]\" to the node \"PC\[27\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[26\] PC\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[26\]\" to the node \"PC\[26\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[25\] PC\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[25\]\" to the node \"PC\[25\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[24\] PC\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[24\]\" to the node \"PC\[24\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[23\] PC\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[23\]\" to the node \"PC\[23\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[22\] PC\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[22\]\" to the node \"PC\[22\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[21\] PC\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[21\]\" to the node \"PC\[21\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[20\] PC\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[20\]\" to the node \"PC\[20\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[19\] PC\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[19\]\" to the node \"PC\[19\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[18\] PC\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[18\]\" to the node \"PC\[18\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[17\] PC\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[17\]\" to the node \"PC\[17\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[16\] PC\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[16\]\" to the node \"PC\[16\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[15\] PC\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[15\]\" to the node \"PC\[15\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[14\] PC\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[14\]\" to the node \"PC\[14\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[13\] PC\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[13\]\" to the node \"PC\[13\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[12\] PC\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[12\]\" to the node \"PC\[12\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[31\] DATA_MEM_ADDR\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[31\]\" to the node \"DATA_MEM_ADDR\[31\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[30\] DATA_MEM_ADDR\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[30\]\" to the node \"DATA_MEM_ADDR\[30\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[29\] DATA_MEM_ADDR\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[29\]\" to the node \"DATA_MEM_ADDR\[29\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[28\] DATA_MEM_ADDR\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[28\]\" to the node \"DATA_MEM_ADDR\[28\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[27\] DATA_MEM_ADDR\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[27\]\" to the node \"DATA_MEM_ADDR\[27\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[26\] DATA_MEM_ADDR\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[26\]\" to the node \"DATA_MEM_ADDR\[26\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[25\] DATA_MEM_ADDR\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[25\]\" to the node \"DATA_MEM_ADDR\[25\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[24\] DATA_MEM_ADDR\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[24\]\" to the node \"DATA_MEM_ADDR\[24\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[23\] DATA_MEM_ADDR\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[23\]\" to the node \"DATA_MEM_ADDR\[23\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[22\] DATA_MEM_ADDR\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[22\]\" to the node \"DATA_MEM_ADDR\[22\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[21\] DATA_MEM_ADDR\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[21\]\" to the node \"DATA_MEM_ADDR\[21\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[20\] DATA_MEM_ADDR\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[20\]\" to the node \"DATA_MEM_ADDR\[20\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[19\] DATA_MEM_ADDR\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[19\]\" to the node \"DATA_MEM_ADDR\[19\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[18\] DATA_MEM_ADDR\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[18\]\" to the node \"DATA_MEM_ADDR\[18\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[17\] DATA_MEM_ADDR\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[17\]\" to the node \"DATA_MEM_ADDR\[17\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[16\] DATA_MEM_ADDR\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[16\]\" to the node \"DATA_MEM_ADDR\[16\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[15\] DATA_MEM_ADDR\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[15\]\" to the node \"DATA_MEM_ADDR\[15\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[14\] DATA_MEM_ADDR\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[14\]\" to the node \"DATA_MEM_ADDR\[14\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[13\] DATA_MEM_ADDR\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[13\]\" to the node \"DATA_MEM_ADDR\[13\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[12\] DATA_MEM_ADDR\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[12\]\" to the node \"DATA_MEM_ADDR\[12\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[11\] DATA_MEM_ADDR\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[11\]\" to the node \"DATA_MEM_ADDR\[11\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[10\] DATA_MEM_ADDR\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[10\]\" to the node \"DATA_MEM_ADDR\[10\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[11\] PC\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[11\]\" to the node \"PC\[11\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[10\] PC\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[10\]\" to the node \"PC\[10\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[9\] PC\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[9\]\" to the node \"PC\[9\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[8\] PC\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[8\]\" to the node \"PC\[8\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[7\] PC\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[7\]\" to the node \"PC\[7\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[6\] PC\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[6\]\" to the node \"PC\[6\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[5\] PC\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[5\]\" to the node \"PC\[5\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[4\] PC\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[4\]\" to the node \"PC\[4\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[3\] PC\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[3\]\" to the node \"PC\[3\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[2\] PC\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[2\]\" to the node \"PC\[2\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[1\] PC\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[1\]\" to the node \"PC\[1\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[0\] PC\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[0\]\" to the node \"PC\[0\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[9\] DATA_MEM_ADDR\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[9\]\" to the node \"DATA_MEM_ADDR\[9\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[8\] DATA_MEM_ADDR\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[8\]\" to the node \"DATA_MEM_ADDR\[8\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[7\] DATA_MEM_ADDR\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[7\]\" to the node \"DATA_MEM_ADDR\[7\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[6\] DATA_MEM_ADDR\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[6\]\" to the node \"DATA_MEM_ADDR\[6\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[5\] DATA_MEM_ADDR\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[5\]\" to the node \"DATA_MEM_ADDR\[5\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[4\] DATA_MEM_ADDR\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[4\]\" to the node \"DATA_MEM_ADDR\[4\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[3\] DATA_MEM_ADDR\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[3\]\" to the node \"DATA_MEM_ADDR\[3\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[2\] DATA_MEM_ADDR\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[2\]\" to the node \"DATA_MEM_ADDR\[2\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[1\] DATA_MEM_ADDR\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[1\]\" to the node \"DATA_MEM_ADDR\[1\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[0\] DATA_MEM_ADDR\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[0\]\" to the node \"DATA_MEM_ADDR\[0\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[31\] DATA_MEM_OUT\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[31\]\" to the node \"DATA_MEM_OUT\[31\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[30\] DATA_MEM_OUT\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[30\]\" to the node \"DATA_MEM_OUT\[30\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[29\] DATA_MEM_OUT\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[29\]\" to the node \"DATA_MEM_OUT\[29\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[28\] DATA_MEM_OUT\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[28\]\" to the node \"DATA_MEM_OUT\[28\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[27\] DATA_MEM_OUT\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[27\]\" to the node \"DATA_MEM_OUT\[27\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[26\] DATA_MEM_OUT\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[26\]\" to the node \"DATA_MEM_OUT\[26\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[25\] DATA_MEM_OUT\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[25\]\" to the node \"DATA_MEM_OUT\[25\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[24\] DATA_MEM_OUT\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[24\]\" to the node \"DATA_MEM_OUT\[24\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[23\] DATA_MEM_OUT\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[23\]\" to the node \"DATA_MEM_OUT\[23\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[22\] DATA_MEM_OUT\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[22\]\" to the node \"DATA_MEM_OUT\[22\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[21\] DATA_MEM_OUT\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[21\]\" to the node \"DATA_MEM_OUT\[21\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[20\] DATA_MEM_OUT\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[20\]\" to the node \"DATA_MEM_OUT\[20\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[19\] DATA_MEM_OUT\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[19\]\" to the node \"DATA_MEM_OUT\[19\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[18\] DATA_MEM_OUT\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[18\]\" to the node \"DATA_MEM_OUT\[18\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[17\] DATA_MEM_OUT\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[17\]\" to the node \"DATA_MEM_OUT\[17\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[16\] DATA_MEM_OUT\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[16\]\" to the node \"DATA_MEM_OUT\[16\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[15\] DATA_MEM_OUT\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[15\]\" to the node \"DATA_MEM_OUT\[15\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[14\] DATA_MEM_OUT\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[14\]\" to the node \"DATA_MEM_OUT\[14\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[13\] DATA_MEM_OUT\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[13\]\" to the node \"DATA_MEM_OUT\[13\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[12\] DATA_MEM_OUT\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[12\]\" to the node \"DATA_MEM_OUT\[12\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[11\] DATA_MEM_OUT\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[11\]\" to the node \"DATA_MEM_OUT\[11\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[10\] DATA_MEM_OUT\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[10\]\" to the node \"DATA_MEM_OUT\[10\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[9\] DATA_MEM_OUT\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[9\]\" to the node \"DATA_MEM_OUT\[9\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[8\] DATA_MEM_OUT\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[8\]\" to the node \"DATA_MEM_OUT\[8\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[7\] DATA_MEM_OUT\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[7\]\" to the node \"DATA_MEM_OUT\[7\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[6\] DATA_MEM_OUT\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[6\]\" to the node \"DATA_MEM_OUT\[6\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[5\] DATA_MEM_OUT\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[5\]\" to the node \"DATA_MEM_OUT\[5\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[4\] DATA_MEM_OUT\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[4\]\" to the node \"DATA_MEM_OUT\[4\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[3\] DATA_MEM_OUT\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[3\]\" to the node \"DATA_MEM_OUT\[3\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[2\] DATA_MEM_OUT\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[2\]\" to the node \"DATA_MEM_OUT\[2\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[1\] DATA_MEM_OUT\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[1\]\" to the node \"DATA_MEM_OUT\[1\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[0\] DATA_MEM_OUT\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[0\]\" to the node \"DATA_MEM_OUT\[0\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[7\] MBR_OUT\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[7\]\" to the node \"MBR_OUT\[7\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[6\] MBR_OUT\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[6\]\" to the node \"MBR_OUT\[6\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[5\] MBR_OUT\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[5\]\" to the node \"MBR_OUT\[5\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[4\] MBR_OUT\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[4\]\" to the node \"MBR_OUT\[4\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[3\] MBR_OUT\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[3\]\" to the node \"MBR_OUT\[3\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[2\] MBR_OUT\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[2\]\" to the node \"MBR_OUT\[2\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[1\] MBR_OUT\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[1\]\" to the node \"MBR_OUT\[1\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[0\] MBR_OUT\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[0\]\" to the node \"MBR_OUT\[0\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[31\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[31\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[7\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[30\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[30\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[6\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[29\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[29\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[5\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[28\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[28\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[4\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[27\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[27\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[3\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[26\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[26\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[2\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[25\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[25\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[1\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[24\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[24\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[23\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[23\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[7\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[22\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[22\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[6\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[21\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[21\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[5\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[20\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[20\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[4\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[19\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[19\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[3\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[18\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[18\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[2\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[17\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[17\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[1\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[16\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[16\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[15\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[15\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[7\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[14\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[14\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[6\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[13\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[13\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[5\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[12\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[12\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[4\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[11\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[11\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[3\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[10\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[10\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[2\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[9\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[9\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[1\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[8\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[8\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[7\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[7\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[7\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[6\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[6\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[6\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[5\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[5\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[5\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[4\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[4\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[4\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[3\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[3\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[3\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[2\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[2\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[2\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[1\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[1\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[1\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[0\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MDR:inst1\|REGISTER32bit:inst1\|inst6\[0\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136748527 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1737136748527 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[11\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[11\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737136748533 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[10\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[10\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737136748533 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[9\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[9\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737136748533 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[8\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[8\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737136748533 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[7\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[7\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737136748533 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[6\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[6\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737136748533 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[5\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[5\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737136748533 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[4\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[4\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737136748533 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[3\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[3\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737136748533 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[2\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[2\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737136748533 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[1\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[1\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737136748533 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[0\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|PC:inst2\|REGISTER32bit:inst1\|inst6\[0\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737136748533 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[9\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[9\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737136748533 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[8\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[8\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737136748533 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[7\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[7\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737136748533 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[6\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[6\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737136748533 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[5\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[5\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737136748533 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[4\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[4\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737136748533 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[3\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[3\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737136748533 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[2\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[2\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737136748533 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[1\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[1\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737136748533 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[0\] RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MAR:inst\|REGISTER32bit:inst1\|inst6\[0\]\" to the node \"RAM:inst1\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737136748533 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[7\] CPU:inst\|CONTROL_UNIT:inst\|mpc_generator:inst1\|inst2\[7\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[7\]\" to the node \"CPU:inst\|CONTROL_UNIT:inst\|mpc_generator:inst1\|inst2\[7\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737136748533 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[6\] CPU:inst\|CONTROL_UNIT:inst\|mpc_generator:inst1\|inst2\[6\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[6\]\" to the node \"CPU:inst\|CONTROL_UNIT:inst\|mpc_generator:inst1\|inst2\[6\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737136748533 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[5\] CPU:inst\|CONTROL_UNIT:inst\|mpc_generator:inst1\|inst2\[5\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[5\]\" to the node \"CPU:inst\|CONTROL_UNIT:inst\|mpc_generator:inst1\|inst2\[5\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737136748533 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[4\] CPU:inst\|CONTROL_UNIT:inst\|mpc_generator:inst1\|inst2\[4\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[4\]\" to the node \"CPU:inst\|CONTROL_UNIT:inst\|mpc_generator:inst1\|inst2\[4\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737136748533 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[3\] CPU:inst\|CONTROL_UNIT:inst\|mpc_generator:inst1\|inst2\[3\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[3\]\" to the node \"CPU:inst\|CONTROL_UNIT:inst\|mpc_generator:inst1\|inst2\[3\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737136748533 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[2\] CPU:inst\|CONTROL_UNIT:inst\|mpc_generator:inst1\|inst2\[2\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[2\]\" to the node \"CPU:inst\|CONTROL_UNIT:inst\|mpc_generator:inst1\|inst2\[2\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737136748533 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[1\] CPU:inst\|CONTROL_UNIT:inst\|mpc_generator:inst1\|inst2\[1\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[1\]\" to the node \"CPU:inst\|CONTROL_UNIT:inst\|mpc_generator:inst1\|inst2\[1\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737136748533 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst\|DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[0\] CPU:inst\|CONTROL_UNIT:inst\|mpc_generator:inst1\|inst2\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst\|DATAPATH:inst1\|BANK:inst\|MBR:inst9\|REGISTER32bit:inst1\|inst6\[0\]\" to the node \"CPU:inst\|CONTROL_UNIT:inst\|mpc_generator:inst1\|inst2\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737136748533 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1737136748533 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "REGISTER8bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER8bit.bdf" { { 368 616 680 448 "inst5" "" } } } } { "REGISTER8bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER8bit.bdf" { { 744 928 992 824 "inst28" "" } } } } { "REGISTER8bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER8bit.bdf" { { 552 928 992 632 "inst24" "" } } } } { "REGISTER8bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER8bit.bdf" { { 368 928 992 448 "inst20" "" } } } } { "REGISTER8bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER8bit.bdf" { { 176 928 992 256 "inst16" "" } } } } { "REGISTER8bit.bdf" "" { Schematic "/home/radsfer/shared/MIC1_Rafael_Adolfo/MIC-1/REGISTER8bit.bdf" { { 176 616 680 256 "inst" "" } } } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1737136748541 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1737136748541 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1737136749321 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1737136749321 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1022 " "Implemented 1022 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1737136749604 ""} { "Info" "ICUT_CUT_TM_OPINS" "214 " "Implemented 214 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1737136749604 ""} { "Info" "ICUT_CUT_TM_LCELLS" "762 " "Implemented 762 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1737136749604 ""} { "Info" "ICUT_CUT_TM_RAMS" "44 " "Implemented 44 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1737136749604 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1737136749604 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 234 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 234 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "382 " "Peak virtual memory: 382 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1737136749623 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 17 14:59:09 2025 " "Processing ended: Fri Jan 17 14:59:09 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1737136749623 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1737136749623 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1737136749623 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1737136749623 ""}
