# Digital-lock
Designed and implemented a 8-bit password-based Digital Lock System using Verilog HDL and deployed it on FPGA, along with discrete IC-level implementation for hardware validation.
