// Seed: 4226562510
module module_0 (
    input  wire id_0,
    input  wire id_1,
    output wire id_2
);
  module_2 modCall_1 (
      id_2,
      id_2,
      id_1,
      id_0,
      id_2,
      id_2,
      id_1,
      id_0
  );
endmodule
module module_1 (
    input tri1 id_0,
    output tri1 id_1,
    output logic id_2,
    input supply0 id_3,
    input uwire id_4
    , id_12,
    input wand id_5,
    input tri1 id_6,
    input tri1 id_7,
    input wand id_8,
    input uwire id_9
    , id_13,
    input supply1 id_10
);
  always @* id_2 <= id_5;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_1
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    output tri0 id_0,
    output wand id_1,
    input tri1 id_2,
    input supply1 id_3,
    output tri id_4,
    output supply1 id_5,
    input tri0 id_6,
    input tri0 id_7
);
  parameter id_9 = 1;
  assign module_0.id_0 = 0;
endmodule
