# compile verilog/system verilog design source files
verilog xil_defaultlib  "lab1_tb_time_impl.v"
verilog xil_defaultlib  "../../../../gate_and.srcs/sim_1/imports/lab1/lab1_tb.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"
