{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1549907401084 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1549907401095 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 11 09:50:00 2019 " "Processing started: Mon Feb 11 09:50:00 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1549907401095 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549907401095 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549907401096 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1549907402505 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1549907402506 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Lab2.vhd " "Can't analyze file -- file Lab2.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1549907420558 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lab21.vhd 14 7 " "Using design file lab21.vhd, which is not specified as a design file for the current project, but contains definitions for 14 design units and 7 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab21-a " "Found design unit 1: lab21-a" {  } { { "lab21.vhd" "" { Text "C:/Users/Frienddo/Desktop/Lab2/lab21.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549907422340 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 GetBin-a " "Found design unit 2: GetBin-a" {  } { { "lab21.vhd" "" { Text "C:/Users/Frienddo/Desktop/Lab2/lab21.vhd" 140 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549907422340 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 BCDto7Seg-a " "Found design unit 3: BCDto7Seg-a" {  } { { "lab21.vhd" "" { Text "C:/Users/Frienddo/Desktop/Lab2/lab21.vhd" 174 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549907422340 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 GetDisp7Bits-a " "Found design unit 4: GetDisp7Bits-a" {  } { { "lab21.vhd" "" { Text "C:/Users/Frienddo/Desktop/Lab2/lab21.vhd" 427 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549907422340 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 BinAdder-a " "Found design unit 5: BinAdder-a" {  } { { "lab21.vhd" "" { Text "C:/Users/Frienddo/Desktop/Lab2/lab21.vhd" 474 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549907422340 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 GetBinbcd-a " "Found design unit 6: GetBinbcd-a" {  } { { "lab21.vhd" "" { Text "C:/Users/Frienddo/Desktop/Lab2/lab21.vhd" 592 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549907422340 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 GetDisp7BitsBCD-a " "Found design unit 7: GetDisp7BitsBCD-a" {  } { { "lab21.vhd" "" { Text "C:/Users/Frienddo/Desktop/Lab2/lab21.vhd" 625 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549907422340 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab21 " "Found entity 1: lab21" {  } { { "lab21.vhd" "" { Text "C:/Users/Frienddo/Desktop/Lab2/lab21.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549907422340 ""} { "Info" "ISGN_ENTITY_NAME" "2 GetBin " "Found entity 2: GetBin" {  } { { "lab21.vhd" "" { Text "C:/Users/Frienddo/Desktop/Lab2/lab21.vhd" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549907422340 ""} { "Info" "ISGN_ENTITY_NAME" "3 BCDto7Seg " "Found entity 3: BCDto7Seg" {  } { { "lab21.vhd" "" { Text "C:/Users/Frienddo/Desktop/Lab2/lab21.vhd" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549907422340 ""} { "Info" "ISGN_ENTITY_NAME" "4 GetDisp7Bits " "Found entity 4: GetDisp7Bits" {  } { { "lab21.vhd" "" { Text "C:/Users/Frienddo/Desktop/Lab2/lab21.vhd" 416 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549907422340 ""} { "Info" "ISGN_ENTITY_NAME" "5 BinAdder " "Found entity 5: BinAdder" {  } { { "lab21.vhd" "" { Text "C:/Users/Frienddo/Desktop/Lab2/lab21.vhd" 462 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549907422340 ""} { "Info" "ISGN_ENTITY_NAME" "6 GetBinbcd " "Found entity 6: GetBinbcd" {  } { { "lab21.vhd" "" { Text "C:/Users/Frienddo/Desktop/Lab2/lab21.vhd" 582 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549907422340 ""} { "Info" "ISGN_ENTITY_NAME" "7 GetDisp7BitsBCD " "Found entity 7: GetDisp7BitsBCD" {  } { { "lab21.vhd" "" { Text "C:/Users/Frienddo/Desktop/Lab2/lab21.vhd" 614 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549907422340 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1549907422340 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab21 " "Elaborating entity \"Lab21\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1549907422356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GetDisp7Bits GetDisp7Bits:u1 " "Elaborating entity \"GetDisp7Bits\" for hierarchy \"GetDisp7Bits:u1\"" {  } { { "lab21.vhd" "u1" { Text "C:/Users/Frienddo/Desktop/Lab2/lab21.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549907422411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GetBin GetDisp7Bits:u1\|GetBin:u1 " "Elaborating entity \"GetBin\" for hierarchy \"GetDisp7Bits:u1\|GetBin:u1\"" {  } { { "lab21.vhd" "u1" { Text "C:/Users/Frienddo/Desktop/Lab2/lab21.vhd" 451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549907422436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDto7Seg GetDisp7Bits:u1\|BCDto7Seg:u2 " "Elaborating entity \"BCDto7Seg\" for hierarchy \"GetDisp7Bits:u1\|BCDto7Seg:u2\"" {  } { { "lab21.vhd" "u2" { Text "C:/Users/Frienddo/Desktop/Lab2/lab21.vhd" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549907422466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinAdder BinAdder:u3 " "Elaborating entity \"BinAdder\" for hierarchy \"BinAdder:u3\"" {  } { { "lab21.vhd" "u3" { Text "C:/Users/Frienddo/Desktop/Lab2/lab21.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549907422529 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "byteBtemp lab21.vhd(483) " "VHDL Process Statement warning at lab21.vhd(483): signal \"byteBtemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab21.vhd" "" { Text "C:/Users/Frienddo/Desktop/Lab2/lab21.vhd" 483 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1549907422530 "|Lab21|BinAdder:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "byteBtemp lab21.vhd(487) " "VHDL Process Statement warning at lab21.vhd(487): signal \"byteBtemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab21.vhd" "" { Text "C:/Users/Frienddo/Desktop/Lab2/lab21.vhd" 487 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1549907422531 "|Lab21|BinAdder:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sumtemptemp lab21.vhd(488) " "VHDL Process Statement warning at lab21.vhd(488): signal \"sumtemptemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab21.vhd" "" { Text "C:/Users/Frienddo/Desktop/Lab2/lab21.vhd" 488 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1549907422531 "|Lab21|BinAdder:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "byteBtemp lab21.vhd(489) " "VHDL Process Statement warning at lab21.vhd(489): signal \"byteBtemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab21.vhd" "" { Text "C:/Users/Frienddo/Desktop/Lab2/lab21.vhd" 489 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1549907422531 "|Lab21|BinAdder:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "byteBtemp lab21.vhd(492) " "VHDL Process Statement warning at lab21.vhd(492): signal \"byteBtemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab21.vhd" "" { Text "C:/Users/Frienddo/Desktop/Lab2/lab21.vhd" 492 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1549907422532 "|Lab21|BinAdder:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sumtemp lab21.vhd(497) " "VHDL Process Statement warning at lab21.vhd(497): signal \"sumtemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab21.vhd" "" { Text "C:/Users/Frienddo/Desktop/Lab2/lab21.vhd" 497 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1549907422532 "|Lab21|BinAdder:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sumtemp lab21.vhd(498) " "VHDL Process Statement warning at lab21.vhd(498): signal \"sumtemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab21.vhd" "" { Text "C:/Users/Frienddo/Desktop/Lab2/lab21.vhd" 498 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1549907422533 "|Lab21|BinAdder:u3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sumtemptemp lab21.vhd(479) " "VHDL Process Statement warning at lab21.vhd(479): inferring latch(es) for signal or variable \"sumtemptemp\", which holds its previous value in one or more paths through the process" {  } { { "lab21.vhd" "" { Text "C:/Users/Frienddo/Desktop/Lab2/lab21.vhd" 479 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1549907422533 "|Lab21|BinAdder:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumtemptemp\[0\] lab21.vhd(479) " "Inferred latch for \"sumtemptemp\[0\]\" at lab21.vhd(479)" {  } { { "lab21.vhd" "" { Text "C:/Users/Frienddo/Desktop/Lab2/lab21.vhd" 479 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549907422534 "|Lab21|BinAdder:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumtemptemp\[1\] lab21.vhd(479) " "Inferred latch for \"sumtemptemp\[1\]\" at lab21.vhd(479)" {  } { { "lab21.vhd" "" { Text "C:/Users/Frienddo/Desktop/Lab2/lab21.vhd" 479 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549907422534 "|Lab21|BinAdder:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumtemptemp\[2\] lab21.vhd(479) " "Inferred latch for \"sumtemptemp\[2\]\" at lab21.vhd(479)" {  } { { "lab21.vhd" "" { Text "C:/Users/Frienddo/Desktop/Lab2/lab21.vhd" 479 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549907422534 "|Lab21|BinAdder:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumtemptemp\[3\] lab21.vhd(479) " "Inferred latch for \"sumtemptemp\[3\]\" at lab21.vhd(479)" {  } { { "lab21.vhd" "" { Text "C:/Users/Frienddo/Desktop/Lab2/lab21.vhd" 479 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549907422534 "|Lab21|BinAdder:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumtemptemp\[4\] lab21.vhd(479) " "Inferred latch for \"sumtemptemp\[4\]\" at lab21.vhd(479)" {  } { { "lab21.vhd" "" { Text "C:/Users/Frienddo/Desktop/Lab2/lab21.vhd" 479 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549907422534 "|Lab21|BinAdder:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumtemptemp\[5\] lab21.vhd(479) " "Inferred latch for \"sumtemptemp\[5\]\" at lab21.vhd(479)" {  } { { "lab21.vhd" "" { Text "C:/Users/Frienddo/Desktop/Lab2/lab21.vhd" 479 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549907422534 "|Lab21|BinAdder:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumtemptemp\[6\] lab21.vhd(479) " "Inferred latch for \"sumtemptemp\[6\]\" at lab21.vhd(479)" {  } { { "lab21.vhd" "" { Text "C:/Users/Frienddo/Desktop/Lab2/lab21.vhd" 479 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549907422534 "|Lab21|BinAdder:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumtemptemp\[7\] lab21.vhd(479) " "Inferred latch for \"sumtemptemp\[7\]\" at lab21.vhd(479)" {  } { { "lab21.vhd" "" { Text "C:/Users/Frienddo/Desktop/Lab2/lab21.vhd" 479 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549907422534 "|Lab21|BinAdder:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumtemptemp\[8\] lab21.vhd(479) " "Inferred latch for \"sumtemptemp\[8\]\" at lab21.vhd(479)" {  } { { "lab21.vhd" "" { Text "C:/Users/Frienddo/Desktop/Lab2/lab21.vhd" 479 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549907422534 "|Lab21|BinAdder:u3"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1549907423686 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1549907424054 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1549907424924 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549907424924 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW8 " "No output dependent on input pin \"SW8\"" {  } { { "lab21.vhd" "" { Text "C:/Users/Frienddo/Desktop/Lab2/lab21.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1549907425225 "|lab21|SW8"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1549907425225 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "233 " "Implemented 233 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1549907425227 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1549907425227 ""} { "Info" "ICUT_CUT_TM_LCELLS" "169 " "Implemented 169 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1549907425227 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1549907425227 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4897 " "Peak virtual memory: 4897 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1549907425314 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 11 09:50:25 2019 " "Processing ended: Mon Feb 11 09:50:25 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1549907425314 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1549907425314 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1549907425314 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1549907425314 ""}
