--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml dvi_demo.twx dvi_demo.ncd -o dvi_demo.twr dvi_demo.pcf
-ucf dvi_demo.ucf

Design file:              dvi_demo.ncd
Physical constraint file: dvi_demo.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock RX0_TMDS<3>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RX0_TMDS<0> |   -2.974(R)|      FAST  |    7.069(R)|      SLOW  |dvi_rx0/pclkx10   |   0.000|
RX0_TMDS<1> |   -3.029(R)|      FAST  |    7.124(R)|      SLOW  |dvi_rx0/pclkx10   |   0.000|
RX0_TMDS<2> |   -2.974(R)|      FAST  |    7.069(R)|      SLOW  |dvi_rx0/pclkx10   |   0.000|
RX0_TMDSB<0>|   -2.974(R)|      FAST  |    7.068(R)|      SLOW  |dvi_rx0/pclkx10   |   0.000|
RX0_TMDSB<1>|   -3.029(R)|      FAST  |    7.123(R)|      SLOW  |dvi_rx0/pclkx10   |   0.000|
RX0_TMDSB<2>|   -2.974(R)|      FAST  |    7.068(R)|      SLOW  |dvi_rx0/pclkx10   |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock RX0_TMDSB<3>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RX0_TMDS<0> |   -2.974(R)|      FAST  |    7.070(R)|      SLOW  |dvi_rx0/pclkx10   |   0.000|
RX0_TMDS<1> |   -3.029(R)|      FAST  |    7.125(R)|      SLOW  |dvi_rx0/pclkx10   |   0.000|
RX0_TMDS<2> |   -2.974(R)|      FAST  |    7.070(R)|      SLOW  |dvi_rx0/pclkx10   |   0.000|
RX0_TMDSB<0>|   -2.974(R)|      FAST  |    7.069(R)|      SLOW  |dvi_rx0/pclkx10   |   0.000|
RX0_TMDSB<1>|   -3.029(R)|      FAST  |    7.124(R)|      SLOW  |dvi_rx0/pclkx10   |   0.000|
RX0_TMDSB<2>|   -2.974(R)|      FAST  |    7.069(R)|      SLOW  |dvi_rx0/pclkx10   |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock clk100
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
CCLK        |    0.131(R)|      SLOW  |    1.962(R)|      SLOW  |CLOCK100          |   0.000|
RST_N       |    0.761(R)|      SLOW  |    1.360(R)|      SLOW  |CLOCK100          |   0.000|
SPI_MOSI    |   -1.470(R)|      FAST  |    3.531(R)|      SLOW  |CLOCK100          |   0.000|
SPI_SCK     |   -1.596(R)|      FAST  |    3.700(R)|      SLOW  |CLOCK100          |   0.000|
SPI_SS      |   -1.523(R)|      FAST  |    3.560(R)|      SLOW  |CLOCK100          |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK_EXT to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
LED<2>      |         9.227(R)|      SLOW  |         5.050(R)|      FAST  |tx0_pclk          |   0.000|
LED<6>      |        11.606(R)|      SLOW  |         6.300(R)|      FAST  |tx0_pclk          |   0.000|
TX0_TMDS<0> |         7.320(R)|      SLOW  |         3.674(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDS<1> |         7.269(R)|      SLOW  |         3.623(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDS<2> |         7.320(R)|      SLOW  |         3.674(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDS<3> |         7.269(R)|      SLOW  |         3.623(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDSB<0>|         7.362(R)|      SLOW  |         3.690(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDSB<1>|         7.311(R)|      SLOW  |         3.639(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDSB<2>|         7.362(R)|      SLOW  |         3.690(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDSB<3>|         7.311(R)|      SLOW  |         3.639(R)|      FAST  |tx0_pclkx10       |   0.000|
sync_out_1  |         9.610(R)|      SLOW  |         5.118(R)|      FAST  |tx0_pclk          |   0.000|
sync_out_1B2|        10.130(R)|      SLOW  |         5.404(R)|      FAST  |tx0_pclk          |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock RX0_TMDS<3> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
LED<2>      |        14.657(R)|      SLOW  |         8.323(R)|      FAST  |tx0_pclk          |   0.000|
LED<6>      |        18.594(R)|      SLOW  |        10.443(R)|      FAST  |dvi_rx0/pclk      |   0.000|
            |        17.036(R)|      SLOW  |         9.573(R)|      FAST  |tx0_pclk          |   0.000|
TX0_TMDS<0> |        12.750(R)|      SLOW  |         6.947(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDS<1> |        12.699(R)|      SLOW  |         6.896(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDS<2> |        12.750(R)|      SLOW  |         6.947(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDS<3> |        12.699(R)|      SLOW  |         6.896(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDSB<0>|        12.792(R)|      SLOW  |         6.963(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDSB<1>|        12.741(R)|      SLOW  |         6.912(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDSB<2>|        12.792(R)|      SLOW  |         6.963(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDSB<3>|        12.741(R)|      SLOW  |         6.912(R)|      FAST  |tx0_pclkx10       |   0.000|
sync_out_1  |        16.598(R)|      SLOW  |         9.261(R)|      FAST  |dvi_rx0/pclk      |   0.000|
            |        15.040(R)|      SLOW  |         8.391(R)|      FAST  |tx0_pclk          |   0.000|
sync_out_1B2|        17.118(R)|      SLOW  |         9.547(R)|      FAST  |dvi_rx0/pclk      |   0.000|
            |        15.560(R)|      SLOW  |         8.677(R)|      FAST  |tx0_pclk          |   0.000|
test_pin<0> |        13.594(R)|      SLOW  |         7.556(R)|      FAST  |dvi_rx0/pclk      |   0.000|
test_pin<1> |        13.366(R)|      SLOW  |         7.423(R)|      FAST  |dvi_rx0/pclk      |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock RX0_TMDSB<3> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
LED<2>      |        14.658(R)|      SLOW  |         8.323(R)|      FAST  |tx0_pclk          |   0.000|
LED<6>      |        18.595(R)|      SLOW  |        10.443(R)|      FAST  |dvi_rx0/pclk      |   0.000|
            |        17.037(R)|      SLOW  |         9.573(R)|      FAST  |tx0_pclk          |   0.000|
TX0_TMDS<0> |        12.751(R)|      SLOW  |         6.947(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDS<1> |        12.700(R)|      SLOW  |         6.896(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDS<2> |        12.751(R)|      SLOW  |         6.947(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDS<3> |        12.700(R)|      SLOW  |         6.896(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDSB<0>|        12.793(R)|      SLOW  |         6.963(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDSB<1>|        12.742(R)|      SLOW  |         6.912(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDSB<2>|        12.793(R)|      SLOW  |         6.963(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDSB<3>|        12.742(R)|      SLOW  |         6.912(R)|      FAST  |tx0_pclkx10       |   0.000|
sync_out_1  |        16.599(R)|      SLOW  |         9.261(R)|      FAST  |dvi_rx0/pclk      |   0.000|
            |        15.041(R)|      SLOW  |         8.391(R)|      FAST  |tx0_pclk          |   0.000|
sync_out_1B2|        17.119(R)|      SLOW  |         9.547(R)|      FAST  |dvi_rx0/pclk      |   0.000|
            |        15.561(R)|      SLOW  |         8.677(R)|      FAST  |tx0_pclk          |   0.000|
test_pin<0> |        13.595(R)|      SLOW  |         7.556(R)|      FAST  |dvi_rx0/pclk      |   0.000|
test_pin<1> |        13.367(R)|      SLOW  |         7.423(R)|      FAST  |dvi_rx0/pclk      |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock clk100 to Pad
------------+-----------------+------------+-----------------+------------+------------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                        | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)       | Phase  |
------------+-----------------+------------+-----------------+------------+------------------------+--------+
LED<0>      |        12.187(R)|      SLOW  |         7.265(R)|      FAST  |clk100_IBUFG            |   0.000|
LED<1>      |        14.389(R)|      SLOW  |         8.904(R)|      FAST  |clk100_IBUFG            |   0.000|
LED<6>      |        16.157(R)|      SLOW  |         8.734(R)|      FAST  |clk100_IBUFG            |   0.000|
PO_SCL      |        23.193(R)|      SLOW  |        16.672(R)|      FAST  |PROGRAMMABLE_OSC/clk_40m|   0.000|
SPI_MISO    |        13.647(R)|      SLOW  |         7.219(R)|      FAST  |CLOCK100                |   0.000|
UART_TX     |        14.323(R)|      SLOW  |         7.488(R)|      FAST  |CLOCK100                |   0.000|
sync_out_1  |        14.161(R)|      SLOW  |         7.552(R)|      FAST  |clk100_IBUFG            |   0.000|
sync_out_1B2|        14.681(R)|      SLOW  |         7.838(R)|      FAST  |clk100_IBUFG            |   0.000|
------------+-----------------+------------+-----------------+------------+------------------------+--------+

Clock sync_in_1 to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
LED<4>      |        13.342(F)|      SLOW  |         7.579(F)|      FAST  |LED<5>_inv        |   0.000|
sync_out_2  |        12.128(F)|      SLOW  |         6.777(F)|      FAST  |LED<5>_inv        |   0.000|
sync_out_2B2|        11.714(F)|      SLOW  |         6.515(F)|      FAST  |LED<5>_inv        |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK_EXT
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_EXT        |    7.424|    7.424|         |         |
RX0_TMDS<3>    |   12.854|   12.854|         |         |
RX0_TMDSB<3>   |   12.855|   12.855|         |         |
clk100         |   21.593|         |         |         |
sync_in_1      |         |   18.665|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDC_SCL
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDC_SCL        |    5.217|         |    3.878|         |
DDC_SDA        |    1.677|   -0.101|         |         |
clk100         |    1.605|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDC_SDA
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDC_SCL        |    0.958|    0.958|         |         |
clk100         |    1.529|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RX0_TMDS<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_EXT        |    6.283|    2.705|         |         |
RX0_TMDS<3>    |   10.668|    8.135|    3.455|    1.257|
RX0_TMDSB<3>   |   10.668|    8.136|    3.455|    1.257|
clk100         |   21.593|         |         |         |
sync_in_1      |   -0.716|   18.665|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RX0_TMDSB<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_EXT        |    6.283|    2.704|         |         |
RX0_TMDS<3>    |   10.668|    8.134|    3.455|    1.257|
RX0_TMDSB<3>   |   10.668|    8.135|    3.455|    1.257|
clk100         |   21.593|         |         |         |
sync_in_1      |   -0.716|   18.665|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_EXT        |    4.578|         |         |         |
DDC_SCL        |    6.894|    2.923|         |         |
DDC_SDA        |    1.481|    1.481|         |         |
RX0_TMDS<3>    |    6.610|    7.880|         |         |
RX0_TMDSB<3>   |    6.610|    7.880|         |         |
clk100         |    5.702|         |         |         |
sync_in_1      |   -0.763|   -0.763|         |         |
sync_in_2      |   -1.334|   -1.334|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sync_in_1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sync_in_1      |         |         |    0.359|    0.359|
sync_in_2      |         |         |   -0.047|   -0.047|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sync_in_2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sync_in_1      |         |         |    0.742|    0.742|
sync_in_2      |         |         |    0.336|    0.336|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
SPI_SS         |SPI_MISO       |    9.094|
sync_in_1      |LED<4>         |   10.481|
sync_in_1      |LED<5>         |    9.348|
sync_in_1      |LED<6>         |    9.886|
sync_in_1      |sync_out_1     |    7.890|
sync_in_1      |sync_out_1B2   |    8.410|
sync_in_1      |sync_out_2     |    9.267|
sync_in_1      |sync_out_2B2   |    8.853|
sync_in_2      |LED<3>         |   10.032|
---------------+---------------+---------+


Analysis completed Wed Oct 24 12:50:31 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4629 MB



