# ARM-CPU
  <p>We are computer engineering students from <strong>Kharazmi University Of Tehran</strong></p>
  <p>This project is for <strong>Digital Design Labaratory</strong> in Fall 2018 class presented by proffesor <strong>Laali</strong> (@mlaali)</p>
  <p>Our team includes  <strong>Saleh Bayat </strong> (@saleh26) and  <strong>Navid Adelpour </strong> (@navidadelpour)</p>
  <p>In this project we implemented a simple ARM CPU with <strong>verilog</strong> language</p>
  <p>We used <strong>"computer organization design interface architecture"</strong> wrote by <strong>David A. Patterson</strong> as a refference</p>
  
  <h2>Technical information</h2>
  
  <p>We used these module above for assembling the CPU-OneCycle and CPU-Pipeline<p>
  
<ul>
<li><strong>Adder: </strong>Simple adder</li>
<li><strong>ALU: </strong>Simple ALU with some main operations</li>
<li><strong>ALUControl: </strong>ALU Control Unit</li>
<li><strong>Clock: </strong>Simple clock</li>
<li><strong>ControlUnit: </strong>For controling the other modules functionality</li>
<li><strong>DataMemory: </strong>D-cache</li>
<li><strong>InstructionMemory: </strong>I-cache</li>
<li><strong>Multiplexer: </strong>2 to 1 multiplexer</li>
<li><strong>Register: </strong>Simple register that holds data</li>
<li><strong>RegisterBank: </strong>Contains 32 registers</li>
<li><strong>ShiftUnit: </strong>Shifts by 2</li>
<li><strong>SignExtend: </strong>Extends the input 32bits data to 64bits data</li>
<li><strong>CPU: </strong>One cycle cpu</li>
<li><strong>CPU_Pipelined: </strong>Pipelined cpu</li>
</ul>
