// Seed: 1442749107
module module_0;
  logic id_1;
  ;
  assign module_1.id_0 = 0;
  parameter id_2 = -1;
endmodule
module module_1 #(
    parameter id_0 = 32'd16
) (
    input wire _id_0,
    input wor id_1,
    input wand id_2,
    output uwire id_3,
    output supply0 id_4,
    input uwire id_5,
    output supply0 id_6,
    output tri0 id_7,
    input wand id_8,
    output tri0 id_9,
    input wand id_10,
    input supply0 id_11,
    input supply0 id_12
);
  module_0 modCall_1 ();
  logic [-1  *  1 'b0 *  -1 'b0 : -1 'b0 +  1] id_14;
  wire [1 : id_0] id_15;
  wire id_16;
  wire id_17;
  wire id_18;
  ;
  wire id_19;
endmodule
