# 1 "arch/arm/boot/dts/armada-375-db.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm/boot/dts/armada-375-db.dts"
# 12 "arch/arm/boot/dts/armada-375-db.dts"
/dts-v1/;
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 14 "arch/arm/boot/dts/armada-375-db.dts" 2
# 1 "arch/arm/boot/dts/armada-375.dtsi" 1
# 11 "arch/arm/boot/dts/armada-375.dtsi"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 12 "arch/arm/boot/dts/armada-375.dtsi" 2

# 1 "./scripts/dtc/include-prefixes/dt-bindings/phy/phy.h" 1
# 14 "arch/arm/boot/dts/armada-375.dtsi" 2



/ {
 #address-cells = <1>;
 #size-cells = <1>;

 model = "Marvell Armada 375 family SoC";
 compatible = "marvell,armada375";

 aliases {
  gpio0 = &gpio0;
  gpio1 = &gpio1;
  gpio2 = &gpio2;
  serial0 = &uart0;
  serial1 = &uart1;
 };

 clocks {

  mainpll: mainpll {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <1000000000>;
  };

  refclk: oscillator {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <25000000>;
  };
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;
  enable-method = "marvell,armada-375-smp";

  cpu0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a9";
   reg = <0>;
  };
  cpu1: cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a9";
   reg = <1>;
  };
 };

 pmu {
  compatible = "arm,cortex-a9-pmu";
  interrupts-extended = <&mpic 3>;
 };

 soc {
  compatible = "marvell,armada375-mbus", "simple-bus";
  #address-cells = <2>;
  #size-cells = <1>;
  controller = <&mbusc>;
  interrupt-parent = <&gic>;
  pcie-mem-aperture = <0xe0000000 0x8000000>;
  pcie-io-aperture = <0xe8000000 0x100000>;

  bootrom {
   compatible = "marvell,bootrom";
   reg = <(((0x01) << 24) | ((0x1d) << 16)) 0 0x100000>;
  };

  devbus_bootcs: devbus-bootcs {
   compatible = "marvell,mvebu-devbus";
   reg = <(((0xf0) << 24) | ((0x01) << 16)) 0x10400 0x8>;
   ranges = <0 (((0x01) << 24) | ((0x2f) << 16)) 0 0xffffffff>;
   #address-cells = <1>;
   #size-cells = <1>;
   clocks = <&coreclk 0>;
   status = "disabled";
  };

  devbus_cs0: devbus-cs0 {
   compatible = "marvell,mvebu-devbus";
   reg = <(((0xf0) << 24) | ((0x01) << 16)) 0x10408 0x8>;
   ranges = <0 (((0x01) << 24) | ((0x3e) << 16)) 0 0xffffffff>;
   #address-cells = <1>;
   #size-cells = <1>;
   clocks = <&coreclk 0>;
   status = "disabled";
  };

  devbus_cs1: devbus-cs1 {
   compatible = "marvell,mvebu-devbus";
   reg = <(((0xf0) << 24) | ((0x01) << 16)) 0x10410 0x8>;
   ranges = <0 (((0x01) << 24) | ((0x3d) << 16)) 0 0xffffffff>;
   #address-cells = <1>;
   #size-cells = <1>;
   clocks = <&coreclk 0>;
   status = "disabled";
  };

  devbus_cs2: devbus-cs2 {
   compatible = "marvell,mvebu-devbus";
   reg = <(((0xf0) << 24) | ((0x01) << 16)) 0x10418 0x8>;
   ranges = <0 (((0x01) << 24) | ((0x3b) << 16)) 0 0xffffffff>;
   #address-cells = <1>;
   #size-cells = <1>;
   clocks = <&coreclk 0>;
   status = "disabled";
  };

  devbus_cs3: devbus-cs3 {
   compatible = "marvell,mvebu-devbus";
   reg = <(((0xf0) << 24) | ((0x01) << 16)) 0x10420 0x8>;
   ranges = <0 (((0x01) << 24) | ((0x37) << 16)) 0 0xffffffff>;
   #address-cells = <1>;
   #size-cells = <1>;
   clocks = <&coreclk 0>;
   status = "disabled";
  };

  internal-regs {
   compatible = "simple-bus";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0 (((0xf0) << 24) | ((0x01) << 16)) 0 0x100000>;

   L2: cache-controller@8000 {
    compatible = "arm,pl310-cache";
    reg = <0x8000 0x1000>;
    cache-unified;
    cache-level = <2>;
    arm,double-linefill-incr = <0>;
    arm,double-linefill-wrap = <0>;
    arm,double-linefill = <0>;
    prefetch-data = <1>;
   };

   scu: scu@c000 {
    compatible = "arm,cortex-a9-scu";
    reg = <0xc000 0x58>;
   };

   timer0: timer@c600 {
    compatible = "arm,cortex-a9-twd-timer";
    reg = <0xc600 0x20>;
    interrupts = <1 13 (1 | (((1 << (2)) - 1) << 8))>;
    clocks = <&coreclk 2>;
   };

   gic: interrupt-controller@d000 {
    compatible = "arm,cortex-a9-gic";
    #interrupt-cells = <3>;
    #size-cells = <0>;
    interrupt-controller;
    reg = <0xd000 0x1000>,
          <0xc100 0x100>;
   };

   mdio: mdio@c0054 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "marvell,orion-mdio";
    reg = <0xc0054 0x4>;
    clocks = <&gateclk 19>;
   };


   ethernet: ethernet@f0000 {
    compatible = "marvell,armada-375-pp2";
    reg = <0xf0000 0xa000>,
          <0xc0000 0x3060>,
          <0xc4000 0x100>,
          <0xc5000 0x100>;
    clocks = <&gateclk 3>, <&gateclk 19>;
    clock-names = "pp_clk", "gop_clk";
    status = "disabled";

    eth0: eth0 {
     interrupts = <0 37 4>;
     port-id = <0>;
     status = "disabled";
    };

    eth1: eth1 {
     interrupts = <0 41 4>;
     port-id = <1>;
     status = "disabled";
    };
   };

   rtc: rtc@10300 {
    compatible = "marvell,orion-rtc";
    reg = <0x10300 0x20>;
    interrupts = <0 21 4>;
   };

   spi0: spi@10600 {
    compatible = "marvell,armada-375-spi",
      "marvell,orion-spi";
    reg = <0x10600 0x50>;
    #address-cells = <1>;
    #size-cells = <0>;
    cell-index = <0>;
    interrupts = <0 1 4>;
    clocks = <&coreclk 0>;
    status = "disabled";
   };

   spi1: spi@10680 {
    compatible = "marvell,armada-375-spi",
      "marvell,orion-spi";
    reg = <0x10680 0x50>;
    #address-cells = <1>;
    #size-cells = <0>;
    cell-index = <1>;
    interrupts = <0 63 4>;
    clocks = <&coreclk 0>;
    status = "disabled";
   };

   i2c0: i2c@11000 {
    compatible = "marvell,mv64xxx-i2c";
    reg = <0x11000 0x20>;
    #address-cells = <1>;
    #size-cells = <0>;
    interrupts = <0 2 4>;
    clocks = <&coreclk 0>;
    status = "disabled";
   };

   i2c1: i2c@11100 {
    compatible = "marvell,mv64xxx-i2c";
    reg = <0x11100 0x20>;
    #address-cells = <1>;
    #size-cells = <0>;
    interrupts = <0 3 4>;
    clocks = <&coreclk 0>;
    status = "disabled";
   };

   uart0: serial@12000 {
    compatible = "snps,dw-apb-uart";
    reg = <0x12000 0x100>;
    reg-shift = <2>;
    interrupts = <0 12 4>;
    reg-io-width = <1>;
    clocks = <&coreclk 0>;
    status = "disabled";
   };

   uart1: serial@12100 {
    compatible = "snps,dw-apb-uart";
    reg = <0x12100 0x100>;
    reg-shift = <2>;
    interrupts = <0 13 4>;
    reg-io-width = <1>;
    clocks = <&coreclk 0>;
    status = "disabled";
   };

   pinctrl: pinctrl@18000 {
    compatible = "marvell,mv88f6720-pinctrl";
    reg = <0x18000 0x24>;

    i2c0_pins: i2c0-pins {
     marvell,pins = "mpp14", "mpp15";
     marvell,function = "i2c0";
    };

    i2c1_pins: i2c1-pins {
     marvell,pins = "mpp61", "mpp62";
     marvell,function = "i2c1";
    };

    nand_pins: nand-pins {
     marvell,pins = "mpp0", "mpp1", "mpp2",
      "mpp3", "mpp4", "mpp5",
      "mpp6", "mpp7", "mpp8",
      "mpp9", "mpp10", "mpp11",
      "mpp12", "mpp13";
     marvell,function = "nand";
    };

    sdio_pins: sdio-pins {
     marvell,pins = "mpp24", "mpp25", "mpp26",
           "mpp27", "mpp28", "mpp29";
     marvell,function = "sd";
    };

    spi0_pins: spi0-pins {
     marvell,pins = "mpp0", "mpp1", "mpp4",
           "mpp5", "mpp8", "mpp9";
     marvell,function = "spi0";
    };
   };

   gpio0: gpio@18100 {
    compatible = "marvell,orion-gpio";
    reg = <0x18100 0x40>;
    ngpios = <32>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    interrupts = <0 53 4>,
          <0 54 4>,
          <0 55 4>,
          <0 56 4>;
   };

   gpio1: gpio@18140 {
    compatible = "marvell,orion-gpio";
    reg = <0x18140 0x40>;
    ngpios = <32>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    interrupts = <0 58 4>,
          <0 59 4>,
          <0 60 4>,
          <0 61 4>;
   };

   gpio2: gpio@18180 {
    compatible = "marvell,orion-gpio";
    reg = <0x18180 0x40>;
    ngpios = <3>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    interrupts = <0 62 4>;
   };

   systemc: system-controller@18200 {
    compatible = "marvell,armada-375-system-controller";
    reg = <0x18200 0x100>;
   };

   gateclk: clock-gating-control@18220 {
    compatible = "marvell,armada-375-gating-clock";
    reg = <0x18220 0x4>;
    clocks = <&coreclk 0>;
    #clock-cells = <1>;
   };

   usbcluster: usb-cluster@18400 {
    compatible = "marvell,armada-375-usb-cluster";
    reg = <0x18400 0x4>;
    #phy-cells = <1>;
   };

   mbusc: mbus-controller@20000 {
    compatible = "marvell,mbus-controller";
    reg = <0x20000 0x100>, <0x20180 0x20>;
   };

   mpic: interrupt-controller@20a00 {
    compatible = "marvell,mpic";
    reg = <0x20a00 0x2d0>, <0x21070 0x58>;
    #interrupt-cells = <1>;
    #size-cells = <1>;
    interrupt-controller;
    msi-controller;
    interrupts = <1 15 4>;
   };

   timer1: timer@20300 {
    compatible = "marvell,armada-375-timer", "marvell,armada-370-timer";
    reg = <0x20300 0x30>, <0x21040 0x30>;
    interrupts-extended = <&gic 0 8 4>,
            <&gic 0 9 4>,
            <&gic 0 10 4>,
            <&gic 0 11 4>,
            <&mpic 5>,
            <&mpic 6>;
    clocks = <&coreclk 0>, <&refclk>;
    clock-names = "nbclk", "fixed";
   };

   watchdog: watchdog@20300 {
    compatible = "marvell,armada-375-wdt";
    reg = <0x20300 0x34>, <0x20704 0x4>, <0x18254 0x4>;
    clocks = <&coreclk 0>, <&refclk>;
    clock-names = "nbclk", "fixed";
   };

   cpurst: cpurst@20800 {
    compatible = "marvell,armada-370-cpu-reset";
    reg = <0x20800 0x10>;
   };

   coherencyfab: coherency-fabric@21010 {
    compatible = "marvell,armada-375-coherency-fabric";
    reg = <0x21010 0x1c>;
   };

   usb0: usb@50000 {
    compatible = "marvell,orion-ehci";
    reg = <0x50000 0x500>;
    interrupts = <0 17 4>;
    clocks = <&gateclk 18>;
    phys = <&usbcluster 3>;
    phy-names = "usb";
    status = "disabled";
   };

   usb1: usb@54000 {
    compatible = "marvell,orion-ehci";
    reg = <0x54000 0x500>;
    interrupts = <0 18 4>;
    clocks = <&gateclk 26>;
    status = "disabled";
   };

   usb2: usb@58000 {
    compatible = "marvell,armada-375-xhci";
    reg = <0x58000 0x20000>,<0x5b880 0x80>;
    interrupts = <0 16 4>;
    clocks = <&gateclk 16>;
    phys = <&usbcluster 4>;
    phy-names = "usb";
    status = "disabled";
   };

   xor0: xor@60800 {
    compatible = "marvell,orion-xor";
    reg = <0x60800 0x100
           0x60A00 0x100>;
    clocks = <&gateclk 22>;
    status = "okay";

    xor00 {
     interrupts = <0 22 4>;
     dmacap,memcpy;
     dmacap,xor;
    };
    xor01 {
     interrupts = <0 23 4>;
     dmacap,memcpy;
     dmacap,xor;
     dmacap,memset;
    };
   };

   xor1: xor@60900 {
    compatible = "marvell,orion-xor";
    reg = <0x60900 0x100
           0x60b00 0x100>;
    clocks = <&gateclk 23>;
    status = "okay";

    xor10 {
     interrupts = <0 65 4>;
     dmacap,memcpy;
     dmacap,xor;
    };
    xor11 {
     interrupts = <0 66 4>;
     dmacap,memcpy;
     dmacap,xor;
     dmacap,memset;
    };
   };

   cesa: crypto@90000 {
    compatible = "marvell,armada-375-crypto";
    reg = <0x90000 0x10000>;
    reg-names = "regs";
    interrupts = <0 19 4>,
          <0 20 4>;
    clocks = <&gateclk 30>, <&gateclk 31>,
      <&gateclk 28>, <&gateclk 29>;
    clock-names = "cesa0", "cesa1",
           "cesaz0", "cesaz1";
    marvell,crypto-srams = <&crypto_sram0>,
             <&crypto_sram1>;
    marvell,crypto-sram-size = <0x800>;
   };

   sata: sata@a0000 {
    compatible = "marvell,armada-370-sata";
    reg = <0xa0000 0x5000>;
    interrupts = <0 26 4>;
    clocks = <&gateclk 14>, <&gateclk 20>;
    clock-names = "0", "1";
    status = "disabled";
   };

   nand_controller: nand-controller@d0000 {
    compatible = "marvell,armada370-nand-controller";
    reg = <0xd0000 0x54>;
    #address-cells = <1>;
    #size-cells = <0>;
    interrupts = <0 84 4>;
    clocks = <&gateclk 11>;
    status = "disabled";
   };

   sdio: mvsdio@d4000 {
    compatible = "marvell,orion-sdio";
    reg = <0xd4000 0x200>;
    interrupts = <0 25 4>;
    clocks = <&gateclk 17>;
    bus-width = <4>;
    cap-sdio-irq;
    cap-sd-highspeed;
    cap-mmc-highspeed;
    status = "disabled";
   };

   thermal: thermal@e8078 {
    compatible = "marvell,armada375-thermal";
    reg = <0xe8078 0x4>, <0xe807c 0x8>;
    status = "okay";
   };

   coreclk: mvebu-sar@e8204 {
    compatible = "marvell,armada-375-core-clock";
    reg = <0xe8204 0x04>;
    #clock-cells = <1>;
   };

   coredivclk: corediv-clock@e8250 {
    compatible = "marvell,armada-375-corediv-clock";
    reg = <0xe8250 0xc>;
    #clock-cells = <1>;
    clocks = <&mainpll>;
    clock-output-names = "nand";
   };
  };

  pciec: pcie@82000000 {
   compatible = "marvell,armada-370-pcie";
   status = "disabled";
   device_type = "pci";

   #address-cells = <3>;
   #size-cells = <2>;

   msi-parent = <&mpic>;
   bus-range = <0x00 0xff>;

   ranges =
          <0x82000000 0 0x40000 (((0xf0) << 24) | ((0x01) << 16)) 0x40000 0 0x00002000
    0x82000000 0 0x44000 (((0xf0) << 24) | ((0x01) << 16)) 0x44000 0 0x00002000
    0x82000000 0x1 0 (((0x04) << 24) | ((0xe8) << 16)) 0 1 0
    0x81000000 0x1 0 (((0x04) << 24) | ((0xe0) << 16)) 0 1 0
    0x82000000 0x2 0 (((0x04) << 24) | ((0xd8) << 16)) 0 1 0
    0x81000000 0x2 0 (((0x04) << 24) | ((0xd0) << 16)) 0 1 0 >;

   pcie0: pcie@1,0 {
    device_type = "pci";
    assigned-addresses = <0x82000800 0 0x40000 0 0x2000>;
    reg = <0x0800 0 0 0 0>;
    #address-cells = <3>;
    #size-cells = <2>;
    interrupt-names = "intx";
    interrupts-extended = <&gic 0 29 4>;
    #interrupt-cells = <1>;
    ranges = <0x82000000 0 0 0x82000000 0x1 0 1 0
       0x81000000 0 0 0x81000000 0x1 0 1 0>;
    bus-range = <0x00 0xff>;
    interrupt-map-mask = <0 0 0 7>;
    interrupt-map = <0 0 0 1 &pcie0_intc 0>,
      <0 0 0 2 &pcie0_intc 1>,
      <0 0 0 3 &pcie0_intc 2>,
      <0 0 0 4 &pcie0_intc 3>;
    marvell,pcie-port = <0>;
    marvell,pcie-lane = <0>;
    clocks = <&gateclk 5>;
    status = "disabled";

    pcie0_intc: interrupt-controller {
     interrupt-controller;
     #interrupt-cells = <1>;
    };
   };

   pcie1: pcie@2,0 {
    device_type = "pci";
    assigned-addresses = <0x82001000 0 0x44000 0 0x2000>;
    reg = <0x1000 0 0 0 0>;
    #address-cells = <3>;
    #size-cells = <2>;
    interrupt-names = "intx";
    interrupts-extended = <&gic 0 33 4>;
    #interrupt-cells = <1>;
    ranges = <0x82000000 0 0 0x82000000 0x2 0 1 0
       0x81000000 0 0 0x81000000 0x2 0 1 0>;
    bus-range = <0x00 0xff>;
    interrupt-map-mask = <0 0 0 7>;
    interrupt-map = <0 0 0 1 &pcie1_intc 0>,
      <0 0 0 2 &pcie1_intc 1>,
      <0 0 0 3 &pcie1_intc 2>,
      <0 0 0 4 &pcie1_intc 3>;
    marvell,pcie-port = <0>;
    marvell,pcie-lane = <1>;
    clocks = <&gateclk 6>;
    status = "disabled";

    pcie1_intc: interrupt-controller {
     interrupt-controller;
     #interrupt-cells = <1>;
    };
   };

  };

  crypto_sram0: sa-sram0 {
   compatible = "mmio-sram";
   reg = <(((0x09) << 24) | ((0x09) << 16)) 0 0x800>;
   clocks = <&gateclk 30>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0 (((0x09) << 24) | ((0x09) << 16)) 0 0x800>;
  };

  crypto_sram1: sa-sram1 {
   compatible = "mmio-sram";
   reg = <(((0x09) << 24) | ((0x05) << 16)) 0 0x800>;
   clocks = <&gateclk 31>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0 (((0x09) << 24) | ((0x05) << 16)) 0 0x800>;
  };
 };
};
# 15 "arch/arm/boot/dts/armada-375-db.dts" 2

/ {
 model = "Marvell Armada 375 Development Board";
 compatible = "marvell,a375-db", "marvell,armada375";

 chosen {
  stdout-path = "serial0:115200n8";
 };

 memory@0 {
  device_type = "memory";
  reg = <0x00000000 0x40000000>;
 };

 soc {
  ranges = <(((0xf0) << 24) | ((0x01) << 16)) 0 0xf1000000 0x100000
     (((0x01) << 24) | ((0x1d) << 16)) 0 0xfff00000 0x100000
     (((0x09) << 24) | ((0x09) << 16)) 0 0xf1100000 0x10000
     (((0x09) << 24) | ((0x05) << 16)) 0 0xf1110000 0x10000>;

 };
};
&pciec {
 status = "okay";
};





&pcie0 {

 status = "okay";
};

&pcie1 {

 status = "okay";
};


&spi0 {
 pinctrl-0 = <&spi0_pins>;
 pinctrl-names = "default";






 status = "disabled";

 flash@0 {
  #address-cells = <1>;
  #size-cells = <1>;
  compatible = "n25q128a13", "jedec,spi-nor";
  reg = <0>;
  spi-max-frequency = <108000000>;
 };
};

&i2c0 {
 status = "okay";
 clock-frequency = <100000>;
 pinctrl-0 = <&i2c0_pins>;
 pinctrl-names = "default";
};

&i2c1 {
 status = "okay";
 clock-frequency = <100000>;
 pinctrl-0 = <&i2c1_pins>;
 pinctrl-names = "default";
};

&uart0 {
 status = "okay";
};

&pinctrl {
 sdio_st_pins: sdio-st-pins {
  marvell,pins = "mpp44", "mpp45";
  marvell,function = "gpio";
 };
};

&sata {
 status = "okay";
 nr-ports = <2>;
};

&nand_controller {
 status = "okay";
 pinctrl-0 = <&nand_pins>;
 pinctrl-names = "default";

 nand@0 {
  reg = <0>;
  label = "pxa3xx_nand-0";
  nand-rb = <0>;
  marvell,nand-keep-config;
  nand-on-flash-bbt;
  nand-ecc-strength = <4>;
  nand-ecc-step-size = <512>;

  partitions {
   compatible = "fixed-partitions";
   #address-cells = <1>;
   #size-cells = <1>;

   partition@0 {
    label = "U-Boot";
    reg = <0 0x800000>;
   };
   partition@800000 {
    label = "Linux";
    reg = <0x800000 0x800000>;
   };
   partition@1000000 {
    label = "Filesystem";
    reg = <0x1000000 0x3f000000>;
   };
  };
 };
};

&usb1 {
 status = "okay";
};

&usb2 {
 status = "okay";
};

&sdio {
 pinctrl-0 = <&sdio_pins &sdio_st_pins>;
 pinctrl-names = "default";
 status = "okay";
 cd-gpios = <&gpio1 12 0>;
 wp-gpios = <&gpio1 13 0>;
};

&mdio {
 phy0: ethernet-phy@0 {
  reg = <0>;
 };

 phy3: ethernet-phy@3 {
  reg = <3>;
 };
};

&ethernet {
 status = "okay";
};


&eth0 {
 status = "okay";
 phy = <&phy0>;
 phy-mode = "rgmii-id";
};

&eth1 {
 status = "okay";
 phy = <&phy3>;
 phy-mode = "gmii";
};
