$date
	Wed Jul 09 08:37:02 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_ripple_carry_adder $end
$var wire 4 ! s [3:0] $end
$var wire 1 " c_out $end
$var reg 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$var reg 1 % c_in $end
$scope module uut $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 1 % c_in $end
$var wire 4 ( s [3:0] $end
$var wire 1 " c_out $end
$var wire 5 ) c [4:0] $end
$scope begin full_adder_block[0] $end
$var parameter 2 * k $end
$scope module fa $end
$var wire 1 + a $end
$var wire 1 , b $end
$var wire 1 - c_in $end
$var wire 1 . c_out $end
$var wire 1 / s $end
$upscope $end
$upscope $end
$scope begin full_adder_block[1] $end
$var parameter 2 0 k $end
$scope module fa $end
$var wire 1 1 a $end
$var wire 1 2 b $end
$var wire 1 3 c_in $end
$var wire 1 4 c_out $end
$var wire 1 5 s $end
$upscope $end
$upscope $end
$scope begin full_adder_block[2] $end
$var parameter 3 6 k $end
$scope module fa $end
$var wire 1 7 a $end
$var wire 1 8 b $end
$var wire 1 9 c_in $end
$var wire 1 : c_out $end
$var wire 1 ; s $end
$upscope $end
$upscope $end
$scope begin full_adder_block[3] $end
$var parameter 3 < k $end
$scope module fa $end
$var wire 1 = a $end
$var wire 1 > b $end
$var wire 1 ? c_in $end
$var wire 1 @ c_out $end
$var wire 1 A s $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 <
b10 6
b1 0
b0 *
$end
#0
$dumpvars
0A
0@
0?
0>
0=
0;
0:
09
08
07
05
04
03
02
01
0/
0.
0-
0,
0+
b0 )
b0 (
b0 '
b0 &
0%
b0 $
b0 #
0"
b0 !
$end
#10000
1A
1?
1:
19
14
13
b1110 )
1.
0;
b1000 !
b1000 (
05
1,
18
1+
11
b101 $
b101 '
b11 #
b11 &
#20000
1"
b0 !
b0 (
0A
b11110 )
1@
08
17
1=
b1 $
b1 '
b1111 #
b1111 &
#30000
1"
1@
b0 !
b0 (
0A
1?
1:
1-
18
0+
07
b11111 )
1%
b101 $
b101 '
b1010 #
b1010 &
#40000
15
1A
1/
b1111 !
b1111 (
1;
12
1>
1+
17
b1111 $
b1111 '
b1111 #
b1111 &
#50000
