INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 14:50:09 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.022ns  (required time - arrival time)
  Source:                 load0/data_tehb/dataReg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.420ns period=6.840ns})
  Destination:            buffer14/dataReg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.420ns period=6.840ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.840ns  (clk rise@6.840ns - clk rise@0.000ns)
  Data Path Delay:        6.563ns  (logic 1.549ns (23.601%)  route 5.014ns (76.399%))
  Logic Levels:           22  (CARRY4=3 LUT3=2 LUT5=9 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.323 - 6.840 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1853, unset)         0.508     0.508    load0/data_tehb/clk
    SLICE_X6Y138         FDRE                                         r  load0/data_tehb/dataReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y138         FDRE (Prop_fdre_C_Q)         0.232     0.740 r  load0/data_tehb/dataReg_reg[7]/Q
                         net (fo=1, routed)           0.577     1.317    mem_controller4/read_arbiter/data/Memory_reg[0][31][7]
    SLICE_X8Y130         LUT5 (Prop_lut5_I3_O)        0.119     1.436 r  mem_controller4/read_arbiter/data/data_tehb/hist_storeAddr[7]_INST_0_i_1/O
                         net (fo=22, routed)          0.106     1.543    buffer0/fifo/load0_dataOut[7]
    SLICE_X8Y130         LUT5 (Prop_lut5_I1_O)        0.043     1.586 r  buffer0/fifo/Memory[0][7]_i_1/O
                         net (fo=5, routed)           0.171     1.756    buffer92/fifo/D[7]
    SLICE_X8Y129         LUT5 (Prop_lut5_I0_O)        0.043     1.799 r  buffer92/fifo/dataReg[7]_i_1__0/O
                         net (fo=2, routed)           0.098     1.898    init18/control/D[7]
    SLICE_X8Y129         LUT3 (Prop_lut3_I0_O)        0.043     1.941 r  init18/control/Memory[0][7]_i_1__0/O
                         net (fo=4, routed)           0.217     2.158    buffer93/fifo/init18_outs[7]
    SLICE_X9Y129         LUT5 (Prop_lut5_I1_O)        0.043     2.201 r  buffer93/fifo/Memory[0][7]_i_1__1/O
                         net (fo=4, routed)           0.179     2.379    buffer94/fifo/init19_outs[7]
    SLICE_X9Y131         LUT5 (Prop_lut5_I1_O)        0.043     2.422 r  buffer94/fifo/Memory[0][7]_i_1__2/O
                         net (fo=4, routed)           0.279     2.701    buffer95/fifo/init20_outs[7]
    SLICE_X10Y134        LUT5 (Prop_lut5_I1_O)        0.043     2.744 r  buffer95/fifo/Memory[0][7]_i_1__3/O
                         net (fo=4, routed)           0.238     2.982    buffer96/fifo/init21_outs[7]
    SLICE_X11Y134        LUT5 (Prop_lut5_I1_O)        0.043     3.025 r  buffer96/fifo/Memory[0][7]_i_1__4/O
                         net (fo=4, routed)           0.415     3.440    cmpi7/init22_outs[7]
    SLICE_X11Y135        LUT6 (Prop_lut6_I1_O)        0.043     3.483 r  cmpi7/Memory[1][0]_i_23/O
                         net (fo=1, routed)           0.316     3.799    cmpi7/Memory[1][0]_i_23_n_0
    SLICE_X11Y136        LUT5 (Prop_lut5_I4_O)        0.043     3.842 r  cmpi7/Memory[1][0]_i_15/O
                         net (fo=1, routed)           0.000     3.842    cmpi7/Memory[1][0]_i_15_n_0
    SLICE_X11Y136        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188     4.030 r  cmpi7/Memory_reg[1][0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.030    cmpi7/Memory_reg[1][0]_i_7_n_0
    SLICE_X11Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.079 r  cmpi7/Memory_reg[1][0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.079    cmpi7/Memory_reg[1][0]_i_3_n_0
    SLICE_X11Y138        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     4.186 r  cmpi7/Memory_reg[1][0]_i_2/CO[2]
                         net (fo=6, routed)           0.379     4.564    buffer79/fifo/result[0]
    SLICE_X16Y138        LUT5 (Prop_lut5_I0_O)        0.123     4.687 r  buffer79/fifo/transmitValue_i_4__8/O
                         net (fo=7, routed)           0.234     4.921    buffer79/fifo/Empty_reg_2
    SLICE_X19Y138        LUT6 (Prop_lut6_I0_O)        0.043     4.964 r  buffer79/fifo/Empty_i_6/O
                         net (fo=2, routed)           0.260     5.224    buffer87/fifo/Empty_i_2__20
    SLICE_X16Y140        LUT6 (Prop_lut6_I3_O)        0.043     5.267 r  buffer87/fifo/Empty_i_4__1/O
                         net (fo=1, routed)           0.223     5.490    init0/control/Memory_reg[0][0]_1
    SLICE_X13Y140        LUT6 (Prop_lut6_I3_O)        0.043     5.533 f  init0/control/Empty_i_2__20/O
                         net (fo=4, routed)           0.169     5.703    fork6/control/generateBlocks[7].regblock/transmitValue_i_7__1
    SLICE_X12Y141        LUT3 (Prop_lut3_I1_O)        0.043     5.746 r  fork6/control/generateBlocks[7].regblock/transmitValue_i_16/O
                         net (fo=1, routed)           0.098     5.844    fork6/control/generateBlocks[5].regblock/transmitValue_i_2__20_3
    SLICE_X12Y141        LUT6 (Prop_lut6_I5_O)        0.043     5.887 r  fork6/control/generateBlocks[5].regblock/transmitValue_i_7__1/O
                         net (fo=1, routed)           0.224     6.110    fork6/control/generateBlocks[5].regblock/transmitValue_i_7__1_n_0
    SLICE_X13Y143        LUT6 (Prop_lut6_I0_O)        0.043     6.153 r  fork6/control/generateBlocks[5].regblock/transmitValue_i_2__20/O
                         net (fo=3, routed)           0.140     6.293    fork6/control/generateBlocks[5].regblock/transmitValue_i_2__20_n_0
    SLICE_X13Y143        LUT6 (Prop_lut6_I0_O)        0.043     6.336 f  fork6/control/generateBlocks[5].regblock/fullReg_i_3__20/O
                         net (fo=29, routed)          0.211     6.547    buffer12/control/cmpi0_result_ready
    SLICE_X15Y143        LUT6 (Prop_lut6_I1_O)        0.043     6.590 r  buffer12/control/dataReg[31]_i_1/O
                         net (fo=32, routed)          0.481     7.071    buffer14/E[0]
    SLICE_X15Y150        FDRE                                         r  buffer14/dataReg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.840     6.840 r  
                                                      0.000     6.840 r  clk (IN)
                         net (fo=1853, unset)         0.483     7.323    buffer14/clk
    SLICE_X15Y150        FDRE                                         r  buffer14/dataReg_reg[10]/C
                         clock pessimism              0.000     7.323    
                         clock uncertainty           -0.035     7.287    
    SLICE_X15Y150        FDRE (Setup_fdre_C_CE)      -0.194     7.093    buffer14/dataReg_reg[10]
  -------------------------------------------------------------------
                         required time                          7.093    
                         arrival time                          -7.071    
  -------------------------------------------------------------------
                         slack                                  0.022    




