
/root/projects/compiled/non_crypto/stripped/bminor_binutils-gdb.git_bitfields_f2f20c2e_stripped.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <.text>:
   0:	bf004770 	svclt	0x00004770
   4:	bf004770 	svclt	0x00004770
   8:	bf004770 	svclt	0x00004770
   c:	bf004770 	svclt	0x00004770
  10:	bf004770 	svclt	0x00004770
  14:	bf004770 	svclt	0x00004770
  18:	bf004770 	svclt	0x00004770
  1c:	bf004770 	svclt	0x00004770
  20:	bf004770 	svclt	0x00004770
  24:	bf004770 	svclt	0x00004770

Disassembly of section .text.startup:

00000000 <.text.startup>:
   0:	f06f4b0f 			; <UNDEFINED> instruction: 0xf06f4b0f
   4:	b50002ff 	strlt	r0, [r0, #-767]	; 0xfffffd01
   8:	0c03f04f 	stceq	0, cr15, [r3], {79}	; 0x4f
   c:	f04f447b 			; <UNDEFINED> instruction: 0xf04f447b
  10:	20000e05 	andcs	r0, r0, r5, lsl #28
  14:	685a601a 	ldmdavs	sl, {r1, r3, r4, sp, lr}^
  18:	f0027b99 			; <UNDEFINED> instruction: 0xf0027b99
  1c:	605a4260 	subsvs	r4, sl, r0, ror #4
  20:	f36e7d9a 			; <UNDEFINED> instruction: 0xf36e7d9a
  24:	72180143 	andsvc	r0, r8, #-1073741808	; 0xc0000010
  28:	f36c7298 	vqsub.u32	d23, d28, d8
  2c:	759a0243 	ldrvc	r0, [sl, #579]	; 0x243
  30:	73997a5a 	orrsvc	r7, r9, #368640	; 0x5a000
  34:	0201f022 	andeq	pc, r1, #34	; 0x22
  38:	f85d725a 			; <UNDEFINED> instruction: 0xf85d725a
  3c:	bf00fb04 	svclt	0x0000fb04
  40:	00000030 	andeq	r0, r0, r0, lsr r0
