#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1-107-gab6ae79)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0xc71100 .scope module, "testBitSlice" "testBitSlice" 2 30;
 .timescale -9 -12;
v0xcaeb40_0 .net "a", 0 0, v0xcae240_0;  1 drivers
v0xcaec00_0 .net "b", 0 0, v0xcae330_0;  1 drivers
v0xcaed10_0 .var "begintest", 0 0;
v0xcaedb0_0 .net "bitpassed", 0 0, v0xcae4d0_0;  1 drivers
v0xcaee50_0 .net "carryin", 0 0, v0xcae570_0;  1 drivers
v0xcaef90_0 .net "carryout", 0 0, L_0xcb0230;  1 drivers
v0xcaf080_0 .net "control", 2 0, v0xcae730_0;  1 drivers
v0xcaf120_0 .net "endtest", 0 0, v0xcae820_0;  1 drivers
v0xcaf1c0_0 .net "sum", 0 0, L_0xcb1770;  1 drivers
E_0xc7b5b0 .event edge, v0xcae820_0;
S_0xc71280 .scope module, "bitslice" "structuralBitSlice" 2 41, 3 65 0, S_0xc71100;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0xcaf2f0/d .functor NOT 1, L_0xcaf360, C4<0>, C4<0>, C4<0>;
L_0xcaf2f0 .delay 1 (10000,10000,10000) L_0xcaf2f0/d;
L_0xcaf550/d .functor NOT 1, L_0xcaf5c0, C4<0>, C4<0>, C4<0>;
L_0xcaf550 .delay 1 (10000,10000,10000) L_0xcaf550/d;
L_0xcaf720/d .functor AND 1, L_0xcaf8e0, L_0xcaf2f0, L_0xcaf550, C4<1>;
L_0xcaf720 .delay 1 (30000,30000,30000) L_0xcaf720/d;
L_0xcafa40/d .functor XOR 1, L_0xcaf720, v0xcae330_0, C4<0>, C4<0>;
L_0xcafa40 .delay 1 (20000,20000,20000) L_0xcafa40/d;
L_0xcafb50/d .functor XOR 1, v0xcae240_0, L_0xcafa40, C4<0>, C4<0>;
L_0xcafb50 .delay 1 (20000,20000,20000) L_0xcafb50/d;
L_0xcafcb0/d .functor XOR 1, L_0xcafb50, v0xcae570_0, C4<0>, C4<0>;
L_0xcafcb0 .delay 1 (20000,20000,20000) L_0xcafcb0/d;
L_0xcafea0/d .functor AND 1, v0xcae240_0, v0xcae330_0, C4<1>, C4<1>;
L_0xcafea0 .delay 1 (20000,20000,20000) L_0xcafea0/d;
L_0xcb00e0/d .functor AND 1, v0xcae570_0, L_0xcafb50, C4<1>, C4<1>;
L_0xcb00e0 .delay 1 (20000,20000,20000) L_0xcb00e0/d;
L_0xcb0230/d .functor OR 1, L_0xcafea0, L_0xcb00e0, C4<0>, C4<0>;
L_0xcb0230 .delay 1 (20000,20000,20000) L_0xcb0230/d;
L_0xcb0390/d .functor OR 1, v0xcae240_0, v0xcae330_0, C4<0>, C4<0>;
L_0xcb0390 .delay 1 (20000,20000,20000) L_0xcb0390/d;
L_0xcb0550/d .functor XOR 1, v0xcab840_0, L_0xcb0390, C4<0>, C4<0>;
L_0xcb0550 .delay 1 (20000,20000,20000) L_0xcb0550/d;
L_0xcb06b0/d .functor XOR 1, v0xcab840_0, L_0xcafea0, C4<0>, C4<0>;
L_0xcb06b0 .delay 1 (20000,20000,20000) L_0xcb06b0/d;
L_0xcb0880/d .functor XOR 1, v0xcae240_0, v0xcae330_0, C4<0>, C4<0>;
L_0xcb0880 .delay 1 (20000,20000,20000) L_0xcb0880/d;
v0xcacba0_0 .net "AB", 0 0, L_0xcafea0;  1 drivers
v0xcacc80_0 .net "AorB", 0 0, L_0xcb0390;  1 drivers
v0xcacd40_0 .net "AxorB", 0 0, L_0xcb0880;  1 drivers
v0xcace10_0 .net "AxorB2", 0 0, L_0xcafb50;  1 drivers
v0xcaceb0_0 .net "AxorBC", 0 0, L_0xcb00e0;  1 drivers
v0xcacf50_0 .net *"_s1", 0 0, L_0xcaf360;  1 drivers
v0xcad030_0 .net *"_s3", 0 0, L_0xcaf5c0;  1 drivers
v0xcad110_0 .net *"_s5", 0 0, L_0xcaf8e0;  1 drivers
v0xcad1f0_0 .net "a", 0 0, v0xcae240_0;  alias, 1 drivers
v0xcad340_0 .net "address0", 0 0, v0xcab6b0_0;  1 drivers
v0xcad3e0_0 .net "address1", 0 0, v0xcab770_0;  1 drivers
v0xcad4d0_0 .net "b", 0 0, v0xcae330_0;  alias, 1 drivers
v0xcad590_0 .net "carryin", 0 0, v0xcae570_0;  alias, 1 drivers
v0xcad650_0 .net "carryout", 0 0, L_0xcb0230;  alias, 1 drivers
v0xcad710_0 .net "control", 2 0, v0xcae730_0;  alias, 1 drivers
v0xcad7d0_0 .net "invert", 0 0, v0xcab840_0;  1 drivers
v0xcad870_0 .net "nandand", 0 0, L_0xcb06b0;  1 drivers
v0xcada20_0 .net "newB", 0 0, L_0xcafa40;  1 drivers
v0xcadac0_0 .net "noror", 0 0, L_0xcb0550;  1 drivers
v0xcadb60_0 .net "notControl1", 0 0, L_0xcaf2f0;  1 drivers
v0xcadc00_0 .net "notControl2", 0 0, L_0xcaf550;  1 drivers
v0xcadca0_0 .net "subtract", 0 0, L_0xcaf720;  1 drivers
v0xcadd40_0 .net "sum", 0 0, L_0xcb1770;  alias, 1 drivers
v0xcadde0_0 .net "sumval", 0 0, L_0xcafcb0;  1 drivers
L_0xcaf360 .part v0xcae730_0, 1, 1;
L_0xcaf5c0 .part v0xcae730_0, 2, 1;
L_0xcaf8e0 .part v0xcae730_0, 0, 1;
S_0xc6ca10 .scope module, "mylut" "ALUcontrolLUT" 3 78, 3 18 0, S_0xc71280;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0xc6cc50_0 .net "ALUcommand", 2 0, v0xcae730_0;  alias, 1 drivers
v0xcab6b0_0 .var "address0", 0 0;
v0xcab770_0 .var "address1", 0 0;
v0xcab840_0 .var "invert", 0 0;
E_0xc7a8b0 .event edge, v0xc6cc50_0;
S_0xcab9b0 .scope module, "mymux" "structuralMultiplexer" 3 101, 3 41 0, S_0xc71280;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0xcb0a10/d .functor NOT 1, v0xcab6b0_0, C4<0>, C4<0>, C4<0>;
L_0xcb0a10 .delay 1 (10000,10000,10000) L_0xcb0a10/d;
L_0xcb0b70/d .functor NOT 1, v0xcab770_0, C4<0>, C4<0>, C4<0>;
L_0xcb0b70 .delay 1 (10000,10000,10000) L_0xcb0b70/d;
L_0xcb0c30/d .functor AND 1, v0xcab6b0_0, v0xcab770_0, C4<1>, C4<1>;
L_0xcb0c30 .delay 1 (20000,20000,20000) L_0xcb0c30/d;
L_0xcb0e20/d .functor AND 1, v0xcab6b0_0, L_0xcb0b70, C4<1>, C4<1>;
L_0xcb0e20 .delay 1 (20000,20000,20000) L_0xcb0e20/d;
L_0xcb0f30/d .functor AND 1, L_0xcb0a10, v0xcab770_0, C4<1>, C4<1>;
L_0xcb0f30 .delay 1 (20000,20000,20000) L_0xcb0f30/d;
L_0xcb1090/d .functor AND 1, L_0xcb0a10, L_0xcb0b70, C4<1>, C4<1>;
L_0xcb1090 .delay 1 (20000,20000,20000) L_0xcb1090/d;
L_0xcb11f0/d .functor AND 1, L_0xcafcb0, L_0xcb1090, C4<1>, C4<1>;
L_0xcb11f0 .delay 1 (20000,20000,20000) L_0xcb11f0/d;
L_0xcb1300/d .functor AND 1, L_0xcb0550, L_0xcb0e20, C4<1>, C4<1>;
L_0xcb1300 .delay 1 (20000,20000,20000) L_0xcb1300/d;
L_0xcb14b0/d .functor AND 1, L_0xcb06b0, L_0xcb0f30, C4<1>, C4<1>;
L_0xcb14b0 .delay 1 (20000,20000,20000) L_0xcb14b0/d;
L_0xcb1610/d .functor AND 1, L_0xcb0880, L_0xcb0c30, C4<1>, C4<1>;
L_0xcb1610 .delay 1 (20000,20000,20000) L_0xcb1610/d;
L_0xcb1770/d .functor OR 1, L_0xcb11f0, L_0xcb1300, L_0xcb14b0, L_0xcb1610;
L_0xcb1770 .delay 1 (40000,40000,40000) L_0xcb1770/d;
v0xcabc90_0 .net "A0andA1", 0 0, L_0xcb0c30;  1 drivers
v0xcabd50_0 .net "A0andnotA1", 0 0, L_0xcb0e20;  1 drivers
v0xcabe10_0 .net "addr0", 0 0, v0xcab6b0_0;  alias, 1 drivers
v0xcabee0_0 .net "addr1", 0 0, v0xcab770_0;  alias, 1 drivers
v0xcabfb0_0 .net "in0", 0 0, L_0xcafcb0;  alias, 1 drivers
v0xcac0a0_0 .net "in0and", 0 0, L_0xcb11f0;  1 drivers
v0xcac140_0 .net "in1", 0 0, L_0xcb0550;  alias, 1 drivers
v0xcac1e0_0 .net "in1and", 0 0, L_0xcb1300;  1 drivers
v0xcac2a0_0 .net "in2", 0 0, L_0xcb06b0;  alias, 1 drivers
v0xcac3f0_0 .net "in2and", 0 0, L_0xcb14b0;  1 drivers
v0xcac4b0_0 .net "in3", 0 0, L_0xcb0880;  alias, 1 drivers
v0xcac570_0 .net "in3and", 0 0, L_0xcb1610;  1 drivers
v0xcac630_0 .net "notA0", 0 0, L_0xcb0a10;  1 drivers
v0xcac6f0_0 .net "notA0andA1", 0 0, L_0xcb0f30;  1 drivers
v0xcac7b0_0 .net "notA0andnotA1", 0 0, L_0xcb1090;  1 drivers
v0xcac870_0 .net "notA1", 0 0, L_0xcb0b70;  1 drivers
v0xcac930_0 .net "out", 0 0, L_0xcb1770;  alias, 1 drivers
S_0xcadf00 .scope module, "tester" "testbenchBitSlice" 2 45, 2 75 0, S_0xc71100;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "begintest"
    .port_info 1 /OUTPUT 1 "endtest"
    .port_info 2 /OUTPUT 1 "bitpassed"
    .port_info 3 /INPUT 1 "sum"
    .port_info 4 /INPUT 1 "carryout"
    .port_info 5 /OUTPUT 3 "control"
    .port_info 6 /OUTPUT 1 "a"
    .port_info 7 /OUTPUT 1 "b"
    .port_info 8 /OUTPUT 1 "carryin"
v0xcae240_0 .var "a", 0 0;
v0xcae330_0 .var "b", 0 0;
v0xcae400_0 .net "begintest", 0 0, v0xcaed10_0;  1 drivers
v0xcae4d0_0 .var "bitpassed", 0 0;
v0xcae570_0 .var "carryin", 0 0;
v0xcae660_0 .net "carryout", 0 0, L_0xcb0230;  alias, 1 drivers
v0xcae730_0 .var "control", 2 0;
v0xcae820_0 .var "endtest", 0 0;
v0xcae8c0_0 .net "sum", 0 0, L_0xcb1770;  alias, 1 drivers
E_0xc7a3b0 .event edge, v0xcae400_0;
    .scope S_0xc6ca10;
T_0 ;
    %wait E_0xc7a8b0;
    %load/vec4 v0xc6cc50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %jmp T_0.8;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcab6b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcab770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcab840_0, 0, 1;
    %jmp T_0.8;
T_0.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcab6b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcab770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xcab840_0, 0, 1;
    %jmp T_0.8;
T_0.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xcab6b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xcab770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcab840_0, 0, 1;
    %jmp T_0.8;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcab6b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcab770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xcab840_0, 0, 1;
    %jmp T_0.8;
T_0.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcab6b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xcab770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcab840_0, 0, 1;
    %jmp T_0.8;
T_0.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcab6b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xcab770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xcab840_0, 0, 1;
    %jmp T_0.8;
T_0.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xcab6b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcab770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xcab840_0, 0, 1;
    %jmp T_0.8;
T_0.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xcab6b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcab770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcab840_0, 0, 1;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0xcadf00;
T_1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xcae730_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcae240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcae330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcae570_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0xcadf00;
T_2 ;
    %wait E_0xc7a3b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcae820_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xcae4d0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 107 "$display", "///////////// ADD TESTS /////////////////////////" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xcae730_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcae240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcae330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcae570_0, 0, 1;
    %load/vec4 v0xcae8c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 6;
    %load/vec4 v0xcae660_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %jmp/0xz  T_2.0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcae4d0_0, 0, 1;
    %vpi_call 2 118 "$display", "Test Case 1 Failed 0+0" {0 0 0};
    %vpi_call 2 119 "$display", "%b SUM OUTPUT", v0xcae8c0_0 {0 0 0};
T_2.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xcae730_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xcae240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcae330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcae570_0, 0, 1;
    %load/vec4 v0xcae8c0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %flag_mov 8, 6;
    %load/vec4 v0xcae660_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %jmp/0xz  T_2.2, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcae4d0_0, 0, 1;
    %vpi_call 2 132 "$display", "Test Case 2 Failed 1+0" {0 0 0};
    %vpi_call 2 133 "$display", "%b SUM OUTPUT", v0xcae8c0_0 {0 0 0};
T_2.2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xcae730_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcae240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xcae330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcae570_0, 0, 1;
    %load/vec4 v0xcae8c0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %flag_mov 8, 6;
    %load/vec4 v0xcae660_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %jmp/0xz  T_2.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcae4d0_0, 0, 1;
    %vpi_call 2 145 "$display", "Test Case 3 Failed 0+1" {0 0 0};
    %vpi_call 2 146 "$display", "%b SUM OUTPUT", v0xcae8c0_0 {0 0 0};
T_2.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xcae730_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xcae240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xcae330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcae570_0, 0, 1;
    %load/vec4 v0xcae8c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 6;
    %load/vec4 v0xcae660_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %flag_or 6, 8;
    %jmp/0xz  T_2.6, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcae4d0_0, 0, 1;
    %vpi_call 2 158 "$display", "Test Case 4 Failed 1+1" {0 0 0};
    %vpi_call 2 159 "$display", "%b SUM OUTPUT", v0xcae8c0_0 {0 0 0};
T_2.6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xcae730_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcae240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xcae330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xcae570_0, 0, 1;
    %load/vec4 v0xcae8c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 6;
    %load/vec4 v0xcae660_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %flag_or 6, 8;
    %jmp/0xz  T_2.8, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcae4d0_0, 0, 1;
    %vpi_call 2 171 "$display", "Test Case 5 Failed 1+0 + CI" {0 0 0};
    %vpi_call 2 172 "$display", "%b SUM OUTPUT", v0xcae8c0_0 {0 0 0};
T_2.8 ;
    %vpi_call 2 177 "$display", "///////////// SUB TESTS /////////////////////////" {0 0 0};
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0xcae730_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcae240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcae330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcae570_0, 0, 1;
    %load/vec4 v0xcae8c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 6;
    %load/vec4 v0xcae660_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %jmp/0xz  T_2.10, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcae4d0_0, 0, 1;
    %vpi_call 2 188 "$display", "Test Case 1 Failed 0-0" {0 0 0};
    %vpi_call 2 189 "$display", "%b SUM OUTPUT", v0xcae8c0_0 {0 0 0};
T_2.10 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0xcae730_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xcae240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcae330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcae570_0, 0, 1;
    %load/vec4 v0xcae8c0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %flag_mov 8, 6;
    %load/vec4 v0xcae660_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %jmp/0xz  T_2.12, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcae4d0_0, 0, 1;
    %vpi_call 2 202 "$display", "Test Case 2 Failed 1-0" {0 0 0};
    %vpi_call 2 203 "$display", "%b SUM OUTPUT", v0xcae8c0_0 {0 0 0};
T_2.12 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0xcae730_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcae240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xcae330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcae570_0, 0, 1;
    %load/vec4 v0xcae8c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 6;
    %load/vec4 v0xcae660_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %flag_or 6, 8;
    %jmp/0xz  T_2.14, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcae4d0_0, 0, 1;
    %vpi_call 2 215 "$display", "Test Case 3 Failed 0-1" {0 0 0};
    %vpi_call 2 216 "$display", "%b SUM OUTPUT", v0xcae8c0_0 {0 0 0};
T_2.14 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0xcae730_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xcae240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xcae330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcae570_0, 0, 1;
    %load/vec4 v0xcae8c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 6;
    %load/vec4 v0xcae660_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %jmp/0xz  T_2.16, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcae4d0_0, 0, 1;
    %vpi_call 2 228 "$display", "Test Case 4 Failed 1-1" {0 0 0};
    %vpi_call 2 229 "$display", "%b SUM OUTPUT", v0xcae8c0_0 {0 0 0};
T_2.16 ;
    %vpi_call 2 234 "$display", "///////////// XOR TESTS /////////////////////////" {0 0 0};
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xcae820_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0xc71100;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcaed10_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xcaed10_0, 0, 1;
    %delay 1000000, 0;
    %end;
    .thread T_3;
    .scope S_0xc71100;
T_4 ;
    %wait E_0xc7b5b0;
    %vpi_call 2 67 "$display", "Bit Sliced passed?: %b", v0xcaedb0_0 {0 0 0};
    %jmp T_4;
    .thread T_4, $push;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "bitslice.t.v";
    "./bitslice.v";
