Analysis & Synthesis report for eee308
Sat Jan 15 17:52:14 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for image_clock:imRead_clk|altsyncram:altsyncram_component|altsyncram_0mr3:auto_generated
 16. Source assignments for seconds_hand:imRead_sec|altsyncram:altsyncram_component|altsyncram_99r3:auto_generated
 17. Source assignments for minutes_hand:imRead_min|altsyncram:altsyncram_component|altsyncram_b9r3:auto_generated
 18. Source assignments for minutes_hand:imRead_hr|altsyncram:altsyncram_component|altsyncram_b9r3:auto_generated
 19. Parameter Settings for User Entity Instance: Top-level Entity: |eee308
 20. Parameter Settings for User Entity Instance: sync_clk:disp_clk|altpll:altpll_component
 21. Parameter Settings for User Entity Instance: image_clock:imRead_clk|altsyncram:altsyncram_component
 22. Parameter Settings for User Entity Instance: seconds_hand:imRead_sec|altsyncram:altsyncram_component
 23. Parameter Settings for User Entity Instance: minutes_hand:imRead_min|altsyncram:altsyncram_component
 24. Parameter Settings for User Entity Instance: minutes_hand:imRead_hr|altsyncram:altsyncram_component
 25. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0
 26. altpll Parameter Settings by Entity Instance
 27. altsyncram Parameter Settings by Entity Instance
 28. lpm_mult Parameter Settings by Entity Instance
 29. Port Connectivity Checks: "timer:timer_sec|Counter26bit:c26bit|TFlipFlop:c25"
 30. Port Connectivity Checks: "timer:timer_sec|Counter26bit:c26bit|TFlipFlop:c24"
 31. Port Connectivity Checks: "timer:timer_sec|Counter26bit:c26bit|TFlipFlop:c23"
 32. Port Connectivity Checks: "timer:timer_sec|Counter26bit:c26bit|TFlipFlop:c22"
 33. Port Connectivity Checks: "timer:timer_sec|Counter26bit:c26bit|TFlipFlop:c21"
 34. Port Connectivity Checks: "timer:timer_sec|Counter26bit:c26bit|TFlipFlop:c20"
 35. Port Connectivity Checks: "timer:timer_sec|Counter26bit:c26bit|TFlipFlop:c19"
 36. Port Connectivity Checks: "timer:timer_sec|Counter26bit:c26bit|TFlipFlop:c18"
 37. Port Connectivity Checks: "timer:timer_sec|Counter26bit:c26bit|TFlipFlop:c17"
 38. Port Connectivity Checks: "timer:timer_sec|Counter26bit:c26bit|TFlipFlop:c16"
 39. Port Connectivity Checks: "timer:timer_sec|Counter26bit:c26bit|TFlipFlop:c15"
 40. Port Connectivity Checks: "timer:timer_sec|Counter26bit:c26bit|TFlipFlop:c14"
 41. Port Connectivity Checks: "timer:timer_sec|Counter26bit:c26bit|TFlipFlop:c13"
 42. Port Connectivity Checks: "timer:timer_sec|Counter26bit:c26bit|TFlipFlop:c12"
 43. Port Connectivity Checks: "timer:timer_sec|Counter26bit:c26bit|TFlipFlop:c11"
 44. Port Connectivity Checks: "timer:timer_sec|Counter26bit:c26bit|TFlipFlop:c10"
 45. Port Connectivity Checks: "timer:timer_sec|Counter26bit:c26bit|TFlipFlop:c9"
 46. Port Connectivity Checks: "timer:timer_sec|Counter26bit:c26bit|TFlipFlop:c8"
 47. Port Connectivity Checks: "timer:timer_sec|Counter26bit:c26bit|TFlipFlop:c7"
 48. Port Connectivity Checks: "timer:timer_sec|Counter26bit:c26bit|TFlipFlop:c6"
 49. Port Connectivity Checks: "timer:timer_sec|Counter26bit:c26bit|TFlipFlop:c5"
 50. Port Connectivity Checks: "timer:timer_sec|Counter26bit:c26bit|TFlipFlop:c4"
 51. Port Connectivity Checks: "timer:timer_sec|Counter26bit:c26bit|TFlipFlop:c3"
 52. Port Connectivity Checks: "timer:timer_sec|Counter26bit:c26bit|TFlipFlop:c2"
 53. Port Connectivity Checks: "timer:timer_sec|Counter26bit:c26bit|TFlipFlop:c1"
 54. Port Connectivity Checks: "timer:timer_sec|Counter26bit:c26bit|TFlipFlop:c0"
 55. Port Connectivity Checks: "timer:timer_sec|Counter26bit:c26bit"
 56. Port Connectivity Checks: "minutes_hand:imRead_hr"
 57. Port Connectivity Checks: "seconds_hand:imRead_sec"
 58. Post-Synthesis Netlist Statistics for Top Partition
 59. Elapsed Time Per Partition
 60. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Jan 15 17:52:14 2022       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; eee308                                      ;
; Top-level Entity Name              ; eee308                                      ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 448                                         ;
;     Total combinational functions  ; 441                                         ;
;     Dedicated logic registers      ; 179                                         ;
; Total registers                    ; 179                                         ;
; Total pins                         ; 15                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 884,736                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; eee308             ; eee308             ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                 ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                   ; Library ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------+---------+
; image_clock.vhd                  ; yes             ; User Wizard-Generated File             ; C:/intelFPGA_lite/eee308/image_clock.vhd                                       ;         ;
; sync_clk.vhd                     ; yes             ; User Wizard-Generated File             ; C:/intelFPGA_lite/eee308/sync_clk.vhd                                          ;         ;
; eee308.vhd                       ; yes             ; User VHDL File                         ; C:/intelFPGA_lite/eee308/eee308.vhd                                            ;         ;
; minutes_hand.vhd                 ; yes             ; User Wizard-Generated File             ; C:/intelFPGA_lite/eee308/minutes_hand.vhd                                      ;         ;
; seconds_hand.vhd                 ; yes             ; User Wizard-Generated File             ; C:/intelFPGA_lite/eee308/seconds_hand.vhd                                      ;         ;
; altpll.tdf                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf              ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc          ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc         ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc       ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc       ;         ;
; db/sync_clk_altpll.v             ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/eee308/db/sync_clk_altpll.v                                  ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_0mr3.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/eee308/db/altsyncram_0mr3.tdf                                ;         ;
; e/download_226x223.mif           ; yes             ; Auto-Found Memory Initialization File  ; C:/intelFPGA_lite/eee308/e/download_226x223.mif                                ;         ;
; db/decode_aj9.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/eee308/db/decode_aj9.tdf                                     ;         ;
; db/mux_c3b.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/eee308/db/mux_c3b.tdf                                        ;         ;
; db/altsyncram_99r3.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/eee308/db/altsyncram_99r3.tdf                                ;         ;
; e/hand1e_33x201.mif              ; yes             ; Auto-Found Memory Initialization File  ; C:/intelFPGA_lite/eee308/e/hand1e_33x201.mif                                   ;         ;
; db/altsyncram_b9r3.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/eee308/db/altsyncram_b9r3.tdf                                ;         ;
; e/hand3e_40x131.mif              ; yes             ; Auto-Found Memory Initialization File  ; C:/intelFPGA_lite/eee308/e/hand3e_40x131.mif                                   ;         ;
; timer.vhd                        ; yes             ; Auto-Found VHDL File                   ; C:/intelFPGA_lite/eee308/timer.vhd                                             ;         ;
; counter26bit.vhd                 ; yes             ; Auto-Found VHDL File                   ; C:/intelFPGA_lite/eee308/counter26bit.vhd                                      ;         ;
; tflipflop.vhd                    ; yes             ; Auto-Found VHDL File                   ; C:/intelFPGA_lite/eee308/tflipflop.vhd                                         ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf            ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; multcore.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc            ;         ;
; multcore.tdf                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf            ;         ;
; csa_add.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/csa_add.inc             ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.inc            ;         ;
; muleabz.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/muleabz.inc             ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mul_lfrg.inc            ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mul_boothc.inc          ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_ded_mult.inc        ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc      ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffpipe.inc             ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf            ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/look_add.inc            ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_3vg.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/eee308/db/add_sub_3vg.tdf                                    ;         ;
; db/add_sub_9kg.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/eee308/db/add_sub_9kg.tdf                                    ;         ;
; db/add_sub_7vg.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/eee308/db/add_sub_7vg.tdf                                    ;         ;
; altshift.tdf                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.tdf            ;         ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                             ;
+---------------------------------------------+-------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                     ;
+---------------------------------------------+-------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 448                                                                                       ;
;                                             ;                                                                                           ;
; Total combinational functions               ; 441                                                                                       ;
; Logic element usage by number of LUT inputs ;                                                                                           ;
;     -- 4 input functions                    ; 166                                                                                       ;
;     -- 3 input functions                    ; 80                                                                                        ;
;     -- <=2 input functions                  ; 195                                                                                       ;
;                                             ;                                                                                           ;
; Logic elements by mode                      ;                                                                                           ;
;     -- normal mode                          ; 260                                                                                       ;
;     -- arithmetic mode                      ; 181                                                                                       ;
;                                             ;                                                                                           ;
; Total registers                             ; 179                                                                                       ;
;     -- Dedicated logic registers            ; 179                                                                                       ;
;     -- I/O registers                        ; 0                                                                                         ;
;                                             ;                                                                                           ;
; I/O pins                                    ; 15                                                                                        ;
; Total memory bits                           ; 884736                                                                                    ;
;                                             ;                                                                                           ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                         ;
;                                             ;                                                                                           ;
; Total PLLs                                  ; 1                                                                                         ;
;     -- PLLs                                 ; 1                                                                                         ;
;                                             ;                                                                                           ;
; Maximum fan-out node                        ; sync_clk:disp_clk|altpll:altpll_component|sync_clk_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 222                                                                                       ;
; Total fan-out                               ; 3428                                                                                      ;
; Average fan-out                             ; 4.52                                                                                      ;
+---------------------------------------------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                     ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                            ; Entity Name     ; Library Name ;
+------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |eee308                                        ; 441 (310)           ; 179 (146)                 ; 884736      ; 0          ; 0            ; 0       ; 0         ; 15   ; 0            ; 0          ; |eee308                                                                                                                        ; eee308          ; work         ;
;    |image_clock:imRead_clk|                    ; 56 (0)              ; 6 (0)                     ; 786432      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |eee308|image_clock:imRead_clk                                                                                                 ; image_clock     ; work         ;
;       |altsyncram:altsyncram_component|        ; 56 (0)              ; 6 (0)                     ; 786432      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |eee308|image_clock:imRead_clk|altsyncram:altsyncram_component                                                                 ; altsyncram      ; work         ;
;          |altsyncram_0mr3:auto_generated|      ; 56 (0)              ; 6 (6)                     ; 786432      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |eee308|image_clock:imRead_clk|altsyncram:altsyncram_component|altsyncram_0mr3:auto_generated                                  ; altsyncram_0mr3 ; work         ;
;             |decode_aj9:rden_decode|           ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |eee308|image_clock:imRead_clk|altsyncram:altsyncram_component|altsyncram_0mr3:auto_generated|decode_aj9:rden_decode           ; decode_aj9      ; work         ;
;             |mux_c3b:mux2|                     ; 48 (48)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |eee308|image_clock:imRead_clk|altsyncram:altsyncram_component|altsyncram_0mr3:auto_generated|mux_c3b:mux2                     ; mux_c3b         ; work         ;
;    |lpm_mult:Mult0|                            ; 35 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |eee308|lpm_mult:Mult0                                                                                                         ; lpm_mult        ; work         ;
;       |multcore:mult_core|                     ; 35 (14)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |eee308|lpm_mult:Mult0|multcore:mult_core                                                                                      ; multcore        ; work         ;
;          |mpar_add:padder|                     ; 21 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |eee308|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                      ; mpar_add        ; work         ;
;             |lpm_add_sub:adder[0]|             ; 11 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |eee308|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; lpm_add_sub     ; work         ;
;                |add_sub_9kg:auto_generated|    ; 11 (11)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |eee308|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_9kg:auto_generated                      ; add_sub_9kg     ; work         ;
;             |lpm_add_sub:adder[1]|             ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |eee308|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                 ; lpm_add_sub     ; work         ;
;                |add_sub_3vg:auto_generated|    ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |eee308|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_3vg:auto_generated                      ; add_sub_3vg     ; work         ;
;             |mpar_add:sub_par_add|             ; 7 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |eee308|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; mpar_add        ; work         ;
;                |lpm_add_sub:adder[0]|          ; 7 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |eee308|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; lpm_add_sub     ; work         ;
;                   |add_sub_7vg:auto_generated| ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |eee308|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7vg:auto_generated ; add_sub_7vg     ; work         ;
;    |minutes_hand:imRead_min|                   ; 0 (0)               ; 0 (0)                     ; 98304       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |eee308|minutes_hand:imRead_min                                                                                                ; minutes_hand    ; work         ;
;       |altsyncram:altsyncram_component|        ; 0 (0)               ; 0 (0)                     ; 98304       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |eee308|minutes_hand:imRead_min|altsyncram:altsyncram_component                                                                ; altsyncram      ; work         ;
;          |altsyncram_b9r3:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 98304       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |eee308|minutes_hand:imRead_min|altsyncram:altsyncram_component|altsyncram_b9r3:auto_generated                                 ; altsyncram_b9r3 ; work         ;
;    |sync_clk:disp_clk|                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |eee308|sync_clk:disp_clk                                                                                                      ; sync_clk        ; work         ;
;       |altpll:altpll_component|                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |eee308|sync_clk:disp_clk|altpll:altpll_component                                                                              ; altpll          ; work         ;
;          |sync_clk_altpll:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |eee308|sync_clk:disp_clk|altpll:altpll_component|sync_clk_altpll:auto_generated                                               ; sync_clk_altpll ; work         ;
;    |timer:timer_sec|                           ; 40 (6)              ; 27 (1)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |eee308|timer:timer_sec                                                                                                        ; timer           ; work         ;
;       |Counter26bit:c26bit|                    ; 34 (8)              ; 26 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |eee308|timer:timer_sec|Counter26bit:c26bit                                                                                    ; Counter26bit    ; work         ;
;          |TflipFlop:c0|                        ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |eee308|timer:timer_sec|Counter26bit:c26bit|TflipFlop:c0                                                                       ; TflipFlop       ; work         ;
;          |TflipFlop:c10|                       ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |eee308|timer:timer_sec|Counter26bit:c26bit|TflipFlop:c10                                                                      ; TflipFlop       ; work         ;
;          |TflipFlop:c11|                       ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |eee308|timer:timer_sec|Counter26bit:c26bit|TflipFlop:c11                                                                      ; TflipFlop       ; work         ;
;          |TflipFlop:c12|                       ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |eee308|timer:timer_sec|Counter26bit:c26bit|TflipFlop:c12                                                                      ; TflipFlop       ; work         ;
;          |TflipFlop:c13|                       ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |eee308|timer:timer_sec|Counter26bit:c26bit|TflipFlop:c13                                                                      ; TflipFlop       ; work         ;
;          |TflipFlop:c14|                       ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |eee308|timer:timer_sec|Counter26bit:c26bit|TflipFlop:c14                                                                      ; TflipFlop       ; work         ;
;          |TflipFlop:c15|                       ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |eee308|timer:timer_sec|Counter26bit:c26bit|TflipFlop:c15                                                                      ; TflipFlop       ; work         ;
;          |TflipFlop:c16|                       ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |eee308|timer:timer_sec|Counter26bit:c26bit|TflipFlop:c16                                                                      ; TflipFlop       ; work         ;
;          |TflipFlop:c17|                       ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |eee308|timer:timer_sec|Counter26bit:c26bit|TflipFlop:c17                                                                      ; TflipFlop       ; work         ;
;          |TflipFlop:c18|                       ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |eee308|timer:timer_sec|Counter26bit:c26bit|TflipFlop:c18                                                                      ; TflipFlop       ; work         ;
;          |TflipFlop:c19|                       ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |eee308|timer:timer_sec|Counter26bit:c26bit|TflipFlop:c19                                                                      ; TflipFlop       ; work         ;
;          |TflipFlop:c1|                        ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |eee308|timer:timer_sec|Counter26bit:c26bit|TflipFlop:c1                                                                       ; TflipFlop       ; work         ;
;          |TflipFlop:c20|                       ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |eee308|timer:timer_sec|Counter26bit:c26bit|TflipFlop:c20                                                                      ; TflipFlop       ; work         ;
;          |TflipFlop:c21|                       ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |eee308|timer:timer_sec|Counter26bit:c26bit|TflipFlop:c21                                                                      ; TflipFlop       ; work         ;
;          |TflipFlop:c22|                       ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |eee308|timer:timer_sec|Counter26bit:c26bit|TflipFlop:c22                                                                      ; TflipFlop       ; work         ;
;          |TflipFlop:c23|                       ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |eee308|timer:timer_sec|Counter26bit:c26bit|TflipFlop:c23                                                                      ; TflipFlop       ; work         ;
;          |TflipFlop:c24|                       ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |eee308|timer:timer_sec|Counter26bit:c26bit|TflipFlop:c24                                                                      ; TflipFlop       ; work         ;
;          |TflipFlop:c25|                       ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |eee308|timer:timer_sec|Counter26bit:c26bit|TflipFlop:c25                                                                      ; TflipFlop       ; work         ;
;          |TflipFlop:c2|                        ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |eee308|timer:timer_sec|Counter26bit:c26bit|TflipFlop:c2                                                                       ; TflipFlop       ; work         ;
;          |TflipFlop:c3|                        ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |eee308|timer:timer_sec|Counter26bit:c26bit|TflipFlop:c3                                                                       ; TflipFlop       ; work         ;
;          |TflipFlop:c4|                        ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |eee308|timer:timer_sec|Counter26bit:c26bit|TflipFlop:c4                                                                       ; TflipFlop       ; work         ;
;          |TflipFlop:c5|                        ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |eee308|timer:timer_sec|Counter26bit:c26bit|TflipFlop:c5                                                                       ; TflipFlop       ; work         ;
;          |TflipFlop:c6|                        ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |eee308|timer:timer_sec|Counter26bit:c26bit|TflipFlop:c6                                                                       ; TflipFlop       ; work         ;
;          |TflipFlop:c7|                        ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |eee308|timer:timer_sec|Counter26bit:c26bit|TflipFlop:c7                                                                       ; TflipFlop       ; work         ;
;          |TflipFlop:c8|                        ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |eee308|timer:timer_sec|Counter26bit:c26bit|TflipFlop:c8                                                                       ; TflipFlop       ; work         ;
;          |TflipFlop:c9|                        ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |eee308|timer:timer_sec|Counter26bit:c26bit|TflipFlop:c9                                                                       ; TflipFlop       ; work         ;
+------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+--------------------------+
; Name                                                                                              ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                      ;
+---------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+--------------------------+
; image_clock:imRead_clk|altsyncram:altsyncram_component|altsyncram_0mr3:auto_generated|ALTSYNCRAM  ; AUTO ; ROM  ; 65536        ; 12           ; --           ; --           ; 786432 ; ./e/download_226x223.mif ;
; minutes_hand:imRead_min|altsyncram:altsyncram_component|altsyncram_b9r3:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 8192         ; 12           ; --           ; --           ; 98304  ; ./e/hand3e_40x131.mif    ;
+---------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                              ;
+--------+--------------+---------+--------------+--------------+---------------------------------+------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                 ; IP Include File  ;
+--------+--------------+---------+--------------+--------------+---------------------------------+------------------+
; Altera ; ALTPLL       ; 18.1    ; N/A          ; N/A          ; |eee308|sync_clk:disp_clk       ; sync_clk.vhd     ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |eee308|image_clock:imRead_clk  ; image_clock.vhd  ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |eee308|minutes_hand:imRead_hr  ; minutes_hand.vhd ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |eee308|minutes_hand:imRead_min ; minutes_hand.vhd ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |eee308|seconds_hand:imRead_sec ; seconds_hand.vhd ;
+--------+--------------+---------+--------------+--------------+---------------------------------+------------------+


+-----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                ;
+------------------------------------------+----------------------------------------+
; Register name                            ; Reason for Removal                     ;
+------------------------------------------+----------------------------------------+
; currX0[2..4,9..30]                       ; Stuck at GND due to stuck port data_in ;
; currX0[0]                                ; Stuck at VCC due to stuck port data_in ;
; currY0[1,4,5,8..30]                      ; Stuck at GND due to stuck port data_in ;
; currY0[0]                                ; Stuck at VCC due to stuck port data_in ;
; vSEC_X[1][9]                             ; Stuck at GND due to stuck port data_in ;
; vSEC_X[1][4]                             ; Stuck at GND due to stuck port data_in ;
; vSEC_X[1][1]                             ; Stuck at GND due to stuck port data_in ;
; vSEC_X[1][0]                             ; Stuck at GND due to stuck port data_in ;
; vSEC_X[2][9]                             ; Stuck at GND due to stuck port data_in ;
; vSEC_X[2][4]                             ; Stuck at GND due to stuck port data_in ;
; vSEC_X[2][2]                             ; Stuck at GND due to stuck port data_in ;
; vSEC_X[3][9]                             ; Stuck at GND due to stuck port data_in ;
; vSEC_X[3][4]                             ; Stuck at GND due to stuck port data_in ;
; vSEC_X[3][1]                             ; Stuck at GND due to stuck port data_in ;
; vSEC_X[3][0]                             ; Stuck at GND due to stuck port data_in ;
; vSEC_X[4][9]                             ; Stuck at GND due to stuck port data_in ;
; vSEC_X[4][4]                             ; Stuck at GND due to stuck port data_in ;
; vSEC_X[4][2]                             ; Stuck at GND due to stuck port data_in ;
; vSEC_X[5][9]                             ; Stuck at GND due to stuck port data_in ;
; vSEC_X[5][4]                             ; Stuck at GND due to stuck port data_in ;
; vSEC_X[5][1]                             ; Stuck at GND due to stuck port data_in ;
; vSEC_X[5][0]                             ; Stuck at GND due to stuck port data_in ;
; vSEC_X[6][9]                             ; Stuck at GND due to stuck port data_in ;
; vSEC_X[6][4]                             ; Stuck at GND due to stuck port data_in ;
; vSEC_X[6][2]                             ; Stuck at GND due to stuck port data_in ;
; vSEC_X[7][9]                             ; Stuck at GND due to stuck port data_in ;
; vSEC_X[7][4]                             ; Stuck at GND due to stuck port data_in ;
; vSEC_X[7][1]                             ; Stuck at GND due to stuck port data_in ;
; vSEC_X[7][0]                             ; Stuck at GND due to stuck port data_in ;
; vSEC_X[8][9]                             ; Stuck at GND due to stuck port data_in ;
; vSEC_X[8][4]                             ; Stuck at GND due to stuck port data_in ;
; vSEC_X[8][2]                             ; Stuck at GND due to stuck port data_in ;
; vSEC_X[9][9]                             ; Stuck at GND due to stuck port data_in ;
; vSEC_X[9][4]                             ; Stuck at GND due to stuck port data_in ;
; vSEC_X[9][1]                             ; Stuck at GND due to stuck port data_in ;
; vSEC_X[9][0]                             ; Stuck at GND due to stuck port data_in ;
; vSEC_X[10][9]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[10][4]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[10][2]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[11][9]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[11][4]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[11][1]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[11][0]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[12][9]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[12][4]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[12][2]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[13][9]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[13][4]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[13][1]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[13][0]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[14][9]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[14][4]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[14][2]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[15][9]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[15][4]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[15][1]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[15][0]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[16][9]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[16][4]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[16][2]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[17][9]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[17][4]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[17][1]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[17][0]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[18][9]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[18][4]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[18][2]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[19][9]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[19][4]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[19][1]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[19][0]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[20][9]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[20][4]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[20][2]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[21][9]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[21][4]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[21][1]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[21][0]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[22][9]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[22][4]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[22][2]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[23][9]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[23][4]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[23][1]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[23][0]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[24][9]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[24][4]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[24][2]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[25][9]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[25][4]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[25][1]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[25][0]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[26][9]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[26][4]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[26][2]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[27][9]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[27][4]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[27][1]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[27][0]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[28][9]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[28][4]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[28][2]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[29][9]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[29][4]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[29][1]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[29][0]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[30][9]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[30][4]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[30][2]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[31][9]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[31][4]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[31][1]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[31][0]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[32][9]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[32][4]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[32][2]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[33][9]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[33][4]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[33][1]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[33][0]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[34][9]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[34][4]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[34][2]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[35][9]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[35][4]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[35][1]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[35][0]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[36][9]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[36][4]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[36][2]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[37][9]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[37][4]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[37][1]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[37][0]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[38][9]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[38][4]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[38][2]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[39][9]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[39][4]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[39][1]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[39][0]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[40][9]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[40][4]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[40][2]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[41][9]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[41][4]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[41][1]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[41][0]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[42][9]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[42][4]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[42][2]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[43][9]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[43][4]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[43][1]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[43][0]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[44][9]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[44][4]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[44][2]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[45][9]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[45][4]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[45][1]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[45][0]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[46][9]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[46][4]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[46][2]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[47][9]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[47][4]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[47][1]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[47][0]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[48][9]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[48][4]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[48][2]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[49][9]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[49][4]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[49][1]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[49][0]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[50][9]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[50][4]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_X[50][2]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[1][8]                             ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[1][5]                             ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[1][1]                             ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[2][8]                             ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[2][5]                             ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[2][1]                             ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[3][8]                             ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[3][5]                             ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[3][1]                             ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[4][8]                             ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[4][5]                             ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[4][1]                             ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[5][8]                             ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[5][5]                             ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[5][1]                             ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[6][8]                             ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[6][5]                             ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[6][1]                             ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[7][8]                             ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[7][5]                             ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[7][1]                             ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[8][8]                             ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[8][5]                             ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[8][1]                             ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[9][8]                             ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[9][5]                             ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[9][1]                             ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[10][8]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[10][5]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[10][1]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[11][8]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[11][5]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[11][1]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[12][8]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[12][5]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[12][1]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[13][8]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[13][5]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[13][1]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[14][8]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[14][5]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[14][1]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[15][8]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[15][5]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[15][1]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[16][8]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[16][5]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[16][1]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[17][8]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[17][5]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[17][1]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[18][8]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[18][5]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[18][1]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[19][8]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[19][5]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[19][1]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[20][8]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[20][5]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[20][1]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[21][8]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[21][5]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[21][1]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[22][8]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[22][5]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[22][1]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[23][8]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[23][5]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[23][1]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[24][8]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[24][5]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[24][1]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[25][8]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[25][5]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[25][1]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[26][8]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[26][5]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[26][1]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[27][8]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[27][5]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[27][1]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[28][8]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[28][5]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[28][1]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[29][8]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[29][5]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[29][1]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[30][8]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[30][5]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[30][1]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[31][8]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[31][5]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[31][1]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[32][8]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[32][5]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[32][1]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[33][8]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[33][5]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[33][1]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[34][8]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[34][5]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[34][1]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[35][8]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[35][5]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[35][1]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[36][8]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[36][5]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[36][1]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[37][8]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[37][5]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[37][1]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[38][8]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[38][5]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[38][1]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[39][8]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[39][5]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[39][1]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[40][8]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[40][5]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[40][1]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[41][8]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[41][5]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[41][1]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[42][8]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[42][5]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[42][1]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[43][8]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[43][5]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[43][1]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[44][8]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[44][5]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[44][1]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[45][8]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[45][5]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[45][1]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[46][8]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[46][5]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[46][1]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[47][8]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[47][5]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[47][1]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[48][8]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[48][5]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[48][1]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[49][8]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[49][5]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[49][1]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[50][8]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[50][5]                            ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[50][1]                            ; Stuck at GND due to stuck port data_in ;
; currX0[31]                               ; Merged with currY0[31]                 ;
; currY0[2]                                ; Merged with currY0[3]                  ;
; currY0[3]                                ; Merged with currY0[6]                  ;
; currY0[6]                                ; Merged with currY0[7]                  ;
; currY0[7]                                ; Merged with currX0[1]                  ;
; currX0[1]                                ; Merged with currX0[5]                  ;
; currX0[5]                                ; Merged with currX0[6]                  ;
; currX0[6]                                ; Merged with currX0[7]                  ;
; currX0[7]                                ; Merged with currX0[8]                  ;
; vSEC_Y[47][7]                            ; Merged with vSEC_Y[46][2]              ;
; vSEC_Y[46][2]                            ; Merged with vSEC_Y[46][6]              ;
; vSEC_Y[46][6]                            ; Merged with vSEC_Y[46][7]              ;
; vSEC_Y[46][7]                            ; Merged with vSEC_Y[45][2]              ;
; vSEC_Y[45][2]                            ; Merged with vSEC_Y[45][6]              ;
; vSEC_Y[45][6]                            ; Merged with vSEC_Y[45][7]              ;
; vSEC_Y[45][7]                            ; Merged with vSEC_Y[44][2]              ;
; vSEC_Y[44][2]                            ; Merged with vSEC_Y[44][6]              ;
; vSEC_Y[44][6]                            ; Merged with vSEC_Y[44][7]              ;
; vSEC_Y[44][7]                            ; Merged with vSEC_Y[43][2]              ;
; vSEC_Y[43][2]                            ; Merged with vSEC_Y[43][6]              ;
; vSEC_Y[43][6]                            ; Merged with vSEC_Y[43][7]              ;
; vSEC_Y[43][7]                            ; Merged with vSEC_Y[42][2]              ;
; vSEC_Y[42][2]                            ; Merged with vSEC_Y[42][6]              ;
; vSEC_Y[42][6]                            ; Merged with vSEC_Y[42][7]              ;
; vSEC_Y[42][7]                            ; Merged with vSEC_Y[41][2]              ;
; vSEC_Y[41][2]                            ; Merged with vSEC_Y[41][6]              ;
; vSEC_Y[41][6]                            ; Merged with vSEC_Y[41][7]              ;
; vSEC_Y[41][7]                            ; Merged with vSEC_Y[40][2]              ;
; vSEC_Y[40][2]                            ; Merged with vSEC_Y[40][6]              ;
; vSEC_Y[40][6]                            ; Merged with vSEC_Y[40][7]              ;
; vSEC_Y[40][7]                            ; Merged with vSEC_Y[39][2]              ;
; vSEC_Y[39][2]                            ; Merged with vSEC_Y[39][6]              ;
; vSEC_Y[39][6]                            ; Merged with vSEC_Y[39][7]              ;
; vSEC_Y[39][7]                            ; Merged with vSEC_Y[38][2]              ;
; vSEC_Y[38][2]                            ; Merged with vSEC_Y[38][6]              ;
; vSEC_Y[38][6]                            ; Merged with vSEC_Y[38][7]              ;
; vSEC_Y[38][7]                            ; Merged with vSEC_Y[37][2]              ;
; vSEC_Y[37][2]                            ; Merged with vSEC_Y[37][6]              ;
; vSEC_Y[37][6]                            ; Merged with vSEC_Y[37][7]              ;
; vSEC_Y[37][7]                            ; Merged with vSEC_Y[36][2]              ;
; vSEC_Y[36][2]                            ; Merged with vSEC_Y[36][6]              ;
; vSEC_Y[36][6]                            ; Merged with vSEC_Y[36][7]              ;
; vSEC_Y[36][7]                            ; Merged with vSEC_Y[35][2]              ;
; vSEC_Y[35][2]                            ; Merged with vSEC_Y[35][6]              ;
; vSEC_Y[35][6]                            ; Merged with vSEC_Y[35][7]              ;
; vSEC_Y[35][7]                            ; Merged with vSEC_Y[34][2]              ;
; vSEC_Y[34][2]                            ; Merged with vSEC_Y[34][6]              ;
; vSEC_Y[34][6]                            ; Merged with vSEC_Y[34][7]              ;
; vSEC_Y[34][7]                            ; Merged with vSEC_Y[33][2]              ;
; vSEC_Y[33][2]                            ; Merged with vSEC_Y[33][6]              ;
; vSEC_Y[33][6]                            ; Merged with vSEC_Y[33][7]              ;
; vSEC_Y[33][7]                            ; Merged with vSEC_Y[32][2]              ;
; vSEC_Y[32][2]                            ; Merged with vSEC_Y[32][6]              ;
; vSEC_Y[32][6]                            ; Merged with vSEC_Y[32][7]              ;
; vSEC_Y[32][7]                            ; Merged with vSEC_Y[31][2]              ;
; vSEC_Y[31][2]                            ; Merged with vSEC_Y[31][6]              ;
; vSEC_Y[31][6]                            ; Merged with vSEC_Y[31][7]              ;
; vSEC_Y[31][7]                            ; Merged with vSEC_Y[30][2]              ;
; vSEC_Y[30][2]                            ; Merged with vSEC_Y[30][6]              ;
; vSEC_Y[30][6]                            ; Merged with vSEC_Y[30][7]              ;
; vSEC_Y[30][7]                            ; Merged with vSEC_Y[29][2]              ;
; vSEC_Y[29][2]                            ; Merged with vSEC_Y[29][6]              ;
; vSEC_Y[29][6]                            ; Merged with vSEC_Y[29][7]              ;
; vSEC_Y[29][7]                            ; Merged with vSEC_Y[28][2]              ;
; vSEC_Y[28][2]                            ; Merged with vSEC_Y[28][6]              ;
; vSEC_Y[28][6]                            ; Merged with vSEC_Y[28][7]              ;
; vSEC_Y[28][7]                            ; Merged with vSEC_Y[27][2]              ;
; vSEC_Y[27][2]                            ; Merged with vSEC_Y[27][6]              ;
; vSEC_Y[27][6]                            ; Merged with vSEC_Y[27][7]              ;
; vSEC_Y[27][7]                            ; Merged with vSEC_Y[26][2]              ;
; vSEC_Y[26][2]                            ; Merged with vSEC_Y[26][6]              ;
; vSEC_Y[26][6]                            ; Merged with vSEC_Y[26][7]              ;
; vSEC_Y[26][7]                            ; Merged with vSEC_Y[25][2]              ;
; vSEC_Y[25][2]                            ; Merged with vSEC_Y[25][6]              ;
; vSEC_Y[25][6]                            ; Merged with vSEC_Y[25][7]              ;
; vSEC_Y[25][7]                            ; Merged with vSEC_Y[24][2]              ;
; vSEC_Y[24][2]                            ; Merged with vSEC_Y[24][6]              ;
; vSEC_Y[24][6]                            ; Merged with vSEC_Y[24][7]              ;
; vSEC_Y[24][7]                            ; Merged with vSEC_Y[23][2]              ;
; vSEC_Y[23][2]                            ; Merged with vSEC_Y[23][6]              ;
; vSEC_Y[23][6]                            ; Merged with vSEC_Y[23][7]              ;
; vSEC_Y[23][7]                            ; Merged with vSEC_Y[22][2]              ;
; vSEC_Y[22][2]                            ; Merged with vSEC_Y[22][6]              ;
; vSEC_Y[22][6]                            ; Merged with vSEC_Y[22][7]              ;
; vSEC_Y[22][7]                            ; Merged with vSEC_Y[21][2]              ;
; vSEC_Y[21][2]                            ; Merged with vSEC_Y[21][6]              ;
; vSEC_Y[21][6]                            ; Merged with vSEC_Y[21][7]              ;
; vSEC_Y[21][7]                            ; Merged with vSEC_Y[20][2]              ;
; vSEC_Y[20][2]                            ; Merged with vSEC_Y[20][6]              ;
; vSEC_Y[20][6]                            ; Merged with vSEC_Y[20][7]              ;
; vSEC_Y[20][7]                            ; Merged with vSEC_Y[19][2]              ;
; vSEC_Y[19][2]                            ; Merged with vSEC_Y[19][6]              ;
; vSEC_Y[19][6]                            ; Merged with vSEC_Y[19][7]              ;
; vSEC_Y[19][7]                            ; Merged with vSEC_Y[18][2]              ;
; vSEC_Y[18][2]                            ; Merged with vSEC_Y[18][6]              ;
; vSEC_Y[18][6]                            ; Merged with vSEC_Y[18][7]              ;
; vSEC_Y[18][7]                            ; Merged with vSEC_Y[17][2]              ;
; vSEC_Y[17][2]                            ; Merged with vSEC_Y[17][6]              ;
; vSEC_Y[17][6]                            ; Merged with vSEC_Y[17][7]              ;
; vSEC_Y[17][7]                            ; Merged with vSEC_Y[16][2]              ;
; vSEC_Y[16][2]                            ; Merged with vSEC_Y[16][6]              ;
; vSEC_Y[16][6]                            ; Merged with vSEC_Y[16][7]              ;
; vSEC_Y[16][7]                            ; Merged with vSEC_Y[15][2]              ;
; vSEC_Y[15][2]                            ; Merged with vSEC_Y[15][6]              ;
; vSEC_Y[15][6]                            ; Merged with vSEC_Y[15][7]              ;
; vSEC_Y[15][7]                            ; Merged with vSEC_Y[14][2]              ;
; vSEC_Y[14][2]                            ; Merged with vSEC_Y[14][6]              ;
; vSEC_Y[14][6]                            ; Merged with vSEC_Y[14][7]              ;
; vSEC_Y[14][7]                            ; Merged with vSEC_Y[13][2]              ;
; vSEC_Y[13][2]                            ; Merged with vSEC_Y[13][6]              ;
; vSEC_Y[13][6]                            ; Merged with vSEC_Y[13][7]              ;
; vSEC_Y[13][7]                            ; Merged with vSEC_Y[12][2]              ;
; vSEC_Y[12][2]                            ; Merged with vSEC_Y[12][6]              ;
; vSEC_Y[12][6]                            ; Merged with vSEC_Y[12][7]              ;
; vSEC_Y[12][7]                            ; Merged with vSEC_Y[11][2]              ;
; vSEC_Y[11][2]                            ; Merged with vSEC_Y[11][6]              ;
; vSEC_Y[11][6]                            ; Merged with vSEC_Y[11][7]              ;
; vSEC_Y[11][7]                            ; Merged with vSEC_Y[10][2]              ;
; vSEC_Y[10][2]                            ; Merged with vSEC_Y[10][6]              ;
; vSEC_Y[10][6]                            ; Merged with vSEC_Y[10][7]              ;
; vSEC_Y[10][7]                            ; Merged with vSEC_Y[9][2]               ;
; vSEC_Y[9][2]                             ; Merged with vSEC_Y[9][6]               ;
; vSEC_Y[9][6]                             ; Merged with vSEC_Y[9][7]               ;
; vSEC_Y[9][7]                             ; Merged with vSEC_Y[8][2]               ;
; vSEC_Y[8][2]                             ; Merged with vSEC_Y[8][6]               ;
; vSEC_Y[8][6]                             ; Merged with vSEC_Y[8][7]               ;
; vSEC_Y[8][7]                             ; Merged with vSEC_Y[7][2]               ;
; vSEC_Y[7][2]                             ; Merged with vSEC_Y[7][6]               ;
; vSEC_Y[7][6]                             ; Merged with vSEC_Y[7][7]               ;
; vSEC_Y[7][7]                             ; Merged with vSEC_Y[6][2]               ;
; vSEC_Y[6][2]                             ; Merged with vSEC_Y[6][6]               ;
; vSEC_Y[6][6]                             ; Merged with vSEC_Y[6][7]               ;
; vSEC_Y[6][7]                             ; Merged with vSEC_Y[5][2]               ;
; vSEC_Y[5][2]                             ; Merged with vSEC_Y[5][6]               ;
; vSEC_Y[5][6]                             ; Merged with vSEC_Y[5][7]               ;
; vSEC_Y[5][7]                             ; Merged with vSEC_Y[4][2]               ;
; vSEC_Y[4][2]                             ; Merged with vSEC_Y[4][6]               ;
; vSEC_Y[4][6]                             ; Merged with vSEC_Y[4][7]               ;
; vSEC_Y[4][7]                             ; Merged with vSEC_Y[3][2]               ;
; vSEC_Y[3][2]                             ; Merged with vSEC_Y[3][6]               ;
; vSEC_Y[3][6]                             ; Merged with vSEC_Y[3][7]               ;
; vSEC_Y[3][7]                             ; Merged with vSEC_Y[2][2]               ;
; vSEC_Y[2][2]                             ; Merged with vSEC_Y[2][6]               ;
; vSEC_Y[2][6]                             ; Merged with vSEC_Y[2][7]               ;
; vSEC_Y[2][7]                             ; Merged with vSEC_Y[1][2]               ;
; vSEC_Y[1][2]                             ; Merged with vSEC_Y[1][6]               ;
; vSEC_Y[1][6]                             ; Merged with vSEC_Y[1][7]               ;
; vSEC_Y[1][7]                             ; Merged with vSEC_X[50][5]              ;
; vSEC_X[50][5]                            ; Merged with vSEC_X[50][6]              ;
; vSEC_X[50][6]                            ; Merged with vSEC_X[50][7]              ;
; vSEC_X[50][7]                            ; Merged with vSEC_X[50][8]              ;
; vSEC_X[50][8]                            ; Merged with vSEC_X[49][5]              ;
; vSEC_X[49][5]                            ; Merged with vSEC_X[49][6]              ;
; vSEC_X[49][6]                            ; Merged with vSEC_X[49][7]              ;
; vSEC_X[49][7]                            ; Merged with vSEC_X[49][8]              ;
; vSEC_X[49][8]                            ; Merged with vSEC_X[48][5]              ;
; vSEC_X[48][5]                            ; Merged with vSEC_X[48][6]              ;
; vSEC_X[48][6]                            ; Merged with vSEC_X[48][7]              ;
; vSEC_X[48][7]                            ; Merged with vSEC_X[48][8]              ;
; vSEC_X[48][8]                            ; Merged with vSEC_X[47][5]              ;
; vSEC_X[47][5]                            ; Merged with vSEC_X[47][6]              ;
; vSEC_X[47][6]                            ; Merged with vSEC_X[47][7]              ;
; vSEC_X[47][7]                            ; Merged with vSEC_X[47][8]              ;
; vSEC_X[47][8]                            ; Merged with vSEC_X[46][5]              ;
; vSEC_X[46][5]                            ; Merged with vSEC_X[46][6]              ;
; vSEC_X[46][6]                            ; Merged with vSEC_X[46][7]              ;
; vSEC_X[46][7]                            ; Merged with vSEC_X[46][8]              ;
; vSEC_X[46][8]                            ; Merged with vSEC_X[45][5]              ;
; vSEC_X[45][5]                            ; Merged with vSEC_X[45][6]              ;
; vSEC_X[45][6]                            ; Merged with vSEC_X[45][7]              ;
; vSEC_X[45][7]                            ; Merged with vSEC_X[45][8]              ;
; vSEC_X[45][8]                            ; Merged with vSEC_X[44][5]              ;
; vSEC_X[44][5]                            ; Merged with vSEC_X[44][6]              ;
; vSEC_X[44][6]                            ; Merged with vSEC_X[44][7]              ;
; vSEC_X[44][7]                            ; Merged with vSEC_X[44][8]              ;
; vSEC_X[44][8]                            ; Merged with vSEC_X[43][5]              ;
; vSEC_X[43][5]                            ; Merged with vSEC_X[43][6]              ;
; vSEC_X[43][6]                            ; Merged with vSEC_X[43][7]              ;
; vSEC_X[43][7]                            ; Merged with vSEC_X[43][8]              ;
; vSEC_X[43][8]                            ; Merged with vSEC_X[42][5]              ;
; vSEC_X[42][5]                            ; Merged with vSEC_X[42][6]              ;
; vSEC_X[42][6]                            ; Merged with vSEC_X[42][7]              ;
; vSEC_X[42][7]                            ; Merged with vSEC_X[42][8]              ;
; vSEC_X[42][8]                            ; Merged with vSEC_X[41][5]              ;
; vSEC_X[41][5]                            ; Merged with vSEC_X[41][6]              ;
; vSEC_X[41][6]                            ; Merged with vSEC_X[41][7]              ;
; vSEC_X[41][7]                            ; Merged with vSEC_X[41][8]              ;
; vSEC_X[41][8]                            ; Merged with vSEC_X[40][5]              ;
; vSEC_X[40][5]                            ; Merged with vSEC_X[40][6]              ;
; vSEC_X[40][6]                            ; Merged with vSEC_X[40][7]              ;
; vSEC_X[40][7]                            ; Merged with vSEC_X[40][8]              ;
; vSEC_X[40][8]                            ; Merged with vSEC_X[39][5]              ;
; vSEC_X[39][5]                            ; Merged with vSEC_X[39][6]              ;
; vSEC_X[39][6]                            ; Merged with vSEC_X[39][7]              ;
; vSEC_X[39][7]                            ; Merged with vSEC_X[39][8]              ;
; vSEC_X[39][8]                            ; Merged with vSEC_X[38][5]              ;
; vSEC_X[38][5]                            ; Merged with vSEC_X[38][6]              ;
; vSEC_X[38][6]                            ; Merged with vSEC_X[38][7]              ;
; vSEC_X[38][7]                            ; Merged with vSEC_X[38][8]              ;
; vSEC_X[38][8]                            ; Merged with vSEC_X[37][5]              ;
; vSEC_X[37][5]                            ; Merged with vSEC_X[37][6]              ;
; vSEC_X[37][6]                            ; Merged with vSEC_X[37][7]              ;
; vSEC_X[37][7]                            ; Merged with vSEC_X[37][8]              ;
; vSEC_X[37][8]                            ; Merged with vSEC_X[36][5]              ;
; vSEC_X[36][5]                            ; Merged with vSEC_X[36][6]              ;
; vSEC_X[36][6]                            ; Merged with vSEC_X[36][7]              ;
; vSEC_X[36][7]                            ; Merged with vSEC_X[36][8]              ;
; vSEC_X[36][8]                            ; Merged with vSEC_X[35][5]              ;
; vSEC_X[35][5]                            ; Merged with vSEC_X[35][6]              ;
; vSEC_X[35][6]                            ; Merged with vSEC_X[35][7]              ;
; vSEC_X[35][7]                            ; Merged with vSEC_X[35][8]              ;
; vSEC_X[35][8]                            ; Merged with vSEC_X[34][5]              ;
; vSEC_X[34][5]                            ; Merged with vSEC_X[34][6]              ;
; vSEC_X[34][6]                            ; Merged with vSEC_X[34][7]              ;
; vSEC_X[34][7]                            ; Merged with vSEC_X[34][8]              ;
; vSEC_X[34][8]                            ; Merged with vSEC_X[33][5]              ;
; vSEC_X[33][5]                            ; Merged with vSEC_X[33][6]              ;
; vSEC_X[33][6]                            ; Merged with vSEC_X[33][7]              ;
; vSEC_X[33][7]                            ; Merged with vSEC_X[33][8]              ;
; vSEC_X[33][8]                            ; Merged with vSEC_X[32][5]              ;
; vSEC_X[32][5]                            ; Merged with vSEC_X[32][6]              ;
; vSEC_X[32][6]                            ; Merged with vSEC_X[32][7]              ;
; vSEC_X[32][7]                            ; Merged with vSEC_X[32][8]              ;
; vSEC_X[32][8]                            ; Merged with vSEC_X[31][5]              ;
; vSEC_X[31][5]                            ; Merged with vSEC_X[31][6]              ;
; vSEC_X[31][6]                            ; Merged with vSEC_X[31][7]              ;
; vSEC_X[31][7]                            ; Merged with vSEC_X[31][8]              ;
; vSEC_X[31][8]                            ; Merged with vSEC_X[30][5]              ;
; vSEC_X[30][5]                            ; Merged with vSEC_X[30][6]              ;
; vSEC_X[30][6]                            ; Merged with vSEC_X[30][7]              ;
; vSEC_X[30][7]                            ; Merged with vSEC_X[30][8]              ;
; vSEC_X[30][8]                            ; Merged with vSEC_X[29][5]              ;
; vSEC_X[29][5]                            ; Merged with vSEC_X[29][6]              ;
; vSEC_X[29][6]                            ; Merged with vSEC_X[29][7]              ;
; vSEC_X[29][7]                            ; Merged with vSEC_X[29][8]              ;
; vSEC_X[29][8]                            ; Merged with vSEC_X[28][5]              ;
; vSEC_X[28][5]                            ; Merged with vSEC_X[28][6]              ;
; vSEC_X[28][6]                            ; Merged with vSEC_X[28][7]              ;
; vSEC_X[28][7]                            ; Merged with vSEC_X[28][8]              ;
; vSEC_X[28][8]                            ; Merged with vSEC_X[27][5]              ;
; vSEC_X[27][5]                            ; Merged with vSEC_X[27][6]              ;
; vSEC_X[27][6]                            ; Merged with vSEC_X[27][7]              ;
; vSEC_X[27][7]                            ; Merged with vSEC_X[27][8]              ;
; vSEC_X[27][8]                            ; Merged with vSEC_X[26][5]              ;
; vSEC_X[26][5]                            ; Merged with vSEC_X[26][6]              ;
; vSEC_X[26][6]                            ; Merged with vSEC_X[26][7]              ;
; vSEC_X[26][7]                            ; Merged with vSEC_X[26][8]              ;
; vSEC_X[26][8]                            ; Merged with vSEC_X[25][5]              ;
; vSEC_X[25][5]                            ; Merged with vSEC_X[25][6]              ;
; vSEC_X[25][6]                            ; Merged with vSEC_X[25][7]              ;
; vSEC_X[25][7]                            ; Merged with vSEC_X[25][8]              ;
; vSEC_X[25][8]                            ; Merged with vSEC_X[24][5]              ;
; vSEC_X[24][5]                            ; Merged with vSEC_X[24][6]              ;
; vSEC_X[24][6]                            ; Merged with vSEC_X[24][7]              ;
; vSEC_X[24][7]                            ; Merged with vSEC_X[24][8]              ;
; vSEC_X[24][8]                            ; Merged with vSEC_X[23][5]              ;
; vSEC_X[23][5]                            ; Merged with vSEC_X[23][6]              ;
; vSEC_X[23][6]                            ; Merged with vSEC_X[23][7]              ;
; vSEC_X[23][7]                            ; Merged with vSEC_X[23][8]              ;
; vSEC_X[23][8]                            ; Merged with vSEC_X[22][5]              ;
; vSEC_X[22][5]                            ; Merged with vSEC_X[22][6]              ;
; vSEC_X[22][6]                            ; Merged with vSEC_X[22][7]              ;
; vSEC_X[22][7]                            ; Merged with vSEC_X[22][8]              ;
; vSEC_X[22][8]                            ; Merged with vSEC_X[21][5]              ;
; vSEC_X[21][5]                            ; Merged with vSEC_X[21][6]              ;
; vSEC_X[21][6]                            ; Merged with vSEC_X[21][7]              ;
; vSEC_X[21][7]                            ; Merged with vSEC_X[21][8]              ;
; vSEC_X[21][8]                            ; Merged with vSEC_Y[50][2]              ;
; vSEC_Y[50][2]                            ; Merged with vSEC_X[20][6]              ;
; vSEC_X[20][6]                            ; Merged with vSEC_X[20][7]              ;
; vSEC_X[20][7]                            ; Merged with vSEC_X[20][8]              ;
; vSEC_X[20][8]                            ; Merged with vSEC_X[19][5]              ;
; vSEC_X[19][5]                            ; Merged with vSEC_X[19][6]              ;
; vSEC_X[19][6]                            ; Merged with vSEC_X[19][7]              ;
; vSEC_X[19][7]                            ; Merged with vSEC_X[19][8]              ;
; vSEC_X[19][8]                            ; Merged with vSEC_X[18][5]              ;
; vSEC_X[18][5]                            ; Merged with vSEC_X[18][6]              ;
; vSEC_X[18][6]                            ; Merged with vSEC_X[18][7]              ;
; vSEC_X[18][7]                            ; Merged with vSEC_X[18][8]              ;
; vSEC_X[18][8]                            ; Merged with vSEC_X[17][5]              ;
; vSEC_X[17][5]                            ; Merged with vSEC_X[17][6]              ;
; vSEC_X[17][6]                            ; Merged with vSEC_X[17][7]              ;
; vSEC_X[17][7]                            ; Merged with vSEC_X[17][8]              ;
; vSEC_X[17][8]                            ; Merged with vSEC_X[16][5]              ;
; vSEC_X[16][5]                            ; Merged with vSEC_X[16][6]              ;
; vSEC_X[16][6]                            ; Merged with vSEC_X[16][7]              ;
; vSEC_X[16][7]                            ; Merged with vSEC_X[16][8]              ;
; vSEC_X[16][8]                            ; Merged with vSEC_X[15][5]              ;
; vSEC_X[15][5]                            ; Merged with vSEC_X[15][6]              ;
; vSEC_X[15][6]                            ; Merged with vSEC_X[15][7]              ;
; vSEC_X[15][7]                            ; Merged with vSEC_X[15][8]              ;
; vSEC_X[15][8]                            ; Merged with vSEC_X[14][5]              ;
; vSEC_X[14][5]                            ; Merged with vSEC_X[14][6]              ;
; vSEC_X[14][6]                            ; Merged with vSEC_X[14][7]              ;
; vSEC_X[14][7]                            ; Merged with vSEC_X[14][8]              ;
; vSEC_X[14][8]                            ; Merged with vSEC_X[13][5]              ;
; vSEC_X[13][5]                            ; Merged with vSEC_X[13][6]              ;
; vSEC_X[13][6]                            ; Merged with vSEC_X[13][7]              ;
; vSEC_X[13][7]                            ; Merged with vSEC_X[13][8]              ;
; vSEC_X[13][8]                            ; Merged with vSEC_X[12][5]              ;
; vSEC_X[12][5]                            ; Merged with vSEC_X[12][6]              ;
; vSEC_X[12][6]                            ; Merged with vSEC_X[12][7]              ;
; vSEC_X[12][7]                            ; Merged with vSEC_X[12][8]              ;
; vSEC_X[12][8]                            ; Merged with vSEC_X[11][5]              ;
; vSEC_X[11][5]                            ; Merged with vSEC_X[11][6]              ;
; vSEC_X[11][6]                            ; Merged with vSEC_X[11][7]              ;
; vSEC_X[11][7]                            ; Merged with vSEC_X[11][8]              ;
; vSEC_X[11][8]                            ; Merged with vSEC_X[10][5]              ;
; vSEC_X[10][5]                            ; Merged with vSEC_X[10][6]              ;
; vSEC_X[10][6]                            ; Merged with vSEC_X[10][7]              ;
; vSEC_X[10][7]                            ; Merged with vSEC_X[10][8]              ;
; vSEC_X[10][8]                            ; Merged with vSEC_X[9][5]               ;
; vSEC_X[9][5]                             ; Merged with vSEC_X[20][5]              ;
; vSEC_X[20][5]                            ; Merged with vSEC_X[9][7]               ;
; vSEC_X[9][7]                             ; Merged with vSEC_X[9][8]               ;
; vSEC_X[9][8]                             ; Merged with vSEC_X[8][5]               ;
; vSEC_X[8][5]                             ; Merged with vSEC_X[8][6]               ;
; vSEC_X[8][6]                             ; Merged with vSEC_X[8][7]               ;
; vSEC_X[8][7]                             ; Merged with vSEC_X[8][8]               ;
; vSEC_X[8][8]                             ; Merged with vSEC_X[7][5]               ;
; vSEC_X[7][5]                             ; Merged with vSEC_X[7][6]               ;
; vSEC_X[7][6]                             ; Merged with vSEC_X[7][7]               ;
; vSEC_X[7][7]                             ; Merged with vSEC_X[7][8]               ;
; vSEC_X[7][8]                             ; Merged with vSEC_X[6][5]               ;
; vSEC_X[6][5]                             ; Merged with vSEC_X[6][6]               ;
; vSEC_X[6][6]                             ; Merged with vSEC_X[6][7]               ;
; vSEC_X[6][7]                             ; Merged with vSEC_X[6][8]               ;
; vSEC_X[6][8]                             ; Merged with vSEC_X[5][5]               ;
; vSEC_X[5][5]                             ; Merged with vSEC_X[5][6]               ;
; vSEC_X[5][6]                             ; Merged with vSEC_X[5][7]               ;
; vSEC_X[5][7]                             ; Merged with vSEC_X[5][8]               ;
; vSEC_X[5][8]                             ; Merged with vSEC_X[4][5]               ;
; vSEC_X[4][5]                             ; Merged with vSEC_X[4][6]               ;
; vSEC_X[4][6]                             ; Merged with vSEC_X[4][7]               ;
; vSEC_X[4][7]                             ; Merged with vSEC_X[4][8]               ;
; vSEC_X[4][8]                             ; Merged with vSEC_X[3][5]               ;
; vSEC_X[3][5]                             ; Merged with vSEC_X[3][6]               ;
; vSEC_X[3][6]                             ; Merged with vSEC_X[3][7]               ;
; vSEC_X[3][7]                             ; Merged with vSEC_X[3][8]               ;
; vSEC_X[3][8]                             ; Merged with vSEC_X[2][5]               ;
; vSEC_X[2][5]                             ; Merged with vSEC_X[2][6]               ;
; vSEC_X[2][6]                             ; Merged with vSEC_X[2][7]               ;
; vSEC_X[2][7]                             ; Merged with vSEC_X[2][8]               ;
; vSEC_X[2][8]                             ; Merged with vSEC_X[1][5]               ;
; vSEC_X[1][5]                             ; Merged with vSEC_X[1][6]               ;
; vSEC_X[1][6]                             ; Merged with vSEC_X[1][7]               ;
; vSEC_X[1][7]                             ; Merged with vSEC_X[1][8]               ;
; vSEC_X[1][8]                             ; Merged with vSEC_Y[50][6]              ;
; vSEC_Y[50][6]                            ; Merged with vSEC_Y[50][7]              ;
; vSEC_Y[50][7]                            ; Merged with vSEC_Y[49][2]              ;
; vSEC_Y[49][2]                            ; Merged with vSEC_Y[49][6]              ;
; vSEC_Y[49][6]                            ; Merged with vSEC_Y[49][7]              ;
; vSEC_Y[49][7]                            ; Merged with vSEC_Y[48][2]              ;
; vSEC_Y[48][2]                            ; Merged with vSEC_Y[48][6]              ;
; vSEC_Y[48][6]                            ; Merged with vSEC_Y[48][7]              ;
; vSEC_Y[48][7]                            ; Merged with vSEC_Y[47][2]              ;
; vSEC_Y[47][2]                            ; Merged with vSEC_Y[47][6]              ;
; vSEC_Y[47][6]                            ; Merged with vSEC_X[9][6]               ;
; vSEC_X[2][3]                             ; Merged with vSEC_X[1][3]               ;
; vSEC_X[3][3]                             ; Merged with vSEC_X[1][3]               ;
; vSEC_X[4][3]                             ; Merged with vSEC_X[1][3]               ;
; vSEC_X[5][3]                             ; Merged with vSEC_X[1][3]               ;
; vSEC_X[6][3]                             ; Merged with vSEC_X[1][3]               ;
; vSEC_X[7][3]                             ; Merged with vSEC_X[1][3]               ;
; vSEC_X[8][3]                             ; Merged with vSEC_X[1][3]               ;
; vSEC_X[9][3]                             ; Merged with vSEC_X[1][3]               ;
; vSEC_X[10][3]                            ; Merged with vSEC_X[1][3]               ;
; vSEC_X[11][3]                            ; Merged with vSEC_X[1][3]               ;
; vSEC_X[12][3]                            ; Merged with vSEC_X[1][3]               ;
; vSEC_X[13][3]                            ; Merged with vSEC_X[1][3]               ;
; vSEC_X[14][3]                            ; Merged with vSEC_X[1][3]               ;
; vSEC_X[15][3]                            ; Merged with vSEC_X[1][3]               ;
; vSEC_X[16][3]                            ; Merged with vSEC_X[1][3]               ;
; vSEC_X[17][3]                            ; Merged with vSEC_X[1][3]               ;
; vSEC_X[18][3]                            ; Merged with vSEC_X[1][3]               ;
; vSEC_X[19][3]                            ; Merged with vSEC_X[1][3]               ;
; vSEC_X[20][3]                            ; Merged with vSEC_X[1][3]               ;
; vSEC_X[21][3]                            ; Merged with vSEC_X[1][3]               ;
; vSEC_X[22][3]                            ; Merged with vSEC_X[1][3]               ;
; vSEC_X[23][3]                            ; Merged with vSEC_X[1][3]               ;
; vSEC_X[24][3]                            ; Merged with vSEC_X[1][3]               ;
; vSEC_X[25][3]                            ; Merged with vSEC_X[1][3]               ;
; vSEC_X[26][3]                            ; Merged with vSEC_X[1][3]               ;
; vSEC_X[27][3]                            ; Merged with vSEC_X[1][3]               ;
; vSEC_X[28][3]                            ; Merged with vSEC_X[1][3]               ;
; vSEC_X[29][3]                            ; Merged with vSEC_X[1][3]               ;
; vSEC_X[30][3]                            ; Merged with vSEC_X[1][3]               ;
; vSEC_X[31][3]                            ; Merged with vSEC_X[1][3]               ;
; vSEC_X[32][3]                            ; Merged with vSEC_X[1][3]               ;
; vSEC_X[33][3]                            ; Merged with vSEC_X[1][3]               ;
; vSEC_X[34][3]                            ; Merged with vSEC_X[1][3]               ;
; vSEC_X[35][3]                            ; Merged with vSEC_X[1][3]               ;
; vSEC_X[36][3]                            ; Merged with vSEC_X[1][3]               ;
; vSEC_X[37][3]                            ; Merged with vSEC_X[1][3]               ;
; vSEC_X[38][3]                            ; Merged with vSEC_X[1][3]               ;
; vSEC_X[39][3]                            ; Merged with vSEC_X[1][3]               ;
; vSEC_X[40][3]                            ; Merged with vSEC_X[1][3]               ;
; vSEC_X[41][3]                            ; Merged with vSEC_X[1][3]               ;
; vSEC_X[42][3]                            ; Merged with vSEC_X[1][3]               ;
; vSEC_X[43][3]                            ; Merged with vSEC_X[1][3]               ;
; vSEC_X[44][3]                            ; Merged with vSEC_X[1][3]               ;
; vSEC_X[45][3]                            ; Merged with vSEC_X[1][3]               ;
; vSEC_X[46][3]                            ; Merged with vSEC_X[1][3]               ;
; vSEC_X[47][3]                            ; Merged with vSEC_X[1][3]               ;
; vSEC_X[48][3]                            ; Merged with vSEC_X[1][3]               ;
; vSEC_X[49][3]                            ; Merged with vSEC_X[1][3]               ;
; vSEC_X[50][3]                            ; Merged with vSEC_X[1][3]               ;
; vSEC_Y[1][4]                             ; Merged with vSEC_X[1][3]               ;
; vSEC_Y[2][4]                             ; Merged with vSEC_X[1][3]               ;
; vSEC_Y[3][4]                             ; Merged with vSEC_X[1][3]               ;
; vSEC_Y[4][4]                             ; Merged with vSEC_X[1][3]               ;
; vSEC_Y[5][4]                             ; Merged with vSEC_X[1][3]               ;
; vSEC_Y[6][4]                             ; Merged with vSEC_X[1][3]               ;
; vSEC_Y[7][4]                             ; Merged with vSEC_X[1][3]               ;
; vSEC_Y[8][4]                             ; Merged with vSEC_X[1][3]               ;
; vSEC_Y[9][4]                             ; Merged with vSEC_X[1][3]               ;
; vSEC_Y[10][4]                            ; Merged with vSEC_X[1][3]               ;
; vSEC_Y[11][4]                            ; Merged with vSEC_X[1][3]               ;
; vSEC_Y[12][4]                            ; Merged with vSEC_X[1][3]               ;
; vSEC_Y[13][4]                            ; Merged with vSEC_X[1][3]               ;
; vSEC_Y[14][4]                            ; Merged with vSEC_X[1][3]               ;
; vSEC_Y[15][4]                            ; Merged with vSEC_X[1][3]               ;
; vSEC_Y[16][4]                            ; Merged with vSEC_X[1][3]               ;
; vSEC_Y[17][4]                            ; Merged with vSEC_X[1][3]               ;
; vSEC_Y[18][4]                            ; Merged with vSEC_X[1][3]               ;
; vSEC_Y[19][4]                            ; Merged with vSEC_X[1][3]               ;
; vSEC_Y[20][4]                            ; Merged with vSEC_X[1][3]               ;
; vSEC_Y[21][4]                            ; Merged with vSEC_X[1][3]               ;
; vSEC_Y[22][4]                            ; Merged with vSEC_X[1][3]               ;
; vSEC_Y[23][4]                            ; Merged with vSEC_X[1][3]               ;
; vSEC_Y[24][4]                            ; Merged with vSEC_X[1][3]               ;
; vSEC_Y[25][4]                            ; Merged with vSEC_X[1][3]               ;
; vSEC_Y[26][4]                            ; Merged with vSEC_X[1][3]               ;
; vSEC_Y[27][4]                            ; Merged with vSEC_X[1][3]               ;
; vSEC_Y[28][4]                            ; Merged with vSEC_X[1][3]               ;
; vSEC_Y[29][4]                            ; Merged with vSEC_X[1][3]               ;
; vSEC_Y[30][4]                            ; Merged with vSEC_X[1][3]               ;
; vSEC_Y[31][4]                            ; Merged with vSEC_X[1][3]               ;
; vSEC_Y[32][4]                            ; Merged with vSEC_X[1][3]               ;
; vSEC_Y[33][4]                            ; Merged with vSEC_X[1][3]               ;
; vSEC_Y[34][4]                            ; Merged with vSEC_X[1][3]               ;
; vSEC_Y[35][4]                            ; Merged with vSEC_X[1][3]               ;
; vSEC_Y[36][4]                            ; Merged with vSEC_X[1][3]               ;
; vSEC_Y[37][4]                            ; Merged with vSEC_X[1][3]               ;
; vSEC_Y[38][4]                            ; Merged with vSEC_X[1][3]               ;
; vSEC_Y[39][4]                            ; Merged with vSEC_X[1][3]               ;
; vSEC_Y[40][4]                            ; Merged with vSEC_X[1][3]               ;
; vSEC_Y[41][4]                            ; Merged with vSEC_X[1][3]               ;
; vSEC_Y[42][4]                            ; Merged with vSEC_X[1][3]               ;
; vSEC_Y[43][4]                            ; Merged with vSEC_X[1][3]               ;
; vSEC_Y[44][4]                            ; Merged with vSEC_X[1][3]               ;
; vSEC_Y[45][4]                            ; Merged with vSEC_X[1][3]               ;
; vSEC_Y[46][4]                            ; Merged with vSEC_X[1][3]               ;
; vSEC_Y[47][4]                            ; Merged with vSEC_X[1][3]               ;
; vSEC_Y[48][4]                            ; Merged with vSEC_X[1][3]               ;
; vSEC_Y[49][4]                            ; Merged with vSEC_X[1][3]               ;
; vSEC_Y[50][4]                            ; Merged with vSEC_X[1][3]               ;
; vSEC_Y[50][0]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[50][3]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[49][0]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[49][3]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[48][0]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[48][3]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[47][0]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[47][3]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[46][0]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[46][3]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[45][0]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[45][3]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[44][0]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[44][3]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[43][0]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[43][3]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[42][0]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[42][3]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[41][0]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[41][3]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[40][0]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[40][3]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[39][0]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[39][3]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[38][0]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[38][3]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[37][0]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[37][3]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[36][0]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[36][3]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[35][0]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[35][3]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[34][0]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[34][3]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[33][0]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[33][3]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[32][0]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[32][3]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[31][0]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[31][3]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[30][0]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[30][3]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[29][0]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[29][3]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[28][0]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[28][3]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[27][0]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[27][3]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[26][0]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[26][3]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[25][0]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[25][3]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[24][0]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[24][3]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[23][0]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[23][3]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[22][0]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[22][3]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[21][0]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[21][3]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[20][0]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[20][3]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[19][0]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[19][3]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[18][0]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[18][3]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[17][0]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[17][3]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[16][0]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[16][3]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[15][0]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[15][3]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[14][0]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[14][3]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[13][0]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[13][3]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[12][0]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[12][3]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[11][0]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[11][3]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[10][0]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[10][3]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[9][0]                             ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[9][3]                             ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[8][0]                             ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[8][3]                             ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[7][0]                             ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[7][3]                             ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[6][0]                             ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[6][3]                             ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[5][0]                             ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[5][3]                             ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[4][0]                             ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[4][3]                             ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[3][0]                             ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[3][3]                             ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[2][0]                             ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[2][3]                             ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[1][0]                             ; Merged with vSEC_X[1][2]               ;
; vSEC_Y[1][3]                             ; Merged with vSEC_X[1][2]               ;
; vSEC_X[50][0]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_X[50][1]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_X[49][2]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_X[48][0]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_X[48][1]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_X[47][2]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_X[46][0]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_X[46][1]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_X[45][2]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_X[44][0]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_X[44][1]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_X[43][2]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_X[42][0]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_X[42][1]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_X[41][2]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_X[40][0]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_X[40][1]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_X[39][2]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_X[38][0]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_X[38][1]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_X[37][2]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_X[36][0]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_X[36][1]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_X[35][2]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_X[34][0]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_X[34][1]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_X[33][2]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_X[32][0]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_X[32][1]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_X[31][2]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_X[30][0]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_X[30][1]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_X[29][2]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_X[28][0]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_X[28][1]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_X[27][2]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_X[26][0]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_X[26][1]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_X[25][2]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_X[24][0]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_X[24][1]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_X[23][2]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_X[22][0]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_X[22][1]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_X[21][2]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_X[20][0]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_X[20][1]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_X[19][2]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_X[18][0]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_X[18][1]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_X[17][2]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_X[16][0]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_X[16][1]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_X[15][2]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_X[14][0]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_X[14][1]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_X[13][2]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_X[12][0]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_X[12][1]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_X[11][2]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_X[10][0]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_X[10][1]                            ; Merged with vSEC_X[1][2]               ;
; vSEC_X[9][2]                             ; Merged with vSEC_X[1][2]               ;
; vSEC_X[8][0]                             ; Merged with vSEC_X[1][2]               ;
; vSEC_X[8][1]                             ; Merged with vSEC_X[1][2]               ;
; vSEC_X[7][2]                             ; Merged with vSEC_X[1][2]               ;
; vSEC_X[6][0]                             ; Merged with vSEC_X[1][2]               ;
; vSEC_X[6][1]                             ; Merged with vSEC_X[1][2]               ;
; vSEC_X[5][2]                             ; Merged with vSEC_X[1][2]               ;
; vSEC_X[4][0]                             ; Merged with vSEC_X[1][2]               ;
; vSEC_X[4][1]                             ; Merged with vSEC_X[1][2]               ;
; vSEC_X[3][2]                             ; Merged with vSEC_X[1][2]               ;
; vSEC_X[2][0]                             ; Merged with vSEC_X[1][2]               ;
; vSEC_X[2][1]                             ; Merged with vSEC_X[1][2]               ;
; currY0[31]                               ; Merged with currX0[8]                  ;
; vSEC_X[0][4]                             ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[0][5]                             ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[0][8]                             ; Stuck at GND due to stuck port data_in ;
; vSEC_X[0][9]                             ; Stuck at GND due to stuck port data_in ;
; vSEC_X[0][1]                             ; Stuck at GND due to stuck port data_in ;
; vSEC_Y[0][1]                             ; Stuck at GND due to stuck port data_in ;
; vSEC_X[1][3]                             ; Merged with vSEC_X[0][3]               ;
; vSEC_Y[0][4]                             ; Merged with vSEC_X[0][3]               ;
; vSEC_X[0][7]                             ; Merged with vSEC_X[0][8]               ;
; vSEC_X[0][6]                             ; Merged with vSEC_X[0][8]               ;
; vSEC_X[0][5]                             ; Merged with vSEC_X[0][8]               ;
; vSEC_Y[0][7]                             ; Merged with vSEC_X[0][8]               ;
; vSEC_Y[0][6]                             ; Merged with vSEC_X[0][8]               ;
; vSEC_Y[0][2]                             ; Merged with vSEC_X[0][8]               ;
; vSEC_Y[0][0]                             ; Merged with vSEC_X[0][2]               ;
; vSEC_Y[0][3]                             ; Merged with vSEC_X[0][2]               ;
; Total Number of Removed Registers = 1026 ;                                        ;
+------------------------------------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                    ;
+---------------+---------------------------+------------------------------------------------------------------------------------+
; Register name ; Reason for Removal        ; Registers Removed due to This Register                                             ;
+---------------+---------------------------+------------------------------------------------------------------------------------+
; currX0[30]    ; Stuck at GND              ; vSEC_X[0][4], vSEC_Y[0][5], vSEC_Y[0][8], vSEC_X[0][9], vSEC_X[0][1], vSEC_Y[0][1] ;
;               ; due to stuck port data_in ;                                                                                    ;
+---------------+---------------------------+------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 179   ;
; Number of registers using Synchronous Clear  ; 89    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 60    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; currentSec[6]                           ; 1       ;
; currentSec[5]                           ; 1       ;
; currentSec[4]                           ; 1       ;
; currentSec[3]                           ; 1       ;
; currentSec[2]                           ; 1       ;
; currentSec[1]                           ; 1       ;
; currentSec[0]                           ; 1       ;
; currentSec[7]                           ; 1       ;
; currentSec[8]                           ; 1       ;
; currentSec[9]                           ; 1       ;
; currentSec[10]                          ; 1       ;
; currentSec[11]                          ; 1       ;
; currentSec[12]                          ; 1       ;
; currentSec[13]                          ; 1       ;
; currentSec[30]                          ; 1       ;
; currentSec[29]                          ; 1       ;
; currentSec[28]                          ; 1       ;
; currentSec[27]                          ; 1       ;
; currentSec[26]                          ; 1       ;
; currentSec[25]                          ; 1       ;
; currentSec[24]                          ; 1       ;
; currentSec[23]                          ; 1       ;
; currentSec[22]                          ; 1       ;
; currentSec[21]                          ; 1       ;
; currentSec[20]                          ; 1       ;
; currentSec[19]                          ; 1       ;
; currentSec[18]                          ; 1       ;
; currentSec[17]                          ; 1       ;
; currentSec[16]                          ; 1       ;
; currentSec[15]                          ; 1       ;
; currentSec[14]                          ; 1       ;
; currentSec[31]                          ; 1       ;
; Total number of inverted registers = 32 ;         ;
+-----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 55:1               ; 12 bits   ; 432 LEs       ; 36 LEs               ; 396 LEs                ; Yes        ; |eee308|r[1]~reg0          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for image_clock:imRead_clk|altsyncram:altsyncram_component|altsyncram_0mr3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for seconds_hand:imRead_sec|altsyncram:altsyncram_component|altsyncram_99r3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for minutes_hand:imRead_min|altsyncram:altsyncram_component|altsyncram_b9r3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for minutes_hand:imRead_hr|altsyncram:altsyncram_component|altsyncram_b9r3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |eee308 ;
+------------------------+-------+---------------------------------------+
; Parameter Name         ; Value ; Type                                  ;
+------------------------+-------+---------------------------------------+
; clock_image_Width      ; 226   ; Signed Integer                        ;
; clock_image_Height     ; 223   ; Signed Integer                        ;
; sec_hand_image_Width   ; 1     ; Signed Integer                        ;
; sec_hand_image_Height  ; 100   ; Signed Integer                        ;
; min_hand_image_Width   ; 1     ; Signed Integer                        ;
; min_hand_image_Height  ; 80    ; Signed Integer                        ;
; hour_hand_image_Width  ; 1     ; Signed Integer                        ;
; hour_hand_image_Height ; 60    ; Signed Integer                        ;
; dataSize               ; 11    ; Signed Integer                        ;
; addressSize            ; 15    ; Signed Integer                        ;
; addressSize2           ; 12    ; Signed Integer                        ;
+------------------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sync_clk:disp_clk|altpll:altpll_component ;
+-------------------------------+----------------------------+---------------------------+
; Parameter Name                ; Value                      ; Type                      ;
+-------------------------------+----------------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                     ; Untyped                   ;
; PLL_TYPE                      ; AUTO                       ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=sync_clk ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                        ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                       ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                       ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                     ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                      ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                          ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                         ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                          ; Untyped                   ;
; LOCK_HIGH                     ; 1                          ; Untyped                   ;
; LOCK_LOW                      ; 1                          ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                          ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                          ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                        ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                        ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                        ; Untyped                   ;
; SKIP_VCO                      ; OFF                        ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                          ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                       ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0                    ; Untyped                   ;
; BANDWIDTH                     ; 0                          ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                       ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                          ; Untyped                   ;
; DOWN_SPREAD                   ; 0                          ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                        ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                        ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                          ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                          ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                          ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                          ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                          ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                          ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                          ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                          ; Untyped                   ;
; CLK1_MULTIPLY_BY              ; 1                          ; Untyped                   ;
; CLK0_MULTIPLY_BY              ; 1007                       ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                          ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                          ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                          ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                          ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                          ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                          ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                          ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 1                          ; Untyped                   ;
; CLK1_DIVIDE_BY                ; 1                          ; Untyped                   ;
; CLK0_DIVIDE_BY                ; 2000                       ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                          ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                          ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                          ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                          ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                          ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                          ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK1_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK0_DUTY_CYCLE               ; 50                         ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                      ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                     ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                     ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                     ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                          ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                          ; Untyped                   ;
; DPA_DIVIDER                   ; 0                          ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                          ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                          ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                          ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                          ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                          ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                          ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                          ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                          ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                          ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                          ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                          ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                          ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                          ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                          ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                          ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                          ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                         ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                         ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                         ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                         ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                          ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                          ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                          ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                          ; Untyped                   ;
; VCO_MIN                       ; 0                          ; Untyped                   ;
; VCO_MAX                       ; 0                          ; Untyped                   ;
; VCO_CENTER                    ; 0                          ; Untyped                   ;
; PFD_MIN                       ; 0                          ; Untyped                   ;
; PFD_MAX                       ; 0                          ; Untyped                   ;
; M_INITIAL                     ; 0                          ; Untyped                   ;
; M                             ; 0                          ; Untyped                   ;
; N                             ; 1                          ; Untyped                   ;
; M2                            ; 1                          ; Untyped                   ;
; N2                            ; 1                          ; Untyped                   ;
; SS                            ; 1                          ; Untyped                   ;
; C0_HIGH                       ; 0                          ; Untyped                   ;
; C1_HIGH                       ; 0                          ; Untyped                   ;
; C2_HIGH                       ; 0                          ; Untyped                   ;
; C3_HIGH                       ; 0                          ; Untyped                   ;
; C4_HIGH                       ; 0                          ; Untyped                   ;
; C5_HIGH                       ; 0                          ; Untyped                   ;
; C6_HIGH                       ; 0                          ; Untyped                   ;
; C7_HIGH                       ; 0                          ; Untyped                   ;
; C8_HIGH                       ; 0                          ; Untyped                   ;
; C9_HIGH                       ; 0                          ; Untyped                   ;
; C0_LOW                        ; 0                          ; Untyped                   ;
; C1_LOW                        ; 0                          ; Untyped                   ;
; C2_LOW                        ; 0                          ; Untyped                   ;
; C3_LOW                        ; 0                          ; Untyped                   ;
; C4_LOW                        ; 0                          ; Untyped                   ;
; C5_LOW                        ; 0                          ; Untyped                   ;
; C6_LOW                        ; 0                          ; Untyped                   ;
; C7_LOW                        ; 0                          ; Untyped                   ;
; C8_LOW                        ; 0                          ; Untyped                   ;
; C9_LOW                        ; 0                          ; Untyped                   ;
; C0_INITIAL                    ; 0                          ; Untyped                   ;
; C1_INITIAL                    ; 0                          ; Untyped                   ;
; C2_INITIAL                    ; 0                          ; Untyped                   ;
; C3_INITIAL                    ; 0                          ; Untyped                   ;
; C4_INITIAL                    ; 0                          ; Untyped                   ;
; C5_INITIAL                    ; 0                          ; Untyped                   ;
; C6_INITIAL                    ; 0                          ; Untyped                   ;
; C7_INITIAL                    ; 0                          ; Untyped                   ;
; C8_INITIAL                    ; 0                          ; Untyped                   ;
; C9_INITIAL                    ; 0                          ; Untyped                   ;
; C0_MODE                       ; BYPASS                     ; Untyped                   ;
; C1_MODE                       ; BYPASS                     ; Untyped                   ;
; C2_MODE                       ; BYPASS                     ; Untyped                   ;
; C3_MODE                       ; BYPASS                     ; Untyped                   ;
; C4_MODE                       ; BYPASS                     ; Untyped                   ;
; C5_MODE                       ; BYPASS                     ; Untyped                   ;
; C6_MODE                       ; BYPASS                     ; Untyped                   ;
; C7_MODE                       ; BYPASS                     ; Untyped                   ;
; C8_MODE                       ; BYPASS                     ; Untyped                   ;
; C9_MODE                       ; BYPASS                     ; Untyped                   ;
; C0_PH                         ; 0                          ; Untyped                   ;
; C1_PH                         ; 0                          ; Untyped                   ;
; C2_PH                         ; 0                          ; Untyped                   ;
; C3_PH                         ; 0                          ; Untyped                   ;
; C4_PH                         ; 0                          ; Untyped                   ;
; C5_PH                         ; 0                          ; Untyped                   ;
; C6_PH                         ; 0                          ; Untyped                   ;
; C7_PH                         ; 0                          ; Untyped                   ;
; C8_PH                         ; 0                          ; Untyped                   ;
; C9_PH                         ; 0                          ; Untyped                   ;
; L0_HIGH                       ; 1                          ; Untyped                   ;
; L1_HIGH                       ; 1                          ; Untyped                   ;
; G0_HIGH                       ; 1                          ; Untyped                   ;
; G1_HIGH                       ; 1                          ; Untyped                   ;
; G2_HIGH                       ; 1                          ; Untyped                   ;
; G3_HIGH                       ; 1                          ; Untyped                   ;
; E0_HIGH                       ; 1                          ; Untyped                   ;
; E1_HIGH                       ; 1                          ; Untyped                   ;
; E2_HIGH                       ; 1                          ; Untyped                   ;
; E3_HIGH                       ; 1                          ; Untyped                   ;
; L0_LOW                        ; 1                          ; Untyped                   ;
; L1_LOW                        ; 1                          ; Untyped                   ;
; G0_LOW                        ; 1                          ; Untyped                   ;
; G1_LOW                        ; 1                          ; Untyped                   ;
; G2_LOW                        ; 1                          ; Untyped                   ;
; G3_LOW                        ; 1                          ; Untyped                   ;
; E0_LOW                        ; 1                          ; Untyped                   ;
; E1_LOW                        ; 1                          ; Untyped                   ;
; E2_LOW                        ; 1                          ; Untyped                   ;
; E3_LOW                        ; 1                          ; Untyped                   ;
; L0_INITIAL                    ; 1                          ; Untyped                   ;
; L1_INITIAL                    ; 1                          ; Untyped                   ;
; G0_INITIAL                    ; 1                          ; Untyped                   ;
; G1_INITIAL                    ; 1                          ; Untyped                   ;
; G2_INITIAL                    ; 1                          ; Untyped                   ;
; G3_INITIAL                    ; 1                          ; Untyped                   ;
; E0_INITIAL                    ; 1                          ; Untyped                   ;
; E1_INITIAL                    ; 1                          ; Untyped                   ;
; E2_INITIAL                    ; 1                          ; Untyped                   ;
; E3_INITIAL                    ; 1                          ; Untyped                   ;
; L0_MODE                       ; BYPASS                     ; Untyped                   ;
; L1_MODE                       ; BYPASS                     ; Untyped                   ;
; G0_MODE                       ; BYPASS                     ; Untyped                   ;
; G1_MODE                       ; BYPASS                     ; Untyped                   ;
; G2_MODE                       ; BYPASS                     ; Untyped                   ;
; G3_MODE                       ; BYPASS                     ; Untyped                   ;
; E0_MODE                       ; BYPASS                     ; Untyped                   ;
; E1_MODE                       ; BYPASS                     ; Untyped                   ;
; E2_MODE                       ; BYPASS                     ; Untyped                   ;
; E3_MODE                       ; BYPASS                     ; Untyped                   ;
; L0_PH                         ; 0                          ; Untyped                   ;
; L1_PH                         ; 0                          ; Untyped                   ;
; G0_PH                         ; 0                          ; Untyped                   ;
; G1_PH                         ; 0                          ; Untyped                   ;
; G2_PH                         ; 0                          ; Untyped                   ;
; G3_PH                         ; 0                          ; Untyped                   ;
; E0_PH                         ; 0                          ; Untyped                   ;
; E1_PH                         ; 0                          ; Untyped                   ;
; E2_PH                         ; 0                          ; Untyped                   ;
; E3_PH                         ; 0                          ; Untyped                   ;
; M_PH                          ; 0                          ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; CLK0_COUNTER                  ; G0                         ; Untyped                   ;
; CLK1_COUNTER                  ; G0                         ; Untyped                   ;
; CLK2_COUNTER                  ; G0                         ; Untyped                   ;
; CLK3_COUNTER                  ; G0                         ; Untyped                   ;
; CLK4_COUNTER                  ; G0                         ; Untyped                   ;
; CLK5_COUNTER                  ; G0                         ; Untyped                   ;
; CLK6_COUNTER                  ; E0                         ; Untyped                   ;
; CLK7_COUNTER                  ; E1                         ; Untyped                   ;
; CLK8_COUNTER                  ; E2                         ; Untyped                   ;
; CLK9_COUNTER                  ; E3                         ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                          ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                          ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                          ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                          ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                          ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                          ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                          ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                          ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                          ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                          ; Untyped                   ;
; M_TIME_DELAY                  ; 0                          ; Untyped                   ;
; N_TIME_DELAY                  ; 0                          ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                         ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                         ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                         ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                         ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                         ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                         ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                          ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000                  ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                          ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                       ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                       ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                       ; Untyped                   ;
; VCO_POST_SCALE                ; 0                          ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                          ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                          ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                          ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                     ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED                  ; Untyped                   ;
; PORT_CLK1                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK2                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED                ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED                  ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED                ; Untyped                   ;
; PORT_ARESET                   ; PORT_UNUSED                ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED                ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_LOCKED                   ; PORT_UNUSED                ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED                ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED                ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED                ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY          ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                          ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                          ; Untyped                   ;
; CBXI_PARAMETER                ; sync_clk_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                       ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                          ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                          ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                          ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                        ; Untyped                   ;
; DEVICE_FAMILY                 ; MAX 10                     ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                     ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                        ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                         ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                        ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                         ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                        ; IGNORE_CASCADE            ;
+-------------------------------+----------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: image_clock:imRead_clk|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------+-------------------------------------+
; Parameter Name                     ; Value                    ; Type                                ;
+------------------------------------+--------------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                             ;
; OPERATION_MODE                     ; ROM                      ; Untyped                             ;
; WIDTH_A                            ; 12                       ; Signed Integer                      ;
; WIDTHAD_A                          ; 16                       ; Signed Integer                      ;
; NUMWORDS_A                         ; 65536                    ; Signed Integer                      ;
; OUTDATA_REG_A                      ; CLOCK0                   ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                             ;
; WIDTH_B                            ; 1                        ; Signed Integer                      ;
; WIDTHAD_B                          ; 1                        ; Signed Integer                      ;
; NUMWORDS_B                         ; 0                        ; Signed Integer                      ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1                   ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                        ; Signed Integer                      ;
; WIDTH_BYTEENA_B                    ; 1                        ; Signed Integer                      ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped                             ;
; BYTE_SIZE                          ; 8                        ; Signed Integer                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                             ;
; INIT_FILE                          ; ./e/download_226x223.mif ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                        ; Signed Integer                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                   ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                   ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                        ; Signed Integer                      ;
; DEVICE_FAMILY                      ; MAX 10                   ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_0mr3          ; Untyped                             ;
+------------------------------------+--------------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: seconds_hand:imRead_sec|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------+-----------------------------------------+
; Parameter Name                     ; Value                 ; Type                                    ;
+------------------------------------+-----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                   ; Untyped                                 ;
; WIDTH_A                            ; 12                    ; Signed Integer                          ;
; WIDTHAD_A                          ; 13                    ; Signed Integer                          ;
; NUMWORDS_A                         ; 8192                  ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                 ;
; WIDTH_B                            ; 1                     ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                     ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                     ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                     ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                     ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                                 ;
; BYTE_SIZE                          ; 8                     ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                 ;
; INIT_FILE                          ; ./e/hand1e_33x201.mif ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                     ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                     ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_99r3       ; Untyped                                 ;
+------------------------------------+-----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: minutes_hand:imRead_min|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------+-----------------------------------------+
; Parameter Name                     ; Value                 ; Type                                    ;
+------------------------------------+-----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                   ; Untyped                                 ;
; WIDTH_A                            ; 12                    ; Signed Integer                          ;
; WIDTHAD_A                          ; 13                    ; Signed Integer                          ;
; NUMWORDS_A                         ; 8192                  ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0                ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                 ;
; WIDTH_B                            ; 1                     ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                     ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                     ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                     ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                     ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                                 ;
; BYTE_SIZE                          ; 8                     ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                 ;
; INIT_FILE                          ; ./e/hand3e_40x131.mif ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                     ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                     ; Signed Integer                          ;
; DEVICE_FAMILY                      ; MAX 10                ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_b9r3       ; Untyped                                 ;
+------------------------------------+-----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: minutes_hand:imRead_hr|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------+----------------------------------------+
; Parameter Name                     ; Value                 ; Type                                   ;
+------------------------------------+-----------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                ;
; OPERATION_MODE                     ; ROM                   ; Untyped                                ;
; WIDTH_A                            ; 12                    ; Signed Integer                         ;
; WIDTHAD_A                          ; 13                    ; Signed Integer                         ;
; NUMWORDS_A                         ; 8192                  ; Signed Integer                         ;
; OUTDATA_REG_A                      ; CLOCK0                ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                ;
; WIDTH_B                            ; 1                     ; Signed Integer                         ;
; WIDTHAD_B                          ; 1                     ; Signed Integer                         ;
; NUMWORDS_B                         ; 0                     ; Signed Integer                         ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                     ; Signed Integer                         ;
; WIDTH_BYTEENA_B                    ; 1                     ; Signed Integer                         ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                                ;
; BYTE_SIZE                          ; 8                     ; Signed Integer                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                ;
; INIT_FILE                          ; ./e/hand3e_40x131.mif ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                     ; Signed Integer                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                ;
; WIDTH_ECCSTATUS                    ; 3                     ; Signed Integer                         ;
; DEVICE_FAMILY                      ; MAX 10                ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_b9r3       ; Untyped                                ;
+------------------------------------+-----------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0                ;
+------------------------------------------------+---------+---------------------+
; Parameter Name                                 ; Value   ; Type                ;
+------------------------------------------------+---------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON      ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF     ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON      ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF     ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16      ; Untyped             ;
; LPM_WIDTHB                                     ; 9       ; Untyped             ;
; LPM_WIDTHP                                     ; 25      ; Untyped             ;
; LPM_WIDTHR                                     ; 25      ; Untyped             ;
; LPM_WIDTHS                                     ; 1       ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED  ; Untyped             ;
; LPM_PIPELINE                                   ; 0       ; Untyped             ;
; LATENCY                                        ; 0       ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO      ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES     ; Untyped             ;
; USE_EAB                                        ; OFF     ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5       ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10  ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL  ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT     ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO    ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0       ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx      ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx      ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF     ; Untyped             ;
+------------------------------------------------+---------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                              ;
+-------------------------------+-------------------------------------------+
; Name                          ; Value                                     ;
+-------------------------------+-------------------------------------------+
; Number of entity instances    ; 1                                         ;
; Entity Instance               ; sync_clk:disp_clk|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                    ;
;     -- PLL_TYPE               ; AUTO                                      ;
;     -- PRIMARY_CLOCK          ; INCLK0                                    ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                     ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                         ;
;     -- VCO_MULTIPLY_BY        ; 0                                         ;
;     -- VCO_DIVIDE_BY          ; 0                                         ;
+-------------------------------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                    ;
+-------------------------------------------+---------------------------------------------------------+
; Name                                      ; Value                                                   ;
+-------------------------------------------+---------------------------------------------------------+
; Number of entity instances                ; 4                                                       ;
; Entity Instance                           ; image_clock:imRead_clk|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                     ;
;     -- WIDTH_A                            ; 12                                                      ;
;     -- NUMWORDS_A                         ; 65536                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                  ;
;     -- WIDTH_B                            ; 1                                                       ;
;     -- NUMWORDS_B                         ; 0                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
; Entity Instance                           ; seconds_hand:imRead_sec|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                     ;
;     -- WIDTH_A                            ; 12                                                      ;
;     -- NUMWORDS_A                         ; 8192                                                    ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                  ;
;     -- WIDTH_B                            ; 1                                                       ;
;     -- NUMWORDS_B                         ; 0                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
; Entity Instance                           ; minutes_hand:imRead_min|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                     ;
;     -- WIDTH_A                            ; 12                                                      ;
;     -- NUMWORDS_A                         ; 8192                                                    ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                  ;
;     -- WIDTH_B                            ; 1                                                       ;
;     -- NUMWORDS_B                         ; 0                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
; Entity Instance                           ; minutes_hand:imRead_hr|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                     ;
;     -- WIDTH_A                            ; 12                                                      ;
;     -- NUMWORDS_A                         ; 8192                                                    ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                  ;
;     -- WIDTH_B                            ; 1                                                       ;
;     -- NUMWORDS_B                         ; 0                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
+-------------------------------------------+---------------------------------------------------------+


+--------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance         ;
+---------------------------------------+----------------+
; Name                                  ; Value          ;
+---------------------------------------+----------------+
; Number of entity instances            ; 1              ;
; Entity Instance                       ; lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16             ;
;     -- LPM_WIDTHB                     ; 9              ;
;     -- LPM_WIDTHP                     ; 25             ;
;     -- LPM_REPRESENTATION             ; SIGNED         ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; YES            ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
+---------------------------------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "timer:timer_sec|Counter26bit:c26bit|TFlipFlop:c25"                                                         ;
+------+-------+------------------+-----------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity         ; Details                                                                                             ;
+------+-------+------------------+-----------------------------------------------------------------------------------------------------+
; q    ; Bidir ; Critical Warning ; Port on prototype, e.g. VHDL component, declared as "Output" but port on entity declared as "Bidir" ;
+------+-------+------------------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "timer:timer_sec|Counter26bit:c26bit|TFlipFlop:c24"                                                         ;
+------+-------+------------------+-----------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity         ; Details                                                                                             ;
+------+-------+------------------+-----------------------------------------------------------------------------------------------------+
; q    ; Bidir ; Critical Warning ; Port on prototype, e.g. VHDL component, declared as "Output" but port on entity declared as "Bidir" ;
+------+-------+------------------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "timer:timer_sec|Counter26bit:c26bit|TFlipFlop:c23"                                                         ;
+------+-------+------------------+-----------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity         ; Details                                                                                             ;
+------+-------+------------------+-----------------------------------------------------------------------------------------------------+
; q    ; Bidir ; Critical Warning ; Port on prototype, e.g. VHDL component, declared as "Output" but port on entity declared as "Bidir" ;
+------+-------+------------------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "timer:timer_sec|Counter26bit:c26bit|TFlipFlop:c22"                                                         ;
+------+-------+------------------+-----------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity         ; Details                                                                                             ;
+------+-------+------------------+-----------------------------------------------------------------------------------------------------+
; q    ; Bidir ; Critical Warning ; Port on prototype, e.g. VHDL component, declared as "Output" but port on entity declared as "Bidir" ;
+------+-------+------------------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "timer:timer_sec|Counter26bit:c26bit|TFlipFlop:c21"                                                         ;
+------+-------+------------------+-----------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity         ; Details                                                                                             ;
+------+-------+------------------+-----------------------------------------------------------------------------------------------------+
; q    ; Bidir ; Critical Warning ; Port on prototype, e.g. VHDL component, declared as "Output" but port on entity declared as "Bidir" ;
+------+-------+------------------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "timer:timer_sec|Counter26bit:c26bit|TFlipFlop:c20"                                                         ;
+------+-------+------------------+-----------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity         ; Details                                                                                             ;
+------+-------+------------------+-----------------------------------------------------------------------------------------------------+
; q    ; Bidir ; Critical Warning ; Port on prototype, e.g. VHDL component, declared as "Output" but port on entity declared as "Bidir" ;
+------+-------+------------------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "timer:timer_sec|Counter26bit:c26bit|TFlipFlop:c19"                                                         ;
+------+-------+------------------+-----------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity         ; Details                                                                                             ;
+------+-------+------------------+-----------------------------------------------------------------------------------------------------+
; q    ; Bidir ; Critical Warning ; Port on prototype, e.g. VHDL component, declared as "Output" but port on entity declared as "Bidir" ;
+------+-------+------------------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "timer:timer_sec|Counter26bit:c26bit|TFlipFlop:c18"                                                         ;
+------+-------+------------------+-----------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity         ; Details                                                                                             ;
+------+-------+------------------+-----------------------------------------------------------------------------------------------------+
; q    ; Bidir ; Critical Warning ; Port on prototype, e.g. VHDL component, declared as "Output" but port on entity declared as "Bidir" ;
+------+-------+------------------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "timer:timer_sec|Counter26bit:c26bit|TFlipFlop:c17"                                                         ;
+------+-------+------------------+-----------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity         ; Details                                                                                             ;
+------+-------+------------------+-----------------------------------------------------------------------------------------------------+
; q    ; Bidir ; Critical Warning ; Port on prototype, e.g. VHDL component, declared as "Output" but port on entity declared as "Bidir" ;
+------+-------+------------------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "timer:timer_sec|Counter26bit:c26bit|TFlipFlop:c16"                                                         ;
+------+-------+------------------+-----------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity         ; Details                                                                                             ;
+------+-------+------------------+-----------------------------------------------------------------------------------------------------+
; q    ; Bidir ; Critical Warning ; Port on prototype, e.g. VHDL component, declared as "Output" but port on entity declared as "Bidir" ;
+------+-------+------------------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "timer:timer_sec|Counter26bit:c26bit|TFlipFlop:c15"                                                         ;
+------+-------+------------------+-----------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity         ; Details                                                                                             ;
+------+-------+------------------+-----------------------------------------------------------------------------------------------------+
; q    ; Bidir ; Critical Warning ; Port on prototype, e.g. VHDL component, declared as "Output" but port on entity declared as "Bidir" ;
+------+-------+------------------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "timer:timer_sec|Counter26bit:c26bit|TFlipFlop:c14"                                                         ;
+------+-------+------------------+-----------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity         ; Details                                                                                             ;
+------+-------+------------------+-----------------------------------------------------------------------------------------------------+
; q    ; Bidir ; Critical Warning ; Port on prototype, e.g. VHDL component, declared as "Output" but port on entity declared as "Bidir" ;
+------+-------+------------------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "timer:timer_sec|Counter26bit:c26bit|TFlipFlop:c13"                                                         ;
+------+-------+------------------+-----------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity         ; Details                                                                                             ;
+------+-------+------------------+-----------------------------------------------------------------------------------------------------+
; q    ; Bidir ; Critical Warning ; Port on prototype, e.g. VHDL component, declared as "Output" but port on entity declared as "Bidir" ;
+------+-------+------------------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "timer:timer_sec|Counter26bit:c26bit|TFlipFlop:c12"                                                         ;
+------+-------+------------------+-----------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity         ; Details                                                                                             ;
+------+-------+------------------+-----------------------------------------------------------------------------------------------------+
; q    ; Bidir ; Critical Warning ; Port on prototype, e.g. VHDL component, declared as "Output" but port on entity declared as "Bidir" ;
+------+-------+------------------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "timer:timer_sec|Counter26bit:c26bit|TFlipFlop:c11"                                                         ;
+------+-------+------------------+-----------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity         ; Details                                                                                             ;
+------+-------+------------------+-----------------------------------------------------------------------------------------------------+
; q    ; Bidir ; Critical Warning ; Port on prototype, e.g. VHDL component, declared as "Output" but port on entity declared as "Bidir" ;
+------+-------+------------------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "timer:timer_sec|Counter26bit:c26bit|TFlipFlop:c10"                                                         ;
+------+-------+------------------+-----------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity         ; Details                                                                                             ;
+------+-------+------------------+-----------------------------------------------------------------------------------------------------+
; q    ; Bidir ; Critical Warning ; Port on prototype, e.g. VHDL component, declared as "Output" but port on entity declared as "Bidir" ;
+------+-------+------------------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "timer:timer_sec|Counter26bit:c26bit|TFlipFlop:c9"                                                          ;
+------+-------+------------------+-----------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity         ; Details                                                                                             ;
+------+-------+------------------+-----------------------------------------------------------------------------------------------------+
; q    ; Bidir ; Critical Warning ; Port on prototype, e.g. VHDL component, declared as "Output" but port on entity declared as "Bidir" ;
+------+-------+------------------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "timer:timer_sec|Counter26bit:c26bit|TFlipFlop:c8"                                                          ;
+------+-------+------------------+-----------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity         ; Details                                                                                             ;
+------+-------+------------------+-----------------------------------------------------------------------------------------------------+
; q    ; Bidir ; Critical Warning ; Port on prototype, e.g. VHDL component, declared as "Output" but port on entity declared as "Bidir" ;
+------+-------+------------------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "timer:timer_sec|Counter26bit:c26bit|TFlipFlop:c7"                                                          ;
+------+-------+------------------+-----------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity         ; Details                                                                                             ;
+------+-------+------------------+-----------------------------------------------------------------------------------------------------+
; q    ; Bidir ; Critical Warning ; Port on prototype, e.g. VHDL component, declared as "Output" but port on entity declared as "Bidir" ;
+------+-------+------------------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "timer:timer_sec|Counter26bit:c26bit|TFlipFlop:c6"                                                          ;
+------+-------+------------------+-----------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity         ; Details                                                                                             ;
+------+-------+------------------+-----------------------------------------------------------------------------------------------------+
; q    ; Bidir ; Critical Warning ; Port on prototype, e.g. VHDL component, declared as "Output" but port on entity declared as "Bidir" ;
+------+-------+------------------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "timer:timer_sec|Counter26bit:c26bit|TFlipFlop:c5"                                                          ;
+------+-------+------------------+-----------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity         ; Details                                                                                             ;
+------+-------+------------------+-----------------------------------------------------------------------------------------------------+
; q    ; Bidir ; Critical Warning ; Port on prototype, e.g. VHDL component, declared as "Output" but port on entity declared as "Bidir" ;
+------+-------+------------------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "timer:timer_sec|Counter26bit:c26bit|TFlipFlop:c4"                                                          ;
+------+-------+------------------+-----------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity         ; Details                                                                                             ;
+------+-------+------------------+-----------------------------------------------------------------------------------------------------+
; q    ; Bidir ; Critical Warning ; Port on prototype, e.g. VHDL component, declared as "Output" but port on entity declared as "Bidir" ;
+------+-------+------------------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "timer:timer_sec|Counter26bit:c26bit|TFlipFlop:c3"                                                          ;
+------+-------+------------------+-----------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity         ; Details                                                                                             ;
+------+-------+------------------+-----------------------------------------------------------------------------------------------------+
; q    ; Bidir ; Critical Warning ; Port on prototype, e.g. VHDL component, declared as "Output" but port on entity declared as "Bidir" ;
+------+-------+------------------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "timer:timer_sec|Counter26bit:c26bit|TFlipFlop:c2"                                                          ;
+------+-------+------------------+-----------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity         ; Details                                                                                             ;
+------+-------+------------------+-----------------------------------------------------------------------------------------------------+
; q    ; Bidir ; Critical Warning ; Port on prototype, e.g. VHDL component, declared as "Output" but port on entity declared as "Bidir" ;
+------+-------+------------------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "timer:timer_sec|Counter26bit:c26bit|TFlipFlop:c1"                                                          ;
+------+-------+------------------+-----------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity         ; Details                                                                                             ;
+------+-------+------------------+-----------------------------------------------------------------------------------------------------+
; q    ; Bidir ; Critical Warning ; Port on prototype, e.g. VHDL component, declared as "Output" but port on entity declared as "Bidir" ;
+------+-------+------------------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "timer:timer_sec|Counter26bit:c26bit|TFlipFlop:c0"                                                          ;
+------+-------+------------------+-----------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity         ; Details                                                                                             ;
+------+-------+------------------+-----------------------------------------------------------------------------------------------------+
; q    ; Bidir ; Critical Warning ; Port on prototype, e.g. VHDL component, declared as "Output" but port on entity declared as "Bidir" ;
+------+-------+------------------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "timer:timer_sec|Counter26bit:c26bit"                                                                       ;
+------+-------+------------------+-----------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity         ; Details                                                                                             ;
+------+-------+------------------+-----------------------------------------------------------------------------------------------------+
; en   ; Input ; Info             ; Stuck at VCC                                                                                        ;
; q    ; Bidir ; Critical Warning ; Port on prototype, e.g. VHDL component, declared as "Output" but port on entity declared as "Bidir" ;
+------+-------+------------------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "minutes_hand:imRead_hr"                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "seconds_hand:imRead_sec"                                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 15                          ;
; cycloneiii_ff         ; 179                         ;
;     ENA               ; 28                          ;
;     ENA SCLR          ; 32                          ;
;     SCLR              ; 57                          ;
;     plain             ; 62                          ;
; cycloneiii_lcell_comb ; 441                         ;
;     arith             ; 181                         ;
;         2 data inputs ; 140                         ;
;         3 data inputs ; 41                          ;
;     normal            ; 260                         ;
;         1 data inputs ; 11                          ;
;         2 data inputs ; 44                          ;
;         3 data inputs ; 39                          ;
;         4 data inputs ; 166                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 108                         ;
;                       ;                             ;
; Max LUT depth         ; 11.70                       ;
; Average LUT depth     ; 4.80                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:08     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sat Jan 15 17:50:56 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off eee308 -c eee308
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file image_clock.vhd
    Info (12022): Found design unit 1: image_clock-SYN File: C:/intelFPGA_lite/eee308/image_clock.vhd Line: 52
    Info (12023): Found entity 1: image_clock File: C:/intelFPGA_lite/eee308/image_clock.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file sync_clk.vhd
    Info (12022): Found design unit 1: sync_clk-SYN File: C:/intelFPGA_lite/eee308/sync_clk.vhd Line: 51
    Info (12023): Found entity 1: sync_clk File: C:/intelFPGA_lite/eee308/sync_clk.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file eee308.vhd
    Info (12022): Found design unit 1: eee308-display File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 41
    Info (12023): Found entity 1: eee308 File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file minutes_hand.vhd
    Info (12022): Found design unit 1: minutes_hand-SYN File: C:/intelFPGA_lite/eee308/minutes_hand.vhd Line: 52
    Info (12023): Found entity 1: minutes_hand File: C:/intelFPGA_lite/eee308/minutes_hand.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file seconds_hand.vhd
    Info (12022): Found design unit 1: seconds_hand-SYN File: C:/intelFPGA_lite/eee308/seconds_hand.vhd Line: 52
    Info (12023): Found entity 1: seconds_hand File: C:/intelFPGA_lite/eee308/seconds_hand.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file lines.vhd
    Info (12022): Found design unit 1: lines-datapath File: C:/intelFPGA_lite/eee308/lines.vhd Line: 11
    Info (12023): Found entity 1: lines File: C:/intelFPGA_lite/eee308/lines.vhd Line: 4
Warning (12019): Can't analyze file -- file output_files/timer.vhd is missing
Warning (12019): Can't analyze file -- file output_files/counter26bit.vhd is missing
Warning (12019): Can't analyze file -- file output_files/TflipFlop.vhd is missing
Info (12127): Elaborating entity "eee308" for the top level hierarchy
Warning (10639): VHDL warning at eee308.vhd(243): constant value overflow File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 243
Warning (10639): VHDL warning at eee308.vhd(244): constant value overflow File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 244
Warning (10639): VHDL warning at eee308.vhd(255): constant value overflow File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 255
Warning (10639): VHDL warning at eee308.vhd(256): constant value overflow File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 256
Warning (10639): VHDL warning at eee308.vhd(266): constant value overflow File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 266
Warning (10639): VHDL warning at eee308.vhd(267): constant value overflow File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 267
Warning (10639): VHDL warning at eee308.vhd(278): constant value overflow File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 278
Warning (10639): VHDL warning at eee308.vhd(279): constant value overflow File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 279
Warning (10036): Verilog HDL or VHDL warning at eee308.vhd(190): object "raw_data_sec" assigned a value but never read File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 190
Warning (10036): Verilog HDL or VHDL warning at eee308.vhd(192): object "raw_data_hr" assigned a value but never read File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 192
Warning (10492): VHDL Process Statement warning at eee308.vhd(243): signal "hfp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 243
Warning (10492): VHDL Process Statement warning at eee308.vhd(243): signal "hsp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 243
Warning (10492): VHDL Process Statement warning at eee308.vhd(243): signal "hbp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 243
Warning (10492): VHDL Process Statement warning at eee308.vhd(243): signal "hva" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 243
Warning (10492): VHDL Process Statement warning at eee308.vhd(244): signal "vfp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 244
Warning (10492): VHDL Process Statement warning at eee308.vhd(244): signal "vsp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 244
Warning (10492): VHDL Process Statement warning at eee308.vhd(244): signal "vbp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 244
Warning (10492): VHDL Process Statement warning at eee308.vhd(244): signal "vva" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 244
Warning (10542): VHDL Variable Declaration warning at eee308.vhd(245): used initial value expression for variable "image_hstart" because variable was never assigned a value File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 245
Warning (10542): VHDL Variable Declaration warning at eee308.vhd(246): used initial value expression for variable "image_hstop" because variable was never assigned a value File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 246
Warning (10542): VHDL Variable Declaration warning at eee308.vhd(247): used initial value expression for variable "image_vstart" because variable was never assigned a value File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 247
Warning (10542): VHDL Variable Declaration warning at eee308.vhd(248): used initial value expression for variable "image_vstop" because variable was never assigned a value File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 248
Warning (10492): VHDL Process Statement warning at eee308.vhd(255): signal "hfp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 255
Warning (10492): VHDL Process Statement warning at eee308.vhd(255): signal "hsp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 255
Warning (10492): VHDL Process Statement warning at eee308.vhd(255): signal "hbp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 255
Warning (10492): VHDL Process Statement warning at eee308.vhd(255): signal "hva" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 255
Warning (10492): VHDL Process Statement warning at eee308.vhd(256): signal "vfp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 256
Warning (10492): VHDL Process Statement warning at eee308.vhd(256): signal "vsp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 256
Warning (10492): VHDL Process Statement warning at eee308.vhd(256): signal "vbp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 256
Warning (10492): VHDL Process Statement warning at eee308.vhd(256): signal "vva" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 256
Warning (10542): VHDL Variable Declaration warning at eee308.vhd(257): used initial value expression for variable "hr_image_hstart" because variable was never assigned a value File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 257
Warning (10542): VHDL Variable Declaration warning at eee308.vhd(259): used initial value expression for variable "hr_image_vstart" because variable was never assigned a value File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 259
Warning (10492): VHDL Process Statement warning at eee308.vhd(266): signal "hfp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 266
Warning (10492): VHDL Process Statement warning at eee308.vhd(266): signal "hsp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 266
Warning (10492): VHDL Process Statement warning at eee308.vhd(266): signal "hbp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 266
Warning (10492): VHDL Process Statement warning at eee308.vhd(266): signal "hva" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 266
Warning (10492): VHDL Process Statement warning at eee308.vhd(267): signal "vfp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 267
Warning (10492): VHDL Process Statement warning at eee308.vhd(267): signal "vsp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 267
Warning (10492): VHDL Process Statement warning at eee308.vhd(267): signal "vbp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 267
Warning (10492): VHDL Process Statement warning at eee308.vhd(267): signal "vva" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 267
Warning (10542): VHDL Variable Declaration warning at eee308.vhd(268): used initial value expression for variable "min_image_hstart" because variable was never assigned a value File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 268
Warning (10542): VHDL Variable Declaration warning at eee308.vhd(269): used initial value expression for variable "min_image_hstop" because variable was never assigned a value File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 269
Warning (10542): VHDL Variable Declaration warning at eee308.vhd(270): used initial value expression for variable "min_image_vstart" because variable was never assigned a value File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 270
Warning (10542): VHDL Variable Declaration warning at eee308.vhd(271): used initial value expression for variable "min_image_vstop" because variable was never assigned a value File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 271
Warning (10492): VHDL Process Statement warning at eee308.vhd(278): signal "hfp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 278
Warning (10492): VHDL Process Statement warning at eee308.vhd(278): signal "hsp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 278
Warning (10492): VHDL Process Statement warning at eee308.vhd(278): signal "hbp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 278
Warning (10492): VHDL Process Statement warning at eee308.vhd(278): signal "hva" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 278
Warning (10492): VHDL Process Statement warning at eee308.vhd(279): signal "vfp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 279
Warning (10492): VHDL Process Statement warning at eee308.vhd(279): signal "vsp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 279
Warning (10492): VHDL Process Statement warning at eee308.vhd(279): signal "vbp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 279
Warning (10492): VHDL Process Statement warning at eee308.vhd(279): signal "vva" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 279
Warning (10542): VHDL Variable Declaration warning at eee308.vhd(280): used initial value expression for variable "sec_image_hstart" because variable was never assigned a value File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 280
Warning (10542): VHDL Variable Declaration warning at eee308.vhd(282): used initial value expression for variable "sec_image_vstart" because variable was never assigned a value File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 282
Info (12128): Elaborating entity "sync_clk" for hierarchy "sync_clk:disp_clk" File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 208
Info (12128): Elaborating entity "altpll" for hierarchy "sync_clk:disp_clk|altpll:altpll_component" File: C:/intelFPGA_lite/eee308/sync_clk.vhd Line: 133
Info (12130): Elaborated megafunction instantiation "sync_clk:disp_clk|altpll:altpll_component" File: C:/intelFPGA_lite/eee308/sync_clk.vhd Line: 133
Info (12133): Instantiated megafunction "sync_clk:disp_clk|altpll:altpll_component" with the following parameter: File: C:/intelFPGA_lite/eee308/sync_clk.vhd Line: 133
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2000"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1007"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=sync_clk"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/sync_clk_altpll.v
    Info (12023): Found entity 1: sync_clk_altpll File: C:/intelFPGA_lite/eee308/db/sync_clk_altpll.v Line: 29
Info (12128): Elaborating entity "sync_clk_altpll" for hierarchy "sync_clk:disp_clk|altpll:altpll_component|sync_clk_altpll:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "image_clock" for hierarchy "image_clock:imRead_clk" File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 211
Info (12128): Elaborating entity "altsyncram" for hierarchy "image_clock:imRead_clk|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/eee308/image_clock.vhd Line: 59
Info (12130): Elaborated megafunction instantiation "image_clock:imRead_clk|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/eee308/image_clock.vhd Line: 59
Info (12133): Instantiated megafunction "image_clock:imRead_clk|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/eee308/image_clock.vhd Line: 59
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "./e/download_226x223.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0mr3.tdf
    Info (12023): Found entity 1: altsyncram_0mr3 File: C:/intelFPGA_lite/eee308/db/altsyncram_0mr3.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_0mr3" for hierarchy "image_clock:imRead_clk|altsyncram:altsyncram_component|altsyncram_0mr3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_aj9.tdf
    Info (12023): Found entity 1: decode_aj9 File: C:/intelFPGA_lite/eee308/db/decode_aj9.tdf Line: 22
Info (12128): Elaborating entity "decode_aj9" for hierarchy "image_clock:imRead_clk|altsyncram:altsyncram_component|altsyncram_0mr3:auto_generated|decode_aj9:rden_decode" File: C:/intelFPGA_lite/eee308/db/altsyncram_0mr3.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_c3b.tdf
    Info (12023): Found entity 1: mux_c3b File: C:/intelFPGA_lite/eee308/db/mux_c3b.tdf Line: 22
Info (12128): Elaborating entity "mux_c3b" for hierarchy "image_clock:imRead_clk|altsyncram:altsyncram_component|altsyncram_0mr3:auto_generated|mux_c3b:mux2" File: C:/intelFPGA_lite/eee308/db/altsyncram_0mr3.tdf Line: 41
Info (12128): Elaborating entity "seconds_hand" for hierarchy "seconds_hand:imRead_sec" File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 215
Info (12128): Elaborating entity "altsyncram" for hierarchy "seconds_hand:imRead_sec|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/eee308/seconds_hand.vhd Line: 59
Info (12130): Elaborated megafunction instantiation "seconds_hand:imRead_sec|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/eee308/seconds_hand.vhd Line: 59
Info (12133): Instantiated megafunction "seconds_hand:imRead_sec|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/eee308/seconds_hand.vhd Line: 59
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "./e/hand1e_33x201.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_99r3.tdf
    Info (12023): Found entity 1: altsyncram_99r3 File: C:/intelFPGA_lite/eee308/db/altsyncram_99r3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_99r3" for hierarchy "seconds_hand:imRead_sec|altsyncram:altsyncram_component|altsyncram_99r3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "minutes_hand" for hierarchy "minutes_hand:imRead_min" File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 219
Info (12128): Elaborating entity "altsyncram" for hierarchy "minutes_hand:imRead_min|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/eee308/minutes_hand.vhd Line: 59
Info (12130): Elaborated megafunction instantiation "minutes_hand:imRead_min|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/eee308/minutes_hand.vhd Line: 59
Info (12133): Instantiated megafunction "minutes_hand:imRead_min|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/eee308/minutes_hand.vhd Line: 59
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "./e/hand3e_40x131.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b9r3.tdf
    Info (12023): Found entity 1: altsyncram_b9r3 File: C:/intelFPGA_lite/eee308/db/altsyncram_b9r3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_b9r3" for hierarchy "minutes_hand:imRead_min|altsyncram:altsyncram_component|altsyncram_b9r3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (12125): Using design file timer.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: timer-Behavioral File: C:/intelFPGA_lite/eee308/timer.vhd Line: 15
    Info (12023): Found entity 1: timer File: C:/intelFPGA_lite/eee308/timer.vhd Line: 5
Info (12128): Elaborating entity "timer" for hierarchy "timer:timer_sec" File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 470
Warning (12125): Using design file counter26bit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: Counter26bit-Behavioral File: C:/intelFPGA_lite/eee308/counter26bit.vhd Line: 14
    Info (12023): Found entity 1: Counter26bit File: C:/intelFPGA_lite/eee308/counter26bit.vhd Line: 4
Info (12128): Elaborating entity "Counter26bit" for hierarchy "timer:timer_sec|Counter26bit:c26bit" File: C:/intelFPGA_lite/eee308/timer.vhd Line: 65
Warning (12125): Using design file tflipflop.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: TflipFlop-Behavioral File: C:/intelFPGA_lite/eee308/tflipflop.vhd Line: 14
    Info (12023): Found entity 1: TflipFlop File: C:/intelFPGA_lite/eee308/tflipflop.vhd Line: 4
Info (12128): Elaborating entity "TFlipFlop" for hierarchy "timer:timer_sec|Counter26bit:c26bit|TFlipFlop:c0" File: C:/intelFPGA_lite/eee308/counter26bit.vhd Line: 54
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "minutes_hand:imRead_hr|altsyncram:altsyncram_component|altsyncram_b9r3:auto_generated|q_a[0]" File: C:/intelFPGA_lite/eee308/db/altsyncram_b9r3.tdf Line: 34
        Warning (14320): Synthesized away node "minutes_hand:imRead_hr|altsyncram:altsyncram_component|altsyncram_b9r3:auto_generated|q_a[1]" File: C:/intelFPGA_lite/eee308/db/altsyncram_b9r3.tdf Line: 57
        Warning (14320): Synthesized away node "minutes_hand:imRead_hr|altsyncram:altsyncram_component|altsyncram_b9r3:auto_generated|q_a[2]" File: C:/intelFPGA_lite/eee308/db/altsyncram_b9r3.tdf Line: 80
        Warning (14320): Synthesized away node "minutes_hand:imRead_hr|altsyncram:altsyncram_component|altsyncram_b9r3:auto_generated|q_a[3]" File: C:/intelFPGA_lite/eee308/db/altsyncram_b9r3.tdf Line: 103
        Warning (14320): Synthesized away node "minutes_hand:imRead_hr|altsyncram:altsyncram_component|altsyncram_b9r3:auto_generated|q_a[4]" File: C:/intelFPGA_lite/eee308/db/altsyncram_b9r3.tdf Line: 126
        Warning (14320): Synthesized away node "minutes_hand:imRead_hr|altsyncram:altsyncram_component|altsyncram_b9r3:auto_generated|q_a[5]" File: C:/intelFPGA_lite/eee308/db/altsyncram_b9r3.tdf Line: 149
        Warning (14320): Synthesized away node "minutes_hand:imRead_hr|altsyncram:altsyncram_component|altsyncram_b9r3:auto_generated|q_a[6]" File: C:/intelFPGA_lite/eee308/db/altsyncram_b9r3.tdf Line: 172
        Warning (14320): Synthesized away node "minutes_hand:imRead_hr|altsyncram:altsyncram_component|altsyncram_b9r3:auto_generated|q_a[7]" File: C:/intelFPGA_lite/eee308/db/altsyncram_b9r3.tdf Line: 195
        Warning (14320): Synthesized away node "minutes_hand:imRead_hr|altsyncram:altsyncram_component|altsyncram_b9r3:auto_generated|q_a[8]" File: C:/intelFPGA_lite/eee308/db/altsyncram_b9r3.tdf Line: 218
        Warning (14320): Synthesized away node "minutes_hand:imRead_hr|altsyncram:altsyncram_component|altsyncram_b9r3:auto_generated|q_a[9]" File: C:/intelFPGA_lite/eee308/db/altsyncram_b9r3.tdf Line: 241
        Warning (14320): Synthesized away node "minutes_hand:imRead_hr|altsyncram:altsyncram_component|altsyncram_b9r3:auto_generated|q_a[10]" File: C:/intelFPGA_lite/eee308/db/altsyncram_b9r3.tdf Line: 264
        Warning (14320): Synthesized away node "minutes_hand:imRead_hr|altsyncram:altsyncram_component|altsyncram_b9r3:auto_generated|q_a[11]" File: C:/intelFPGA_lite/eee308/db/altsyncram_b9r3.tdf Line: 287
        Warning (14320): Synthesized away node "seconds_hand:imRead_sec|altsyncram:altsyncram_component|altsyncram_99r3:auto_generated|q_a[0]" File: C:/intelFPGA_lite/eee308/db/altsyncram_99r3.tdf Line: 34
        Warning (14320): Synthesized away node "seconds_hand:imRead_sec|altsyncram:altsyncram_component|altsyncram_99r3:auto_generated|q_a[1]" File: C:/intelFPGA_lite/eee308/db/altsyncram_99r3.tdf Line: 57
        Warning (14320): Synthesized away node "seconds_hand:imRead_sec|altsyncram:altsyncram_component|altsyncram_99r3:auto_generated|q_a[2]" File: C:/intelFPGA_lite/eee308/db/altsyncram_99r3.tdf Line: 80
        Warning (14320): Synthesized away node "seconds_hand:imRead_sec|altsyncram:altsyncram_component|altsyncram_99r3:auto_generated|q_a[3]" File: C:/intelFPGA_lite/eee308/db/altsyncram_99r3.tdf Line: 103
        Warning (14320): Synthesized away node "seconds_hand:imRead_sec|altsyncram:altsyncram_component|altsyncram_99r3:auto_generated|q_a[4]" File: C:/intelFPGA_lite/eee308/db/altsyncram_99r3.tdf Line: 126
        Warning (14320): Synthesized away node "seconds_hand:imRead_sec|altsyncram:altsyncram_component|altsyncram_99r3:auto_generated|q_a[5]" File: C:/intelFPGA_lite/eee308/db/altsyncram_99r3.tdf Line: 149
        Warning (14320): Synthesized away node "seconds_hand:imRead_sec|altsyncram:altsyncram_component|altsyncram_99r3:auto_generated|q_a[6]" File: C:/intelFPGA_lite/eee308/db/altsyncram_99r3.tdf Line: 172
        Warning (14320): Synthesized away node "seconds_hand:imRead_sec|altsyncram:altsyncram_component|altsyncram_99r3:auto_generated|q_a[7]" File: C:/intelFPGA_lite/eee308/db/altsyncram_99r3.tdf Line: 195
        Warning (14320): Synthesized away node "seconds_hand:imRead_sec|altsyncram:altsyncram_component|altsyncram_99r3:auto_generated|q_a[8]" File: C:/intelFPGA_lite/eee308/db/altsyncram_99r3.tdf Line: 218
        Warning (14320): Synthesized away node "seconds_hand:imRead_sec|altsyncram:altsyncram_component|altsyncram_99r3:auto_generated|q_a[9]" File: C:/intelFPGA_lite/eee308/db/altsyncram_99r3.tdf Line: 241
        Warning (14320): Synthesized away node "seconds_hand:imRead_sec|altsyncram:altsyncram_component|altsyncram_99r3:auto_generated|q_a[10]" File: C:/intelFPGA_lite/eee308/db/altsyncram_99r3.tdf Line: 264
        Warning (14320): Synthesized away node "seconds_hand:imRead_sec|altsyncram:altsyncram_component|altsyncram_99r3:auto_generated|q_a[11]" File: C:/intelFPGA_lite/eee308/db/altsyncram_99r3.tdf Line: 287
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult0" File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 401
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult0" File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 401
Info (12133): Instantiated megafunction "lpm_mult:Mult0" with the following parameter: File: C:/intelFPGA_lite/eee308/eee308.vhd Line: 401
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHP" = "25"
    Info (12134): Parameter "LPM_WIDTHR" = "25"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_3vg.tdf
    Info (12023): Found entity 1: add_sub_3vg File: C:/intelFPGA_lite/eee308/db/add_sub_3vg.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_9kg.tdf
    Info (12023): Found entity 1: add_sub_9kg File: C:/intelFPGA_lite/eee308/db/add_sub_9kg.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7vg.tdf
    Info (12023): Found entity 1: add_sub_7vg File: C:/intelFPGA_lite/eee308/db/add_sub_7vg.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Warning (12241): 27 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 574 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 14 output pins
    Info (21061): Implemented 450 logic cells
    Info (21064): Implemented 108 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 88 warnings
    Info: Peak virtual memory: 4840 megabytes
    Info: Processing ended: Sat Jan 15 17:52:14 2022
    Info: Elapsed time: 00:01:18
    Info: Total CPU time (on all processors): 00:01:22


