

================================================================
== Vitis HLS Report for 'relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_s'
================================================================
* Date:           Wed Mar  6 03:03:18 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.423 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.333 ns|  3.333 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.42>
ST_1 : Operation 3 [1/1] (1.21ns)   --->   "%p_read_5 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read4" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:42]   --->   Operation 3 'read' 'p_read_5' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 4 [1/1] (1.21ns)   --->   "%p_read_6 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read3" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:42]   --->   Operation 4 'read' 'p_read_6' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 5 [1/1] (1.21ns)   --->   "%p_read_7 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read2" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:42]   --->   Operation 5 'read' 'p_read_7' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 6 [1/1] (1.21ns)   --->   "%p_read16 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:42]   --->   Operation 6 'read' 'p_read16' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 7 [1/1] (1.21ns)   --->   "%p_read_8 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:42]   --->   Operation 7 'read' 'p_read_8' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_8)   --->   "%p_Val2_s = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read_8, i32 4, i32 9"   --->   Operation 8 'partselect' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_8)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_8, i32 4"   --->   Operation 9 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_8)   --->   "%p_Result_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_8, i32 3"   --->   Operation 10 'bitselect' 'p_Result_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln828 = trunc i16 %p_read_8"   --->   Operation 11 'trunc' 'trunc_ln828' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.49ns)   --->   "%r = icmp_ne  i3 %trunc_ln828, i3 0"   --->   Operation 12 'icmp' 'r' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_8)   --->   "%or_ln374 = or i1 %p_Result_s, i1 %r"   --->   Operation 13 'or' 'or_ln374' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_8)   --->   "%and_ln374 = and i1 %or_ln374, i1 %p_Result_30"   --->   Operation 14 'and' 'and_ln374' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_8)   --->   "%zext_ln377 = zext i1 %and_ln374"   --->   Operation 15 'zext' 'zext_ln377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.70ns) (out node of the LUT)   --->   "%p_Val2_8 = add i6 %p_Val2_s, i6 %zext_ln377"   --->   Operation 16 'add' 'p_Val2_8' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_s = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read_8, i32 10, i32 15"   --->   Operation 17 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.61ns)   --->   "%Range1_all_ones = icmp_eq  i6 %tmp_s, i6 63"   --->   Operation 18 'icmp' 'Range1_all_ones' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.61ns)   --->   "%Range1_all_zeros = icmp_eq  i6 %tmp_s, i6 0"   --->   Operation 19 'icmp' 'Range1_all_zeros' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10)   --->   "%p_Val2_9 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read16, i32 4, i32 9"   --->   Operation 20 'partselect' 'p_Val2_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10)   --->   "%p_Result_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read16, i32 4"   --->   Operation 21 'bitselect' 'p_Result_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10)   --->   "%p_Result_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read16, i32 3"   --->   Operation 22 'bitselect' 'p_Result_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln828_4 = trunc i16 %p_read16"   --->   Operation 23 'trunc' 'trunc_ln828_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.49ns)   --->   "%r_4 = icmp_ne  i3 %trunc_ln828_4, i3 0"   --->   Operation 24 'icmp' 'r_4' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10)   --->   "%or_ln374_4 = or i1 %p_Result_20, i1 %r_4"   --->   Operation 25 'or' 'or_ln374_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10)   --->   "%and_ln374_4 = and i1 %or_ln374_4, i1 %p_Result_32"   --->   Operation 26 'and' 'and_ln374_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10)   --->   "%zext_ln377_4 = zext i1 %and_ln374_4"   --->   Operation 27 'zext' 'zext_ln377_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.70ns) (out node of the LUT)   --->   "%p_Val2_10 = add i6 %p_Val2_9, i6 %zext_ln377_4"   --->   Operation 28 'add' 'p_Val2_10' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read16, i32 10, i32 15"   --->   Operation 29 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.61ns)   --->   "%Range1_all_ones_4 = icmp_eq  i6 %tmp_4, i6 63"   --->   Operation 30 'icmp' 'Range1_all_ones_4' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.61ns)   --->   "%Range1_all_zeros_4 = icmp_eq  i6 %tmp_4, i6 0"   --->   Operation 31 'icmp' 'Range1_all_zeros_4' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12)   --->   "%p_Val2_11 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read_7, i32 4, i32 9"   --->   Operation 32 'partselect' 'p_Val2_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12)   --->   "%p_Result_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_7, i32 4"   --->   Operation 33 'bitselect' 'p_Result_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12)   --->   "%p_Result_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_7, i32 3"   --->   Operation 34 'bitselect' 'p_Result_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln828_5 = trunc i16 %p_read_7"   --->   Operation 35 'trunc' 'trunc_ln828_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.49ns)   --->   "%r_5 = icmp_ne  i3 %trunc_ln828_5, i3 0"   --->   Operation 36 'icmp' 'r_5' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12)   --->   "%or_ln374_5 = or i1 %p_Result_23, i1 %r_5"   --->   Operation 37 'or' 'or_ln374_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12)   --->   "%and_ln374_5 = and i1 %or_ln374_5, i1 %p_Result_34"   --->   Operation 38 'and' 'and_ln374_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12)   --->   "%zext_ln377_5 = zext i1 %and_ln374_5"   --->   Operation 39 'zext' 'zext_ln377_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.70ns) (out node of the LUT)   --->   "%p_Val2_12 = add i6 %p_Val2_11, i6 %zext_ln377_5"   --->   Operation 40 'add' 'p_Val2_12' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read_7, i32 10, i32 15"   --->   Operation 41 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.61ns)   --->   "%Range1_all_ones_5 = icmp_eq  i6 %tmp_5, i6 63"   --->   Operation 42 'icmp' 'Range1_all_ones_5' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.61ns)   --->   "%Range1_all_zeros_5 = icmp_eq  i6 %tmp_5, i6 0"   --->   Operation 43 'icmp' 'Range1_all_zeros_5' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14)   --->   "%p_Val2_13 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read_6, i32 4, i32 9"   --->   Operation 44 'partselect' 'p_Val2_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14)   --->   "%p_Result_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_6, i32 4"   --->   Operation 45 'bitselect' 'p_Result_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14)   --->   "%p_Result_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_6, i32 3"   --->   Operation 46 'bitselect' 'p_Result_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln828_6 = trunc i16 %p_read_6"   --->   Operation 47 'trunc' 'trunc_ln828_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.49ns)   --->   "%r_6 = icmp_ne  i3 %trunc_ln828_6, i3 0"   --->   Operation 48 'icmp' 'r_6' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14)   --->   "%or_ln374_6 = or i1 %p_Result_26, i1 %r_6"   --->   Operation 49 'or' 'or_ln374_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14)   --->   "%and_ln374_6 = and i1 %or_ln374_6, i1 %p_Result_36"   --->   Operation 50 'and' 'and_ln374_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_14)   --->   "%zext_ln377_6 = zext i1 %and_ln374_6"   --->   Operation 51 'zext' 'zext_ln377_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.70ns) (out node of the LUT)   --->   "%p_Val2_14 = add i6 %p_Val2_13, i6 %zext_ln377_6"   --->   Operation 52 'add' 'p_Val2_14' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read_6, i32 10, i32 15"   --->   Operation 53 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.61ns)   --->   "%Range1_all_ones_6 = icmp_eq  i6 %tmp_6, i6 63"   --->   Operation 54 'icmp' 'Range1_all_ones_6' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.61ns)   --->   "%Range1_all_zeros_6 = icmp_eq  i6 %tmp_6, i6 0"   --->   Operation 55 'icmp' 'Range1_all_zeros_6' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_16)   --->   "%p_Val2_15 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read_5, i32 4, i32 9"   --->   Operation 56 'partselect' 'p_Val2_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_16)   --->   "%p_Result_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_5, i32 4"   --->   Operation 57 'bitselect' 'p_Result_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_16)   --->   "%p_Result_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_5, i32 3"   --->   Operation 58 'bitselect' 'p_Result_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln828_7 = trunc i16 %p_read_5"   --->   Operation 59 'trunc' 'trunc_ln828_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.49ns)   --->   "%r_7 = icmp_ne  i3 %trunc_ln828_7, i3 0"   --->   Operation 60 'icmp' 'r_7' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_16)   --->   "%or_ln374_7 = or i1 %p_Result_29, i1 %r_7"   --->   Operation 61 'or' 'or_ln374_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_16)   --->   "%and_ln374_7 = and i1 %or_ln374_7, i1 %p_Result_38"   --->   Operation 62 'and' 'and_ln374_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_16)   --->   "%zext_ln377_7 = zext i1 %and_ln374_7"   --->   Operation 63 'zext' 'zext_ln377_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.70ns) (out node of the LUT)   --->   "%p_Val2_16 = add i6 %p_Val2_15, i6 %zext_ln377_7"   --->   Operation 64 'add' 'p_Val2_16' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read_5, i32 10, i32 15"   --->   Operation 65 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.61ns)   --->   "%Range1_all_ones_7 = icmp_eq  i6 %tmp_7, i6 63"   --->   Operation 66 'icmp' 'Range1_all_ones_7' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.61ns)   --->   "%Range1_all_zeros_7 = icmp_eq  i6 %tmp_7, i6 0"   --->   Operation 67 'icmp' 'Range1_all_zeros_7' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 0.96>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%specpipeline_ln40 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:40]   --->   Operation 68 'specpipeline' 'specpipeline_ln40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.67ns)   --->   "%icmp_ln1649 = icmp_sgt  i16 %p_read_8, i16 0"   --->   Operation 69 'icmp' 'icmp_ln1649' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln302)   --->   "%p_Result_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_8, i32 9"   --->   Operation 70 'bitselect' 'p_Result_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln302)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %p_Val2_8, i32 5"   --->   Operation 71 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln302)   --->   "%select_ln888 = select i1 %tmp, i1 %Range1_all_zeros, i1 %Range1_all_ones"   --->   Operation 72 'select' 'select_ln888' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln302)   --->   "%deleted_zeros = select i1 %p_Result_31, i1 %select_ln888, i1 %Range1_all_zeros"   --->   Operation 73 'select' 'deleted_zeros' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln302 = select i1 %deleted_zeros, i6 %p_Val2_8, i6 63"   --->   Operation 74 'select' 'select_ln302' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln1649 = select i1 %icmp_ln1649, i6 %select_ln302, i6 0"   --->   Operation 75 'select' 'select_ln1649' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.67ns)   --->   "%icmp_ln1649_4 = icmp_sgt  i16 %p_read16, i16 0"   --->   Operation 76 'icmp' 'icmp_ln1649_4' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_4)   --->   "%p_Result_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read16, i32 9"   --->   Operation 77 'bitselect' 'p_Result_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_4)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %p_Val2_10, i32 5"   --->   Operation 78 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_4)   --->   "%select_ln888_4 = select i1 %tmp_20, i1 %Range1_all_zeros_4, i1 %Range1_all_ones_4"   --->   Operation 79 'select' 'select_ln888_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_4)   --->   "%deleted_zeros_4 = select i1 %p_Result_33, i1 %select_ln888_4, i1 %Range1_all_zeros_4"   --->   Operation 80 'select' 'deleted_zeros_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln302_4 = select i1 %deleted_zeros_4, i6 %p_Val2_10, i6 63"   --->   Operation 81 'select' 'select_ln302_4' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln1649_4 = select i1 %icmp_ln1649_4, i6 %select_ln302_4, i6 0"   --->   Operation 82 'select' 'select_ln1649_4' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.67ns)   --->   "%icmp_ln1649_5 = icmp_sgt  i16 %p_read_7, i16 0"   --->   Operation 83 'icmp' 'icmp_ln1649_5' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_5)   --->   "%p_Result_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_7, i32 9"   --->   Operation 84 'bitselect' 'p_Result_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_5)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %p_Val2_12, i32 5"   --->   Operation 85 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_5)   --->   "%select_ln888_5 = select i1 %tmp_24, i1 %Range1_all_zeros_5, i1 %Range1_all_ones_5"   --->   Operation 86 'select' 'select_ln888_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_5)   --->   "%deleted_zeros_5 = select i1 %p_Result_35, i1 %select_ln888_5, i1 %Range1_all_zeros_5"   --->   Operation 87 'select' 'deleted_zeros_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln302_5 = select i1 %deleted_zeros_5, i6 %p_Val2_12, i6 63"   --->   Operation 88 'select' 'select_ln302_5' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln1649_5 = select i1 %icmp_ln1649_5, i6 %select_ln302_5, i6 0"   --->   Operation 89 'select' 'select_ln1649_5' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.67ns)   --->   "%icmp_ln1649_6 = icmp_sgt  i16 %p_read_6, i16 0"   --->   Operation 90 'icmp' 'icmp_ln1649_6' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_6)   --->   "%p_Result_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_6, i32 9"   --->   Operation 91 'bitselect' 'p_Result_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_6)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %p_Val2_14, i32 5"   --->   Operation 92 'bitselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_6)   --->   "%select_ln888_6 = select i1 %tmp_28, i1 %Range1_all_zeros_6, i1 %Range1_all_ones_6"   --->   Operation 93 'select' 'select_ln888_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_6)   --->   "%deleted_zeros_6 = select i1 %p_Result_37, i1 %select_ln888_6, i1 %Range1_all_zeros_6"   --->   Operation 94 'select' 'deleted_zeros_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln302_6 = select i1 %deleted_zeros_6, i6 %p_Val2_14, i6 63"   --->   Operation 95 'select' 'select_ln302_6' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln1649_6 = select i1 %icmp_ln1649_6, i6 %select_ln302_6, i6 0"   --->   Operation 96 'select' 'select_ln1649_6' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.67ns)   --->   "%icmp_ln1649_7 = icmp_sgt  i16 %p_read_5, i16 0"   --->   Operation 97 'icmp' 'icmp_ln1649_7' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_7)   --->   "%p_Result_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_5, i32 9"   --->   Operation 98 'bitselect' 'p_Result_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_7)   --->   "%tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %p_Val2_16, i32 5"   --->   Operation 99 'bitselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_7)   --->   "%select_ln888_7 = select i1 %tmp_32, i1 %Range1_all_zeros_7, i1 %Range1_all_ones_7"   --->   Operation 100 'select' 'select_ln888_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_7)   --->   "%deleted_zeros_7 = select i1 %p_Result_39, i1 %select_ln888_7, i1 %Range1_all_zeros_7"   --->   Operation 101 'select' 'deleted_zeros_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln302_7 = select i1 %deleted_zeros_7, i6 %p_Val2_16, i6 63"   --->   Operation 102 'select' 'select_ln302_7' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln1649_7 = select i1 %icmp_ln1649_7, i6 %select_ln302_7, i6 0"   --->   Operation 103 'select' 'select_ln1649_7' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%mrv = insertvalue i30 <undef>, i6 %select_ln1649" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:50]   --->   Operation 104 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i30 %mrv, i6 %select_ln1649_4" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:50]   --->   Operation 105 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i30 %mrv_1, i6 %select_ln1649_5" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:50]   --->   Operation 106 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i30 %mrv_2, i6 %select_ln1649_6" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:50]   --->   Operation 107 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i30 %mrv_3, i6 %select_ln1649_7" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:50]   --->   Operation 108 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%ret_ln50 = ret i30 %mrv_4" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:50]   --->   Operation 109 'ret' 'ret_ln50' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 2.42ns
The critical path consists of the following:
	wire read operation ('p_read_8', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:42) on port 'p_read' (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_activation.h:42) [11]  (1.22 ns)
	'icmp' operation ('r') [17]  (0.5 ns)
	'or' operation ('or_ln374') [19]  (0 ns)
	'and' operation ('qb') [20]  (0 ns)
	'add' operation ('__Val2__') [22]  (0.706 ns)

 <State 2>: 0.969ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1649') [12]  (0.676 ns)
	'select' operation ('select_ln1649') [30]  (0.293 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
