#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Wed Sep 06 07:59:26 2017
# Process ID: 4084
# Log file: C:/Users/jojo/Desktop/Elevator/Elevator/vivado.log
# Journal file: C:/Users/jojo/Desktop/Elevator/Elevator\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/jojo/Desktop/Elevator/Elevator/Elevator.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 757.637 ; gain = 196.738
reset_run synth_1
launch_runs impl_1
[Wed Sep 06 08:04:45 2017] Launched synth_1...
Run output will be captured here: C:/Users/jojo/Desktop/Elevator/Elevator/Elevator.runs/synth_1/runme.log
[Wed Sep 06 08:04:45 2017] Launched impl_1...
Run output will be captured here: C:/Users/jojo/Desktop/Elevator/Elevator/Elevator.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Wed Sep 06 08:06:00 2017] Launched synth_1...
Run output will be captured here: C:/Users/jojo/Desktop/Elevator/Elevator/Elevator.runs/synth_1/runme.log
[Wed Sep 06 08:06:00 2017] Launched impl_1...
Run output will be captured here: C:/Users/jojo/Desktop/Elevator/Elevator/Elevator.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Wed Sep 06 08:07:04 2017] Launched synth_1...
Run output will be captured here: C:/Users/jojo/Desktop/Elevator/Elevator/Elevator.runs/synth_1/runme.log
[Wed Sep 06 08:07:04 2017] Launched impl_1...
Run output will be captured here: C:/Users/jojo/Desktop/Elevator/Elevator/Elevator.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Wed Sep 06 08:08:48 2017] Launched impl_1...
Run output will be captured here: C:/Users/jojo/Desktop/Elevator/Elevator/Elevator.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/ClockDivider.v" into library work [C:/Users/jojo/Desktop/Elevator/ClockDivider.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/Display.v" into library work [C:/Users/jojo/Desktop/Elevator/Display.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/test_bentch/Display_tb.v" into library work [C:/Users/jojo/Desktop/Elevator/test_bentch/Display_tb.v:1]
[Wed Sep 06 08:13:14 2017] Launched synth_1...
Run output will be captured here: C:/Users/jojo/Desktop/Elevator/Elevator/Elevator.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/ClockDivider.v" into library work [C:/Users/jojo/Desktop/Elevator/ClockDivider.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/Display.v" into library work [C:/Users/jojo/Desktop/Elevator/Display.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/test_bentch/Display_tb.v" into library work [C:/Users/jojo/Desktop/Elevator/test_bentch/Display_tb.v:1]
[Wed Sep 06 08:19:26 2017] Launched synth_1...
Run output will be captured here: C:/Users/jojo/Desktop/Elevator/Elevator/Elevator.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/ClockDivider.v" into library work [C:/Users/jojo/Desktop/Elevator/ClockDivider.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/Display.v" into library work [C:/Users/jojo/Desktop/Elevator/Display.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/test_bentch/Display_tb.v" into library work [C:/Users/jojo/Desktop/Elevator/test_bentch/Display_tb.v:1]
[Wed Sep 06 08:24:34 2017] Launched synth_1...
Run output will be captured here: C:/Users/jojo/Desktop/Elevator/Elevator/Elevator.runs/synth_1/runme.log
launch_runs impl_1
[Wed Sep 06 08:29:05 2017] Launched impl_1...
Run output will be captured here: C:/Users/jojo/Desktop/Elevator/Elevator/Elevator.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Wed Sep 06 08:30:23 2017] Launched impl_1...
Run output will be captured here: C:/Users/jojo/Desktop/Elevator/Elevator/Elevator.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Wed Sep 06 08:33:33 2017] Launched synth_1...
Run output will be captured here: C:/Users/jojo/Desktop/Elevator/Elevator/Elevator.runs/synth_1/runme.log
[Wed Sep 06 08:33:33 2017] Launched impl_1...
Run output will be captured here: C:/Users/jojo/Desktop/Elevator/Elevator/Elevator.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/ClockDivider.v" into library work [C:/Users/jojo/Desktop/Elevator/ClockDivider.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/Display.v" into library work [C:/Users/jojo/Desktop/Elevator/Display.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/test_bentch/Display_tb.v" into library work [C:/Users/jojo/Desktop/Elevator/test_bentch/Display_tb.v:1]
[Wed Sep 06 08:37:11 2017] Launched synth_1...
Run output will be captured here: C:/Users/jojo/Desktop/Elevator/Elevator/Elevator.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/ClockDivider.v" into library work [C:/Users/jojo/Desktop/Elevator/ClockDivider.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/Display.v" into library work [C:/Users/jojo/Desktop/Elevator/Display.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/test_bentch/Display_tb.v" into library work [C:/Users/jojo/Desktop/Elevator/test_bentch/Display_tb.v:1]
[Wed Sep 06 08:45:24 2017] Launched synth_1...
Run output will be captured here: C:/Users/jojo/Desktop/Elevator/Elevator/Elevator.runs/synth_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/ClockDivider.v" into library work [C:/Users/jojo/Desktop/Elevator/ClockDivider.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/Display.v" into library work [C:/Users/jojo/Desktop/Elevator/Display.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/test_bentch/Display_tb.v" into library work [C:/Users/jojo/Desktop/Elevator/test_bentch/Display_tb.v:1]
[Wed Sep 06 08:51:34 2017] Launched synth_1...
Run output will be captured here: C:/Users/jojo/Desktop/Elevator/Elevator/Elevator.runs/synth_1/runme.log
reset_run synth_1
launch_runs impl_1
[Wed Sep 06 08:52:07 2017] Launched synth_1...
Run output will be captured here: C:/Users/jojo/Desktop/Elevator/Elevator/Elevator.runs/synth_1/runme.log
[Wed Sep 06 08:52:07 2017] Launched impl_1...
Run output will be captured here: C:/Users/jojo/Desktop/Elevator/Elevator/Elevator.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Wed Sep 06 08:52:36 2017] Launched synth_1...
Run output will be captured here: C:/Users/jojo/Desktop/Elevator/Elevator/Elevator.runs/synth_1/runme.log
[Wed Sep 06 08:52:36 2017] Launched impl_1...
Run output will be captured here: C:/Users/jojo/Desktop/Elevator/Elevator/Elevator.runs/impl_1/runme.log
remove_files C:/Users/jojo/Desktop/Elevator/test_bentch/Display_tb.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/ClockDivider.v" into library work [C:/Users/jojo/Desktop/Elevator/ClockDivider.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/Display.v" into library work [C:/Users/jojo/Desktop/Elevator/Display.v:1]
[Wed Sep 06 09:13:13 2017] Launched synth_1...
Run output will be captured here: C:/Users/jojo/Desktop/Elevator/Elevator/Elevator.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/ClockDivider.v" into library work [C:/Users/jojo/Desktop/Elevator/ClockDivider.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/Display.v" into library work [C:/Users/jojo/Desktop/Elevator/Display.v:1]
[Wed Sep 06 09:14:44 2017] Launched synth_1...
Run output will be captured here: C:/Users/jojo/Desktop/Elevator/Elevator/Elevator.runs/synth_1/runme.log
launch_runs impl_1
[Wed Sep 06 09:15:59 2017] Launched impl_1...
Run output will be captured here: C:/Users/jojo/Desktop/Elevator/Elevator/Elevator.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/ClockDivider.v" into library work [C:/Users/jojo/Desktop/Elevator/ClockDivider.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/Display.v" into library work [C:/Users/jojo/Desktop/Elevator/Display.v:1]
[Wed Sep 06 09:16:47 2017] Launched synth_1...
Run output will be captured here: C:/Users/jojo/Desktop/Elevator/Elevator/Elevator.runs/synth_1/runme.log
launch_runs impl_1
[Wed Sep 06 09:17:35 2017] Launched impl_1...
Run output will be captured here: C:/Users/jojo/Desktop/Elevator/Elevator/Elevator.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Wed Sep 06 09:18:55 2017] Launched impl_1...
Run output will be captured here: C:/Users/jojo/Desktop/Elevator/Elevator/Elevator.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Wed Sep 06 09:20:02 2017] Launched synth_1...
Run output will be captured here: C:/Users/jojo/Desktop/Elevator/Elevator/Elevator.runs/synth_1/runme.log
[Wed Sep 06 09:20:02 2017] Launched impl_1...
Run output will be captured here: C:/Users/jojo/Desktop/Elevator/Elevator/Elevator.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Wed Sep 06 09:21:50 2017] Launched impl_1...
Run output will be captured here: C:/Users/jojo/Desktop/Elevator/Elevator/Elevator.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.2
  **** Build date : Jun 26 2015-16:56:39
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


open_hw_target [lindex [get_hw_targets -of_objects [get_hw_servers localhost]] 0]
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292746988A
set_property PROGRAM.FILE {C:/Users/jojo/Desktop/Elevator/Elevator/Elevator.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/jojo/Desktop/Elevator/Elevator/Elevator.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1
[Wed Sep 06 09:29:50 2017] Launched synth_1...
Run output will be captured here: C:/Users/jojo/Desktop/Elevator/Elevator/Elevator.runs/synth_1/runme.log
[Wed Sep 06 09:29:50 2017] Launched impl_1...
Run output will be captured here: C:/Users/jojo/Desktop/Elevator/Elevator/Elevator.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Wed Sep 06 09:31:46 2017] Launched impl_1...
Run output will be captured here: C:/Users/jojo/Desktop/Elevator/Elevator/Elevator.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/jojo/Desktop/Elevator/Elevator/Elevator.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 874.031 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1
[Wed Sep 06 09:39:26 2017] Launched synth_1...
Run output will be captured here: C:/Users/jojo/Desktop/Elevator/Elevator/Elevator.runs/synth_1/runme.log
[Wed Sep 06 09:39:26 2017] Launched impl_1...
Run output will be captured here: C:/Users/jojo/Desktop/Elevator/Elevator/Elevator.runs/impl_1/runme.log
reset_run impl_1 -noclean_dir 
reset_run synth_1
launch_runs impl_1
[Wed Sep 06 09:41:22 2017] Launched synth_1...
Run output will be captured here: C:/Users/jojo/Desktop/Elevator/Elevator/Elevator.runs/synth_1/runme.log
[Wed Sep 06 09:41:22 2017] Launched impl_1...
Run output will be captured here: C:/Users/jojo/Desktop/Elevator/Elevator/Elevator.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Wed Sep 06 09:43:14 2017] Launched impl_1...
Run output will be captured here: C:/Users/jojo/Desktop/Elevator/Elevator/Elevator.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/jojo/Desktop/Elevator/Elevator/Elevator.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
close_hw
remove_files C:/Users/jojo/Desktop/Elevator/Display.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
remove_files C:/Users/jojo/Desktop/Elevator/ClockDivider.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
add_files -norecurse C:/Users/jojo/Desktop/Elevator/StatusInputBuffer.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/jojo/Desktop/Elevator/test_bentch/StatusInputBuffer_tb.v w ]
add_files -fileset sim_1 C:/Users/jojo/Desktop/Elevator/test_bentch/StatusInputBuffer_tb.v
update_compile_order -fileset sim_1
remove_files -fileset sim_1 C:/Users/jojo/Desktop/Elevator/test_bentch/StatusInputBuffer_tb.v
add_files -norecurse C:/Users/jojo/Desktop/Elevator/StatusTransition.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/StatusInputBuffer.v" into library work [C:/Users/jojo/Desktop/Elevator/StatusInputBuffer.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/StatusTransition.v" into library work [C:/Users/jojo/Desktop/Elevator/StatusTransition.v:1]
[Wed Sep 06 10:22:23 2017] Launched synth_1...
Run output will be captured here: C:/Users/jojo/Desktop/Elevator/Elevator/Elevator.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/StatusInputBuffer.v" into library work [C:/Users/jojo/Desktop/Elevator/StatusInputBuffer.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/StatusTransition.v" into library work [C:/Users/jojo/Desktop/Elevator/StatusTransition.v:1]
[Wed Sep 06 10:25:34 2017] Launched synth_1...
Run output will be captured here: C:/Users/jojo/Desktop/Elevator/Elevator/Elevator.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/StatusInputBuffer.v" into library work [C:/Users/jojo/Desktop/Elevator/StatusInputBuffer.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/StatusTransition.v" into library work [C:/Users/jojo/Desktop/Elevator/StatusTransition.v:1]
[Wed Sep 06 10:29:32 2017] Launched synth_1...
Run output will be captured here: C:/Users/jojo/Desktop/Elevator/Elevator/Elevator.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/StatusInputBuffer.v" into library work [C:/Users/jojo/Desktop/Elevator/StatusInputBuffer.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/StatusTransition.v" into library work [C:/Users/jojo/Desktop/Elevator/StatusTransition.v:1]
[Wed Sep 06 10:31:00 2017] Launched synth_1...
Run output will be captured here: C:/Users/jojo/Desktop/Elevator/Elevator/Elevator.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/StatusInputBuffer.v" into library work [C:/Users/jojo/Desktop/Elevator/StatusInputBuffer.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/StatusTransition.v" into library work [C:/Users/jojo/Desktop/Elevator/StatusTransition.v:1]
[Wed Sep 06 10:34:26 2017] Launched synth_1...
Run output will be captured here: C:/Users/jojo/Desktop/Elevator/Elevator/Elevator.runs/synth_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep 06 11:51:06 2017...
