{"vcs1":{"timestamp_begin":1730384192.560497469, "rt":2.06, "ut":0.56, "st":0.28}}
{"vcselab":{"timestamp_begin":1730384194.716494527, "rt":3.02, "ut":0.32, "st":0.22}}
{"link":{"timestamp_begin":1730384197.829467776, "rt":0.42, "ut":0.16, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730384191.701935909}
{"VCS_COMP_START_TIME": 1730384191.701935909}
{"VCS_COMP_END_TIME": 1730384200.785387470}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+ +notimingchecks"}
{"vcs1": {"peak_mem": 330904}}
{"stitch_vcselab": {"peak_mem": 223360}}
