// Seed: 1134651854
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  logic id_8;
  ;
endmodule
module module_1 (
    input  wand  id_0,
    output uwire id_1,
    output logic id_2
);
  assign id_1 = -1;
  assign id_2 = id_0;
  parameter id_4 = -1'd0;
  wire id_5;
  always @(posedge id_0 or 1) begin : LABEL_0
    if (-1) id_2 <= id_4;
  end
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_4,
      id_4
  );
  wire id_6;
  wire [1 : 1] id_7;
  assign id_1 = -1;
endmodule
