<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='dpll-isdn.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: dpll-isdn
    <br/>
    Created: Mar 30, 2011
    <br/>
    Updated: Feb 18, 2013
    <br/>
    SVN Updated: Jun  2, 2015
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Arithmetic core
    
    <br/>
    Language:
    
     Verilog
    
    <br/>
    Development status:
    
     Stable
    
    <br/>
    Additional info:
    <br/>
    WishBone Compliant: No
    <br/>
    License: LGPL
   </p>
   <div id="d_References">
    <h2>
     
     
     References
    </h2>
    <p id="p_References">
     1.	Yamamoto H., Mori S. Performance of a binary quantized all digital phase-locked loop with a new class of sequential filter//IEEE Trans. &#8211; 1978. &#8211; V. Com-26, &#8470;1. &#8211; P. 35-45.
     <br/>
     2.	Cessna J.R., Levy D.M. Phase noise and transient times for a binary quantized digital phase-locked loop in which Gaussian noise//IEEE Trans. &#8211; 1972. &#8211; V. Com-20, &#8470;2. &#8211; P. 94-104.
     <br/>
     3.	Yukawa J., Mori S. A binary quantized digital phase-locked loop//IECE. &#8211; 1973. &#8211; Vol. 56-A, &#8470;12. &#8211; P. 79-85.
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
