// Seed: 1219740473
module module_0 (
    input tri0 id_0
);
  wire id_2 = id_0;
  tri0 id_3, id_4;
  wire id_5 = id_5;
  supply0 [-1 'b0 : 1 'b0] id_6 = -1'b0;
  assign id_4 = 1;
  logic id_7;
  ;
  wire id_8 = id_6;
  wire id_9;
  assign module_1.id_0 = 0;
  logic id_10;
  ;
endmodule
module module_1 (
    input supply1 id_0,
    input wire id_1,
    output supply1 id_2
);
  assign id_2 = 'b0;
  wire [1  &  -1 : -1] id_4;
  logic id_5 = id_5;
  module_0 modCall_1 (id_0);
endmodule
