{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1566802418182 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1566802418183 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 26 00:53:38 2019 " "Processing started: Mon Aug 26 00:53:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1566802418183 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1566802418183 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1566802418183 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1566802418683 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1566802418683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluvectorial.sv 1 1 " "Found 1 design units, including 1 entities, in source file aluvectorial.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aluVectorial " "Found entity 1: aluVectorial" {  } { { "aluVectorial.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/ALU-Vectorial/aluVectorial.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566802427833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1566802427833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluvectorial_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file aluvectorial_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aluVectorial_tb " "Found entity 1: aluVectorial_tb" {  } { { "aluVectorial_tb.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/ALU-Vectorial/aluVectorial_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566802427836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1566802427836 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "aluVectorial_tb " "Elaborating entity \"aluVectorial_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1566802427862 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset aluVectorial_tb.sv(3) " "Verilog HDL or VHDL warning at aluVectorial_tb.sv(3): object \"reset\" assigned a value but never read" {  } { { "aluVectorial_tb.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/ALU-Vectorial/aluVectorial_tb.sv" 3 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1566802427863 "|aluVectorial_tb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 aluVectorial_tb.sv(56) " "Verilog HDL assignment warning at aluVectorial_tb.sv(56): truncated value with size 32 to match size of target (18)" {  } { { "aluVectorial_tb.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/ALU-Vectorial/aluVectorial_tb.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1566802427864 "|aluVectorial_tb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 aluVectorial_tb.sv(70) " "Verilog HDL assignment warning at aluVectorial_tb.sv(70): truncated value with size 32 to match size of target (18)" {  } { { "aluVectorial_tb.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/ALU-Vectorial/aluVectorial_tb.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1566802427865 "|aluVectorial_tb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 aluVectorial_tb.sv(84) " "Verilog HDL assignment warning at aluVectorial_tb.sv(84): truncated value with size 32 to match size of target (18)" {  } { { "aluVectorial_tb.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/ALU-Vectorial/aluVectorial_tb.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1566802427865 "|aluVectorial_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aluVectorial aluVectorial:dut " "Elaborating entity \"aluVectorial\" for hierarchy \"aluVectorial:dut\"" {  } { { "aluVectorial_tb.sv" "dut" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/ALU-Vectorial/aluVectorial_tb.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1566802427877 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "aluVectorial.sv(14) " "Verilog HDL Case Statement warning at aluVectorial.sv(14): incomplete case statement has no default case item" {  } { { "aluVectorial.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/ALU-Vectorial/aluVectorial.sv" 14 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1566802427879 "|aluVectorial_tb|aluVectorial:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\]\[18\] aluVectorial.sv(14) " "Inferred latch for \"result\[0\]\[18\]\" at aluVectorial.sv(14)" {  } { { "aluVectorial.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/ALU-Vectorial/aluVectorial.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1566802427879 "|aluVectorial_tb|aluVectorial:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\]\[18\] aluVectorial.sv(14) " "Inferred latch for \"result\[1\]\[18\]\" at aluVectorial.sv(14)" {  } { { "aluVectorial.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/ALU-Vectorial/aluVectorial.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1566802427879 "|aluVectorial_tb|aluVectorial:dut"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1566802428025 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 26 00:53:48 2019 " "Processing ended: Mon Aug 26 00:53:48 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1566802428025 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1566802428025 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1566802428025 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1566802428025 ""}
