

================================================================
== Vivado HLS Report for 'myip_v1_0_HLS'
================================================================
* Date:           Tue Sep 13 00:38:31 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        cg4002
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 9.327 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    42801|    47701| 0.428 ms | 0.477 ms |  42801|  47701|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                  |                       |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |             Instance             |         Module        |   min   |   max   |    min    |    max   | min | max |   Type  |
        +----------------------------------+-----------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_generic_tanh_double_s_fu_447  |generic_tanh_double_s  |        1|       50| 10.000 ns | 0.500 us |    1|   50|   none  |
        +----------------------------------+-----------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |- myip_v1_0_HLS_for1     |       36|       36|          1|          -|          -|    36|    no    |
        |- myip_v1_0_HLS_for2     |    16850|    19300| 337 ~ 386 |          -|          -|    50|    no    |
        | + myip_v1_0_HLS_for2.1  |      324|      324|          9|          -|          -|    36|    no    |
        |- myip_v1_0_HLS_for3     |    23150|    25600| 463 ~ 512 |          -|          -|    50|    no    |
        | + myip_v1_0_HLS_for3.1  |      450|      450|          9|          -|          -|    50|    no    |
        |- myip_v1_0_HLS_for4     |     2742|     2742|        457|          -|          -|     6|    no    |
        | + myip_v1_0_HLS_for4.1  |      450|      450|          9|          -|          -|    50|    no    |
        |- myip_v1_0_HLS_for5     |       18|       18|          3|          -|          -|     6|    no    |
        +-------------------------+---------+---------+-----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    325|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        7|     43|    5399|   8685|    -|
|Memory           |       17|      -|      96|      6|    0|
|Multiplexer      |        -|      -|       -|    546|    -|
|Register         |        -|      -|     728|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       24|     43|    6223|   9562|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        5|     11|       4|     13|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-----------------------+---------+-------+------+------+-----+
    |             Instance             |         Module        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +----------------------------------+-----------------------+---------+-------+------+------+-----+
    |grp_generic_tanh_double_s_fu_447  |generic_tanh_double_s  |        7|     38|  4816|  8097|    0|
    |myip_v1_0_HLS_fadmb6_U16          |myip_v1_0_HLS_fadmb6   |        0|      2|   227|   214|    0|
    |myip_v1_0_HLS_fmuncg_U17          |myip_v1_0_HLS_fmuncg   |        0|      3|   128|   138|    0|
    |myip_v1_0_HLS_fpepcA_U19          |myip_v1_0_HLS_fpepcA   |        0|      0|   100|   139|    0|
    |myip_v1_0_HLS_fptocq_U18          |myip_v1_0_HLS_fptocq   |        0|      0|   128|    97|    0|
    +----------------------------------+-----------------------+---------+-------+------+------+-----+
    |Total                             |                       |        7|     43|  5399|  8685|    0|
    +----------------------------------+-----------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory   |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |bias1_U     |myip_v1_0_HLS_bias1   |        1|   0|   0|    0|    50|   32|     1|         1600|
    |bias2_U     |myip_v1_0_HLS_bias2   |        1|   0|   0|    0|    50|   32|     1|         1600|
    |bias3_U     |myip_v1_0_HLS_bias3   |        0|  32|   3|    0|     6|   32|     1|          192|
    |input_U     |myip_v1_0_HLS_input   |        1|   0|   0|    0|    36|   32|     1|         1152|
    |v_U         |myip_v1_0_HLS_v       |        1|   0|   0|    0|    50|   32|     1|         1600|
    |v2_U        |myip_v1_0_HLS_v       |        1|   0|   0|    0|    50|   32|     1|         1600|
    |v3_U        |myip_v1_0_HLS_v3      |        0|  64|   3|    0|     6|   32|     1|          192|
    |weights1_U  |myip_v1_0_HLS_weijbC  |        4|   0|   0|    0|  1800|   32|     1|        57600|
    |weights2_U  |myip_v1_0_HLS_weikbM  |        7|   0|   0|    0|  2500|   32|     1|        80000|
    |weights3_U  |myip_v1_0_HLS_weilbW  |        1|   0|   0|    0|   300|   32|     1|         9600|
    +------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total       |                      |       17|  96|   6|    0|  4848|  320|    10|       155136|
    +------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln54_1_fu_565_p2  |     +    |      0|  0|  18|          11|           6|
    |add_ln54_fu_571_p2    |     +    |      0|  0|  18|          11|          11|
    |add_ln65_1_fu_618_p2  |     +    |      0|  0|  19|          12|           6|
    |add_ln65_fu_624_p2    |     +    |      0|  0|  19|          12|          12|
    |add_ln75_fu_701_p2    |     +    |      0|  0|  22|          10|          10|
    |i_fu_554_p2           |     +    |      0|  0|  15|           6|           1|
    |word_cnt_5_fu_534_p2  |     +    |      0|  0|  15|           6|           1|
    |word_cnt_6_fu_587_p2  |     +    |      0|  0|  15|           6|           1|
    |word_cnt_7_fu_717_p2  |     +    |      0|  0|  11|           3|           1|
    |word_cnt_8_fu_640_p2  |     +    |      0|  0|  11|           3|           1|
    |word_cnt_fu_512_p2    |     +    |      0|  0|  15|           6|           1|
    |x_1_fu_660_p2         |     +    |      0|  0|  15|           6|           1|
    |x_fu_607_p2           |     +    |      0|  0|  15|           6|           1|
    |sub_ln75_fu_695_p2    |     -    |      0|  0|  22|          10|          10|
    |ap_block_state2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln46_fu_506_p2   |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln51_fu_528_p2   |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln53_fu_548_p2   |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln62_fu_581_p2   |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln64_fu_601_p2   |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln72_fu_634_p2   |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln74_fu_654_p2   |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln81_fu_711_p2   |   icmp   |      0|  0|   9|           3|           3|
    |tmp_last_fu_728_p2    |   icmp   |      0|  0|   9|           3|           3|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 325|         154|         105|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+-----+-----------+-----+-----------+
    |        Name        | LUT | Input Size| Bits| Total Bits|
    +--------------------+-----+-----------+-----+-----------+
    |M_AXIS_TDATA_blk_n  |    9|          2|    1|          2|
    |S_AXIS_TDATA_blk_n  |    9|          2|    1|          2|
    |ap_NS_fsm           |  261|         61|    1|         61|
    |grp_fu_458_p0       |   21|          4|   32|        128|
    |grp_fu_458_p1       |   27|          5|   32|        160|
    |grp_fu_466_p0       |   21|          4|   32|        128|
    |grp_fu_466_p1       |   21|          4|   32|        128|
    |i_0_reg_335         |    9|          2|    6|         12|
    |input_address0      |   15|          3|    6|         18|
    |phi_mul2_reg_391    |    9|          2|   12|         24|
    |phi_mul_reg_346     |    9|          2|   11|         22|
    |sum2_0_reg_368      |    9|          2|   32|         64|
    |sum3_0_reg_413      |    9|          2|   32|         64|
    |sum_0_reg_323       |    9|          2|   32|         64|
    |v2_address0         |   15|          3|    6|         18|
    |v3_address0         |   15|          3|    3|          9|
    |v_address0          |   15|          3|    6|         18|
    |word_cnt_0_reg_301  |    9|          2|    6|         12|
    |word_cnt_1_reg_312  |    9|          2|    6|         12|
    |word_cnt_2_reg_357  |    9|          2|    6|         12|
    |word_cnt_3_reg_402  |    9|          2|    3|          6|
    |word_cnt_4_reg_436  |    9|          2|    3|          6|
    |x1_0_reg_425        |    9|          2|    6|         12|
    |x_0_reg_380         |    9|          2|    6|         12|
    +--------------------+-----+-----------+-----+-----------+
    |Total               |  546|        120|  313|        994|
    +--------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+----+----+-----+-----------+
    |                      Name                     | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------+----+----+-----+-----------+
    |add_ln54_1_reg_769                             |  11|   0|   11|          0|
    |add_ln65_1_reg_831                             |  12|   0|   12|          0|
    |ap_CS_fsm                                      |  60|   0|   60|          0|
    |bias1_load_reg_799                             |  32|   0|   32|          0|
    |bias2_load_reg_861                             |  32|   0|   32|          0|
    |bias3_load_reg_918                             |  32|   0|   32|          0|
    |grp_generic_tanh_double_s_fu_447_ap_start_reg  |   1|   0|    1|          0|
    |i_0_reg_335                                    |   6|   0|    6|          0|
    |i_reg_764                                      |   6|   0|    6|          0|
    |input_load_reg_794                             |  32|   0|   32|          0|
    |phi_mul2_reg_391                               |  12|   0|   12|          0|
    |phi_mul_reg_346                                |  11|   0|   11|          0|
    |reg_479                                        |  32|   0|   32|          0|
    |reg_491                                        |  32|   0|   32|          0|
    |reg_496                                        |  64|   0|   64|          0|
    |sum2_0_reg_368                                 |  32|   0|   32|          0|
    |sum3_0_reg_413                                 |  32|   0|   32|          0|
    |sum_0_reg_323                                  |  32|   0|   32|          0|
    |tmp_last_reg_936                               |   1|   0|    1|          0|
    |v2_load_reg_913                                |  32|   0|   32|          0|
    |v_load_reg_856                                 |  32|   0|   32|          0|
    |weights1_load_reg_789                          |  32|   0|   32|          0|
    |weights2_load_reg_851                          |  32|   0|   32|          0|
    |weights3_load_reg_908                          |  32|   0|   32|          0|
    |word_cnt_0_reg_301                             |   6|   0|    6|          0|
    |word_cnt_1_reg_312                             |   6|   0|    6|          0|
    |word_cnt_2_reg_357                             |   6|   0|    6|          0|
    |word_cnt_3_reg_402                             |   3|   0|    3|          0|
    |word_cnt_4_reg_436                             |   3|   0|    3|          0|
    |word_cnt_5_reg_745                             |   6|   0|    6|          0|
    |word_cnt_6_reg_807                             |   6|   0|    6|          0|
    |word_cnt_7_reg_926                             |   3|   0|    3|          0|
    |word_cnt_8_reg_869                             |   3|   0|    3|          0|
    |x1_0_reg_425                                   |   6|   0|    6|          0|
    |x_0_reg_380                                    |   6|   0|    6|          0|
    |x_1_reg_888                                    |   6|   0|    6|          0|
    |x_reg_826                                      |   6|   0|    6|          0|
    |zext_ln53_reg_756                              |   6|   0|   11|          5|
    |zext_ln54_reg_750                              |   6|   0|   64|         58|
    |zext_ln64_reg_818                              |   6|   0|   12|          6|
    |zext_ln65_reg_812                              |   6|   0|   64|         58|
    |zext_ln74_reg_880                              |   3|   0|   10|          7|
    |zext_ln75_reg_874                              |   3|   0|   64|         61|
    +-----------------------------------------------+----+----+-----+-----------+
    |Total                                          | 728|   0|  923|        195|
    +-----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+--------------+---------------+--------------+
|   RTL Ports   | Dir | Bits|   Protocol   | Source Object |    C Type    |
+---------------+-----+-----+--------------+---------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_none | myip_v1_0_HLS | return value |
|ap_rst_n       |  in |    1| ap_ctrl_none | myip_v1_0_HLS | return value |
|S_AXIS_TDATA   |  in |   32|     axis     | S_AXIS_V_data |    pointer   |
|S_AXIS_TVALID  |  in |    1|     axis     | S_AXIS_V_last |    pointer   |
|S_AXIS_TREADY  | out |    1|     axis     | S_AXIS_V_last |    pointer   |
|S_AXIS_TLAST   |  in |    1|     axis     | S_AXIS_V_last |    pointer   |
|M_AXIS_TDATA   | out |   32|     axis     | M_AXIS_V_data |    pointer   |
|M_AXIS_TVALID  | out |    1|     axis     | M_AXIS_V_last |    pointer   |
|M_AXIS_TREADY  |  in |    1|     axis     | M_AXIS_V_last |    pointer   |
|M_AXIS_TLAST   | out |    1|     axis     | M_AXIS_V_last |    pointer   |
+---------------+-----+-----+--------------+---------------+--------------+

