Reading OpenROAD database at '/Users/junpeng/openlane2/netlist_mid_cr_max/src/netlist_1/runs/physical_design/34-openroad-resizertimingpostgrt/netlist_1.odb'…
Reading library file at '/Users/junpeng/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/fvqq0703nb8y0f998v8hgg5l6mjj8gb5-python3-3.11.6-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 1.6
[INFO] Setting input delay to: 1.6
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 8 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   netlist_1
Die area:                 ( 0 0 ) ( 300000 300000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     4294
Number of terminals:      128
Number of snets:          2
Number of nets:           1449

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 365.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 69681.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 13371.
[INFO DRT-0033] via shape region query size = 1030.
[INFO DRT-0033] met2 shape region query size = 696.
[INFO DRT-0033] via2 shape region query size = 824.
[INFO DRT-0033] met3 shape region query size = 666.
[INFO DRT-0033] via3 shape region query size = 824.
[INFO DRT-0033] met4 shape region query size = 222.
[INFO DRT-0033] via4 shape region query size = 8.
[INFO DRT-0033] met5 shape region query size = 16.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1375 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 359 unique inst patterns.
[INFO DRT-0084]   Complete 1277 groups.
#scanned instances     = 4294
#unique  instances     = 365
#stdCellGenAp          = 11350
#stdCellValidPlanarAp  = 332
#stdCellValidViaAp     = 8214
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 4947
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:35, elapsed time = 00:00:04, memory = 135.53 (MB), peak = 135.53 (MB)

Number of guides:     16019

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 43 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 43 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 5226.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 4670.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 2641.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 167.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 29.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 7896 vertical wires in 1 frboxes and 4837 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 638 vertical wires in 1 frboxes and 1556 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 149.30 (MB), peak = 163.61 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 150.33 (MB), peak = 163.61 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 199.27 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 251.25 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 270.84 (MB).
    Completing 40% with 271 violations.
    elapsed time = 00:00:01, memory = 305.12 (MB).
    Completing 50% with 271 violations.
    elapsed time = 00:00:01, memory = 323.81 (MB).
    Completing 60% with 630 violations.
    elapsed time = 00:00:02, memory = 321.81 (MB).
    Completing 70% with 630 violations.
    elapsed time = 00:00:02, memory = 342.34 (MB).
    Completing 80% with 630 violations.
    elapsed time = 00:00:04, memory = 359.22 (MB).
    Completing 90% with 920 violations.
    elapsed time = 00:00:04, memory = 395.22 (MB).
    Completing 100% with 1216 violations.
    elapsed time = 00:00:06, memory = 402.20 (MB).
[INFO DRT-0199]   Number of violations = 1813.
Viol/Layer         li1   mcon   met1    via   met2   met3   met4
Cut Spacing          0      1      0      1      0      0      0
Metal Spacing        8      0    239      0     52      9      0
Min Hole             0      0      2      0      0      0      0
Recheck              0      0    405      0    177     13      2
Short                0      0    784      2    118      0      0
[INFO DRT-0267] cpu time = 00:00:21, elapsed time = 00:00:06, memory = 415.08 (MB), peak = 649.02 (MB)
Total wire length = 88217 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 41366 um.
Total wire length on LAYER met2 = 41419 um.
Total wire length on LAYER met3 = 3605 um.
Total wire length on LAYER met4 = 1826 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 14516.
Up-via summary (total 14516):.

------------------------
 FR_MASTERSLICE        0
            li1     6380
           met1     7798
           met2      283
           met3       55
           met4        0
------------------------
                   14516


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 1813 violations.
    elapsed time = 00:00:00, memory = 417.39 (MB).
    Completing 20% with 1813 violations.
    elapsed time = 00:00:00, memory = 430.81 (MB).
    Completing 30% with 1813 violations.
    elapsed time = 00:00:00, memory = 436.00 (MB).
    Completing 40% with 1451 violations.
    elapsed time = 00:00:01, memory = 435.61 (MB).
    Completing 50% with 1451 violations.
    elapsed time = 00:00:02, memory = 437.42 (MB).
    Completing 60% with 1003 violations.
    elapsed time = 00:00:02, memory = 444.00 (MB).
    Completing 70% with 1003 violations.
    elapsed time = 00:00:02, memory = 444.53 (MB).
    Completing 80% with 1003 violations.
    elapsed time = 00:00:03, memory = 444.55 (MB).
    Completing 90% with 706 violations.
    elapsed time = 00:00:03, memory = 445.08 (MB).
    Completing 100% with 396 violations.
    elapsed time = 00:00:04, memory = 445.17 (MB).
[INFO DRT-0199]   Number of violations = 402.
Viol/Layer        met1   met2   met3
Metal Spacing       64     23      2
Recheck              4      2      0
Short              296     11      0
[INFO DRT-0267] cpu time = 00:00:16, elapsed time = 00:00:04, memory = 450.92 (MB), peak = 683.47 (MB)
Total wire length = 87532 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 41190 um.
Total wire length on LAYER met2 = 40962 um.
Total wire length on LAYER met3 = 3569 um.
Total wire length on LAYER met4 = 1809 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 14401.
Up-via summary (total 14401):.

------------------------
 FR_MASTERSLICE        0
            li1     6375
           met1     7686
           met2      289
           met3       51
           met4        0
------------------------
                   14401


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 402 violations.
    elapsed time = 00:00:00, memory = 450.92 (MB).
    Completing 20% with 402 violations.
    elapsed time = 00:00:00, memory = 450.92 (MB).
    Completing 30% with 402 violations.
    elapsed time = 00:00:01, memory = 464.31 (MB).
    Completing 40% with 434 violations.
    elapsed time = 00:00:01, memory = 464.31 (MB).
    Completing 50% with 434 violations.
    elapsed time = 00:00:02, memory = 464.50 (MB).
    Completing 60% with 408 violations.
    elapsed time = 00:00:03, memory = 464.55 (MB).
    Completing 70% with 408 violations.
    elapsed time = 00:00:03, memory = 478.31 (MB).
    Completing 80% with 408 violations.
    elapsed time = 00:00:04, memory = 478.33 (MB).
    Completing 90% with 397 violations.
    elapsed time = 00:00:04, memory = 478.36 (MB).
    Completing 100% with 345 violations.
    elapsed time = 00:00:05, memory = 478.33 (MB).
[INFO DRT-0199]   Number of violations = 345.
Viol/Layer        met1   met2
Metal Spacing       50     20
Short              260     15
[INFO DRT-0267] cpu time = 00:00:17, elapsed time = 00:00:05, memory = 482.39 (MB), peak = 710.81 (MB)
Total wire length = 87241 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 41059 um.
Total wire length on LAYER met2 = 40693 um.
Total wire length on LAYER met3 = 3683 um.
Total wire length on LAYER met4 = 1804 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 14338.
Up-via summary (total 14338):.

------------------------
 FR_MASTERSLICE        0
            li1     6375
           met1     7605
           met2      305
           met3       53
           met4        0
------------------------
                   14338


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 345 violations.
    elapsed time = 00:00:00, memory = 482.39 (MB).
    Completing 20% with 345 violations.
    elapsed time = 00:00:00, memory = 497.09 (MB).
    Completing 30% with 345 violations.
    elapsed time = 00:00:00, memory = 497.12 (MB).
    Completing 40% with 292 violations.
    elapsed time = 00:00:00, memory = 497.12 (MB).
    Completing 50% with 292 violations.
    elapsed time = 00:00:00, memory = 497.58 (MB).
    Completing 60% with 173 violations.
    elapsed time = 00:00:01, memory = 497.58 (MB).
    Completing 70% with 173 violations.
    elapsed time = 00:00:01, memory = 497.58 (MB).
    Completing 80% with 173 violations.
    elapsed time = 00:00:02, memory = 501.81 (MB).
    Completing 90% with 96 violations.
    elapsed time = 00:00:02, memory = 501.84 (MB).
    Completing 100% with 53 violations.
    elapsed time = 00:00:03, memory = 501.92 (MB).
[INFO DRT-0199]   Number of violations = 53.
Viol/Layer        met1   met2
Metal Spacing        4      6
Short               38      5
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:03, memory = 504.95 (MB), peak = 735.66 (MB)
Total wire length = 87128 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 39959 um.
Total wire length on LAYER met2 = 40694 um.
Total wire length on LAYER met3 = 4632 um.
Total wire length on LAYER met4 = 1842 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 14515.
Up-via summary (total 14515):.

------------------------
 FR_MASTERSLICE        0
            li1     6375
           met1     7648
           met2      433
           met3       59
           met4        0
------------------------
                   14515


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 53 violations.
    elapsed time = 00:00:00, memory = 504.95 (MB).
    Completing 20% with 53 violations.
    elapsed time = 00:00:00, memory = 504.95 (MB).
    Completing 30% with 53 violations.
    elapsed time = 00:00:00, memory = 504.95 (MB).
    Completing 40% with 31 violations.
    elapsed time = 00:00:00, memory = 504.95 (MB).
    Completing 50% with 31 violations.
    elapsed time = 00:00:00, memory = 504.95 (MB).
    Completing 60% with 24 violations.
    elapsed time = 00:00:00, memory = 504.95 (MB).
    Completing 70% with 24 violations.
    elapsed time = 00:00:00, memory = 504.95 (MB).
    Completing 80% with 24 violations.
    elapsed time = 00:00:00, memory = 504.95 (MB).
    Completing 90% with 18 violations.
    elapsed time = 00:00:00, memory = 504.95 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 504.95 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 507.95 (MB), peak = 739.48 (MB)
Total wire length = 87085 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 39864 um.
Total wire length on LAYER met2 = 40625 um.
Total wire length on LAYER met3 = 4702 um.
Total wire length on LAYER met4 = 1892 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 14540.
Up-via summary (total 14540):.

------------------------
 FR_MASTERSLICE        0
            li1     6375
           met1     7651
           met2      453
           met3       61
           met4        0
------------------------
                   14540


[INFO DRT-0198] Complete detail routing.
Total wire length = 87085 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 39864 um.
Total wire length on LAYER met2 = 40625 um.
Total wire length on LAYER met3 = 4702 um.
Total wire length on LAYER met4 = 1892 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 14540.
Up-via summary (total 14540):.

------------------------
 FR_MASTERSLICE        0
            li1     6375
           met1     7651
           met2      453
           met3       61
           met4        0
------------------------
                   14540


[INFO DRT-0267] cpu time = 00:01:05, elapsed time = 00:00:20, memory = 507.95 (MB), peak = 739.48 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Writing OpenROAD database to '/Users/junpeng/openlane2/netlist_mid_cr_max/src/netlist_1/runs/physical_design/36-openroad-detailedrouting/netlist_1.odb'…
Writing netlist to '/Users/junpeng/openlane2/netlist_mid_cr_max/src/netlist_1/runs/physical_design/36-openroad-detailedrouting/netlist_1.nl.v'…
Writing powered netlist to '/Users/junpeng/openlane2/netlist_mid_cr_max/src/netlist_1/runs/physical_design/36-openroad-detailedrouting/netlist_1.pnl.v'…
Writing layout to '/Users/junpeng/openlane2/netlist_mid_cr_max/src/netlist_1/runs/physical_design/36-openroad-detailedrouting/netlist_1.def'…
Writing timing constraints to '/Users/junpeng/openlane2/netlist_mid_cr_max/src/netlist_1/runs/physical_design/36-openroad-detailedrouting/netlist_1.sdc'…
