# Group 14 Pipelined RV32I

## Table of Contents:
1. [Overview](overview)
2. [Group Details](group-details)
3. [Work Split](work-split)
4. [Repo Structure Explanation](#repo-structure)
5. [Timeline](timeline) 
6. [Evidence](#evidence)
7. [Test instructions](#test) 
8. [RISCV Individual Modules](riscv-unit-modules)
    - [Program Counter](program-counter)
    - [Instruction Memory](instruction-memory)
    - [Data Memory](data-memory)
    - [Control Unit](control-unit)
    - [Register File](register-file) 
    - [Sign Extend](sign-extend)
    - [Arithmetic Logic Unit](alu)
    - [Multiplication & Division Units](multiplication-and-division-units)
    - [Pipleine Registers](pipeline-registers)
    - [Hazard Unit](hazard-unit)
    - [Multi-Level Cache](multi-level-cache)
9. [Sub Top Files: Fetch, Decode, Execute, Memory, Writeback](sub-top-files)
10. [Top File: CPU.sv](cpu-top-file)


---
## Overview

The result of this coursework is 3 CPUS: blah blah blah

## Group Details

| Name                     | CID      | GitHub          | Email             | Link to Personal Statement|
|--------------------------|----------|-----------------|-------------------|--------------|
| Lucca Butler-Cassar      | 02559782 | **lb1224-icl**  | lb1224@ic.ac.uk   | [Lucca's Statement](statements/Lucca.md)
| Ryota Hosokawa           | 02?????? | **???????????** | ??????@ic.ac.uk   | [Ryota's Statement](statements/Ryota.md)
| Ethan Cann               | 02?????? | **???????????** | ??????@@ic.ac.uk  | [Ethan's Statement](statements/Ethan.md)
| Charlie Sampson          | 02?????? | **??????????**  | ??????@@ic.ac.uk  | [Charlie's Statement](statements/Charlie.md)

---

## Work Split 

## Repo Structure 

## Timeline

## Evidence
## Test

# RISCV Individual Modules

## Program Counter

## Instruction Memory

## Data Memory

## Control Unit

## Register File

## Sign Extend

## ALU

##  Multiplication and Division Units

## Pipeline Registers

## Hazard Unit

## Multi Level Cache

## Sub Top Files

## CPU Top File