{
  "module_name": "clk-mt8188-infra_ao.c",
  "hash_id": "12f59bf8789ea7ed1fa63de3b354f13f13b3750ccb84baac522604c5ff880461",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/mediatek/clk-mt8188-infra_ao.c",
  "human_readable_source": "\n \n\n#include <dt-bindings/clock/mediatek,mt8188-clk.h>\n#include <dt-bindings/reset/mt8188-resets.h>\n#include <linux/clk-provider.h>\n#include <linux/platform_device.h>\n\n#include \"clk-gate.h\"\n#include \"clk-mtk.h\"\n\nstatic const struct mtk_gate_regs infra_ao0_cg_regs = {\n\t.set_ofs = 0x80,\n\t.clr_ofs = 0x84,\n\t.sta_ofs = 0x90,\n};\n\nstatic const struct mtk_gate_regs infra_ao1_cg_regs = {\n\t.set_ofs = 0x88,\n\t.clr_ofs = 0x8c,\n\t.sta_ofs = 0x94,\n};\n\nstatic const struct mtk_gate_regs infra_ao2_cg_regs = {\n\t.set_ofs = 0xa4,\n\t.clr_ofs = 0xa8,\n\t.sta_ofs = 0xac,\n};\n\nstatic const struct mtk_gate_regs infra_ao3_cg_regs = {\n\t.set_ofs = 0xc0,\n\t.clr_ofs = 0xc4,\n\t.sta_ofs = 0xc8,\n};\n\nstatic const struct mtk_gate_regs infra_ao4_cg_regs = {\n\t.set_ofs = 0xe0,\n\t.clr_ofs = 0xe4,\n\t.sta_ofs = 0xe8,\n};\n\n#define GATE_INFRA_AO0_FLAGS(_id, _name, _parent, _shift, _flag)                \\\n\tGATE_MTK_FLAGS(_id, _name, _parent, &infra_ao0_cg_regs, _shift, \\\n\t\t&mtk_clk_gate_ops_setclr, _flag)\n\n#define GATE_INFRA_AO0(_id, _name, _parent, _shift)\t\\\n\tGATE_INFRA_AO0_FLAGS(_id, _name, _parent, _shift, 0)\n\n#define GATE_INFRA_AO1_FLAGS(_id, _name, _parent, _shift, _flag)\t\t\\\n\tGATE_MTK_FLAGS(_id, _name, _parent, &infra_ao1_cg_regs, _shift,\t\\\n\t\t&mtk_clk_gate_ops_setclr, _flag)\n\n#define GATE_INFRA_AO1(_id, _name, _parent, _shift)\t\\\n\tGATE_INFRA_AO1_FLAGS(_id, _name, _parent, _shift, 0)\n\n#define GATE_INFRA_AO2(_id, _name, _parent, _shift)\t\t\t\\\n\tGATE_MTK(_id, _name, _parent, &infra_ao2_cg_regs, _shift, &mtk_clk_gate_ops_setclr)\n\n#define GATE_INFRA_AO2_FLAGS(_id, _name, _parent, _shift, _flag)\t\t\\\n\tGATE_MTK_FLAGS(_id, _name, _parent, &infra_ao2_cg_regs, _shift,\t\\\n\t\t&mtk_clk_gate_ops_setclr, _flag)\n\n#define GATE_INFRA_AO3_FLAGS(_id, _name, _parent, _shift, _flag)\t\t\\\n\tGATE_MTK_FLAGS(_id, _name, _parent, &infra_ao3_cg_regs, _shift,\t\\\n\t\t&mtk_clk_gate_ops_setclr, _flag)\n\n#define GATE_INFRA_AO3(_id, _name, _parent, _shift)\t\\\n\tGATE_INFRA_AO3_FLAGS(_id, _name, _parent, _shift, 0)\n\n#define GATE_INFRA_AO4_FLAGS(_id, _name, _parent, _shift, _flag)\t\t\\\n\tGATE_MTK_FLAGS(_id, _name, _parent, &infra_ao4_cg_regs, _shift,\t\\\n\t\t&mtk_clk_gate_ops_setclr, _flag)\n\n#define GATE_INFRA_AO4(_id, _name, _parent, _shift)\t\\\n\tGATE_INFRA_AO4_FLAGS(_id, _name, _parent, _shift, 0)\n\nstatic const struct mtk_gate infra_ao_clks[] = {\n\t \n\tGATE_INFRA_AO0(CLK_INFRA_AO_PMIC_TMR, \"infra_ao_pmic_tmr\", \"top_pwrap_ulposc\", 0),\n\tGATE_INFRA_AO0(CLK_INFRA_AO_PMIC_AP, \"infra_ao_pmic_ap\", \"top_pwrap_ulposc\", 1),\n\tGATE_INFRA_AO0(CLK_INFRA_AO_PMIC_MD, \"infra_ao_pmic_md\", \"top_pwrap_ulposc\", 2),\n\tGATE_INFRA_AO0(CLK_INFRA_AO_PMIC_CONN, \"infra_ao_pmic_conn\", \"top_pwrap_ulposc\", 3),\n\t \n\tGATE_INFRA_AO0_FLAGS(CLK_INFRA_AO_SEJ, \"infra_ao_sej\", \"top_axi\", 5, CLK_IS_CRITICAL),\n\tGATE_INFRA_AO0(CLK_INFRA_AO_APXGPT, \"infra_ao_apxgpt\", \"top_axi\", 6),\n\tGATE_INFRA_AO0(CLK_INFRA_AO_GCE, \"infra_ao_gce\", \"top_axi\", 8),\n\tGATE_INFRA_AO0(CLK_INFRA_AO_GCE2, \"infra_ao_gce2\", \"top_axi\", 9),\n\tGATE_INFRA_AO0(CLK_INFRA_AO_THERM, \"infra_ao_therm\", \"top_axi\", 10),\n\tGATE_INFRA_AO0(CLK_INFRA_AO_PWM_HCLK, \"infra_ao_pwm_h\", \"top_axi\", 15),\n\tGATE_INFRA_AO0(CLK_INFRA_AO_PWM1, \"infra_ao_pwm1\", \"top_pwm\", 16),\n\tGATE_INFRA_AO0(CLK_INFRA_AO_PWM2, \"infra_ao_pwm2\", \"top_pwm\", 17),\n\tGATE_INFRA_AO0(CLK_INFRA_AO_PWM3, \"infra_ao_pwm3\", \"top_pwm\", 18),\n\tGATE_INFRA_AO0(CLK_INFRA_AO_PWM4, \"infra_ao_pwm4\", \"top_pwm\", 19),\n\tGATE_INFRA_AO0(CLK_INFRA_AO_PWM, \"infra_ao_pwm\", \"top_pwm\", 21),\n\tGATE_INFRA_AO0(CLK_INFRA_AO_UART0, \"infra_ao_uart0\", \"top_uart\", 22),\n\tGATE_INFRA_AO0(CLK_INFRA_AO_UART1, \"infra_ao_uart1\", \"top_uart\", 23),\n\tGATE_INFRA_AO0(CLK_INFRA_AO_UART2, \"infra_ao_uart2\", \"top_uart\", 24),\n\tGATE_INFRA_AO0(CLK_INFRA_AO_UART3, \"infra_ao_uart3\", \"top_uart\", 25),\n\tGATE_INFRA_AO0(CLK_INFRA_AO_UART4, \"infra_ao_uart4\", \"top_uart\", 26),\n\tGATE_INFRA_AO0(CLK_INFRA_AO_GCE_26M, \"infra_ao_gce_26m\", \"clk26m\", 27),\n\tGATE_INFRA_AO0(CLK_INFRA_AO_CQ_DMA_FPC, \"infra_ao_dma\", \"pad_fpc_ck\", 28),\n\tGATE_INFRA_AO0(CLK_INFRA_AO_UART5, \"infra_ao_uart5\", \"top_uart\", 29),\n\t \n\tGATE_INFRA_AO1(CLK_INFRA_AO_HDMI_26M, \"infra_ao_hdmi_26m\", \"clk26m\", 0),\n\tGATE_INFRA_AO1(CLK_INFRA_AO_SPI0, \"infra_ao_spi0\", \"top_spi\", 1),\n\tGATE_INFRA_AO1(CLK_INFRA_AO_MSDC0, \"infra_ao_msdc0\", \"top_msdc5hclk\", 2),\n\tGATE_INFRA_AO1(CLK_INFRA_AO_MSDC1, \"infra_ao_msdc1\", \"top_axi\", 4),\n\tGATE_INFRA_AO1(CLK_INFRA_AO_MSDC2, \"infra_ao_msdc2\", \"top_axi\", 5),\n\tGATE_INFRA_AO1(CLK_INFRA_AO_MSDC0_SRC, \"infra_ao_msdc0_clk\", \"top_msdc50_0\", 6),\n\t \n\tGATE_INFRA_AO1_FLAGS(CLK_INFRA_AO_DVFSRC, \"infra_ao_dvfsrc\",\n\t\t\t     \"clk26m\", 7, CLK_IS_CRITICAL),\n\tGATE_INFRA_AO1(CLK_INFRA_AO_TRNG, \"infra_ao_trng\", \"top_axi\", 9),\n\tGATE_INFRA_AO1(CLK_INFRA_AO_AUXADC, \"infra_ao_auxadc\", \"clk26m\", 10),\n\tGATE_INFRA_AO1(CLK_INFRA_AO_CPUM, \"infra_ao_cpum\", \"top_axi\", 11),\n\tGATE_INFRA_AO1(CLK_INFRA_AO_HDMI_32K, \"infra_ao_hdmi_32k\", \"clk32k\", 12),\n\tGATE_INFRA_AO1(CLK_INFRA_AO_CEC_66M_HCLK, \"infra_ao_cec_66m_hclk\", \"top_axi\", 13),\n\tGATE_INFRA_AO1(CLK_INFRA_AO_PCIE_TL_26M, \"infra_ao_pcie_tl_26m\", \"clk26m\", 15),\n\tGATE_INFRA_AO1(CLK_INFRA_AO_MSDC1_SRC, \"infra_ao_msdc1_clk\", \"top_msdc30_1\", 16),\n\tGATE_INFRA_AO1(CLK_INFRA_AO_CEC_66M_BCLK, \"infra_ao_cec_66m_bclk\", \"top_axi\", 17),\n\tGATE_INFRA_AO1(CLK_INFRA_AO_PCIE_TL_96M, \"infra_ao_pcie_tl_96m\", \"top_tl\", 18),\n\t \n\tGATE_INFRA_AO1_FLAGS(CLK_INFRA_AO_DEVICE_APC, \"infra_ao_dapc\",\n\t\t\t     \"top_axi\", 20, CLK_IS_CRITICAL),\n\tGATE_INFRA_AO1(CLK_INFRA_AO_ECC_66M_HCLK, \"infra_ao_ecc_66m_hclk\", \"top_axi\", 23),\n\tGATE_INFRA_AO1(CLK_INFRA_AO_DEBUGSYS, \"infra_ao_debugsys\", \"top_axi\", 24),\n\tGATE_INFRA_AO1(CLK_INFRA_AO_AUDIO, \"infra_ao_audio\", \"top_axi\", 25),\n\tGATE_INFRA_AO1(CLK_INFRA_AO_PCIE_TL_32K, \"infra_ao_pcie_tl_32k\", \"clk32k\", 26),\n\tGATE_INFRA_AO1(CLK_INFRA_AO_DBG_TRACE, \"infra_ao_dbg_trace\", \"top_axi\", 29),\n\tGATE_INFRA_AO1(CLK_INFRA_AO_DRAMC_F26M, \"infra_ao_dramc26\", \"clk26m\", 31),\n\t \n\tGATE_INFRA_AO2(CLK_INFRA_AO_IRTX, \"infra_ao_irtx\", \"top_axi\", 0),\n\tGATE_INFRA_AO2(CLK_INFRA_AO_DISP_PWM, \"infra_ao_disp_pwm\", \"top_disp_pwm0\", 2),\n\tGATE_INFRA_AO2(CLK_INFRA_AO_CLDMA_BCLK, \"infra_ao_cldmabclk\", \"top_axi\", 3),\n\tGATE_INFRA_AO2(CLK_INFRA_AO_AUDIO_26M_BCLK, \"infra_ao_audio26m\", \"clk26m\", 4),\n\tGATE_INFRA_AO2(CLK_INFRA_AO_SPI1, \"infra_ao_spi1\", \"top_spi\", 6),\n\tGATE_INFRA_AO2(CLK_INFRA_AO_SPI2, \"infra_ao_spi2\", \"top_spi\", 9),\n\tGATE_INFRA_AO2(CLK_INFRA_AO_SPI3, \"infra_ao_spi3\", \"top_spi\", 10),\n\tGATE_INFRA_AO2_FLAGS(CLK_INFRA_AO_FSSPM, \"infra_ao_fsspm\",\n\t\t\t     \"top_sspm\", 15, CLK_IS_CRITICAL),\n\tGATE_INFRA_AO2_FLAGS(CLK_INFRA_AO_SSPM_BUS_HCLK, \"infra_ao_sspm_hclk\",\n\t\t\t     \"top_axi\", 17, CLK_IS_CRITICAL),\n\tGATE_INFRA_AO2(CLK_INFRA_AO_APDMA_BCLK, \"infra_ao_apdma_bclk\", \"top_axi\", 18),\n\tGATE_INFRA_AO2(CLK_INFRA_AO_SPI4, \"infra_ao_spi4\", \"top_spi\", 25),\n\tGATE_INFRA_AO2(CLK_INFRA_AO_SPI5, \"infra_ao_spi5\", \"top_spi\", 26),\n\tGATE_INFRA_AO2(CLK_INFRA_AO_CQ_DMA, \"infra_ao_cq_dma\", \"top_axi\", 27),\n\t \n\tGATE_INFRA_AO3(CLK_INFRA_AO_MSDC0_SELF, \"infra_ao_msdc0sf\", \"top_msdc50_0\", 0),\n\tGATE_INFRA_AO3(CLK_INFRA_AO_MSDC1_SELF, \"infra_ao_msdc1sf\", \"top_msdc50_0\", 1),\n\tGATE_INFRA_AO3(CLK_INFRA_AO_MSDC2_SELF, \"infra_ao_msdc2sf\", \"top_msdc50_0\", 2),\n\tGATE_INFRA_AO3(CLK_INFRA_AO_I2S_DMA, \"infra_ao_i2s_dma\", \"top_axi\", 5),\n\tGATE_INFRA_AO3(CLK_INFRA_AO_AP_MSDC0, \"infra_ao_ap_msdc0\", \"top_msdc50_0\", 7),\n\tGATE_INFRA_AO3(CLK_INFRA_AO_MD_MSDC0, \"infra_ao_md_msdc0\", \"top_msdc50_0\", 8),\n\tGATE_INFRA_AO3(CLK_INFRA_AO_MSDC30_2, \"infra_ao_msdc30_2\", \"top_msdc30_2\", 9),\n\tGATE_INFRA_AO3(CLK_INFRA_AO_GCPU, \"infra_ao_gcpu\", \"top_gcpu\", 10),\n\tGATE_INFRA_AO3(CLK_INFRA_AO_PCIE_PERI_26M, \"infra_ao_pcie_peri_26m\", \"clk26m\", 15),\n\tGATE_INFRA_AO3(CLK_INFRA_AO_GCPU_66M_BCLK, \"infra_ao_gcpu_66m_bclk\", \"top_axi\", 16),\n\tGATE_INFRA_AO3(CLK_INFRA_AO_GCPU_133M_BCLK, \"infra_ao_gcpu_133m_bclk\", \"top_axi\", 17),\n\tGATE_INFRA_AO3(CLK_INFRA_AO_DISP_PWM1, \"infra_ao_disp_pwm1\", \"top_disp_pwm1\", 20),\n\tGATE_INFRA_AO3(CLK_INFRA_AO_FBIST2FPC, \"infra_ao_fbist2fpc\", \"top_msdc50_0\", 24),\n\t \n\tGATE_INFRA_AO3_FLAGS(CLK_INFRA_AO_DEVICE_APC_SYNC, \"infra_ao_dapc_sync\",\n\t\t\t     \"top_axi\", 25, CLK_IS_CRITICAL),\n\tGATE_INFRA_AO3(CLK_INFRA_AO_PCIE_P1_PERI_26M, \"infra_ao_pcie_p1_peri_26m\", \"clk26m\", 26),\n\t \n\t \n\tGATE_INFRA_AO4_FLAGS(CLK_INFRA_AO_133M_MCLK_CK, \"infra_ao_133m_mclk_set\",\n\t\t\t     \"top_axi\", 0, CLK_IS_CRITICAL),\n\tGATE_INFRA_AO4_FLAGS(CLK_INFRA_AO_66M_MCLK_CK, \"infra_ao_66m_mclk_set\",\n\t\t\t     \"top_axi\", 1, CLK_IS_CRITICAL),\n\tGATE_INFRA_AO4(CLK_INFRA_AO_PCIE_PL_P_250M_P0, \"infra_ao_pcie_pl_p_250m_p0\",\n\t\t       \"pextp_pipe\", 7),\n\tGATE_INFRA_AO4(CLK_INFRA_AO_RG_AES_MSDCFDE_CK_0P,\n\t\t       \"infra_ao_aes_msdcfde_0p\", \"top_aes_msdcfde\", 18),\n};\n\nstatic u16 infra_ao_rst_ofs[] = {\n\tINFRA_RST0_SET_OFFSET,\n\tINFRA_RST1_SET_OFFSET,\n\tINFRA_RST2_SET_OFFSET,\n\tINFRA_RST3_SET_OFFSET,\n\tINFRA_RST4_SET_OFFSET,\n};\n\nstatic u16 infra_ao_idx_map[] = {\n\t[MT8188_INFRA_RST1_THERMAL_MCU_RST] = 1 * RST_NR_PER_BANK + 2,\n\t[MT8188_INFRA_RST1_THERMAL_CTRL_RST] = 1 * RST_NR_PER_BANK + 4,\n\t[MT8188_INFRA_RST3_PTP_CTRL_RST] = 3 * RST_NR_PER_BANK + 5,\n};\n\nstatic const struct mtk_clk_rst_desc infra_ao_rst_desc = {\n\t.version = MTK_RST_SET_CLR,\n\t.rst_bank_ofs = infra_ao_rst_ofs,\n\t.rst_bank_nr = ARRAY_SIZE(infra_ao_rst_ofs),\n\t.rst_idx_map = infra_ao_idx_map,\n\t.rst_idx_map_nr = ARRAY_SIZE(infra_ao_idx_map),\n};\n\nstatic const struct mtk_clk_desc infra_ao_desc = {\n\t.clks = infra_ao_clks,\n\t.num_clks = ARRAY_SIZE(infra_ao_clks),\n\t.rst_desc = &infra_ao_rst_desc,\n};\n\nstatic const struct of_device_id of_match_clk_mt8188_infra_ao[] = {\n\t{ .compatible = \"mediatek,mt8188-infracfg-ao\", .data = &infra_ao_desc },\n\t{   }\n};\nMODULE_DEVICE_TABLE(of, of_match_clk_mt8188_infra_ao);\n\nstatic struct platform_driver clk_mt8188_infra_ao_drv = {\n\t.probe = mtk_clk_simple_probe,\n\t.remove_new = mtk_clk_simple_remove,\n\t.driver = {\n\t\t.name = \"clk-mt8188-infra_ao\",\n\t\t.of_match_table = of_match_clk_mt8188_infra_ao,\n\t},\n};\nmodule_platform_driver(clk_mt8188_infra_ao_drv);\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}