
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack INF

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
No paths found.

==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
No paths found.

==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: burst_total[0]$_DFFE_PN0P_ (rising edge-triggered flip-flop)
Endpoint: hbusreq$_DFFE_PN0P_ (rising edge-triggered flip-flop)
Path Group: unconstrained
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00 ^ burst_total[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     4    0.04    0.13    0.42    0.42 v burst_total[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         burst_total[0] (net)
                  0.13    0.00    0.42 v _0567_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.02    0.11    0.09    0.51 ^ _0567_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0487_ (net)
                  0.11    0.00    0.51 ^ _1011_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.02    0.20    0.27    0.77 ^ _1011_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _0489_ (net)
                  0.20    0.00    0.77 ^ _0568_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.07    0.06    0.83 v _0568_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0151_ (net)
                  0.07    0.00    0.83 v _0569_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.01    0.09    0.26    1.09 v _0569_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _0469_ (net)
                  0.09    0.00    1.09 v _1005_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.04    0.31    0.45    1.54 ^ _1005_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _0471_ (net)
                  0.31    0.00    1.54 ^ _0544_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
     1    0.01    0.17    0.12    1.66 v _0544_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
                                         _0133_ (net)
                  0.17    0.00    1.66 v _0545_/C (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     3    0.03    0.53    0.36    2.02 ^ _0545_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _0134_ (net)
                  0.53    0.00    2.02 ^ _0551_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     3    0.03    0.21    0.11    2.13 v _0551_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _0140_ (net)
                  0.21    0.00    2.13 v _0639_/A1 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.08    0.20    2.33 v _0639_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _0202_ (net)
                  0.08    0.00    2.33 v _0640_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     3    0.04    0.54    0.35    2.67 ^ _0640_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _0203_ (net)
                  0.54    0.00    2.67 ^ _0641_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.07    0.23    2.91 v _0641_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0015_ (net)
                  0.07    0.00    2.91 v hbusreq$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.91   data arrival time
-----------------------------------------------------------------------------
(Path is unconstrained)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.55e-02   3.30e-03   7.38e-08   1.88e-02  47.6%
Combinational          1.56e-02   5.11e-03   1.08e-07   2.07e-02  52.4%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.10e-02   8.41e-03   1.81e-07   3.94e-02 100.0%
                          78.7%      21.3%       0.0%
