library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
 
entity mux_2to1 is
   port
   (
      a, b: in std_logic_vector (31 downto 0); 
      sel : in std_logic;
 
      y : out std_logic_vector (31 downto 0)
   );
end entity mux_2to1;
 
architecture behavioral of mux_2to1 is
begin 
   process (a, b, sel) is
   begin
      case Sel is
         when '0'  => y <= a;
         when '1'  => y <= b;
         when others => y <= (others => '0');
      end case;
   end process;
end architecture behavioral;