# vsim -debugDB -l test_adder.log -voptargs="+acc" -assertdebug -c test_bench -do "log -r /*;run -all;" -GMEALY_FSM=0 
# Start time: 15:41:18 on Dec 25,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.test_bench(fast)
# Loading work.fsm_ctrl(fast)
# ** Note: (vsim-8716) Reusing existing debug database vsim.dbg.
# log -r /*
# run -all
# ------------------------------------------------
# TB IS RUNNING WITH MEALY_FSM =           0
# ------------------------------------------------
# ------------------------------------------------
# t=       127 PASSED: Lock is 1 right after coin = 1 in Moore FSM
# ------------------------------------------------
# ------------------------------------------------
# t=       176 PASSED: Lock is 0 1 cycle after coin = 1 in Moore FSM
# ------------------------------------------------
# ------------------------------------------------
# t=       277 PASSED: Lock is 0 right after start = 1 in Moore FSM
# ------------------------------------------------
# ------------------------------------------------
# t=       326 PASSED: Lock is 1 1 cycle after start = 1 in Moore FSM
# ------------------------------------------------
# ** Note: $finish    : ../tb/test_bench.v(137)
#    Time: 476 ns  Iteration: 0  Instance: /test_bench
# End time: 15:41:18 on Dec 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
