Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/deremos/Documents/Master/EmbHard/embHard/quartus3/model.qsys --block-symbol-file --output-directory=/home/deremos/Documents/Master/EmbHard/embHard/quartus3/model2 --family="Arria II GX" --part=EP2AGX125DF25C4
Progress: Loading quartus3/model.qsys
Progress: Reading input file
Progress: Adding CPU [altera_nios2_gen2 18.1]
Progress: Parameterizing module CPU
Progress: Adding LCD_DMA_CTRL_0 [LCD_DMA_CTRL 1.2]
Progress: Parameterizing module LCD_DMA_CTRL_0
Progress: Adding LEDs_controller_0 [LEDs_controller 1.0]
Progress: Parameterizing module LEDs_controller_0
Progress: Adding SDRAM_controller [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module SDRAM_controller
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding sys_sdram_pll_0 [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module sys_sdram_pll_0
Progress: Adding sys_sdram_pll_1 [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module sys_sdram_pll_1
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: model.SDRAM_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: model.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: model.sys_sdram_pll_0: Refclk Freq: 50.0
Info: model.sys_sdram_pll_1: Refclk Freq: 50.0
Info: model.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: model.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/deremos/Documents/Master/EmbHard/embHard/quartus3/model.qsys --synthesis=VHDL --output-directory=/home/deremos/Documents/Master/EmbHard/embHard/quartus3/model2/synthesis --family="Arria II GX" --part=EP2AGX125DF25C4
Progress: Loading quartus3/model.qsys
Progress: Reading input file
Progress: Adding CPU [altera_nios2_gen2 18.1]
Progress: Parameterizing module CPU
Progress: Adding LCD_DMA_CTRL_0 [LCD_DMA_CTRL 1.2]
Progress: Parameterizing module LCD_DMA_CTRL_0
Progress: Adding LEDs_controller_0 [LEDs_controller 1.0]
Progress: Parameterizing module LEDs_controller_0
Progress: Adding SDRAM_controller [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module SDRAM_controller
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding sys_sdram_pll_0 [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module sys_sdram_pll_0
Progress: Adding sys_sdram_pll_1 [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module sys_sdram_pll_1
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: model.SDRAM_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: model.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: model.sys_sdram_pll_0: Refclk Freq: 50.0
Info: model.sys_sdram_pll_1: Refclk Freq: 50.0
Info: model.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: model.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: model: Generating model "model" for QUARTUS_SYNTH
Info: CPU: "model" instantiated altera_nios2_gen2 "CPU"
Info: LCD_DMA_CTRL_0: "model" instantiated LCD_DMA_CTRL "LCD_DMA_CTRL_0"
Info: LEDs_controller_0: "model" instantiated LEDs_controller "LEDs_controller_0"
Info: SDRAM_controller: Starting RTL generation for module 'model_SDRAM_controller'
Info: SDRAM_controller:   Generation command is [exec /home/deremos/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/deremos/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=model_SDRAM_controller --dir=/tmp/alt0032_5005241181731609568.dir/0083_SDRAM_controller_gen/ --quartus_dir=/home/deremos/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt0032_5005241181731609568.dir/0083_SDRAM_controller_gen//model_SDRAM_controller_component_configuration.pl  --do_build_sim=0  ]
Info: SDRAM_controller: Done RTL generation for module 'model_SDRAM_controller'
Info: SDRAM_controller: "model" instantiated altera_avalon_new_sdram_controller "SDRAM_controller"
Info: jtag_uart: Starting RTL generation for module 'model_jtag_uart'
Info: jtag_uart:   Generation command is [exec /home/deremos/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/deremos/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=model_jtag_uart --dir=/tmp/alt0032_5005241181731609568.dir/0084_jtag_uart_gen/ --quartus_dir=/home/deremos/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt0032_5005241181731609568.dir/0084_jtag_uart_gen//model_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'model_jtag_uart'
Info: jtag_uart: "model" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: sys_sdram_pll_0: "model" instantiated altera_up_avalon_sys_sdram_pll "sys_sdram_pll_0"
Info: sys_sdram_pll_1: "model" instantiated altera_up_avalon_sys_sdram_pll "sys_sdram_pll_1"
Info: sysid_qsys_0: "model" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: timer_0: Starting RTL generation for module 'model_timer_0'
Info: timer_0:   Generation command is [exec /home/deremos/intelFPGA_lite/18.1/quartus/linux64//perl/bin/perl -I /home/deremos/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=model_timer_0 --dir=/tmp/alt0032_5005241181731609568.dir/0086_timer_0_gen/ --quartus_dir=/home/deremos/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt0032_5005241181731609568.dir/0086_timer_0_gen//model_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'model_timer_0'
Info: timer_0: "model" instantiated altera_avalon_timer "timer_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "model" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "model" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "model" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'model_CPU_cpu'
Info: cpu:   Generation command is [exec /home/deremos/intelFPGA_lite/18.1/quartus/linux64//eperlcmd -I /home/deremos/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=model_CPU_cpu --dir=/tmp/alt0032_5005241181731609568.dir/0089_cpu_gen/ --quartus_bindir=/home/deremos/intelFPGA_lite/18.1/quartus/linux64/ --verilog --config=/tmp/alt0032_5005241181731609568.dir/0089_cpu_gen//model_CPU_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2024.11.05 14:06:14 (*) Starting Nios II generation
Info: cpu: # 2024.11.05 14:06:14 (*)   Checking for plaintext license.
Info: cpu: # 2024.11.05 14:06:15 (*)   Couldn't query license setup in Quartus directory /home/deremos/intelFPGA_lite/18.1/quartus/linux64/
Info: cpu: # 2024.11.05 14:06:15 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2024.11.05 14:06:15 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2024.11.05 14:06:15 (*)   Plaintext license not found.
Info: cpu: # 2024.11.05 14:06:15 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2024.11.05 14:06:15 (*)   Couldn't query license setup in Quartus directory /home/deremos/intelFPGA_lite/18.1/quartus/linux64/
Info: cpu: # 2024.11.05 14:06:15 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2024.11.05 14:06:15 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2024.11.05 14:06:15 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2024.11.05 14:06:15 (*)   Elaborating CPU configuration settings
Info: cpu: # 2024.11.05 14:06:15 (*)   Creating all objects for CPU
Info: cpu: # 2024.11.05 14:06:15 (*)     Testbench
Info: cpu: # 2024.11.05 14:06:15 (*)     Instruction decoding
Info: cpu: # 2024.11.05 14:06:15 (*)       Instruction fields
Info: cpu: # 2024.11.05 14:06:15 (*)       Instruction decodes
Info: cpu: # 2024.11.05 14:06:16 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2024.11.05 14:06:16 (*)       Instruction controls
Info: cpu: # 2024.11.05 14:06:16 (*)     Pipeline frontend
Info: cpu: # 2024.11.05 14:06:16 (*)     Pipeline backend
Info: cpu: # 2024.11.05 14:06:18 (*)   Generating RTL from CPU objects
Info: cpu: # 2024.11.05 14:06:19 (*)   Creating encrypted RTL
Info: cpu: # 2024.11.05 14:06:19 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'model_CPU_cpu'
Info: cpu: "CPU" instantiated altera_nios2_gen2_unit "cpu"
Info: sys_pll: "sys_sdram_pll_0" instantiated altera_up_altpll "sys_pll"
Info: reset_from_locked: "sys_sdram_pll_0" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: LCD_DMA_CTRL_0_avalon_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "LCD_DMA_CTRL_0_avalon_master_translator"
Info: SDRAM_controller_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "SDRAM_controller_s1_translator"
Info: LCD_DMA_CTRL_0_avalon_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "LCD_DMA_CTRL_0_avalon_master_agent"
Info: SDRAM_controller_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "SDRAM_controller_s1_agent"
Info: SDRAM_controller_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "SDRAM_controller_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: CPU_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "CPU_data_master_limiter"
Info: Reusing file /home/deremos/Documents/Master/EmbHard/embHard/quartus3/model2/synthesis/submodules/altera_avalon_sc_fifo.v
Info: SDRAM_controller_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "SDRAM_controller_s1_burst_adapter"
Info: Reusing file /home/deremos/Documents/Master/EmbHard/embHard/quartus3/model2/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file /home/deremos/Documents/Master/EmbHard/embHard/quartus3/model2/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file /home/deremos/Documents/Master/EmbHard/embHard/quartus3/model2/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/deremos/Documents/Master/EmbHard/embHard/quartus3/model2/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /home/deremos/Documents/Master/EmbHard/embHard/quartus3/model2/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file /home/deremos/Documents/Master/EmbHard/embHard/quartus3/model2/synthesis/submodules/altera_merlin_arbitrator.sv
Info: CPU_data_master_to_SDRAM_controller_s1_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "CPU_data_master_to_SDRAM_controller_s1_cmd_width_adapter"
Info: Reusing file /home/deremos/Documents/Master/EmbHard/embHard/quartus3/model2/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/deremos/Documents/Master/EmbHard/embHard/quartus3/model2/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: model: Done "model" with 46 modules, 75 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
