strict digraph  {
"Clip_2.G_IR_0_load_wght_0" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_2.G_IR_0_load_iacts_1" [color=lightsalmon, shape=ellipse, style=filled];
"Clip_2.G_IR_0_run_npu_oact_2" [color=lightcoral, shape=rectangle, style=filled];
"Clip_2.G_IR_0_run_npu_3" [color=lightcoral, shape=rectangle, style=filled];
"Clip_2.G_IR_0_save_oact_4" [color=lightgrey, shape=ellipse, style=filled];
"Clip_5.G_swap_0_load_wght_5" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_5.G_swap_0_load_iacts_6" [color=lightgrey, shape=ellipse, style=filled];
"Clip_5.G_swap_0_run_npu_oact_7" [color=lightcoral, shape=rectangle, style=filled];
"Clip_5.G_swap_0_run_npu_8" [color=lightcoral, shape=rectangle, style=filled];
"Clip_5.G_swap_0_save_oact_9" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_7.G_swap_0_load_wght_10" [color=lightskyblue, shape=ellipse, style=filled];
"BatchNormalization_7.G_swap_0_load_iacts_11" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_7.G_swap_0_run_npu_oact_12" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_7.G_swap_0_run_npu_13" [color=lightcoral, shape=rectangle, style=filled];
"Clip_2.G_IR_1_load_wght_14" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_2.G_IR_1_load_iacts_15" [color=lightsalmon, shape=ellipse, style=filled];
"Clip_2.G_IR_1_run_npu_oact_16" [color=lightcoral, shape=rectangle, style=filled];
"Clip_2.G_IR_1_run_npu_17" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_7.G_swap_0_save_oact_18" [color="#bc5e00", shape=ellipse, style=filled];
"Clip_2.G_IR_1_save_oact_19" [color=lightgrey, shape=ellipse, style=filled];
"Clip_5.G_swap_1_load_wght_20" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_5.G_swap_1_load_iacts_21" [color=lightgrey, shape=ellipse, style=filled];
"Clip_5.G_swap_1_run_npu_oact_22" [color=lightcoral, shape=rectangle, style=filled];
"Clip_5.G_swap_1_run_npu_23" [color=lightcoral, shape=rectangle, style=filled];
"Clip_5.G_swap_1_save_oact_24" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_7.G_swap_1_load_wght_25" [color=lightskyblue, shape=ellipse, style=filled];
"BatchNormalization_7.G_swap_1_load_iacts_26" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_7.G_swap_1_run_npu_oact_27" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_7.G_swap_1_run_npu_28" [color=lightcoral, shape=rectangle, style=filled];
"Clip_2.G_IR_2_load_wght_29" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_2.G_IR_2_load_iacts_30" [color=lightsalmon, shape=ellipse, style=filled];
"Clip_2.G_IR_2_run_npu_oact_31" [color=lightcoral, shape=rectangle, style=filled];
"Clip_2.G_IR_2_run_npu_32" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_7.G_swap_1_save_oact_33" [color="#bc5e00", shape=ellipse, style=filled];
"Clip_2.G_IR_2_save_oact_34" [color=lightgrey, shape=ellipse, style=filled];
"Clip_5.G_swap_2_load_wght_35" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_5.G_swap_2_load_iacts_36" [color=lightgrey, shape=ellipse, style=filled];
"Clip_5.G_swap_2_run_npu_oact_37" [color=lightcoral, shape=rectangle, style=filled];
"Clip_5.G_swap_2_run_npu_38" [color=lightcoral, shape=rectangle, style=filled];
"Clip_5.G_swap_2_save_oact_39" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_7.G_swap_2_load_wght_40" [color=lightskyblue, shape=ellipse, style=filled];
"BatchNormalization_7.G_swap_2_load_iacts_41" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_7.G_swap_2_run_npu_oact_42" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_7.G_swap_2_run_npu_43" [color=lightcoral, shape=rectangle, style=filled];
"Clip_2.G_IR_3_load_wght_44" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_2.G_IR_3_load_iacts_45" [color=lightsalmon, shape=ellipse, style=filled];
"Clip_2.G_IR_3_run_npu_oact_46" [color=lightcoral, shape=rectangle, style=filled];
"Clip_2.G_IR_3_run_npu_47" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_7.G_swap_2_save_oact_48" [color="#bc5e00", shape=ellipse, style=filled];
"Clip_2.G_IR_3_save_oact_49" [color=lightgrey, shape=ellipse, style=filled];
"Clip_5.G_swap_3_load_wght_50" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_5.G_swap_3_load_iacts_51" [color=lightgrey, shape=ellipse, style=filled];
"Clip_5.G_swap_3_run_npu_oact_52" [color=lightcoral, shape=rectangle, style=filled];
"Clip_5.G_swap_3_run_npu_53" [color=lightcoral, shape=rectangle, style=filled];
"Clip_5.G_swap_3_save_oact_54" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_7.G_swap_3_load_wght_55" [color=lightskyblue, shape=ellipse, style=filled];
"BatchNormalization_7.G_swap_3_load_iacts_56" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_7.G_swap_3_run_npu_oact_57" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_7.G_swap_3_run_npu_58" [color=lightcoral, shape=rectangle, style=filled];
"Clip_2.G_IR_4_load_wght_59" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_2.G_IR_4_load_iacts_60" [color=lightsalmon, shape=ellipse, style=filled];
"Clip_2.G_IR_4_run_npu_oact_61" [color=lightcoral, shape=rectangle, style=filled];
"Clip_2.G_IR_4_run_npu_62" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_7.G_swap_3_save_oact_63" [color="#bc5e00", shape=ellipse, style=filled];
"Clip_2.G_IR_4_save_oact_64" [color=lightgrey, shape=ellipse, style=filled];
"Clip_5.G_swap_4_load_wght_65" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_5.G_swap_4_load_iacts_66" [color=lightgrey, shape=ellipse, style=filled];
"Clip_5.G_swap_4_run_npu_oact_67" [color=lightcoral, shape=rectangle, style=filled];
"Clip_5.G_swap_4_run_npu_68" [color=lightcoral, shape=rectangle, style=filled];
"Clip_5.G_swap_4_save_oact_69" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_7.G_swap_4_load_wght_70" [color=lightskyblue, shape=ellipse, style=filled];
"BatchNormalization_7.G_swap_4_load_iacts_71" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_7.G_swap_4_run_npu_oact_72" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_7.G_swap_4_run_npu_73" [color=lightcoral, shape=rectangle, style=filled];
"Clip_2.G_IR_5_load_wght_74" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_2.G_IR_5_load_iacts_75" [color=lightsalmon, shape=ellipse, style=filled];
"Clip_2.G_IR_5_run_npu_oact_76" [color=lightcoral, shape=rectangle, style=filled];
"Clip_2.G_IR_5_run_npu_77" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_7.G_swap_4_save_oact_78" [color="#bc5e00", shape=ellipse, style=filled];
"Clip_2.G_IR_5_save_oact_79" [color=lightgrey, shape=ellipse, style=filled];
"Clip_5.G_swap_5_load_wght_80" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_5.G_swap_5_load_iacts_81" [color=lightgrey, shape=ellipse, style=filled];
"Clip_5.G_swap_5_run_npu_oact_82" [color=lightcoral, shape=rectangle, style=filled];
"Clip_5.G_swap_5_run_npu_83" [color=lightcoral, shape=rectangle, style=filled];
"Clip_5.G_swap_5_save_oact_84" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_7.G_swap_5_load_wght_85" [color=lightskyblue, shape=ellipse, style=filled];
"BatchNormalization_7.G_swap_5_load_iacts_86" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_7.G_swap_5_run_npu_oact_87" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_7.G_swap_5_run_npu_88" [color=lightcoral, shape=rectangle, style=filled];
"Clip_2.G_IR_6_load_wght_89" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_2.G_IR_6_load_iacts_90" [color=lightsalmon, shape=ellipse, style=filled];
"Clip_2.G_IR_6_run_npu_oact_91" [color=lightcoral, shape=rectangle, style=filled];
"Clip_2.G_IR_6_run_npu_92" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_7.G_swap_5_save_oact_93" [color="#bc5e00", shape=ellipse, style=filled];
"Clip_2.G_IR_6_save_oact_94" [color=lightgrey, shape=ellipse, style=filled];
"Clip_5.G_swap_6_load_wght_95" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_5.G_swap_6_load_iacts_96" [color=lightgrey, shape=ellipse, style=filled];
"Clip_5.G_swap_6_run_npu_oact_97" [color=lightcoral, shape=rectangle, style=filled];
"Clip_5.G_swap_6_run_npu_98" [color=lightcoral, shape=rectangle, style=filled];
"Clip_5.G_swap_6_save_oact_99" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_7.G_swap_6_load_wght_100" [color=lightskyblue, shape=ellipse, style=filled];
"BatchNormalization_7.G_swap_6_load_iacts_101" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_7.G_swap_6_run_npu_oact_102" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_7.G_swap_6_run_npu_103" [color=lightcoral, shape=rectangle, style=filled];
"Clip_2.G_IR_7_load_wght_104" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_2.G_IR_7_load_iacts_105" [color=lightsalmon, shape=ellipse, style=filled];
"Clip_2.G_IR_7_run_npu_oact_106" [color=lightcoral, shape=rectangle, style=filled];
"Clip_2.G_IR_7_run_npu_107" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_7.G_swap_6_save_oact_108" [color="#bc5e00", shape=ellipse, style=filled];
"Clip_2.G_IR_7_save_oact_109" [color=lightgrey, shape=ellipse, style=filled];
"Clip_5.G_swap_7_load_wght_110" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_5.G_swap_7_load_iacts_111" [color=lightgrey, shape=ellipse, style=filled];
"Clip_5.G_swap_7_run_npu_oact_112" [color=lightcoral, shape=rectangle, style=filled];
"Clip_5.G_swap_7_run_npu_113" [color=lightcoral, shape=rectangle, style=filled];
"Clip_5.G_swap_7_save_oact_114" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_7.G_swap_7_load_wght_115" [color=lightskyblue, shape=ellipse, style=filled];
"BatchNormalization_7.G_swap_7_load_iacts_116" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_7.G_swap_7_run_npu_oact_117" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_7.G_swap_7_run_npu_118" [color=lightcoral, shape=rectangle, style=filled];
"Clip_2.G_IR_8_load_wght_119" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_2.G_IR_8_load_iacts_120" [color=lightsalmon, shape=ellipse, style=filled];
"Clip_2.G_IR_8_run_npu_oact_121" [color=lightcoral, shape=rectangle, style=filled];
"Clip_2.G_IR_8_run_npu_122" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_7.G_swap_7_save_oact_123" [color="#bc5e00", shape=ellipse, style=filled];
"Clip_2.G_IR_8_save_oact_124" [color=lightgrey, shape=ellipse, style=filled];
"Clip_5.G_swap_8_load_wght_125" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_5.G_swap_8_load_iacts_126" [color=lightgrey, shape=ellipse, style=filled];
"Clip_5.G_swap_8_run_npu_oact_127" [color=lightcoral, shape=rectangle, style=filled];
"Clip_5.G_swap_8_run_npu_128" [color=lightcoral, shape=rectangle, style=filled];
"Clip_5.G_swap_8_save_oact_129" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_7.G_swap_8_load_wght_130" [color=lightskyblue, shape=ellipse, style=filled];
"BatchNormalization_7.G_swap_8_load_iacts_131" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_7.G_swap_8_run_npu_oact_132" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_7.G_swap_8_run_npu_133" [color=lightcoral, shape=rectangle, style=filled];
"Clip_2.G_IR_9_load_wght_134" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_2.G_IR_9_load_iacts_135" [color=lightsalmon, shape=ellipse, style=filled];
"Clip_2.G_IR_9_run_npu_oact_136" [color=lightcoral, shape=rectangle, style=filled];
"Clip_2.G_IR_9_run_npu_137" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_7.G_swap_8_save_oact_138" [color="#bc5e00", shape=ellipse, style=filled];
"Clip_2.G_IR_9_save_oact_139" [color=lightgrey, shape=ellipse, style=filled];
"Clip_5.G_swap_9_load_wght_140" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_5.G_swap_9_load_iacts_141" [color=lightgrey, shape=ellipse, style=filled];
"Clip_5.G_swap_9_run_npu_oact_142" [color=lightcoral, shape=rectangle, style=filled];
"Clip_5.G_swap_9_run_npu_143" [color=lightcoral, shape=rectangle, style=filled];
"Clip_5.G_swap_9_save_oact_144" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_7.G_swap_9_load_wght_145" [color=lightskyblue, shape=ellipse, style=filled];
"BatchNormalization_7.G_swap_9_load_iacts_146" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_7.G_swap_9_run_npu_oact_147" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_7.G_swap_9_run_npu_148" [color=lightcoral, shape=rectangle, style=filled];
"Clip_2.G_IR_10_load_wght_149" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_2.G_IR_10_load_iacts_150" [color=lightsalmon, shape=ellipse, style=filled];
"Clip_2.G_IR_10_run_npu_oact_151" [color=lightcoral, shape=rectangle, style=filled];
"Clip_2.G_IR_10_run_npu_152" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_7.G_swap_9_save_oact_153" [color="#bc5e00", shape=ellipse, style=filled];
"Clip_2.G_IR_10_save_oact_154" [color=lightgrey, shape=ellipse, style=filled];
"Clip_5.G_swap_10_load_wght_155" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_5.G_swap_10_load_iacts_156" [color=lightgrey, shape=ellipse, style=filled];
"Clip_5.G_swap_10_run_npu_oact_157" [color=lightcoral, shape=rectangle, style=filled];
"Clip_5.G_swap_10_run_npu_158" [color=lightcoral, shape=rectangle, style=filled];
"Clip_5.G_swap_10_save_oact_159" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_7.G_swap_10_load_wght_160" [color=lightskyblue, shape=ellipse, style=filled];
"BatchNormalization_7.G_swap_10_load_iacts_161" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_7.G_swap_10_run_npu_oact_162" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_7.G_swap_10_run_npu_163" [color=lightcoral, shape=rectangle, style=filled];
"Clip_2.G_IR_11_load_wght_164" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_2.G_IR_11_load_iacts_165" [color=lightsalmon, shape=ellipse, style=filled];
"Clip_2.G_IR_11_run_npu_oact_166" [color=lightcoral, shape=rectangle, style=filled];
"Clip_2.G_IR_11_run_npu_167" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_7.G_swap_10_save_oact_168" [color="#bc5e00", shape=ellipse, style=filled];
"Clip_2.G_IR_11_save_oact_169" [color=lightgrey, shape=ellipse, style=filled];
"Clip_5.G_swap_11_load_wght_170" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_5.G_swap_11_load_iacts_171" [color=lightgrey, shape=ellipse, style=filled];
"Clip_5.G_swap_11_run_npu_oact_172" [color=lightcoral, shape=rectangle, style=filled];
"Clip_5.G_swap_11_run_npu_173" [color=lightcoral, shape=rectangle, style=filled];
"Clip_5.G_swap_11_save_oact_174" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_7.G_swap_11_load_wght_175" [color=lightskyblue, shape=ellipse, style=filled];
"BatchNormalization_7.G_swap_11_load_iacts_176" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_7.G_swap_11_run_npu_oact_177" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_7.G_swap_11_run_npu_178" [color=lightcoral, shape=rectangle, style=filled];
"Clip_2.G_IR_12_load_wght_179" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_2.G_IR_12_load_iacts_180" [color=lightsalmon, shape=ellipse, style=filled];
"Clip_2.G_IR_12_run_npu_oact_181" [color=lightcoral, shape=rectangle, style=filled];
"Clip_2.G_IR_12_run_npu_182" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_7.G_swap_11_save_oact_183" [color="#bc5e00", shape=ellipse, style=filled];
"Clip_2.G_IR_12_save_oact_184" [color=lightgrey, shape=ellipse, style=filled];
"Clip_5.G_swap_12_load_wght_185" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_5.G_swap_12_load_iacts_186" [color=lightgrey, shape=ellipse, style=filled];
"Clip_5.G_swap_12_run_npu_oact_187" [color=lightcoral, shape=rectangle, style=filled];
"Clip_5.G_swap_12_run_npu_188" [color=lightcoral, shape=rectangle, style=filled];
"Clip_5.G_swap_12_save_oact_189" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_7.G_swap_12_load_wght_190" [color=lightskyblue, shape=ellipse, style=filled];
"BatchNormalization_7.G_swap_12_load_iacts_191" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_7.G_swap_12_run_npu_oact_192" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_7.G_swap_12_run_npu_193" [color=lightcoral, shape=rectangle, style=filled];
"Clip_2.G_IR_13_load_wght_194" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_2.G_IR_13_load_iacts_195" [color=lightsalmon, shape=ellipse, style=filled];
"Clip_2.G_IR_13_run_npu_oact_196" [color=lightcoral, shape=rectangle, style=filled];
"Clip_2.G_IR_13_run_npu_197" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_7.G_swap_12_save_oact_198" [color="#bc5e00", shape=ellipse, style=filled];
"Clip_2.G_IR_13_save_oact_199" [color=lightgrey, shape=ellipse, style=filled];
"Clip_5.G_swap_13_load_wght_200" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_5.G_swap_13_load_iacts_201" [color=lightgrey, shape=ellipse, style=filled];
"Clip_5.G_swap_13_run_npu_oact_202" [color=lightcoral, shape=rectangle, style=filled];
"Clip_5.G_swap_13_run_npu_203" [color=lightcoral, shape=rectangle, style=filled];
"Clip_5.G_swap_13_save_oact_204" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_7.G_swap_13_load_wght_205" [color=lightskyblue, shape=ellipse, style=filled];
"BatchNormalization_7.G_swap_13_load_iacts_206" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_7.G_swap_13_run_npu_oact_207" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_7.G_swap_13_run_npu_208" [color=lightcoral, shape=rectangle, style=filled];
"Clip_2.G_IR_14_load_wght_209" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_2.G_IR_14_load_iacts_210" [color=lightsalmon, shape=ellipse, style=filled];
"Clip_2.G_IR_14_run_npu_oact_211" [color=lightcoral, shape=rectangle, style=filled];
"Clip_2.G_IR_14_run_npu_212" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_7.G_swap_13_save_oact_213" [color="#bc5e00", shape=ellipse, style=filled];
"Clip_2.G_IR_14_save_oact_214" [color=lightgrey, shape=ellipse, style=filled];
"Clip_5.G_swap_14_load_wght_215" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_5.G_swap_14_load_iacts_216" [color=lightgrey, shape=ellipse, style=filled];
"Clip_5.G_swap_14_run_npu_oact_217" [color=lightcoral, shape=rectangle, style=filled];
"Clip_5.G_swap_14_run_npu_218" [color=lightcoral, shape=rectangle, style=filled];
"Clip_5.G_swap_14_save_oact_219" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_7.G_swap_14_load_wght_220" [color=lightskyblue, shape=ellipse, style=filled];
"BatchNormalization_7.G_swap_14_load_iacts_221" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_7.G_swap_14_run_npu_oact_222" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_7.G_swap_14_run_npu_223" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_7.G_swap_14_save_oact_224" [color="#bc5e00", shape=ellipse, style=filled];
"Clip_10.G_IR_0_load_wght_225" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_10.G_IR_0_load_iacts_226" [color=lightsalmon, shape=ellipse, style=filled];
"Clip_10.G_IR_0_run_npu_oact_227" [color=lightcoral, shape=rectangle, style=filled];
"Clip_10.G_IR_0_run_npu_228" [color=lightcoral, shape=rectangle, style=filled];
"Clip_10.G_IR_0_save_oact_229" [color=lightgrey, shape=ellipse, style=filled];
"Clip_13.G_swap_0_load_wght_230" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_13.G_swap_0_load_iacts_231" [color=lightgrey, shape=ellipse, style=filled];
"Clip_13.G_swap_0_run_npu_oact_232" [color=lightcoral, shape=rectangle, style=filled];
"Clip_13.G_swap_0_run_npu_233" [color=lightcoral, shape=rectangle, style=filled];
"Clip_13.G_swap_0_save_oact_234" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_15.G_swap_0_load_wght_235" [color=lightskyblue, shape=ellipse, style=filled];
"BatchNormalization_15.G_swap_0_load_iacts_236" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_15.G_swap_0_run_npu_oact_237" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_15.G_swap_0_run_npu_238" [color=lightcoral, shape=rectangle, style=filled];
"Clip_10.G_IR_1_load_wght_239" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_10.G_IR_1_load_iacts_240" [color=lightsalmon, shape=ellipse, style=filled];
"Clip_10.G_IR_1_run_npu_oact_241" [color=lightcoral, shape=rectangle, style=filled];
"Clip_10.G_IR_1_run_npu_242" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_15.G_swap_0_save_oact_243" [color="#bc5e00", shape=ellipse, style=filled];
"Clip_10.G_IR_1_save_oact_244" [color=lightgrey, shape=ellipse, style=filled];
"Clip_13.G_swap_1_load_wght_245" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_13.G_swap_1_load_iacts_246" [color=lightgrey, shape=ellipse, style=filled];
"Clip_13.G_swap_1_run_npu_oact_247" [color=lightcoral, shape=rectangle, style=filled];
"Clip_13.G_swap_1_run_npu_248" [color=lightcoral, shape=rectangle, style=filled];
"Clip_13.G_swap_1_save_oact_249" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_15.G_swap_1_load_wght_250" [color=lightskyblue, shape=ellipse, style=filled];
"BatchNormalization_15.G_swap_1_load_iacts_251" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_15.G_swap_1_run_npu_oact_252" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_15.G_swap_1_run_npu_253" [color=lightcoral, shape=rectangle, style=filled];
"Clip_10.G_IR_2_load_wght_254" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_10.G_IR_2_load_iacts_255" [color=lightsalmon, shape=ellipse, style=filled];
"Clip_10.G_IR_2_run_npu_oact_256" [color=lightcoral, shape=rectangle, style=filled];
"Clip_10.G_IR_2_run_npu_257" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_15.G_swap_1_save_oact_258" [color="#bc5e00", shape=ellipse, style=filled];
"Clip_10.G_IR_2_save_oact_259" [color=lightgrey, shape=ellipse, style=filled];
"Clip_13.G_swap_2_load_wght_260" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_13.G_swap_2_load_iacts_261" [color=lightgrey, shape=ellipse, style=filled];
"Clip_13.G_swap_2_run_npu_oact_262" [color=lightcoral, shape=rectangle, style=filled];
"Clip_13.G_swap_2_run_npu_263" [color=lightcoral, shape=rectangle, style=filled];
"Clip_13.G_swap_2_save_oact_264" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_15.G_swap_2_load_wght_265" [color=lightskyblue, shape=ellipse, style=filled];
"BatchNormalization_15.G_swap_2_load_iacts_266" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_15.G_swap_2_run_npu_oact_267" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_15.G_swap_2_run_npu_268" [color=lightcoral, shape=rectangle, style=filled];
"Clip_10.G_IR_3_load_wght_269" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_10.G_IR_3_load_iacts_270" [color=lightsalmon, shape=ellipse, style=filled];
"Clip_10.G_IR_3_run_npu_oact_271" [color=lightcoral, shape=rectangle, style=filled];
"Clip_10.G_IR_3_run_npu_272" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_15.G_swap_2_save_oact_273" [color="#bc5e00", shape=ellipse, style=filled];
"Clip_10.G_IR_3_save_oact_274" [color=lightgrey, shape=ellipse, style=filled];
"Clip_13.G_swap_3_load_wght_275" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_13.G_swap_3_load_iacts_276" [color=lightgrey, shape=ellipse, style=filled];
"Clip_13.G_swap_3_run_npu_oact_277" [color=lightcoral, shape=rectangle, style=filled];
"Clip_13.G_swap_3_run_npu_278" [color=lightcoral, shape=rectangle, style=filled];
"Clip_13.G_swap_3_save_oact_279" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_15.G_swap_3_load_wght_280" [color=lightskyblue, shape=ellipse, style=filled];
"BatchNormalization_15.G_swap_3_load_iacts_281" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_15.G_swap_3_run_npu_oact_282" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_15.G_swap_3_run_npu_283" [color=lightcoral, shape=rectangle, style=filled];
"Clip_10.G_IR_4_load_wght_284" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_10.G_IR_4_load_iacts_285" [color=lightsalmon, shape=ellipse, style=filled];
"Clip_10.G_IR_4_run_npu_oact_286" [color=lightcoral, shape=rectangle, style=filled];
"Clip_10.G_IR_4_run_npu_287" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_15.G_swap_3_save_oact_288" [color="#bc5e00", shape=ellipse, style=filled];
"Clip_10.G_IR_4_save_oact_289" [color=lightgrey, shape=ellipse, style=filled];
"Clip_13.G_swap_4_load_wght_290" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_13.G_swap_4_load_iacts_291" [color=lightgrey, shape=ellipse, style=filled];
"Clip_13.G_swap_4_run_npu_oact_292" [color=lightcoral, shape=rectangle, style=filled];
"Clip_13.G_swap_4_run_npu_293" [color=lightcoral, shape=rectangle, style=filled];
"Clip_13.G_swap_4_save_oact_294" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_15.G_swap_4_load_wght_295" [color=lightskyblue, shape=ellipse, style=filled];
"BatchNormalization_15.G_swap_4_load_iacts_296" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_15.G_swap_4_run_npu_oact_297" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_15.G_swap_4_run_npu_298" [color=lightcoral, shape=rectangle, style=filled];
"Clip_10.G_IR_5_load_wght_299" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_10.G_IR_5_load_iacts_300" [color=lightsalmon, shape=ellipse, style=filled];
"Clip_10.G_IR_5_run_npu_oact_301" [color=lightcoral, shape=rectangle, style=filled];
"Clip_10.G_IR_5_run_npu_302" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_15.G_swap_4_save_oact_303" [color="#bc5e00", shape=ellipse, style=filled];
"Clip_10.G_IR_5_save_oact_304" [color=lightgrey, shape=ellipse, style=filled];
"Clip_13.G_swap_5_load_wght_305" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_13.G_swap_5_load_iacts_306" [color=lightgrey, shape=ellipse, style=filled];
"Clip_13.G_swap_5_run_npu_oact_307" [color=lightcoral, shape=rectangle, style=filled];
"Clip_13.G_swap_5_run_npu_308" [color=lightcoral, shape=rectangle, style=filled];
"Clip_13.G_swap_5_save_oact_309" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_15.G_swap_5_load_wght_310" [color=lightskyblue, shape=ellipse, style=filled];
"BatchNormalization_15.G_swap_5_load_iacts_311" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_15.G_swap_5_run_npu_oact_312" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_15.G_swap_5_run_npu_313" [color=lightcoral, shape=rectangle, style=filled];
"Clip_10.G_IR_6_load_wght_314" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_10.G_IR_6_load_iacts_315" [color=lightsalmon, shape=ellipse, style=filled];
"Clip_10.G_IR_6_run_npu_oact_316" [color=lightcoral, shape=rectangle, style=filled];
"Clip_10.G_IR_6_run_npu_317" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_15.G_swap_5_save_oact_318" [color="#bc5e00", shape=ellipse, style=filled];
"Clip_10.G_IR_6_save_oact_319" [color=lightgrey, shape=ellipse, style=filled];
"Clip_13.G_swap_6_load_wght_320" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_13.G_swap_6_load_iacts_321" [color=lightgrey, shape=ellipse, style=filled];
"Clip_13.G_swap_6_run_npu_oact_322" [color=lightcoral, shape=rectangle, style=filled];
"Clip_13.G_swap_6_run_npu_323" [color=lightcoral, shape=rectangle, style=filled];
"Clip_13.G_swap_6_save_oact_324" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_15.G_swap_6_load_wght_325" [color=lightskyblue, shape=ellipse, style=filled];
"BatchNormalization_15.G_swap_6_load_iacts_326" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_15.G_swap_6_run_npu_oact_327" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_15.G_swap_6_run_npu_328" [color=lightcoral, shape=rectangle, style=filled];
"Clip_10.G_IR_7_load_wght_329" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_10.G_IR_7_load_iacts_330" [color=lightsalmon, shape=ellipse, style=filled];
"Clip_10.G_IR_7_run_npu_oact_331" [color=lightcoral, shape=rectangle, style=filled];
"Clip_10.G_IR_7_run_npu_332" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_15.G_swap_6_save_oact_333" [color="#bc5e00", shape=ellipse, style=filled];
"Clip_10.G_IR_7_save_oact_334" [color=lightgrey, shape=ellipse, style=filled];
"Clip_13.G_swap_7_load_wght_335" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_13.G_swap_7_load_iacts_336" [color=lightgrey, shape=ellipse, style=filled];
"Clip_13.G_swap_7_run_npu_oact_337" [color=lightcoral, shape=rectangle, style=filled];
"Clip_13.G_swap_7_run_npu_338" [color=lightcoral, shape=rectangle, style=filled];
"Clip_13.G_swap_7_save_oact_339" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_15.G_swap_7_load_wght_340" [color=lightskyblue, shape=ellipse, style=filled];
"BatchNormalization_15.G_swap_7_load_iacts_341" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_15.G_swap_7_run_npu_oact_342" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_15.G_swap_7_run_npu_343" [color=lightcoral, shape=rectangle, style=filled];
"Clip_10.G_IR_8_load_wght_344" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_10.G_IR_8_load_iacts_345" [color=lightsalmon, shape=ellipse, style=filled];
"Clip_10.G_IR_8_run_npu_oact_346" [color=lightcoral, shape=rectangle, style=filled];
"Clip_10.G_IR_8_run_npu_347" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_15.G_swap_7_save_oact_348" [color="#bc5e00", shape=ellipse, style=filled];
"Clip_10.G_IR_8_save_oact_349" [color=lightgrey, shape=ellipse, style=filled];
"Clip_13.G_swap_8_load_wght_350" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_13.G_swap_8_load_iacts_351" [color=lightgrey, shape=ellipse, style=filled];
"Clip_13.G_swap_8_run_npu_oact_352" [color=lightcoral, shape=rectangle, style=filled];
"Clip_13.G_swap_8_run_npu_353" [color=lightcoral, shape=rectangle, style=filled];
"Clip_13.G_swap_8_save_oact_354" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_15.G_swap_8_load_wght_355" [color=lightskyblue, shape=ellipse, style=filled];
"BatchNormalization_15.G_swap_8_load_iacts_356" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_15.G_swap_8_run_npu_oact_357" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_15.G_swap_8_run_npu_358" [color=lightcoral, shape=rectangle, style=filled];
"Clip_10.G_IR_9_load_wght_359" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_10.G_IR_9_load_iacts_360" [color=lightsalmon, shape=ellipse, style=filled];
"Clip_10.G_IR_9_run_npu_oact_361" [color=lightcoral, shape=rectangle, style=filled];
"Clip_10.G_IR_9_run_npu_362" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_15.G_swap_8_save_oact_363" [color="#bc5e00", shape=ellipse, style=filled];
"Clip_10.G_IR_9_save_oact_364" [color=lightgrey, shape=ellipse, style=filled];
"Clip_13.G_swap_9_load_wght_365" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_13.G_swap_9_load_iacts_366" [color=lightgrey, shape=ellipse, style=filled];
"Clip_13.G_swap_9_run_npu_oact_367" [color=lightcoral, shape=rectangle, style=filled];
"Clip_13.G_swap_9_run_npu_368" [color=lightcoral, shape=rectangle, style=filled];
"Clip_13.G_swap_9_save_oact_369" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_15.G_swap_9_load_wght_370" [color=lightskyblue, shape=ellipse, style=filled];
"BatchNormalization_15.G_swap_9_load_iacts_371" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_15.G_swap_9_run_npu_oact_372" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_15.G_swap_9_run_npu_373" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_15.G_swap_9_save_oact_374" [color="#bc5e00", shape=ellipse, style=filled];
"Clip_18.G_IR_0_load_wght_375" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_18.G_IR_0_load_iacts_376" [color=lightsalmon, shape=ellipse, style=filled];
"Clip_18.G_IR_0_run_npu_oact_377" [color=lightcoral, shape=rectangle, style=filled];
"Clip_18.G_IR_0_run_npu_378" [color=lightcoral, shape=rectangle, style=filled];
"Clip_18.G_IR_0_save_oact_379" [color=lightgrey, shape=ellipse, style=filled];
"Clip_21.G_swap_0_load_wght_380" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_21.G_swap_0_load_iacts_381" [color=lightgrey, shape=ellipse, style=filled];
"Clip_21.G_swap_0_run_npu_oact_382" [color=lightcoral, shape=rectangle, style=filled];
"Clip_21.G_swap_0_run_npu_383" [color=lightcoral, shape=rectangle, style=filled];
"Clip_21.G_swap_0_save_oact_384" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_23.G_swap_0_load_wght_385" [color=lightskyblue, shape=ellipse, style=filled];
"BatchNormalization_23.G_swap_0_load_iacts_386" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_23.G_swap_0_run_npu_oact_387" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_23.G_swap_0_run_npu_388" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_23.G_swap_0_save_oact_389" [color=lightgrey, shape=ellipse, style=filled];
"Add_24.G_swap_0_load_iacts_390" [color=lightsalmon, shape=ellipse, style=filled];
"Add_24.G_swap_0_load_iacts_391" [color=lightgrey, shape=ellipse, style=filled];
"Add_24.G_swap_0_run_npu_oact_392" [color=lightcoral, shape=rectangle, style=filled];
"Add_24.G_swap_0_run_npu_393" [color=lightcoral, shape=rectangle, style=filled];
"Add_24.G_swap_0_save_oact_394" [color="#bc5e00", shape=ellipse, style=filled];
"Clip_18.G_IR_1_load_wght_395" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_18.G_IR_1_load_iacts_396" [color=lightsalmon, shape=ellipse, style=filled];
"Clip_18.G_IR_1_run_npu_oact_397" [color=lightcoral, shape=rectangle, style=filled];
"Clip_18.G_IR_1_run_npu_398" [color=lightcoral, shape=rectangle, style=filled];
"Clip_18.G_IR_1_save_oact_399" [color=lightgrey, shape=ellipse, style=filled];
"Clip_21.G_swap_1_load_wght_400" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_21.G_swap_1_load_iacts_401" [color=lightgrey, shape=ellipse, style=filled];
"Clip_21.G_swap_1_run_npu_oact_402" [color=lightcoral, shape=rectangle, style=filled];
"Clip_21.G_swap_1_run_npu_403" [color=lightcoral, shape=rectangle, style=filled];
"Clip_21.G_swap_1_save_oact_404" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_23.G_swap_1_load_wght_405" [color=lightskyblue, shape=ellipse, style=filled];
"BatchNormalization_23.G_swap_1_load_iacts_406" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_23.G_swap_1_run_npu_oact_407" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_23.G_swap_1_run_npu_408" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_23.G_swap_1_save_oact_409" [color=lightgrey, shape=ellipse, style=filled];
"Add_24.G_swap_1_load_iacts_410" [color=lightsalmon, shape=ellipse, style=filled];
"Add_24.G_swap_1_load_iacts_411" [color=lightgrey, shape=ellipse, style=filled];
"Add_24.G_swap_1_run_npu_oact_412" [color=lightcoral, shape=rectangle, style=filled];
"Add_24.G_swap_1_run_npu_413" [color=lightcoral, shape=rectangle, style=filled];
"Add_24.G_swap_1_save_oact_414" [color="#bc5e00", shape=ellipse, style=filled];
"Clip_18.G_IR_2_load_wght_415" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_18.G_IR_2_load_iacts_416" [color=lightsalmon, shape=ellipse, style=filled];
"Clip_18.G_IR_2_run_npu_oact_417" [color=lightcoral, shape=rectangle, style=filled];
"Clip_18.G_IR_2_run_npu_418" [color=lightcoral, shape=rectangle, style=filled];
"Clip_18.G_IR_2_save_oact_419" [color=lightgrey, shape=ellipse, style=filled];
"Clip_21.G_swap_2_load_wght_420" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_21.G_swap_2_load_iacts_421" [color=lightgrey, shape=ellipse, style=filled];
"Clip_21.G_swap_2_run_npu_oact_422" [color=lightcoral, shape=rectangle, style=filled];
"Clip_21.G_swap_2_run_npu_423" [color=lightcoral, shape=rectangle, style=filled];
"Clip_21.G_swap_2_save_oact_424" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_23.G_swap_2_load_wght_425" [color=lightskyblue, shape=ellipse, style=filled];
"BatchNormalization_23.G_swap_2_load_iacts_426" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_23.G_swap_2_run_npu_oact_427" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_23.G_swap_2_run_npu_428" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_23.G_swap_2_save_oact_429" [color=lightgrey, shape=ellipse, style=filled];
"Add_24.G_swap_2_load_iacts_430" [color=lightsalmon, shape=ellipse, style=filled];
"Add_24.G_swap_2_load_iacts_431" [color=lightgrey, shape=ellipse, style=filled];
"Add_24.G_swap_2_run_npu_oact_432" [color=lightcoral, shape=rectangle, style=filled];
"Add_24.G_swap_2_run_npu_433" [color=lightcoral, shape=rectangle, style=filled];
"Add_24.G_swap_2_save_oact_434" [color="#bc5e00", shape=ellipse, style=filled];
"Clip_18.G_IR_3_load_wght_435" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_18.G_IR_3_load_iacts_436" [color=lightsalmon, shape=ellipse, style=filled];
"Clip_18.G_IR_3_run_npu_oact_437" [color=lightcoral, shape=rectangle, style=filled];
"Clip_18.G_IR_3_run_npu_438" [color=lightcoral, shape=rectangle, style=filled];
"Clip_18.G_IR_3_save_oact_439" [color=lightgrey, shape=ellipse, style=filled];
"Clip_21.G_swap_3_load_wght_440" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_21.G_swap_3_load_iacts_441" [color=lightgrey, shape=ellipse, style=filled];
"Clip_21.G_swap_3_run_npu_oact_442" [color=lightcoral, shape=rectangle, style=filled];
"Clip_21.G_swap_3_run_npu_443" [color=lightcoral, shape=rectangle, style=filled];
"Clip_21.G_swap_3_save_oact_444" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_23.G_swap_3_load_wght_445" [color=lightskyblue, shape=ellipse, style=filled];
"BatchNormalization_23.G_swap_3_load_iacts_446" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_23.G_swap_3_run_npu_oact_447" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_23.G_swap_3_run_npu_448" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_23.G_swap_3_save_oact_449" [color=lightgrey, shape=ellipse, style=filled];
"Add_24.G_swap_3_load_iacts_450" [color=lightsalmon, shape=ellipse, style=filled];
"Add_24.G_swap_3_load_iacts_451" [color=lightgrey, shape=ellipse, style=filled];
"Add_24.G_swap_3_run_npu_oact_452" [color=lightcoral, shape=rectangle, style=filled];
"Add_24.G_swap_3_run_npu_453" [color=lightcoral, shape=rectangle, style=filled];
"Add_24.G_swap_3_save_oact_454" [color="#bc5e00", shape=ellipse, style=filled];
"Clip_18.G_IR_4_load_wght_455" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_18.G_IR_4_load_iacts_456" [color=lightsalmon, shape=ellipse, style=filled];
"Clip_18.G_IR_4_run_npu_oact_457" [color=lightcoral, shape=rectangle, style=filled];
"Clip_18.G_IR_4_run_npu_458" [color=lightcoral, shape=rectangle, style=filled];
"Clip_18.G_IR_4_save_oact_459" [color=lightgrey, shape=ellipse, style=filled];
"Clip_21.G_swap_4_load_wght_460" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_21.G_swap_4_load_iacts_461" [color=lightgrey, shape=ellipse, style=filled];
"Clip_21.G_swap_4_run_npu_oact_462" [color=lightcoral, shape=rectangle, style=filled];
"Clip_21.G_swap_4_run_npu_463" [color=lightcoral, shape=rectangle, style=filled];
"Clip_21.G_swap_4_save_oact_464" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_23.G_swap_4_load_wght_465" [color=lightskyblue, shape=ellipse, style=filled];
"BatchNormalization_23.G_swap_4_load_iacts_466" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_23.G_swap_4_run_npu_oact_467" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_23.G_swap_4_run_npu_468" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_23.G_swap_4_save_oact_469" [color=lightgrey, shape=ellipse, style=filled];
"Add_24.G_swap_4_load_iacts_470" [color=lightsalmon, shape=ellipse, style=filled];
"Add_24.G_swap_4_load_iacts_471" [color=lightgrey, shape=ellipse, style=filled];
"Add_24.G_swap_4_run_npu_oact_472" [color=lightcoral, shape=rectangle, style=filled];
"Add_24.G_swap_4_run_npu_473" [color=lightcoral, shape=rectangle, style=filled];
"Add_24.G_swap_4_save_oact_474" [color="#bc5e00", shape=ellipse, style=filled];
"Clip_27.G_IR_0_load_wght_475" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_27.G_IR_0_load_iacts_476" [color=lightsalmon, shape=ellipse, style=filled];
"Clip_27.G_IR_0_run_npu_oact_477" [color=lightcoral, shape=rectangle, style=filled];
"Clip_27.G_IR_0_run_npu_478" [color=lightcoral, shape=rectangle, style=filled];
"Clip_27.G_IR_0_save_oact_479" [color=lightgrey, shape=ellipse, style=filled];
"Clip_30.G_swap_0_load_wght_480" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_30.G_swap_0_load_iacts_481" [color=lightgrey, shape=ellipse, style=filled];
"Clip_30.G_swap_0_run_npu_oact_482" [color=lightcoral, shape=rectangle, style=filled];
"Clip_30.G_swap_0_run_npu_483" [color=lightcoral, shape=rectangle, style=filled];
"Clip_30.G_swap_0_save_oact_484" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_32.G_swap_0_load_wght_485" [color=lightskyblue, shape=ellipse, style=filled];
"BatchNormalization_32.G_swap_0_load_iacts_486" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_32.G_swap_0_run_npu_oact_487" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_32.G_swap_0_run_npu_488" [color=lightcoral, shape=rectangle, style=filled];
"Clip_27.G_IR_1_load_wght_489" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_27.G_IR_1_load_iacts_490" [color=lightsalmon, shape=ellipse, style=filled];
"Clip_27.G_IR_1_run_npu_oact_491" [color=lightcoral, shape=rectangle, style=filled];
"Clip_27.G_IR_1_run_npu_492" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_32.G_swap_0_save_oact_493" [color="#bc5e00", shape=ellipse, style=filled];
"Clip_27.G_IR_1_save_oact_494" [color=lightgrey, shape=ellipse, style=filled];
"Clip_30.G_swap_1_load_wght_495" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_30.G_swap_1_load_iacts_496" [color=lightgrey, shape=ellipse, style=filled];
"Clip_30.G_swap_1_run_npu_oact_497" [color=lightcoral, shape=rectangle, style=filled];
"Clip_30.G_swap_1_run_npu_498" [color=lightcoral, shape=rectangle, style=filled];
"Clip_30.G_swap_1_save_oact_499" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_32.G_swap_1_load_wght_500" [color=lightskyblue, shape=ellipse, style=filled];
"BatchNormalization_32.G_swap_1_load_iacts_501" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_32.G_swap_1_run_npu_oact_502" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_32.G_swap_1_run_npu_503" [color=lightcoral, shape=rectangle, style=filled];
"Clip_27.G_IR_2_load_wght_504" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_27.G_IR_2_load_iacts_505" [color=lightsalmon, shape=ellipse, style=filled];
"Clip_27.G_IR_2_run_npu_oact_506" [color=lightcoral, shape=rectangle, style=filled];
"Clip_27.G_IR_2_run_npu_507" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_32.G_swap_1_save_oact_508" [color="#bc5e00", shape=ellipse, style=filled];
"Clip_27.G_IR_2_save_oact_509" [color=lightgrey, shape=ellipse, style=filled];
"Clip_30.G_swap_2_load_wght_510" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_30.G_swap_2_load_iacts_511" [color=lightgrey, shape=ellipse, style=filled];
"Clip_30.G_swap_2_run_npu_oact_512" [color=lightcoral, shape=rectangle, style=filled];
"Clip_30.G_swap_2_run_npu_513" [color=lightcoral, shape=rectangle, style=filled];
"Clip_30.G_swap_2_save_oact_514" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_32.G_swap_2_load_wght_515" [color=lightskyblue, shape=ellipse, style=filled];
"BatchNormalization_32.G_swap_2_load_iacts_516" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_32.G_swap_2_run_npu_oact_517" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_32.G_swap_2_run_npu_518" [color=lightcoral, shape=rectangle, style=filled];
"Clip_27.G_IR_3_load_wght_519" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_27.G_IR_3_load_iacts_520" [color=lightsalmon, shape=ellipse, style=filled];
"Clip_27.G_IR_3_run_npu_oact_521" [color=lightcoral, shape=rectangle, style=filled];
"Clip_27.G_IR_3_run_npu_522" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_32.G_swap_2_save_oact_523" [color="#bc5e00", shape=ellipse, style=filled];
"Clip_27.G_IR_3_save_oact_524" [color=lightgrey, shape=ellipse, style=filled];
"Clip_30.G_swap_3_load_wght_525" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_30.G_swap_3_load_iacts_526" [color=lightgrey, shape=ellipse, style=filled];
"Clip_30.G_swap_3_run_npu_oact_527" [color=lightcoral, shape=rectangle, style=filled];
"Clip_30.G_swap_3_run_npu_528" [color=lightcoral, shape=rectangle, style=filled];
"Clip_30.G_swap_3_save_oact_529" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_32.G_swap_3_load_wght_530" [color=lightskyblue, shape=ellipse, style=filled];
"BatchNormalization_32.G_swap_3_load_iacts_531" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_32.G_swap_3_run_npu_oact_532" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_32.G_swap_3_run_npu_533" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_32.G_swap_3_save_oact_534" [color="#bc5e00", shape=ellipse, style=filled];
"Clip_35.G_IR_0_load_wght_535" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_35.G_IR_0_load_iacts_536" [color=lightsalmon, shape=ellipse, style=filled];
"Clip_35.G_IR_0_run_npu_oact_537" [color=lightcoral, shape=rectangle, style=filled];
"Clip_35.G_IR_0_run_npu_538" [color=lightcoral, shape=rectangle, style=filled];
"Clip_35.G_IR_0_save_oact_539" [color=lightgrey, shape=ellipse, style=filled];
"Clip_38.G_swap_0_load_wght_540" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_38.G_swap_0_load_iacts_541" [color=lightgrey, shape=ellipse, style=filled];
"Clip_38.G_swap_0_run_npu_oact_542" [color=lightcoral, shape=rectangle, style=filled];
"Clip_38.G_swap_0_run_npu_543" [color=lightcoral, shape=rectangle, style=filled];
"Clip_38.G_swap_0_save_oact_544" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_40.G_swap_0_load_wght_545" [color=lightskyblue, shape=ellipse, style=filled];
"BatchNormalization_40.G_swap_0_load_iacts_546" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_40.G_swap_0_run_npu_oact_547" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_40.G_swap_0_run_npu_548" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_40.G_swap_0_save_oact_549" [color=lightgrey, shape=ellipse, style=filled];
"Add_41.G_swap_0_load_iacts_550" [color=lightsalmon, shape=ellipse, style=filled];
"Add_41.G_swap_0_load_iacts_551" [color=lightgrey, shape=ellipse, style=filled];
"Add_41.G_swap_0_run_npu_oact_552" [color=lightcoral, shape=rectangle, style=filled];
"Add_41.G_swap_0_run_npu_553" [color=lightcoral, shape=rectangle, style=filled];
"Add_41.G_swap_0_save_oact_554" [color="#bc5e00", shape=ellipse, style=filled];
"Clip_35.G_IR_1_load_wght_555" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_35.G_IR_1_load_iacts_556" [color=lightsalmon, shape=ellipse, style=filled];
"Clip_35.G_IR_1_run_npu_oact_557" [color=lightcoral, shape=rectangle, style=filled];
"Clip_35.G_IR_1_run_npu_558" [color=lightcoral, shape=rectangle, style=filled];
"Clip_35.G_IR_1_save_oact_559" [color=lightgrey, shape=ellipse, style=filled];
"Clip_38.G_swap_1_load_wght_560" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_38.G_swap_1_load_iacts_561" [color=lightgrey, shape=ellipse, style=filled];
"Clip_38.G_swap_1_run_npu_oact_562" [color=lightcoral, shape=rectangle, style=filled];
"Clip_38.G_swap_1_run_npu_563" [color=lightcoral, shape=rectangle, style=filled];
"Clip_38.G_swap_1_save_oact_564" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_40.G_swap_1_load_wght_565" [color=lightskyblue, shape=ellipse, style=filled];
"BatchNormalization_40.G_swap_1_load_iacts_566" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_40.G_swap_1_run_npu_oact_567" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_40.G_swap_1_run_npu_568" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_40.G_swap_1_save_oact_569" [color=lightgrey, shape=ellipse, style=filled];
"Add_41.G_swap_1_load_iacts_570" [color=lightsalmon, shape=ellipse, style=filled];
"Add_41.G_swap_1_load_iacts_571" [color=lightgrey, shape=ellipse, style=filled];
"Add_41.G_swap_1_run_npu_oact_572" [color=lightcoral, shape=rectangle, style=filled];
"Add_41.G_swap_1_run_npu_573" [color=lightcoral, shape=rectangle, style=filled];
"Add_41.G_swap_1_save_oact_574" [color="#bc5e00", shape=ellipse, style=filled];
"Clip_44.G_IR_0_load_wght_575" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_44.G_IR_0_load_iacts_576" [color=lightsalmon, shape=ellipse, style=filled];
"Clip_44.G_IR_0_run_npu_oact_577" [color=lightcoral, shape=rectangle, style=filled];
"Clip_44.G_IR_0_run_npu_578" [color=lightcoral, shape=rectangle, style=filled];
"Clip_44.G_IR_0_save_oact_579" [color=lightgrey, shape=ellipse, style=filled];
"Clip_47.G_swap_0_load_wght_580" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_47.G_swap_0_load_iacts_581" [color=lightgrey, shape=ellipse, style=filled];
"Clip_47.G_swap_0_run_npu_oact_582" [color=lightcoral, shape=rectangle, style=filled];
"Clip_47.G_swap_0_run_npu_583" [color=lightcoral, shape=rectangle, style=filled];
"Clip_47.G_swap_0_save_oact_584" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_49.G_swap_0_load_wght_585" [color=lightskyblue, shape=ellipse, style=filled];
"BatchNormalization_49.G_swap_0_load_iacts_586" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_49.G_swap_0_run_npu_oact_587" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_49.G_swap_0_run_npu_588" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_49.G_swap_0_save_oact_589" [color=lightgrey, shape=ellipse, style=filled];
"Add_50.G_swap_0_load_iacts_590" [color=lightsalmon, shape=ellipse, style=filled];
"Add_50.G_swap_0_load_iacts_591" [color=lightgrey, shape=ellipse, style=filled];
"Add_50.G_swap_0_run_npu_oact_592" [color=lightcoral, shape=rectangle, style=filled];
"Add_50.G_swap_0_run_npu_593" [color=lightcoral, shape=rectangle, style=filled];
"Add_50.G_swap_0_save_oact_594" [color="#bc5e00", shape=ellipse, style=filled];
"Clip_44.G_IR_1_load_wght_595" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_44.G_IR_1_load_iacts_596" [color=lightsalmon, shape=ellipse, style=filled];
"Clip_44.G_IR_1_run_npu_oact_597" [color=lightcoral, shape=rectangle, style=filled];
"Clip_44.G_IR_1_run_npu_598" [color=lightcoral, shape=rectangle, style=filled];
"Clip_44.G_IR_1_save_oact_599" [color=lightgrey, shape=ellipse, style=filled];
"Clip_47.G_swap_1_load_wght_600" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_47.G_swap_1_load_iacts_601" [color=lightgrey, shape=ellipse, style=filled];
"Clip_47.G_swap_1_run_npu_oact_602" [color=lightcoral, shape=rectangle, style=filled];
"Clip_47.G_swap_1_run_npu_603" [color=lightcoral, shape=rectangle, style=filled];
"Clip_47.G_swap_1_save_oact_604" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_49.G_swap_1_load_wght_605" [color=lightskyblue, shape=ellipse, style=filled];
"BatchNormalization_49.G_swap_1_load_iacts_606" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_49.G_swap_1_run_npu_oact_607" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_49.G_swap_1_run_npu_608" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_49.G_swap_1_save_oact_609" [color=lightgrey, shape=ellipse, style=filled];
"Add_50.G_swap_1_load_iacts_610" [color=lightsalmon, shape=ellipse, style=filled];
"Add_50.G_swap_1_load_iacts_611" [color=lightgrey, shape=ellipse, style=filled];
"Add_50.G_swap_1_run_npu_oact_612" [color=lightcoral, shape=rectangle, style=filled];
"Add_50.G_swap_1_run_npu_613" [color=lightcoral, shape=rectangle, style=filled];
"Add_50.G_swap_1_save_oact_614" [color="#bc5e00", shape=ellipse, style=filled];
"Clip_53.G_IR_0_load_wght_615" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_53.G_IR_0_load_iacts_616" [color=lightsalmon, shape=ellipse, style=filled];
"Clip_53.G_IR_0_run_npu_oact_617" [color=lightcoral, shape=rectangle, style=filled];
"Clip_53.G_IR_0_run_npu_618" [color=lightcoral, shape=rectangle, style=filled];
"Clip_53.G_IR_0_save_oact_619" [color=lightgrey, shape=ellipse, style=filled];
"Clip_56.G_swap_0_load_wght_620" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_56.G_swap_0_load_iacts_621" [color=lightgrey, shape=ellipse, style=filled];
"Clip_56.G_swap_0_run_npu_oact_622" [color=lightcoral, shape=rectangle, style=filled];
"Clip_56.G_swap_0_run_npu_623" [color=lightcoral, shape=rectangle, style=filled];
"Clip_56.G_swap_0_save_oact_624" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_58.G_swap_0_load_wght_625" [color=lightskyblue, shape=ellipse, style=filled];
"BatchNormalization_58.G_swap_0_load_iacts_626" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_58.G_swap_0_run_npu_oact_627" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_58.G_swap_0_run_npu_628" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_58.G_swap_0_save_oact_629" [color="#bc5e00", shape=ellipse, style=filled];
"Clip_61.swap_0_load_wght_630" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_61.swap_0_load_iacts_631" [color=lightgrey, shape=ellipse, style=filled];
"Clip_61.swap_0_run_npu_oact_632" [color=lightcoral, shape=rectangle, style=filled];
"Clip_61.swap_0_run_npu_633" [color=lightcoral, shape=rectangle, style=filled];
"Clip_53.G_IR_1_load_wght_634" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_53.G_IR_1_load_iacts_635" [color=lightsalmon, shape=ellipse, style=filled];
"Clip_53.G_IR_1_run_npu_oact_636" [color=lightcoral, shape=rectangle, style=filled];
"Clip_53.G_IR_1_run_npu_637" [color=lightcoral, shape=rectangle, style=filled];
"Clip_61.swap_0_save_oact_638" [color="#bc5e00", shape=ellipse, style=filled];
"Clip_53.G_IR_1_save_oact_639" [color=lightgrey, shape=ellipse, style=filled];
"Clip_56.G_swap_1_load_wght_640" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_56.G_swap_1_load_iacts_641" [color=lightgrey, shape=ellipse, style=filled];
"Clip_56.G_swap_1_run_npu_oact_642" [color=lightcoral, shape=rectangle, style=filled];
"Clip_56.G_swap_1_run_npu_643" [color=lightcoral, shape=rectangle, style=filled];
"Clip_56.G_swap_1_save_oact_644" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_58.G_swap_1_load_wght_645" [color=lightskyblue, shape=ellipse, style=filled];
"BatchNormalization_58.G_swap_1_load_iacts_646" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_58.G_swap_1_run_npu_oact_647" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_58.G_swap_1_run_npu_648" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_58.G_swap_1_save_oact_649" [color="#bc5e00", shape=ellipse, style=filled];
"Clip_61.swap_1_load_wght_650" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_61.swap_1_load_iacts_651" [color=lightgrey, shape=ellipse, style=filled];
"Clip_61.swap_1_run_npu_oact_652" [color=lightcoral, shape=rectangle, style=filled];
"Clip_61.swap_1_run_npu_653" [color=lightcoral, shape=rectangle, style=filled];
"Clip_61.swap_1_save_oact_654" [color="#bc5e00", shape=ellipse, style=filled];
Clip_64_load_wght_655 [color=lightskyblue, shape=ellipse, style=filled];
Clip_64_load_iacts_656 [color=lightsalmon, shape=ellipse, style=filled];
Clip_64_run_npu_oact_657 [color=lightcoral, shape=rectangle, style=filled];
Clip_64_run_npu_658 [color=lightcoral, shape=rectangle, style=filled];
Clip_64_save_oact_659 [color=lightgrey, shape=ellipse, style=filled];
BatchNormalization_66_load_wght_660 [color=lightskyblue, shape=ellipse, style=filled];
BatchNormalization_66_load_iacts_661 [color=lightgrey, shape=ellipse, style=filled];
BatchNormalization_66_run_npu_oact_662 [color=lightcoral, shape=rectangle, style=filled];
BatchNormalization_66_run_npu_663 [color=lightcoral, shape=rectangle, style=filled];
BatchNormalization_66_save_oact_664 [color=lightgrey, shape=ellipse, style=filled];
Add_67_load_iacts_665 [color=lightsalmon, shape=ellipse, style=filled];
Add_67_load_iacts_666 [color=lightgrey, shape=ellipse, style=filled];
Add_67_run_npu_oact_667 [color=lightcoral, shape=rectangle, style=filled];
Add_67_run_npu_668 [color=lightcoral, shape=rectangle, style=filled];
Add_67_save_oact_669 [color="#bc5e00", shape=ellipse, style=filled];
Clip_70_load_wght_670 [color=lightskyblue, shape=ellipse, style=filled];
Clip_70_load_iacts_671 [color=lightgrey, shape=ellipse, style=filled];
Clip_70_run_npu_oact_672 [color=lightcoral, shape=rectangle, style=filled];
Clip_70_run_npu_673 [color=lightcoral, shape=rectangle, style=filled];
Clip_70_save_oact_674 [color=lightgrey, shape=ellipse, style=filled];
Clip_73_load_wght_675 [color=lightskyblue, shape=ellipse, style=filled];
Clip_73_load_iacts_676 [color=lightgrey, shape=ellipse, style=filled];
Clip_73_run_npu_oact_677 [color=lightcoral, shape=rectangle, style=filled];
Clip_73_run_npu_678 [color=lightcoral, shape=rectangle, style=filled];
Clip_73_save_oact_679 [color=lightgrey, shape=ellipse, style=filled];
BatchNormalization_75_load_wght_680 [color=lightskyblue, shape=ellipse, style=filled];
BatchNormalization_75_load_iacts_681 [color=lightgrey, shape=ellipse, style=filled];
BatchNormalization_75_run_npu_oact_682 [color=lightcoral, shape=rectangle, style=filled];
BatchNormalization_75_run_npu_683 [color=lightcoral, shape=rectangle, style=filled];
BatchNormalization_75_save_oact_684 [color=lightgrey, shape=ellipse, style=filled];
Add_76_load_iacts_685 [color=lightsalmon, shape=ellipse, style=filled];
Add_76_load_iacts_686 [color=lightgrey, shape=ellipse, style=filled];
Add_76_run_npu_oact_687 [color=lightcoral, shape=rectangle, style=filled];
Add_76_run_npu_688 [color=lightcoral, shape=rectangle, style=filled];
Add_76_save_oact_689 [color="#bc5e00", shape=ellipse, style=filled];
Clip_79_load_wght_690 [color=lightskyblue, shape=ellipse, style=filled];
Clip_79_load_iacts_691 [color=lightgrey, shape=ellipse, style=filled];
Clip_79_run_npu_oact_692 [color=lightcoral, shape=rectangle, style=filled];
Clip_79_run_npu_693 [color=lightcoral, shape=rectangle, style=filled];
Clip_79_save_oact_694 [color=lightgrey, shape=ellipse, style=filled];
Clip_82_load_wght_695 [color=lightskyblue, shape=ellipse, style=filled];
Clip_82_load_iacts_696 [color=lightgrey, shape=ellipse, style=filled];
Clip_82_run_npu_oact_697 [color=lightcoral, shape=rectangle, style=filled];
Clip_82_run_npu_698 [color=lightcoral, shape=rectangle, style=filled];
Clip_82_save_oact_699 [color=lightgrey, shape=ellipse, style=filled];
BatchNormalization_84_load_wght_700 [color=lightskyblue, shape=ellipse, style=filled];
BatchNormalization_84_load_iacts_701 [color=lightgrey, shape=ellipse, style=filled];
BatchNormalization_84_run_npu_oact_702 [color=lightcoral, shape=rectangle, style=filled];
BatchNormalization_84_run_npu_703 [color=lightcoral, shape=rectangle, style=filled];
BatchNormalization_84_save_oact_704 [color=lightgrey, shape=ellipse, style=filled];
Add_85_load_iacts_705 [color=lightsalmon, shape=ellipse, style=filled];
Add_85_load_iacts_706 [color=lightgrey, shape=ellipse, style=filled];
Add_85_run_npu_oact_707 [color=lightcoral, shape=rectangle, style=filled];
Add_85_run_npu_708 [color=lightcoral, shape=rectangle, style=filled];
Add_85_save_oact_709 [color=lightgrey, shape=ellipse, style=filled];
Clip_88_load_wght_710 [color=lightskyblue, shape=ellipse, style=filled];
Clip_88_load_iacts_711 [color=lightgrey, shape=ellipse, style=filled];
Clip_88_run_npu_oact_712 [color=lightcoral, shape=rectangle, style=filled];
Clip_88_run_npu_713 [color=lightcoral, shape=rectangle, style=filled];
Clip_88_save_oact_714 [color=lightgrey, shape=ellipse, style=filled];
Clip_91_load_wght_715 [color=lightskyblue, shape=ellipse, style=filled];
Clip_91_load_iacts_716 [color=lightgrey, shape=ellipse, style=filled];
Clip_91_run_npu_oact_717 [color=lightcoral, shape=rectangle, style=filled];
Clip_91_run_npu_718 [color=lightcoral, shape=rectangle, style=filled];
Clip_91_save_oact_719 [color=lightgrey, shape=ellipse, style=filled];
BatchNormalization_93_load_wght_720 [color=lightskyblue, shape=ellipse, style=filled];
BatchNormalization_93_load_iacts_721 [color=lightgrey, shape=ellipse, style=filled];
BatchNormalization_93_run_npu_oact_722 [color=lightcoral, shape=rectangle, style=filled];
BatchNormalization_93_run_npu_723 [color=lightcoral, shape=rectangle, style=filled];
BatchNormalization_93_save_oact_724 [color="#bc5e00", shape=ellipse, style=filled];
Clip_96_load_wght_725 [color=lightskyblue, shape=ellipse, style=filled];
Clip_96_load_iacts_726 [color=lightgrey, shape=ellipse, style=filled];
Clip_96_run_npu_oact_727 [color=lightcoral, shape=rectangle, style=filled];
Clip_96_run_npu_728 [color=lightcoral, shape=rectangle, style=filled];
Clip_96_save_oact_729 [color=lightgrey, shape=ellipse, style=filled];
Clip_99_load_wght_730 [color=lightskyblue, shape=ellipse, style=filled];
Clip_99_load_iacts_731 [color=lightgrey, shape=ellipse, style=filled];
Clip_99_run_npu_oact_732 [color=lightcoral, shape=rectangle, style=filled];
Clip_99_run_npu_733 [color=lightcoral, shape=rectangle, style=filled];
Clip_99_save_oact_734 [color=lightgrey, shape=ellipse, style=filled];
BatchNormalization_101_load_wght_735 [color=lightskyblue, shape=ellipse, style=filled];
BatchNormalization_101_load_iacts_736 [color=lightgrey, shape=ellipse, style=filled];
BatchNormalization_101_run_npu_oact_737 [color=lightcoral, shape=rectangle, style=filled];
BatchNormalization_101_run_npu_738 [color=lightcoral, shape=rectangle, style=filled];
BatchNormalization_101_save_oact_739 [color=lightgrey, shape=ellipse, style=filled];
Add_102_load_iacts_740 [color=lightsalmon, shape=ellipse, style=filled];
Add_102_load_iacts_741 [color=lightgrey, shape=ellipse, style=filled];
Add_102_run_npu_oact_742 [color=lightcoral, shape=rectangle, style=filled];
Add_102_run_npu_743 [color=lightcoral, shape=rectangle, style=filled];
Add_102_save_oact_744 [color="#bc5e00", shape=ellipse, style=filled];
Clip_105_load_wght_745 [color=lightskyblue, shape=ellipse, style=filled];
Clip_105_load_iacts_746 [color=lightgrey, shape=ellipse, style=filled];
Clip_105_run_npu_oact_747 [color=lightcoral, shape=rectangle, style=filled];
Clip_105_run_npu_748 [color=lightcoral, shape=rectangle, style=filled];
Clip_105_save_oact_749 [color=lightgrey, shape=ellipse, style=filled];
Clip_108_load_wght_750 [color=lightskyblue, shape=ellipse, style=filled];
Clip_108_load_iacts_751 [color=lightgrey, shape=ellipse, style=filled];
Clip_108_run_npu_oact_752 [color=lightcoral, shape=rectangle, style=filled];
Clip_108_run_npu_753 [color=lightcoral, shape=rectangle, style=filled];
Clip_108_save_oact_754 [color=lightgrey, shape=ellipse, style=filled];
BatchNormalization_110_load_wght_755 [color=lightskyblue, shape=ellipse, style=filled];
BatchNormalization_110_load_iacts_756 [color=lightgrey, shape=ellipse, style=filled];
BatchNormalization_110_run_npu_oact_757 [color=lightcoral, shape=rectangle, style=filled];
BatchNormalization_110_run_npu_758 [color=lightcoral, shape=rectangle, style=filled];
BatchNormalization_110_save_oact_759 [color=lightgrey, shape=ellipse, style=filled];
Add_111_load_iacts_760 [color=lightsalmon, shape=ellipse, style=filled];
Add_111_load_iacts_761 [color=lightgrey, shape=ellipse, style=filled];
Add_111_run_npu_oact_762 [color=lightcoral, shape=rectangle, style=filled];
Add_111_run_npu_763 [color=lightcoral, shape=rectangle, style=filled];
Add_111_save_oact_764 [color=lightgrey, shape=ellipse, style=filled];
Clip_114_load_wght_765 [color=lightskyblue, shape=ellipse, style=filled];
Clip_114_load_iacts_766 [color=lightgrey, shape=ellipse, style=filled];
Clip_114_run_npu_oact_767 [color=lightcoral, shape=rectangle, style=filled];
Clip_114_run_npu_768 [color=lightcoral, shape=rectangle, style=filled];
Clip_114_save_oact_769 [color="#bc5e00", shape=ellipse, style=filled];
Clip_194_load_wght_770 [color=lightskyblue, shape=ellipse, style=filled];
Clip_194_load_iacts_771 [color=lightgrey, shape=ellipse, style=filled];
Clip_194_run_npu_oact_772 [color=lightcoral, shape=rectangle, style=filled];
Clip_194_run_npu_773 [color=lightcoral, shape=rectangle, style=filled];
Clip_194_save_oact_774 [color=lightgrey, shape=ellipse, style=filled];
"Conv_195.OC_0_load_wght_775" [color=lightskyblue, shape=ellipse, style=filled];
"Conv_195.OC_0_load_iacts_776" [color=lightgrey, shape=ellipse, style=filled];
"Conv_195.OC_0_run_npu_oact_777" [color=lightcoral, shape=rectangle, style=filled];
"Conv_195.OC_0_run_npu_778" [color=lightcoral, shape=rectangle, style=filled];
"Conv_195.OC_1_load_wght_779" [color=lightskyblue, shape=ellipse, style=filled];
"Conv_195.OC_1_load_iacts_780" [color=lightgrey, shape=ellipse, style=filled];
"Conv_195.OC_1_run_npu_oact_781" [color=lightcoral, shape=rectangle, style=filled];
"Conv_195.OC_1_run_npu_782" [color=lightcoral, shape=rectangle, style=filled];
"Conv_195.OC_0_save_oact_783" [color="#bc5e00", shape=ellipse, style=filled];
Clip_187_load_wght_784 [color=lightskyblue, shape=ellipse, style=filled];
Clip_187_load_iacts_785 [color=lightsalmon, shape=ellipse, style=filled];
Clip_187_run_npu_oact_786 [color=lightcoral, shape=rectangle, style=filled];
Clip_187_run_npu_787 [color=lightcoral, shape=rectangle, style=filled];
"Conv_195.OC_1_save_oact_788" [color="#bc5e00", shape=ellipse, style=filled];
Clip_187_save_oact_789 [color=lightgrey, shape=ellipse, style=filled];
"Conv_188.OC_0_load_wght_790" [color=lightskyblue, shape=ellipse, style=filled];
"Conv_188.OC_0_load_iacts_791" [color=lightgrey, shape=ellipse, style=filled];
"Conv_188.OC_0_run_npu_oact_792" [color=lightcoral, shape=rectangle, style=filled];
"Conv_188.OC_0_run_npu_793" [color=lightcoral, shape=rectangle, style=filled];
"Conv_188.OC_1_load_wght_794" [color=lightskyblue, shape=ellipse, style=filled];
"Conv_188.OC_1_load_iacts_795" [color=lightgrey, shape=ellipse, style=filled];
"Conv_188.OC_1_run_npu_oact_796" [color=lightcoral, shape=rectangle, style=filled];
"Conv_188.OC_1_run_npu_797" [color=lightcoral, shape=rectangle, style=filled];
"Conv_188.OC_0_save_oact_798" [color="#bc5e00", shape=ellipse, style=filled];
Clip_117_load_wght_799 [color=lightskyblue, shape=ellipse, style=filled];
Clip_117_load_iacts_800 [color=lightsalmon, shape=ellipse, style=filled];
Clip_117_run_npu_oact_801 [color=lightcoral, shape=rectangle, style=filled];
Clip_117_run_npu_802 [color=lightcoral, shape=rectangle, style=filled];
"Conv_188.OC_1_save_oact_803" [color="#bc5e00", shape=ellipse, style=filled];
Clip_117_save_oact_804 [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_119.OC_0_load_wght_805" [color=lightskyblue, shape=ellipse, style=filled];
"BatchNormalization_119.OC_0_load_iacts_806" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_119.OC_0_run_npu_oact_807" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_119.OC_0_run_npu_808" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_119.OC_1_load_wght_809" [color=lightskyblue, shape=ellipse, style=filled];
"BatchNormalization_119.OC_1_load_iacts_810" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_119.OC_1_run_npu_oact_811" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_119.OC_1_run_npu_812" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_119.OC_0_save_oact_813" [color="#bc5e00", shape=ellipse, style=filled];
"BatchNormalization_119.OC_1_save_oact_814" [color="#bc5e00", shape=ellipse, style=filled];
"Clip_122.OC_0_load_wght_815" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_122.OC_0_load_iacts_816" [color=lightsalmon, shape=ellipse, style=filled];
"Clip_122.OC_0_run_npu_oact_817" [color=lightcoral, shape=rectangle, style=filled];
"Clip_122.OC_0_run_npu_818" [color=lightcoral, shape=rectangle, style=filled];
"Clip_122.OC_1_load_wght_819" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_122.OC_1_load_iacts_820" [color=lightgrey, shape=ellipse, style=filled];
"Clip_122.OC_1_run_npu_oact_821" [color=lightcoral, shape=rectangle, style=filled];
"Clip_122.OC_1_run_npu_822" [color=lightcoral, shape=rectangle, style=filled];
"Clip_122.OC_0_save_oact_823" [color="#bc5e00", shape=ellipse, style=filled];
"Clip_122.OC_2_load_wght_824" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_122.OC_2_load_iacts_825" [color=lightgrey, shape=ellipse, style=filled];
"Clip_122.OC_2_run_npu_oact_826" [color=lightcoral, shape=rectangle, style=filled];
"Clip_122.OC_2_run_npu_827" [color=lightcoral, shape=rectangle, style=filled];
"Clip_122.OC_1_save_oact_828" [color="#bc5e00", shape=ellipse, style=filled];
"Clip_122.OC_2_save_oact_829" [color="#bc5e00", shape=ellipse, style=filled];
Clip_125_load_wght_830 [color=lightskyblue, shape=ellipse, style=filled];
Clip_125_load_iacts_831 [color=lightsalmon, shape=ellipse, style=filled];
Clip_125_run_npu_oact_832 [color=lightcoral, shape=rectangle, style=filled];
Clip_125_run_npu_833 [color=lightcoral, shape=rectangle, style=filled];
Clip_125_save_oact_834 [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_127.OC_0_load_wght_835" [color=lightskyblue, shape=ellipse, style=filled];
"BatchNormalization_127.OC_0_load_iacts_836" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_127.OC_0_run_npu_oact_837" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_127.OC_0_run_npu_838" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_127.OC_1_load_wght_839" [color=lightskyblue, shape=ellipse, style=filled];
"BatchNormalization_127.OC_1_load_iacts_840" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_127.OC_1_run_npu_oact_841" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_127.OC_1_run_npu_842" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_127.OC_0_save_oact_843" [color="#bc5e00", shape=ellipse, style=filled];
"BatchNormalization_127.OC_2_load_wght_844" [color=lightskyblue, shape=ellipse, style=filled];
"BatchNormalization_127.OC_2_load_iacts_845" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_127.OC_2_run_npu_oact_846" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_127.OC_2_run_npu_847" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_127.OC_1_save_oact_848" [color="#bc5e00", shape=ellipse, style=filled];
"BatchNormalization_127.OC_2_save_oact_849" [color="#bc5e00", shape=ellipse, style=filled];
Add_128_load_iacts_850 [color=lightsalmon, shape=ellipse, style=filled];
Add_128_load_iacts_851 [color=lightsalmon, shape=ellipse, style=filled];
Add_128_run_npu_oact_852 [color=lightcoral, shape=rectangle, style=filled];
Add_128_run_npu_853 [color=lightcoral, shape=rectangle, style=filled];
Add_128_save_oact_854 [color="#bc5e00", shape=ellipse, style=filled];
"Clip_131.OC_0_load_wght_855" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_131.OC_0_load_iacts_856" [color=lightgrey, shape=ellipse, style=filled];
"Clip_131.OC_0_run_npu_oact_857" [color=lightcoral, shape=rectangle, style=filled];
"Clip_131.OC_0_run_npu_858" [color=lightcoral, shape=rectangle, style=filled];
"Clip_131.OC_1_load_wght_859" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_131.OC_1_load_iacts_860" [color=lightgrey, shape=ellipse, style=filled];
"Clip_131.OC_1_run_npu_oact_861" [color=lightcoral, shape=rectangle, style=filled];
"Clip_131.OC_1_run_npu_862" [color=lightcoral, shape=rectangle, style=filled];
"Clip_131.OC_0_save_oact_863" [color="#bc5e00", shape=ellipse, style=filled];
"Clip_131.OC_2_load_wght_864" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_131.OC_2_load_iacts_865" [color=lightgrey, shape=ellipse, style=filled];
"Clip_131.OC_2_run_npu_oact_866" [color=lightcoral, shape=rectangle, style=filled];
"Clip_131.OC_2_run_npu_867" [color=lightcoral, shape=rectangle, style=filled];
"Clip_131.OC_1_save_oact_868" [color="#bc5e00", shape=ellipse, style=filled];
"Clip_131.OC_2_save_oact_869" [color="#bc5e00", shape=ellipse, style=filled];
Clip_134_load_wght_870 [color=lightskyblue, shape=ellipse, style=filled];
Clip_134_load_iacts_871 [color=lightsalmon, shape=ellipse, style=filled];
Clip_134_run_npu_oact_872 [color=lightcoral, shape=rectangle, style=filled];
Clip_134_run_npu_873 [color=lightcoral, shape=rectangle, style=filled];
Clip_134_save_oact_874 [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_136.OC_0_load_wght_875" [color=lightskyblue, shape=ellipse, style=filled];
"BatchNormalization_136.OC_0_load_iacts_876" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_136.OC_0_run_npu_oact_877" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_136.OC_0_run_npu_878" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_136.OC_1_load_wght_879" [color=lightskyblue, shape=ellipse, style=filled];
"BatchNormalization_136.OC_1_load_iacts_880" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_136.OC_1_run_npu_oact_881" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_136.OC_1_run_npu_882" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_136.OC_0_save_oact_883" [color="#bc5e00", shape=ellipse, style=filled];
"BatchNormalization_136.OC_2_load_wght_884" [color=lightskyblue, shape=ellipse, style=filled];
"BatchNormalization_136.OC_2_load_iacts_885" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_136.OC_2_run_npu_oact_886" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_136.OC_2_run_npu_887" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_136.OC_1_save_oact_888" [color="#bc5e00", shape=ellipse, style=filled];
"BatchNormalization_136.OC_2_save_oact_889" [color="#bc5e00", shape=ellipse, style=filled];
Add_137_load_iacts_890 [color=lightsalmon, shape=ellipse, style=filled];
Add_137_load_iacts_891 [color=lightsalmon, shape=ellipse, style=filled];
Add_137_run_npu_oact_892 [color=lightcoral, shape=rectangle, style=filled];
Add_137_run_npu_893 [color=lightcoral, shape=rectangle, style=filled];
Add_137_save_oact_894 [color=lightgrey, shape=ellipse, style=filled];
"Clip_140.OC_0_load_wght_895" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_140.OC_0_load_iacts_896" [color=lightgrey, shape=ellipse, style=filled];
"Clip_140.OC_0_run_npu_oact_897" [color=lightcoral, shape=rectangle, style=filled];
"Clip_140.OC_0_run_npu_898" [color=lightcoral, shape=rectangle, style=filled];
"Clip_140.OC_1_load_wght_899" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_140.OC_1_load_iacts_900" [color=lightgrey, shape=ellipse, style=filled];
"Clip_140.OC_1_run_npu_oact_901" [color=lightcoral, shape=rectangle, style=filled];
"Clip_140.OC_1_run_npu_902" [color=lightcoral, shape=rectangle, style=filled];
"Clip_140.OC_0_save_oact_903" [color="#bc5e00", shape=ellipse, style=filled];
"Clip_140.OC_2_load_wght_904" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_140.OC_2_load_iacts_905" [color=lightgrey, shape=ellipse, style=filled];
"Clip_140.OC_2_run_npu_oact_906" [color=lightcoral, shape=rectangle, style=filled];
"Clip_140.OC_2_run_npu_907" [color=lightcoral, shape=rectangle, style=filled];
"Clip_140.OC_1_save_oact_908" [color="#bc5e00", shape=ellipse, style=filled];
"Clip_140.OC_2_save_oact_909" [color="#bc5e00", shape=ellipse, style=filled];
Clip_143_load_wght_910 [color=lightskyblue, shape=ellipse, style=filled];
Clip_143_load_iacts_911 [color=lightsalmon, shape=ellipse, style=filled];
Clip_143_run_npu_oact_912 [color=lightcoral, shape=rectangle, style=filled];
Clip_143_run_npu_913 [color=lightcoral, shape=rectangle, style=filled];
Clip_143_save_oact_914 [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_145.OC_0_load_wght_915" [color=lightskyblue, shape=ellipse, style=filled];
"BatchNormalization_145.OC_0_load_iacts_916" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_145.OC_0_run_npu_oact_917" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_145.OC_0_run_npu_918" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_145.OC_1_load_wght_919" [color=lightskyblue, shape=ellipse, style=filled];
"BatchNormalization_145.OC_1_load_iacts_920" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_145.OC_1_run_npu_oact_921" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_145.OC_1_run_npu_922" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_145.OC_0_save_oact_923" [color="#bc5e00", shape=ellipse, style=filled];
"BatchNormalization_145.OC_2_load_wght_924" [color=lightskyblue, shape=ellipse, style=filled];
"BatchNormalization_145.OC_2_load_iacts_925" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_145.OC_2_run_npu_oact_926" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_145.OC_2_run_npu_927" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_145.OC_1_save_oact_928" [color="#bc5e00", shape=ellipse, style=filled];
"BatchNormalization_145.OC_3_load_wght_929" [color=lightskyblue, shape=ellipse, style=filled];
"BatchNormalization_145.OC_3_load_iacts_930" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_145.OC_3_run_npu_oact_931" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_145.OC_3_run_npu_932" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_145.OC_2_save_oact_933" [color="#bc5e00", shape=ellipse, style=filled];
"BatchNormalization_145.OC_4_load_wght_934" [color=lightskyblue, shape=ellipse, style=filled];
"BatchNormalization_145.OC_4_load_iacts_935" [color=lightgrey, shape=ellipse, style=filled];
"BatchNormalization_145.OC_4_run_npu_oact_936" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_145.OC_4_run_npu_937" [color=lightcoral, shape=rectangle, style=filled];
"BatchNormalization_145.OC_3_save_oact_938" [color="#bc5e00", shape=ellipse, style=filled];
"BatchNormalization_145.OC_4_save_oact_939" [color="#bc5e00", shape=ellipse, style=filled];
"Clip_148.OC_0_load_wght_940" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_148.OC_0_load_iacts_941" [color=lightsalmon, shape=ellipse, style=filled];
"Clip_148.OC_0_run_npu_oact_942" [color=lightcoral, shape=rectangle, style=filled];
"Clip_148.OC_0_run_npu_943" [color=lightcoral, shape=rectangle, style=filled];
"Clip_148.OC_1_load_wght_944" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_148.OC_1_load_iacts_945" [color=lightgrey, shape=ellipse, style=filled];
"Clip_148.OC_1_run_npu_oact_946" [color=lightcoral, shape=rectangle, style=filled];
"Clip_148.OC_1_run_npu_947" [color=lightcoral, shape=rectangle, style=filled];
"Clip_148.OC_0_save_oact_948" [color="#bc5e00", shape=ellipse, style=filled];
"Clip_148.OC_2_load_wght_949" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_148.OC_2_load_iacts_950" [color=lightgrey, shape=ellipse, style=filled];
"Clip_148.OC_2_run_npu_oact_951" [color=lightcoral, shape=rectangle, style=filled];
"Clip_148.OC_2_run_npu_952" [color=lightcoral, shape=rectangle, style=filled];
"Clip_148.OC_1_save_oact_953" [color="#bc5e00", shape=ellipse, style=filled];
"Clip_148.OC_3_load_wght_954" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_148.OC_3_load_iacts_955" [color=lightgrey, shape=ellipse, style=filled];
"Clip_148.OC_3_run_npu_oact_956" [color=lightcoral, shape=rectangle, style=filled];
"Clip_148.OC_3_run_npu_957" [color=lightcoral, shape=rectangle, style=filled];
"Clip_148.OC_2_save_oact_958" [color="#bc5e00", shape=ellipse, style=filled];
"Clip_148.OC_4_load_wght_959" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_148.OC_4_load_iacts_960" [color=lightgrey, shape=ellipse, style=filled];
"Clip_148.OC_4_run_npu_oact_961" [color=lightcoral, shape=rectangle, style=filled];
"Clip_148.OC_4_run_npu_962" [color=lightcoral, shape=rectangle, style=filled];
"Clip_148.OC_3_save_oact_963" [color="#bc5e00", shape=ellipse, style=filled];
"Clip_148.OC_5_load_wght_964" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_148.OC_5_load_iacts_965" [color=lightgrey, shape=ellipse, style=filled];
"Clip_148.OC_5_run_npu_oact_966" [color=lightcoral, shape=rectangle, style=filled];
"Clip_148.OC_5_run_npu_967" [color=lightcoral, shape=rectangle, style=filled];
"Clip_148.OC_4_save_oact_968" [color="#bc5e00", shape=ellipse, style=filled];
"Clip_148.OC_6_load_wght_969" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_148.OC_6_load_iacts_970" [color=lightgrey, shape=ellipse, style=filled];
"Clip_148.OC_6_run_npu_oact_971" [color=lightcoral, shape=rectangle, style=filled];
"Clip_148.OC_6_run_npu_972" [color=lightcoral, shape=rectangle, style=filled];
"Clip_148.OC_5_save_oact_973" [color="#bc5e00", shape=ellipse, style=filled];
"Clip_148.OC_6_save_oact_974" [color="#bc5e00", shape=ellipse, style=filled];
Clip_208_load_wght_975 [color=lightskyblue, shape=ellipse, style=filled];
Clip_208_load_iacts_976 [color=lightsalmon, shape=ellipse, style=filled];
Clip_208_run_npu_oact_977 [color=lightcoral, shape=rectangle, style=filled];
Clip_208_run_npu_978 [color=lightcoral, shape=rectangle, style=filled];
Clip_208_save_oact_979 [color=lightgrey, shape=ellipse, style=filled];
"Conv_209.OC_0_load_wght_980" [color=lightskyblue, shape=ellipse, style=filled];
"Conv_209.OC_0_load_iacts_981" [color=lightgrey, shape=ellipse, style=filled];
"Conv_209.OC_0_run_npu_oact_982" [color=lightcoral, shape=rectangle, style=filled];
"Conv_209.OC_0_run_npu_983" [color=lightcoral, shape=rectangle, style=filled];
"Conv_209.OC_1_load_wght_984" [color=lightskyblue, shape=ellipse, style=filled];
"Conv_209.OC_1_load_iacts_985" [color=lightgrey, shape=ellipse, style=filled];
"Conv_209.OC_1_run_npu_oact_986" [color=lightcoral, shape=rectangle, style=filled];
"Conv_209.OC_1_run_npu_987" [color=lightcoral, shape=rectangle, style=filled];
"Conv_209.OC_0_save_oact_988" [color="#bc5e00", shape=ellipse, style=filled];
"Conv_209.OC_2_load_wght_989" [color=lightskyblue, shape=ellipse, style=filled];
"Conv_209.OC_2_load_iacts_990" [color=lightgrey, shape=ellipse, style=filled];
"Conv_209.OC_2_run_npu_oact_991" [color=lightcoral, shape=rectangle, style=filled];
"Conv_209.OC_2_run_npu_992" [color=lightcoral, shape=rectangle, style=filled];
"Conv_209.OC_1_save_oact_993" [color="#bc5e00", shape=ellipse, style=filled];
"Conv_209.OC_3_load_wght_994" [color=lightskyblue, shape=ellipse, style=filled];
"Conv_209.OC_3_load_iacts_995" [color=lightgrey, shape=ellipse, style=filled];
"Conv_209.OC_3_run_npu_oact_996" [color=lightcoral, shape=rectangle, style=filled];
"Conv_209.OC_3_run_npu_997" [color=lightcoral, shape=rectangle, style=filled];
"Conv_209.OC_2_save_oact_998" [color="#bc5e00", shape=ellipse, style=filled];
"Conv_209.OC_4_load_wght_999" [color=lightskyblue, shape=ellipse, style=filled];
"Conv_209.OC_4_load_iacts_1000" [color=lightgrey, shape=ellipse, style=filled];
"Conv_209.OC_4_run_npu_oact_1001" [color=lightcoral, shape=rectangle, style=filled];
"Conv_209.OC_4_run_npu_1002" [color=lightcoral, shape=rectangle, style=filled];
"Conv_209.OC_3_save_oact_1003" [color="#bc5e00", shape=ellipse, style=filled];
"Conv_209.OC_5_load_wght_1004" [color=lightskyblue, shape=ellipse, style=filled];
"Conv_209.OC_5_load_iacts_1005" [color=lightgrey, shape=ellipse, style=filled];
"Conv_209.OC_5_run_npu_oact_1006" [color=lightcoral, shape=rectangle, style=filled];
"Conv_209.OC_5_run_npu_1007" [color=lightcoral, shape=rectangle, style=filled];
"Conv_209.OC_4_save_oact_1008" [color="#bc5e00", shape=ellipse, style=filled];
Clip_201_load_wght_1009 [color=lightskyblue, shape=ellipse, style=filled];
Clip_201_load_iacts_1010 [color=lightsalmon, shape=ellipse, style=filled];
Clip_201_run_npu_oact_1011 [color=lightcoral, shape=rectangle, style=filled];
Clip_201_run_npu_1012 [color=lightcoral, shape=rectangle, style=filled];
"Conv_209.OC_5_save_oact_1013" [color="#bc5e00", shape=ellipse, style=filled];
Clip_201_save_oact_1014 [color=lightgrey, shape=ellipse, style=filled];
"Conv_202.OC_0_load_wght_1015" [color=lightskyblue, shape=ellipse, style=filled];
"Conv_202.OC_0_load_iacts_1016" [color=lightgrey, shape=ellipse, style=filled];
"Conv_202.OC_0_run_npu_oact_1017" [color=lightcoral, shape=rectangle, style=filled];
"Conv_202.OC_0_run_npu_1018" [color=lightcoral, shape=rectangle, style=filled];
"Conv_202.OC_1_load_wght_1019" [color=lightskyblue, shape=ellipse, style=filled];
"Conv_202.OC_1_load_iacts_1020" [color=lightgrey, shape=ellipse, style=filled];
"Conv_202.OC_1_run_npu_oact_1021" [color=lightcoral, shape=rectangle, style=filled];
"Conv_202.OC_1_run_npu_1022" [color=lightcoral, shape=rectangle, style=filled];
"Conv_202.OC_0_save_oact_1023" [color="#bc5e00", shape=ellipse, style=filled];
"Conv_202.OC_2_load_wght_1024" [color=lightskyblue, shape=ellipse, style=filled];
"Conv_202.OC_2_load_iacts_1025" [color=lightgrey, shape=ellipse, style=filled];
"Conv_202.OC_2_run_npu_oact_1026" [color=lightcoral, shape=rectangle, style=filled];
"Conv_202.OC_2_run_npu_1027" [color=lightcoral, shape=rectangle, style=filled];
"Conv_202.OC_1_save_oact_1028" [color="#bc5e00", shape=ellipse, style=filled];
"Conv_202.OC_3_load_wght_1029" [color=lightskyblue, shape=ellipse, style=filled];
"Conv_202.OC_3_load_iacts_1030" [color=lightgrey, shape=ellipse, style=filled];
"Conv_202.OC_3_run_npu_oact_1031" [color=lightcoral, shape=rectangle, style=filled];
"Conv_202.OC_3_run_npu_1032" [color=lightcoral, shape=rectangle, style=filled];
"Conv_202.OC_2_save_oact_1033" [color="#bc5e00", shape=ellipse, style=filled];
"Conv_202.OC_4_load_wght_1034" [color=lightskyblue, shape=ellipse, style=filled];
"Conv_202.OC_4_load_iacts_1035" [color=lightgrey, shape=ellipse, style=filled];
"Conv_202.OC_4_run_npu_oact_1036" [color=lightcoral, shape=rectangle, style=filled];
"Conv_202.OC_4_run_npu_1037" [color=lightcoral, shape=rectangle, style=filled];
"Conv_202.OC_3_save_oact_1038" [color="#bc5e00", shape=ellipse, style=filled];
"Conv_202.OC_5_load_wght_1039" [color=lightskyblue, shape=ellipse, style=filled];
"Conv_202.OC_5_load_iacts_1040" [color=lightgrey, shape=ellipse, style=filled];
"Conv_202.OC_5_run_npu_oact_1041" [color=lightcoral, shape=rectangle, style=filled];
"Conv_202.OC_5_run_npu_1042" [color=lightcoral, shape=rectangle, style=filled];
"Conv_202.OC_4_save_oact_1043" [color="#bc5e00", shape=ellipse, style=filled];
"Clip_151.OC_0_load_wght_1044" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_151.OC_0_load_iacts_1045" [color=lightsalmon, shape=ellipse, style=filled];
"Clip_151.OC_0_run_npu_oact_1046" [color=lightcoral, shape=rectangle, style=filled];
"Clip_151.OC_0_run_npu_1047" [color=lightcoral, shape=rectangle, style=filled];
"Conv_202.OC_5_save_oact_1048" [color="#bc5e00", shape=ellipse, style=filled];
"Clip_151.OC_1_load_wght_1049" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_151.OC_1_load_iacts_1050" [color=lightgrey, shape=ellipse, style=filled];
"Clip_151.OC_1_run_npu_oact_1051" [color=lightcoral, shape=rectangle, style=filled];
"Clip_151.OC_1_run_npu_1052" [color=lightcoral, shape=rectangle, style=filled];
"Clip_151.OC_0_save_oact_1053" [color="#bc5e00", shape=ellipse, style=filled];
"Clip_151.OC_2_load_wght_1054" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_151.OC_2_load_iacts_1055" [color=lightgrey, shape=ellipse, style=filled];
"Clip_151.OC_2_run_npu_oact_1056" [color=lightcoral, shape=rectangle, style=filled];
"Clip_151.OC_2_run_npu_1057" [color=lightcoral, shape=rectangle, style=filled];
"Clip_151.OC_1_save_oact_1058" [color="#bc5e00", shape=ellipse, style=filled];
"Clip_151.OC_3_load_wght_1059" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_151.OC_3_load_iacts_1060" [color=lightgrey, shape=ellipse, style=filled];
"Clip_151.OC_3_run_npu_oact_1061" [color=lightcoral, shape=rectangle, style=filled];
"Clip_151.OC_3_run_npu_1062" [color=lightcoral, shape=rectangle, style=filled];
"Clip_151.OC_2_save_oact_1063" [color="#bc5e00", shape=ellipse, style=filled];
"Clip_151.OC_4_load_wght_1064" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_151.OC_4_load_iacts_1065" [color=lightgrey, shape=ellipse, style=filled];
"Clip_151.OC_4_run_npu_oact_1066" [color=lightcoral, shape=rectangle, style=filled];
"Clip_151.OC_4_run_npu_1067" [color=lightcoral, shape=rectangle, style=filled];
"Clip_151.OC_3_save_oact_1068" [color="#bc5e00", shape=ellipse, style=filled];
"Clip_151.OC_5_load_wght_1069" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_151.OC_5_load_iacts_1070" [color=lightgrey, shape=ellipse, style=filled];
"Clip_151.OC_5_run_npu_oact_1071" [color=lightcoral, shape=rectangle, style=filled];
"Clip_151.OC_5_run_npu_1072" [color=lightcoral, shape=rectangle, style=filled];
"Clip_151.OC_4_save_oact_1073" [color="#bc5e00", shape=ellipse, style=filled];
"Clip_151.OC_6_load_wght_1074" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_151.OC_6_load_iacts_1075" [color=lightgrey, shape=ellipse, style=filled];
"Clip_151.OC_6_run_npu_oact_1076" [color=lightcoral, shape=rectangle, style=filled];
"Clip_151.OC_6_run_npu_1077" [color=lightcoral, shape=rectangle, style=filled];
"Clip_151.OC_5_save_oact_1078" [color="#bc5e00", shape=ellipse, style=filled];
"Clip_151.OC_7_load_wght_1079" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_151.OC_7_load_iacts_1080" [color=lightgrey, shape=ellipse, style=filled];
"Clip_151.OC_7_run_npu_oact_1081" [color=lightcoral, shape=rectangle, style=filled];
"Clip_151.OC_7_run_npu_1082" [color=lightcoral, shape=rectangle, style=filled];
"Clip_151.OC_6_save_oact_1083" [color="#bc5e00", shape=ellipse, style=filled];
"Clip_151.OC_7_save_oact_1084" [color="#bc5e00", shape=ellipse, style=filled];
Clip_154_load_wght_1085 [color=lightskyblue, shape=ellipse, style=filled];
Clip_154_load_iacts_1086 [color=lightsalmon, shape=ellipse, style=filled];
Clip_154_run_npu_oact_1087 [color=lightcoral, shape=rectangle, style=filled];
Clip_154_run_npu_1088 [color=lightcoral, shape=rectangle, style=filled];
Clip_154_save_oact_1089 [color=lightgrey, shape=ellipse, style=filled];
"Clip_157.OC_0_load_wght_1090" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_157.OC_0_load_iacts_1091" [color=lightgrey, shape=ellipse, style=filled];
"Clip_157.OC_0_run_npu_oact_1092" [color=lightcoral, shape=rectangle, style=filled];
"Clip_157.OC_0_run_npu_1093" [color=lightcoral, shape=rectangle, style=filled];
"Clip_157.OC_1_load_wght_1094" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_157.OC_1_load_iacts_1095" [color=lightgrey, shape=ellipse, style=filled];
"Clip_157.OC_1_run_npu_oact_1096" [color=lightcoral, shape=rectangle, style=filled];
"Clip_157.OC_1_run_npu_1097" [color=lightcoral, shape=rectangle, style=filled];
"Clip_157.OC_0_save_oact_1098" [color="#bc5e00", shape=ellipse, style=filled];
"Clip_157.OC_2_load_wght_1099" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_157.OC_2_load_iacts_1100" [color=lightgrey, shape=ellipse, style=filled];
"Clip_157.OC_2_run_npu_oact_1101" [color=lightcoral, shape=rectangle, style=filled];
"Clip_157.OC_2_run_npu_1102" [color=lightcoral, shape=rectangle, style=filled];
"Clip_157.OC_1_save_oact_1103" [color="#bc5e00", shape=ellipse, style=filled];
"Clip_157.OC_2_save_oact_1104" [color="#bc5e00", shape=ellipse, style=filled];
Clip_222_load_wght_1105 [color=lightskyblue, shape=ellipse, style=filled];
Clip_222_load_iacts_1106 [color=lightsalmon, shape=ellipse, style=filled];
Clip_222_run_npu_oact_1107 [color=lightcoral, shape=rectangle, style=filled];
Clip_222_run_npu_1108 [color=lightcoral, shape=rectangle, style=filled];
Clip_222_save_oact_1109 [color=lightgrey, shape=ellipse, style=filled];
"Conv_223.OC_0_load_wght_1110" [color=lightskyblue, shape=ellipse, style=filled];
"Conv_223.OC_0_load_iacts_1111" [color=lightgrey, shape=ellipse, style=filled];
"Conv_223.OC_0_run_npu_oact_1112" [color=lightcoral, shape=rectangle, style=filled];
"Conv_223.OC_0_run_npu_1113" [color=lightcoral, shape=rectangle, style=filled];
"Conv_223.OC_1_load_wght_1114" [color=lightskyblue, shape=ellipse, style=filled];
"Conv_223.OC_1_load_iacts_1115" [color=lightgrey, shape=ellipse, style=filled];
"Conv_223.OC_1_run_npu_oact_1116" [color=lightcoral, shape=rectangle, style=filled];
"Conv_223.OC_1_run_npu_1117" [color=lightcoral, shape=rectangle, style=filled];
"Conv_223.OC_0_save_oact_1118" [color="#bc5e00", shape=ellipse, style=filled];
Clip_215_load_wght_1119 [color=lightskyblue, shape=ellipse, style=filled];
Clip_215_load_iacts_1120 [color=lightsalmon, shape=ellipse, style=filled];
Clip_215_run_npu_oact_1121 [color=lightcoral, shape=rectangle, style=filled];
Clip_215_run_npu_1122 [color=lightcoral, shape=rectangle, style=filled];
"Conv_223.OC_1_save_oact_1123" [color="#bc5e00", shape=ellipse, style=filled];
Clip_215_save_oact_1124 [color=lightgrey, shape=ellipse, style=filled];
"Conv_216.OC_0_load_wght_1125" [color=lightskyblue, shape=ellipse, style=filled];
"Conv_216.OC_0_load_iacts_1126" [color=lightgrey, shape=ellipse, style=filled];
"Conv_216.OC_0_run_npu_oact_1127" [color=lightcoral, shape=rectangle, style=filled];
"Conv_216.OC_0_run_npu_1128" [color=lightcoral, shape=rectangle, style=filled];
"Conv_216.OC_1_load_wght_1129" [color=lightskyblue, shape=ellipse, style=filled];
"Conv_216.OC_1_load_iacts_1130" [color=lightgrey, shape=ellipse, style=filled];
"Conv_216.OC_1_run_npu_oact_1131" [color=lightcoral, shape=rectangle, style=filled];
"Conv_216.OC_1_run_npu_1132" [color=lightcoral, shape=rectangle, style=filled];
"Conv_216.OC_0_save_oact_1133" [color="#bc5e00", shape=ellipse, style=filled];
"Clip_160.OC_0_load_wght_1134" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_160.OC_0_load_iacts_1135" [color=lightsalmon, shape=ellipse, style=filled];
"Clip_160.OC_0_run_npu_oact_1136" [color=lightcoral, shape=rectangle, style=filled];
"Clip_160.OC_0_run_npu_1137" [color=lightcoral, shape=rectangle, style=filled];
"Conv_216.OC_1_save_oact_1138" [color="#bc5e00", shape=ellipse, style=filled];
"Clip_160.OC_1_load_wght_1139" [color=lightskyblue, shape=ellipse, style=filled];
"Clip_160.OC_1_load_iacts_1140" [color=lightgrey, shape=ellipse, style=filled];
"Clip_160.OC_1_run_npu_oact_1141" [color=lightcoral, shape=rectangle, style=filled];
"Clip_160.OC_1_run_npu_1142" [color=lightcoral, shape=rectangle, style=filled];
"Clip_160.OC_0_save_oact_1143" [color="#bc5e00", shape=ellipse, style=filled];
"Clip_160.OC_1_save_oact_1144" [color="#bc5e00", shape=ellipse, style=filled];
Clip_163_load_wght_1145 [color=lightskyblue, shape=ellipse, style=filled];
Clip_163_load_iacts_1146 [color=lightsalmon, shape=ellipse, style=filled];
Clip_163_run_npu_oact_1147 [color=lightcoral, shape=rectangle, style=filled];
Clip_163_run_npu_1148 [color=lightcoral, shape=rectangle, style=filled];
Clip_163_save_oact_1149 [color=lightgrey, shape=ellipse, style=filled];
Clip_166_load_wght_1150 [color=lightskyblue, shape=ellipse, style=filled];
Clip_166_load_iacts_1151 [color=lightgrey, shape=ellipse, style=filled];
Clip_166_run_npu_oact_1152 [color=lightcoral, shape=rectangle, style=filled];
Clip_166_run_npu_1153 [color=lightcoral, shape=rectangle, style=filled];
Clip_166_save_oact_1154 [color=lightgrey, shape=ellipse, style=filled];
Clip_236_load_wght_1155 [color=lightskyblue, shape=ellipse, style=filled];
Clip_236_load_iacts_1156 [color=lightgrey, shape=ellipse, style=filled];
Clip_236_run_npu_oact_1157 [color=lightcoral, shape=rectangle, style=filled];
Clip_236_run_npu_1158 [color=lightcoral, shape=rectangle, style=filled];
Clip_236_save_oact_1159 [color=lightgrey, shape=ellipse, style=filled];
Conv_237_load_wght_1160 [color=lightskyblue, shape=ellipse, style=filled];
Conv_237_load_iacts_1161 [color=lightgrey, shape=ellipse, style=filled];
Conv_237_run_npu_oact_1162 [color=lightcoral, shape=rectangle, style=filled];
Conv_237_run_npu_1163 [color=lightcoral, shape=rectangle, style=filled];
Clip_229_load_wght_1164 [color=lightskyblue, shape=ellipse, style=filled];
Clip_229_load_iacts_1165 [color=lightgrey, shape=ellipse, style=filled];
Clip_229_run_npu_oact_1166 [color=lightcoral, shape=rectangle, style=filled];
Clip_229_run_npu_1167 [color=lightcoral, shape=rectangle, style=filled];
Conv_237_save_oact_1168 [color="#bc5e00", shape=ellipse, style=filled];
Clip_229_save_oact_1169 [color=lightgrey, shape=ellipse, style=filled];
Conv_230_load_wght_1170 [color=lightskyblue, shape=ellipse, style=filled];
Conv_230_load_iacts_1171 [color=lightgrey, shape=ellipse, style=filled];
Conv_230_run_npu_oact_1172 [color=lightcoral, shape=rectangle, style=filled];
Conv_230_run_npu_1173 [color=lightcoral, shape=rectangle, style=filled];
Clip_169_load_wght_1174 [color=lightskyblue, shape=ellipse, style=filled];
Clip_169_load_iacts_1175 [color=lightgrey, shape=ellipse, style=filled];
Clip_169_run_npu_oact_1176 [color=lightcoral, shape=rectangle, style=filled];
Clip_169_run_npu_1177 [color=lightcoral, shape=rectangle, style=filled];
Conv_230_save_oact_1178 [color="#bc5e00", shape=ellipse, style=filled];
Clip_169_save_oact_1179 [color=lightgrey, shape=ellipse, style=filled];
Clip_172_load_wght_1180 [color=lightskyblue, shape=ellipse, style=filled];
Clip_172_load_iacts_1181 [color=lightgrey, shape=ellipse, style=filled];
Clip_172_run_npu_oact_1182 [color=lightcoral, shape=rectangle, style=filled];
Clip_172_run_npu_1183 [color=lightcoral, shape=rectangle, style=filled];
Clip_172_save_oact_1184 [color=lightgrey, shape=ellipse, style=filled];
Clip_175_load_wght_1185 [color=lightskyblue, shape=ellipse, style=filled];
Clip_175_load_iacts_1186 [color=lightgrey, shape=ellipse, style=filled];
Clip_175_run_npu_oact_1187 [color=lightcoral, shape=rectangle, style=filled];
Clip_175_run_npu_1188 [color=lightcoral, shape=rectangle, style=filled];
Clip_175_save_oact_1189 [color=lightgrey, shape=ellipse, style=filled];
Clip_250_load_wght_1190 [color=lightskyblue, shape=ellipse, style=filled];
Clip_250_load_iacts_1191 [color=lightgrey, shape=ellipse, style=filled];
Clip_250_run_npu_oact_1192 [color=lightcoral, shape=rectangle, style=filled];
Clip_250_run_npu_1193 [color=lightcoral, shape=rectangle, style=filled];
Clip_250_save_oact_1194 [color=lightgrey, shape=ellipse, style=filled];
Conv_251_load_wght_1195 [color=lightskyblue, shape=ellipse, style=filled];
Conv_251_load_iacts_1196 [color=lightgrey, shape=ellipse, style=filled];
Conv_251_run_npu_oact_1197 [color=lightcoral, shape=rectangle, style=filled];
Conv_251_run_npu_1198 [color=lightcoral, shape=rectangle, style=filled];
Clip_243_load_wght_1199 [color=lightskyblue, shape=ellipse, style=filled];
Clip_243_load_iacts_1200 [color=lightgrey, shape=ellipse, style=filled];
Clip_243_run_npu_oact_1201 [color=lightcoral, shape=rectangle, style=filled];
Clip_243_run_npu_1202 [color=lightcoral, shape=rectangle, style=filled];
Conv_251_save_oact_1203 [color="#bc5e00", shape=ellipse, style=filled];
Clip_243_save_oact_1204 [color=lightgrey, shape=ellipse, style=filled];
Conv_244_load_wght_1205 [color=lightskyblue, shape=ellipse, style=filled];
Conv_244_load_iacts_1206 [color=lightgrey, shape=ellipse, style=filled];
Conv_244_run_npu_oact_1207 [color=lightcoral, shape=rectangle, style=filled];
Conv_244_run_npu_1208 [color=lightcoral, shape=rectangle, style=filled];
Clip_178_load_wght_1209 [color=lightskyblue, shape=ellipse, style=filled];
Clip_178_load_iacts_1210 [color=lightgrey, shape=ellipse, style=filled];
Clip_178_run_npu_oact_1211 [color=lightcoral, shape=rectangle, style=filled];
Clip_178_run_npu_1212 [color=lightcoral, shape=rectangle, style=filled];
Conv_244_save_oact_1213 [color="#bc5e00", shape=ellipse, style=filled];
Clip_178_save_oact_1214 [color=lightgrey, shape=ellipse, style=filled];
Clip_181_load_wght_1215 [color=lightskyblue, shape=ellipse, style=filled];
Clip_181_load_iacts_1216 [color=lightgrey, shape=ellipse, style=filled];
Clip_181_run_npu_oact_1217 [color=lightcoral, shape=rectangle, style=filled];
Clip_181_run_npu_1218 [color=lightcoral, shape=rectangle, style=filled];
Clip_181_save_oact_1219 [color=lightgrey, shape=ellipse, style=filled];
Clip_184_load_wght_1220 [color=lightskyblue, shape=ellipse, style=filled];
Clip_184_load_iacts_1221 [color=lightgrey, shape=ellipse, style=filled];
Clip_184_run_npu_oact_1222 [color=lightcoral, shape=rectangle, style=filled];
Clip_184_run_npu_1223 [color=lightcoral, shape=rectangle, style=filled];
Clip_184_save_oact_1224 [color=lightgrey, shape=ellipse, style=filled];
Clip_264_load_wght_1225 [color=lightskyblue, shape=ellipse, style=filled];
Clip_264_load_iacts_1226 [color=lightgrey, shape=ellipse, style=filled];
Clip_264_run_npu_oact_1227 [color=lightcoral, shape=rectangle, style=filled];
Clip_264_run_npu_1228 [color=lightcoral, shape=rectangle, style=filled];
Clip_257_load_wght_1229 [color=lightskyblue, shape=ellipse, style=filled];
Clip_257_load_iacts_1230 [color=lightgrey, shape=ellipse, style=filled];
Clip_257_run_npu_oact_1231 [color=lightcoral, shape=rectangle, style=filled];
Clip_257_run_npu_1232 [color=lightcoral, shape=rectangle, style=filled];
Clip_264_save_oact_1233 [color=lightgrey, shape=ellipse, style=filled];
Conv_265_load_wght_1234 [color=lightskyblue, shape=ellipse, style=filled];
Conv_265_load_iacts_1235 [color=lightgrey, shape=ellipse, style=filled];
Conv_265_run_npu_oact_1236 [color=lightcoral, shape=rectangle, style=filled];
Conv_265_run_npu_1237 [color=lightcoral, shape=rectangle, style=filled];
Clip_257_save_oact_1238 [color=lightgrey, shape=ellipse, style=filled];
Conv_258_load_wght_1239 [color=lightskyblue, shape=ellipse, style=filled];
Conv_258_load_iacts_1240 [color=lightgrey, shape=ellipse, style=filled];
Conv_258_run_npu_oact_1241 [color=lightcoral, shape=rectangle, style=filled];
Conv_258_run_npu_1242 [color=lightcoral, shape=rectangle, style=filled];
Conv_265_save_oact_1243 [color="#bc5e00", shape=ellipse, style=filled];
Conv_258_save_oact_1244 [color="#bc5e00", shape=ellipse, style=filled];
Done_trap_1245 [color=lightsalmon, shape=ellipse, style=filled];
"Clip_2.G_IR_0_load_wght_0" -> "Clip_2.G_IR_0_load_iacts_1"  [color=plum];
"Clip_2.G_IR_0_load_iacts_1" -> "Clip_2.G_IR_0_run_npu_oact_2"  [color=plum];
"Clip_2.G_IR_0_load_iacts_1" -> "Clip_2.G_IR_0_save_oact_4"  [color=plum];
"Clip_2.G_IR_0_run_npu_oact_2" -> "Clip_2.G_IR_0_run_npu_3"  [color=sienna];
"Clip_2.G_IR_0_run_npu_3" -> "Clip_5.G_swap_0_run_npu_oact_7"  [color=sienna];
"Clip_2.G_IR_0_save_oact_4" -> "Clip_5.G_swap_0_load_wght_5"  [color=plum];
"Clip_5.G_swap_0_load_wght_5" -> "Clip_5.G_swap_0_load_iacts_6"  [color=plum];
"Clip_5.G_swap_0_load_iacts_6" -> "Clip_5.G_swap_0_run_npu_oact_7"  [color=plum];
"Clip_5.G_swap_0_load_iacts_6" -> "Clip_5.G_swap_0_save_oact_9"  [color=plum];
"Clip_5.G_swap_0_run_npu_oact_7" -> "Clip_5.G_swap_0_run_npu_8"  [color=sienna];
"Clip_5.G_swap_0_run_npu_8" -> "BatchNormalization_7.G_swap_0_run_npu_oact_12"  [color=sienna];
"Clip_5.G_swap_0_save_oact_9" -> "BatchNormalization_7.G_swap_0_load_wght_10"  [color=plum];
"BatchNormalization_7.G_swap_0_load_wght_10" -> "BatchNormalization_7.G_swap_0_load_iacts_11"  [color=plum];
"BatchNormalization_7.G_swap_0_load_iacts_11" -> "BatchNormalization_7.G_swap_0_run_npu_oact_12"  [color=plum];
"BatchNormalization_7.G_swap_0_load_iacts_11" -> "Clip_2.G_IR_1_load_wght_14"  [color=plum];
"BatchNormalization_7.G_swap_0_run_npu_oact_12" -> "BatchNormalization_7.G_swap_0_run_npu_13"  [color=sienna];
"BatchNormalization_7.G_swap_0_run_npu_13" -> "Clip_2.G_IR_1_run_npu_oact_16"  [color=sienna];
"Clip_2.G_IR_1_load_wght_14" -> "Clip_2.G_IR_1_load_iacts_15"  [color=plum];
"Clip_2.G_IR_1_load_iacts_15" -> "Clip_2.G_IR_1_run_npu_oact_16"  [color=plum];
"Clip_2.G_IR_1_load_iacts_15" -> "BatchNormalization_7.G_swap_0_save_oact_18"  [color=plum];
"Clip_2.G_IR_1_run_npu_oact_16" -> "Clip_2.G_IR_1_run_npu_17"  [color=sienna];
"Clip_2.G_IR_1_run_npu_17" -> "Clip_5.G_swap_1_run_npu_oact_22"  [color=sienna];
"BatchNormalization_7.G_swap_0_save_oact_18" -> "Clip_2.G_IR_1_save_oact_19"  [color=plum];
"Clip_2.G_IR_1_save_oact_19" -> "Clip_5.G_swap_1_load_wght_20"  [color=plum];
"Clip_5.G_swap_1_load_wght_20" -> "Clip_5.G_swap_1_load_iacts_21"  [color=plum];
"Clip_5.G_swap_1_load_iacts_21" -> "Clip_5.G_swap_1_run_npu_oact_22"  [color=plum];
"Clip_5.G_swap_1_load_iacts_21" -> "Clip_5.G_swap_1_save_oact_24"  [color=plum];
"Clip_5.G_swap_1_run_npu_oact_22" -> "Clip_5.G_swap_1_run_npu_23"  [color=sienna];
"Clip_5.G_swap_1_run_npu_23" -> "BatchNormalization_7.G_swap_1_run_npu_oact_27"  [color=sienna];
"Clip_5.G_swap_1_save_oact_24" -> "BatchNormalization_7.G_swap_1_load_wght_25"  [color=plum];
"BatchNormalization_7.G_swap_1_load_wght_25" -> "BatchNormalization_7.G_swap_1_load_iacts_26"  [color=plum];
"BatchNormalization_7.G_swap_1_load_iacts_26" -> "BatchNormalization_7.G_swap_1_run_npu_oact_27"  [color=plum];
"BatchNormalization_7.G_swap_1_load_iacts_26" -> "Clip_2.G_IR_2_load_wght_29"  [color=plum];
"BatchNormalization_7.G_swap_1_run_npu_oact_27" -> "BatchNormalization_7.G_swap_1_run_npu_28"  [color=sienna];
"BatchNormalization_7.G_swap_1_run_npu_28" -> "Clip_2.G_IR_2_run_npu_oact_31"  [color=sienna];
"Clip_2.G_IR_2_load_wght_29" -> "Clip_2.G_IR_2_load_iacts_30"  [color=plum];
"Clip_2.G_IR_2_load_iacts_30" -> "Clip_2.G_IR_2_run_npu_oact_31"  [color=plum];
"Clip_2.G_IR_2_load_iacts_30" -> "BatchNormalization_7.G_swap_1_save_oact_33"  [color=plum];
"Clip_2.G_IR_2_run_npu_oact_31" -> "Clip_2.G_IR_2_run_npu_32"  [color=sienna];
"Clip_2.G_IR_2_run_npu_32" -> "Clip_5.G_swap_2_run_npu_oact_37"  [color=sienna];
"BatchNormalization_7.G_swap_1_save_oact_33" -> "Clip_2.G_IR_2_save_oact_34"  [color=plum];
"Clip_2.G_IR_2_save_oact_34" -> "Clip_5.G_swap_2_load_wght_35"  [color=plum];
"Clip_5.G_swap_2_load_wght_35" -> "Clip_5.G_swap_2_load_iacts_36"  [color=plum];
"Clip_5.G_swap_2_load_iacts_36" -> "Clip_5.G_swap_2_run_npu_oact_37"  [color=plum];
"Clip_5.G_swap_2_load_iacts_36" -> "Clip_5.G_swap_2_save_oact_39"  [color=plum];
"Clip_5.G_swap_2_run_npu_oact_37" -> "Clip_5.G_swap_2_run_npu_38"  [color=sienna];
"Clip_5.G_swap_2_run_npu_38" -> "BatchNormalization_7.G_swap_2_run_npu_oact_42"  [color=sienna];
"Clip_5.G_swap_2_save_oact_39" -> "BatchNormalization_7.G_swap_2_load_wght_40"  [color=plum];
"BatchNormalization_7.G_swap_2_load_wght_40" -> "BatchNormalization_7.G_swap_2_load_iacts_41"  [color=plum];
"BatchNormalization_7.G_swap_2_load_iacts_41" -> "BatchNormalization_7.G_swap_2_run_npu_oact_42"  [color=plum];
"BatchNormalization_7.G_swap_2_load_iacts_41" -> "Clip_2.G_IR_3_load_wght_44"  [color=plum];
"BatchNormalization_7.G_swap_2_run_npu_oact_42" -> "BatchNormalization_7.G_swap_2_run_npu_43"  [color=sienna];
"BatchNormalization_7.G_swap_2_run_npu_43" -> "Clip_2.G_IR_3_run_npu_oact_46"  [color=sienna];
"Clip_2.G_IR_3_load_wght_44" -> "Clip_2.G_IR_3_load_iacts_45"  [color=plum];
"Clip_2.G_IR_3_load_iacts_45" -> "Clip_2.G_IR_3_run_npu_oact_46"  [color=plum];
"Clip_2.G_IR_3_load_iacts_45" -> "BatchNormalization_7.G_swap_2_save_oact_48"  [color=plum];
"Clip_2.G_IR_3_run_npu_oact_46" -> "Clip_2.G_IR_3_run_npu_47"  [color=sienna];
"Clip_2.G_IR_3_run_npu_47" -> "Clip_5.G_swap_3_run_npu_oact_52"  [color=sienna];
"BatchNormalization_7.G_swap_2_save_oact_48" -> "Clip_2.G_IR_3_save_oact_49"  [color=plum];
"Clip_2.G_IR_3_save_oact_49" -> "Clip_5.G_swap_3_load_wght_50"  [color=plum];
"Clip_5.G_swap_3_load_wght_50" -> "Clip_5.G_swap_3_load_iacts_51"  [color=plum];
"Clip_5.G_swap_3_load_iacts_51" -> "Clip_5.G_swap_3_run_npu_oact_52"  [color=plum];
"Clip_5.G_swap_3_load_iacts_51" -> "Clip_5.G_swap_3_save_oact_54"  [color=plum];
"Clip_5.G_swap_3_run_npu_oact_52" -> "Clip_5.G_swap_3_run_npu_53"  [color=sienna];
"Clip_5.G_swap_3_run_npu_53" -> "BatchNormalization_7.G_swap_3_run_npu_oact_57"  [color=sienna];
"Clip_5.G_swap_3_save_oact_54" -> "BatchNormalization_7.G_swap_3_load_wght_55"  [color=plum];
"BatchNormalization_7.G_swap_3_load_wght_55" -> "BatchNormalization_7.G_swap_3_load_iacts_56"  [color=plum];
"BatchNormalization_7.G_swap_3_load_iacts_56" -> "BatchNormalization_7.G_swap_3_run_npu_oact_57"  [color=plum];
"BatchNormalization_7.G_swap_3_load_iacts_56" -> "Clip_2.G_IR_4_load_wght_59"  [color=plum];
"BatchNormalization_7.G_swap_3_run_npu_oact_57" -> "BatchNormalization_7.G_swap_3_run_npu_58"  [color=sienna];
"BatchNormalization_7.G_swap_3_run_npu_58" -> "Clip_2.G_IR_4_run_npu_oact_61"  [color=sienna];
"Clip_2.G_IR_4_load_wght_59" -> "Clip_2.G_IR_4_load_iacts_60"  [color=plum];
"Clip_2.G_IR_4_load_iacts_60" -> "Clip_2.G_IR_4_run_npu_oact_61"  [color=plum];
"Clip_2.G_IR_4_load_iacts_60" -> "BatchNormalization_7.G_swap_3_save_oact_63"  [color=plum];
"Clip_2.G_IR_4_run_npu_oact_61" -> "Clip_2.G_IR_4_run_npu_62"  [color=sienna];
"Clip_2.G_IR_4_run_npu_62" -> "Clip_5.G_swap_4_run_npu_oact_67"  [color=sienna];
"BatchNormalization_7.G_swap_3_save_oact_63" -> "Clip_2.G_IR_4_save_oact_64"  [color=plum];
"Clip_2.G_IR_4_save_oact_64" -> "Clip_5.G_swap_4_load_wght_65"  [color=plum];
"Clip_5.G_swap_4_load_wght_65" -> "Clip_5.G_swap_4_load_iacts_66"  [color=plum];
"Clip_5.G_swap_4_load_iacts_66" -> "Clip_5.G_swap_4_run_npu_oact_67"  [color=plum];
"Clip_5.G_swap_4_load_iacts_66" -> "Clip_5.G_swap_4_save_oact_69"  [color=plum];
"Clip_5.G_swap_4_run_npu_oact_67" -> "Clip_5.G_swap_4_run_npu_68"  [color=sienna];
"Clip_5.G_swap_4_run_npu_68" -> "BatchNormalization_7.G_swap_4_run_npu_oact_72"  [color=sienna];
"Clip_5.G_swap_4_save_oact_69" -> "BatchNormalization_7.G_swap_4_load_wght_70"  [color=plum];
"BatchNormalization_7.G_swap_4_load_wght_70" -> "BatchNormalization_7.G_swap_4_load_iacts_71"  [color=plum];
"BatchNormalization_7.G_swap_4_load_iacts_71" -> "BatchNormalization_7.G_swap_4_run_npu_oact_72"  [color=plum];
"BatchNormalization_7.G_swap_4_load_iacts_71" -> "Clip_2.G_IR_5_load_wght_74"  [color=plum];
"BatchNormalization_7.G_swap_4_run_npu_oact_72" -> "BatchNormalization_7.G_swap_4_run_npu_73"  [color=sienna];
"BatchNormalization_7.G_swap_4_run_npu_73" -> "Clip_2.G_IR_5_run_npu_oact_76"  [color=sienna];
"Clip_2.G_IR_5_load_wght_74" -> "Clip_2.G_IR_5_load_iacts_75"  [color=plum];
"Clip_2.G_IR_5_load_iacts_75" -> "Clip_2.G_IR_5_run_npu_oact_76"  [color=plum];
"Clip_2.G_IR_5_load_iacts_75" -> "BatchNormalization_7.G_swap_4_save_oact_78"  [color=plum];
"Clip_2.G_IR_5_run_npu_oact_76" -> "Clip_2.G_IR_5_run_npu_77"  [color=sienna];
"Clip_2.G_IR_5_run_npu_77" -> "Clip_5.G_swap_5_run_npu_oact_82"  [color=sienna];
"BatchNormalization_7.G_swap_4_save_oact_78" -> "Clip_2.G_IR_5_save_oact_79"  [color=plum];
"Clip_2.G_IR_5_save_oact_79" -> "Clip_5.G_swap_5_load_wght_80"  [color=plum];
"Clip_5.G_swap_5_load_wght_80" -> "Clip_5.G_swap_5_load_iacts_81"  [color=plum];
"Clip_5.G_swap_5_load_iacts_81" -> "Clip_5.G_swap_5_run_npu_oact_82"  [color=plum];
"Clip_5.G_swap_5_load_iacts_81" -> "Clip_5.G_swap_5_save_oact_84"  [color=plum];
"Clip_5.G_swap_5_run_npu_oact_82" -> "Clip_5.G_swap_5_run_npu_83"  [color=sienna];
"Clip_5.G_swap_5_run_npu_83" -> "BatchNormalization_7.G_swap_5_run_npu_oact_87"  [color=sienna];
"Clip_5.G_swap_5_save_oact_84" -> "BatchNormalization_7.G_swap_5_load_wght_85"  [color=plum];
"BatchNormalization_7.G_swap_5_load_wght_85" -> "BatchNormalization_7.G_swap_5_load_iacts_86"  [color=plum];
"BatchNormalization_7.G_swap_5_load_iacts_86" -> "BatchNormalization_7.G_swap_5_run_npu_oact_87"  [color=plum];
"BatchNormalization_7.G_swap_5_load_iacts_86" -> "Clip_2.G_IR_6_load_wght_89"  [color=plum];
"BatchNormalization_7.G_swap_5_run_npu_oact_87" -> "BatchNormalization_7.G_swap_5_run_npu_88"  [color=sienna];
"BatchNormalization_7.G_swap_5_run_npu_88" -> "Clip_2.G_IR_6_run_npu_oact_91"  [color=sienna];
"Clip_2.G_IR_6_load_wght_89" -> "Clip_2.G_IR_6_load_iacts_90"  [color=plum];
"Clip_2.G_IR_6_load_iacts_90" -> "Clip_2.G_IR_6_run_npu_oact_91"  [color=plum];
"Clip_2.G_IR_6_load_iacts_90" -> "BatchNormalization_7.G_swap_5_save_oact_93"  [color=plum];
"Clip_2.G_IR_6_run_npu_oact_91" -> "Clip_2.G_IR_6_run_npu_92"  [color=sienna];
"Clip_2.G_IR_6_run_npu_92" -> "Clip_5.G_swap_6_run_npu_oact_97"  [color=sienna];
"BatchNormalization_7.G_swap_5_save_oact_93" -> "Clip_2.G_IR_6_save_oact_94"  [color=plum];
"Clip_2.G_IR_6_save_oact_94" -> "Clip_5.G_swap_6_load_wght_95"  [color=plum];
"Clip_5.G_swap_6_load_wght_95" -> "Clip_5.G_swap_6_load_iacts_96"  [color=plum];
"Clip_5.G_swap_6_load_iacts_96" -> "Clip_5.G_swap_6_run_npu_oact_97"  [color=plum];
"Clip_5.G_swap_6_load_iacts_96" -> "Clip_5.G_swap_6_save_oact_99"  [color=plum];
"Clip_5.G_swap_6_run_npu_oact_97" -> "Clip_5.G_swap_6_run_npu_98"  [color=sienna];
"Clip_5.G_swap_6_run_npu_98" -> "BatchNormalization_7.G_swap_6_run_npu_oact_102"  [color=sienna];
"Clip_5.G_swap_6_save_oact_99" -> "BatchNormalization_7.G_swap_6_load_wght_100"  [color=plum];
"BatchNormalization_7.G_swap_6_load_wght_100" -> "BatchNormalization_7.G_swap_6_load_iacts_101"  [color=plum];
"BatchNormalization_7.G_swap_6_load_iacts_101" -> "BatchNormalization_7.G_swap_6_run_npu_oact_102"  [color=plum];
"BatchNormalization_7.G_swap_6_load_iacts_101" -> "Clip_2.G_IR_7_load_wght_104"  [color=plum];
"BatchNormalization_7.G_swap_6_run_npu_oact_102" -> "BatchNormalization_7.G_swap_6_run_npu_103"  [color=sienna];
"BatchNormalization_7.G_swap_6_run_npu_103" -> "Clip_2.G_IR_7_run_npu_oact_106"  [color=sienna];
"Clip_2.G_IR_7_load_wght_104" -> "Clip_2.G_IR_7_load_iacts_105"  [color=plum];
"Clip_2.G_IR_7_load_iacts_105" -> "Clip_2.G_IR_7_run_npu_oact_106"  [color=plum];
"Clip_2.G_IR_7_load_iacts_105" -> "BatchNormalization_7.G_swap_6_save_oact_108"  [color=plum];
"Clip_2.G_IR_7_run_npu_oact_106" -> "Clip_2.G_IR_7_run_npu_107"  [color=sienna];
"Clip_2.G_IR_7_run_npu_107" -> "Clip_5.G_swap_7_run_npu_oact_112"  [color=sienna];
"BatchNormalization_7.G_swap_6_save_oact_108" -> "Clip_2.G_IR_7_save_oact_109"  [color=plum];
"Clip_2.G_IR_7_save_oact_109" -> "Clip_5.G_swap_7_load_wght_110"  [color=plum];
"Clip_5.G_swap_7_load_wght_110" -> "Clip_5.G_swap_7_load_iacts_111"  [color=plum];
"Clip_5.G_swap_7_load_iacts_111" -> "Clip_5.G_swap_7_run_npu_oact_112"  [color=plum];
"Clip_5.G_swap_7_load_iacts_111" -> "Clip_5.G_swap_7_save_oact_114"  [color=plum];
"Clip_5.G_swap_7_run_npu_oact_112" -> "Clip_5.G_swap_7_run_npu_113"  [color=sienna];
"Clip_5.G_swap_7_run_npu_113" -> "BatchNormalization_7.G_swap_7_run_npu_oact_117"  [color=sienna];
"Clip_5.G_swap_7_save_oact_114" -> "BatchNormalization_7.G_swap_7_load_wght_115"  [color=plum];
"BatchNormalization_7.G_swap_7_load_wght_115" -> "BatchNormalization_7.G_swap_7_load_iacts_116"  [color=plum];
"BatchNormalization_7.G_swap_7_load_iacts_116" -> "BatchNormalization_7.G_swap_7_run_npu_oact_117"  [color=plum];
"BatchNormalization_7.G_swap_7_load_iacts_116" -> "Clip_2.G_IR_8_load_wght_119"  [color=plum];
"BatchNormalization_7.G_swap_7_run_npu_oact_117" -> "BatchNormalization_7.G_swap_7_run_npu_118"  [color=sienna];
"BatchNormalization_7.G_swap_7_run_npu_118" -> "Clip_2.G_IR_8_run_npu_oact_121"  [color=sienna];
"Clip_2.G_IR_8_load_wght_119" -> "Clip_2.G_IR_8_load_iacts_120"  [color=plum];
"Clip_2.G_IR_8_load_iacts_120" -> "Clip_2.G_IR_8_run_npu_oact_121"  [color=plum];
"Clip_2.G_IR_8_load_iacts_120" -> "BatchNormalization_7.G_swap_7_save_oact_123"  [color=plum];
"Clip_2.G_IR_8_run_npu_oact_121" -> "Clip_2.G_IR_8_run_npu_122"  [color=sienna];
"Clip_2.G_IR_8_run_npu_122" -> "Clip_5.G_swap_8_run_npu_oact_127"  [color=sienna];
"BatchNormalization_7.G_swap_7_save_oact_123" -> "Clip_2.G_IR_8_save_oact_124"  [color=plum];
"Clip_2.G_IR_8_save_oact_124" -> "Clip_5.G_swap_8_load_wght_125"  [color=plum];
"Clip_5.G_swap_8_load_wght_125" -> "Clip_5.G_swap_8_load_iacts_126"  [color=plum];
"Clip_5.G_swap_8_load_iacts_126" -> "Clip_5.G_swap_8_run_npu_oact_127"  [color=plum];
"Clip_5.G_swap_8_load_iacts_126" -> "Clip_5.G_swap_8_save_oact_129"  [color=plum];
"Clip_5.G_swap_8_run_npu_oact_127" -> "Clip_5.G_swap_8_run_npu_128"  [color=sienna];
"Clip_5.G_swap_8_run_npu_128" -> "BatchNormalization_7.G_swap_8_run_npu_oact_132"  [color=sienna];
"Clip_5.G_swap_8_save_oact_129" -> "BatchNormalization_7.G_swap_8_load_wght_130"  [color=plum];
"BatchNormalization_7.G_swap_8_load_wght_130" -> "BatchNormalization_7.G_swap_8_load_iacts_131"  [color=plum];
"BatchNormalization_7.G_swap_8_load_iacts_131" -> "BatchNormalization_7.G_swap_8_run_npu_oact_132"  [color=plum];
"BatchNormalization_7.G_swap_8_load_iacts_131" -> "Clip_2.G_IR_9_load_wght_134"  [color=plum];
"BatchNormalization_7.G_swap_8_run_npu_oact_132" -> "BatchNormalization_7.G_swap_8_run_npu_133"  [color=sienna];
"BatchNormalization_7.G_swap_8_run_npu_133" -> "Clip_2.G_IR_9_run_npu_oact_136"  [color=sienna];
"Clip_2.G_IR_9_load_wght_134" -> "Clip_2.G_IR_9_load_iacts_135"  [color=plum];
"Clip_2.G_IR_9_load_iacts_135" -> "Clip_2.G_IR_9_run_npu_oact_136"  [color=plum];
"Clip_2.G_IR_9_load_iacts_135" -> "BatchNormalization_7.G_swap_8_save_oact_138"  [color=plum];
"Clip_2.G_IR_9_run_npu_oact_136" -> "Clip_2.G_IR_9_run_npu_137"  [color=sienna];
"Clip_2.G_IR_9_run_npu_137" -> "Clip_5.G_swap_9_run_npu_oact_142"  [color=sienna];
"BatchNormalization_7.G_swap_8_save_oact_138" -> "Clip_2.G_IR_9_save_oact_139"  [color=plum];
"Clip_2.G_IR_9_save_oact_139" -> "Clip_5.G_swap_9_load_wght_140"  [color=plum];
"Clip_5.G_swap_9_load_wght_140" -> "Clip_5.G_swap_9_load_iacts_141"  [color=plum];
"Clip_5.G_swap_9_load_iacts_141" -> "Clip_5.G_swap_9_run_npu_oact_142"  [color=plum];
"Clip_5.G_swap_9_load_iacts_141" -> "Clip_5.G_swap_9_save_oact_144"  [color=plum];
"Clip_5.G_swap_9_run_npu_oact_142" -> "Clip_5.G_swap_9_run_npu_143"  [color=sienna];
"Clip_5.G_swap_9_run_npu_143" -> "BatchNormalization_7.G_swap_9_run_npu_oact_147"  [color=sienna];
"Clip_5.G_swap_9_save_oact_144" -> "BatchNormalization_7.G_swap_9_load_wght_145"  [color=plum];
"BatchNormalization_7.G_swap_9_load_wght_145" -> "BatchNormalization_7.G_swap_9_load_iacts_146"  [color=plum];
"BatchNormalization_7.G_swap_9_load_iacts_146" -> "BatchNormalization_7.G_swap_9_run_npu_oact_147"  [color=plum];
"BatchNormalization_7.G_swap_9_load_iacts_146" -> "Clip_2.G_IR_10_load_wght_149"  [color=plum];
"BatchNormalization_7.G_swap_9_run_npu_oact_147" -> "BatchNormalization_7.G_swap_9_run_npu_148"  [color=sienna];
"BatchNormalization_7.G_swap_9_run_npu_148" -> "Clip_2.G_IR_10_run_npu_oact_151"  [color=sienna];
"Clip_2.G_IR_10_load_wght_149" -> "Clip_2.G_IR_10_load_iacts_150"  [color=plum];
"Clip_2.G_IR_10_load_iacts_150" -> "Clip_2.G_IR_10_run_npu_oact_151"  [color=plum];
"Clip_2.G_IR_10_load_iacts_150" -> "BatchNormalization_7.G_swap_9_save_oact_153"  [color=plum];
"Clip_2.G_IR_10_run_npu_oact_151" -> "Clip_2.G_IR_10_run_npu_152"  [color=sienna];
"Clip_2.G_IR_10_run_npu_152" -> "Clip_5.G_swap_10_run_npu_oact_157"  [color=sienna];
"BatchNormalization_7.G_swap_9_save_oact_153" -> "Clip_2.G_IR_10_save_oact_154"  [color=plum];
"Clip_2.G_IR_10_save_oact_154" -> "Clip_5.G_swap_10_load_wght_155"  [color=plum];
"Clip_5.G_swap_10_load_wght_155" -> "Clip_5.G_swap_10_load_iacts_156"  [color=plum];
"Clip_5.G_swap_10_load_iacts_156" -> "Clip_5.G_swap_10_run_npu_oact_157"  [color=plum];
"Clip_5.G_swap_10_load_iacts_156" -> "Clip_5.G_swap_10_save_oact_159"  [color=plum];
"Clip_5.G_swap_10_run_npu_oact_157" -> "Clip_5.G_swap_10_run_npu_158"  [color=sienna];
"Clip_5.G_swap_10_run_npu_158" -> "BatchNormalization_7.G_swap_10_run_npu_oact_162"  [color=sienna];
"Clip_5.G_swap_10_save_oact_159" -> "BatchNormalization_7.G_swap_10_load_wght_160"  [color=plum];
"BatchNormalization_7.G_swap_10_load_wght_160" -> "BatchNormalization_7.G_swap_10_load_iacts_161"  [color=plum];
"BatchNormalization_7.G_swap_10_load_iacts_161" -> "BatchNormalization_7.G_swap_10_run_npu_oact_162"  [color=plum];
"BatchNormalization_7.G_swap_10_load_iacts_161" -> "Clip_2.G_IR_11_load_wght_164"  [color=plum];
"BatchNormalization_7.G_swap_10_run_npu_oact_162" -> "BatchNormalization_7.G_swap_10_run_npu_163"  [color=sienna];
"BatchNormalization_7.G_swap_10_run_npu_163" -> "Clip_2.G_IR_11_run_npu_oact_166"  [color=sienna];
"Clip_2.G_IR_11_load_wght_164" -> "Clip_2.G_IR_11_load_iacts_165"  [color=plum];
"Clip_2.G_IR_11_load_iacts_165" -> "Clip_2.G_IR_11_run_npu_oact_166"  [color=plum];
"Clip_2.G_IR_11_load_iacts_165" -> "BatchNormalization_7.G_swap_10_save_oact_168"  [color=plum];
"Clip_2.G_IR_11_run_npu_oact_166" -> "Clip_2.G_IR_11_run_npu_167"  [color=sienna];
"Clip_2.G_IR_11_run_npu_167" -> "Clip_5.G_swap_11_run_npu_oact_172"  [color=sienna];
"BatchNormalization_7.G_swap_10_save_oact_168" -> "Clip_2.G_IR_11_save_oact_169"  [color=plum];
"Clip_2.G_IR_11_save_oact_169" -> "Clip_5.G_swap_11_load_wght_170"  [color=plum];
"Clip_5.G_swap_11_load_wght_170" -> "Clip_5.G_swap_11_load_iacts_171"  [color=plum];
"Clip_5.G_swap_11_load_iacts_171" -> "Clip_5.G_swap_11_run_npu_oact_172"  [color=plum];
"Clip_5.G_swap_11_load_iacts_171" -> "Clip_5.G_swap_11_save_oact_174"  [color=plum];
"Clip_5.G_swap_11_run_npu_oact_172" -> "Clip_5.G_swap_11_run_npu_173"  [color=sienna];
"Clip_5.G_swap_11_run_npu_173" -> "BatchNormalization_7.G_swap_11_run_npu_oact_177"  [color=sienna];
"Clip_5.G_swap_11_save_oact_174" -> "BatchNormalization_7.G_swap_11_load_wght_175"  [color=plum];
"BatchNormalization_7.G_swap_11_load_wght_175" -> "BatchNormalization_7.G_swap_11_load_iacts_176"  [color=plum];
"BatchNormalization_7.G_swap_11_load_iacts_176" -> "BatchNormalization_7.G_swap_11_run_npu_oact_177"  [color=plum];
"BatchNormalization_7.G_swap_11_load_iacts_176" -> "Clip_2.G_IR_12_load_wght_179"  [color=plum];
"BatchNormalization_7.G_swap_11_run_npu_oact_177" -> "BatchNormalization_7.G_swap_11_run_npu_178"  [color=sienna];
"BatchNormalization_7.G_swap_11_run_npu_178" -> "Clip_2.G_IR_12_run_npu_oact_181"  [color=sienna];
"Clip_2.G_IR_12_load_wght_179" -> "Clip_2.G_IR_12_load_iacts_180"  [color=plum];
"Clip_2.G_IR_12_load_iacts_180" -> "Clip_2.G_IR_12_run_npu_oact_181"  [color=plum];
"Clip_2.G_IR_12_load_iacts_180" -> "BatchNormalization_7.G_swap_11_save_oact_183"  [color=plum];
"Clip_2.G_IR_12_run_npu_oact_181" -> "Clip_2.G_IR_12_run_npu_182"  [color=sienna];
"Clip_2.G_IR_12_run_npu_182" -> "Clip_5.G_swap_12_run_npu_oact_187"  [color=sienna];
"BatchNormalization_7.G_swap_11_save_oact_183" -> "Clip_2.G_IR_12_save_oact_184"  [color=plum];
"Clip_2.G_IR_12_save_oact_184" -> "Clip_5.G_swap_12_load_wght_185"  [color=plum];
"Clip_5.G_swap_12_load_wght_185" -> "Clip_5.G_swap_12_load_iacts_186"  [color=plum];
"Clip_5.G_swap_12_load_iacts_186" -> "Clip_5.G_swap_12_run_npu_oact_187"  [color=plum];
"Clip_5.G_swap_12_load_iacts_186" -> "Clip_5.G_swap_12_save_oact_189"  [color=plum];
"Clip_5.G_swap_12_run_npu_oact_187" -> "Clip_5.G_swap_12_run_npu_188"  [color=sienna];
"Clip_5.G_swap_12_run_npu_188" -> "BatchNormalization_7.G_swap_12_run_npu_oact_192"  [color=sienna];
"Clip_5.G_swap_12_save_oact_189" -> "BatchNormalization_7.G_swap_12_load_wght_190"  [color=plum];
"BatchNormalization_7.G_swap_12_load_wght_190" -> "BatchNormalization_7.G_swap_12_load_iacts_191"  [color=plum];
"BatchNormalization_7.G_swap_12_load_iacts_191" -> "BatchNormalization_7.G_swap_12_run_npu_oact_192"  [color=plum];
"BatchNormalization_7.G_swap_12_load_iacts_191" -> "Clip_2.G_IR_13_load_wght_194"  [color=plum];
"BatchNormalization_7.G_swap_12_run_npu_oact_192" -> "BatchNormalization_7.G_swap_12_run_npu_193"  [color=sienna];
"BatchNormalization_7.G_swap_12_run_npu_193" -> "Clip_2.G_IR_13_run_npu_oact_196"  [color=sienna];
"Clip_2.G_IR_13_load_wght_194" -> "Clip_2.G_IR_13_load_iacts_195"  [color=plum];
"Clip_2.G_IR_13_load_iacts_195" -> "Clip_2.G_IR_13_run_npu_oact_196"  [color=plum];
"Clip_2.G_IR_13_load_iacts_195" -> "BatchNormalization_7.G_swap_12_save_oact_198"  [color=plum];
"Clip_2.G_IR_13_run_npu_oact_196" -> "Clip_2.G_IR_13_run_npu_197"  [color=sienna];
"Clip_2.G_IR_13_run_npu_197" -> "Clip_5.G_swap_13_run_npu_oact_202"  [color=sienna];
"BatchNormalization_7.G_swap_12_save_oact_198" -> "Clip_2.G_IR_13_save_oact_199"  [color=plum];
"Clip_2.G_IR_13_save_oact_199" -> "Clip_5.G_swap_13_load_wght_200"  [color=plum];
"Clip_5.G_swap_13_load_wght_200" -> "Clip_5.G_swap_13_load_iacts_201"  [color=plum];
"Clip_5.G_swap_13_load_iacts_201" -> "Clip_5.G_swap_13_run_npu_oact_202"  [color=plum];
"Clip_5.G_swap_13_load_iacts_201" -> "Clip_5.G_swap_13_save_oact_204"  [color=plum];
"Clip_5.G_swap_13_run_npu_oact_202" -> "Clip_5.G_swap_13_run_npu_203"  [color=sienna];
"Clip_5.G_swap_13_run_npu_203" -> "BatchNormalization_7.G_swap_13_run_npu_oact_207"  [color=sienna];
"Clip_5.G_swap_13_save_oact_204" -> "BatchNormalization_7.G_swap_13_load_wght_205"  [color=plum];
"BatchNormalization_7.G_swap_13_load_wght_205" -> "BatchNormalization_7.G_swap_13_load_iacts_206"  [color=plum];
"BatchNormalization_7.G_swap_13_load_iacts_206" -> "BatchNormalization_7.G_swap_13_run_npu_oact_207"  [color=plum];
"BatchNormalization_7.G_swap_13_load_iacts_206" -> "Clip_2.G_IR_14_load_wght_209"  [color=plum];
"BatchNormalization_7.G_swap_13_run_npu_oact_207" -> "BatchNormalization_7.G_swap_13_run_npu_208"  [color=sienna];
"BatchNormalization_7.G_swap_13_run_npu_208" -> "Clip_2.G_IR_14_run_npu_oact_211"  [color=sienna];
"Clip_2.G_IR_14_load_wght_209" -> "Clip_2.G_IR_14_load_iacts_210"  [color=plum];
"Clip_2.G_IR_14_load_iacts_210" -> "Clip_2.G_IR_14_run_npu_oact_211"  [color=plum];
"Clip_2.G_IR_14_load_iacts_210" -> "BatchNormalization_7.G_swap_13_save_oact_213"  [color=plum];
"Clip_2.G_IR_14_run_npu_oact_211" -> "Clip_2.G_IR_14_run_npu_212"  [color=sienna];
"Clip_2.G_IR_14_run_npu_212" -> "Clip_5.G_swap_14_run_npu_oact_217"  [color=sienna];
"BatchNormalization_7.G_swap_13_save_oact_213" -> "Clip_2.G_IR_14_save_oact_214"  [color=plum];
"Clip_2.G_IR_14_save_oact_214" -> "Clip_5.G_swap_14_load_wght_215"  [color=plum];
"Clip_5.G_swap_14_load_wght_215" -> "Clip_5.G_swap_14_load_iacts_216"  [color=plum];
"Clip_5.G_swap_14_load_iacts_216" -> "Clip_5.G_swap_14_run_npu_oact_217"  [color=plum];
"Clip_5.G_swap_14_load_iacts_216" -> "Clip_5.G_swap_14_save_oact_219"  [color=plum];
"Clip_5.G_swap_14_run_npu_oact_217" -> "Clip_5.G_swap_14_run_npu_218"  [color=sienna];
"Clip_5.G_swap_14_run_npu_218" -> "BatchNormalization_7.G_swap_14_run_npu_oact_222"  [color=sienna];
"Clip_5.G_swap_14_save_oact_219" -> "BatchNormalization_7.G_swap_14_load_wght_220"  [color=plum];
"BatchNormalization_7.G_swap_14_load_wght_220" -> "BatchNormalization_7.G_swap_14_load_iacts_221"  [color=plum];
"BatchNormalization_7.G_swap_14_load_iacts_221" -> "BatchNormalization_7.G_swap_14_run_npu_oact_222"  [color=plum];
"BatchNormalization_7.G_swap_14_load_iacts_221" -> "BatchNormalization_7.G_swap_14_save_oact_224"  [color=plum];
"BatchNormalization_7.G_swap_14_run_npu_oact_222" -> "BatchNormalization_7.G_swap_14_run_npu_223"  [color=sienna];
"BatchNormalization_7.G_swap_14_run_npu_223" -> "BatchNormalization_7.G_swap_14_save_oact_224"  [color=sienna];
"BatchNormalization_7.G_swap_14_run_npu_223" -> "Clip_10.G_IR_0_run_npu_oact_227"  [color=sienna];
"BatchNormalization_7.G_swap_14_save_oact_224" -> "Clip_10.G_IR_0_load_wght_225"  [color=plum];
"Clip_10.G_IR_0_load_wght_225" -> "Clip_10.G_IR_0_load_iacts_226"  [color=plum];
"Clip_10.G_IR_0_load_iacts_226" -> "Clip_10.G_IR_0_run_npu_oact_227"  [color=plum];
"Clip_10.G_IR_0_load_iacts_226" -> "Clip_10.G_IR_0_save_oact_229"  [color=plum];
"Clip_10.G_IR_0_run_npu_oact_227" -> "Clip_10.G_IR_0_run_npu_228"  [color=sienna];
"Clip_10.G_IR_0_run_npu_228" -> "Clip_13.G_swap_0_run_npu_oact_232"  [color=sienna];
"Clip_10.G_IR_0_save_oact_229" -> "Clip_13.G_swap_0_load_wght_230"  [color=plum];
"Clip_13.G_swap_0_load_wght_230" -> "Clip_13.G_swap_0_load_iacts_231"  [color=plum];
"Clip_13.G_swap_0_load_iacts_231" -> "Clip_13.G_swap_0_run_npu_oact_232"  [color=plum];
"Clip_13.G_swap_0_load_iacts_231" -> "Clip_13.G_swap_0_save_oact_234"  [color=plum];
"Clip_13.G_swap_0_run_npu_oact_232" -> "Clip_13.G_swap_0_run_npu_233"  [color=sienna];
"Clip_13.G_swap_0_run_npu_233" -> "BatchNormalization_15.G_swap_0_run_npu_oact_237"  [color=sienna];
"Clip_13.G_swap_0_save_oact_234" -> "BatchNormalization_15.G_swap_0_load_wght_235"  [color=plum];
"BatchNormalization_15.G_swap_0_load_wght_235" -> "BatchNormalization_15.G_swap_0_load_iacts_236"  [color=plum];
"BatchNormalization_15.G_swap_0_load_iacts_236" -> "BatchNormalization_15.G_swap_0_run_npu_oact_237"  [color=plum];
"BatchNormalization_15.G_swap_0_load_iacts_236" -> "Clip_10.G_IR_1_load_wght_239"  [color=plum];
"BatchNormalization_15.G_swap_0_run_npu_oact_237" -> "BatchNormalization_15.G_swap_0_run_npu_238"  [color=sienna];
"BatchNormalization_15.G_swap_0_run_npu_238" -> "Clip_10.G_IR_1_run_npu_oact_241"  [color=sienna];
"Clip_10.G_IR_1_load_wght_239" -> "Clip_10.G_IR_1_load_iacts_240"  [color=plum];
"Clip_10.G_IR_1_load_iacts_240" -> "Clip_10.G_IR_1_run_npu_oact_241"  [color=plum];
"Clip_10.G_IR_1_load_iacts_240" -> "BatchNormalization_15.G_swap_0_save_oact_243"  [color=plum];
"Clip_10.G_IR_1_run_npu_oact_241" -> "Clip_10.G_IR_1_run_npu_242"  [color=sienna];
"Clip_10.G_IR_1_run_npu_242" -> "Clip_13.G_swap_1_run_npu_oact_247"  [color=sienna];
"BatchNormalization_15.G_swap_0_save_oact_243" -> "Clip_10.G_IR_1_save_oact_244"  [color=plum];
"Clip_10.G_IR_1_save_oact_244" -> "Clip_13.G_swap_1_load_wght_245"  [color=plum];
"Clip_13.G_swap_1_load_wght_245" -> "Clip_13.G_swap_1_load_iacts_246"  [color=plum];
"Clip_13.G_swap_1_load_iacts_246" -> "Clip_13.G_swap_1_run_npu_oact_247"  [color=plum];
"Clip_13.G_swap_1_load_iacts_246" -> "Clip_13.G_swap_1_save_oact_249"  [color=plum];
"Clip_13.G_swap_1_run_npu_oact_247" -> "Clip_13.G_swap_1_run_npu_248"  [color=sienna];
"Clip_13.G_swap_1_run_npu_248" -> "BatchNormalization_15.G_swap_1_run_npu_oact_252"  [color=sienna];
"Clip_13.G_swap_1_save_oact_249" -> "BatchNormalization_15.G_swap_1_load_wght_250"  [color=plum];
"BatchNormalization_15.G_swap_1_load_wght_250" -> "BatchNormalization_15.G_swap_1_load_iacts_251"  [color=plum];
"BatchNormalization_15.G_swap_1_load_iacts_251" -> "BatchNormalization_15.G_swap_1_run_npu_oact_252"  [color=plum];
"BatchNormalization_15.G_swap_1_load_iacts_251" -> "Clip_10.G_IR_2_load_wght_254"  [color=plum];
"BatchNormalization_15.G_swap_1_run_npu_oact_252" -> "BatchNormalization_15.G_swap_1_run_npu_253"  [color=sienna];
"BatchNormalization_15.G_swap_1_run_npu_253" -> "Clip_10.G_IR_2_run_npu_oact_256"  [color=sienna];
"Clip_10.G_IR_2_load_wght_254" -> "Clip_10.G_IR_2_load_iacts_255"  [color=plum];
"Clip_10.G_IR_2_load_iacts_255" -> "Clip_10.G_IR_2_run_npu_oact_256"  [color=plum];
"Clip_10.G_IR_2_load_iacts_255" -> "BatchNormalization_15.G_swap_1_save_oact_258"  [color=plum];
"Clip_10.G_IR_2_run_npu_oact_256" -> "Clip_10.G_IR_2_run_npu_257"  [color=sienna];
"Clip_10.G_IR_2_run_npu_257" -> "Clip_13.G_swap_2_run_npu_oact_262"  [color=sienna];
"BatchNormalization_15.G_swap_1_save_oact_258" -> "Clip_10.G_IR_2_save_oact_259"  [color=plum];
"Clip_10.G_IR_2_save_oact_259" -> "Clip_13.G_swap_2_load_wght_260"  [color=plum];
"Clip_13.G_swap_2_load_wght_260" -> "Clip_13.G_swap_2_load_iacts_261"  [color=plum];
"Clip_13.G_swap_2_load_iacts_261" -> "Clip_13.G_swap_2_run_npu_oact_262"  [color=plum];
"Clip_13.G_swap_2_load_iacts_261" -> "Clip_13.G_swap_2_save_oact_264"  [color=plum];
"Clip_13.G_swap_2_run_npu_oact_262" -> "Clip_13.G_swap_2_run_npu_263"  [color=sienna];
"Clip_13.G_swap_2_run_npu_263" -> "BatchNormalization_15.G_swap_2_run_npu_oact_267"  [color=sienna];
"Clip_13.G_swap_2_save_oact_264" -> "BatchNormalization_15.G_swap_2_load_wght_265"  [color=plum];
"BatchNormalization_15.G_swap_2_load_wght_265" -> "BatchNormalization_15.G_swap_2_load_iacts_266"  [color=plum];
"BatchNormalization_15.G_swap_2_load_iacts_266" -> "BatchNormalization_15.G_swap_2_run_npu_oact_267"  [color=plum];
"BatchNormalization_15.G_swap_2_load_iacts_266" -> "Clip_10.G_IR_3_load_wght_269"  [color=plum];
"BatchNormalization_15.G_swap_2_run_npu_oact_267" -> "BatchNormalization_15.G_swap_2_run_npu_268"  [color=sienna];
"BatchNormalization_15.G_swap_2_run_npu_268" -> "Clip_10.G_IR_3_run_npu_oact_271"  [color=sienna];
"Clip_10.G_IR_3_load_wght_269" -> "Clip_10.G_IR_3_load_iacts_270"  [color=plum];
"Clip_10.G_IR_3_load_iacts_270" -> "Clip_10.G_IR_3_run_npu_oact_271"  [color=plum];
"Clip_10.G_IR_3_load_iacts_270" -> "BatchNormalization_15.G_swap_2_save_oact_273"  [color=plum];
"Clip_10.G_IR_3_run_npu_oact_271" -> "Clip_10.G_IR_3_run_npu_272"  [color=sienna];
"Clip_10.G_IR_3_run_npu_272" -> "Clip_13.G_swap_3_run_npu_oact_277"  [color=sienna];
"BatchNormalization_15.G_swap_2_save_oact_273" -> "Clip_10.G_IR_3_save_oact_274"  [color=plum];
"Clip_10.G_IR_3_save_oact_274" -> "Clip_13.G_swap_3_load_wght_275"  [color=plum];
"Clip_13.G_swap_3_load_wght_275" -> "Clip_13.G_swap_3_load_iacts_276"  [color=plum];
"Clip_13.G_swap_3_load_iacts_276" -> "Clip_13.G_swap_3_run_npu_oact_277"  [color=plum];
"Clip_13.G_swap_3_load_iacts_276" -> "Clip_13.G_swap_3_save_oact_279"  [color=plum];
"Clip_13.G_swap_3_run_npu_oact_277" -> "Clip_13.G_swap_3_run_npu_278"  [color=sienna];
"Clip_13.G_swap_3_run_npu_278" -> "BatchNormalization_15.G_swap_3_run_npu_oact_282"  [color=sienna];
"Clip_13.G_swap_3_save_oact_279" -> "BatchNormalization_15.G_swap_3_load_wght_280"  [color=plum];
"BatchNormalization_15.G_swap_3_load_wght_280" -> "BatchNormalization_15.G_swap_3_load_iacts_281"  [color=plum];
"BatchNormalization_15.G_swap_3_load_iacts_281" -> "BatchNormalization_15.G_swap_3_run_npu_oact_282"  [color=plum];
"BatchNormalization_15.G_swap_3_load_iacts_281" -> "Clip_10.G_IR_4_load_wght_284"  [color=plum];
"BatchNormalization_15.G_swap_3_run_npu_oact_282" -> "BatchNormalization_15.G_swap_3_run_npu_283"  [color=sienna];
"BatchNormalization_15.G_swap_3_run_npu_283" -> "Clip_10.G_IR_4_run_npu_oact_286"  [color=sienna];
"Clip_10.G_IR_4_load_wght_284" -> "Clip_10.G_IR_4_load_iacts_285"  [color=plum];
"Clip_10.G_IR_4_load_iacts_285" -> "Clip_10.G_IR_4_run_npu_oact_286"  [color=plum];
"Clip_10.G_IR_4_load_iacts_285" -> "BatchNormalization_15.G_swap_3_save_oact_288"  [color=plum];
"Clip_10.G_IR_4_run_npu_oact_286" -> "Clip_10.G_IR_4_run_npu_287"  [color=sienna];
"Clip_10.G_IR_4_run_npu_287" -> "Clip_13.G_swap_4_run_npu_oact_292"  [color=sienna];
"BatchNormalization_15.G_swap_3_save_oact_288" -> "Clip_10.G_IR_4_save_oact_289"  [color=plum];
"Clip_10.G_IR_4_save_oact_289" -> "Clip_13.G_swap_4_load_wght_290"  [color=plum];
"Clip_13.G_swap_4_load_wght_290" -> "Clip_13.G_swap_4_load_iacts_291"  [color=plum];
"Clip_13.G_swap_4_load_iacts_291" -> "Clip_13.G_swap_4_run_npu_oact_292"  [color=plum];
"Clip_13.G_swap_4_load_iacts_291" -> "Clip_13.G_swap_4_save_oact_294"  [color=plum];
"Clip_13.G_swap_4_run_npu_oact_292" -> "Clip_13.G_swap_4_run_npu_293"  [color=sienna];
"Clip_13.G_swap_4_run_npu_293" -> "BatchNormalization_15.G_swap_4_run_npu_oact_297"  [color=sienna];
"Clip_13.G_swap_4_save_oact_294" -> "BatchNormalization_15.G_swap_4_load_wght_295"  [color=plum];
"BatchNormalization_15.G_swap_4_load_wght_295" -> "BatchNormalization_15.G_swap_4_load_iacts_296"  [color=plum];
"BatchNormalization_15.G_swap_4_load_iacts_296" -> "BatchNormalization_15.G_swap_4_run_npu_oact_297"  [color=plum];
"BatchNormalization_15.G_swap_4_load_iacts_296" -> "Clip_10.G_IR_5_load_wght_299"  [color=plum];
"BatchNormalization_15.G_swap_4_run_npu_oact_297" -> "BatchNormalization_15.G_swap_4_run_npu_298"  [color=sienna];
"BatchNormalization_15.G_swap_4_run_npu_298" -> "Clip_10.G_IR_5_run_npu_oact_301"  [color=sienna];
"Clip_10.G_IR_5_load_wght_299" -> "Clip_10.G_IR_5_load_iacts_300"  [color=plum];
"Clip_10.G_IR_5_load_iacts_300" -> "Clip_10.G_IR_5_run_npu_oact_301"  [color=plum];
"Clip_10.G_IR_5_load_iacts_300" -> "BatchNormalization_15.G_swap_4_save_oact_303"  [color=plum];
"Clip_10.G_IR_5_run_npu_oact_301" -> "Clip_10.G_IR_5_run_npu_302"  [color=sienna];
"Clip_10.G_IR_5_run_npu_302" -> "Clip_13.G_swap_5_run_npu_oact_307"  [color=sienna];
"BatchNormalization_15.G_swap_4_save_oact_303" -> "Clip_10.G_IR_5_save_oact_304"  [color=plum];
"Clip_10.G_IR_5_save_oact_304" -> "Clip_13.G_swap_5_load_wght_305"  [color=plum];
"Clip_13.G_swap_5_load_wght_305" -> "Clip_13.G_swap_5_load_iacts_306"  [color=plum];
"Clip_13.G_swap_5_load_iacts_306" -> "Clip_13.G_swap_5_run_npu_oact_307"  [color=plum];
"Clip_13.G_swap_5_load_iacts_306" -> "Clip_13.G_swap_5_save_oact_309"  [color=plum];
"Clip_13.G_swap_5_run_npu_oact_307" -> "Clip_13.G_swap_5_run_npu_308"  [color=sienna];
"Clip_13.G_swap_5_run_npu_308" -> "BatchNormalization_15.G_swap_5_run_npu_oact_312"  [color=sienna];
"Clip_13.G_swap_5_save_oact_309" -> "BatchNormalization_15.G_swap_5_load_wght_310"  [color=plum];
"BatchNormalization_15.G_swap_5_load_wght_310" -> "BatchNormalization_15.G_swap_5_load_iacts_311"  [color=plum];
"BatchNormalization_15.G_swap_5_load_iacts_311" -> "BatchNormalization_15.G_swap_5_run_npu_oact_312"  [color=plum];
"BatchNormalization_15.G_swap_5_load_iacts_311" -> "Clip_10.G_IR_6_load_wght_314"  [color=plum];
"BatchNormalization_15.G_swap_5_run_npu_oact_312" -> "BatchNormalization_15.G_swap_5_run_npu_313"  [color=sienna];
"BatchNormalization_15.G_swap_5_run_npu_313" -> "Clip_10.G_IR_6_run_npu_oact_316"  [color=sienna];
"Clip_10.G_IR_6_load_wght_314" -> "Clip_10.G_IR_6_load_iacts_315"  [color=plum];
"Clip_10.G_IR_6_load_iacts_315" -> "Clip_10.G_IR_6_run_npu_oact_316"  [color=plum];
"Clip_10.G_IR_6_load_iacts_315" -> "BatchNormalization_15.G_swap_5_save_oact_318"  [color=plum];
"Clip_10.G_IR_6_run_npu_oact_316" -> "Clip_10.G_IR_6_run_npu_317"  [color=sienna];
"Clip_10.G_IR_6_run_npu_317" -> "Clip_13.G_swap_6_run_npu_oact_322"  [color=sienna];
"BatchNormalization_15.G_swap_5_save_oact_318" -> "Clip_10.G_IR_6_save_oact_319"  [color=plum];
"Clip_10.G_IR_6_save_oact_319" -> "Clip_13.G_swap_6_load_wght_320"  [color=plum];
"Clip_13.G_swap_6_load_wght_320" -> "Clip_13.G_swap_6_load_iacts_321"  [color=plum];
"Clip_13.G_swap_6_load_iacts_321" -> "Clip_13.G_swap_6_run_npu_oact_322"  [color=plum];
"Clip_13.G_swap_6_load_iacts_321" -> "Clip_13.G_swap_6_save_oact_324"  [color=plum];
"Clip_13.G_swap_6_run_npu_oact_322" -> "Clip_13.G_swap_6_run_npu_323"  [color=sienna];
"Clip_13.G_swap_6_run_npu_323" -> "BatchNormalization_15.G_swap_6_run_npu_oact_327"  [color=sienna];
"Clip_13.G_swap_6_save_oact_324" -> "BatchNormalization_15.G_swap_6_load_wght_325"  [color=plum];
"BatchNormalization_15.G_swap_6_load_wght_325" -> "BatchNormalization_15.G_swap_6_load_iacts_326"  [color=plum];
"BatchNormalization_15.G_swap_6_load_iacts_326" -> "BatchNormalization_15.G_swap_6_run_npu_oact_327"  [color=plum];
"BatchNormalization_15.G_swap_6_load_iacts_326" -> "Clip_10.G_IR_7_load_wght_329"  [color=plum];
"BatchNormalization_15.G_swap_6_run_npu_oact_327" -> "BatchNormalization_15.G_swap_6_run_npu_328"  [color=sienna];
"BatchNormalization_15.G_swap_6_run_npu_328" -> "Clip_10.G_IR_7_run_npu_oact_331"  [color=sienna];
"Clip_10.G_IR_7_load_wght_329" -> "Clip_10.G_IR_7_load_iacts_330"  [color=plum];
"Clip_10.G_IR_7_load_iacts_330" -> "Clip_10.G_IR_7_run_npu_oact_331"  [color=plum];
"Clip_10.G_IR_7_load_iacts_330" -> "BatchNormalization_15.G_swap_6_save_oact_333"  [color=plum];
"Clip_10.G_IR_7_run_npu_oact_331" -> "Clip_10.G_IR_7_run_npu_332"  [color=sienna];
"Clip_10.G_IR_7_run_npu_332" -> "Clip_13.G_swap_7_run_npu_oact_337"  [color=sienna];
"BatchNormalization_15.G_swap_6_save_oact_333" -> "Clip_10.G_IR_7_save_oact_334"  [color=plum];
"Clip_10.G_IR_7_save_oact_334" -> "Clip_13.G_swap_7_load_wght_335"  [color=plum];
"Clip_13.G_swap_7_load_wght_335" -> "Clip_13.G_swap_7_load_iacts_336"  [color=plum];
"Clip_13.G_swap_7_load_iacts_336" -> "Clip_13.G_swap_7_run_npu_oact_337"  [color=plum];
"Clip_13.G_swap_7_load_iacts_336" -> "Clip_13.G_swap_7_save_oact_339"  [color=plum];
"Clip_13.G_swap_7_run_npu_oact_337" -> "Clip_13.G_swap_7_run_npu_338"  [color=sienna];
"Clip_13.G_swap_7_run_npu_338" -> "BatchNormalization_15.G_swap_7_run_npu_oact_342"  [color=sienna];
"Clip_13.G_swap_7_save_oact_339" -> "BatchNormalization_15.G_swap_7_load_wght_340"  [color=plum];
"BatchNormalization_15.G_swap_7_load_wght_340" -> "BatchNormalization_15.G_swap_7_load_iacts_341"  [color=plum];
"BatchNormalization_15.G_swap_7_load_iacts_341" -> "BatchNormalization_15.G_swap_7_run_npu_oact_342"  [color=plum];
"BatchNormalization_15.G_swap_7_load_iacts_341" -> "Clip_10.G_IR_8_load_wght_344"  [color=plum];
"BatchNormalization_15.G_swap_7_run_npu_oact_342" -> "BatchNormalization_15.G_swap_7_run_npu_343"  [color=sienna];
"BatchNormalization_15.G_swap_7_run_npu_343" -> "Clip_10.G_IR_8_run_npu_oact_346"  [color=sienna];
"Clip_10.G_IR_8_load_wght_344" -> "Clip_10.G_IR_8_load_iacts_345"  [color=plum];
"Clip_10.G_IR_8_load_iacts_345" -> "Clip_10.G_IR_8_run_npu_oact_346"  [color=plum];
"Clip_10.G_IR_8_load_iacts_345" -> "BatchNormalization_15.G_swap_7_save_oact_348"  [color=plum];
"Clip_10.G_IR_8_run_npu_oact_346" -> "Clip_10.G_IR_8_run_npu_347"  [color=sienna];
"Clip_10.G_IR_8_run_npu_347" -> "Clip_13.G_swap_8_run_npu_oact_352"  [color=sienna];
"BatchNormalization_15.G_swap_7_save_oact_348" -> "Clip_10.G_IR_8_save_oact_349"  [color=plum];
"Clip_10.G_IR_8_save_oact_349" -> "Clip_13.G_swap_8_load_wght_350"  [color=plum];
"Clip_13.G_swap_8_load_wght_350" -> "Clip_13.G_swap_8_load_iacts_351"  [color=plum];
"Clip_13.G_swap_8_load_iacts_351" -> "Clip_13.G_swap_8_run_npu_oact_352"  [color=plum];
"Clip_13.G_swap_8_load_iacts_351" -> "Clip_13.G_swap_8_save_oact_354"  [color=plum];
"Clip_13.G_swap_8_run_npu_oact_352" -> "Clip_13.G_swap_8_run_npu_353"  [color=sienna];
"Clip_13.G_swap_8_run_npu_353" -> "BatchNormalization_15.G_swap_8_run_npu_oact_357"  [color=sienna];
"Clip_13.G_swap_8_save_oact_354" -> "BatchNormalization_15.G_swap_8_load_wght_355"  [color=plum];
"BatchNormalization_15.G_swap_8_load_wght_355" -> "BatchNormalization_15.G_swap_8_load_iacts_356"  [color=plum];
"BatchNormalization_15.G_swap_8_load_iacts_356" -> "BatchNormalization_15.G_swap_8_run_npu_oact_357"  [color=plum];
"BatchNormalization_15.G_swap_8_load_iacts_356" -> "Clip_10.G_IR_9_load_wght_359"  [color=plum];
"BatchNormalization_15.G_swap_8_run_npu_oact_357" -> "BatchNormalization_15.G_swap_8_run_npu_358"  [color=sienna];
"BatchNormalization_15.G_swap_8_run_npu_358" -> "Clip_10.G_IR_9_run_npu_oact_361"  [color=sienna];
"Clip_10.G_IR_9_load_wght_359" -> "Clip_10.G_IR_9_load_iacts_360"  [color=plum];
"Clip_10.G_IR_9_load_iacts_360" -> "Clip_10.G_IR_9_run_npu_oact_361"  [color=plum];
"Clip_10.G_IR_9_load_iacts_360" -> "BatchNormalization_15.G_swap_8_save_oact_363"  [color=plum];
"Clip_10.G_IR_9_run_npu_oact_361" -> "Clip_10.G_IR_9_run_npu_362"  [color=sienna];
"Clip_10.G_IR_9_run_npu_362" -> "Clip_13.G_swap_9_run_npu_oact_367"  [color=sienna];
"BatchNormalization_15.G_swap_8_save_oact_363" -> "Clip_10.G_IR_9_save_oact_364"  [color=plum];
"Clip_10.G_IR_9_save_oact_364" -> "Clip_13.G_swap_9_load_wght_365"  [color=plum];
"Clip_13.G_swap_9_load_wght_365" -> "Clip_13.G_swap_9_load_iacts_366"  [color=plum];
"Clip_13.G_swap_9_load_iacts_366" -> "Clip_13.G_swap_9_run_npu_oact_367"  [color=plum];
"Clip_13.G_swap_9_load_iacts_366" -> "Clip_13.G_swap_9_save_oact_369"  [color=plum];
"Clip_13.G_swap_9_run_npu_oact_367" -> "Clip_13.G_swap_9_run_npu_368"  [color=sienna];
"Clip_13.G_swap_9_run_npu_368" -> "BatchNormalization_15.G_swap_9_run_npu_oact_372"  [color=sienna];
"Clip_13.G_swap_9_save_oact_369" -> "BatchNormalization_15.G_swap_9_load_wght_370"  [color=plum];
"BatchNormalization_15.G_swap_9_load_wght_370" -> "BatchNormalization_15.G_swap_9_load_iacts_371"  [color=plum];
"BatchNormalization_15.G_swap_9_load_iacts_371" -> "BatchNormalization_15.G_swap_9_run_npu_oact_372"  [color=plum];
"BatchNormalization_15.G_swap_9_load_iacts_371" -> "BatchNormalization_15.G_swap_9_save_oact_374"  [color=plum];
"BatchNormalization_15.G_swap_9_run_npu_oact_372" -> "BatchNormalization_15.G_swap_9_run_npu_373"  [color=sienna];
"BatchNormalization_15.G_swap_9_run_npu_373" -> "BatchNormalization_15.G_swap_9_save_oact_374"  [color=sienna];
"BatchNormalization_15.G_swap_9_run_npu_373" -> "Clip_18.G_IR_0_run_npu_oact_377"  [color=sienna];
"BatchNormalization_15.G_swap_9_save_oact_374" -> "Clip_18.G_IR_0_load_wght_375"  [color=plum];
"Clip_18.G_IR_0_load_wght_375" -> "Clip_18.G_IR_0_load_iacts_376"  [color=plum];
"Clip_18.G_IR_0_load_iacts_376" -> "Clip_18.G_IR_0_run_npu_oact_377"  [color=plum];
"Clip_18.G_IR_0_load_iacts_376" -> "Clip_18.G_IR_0_save_oact_379"  [color=plum];
"Clip_18.G_IR_0_run_npu_oact_377" -> "Clip_18.G_IR_0_run_npu_378"  [color=sienna];
"Clip_18.G_IR_0_run_npu_378" -> "Clip_21.G_swap_0_run_npu_oact_382"  [color=sienna];
"Clip_18.G_IR_0_save_oact_379" -> "Clip_21.G_swap_0_load_wght_380"  [color=plum];
"Clip_21.G_swap_0_load_wght_380" -> "Clip_21.G_swap_0_load_iacts_381"  [color=plum];
"Clip_21.G_swap_0_load_iacts_381" -> "Clip_21.G_swap_0_run_npu_oact_382"  [color=plum];
"Clip_21.G_swap_0_load_iacts_381" -> "Clip_21.G_swap_0_save_oact_384"  [color=plum];
"Clip_21.G_swap_0_run_npu_oact_382" -> "Clip_21.G_swap_0_run_npu_383"  [color=sienna];
"Clip_21.G_swap_0_run_npu_383" -> "BatchNormalization_23.G_swap_0_run_npu_oact_387"  [color=sienna];
"Clip_21.G_swap_0_save_oact_384" -> "BatchNormalization_23.G_swap_0_load_wght_385"  [color=plum];
"BatchNormalization_23.G_swap_0_load_wght_385" -> "BatchNormalization_23.G_swap_0_load_iacts_386"  [color=plum];
"BatchNormalization_23.G_swap_0_load_iacts_386" -> "BatchNormalization_23.G_swap_0_run_npu_oact_387"  [color=plum];
"BatchNormalization_23.G_swap_0_load_iacts_386" -> "BatchNormalization_23.G_swap_0_save_oact_389"  [color=plum];
"BatchNormalization_23.G_swap_0_run_npu_oact_387" -> "BatchNormalization_23.G_swap_0_run_npu_388"  [color=sienna];
"BatchNormalization_23.G_swap_0_run_npu_388" -> "Add_24.G_swap_0_load_iacts_390"  [color=sienna];
"BatchNormalization_23.G_swap_0_run_npu_388" -> "Add_24.G_swap_0_run_npu_oact_392"  [color=sienna];
"BatchNormalization_23.G_swap_0_save_oact_389" -> "Add_24.G_swap_0_load_iacts_390"  [color=plum];
"Add_24.G_swap_0_load_iacts_390" -> "Add_24.G_swap_0_load_iacts_391"  [color=plum];
"Add_24.G_swap_0_load_iacts_391" -> "Add_24.G_swap_0_run_npu_oact_392"  [color=plum];
"Add_24.G_swap_0_load_iacts_391" -> "Add_24.G_swap_0_save_oact_394"  [color=plum];
"Add_24.G_swap_0_run_npu_oact_392" -> "Add_24.G_swap_0_run_npu_393"  [color=sienna];
"Add_24.G_swap_0_run_npu_393" -> "Add_24.G_swap_0_save_oact_394"  [color=sienna];
"Add_24.G_swap_0_run_npu_393" -> "Clip_18.G_IR_1_run_npu_oact_397"  [color=sienna];
"Add_24.G_swap_0_save_oact_394" -> "Clip_18.G_IR_1_load_wght_395"  [color=plum];
"Clip_18.G_IR_1_load_wght_395" -> "Clip_18.G_IR_1_load_iacts_396"  [color=plum];
"Clip_18.G_IR_1_load_iacts_396" -> "Clip_18.G_IR_1_run_npu_oact_397"  [color=plum];
"Clip_18.G_IR_1_load_iacts_396" -> "Clip_18.G_IR_1_save_oact_399"  [color=plum];
"Clip_18.G_IR_1_run_npu_oact_397" -> "Clip_18.G_IR_1_run_npu_398"  [color=sienna];
"Clip_18.G_IR_1_run_npu_398" -> "Clip_21.G_swap_1_run_npu_oact_402"  [color=sienna];
"Clip_18.G_IR_1_save_oact_399" -> "Clip_21.G_swap_1_load_wght_400"  [color=plum];
"Clip_21.G_swap_1_load_wght_400" -> "Clip_21.G_swap_1_load_iacts_401"  [color=plum];
"Clip_21.G_swap_1_load_iacts_401" -> "Clip_21.G_swap_1_run_npu_oact_402"  [color=plum];
"Clip_21.G_swap_1_load_iacts_401" -> "Clip_21.G_swap_1_save_oact_404"  [color=plum];
"Clip_21.G_swap_1_run_npu_oact_402" -> "Clip_21.G_swap_1_run_npu_403"  [color=sienna];
"Clip_21.G_swap_1_run_npu_403" -> "BatchNormalization_23.G_swap_1_run_npu_oact_407"  [color=sienna];
"Clip_21.G_swap_1_save_oact_404" -> "BatchNormalization_23.G_swap_1_load_wght_405"  [color=plum];
"BatchNormalization_23.G_swap_1_load_wght_405" -> "BatchNormalization_23.G_swap_1_load_iacts_406"  [color=plum];
"BatchNormalization_23.G_swap_1_load_iacts_406" -> "BatchNormalization_23.G_swap_1_run_npu_oact_407"  [color=plum];
"BatchNormalization_23.G_swap_1_load_iacts_406" -> "BatchNormalization_23.G_swap_1_save_oact_409"  [color=plum];
"BatchNormalization_23.G_swap_1_run_npu_oact_407" -> "BatchNormalization_23.G_swap_1_run_npu_408"  [color=sienna];
"BatchNormalization_23.G_swap_1_run_npu_408" -> "Add_24.G_swap_1_load_iacts_410"  [color=sienna];
"BatchNormalization_23.G_swap_1_run_npu_408" -> "Add_24.G_swap_1_run_npu_oact_412"  [color=sienna];
"BatchNormalization_23.G_swap_1_save_oact_409" -> "Add_24.G_swap_1_load_iacts_410"  [color=plum];
"Add_24.G_swap_1_load_iacts_410" -> "Add_24.G_swap_1_load_iacts_411"  [color=plum];
"Add_24.G_swap_1_load_iacts_411" -> "Add_24.G_swap_1_run_npu_oact_412"  [color=plum];
"Add_24.G_swap_1_load_iacts_411" -> "Add_24.G_swap_1_save_oact_414"  [color=plum];
"Add_24.G_swap_1_run_npu_oact_412" -> "Add_24.G_swap_1_run_npu_413"  [color=sienna];
"Add_24.G_swap_1_run_npu_413" -> "Add_24.G_swap_1_save_oact_414"  [color=sienna];
"Add_24.G_swap_1_run_npu_413" -> "Clip_18.G_IR_2_run_npu_oact_417"  [color=sienna];
"Add_24.G_swap_1_save_oact_414" -> "Clip_18.G_IR_2_load_wght_415"  [color=plum];
"Clip_18.G_IR_2_load_wght_415" -> "Clip_18.G_IR_2_load_iacts_416"  [color=plum];
"Clip_18.G_IR_2_load_iacts_416" -> "Clip_18.G_IR_2_run_npu_oact_417"  [color=plum];
"Clip_18.G_IR_2_load_iacts_416" -> "Clip_18.G_IR_2_save_oact_419"  [color=plum];
"Clip_18.G_IR_2_run_npu_oact_417" -> "Clip_18.G_IR_2_run_npu_418"  [color=sienna];
"Clip_18.G_IR_2_run_npu_418" -> "Clip_21.G_swap_2_run_npu_oact_422"  [color=sienna];
"Clip_18.G_IR_2_save_oact_419" -> "Clip_21.G_swap_2_load_wght_420"  [color=plum];
"Clip_21.G_swap_2_load_wght_420" -> "Clip_21.G_swap_2_load_iacts_421"  [color=plum];
"Clip_21.G_swap_2_load_iacts_421" -> "Clip_21.G_swap_2_run_npu_oact_422"  [color=plum];
"Clip_21.G_swap_2_load_iacts_421" -> "Clip_21.G_swap_2_save_oact_424"  [color=plum];
"Clip_21.G_swap_2_run_npu_oact_422" -> "Clip_21.G_swap_2_run_npu_423"  [color=sienna];
"Clip_21.G_swap_2_run_npu_423" -> "BatchNormalization_23.G_swap_2_run_npu_oact_427"  [color=sienna];
"Clip_21.G_swap_2_save_oact_424" -> "BatchNormalization_23.G_swap_2_load_wght_425"  [color=plum];
"BatchNormalization_23.G_swap_2_load_wght_425" -> "BatchNormalization_23.G_swap_2_load_iacts_426"  [color=plum];
"BatchNormalization_23.G_swap_2_load_iacts_426" -> "BatchNormalization_23.G_swap_2_run_npu_oact_427"  [color=plum];
"BatchNormalization_23.G_swap_2_load_iacts_426" -> "BatchNormalization_23.G_swap_2_save_oact_429"  [color=plum];
"BatchNormalization_23.G_swap_2_run_npu_oact_427" -> "BatchNormalization_23.G_swap_2_run_npu_428"  [color=sienna];
"BatchNormalization_23.G_swap_2_run_npu_428" -> "Add_24.G_swap_2_load_iacts_430"  [color=sienna];
"BatchNormalization_23.G_swap_2_run_npu_428" -> "Add_24.G_swap_2_run_npu_oact_432"  [color=sienna];
"BatchNormalization_23.G_swap_2_save_oact_429" -> "Add_24.G_swap_2_load_iacts_430"  [color=plum];
"Add_24.G_swap_2_load_iacts_430" -> "Add_24.G_swap_2_load_iacts_431"  [color=plum];
"Add_24.G_swap_2_load_iacts_431" -> "Add_24.G_swap_2_run_npu_oact_432"  [color=plum];
"Add_24.G_swap_2_load_iacts_431" -> "Add_24.G_swap_2_save_oact_434"  [color=plum];
"Add_24.G_swap_2_run_npu_oact_432" -> "Add_24.G_swap_2_run_npu_433"  [color=sienna];
"Add_24.G_swap_2_run_npu_433" -> "Add_24.G_swap_2_save_oact_434"  [color=sienna];
"Add_24.G_swap_2_run_npu_433" -> "Clip_18.G_IR_3_run_npu_oact_437"  [color=sienna];
"Add_24.G_swap_2_save_oact_434" -> "Clip_18.G_IR_3_load_wght_435"  [color=plum];
"Clip_18.G_IR_3_load_wght_435" -> "Clip_18.G_IR_3_load_iacts_436"  [color=plum];
"Clip_18.G_IR_3_load_iacts_436" -> "Clip_18.G_IR_3_run_npu_oact_437"  [color=plum];
"Clip_18.G_IR_3_load_iacts_436" -> "Clip_18.G_IR_3_save_oact_439"  [color=plum];
"Clip_18.G_IR_3_run_npu_oact_437" -> "Clip_18.G_IR_3_run_npu_438"  [color=sienna];
"Clip_18.G_IR_3_run_npu_438" -> "Clip_21.G_swap_3_run_npu_oact_442"  [color=sienna];
"Clip_18.G_IR_3_save_oact_439" -> "Clip_21.G_swap_3_load_wght_440"  [color=plum];
"Clip_21.G_swap_3_load_wght_440" -> "Clip_21.G_swap_3_load_iacts_441"  [color=plum];
"Clip_21.G_swap_3_load_iacts_441" -> "Clip_21.G_swap_3_run_npu_oact_442"  [color=plum];
"Clip_21.G_swap_3_load_iacts_441" -> "Clip_21.G_swap_3_save_oact_444"  [color=plum];
"Clip_21.G_swap_3_run_npu_oact_442" -> "Clip_21.G_swap_3_run_npu_443"  [color=sienna];
"Clip_21.G_swap_3_run_npu_443" -> "BatchNormalization_23.G_swap_3_run_npu_oact_447"  [color=sienna];
"Clip_21.G_swap_3_save_oact_444" -> "BatchNormalization_23.G_swap_3_load_wght_445"  [color=plum];
"BatchNormalization_23.G_swap_3_load_wght_445" -> "BatchNormalization_23.G_swap_3_load_iacts_446"  [color=plum];
"BatchNormalization_23.G_swap_3_load_iacts_446" -> "BatchNormalization_23.G_swap_3_run_npu_oact_447"  [color=plum];
"BatchNormalization_23.G_swap_3_load_iacts_446" -> "BatchNormalization_23.G_swap_3_save_oact_449"  [color=plum];
"BatchNormalization_23.G_swap_3_run_npu_oact_447" -> "BatchNormalization_23.G_swap_3_run_npu_448"  [color=sienna];
"BatchNormalization_23.G_swap_3_run_npu_448" -> "Add_24.G_swap_3_load_iacts_450"  [color=sienna];
"BatchNormalization_23.G_swap_3_run_npu_448" -> "Add_24.G_swap_3_run_npu_oact_452"  [color=sienna];
"BatchNormalization_23.G_swap_3_save_oact_449" -> "Add_24.G_swap_3_load_iacts_450"  [color=plum];
"Add_24.G_swap_3_load_iacts_450" -> "Add_24.G_swap_3_load_iacts_451"  [color=plum];
"Add_24.G_swap_3_load_iacts_451" -> "Add_24.G_swap_3_run_npu_oact_452"  [color=plum];
"Add_24.G_swap_3_load_iacts_451" -> "Add_24.G_swap_3_save_oact_454"  [color=plum];
"Add_24.G_swap_3_run_npu_oact_452" -> "Add_24.G_swap_3_run_npu_453"  [color=sienna];
"Add_24.G_swap_3_run_npu_453" -> "Add_24.G_swap_3_save_oact_454"  [color=sienna];
"Add_24.G_swap_3_run_npu_453" -> "Clip_18.G_IR_4_run_npu_oact_457"  [color=sienna];
"Add_24.G_swap_3_save_oact_454" -> "Clip_18.G_IR_4_load_wght_455"  [color=plum];
"Clip_18.G_IR_4_load_wght_455" -> "Clip_18.G_IR_4_load_iacts_456"  [color=plum];
"Clip_18.G_IR_4_load_iacts_456" -> "Clip_18.G_IR_4_run_npu_oact_457"  [color=plum];
"Clip_18.G_IR_4_load_iacts_456" -> "Clip_18.G_IR_4_save_oact_459"  [color=plum];
"Clip_18.G_IR_4_run_npu_oact_457" -> "Clip_18.G_IR_4_run_npu_458"  [color=sienna];
"Clip_18.G_IR_4_run_npu_458" -> "Clip_21.G_swap_4_run_npu_oact_462"  [color=sienna];
"Clip_18.G_IR_4_save_oact_459" -> "Clip_21.G_swap_4_load_wght_460"  [color=plum];
"Clip_21.G_swap_4_load_wght_460" -> "Clip_21.G_swap_4_load_iacts_461"  [color=plum];
"Clip_21.G_swap_4_load_iacts_461" -> "Clip_21.G_swap_4_run_npu_oact_462"  [color=plum];
"Clip_21.G_swap_4_load_iacts_461" -> "Clip_21.G_swap_4_save_oact_464"  [color=plum];
"Clip_21.G_swap_4_run_npu_oact_462" -> "Clip_21.G_swap_4_run_npu_463"  [color=sienna];
"Clip_21.G_swap_4_run_npu_463" -> "BatchNormalization_23.G_swap_4_run_npu_oact_467"  [color=sienna];
"Clip_21.G_swap_4_save_oact_464" -> "BatchNormalization_23.G_swap_4_load_wght_465"  [color=plum];
"BatchNormalization_23.G_swap_4_load_wght_465" -> "BatchNormalization_23.G_swap_4_load_iacts_466"  [color=plum];
"BatchNormalization_23.G_swap_4_load_iacts_466" -> "BatchNormalization_23.G_swap_4_run_npu_oact_467"  [color=plum];
"BatchNormalization_23.G_swap_4_load_iacts_466" -> "BatchNormalization_23.G_swap_4_save_oact_469"  [color=plum];
"BatchNormalization_23.G_swap_4_run_npu_oact_467" -> "BatchNormalization_23.G_swap_4_run_npu_468"  [color=sienna];
"BatchNormalization_23.G_swap_4_run_npu_468" -> "Add_24.G_swap_4_load_iacts_470"  [color=sienna];
"BatchNormalization_23.G_swap_4_run_npu_468" -> "Add_24.G_swap_4_run_npu_oact_472"  [color=sienna];
"BatchNormalization_23.G_swap_4_save_oact_469" -> "Add_24.G_swap_4_load_iacts_470"  [color=plum];
"Add_24.G_swap_4_load_iacts_470" -> "Add_24.G_swap_4_load_iacts_471"  [color=plum];
"Add_24.G_swap_4_load_iacts_471" -> "Add_24.G_swap_4_run_npu_oact_472"  [color=plum];
"Add_24.G_swap_4_load_iacts_471" -> "Add_24.G_swap_4_save_oact_474"  [color=plum];
"Add_24.G_swap_4_run_npu_oact_472" -> "Add_24.G_swap_4_run_npu_473"  [color=sienna];
"Add_24.G_swap_4_run_npu_473" -> "Add_24.G_swap_4_save_oact_474"  [color=sienna];
"Add_24.G_swap_4_run_npu_473" -> "Clip_27.G_IR_0_run_npu_oact_477"  [color=sienna];
"Add_24.G_swap_4_save_oact_474" -> "Clip_27.G_IR_0_load_wght_475"  [color=plum];
"Clip_27.G_IR_0_load_wght_475" -> "Clip_27.G_IR_0_load_iacts_476"  [color=plum];
"Clip_27.G_IR_0_load_iacts_476" -> "Clip_27.G_IR_0_run_npu_oact_477"  [color=plum];
"Clip_27.G_IR_0_load_iacts_476" -> "Clip_27.G_IR_0_save_oact_479"  [color=plum];
"Clip_27.G_IR_0_run_npu_oact_477" -> "Clip_27.G_IR_0_run_npu_478"  [color=sienna];
"Clip_27.G_IR_0_run_npu_478" -> "Clip_30.G_swap_0_run_npu_oact_482"  [color=sienna];
"Clip_27.G_IR_0_save_oact_479" -> "Clip_30.G_swap_0_load_wght_480"  [color=plum];
"Clip_30.G_swap_0_load_wght_480" -> "Clip_30.G_swap_0_load_iacts_481"  [color=plum];
"Clip_30.G_swap_0_load_iacts_481" -> "Clip_30.G_swap_0_run_npu_oact_482"  [color=plum];
"Clip_30.G_swap_0_load_iacts_481" -> "Clip_30.G_swap_0_save_oact_484"  [color=plum];
"Clip_30.G_swap_0_run_npu_oact_482" -> "Clip_30.G_swap_0_run_npu_483"  [color=sienna];
"Clip_30.G_swap_0_run_npu_483" -> "BatchNormalization_32.G_swap_0_run_npu_oact_487"  [color=sienna];
"Clip_30.G_swap_0_save_oact_484" -> "BatchNormalization_32.G_swap_0_load_wght_485"  [color=plum];
"BatchNormalization_32.G_swap_0_load_wght_485" -> "BatchNormalization_32.G_swap_0_load_iacts_486"  [color=plum];
"BatchNormalization_32.G_swap_0_load_iacts_486" -> "BatchNormalization_32.G_swap_0_run_npu_oact_487"  [color=plum];
"BatchNormalization_32.G_swap_0_load_iacts_486" -> "Clip_27.G_IR_1_load_wght_489"  [color=plum];
"BatchNormalization_32.G_swap_0_run_npu_oact_487" -> "BatchNormalization_32.G_swap_0_run_npu_488"  [color=sienna];
"BatchNormalization_32.G_swap_0_run_npu_488" -> "Clip_27.G_IR_1_run_npu_oact_491"  [color=sienna];
"Clip_27.G_IR_1_load_wght_489" -> "Clip_27.G_IR_1_load_iacts_490"  [color=plum];
"Clip_27.G_IR_1_load_iacts_490" -> "Clip_27.G_IR_1_run_npu_oact_491"  [color=plum];
"Clip_27.G_IR_1_load_iacts_490" -> "BatchNormalization_32.G_swap_0_save_oact_493"  [color=plum];
"Clip_27.G_IR_1_run_npu_oact_491" -> "Clip_27.G_IR_1_run_npu_492"  [color=sienna];
"Clip_27.G_IR_1_run_npu_492" -> "Clip_30.G_swap_1_run_npu_oact_497"  [color=sienna];
"BatchNormalization_32.G_swap_0_save_oact_493" -> "Clip_27.G_IR_1_save_oact_494"  [color=plum];
"Clip_27.G_IR_1_save_oact_494" -> "Clip_30.G_swap_1_load_wght_495"  [color=plum];
"Clip_30.G_swap_1_load_wght_495" -> "Clip_30.G_swap_1_load_iacts_496"  [color=plum];
"Clip_30.G_swap_1_load_iacts_496" -> "Clip_30.G_swap_1_run_npu_oact_497"  [color=plum];
"Clip_30.G_swap_1_load_iacts_496" -> "Clip_30.G_swap_1_save_oact_499"  [color=plum];
"Clip_30.G_swap_1_run_npu_oact_497" -> "Clip_30.G_swap_1_run_npu_498"  [color=sienna];
"Clip_30.G_swap_1_run_npu_498" -> "BatchNormalization_32.G_swap_1_run_npu_oact_502"  [color=sienna];
"Clip_30.G_swap_1_save_oact_499" -> "BatchNormalization_32.G_swap_1_load_wght_500"  [color=plum];
"BatchNormalization_32.G_swap_1_load_wght_500" -> "BatchNormalization_32.G_swap_1_load_iacts_501"  [color=plum];
"BatchNormalization_32.G_swap_1_load_iacts_501" -> "BatchNormalization_32.G_swap_1_run_npu_oact_502"  [color=plum];
"BatchNormalization_32.G_swap_1_load_iacts_501" -> "Clip_27.G_IR_2_load_wght_504"  [color=plum];
"BatchNormalization_32.G_swap_1_run_npu_oact_502" -> "BatchNormalization_32.G_swap_1_run_npu_503"  [color=sienna];
"BatchNormalization_32.G_swap_1_run_npu_503" -> "Clip_27.G_IR_2_run_npu_oact_506"  [color=sienna];
"Clip_27.G_IR_2_load_wght_504" -> "Clip_27.G_IR_2_load_iacts_505"  [color=plum];
"Clip_27.G_IR_2_load_iacts_505" -> "Clip_27.G_IR_2_run_npu_oact_506"  [color=plum];
"Clip_27.G_IR_2_load_iacts_505" -> "BatchNormalization_32.G_swap_1_save_oact_508"  [color=plum];
"Clip_27.G_IR_2_run_npu_oact_506" -> "Clip_27.G_IR_2_run_npu_507"  [color=sienna];
"Clip_27.G_IR_2_run_npu_507" -> "Clip_30.G_swap_2_run_npu_oact_512"  [color=sienna];
"BatchNormalization_32.G_swap_1_save_oact_508" -> "Clip_27.G_IR_2_save_oact_509"  [color=plum];
"Clip_27.G_IR_2_save_oact_509" -> "Clip_30.G_swap_2_load_wght_510"  [color=plum];
"Clip_30.G_swap_2_load_wght_510" -> "Clip_30.G_swap_2_load_iacts_511"  [color=plum];
"Clip_30.G_swap_2_load_iacts_511" -> "Clip_30.G_swap_2_run_npu_oact_512"  [color=plum];
"Clip_30.G_swap_2_load_iacts_511" -> "Clip_30.G_swap_2_save_oact_514"  [color=plum];
"Clip_30.G_swap_2_run_npu_oact_512" -> "Clip_30.G_swap_2_run_npu_513"  [color=sienna];
"Clip_30.G_swap_2_run_npu_513" -> "BatchNormalization_32.G_swap_2_run_npu_oact_517"  [color=sienna];
"Clip_30.G_swap_2_save_oact_514" -> "BatchNormalization_32.G_swap_2_load_wght_515"  [color=plum];
"BatchNormalization_32.G_swap_2_load_wght_515" -> "BatchNormalization_32.G_swap_2_load_iacts_516"  [color=plum];
"BatchNormalization_32.G_swap_2_load_iacts_516" -> "BatchNormalization_32.G_swap_2_run_npu_oact_517"  [color=plum];
"BatchNormalization_32.G_swap_2_load_iacts_516" -> "Clip_27.G_IR_3_load_wght_519"  [color=plum];
"BatchNormalization_32.G_swap_2_run_npu_oact_517" -> "BatchNormalization_32.G_swap_2_run_npu_518"  [color=sienna];
"BatchNormalization_32.G_swap_2_run_npu_518" -> "Clip_27.G_IR_3_run_npu_oact_521"  [color=sienna];
"Clip_27.G_IR_3_load_wght_519" -> "Clip_27.G_IR_3_load_iacts_520"  [color=plum];
"Clip_27.G_IR_3_load_iacts_520" -> "Clip_27.G_IR_3_run_npu_oact_521"  [color=plum];
"Clip_27.G_IR_3_load_iacts_520" -> "BatchNormalization_32.G_swap_2_save_oact_523"  [color=plum];
"Clip_27.G_IR_3_run_npu_oact_521" -> "Clip_27.G_IR_3_run_npu_522"  [color=sienna];
"Clip_27.G_IR_3_run_npu_522" -> "Clip_30.G_swap_3_run_npu_oact_527"  [color=sienna];
"BatchNormalization_32.G_swap_2_save_oact_523" -> "Clip_27.G_IR_3_save_oact_524"  [color=plum];
"Clip_27.G_IR_3_save_oact_524" -> "Clip_30.G_swap_3_load_wght_525"  [color=plum];
"Clip_30.G_swap_3_load_wght_525" -> "Clip_30.G_swap_3_load_iacts_526"  [color=plum];
"Clip_30.G_swap_3_load_iacts_526" -> "Clip_30.G_swap_3_run_npu_oact_527"  [color=plum];
"Clip_30.G_swap_3_load_iacts_526" -> "Clip_30.G_swap_3_save_oact_529"  [color=plum];
"Clip_30.G_swap_3_run_npu_oact_527" -> "Clip_30.G_swap_3_run_npu_528"  [color=sienna];
"Clip_30.G_swap_3_run_npu_528" -> "BatchNormalization_32.G_swap_3_run_npu_oact_532"  [color=sienna];
"Clip_30.G_swap_3_save_oact_529" -> "BatchNormalization_32.G_swap_3_load_wght_530"  [color=plum];
"BatchNormalization_32.G_swap_3_load_wght_530" -> "BatchNormalization_32.G_swap_3_load_iacts_531"  [color=plum];
"BatchNormalization_32.G_swap_3_load_iacts_531" -> "BatchNormalization_32.G_swap_3_run_npu_oact_532"  [color=plum];
"BatchNormalization_32.G_swap_3_load_iacts_531" -> "BatchNormalization_32.G_swap_3_save_oact_534"  [color=plum];
"BatchNormalization_32.G_swap_3_run_npu_oact_532" -> "BatchNormalization_32.G_swap_3_run_npu_533"  [color=sienna];
"BatchNormalization_32.G_swap_3_run_npu_533" -> "BatchNormalization_32.G_swap_3_save_oact_534"  [color=sienna];
"BatchNormalization_32.G_swap_3_run_npu_533" -> "Clip_35.G_IR_0_run_npu_oact_537"  [color=sienna];
"BatchNormalization_32.G_swap_3_save_oact_534" -> "Clip_35.G_IR_0_load_wght_535"  [color=plum];
"Clip_35.G_IR_0_load_wght_535" -> "Clip_35.G_IR_0_load_iacts_536"  [color=plum];
"Clip_35.G_IR_0_load_iacts_536" -> "Clip_35.G_IR_0_run_npu_oact_537"  [color=plum];
"Clip_35.G_IR_0_load_iacts_536" -> "Clip_35.G_IR_0_save_oact_539"  [color=plum];
"Clip_35.G_IR_0_run_npu_oact_537" -> "Clip_35.G_IR_0_run_npu_538"  [color=sienna];
"Clip_35.G_IR_0_run_npu_538" -> "Clip_38.G_swap_0_run_npu_oact_542"  [color=sienna];
"Clip_35.G_IR_0_save_oact_539" -> "Clip_38.G_swap_0_load_wght_540"  [color=plum];
"Clip_38.G_swap_0_load_wght_540" -> "Clip_38.G_swap_0_load_iacts_541"  [color=plum];
"Clip_38.G_swap_0_load_iacts_541" -> "Clip_38.G_swap_0_run_npu_oact_542"  [color=plum];
"Clip_38.G_swap_0_load_iacts_541" -> "Clip_38.G_swap_0_save_oact_544"  [color=plum];
"Clip_38.G_swap_0_run_npu_oact_542" -> "Clip_38.G_swap_0_run_npu_543"  [color=sienna];
"Clip_38.G_swap_0_run_npu_543" -> "BatchNormalization_40.G_swap_0_run_npu_oact_547"  [color=sienna];
"Clip_38.G_swap_0_save_oact_544" -> "BatchNormalization_40.G_swap_0_load_wght_545"  [color=plum];
"BatchNormalization_40.G_swap_0_load_wght_545" -> "BatchNormalization_40.G_swap_0_load_iacts_546"  [color=plum];
"BatchNormalization_40.G_swap_0_load_iacts_546" -> "BatchNormalization_40.G_swap_0_run_npu_oact_547"  [color=plum];
"BatchNormalization_40.G_swap_0_load_iacts_546" -> "BatchNormalization_40.G_swap_0_save_oact_549"  [color=plum];
"BatchNormalization_40.G_swap_0_run_npu_oact_547" -> "BatchNormalization_40.G_swap_0_run_npu_548"  [color=sienna];
"BatchNormalization_40.G_swap_0_run_npu_548" -> "Add_41.G_swap_0_load_iacts_550"  [color=sienna];
"BatchNormalization_40.G_swap_0_run_npu_548" -> "Add_41.G_swap_0_run_npu_oact_552"  [color=sienna];
"BatchNormalization_40.G_swap_0_save_oact_549" -> "Add_41.G_swap_0_load_iacts_550"  [color=plum];
"Add_41.G_swap_0_load_iacts_550" -> "Add_41.G_swap_0_load_iacts_551"  [color=plum];
"Add_41.G_swap_0_load_iacts_551" -> "Add_41.G_swap_0_run_npu_oact_552"  [color=plum];
"Add_41.G_swap_0_load_iacts_551" -> "Add_41.G_swap_0_save_oact_554"  [color=plum];
"Add_41.G_swap_0_run_npu_oact_552" -> "Add_41.G_swap_0_run_npu_553"  [color=sienna];
"Add_41.G_swap_0_run_npu_553" -> "Add_41.G_swap_0_save_oact_554"  [color=sienna];
"Add_41.G_swap_0_run_npu_553" -> "Clip_35.G_IR_1_run_npu_oact_557"  [color=sienna];
"Add_41.G_swap_0_save_oact_554" -> "Clip_35.G_IR_1_load_wght_555"  [color=plum];
"Clip_35.G_IR_1_load_wght_555" -> "Clip_35.G_IR_1_load_iacts_556"  [color=plum];
"Clip_35.G_IR_1_load_iacts_556" -> "Clip_35.G_IR_1_run_npu_oact_557"  [color=plum];
"Clip_35.G_IR_1_load_iacts_556" -> "Clip_35.G_IR_1_save_oact_559"  [color=plum];
"Clip_35.G_IR_1_run_npu_oact_557" -> "Clip_35.G_IR_1_run_npu_558"  [color=sienna];
"Clip_35.G_IR_1_run_npu_558" -> "Clip_38.G_swap_1_run_npu_oact_562"  [color=sienna];
"Clip_35.G_IR_1_save_oact_559" -> "Clip_38.G_swap_1_load_wght_560"  [color=plum];
"Clip_38.G_swap_1_load_wght_560" -> "Clip_38.G_swap_1_load_iacts_561"  [color=plum];
"Clip_38.G_swap_1_load_iacts_561" -> "Clip_38.G_swap_1_run_npu_oact_562"  [color=plum];
"Clip_38.G_swap_1_load_iacts_561" -> "Clip_38.G_swap_1_save_oact_564"  [color=plum];
"Clip_38.G_swap_1_run_npu_oact_562" -> "Clip_38.G_swap_1_run_npu_563"  [color=sienna];
"Clip_38.G_swap_1_run_npu_563" -> "BatchNormalization_40.G_swap_1_run_npu_oact_567"  [color=sienna];
"Clip_38.G_swap_1_save_oact_564" -> "BatchNormalization_40.G_swap_1_load_wght_565"  [color=plum];
"BatchNormalization_40.G_swap_1_load_wght_565" -> "BatchNormalization_40.G_swap_1_load_iacts_566"  [color=plum];
"BatchNormalization_40.G_swap_1_load_iacts_566" -> "BatchNormalization_40.G_swap_1_run_npu_oact_567"  [color=plum];
"BatchNormalization_40.G_swap_1_load_iacts_566" -> "BatchNormalization_40.G_swap_1_save_oact_569"  [color=plum];
"BatchNormalization_40.G_swap_1_run_npu_oact_567" -> "BatchNormalization_40.G_swap_1_run_npu_568"  [color=sienna];
"BatchNormalization_40.G_swap_1_run_npu_568" -> "Add_41.G_swap_1_load_iacts_570"  [color=sienna];
"BatchNormalization_40.G_swap_1_run_npu_568" -> "Add_41.G_swap_1_run_npu_oact_572"  [color=sienna];
"BatchNormalization_40.G_swap_1_save_oact_569" -> "Add_41.G_swap_1_load_iacts_570"  [color=plum];
"Add_41.G_swap_1_load_iacts_570" -> "Add_41.G_swap_1_load_iacts_571"  [color=plum];
"Add_41.G_swap_1_load_iacts_571" -> "Add_41.G_swap_1_run_npu_oact_572"  [color=plum];
"Add_41.G_swap_1_load_iacts_571" -> "Add_41.G_swap_1_save_oact_574"  [color=plum];
"Add_41.G_swap_1_run_npu_oact_572" -> "Add_41.G_swap_1_run_npu_573"  [color=sienna];
"Add_41.G_swap_1_run_npu_573" -> "Add_41.G_swap_1_save_oact_574"  [color=sienna];
"Add_41.G_swap_1_run_npu_573" -> "Clip_44.G_IR_0_run_npu_oact_577"  [color=sienna];
"Add_41.G_swap_1_save_oact_574" -> "Clip_44.G_IR_0_load_wght_575"  [color=plum];
"Clip_44.G_IR_0_load_wght_575" -> "Clip_44.G_IR_0_load_iacts_576"  [color=plum];
"Clip_44.G_IR_0_load_iacts_576" -> "Clip_44.G_IR_0_run_npu_oact_577"  [color=plum];
"Clip_44.G_IR_0_load_iacts_576" -> "Clip_44.G_IR_0_save_oact_579"  [color=plum];
"Clip_44.G_IR_0_run_npu_oact_577" -> "Clip_44.G_IR_0_run_npu_578"  [color=sienna];
"Clip_44.G_IR_0_run_npu_578" -> "Clip_47.G_swap_0_run_npu_oact_582"  [color=sienna];
"Clip_44.G_IR_0_save_oact_579" -> "Clip_47.G_swap_0_load_wght_580"  [color=plum];
"Clip_47.G_swap_0_load_wght_580" -> "Clip_47.G_swap_0_load_iacts_581"  [color=plum];
"Clip_47.G_swap_0_load_iacts_581" -> "Clip_47.G_swap_0_run_npu_oact_582"  [color=plum];
"Clip_47.G_swap_0_load_iacts_581" -> "Clip_47.G_swap_0_save_oact_584"  [color=plum];
"Clip_47.G_swap_0_run_npu_oact_582" -> "Clip_47.G_swap_0_run_npu_583"  [color=sienna];
"Clip_47.G_swap_0_run_npu_583" -> "BatchNormalization_49.G_swap_0_run_npu_oact_587"  [color=sienna];
"Clip_47.G_swap_0_save_oact_584" -> "BatchNormalization_49.G_swap_0_load_wght_585"  [color=plum];
"BatchNormalization_49.G_swap_0_load_wght_585" -> "BatchNormalization_49.G_swap_0_load_iacts_586"  [color=plum];
"BatchNormalization_49.G_swap_0_load_iacts_586" -> "BatchNormalization_49.G_swap_0_run_npu_oact_587"  [color=plum];
"BatchNormalization_49.G_swap_0_load_iacts_586" -> "BatchNormalization_49.G_swap_0_save_oact_589"  [color=plum];
"BatchNormalization_49.G_swap_0_run_npu_oact_587" -> "BatchNormalization_49.G_swap_0_run_npu_588"  [color=sienna];
"BatchNormalization_49.G_swap_0_run_npu_588" -> "Add_50.G_swap_0_load_iacts_590"  [color=sienna];
"BatchNormalization_49.G_swap_0_run_npu_588" -> "Add_50.G_swap_0_run_npu_oact_592"  [color=sienna];
"BatchNormalization_49.G_swap_0_save_oact_589" -> "Add_50.G_swap_0_load_iacts_590"  [color=plum];
"Add_50.G_swap_0_load_iacts_590" -> "Add_50.G_swap_0_load_iacts_591"  [color=plum];
"Add_50.G_swap_0_load_iacts_591" -> "Add_50.G_swap_0_run_npu_oact_592"  [color=plum];
"Add_50.G_swap_0_load_iacts_591" -> "Add_50.G_swap_0_save_oact_594"  [color=plum];
"Add_50.G_swap_0_run_npu_oact_592" -> "Add_50.G_swap_0_run_npu_593"  [color=sienna];
"Add_50.G_swap_0_run_npu_593" -> "Add_50.G_swap_0_save_oact_594"  [color=sienna];
"Add_50.G_swap_0_run_npu_593" -> "Clip_44.G_IR_1_run_npu_oact_597"  [color=sienna];
"Add_50.G_swap_0_save_oact_594" -> "Clip_44.G_IR_1_load_wght_595"  [color=plum];
"Clip_44.G_IR_1_load_wght_595" -> "Clip_44.G_IR_1_load_iacts_596"  [color=plum];
"Clip_44.G_IR_1_load_iacts_596" -> "Clip_44.G_IR_1_run_npu_oact_597"  [color=plum];
"Clip_44.G_IR_1_load_iacts_596" -> "Clip_44.G_IR_1_save_oact_599"  [color=plum];
"Clip_44.G_IR_1_run_npu_oact_597" -> "Clip_44.G_IR_1_run_npu_598"  [color=sienna];
"Clip_44.G_IR_1_run_npu_598" -> "Clip_47.G_swap_1_run_npu_oact_602"  [color=sienna];
"Clip_44.G_IR_1_save_oact_599" -> "Clip_47.G_swap_1_load_wght_600"  [color=plum];
"Clip_47.G_swap_1_load_wght_600" -> "Clip_47.G_swap_1_load_iacts_601"  [color=plum];
"Clip_47.G_swap_1_load_iacts_601" -> "Clip_47.G_swap_1_run_npu_oact_602"  [color=plum];
"Clip_47.G_swap_1_load_iacts_601" -> "Clip_47.G_swap_1_save_oact_604"  [color=plum];
"Clip_47.G_swap_1_run_npu_oact_602" -> "Clip_47.G_swap_1_run_npu_603"  [color=sienna];
"Clip_47.G_swap_1_run_npu_603" -> "BatchNormalization_49.G_swap_1_run_npu_oact_607"  [color=sienna];
"Clip_47.G_swap_1_save_oact_604" -> "BatchNormalization_49.G_swap_1_load_wght_605"  [color=plum];
"BatchNormalization_49.G_swap_1_load_wght_605" -> "BatchNormalization_49.G_swap_1_load_iacts_606"  [color=plum];
"BatchNormalization_49.G_swap_1_load_iacts_606" -> "BatchNormalization_49.G_swap_1_run_npu_oact_607"  [color=plum];
"BatchNormalization_49.G_swap_1_load_iacts_606" -> "BatchNormalization_49.G_swap_1_save_oact_609"  [color=plum];
"BatchNormalization_49.G_swap_1_run_npu_oact_607" -> "BatchNormalization_49.G_swap_1_run_npu_608"  [color=sienna];
"BatchNormalization_49.G_swap_1_run_npu_608" -> "Add_50.G_swap_1_load_iacts_610"  [color=sienna];
"BatchNormalization_49.G_swap_1_run_npu_608" -> "Add_50.G_swap_1_run_npu_oact_612"  [color=sienna];
"BatchNormalization_49.G_swap_1_save_oact_609" -> "Add_50.G_swap_1_load_iacts_610"  [color=plum];
"Add_50.G_swap_1_load_iacts_610" -> "Add_50.G_swap_1_load_iacts_611"  [color=plum];
"Add_50.G_swap_1_load_iacts_611" -> "Add_50.G_swap_1_run_npu_oact_612"  [color=plum];
"Add_50.G_swap_1_load_iacts_611" -> "Add_50.G_swap_1_save_oact_614"  [color=plum];
"Add_50.G_swap_1_run_npu_oact_612" -> "Add_50.G_swap_1_run_npu_613"  [color=sienna];
"Add_50.G_swap_1_run_npu_613" -> "Add_50.G_swap_1_save_oact_614"  [color=sienna];
"Add_50.G_swap_1_run_npu_613" -> "Clip_53.G_IR_0_run_npu_oact_617"  [color=sienna];
"Add_50.G_swap_1_save_oact_614" -> "Clip_53.G_IR_0_load_wght_615"  [color=plum];
"Clip_53.G_IR_0_load_wght_615" -> "Clip_53.G_IR_0_load_iacts_616"  [color=plum];
"Clip_53.G_IR_0_load_iacts_616" -> "Clip_53.G_IR_0_run_npu_oact_617"  [color=plum];
"Clip_53.G_IR_0_load_iacts_616" -> "Clip_53.G_IR_0_save_oact_619"  [color=plum];
"Clip_53.G_IR_0_run_npu_oact_617" -> "Clip_53.G_IR_0_run_npu_618"  [color=sienna];
"Clip_53.G_IR_0_run_npu_618" -> "Clip_56.G_swap_0_run_npu_oact_622"  [color=sienna];
"Clip_53.G_IR_0_save_oact_619" -> "Clip_56.G_swap_0_load_wght_620"  [color=plum];
"Clip_56.G_swap_0_load_wght_620" -> "Clip_56.G_swap_0_load_iacts_621"  [color=plum];
"Clip_56.G_swap_0_load_iacts_621" -> "Clip_56.G_swap_0_run_npu_oact_622"  [color=plum];
"Clip_56.G_swap_0_load_iacts_621" -> "Clip_56.G_swap_0_save_oact_624"  [color=plum];
"Clip_56.G_swap_0_run_npu_oact_622" -> "Clip_56.G_swap_0_run_npu_623"  [color=sienna];
"Clip_56.G_swap_0_run_npu_623" -> "BatchNormalization_58.G_swap_0_run_npu_oact_627"  [color=sienna];
"Clip_56.G_swap_0_save_oact_624" -> "BatchNormalization_58.G_swap_0_load_wght_625"  [color=plum];
"BatchNormalization_58.G_swap_0_load_wght_625" -> "BatchNormalization_58.G_swap_0_load_iacts_626"  [color=plum];
"BatchNormalization_58.G_swap_0_load_iacts_626" -> "BatchNormalization_58.G_swap_0_run_npu_oact_627"  [color=plum];
"BatchNormalization_58.G_swap_0_load_iacts_626" -> "BatchNormalization_58.G_swap_0_save_oact_629"  [color=plum];
"BatchNormalization_58.G_swap_0_run_npu_oact_627" -> "BatchNormalization_58.G_swap_0_run_npu_628"  [color=sienna];
"BatchNormalization_58.G_swap_0_run_npu_628" -> "BatchNormalization_58.G_swap_0_save_oact_629"  [color=sienna];
"BatchNormalization_58.G_swap_0_run_npu_628" -> "Clip_61.swap_0_run_npu_oact_632"  [color=sienna];
"BatchNormalization_58.G_swap_0_save_oact_629" -> "Clip_61.swap_0_load_wght_630"  [color=plum];
"Clip_61.swap_0_load_wght_630" -> "Clip_61.swap_0_load_iacts_631"  [color=plum];
"Clip_61.swap_0_load_iacts_631" -> "Clip_61.swap_0_run_npu_oact_632"  [color=plum];
"Clip_61.swap_0_load_iacts_631" -> "Clip_53.G_IR_1_load_wght_634"  [color=plum];
"Clip_61.swap_0_run_npu_oact_632" -> "Clip_61.swap_0_run_npu_633"  [color=sienna];
"Clip_61.swap_0_run_npu_633" -> "Clip_53.G_IR_1_run_npu_oact_636"  [color=sienna];
"Clip_53.G_IR_1_load_wght_634" -> "Clip_53.G_IR_1_load_iacts_635"  [color=plum];
"Clip_53.G_IR_1_load_iacts_635" -> "Clip_53.G_IR_1_run_npu_oact_636"  [color=plum];
"Clip_53.G_IR_1_load_iacts_635" -> "Clip_61.swap_0_save_oact_638"  [color=plum];
"Clip_53.G_IR_1_run_npu_oact_636" -> "Clip_53.G_IR_1_run_npu_637"  [color=sienna];
"Clip_53.G_IR_1_run_npu_637" -> "Clip_56.G_swap_1_run_npu_oact_642"  [color=sienna];
"Clip_61.swap_0_save_oact_638" -> "Clip_53.G_IR_1_save_oact_639"  [color=plum];
"Clip_53.G_IR_1_save_oact_639" -> "Clip_56.G_swap_1_load_wght_640"  [color=plum];
"Clip_56.G_swap_1_load_wght_640" -> "Clip_56.G_swap_1_load_iacts_641"  [color=plum];
"Clip_56.G_swap_1_load_iacts_641" -> "Clip_56.G_swap_1_run_npu_oact_642"  [color=plum];
"Clip_56.G_swap_1_load_iacts_641" -> "Clip_56.G_swap_1_save_oact_644"  [color=plum];
"Clip_56.G_swap_1_run_npu_oact_642" -> "Clip_56.G_swap_1_run_npu_643"  [color=sienna];
"Clip_56.G_swap_1_run_npu_643" -> "BatchNormalization_58.G_swap_1_run_npu_oact_647"  [color=sienna];
"Clip_56.G_swap_1_save_oact_644" -> "BatchNormalization_58.G_swap_1_load_wght_645"  [color=plum];
"BatchNormalization_58.G_swap_1_load_wght_645" -> "BatchNormalization_58.G_swap_1_load_iacts_646"  [color=plum];
"BatchNormalization_58.G_swap_1_load_iacts_646" -> "BatchNormalization_58.G_swap_1_run_npu_oact_647"  [color=plum];
"BatchNormalization_58.G_swap_1_load_iacts_646" -> "BatchNormalization_58.G_swap_1_save_oact_649"  [color=plum];
"BatchNormalization_58.G_swap_1_run_npu_oact_647" -> "BatchNormalization_58.G_swap_1_run_npu_648"  [color=sienna];
"BatchNormalization_58.G_swap_1_run_npu_648" -> "BatchNormalization_58.G_swap_1_save_oact_649"  [color=sienna];
"BatchNormalization_58.G_swap_1_run_npu_648" -> "Clip_61.swap_1_run_npu_oact_652"  [color=sienna];
"BatchNormalization_58.G_swap_1_save_oact_649" -> "Clip_61.swap_1_load_wght_650"  [color=plum];
"Clip_61.swap_1_load_wght_650" -> "Clip_61.swap_1_load_iacts_651"  [color=plum];
"Clip_61.swap_1_load_iacts_651" -> "Clip_61.swap_1_run_npu_oact_652"  [color=plum];
"Clip_61.swap_1_load_iacts_651" -> "Clip_61.swap_1_save_oact_654"  [color=plum];
"Clip_61.swap_1_run_npu_oact_652" -> "Clip_61.swap_1_run_npu_653"  [color=sienna];
"Clip_61.swap_1_run_npu_653" -> "Clip_61.swap_1_save_oact_654"  [color=sienna];
"Clip_61.swap_1_run_npu_653" -> Clip_64_run_npu_oact_657  [color=sienna];
"Clip_61.swap_1_save_oact_654" -> Clip_64_load_wght_655  [color=plum];
Clip_64_load_wght_655 -> Clip_64_load_iacts_656  [color=plum];
Clip_64_load_iacts_656 -> Clip_64_run_npu_oact_657  [color=plum];
Clip_64_load_iacts_656 -> Clip_64_save_oact_659  [color=plum];
Clip_64_run_npu_oact_657 -> Clip_64_run_npu_658  [color=sienna];
Clip_64_run_npu_658 -> BatchNormalization_66_run_npu_oact_662  [color=sienna];
Clip_64_save_oact_659 -> BatchNormalization_66_load_wght_660  [color=plum];
BatchNormalization_66_load_wght_660 -> BatchNormalization_66_load_iacts_661  [color=plum];
BatchNormalization_66_load_iacts_661 -> BatchNormalization_66_run_npu_oact_662  [color=plum];
BatchNormalization_66_load_iacts_661 -> BatchNormalization_66_save_oact_664  [color=plum];
BatchNormalization_66_run_npu_oact_662 -> BatchNormalization_66_run_npu_663  [color=sienna];
BatchNormalization_66_run_npu_663 -> Add_67_load_iacts_665  [color=sienna];
BatchNormalization_66_run_npu_663 -> Add_67_run_npu_oact_667  [color=sienna];
BatchNormalization_66_save_oact_664 -> Add_67_load_iacts_665  [color=plum];
Add_67_load_iacts_665 -> Add_67_load_iacts_666  [color=plum];
Add_67_load_iacts_666 -> Add_67_run_npu_oact_667  [color=plum];
Add_67_load_iacts_666 -> Add_67_save_oact_669  [color=plum];
Add_67_run_npu_oact_667 -> Add_67_run_npu_668  [color=sienna];
Add_67_run_npu_668 -> Add_67_save_oact_669  [color=sienna];
Add_67_run_npu_668 -> Clip_70_run_npu_oact_672  [color=sienna];
Add_67_save_oact_669 -> Clip_70_load_wght_670  [color=plum];
Clip_70_load_wght_670 -> Clip_70_load_iacts_671  [color=plum];
Clip_70_load_iacts_671 -> Clip_70_run_npu_oact_672  [color=plum];
Clip_70_load_iacts_671 -> Clip_70_save_oact_674  [color=plum];
Clip_70_run_npu_oact_672 -> Clip_70_run_npu_673  [color=sienna];
Clip_70_run_npu_673 -> Clip_73_run_npu_oact_677  [color=sienna];
Clip_70_save_oact_674 -> Clip_73_load_wght_675  [color=plum];
Clip_73_load_wght_675 -> Clip_73_load_iacts_676  [color=plum];
Clip_73_load_iacts_676 -> Clip_73_run_npu_oact_677  [color=plum];
Clip_73_load_iacts_676 -> Clip_73_save_oact_679  [color=plum];
Clip_73_run_npu_oact_677 -> Clip_73_run_npu_678  [color=sienna];
Clip_73_run_npu_678 -> BatchNormalization_75_run_npu_oact_682  [color=sienna];
Clip_73_save_oact_679 -> BatchNormalization_75_load_wght_680  [color=plum];
BatchNormalization_75_load_wght_680 -> BatchNormalization_75_load_iacts_681  [color=plum];
BatchNormalization_75_load_iacts_681 -> BatchNormalization_75_run_npu_oact_682  [color=plum];
BatchNormalization_75_load_iacts_681 -> BatchNormalization_75_save_oact_684  [color=plum];
BatchNormalization_75_run_npu_oact_682 -> BatchNormalization_75_run_npu_683  [color=sienna];
BatchNormalization_75_run_npu_683 -> Add_76_load_iacts_685  [color=sienna];
BatchNormalization_75_run_npu_683 -> Add_76_run_npu_oact_687  [color=sienna];
BatchNormalization_75_save_oact_684 -> Add_76_load_iacts_685  [color=plum];
Add_76_load_iacts_685 -> Add_76_load_iacts_686  [color=plum];
Add_76_load_iacts_686 -> Add_76_run_npu_oact_687  [color=plum];
Add_76_load_iacts_686 -> Add_76_save_oact_689  [color=plum];
Add_76_run_npu_oact_687 -> Add_76_run_npu_688  [color=sienna];
Add_76_run_npu_688 -> Add_76_save_oact_689  [color=sienna];
Add_76_run_npu_688 -> Clip_79_run_npu_oact_692  [color=sienna];
Add_76_save_oact_689 -> Clip_79_load_wght_690  [color=plum];
Clip_79_load_wght_690 -> Clip_79_load_iacts_691  [color=plum];
Clip_79_load_iacts_691 -> Clip_79_run_npu_oact_692  [color=plum];
Clip_79_load_iacts_691 -> Clip_79_save_oact_694  [color=plum];
Clip_79_run_npu_oact_692 -> Clip_79_run_npu_693  [color=sienna];
Clip_79_run_npu_693 -> Clip_82_run_npu_oact_697  [color=sienna];
Clip_79_save_oact_694 -> Clip_82_load_wght_695  [color=plum];
Clip_82_load_wght_695 -> Clip_82_load_iacts_696  [color=plum];
Clip_82_load_iacts_696 -> Clip_82_run_npu_oact_697  [color=plum];
Clip_82_load_iacts_696 -> Clip_82_save_oact_699  [color=plum];
Clip_82_run_npu_oact_697 -> Clip_82_run_npu_698  [color=sienna];
Clip_82_run_npu_698 -> BatchNormalization_84_run_npu_oact_702  [color=sienna];
Clip_82_save_oact_699 -> BatchNormalization_84_load_wght_700  [color=plum];
BatchNormalization_84_load_wght_700 -> BatchNormalization_84_load_iacts_701  [color=plum];
BatchNormalization_84_load_iacts_701 -> BatchNormalization_84_run_npu_oact_702  [color=plum];
BatchNormalization_84_load_iacts_701 -> BatchNormalization_84_save_oact_704  [color=plum];
BatchNormalization_84_run_npu_oact_702 -> BatchNormalization_84_run_npu_703  [color=sienna];
BatchNormalization_84_run_npu_703 -> Add_85_load_iacts_705  [color=sienna];
BatchNormalization_84_run_npu_703 -> Add_85_run_npu_oact_707  [color=sienna];
BatchNormalization_84_save_oact_704 -> Add_85_load_iacts_705  [color=plum];
Add_85_load_iacts_705 -> Add_85_load_iacts_706  [color=plum];
Add_85_load_iacts_706 -> Add_85_run_npu_oact_707  [color=plum];
Add_85_load_iacts_706 -> Add_85_save_oact_709  [color=plum];
Add_85_run_npu_oact_707 -> Add_85_run_npu_708  [color=sienna];
Add_85_run_npu_708 -> Clip_88_run_npu_oact_712  [color=sienna];
Add_85_save_oact_709 -> Clip_88_load_wght_710  [color=plum];
Clip_88_load_wght_710 -> Clip_88_load_iacts_711  [color=plum];
Clip_88_load_iacts_711 -> Clip_88_run_npu_oact_712  [color=plum];
Clip_88_load_iacts_711 -> Clip_88_save_oact_714  [color=plum];
Clip_88_run_npu_oact_712 -> Clip_88_run_npu_713  [color=sienna];
Clip_88_run_npu_713 -> Clip_91_run_npu_oact_717  [color=sienna];
Clip_88_save_oact_714 -> Clip_91_load_wght_715  [color=plum];
Clip_91_load_wght_715 -> Clip_91_load_iacts_716  [color=plum];
Clip_91_load_iacts_716 -> Clip_91_run_npu_oact_717  [color=plum];
Clip_91_load_iacts_716 -> Clip_91_save_oact_719  [color=plum];
Clip_91_run_npu_oact_717 -> Clip_91_run_npu_718  [color=sienna];
Clip_91_run_npu_718 -> BatchNormalization_93_run_npu_oact_722  [color=sienna];
Clip_91_save_oact_719 -> BatchNormalization_93_load_wght_720  [color=plum];
BatchNormalization_93_load_wght_720 -> BatchNormalization_93_load_iacts_721  [color=plum];
BatchNormalization_93_load_iacts_721 -> BatchNormalization_93_run_npu_oact_722  [color=plum];
BatchNormalization_93_load_iacts_721 -> BatchNormalization_93_save_oact_724  [color=plum];
BatchNormalization_93_run_npu_oact_722 -> BatchNormalization_93_run_npu_723  [color=sienna];
BatchNormalization_93_run_npu_723 -> BatchNormalization_93_save_oact_724  [color=sienna];
BatchNormalization_93_run_npu_723 -> Clip_96_run_npu_oact_727  [color=sienna];
BatchNormalization_93_save_oact_724 -> Clip_96_load_wght_725  [color=plum];
Clip_96_load_wght_725 -> Clip_96_load_iacts_726  [color=plum];
Clip_96_load_iacts_726 -> Clip_96_run_npu_oact_727  [color=plum];
Clip_96_load_iacts_726 -> Clip_96_save_oact_729  [color=plum];
Clip_96_run_npu_oact_727 -> Clip_96_run_npu_728  [color=sienna];
Clip_96_run_npu_728 -> Clip_99_run_npu_oact_732  [color=sienna];
Clip_96_save_oact_729 -> Clip_99_load_wght_730  [color=plum];
Clip_99_load_wght_730 -> Clip_99_load_iacts_731  [color=plum];
Clip_99_load_iacts_731 -> Clip_99_run_npu_oact_732  [color=plum];
Clip_99_load_iacts_731 -> Clip_99_save_oact_734  [color=plum];
Clip_99_run_npu_oact_732 -> Clip_99_run_npu_733  [color=sienna];
Clip_99_run_npu_733 -> BatchNormalization_101_run_npu_oact_737  [color=sienna];
Clip_99_save_oact_734 -> BatchNormalization_101_load_wght_735  [color=plum];
BatchNormalization_101_load_wght_735 -> BatchNormalization_101_load_iacts_736  [color=plum];
BatchNormalization_101_load_iacts_736 -> BatchNormalization_101_run_npu_oact_737  [color=plum];
BatchNormalization_101_load_iacts_736 -> BatchNormalization_101_save_oact_739  [color=plum];
BatchNormalization_101_run_npu_oact_737 -> BatchNormalization_101_run_npu_738  [color=sienna];
BatchNormalization_101_run_npu_738 -> Add_102_load_iacts_740  [color=sienna];
BatchNormalization_101_run_npu_738 -> Add_102_run_npu_oact_742  [color=sienna];
BatchNormalization_101_save_oact_739 -> Add_102_load_iacts_740  [color=plum];
Add_102_load_iacts_740 -> Add_102_load_iacts_741  [color=plum];
Add_102_load_iacts_741 -> Add_102_run_npu_oact_742  [color=plum];
Add_102_load_iacts_741 -> Add_102_save_oact_744  [color=plum];
Add_102_run_npu_oact_742 -> Add_102_run_npu_743  [color=sienna];
Add_102_run_npu_743 -> Add_102_save_oact_744  [color=sienna];
Add_102_run_npu_743 -> Clip_105_run_npu_oact_747  [color=sienna];
Add_102_save_oact_744 -> Clip_105_load_wght_745  [color=plum];
Clip_105_load_wght_745 -> Clip_105_load_iacts_746  [color=plum];
Clip_105_load_iacts_746 -> Clip_105_run_npu_oact_747  [color=plum];
Clip_105_load_iacts_746 -> Clip_105_save_oact_749  [color=plum];
Clip_105_run_npu_oact_747 -> Clip_105_run_npu_748  [color=sienna];
Clip_105_run_npu_748 -> Clip_108_run_npu_oact_752  [color=sienna];
Clip_105_save_oact_749 -> Clip_108_load_wght_750  [color=plum];
Clip_108_load_wght_750 -> Clip_108_load_iacts_751  [color=plum];
Clip_108_load_iacts_751 -> Clip_108_run_npu_oact_752  [color=plum];
Clip_108_load_iacts_751 -> Clip_108_save_oact_754  [color=plum];
Clip_108_run_npu_oact_752 -> Clip_108_run_npu_753  [color=sienna];
Clip_108_run_npu_753 -> BatchNormalization_110_run_npu_oact_757  [color=sienna];
Clip_108_save_oact_754 -> BatchNormalization_110_load_wght_755  [color=plum];
BatchNormalization_110_load_wght_755 -> BatchNormalization_110_load_iacts_756  [color=plum];
BatchNormalization_110_load_iacts_756 -> BatchNormalization_110_run_npu_oact_757  [color=plum];
BatchNormalization_110_load_iacts_756 -> BatchNormalization_110_save_oact_759  [color=plum];
BatchNormalization_110_run_npu_oact_757 -> BatchNormalization_110_run_npu_758  [color=sienna];
BatchNormalization_110_run_npu_758 -> Add_111_load_iacts_760  [color=sienna];
BatchNormalization_110_run_npu_758 -> Add_111_run_npu_oact_762  [color=sienna];
BatchNormalization_110_save_oact_759 -> Add_111_load_iacts_760  [color=plum];
Add_111_load_iacts_760 -> Add_111_load_iacts_761  [color=plum];
Add_111_load_iacts_761 -> Add_111_run_npu_oact_762  [color=plum];
Add_111_load_iacts_761 -> Add_111_save_oact_764  [color=plum];
Add_111_run_npu_oact_762 -> Add_111_run_npu_763  [color=sienna];
Add_111_run_npu_763 -> Clip_114_run_npu_oact_767  [color=sienna];
Add_111_save_oact_764 -> Clip_114_load_wght_765  [color=plum];
Clip_114_load_wght_765 -> Clip_114_load_iacts_766  [color=plum];
Clip_114_load_iacts_766 -> Clip_114_run_npu_oact_767  [color=plum];
Clip_114_load_iacts_766 -> Clip_114_save_oact_769  [color=plum];
Clip_114_run_npu_oact_767 -> Clip_114_run_npu_768  [color=sienna];
Clip_114_run_npu_768 -> Clip_114_save_oact_769  [color=sienna];
Clip_114_run_npu_768 -> Clip_194_run_npu_oact_772  [color=sienna];
Clip_114_save_oact_769 -> Clip_194_load_wght_770  [color=plum];
Clip_194_load_wght_770 -> Clip_194_load_iacts_771  [color=plum];
Clip_194_load_iacts_771 -> Clip_194_run_npu_oact_772  [color=plum];
Clip_194_load_iacts_771 -> Clip_194_save_oact_774  [color=plum];
Clip_194_run_npu_oact_772 -> Clip_194_run_npu_773  [color=sienna];
Clip_194_run_npu_773 -> "Conv_195.OC_0_run_npu_oact_777"  [color=sienna];
Clip_194_save_oact_774 -> "Conv_195.OC_0_load_wght_775"  [color=plum];
"Conv_195.OC_0_load_wght_775" -> "Conv_195.OC_0_load_iacts_776"  [color=plum];
"Conv_195.OC_0_load_iacts_776" -> "Conv_195.OC_0_run_npu_oact_777"  [color=plum];
"Conv_195.OC_0_load_iacts_776" -> "Conv_195.OC_1_load_wght_779"  [color=plum];
"Conv_195.OC_0_run_npu_oact_777" -> "Conv_195.OC_0_run_npu_778"  [color=sienna];
"Conv_195.OC_0_run_npu_778" -> "Conv_195.OC_1_run_npu_oact_781"  [color=sienna];
"Conv_195.OC_1_load_wght_779" -> "Conv_195.OC_1_load_iacts_780"  [color=plum];
"Conv_195.OC_1_load_iacts_780" -> "Conv_195.OC_1_run_npu_oact_781"  [color=plum];
"Conv_195.OC_1_load_iacts_780" -> "Conv_195.OC_0_save_oact_783"  [color=plum];
"Conv_195.OC_1_run_npu_oact_781" -> "Conv_195.OC_1_run_npu_782"  [color=sienna];
"Conv_195.OC_1_run_npu_782" -> Clip_187_run_npu_oact_786  [color=sienna];
"Conv_195.OC_0_save_oact_783" -> Clip_187_load_wght_784  [color=plum];
Clip_187_load_wght_784 -> Clip_187_load_iacts_785  [color=plum];
Clip_187_load_iacts_785 -> Clip_187_run_npu_oact_786  [color=plum];
Clip_187_load_iacts_785 -> "Conv_195.OC_1_save_oact_788"  [color=plum];
Clip_187_run_npu_oact_786 -> Clip_187_run_npu_787  [color=sienna];
Clip_187_run_npu_787 -> "Conv_188.OC_0_run_npu_oact_792"  [color=sienna];
"Conv_195.OC_1_save_oact_788" -> Clip_187_save_oact_789  [color=plum];
Clip_187_save_oact_789 -> "Conv_188.OC_0_load_wght_790"  [color=plum];
"Conv_188.OC_0_load_wght_790" -> "Conv_188.OC_0_load_iacts_791"  [color=plum];
"Conv_188.OC_0_load_iacts_791" -> "Conv_188.OC_0_run_npu_oact_792"  [color=plum];
"Conv_188.OC_0_load_iacts_791" -> "Conv_188.OC_1_load_wght_794"  [color=plum];
"Conv_188.OC_0_run_npu_oact_792" -> "Conv_188.OC_0_run_npu_793"  [color=sienna];
"Conv_188.OC_0_run_npu_793" -> "Conv_188.OC_1_run_npu_oact_796"  [color=sienna];
"Conv_188.OC_1_load_wght_794" -> "Conv_188.OC_1_load_iacts_795"  [color=plum];
"Conv_188.OC_1_load_iacts_795" -> "Conv_188.OC_1_run_npu_oact_796"  [color=plum];
"Conv_188.OC_1_load_iacts_795" -> "Conv_188.OC_0_save_oact_798"  [color=plum];
"Conv_188.OC_1_run_npu_oact_796" -> "Conv_188.OC_1_run_npu_797"  [color=sienna];
"Conv_188.OC_1_run_npu_797" -> Clip_117_run_npu_oact_801  [color=sienna];
"Conv_188.OC_0_save_oact_798" -> Clip_117_load_wght_799  [color=plum];
Clip_117_load_wght_799 -> Clip_117_load_iacts_800  [color=plum];
Clip_117_load_iacts_800 -> Clip_117_run_npu_oact_801  [color=plum];
Clip_117_load_iacts_800 -> "Conv_188.OC_1_save_oact_803"  [color=plum];
Clip_117_run_npu_oact_801 -> Clip_117_run_npu_802  [color=sienna];
Clip_117_run_npu_802 -> "BatchNormalization_119.OC_0_run_npu_oact_807"  [color=sienna];
"Conv_188.OC_1_save_oact_803" -> Clip_117_save_oact_804  [color=plum];
Clip_117_save_oact_804 -> "BatchNormalization_119.OC_0_load_wght_805"  [color=plum];
"BatchNormalization_119.OC_0_load_wght_805" -> "BatchNormalization_119.OC_0_load_iacts_806"  [color=plum];
"BatchNormalization_119.OC_0_load_iacts_806" -> "BatchNormalization_119.OC_0_run_npu_oact_807"  [color=plum];
"BatchNormalization_119.OC_0_load_iacts_806" -> "BatchNormalization_119.OC_1_load_wght_809"  [color=plum];
"BatchNormalization_119.OC_0_run_npu_oact_807" -> "BatchNormalization_119.OC_0_run_npu_808"  [color=sienna];
"BatchNormalization_119.OC_0_run_npu_808" -> "BatchNormalization_119.OC_1_run_npu_oact_811"  [color=sienna];
"BatchNormalization_119.OC_1_load_wght_809" -> "BatchNormalization_119.OC_1_load_iacts_810"  [color=plum];
"BatchNormalization_119.OC_1_load_iacts_810" -> "BatchNormalization_119.OC_1_run_npu_oact_811"  [color=plum];
"BatchNormalization_119.OC_1_load_iacts_810" -> "BatchNormalization_119.OC_0_save_oact_813"  [color=plum];
"BatchNormalization_119.OC_1_run_npu_oact_811" -> "BatchNormalization_119.OC_1_run_npu_812"  [color=sienna];
"BatchNormalization_119.OC_1_run_npu_812" -> "BatchNormalization_119.OC_1_save_oact_814"  [color=sienna];
"BatchNormalization_119.OC_1_run_npu_812" -> "Clip_122.OC_0_run_npu_oact_817"  [color=sienna];
"BatchNormalization_119.OC_0_save_oact_813" -> "BatchNormalization_119.OC_1_save_oact_814"  [color=plum];
"BatchNormalization_119.OC_1_save_oact_814" -> "Clip_122.OC_0_load_wght_815"  [color=plum];
"Clip_122.OC_0_load_wght_815" -> "Clip_122.OC_0_load_iacts_816"  [color=plum];
"Clip_122.OC_0_load_iacts_816" -> "Clip_122.OC_0_run_npu_oact_817"  [color=plum];
"Clip_122.OC_0_load_iacts_816" -> "Clip_122.OC_1_load_wght_819"  [color=plum];
"Clip_122.OC_0_run_npu_oact_817" -> "Clip_122.OC_0_run_npu_818"  [color=sienna];
"Clip_122.OC_0_run_npu_818" -> "Clip_122.OC_1_run_npu_oact_821"  [color=sienna];
"Clip_122.OC_1_load_wght_819" -> "Clip_122.OC_1_load_iacts_820"  [color=plum];
"Clip_122.OC_1_load_iacts_820" -> "Clip_122.OC_1_run_npu_oact_821"  [color=plum];
"Clip_122.OC_1_load_iacts_820" -> "Clip_122.OC_0_save_oact_823"  [color=plum];
"Clip_122.OC_1_run_npu_oact_821" -> "Clip_122.OC_1_run_npu_822"  [color=sienna];
"Clip_122.OC_1_run_npu_822" -> "Clip_122.OC_2_run_npu_oact_826"  [color=sienna];
"Clip_122.OC_0_save_oact_823" -> "Clip_122.OC_2_load_wght_824"  [color=plum];
"Clip_122.OC_2_load_wght_824" -> "Clip_122.OC_2_load_iacts_825"  [color=plum];
"Clip_122.OC_2_load_iacts_825" -> "Clip_122.OC_2_run_npu_oact_826"  [color=plum];
"Clip_122.OC_2_load_iacts_825" -> "Clip_122.OC_1_save_oact_828"  [color=plum];
"Clip_122.OC_2_run_npu_oact_826" -> "Clip_122.OC_2_run_npu_827"  [color=sienna];
"Clip_122.OC_2_run_npu_827" -> "Clip_122.OC_2_save_oact_829"  [color=sienna];
"Clip_122.OC_2_run_npu_827" -> Clip_125_run_npu_oact_832  [color=sienna];
"Clip_122.OC_1_save_oact_828" -> "Clip_122.OC_2_save_oact_829"  [color=plum];
"Clip_122.OC_2_save_oact_829" -> Clip_125_load_wght_830  [color=plum];
Clip_125_load_wght_830 -> Clip_125_load_iacts_831  [color=plum];
Clip_125_load_iacts_831 -> Clip_125_run_npu_oact_832  [color=plum];
Clip_125_load_iacts_831 -> Clip_125_save_oact_834  [color=plum];
Clip_125_run_npu_oact_832 -> Clip_125_run_npu_833  [color=sienna];
Clip_125_run_npu_833 -> "BatchNormalization_127.OC_0_run_npu_oact_837"  [color=sienna];
Clip_125_save_oact_834 -> "BatchNormalization_127.OC_0_load_wght_835"  [color=plum];
"BatchNormalization_127.OC_0_load_wght_835" -> "BatchNormalization_127.OC_0_load_iacts_836"  [color=plum];
"BatchNormalization_127.OC_0_load_iacts_836" -> "BatchNormalization_127.OC_0_run_npu_oact_837"  [color=plum];
"BatchNormalization_127.OC_0_load_iacts_836" -> "BatchNormalization_127.OC_1_load_wght_839"  [color=plum];
"BatchNormalization_127.OC_0_run_npu_oact_837" -> "BatchNormalization_127.OC_0_run_npu_838"  [color=sienna];
"BatchNormalization_127.OC_0_run_npu_838" -> "BatchNormalization_127.OC_1_run_npu_oact_841"  [color=sienna];
"BatchNormalization_127.OC_1_load_wght_839" -> "BatchNormalization_127.OC_1_load_iacts_840"  [color=plum];
"BatchNormalization_127.OC_1_load_iacts_840" -> "BatchNormalization_127.OC_1_run_npu_oact_841"  [color=plum];
"BatchNormalization_127.OC_1_load_iacts_840" -> "BatchNormalization_127.OC_0_save_oact_843"  [color=plum];
"BatchNormalization_127.OC_1_run_npu_oact_841" -> "BatchNormalization_127.OC_1_run_npu_842"  [color=sienna];
"BatchNormalization_127.OC_1_run_npu_842" -> "BatchNormalization_127.OC_2_run_npu_oact_846"  [color=sienna];
"BatchNormalization_127.OC_0_save_oact_843" -> "BatchNormalization_127.OC_2_load_wght_844"  [color=plum];
"BatchNormalization_127.OC_2_load_wght_844" -> "BatchNormalization_127.OC_2_load_iacts_845"  [color=plum];
"BatchNormalization_127.OC_2_load_iacts_845" -> "BatchNormalization_127.OC_2_run_npu_oact_846"  [color=plum];
"BatchNormalization_127.OC_2_load_iacts_845" -> "BatchNormalization_127.OC_1_save_oact_848"  [color=plum];
"BatchNormalization_127.OC_2_run_npu_oact_846" -> "BatchNormalization_127.OC_2_run_npu_847"  [color=sienna];
"BatchNormalization_127.OC_2_run_npu_847" -> "BatchNormalization_127.OC_2_save_oact_849"  [color=sienna];
"BatchNormalization_127.OC_2_run_npu_847" -> Add_128_load_iacts_850  [color=sienna];
"BatchNormalization_127.OC_2_run_npu_847" -> Add_128_load_iacts_851  [color=sienna];
"BatchNormalization_127.OC_2_run_npu_847" -> Add_128_run_npu_oact_852  [color=sienna];
"BatchNormalization_127.OC_1_save_oact_848" -> "BatchNormalization_127.OC_2_save_oact_849"  [color=plum];
"BatchNormalization_127.OC_2_save_oact_849" -> Add_128_load_iacts_850  [color=plum];
Add_128_load_iacts_850 -> Add_128_load_iacts_851  [color=plum];
Add_128_load_iacts_851 -> Add_128_run_npu_oact_852  [color=plum];
Add_128_load_iacts_851 -> Add_128_save_oact_854  [color=plum];
Add_128_run_npu_oact_852 -> Add_128_run_npu_853  [color=sienna];
Add_128_run_npu_853 -> Add_128_save_oact_854  [color=sienna];
Add_128_run_npu_853 -> "Clip_131.OC_0_run_npu_oact_857"  [color=sienna];
Add_128_save_oact_854 -> "Clip_131.OC_0_load_wght_855"  [color=plum];
"Clip_131.OC_0_load_wght_855" -> "Clip_131.OC_0_load_iacts_856"  [color=plum];
"Clip_131.OC_0_load_iacts_856" -> "Clip_131.OC_0_run_npu_oact_857"  [color=plum];
"Clip_131.OC_0_load_iacts_856" -> "Clip_131.OC_1_load_wght_859"  [color=plum];
"Clip_131.OC_0_run_npu_oact_857" -> "Clip_131.OC_0_run_npu_858"  [color=sienna];
"Clip_131.OC_0_run_npu_858" -> "Clip_131.OC_1_run_npu_oact_861"  [color=sienna];
"Clip_131.OC_1_load_wght_859" -> "Clip_131.OC_1_load_iacts_860"  [color=plum];
"Clip_131.OC_1_load_iacts_860" -> "Clip_131.OC_1_run_npu_oact_861"  [color=plum];
"Clip_131.OC_1_load_iacts_860" -> "Clip_131.OC_0_save_oact_863"  [color=plum];
"Clip_131.OC_1_run_npu_oact_861" -> "Clip_131.OC_1_run_npu_862"  [color=sienna];
"Clip_131.OC_1_run_npu_862" -> "Clip_131.OC_2_run_npu_oact_866"  [color=sienna];
"Clip_131.OC_0_save_oact_863" -> "Clip_131.OC_2_load_wght_864"  [color=plum];
"Clip_131.OC_2_load_wght_864" -> "Clip_131.OC_2_load_iacts_865"  [color=plum];
"Clip_131.OC_2_load_iacts_865" -> "Clip_131.OC_2_run_npu_oact_866"  [color=plum];
"Clip_131.OC_2_load_iacts_865" -> "Clip_131.OC_1_save_oact_868"  [color=plum];
"Clip_131.OC_2_run_npu_oact_866" -> "Clip_131.OC_2_run_npu_867"  [color=sienna];
"Clip_131.OC_2_run_npu_867" -> "Clip_131.OC_2_save_oact_869"  [color=sienna];
"Clip_131.OC_2_run_npu_867" -> Clip_134_run_npu_oact_872  [color=sienna];
"Clip_131.OC_1_save_oact_868" -> "Clip_131.OC_2_save_oact_869"  [color=plum];
"Clip_131.OC_2_save_oact_869" -> Clip_134_load_wght_870  [color=plum];
Clip_134_load_wght_870 -> Clip_134_load_iacts_871  [color=plum];
Clip_134_load_iacts_871 -> Clip_134_run_npu_oact_872  [color=plum];
Clip_134_load_iacts_871 -> Clip_134_save_oact_874  [color=plum];
Clip_134_run_npu_oact_872 -> Clip_134_run_npu_873  [color=sienna];
Clip_134_run_npu_873 -> "BatchNormalization_136.OC_0_run_npu_oact_877"  [color=sienna];
Clip_134_save_oact_874 -> "BatchNormalization_136.OC_0_load_wght_875"  [color=plum];
"BatchNormalization_136.OC_0_load_wght_875" -> "BatchNormalization_136.OC_0_load_iacts_876"  [color=plum];
"BatchNormalization_136.OC_0_load_iacts_876" -> "BatchNormalization_136.OC_0_run_npu_oact_877"  [color=plum];
"BatchNormalization_136.OC_0_load_iacts_876" -> "BatchNormalization_136.OC_1_load_wght_879"  [color=plum];
"BatchNormalization_136.OC_0_run_npu_oact_877" -> "BatchNormalization_136.OC_0_run_npu_878"  [color=sienna];
"BatchNormalization_136.OC_0_run_npu_878" -> "BatchNormalization_136.OC_1_run_npu_oact_881"  [color=sienna];
"BatchNormalization_136.OC_1_load_wght_879" -> "BatchNormalization_136.OC_1_load_iacts_880"  [color=plum];
"BatchNormalization_136.OC_1_load_iacts_880" -> "BatchNormalization_136.OC_1_run_npu_oact_881"  [color=plum];
"BatchNormalization_136.OC_1_load_iacts_880" -> "BatchNormalization_136.OC_0_save_oact_883"  [color=plum];
"BatchNormalization_136.OC_1_run_npu_oact_881" -> "BatchNormalization_136.OC_1_run_npu_882"  [color=sienna];
"BatchNormalization_136.OC_1_run_npu_882" -> "BatchNormalization_136.OC_2_run_npu_oact_886"  [color=sienna];
"BatchNormalization_136.OC_0_save_oact_883" -> "BatchNormalization_136.OC_2_load_wght_884"  [color=plum];
"BatchNormalization_136.OC_2_load_wght_884" -> "BatchNormalization_136.OC_2_load_iacts_885"  [color=plum];
"BatchNormalization_136.OC_2_load_iacts_885" -> "BatchNormalization_136.OC_2_run_npu_oact_886"  [color=plum];
"BatchNormalization_136.OC_2_load_iacts_885" -> "BatchNormalization_136.OC_1_save_oact_888"  [color=plum];
"BatchNormalization_136.OC_2_run_npu_oact_886" -> "BatchNormalization_136.OC_2_run_npu_887"  [color=sienna];
"BatchNormalization_136.OC_2_run_npu_887" -> "BatchNormalization_136.OC_2_save_oact_889"  [color=sienna];
"BatchNormalization_136.OC_2_run_npu_887" -> Add_137_load_iacts_890  [color=sienna];
"BatchNormalization_136.OC_2_run_npu_887" -> Add_137_load_iacts_891  [color=sienna];
"BatchNormalization_136.OC_2_run_npu_887" -> Add_137_run_npu_oact_892  [color=sienna];
"BatchNormalization_136.OC_1_save_oact_888" -> "BatchNormalization_136.OC_2_save_oact_889"  [color=plum];
"BatchNormalization_136.OC_2_save_oact_889" -> Add_137_load_iacts_890  [color=plum];
Add_137_load_iacts_890 -> Add_137_load_iacts_891  [color=plum];
Add_137_load_iacts_891 -> Add_137_run_npu_oact_892  [color=plum];
Add_137_load_iacts_891 -> Add_137_save_oact_894  [color=plum];
Add_137_run_npu_oact_892 -> Add_137_run_npu_893  [color=sienna];
Add_137_run_npu_893 -> "Clip_140.OC_0_run_npu_oact_897"  [color=sienna];
Add_137_save_oact_894 -> "Clip_140.OC_0_load_wght_895"  [color=plum];
"Clip_140.OC_0_load_wght_895" -> "Clip_140.OC_0_load_iacts_896"  [color=plum];
"Clip_140.OC_0_load_iacts_896" -> "Clip_140.OC_0_run_npu_oact_897"  [color=plum];
"Clip_140.OC_0_load_iacts_896" -> "Clip_140.OC_1_load_wght_899"  [color=plum];
"Clip_140.OC_0_run_npu_oact_897" -> "Clip_140.OC_0_run_npu_898"  [color=sienna];
"Clip_140.OC_0_run_npu_898" -> "Clip_140.OC_1_run_npu_oact_901"  [color=sienna];
"Clip_140.OC_1_load_wght_899" -> "Clip_140.OC_1_load_iacts_900"  [color=plum];
"Clip_140.OC_1_load_iacts_900" -> "Clip_140.OC_1_run_npu_oact_901"  [color=plum];
"Clip_140.OC_1_load_iacts_900" -> "Clip_140.OC_0_save_oact_903"  [color=plum];
"Clip_140.OC_1_run_npu_oact_901" -> "Clip_140.OC_1_run_npu_902"  [color=sienna];
"Clip_140.OC_1_run_npu_902" -> "Clip_140.OC_2_run_npu_oact_906"  [color=sienna];
"Clip_140.OC_0_save_oact_903" -> "Clip_140.OC_2_load_wght_904"  [color=plum];
"Clip_140.OC_2_load_wght_904" -> "Clip_140.OC_2_load_iacts_905"  [color=plum];
"Clip_140.OC_2_load_iacts_905" -> "Clip_140.OC_2_run_npu_oact_906"  [color=plum];
"Clip_140.OC_2_load_iacts_905" -> "Clip_140.OC_1_save_oact_908"  [color=plum];
"Clip_140.OC_2_run_npu_oact_906" -> "Clip_140.OC_2_run_npu_907"  [color=sienna];
"Clip_140.OC_2_run_npu_907" -> "Clip_140.OC_2_save_oact_909"  [color=sienna];
"Clip_140.OC_2_run_npu_907" -> Clip_143_run_npu_oact_912  [color=sienna];
"Clip_140.OC_1_save_oact_908" -> "Clip_140.OC_2_save_oact_909"  [color=plum];
"Clip_140.OC_2_save_oact_909" -> Clip_143_load_wght_910  [color=plum];
Clip_143_load_wght_910 -> Clip_143_load_iacts_911  [color=plum];
Clip_143_load_iacts_911 -> Clip_143_run_npu_oact_912  [color=plum];
Clip_143_load_iacts_911 -> Clip_143_save_oact_914  [color=plum];
Clip_143_run_npu_oact_912 -> Clip_143_run_npu_913  [color=sienna];
Clip_143_run_npu_913 -> "BatchNormalization_145.OC_0_run_npu_oact_917"  [color=sienna];
Clip_143_save_oact_914 -> "BatchNormalization_145.OC_0_load_wght_915"  [color=plum];
"BatchNormalization_145.OC_0_load_wght_915" -> "BatchNormalization_145.OC_0_load_iacts_916"  [color=plum];
"BatchNormalization_145.OC_0_load_iacts_916" -> "BatchNormalization_145.OC_0_run_npu_oact_917"  [color=plum];
"BatchNormalization_145.OC_0_load_iacts_916" -> "BatchNormalization_145.OC_1_load_wght_919"  [color=plum];
"BatchNormalization_145.OC_0_run_npu_oact_917" -> "BatchNormalization_145.OC_0_run_npu_918"  [color=sienna];
"BatchNormalization_145.OC_0_run_npu_918" -> "BatchNormalization_145.OC_1_run_npu_oact_921"  [color=sienna];
"BatchNormalization_145.OC_1_load_wght_919" -> "BatchNormalization_145.OC_1_load_iacts_920"  [color=plum];
"BatchNormalization_145.OC_1_load_iacts_920" -> "BatchNormalization_145.OC_1_run_npu_oact_921"  [color=plum];
"BatchNormalization_145.OC_1_load_iacts_920" -> "BatchNormalization_145.OC_0_save_oact_923"  [color=plum];
"BatchNormalization_145.OC_1_run_npu_oact_921" -> "BatchNormalization_145.OC_1_run_npu_922"  [color=sienna];
"BatchNormalization_145.OC_1_run_npu_922" -> "BatchNormalization_145.OC_2_run_npu_oact_926"  [color=sienna];
"BatchNormalization_145.OC_0_save_oact_923" -> "BatchNormalization_145.OC_2_load_wght_924"  [color=plum];
"BatchNormalization_145.OC_2_load_wght_924" -> "BatchNormalization_145.OC_2_load_iacts_925"  [color=plum];
"BatchNormalization_145.OC_2_load_iacts_925" -> "BatchNormalization_145.OC_2_run_npu_oact_926"  [color=plum];
"BatchNormalization_145.OC_2_load_iacts_925" -> "BatchNormalization_145.OC_1_save_oact_928"  [color=plum];
"BatchNormalization_145.OC_2_run_npu_oact_926" -> "BatchNormalization_145.OC_2_run_npu_927"  [color=sienna];
"BatchNormalization_145.OC_2_run_npu_927" -> "BatchNormalization_145.OC_3_run_npu_oact_931"  [color=sienna];
"BatchNormalization_145.OC_1_save_oact_928" -> "BatchNormalization_145.OC_3_load_wght_929"  [color=plum];
"BatchNormalization_145.OC_3_load_wght_929" -> "BatchNormalization_145.OC_3_load_iacts_930"  [color=plum];
"BatchNormalization_145.OC_3_load_iacts_930" -> "BatchNormalization_145.OC_3_run_npu_oact_931"  [color=plum];
"BatchNormalization_145.OC_3_load_iacts_930" -> "BatchNormalization_145.OC_2_save_oact_933"  [color=plum];
"BatchNormalization_145.OC_3_run_npu_oact_931" -> "BatchNormalization_145.OC_3_run_npu_932"  [color=sienna];
"BatchNormalization_145.OC_3_run_npu_932" -> "BatchNormalization_145.OC_4_run_npu_oact_936"  [color=sienna];
"BatchNormalization_145.OC_2_save_oact_933" -> "BatchNormalization_145.OC_4_load_wght_934"  [color=plum];
"BatchNormalization_145.OC_4_load_wght_934" -> "BatchNormalization_145.OC_4_load_iacts_935"  [color=plum];
"BatchNormalization_145.OC_4_load_iacts_935" -> "BatchNormalization_145.OC_4_run_npu_oact_936"  [color=plum];
"BatchNormalization_145.OC_4_load_iacts_935" -> "BatchNormalization_145.OC_3_save_oact_938"  [color=plum];
"BatchNormalization_145.OC_4_run_npu_oact_936" -> "BatchNormalization_145.OC_4_run_npu_937"  [color=sienna];
"BatchNormalization_145.OC_4_run_npu_937" -> "BatchNormalization_145.OC_4_save_oact_939"  [color=sienna];
"BatchNormalization_145.OC_4_run_npu_937" -> "Clip_148.OC_0_run_npu_oact_942"  [color=sienna];
"BatchNormalization_145.OC_3_save_oact_938" -> "BatchNormalization_145.OC_4_save_oact_939"  [color=plum];
"BatchNormalization_145.OC_4_save_oact_939" -> "Clip_148.OC_0_load_wght_940"  [color=plum];
"Clip_148.OC_0_load_wght_940" -> "Clip_148.OC_0_load_iacts_941"  [color=plum];
"Clip_148.OC_0_load_iacts_941" -> "Clip_148.OC_0_run_npu_oact_942"  [color=plum];
"Clip_148.OC_0_load_iacts_941" -> "Clip_148.OC_1_load_wght_944"  [color=plum];
"Clip_148.OC_0_run_npu_oact_942" -> "Clip_148.OC_0_run_npu_943"  [color=sienna];
"Clip_148.OC_0_run_npu_943" -> "Clip_148.OC_1_run_npu_oact_946"  [color=sienna];
"Clip_148.OC_1_load_wght_944" -> "Clip_148.OC_1_load_iacts_945"  [color=plum];
"Clip_148.OC_1_load_iacts_945" -> "Clip_148.OC_1_run_npu_oact_946"  [color=plum];
"Clip_148.OC_1_load_iacts_945" -> "Clip_148.OC_0_save_oact_948"  [color=plum];
"Clip_148.OC_1_run_npu_oact_946" -> "Clip_148.OC_1_run_npu_947"  [color=sienna];
"Clip_148.OC_1_run_npu_947" -> "Clip_148.OC_2_run_npu_oact_951"  [color=sienna];
"Clip_148.OC_0_save_oact_948" -> "Clip_148.OC_2_load_wght_949"  [color=plum];
"Clip_148.OC_2_load_wght_949" -> "Clip_148.OC_2_load_iacts_950"  [color=plum];
"Clip_148.OC_2_load_iacts_950" -> "Clip_148.OC_2_run_npu_oact_951"  [color=plum];
"Clip_148.OC_2_load_iacts_950" -> "Clip_148.OC_1_save_oact_953"  [color=plum];
"Clip_148.OC_2_run_npu_oact_951" -> "Clip_148.OC_2_run_npu_952"  [color=sienna];
"Clip_148.OC_2_run_npu_952" -> "Clip_148.OC_3_run_npu_oact_956"  [color=sienna];
"Clip_148.OC_1_save_oact_953" -> "Clip_148.OC_3_load_wght_954"  [color=plum];
"Clip_148.OC_3_load_wght_954" -> "Clip_148.OC_3_load_iacts_955"  [color=plum];
"Clip_148.OC_3_load_iacts_955" -> "Clip_148.OC_3_run_npu_oact_956"  [color=plum];
"Clip_148.OC_3_load_iacts_955" -> "Clip_148.OC_2_save_oact_958"  [color=plum];
"Clip_148.OC_3_run_npu_oact_956" -> "Clip_148.OC_3_run_npu_957"  [color=sienna];
"Clip_148.OC_3_run_npu_957" -> "Clip_148.OC_4_run_npu_oact_961"  [color=sienna];
"Clip_148.OC_2_save_oact_958" -> "Clip_148.OC_4_load_wght_959"  [color=plum];
"Clip_148.OC_4_load_wght_959" -> "Clip_148.OC_4_load_iacts_960"  [color=plum];
"Clip_148.OC_4_load_iacts_960" -> "Clip_148.OC_4_run_npu_oact_961"  [color=plum];
"Clip_148.OC_4_load_iacts_960" -> "Clip_148.OC_3_save_oact_963"  [color=plum];
"Clip_148.OC_4_run_npu_oact_961" -> "Clip_148.OC_4_run_npu_962"  [color=sienna];
"Clip_148.OC_4_run_npu_962" -> "Clip_148.OC_5_run_npu_oact_966"  [color=sienna];
"Clip_148.OC_3_save_oact_963" -> "Clip_148.OC_5_load_wght_964"  [color=plum];
"Clip_148.OC_5_load_wght_964" -> "Clip_148.OC_5_load_iacts_965"  [color=plum];
"Clip_148.OC_5_load_iacts_965" -> "Clip_148.OC_5_run_npu_oact_966"  [color=plum];
"Clip_148.OC_5_load_iacts_965" -> "Clip_148.OC_4_save_oact_968"  [color=plum];
"Clip_148.OC_5_run_npu_oact_966" -> "Clip_148.OC_5_run_npu_967"  [color=sienna];
"Clip_148.OC_5_run_npu_967" -> "Clip_148.OC_6_run_npu_oact_971"  [color=sienna];
"Clip_148.OC_4_save_oact_968" -> "Clip_148.OC_6_load_wght_969"  [color=plum];
"Clip_148.OC_6_load_wght_969" -> "Clip_148.OC_6_load_iacts_970"  [color=plum];
"Clip_148.OC_6_load_iacts_970" -> "Clip_148.OC_6_run_npu_oact_971"  [color=plum];
"Clip_148.OC_6_load_iacts_970" -> "Clip_148.OC_5_save_oact_973"  [color=plum];
"Clip_148.OC_6_run_npu_oact_971" -> "Clip_148.OC_6_run_npu_972"  [color=sienna];
"Clip_148.OC_6_run_npu_972" -> "Clip_148.OC_6_save_oact_974"  [color=sienna];
"Clip_148.OC_6_run_npu_972" -> Clip_208_run_npu_oact_977  [color=sienna];
"Clip_148.OC_5_save_oact_973" -> "Clip_148.OC_6_save_oact_974"  [color=plum];
"Clip_148.OC_6_save_oact_974" -> Clip_208_load_wght_975  [color=plum];
Clip_208_load_wght_975 -> Clip_208_load_iacts_976  [color=plum];
Clip_208_load_iacts_976 -> Clip_208_run_npu_oact_977  [color=plum];
Clip_208_load_iacts_976 -> Clip_208_save_oact_979  [color=plum];
Clip_208_run_npu_oact_977 -> Clip_208_run_npu_978  [color=sienna];
Clip_208_run_npu_978 -> "Conv_209.OC_0_run_npu_oact_982"  [color=sienna];
Clip_208_save_oact_979 -> "Conv_209.OC_0_load_wght_980"  [color=plum];
"Conv_209.OC_0_load_wght_980" -> "Conv_209.OC_0_load_iacts_981"  [color=plum];
"Conv_209.OC_0_load_iacts_981" -> "Conv_209.OC_0_run_npu_oact_982"  [color=plum];
"Conv_209.OC_0_load_iacts_981" -> "Conv_209.OC_1_load_wght_984"  [color=plum];
"Conv_209.OC_0_run_npu_oact_982" -> "Conv_209.OC_0_run_npu_983"  [color=sienna];
"Conv_209.OC_0_run_npu_983" -> "Conv_209.OC_1_run_npu_oact_986"  [color=sienna];
"Conv_209.OC_1_load_wght_984" -> "Conv_209.OC_1_load_iacts_985"  [color=plum];
"Conv_209.OC_1_load_iacts_985" -> "Conv_209.OC_1_run_npu_oact_986"  [color=plum];
"Conv_209.OC_1_load_iacts_985" -> "Conv_209.OC_0_save_oact_988"  [color=plum];
"Conv_209.OC_1_run_npu_oact_986" -> "Conv_209.OC_1_run_npu_987"  [color=sienna];
"Conv_209.OC_1_run_npu_987" -> "Conv_209.OC_2_run_npu_oact_991"  [color=sienna];
"Conv_209.OC_0_save_oact_988" -> "Conv_209.OC_2_load_wght_989"  [color=plum];
"Conv_209.OC_2_load_wght_989" -> "Conv_209.OC_2_load_iacts_990"  [color=plum];
"Conv_209.OC_2_load_iacts_990" -> "Conv_209.OC_2_run_npu_oact_991"  [color=plum];
"Conv_209.OC_2_load_iacts_990" -> "Conv_209.OC_1_save_oact_993"  [color=plum];
"Conv_209.OC_2_run_npu_oact_991" -> "Conv_209.OC_2_run_npu_992"  [color=sienna];
"Conv_209.OC_2_run_npu_992" -> "Conv_209.OC_3_run_npu_oact_996"  [color=sienna];
"Conv_209.OC_1_save_oact_993" -> "Conv_209.OC_3_load_wght_994"  [color=plum];
"Conv_209.OC_3_load_wght_994" -> "Conv_209.OC_3_load_iacts_995"  [color=plum];
"Conv_209.OC_3_load_iacts_995" -> "Conv_209.OC_3_run_npu_oact_996"  [color=plum];
"Conv_209.OC_3_load_iacts_995" -> "Conv_209.OC_2_save_oact_998"  [color=plum];
"Conv_209.OC_3_run_npu_oact_996" -> "Conv_209.OC_3_run_npu_997"  [color=sienna];
"Conv_209.OC_3_run_npu_997" -> "Conv_209.OC_4_run_npu_oact_1001"  [color=sienna];
"Conv_209.OC_2_save_oact_998" -> "Conv_209.OC_4_load_wght_999"  [color=plum];
"Conv_209.OC_4_load_wght_999" -> "Conv_209.OC_4_load_iacts_1000"  [color=plum];
"Conv_209.OC_4_load_iacts_1000" -> "Conv_209.OC_4_run_npu_oact_1001"  [color=plum];
"Conv_209.OC_4_load_iacts_1000" -> "Conv_209.OC_3_save_oact_1003"  [color=plum];
"Conv_209.OC_4_run_npu_oact_1001" -> "Conv_209.OC_4_run_npu_1002"  [color=sienna];
"Conv_209.OC_4_run_npu_1002" -> "Conv_209.OC_5_run_npu_oact_1006"  [color=sienna];
"Conv_209.OC_3_save_oact_1003" -> "Conv_209.OC_5_load_wght_1004"  [color=plum];
"Conv_209.OC_5_load_wght_1004" -> "Conv_209.OC_5_load_iacts_1005"  [color=plum];
"Conv_209.OC_5_load_iacts_1005" -> "Conv_209.OC_5_run_npu_oact_1006"  [color=plum];
"Conv_209.OC_5_load_iacts_1005" -> "Conv_209.OC_4_save_oact_1008"  [color=plum];
"Conv_209.OC_5_run_npu_oact_1006" -> "Conv_209.OC_5_run_npu_1007"  [color=sienna];
"Conv_209.OC_5_run_npu_1007" -> Clip_201_run_npu_oact_1011  [color=sienna];
"Conv_209.OC_4_save_oact_1008" -> Clip_201_load_wght_1009  [color=plum];
Clip_201_load_wght_1009 -> Clip_201_load_iacts_1010  [color=plum];
Clip_201_load_iacts_1010 -> Clip_201_run_npu_oact_1011  [color=plum];
Clip_201_load_iacts_1010 -> "Conv_209.OC_5_save_oact_1013"  [color=plum];
Clip_201_run_npu_oact_1011 -> Clip_201_run_npu_1012  [color=sienna];
Clip_201_run_npu_1012 -> "Conv_202.OC_0_run_npu_oact_1017"  [color=sienna];
"Conv_209.OC_5_save_oact_1013" -> Clip_201_save_oact_1014  [color=plum];
Clip_201_save_oact_1014 -> "Conv_202.OC_0_load_wght_1015"  [color=plum];
"Conv_202.OC_0_load_wght_1015" -> "Conv_202.OC_0_load_iacts_1016"  [color=plum];
"Conv_202.OC_0_load_iacts_1016" -> "Conv_202.OC_0_run_npu_oact_1017"  [color=plum];
"Conv_202.OC_0_load_iacts_1016" -> "Conv_202.OC_1_load_wght_1019"  [color=plum];
"Conv_202.OC_0_run_npu_oact_1017" -> "Conv_202.OC_0_run_npu_1018"  [color=sienna];
"Conv_202.OC_0_run_npu_1018" -> "Conv_202.OC_1_run_npu_oact_1021"  [color=sienna];
"Conv_202.OC_1_load_wght_1019" -> "Conv_202.OC_1_load_iacts_1020"  [color=plum];
"Conv_202.OC_1_load_iacts_1020" -> "Conv_202.OC_1_run_npu_oact_1021"  [color=plum];
"Conv_202.OC_1_load_iacts_1020" -> "Conv_202.OC_0_save_oact_1023"  [color=plum];
"Conv_202.OC_1_run_npu_oact_1021" -> "Conv_202.OC_1_run_npu_1022"  [color=sienna];
"Conv_202.OC_1_run_npu_1022" -> "Conv_202.OC_2_run_npu_oact_1026"  [color=sienna];
"Conv_202.OC_0_save_oact_1023" -> "Conv_202.OC_2_load_wght_1024"  [color=plum];
"Conv_202.OC_2_load_wght_1024" -> "Conv_202.OC_2_load_iacts_1025"  [color=plum];
"Conv_202.OC_2_load_iacts_1025" -> "Conv_202.OC_2_run_npu_oact_1026"  [color=plum];
"Conv_202.OC_2_load_iacts_1025" -> "Conv_202.OC_1_save_oact_1028"  [color=plum];
"Conv_202.OC_2_run_npu_oact_1026" -> "Conv_202.OC_2_run_npu_1027"  [color=sienna];
"Conv_202.OC_2_run_npu_1027" -> "Conv_202.OC_3_run_npu_oact_1031"  [color=sienna];
"Conv_202.OC_1_save_oact_1028" -> "Conv_202.OC_3_load_wght_1029"  [color=plum];
"Conv_202.OC_3_load_wght_1029" -> "Conv_202.OC_3_load_iacts_1030"  [color=plum];
"Conv_202.OC_3_load_iacts_1030" -> "Conv_202.OC_3_run_npu_oact_1031"  [color=plum];
"Conv_202.OC_3_load_iacts_1030" -> "Conv_202.OC_2_save_oact_1033"  [color=plum];
"Conv_202.OC_3_run_npu_oact_1031" -> "Conv_202.OC_3_run_npu_1032"  [color=sienna];
"Conv_202.OC_3_run_npu_1032" -> "Conv_202.OC_4_run_npu_oact_1036"  [color=sienna];
"Conv_202.OC_2_save_oact_1033" -> "Conv_202.OC_4_load_wght_1034"  [color=plum];
"Conv_202.OC_4_load_wght_1034" -> "Conv_202.OC_4_load_iacts_1035"  [color=plum];
"Conv_202.OC_4_load_iacts_1035" -> "Conv_202.OC_4_run_npu_oact_1036"  [color=plum];
"Conv_202.OC_4_load_iacts_1035" -> "Conv_202.OC_3_save_oact_1038"  [color=plum];
"Conv_202.OC_4_run_npu_oact_1036" -> "Conv_202.OC_4_run_npu_1037"  [color=sienna];
"Conv_202.OC_4_run_npu_1037" -> "Conv_202.OC_5_run_npu_oact_1041"  [color=sienna];
"Conv_202.OC_3_save_oact_1038" -> "Conv_202.OC_5_load_wght_1039"  [color=plum];
"Conv_202.OC_5_load_wght_1039" -> "Conv_202.OC_5_load_iacts_1040"  [color=plum];
"Conv_202.OC_5_load_iacts_1040" -> "Conv_202.OC_5_run_npu_oact_1041"  [color=plum];
"Conv_202.OC_5_load_iacts_1040" -> "Conv_202.OC_4_save_oact_1043"  [color=plum];
"Conv_202.OC_5_run_npu_oact_1041" -> "Conv_202.OC_5_run_npu_1042"  [color=sienna];
"Conv_202.OC_5_run_npu_1042" -> "Clip_151.OC_0_run_npu_oact_1046"  [color=sienna];
"Conv_202.OC_4_save_oact_1043" -> "Clip_151.OC_0_load_wght_1044"  [color=plum];
"Clip_151.OC_0_load_wght_1044" -> "Clip_151.OC_0_load_iacts_1045"  [color=plum];
"Clip_151.OC_0_load_iacts_1045" -> "Clip_151.OC_0_run_npu_oact_1046"  [color=plum];
"Clip_151.OC_0_load_iacts_1045" -> "Conv_202.OC_5_save_oact_1048"  [color=plum];
"Clip_151.OC_0_run_npu_oact_1046" -> "Clip_151.OC_0_run_npu_1047"  [color=sienna];
"Clip_151.OC_0_run_npu_1047" -> "Clip_151.OC_1_run_npu_oact_1051"  [color=sienna];
"Conv_202.OC_5_save_oact_1048" -> "Clip_151.OC_1_load_wght_1049"  [color=plum];
"Clip_151.OC_1_load_wght_1049" -> "Clip_151.OC_1_load_iacts_1050"  [color=plum];
"Clip_151.OC_1_load_iacts_1050" -> "Clip_151.OC_1_run_npu_oact_1051"  [color=plum];
"Clip_151.OC_1_load_iacts_1050" -> "Clip_151.OC_0_save_oact_1053"  [color=plum];
"Clip_151.OC_1_run_npu_oact_1051" -> "Clip_151.OC_1_run_npu_1052"  [color=sienna];
"Clip_151.OC_1_run_npu_1052" -> "Clip_151.OC_2_run_npu_oact_1056"  [color=sienna];
"Clip_151.OC_0_save_oact_1053" -> "Clip_151.OC_2_load_wght_1054"  [color=plum];
"Clip_151.OC_2_load_wght_1054" -> "Clip_151.OC_2_load_iacts_1055"  [color=plum];
"Clip_151.OC_2_load_iacts_1055" -> "Clip_151.OC_2_run_npu_oact_1056"  [color=plum];
"Clip_151.OC_2_load_iacts_1055" -> "Clip_151.OC_1_save_oact_1058"  [color=plum];
"Clip_151.OC_2_run_npu_oact_1056" -> "Clip_151.OC_2_run_npu_1057"  [color=sienna];
"Clip_151.OC_2_run_npu_1057" -> "Clip_151.OC_3_run_npu_oact_1061"  [color=sienna];
"Clip_151.OC_1_save_oact_1058" -> "Clip_151.OC_3_load_wght_1059"  [color=plum];
"Clip_151.OC_3_load_wght_1059" -> "Clip_151.OC_3_load_iacts_1060"  [color=plum];
"Clip_151.OC_3_load_iacts_1060" -> "Clip_151.OC_3_run_npu_oact_1061"  [color=plum];
"Clip_151.OC_3_load_iacts_1060" -> "Clip_151.OC_2_save_oact_1063"  [color=plum];
"Clip_151.OC_3_run_npu_oact_1061" -> "Clip_151.OC_3_run_npu_1062"  [color=sienna];
"Clip_151.OC_3_run_npu_1062" -> "Clip_151.OC_4_run_npu_oact_1066"  [color=sienna];
"Clip_151.OC_2_save_oact_1063" -> "Clip_151.OC_4_load_wght_1064"  [color=plum];
"Clip_151.OC_4_load_wght_1064" -> "Clip_151.OC_4_load_iacts_1065"  [color=plum];
"Clip_151.OC_4_load_iacts_1065" -> "Clip_151.OC_4_run_npu_oact_1066"  [color=plum];
"Clip_151.OC_4_load_iacts_1065" -> "Clip_151.OC_3_save_oact_1068"  [color=plum];
"Clip_151.OC_4_run_npu_oact_1066" -> "Clip_151.OC_4_run_npu_1067"  [color=sienna];
"Clip_151.OC_4_run_npu_1067" -> "Clip_151.OC_5_run_npu_oact_1071"  [color=sienna];
"Clip_151.OC_3_save_oact_1068" -> "Clip_151.OC_5_load_wght_1069"  [color=plum];
"Clip_151.OC_5_load_wght_1069" -> "Clip_151.OC_5_load_iacts_1070"  [color=plum];
"Clip_151.OC_5_load_iacts_1070" -> "Clip_151.OC_5_run_npu_oact_1071"  [color=plum];
"Clip_151.OC_5_load_iacts_1070" -> "Clip_151.OC_4_save_oact_1073"  [color=plum];
"Clip_151.OC_5_run_npu_oact_1071" -> "Clip_151.OC_5_run_npu_1072"  [color=sienna];
"Clip_151.OC_5_run_npu_1072" -> "Clip_151.OC_6_run_npu_oact_1076"  [color=sienna];
"Clip_151.OC_4_save_oact_1073" -> "Clip_151.OC_6_load_wght_1074"  [color=plum];
"Clip_151.OC_6_load_wght_1074" -> "Clip_151.OC_6_load_iacts_1075"  [color=plum];
"Clip_151.OC_6_load_iacts_1075" -> "Clip_151.OC_6_run_npu_oact_1076"  [color=plum];
"Clip_151.OC_6_load_iacts_1075" -> "Clip_151.OC_5_save_oact_1078"  [color=plum];
"Clip_151.OC_6_run_npu_oact_1076" -> "Clip_151.OC_6_run_npu_1077"  [color=sienna];
"Clip_151.OC_6_run_npu_1077" -> "Clip_151.OC_7_run_npu_oact_1081"  [color=sienna];
"Clip_151.OC_5_save_oact_1078" -> "Clip_151.OC_7_load_wght_1079"  [color=plum];
"Clip_151.OC_7_load_wght_1079" -> "Clip_151.OC_7_load_iacts_1080"  [color=plum];
"Clip_151.OC_7_load_iacts_1080" -> "Clip_151.OC_7_run_npu_oact_1081"  [color=plum];
"Clip_151.OC_7_load_iacts_1080" -> "Clip_151.OC_6_save_oact_1083"  [color=plum];
"Clip_151.OC_7_run_npu_oact_1081" -> "Clip_151.OC_7_run_npu_1082"  [color=sienna];
"Clip_151.OC_7_run_npu_1082" -> "Clip_151.OC_7_save_oact_1084"  [color=sienna];
"Clip_151.OC_7_run_npu_1082" -> Clip_154_run_npu_oact_1087  [color=sienna];
"Clip_151.OC_6_save_oact_1083" -> "Clip_151.OC_7_save_oact_1084"  [color=plum];
"Clip_151.OC_7_save_oact_1084" -> Clip_154_load_wght_1085  [color=plum];
Clip_154_load_wght_1085 -> Clip_154_load_iacts_1086  [color=plum];
Clip_154_load_iacts_1086 -> Clip_154_run_npu_oact_1087  [color=plum];
Clip_154_load_iacts_1086 -> Clip_154_save_oact_1089  [color=plum];
Clip_154_run_npu_oact_1087 -> Clip_154_run_npu_1088  [color=sienna];
Clip_154_run_npu_1088 -> "Clip_157.OC_0_run_npu_oact_1092"  [color=sienna];
Clip_154_save_oact_1089 -> "Clip_157.OC_0_load_wght_1090"  [color=plum];
"Clip_157.OC_0_load_wght_1090" -> "Clip_157.OC_0_load_iacts_1091"  [color=plum];
"Clip_157.OC_0_load_iacts_1091" -> "Clip_157.OC_0_run_npu_oact_1092"  [color=plum];
"Clip_157.OC_0_load_iacts_1091" -> "Clip_157.OC_1_load_wght_1094"  [color=plum];
"Clip_157.OC_0_run_npu_oact_1092" -> "Clip_157.OC_0_run_npu_1093"  [color=sienna];
"Clip_157.OC_0_run_npu_1093" -> "Clip_157.OC_1_run_npu_oact_1096"  [color=sienna];
"Clip_157.OC_1_load_wght_1094" -> "Clip_157.OC_1_load_iacts_1095"  [color=plum];
"Clip_157.OC_1_load_iacts_1095" -> "Clip_157.OC_1_run_npu_oact_1096"  [color=plum];
"Clip_157.OC_1_load_iacts_1095" -> "Clip_157.OC_0_save_oact_1098"  [color=plum];
"Clip_157.OC_1_run_npu_oact_1096" -> "Clip_157.OC_1_run_npu_1097"  [color=sienna];
"Clip_157.OC_1_run_npu_1097" -> "Clip_157.OC_2_run_npu_oact_1101"  [color=sienna];
"Clip_157.OC_0_save_oact_1098" -> "Clip_157.OC_2_load_wght_1099"  [color=plum];
"Clip_157.OC_2_load_wght_1099" -> "Clip_157.OC_2_load_iacts_1100"  [color=plum];
"Clip_157.OC_2_load_iacts_1100" -> "Clip_157.OC_2_run_npu_oact_1101"  [color=plum];
"Clip_157.OC_2_load_iacts_1100" -> "Clip_157.OC_1_save_oact_1103"  [color=plum];
"Clip_157.OC_2_run_npu_oact_1101" -> "Clip_157.OC_2_run_npu_1102"  [color=sienna];
"Clip_157.OC_2_run_npu_1102" -> "Clip_157.OC_2_save_oact_1104"  [color=sienna];
"Clip_157.OC_2_run_npu_1102" -> Clip_222_run_npu_oact_1107  [color=sienna];
"Clip_157.OC_1_save_oact_1103" -> "Clip_157.OC_2_save_oact_1104"  [color=plum];
"Clip_157.OC_2_save_oact_1104" -> Clip_222_load_wght_1105  [color=plum];
Clip_222_load_wght_1105 -> Clip_222_load_iacts_1106  [color=plum];
Clip_222_load_iacts_1106 -> Clip_222_run_npu_oact_1107  [color=plum];
Clip_222_load_iacts_1106 -> Clip_222_save_oact_1109  [color=plum];
Clip_222_run_npu_oact_1107 -> Clip_222_run_npu_1108  [color=sienna];
Clip_222_run_npu_1108 -> "Conv_223.OC_0_run_npu_oact_1112"  [color=sienna];
Clip_222_save_oact_1109 -> "Conv_223.OC_0_load_wght_1110"  [color=plum];
"Conv_223.OC_0_load_wght_1110" -> "Conv_223.OC_0_load_iacts_1111"  [color=plum];
"Conv_223.OC_0_load_iacts_1111" -> "Conv_223.OC_0_run_npu_oact_1112"  [color=plum];
"Conv_223.OC_0_load_iacts_1111" -> "Conv_223.OC_1_load_wght_1114"  [color=plum];
"Conv_223.OC_0_run_npu_oact_1112" -> "Conv_223.OC_0_run_npu_1113"  [color=sienna];
"Conv_223.OC_0_run_npu_1113" -> "Conv_223.OC_1_run_npu_oact_1116"  [color=sienna];
"Conv_223.OC_1_load_wght_1114" -> "Conv_223.OC_1_load_iacts_1115"  [color=plum];
"Conv_223.OC_1_load_iacts_1115" -> "Conv_223.OC_1_run_npu_oact_1116"  [color=plum];
"Conv_223.OC_1_load_iacts_1115" -> "Conv_223.OC_0_save_oact_1118"  [color=plum];
"Conv_223.OC_1_run_npu_oact_1116" -> "Conv_223.OC_1_run_npu_1117"  [color=sienna];
"Conv_223.OC_1_run_npu_1117" -> Clip_215_run_npu_oact_1121  [color=sienna];
"Conv_223.OC_0_save_oact_1118" -> Clip_215_load_wght_1119  [color=plum];
Clip_215_load_wght_1119 -> Clip_215_load_iacts_1120  [color=plum];
Clip_215_load_iacts_1120 -> Clip_215_run_npu_oact_1121  [color=plum];
Clip_215_load_iacts_1120 -> "Conv_223.OC_1_save_oact_1123"  [color=plum];
Clip_215_run_npu_oact_1121 -> Clip_215_run_npu_1122  [color=sienna];
Clip_215_run_npu_1122 -> "Conv_216.OC_0_run_npu_oact_1127"  [color=sienna];
"Conv_223.OC_1_save_oact_1123" -> Clip_215_save_oact_1124  [color=plum];
Clip_215_save_oact_1124 -> "Conv_216.OC_0_load_wght_1125"  [color=plum];
"Conv_216.OC_0_load_wght_1125" -> "Conv_216.OC_0_load_iacts_1126"  [color=plum];
"Conv_216.OC_0_load_iacts_1126" -> "Conv_216.OC_0_run_npu_oact_1127"  [color=plum];
"Conv_216.OC_0_load_iacts_1126" -> "Conv_216.OC_1_load_wght_1129"  [color=plum];
"Conv_216.OC_0_run_npu_oact_1127" -> "Conv_216.OC_0_run_npu_1128"  [color=sienna];
"Conv_216.OC_0_run_npu_1128" -> "Conv_216.OC_1_run_npu_oact_1131"  [color=sienna];
"Conv_216.OC_1_load_wght_1129" -> "Conv_216.OC_1_load_iacts_1130"  [color=plum];
"Conv_216.OC_1_load_iacts_1130" -> "Conv_216.OC_1_run_npu_oact_1131"  [color=plum];
"Conv_216.OC_1_load_iacts_1130" -> "Conv_216.OC_0_save_oact_1133"  [color=plum];
"Conv_216.OC_1_run_npu_oact_1131" -> "Conv_216.OC_1_run_npu_1132"  [color=sienna];
"Conv_216.OC_1_run_npu_1132" -> "Clip_160.OC_0_run_npu_oact_1136"  [color=sienna];
"Conv_216.OC_0_save_oact_1133" -> "Clip_160.OC_0_load_wght_1134"  [color=plum];
"Clip_160.OC_0_load_wght_1134" -> "Clip_160.OC_0_load_iacts_1135"  [color=plum];
"Clip_160.OC_0_load_iacts_1135" -> "Clip_160.OC_0_run_npu_oact_1136"  [color=plum];
"Clip_160.OC_0_load_iacts_1135" -> "Conv_216.OC_1_save_oact_1138"  [color=plum];
"Clip_160.OC_0_run_npu_oact_1136" -> "Clip_160.OC_0_run_npu_1137"  [color=sienna];
"Clip_160.OC_0_run_npu_1137" -> "Clip_160.OC_1_run_npu_oact_1141"  [color=sienna];
"Conv_216.OC_1_save_oact_1138" -> "Clip_160.OC_1_load_wght_1139"  [color=plum];
"Clip_160.OC_1_load_wght_1139" -> "Clip_160.OC_1_load_iacts_1140"  [color=plum];
"Clip_160.OC_1_load_iacts_1140" -> "Clip_160.OC_1_run_npu_oact_1141"  [color=plum];
"Clip_160.OC_1_load_iacts_1140" -> "Clip_160.OC_0_save_oact_1143"  [color=plum];
"Clip_160.OC_1_run_npu_oact_1141" -> "Clip_160.OC_1_run_npu_1142"  [color=sienna];
"Clip_160.OC_1_run_npu_1142" -> "Clip_160.OC_1_save_oact_1144"  [color=sienna];
"Clip_160.OC_1_run_npu_1142" -> Clip_163_run_npu_oact_1147  [color=sienna];
"Clip_160.OC_0_save_oact_1143" -> "Clip_160.OC_1_save_oact_1144"  [color=plum];
"Clip_160.OC_1_save_oact_1144" -> Clip_163_load_wght_1145  [color=plum];
Clip_163_load_wght_1145 -> Clip_163_load_iacts_1146  [color=plum];
Clip_163_load_iacts_1146 -> Clip_163_run_npu_oact_1147  [color=plum];
Clip_163_load_iacts_1146 -> Clip_163_save_oact_1149  [color=plum];
Clip_163_run_npu_oact_1147 -> Clip_163_run_npu_1148  [color=sienna];
Clip_163_run_npu_1148 -> Clip_166_run_npu_oact_1152  [color=sienna];
Clip_163_save_oact_1149 -> Clip_166_load_wght_1150  [color=plum];
Clip_166_load_wght_1150 -> Clip_166_load_iacts_1151  [color=plum];
Clip_166_load_iacts_1151 -> Clip_166_run_npu_oact_1152  [color=plum];
Clip_166_load_iacts_1151 -> Clip_166_save_oact_1154  [color=plum];
Clip_166_run_npu_oact_1152 -> Clip_166_run_npu_1153  [color=sienna];
Clip_166_run_npu_1153 -> Clip_236_run_npu_oact_1157  [color=sienna];
Clip_166_save_oact_1154 -> Clip_236_load_wght_1155  [color=plum];
Clip_236_load_wght_1155 -> Clip_236_load_iacts_1156  [color=plum];
Clip_236_load_iacts_1156 -> Clip_236_run_npu_oact_1157  [color=plum];
Clip_236_load_iacts_1156 -> Clip_236_save_oact_1159  [color=plum];
Clip_236_run_npu_oact_1157 -> Clip_236_run_npu_1158  [color=sienna];
Clip_236_run_npu_1158 -> Conv_237_run_npu_oact_1162  [color=sienna];
Clip_236_save_oact_1159 -> Conv_237_load_wght_1160  [color=plum];
Conv_237_load_wght_1160 -> Conv_237_load_iacts_1161  [color=plum];
Conv_237_load_iacts_1161 -> Conv_237_run_npu_oact_1162  [color=plum];
Conv_237_load_iacts_1161 -> Clip_229_load_wght_1164  [color=plum];
Conv_237_run_npu_oact_1162 -> Conv_237_run_npu_1163  [color=sienna];
Conv_237_run_npu_1163 -> Clip_229_run_npu_oact_1166  [color=sienna];
Clip_229_load_wght_1164 -> Clip_229_load_iacts_1165  [color=plum];
Clip_229_load_iacts_1165 -> Clip_229_run_npu_oact_1166  [color=plum];
Clip_229_load_iacts_1165 -> Conv_237_save_oact_1168  [color=plum];
Clip_229_run_npu_oact_1166 -> Clip_229_run_npu_1167  [color=sienna];
Clip_229_run_npu_1167 -> Conv_230_run_npu_oact_1172  [color=sienna];
Conv_237_save_oact_1168 -> Clip_229_save_oact_1169  [color=plum];
Clip_229_save_oact_1169 -> Conv_230_load_wght_1170  [color=plum];
Conv_230_load_wght_1170 -> Conv_230_load_iacts_1171  [color=plum];
Conv_230_load_iacts_1171 -> Conv_230_run_npu_oact_1172  [color=plum];
Conv_230_load_iacts_1171 -> Clip_169_load_wght_1174  [color=plum];
Conv_230_run_npu_oact_1172 -> Conv_230_run_npu_1173  [color=sienna];
Conv_230_run_npu_1173 -> Clip_169_run_npu_oact_1176  [color=sienna];
Clip_169_load_wght_1174 -> Clip_169_load_iacts_1175  [color=plum];
Clip_169_load_iacts_1175 -> Clip_169_run_npu_oact_1176  [color=plum];
Clip_169_load_iacts_1175 -> Conv_230_save_oact_1178  [color=plum];
Clip_169_run_npu_oact_1176 -> Clip_169_run_npu_1177  [color=sienna];
Clip_169_run_npu_1177 -> Clip_172_run_npu_oact_1182  [color=sienna];
Conv_230_save_oact_1178 -> Clip_169_save_oact_1179  [color=plum];
Clip_169_save_oact_1179 -> Clip_172_load_wght_1180  [color=plum];
Clip_172_load_wght_1180 -> Clip_172_load_iacts_1181  [color=plum];
Clip_172_load_iacts_1181 -> Clip_172_run_npu_oact_1182  [color=plum];
Clip_172_load_iacts_1181 -> Clip_172_save_oact_1184  [color=plum];
Clip_172_run_npu_oact_1182 -> Clip_172_run_npu_1183  [color=sienna];
Clip_172_run_npu_1183 -> Clip_175_run_npu_oact_1187  [color=sienna];
Clip_172_save_oact_1184 -> Clip_175_load_wght_1185  [color=plum];
Clip_175_load_wght_1185 -> Clip_175_load_iacts_1186  [color=plum];
Clip_175_load_iacts_1186 -> Clip_175_run_npu_oact_1187  [color=plum];
Clip_175_load_iacts_1186 -> Clip_175_save_oact_1189  [color=plum];
Clip_175_run_npu_oact_1187 -> Clip_175_run_npu_1188  [color=sienna];
Clip_175_run_npu_1188 -> Clip_250_run_npu_oact_1192  [color=sienna];
Clip_175_save_oact_1189 -> Clip_250_load_wght_1190  [color=plum];
Clip_250_load_wght_1190 -> Clip_250_load_iacts_1191  [color=plum];
Clip_250_load_iacts_1191 -> Clip_250_run_npu_oact_1192  [color=plum];
Clip_250_load_iacts_1191 -> Clip_250_save_oact_1194  [color=plum];
Clip_250_run_npu_oact_1192 -> Clip_250_run_npu_1193  [color=sienna];
Clip_250_run_npu_1193 -> Conv_251_run_npu_oact_1197  [color=sienna];
Clip_250_save_oact_1194 -> Conv_251_load_wght_1195  [color=plum];
Conv_251_load_wght_1195 -> Conv_251_load_iacts_1196  [color=plum];
Conv_251_load_iacts_1196 -> Conv_251_run_npu_oact_1197  [color=plum];
Conv_251_load_iacts_1196 -> Clip_243_load_wght_1199  [color=plum];
Conv_251_run_npu_oact_1197 -> Conv_251_run_npu_1198  [color=sienna];
Conv_251_run_npu_1198 -> Clip_243_run_npu_oact_1201  [color=sienna];
Clip_243_load_wght_1199 -> Clip_243_load_iacts_1200  [color=plum];
Clip_243_load_iacts_1200 -> Clip_243_run_npu_oact_1201  [color=plum];
Clip_243_load_iacts_1200 -> Conv_251_save_oact_1203  [color=plum];
Clip_243_run_npu_oact_1201 -> Clip_243_run_npu_1202  [color=sienna];
Clip_243_run_npu_1202 -> Conv_244_run_npu_oact_1207  [color=sienna];
Conv_251_save_oact_1203 -> Clip_243_save_oact_1204  [color=plum];
Clip_243_save_oact_1204 -> Conv_244_load_wght_1205  [color=plum];
Conv_244_load_wght_1205 -> Conv_244_load_iacts_1206  [color=plum];
Conv_244_load_iacts_1206 -> Conv_244_run_npu_oact_1207  [color=plum];
Conv_244_load_iacts_1206 -> Clip_178_load_wght_1209  [color=plum];
Conv_244_run_npu_oact_1207 -> Conv_244_run_npu_1208  [color=sienna];
Conv_244_run_npu_1208 -> Clip_178_run_npu_oact_1211  [color=sienna];
Clip_178_load_wght_1209 -> Clip_178_load_iacts_1210  [color=plum];
Clip_178_load_iacts_1210 -> Clip_178_run_npu_oact_1211  [color=plum];
Clip_178_load_iacts_1210 -> Conv_244_save_oact_1213  [color=plum];
Clip_178_run_npu_oact_1211 -> Clip_178_run_npu_1212  [color=sienna];
Clip_178_run_npu_1212 -> Clip_181_run_npu_oact_1217  [color=sienna];
Conv_244_save_oact_1213 -> Clip_178_save_oact_1214  [color=plum];
Clip_178_save_oact_1214 -> Clip_181_load_wght_1215  [color=plum];
Clip_181_load_wght_1215 -> Clip_181_load_iacts_1216  [color=plum];
Clip_181_load_iacts_1216 -> Clip_181_run_npu_oact_1217  [color=plum];
Clip_181_load_iacts_1216 -> Clip_181_save_oact_1219  [color=plum];
Clip_181_run_npu_oact_1217 -> Clip_181_run_npu_1218  [color=sienna];
Clip_181_run_npu_1218 -> Clip_184_run_npu_oact_1222  [color=sienna];
Clip_181_save_oact_1219 -> Clip_184_load_wght_1220  [color=plum];
Clip_184_load_wght_1220 -> Clip_184_load_iacts_1221  [color=plum];
Clip_184_load_iacts_1221 -> Clip_184_run_npu_oact_1222  [color=plum];
Clip_184_load_iacts_1221 -> Clip_184_save_oact_1224  [color=plum];
Clip_184_run_npu_oact_1222 -> Clip_184_run_npu_1223  [color=sienna];
Clip_184_run_npu_1223 -> Clip_264_run_npu_oact_1227  [color=sienna];
Clip_184_save_oact_1224 -> Clip_264_load_wght_1225  [color=plum];
Clip_264_load_wght_1225 -> Clip_264_load_iacts_1226  [color=plum];
Clip_264_load_iacts_1226 -> Clip_264_run_npu_oact_1227  [color=plum];
Clip_264_load_iacts_1226 -> Clip_257_load_wght_1229  [color=plum];
Clip_264_run_npu_oact_1227 -> Clip_264_run_npu_1228  [color=sienna];
Clip_264_run_npu_1228 -> Clip_257_run_npu_oact_1231  [color=sienna];
Clip_257_load_wght_1229 -> Clip_257_load_iacts_1230  [color=plum];
Clip_257_load_iacts_1230 -> Clip_257_run_npu_oact_1231  [color=plum];
Clip_257_load_iacts_1230 -> Clip_264_save_oact_1233  [color=plum];
Clip_257_run_npu_oact_1231 -> Clip_257_run_npu_1232  [color=sienna];
Clip_257_run_npu_1232 -> Conv_265_run_npu_oact_1236  [color=sienna];
Clip_264_save_oact_1233 -> Conv_265_load_wght_1234  [color=plum];
Conv_265_load_wght_1234 -> Conv_265_load_iacts_1235  [color=plum];
Conv_265_load_iacts_1235 -> Conv_265_run_npu_oact_1236  [color=plum];
Conv_265_load_iacts_1235 -> Clip_257_save_oact_1238  [color=plum];
Conv_265_run_npu_oact_1236 -> Conv_265_run_npu_1237  [color=sienna];
Conv_265_run_npu_1237 -> Conv_258_run_npu_oact_1241  [color=sienna];
Clip_257_save_oact_1238 -> Conv_258_load_wght_1239  [color=plum];
Conv_258_load_wght_1239 -> Conv_258_load_iacts_1240  [color=plum];
Conv_258_load_iacts_1240 -> Conv_258_run_npu_oact_1241  [color=plum];
Conv_258_load_iacts_1240 -> Conv_265_save_oact_1243  [color=plum];
Conv_258_run_npu_oact_1241 -> Conv_258_run_npu_1242  [color=sienna];
Conv_258_run_npu_1242 -> Conv_258_save_oact_1244  [color=sienna];
Conv_258_run_npu_1242 -> Done_trap_1245  [color=sienna];
Conv_265_save_oact_1243 -> Conv_258_save_oact_1244  [color=plum];
Conv_258_save_oact_1244 -> Done_trap_1245  [color=plum];
}
