RAM_B.v,verilog,xil_defaultlib,../../../../OExp02-IP2SOC.gen/sources_1/ip/RAM_B_0/src/RAM_B.v,
RAM_B_0.v,verilog,xil_defaultlib,../../../../OExp02-IP2SOC.gen/sources_1/ip/RAM_B_0/sim/RAM_B_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
