 
****************************************
Report : area
Design : SYS_TOP
Version: K-2015.06
Date   : Wed Oct  1 23:24:15 2025
****************************************

Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/Projects/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)

Number of ports:                          777
Number of nets:                          2339
Number of cells:                         1542
Number of combinational cells:           1208
Number of sequential cells:               291
Number of macros/black boxes:               0
Number of buf/inv:                        232
Number of references:                      22

Combinational area:              10534.995264
Buf/Inv area:                      862.521121
Noncombinational area:            8978.221239
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                 19513.216503
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area            Local cell area
                                  -------------------  ----------------------------- 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-  Black-
                                  Total       Total    national    national   boxes   Design
--------------------------------  ----------  -------  ----------  ---------  ------  -------------------------------
SYS_TOP                           19513.2165    100.0      3.5301     0.0000  0.0000  SYS_TOP
A0                                  518.9247      2.7    387.1343   131.7904  0.0000  sys_cnrt_test_1
A1                                 4150.2209     21.3    993.1348   296.5284  0.0000  alu_test_1
A1/add_40                           222.3963      1.1    222.3963     0.0000  0.0000  alu_DW01_add_0
A1/div_52                          1434.3973      7.4   1434.3973     0.0000  0.0000  alu_DW_div_uns_0
A1/mult_48                          950.7736      4.9    950.7736     0.0000  0.0000  alu_DW02_mult_0
A1/sub_44                           252.9905      1.3    252.9905     0.0000  0.0000  alu_DW01_sub_0
A10                                 829.5735      4.3    442.4392   295.3517  0.0000  clock_divider_test_0
A10/add_49                           91.7826      0.5     91.7826     0.0000  0.0000  clock_divider_0_DW01_inc_0
A11                                 829.5735      4.3    442.4392   295.3517  0.0000  clock_divider_test_1
A11/add_49                           91.7826      0.5     91.7826     0.0000  0.0000  clock_divider_1_DW01_inc_0
A12                                1164.9330      6.0      0.0000     0.0000  0.0000  uart_tr_test_1
A12/a0                              318.8857      1.6     89.4292   229.4565  0.0000  fsm_uart_test_1
A12/a1                               54.1282      0.3     27.0641    27.0641  0.0000  mux4_1_test_1
A12/a2                              128.2603      0.7     95.3127    32.9476  0.0000  parity_calc_test_1
A12/a3                              663.6588      3.4    234.1633   429.4955  0.0000  serializer_test_1
A13                                  74.1321      0.4     74.1321     0.0000  0.0000  pre_mux
A2                                   27.0641      0.1      5.8835    21.1806  0.0000  CLK_GATE
A3                                 3503.0359     18.0   1063.7368  2439.2991  0.0000  reg_file_test_1
A4                                   71.7787      0.4      5.8835    65.8952  0.0000  reset_sync_test_0
A5                                  514.2179      2.6    151.7943   362.4236  0.0000  data_sync_test_1
A6                                 4936.2567     25.3     14.1204     0.0000  0.0000  fifo_top_test_1
A6/A0                               650.7151      3.3    255.3439   395.3712  0.0000  fifo_wptr_test_1
A6/A1                              3319.4708     17.0   1210.8243  2108.6465  0.0000  fifo_memory_test_1
A6/A2                               424.7887      2.2    160.0312   264.7575  0.0000  fifo_rptr_test_1
A6/A3                               263.5808      1.4      0.0000   263.5808  0.0000  BIT_SYNC_test_0
A6/A4                               263.5808      1.4      0.0000   263.5808  0.0000  BIT_SYNC_test_1
A7                                   71.7787      0.4      5.8835    65.8952  0.0000  reset_sync_test_1
A8                                   76.4855      0.4     10.5903    65.8952  0.0000  pluse_gen_test_1
A9                                 2658.1654     13.6      7.0602     0.0000  0.0000  UART_RX_test_1
A9/U0_data_sampling                 602.4704      3.1    470.6800   131.7904  0.0000  data_sampling_test_1
A9/U0_deserializer                  516.5713      2.6    252.9905   263.5808  0.0000  deserializer_DATA_WIDTH8_test_1
A9/U0_edge_bit_counter              694.2530      3.6    363.6003   330.6527  0.0000  edge_bit_counter_test_1
A9/U0_par_chk                       143.5574      0.7    110.6098    32.9476  0.0000  par_chk_DATA_WIDTH8_test_1
A9/U0_stp_chk                        44.7146      0.2     11.7670    32.9476  0.0000  stp_chk_test_1
A9/U0_strt_chk                       44.7146      0.2     11.7670    32.9476  0.0000  strt_chk_test_1
A9/U0_uart_fsm                      604.8238      3.1    505.9810    98.8428  0.0000  uart_rx_fsm_DATA_WIDTH8_test_1
b0                                   12.9437      0.1     12.9437     0.0000  0.0000  mux2X1_1
b1                                   11.7670      0.1     11.7670     0.0000  0.0000  mux2X1_4
b2                                   11.7670      0.1     11.7670     0.0000  0.0000  mux2X1_3
b3                                   11.7670      0.1     11.7670     0.0000  0.0000  mux2X1_2
b4                                   11.7670      0.1     11.7670     0.0000  0.0000  mux2X1_0
b5                                   11.7670      0.1     11.7670     0.0000  0.0000  mux2X1_6
b6                                   11.7670      0.1     11.7670     0.0000  0.0000  mux2X1_5
--------------------------------  ----------  -------  ----------  ---------  ------  -------------------------------
Total                                                  10534.9953  8978.2212  0.0000

1
