vendor_name = ModelSim
source_file = 1, C:/altera/13.0/npunchcpu/mux4x32.v
source_file = 1, C:/altera/13.0/npunchcpu/mux2x5.v
source_file = 1, C:/altera/13.0/npunchcpu/dff32.v
source_file = 1, C:/altera/13.0/npunchcpu/cla32.v
source_file = 1, C:/altera/13.0/npunchcpu/regfile.v
source_file = 1, C:/altera/13.0/npunchcpu/piplelinedcpu.v
source_file = 1, C:/altera/13.0/npunchcpu/pipepc.v
source_file = 1, C:/altera/13.0/npunchcpu/pipeif.v
source_file = 1, C:/altera/13.0/npunchcpu/piplemem.v
source_file = 1, C:/altera/13.0/npunchcpu/pipeir.v
source_file = 1, C:/altera/13.0/npunchcpu/pipeid.v
source_file = 1, C:/altera/13.0/npunchcpu/pipeidcu.v
source_file = 1, C:/altera/13.0/npunchcpu/pipedereg.v
source_file = 1, C:/altera/13.0/npunchcpu/pipeexe.v
source_file = 1, C:/altera/13.0/npunchcpu/pipeemreg.v
source_file = 1, C:/altera/13.0/npunchcpu/pipemem.v
source_file = 1, C:/altera/13.0/npunchcpu/pipemwreg.v
source_file = 1, C:/altera/13.0/npunchcpu/mux2x32.v
source_file = 1, C:/altera/13.0/npunchcpu/dffe32.v
source_file = 1, C:/altera/13.0/npunchcpu/alu.v
source_file = 1, C:/altera/13.0/npunchcpu/pipedmem.mif
source_file = 1, C:/altera/13.0/npunchcpu/lpm_ram_dq_dram.v
source_file = 1, C:/altera/13.0/npunchcpu/lpm_rom_irom.v
source_file = 1, C:/altera/13.0/npunchcpu/get_switch.v
source_file = 1, C:/altera/13.0/npunchcpu/transform.v
source_file = 1, C:/altera/13.0/npunchcpu/led.v
source_file = 1, C:/altera/13.0/npunchcpu/pipeimem.mif
source_file = 1, C:/altera/13.0/npunchcpu/db/cpu.cbx.xml
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/altera/13.0/npunchcpu/db/altsyncram_qib1.tdf
source_file = 1, C:/altera/13.0/npunchcpu/db/altsyncram_62f1.tdf
design_name = piplelinedcpu
instance = comp, \exe_stage|epc8[2]~0 , exe_stage|epc8[2]~0, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Add0~6 , exe_stage|al_unit|Add0~6, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Add1~6 , exe_stage|al_unit|Add1~6, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Add0~8 , exe_stage|al_unit|Add0~8, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Add1~14 , exe_stage|al_unit|Add1~14, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Add1~18 , exe_stage|al_unit|Add1~18, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Add1~20 , exe_stage|al_unit|Add1~20, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Add1~22 , exe_stage|al_unit|Add1~22, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Add1~24 , exe_stage|al_unit|Add1~24, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Add1~30 , exe_stage|al_unit|Add1~30, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Add0~30 , exe_stage|al_unit|Add0~30, piplelinedcpu, 1
instance = comp, \exe_stage|epc8[16]~28 , exe_stage|epc8[16]~28, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Add0~32 , exe_stage|al_unit|Add0~32, piplelinedcpu, 1
instance = comp, \exe_stage|epc8[17]~30 , exe_stage|epc8[17]~30, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Add0~36 , exe_stage|al_unit|Add0~36, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Add1~36 , exe_stage|al_unit|Add1~36, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Add1~38 , exe_stage|al_unit|Add1~38, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Add0~40 , exe_stage|al_unit|Add0~40, piplelinedcpu, 1
instance = comp, \exe_stage|epc8[21]~38 , exe_stage|epc8[21]~38, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Add1~44 , exe_stage|al_unit|Add1~44, piplelinedcpu, 1
instance = comp, \exe_stage|epc8[23]~42 , exe_stage|epc8[23]~42, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Add0~48 , exe_stage|al_unit|Add0~48, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Add1~50 , exe_stage|al_unit|Add1~50, piplelinedcpu, 1
instance = comp, \exe_stage|epc8[25]~46 , exe_stage|epc8[25]~46, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Add1~52 , exe_stage|al_unit|Add1~52, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Add0~52 , exe_stage|al_unit|Add0~52, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Add0~54 , exe_stage|al_unit|Add0~54, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Add1~56 , exe_stage|al_unit|Add1~56, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Add1~60 , exe_stage|al_unit|Add1~60, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|Add0~4 , mem_stage|plus1_show|Add0~4, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|Add2~0 , mem_stage|plus1_show|Add2~0, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|Add2~2 , mem_stage|plus1_show|Add2~2, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|Add4~2 , mem_stage|plus1_show|Add4~2, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|Add6~8 , mem_stage|plus1_show|Add6~8, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|Add8~2 , mem_stage|plus1_show|Add8~2, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|Add8~4 , mem_stage|plus1_show|Add8~4, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|Add8~8 , mem_stage|plus1_show|Add8~8, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|Add0~0 , mem_stage|plus2_show|Add0~0, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|Add0~4 , mem_stage|plus2_show|Add0~4, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|Add2~0 , mem_stage|plus2_show|Add2~0, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|Add2~2 , mem_stage|plus2_show|Add2~2, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|Add4~2 , mem_stage|plus2_show|Add4~2, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|Add8~10 , mem_stage|plus2_show|Add8~10, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|Add0~0 , mem_stage|total_show|Add0~0, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|Add0~2 , mem_stage|total_show|Add0~2, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|Add0~4 , mem_stage|total_show|Add0~4, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|Add0~6 , mem_stage|total_show|Add0~6, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|Add0~10 , mem_stage|total_show|Add0~10, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|Add2~4 , mem_stage|total_show|Add2~4, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|Add2~10 , mem_stage|total_show|Add2~10, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|Add4~6 , mem_stage|total_show|Add4~6, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|Add6~10 , mem_stage|total_show|Add6~10, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|Add6~12 , mem_stage|total_show|Add6~12, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|Add8~4 , mem_stage|total_show|Add8~4, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|Add8~10 , mem_stage|total_show|Add8~10, piplelinedcpu, 1
instance = comp, \id_stage|bpc[3]~2 , id_stage|bpc[3]~2, piplelinedcpu, 1
instance = comp, \id_stage|bpc[7]~10 , id_stage|bpc[7]~10, piplelinedcpu, 1
instance = comp, \id_stage|bpc[9]~14 , id_stage|bpc[9]~14, piplelinedcpu, 1
instance = comp, \if_stage|pc4[11]~18 , if_stage|pc4[11]~18, piplelinedcpu, 1
instance = comp, \id_stage|bpc[11]~18 , id_stage|bpc[11]~18, piplelinedcpu, 1
instance = comp, \if_stage|pc4[13]~22 , if_stage|pc4[13]~22, piplelinedcpu, 1
instance = comp, \id_stage|bpc[15]~26 , id_stage|bpc[15]~26, piplelinedcpu, 1
instance = comp, \id_stage|bpc[16]~28 , id_stage|bpc[16]~28, piplelinedcpu, 1
instance = comp, \id_stage|bpc[19]~34 , id_stage|bpc[19]~34, piplelinedcpu, 1
instance = comp, \id_stage|bpc[20]~36 , id_stage|bpc[20]~36, piplelinedcpu, 1
instance = comp, \id_stage|bpc[22]~40 , id_stage|bpc[22]~40, piplelinedcpu, 1
instance = comp, \if_stage|pc4[23]~42 , if_stage|pc4[23]~42, piplelinedcpu, 1
instance = comp, \id_stage|bpc[25]~46 , id_stage|bpc[25]~46, piplelinedcpu, 1
instance = comp, \if_stage|pc4[27]~50 , if_stage|pc4[27]~50, piplelinedcpu, 1
instance = comp, \id_stage|bpc[28]~52 , id_stage|bpc[28]~52, piplelinedcpu, 1
instance = comp, \de_reg|ea[7] , de_reg|ea[7], piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|WideOr1~0 , exe_stage|al_unit|WideOr1~0, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|WideOr1~1 , exe_stage|al_unit|WideOr1~1, piplelinedcpu, 1
instance = comp, \exe_stage|alu_inb|y[20]~12 , exe_stage|alu_inb|y[20]~12, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|WideOr1~2 , exe_stage|al_unit|WideOr1~2, piplelinedcpu, 1
instance = comp, \exe_stage|alu_inb|y[18]~14 , exe_stage|alu_inb|y[18]~14, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|WideOr1~3 , exe_stage|al_unit|WideOr1~3, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|WideOr1~4 , exe_stage|al_unit|WideOr1~4, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|WideOr1~5 , exe_stage|al_unit|WideOr1~5, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|WideOr1~6 , exe_stage|al_unit|WideOr1~6, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|WideOr1~7 , exe_stage|al_unit|WideOr1~7, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|WideOr1~8 , exe_stage|al_unit|WideOr1~8, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|WideOr1~9 , exe_stage|al_unit|WideOr1~9, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|WideOr0 , exe_stage|al_unit|WideOr0, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Mux31~2 , exe_stage|al_unit|Mux31~2, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Mux31~5 , exe_stage|al_unit|Mux31~5, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight1~22 , exe_stage|al_unit|ShiftRight1~22, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Mux31~6 , exe_stage|al_unit|Mux31~6, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Mux31~7 , exe_stage|al_unit|Mux31~7, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight0~23 , exe_stage|al_unit|ShiftRight0~23, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight0~33 , exe_stage|al_unit|ShiftRight0~33, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~27 , exe_stage|al_unit|ShiftLeft0~27, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight0~35 , exe_stage|al_unit|ShiftRight0~35, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight0~36 , exe_stage|al_unit|ShiftRight0~36, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Mux30~5 , exe_stage|al_unit|Mux30~5, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Mux30~6 , exe_stage|al_unit|Mux30~6, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight1~25 , exe_stage|al_unit|ShiftRight1~25, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Mux30~7 , exe_stage|al_unit|Mux30~7, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Mux30~8 , exe_stage|al_unit|Mux30~8, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Mux30~9 , exe_stage|al_unit|Mux30~9, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight1~31 , exe_stage|al_unit|ShiftRight1~31, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight1~32 , exe_stage|al_unit|ShiftRight1~32, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight1~33 , exe_stage|al_unit|ShiftRight1~33, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight1~35 , exe_stage|al_unit|ShiftRight1~35, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[2]~32 , exe_stage|save_pc8|y[2]~32, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight1~50 , exe_stage|al_unit|ShiftRight1~50, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[2]~33 , exe_stage|save_pc8|y[2]~33, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[2]~43 , exe_stage|save_pc8|y[2]~43, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight1~59 , exe_stage|al_unit|ShiftRight1~59, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight0~58 , exe_stage|al_unit|ShiftRight0~58, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight0~60 , exe_stage|al_unit|ShiftRight0~60, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight0~61 , exe_stage|al_unit|ShiftRight0~61, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight0~62 , exe_stage|al_unit|ShiftRight0~62, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[3]~45 , exe_stage|save_pc8|y[3]~45, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight1~61 , exe_stage|al_unit|ShiftRight1~61, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[3]~46 , exe_stage|save_pc8|y[3]~46, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[3]~47 , exe_stage|save_pc8|y[3]~47, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[3]~50 , exe_stage|save_pc8|y[3]~50, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[3]~52 , exe_stage|save_pc8|y[3]~52, piplelinedcpu, 1
instance = comp, \de_reg|epc4[4] , de_reg|epc4[4], piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight1~66 , exe_stage|al_unit|ShiftRight1~66, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight0~73 , exe_stage|al_unit|ShiftRight0~73, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight0~74 , exe_stage|al_unit|ShiftRight0~74, piplelinedcpu, 1
instance = comp, \de_reg|epc4[6] , de_reg|epc4[6], piplelinedcpu, 1
instance = comp, \de_reg|epc4[7] , de_reg|epc4[7], piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight1~72 , exe_stage|al_unit|ShiftRight1~72, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight1~73 , exe_stage|al_unit|ShiftRight1~73, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[13]~107 , exe_stage|save_pc8|y[13]~107, piplelinedcpu, 1
instance = comp, \de_reg|epc4[9] , de_reg|epc4[9], piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight1~75 , exe_stage|al_unit|ShiftRight1~75, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight0~85 , exe_stage|al_unit|ShiftRight0~85, piplelinedcpu, 1
instance = comp, \de_reg|epc4[11] , de_reg|epc4[11], piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight1~78 , exe_stage|al_unit|ShiftRight1~78, piplelinedcpu, 1
instance = comp, \de_reg|epc4[13] , de_reg|epc4[13], piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight0~88 , exe_stage|al_unit|ShiftRight0~88, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[13]~143 , exe_stage|save_pc8|y[13]~143, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight1~80 , exe_stage|al_unit|ShiftRight1~80, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Mux16~2 , exe_stage|al_unit|Mux16~2, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Mux16~3 , exe_stage|al_unit|Mux16~3, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Mux16~4 , exe_stage|al_unit|Mux16~4, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~85 , exe_stage|al_unit|ShiftLeft0~85, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Mux15~9 , exe_stage|al_unit|Mux15~9, piplelinedcpu, 1
instance = comp, \exe_stage|alu_inb|y[31]~33 , exe_stage|alu_inb|y[31]~33, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[17]~163 , exe_stage|save_pc8|y[17]~163, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~87 , exe_stage|al_unit|ShiftLeft0~87, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[23]~165 , exe_stage|save_pc8|y[23]~165, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~91 , exe_stage|al_unit|ShiftLeft0~91, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[18]~181 , exe_stage|save_pc8|y[18]~181, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[18]~182 , exe_stage|save_pc8|y[18]~182, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~94 , exe_stage|al_unit|ShiftLeft0~94, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[19]~192 , exe_stage|save_pc8|y[19]~192, piplelinedcpu, 1
instance = comp, \de_reg|epc4[20] , de_reg|epc4[20], piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[20]~198 , exe_stage|save_pc8|y[20]~198, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~102 , exe_stage|al_unit|ShiftLeft0~102, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[20]~199 , exe_stage|save_pc8|y[20]~199, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[20]~200 , exe_stage|save_pc8|y[20]~200, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[20]~202 , exe_stage|save_pc8|y[20]~202, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[21]~206 , exe_stage|save_pc8|y[21]~206, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[21]~211 , exe_stage|save_pc8|y[21]~211, piplelinedcpu, 1
instance = comp, \de_reg|epc4[22] , de_reg|epc4[22], piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~110 , exe_stage|al_unit|ShiftLeft0~110, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[22]~219 , exe_stage|save_pc8|y[22]~219, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[22]~220 , exe_stage|save_pc8|y[22]~220, piplelinedcpu, 1
instance = comp, \de_reg|epc4[23] , de_reg|epc4[23], piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[23]~224 , exe_stage|save_pc8|y[23]~224, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~116 , exe_stage|al_unit|ShiftLeft0~116, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~117 , exe_stage|al_unit|ShiftLeft0~117, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[24]~236 , exe_stage|save_pc8|y[24]~236, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[24]~237 , exe_stage|save_pc8|y[24]~237, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~120 , exe_stage|al_unit|ShiftLeft0~120, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[25]~244 , exe_stage|save_pc8|y[25]~244, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[25]~246 , exe_stage|save_pc8|y[25]~246, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[25]~247 , exe_stage|save_pc8|y[25]~247, piplelinedcpu, 1
instance = comp, \de_reg|epc4[25] , de_reg|epc4[25], piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[25]~251 , exe_stage|save_pc8|y[25]~251, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~122 , exe_stage|al_unit|ShiftLeft0~122, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~123 , exe_stage|al_unit|ShiftLeft0~123, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[27]~268 , exe_stage|save_pc8|y[27]~268, piplelinedcpu, 1
instance = comp, \de_reg|epc4[27] , de_reg|epc4[27], piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~126 , exe_stage|al_unit|ShiftLeft0~126, piplelinedcpu, 1
instance = comp, \de_reg|epc4[29] , de_reg|epc4[29], piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~129 , exe_stage|al_unit|ShiftLeft0~129, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Mux1~2 , exe_stage|al_unit|Mux1~2, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Mux0~5 , exe_stage|al_unit|Mux0~5, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Mux0~12 , exe_stage|al_unit|Mux0~12, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Mux0~13 , exe_stage|al_unit|Mux0~13, piplelinedcpu, 1
instance = comp, \mem_stage|lcdreg[1][1] , mem_stage|lcdreg[1][1], piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|tmp~14 , mem_stage|plus1_show|tmp~14, piplelinedcpu, 1
instance = comp, \mem_stage|lcdreg[2][7] , mem_stage|lcdreg[2][7], piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|LessThan3~1 , mem_stage|plus2_show|LessThan3~1, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|high~2 , mem_stage|plus2_show|high~2, piplelinedcpu, 1
instance = comp, \mem_stage|lcdreg[3][5] , mem_stage|lcdreg[3][5], piplelinedcpu, 1
instance = comp, \mem_stage|total_show|LessThan2~3 , mem_stage|total_show|LessThan2~3, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|LessThan3~0 , mem_stage|total_show|LessThan3~0, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|LessThan4~1 , mem_stage|total_show|LessThan4~1, piplelinedcpu, 1
instance = comp, \id_stage|cu|Equal3~0 , id_stage|cu|Equal3~0, piplelinedcpu, 1
instance = comp, \mem_stage|isLcdreg , mem_stage|isLcdreg, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[22][0] , id_stage|rf|register[22][0], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[26][0] , id_stage|rf|register[26][0], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[18][0] , id_stage|rf|register[18][0], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux31~0 , id_stage|alu_a|Mux31~0, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[30][0] , id_stage|rf|register[30][0], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux31~1 , id_stage|alu_a|Mux31~1, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux31~4 , id_stage|alu_a|Mux31~4, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux31~5 , id_stage|alu_a|Mux31~5, piplelinedcpu, 1
instance = comp, \if_stage|next_pc|Mux31~0 , if_stage|next_pc|Mux31~0, piplelinedcpu, 1
instance = comp, \mem_stage|Equal1~0 , mem_stage|Equal1~0, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[22][4] , id_stage|rf|register[22][4], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[26][4] , id_stage|rf|register[26][4], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[18][4] , id_stage|rf|register[18][4], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux27~3 , id_stage|alu_a|Mux27~3, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[30][4] , id_stage|rf|register[30][4], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux27~4 , id_stage|alu_a|Mux27~4, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[25][4] , id_stage|rf|register[25][4], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[24][4] , id_stage|rf|register[24][4], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[16][4] , id_stage|rf|register[16][4], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux27~7 , id_stage|alu_a|Mux27~7, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[27][4] , id_stage|rf|register[27][4], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[23][4] , id_stage|rf|register[23][4], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[10][4] , id_stage|rf|register[10][4], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[8][4] , id_stage|rf|register[8][4], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux27~13 , id_stage|alu_a|Mux27~13, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[2][4] , id_stage|rf|register[2][4], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[1][4] , id_stage|rf|register[1][4], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux27~17 , id_stage|alu_a|Mux27~17, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[13][4] , id_stage|rf|register[13][4], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[12][4] , id_stage|rf|register[12][4], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux27~20 , id_stage|alu_a|Mux27~20, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux27~0 , id_stage|alu_b|Mux27~0, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux27~1 , id_stage|alu_b|Mux27~1, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux27~2 , id_stage|alu_b|Mux27~2, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux27~3 , id_stage|alu_b|Mux27~3, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux27~4 , id_stage|alu_b|Mux27~4, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux27~5 , id_stage|alu_b|Mux27~5, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux27~6 , id_stage|alu_b|Mux27~6, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux27~7 , id_stage|alu_b|Mux27~7, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux27~8 , id_stage|alu_b|Mux27~8, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux27~9 , id_stage|alu_b|Mux27~9, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux27~11 , id_stage|alu_b|Mux27~11, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux27~12 , id_stage|alu_b|Mux27~12, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux27~14 , id_stage|alu_b|Mux27~14, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux27~15 , id_stage|alu_b|Mux27~15, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux27~18 , id_stage|alu_b|Mux27~18, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux27~19 , id_stage|alu_b|Mux27~19, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux27~20 , id_stage|alu_b|Mux27~20, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux27~21 , id_stage|alu_b|Mux27~21, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux27~22 , id_stage|alu_b|Mux27~22, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux27~23 , id_stage|alu_b|Mux27~23, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux26~18 , id_stage|alu_a|Mux26~18, piplelinedcpu, 1
instance = comp, \mem_stage|dataout[6]~13 , mem_stage|dataout[6]~13, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux25~1 , id_stage|alu_a|Mux25~1, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux25~2 , id_stage|alu_a|Mux25~2, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[3][6] , id_stage|rf|register[3][6], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux25~18 , id_stage|alu_a|Mux25~18, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux25~19 , id_stage|alu_a|Mux25~19, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux25~12 , id_stage|alu_b|Mux25~12, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux25~13 , id_stage|alu_b|Mux25~13, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux25~14 , id_stage|alu_b|Mux25~14, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux25~15 , id_stage|alu_b|Mux25~15, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux25~16 , id_stage|alu_b|Mux25~16, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux25~17 , id_stage|alu_b|Mux25~17, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux25~18 , id_stage|alu_b|Mux25~18, piplelinedcpu, 1
instance = comp, \mem_stage|dataout[7]~16 , mem_stage|dataout[7]~16, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[9][7] , id_stage|rf|register[9][7], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[8][7] , id_stage|rf|register[8][7], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux24~1 , id_stage|alu_a|Mux24~1, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux24~2 , id_stage|alu_a|Mux24~2, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[22][7] , id_stage|rf|register[22][7], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux24~5 , id_stage|alu_a|Mux24~5, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux24~6 , id_stage|alu_a|Mux24~6, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux24~7 , id_stage|alu_a|Mux24~7, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux24~8 , id_stage|alu_a|Mux24~8, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux24~9 , id_stage|alu_a|Mux24~9, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux24~10 , id_stage|alu_a|Mux24~10, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[5][7] , id_stage|rf|register[5][7], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[4][7] , id_stage|rf|register[4][7], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux24~13 , id_stage|alu_a|Mux24~13, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux24~14 , id_stage|alu_a|Mux24~14, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux24~0 , id_stage|alu_b|Mux24~0, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux24~2 , id_stage|alu_b|Mux24~2, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux24~3 , id_stage|alu_b|Mux24~3, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux24~17 , id_stage|alu_b|Mux24~17, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux31~1 , id_stage|alu_b|Mux31~1, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux31~2 , id_stage|alu_b|Mux31~2, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux31~15 , id_stage|alu_b|Mux31~15, piplelinedcpu, 1
instance = comp, \id_stage|rsrtequ~0 , id_stage|rsrtequ~0, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[25][9] , id_stage|rf|register[25][9], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[21][9] , id_stage|rf|register[21][9], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[17][9] , id_stage|rf|register[17][9], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux22~2 , id_stage|alu_a|Mux22~2, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[29][9] , id_stage|rf|register[29][9], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux22~3 , id_stage|alu_a|Mux22~3, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[22][9] , id_stage|rf|register[22][9], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux22~4 , id_stage|alu_a|Mux22~4, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux22~5 , id_stage|alu_a|Mux22~5, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[24][9] , id_stage|rf|register[24][9], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[16][9] , id_stage|rf|register[16][9], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux22~6 , id_stage|alu_a|Mux22~6, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux22~7 , id_stage|alu_a|Mux22~7, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux22~8 , id_stage|alu_a|Mux22~8, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[27][9] , id_stage|rf|register[27][9], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux22~9 , id_stage|alu_a|Mux22~9, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux22~10 , id_stage|alu_a|Mux22~10, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux22~11 , id_stage|alu_a|Mux22~11, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[5][9] , id_stage|rf|register[5][9], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[3][9] , id_stage|rf|register[3][9], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[13][9] , id_stage|rf|register[13][9], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux22~17 , id_stage|alu_a|Mux22~17, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux22~18 , id_stage|alu_a|Mux22~18, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux22~2 , id_stage|alu_b|Mux22~2, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux22~3 , id_stage|alu_b|Mux22~3, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux22~6 , id_stage|alu_b|Mux22~6, piplelinedcpu, 1
instance = comp, \id_stage|rsrtequ~1 , id_stage|rsrtequ~1, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[22][8] , id_stage|rf|register[22][8], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[26][8] , id_stage|rf|register[26][8], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[18][8] , id_stage|rf|register[18][8], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux23~0 , id_stage|alu_a|Mux23~0, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[30][8] , id_stage|rf|register[30][8], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux23~1 , id_stage|alu_a|Mux23~1, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux23~14 , id_stage|alu_a|Mux23~14, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux23~0 , id_stage|alu_b|Mux23~0, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux23~1 , id_stage|alu_b|Mux23~1, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux23~17 , id_stage|alu_b|Mux23~17, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux23~18 , id_stage|alu_b|Mux23~18, piplelinedcpu, 1
instance = comp, \id_stage|WideNor0~2 , id_stage|WideNor0~2, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[6][10] , id_stage|rf|register[6][10], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[5][10] , id_stage|rf|register[5][10], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[4][10] , id_stage|rf|register[4][10], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux21~12 , id_stage|alu_a|Mux21~12, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[7][10] , id_stage|rf|register[7][10], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux21~13 , id_stage|alu_a|Mux21~13, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux21~14 , id_stage|alu_a|Mux21~14, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux21~15 , id_stage|alu_a|Mux21~15, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[14][10] , id_stage|rf|register[14][10], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux21~0 , id_stage|alu_b|Mux21~0, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux21~1 , id_stage|alu_b|Mux21~1, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux21~2 , id_stage|alu_b|Mux21~2, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux21~3 , id_stage|alu_b|Mux21~3, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux21~12 , id_stage|alu_b|Mux21~12, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux21~13 , id_stage|alu_b|Mux21~13, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux20~2 , id_stage|alu_a|Mux20~2, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux20~3 , id_stage|alu_a|Mux20~3, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux20~6 , id_stage|alu_a|Mux20~6, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[19][11] , id_stage|rf|register[19][11], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[5][11] , id_stage|rf|register[5][11], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux20~9 , id_stage|alu_b|Mux20~9, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux20~10 , id_stage|alu_b|Mux20~10, piplelinedcpu, 1
instance = comp, \id_stage|WideNor0~3 , id_stage|WideNor0~3, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux29~5 , id_stage|alu_a|Mux29~5, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux29~6 , id_stage|alu_a|Mux29~6, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux29~7 , id_stage|alu_a|Mux29~7, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[7][2] , id_stage|rf|register[7][2], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[14][2] , id_stage|rf|register[14][2], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[13][2] , id_stage|rf|register[13][2], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[12][2] , id_stage|rf|register[12][2], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux29~20 , id_stage|alu_a|Mux29~20, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[15][2] , id_stage|rf|register[15][2], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux29~21 , id_stage|alu_a|Mux29~21, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux29~17 , id_stage|alu_b|Mux29~17, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux29~18 , id_stage|alu_b|Mux29~18, piplelinedcpu, 1
instance = comp, \id_stage|WideNor0~4 , id_stage|WideNor0~4, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux19~0 , id_stage|alu_a|Mux19~0, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[24][12] , id_stage|rf|register[24][12], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux19~7 , id_stage|alu_a|Mux19~7, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[31][12] , id_stage|rf|register[31][12], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux19~8 , id_stage|alu_a|Mux19~8, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[6][12] , id_stage|rf|register[6][12], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux19~17 , id_stage|alu_a|Mux19~17, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux19~18 , id_stage|alu_a|Mux19~18, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux19~4 , id_stage|alu_b|Mux19~4, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[9][13] , id_stage|rf|register[9][13], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[8][13] , id_stage|rf|register[8][13], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux18~0 , id_stage|alu_a|Mux18~0, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux18~0 , id_stage|alu_b|Mux18~0, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux18~1 , id_stage|alu_b|Mux18~1, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux18~2 , id_stage|alu_b|Mux18~2, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux18~3 , id_stage|alu_b|Mux18~3, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux17~7 , id_stage|alu_a|Mux17~7, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[31][14] , id_stage|rf|register[31][14], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux17~8 , id_stage|alu_a|Mux17~8, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[14][14] , id_stage|rf|register[14][14], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux17~17 , id_stage|alu_b|Mux17~17, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux17~18 , id_stage|alu_b|Mux17~18, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux15~0 , id_stage|alu_a|Mux15~0, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux15~1 , id_stage|alu_a|Mux15~1, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux15~2 , id_stage|alu_a|Mux15~2, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux15~3 , id_stage|alu_a|Mux15~3, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[9][16] , id_stage|rf|register[9][16], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux15~10 , id_stage|alu_a|Mux15~10, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux15~11 , id_stage|alu_a|Mux15~11, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux15~12 , id_stage|alu_a|Mux15~12, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[7][16] , id_stage|rf|register[7][16], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux15~13 , id_stage|alu_a|Mux15~13, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[2][16] , id_stage|rf|register[2][16], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[1][16] , id_stage|rf|register[1][16], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux15~14 , id_stage|alu_a|Mux15~14, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux15~15 , id_stage|alu_a|Mux15~15, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux15~16 , id_stage|alu_a|Mux15~16, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux15~7 , id_stage|alu_b|Mux15~7, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux15~8 , id_stage|alu_b|Mux15~8, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux15~14 , id_stage|alu_b|Mux15~14, piplelinedcpu, 1
instance = comp, \id_stage|WideNor0~6 , id_stage|WideNor0~6, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[27][17] , id_stage|rf|register[27][17], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux14~17 , id_stage|alu_a|Mux14~17, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux14~18 , id_stage|alu_a|Mux14~18, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux14~0 , id_stage|alu_b|Mux14~0, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux14~1 , id_stage|alu_b|Mux14~1, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux14~6 , id_stage|alu_b|Mux14~6, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux14~9 , id_stage|alu_b|Mux14~9, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux14~10 , id_stage|alu_b|Mux14~10, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[22][18] , id_stage|rf|register[22][18], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[26][18] , id_stage|rf|register[26][18], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[18][18] , id_stage|rf|register[18][18], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux13~0 , id_stage|alu_a|Mux13~0, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[30][18] , id_stage|rf|register[30][18], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux13~1 , id_stage|alu_a|Mux13~1, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux13~2 , id_stage|alu_a|Mux13~2, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux13~3 , id_stage|alu_a|Mux13~3, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[24][18] , id_stage|rf|register[24][18], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[16][18] , id_stage|rf|register[16][18], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux13~4 , id_stage|alu_a|Mux13~4, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux13~5 , id_stage|alu_a|Mux13~5, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux13~6 , id_stage|alu_a|Mux13~6, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux13~7 , id_stage|alu_a|Mux13~7, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux13~8 , id_stage|alu_a|Mux13~8, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux13~9 , id_stage|alu_a|Mux13~9, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[3][18] , id_stage|rf|register[3][18], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux13~0 , id_stage|alu_b|Mux13~0, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux13~1 , id_stage|alu_b|Mux13~1, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux13~4 , id_stage|alu_b|Mux13~4, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux13~17 , id_stage|alu_b|Mux13~17, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux13~18 , id_stage|alu_b|Mux13~18, piplelinedcpu, 1
instance = comp, \id_stage|WideNor0~7 , id_stage|WideNor0~7, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[25][1] , id_stage|rf|register[25][1], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux30~7 , id_stage|alu_a|Mux30~7, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux30~18 , id_stage|alu_a|Mux30~18, piplelinedcpu, 1
instance = comp, \mem_stage|dataout[1]~23 , mem_stage|dataout[1]~23, piplelinedcpu, 1
instance = comp, \mem_stage|dataout[1]~24 , mem_stage|dataout[1]~24, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux30~1 , id_stage|alu_b|Mux30~1, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux30~3 , id_stage|alu_b|Mux30~3, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux30~4 , id_stage|alu_b|Mux30~4, piplelinedcpu, 1
instance = comp, \id_stage|WideNor0~8 , id_stage|WideNor0~8, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[9][3] , id_stage|rf|register[9][3], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[8][3] , id_stage|rf|register[8][3], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux28~5 , id_stage|alu_a|Mux28~5, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux28~6 , id_stage|alu_a|Mux28~6, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux28~7 , id_stage|alu_a|Mux28~7, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux28~8 , id_stage|alu_a|Mux28~8, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[31][3] , id_stage|rf|register[31][3], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[14][3] , id_stage|rf|register[14][3], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[15][3] , id_stage|rf|register[15][3], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux28~0 , id_stage|alu_b|Mux28~0, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux28~6 , id_stage|alu_b|Mux28~6, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux28~7 , id_stage|alu_b|Mux28~7, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux28~17 , id_stage|alu_b|Mux28~17, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux28~18 , id_stage|alu_b|Mux28~18, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux12~6 , id_stage|alu_a|Mux12~6, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[5][19] , id_stage|rf|register[5][19], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux12~0 , id_stage|alu_b|Mux12~0, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux12~12 , id_stage|alu_b|Mux12~12, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux12~13 , id_stage|alu_b|Mux12~13, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux12~14 , id_stage|alu_b|Mux12~14, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux12~15 , id_stage|alu_b|Mux12~15, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux12~17 , id_stage|alu_b|Mux12~17, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux12~18 , id_stage|alu_b|Mux12~18, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux10~0 , id_stage|alu_a|Mux10~0, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux10~1 , id_stage|alu_a|Mux10~1, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[27][21] , id_stage|rf|register[27][21], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[23][21] , id_stage|rf|register[23][21], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[19][21] , id_stage|rf|register[19][21], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux10~9 , id_stage|alu_a|Mux10~9, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[31][21] , id_stage|rf|register[31][21], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux10~10 , id_stage|alu_a|Mux10~10, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[1][21] , id_stage|rf|register[1][21], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux10~9 , id_stage|alu_b|Mux10~9, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux10~10 , id_stage|alu_b|Mux10~10, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux10~12 , id_stage|alu_b|Mux10~12, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux10~13 , id_stage|alu_b|Mux10~13, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux10~14 , id_stage|alu_b|Mux10~14, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux10~17 , id_stage|alu_b|Mux10~17, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux10~18 , id_stage|alu_b|Mux10~18, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux9~10 , id_stage|alu_a|Mux9~10, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[14][22] , id_stage|rf|register[14][22], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux9~17 , id_stage|alu_a|Mux9~17, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux9~18 , id_stage|alu_a|Mux9~18, piplelinedcpu, 1
instance = comp, \id_stage|WideNor0~11 , id_stage|WideNor0~11, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[27][23] , id_stage|rf|register[27][23], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux8~9 , id_stage|alu_a|Mux8~9, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux8~10 , id_stage|alu_a|Mux8~10, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[13][23] , id_stage|rf|register[13][23], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[12][23] , id_stage|rf|register[12][23], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux8~17 , id_stage|alu_a|Mux8~17, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux8~18 , id_stage|alu_a|Mux8~18, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux8~0 , id_stage|alu_b|Mux8~0, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux8~2 , id_stage|alu_b|Mux8~2, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux8~3 , id_stage|alu_b|Mux8~3, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[22][24] , id_stage|rf|register[22][24], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[26][24] , id_stage|rf|register[26][24], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[18][24] , id_stage|rf|register[18][24], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux7~0 , id_stage|alu_a|Mux7~0, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[30][24] , id_stage|rf|register[30][24], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux7~1 , id_stage|alu_a|Mux7~1, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux7~2 , id_stage|alu_a|Mux7~2, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux7~3 , id_stage|alu_a|Mux7~3, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux7~4 , id_stage|alu_a|Mux7~4, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux7~5 , id_stage|alu_a|Mux7~5, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux7~6 , id_stage|alu_a|Mux7~6, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux7~7 , id_stage|alu_a|Mux7~7, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[31][24] , id_stage|rf|register[31][24], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux7~8 , id_stage|alu_a|Mux7~8, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux7~9 , id_stage|alu_a|Mux7~9, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux7~10 , id_stage|alu_a|Mux7~10, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux7~11 , id_stage|alu_a|Mux7~11, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux7~12 , id_stage|alu_a|Mux7~12, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux7~13 , id_stage|alu_a|Mux7~13, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux7~14 , id_stage|alu_a|Mux7~14, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux7~15 , id_stage|alu_a|Mux7~15, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux7~16 , id_stage|alu_a|Mux7~16, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux7~17 , id_stage|alu_a|Mux7~17, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux7~18 , id_stage|alu_a|Mux7~18, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux7~19 , id_stage|alu_a|Mux7~19, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux7~0 , id_stage|alu_b|Mux7~0, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux7~1 , id_stage|alu_b|Mux7~1, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[27][25] , id_stage|rf|register[27][25], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux6~0 , id_stage|alu_b|Mux6~0, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux6~1 , id_stage|alu_b|Mux6~1, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux6~2 , id_stage|alu_b|Mux6~2, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux6~3 , id_stage|alu_b|Mux6~3, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux6~4 , id_stage|alu_b|Mux6~4, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux5~17 , id_stage|alu_a|Mux5~17, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[9][27] , id_stage|rf|register[9][27], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[8][27] , id_stage|rf|register[8][27], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux4~0 , id_stage|alu_a|Mux4~0, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux4~1 , id_stage|alu_a|Mux4~1, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[21][27] , id_stage|rf|register[21][27], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux4~2 , id_stage|alu_a|Mux4~2, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux4~3 , id_stage|alu_a|Mux4~3, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux4~4 , id_stage|alu_a|Mux4~4, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux4~0 , id_stage|alu_b|Mux4~0, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux4~6 , id_stage|alu_b|Mux4~6, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux4~7 , id_stage|alu_b|Mux4~7, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux4~9 , id_stage|alu_b|Mux4~9, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[22][28] , id_stage|rf|register[22][28], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[26][28] , id_stage|rf|register[26][28], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[18][28] , id_stage|rf|register[18][28], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux3~0 , id_stage|alu_a|Mux3~0, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[30][28] , id_stage|rf|register[30][28], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux3~1 , id_stage|alu_a|Mux3~1, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux3~2 , id_stage|alu_a|Mux3~2, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux3~3 , id_stage|alu_a|Mux3~3, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux3~4 , id_stage|alu_a|Mux3~4, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux3~5 , id_stage|alu_a|Mux3~5, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux3~6 , id_stage|alu_a|Mux3~6, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux3~7 , id_stage|alu_a|Mux3~7, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux3~8 , id_stage|alu_a|Mux3~8, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux3~9 , id_stage|alu_a|Mux3~9, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[6][28] , id_stage|rf|register[6][28], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux3~0 , id_stage|alu_b|Mux3~0, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux3~1 , id_stage|alu_b|Mux3~1, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux3~10 , id_stage|alu_b|Mux3~10, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[9][29] , id_stage|rf|register[9][29], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[8][29] , id_stage|rf|register[8][29], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux2~0 , id_stage|alu_a|Mux2~0, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[29][29] , id_stage|rf|register[29][29], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux2~9 , id_stage|alu_a|Mux2~9, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux2~10 , id_stage|alu_a|Mux2~10, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[13][29] , id_stage|rf|register[13][29], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[14][29] , id_stage|rf|register[14][29], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[12][29] , id_stage|rf|register[12][29], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux2~17 , id_stage|alu_a|Mux2~17, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[15][29] , id_stage|rf|register[15][29], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux2~18 , id_stage|alu_a|Mux2~18, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux2~0 , id_stage|alu_b|Mux2~0, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux2~2 , id_stage|alu_b|Mux2~2, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux2~3 , id_stage|alu_b|Mux2~3, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux2~17 , id_stage|alu_b|Mux2~17, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux2~18 , id_stage|alu_b|Mux2~18, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[25][30] , id_stage|rf|register[25][30], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux1~2 , id_stage|alu_a|Mux1~2, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux1~3 , id_stage|alu_a|Mux1~3, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[24][30] , id_stage|rf|register[24][30], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[16][30] , id_stage|rf|register[16][30], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux1~4 , id_stage|alu_a|Mux1~4, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux1~5 , id_stage|alu_a|Mux1~5, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux1~6 , id_stage|alu_a|Mux1~6, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[6][30] , id_stage|rf|register[6][30], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux1~0 , id_stage|alu_b|Mux1~0, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux1~1 , id_stage|alu_b|Mux1~1, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux1~4 , id_stage|alu_b|Mux1~4, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux1~14 , id_stage|alu_b|Mux1~14, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux16~1 , id_stage|alu_a|Mux16~1, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux16~2 , id_stage|alu_a|Mux16~2, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[29][15] , id_stage|rf|register[29][15], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[22][15] , id_stage|rf|register[22][15], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux16~5 , id_stage|alu_a|Mux16~5, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux16~6 , id_stage|alu_a|Mux16~6, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux16~7 , id_stage|alu_a|Mux16~7, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux16~8 , id_stage|alu_a|Mux16~8, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux16~9 , id_stage|alu_a|Mux16~9, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[14][15] , id_stage|rf|register[14][15], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[12][15] , id_stage|rf|register[12][15], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux16~18 , id_stage|alu_a|Mux16~18, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux16~2 , id_stage|alu_b|Mux16~2, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux16~3 , id_stage|alu_b|Mux16~3, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux16~12 , id_stage|alu_b|Mux16~12, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux16~17 , id_stage|alu_b|Mux16~17, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux16~18 , id_stage|alu_b|Mux16~18, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[8][31] , id_stage|rf|register[8][31], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux0~0 , id_stage|alu_a|Mux0~0, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux0~1 , id_stage|alu_a|Mux0~1, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[21][31] , id_stage|rf|register[21][31], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[17][31] , id_stage|rf|register[17][31], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux0~2 , id_stage|alu_a|Mux0~2, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux0~3 , id_stage|alu_a|Mux0~3, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[27][31] , id_stage|rf|register[27][31], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux0~2 , id_stage|alu_b|Mux0~2, piplelinedcpu, 1
instance = comp, \id_stage|cu|i_rs~2 , id_stage|cu|i_rs~2, piplelinedcpu, 1
instance = comp, \id_stage|cu|nostall~1 , id_stage|cu|nostall~1, piplelinedcpu, 1
instance = comp, \id_stage|cu|nostall~2 , id_stage|cu|nostall~2, piplelinedcpu, 1
instance = comp, \id_stage|cu|nostall~3 , id_stage|cu|nostall~3, piplelinedcpu, 1
instance = comp, \inst_reg|pc_plus4|q[6] , inst_reg|pc_plus4|q[6], piplelinedcpu, 1
instance = comp, \inst_reg|pc_plus4|q[9] , inst_reg|pc_plus4|q[9], piplelinedcpu, 1
instance = comp, \inst_reg|pc_plus4|q[11] , inst_reg|pc_plus4|q[11], piplelinedcpu, 1
instance = comp, \inst_reg|pc_plus4|q[13] , inst_reg|pc_plus4|q[13], piplelinedcpu, 1
instance = comp, \inst_reg|pc_plus4|q[22] , inst_reg|pc_plus4|q[22], piplelinedcpu, 1
instance = comp, \inst_reg|pc_plus4|q[23] , inst_reg|pc_plus4|q[23], piplelinedcpu, 1
instance = comp, \inst_reg|pc_plus4|q[27] , inst_reg|pc_plus4|q[27], piplelinedcpu, 1
instance = comp, \id_stage|cu|aluc~0 , id_stage|cu|aluc~0, piplelinedcpu, 1
instance = comp, \id_stage|cu|aluc[1]~1 , id_stage|cu|aluc[1]~1, piplelinedcpu, 1
instance = comp, \id_stage|cu|aluc[2]~4 , id_stage|cu|aluc[2]~4, piplelinedcpu, 1
instance = comp, \mem_stage|comb~1 , mem_stage|comb~1, piplelinedcpu, 1
instance = comp, \mw_reg|wmo[0] , mw_reg|wmo[0], piplelinedcpu, 1
instance = comp, \id_stage|rf|Decoder0~8 , id_stage|rf|Decoder0~8, piplelinedcpu, 1
instance = comp, \mw_reg|wmo[7] , mw_reg|wmo[7], piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[3]~295 , exe_stage|save_pc8|y[3]~295, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|s~132 , exe_stage|al_unit|s~132, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|s~133 , exe_stage|al_unit|s~133, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|s~134 , exe_stage|al_unit|s~134, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[6]~298 , exe_stage|save_pc8|y[6]~298, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight1~86 , exe_stage|al_unit|ShiftRight1~86, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|s~135 , exe_stage|al_unit|s~135, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|s~136 , exe_stage|al_unit|s~136, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight1~89 , exe_stage|al_unit|ShiftRight1~89, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|s~148 , exe_stage|al_unit|s~148, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight1~91 , exe_stage|al_unit|ShiftRight1~91, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|s~151 , exe_stage|al_unit|s~151, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|s~152 , exe_stage|al_unit|s~152, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|s~153 , exe_stage|al_unit|s~153, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|s~156 , exe_stage|al_unit|s~156, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|s~157 , exe_stage|al_unit|s~157, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~138 , exe_stage|al_unit|ShiftLeft0~138, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|s~159 , exe_stage|al_unit|s~159, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|s~160 , exe_stage|al_unit|s~160, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|s~162 , exe_stage|al_unit|s~162, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|s~164 , exe_stage|al_unit|s~164, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Mux0~15 , exe_stage|al_unit|Mux0~15, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|high[1]~9 , mem_stage|total_show|high[1]~9, piplelinedcpu, 1
instance = comp, \plus1[0]~I , plus1[0], piplelinedcpu, 1
instance = comp, \plus1[4]~I , plus1[4], piplelinedcpu, 1
instance = comp, \cpu_clock~I , cpu_clock, piplelinedcpu, 1
instance = comp, \cpu_clock~clkctrl , cpu_clock~clkctrl, piplelinedcpu, 1
instance = comp, \mem_stage|lcdreg[3][5]~feeder , mem_stage|lcdreg[3][5]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[9][7]~feeder , id_stage|rf|register[9][7]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[3][9]~feeder , id_stage|rf|register[3][9]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[24][9]~feeder , id_stage|rf|register[24][9]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[18][8]~feeder , id_stage|rf|register[18][8]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[5][11]~feeder , id_stage|rf|register[5][11]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[6][12]~feeder , id_stage|rf|register[6][12]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[9][13]~feeder , id_stage|rf|register[9][13]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[14][14]~feeder , id_stage|rf|register[14][14]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[31][14]~feeder , id_stage|rf|register[31][14]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[7][16]~feeder , id_stage|rf|register[7][16]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[27][17]~feeder , id_stage|rf|register[27][17]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[25][1]~feeder , id_stage|rf|register[25][1]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[27][23]~feeder , id_stage|rf|register[27][23]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[30][24]~feeder , id_stage|rf|register[30][24]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[18][28]~feeder , id_stage|rf|register[18][28]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[30][28]~feeder , id_stage|rf|register[30][28]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[6][28]~feeder , id_stage|rf|register[6][28]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[29][29]~feeder , id_stage|rf|register[29][29]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[14][29]~feeder , id_stage|rf|register[14][29]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[15][29]~feeder , id_stage|rf|register[15][29]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[29][15]~feeder , id_stage|rf|register[29][15]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[21][31]~feeder , id_stage|rf|register[21][31]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[17][31]~feeder , id_stage|rf|register[17][31]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[8][31]~feeder , id_stage|rf|register[8][31]~feeder, piplelinedcpu, 1
instance = comp, \cnt1~0 , cnt1~0, piplelinedcpu, 1
instance = comp, \clock~0 , clock~0, piplelinedcpu, 1
instance = comp, \clock~clkctrl , clock~clkctrl, piplelinedcpu, 1
instance = comp, \memclock~0 , memclock~0, piplelinedcpu, 1
instance = comp, \memclock~clkctrl , memclock~clkctrl, piplelinedcpu, 1
instance = comp, \resetn~I , resetn, piplelinedcpu, 1
instance = comp, \if_stage|pc4[2]~0 , if_stage|pc4[2]~0, piplelinedcpu, 1
instance = comp, \if_stage|pc4[3]~2 , if_stage|pc4[3]~2, piplelinedcpu, 1
instance = comp, \inst_reg|pc_plus4|q[3] , inst_reg|pc_plus4|q[3], piplelinedcpu, 1
instance = comp, \de_reg|epc4[3] , de_reg|epc4[3], piplelinedcpu, 1
instance = comp, \inst_reg|pc_plus4|q[2]~feeder , inst_reg|pc_plus4|q[2]~feeder, piplelinedcpu, 1
instance = comp, \inst_reg|pc_plus4|q[2] , inst_reg|pc_plus4|q[2], piplelinedcpu, 1
instance = comp, \de_reg|epc4[2] , de_reg|epc4[2], piplelinedcpu, 1
instance = comp, \exe_stage|epc8[3]~2 , exe_stage|epc8[3]~2, piplelinedcpu, 1
instance = comp, \if_stage|pc4[4]~4 , if_stage|pc4[4]~4, piplelinedcpu, 1
instance = comp, \if_stage|pc4[5]~6 , if_stage|pc4[5]~6, piplelinedcpu, 1
instance = comp, \inst_reg|pc_plus4|q[5] , inst_reg|pc_plus4|q[5], piplelinedcpu, 1
instance = comp, \de_reg|epc4[5] , de_reg|epc4[5], piplelinedcpu, 1
instance = comp, \exe_stage|epc8[4]~4 , exe_stage|epc8[4]~4, piplelinedcpu, 1
instance = comp, \exe_stage|epc8[5]~6 , exe_stage|epc8[5]~6, piplelinedcpu, 1
instance = comp, \exe_stage|epc8[6]~8 , exe_stage|epc8[6]~8, piplelinedcpu, 1
instance = comp, \exe_stage|epc8[7]~10 , exe_stage|epc8[7]~10, piplelinedcpu, 1
instance = comp, \id_stage|cu|aluc[3]~6 , id_stage|cu|aluc[3]~6, piplelinedcpu, 1
instance = comp, \de_reg|ealuc[3] , de_reg|ealuc[3], piplelinedcpu, 1
instance = comp, \if_stage|inst_mem|irom|altsyncram_component|auto_generated|ram_block1a0 , if_stage|inst_mem|irom|altsyncram_component|auto_generated|ram_block1a0, piplelinedcpu, 1
instance = comp, \de_reg|eimm[11] , de_reg|eimm[11], piplelinedcpu, 1
instance = comp, \de_reg|ea[5] , de_reg|ea[5], piplelinedcpu, 1
instance = comp, \id_stage|cu|shift~0 , id_stage|cu|shift~0, piplelinedcpu, 1
instance = comp, \de_reg|eshift~feeder , de_reg|eshift~feeder, piplelinedcpu, 1
instance = comp, \de_reg|eshift , de_reg|eshift, piplelinedcpu, 1
instance = comp, \exe_stage|alu_ina|y[5]~3 , exe_stage|alu_ina|y[5]~3, piplelinedcpu, 1
instance = comp, \de_reg|eimm[12] , de_reg|eimm[12], piplelinedcpu, 1
instance = comp, \id_stage|cu|comb~4 , id_stage|cu|comb~4, piplelinedcpu, 1
instance = comp, \id_stage|cu|aluc[2]~3 , id_stage|cu|aluc[2]~3, piplelinedcpu, 1
instance = comp, \id_stage|cu|aluc[2]~5 , id_stage|cu|aluc[2]~5, piplelinedcpu, 1
instance = comp, \de_reg|ealuc[2] , de_reg|ealuc[2], piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[2]~39 , exe_stage|save_pc8|y[2]~39, piplelinedcpu, 1
instance = comp, \de_reg|eimm[1]~feeder , de_reg|eimm[1]~feeder, piplelinedcpu, 1
instance = comp, \de_reg|eimm[1] , de_reg|eimm[1], piplelinedcpu, 1
instance = comp, \id_stage|cu|jal~0 , id_stage|cu|jal~0, piplelinedcpu, 1
instance = comp, \id_stage|cu|m2reg~0 , id_stage|cu|m2reg~0, piplelinedcpu, 1
instance = comp, \de_reg|em2reg~feeder , de_reg|em2reg~feeder, piplelinedcpu, 1
instance = comp, \de_reg|em2reg , de_reg|em2reg, piplelinedcpu, 1
instance = comp, \em_reg|mm2reg~feeder , em_reg|mm2reg~feeder, piplelinedcpu, 1
instance = comp, \em_reg|mm2reg , em_reg|mm2reg, piplelinedcpu, 1
instance = comp, \mw_reg|wm2reg , mw_reg|wm2reg, piplelinedcpu, 1
instance = comp, \em_reg|malu[7] , em_reg|malu[7], piplelinedcpu, 1
instance = comp, \em_reg|malu[2] , em_reg|malu[2], piplelinedcpu, 1
instance = comp, \plus2[1]~I , plus2[1], piplelinedcpu, 1
instance = comp, \plus1[1]~I , plus1[1], piplelinedcpu, 1
instance = comp, \mem_stage|dataout[1]~30 , mem_stage|dataout[1]~30, piplelinedcpu, 1
instance = comp, \inst_reg|pc_plus4|q[0]~feeder , inst_reg|pc_plus4|q[0]~feeder, piplelinedcpu, 1
instance = comp, \inst_reg|pc_plus4|q[0] , inst_reg|pc_plus4|q[0], piplelinedcpu, 1
instance = comp, \de_reg|epc4[0] , de_reg|epc4[0], piplelinedcpu, 1
instance = comp, \de_reg|eimm[0] , de_reg|eimm[0], piplelinedcpu, 1
instance = comp, \id_stage|cu|comb~6 , id_stage|cu|comb~6, piplelinedcpu, 1
instance = comp, \id_stage|cu|regrt~0 , id_stage|cu|regrt~0, piplelinedcpu, 1
instance = comp, \id_stage|cu|i_sw~0 , id_stage|cu|i_sw~0, piplelinedcpu, 1
instance = comp, \id_stage|cu|aluimm , id_stage|cu|aluimm, piplelinedcpu, 1
instance = comp, \de_reg|ealuimm , de_reg|ealuimm, piplelinedcpu, 1
instance = comp, \exe_stage|alu_inb|y[0]~0 , exe_stage|alu_inb|y[0]~0, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Add1~0 , exe_stage|al_unit|Add1~0, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Mux31~0 , exe_stage|al_unit|Mux31~0, piplelinedcpu, 1
instance = comp, \id_stage|cu|pcsource[0]~1 , id_stage|cu|pcsource[0]~1, piplelinedcpu, 1
instance = comp, \id_stage|rf|Equal1~0 , id_stage|rf|Equal1~0, piplelinedcpu, 1
instance = comp, \id_stage|des_reg_no|y[4]~4 , id_stage|des_reg_no|y[4]~4, piplelinedcpu, 1
instance = comp, \de_reg|ern[4] , de_reg|ern[4], piplelinedcpu, 1
instance = comp, \exe_stage|ern[4] , exe_stage|ern[4], piplelinedcpu, 1
instance = comp, \em_reg|mrn[4]~feeder , em_reg|mrn[4]~feeder, piplelinedcpu, 1
instance = comp, \em_reg|mrn[4] , em_reg|mrn[4], piplelinedcpu, 1
instance = comp, \id_stage|des_reg_no|y[0]~1 , id_stage|des_reg_no|y[0]~1, piplelinedcpu, 1
instance = comp, \de_reg|ern[0] , de_reg|ern[0], piplelinedcpu, 1
instance = comp, \exe_stage|ern[0] , exe_stage|ern[0], piplelinedcpu, 1
instance = comp, \em_reg|mrn[0]~feeder , em_reg|mrn[0]~feeder, piplelinedcpu, 1
instance = comp, \em_reg|mrn[0] , em_reg|mrn[0], piplelinedcpu, 1
instance = comp, \id_stage|des_reg_no|y[2]~3 , id_stage|des_reg_no|y[2]~3, piplelinedcpu, 1
instance = comp, \de_reg|ern[2] , de_reg|ern[2], piplelinedcpu, 1
instance = comp, \exe_stage|ern[2] , exe_stage|ern[2], piplelinedcpu, 1
instance = comp, \em_reg|mrn[2] , em_reg|mrn[2], piplelinedcpu, 1
instance = comp, \id_stage|cu|always0~1 , id_stage|cu|always0~1, piplelinedcpu, 1
instance = comp, \id_stage|des_reg_no|y[1]~0 , id_stage|des_reg_no|y[1]~0, piplelinedcpu, 1
instance = comp, \de_reg|ern[1] , de_reg|ern[1], piplelinedcpu, 1
instance = comp, \exe_stage|ern[1] , exe_stage|ern[1], piplelinedcpu, 1
instance = comp, \em_reg|mrn[1]~feeder , em_reg|mrn[1]~feeder, piplelinedcpu, 1
instance = comp, \em_reg|mrn[1] , em_reg|mrn[1], piplelinedcpu, 1
instance = comp, \id_stage|cu|always0~0 , id_stage|cu|always0~0, piplelinedcpu, 1
instance = comp, \id_stage|cu|always0~2 , id_stage|cu|always0~2, piplelinedcpu, 1
instance = comp, \id_stage|cu|always0~3 , id_stage|cu|always0~3, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux27~24 , id_stage|alu_b|Mux27~24, piplelinedcpu, 1
instance = comp, \de_reg|ea[0] , de_reg|ea[0], piplelinedcpu, 1
instance = comp, \de_reg|eimm[6] , de_reg|eimm[6], piplelinedcpu, 1
instance = comp, \exe_stage|alu_ina|y[0]~0 , exe_stage|alu_ina|y[0]~0, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~33 , exe_stage|al_unit|ShiftLeft0~33, piplelinedcpu, 1
instance = comp, \mw_reg|wrn[1] , mw_reg|wrn[1], piplelinedcpu, 1
instance = comp, \mw_reg|wrn[2] , mw_reg|wrn[2], piplelinedcpu, 1
instance = comp, \id_stage|cu|i_addi~0 , id_stage|cu|i_addi~0, piplelinedcpu, 1
instance = comp, \id_stage|cu|i_rs~1 , id_stage|cu|i_rs~1, piplelinedcpu, 1
instance = comp, \id_stage|cu|wreg~0 , id_stage|cu|wreg~0, piplelinedcpu, 1
instance = comp, \id_stage|cu|wreg , id_stage|cu|wreg, piplelinedcpu, 1
instance = comp, \de_reg|ewreg , de_reg|ewreg, piplelinedcpu, 1
instance = comp, \em_reg|mwreg~feeder , em_reg|mwreg~feeder, piplelinedcpu, 1
instance = comp, \em_reg|mwreg , em_reg|mwreg, piplelinedcpu, 1
instance = comp, \mw_reg|wwreg~feeder , mw_reg|wwreg~feeder, piplelinedcpu, 1
instance = comp, \mw_reg|wwreg , mw_reg|wwreg, piplelinedcpu, 1
instance = comp, \id_stage|des_reg_no|y[3]~2 , id_stage|des_reg_no|y[3]~2, piplelinedcpu, 1
instance = comp, \de_reg|ern[3] , de_reg|ern[3], piplelinedcpu, 1
instance = comp, \exe_stage|ern[3] , exe_stage|ern[3], piplelinedcpu, 1
instance = comp, \em_reg|mrn[3] , em_reg|mrn[3], piplelinedcpu, 1
instance = comp, \mw_reg|wrn[3] , mw_reg|wrn[3], piplelinedcpu, 1
instance = comp, \mw_reg|wrn[0]~feeder , mw_reg|wrn[0]~feeder, piplelinedcpu, 1
instance = comp, \mw_reg|wrn[0] , mw_reg|wrn[0], piplelinedcpu, 1
instance = comp, \id_stage|rf|Decoder0~20 , id_stage|rf|Decoder0~20, piplelinedcpu, 1
instance = comp, \id_stage|rf|Decoder0~36 , id_stage|rf|Decoder0~36, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[13][1] , id_stage|rf|register[13][1], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux30~19 , id_stage|alu_a|Mux30~19, piplelinedcpu, 1
instance = comp, \id_stage|rf|Decoder0~25 , id_stage|rf|Decoder0~25, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[11][1] , id_stage|rf|register[11][1], piplelinedcpu, 1
instance = comp, \id_stage|rf|Decoder0~22 , id_stage|rf|Decoder0~22, piplelinedcpu, 1
instance = comp, \id_stage|rf|Decoder0~23 , id_stage|rf|Decoder0~23, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[10][1] , id_stage|rf|register[10][1], piplelinedcpu, 1
instance = comp, \id_stage|rf|Decoder0~24 , id_stage|rf|Decoder0~24, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[8][1] , id_stage|rf|register[8][1], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[9][1]~feeder , id_stage|rf|register[9][1]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|Decoder0~21 , id_stage|rf|Decoder0~21, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[9][1] , id_stage|rf|register[9][1], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux30~1 , id_stage|alu_a|Mux30~1, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux30~2 , id_stage|alu_a|Mux30~2, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux28~0 , id_stage|alu_a|Mux28~0, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux28~3 , id_stage|alu_a|Mux28~3, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[3][1]~feeder , id_stage|rf|register[3][1]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|Decoder0~28 , id_stage|rf|Decoder0~28, piplelinedcpu, 1
instance = comp, \id_stage|rf|Decoder0~34 , id_stage|rf|Decoder0~34, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[3][1] , id_stage|rf|register[3][1], piplelinedcpu, 1
instance = comp, \id_stage|rf|Decoder0~31 , id_stage|rf|Decoder0~31, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[7][1] , id_stage|rf|register[7][1], piplelinedcpu, 1
instance = comp, \id_stage|rf|Decoder0~29 , id_stage|rf|Decoder0~29, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[5][1] , id_stage|rf|register[5][1], piplelinedcpu, 1
instance = comp, \id_stage|rf|Decoder0~26 , id_stage|rf|Decoder0~26, piplelinedcpu, 1
instance = comp, \id_stage|rf|Decoder0~27 , id_stage|rf|Decoder0~27, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[6][1] , id_stage|rf|register[6][1], piplelinedcpu, 1
instance = comp, \id_stage|rf|Decoder0~30 , id_stage|rf|Decoder0~30, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[4][1] , id_stage|rf|register[4][1], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux30~13 , id_stage|alu_a|Mux30~13, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux30~14 , id_stage|alu_a|Mux30~14, piplelinedcpu, 1
instance = comp, \id_stage|rf|Decoder0~33 , id_stage|rf|Decoder0~33, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[1][1] , id_stage|rf|register[1][1], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux30~15 , id_stage|alu_a|Mux30~15, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux30~16 , id_stage|alu_a|Mux30~16, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[21][1]~feeder , id_stage|rf|register[21][1]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|Decoder0~9 , id_stage|rf|Decoder0~9, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[21][1] , id_stage|rf|register[21][1], piplelinedcpu, 1
instance = comp, \id_stage|rf|Decoder0~10 , id_stage|rf|Decoder0~10, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[17][1] , id_stage|rf|register[17][1], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux30~3 , id_stage|alu_a|Mux30~3, piplelinedcpu, 1
instance = comp, \mw_reg|wrn[4] , mw_reg|wrn[4], piplelinedcpu, 1
instance = comp, \id_stage|rf|Decoder0~6 , id_stage|rf|Decoder0~6, piplelinedcpu, 1
instance = comp, \id_stage|rf|Decoder0~11 , id_stage|rf|Decoder0~11, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[29][1] , id_stage|rf|register[29][1], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux30~4 , id_stage|alu_a|Mux30~4, piplelinedcpu, 1
instance = comp, \id_stage|rf|Decoder0~16 , id_stage|rf|Decoder0~16, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[27][1] , id_stage|rf|register[27][1], piplelinedcpu, 1
instance = comp, \id_stage|rf|Decoder0~17 , id_stage|rf|Decoder0~17, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[23][1] , id_stage|rf|register[23][1], piplelinedcpu, 1
instance = comp, \id_stage|rf|Decoder0~18 , id_stage|rf|Decoder0~18, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[19][1] , id_stage|rf|register[19][1], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux30~10 , id_stage|alu_a|Mux30~10, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux30~11 , id_stage|alu_a|Mux30~11, piplelinedcpu, 1
instance = comp, \id_stage|rf|Decoder0~0 , id_stage|rf|Decoder0~0, piplelinedcpu, 1
instance = comp, \id_stage|rf|Decoder0~4 , id_stage|rf|Decoder0~4, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[18][1] , id_stage|rf|register[18][1], piplelinedcpu, 1
instance = comp, \id_stage|rf|Decoder0~2 , id_stage|rf|Decoder0~2, piplelinedcpu, 1
instance = comp, \id_stage|rf|Decoder0~3 , id_stage|rf|Decoder0~3, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[26][1] , id_stage|rf|register[26][1], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux30~5 , id_stage|alu_a|Mux30~5, piplelinedcpu, 1
instance = comp, \id_stage|rf|Decoder0~5 , id_stage|rf|Decoder0~5, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[30][1] , id_stage|rf|register[30][1], piplelinedcpu, 1
instance = comp, \id_stage|rf|Decoder0~1 , id_stage|rf|Decoder0~1, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[22][1] , id_stage|rf|register[22][1], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux30~6 , id_stage|alu_a|Mux30~6, piplelinedcpu, 1
instance = comp, \id_stage|rf|Decoder0~13 , id_stage|rf|Decoder0~13, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[20][1] , id_stage|rf|register[20][1], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[28][1]~feeder , id_stage|rf|register[28][1]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|Decoder0~15 , id_stage|rf|Decoder0~15, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[28][1] , id_stage|rf|register[28][1], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux30~8 , id_stage|alu_a|Mux30~8, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux30~9 , id_stage|alu_a|Mux30~9, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux30~12 , id_stage|alu_a|Mux30~12, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux30~17 , id_stage|alu_a|Mux30~17, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux30~20 , id_stage|alu_a|Mux30~20, piplelinedcpu, 1
instance = comp, \if_stage|next_pc|Mux30~0 , if_stage|next_pc|Mux30~0, piplelinedcpu, 1
instance = comp, \if_stage|next_pc|Mux30~1 , if_stage|next_pc|Mux30~1, piplelinedcpu, 1
instance = comp, \prog_cnt|program_counter|q[0]~0 , prog_cnt|program_counter|q[0]~0, piplelinedcpu, 1
instance = comp, \prog_cnt|program_counter|q[1] , prog_cnt|program_counter|q[1], piplelinedcpu, 1
instance = comp, \inst_reg|pc_plus4|q[1] , inst_reg|pc_plus4|q[1], piplelinedcpu, 1
instance = comp, \de_reg|epc4[1] , de_reg|epc4[1], piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Mux30~0 , exe_stage|al_unit|Mux30~0, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Mux30~1 , exe_stage|al_unit|Mux30~1, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Add1~2 , exe_stage|al_unit|Add1~2, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Mux30~2 , exe_stage|al_unit|Mux30~2, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Add0~0 , exe_stage|al_unit|Add0~0, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Add0~2 , exe_stage|al_unit|Add0~2, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Mux30~3 , exe_stage|al_unit|Mux30~3, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Mux30~4 , exe_stage|al_unit|Mux30~4, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[23]~25 , exe_stage|save_pc8|y[23]~25, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[17]~175 , exe_stage|save_pc8|y[17]~175, piplelinedcpu, 1
instance = comp, \id_stage|cu|comb~0 , id_stage|cu|comb~0, piplelinedcpu, 1
instance = comp, \id_stage|cu|i_rs~0 , id_stage|cu|i_rs~0, piplelinedcpu, 1
instance = comp, \id_stage|cu|i_addi~1 , id_stage|cu|i_addi~1, piplelinedcpu, 1
instance = comp, \id_stage|br_offset[18]~0 , id_stage|br_offset[18]~0, piplelinedcpu, 1
instance = comp, \de_reg|eimm[31] , de_reg|eimm[31], piplelinedcpu, 1
instance = comp, \de_reg|ea[23] , de_reg|ea[23], piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|s~154 , exe_stage|al_unit|s~154, piplelinedcpu, 1
instance = comp, \em_reg|malu[23] , em_reg|malu[23], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux30~0 , id_stage|alu_b|Mux30~0, piplelinedcpu, 1
instance = comp, \mw_reg|walu[23]~feeder , mw_reg|walu[23]~feeder, piplelinedcpu, 1
instance = comp, \mw_reg|walu[23] , mw_reg|walu[23], piplelinedcpu, 1
instance = comp, \wb_stage|y[23]~22 , wb_stage|y[23]~22, piplelinedcpu, 1
instance = comp, \id_stage|rf|Decoder0~35 , id_stage|rf|Decoder0~35, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[14][23] , id_stage|rf|register[14][23], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux8~17 , id_stage|alu_b|Mux8~17, piplelinedcpu, 1
instance = comp, \id_stage|rf|Decoder0~38 , id_stage|rf|Decoder0~38, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[15][23] , id_stage|rf|register[15][23], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux8~18 , id_stage|alu_b|Mux8~18, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[10][23] , id_stage|rf|register[10][23], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[11][23] , id_stage|rf|register[11][23], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux8~1 , id_stage|alu_b|Mux8~1, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux27~10 , id_stage|alu_b|Mux27~10, piplelinedcpu, 1
instance = comp, \id_stage|rf|Decoder0~19 , id_stage|rf|Decoder0~19, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[31][23] , id_stage|rf|register[31][23], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[19][23] , id_stage|rf|register[19][23], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[23][23]~feeder , id_stage|rf|register[23][23]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[23][23] , id_stage|rf|register[23][23], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux8~9 , id_stage|alu_b|Mux8~9, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux8~10 , id_stage|alu_b|Mux8~10, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[20][23] , id_stage|rf|register[20][23], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[28][23]~feeder , id_stage|rf|register[28][23]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[28][23] , id_stage|rf|register[28][23], piplelinedcpu, 1
instance = comp, \id_stage|rf|Decoder0~14 , id_stage|rf|Decoder0~14, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[16][23] , id_stage|rf|register[16][23], piplelinedcpu, 1
instance = comp, \id_stage|rf|Decoder0~12 , id_stage|rf|Decoder0~12, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[24][23] , id_stage|rf|register[24][23], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux8~6 , id_stage|alu_b|Mux8~6, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux8~7 , id_stage|alu_b|Mux8~7, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[22][23] , id_stage|rf|register[22][23], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[26][23] , id_stage|rf|register[26][23], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[18][23] , id_stage|rf|register[18][23], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux8~4 , id_stage|alu_b|Mux8~4, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux8~5 , id_stage|alu_b|Mux8~5, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux8~8 , id_stage|alu_b|Mux8~8, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux8~11 , id_stage|alu_b|Mux8~11, piplelinedcpu, 1
instance = comp, \id_stage|rf|Decoder0~32 , id_stage|rf|Decoder0~32, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[2][23] , id_stage|rf|register[2][23], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux27~17 , id_stage|alu_b|Mux27~17, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[5][23] , id_stage|rf|register[5][23], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[7][23] , id_stage|rf|register[7][23], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[6][23]~feeder , id_stage|rf|register[6][23]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[6][23] , id_stage|rf|register[6][23], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[4][23] , id_stage|rf|register[4][23], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux8~12 , id_stage|alu_b|Mux8~12, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux8~13 , id_stage|alu_b|Mux8~13, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[1][23] , id_stage|rf|register[1][23], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux8~14 , id_stage|alu_b|Mux8~14, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux8~15 , id_stage|alu_b|Mux8~15, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux8~16 , id_stage|alu_b|Mux8~16, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux8~19 , id_stage|alu_b|Mux8~19, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux8~20 , id_stage|alu_b|Mux8~20, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux8~21 , id_stage|alu_b|Mux8~21, piplelinedcpu, 1
instance = comp, \de_reg|eb[23]~feeder , de_reg|eb[23]~feeder, piplelinedcpu, 1
instance = comp, \de_reg|eb[23] , de_reg|eb[23], piplelinedcpu, 1
instance = comp, \exe_stage|alu_inb|y[23]~9 , exe_stage|alu_inb|y[23]~9, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[17]~162 , exe_stage|save_pc8|y[17]~162, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[22]~216 , exe_stage|save_pc8|y[22]~216, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[23]~164 , exe_stage|save_pc8|y[23]~164, piplelinedcpu, 1
instance = comp, \if_stage|pc4[24]~44 , if_stage|pc4[24]~44, piplelinedcpu, 1
instance = comp, \inst_reg|pc_plus4|q[24] , inst_reg|pc_plus4|q[24], piplelinedcpu, 1
instance = comp, \de_reg|epc4[24] , de_reg|epc4[24], piplelinedcpu, 1
instance = comp, \exe_stage|epc8[22]~40 , exe_stage|epc8[22]~40, piplelinedcpu, 1
instance = comp, \exe_stage|epc8[24]~44 , exe_stage|epc8[24]~44, piplelinedcpu, 1
instance = comp, \exe_stage|epc8[26]~48 , exe_stage|epc8[26]~48, piplelinedcpu, 1
instance = comp, \exe_stage|epc8[27]~50 , exe_stage|epc8[27]~50, piplelinedcpu, 1
instance = comp, \exe_stage|epc8[28]~52 , exe_stage|epc8[28]~52, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[2]~58 , exe_stage|save_pc8|y[2]~58, piplelinedcpu, 1
instance = comp, \em_reg|malu[28] , em_reg|malu[28], piplelinedcpu, 1
instance = comp, \mw_reg|walu[28]~feeder , mw_reg|walu[28]~feeder, piplelinedcpu, 1
instance = comp, \mw_reg|walu[28] , mw_reg|walu[28], piplelinedcpu, 1
instance = comp, \wb_stage|y[28]~27 , wb_stage|y[28]~27, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[15][28]~feeder , id_stage|rf|register[15][28]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[15][28] , id_stage|rf|register[15][28], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[13][28] , id_stage|rf|register[13][28], piplelinedcpu, 1
instance = comp, \id_stage|rf|Decoder0~37 , id_stage|rf|Decoder0~37, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[12][28] , id_stage|rf|register[12][28], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux3~17 , id_stage|alu_b|Mux3~17, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[14][28]~feeder , id_stage|rf|register[14][28]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[14][28] , id_stage|rf|register[14][28], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux3~18 , id_stage|alu_b|Mux3~18, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[27][28]~feeder , id_stage|rf|register[27][28]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[27][28] , id_stage|rf|register[27][28], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[31][28] , id_stage|rf|register[31][28], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[23][28]~feeder , id_stage|rf|register[23][28]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[23][28] , id_stage|rf|register[23][28], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[19][28] , id_stage|rf|register[19][28], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux3~7 , id_stage|alu_b|Mux3~7, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux3~8 , id_stage|alu_b|Mux3~8, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[20][28] , id_stage|rf|register[20][28], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[28][28] , id_stage|rf|register[28][28], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[16][28] , id_stage|rf|register[16][28], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[24][28] , id_stage|rf|register[24][28], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux3~4 , id_stage|alu_b|Mux3~4, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux3~5 , id_stage|alu_b|Mux3~5, piplelinedcpu, 1
instance = comp, \id_stage|rf|Decoder0~7 , id_stage|rf|Decoder0~7, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[25][28] , id_stage|rf|register[25][28], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[29][28] , id_stage|rf|register[29][28], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[21][28] , id_stage|rf|register[21][28], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[17][28] , id_stage|rf|register[17][28], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux3~2 , id_stage|alu_b|Mux3~2, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux3~3 , id_stage|alu_b|Mux3~3, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux3~6 , id_stage|alu_b|Mux3~6, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux3~9 , id_stage|alu_b|Mux3~9, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux27~13 , id_stage|alu_b|Mux27~13, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[3][28] , id_stage|rf|register[3][28], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[2][28] , id_stage|rf|register[2][28], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[1][28] , id_stage|rf|register[1][28], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux3~14 , id_stage|alu_b|Mux3~14, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[7][28]~feeder , id_stage|rf|register[7][28]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[7][28] , id_stage|rf|register[7][28], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[4][28] , id_stage|rf|register[4][28], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[5][28] , id_stage|rf|register[5][28], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux3~12 , id_stage|alu_b|Mux3~12, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux3~13 , id_stage|alu_b|Mux3~13, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux3~15 , id_stage|alu_b|Mux3~15, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[9][28] , id_stage|rf|register[9][28], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[11][28] , id_stage|rf|register[11][28], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux3~11 , id_stage|alu_b|Mux3~11, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux3~16 , id_stage|alu_b|Mux3~16, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux3~19 , id_stage|alu_b|Mux3~19, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux3~20 , id_stage|alu_b|Mux3~20, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux3~21 , id_stage|alu_b|Mux3~21, piplelinedcpu, 1
instance = comp, \de_reg|eb[28] , de_reg|eb[28], piplelinedcpu, 1
instance = comp, \exe_stage|alu_inb|y[28]~4 , exe_stage|alu_inb|y[28]~4, piplelinedcpu, 1
instance = comp, \de_reg|eimm[2] , de_reg|eimm[2], piplelinedcpu, 1
instance = comp, \de_reg|ea[28] , de_reg|ea[28], piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|s~161 , exe_stage|al_unit|s~161, piplelinedcpu, 1
instance = comp, \de_reg|ea[21] , de_reg|ea[21], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux28~1 , id_stage|alu_a|Mux28~1, piplelinedcpu, 1
instance = comp, \de_reg|epc4[15] , de_reg|epc4[15], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux30~0 , id_stage|alu_a|Mux30~0, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux16~0 , id_stage|alu_a|Mux16~0, piplelinedcpu, 1
instance = comp, \wb_stage|y[13]~11 , wb_stage|y[13]~11, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[11][13]~feeder , id_stage|rf|register[11][13]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[11][13] , id_stage|rf|register[11][13], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[10][13] , id_stage|rf|register[10][13], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux18~1 , id_stage|alu_a|Mux18~1, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[14][13]~feeder , id_stage|rf|register[14][13]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[14][13] , id_stage|rf|register[14][13], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[12][13] , id_stage|rf|register[12][13], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux18~17 , id_stage|alu_a|Mux18~17, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[13][13] , id_stage|rf|register[13][13], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux18~18 , id_stage|alu_a|Mux18~18, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[1][13] , id_stage|rf|register[1][13], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[7][13] , id_stage|rf|register[7][13], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[5][13] , id_stage|rf|register[5][13], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[6][13] , id_stage|rf|register[6][13], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux18~12 , id_stage|alu_a|Mux18~12, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux18~13 , id_stage|alu_a|Mux18~13, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux18~14 , id_stage|alu_a|Mux18~14, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[3][13] , id_stage|rf|register[3][13], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux18~15 , id_stage|alu_a|Mux18~15, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[29][13] , id_stage|rf|register[29][13], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[25][13] , id_stage|rf|register[25][13], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[17][13] , id_stage|rf|register[17][13], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[21][13] , id_stage|rf|register[21][13], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux18~2 , id_stage|alu_a|Mux18~2, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux18~3 , id_stage|alu_a|Mux18~3, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[27][13] , id_stage|rf|register[27][13], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[23][13] , id_stage|rf|register[23][13], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[19][13] , id_stage|rf|register[19][13], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux18~9 , id_stage|alu_a|Mux18~9, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux18~10 , id_stage|alu_a|Mux18~10, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[26][13] , id_stage|rf|register[26][13], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[18][13]~feeder , id_stage|rf|register[18][13]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[18][13] , id_stage|rf|register[18][13], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux18~4 , id_stage|alu_a|Mux18~4, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[22][13] , id_stage|rf|register[22][13], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[30][13] , id_stage|rf|register[30][13], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux18~5 , id_stage|alu_a|Mux18~5, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[20][13] , id_stage|rf|register[20][13], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[24][13]~feeder , id_stage|rf|register[24][13]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[24][13] , id_stage|rf|register[24][13], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[16][13] , id_stage|rf|register[16][13], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux18~6 , id_stage|alu_a|Mux18~6, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux18~7 , id_stage|alu_a|Mux18~7, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux18~8 , id_stage|alu_a|Mux18~8, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux18~11 , id_stage|alu_a|Mux18~11, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux18~16 , id_stage|alu_a|Mux18~16, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux18~19 , id_stage|alu_a|Mux18~19, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux18~20 , id_stage|alu_a|Mux18~20, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux18~21 , id_stage|alu_a|Mux18~21, piplelinedcpu, 1
instance = comp, \if_stage|pc4[6]~8 , if_stage|pc4[6]~8, piplelinedcpu, 1
instance = comp, \if_stage|pc4[7]~10 , if_stage|pc4[7]~10, piplelinedcpu, 1
instance = comp, \if_stage|pc4[8]~12 , if_stage|pc4[8]~12, piplelinedcpu, 1
instance = comp, \if_stage|pc4[9]~14 , if_stage|pc4[9]~14, piplelinedcpu, 1
instance = comp, \if_stage|next_pc|Mux22~0 , if_stage|next_pc|Mux22~0, piplelinedcpu, 1
instance = comp, \if_stage|next_pc|Mux22~1 , if_stage|next_pc|Mux22~1, piplelinedcpu, 1
instance = comp, \prog_cnt|program_counter|q[9] , prog_cnt|program_counter|q[9], piplelinedcpu, 1
instance = comp, \if_stage|pc4[10]~16 , if_stage|pc4[10]~16, piplelinedcpu, 1
instance = comp, \if_stage|pc4[12]~20 , if_stage|pc4[12]~20, piplelinedcpu, 1
instance = comp, \inst_reg|pc_plus4|q[12] , inst_reg|pc_plus4|q[12], piplelinedcpu, 1
instance = comp, \inst_reg|pc_plus4|q[10] , inst_reg|pc_plus4|q[10], piplelinedcpu, 1
instance = comp, \inst_reg|pc_plus4|q[7] , inst_reg|pc_plus4|q[7], piplelinedcpu, 1
instance = comp, \inst_reg|pc_plus4|q[4] , inst_reg|pc_plus4|q[4], piplelinedcpu, 1
instance = comp, \id_stage|bpc[2]~0 , id_stage|bpc[2]~0, piplelinedcpu, 1
instance = comp, \id_stage|bpc[4]~4 , id_stage|bpc[4]~4, piplelinedcpu, 1
instance = comp, \id_stage|bpc[5]~6 , id_stage|bpc[5]~6, piplelinedcpu, 1
instance = comp, \id_stage|bpc[6]~8 , id_stage|bpc[6]~8, piplelinedcpu, 1
instance = comp, \id_stage|bpc[8]~12 , id_stage|bpc[8]~12, piplelinedcpu, 1
instance = comp, \id_stage|bpc[10]~16 , id_stage|bpc[10]~16, piplelinedcpu, 1
instance = comp, \id_stage|bpc[12]~20 , id_stage|bpc[12]~20, piplelinedcpu, 1
instance = comp, \id_stage|bpc[13]~22 , id_stage|bpc[13]~22, piplelinedcpu, 1
instance = comp, \if_stage|next_pc|Mux18~0 , if_stage|next_pc|Mux18~0, piplelinedcpu, 1
instance = comp, \if_stage|next_pc|Mux18~1 , if_stage|next_pc|Mux18~1, piplelinedcpu, 1
instance = comp, \prog_cnt|program_counter|q[13] , prog_cnt|program_counter|q[13], piplelinedcpu, 1
instance = comp, \if_stage|pc4[14]~24 , if_stage|pc4[14]~24, piplelinedcpu, 1
instance = comp, \inst_reg|pc_plus4|q[14] , inst_reg|pc_plus4|q[14], piplelinedcpu, 1
instance = comp, \de_reg|epc4[14] , de_reg|epc4[14], piplelinedcpu, 1
instance = comp, \de_reg|epc4[12] , de_reg|epc4[12], piplelinedcpu, 1
instance = comp, \de_reg|epc4[10] , de_reg|epc4[10], piplelinedcpu, 1
instance = comp, \inst_reg|pc_plus4|q[8] , inst_reg|pc_plus4|q[8], piplelinedcpu, 1
instance = comp, \de_reg|epc4[8] , de_reg|epc4[8], piplelinedcpu, 1
instance = comp, \exe_stage|epc8[8]~12 , exe_stage|epc8[8]~12, piplelinedcpu, 1
instance = comp, \exe_stage|epc8[9]~14 , exe_stage|epc8[9]~14, piplelinedcpu, 1
instance = comp, \exe_stage|epc8[10]~16 , exe_stage|epc8[10]~16, piplelinedcpu, 1
instance = comp, \exe_stage|epc8[11]~18 , exe_stage|epc8[11]~18, piplelinedcpu, 1
instance = comp, \exe_stage|epc8[12]~20 , exe_stage|epc8[12]~20, piplelinedcpu, 1
instance = comp, \exe_stage|epc8[13]~22 , exe_stage|epc8[13]~22, piplelinedcpu, 1
instance = comp, \exe_stage|epc8[14]~24 , exe_stage|epc8[14]~24, piplelinedcpu, 1
instance = comp, \exe_stage|epc8[15]~26 , exe_stage|epc8[15]~26, piplelinedcpu, 1
instance = comp, \de_reg|ea[15] , de_reg|ea[15], piplelinedcpu, 1
instance = comp, \exe_stage|alu_ina|y[15]~21 , exe_stage|alu_ina|y[15]~21, piplelinedcpu, 1
instance = comp, \em_reg|malu[6] , em_reg|malu[6], piplelinedcpu, 1
instance = comp, \mw_reg|walu[6] , mw_reg|walu[6], piplelinedcpu, 1
instance = comp, \em_reg|malu[4] , em_reg|malu[4], piplelinedcpu, 1
instance = comp, \em_reg|malu[3] , em_reg|malu[3], piplelinedcpu, 1
instance = comp, \em_reg|mb[6]~feeder , em_reg|mb[6]~feeder, piplelinedcpu, 1
instance = comp, \em_reg|mb[6] , em_reg|mb[6], piplelinedcpu, 1
instance = comp, \id_stage|cu|wmem , id_stage|cu|wmem, piplelinedcpu, 1
instance = comp, \de_reg|ewmem , de_reg|ewmem, piplelinedcpu, 1
instance = comp, \em_reg|mwmem , em_reg|mwmem, piplelinedcpu, 1
instance = comp, \mem_stage|comb~0 , mem_stage|comb~0, piplelinedcpu, 1
instance = comp, \mem_stage|Decoder0~11 , mem_stage|Decoder0~11, piplelinedcpu, 1
instance = comp, \mem_stage|lcdreg[1][6] , mem_stage|lcdreg[1][6], piplelinedcpu, 1
instance = comp, \mem_stage|dataout[6]~12 , mem_stage|dataout[6]~12, piplelinedcpu, 1
instance = comp, \em_reg|malu[5] , em_reg|malu[5], piplelinedcpu, 1
instance = comp, \em_reg|mb[1] , em_reg|mb[1], piplelinedcpu, 1
instance = comp, \mw_reg|walu[2]~feeder , mw_reg|walu[2]~feeder, piplelinedcpu, 1
instance = comp, \mw_reg|walu[2] , mw_reg|walu[2], piplelinedcpu, 1
instance = comp, \plus1[2]~I , plus1[2], piplelinedcpu, 1
instance = comp, \mem_stage|dataout~18 , mem_stage|dataout~18, piplelinedcpu, 1
instance = comp, \plus2[2]~I , plus2[2], piplelinedcpu, 1
instance = comp, \mem_stage|Decoder0~10 , mem_stage|Decoder0~10, piplelinedcpu, 1
instance = comp, \mem_stage|Decoder0~13 , mem_stage|Decoder0~13, piplelinedcpu, 1
instance = comp, \mem_stage|lcdreg[2][2] , mem_stage|lcdreg[2][2], piplelinedcpu, 1
instance = comp, \mem_stage|lcdreg[1][2] , mem_stage|lcdreg[1][2], piplelinedcpu, 1
instance = comp, \mem_stage|Decoder0~12 , mem_stage|Decoder0~12, piplelinedcpu, 1
instance = comp, \mem_stage|lcdreg[3][2] , mem_stage|lcdreg[3][2], piplelinedcpu, 1
instance = comp, \mem_stage|dataout[2]~19 , mem_stage|dataout[2]~19, piplelinedcpu, 1
instance = comp, \mem_stage|dataout[2]~20 , mem_stage|dataout[2]~20, piplelinedcpu, 1
instance = comp, \mw_reg|walu[3]~feeder , mw_reg|walu[3]~feeder, piplelinedcpu, 1
instance = comp, \mw_reg|walu[3] , mw_reg|walu[3], piplelinedcpu, 1
instance = comp, \plus1[3]~I , plus1[3], piplelinedcpu, 1
instance = comp, \mem_stage|Equal0~0 , mem_stage|Equal0~0, piplelinedcpu, 1
instance = comp, \em_reg|malu[0] , em_reg|malu[0], piplelinedcpu, 1
instance = comp, \mem_stage|Equal0~1 , mem_stage|Equal0~1, piplelinedcpu, 1
instance = comp, \mem_stage|dataout~25 , mem_stage|dataout~25, piplelinedcpu, 1
instance = comp, \plus2[3]~I , plus2[3], piplelinedcpu, 1
instance = comp, \mem_stage|lcdreg[2][3] , mem_stage|lcdreg[2][3], piplelinedcpu, 1
instance = comp, \mem_stage|lcdreg[3][3] , mem_stage|lcdreg[3][3], piplelinedcpu, 1
instance = comp, \mem_stage|lcdreg[1][3] , mem_stage|lcdreg[1][3], piplelinedcpu, 1
instance = comp, \mem_stage|dataout[3]~26 , mem_stage|dataout[3]~26, piplelinedcpu, 1
instance = comp, \mem_stage|dataout[3]~27 , mem_stage|dataout[3]~27, piplelinedcpu, 1
instance = comp, \de_reg|eb[4] , de_reg|eb[4], piplelinedcpu, 1
instance = comp, \em_reg|mb[4] , em_reg|mb[4], piplelinedcpu, 1
instance = comp, \id_stage|cu|fwda[0]~0 , id_stage|cu|fwda[0]~0, piplelinedcpu, 1
instance = comp, \mem_stage|lcdreg[1][5] , mem_stage|lcdreg[1][5], piplelinedcpu, 1
instance = comp, \mem_stage|dataout[5]~9 , mem_stage|dataout[5]~9, piplelinedcpu, 1
instance = comp, \mem_stage|lcdreg[2][5] , mem_stage|lcdreg[2][5], piplelinedcpu, 1
instance = comp, \mem_stage|dataout[5]~10 , mem_stage|dataout[5]~10, piplelinedcpu, 1
instance = comp, \mw_reg|walu[7] , mw_reg|walu[7], piplelinedcpu, 1
instance = comp, \wb_stage|y[7]~4 , wb_stage|y[7]~4, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[10][7] , id_stage|rf|register[10][7], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[11][7] , id_stage|rf|register[11][7], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux24~1 , id_stage|alu_b|Mux24~1, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[31][7] , id_stage|rf|register[31][7], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[23][7] , id_stage|rf|register[23][7], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[19][7] , id_stage|rf|register[19][7], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux24~9 , id_stage|alu_b|Mux24~9, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux24~10 , id_stage|alu_b|Mux24~10, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[30][7]~feeder , id_stage|rf|register[30][7]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[30][7] , id_stage|rf|register[30][7], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[26][7] , id_stage|rf|register[26][7], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[18][7] , id_stage|rf|register[18][7], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux24~4 , id_stage|alu_b|Mux24~4, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux24~5 , id_stage|alu_b|Mux24~5, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[28][7] , id_stage|rf|register[28][7], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[20][7] , id_stage|rf|register[20][7], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[24][7] , id_stage|rf|register[24][7], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[16][7] , id_stage|rf|register[16][7], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux24~6 , id_stage|alu_b|Mux24~6, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux24~7 , id_stage|alu_b|Mux24~7, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux24~8 , id_stage|alu_b|Mux24~8, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux24~11 , id_stage|alu_b|Mux24~11, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[3][7] , id_stage|rf|register[3][7], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[1][7] , id_stage|rf|register[1][7], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux27~16 , id_stage|alu_b|Mux27~16, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[6][7] , id_stage|rf|register[6][7], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux24~12 , id_stage|alu_b|Mux24~12, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[7][7] , id_stage|rf|register[7][7], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux24~13 , id_stage|alu_b|Mux24~13, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux24~14 , id_stage|alu_b|Mux24~14, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux24~15 , id_stage|alu_b|Mux24~15, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux24~16 , id_stage|alu_b|Mux24~16, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[15][7] , id_stage|rf|register[15][7], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[13][7] , id_stage|rf|register[13][7], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux24~18 , id_stage|alu_b|Mux24~18, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux24~19 , id_stage|alu_b|Mux24~19, piplelinedcpu, 1
instance = comp, \mem_stage|lcdreg[1][7]~feeder , mem_stage|lcdreg[1][7]~feeder, piplelinedcpu, 1
instance = comp, \mem_stage|lcdreg[1][7] , mem_stage|lcdreg[1][7], piplelinedcpu, 1
instance = comp, \mem_stage|dataout[7]~15 , mem_stage|dataout[7]~15, piplelinedcpu, 1
instance = comp, \mem_stage|dram|altsyncram_component|auto_generated|ram_block1a0 , mem_stage|dram|altsyncram_component|auto_generated|ram_block1a0, piplelinedcpu, 1
instance = comp, \mem_stage|dataout[7]~17 , mem_stage|dataout[7]~17, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux24~0 , id_stage|alu_a|Mux24~0, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux24~20 , id_stage|alu_b|Mux24~20, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux24~21 , id_stage|alu_b|Mux24~21, piplelinedcpu, 1
instance = comp, \de_reg|eb[7] , de_reg|eb[7], piplelinedcpu, 1
instance = comp, \em_reg|mb[7] , em_reg|mb[7], piplelinedcpu, 1
instance = comp, \mem_stage|dataout[5]~11 , mem_stage|dataout[5]~11, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux26~0 , id_stage|alu_a|Mux26~0, piplelinedcpu, 1
instance = comp, \mw_reg|wmo[5] , mw_reg|wmo[5], piplelinedcpu, 1
instance = comp, \wb_stage|y[5]~2 , wb_stage|y[5]~2, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[11][5]~feeder , id_stage|rf|register[11][5]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[11][5] , id_stage|rf|register[11][5], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[8][5] , id_stage|rf|register[8][5], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[9][5]~feeder , id_stage|rf|register[9][5]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[9][5] , id_stage|rf|register[9][5], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux26~0 , id_stage|alu_b|Mux26~0, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux26~1 , id_stage|alu_b|Mux26~1, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[15][5] , id_stage|rf|register[15][5], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[13][5] , id_stage|rf|register[13][5], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[14][5] , id_stage|rf|register[14][5], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[12][5] , id_stage|rf|register[12][5], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux26~17 , id_stage|alu_b|Mux26~17, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux26~18 , id_stage|alu_b|Mux26~18, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[26][5] , id_stage|rf|register[26][5], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[18][5]~feeder , id_stage|rf|register[18][5]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[18][5] , id_stage|rf|register[18][5], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux26~4 , id_stage|alu_b|Mux26~4, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[30][5] , id_stage|rf|register[30][5], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[22][5]~feeder , id_stage|rf|register[22][5]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[22][5] , id_stage|rf|register[22][5], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux26~5 , id_stage|alu_b|Mux26~5, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[20][5] , id_stage|rf|register[20][5], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[28][5] , id_stage|rf|register[28][5], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[16][5] , id_stage|rf|register[16][5], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[24][5] , id_stage|rf|register[24][5], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux26~6 , id_stage|alu_b|Mux26~6, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux26~7 , id_stage|alu_b|Mux26~7, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux26~8 , id_stage|alu_b|Mux26~8, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[29][5] , id_stage|rf|register[29][5], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[17][5]~feeder , id_stage|rf|register[17][5]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[17][5] , id_stage|rf|register[17][5], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[21][5]~feeder , id_stage|rf|register[21][5]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[21][5] , id_stage|rf|register[21][5], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux26~2 , id_stage|alu_b|Mux26~2, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux26~3 , id_stage|alu_b|Mux26~3, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[27][5] , id_stage|rf|register[27][5], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[31][5]~feeder , id_stage|rf|register[31][5]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[31][5] , id_stage|rf|register[31][5], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[23][5] , id_stage|rf|register[23][5], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[19][5] , id_stage|rf|register[19][5], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux26~9 , id_stage|alu_b|Mux26~9, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux26~10 , id_stage|alu_b|Mux26~10, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux26~11 , id_stage|alu_b|Mux26~11, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[1][5] , id_stage|rf|register[1][5], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[5][5] , id_stage|rf|register[5][5], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[7][5] , id_stage|rf|register[7][5], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[6][5] , id_stage|rf|register[6][5], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[4][5] , id_stage|rf|register[4][5], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux26~12 , id_stage|alu_b|Mux26~12, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux26~13 , id_stage|alu_b|Mux26~13, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux26~14 , id_stage|alu_b|Mux26~14, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[2][5] , id_stage|rf|register[2][5], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux26~15 , id_stage|alu_b|Mux26~15, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux26~16 , id_stage|alu_b|Mux26~16, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux26~19 , id_stage|alu_b|Mux26~19, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux26~20 , id_stage|alu_b|Mux26~20, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux26~21 , id_stage|alu_b|Mux26~21, piplelinedcpu, 1
instance = comp, \de_reg|eb[5] , de_reg|eb[5], piplelinedcpu, 1
instance = comp, \em_reg|mb[5]~feeder , em_reg|mb[5]~feeder, piplelinedcpu, 1
instance = comp, \em_reg|mb[5] , em_reg|mb[5], piplelinedcpu, 1
instance = comp, \mem_stage|dataout[3]~28 , mem_stage|dataout[3]~28, piplelinedcpu, 1
instance = comp, \mem_stage|dataout[3]~29 , mem_stage|dataout[3]~29, piplelinedcpu, 1
instance = comp, \mw_reg|wmo[3] , mw_reg|wmo[3], piplelinedcpu, 1
instance = comp, \wb_stage|y[3]~17 , wb_stage|y[3]~17, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[11][3] , id_stage|rf|register[11][3], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[10][3] , id_stage|rf|register[10][3], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux28~1 , id_stage|alu_b|Mux28~1, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[27][3] , id_stage|rf|register[27][3], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[23][3]~feeder , id_stage|rf|register[23][3]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[23][3] , id_stage|rf|register[23][3], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[19][3] , id_stage|rf|register[19][3], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux28~9 , id_stage|alu_b|Mux28~9, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux28~10 , id_stage|alu_b|Mux28~10, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[29][3] , id_stage|rf|register[29][3], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[25][3] , id_stage|rf|register[25][3], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[17][3] , id_stage|rf|register[17][3], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[21][3]~feeder , id_stage|rf|register[21][3]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[21][3] , id_stage|rf|register[21][3], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux28~2 , id_stage|alu_b|Mux28~2, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux28~3 , id_stage|alu_b|Mux28~3, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[30][3] , id_stage|rf|register[30][3], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[26][3] , id_stage|rf|register[26][3], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[18][3] , id_stage|rf|register[18][3], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux28~4 , id_stage|alu_b|Mux28~4, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux28~5 , id_stage|alu_b|Mux28~5, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux28~8 , id_stage|alu_b|Mux28~8, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux28~11 , id_stage|alu_b|Mux28~11, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[2][3] , id_stage|rf|register[2][3], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[3][3] , id_stage|rf|register[3][3], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[4][3] , id_stage|rf|register[4][3], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[6][3] , id_stage|rf|register[6][3], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux28~12 , id_stage|alu_b|Mux28~12, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[7][3] , id_stage|rf|register[7][3], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux28~13 , id_stage|alu_b|Mux28~13, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[1][3] , id_stage|rf|register[1][3], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux28~14 , id_stage|alu_b|Mux28~14, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux28~15 , id_stage|alu_b|Mux28~15, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux28~16 , id_stage|alu_b|Mux28~16, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux28~19 , id_stage|alu_b|Mux28~19, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux28~4 , id_stage|alu_a|Mux28~4, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux28~20 , id_stage|alu_b|Mux28~20, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux28~21 , id_stage|alu_b|Mux28~21, piplelinedcpu, 1
instance = comp, \de_reg|eb[3] , de_reg|eb[3], piplelinedcpu, 1
instance = comp, \em_reg|mb[3] , em_reg|mb[3], piplelinedcpu, 1
instance = comp, \mem_stage|dataout[2]~21 , mem_stage|dataout[2]~21, piplelinedcpu, 1
instance = comp, \mem_stage|dataout[2]~22 , mem_stage|dataout[2]~22, piplelinedcpu, 1
instance = comp, \mw_reg|wmo[2] , mw_reg|wmo[2], piplelinedcpu, 1
instance = comp, \wb_stage|y[2]~9 , wb_stage|y[2]~9, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[22][2] , id_stage|rf|register[22][2], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[30][2] , id_stage|rf|register[30][2], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[18][2] , id_stage|rf|register[18][2], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[26][2] , id_stage|rf|register[26][2], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux29~0 , id_stage|alu_b|Mux29~0, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux29~1 , id_stage|alu_b|Mux29~1, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[31][2] , id_stage|rf|register[31][2], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[27][2] , id_stage|rf|register[27][2], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[19][2] , id_stage|rf|register[19][2], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[23][2] , id_stage|rf|register[23][2], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux29~7 , id_stage|alu_b|Mux29~7, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux29~8 , id_stage|alu_b|Mux29~8, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[21][2] , id_stage|rf|register[21][2], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[17][2] , id_stage|rf|register[17][2], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux29~2 , id_stage|alu_b|Mux29~2, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[29][2] , id_stage|rf|register[29][2], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[25][2] , id_stage|rf|register[25][2], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux29~3 , id_stage|alu_b|Mux29~3, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[20][2] , id_stage|rf|register[20][2], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[28][2] , id_stage|rf|register[28][2], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[24][2] , id_stage|rf|register[24][2], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[16][2] , id_stage|rf|register[16][2], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux29~4 , id_stage|alu_b|Mux29~4, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux29~5 , id_stage|alu_b|Mux29~5, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux29~6 , id_stage|alu_b|Mux29~6, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux29~9 , id_stage|alu_b|Mux29~9, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[6][2] , id_stage|rf|register[6][2], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[4][2] , id_stage|rf|register[4][2], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[5][2] , id_stage|rf|register[5][2], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux29~12 , id_stage|alu_b|Mux29~12, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux29~13 , id_stage|alu_b|Mux29~13, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[2][2] , id_stage|rf|register[2][2], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[1][2] , id_stage|rf|register[1][2], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux29~14 , id_stage|alu_b|Mux29~14, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux29~15 , id_stage|alu_b|Mux29~15, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[9][2] , id_stage|rf|register[9][2], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[11][2] , id_stage|rf|register[11][2], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[10][2] , id_stage|rf|register[10][2], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[8][2]~feeder , id_stage|rf|register[8][2]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[8][2] , id_stage|rf|register[8][2], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux29~10 , id_stage|alu_b|Mux29~10, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux29~11 , id_stage|alu_b|Mux29~11, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux29~16 , id_stage|alu_b|Mux29~16, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux29~19 , id_stage|alu_b|Mux29~19, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux29~2 , id_stage|alu_a|Mux29~2, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux29~20 , id_stage|alu_b|Mux29~20, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux29~21 , id_stage|alu_b|Mux29~21, piplelinedcpu, 1
instance = comp, \de_reg|eb[2] , de_reg|eb[2], piplelinedcpu, 1
instance = comp, \em_reg|mb[2] , em_reg|mb[2], piplelinedcpu, 1
instance = comp, \mem_stage|dataout[6]~14 , mem_stage|dataout[6]~14, piplelinedcpu, 1
instance = comp, \mw_reg|wmo[6] , mw_reg|wmo[6], piplelinedcpu, 1
instance = comp, \wb_stage|y[6]~3 , wb_stage|y[6]~3, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[14][6] , id_stage|rf|register[14][6], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[15][6] , id_stage|rf|register[15][6], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[13][6] , id_stage|rf|register[13][6], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[12][6] , id_stage|rf|register[12][6], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux25~19 , id_stage|alu_b|Mux25~19, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux25~20 , id_stage|alu_b|Mux25~20, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[19][6] , id_stage|rf|register[19][6], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[23][6] , id_stage|rf|register[23][6], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux25~9 , id_stage|alu_b|Mux25~9, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[27][6] , id_stage|rf|register[27][6], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[31][6] , id_stage|rf|register[31][6], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux25~10 , id_stage|alu_b|Mux25~10, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[22][6] , id_stage|rf|register[22][6], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[30][6] , id_stage|rf|register[30][6], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[26][6] , id_stage|rf|register[26][6], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[18][6] , id_stage|rf|register[18][6], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux25~2 , id_stage|alu_b|Mux25~2, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux25~3 , id_stage|alu_b|Mux25~3, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[25][6] , id_stage|rf|register[25][6], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[29][6] , id_stage|rf|register[29][6], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[21][6] , id_stage|rf|register[21][6], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[17][6] , id_stage|rf|register[17][6], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux25~4 , id_stage|alu_b|Mux25~4, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux25~5 , id_stage|alu_b|Mux25~5, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[28][6]~feeder , id_stage|rf|register[28][6]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[28][6] , id_stage|rf|register[28][6], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[20][6] , id_stage|rf|register[20][6], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[24][6] , id_stage|rf|register[24][6], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[16][6] , id_stage|rf|register[16][6], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux25~6 , id_stage|alu_b|Mux25~6, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux25~7 , id_stage|alu_b|Mux25~7, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux25~8 , id_stage|alu_b|Mux25~8, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux25~11 , id_stage|alu_b|Mux25~11, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux25~21 , id_stage|alu_b|Mux25~21, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux25~23 , id_stage|alu_b|Mux25~23, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux25~22 , id_stage|alu_b|Mux25~22, piplelinedcpu, 1
instance = comp, \de_reg|eb[6] , de_reg|eb[6], piplelinedcpu, 1
instance = comp, \exe_stage|alu_inb|y[6]~26 , exe_stage|alu_inb|y[6]~26, piplelinedcpu, 1
instance = comp, \exe_stage|alu_inb|y[4]~28 , exe_stage|alu_inb|y[4]~28, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~41 , exe_stage|al_unit|ShiftLeft0~41, piplelinedcpu, 1
instance = comp, \de_reg|eimm[5] , de_reg|eimm[5], piplelinedcpu, 1
instance = comp, \exe_stage|alu_inb|y[5]~27 , exe_stage|alu_inb|y[5]~27, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~47 , exe_stage|al_unit|ShiftLeft0~47, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~48 , exe_stage|al_unit|ShiftLeft0~48, piplelinedcpu, 1
instance = comp, \exe_stage|alu_inb|y[2]~30 , exe_stage|alu_inb|y[2]~30, piplelinedcpu, 1
instance = comp, \de_reg|eimm[3] , de_reg|eimm[3], piplelinedcpu, 1
instance = comp, \exe_stage|alu_inb|y[3]~29 , exe_stage|alu_inb|y[3]~29, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~31 , exe_stage|al_unit|ShiftLeft0~31, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~26 , exe_stage|al_unit|ShiftLeft0~26, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~46 , exe_stage|al_unit|ShiftLeft0~46, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~49 , exe_stage|al_unit|ShiftLeft0~49, piplelinedcpu, 1
instance = comp, \de_reg|ea[3]~feeder , de_reg|ea[3]~feeder, piplelinedcpu, 1
instance = comp, \de_reg|ea[3] , de_reg|ea[3], piplelinedcpu, 1
instance = comp, \de_reg|eimm[9] , de_reg|eimm[9], piplelinedcpu, 1
instance = comp, \exe_stage|alu_ina|y[3]~15 , exe_stage|alu_ina|y[3]~15, piplelinedcpu, 1
instance = comp, \de_reg|eimm[13] , de_reg|eimm[13], piplelinedcpu, 1
instance = comp, \exe_stage|alu_ina|y[7]~1 , exe_stage|alu_ina|y[7]~1, piplelinedcpu, 1
instance = comp, \de_reg|ea[4] , de_reg|ea[4], piplelinedcpu, 1
instance = comp, \de_reg|eimm[10] , de_reg|eimm[10], piplelinedcpu, 1
instance = comp, \exe_stage|alu_ina|y[4]~12 , exe_stage|alu_ina|y[4]~12, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Add1~4 , exe_stage|al_unit|Add1~4, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Add1~8 , exe_stage|al_unit|Add1~8, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Add1~10 , exe_stage|al_unit|Add1~10, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Add1~12 , exe_stage|al_unit|Add1~12, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Add1~16 , exe_stage|al_unit|Add1~16, piplelinedcpu, 1
instance = comp, \de_reg|eimm[14] , de_reg|eimm[14], piplelinedcpu, 1
instance = comp, \em_reg|malu[8] , em_reg|malu[8], piplelinedcpu, 1
instance = comp, \mw_reg|walu[8] , mw_reg|walu[8], piplelinedcpu, 1
instance = comp, \wb_stage|y[8]~6 , wb_stage|y[8]~6, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[13][8] , id_stage|rf|register[13][8], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[12][8] , id_stage|rf|register[12][8], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux23~17 , id_stage|alu_a|Mux23~17, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[15][8]~feeder , id_stage|rf|register[15][8]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[15][8] , id_stage|rf|register[15][8], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[14][8]~feeder , id_stage|rf|register[14][8]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[14][8] , id_stage|rf|register[14][8], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux23~18 , id_stage|alu_a|Mux23~18, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[23][8] , id_stage|rf|register[23][8], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[19][8] , id_stage|rf|register[19][8], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux23~7 , id_stage|alu_a|Mux23~7, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[27][8] , id_stage|rf|register[27][8], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux23~8 , id_stage|alu_a|Mux23~8, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[25][8] , id_stage|rf|register[25][8], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[21][8] , id_stage|rf|register[21][8], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[17][8] , id_stage|rf|register[17][8], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux23~2 , id_stage|alu_a|Mux23~2, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux23~3 , id_stage|alu_a|Mux23~3, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[20][8] , id_stage|rf|register[20][8], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[24][8] , id_stage|rf|register[24][8], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[16][8] , id_stage|rf|register[16][8], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux23~4 , id_stage|alu_a|Mux23~4, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux23~5 , id_stage|alu_a|Mux23~5, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux23~6 , id_stage|alu_a|Mux23~6, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux23~9 , id_stage|alu_a|Mux23~9, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[10][8] , id_stage|rf|register[10][8], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[8][8] , id_stage|rf|register[8][8], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux23~10 , id_stage|alu_a|Mux23~10, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[11][8] , id_stage|rf|register[11][8], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux23~11 , id_stage|alu_a|Mux23~11, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[3][8]~feeder , id_stage|rf|register[3][8]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[3][8] , id_stage|rf|register[3][8], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux28~2 , id_stage|alu_a|Mux28~2, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[7][8] , id_stage|rf|register[7][8], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[6][8] , id_stage|rf|register[6][8], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[4][8] , id_stage|rf|register[4][8], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[5][8] , id_stage|rf|register[5][8], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux23~12 , id_stage|alu_a|Mux23~12, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux23~13 , id_stage|alu_a|Mux23~13, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux23~15 , id_stage|alu_a|Mux23~15, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux23~16 , id_stage|alu_a|Mux23~16, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux23~19 , id_stage|alu_a|Mux23~19, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux23~20 , id_stage|alu_a|Mux23~20, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux23~21 , id_stage|alu_a|Mux23~21, piplelinedcpu, 1
instance = comp, \de_reg|ea[8]~feeder , de_reg|ea[8]~feeder, piplelinedcpu, 1
instance = comp, \de_reg|ea[8] , de_reg|ea[8], piplelinedcpu, 1
instance = comp, \exe_stage|alu_ina|y[8]~11 , exe_stage|alu_ina|y[8]~11, piplelinedcpu, 1
instance = comp, \de_reg|eimm[7]~feeder , de_reg|eimm[7]~feeder, piplelinedcpu, 1
instance = comp, \de_reg|eimm[7] , de_reg|eimm[7], piplelinedcpu, 1
instance = comp, \exe_stage|alu_inb|y[7]~25 , exe_stage|alu_inb|y[7]~25, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Add0~4 , exe_stage|al_unit|Add0~4, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Add0~10 , exe_stage|al_unit|Add0~10, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Add0~12 , exe_stage|al_unit|Add0~12, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Add0~14 , exe_stage|al_unit|Add0~14, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Add0~16 , exe_stage|al_unit|Add0~16, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[8]~106 , exe_stage|save_pc8|y[8]~106, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[4]~70 , exe_stage|save_pc8|y[4]~70, piplelinedcpu, 1
instance = comp, \if_stage|pc4[15]~26 , if_stage|pc4[15]~26, piplelinedcpu, 1
instance = comp, \if_stage|pc4[16]~28 , if_stage|pc4[16]~28, piplelinedcpu, 1
instance = comp, \if_stage|pc4[17]~30 , if_stage|pc4[17]~30, piplelinedcpu, 1
instance = comp, \inst_reg|pc_plus4|q[17] , inst_reg|pc_plus4|q[17], piplelinedcpu, 1
instance = comp, \de_reg|epc4[17] , de_reg|epc4[17], piplelinedcpu, 1
instance = comp, \inst_reg|pc_plus4|q[16] , inst_reg|pc_plus4|q[16], piplelinedcpu, 1
instance = comp, \de_reg|epc4[16] , de_reg|epc4[16], piplelinedcpu, 1
instance = comp, \exe_stage|epc8[18]~32 , exe_stage|epc8[18]~32, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[18]~179 , exe_stage|save_pc8|y[18]~179, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[12][18] , id_stage|rf|register[12][18], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[13][18] , id_stage|rf|register[13][18], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux13~17 , id_stage|alu_a|Mux13~17, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[15][18] , id_stage|rf|register[15][18], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[14][18] , id_stage|rf|register[14][18], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux13~18 , id_stage|alu_a|Mux13~18, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[8][18]~feeder , id_stage|rf|register[8][18]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[8][18] , id_stage|rf|register[8][18], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[10][18] , id_stage|rf|register[10][18], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux13~10 , id_stage|alu_a|Mux13~10, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[11][18] , id_stage|rf|register[11][18], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux13~11 , id_stage|alu_a|Mux13~11, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[2][18] , id_stage|rf|register[2][18], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux13~14 , id_stage|alu_a|Mux13~14, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[7][18] , id_stage|rf|register[7][18], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[4][18] , id_stage|rf|register[4][18], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[5][18]~feeder , id_stage|rf|register[5][18]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[5][18] , id_stage|rf|register[5][18], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux13~12 , id_stage|alu_a|Mux13~12, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux13~13 , id_stage|alu_a|Mux13~13, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux13~15 , id_stage|alu_a|Mux13~15, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux13~16 , id_stage|alu_a|Mux13~16, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux13~19 , id_stage|alu_a|Mux13~19, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux13~20 , id_stage|alu_a|Mux13~20, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux13~21 , id_stage|alu_a|Mux13~21, piplelinedcpu, 1
instance = comp, \de_reg|ea[18] , de_reg|ea[18], piplelinedcpu, 1
instance = comp, \exe_stage|alu_ina|y[18]~24 , exe_stage|alu_ina|y[18]~24, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[18]~180 , exe_stage|save_pc8|y[18]~180, piplelinedcpu, 1
instance = comp, \de_reg|eimm[8] , de_reg|eimm[8], piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight0~48 , exe_stage|al_unit|ShiftRight0~48, piplelinedcpu, 1
instance = comp, \mw_reg|walu[25] , mw_reg|walu[25], piplelinedcpu, 1
instance = comp, \wb_stage|y[25]~24 , wb_stage|y[25]~24, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[8][25]~feeder , id_stage|rf|register[8][25]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[8][25] , id_stage|rf|register[8][25], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[9][25] , id_stage|rf|register[9][25], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux6~0 , id_stage|alu_a|Mux6~0, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[11][25] , id_stage|rf|register[11][25], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[10][25] , id_stage|rf|register[10][25], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux6~1 , id_stage|alu_a|Mux6~1, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[15][25] , id_stage|rf|register[15][25], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[13][25] , id_stage|rf|register[13][25], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[12][25] , id_stage|rf|register[12][25], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[14][25] , id_stage|rf|register[14][25], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux6~17 , id_stage|alu_a|Mux6~17, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux6~18 , id_stage|alu_a|Mux6~18, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[3][25] , id_stage|rf|register[3][25], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[2][25] , id_stage|rf|register[2][25], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[1][25] , id_stage|rf|register[1][25], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[7][25]~feeder , id_stage|rf|register[7][25]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[7][25] , id_stage|rf|register[7][25], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[5][25] , id_stage|rf|register[5][25], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[4][25] , id_stage|rf|register[4][25], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[6][25]~feeder , id_stage|rf|register[6][25]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[6][25] , id_stage|rf|register[6][25], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux6~12 , id_stage|alu_a|Mux6~12, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux6~13 , id_stage|alu_a|Mux6~13, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux6~14 , id_stage|alu_a|Mux6~14, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux6~15 , id_stage|alu_a|Mux6~15, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[31][25] , id_stage|rf|register[31][25], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[19][25] , id_stage|rf|register[19][25], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[23][25] , id_stage|rf|register[23][25], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux6~9 , id_stage|alu_a|Mux6~9, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux6~10 , id_stage|alu_a|Mux6~10, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[29][25] , id_stage|rf|register[29][25], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[25][25] , id_stage|rf|register[25][25], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[17][25] , id_stage|rf|register[17][25], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[21][25] , id_stage|rf|register[21][25], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux6~2 , id_stage|alu_a|Mux6~2, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux6~3 , id_stage|alu_a|Mux6~3, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[18][25] , id_stage|rf|register[18][25], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[26][25] , id_stage|rf|register[26][25], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux6~4 , id_stage|alu_a|Mux6~4, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[30][25] , id_stage|rf|register[30][25], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[22][25] , id_stage|rf|register[22][25], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux6~5 , id_stage|alu_a|Mux6~5, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[28][25]~feeder , id_stage|rf|register[28][25]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[28][25] , id_stage|rf|register[28][25], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[24][25] , id_stage|rf|register[24][25], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[16][25] , id_stage|rf|register[16][25], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux6~6 , id_stage|alu_a|Mux6~6, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[20][25] , id_stage|rf|register[20][25], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux6~7 , id_stage|alu_a|Mux6~7, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux6~8 , id_stage|alu_a|Mux6~8, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux6~11 , id_stage|alu_a|Mux6~11, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux6~16 , id_stage|alu_a|Mux6~16, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux6~19 , id_stage|alu_a|Mux6~19, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux6~20 , id_stage|alu_a|Mux6~20, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux6~21 , id_stage|alu_a|Mux6~21, piplelinedcpu, 1
instance = comp, \de_reg|ea[25]~feeder , de_reg|ea[25]~feeder, piplelinedcpu, 1
instance = comp, \de_reg|ea[25] , de_reg|ea[25], piplelinedcpu, 1
instance = comp, \exe_stage|alu_ina|y[25]~31 , exe_stage|alu_ina|y[25]~31, piplelinedcpu, 1
instance = comp, \em_reg|malu[24] , em_reg|malu[24], piplelinedcpu, 1
instance = comp, \wb_stage|y[24]~23 , wb_stage|y[24]~23, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[12][24] , id_stage|rf|register[12][24], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[13][24] , id_stage|rf|register[13][24], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux7~17 , id_stage|alu_b|Mux7~17, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[15][24] , id_stage|rf|register[15][24], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[14][24] , id_stage|rf|register[14][24], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux7~18 , id_stage|alu_b|Mux7~18, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[27][24] , id_stage|rf|register[27][24], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[19][24] , id_stage|rf|register[19][24], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[23][24] , id_stage|rf|register[23][24], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux7~7 , id_stage|alu_b|Mux7~7, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux7~8 , id_stage|alu_b|Mux7~8, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[20][24] , id_stage|rf|register[20][24], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[28][24] , id_stage|rf|register[28][24], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[16][24] , id_stage|rf|register[16][24], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[24][24] , id_stage|rf|register[24][24], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux7~4 , id_stage|alu_b|Mux7~4, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux7~5 , id_stage|alu_b|Mux7~5, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[17][24] , id_stage|rf|register[17][24], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[21][24] , id_stage|rf|register[21][24], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux7~2 , id_stage|alu_b|Mux7~2, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[25][24] , id_stage|rf|register[25][24], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[29][24] , id_stage|rf|register[29][24], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux7~3 , id_stage|alu_b|Mux7~3, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux7~6 , id_stage|alu_b|Mux7~6, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux7~9 , id_stage|alu_b|Mux7~9, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[4][24] , id_stage|rf|register[4][24], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[5][24] , id_stage|rf|register[5][24], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux7~12 , id_stage|alu_b|Mux7~12, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[6][24] , id_stage|rf|register[6][24], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[7][24] , id_stage|rf|register[7][24], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux7~13 , id_stage|alu_b|Mux7~13, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[2][24] , id_stage|rf|register[2][24], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[1][24] , id_stage|rf|register[1][24], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux7~14 , id_stage|alu_b|Mux7~14, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[3][24]~feeder , id_stage|rf|register[3][24]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[3][24] , id_stage|rf|register[3][24], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux7~15 , id_stage|alu_b|Mux7~15, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[9][24] , id_stage|rf|register[9][24], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[11][24] , id_stage|rf|register[11][24], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[10][24] , id_stage|rf|register[10][24], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[8][24] , id_stage|rf|register[8][24], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux7~10 , id_stage|alu_b|Mux7~10, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux7~11 , id_stage|alu_b|Mux7~11, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux7~16 , id_stage|alu_b|Mux7~16, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux7~19 , id_stage|alu_b|Mux7~19, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux7~20 , id_stage|alu_b|Mux7~20, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux7~21 , id_stage|alu_b|Mux7~21, piplelinedcpu, 1
instance = comp, \de_reg|eb[24]~feeder , de_reg|eb[24]~feeder, piplelinedcpu, 1
instance = comp, \de_reg|eb[24] , de_reg|eb[24], piplelinedcpu, 1
instance = comp, \exe_stage|alu_inb|y[24]~8 , exe_stage|alu_inb|y[24]~8, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|s~155 , exe_stage|al_unit|s~155, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Add1~46 , exe_stage|al_unit|Add1~46, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Add1~48 , exe_stage|al_unit|Add1~48, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[24]~238 , exe_stage|save_pc8|y[24]~238, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Mux15~15 , exe_stage|al_unit|Mux15~15, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~51 , exe_stage|al_unit|ShiftLeft0~51, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~52 , exe_stage|al_unit|ShiftLeft0~52, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~134 , exe_stage|al_unit|ShiftLeft0~134, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~53 , exe_stage|al_unit|ShiftLeft0~53, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~54 , exe_stage|al_unit|ShiftLeft0~54, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~113 , exe_stage|al_unit|ShiftLeft0~113, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight1~62 , exe_stage|al_unit|ShiftRight1~62, piplelinedcpu, 1
instance = comp, \exe_stage|alu_inb|y[31]~32 , exe_stage|alu_inb|y[31]~32, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~118 , exe_stage|al_unit|ShiftLeft0~118, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[24]~233 , exe_stage|save_pc8|y[24]~233, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[24]~234 , exe_stage|save_pc8|y[24]~234, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[24]~235 , exe_stage|save_pc8|y[24]~235, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[24]~239 , exe_stage|save_pc8|y[24]~239, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[24]~240 , exe_stage|save_pc8|y[24]~240, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[24]~241 , exe_stage|save_pc8|y[24]~241, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[24]~242 , exe_stage|save_pc8|y[24]~242, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[24]~243 , exe_stage|save_pc8|y[24]~243, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux7~20 , id_stage|alu_a|Mux7~20, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux7~21 , id_stage|alu_a|Mux7~21, piplelinedcpu, 1
instance = comp, \de_reg|ea[24] , de_reg|ea[24], piplelinedcpu, 1
instance = comp, \exe_stage|alu_ina|y[24]~30 , exe_stage|alu_ina|y[24]~30, piplelinedcpu, 1
instance = comp, \exe_stage|alu_ina|y[23]~29 , exe_stage|alu_ina|y[23]~29, piplelinedcpu, 1
instance = comp, \wb_stage|y[22]~21 , wb_stage|y[22]~21, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[15][22] , id_stage|rf|register[15][22], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[12][22] , id_stage|rf|register[12][22], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[13][22] , id_stage|rf|register[13][22], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux9~17 , id_stage|alu_b|Mux9~17, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux9~18 , id_stage|alu_b|Mux9~18, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[1][22] , id_stage|rf|register[1][22], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[2][22] , id_stage|rf|register[2][22], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux9~14 , id_stage|alu_b|Mux9~14, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[7][22] , id_stage|rf|register[7][22], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[6][22] , id_stage|rf|register[6][22], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[4][22] , id_stage|rf|register[4][22], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[5][22] , id_stage|rf|register[5][22], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux9~12 , id_stage|alu_b|Mux9~12, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux9~13 , id_stage|alu_b|Mux9~13, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[3][22] , id_stage|rf|register[3][22], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux9~15 , id_stage|alu_b|Mux9~15, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[9][22] , id_stage|rf|register[9][22], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[10][22] , id_stage|rf|register[10][22], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[8][22]~feeder , id_stage|rf|register[8][22]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[8][22] , id_stage|rf|register[8][22], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux9~10 , id_stage|alu_b|Mux9~10, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux9~11 , id_stage|alu_b|Mux9~11, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux9~16 , id_stage|alu_b|Mux9~16, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[18][22] , id_stage|rf|register[18][22], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[26][22] , id_stage|rf|register[26][22], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux9~0 , id_stage|alu_b|Mux9~0, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[30][22] , id_stage|rf|register[30][22], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux9~1 , id_stage|alu_b|Mux9~1, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[31][22] , id_stage|rf|register[31][22], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[27][22] , id_stage|rf|register[27][22], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[23][22] , id_stage|rf|register[23][22], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[19][22] , id_stage|rf|register[19][22], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux9~7 , id_stage|alu_b|Mux9~7, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux9~8 , id_stage|alu_b|Mux9~8, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[20][22] , id_stage|rf|register[20][22], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[28][22] , id_stage|rf|register[28][22], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[16][22] , id_stage|rf|register[16][22], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[24][22] , id_stage|rf|register[24][22], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux9~4 , id_stage|alu_b|Mux9~4, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux9~5 , id_stage|alu_b|Mux9~5, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[25][22] , id_stage|rf|register[25][22], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[29][22] , id_stage|rf|register[29][22], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[17][22]~feeder , id_stage|rf|register[17][22]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[17][22] , id_stage|rf|register[17][22], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[21][22] , id_stage|rf|register[21][22], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux9~2 , id_stage|alu_b|Mux9~2, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux9~3 , id_stage|alu_b|Mux9~3, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux9~6 , id_stage|alu_b|Mux9~6, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux9~9 , id_stage|alu_b|Mux9~9, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux9~19 , id_stage|alu_b|Mux9~19, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux9~20 , id_stage|alu_b|Mux9~20, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux9~21 , id_stage|alu_b|Mux9~21, piplelinedcpu, 1
instance = comp, \de_reg|eb[22] , de_reg|eb[22], piplelinedcpu, 1
instance = comp, \exe_stage|alu_inb|y[22]~10 , exe_stage|alu_inb|y[22]~10, piplelinedcpu, 1
instance = comp, \em_reg|malu[21] , em_reg|malu[21], piplelinedcpu, 1
instance = comp, \wb_stage|y[21]~20 , wb_stage|y[21]~20, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[11][21]~feeder , id_stage|rf|register[11][21]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[11][21] , id_stage|rf|register[11][21], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[10][21]~feeder , id_stage|rf|register[10][21]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[10][21] , id_stage|rf|register[10][21], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[9][21] , id_stage|rf|register[9][21], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[8][21] , id_stage|rf|register[8][21], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux10~0 , id_stage|alu_b|Mux10~0, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux10~1 , id_stage|alu_b|Mux10~1, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[2][21]~feeder , id_stage|rf|register[2][21]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[2][21] , id_stage|rf|register[2][21], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[3][21] , id_stage|rf|register[3][21], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux10~15 , id_stage|alu_b|Mux10~15, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[25][21] , id_stage|rf|register[25][21], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[21][21] , id_stage|rf|register[21][21], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[17][21] , id_stage|rf|register[17][21], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux10~2 , id_stage|alu_b|Mux10~2, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux10~3 , id_stage|alu_b|Mux10~3, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[22][21] , id_stage|rf|register[22][21], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[18][21] , id_stage|rf|register[18][21], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[26][21] , id_stage|rf|register[26][21], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux10~4 , id_stage|alu_b|Mux10~4, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux10~5 , id_stage|alu_b|Mux10~5, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[24][21] , id_stage|rf|register[24][21], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[16][21] , id_stage|rf|register[16][21], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux10~6 , id_stage|alu_b|Mux10~6, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[28][21] , id_stage|rf|register[28][21], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux10~7 , id_stage|alu_b|Mux10~7, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux10~8 , id_stage|alu_b|Mux10~8, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux10~11 , id_stage|alu_b|Mux10~11, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux10~16 , id_stage|alu_b|Mux10~16, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux10~19 , id_stage|alu_b|Mux10~19, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux10~20 , id_stage|alu_b|Mux10~20, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux10~21 , id_stage|alu_b|Mux10~21, piplelinedcpu, 1
instance = comp, \de_reg|eb[21] , de_reg|eb[21], piplelinedcpu, 1
instance = comp, \exe_stage|alu_inb|y[21]~11 , exe_stage|alu_inb|y[21]~11, piplelinedcpu, 1
instance = comp, \exe_stage|alu_ina|y[20]~26 , exe_stage|alu_ina|y[20]~26, piplelinedcpu, 1
instance = comp, \de_reg|ea[19]~feeder , de_reg|ea[19]~feeder, piplelinedcpu, 1
instance = comp, \de_reg|ea[19] , de_reg|ea[19], piplelinedcpu, 1
instance = comp, \exe_stage|alu_ina|y[19]~25 , exe_stage|alu_ina|y[19]~25, piplelinedcpu, 1
instance = comp, \em_reg|malu[17] , em_reg|malu[17], piplelinedcpu, 1
instance = comp, \mw_reg|walu[17]~feeder , mw_reg|walu[17]~feeder, piplelinedcpu, 1
instance = comp, \mw_reg|walu[17] , mw_reg|walu[17], piplelinedcpu, 1
instance = comp, \wb_stage|y[17]~14 , wb_stage|y[17]~14, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[10][17]~feeder , id_stage|rf|register[10][17]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[10][17] , id_stage|rf|register[10][17], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[11][17] , id_stage|rf|register[11][17], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[9][17]~feeder , id_stage|rf|register[9][17]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[9][17] , id_stage|rf|register[9][17], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[8][17] , id_stage|rf|register[8][17], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux14~0 , id_stage|alu_a|Mux14~0, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux14~1 , id_stage|alu_a|Mux14~1, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[2][17] , id_stage|rf|register[2][17], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[1][17] , id_stage|rf|register[1][17], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[5][17] , id_stage|rf|register[5][17], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[4][17] , id_stage|rf|register[4][17], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[6][17]~feeder , id_stage|rf|register[6][17]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[6][17] , id_stage|rf|register[6][17], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux14~12 , id_stage|alu_a|Mux14~12, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[7][17]~feeder , id_stage|rf|register[7][17]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[7][17] , id_stage|rf|register[7][17], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux14~13 , id_stage|alu_a|Mux14~13, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux14~14 , id_stage|alu_a|Mux14~14, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux14~15 , id_stage|alu_a|Mux14~15, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[29][17] , id_stage|rf|register[29][17], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[25][17]~feeder , id_stage|rf|register[25][17]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[25][17] , id_stage|rf|register[25][17], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[21][17] , id_stage|rf|register[21][17], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[17][17]~feeder , id_stage|rf|register[17][17]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[17][17] , id_stage|rf|register[17][17], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux14~2 , id_stage|alu_a|Mux14~2, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux14~3 , id_stage|alu_a|Mux14~3, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[18][17] , id_stage|rf|register[18][17], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[26][17] , id_stage|rf|register[26][17], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux14~4 , id_stage|alu_a|Mux14~4, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[22][17] , id_stage|rf|register[22][17], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[30][17] , id_stage|rf|register[30][17], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux14~5 , id_stage|alu_a|Mux14~5, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[20][17] , id_stage|rf|register[20][17], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[28][17] , id_stage|rf|register[28][17], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[16][17] , id_stage|rf|register[16][17], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[24][17] , id_stage|rf|register[24][17], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux14~6 , id_stage|alu_a|Mux14~6, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux14~7 , id_stage|alu_a|Mux14~7, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux14~8 , id_stage|alu_a|Mux14~8, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[31][17] , id_stage|rf|register[31][17], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[19][17] , id_stage|rf|register[19][17], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[23][17] , id_stage|rf|register[23][17], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux14~9 , id_stage|alu_a|Mux14~9, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux14~10 , id_stage|alu_a|Mux14~10, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux14~11 , id_stage|alu_a|Mux14~11, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux14~16 , id_stage|alu_a|Mux14~16, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux14~19 , id_stage|alu_a|Mux14~19, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux14~20 , id_stage|alu_a|Mux14~20, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux14~21 , id_stage|alu_a|Mux14~21, piplelinedcpu, 1
instance = comp, \de_reg|ea[17] , de_reg|ea[17], piplelinedcpu, 1
instance = comp, \exe_stage|alu_ina|y[17]~23 , exe_stage|alu_ina|y[17]~23, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Mux15~6 , exe_stage|al_unit|Mux15~6, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Mux15~7 , exe_stage|al_unit|Mux15~7, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Mux15~8 , exe_stage|al_unit|Mux15~8, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Mux15~10 , exe_stage|al_unit|Mux15~10, piplelinedcpu, 1
instance = comp, \de_reg|ea[13]~feeder , de_reg|ea[13]~feeder, piplelinedcpu, 1
instance = comp, \de_reg|ea[13] , de_reg|ea[13], piplelinedcpu, 1
instance = comp, \exe_stage|alu_ina|y[13]~19 , exe_stage|alu_ina|y[13]~19, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[9][12] , id_stage|rf|register[9][12], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[10][12] , id_stage|rf|register[10][12], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[8][12] , id_stage|rf|register[8][12], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux19~10 , id_stage|alu_b|Mux19~10, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[11][12]~feeder , id_stage|rf|register[11][12]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[11][12] , id_stage|rf|register[11][12], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux19~11 , id_stage|alu_b|Mux19~11, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[5][12]~feeder , id_stage|rf|register[5][12]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[5][12] , id_stage|rf|register[5][12], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[4][12] , id_stage|rf|register[4][12], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux19~12 , id_stage|alu_b|Mux19~12, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[7][12] , id_stage|rf|register[7][12], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux19~13 , id_stage|alu_b|Mux19~13, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[2][12] , id_stage|rf|register[2][12], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[1][12] , id_stage|rf|register[1][12], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux19~14 , id_stage|alu_b|Mux19~14, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux19~15 , id_stage|alu_b|Mux19~15, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux19~16 , id_stage|alu_b|Mux19~16, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[15][12] , id_stage|rf|register[15][12], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[13][12] , id_stage|rf|register[13][12], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[12][12] , id_stage|rf|register[12][12], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux19~17 , id_stage|alu_b|Mux19~17, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[14][12] , id_stage|rf|register[14][12], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux19~18 , id_stage|alu_b|Mux19~18, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[27][12] , id_stage|rf|register[27][12], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[19][12] , id_stage|rf|register[19][12], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[23][12]~feeder , id_stage|rf|register[23][12]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[23][12] , id_stage|rf|register[23][12], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux19~7 , id_stage|alu_b|Mux19~7, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux19~8 , id_stage|alu_b|Mux19~8, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[30][12] , id_stage|rf|register[30][12], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[22][12] , id_stage|rf|register[22][12], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[26][12] , id_stage|rf|register[26][12], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[18][12] , id_stage|rf|register[18][12], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux19~0 , id_stage|alu_b|Mux19~0, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux19~1 , id_stage|alu_b|Mux19~1, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[29][12] , id_stage|rf|register[29][12], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[25][12] , id_stage|rf|register[25][12], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[21][12] , id_stage|rf|register[21][12], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[17][12] , id_stage|rf|register[17][12], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux19~2 , id_stage|alu_b|Mux19~2, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux19~3 , id_stage|alu_b|Mux19~3, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[20][12] , id_stage|rf|register[20][12], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[28][12] , id_stage|rf|register[28][12], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux19~5 , id_stage|alu_b|Mux19~5, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux19~6 , id_stage|alu_b|Mux19~6, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux19~9 , id_stage|alu_b|Mux19~9, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux19~19 , id_stage|alu_b|Mux19~19, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux19~20 , id_stage|alu_b|Mux19~20, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux19~21 , id_stage|alu_b|Mux19~21, piplelinedcpu, 1
instance = comp, \de_reg|eb[12] , de_reg|eb[12], piplelinedcpu, 1
instance = comp, \exe_stage|alu_inb|y[12]~20 , exe_stage|alu_inb|y[12]~20, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|s~144 , exe_stage|al_unit|s~144, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|s~142 , exe_stage|al_unit|s~142, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[2]~30 , exe_stage|save_pc8|y[2]~30, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight1~82 , exe_stage|al_unit|ShiftRight1~82, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight1~63 , exe_stage|al_unit|ShiftRight1~63, piplelinedcpu, 1
instance = comp, \de_reg|eimm[15] , de_reg|eimm[15], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[9][15]~feeder , id_stage|rf|register[9][15]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[9][15] , id_stage|rf|register[9][15], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[8][15] , id_stage|rf|register[8][15], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux16~0 , id_stage|alu_b|Mux16~0, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[11][15]~feeder , id_stage|rf|register[11][15]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[11][15] , id_stage|rf|register[11][15], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[10][15] , id_stage|rf|register[10][15], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux16~1 , id_stage|alu_b|Mux16~1, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[16][15] , id_stage|rf|register[16][15], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[24][15] , id_stage|rf|register[24][15], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux16~6 , id_stage|alu_b|Mux16~6, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[20][15] , id_stage|rf|register[20][15], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[28][15] , id_stage|rf|register[28][15], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux16~7 , id_stage|alu_b|Mux16~7, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[30][15]~feeder , id_stage|rf|register[30][15]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[30][15] , id_stage|rf|register[30][15], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[18][15]~feeder , id_stage|rf|register[18][15]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[18][15] , id_stage|rf|register[18][15], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[26][15] , id_stage|rf|register[26][15], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux16~4 , id_stage|alu_b|Mux16~4, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux16~5 , id_stage|alu_b|Mux16~5, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux16~8 , id_stage|alu_b|Mux16~8, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[23][15]~feeder , id_stage|rf|register[23][15]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[23][15] , id_stage|rf|register[23][15], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[19][15]~feeder , id_stage|rf|register[19][15]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[19][15] , id_stage|rf|register[19][15], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux16~9 , id_stage|alu_b|Mux16~9, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[27][15] , id_stage|rf|register[27][15], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[31][15] , id_stage|rf|register[31][15], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux16~10 , id_stage|alu_b|Mux16~10, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux16~11 , id_stage|alu_b|Mux16~11, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[2][15] , id_stage|rf|register[2][15], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[3][15] , id_stage|rf|register[3][15], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[1][15] , id_stage|rf|register[1][15], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[7][15]~feeder , id_stage|rf|register[7][15]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[7][15] , id_stage|rf|register[7][15], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[5][15] , id_stage|rf|register[5][15], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux16~13 , id_stage|alu_b|Mux16~13, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux16~14 , id_stage|alu_b|Mux16~14, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux16~15 , id_stage|alu_b|Mux16~15, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux16~16 , id_stage|alu_b|Mux16~16, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux16~19 , id_stage|alu_b|Mux16~19, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux16~21 , id_stage|alu_a|Mux16~21, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux16~20 , id_stage|alu_b|Mux16~20, piplelinedcpu, 1
instance = comp, \de_reg|eb[15] , de_reg|eb[15], piplelinedcpu, 1
instance = comp, \exe_stage|alu_inb|y[15]~17 , exe_stage|alu_inb|y[15]~17, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight1~64 , exe_stage|al_unit|ShiftRight1~64, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight0~63 , exe_stage|al_unit|ShiftRight0~63, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight0~43 , exe_stage|al_unit|ShiftRight0~43, piplelinedcpu, 1
instance = comp, \em_reg|malu[20] , em_reg|malu[20], piplelinedcpu, 1
instance = comp, \mw_reg|walu[20]~feeder , mw_reg|walu[20]~feeder, piplelinedcpu, 1
instance = comp, \mw_reg|walu[20] , mw_reg|walu[20], piplelinedcpu, 1
instance = comp, \wb_stage|y[20]~19 , wb_stage|y[20]~19, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[30][20] , id_stage|rf|register[30][20], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[22][20] , id_stage|rf|register[22][20], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[18][20] , id_stage|rf|register[18][20], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[26][20] , id_stage|rf|register[26][20], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux11~0 , id_stage|alu_b|Mux11~0, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux11~1 , id_stage|alu_b|Mux11~1, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[31][20]~feeder , id_stage|rf|register[31][20]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[31][20] , id_stage|rf|register[31][20], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[23][20] , id_stage|rf|register[23][20], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[19][20] , id_stage|rf|register[19][20], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux11~7 , id_stage|alu_b|Mux11~7, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux11~8 , id_stage|alu_b|Mux11~8, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[25][20] , id_stage|rf|register[25][20], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[29][20] , id_stage|rf|register[29][20], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[21][20]~feeder , id_stage|rf|register[21][20]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[21][20] , id_stage|rf|register[21][20], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[17][20]~feeder , id_stage|rf|register[17][20]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[17][20] , id_stage|rf|register[17][20], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux11~2 , id_stage|alu_b|Mux11~2, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux11~3 , id_stage|alu_b|Mux11~3, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[20][20] , id_stage|rf|register[20][20], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[16][20] , id_stage|rf|register[16][20], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[24][20]~feeder , id_stage|rf|register[24][20]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[24][20] , id_stage|rf|register[24][20], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux11~4 , id_stage|alu_b|Mux11~4, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux11~5 , id_stage|alu_b|Mux11~5, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux11~6 , id_stage|alu_b|Mux11~6, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux11~9 , id_stage|alu_b|Mux11~9, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[15][20] , id_stage|rf|register[15][20], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[13][20] , id_stage|rf|register[13][20], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[12][20] , id_stage|rf|register[12][20], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux11~17 , id_stage|alu_b|Mux11~17, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux11~18 , id_stage|alu_b|Mux11~18, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[9][20] , id_stage|rf|register[9][20], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[11][20] , id_stage|rf|register[11][20], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[8][20] , id_stage|rf|register[8][20], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[10][20] , id_stage|rf|register[10][20], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux11~10 , id_stage|alu_b|Mux11~10, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux11~11 , id_stage|alu_b|Mux11~11, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[3][20] , id_stage|rf|register[3][20], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[2][20] , id_stage|rf|register[2][20], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[1][20] , id_stage|rf|register[1][20], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux11~14 , id_stage|alu_b|Mux11~14, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[6][20] , id_stage|rf|register[6][20], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[5][20] , id_stage|rf|register[5][20], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[4][20] , id_stage|rf|register[4][20], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux11~12 , id_stage|alu_b|Mux11~12, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux11~13 , id_stage|alu_b|Mux11~13, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux11~15 , id_stage|alu_b|Mux11~15, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux11~16 , id_stage|alu_b|Mux11~16, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux11~19 , id_stage|alu_b|Mux11~19, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux11~20 , id_stage|alu_b|Mux11~20, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux11~21 , id_stage|alu_b|Mux11~21, piplelinedcpu, 1
instance = comp, \de_reg|eb[20]~feeder , de_reg|eb[20]~feeder, piplelinedcpu, 1
instance = comp, \de_reg|eb[20] , de_reg|eb[20], piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~112 , exe_stage|al_unit|ShiftLeft0~112, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~114 , exe_stage|al_unit|ShiftLeft0~114, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~124 , exe_stage|al_unit|ShiftLeft0~124, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~125 , exe_stage|al_unit|ShiftLeft0~125, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[27]~261 , exe_stage|save_pc8|y[27]~261, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~65 , exe_stage|al_unit|ShiftLeft0~65, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~66 , exe_stage|al_unit|ShiftLeft0~66, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[27]~262 , exe_stage|save_pc8|y[27]~262, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[27]~263 , exe_stage|save_pc8|y[27]~263, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[23]~301 , exe_stage|save_pc8|y[23]~301, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[23]~300 , exe_stage|save_pc8|y[23]~300, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[27]~264 , exe_stage|save_pc8|y[27]~264, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[27]~265 , exe_stage|save_pc8|y[27]~265, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[27]~266 , exe_stage|save_pc8|y[27]~266, piplelinedcpu, 1
instance = comp, \exe_stage|alu_inb|y[27]~5 , exe_stage|alu_inb|y[27]~5, piplelinedcpu, 1
instance = comp, \exe_stage|alu_inb|y[25]~7 , exe_stage|alu_inb|y[25]~7, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Add1~54 , exe_stage|al_unit|Add1~54, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[27]~267 , exe_stage|save_pc8|y[27]~267, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[27]~269 , exe_stage|save_pc8|y[27]~269, piplelinedcpu, 1
instance = comp, \em_reg|malu[27]~feeder , em_reg|malu[27]~feeder, piplelinedcpu, 1
instance = comp, \em_reg|malu[27] , em_reg|malu[27], piplelinedcpu, 1
instance = comp, \mw_reg|walu[27]~feeder , mw_reg|walu[27]~feeder, piplelinedcpu, 1
instance = comp, \mw_reg|walu[27] , mw_reg|walu[27], piplelinedcpu, 1
instance = comp, \wb_stage|y[27]~26 , wb_stage|y[27]~26, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[10][27]~feeder , id_stage|rf|register[10][27]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[10][27] , id_stage|rf|register[10][27], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[11][27] , id_stage|rf|register[11][27], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux4~1 , id_stage|alu_b|Mux4~1, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[3][27] , id_stage|rf|register[3][27], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[1][27] , id_stage|rf|register[1][27], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[5][27] , id_stage|rf|register[5][27], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[4][27] , id_stage|rf|register[4][27], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux4~12 , id_stage|alu_b|Mux4~12, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[7][27] , id_stage|rf|register[7][27], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux4~13 , id_stage|alu_b|Mux4~13, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux4~14 , id_stage|alu_b|Mux4~14, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux4~15 , id_stage|alu_b|Mux4~15, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[26][27] , id_stage|rf|register[26][27], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[18][27] , id_stage|rf|register[18][27], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux4~4 , id_stage|alu_b|Mux4~4, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[22][27] , id_stage|rf|register[22][27], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[30][27] , id_stage|rf|register[30][27], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux4~5 , id_stage|alu_b|Mux4~5, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux4~8 , id_stage|alu_b|Mux4~8, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[17][27] , id_stage|rf|register[17][27], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux4~2 , id_stage|alu_b|Mux4~2, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[25][27] , id_stage|rf|register[25][27], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[29][27] , id_stage|rf|register[29][27], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux4~3 , id_stage|alu_b|Mux4~3, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[27][27] , id_stage|rf|register[27][27], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[31][27]~feeder , id_stage|rf|register[31][27]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[31][27] , id_stage|rf|register[31][27], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux4~10 , id_stage|alu_b|Mux4~10, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux4~11 , id_stage|alu_b|Mux4~11, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux4~16 , id_stage|alu_b|Mux4~16, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[12][27] , id_stage|rf|register[12][27], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux4~17 , id_stage|alu_b|Mux4~17, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[15][27] , id_stage|rf|register[15][27], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[13][27] , id_stage|rf|register[13][27], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux4~18 , id_stage|alu_b|Mux4~18, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux4~19 , id_stage|alu_b|Mux4~19, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux4~20 , id_stage|alu_b|Mux4~20, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux4~21 , id_stage|alu_b|Mux4~21, piplelinedcpu, 1
instance = comp, \de_reg|eb[27] , de_reg|eb[27], piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight1~54 , exe_stage|al_unit|ShiftRight1~54, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight1~55 , exe_stage|al_unit|ShiftRight1~55, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight0~57 , exe_stage|al_unit|ShiftRight0~57, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight0~59 , exe_stage|al_unit|ShiftRight0~59, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight0~95 , exe_stage|al_unit|ShiftRight0~95, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[2]~35 , exe_stage|save_pc8|y[2]~35, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[11]~127 , exe_stage|save_pc8|y[11]~127, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight1~77 , exe_stage|al_unit|ShiftRight1~77, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight1~88 , exe_stage|al_unit|ShiftRight1~88, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[11]~128 , exe_stage|save_pc8|y[11]~128, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|s~143 , exe_stage|al_unit|s~143, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[13]~100 , exe_stage|save_pc8|y[13]~100, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[13]~101 , exe_stage|save_pc8|y[13]~101, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[13]~102 , exe_stage|save_pc8|y[13]~102, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[13]~103 , exe_stage|save_pc8|y[13]~103, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[11]~129 , exe_stage|save_pc8|y[11]~129, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[11]~130 , exe_stage|save_pc8|y[11]~130, piplelinedcpu, 1
instance = comp, \wb_stage|y[10]~7 , wb_stage|y[10]~7, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[20][10] , id_stage|rf|register[20][10], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[28][10] , id_stage|rf|register[28][10], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[16][10] , id_stage|rf|register[16][10], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[24][10] , id_stage|rf|register[24][10], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux21~4 , id_stage|alu_a|Mux21~4, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux21~5 , id_stage|alu_a|Mux21~5, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[25][10] , id_stage|rf|register[25][10], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[29][10] , id_stage|rf|register[29][10], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[17][10] , id_stage|rf|register[17][10], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[21][10] , id_stage|rf|register[21][10], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux21~2 , id_stage|alu_a|Mux21~2, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux21~3 , id_stage|alu_a|Mux21~3, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux21~6 , id_stage|alu_a|Mux21~6, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[30][10] , id_stage|rf|register[30][10], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[26][10] , id_stage|rf|register[26][10], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[18][10]~feeder , id_stage|rf|register[18][10]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[18][10] , id_stage|rf|register[18][10], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux21~0 , id_stage|alu_a|Mux21~0, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[22][10] , id_stage|rf|register[22][10], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux21~1 , id_stage|alu_a|Mux21~1, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[31][10]~feeder , id_stage|rf|register[31][10]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[31][10] , id_stage|rf|register[31][10], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[27][10] , id_stage|rf|register[27][10], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[23][10] , id_stage|rf|register[23][10], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux21~7 , id_stage|alu_a|Mux21~7, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux21~8 , id_stage|alu_a|Mux21~8, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux21~9 , id_stage|alu_a|Mux21~9, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[15][10] , id_stage|rf|register[15][10], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[12][10] , id_stage|rf|register[12][10], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux21~17 , id_stage|alu_a|Mux21~17, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux21~18 , id_stage|alu_a|Mux21~18, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[11][10] , id_stage|rf|register[11][10], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[8][10]~feeder , id_stage|rf|register[8][10]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[8][10] , id_stage|rf|register[8][10], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[10][10]~feeder , id_stage|rf|register[10][10]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[10][10] , id_stage|rf|register[10][10], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux21~10 , id_stage|alu_a|Mux21~10, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux21~11 , id_stage|alu_a|Mux21~11, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux21~16 , id_stage|alu_a|Mux21~16, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux21~19 , id_stage|alu_a|Mux21~19, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux21~20 , id_stage|alu_a|Mux21~20, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux21~21 , id_stage|alu_a|Mux21~21, piplelinedcpu, 1
instance = comp, \de_reg|ea[10] , de_reg|ea[10], piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|s~140 , exe_stage|al_unit|s~140, piplelinedcpu, 1
instance = comp, \exe_stage|alu_ina|y[9]~10 , exe_stage|alu_ina|y[9]~10, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Add0~18 , exe_stage|al_unit|Add0~18, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Add0~20 , exe_stage|al_unit|Add0~20, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[10]~123 , exe_stage|save_pc8|y[10]~123, piplelinedcpu, 1
instance = comp, \em_reg|malu[19] , em_reg|malu[19], piplelinedcpu, 1
instance = comp, \mw_reg|walu[19] , mw_reg|walu[19], piplelinedcpu, 1
instance = comp, \wb_stage|y[19]~18 , wb_stage|y[19]~18, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[10][19] , id_stage|rf|register[10][19], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[11][19]~feeder , id_stage|rf|register[11][19]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[11][19] , id_stage|rf|register[11][19], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux12~1 , id_stage|alu_b|Mux12~1, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[25][19] , id_stage|rf|register[25][19], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[29][19] , id_stage|rf|register[29][19], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[17][19]~feeder , id_stage|rf|register[17][19]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[17][19] , id_stage|rf|register[17][19], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[21][19] , id_stage|rf|register[21][19], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux12~2 , id_stage|alu_b|Mux12~2, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux12~3 , id_stage|alu_b|Mux12~3, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[30][19]~feeder , id_stage|rf|register[30][19]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[30][19] , id_stage|rf|register[30][19], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[22][19] , id_stage|rf|register[22][19], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[26][19] , id_stage|rf|register[26][19], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[18][19] , id_stage|rf|register[18][19], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux12~4 , id_stage|alu_b|Mux12~4, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux12~5 , id_stage|alu_b|Mux12~5, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[20][19] , id_stage|rf|register[20][19], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[28][19] , id_stage|rf|register[28][19], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[24][19] , id_stage|rf|register[24][19], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[16][19] , id_stage|rf|register[16][19], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux12~6 , id_stage|alu_b|Mux12~6, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux12~7 , id_stage|alu_b|Mux12~7, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux12~8 , id_stage|alu_b|Mux12~8, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[31][19] , id_stage|rf|register[31][19], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[19][19] , id_stage|rf|register[19][19], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[23][19]~feeder , id_stage|rf|register[23][19]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[23][19] , id_stage|rf|register[23][19], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux12~9 , id_stage|alu_b|Mux12~9, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux12~10 , id_stage|alu_b|Mux12~10, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux12~11 , id_stage|alu_b|Mux12~11, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux12~16 , id_stage|alu_b|Mux12~16, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux12~19 , id_stage|alu_b|Mux12~19, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux12~20 , id_stage|alu_b|Mux12~20, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux12~21 , id_stage|alu_b|Mux12~21, piplelinedcpu, 1
instance = comp, \de_reg|eb[19] , de_reg|eb[19], piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight1~36 , exe_stage|al_unit|ShiftRight1~36, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight0~51 , exe_stage|al_unit|ShiftRight0~51, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight0~54 , exe_stage|al_unit|ShiftRight0~54, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight1~87 , exe_stage|al_unit|ShiftRight1~87, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[14][27] , id_stage|rf|register[14][27], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux4~17 , id_stage|alu_a|Mux4~17, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux4~18 , id_stage|alu_a|Mux4~18, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[19][27]~feeder , id_stage|rf|register[19][27]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[19][27] , id_stage|rf|register[19][27], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[23][27] , id_stage|rf|register[23][27], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux4~9 , id_stage|alu_a|Mux4~9, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux4~10 , id_stage|alu_a|Mux4~10, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux4~5 , id_stage|alu_a|Mux4~5, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[24][27] , id_stage|rf|register[24][27], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[16][27] , id_stage|rf|register[16][27], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux4~6 , id_stage|alu_a|Mux4~6, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[28][27] , id_stage|rf|register[28][27], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[20][27] , id_stage|rf|register[20][27], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux4~7 , id_stage|alu_a|Mux4~7, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux4~8 , id_stage|alu_a|Mux4~8, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux4~11 , id_stage|alu_a|Mux4~11, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[2][27]~feeder , id_stage|rf|register[2][27]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[2][27] , id_stage|rf|register[2][27], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[6][27] , id_stage|rf|register[6][27], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux4~12 , id_stage|alu_a|Mux4~12, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux4~13 , id_stage|alu_a|Mux4~13, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux4~14 , id_stage|alu_a|Mux4~14, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux4~15 , id_stage|alu_a|Mux4~15, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux4~16 , id_stage|alu_a|Mux4~16, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux4~19 , id_stage|alu_a|Mux4~19, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux4~20 , id_stage|alu_a|Mux4~20, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux4~21 , id_stage|alu_a|Mux4~21, piplelinedcpu, 1
instance = comp, \if_stage|pc4[25]~46 , if_stage|pc4[25]~46, piplelinedcpu, 1
instance = comp, \inst_reg|pc_plus4|q[25] , inst_reg|pc_plus4|q[25], piplelinedcpu, 1
instance = comp, \if_stage|next_pc|Mux11~0 , if_stage|next_pc|Mux11~0, piplelinedcpu, 1
instance = comp, \if_stage|next_pc|Mux11~1 , if_stage|next_pc|Mux11~1, piplelinedcpu, 1
instance = comp, \prog_cnt|program_counter|q[20] , prog_cnt|program_counter|q[20], piplelinedcpu, 1
instance = comp, \if_stage|pc4[18]~32 , if_stage|pc4[18]~32, piplelinedcpu, 1
instance = comp, \if_stage|pc4[19]~34 , if_stage|pc4[19]~34, piplelinedcpu, 1
instance = comp, \if_stage|pc4[20]~36 , if_stage|pc4[20]~36, piplelinedcpu, 1
instance = comp, \inst_reg|pc_plus4|q[20] , inst_reg|pc_plus4|q[20], piplelinedcpu, 1
instance = comp, \id_stage|bpc[18]~32 , id_stage|bpc[18]~32, piplelinedcpu, 1
instance = comp, \id_stage|bpc[21]~38 , id_stage|bpc[21]~38, piplelinedcpu, 1
instance = comp, \id_stage|bpc[23]~42 , id_stage|bpc[23]~42, piplelinedcpu, 1
instance = comp, \id_stage|bpc[24]~44 , id_stage|bpc[24]~44, piplelinedcpu, 1
instance = comp, \id_stage|bpc[26]~48 , id_stage|bpc[26]~48, piplelinedcpu, 1
instance = comp, \id_stage|bpc[27]~50 , id_stage|bpc[27]~50, piplelinedcpu, 1
instance = comp, \if_stage|next_pc|Mux4~0 , if_stage|next_pc|Mux4~0, piplelinedcpu, 1
instance = comp, \if_stage|next_pc|Mux4~1 , if_stage|next_pc|Mux4~1, piplelinedcpu, 1
instance = comp, \prog_cnt|program_counter|q[27] , prog_cnt|program_counter|q[27], piplelinedcpu, 1
instance = comp, \if_stage|pc4[26]~48 , if_stage|pc4[26]~48, piplelinedcpu, 1
instance = comp, \if_stage|pc4[28]~52 , if_stage|pc4[28]~52, piplelinedcpu, 1
instance = comp, \if_stage|pc4[29]~54 , if_stage|pc4[29]~54, piplelinedcpu, 1
instance = comp, \if_stage|pc4[30]~56 , if_stage|pc4[30]~56, piplelinedcpu, 1
instance = comp, \inst_reg|pc_plus4|q[30] , inst_reg|pc_plus4|q[30], piplelinedcpu, 1
instance = comp, \de_reg|epc4[30] , de_reg|epc4[30], piplelinedcpu, 1
instance = comp, \exe_stage|epc8[29]~54 , exe_stage|epc8[29]~54, piplelinedcpu, 1
instance = comp, \exe_stage|epc8[30]~56 , exe_stage|epc8[30]~56, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~90 , exe_stage|al_unit|ShiftLeft0~90, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~92 , exe_stage|al_unit|ShiftLeft0~92, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~108 , exe_stage|al_unit|ShiftLeft0~108, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~107 , exe_stage|al_unit|ShiftLeft0~107, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~136 , exe_stage|al_unit|ShiftLeft0~136, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~109 , exe_stage|al_unit|ShiftLeft0~109, piplelinedcpu, 1
instance = comp, \em_reg|malu[9] , em_reg|malu[9], piplelinedcpu, 1
instance = comp, \mw_reg|walu[9] , mw_reg|walu[9], piplelinedcpu, 1
instance = comp, \wb_stage|y[9]~5 , wb_stage|y[9]~5, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[2][9] , id_stage|rf|register[2][9], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[1][9] , id_stage|rf|register[1][9], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[7][9] , id_stage|rf|register[7][9], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[4][9]~feeder , id_stage|rf|register[4][9]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[4][9] , id_stage|rf|register[4][9], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[6][9]~feeder , id_stage|rf|register[6][9]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[6][9] , id_stage|rf|register[6][9], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux22~12 , id_stage|alu_a|Mux22~12, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux22~13 , id_stage|alu_a|Mux22~13, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux22~14 , id_stage|alu_a|Mux22~14, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux22~15 , id_stage|alu_a|Mux22~15, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux22~16 , id_stage|alu_a|Mux22~16, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[10][9] , id_stage|rf|register[10][9], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[8][9] , id_stage|rf|register[8][9], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[9][9]~feeder , id_stage|rf|register[9][9]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[9][9] , id_stage|rf|register[9][9], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux22~0 , id_stage|alu_a|Mux22~0, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux22~1 , id_stage|alu_a|Mux22~1, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux22~19 , id_stage|alu_a|Mux22~19, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux22~20 , id_stage|alu_a|Mux22~20, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux22~21 , id_stage|alu_a|Mux22~21, piplelinedcpu, 1
instance = comp, \de_reg|ea[9] , de_reg|ea[9], piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|s~139 , exe_stage|al_unit|s~139, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[9]~113 , exe_stage|save_pc8|y[9]~113, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight0~19 , exe_stage|al_unit|ShiftRight0~19, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight1~24 , exe_stage|al_unit|ShiftRight1~24, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight0~37 , exe_stage|al_unit|ShiftRight0~37, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight0~86 , exe_stage|al_unit|ShiftRight0~86, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[2]~34 , exe_stage|save_pc8|y[2]~34, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[9]~111 , exe_stage|save_pc8|y[9]~111, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[9]~112 , exe_stage|save_pc8|y[9]~112, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight0~29 , exe_stage|al_unit|ShiftRight0~29, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight1~30 , exe_stage|al_unit|ShiftRight1~30, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight0~47 , exe_stage|al_unit|ShiftRight0~47, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight0~45 , exe_stage|al_unit|ShiftRight0~45, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight0~46 , exe_stage|al_unit|ShiftRight0~46, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight0~49 , exe_stage|al_unit|ShiftRight0~49, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[9]~114 , exe_stage|save_pc8|y[9]~114, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[9]~115 , exe_stage|save_pc8|y[9]~115, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[9]~116 , exe_stage|save_pc8|y[9]~116, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|s~138 , exe_stage|al_unit|s~138, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[9]~117 , exe_stage|save_pc8|y[9]~117, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[9]~118 , exe_stage|save_pc8|y[9]~118, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[11][9] , id_stage|rf|register[11][9], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux22~0 , id_stage|alu_b|Mux22~0, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux22~1 , id_stage|alu_b|Mux22~1, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[15][9] , id_stage|rf|register[15][9], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[12][9] , id_stage|rf|register[12][9], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[14][9] , id_stage|rf|register[14][9], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux22~17 , id_stage|alu_b|Mux22~17, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux22~18 , id_stage|alu_b|Mux22~18, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[28][9] , id_stage|rf|register[28][9], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[20][9]~feeder , id_stage|rf|register[20][9]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[20][9] , id_stage|rf|register[20][9], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux22~7 , id_stage|alu_b|Mux22~7, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[30][9] , id_stage|rf|register[30][9], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[26][9] , id_stage|rf|register[26][9], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[18][9]~feeder , id_stage|rf|register[18][9]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[18][9] , id_stage|rf|register[18][9], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux22~4 , id_stage|alu_b|Mux22~4, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux22~5 , id_stage|alu_b|Mux22~5, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux22~8 , id_stage|alu_b|Mux22~8, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[31][9] , id_stage|rf|register[31][9], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[19][9] , id_stage|rf|register[19][9], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[23][9] , id_stage|rf|register[23][9], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux22~9 , id_stage|alu_b|Mux22~9, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux22~10 , id_stage|alu_b|Mux22~10, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux22~11 , id_stage|alu_b|Mux22~11, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux22~12 , id_stage|alu_b|Mux22~12, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux22~13 , id_stage|alu_b|Mux22~13, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux22~14 , id_stage|alu_b|Mux22~14, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux22~15 , id_stage|alu_b|Mux22~15, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux22~16 , id_stage|alu_b|Mux22~16, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux22~19 , id_stage|alu_b|Mux22~19, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux22~20 , id_stage|alu_b|Mux22~20, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux22~21 , id_stage|alu_b|Mux22~21, piplelinedcpu, 1
instance = comp, \de_reg|eb[9] , de_reg|eb[9], piplelinedcpu, 1
instance = comp, \exe_stage|alu_inb|y[9]~23 , exe_stage|alu_inb|y[9]~23, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~55 , exe_stage|al_unit|ShiftLeft0~55, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~60 , exe_stage|al_unit|ShiftLeft0~60, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~75 , exe_stage|al_unit|ShiftLeft0~75, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|s~146 , exe_stage|al_unit|s~146, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Add1~26 , exe_stage|al_unit|Add1~26, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Add0~24 , exe_stage|al_unit|Add0~24, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Add0~26 , exe_stage|al_unit|Add0~26, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[13]~147 , exe_stage|save_pc8|y[13]~147, piplelinedcpu, 1
instance = comp, \em_reg|malu[26] , em_reg|malu[26], piplelinedcpu, 1
instance = comp, \mw_reg|walu[26] , mw_reg|walu[26], piplelinedcpu, 1
instance = comp, \wb_stage|y[26]~25 , wb_stage|y[26]~25, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[31][26] , id_stage|rf|register[31][26], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[19][26] , id_stage|rf|register[19][26], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[23][26] , id_stage|rf|register[23][26], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux5~7 , id_stage|alu_b|Mux5~7, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux5~8 , id_stage|alu_b|Mux5~8, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[22][26] , id_stage|rf|register[22][26], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[30][26]~feeder , id_stage|rf|register[30][26]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[30][26] , id_stage|rf|register[30][26], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[26][26] , id_stage|rf|register[26][26], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[18][26] , id_stage|rf|register[18][26], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux5~0 , id_stage|alu_b|Mux5~0, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux5~1 , id_stage|alu_b|Mux5~1, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[28][26]~feeder , id_stage|rf|register[28][26]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[28][26] , id_stage|rf|register[28][26], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[20][26]~feeder , id_stage|rf|register[20][26]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[20][26] , id_stage|rf|register[20][26], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[16][26] , id_stage|rf|register[16][26], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[24][26] , id_stage|rf|register[24][26], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux5~4 , id_stage|alu_b|Mux5~4, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux5~5 , id_stage|alu_b|Mux5~5, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[29][26] , id_stage|rf|register[29][26], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[25][26] , id_stage|rf|register[25][26], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[21][26]~feeder , id_stage|rf|register[21][26]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[21][26] , id_stage|rf|register[21][26], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[17][26]~feeder , id_stage|rf|register[17][26]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[17][26] , id_stage|rf|register[17][26], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux5~2 , id_stage|alu_b|Mux5~2, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux5~3 , id_stage|alu_b|Mux5~3, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux5~6 , id_stage|alu_b|Mux5~6, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux5~9 , id_stage|alu_b|Mux5~9, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[15][26] , id_stage|rf|register[15][26], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[14][26] , id_stage|rf|register[14][26], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[12][26] , id_stage|rf|register[12][26], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[13][26] , id_stage|rf|register[13][26], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux5~17 , id_stage|alu_b|Mux5~17, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux5~18 , id_stage|alu_b|Mux5~18, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[9][26] , id_stage|rf|register[9][26], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[8][26] , id_stage|rf|register[8][26], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[10][26] , id_stage|rf|register[10][26], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux5~10 , id_stage|alu_b|Mux5~10, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux5~11 , id_stage|alu_b|Mux5~11, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[1][26] , id_stage|rf|register[1][26], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[2][26] , id_stage|rf|register[2][26], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux5~14 , id_stage|alu_b|Mux5~14, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[3][26] , id_stage|rf|register[3][26], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[6][26] , id_stage|rf|register[6][26], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[7][26] , id_stage|rf|register[7][26], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[5][26] , id_stage|rf|register[5][26], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[4][26] , id_stage|rf|register[4][26], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux5~12 , id_stage|alu_b|Mux5~12, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux5~13 , id_stage|alu_b|Mux5~13, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux5~15 , id_stage|alu_b|Mux5~15, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux5~16 , id_stage|alu_b|Mux5~16, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux5~19 , id_stage|alu_b|Mux5~19, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux5~20 , id_stage|alu_b|Mux5~20, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux5~21 , id_stage|alu_b|Mux5~21, piplelinedcpu, 1
instance = comp, \de_reg|eb[26] , de_reg|eb[26], piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight1~28 , exe_stage|al_unit|ShiftRight1~28, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight0~70 , exe_stage|al_unit|ShiftRight0~70, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight0~71 , exe_stage|al_unit|ShiftRight0~71, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight1~79 , exe_stage|al_unit|ShiftRight1~79, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight1~90 , exe_stage|al_unit|ShiftRight1~90, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[13]~144 , exe_stage|save_pc8|y[13]~144, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|s~147 , exe_stage|al_unit|s~147, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[13]~145 , exe_stage|save_pc8|y[13]~145, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[13]~146 , exe_stage|save_pc8|y[13]~146, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[13]~148 , exe_stage|save_pc8|y[13]~148, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[13]~149 , exe_stage|save_pc8|y[13]~149, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[13]~150 , exe_stage|save_pc8|y[13]~150, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[15][13] , id_stage|rf|register[15][13], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux18~17 , id_stage|alu_b|Mux18~17, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux18~18 , id_stage|alu_b|Mux18~18, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[4][13] , id_stage|rf|register[4][13], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux18~12 , id_stage|alu_b|Mux18~12, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux18~13 , id_stage|alu_b|Mux18~13, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux18~14 , id_stage|alu_b|Mux18~14, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[2][13] , id_stage|rf|register[2][13], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux18~15 , id_stage|alu_b|Mux18~15, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[31][13] , id_stage|rf|register[31][13], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux18~9 , id_stage|alu_b|Mux18~9, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux18~10 , id_stage|alu_b|Mux18~10, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux18~6 , id_stage|alu_b|Mux18~6, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[28][13]~feeder , id_stage|rf|register[28][13]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[28][13] , id_stage|rf|register[28][13], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux18~7 , id_stage|alu_b|Mux18~7, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux18~4 , id_stage|alu_b|Mux18~4, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux18~5 , id_stage|alu_b|Mux18~5, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux18~8 , id_stage|alu_b|Mux18~8, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux18~11 , id_stage|alu_b|Mux18~11, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux18~16 , id_stage|alu_b|Mux18~16, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux18~19 , id_stage|alu_b|Mux18~19, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux18~20 , id_stage|alu_b|Mux18~20, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux18~21 , id_stage|alu_b|Mux18~21, piplelinedcpu, 1
instance = comp, \de_reg|eb[13] , de_reg|eb[13], piplelinedcpu, 1
instance = comp, \exe_stage|alu_inb|y[13]~19 , exe_stage|alu_inb|y[13]~19, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~71 , exe_stage|al_unit|ShiftLeft0~71, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~76 , exe_stage|al_unit|ShiftLeft0~76, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~77 , exe_stage|al_unit|ShiftLeft0~77, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~78 , exe_stage|al_unit|ShiftLeft0~78, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~133 , exe_stage|al_unit|ShiftLeft0~133, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~130 , exe_stage|al_unit|ShiftLeft0~130, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~131 , exe_stage|al_unit|ShiftLeft0~131, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~132 , exe_stage|al_unit|ShiftLeft0~132, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~139 , exe_stage|al_unit|ShiftLeft0~139, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Mux1~3 , exe_stage|al_unit|Mux1~3, piplelinedcpu, 1
instance = comp, \exe_stage|alu_inb|y[30]~2 , exe_stage|alu_inb|y[30]~2, piplelinedcpu, 1
instance = comp, \exe_stage|alu_inb|y[29]~3 , exe_stage|alu_inb|y[29]~3, piplelinedcpu, 1
instance = comp, \exe_stage|alu_ina|y[28]~7 , exe_stage|alu_ina|y[28]~7, piplelinedcpu, 1
instance = comp, \de_reg|ea[27] , de_reg|ea[27], piplelinedcpu, 1
instance = comp, \exe_stage|alu_ina|y[27]~8 , exe_stage|alu_ina|y[27]~8, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Add0~50 , exe_stage|al_unit|Add0~50, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Add0~56 , exe_stage|al_unit|Add0~56, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Add0~58 , exe_stage|al_unit|Add0~58, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Add0~60 , exe_stage|al_unit|Add0~60, piplelinedcpu, 1
instance = comp, \de_reg|eimm[4] , de_reg|eimm[4], piplelinedcpu, 1
instance = comp, \em_reg|malu[30] , em_reg|malu[30], piplelinedcpu, 1
instance = comp, \mw_reg|walu[30] , mw_reg|walu[30], piplelinedcpu, 1
instance = comp, \wb_stage|y[30]~29 , wb_stage|y[30]~29, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[2][30] , id_stage|rf|register[2][30], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[1][30] , id_stage|rf|register[1][30], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux1~14 , id_stage|alu_a|Mux1~14, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[7][30] , id_stage|rf|register[7][30], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[5][30] , id_stage|rf|register[5][30], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[4][30] , id_stage|rf|register[4][30], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux1~12 , id_stage|alu_a|Mux1~12, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux1~13 , id_stage|alu_a|Mux1~13, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux1~15 , id_stage|alu_a|Mux1~15, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[9][30] , id_stage|rf|register[9][30], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[8][30] , id_stage|rf|register[8][30], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[10][30]~feeder , id_stage|rf|register[10][30]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[10][30] , id_stage|rf|register[10][30], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux1~10 , id_stage|alu_a|Mux1~10, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux1~11 , id_stage|alu_a|Mux1~11, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux1~16 , id_stage|alu_a|Mux1~16, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[14][30] , id_stage|rf|register[14][30], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[15][30] , id_stage|rf|register[15][30], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[12][30] , id_stage|rf|register[12][30], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux1~17 , id_stage|alu_a|Mux1~17, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux1~18 , id_stage|alu_a|Mux1~18, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[22][30] , id_stage|rf|register[22][30], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[30][30] , id_stage|rf|register[30][30], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[26][30] , id_stage|rf|register[26][30], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[18][30] , id_stage|rf|register[18][30], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux1~0 , id_stage|alu_a|Mux1~0, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux1~1 , id_stage|alu_a|Mux1~1, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[27][30] , id_stage|rf|register[27][30], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[23][30] , id_stage|rf|register[23][30], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[19][30] , id_stage|rf|register[19][30], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux1~7 , id_stage|alu_a|Mux1~7, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux1~8 , id_stage|alu_a|Mux1~8, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux1~9 , id_stage|alu_a|Mux1~9, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux1~19 , id_stage|alu_a|Mux1~19, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux1~20 , id_stage|alu_a|Mux1~20, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux1~21 , id_stage|alu_a|Mux1~21, piplelinedcpu, 1
instance = comp, \de_reg|ea[30] , de_reg|ea[30], piplelinedcpu, 1
instance = comp, \exe_stage|alu_ina|y[30]~5 , exe_stage|alu_ina|y[30]~5, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Mux1~4 , exe_stage|al_unit|Mux1~4, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Mux1~5 , exe_stage|al_unit|Mux1~5, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight1~45 , exe_stage|al_unit|ShiftRight1~45, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight0~89 , exe_stage|al_unit|ShiftRight0~89, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Mux15~4 , exe_stage|al_unit|Mux15~4, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Mux1~6 , exe_stage|al_unit|Mux1~6, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Mux1~10 , exe_stage|al_unit|Mux1~10, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Mux1~7 , exe_stage|al_unit|Mux1~7, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Mux1~8 , exe_stage|al_unit|Mux1~8, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Mux1~9 , exe_stage|al_unit|Mux1~9, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[30]~292 , exe_stage|save_pc8|y[30]~292, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[29][30] , id_stage|rf|register[29][30], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[17][30] , id_stage|rf|register[17][30], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[21][30] , id_stage|rf|register[21][30], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux1~2 , id_stage|alu_b|Mux1~2, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux1~3 , id_stage|alu_b|Mux1~3, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[28][30] , id_stage|rf|register[28][30], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[20][30] , id_stage|rf|register[20][30], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux1~5 , id_stage|alu_b|Mux1~5, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux1~6 , id_stage|alu_b|Mux1~6, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[31][30]~feeder , id_stage|rf|register[31][30]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[31][30] , id_stage|rf|register[31][30], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux1~7 , id_stage|alu_b|Mux1~7, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux1~8 , id_stage|alu_b|Mux1~8, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux1~9 , id_stage|alu_b|Mux1~9, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[13][30] , id_stage|rf|register[13][30], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux1~17 , id_stage|alu_b|Mux1~17, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux1~18 , id_stage|alu_b|Mux1~18, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[11][30] , id_stage|rf|register[11][30], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux1~10 , id_stage|alu_b|Mux1~10, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux1~11 , id_stage|alu_b|Mux1~11, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[3][30]~feeder , id_stage|rf|register[3][30]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[3][30] , id_stage|rf|register[3][30], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux1~12 , id_stage|alu_b|Mux1~12, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux1~13 , id_stage|alu_b|Mux1~13, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux1~15 , id_stage|alu_b|Mux1~15, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux1~16 , id_stage|alu_b|Mux1~16, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux1~19 , id_stage|alu_b|Mux1~19, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux1~20 , id_stage|alu_b|Mux1~20, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux1~21 , id_stage|alu_b|Mux1~21, piplelinedcpu, 1
instance = comp, \de_reg|eb[30]~feeder , de_reg|eb[30]~feeder, piplelinedcpu, 1
instance = comp, \de_reg|eb[30] , de_reg|eb[30], piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight1~40 , exe_stage|al_unit|ShiftRight1~40, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight1~41 , exe_stage|al_unit|ShiftRight1~41, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight1~42 , exe_stage|al_unit|ShiftRight1~42, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight1~43 , exe_stage|al_unit|ShiftRight1~43, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight1~76 , exe_stage|al_unit|ShiftRight1~76, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight0~52 , exe_stage|al_unit|ShiftRight0~52, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight0~87 , exe_stage|al_unit|ShiftRight0~87, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight1~49 , exe_stage|al_unit|ShiftRight1~49, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight1~51 , exe_stage|al_unit|ShiftRight1~51, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight1~52 , exe_stage|al_unit|ShiftRight1~52, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight1~53 , exe_stage|al_unit|ShiftRight1~53, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight0~56 , exe_stage|al_unit|ShiftRight0~56, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[10]~119 , exe_stage|save_pc8|y[10]~119, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[10]~120 , exe_stage|save_pc8|y[10]~120, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|s~141 , exe_stage|al_unit|s~141, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~61 , exe_stage|al_unit|ShiftLeft0~61, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~62 , exe_stage|al_unit|ShiftLeft0~62, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[10]~121 , exe_stage|save_pc8|y[10]~121, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[10]~122 , exe_stage|save_pc8|y[10]~122, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[10]~124 , exe_stage|save_pc8|y[10]~124, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[10]~125 , exe_stage|save_pc8|y[10]~125, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[10]~126 , exe_stage|save_pc8|y[10]~126, piplelinedcpu, 1
instance = comp, \em_reg|malu[10] , em_reg|malu[10], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[13][10] , id_stage|rf|register[13][10], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux21~17 , id_stage|alu_b|Mux21~17, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux21~18 , id_stage|alu_b|Mux21~18, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[3][10] , id_stage|rf|register[3][10], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[2][10] , id_stage|rf|register[2][10], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[1][10] , id_stage|rf|register[1][10], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux21~14 , id_stage|alu_b|Mux21~14, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux21~15 , id_stage|alu_b|Mux21~15, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[9][10] , id_stage|rf|register[9][10], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux21~10 , id_stage|alu_b|Mux21~10, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux21~11 , id_stage|alu_b|Mux21~11, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux21~16 , id_stage|alu_b|Mux21~16, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[19][10] , id_stage|rf|register[19][10], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux21~7 , id_stage|alu_b|Mux21~7, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux21~8 , id_stage|alu_b|Mux21~8, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux21~4 , id_stage|alu_b|Mux21~4, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux21~5 , id_stage|alu_b|Mux21~5, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux21~6 , id_stage|alu_b|Mux21~6, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux21~9 , id_stage|alu_b|Mux21~9, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux21~19 , id_stage|alu_b|Mux21~19, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux21~20 , id_stage|alu_b|Mux21~20, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux21~21 , id_stage|alu_b|Mux21~21, piplelinedcpu, 1
instance = comp, \de_reg|eb[10] , de_reg|eb[10], piplelinedcpu, 1
instance = comp, \exe_stage|alu_inb|y[10]~22 , exe_stage|alu_inb|y[10]~22, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Add0~22 , exe_stage|al_unit|Add0~22, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[11]~131 , exe_stage|save_pc8|y[11]~131, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[11]~132 , exe_stage|save_pc8|y[11]~132, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[11]~133 , exe_stage|save_pc8|y[11]~133, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[11]~134 , exe_stage|save_pc8|y[11]~134, piplelinedcpu, 1
instance = comp, \em_reg|malu[11] , em_reg|malu[11], piplelinedcpu, 1
instance = comp, \mw_reg|walu[11] , mw_reg|walu[11], piplelinedcpu, 1
instance = comp, \wb_stage|y[11]~8 , wb_stage|y[11]~8, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[11][11]~feeder , id_stage|rf|register[11][11]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[11][11] , id_stage|rf|register[11][11], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[8][11] , id_stage|rf|register[8][11], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[9][11] , id_stage|rf|register[9][11], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux20~0 , id_stage|alu_b|Mux20~0, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[10][11]~feeder , id_stage|rf|register[10][11]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[10][11] , id_stage|rf|register[10][11], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux20~1 , id_stage|alu_b|Mux20~1, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[12][11] , id_stage|rf|register[12][11], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[14][11] , id_stage|rf|register[14][11], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux20~17 , id_stage|alu_b|Mux20~17, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[15][11] , id_stage|rf|register[15][11], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[13][11] , id_stage|rf|register[13][11], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux20~18 , id_stage|alu_b|Mux20~18, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[29][11]~feeder , id_stage|rf|register[29][11]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[29][11] , id_stage|rf|register[29][11], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[21][11] , id_stage|rf|register[21][11], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[17][11]~feeder , id_stage|rf|register[17][11]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[17][11] , id_stage|rf|register[17][11], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux20~2 , id_stage|alu_b|Mux20~2, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[25][11] , id_stage|rf|register[25][11], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux20~3 , id_stage|alu_b|Mux20~3, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[20][11] , id_stage|rf|register[20][11], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[16][11] , id_stage|rf|register[16][11], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[24][11] , id_stage|rf|register[24][11], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux20~6 , id_stage|alu_b|Mux20~6, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[28][11]~feeder , id_stage|rf|register[28][11]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[28][11] , id_stage|rf|register[28][11], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux20~7 , id_stage|alu_b|Mux20~7, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[30][11]~feeder , id_stage|rf|register[30][11]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[30][11] , id_stage|rf|register[30][11], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[22][11]~feeder , id_stage|rf|register[22][11]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[22][11] , id_stage|rf|register[22][11], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[18][11]~feeder , id_stage|rf|register[18][11]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[18][11] , id_stage|rf|register[18][11], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[26][11] , id_stage|rf|register[26][11], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux20~4 , id_stage|alu_b|Mux20~4, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux20~5 , id_stage|alu_b|Mux20~5, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux20~8 , id_stage|alu_b|Mux20~8, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux20~11 , id_stage|alu_b|Mux20~11, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[2][11]~feeder , id_stage|rf|register[2][11]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[2][11] , id_stage|rf|register[2][11], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[3][11] , id_stage|rf|register[3][11], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[1][11]~feeder , id_stage|rf|register[1][11]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[1][11] , id_stage|rf|register[1][11], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[7][11]~feeder , id_stage|rf|register[7][11]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[7][11] , id_stage|rf|register[7][11], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[4][11] , id_stage|rf|register[4][11], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[6][11] , id_stage|rf|register[6][11], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux20~12 , id_stage|alu_b|Mux20~12, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux20~13 , id_stage|alu_b|Mux20~13, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux20~14 , id_stage|alu_b|Mux20~14, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux20~15 , id_stage|alu_b|Mux20~15, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux20~16 , id_stage|alu_b|Mux20~16, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux20~19 , id_stage|alu_b|Mux20~19, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux20~20 , id_stage|alu_b|Mux20~20, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux20~21 , id_stage|alu_b|Mux20~21, piplelinedcpu, 1
instance = comp, \de_reg|eb[11] , de_reg|eb[11], piplelinedcpu, 1
instance = comp, \exe_stage|alu_inb|y[11]~21 , exe_stage|alu_inb|y[11]~21, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[12]~139 , exe_stage|save_pc8|y[12]~139, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight0~24 , exe_stage|al_unit|ShiftRight0~24, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight0~65 , exe_stage|al_unit|ShiftRight0~65, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight0~30 , exe_stage|al_unit|ShiftRight0~30, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight0~31 , exe_stage|al_unit|ShiftRight0~31, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight0~66 , exe_stage|al_unit|ShiftRight0~66, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight0~17 , exe_stage|al_unit|ShiftRight0~17, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight0~16 , exe_stage|al_unit|ShiftRight0~16, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight0~18 , exe_stage|al_unit|ShiftRight0~18, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight0~68 , exe_stage|al_unit|ShiftRight0~68, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight0~69 , exe_stage|al_unit|ShiftRight0~69, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight0~26 , exe_stage|al_unit|ShiftRight0~26, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight0~27 , exe_stage|al_unit|ShiftRight0~27, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight0~64 , exe_stage|al_unit|ShiftRight0~64, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight0~96 , exe_stage|al_unit|ShiftRight0~96, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[12]~135 , exe_stage|save_pc8|y[12]~135, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[12]~136 , exe_stage|save_pc8|y[12]~136, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|s~145 , exe_stage|al_unit|s~145, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~67 , exe_stage|al_unit|ShiftLeft0~67, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~63 , exe_stage|al_unit|ShiftLeft0~63, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~68 , exe_stage|al_unit|ShiftLeft0~68, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~69 , exe_stage|al_unit|ShiftLeft0~69, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~70 , exe_stage|al_unit|ShiftLeft0~70, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[12]~137 , exe_stage|save_pc8|y[12]~137, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[12]~138 , exe_stage|save_pc8|y[12]~138, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[12]~140 , exe_stage|save_pc8|y[12]~140, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[12]~141 , exe_stage|save_pc8|y[12]~141, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[12]~142 , exe_stage|save_pc8|y[12]~142, piplelinedcpu, 1
instance = comp, \em_reg|malu[12] , em_reg|malu[12], piplelinedcpu, 1
instance = comp, \mw_reg|walu[12]~feeder , mw_reg|walu[12]~feeder, piplelinedcpu, 1
instance = comp, \mw_reg|walu[12] , mw_reg|walu[12], piplelinedcpu, 1
instance = comp, \wb_stage|y[12]~10 , wb_stage|y[12]~10, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[3][12] , id_stage|rf|register[3][12], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux19~14 , id_stage|alu_a|Mux19~14, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux19~12 , id_stage|alu_a|Mux19~12, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux19~13 , id_stage|alu_a|Mux19~13, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux19~15 , id_stage|alu_a|Mux19~15, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux19~10 , id_stage|alu_a|Mux19~10, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux19~11 , id_stage|alu_a|Mux19~11, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux19~16 , id_stage|alu_a|Mux19~16, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[16][12] , id_stage|rf|register[16][12], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux19~4 , id_stage|alu_a|Mux19~4, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux19~5 , id_stage|alu_a|Mux19~5, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux19~2 , id_stage|alu_a|Mux19~2, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux19~3 , id_stage|alu_a|Mux19~3, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux19~6 , id_stage|alu_a|Mux19~6, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux19~1 , id_stage|alu_a|Mux19~1, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux19~9 , id_stage|alu_a|Mux19~9, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux19~19 , id_stage|alu_a|Mux19~19, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux19~20 , id_stage|alu_a|Mux19~20, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux19~21 , id_stage|alu_a|Mux19~21, piplelinedcpu, 1
instance = comp, \de_reg|ea[12] , de_reg|ea[12], piplelinedcpu, 1
instance = comp, \exe_stage|alu_ina|y[12]~18 , exe_stage|alu_ina|y[12]~18, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux20~17 , id_stage|alu_a|Mux20~17, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux20~18 , id_stage|alu_a|Mux20~18, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux20~0 , id_stage|alu_a|Mux20~0, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux20~1 , id_stage|alu_a|Mux20~1, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux20~12 , id_stage|alu_a|Mux20~12, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux20~13 , id_stage|alu_a|Mux20~13, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux20~14 , id_stage|alu_a|Mux20~14, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux20~15 , id_stage|alu_a|Mux20~15, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux20~7 , id_stage|alu_a|Mux20~7, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux20~4 , id_stage|alu_a|Mux20~4, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux20~5 , id_stage|alu_a|Mux20~5, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux20~8 , id_stage|alu_a|Mux20~8, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[23][11] , id_stage|rf|register[23][11], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux20~9 , id_stage|alu_a|Mux20~9, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[27][11] , id_stage|rf|register[27][11], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[31][11] , id_stage|rf|register[31][11], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux20~10 , id_stage|alu_a|Mux20~10, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux20~11 , id_stage|alu_a|Mux20~11, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux20~16 , id_stage|alu_a|Mux20~16, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux20~19 , id_stage|alu_a|Mux20~19, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux20~20 , id_stage|alu_a|Mux20~20, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux20~21 , id_stage|alu_a|Mux20~21, piplelinedcpu, 1
instance = comp, \de_reg|ea[11] , de_reg|ea[11], piplelinedcpu, 1
instance = comp, \exe_stage|alu_ina|y[11]~17 , exe_stage|alu_ina|y[11]~17, piplelinedcpu, 1
instance = comp, \exe_stage|alu_ina|y[10]~16 , exe_stage|alu_ina|y[10]~16, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Add1~28 , exe_stage|al_unit|Add1~28, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[15][14]~feeder , id_stage|rf|register[15][14]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[15][14] , id_stage|rf|register[15][14], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[13][14] , id_stage|rf|register[13][14], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[12][14] , id_stage|rf|register[12][14], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux17~17 , id_stage|alu_a|Mux17~17, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux17~18 , id_stage|alu_a|Mux17~18, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[30][14] , id_stage|rf|register[30][14], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[22][14] , id_stage|rf|register[22][14], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[18][14] , id_stage|rf|register[18][14], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[26][14] , id_stage|rf|register[26][14], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux17~0 , id_stage|alu_a|Mux17~0, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux17~1 , id_stage|alu_a|Mux17~1, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[20][14] , id_stage|rf|register[20][14], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[24][14] , id_stage|rf|register[24][14], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[16][14] , id_stage|rf|register[16][14], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux17~4 , id_stage|alu_a|Mux17~4, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[28][14] , id_stage|rf|register[28][14], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux17~5 , id_stage|alu_a|Mux17~5, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[21][14] , id_stage|rf|register[21][14], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[17][14]~feeder , id_stage|rf|register[17][14]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[17][14] , id_stage|rf|register[17][14], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux17~2 , id_stage|alu_a|Mux17~2, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[25][14]~feeder , id_stage|rf|register[25][14]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[25][14] , id_stage|rf|register[25][14], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[29][14] , id_stage|rf|register[29][14], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux17~3 , id_stage|alu_a|Mux17~3, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux17~6 , id_stage|alu_a|Mux17~6, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux17~9 , id_stage|alu_a|Mux17~9, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[9][14]~feeder , id_stage|rf|register[9][14]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[9][14] , id_stage|rf|register[9][14], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[10][14]~feeder , id_stage|rf|register[10][14]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[10][14] , id_stage|rf|register[10][14], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[8][14]~feeder , id_stage|rf|register[8][14]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[8][14] , id_stage|rf|register[8][14], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux17~10 , id_stage|alu_a|Mux17~10, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux17~11 , id_stage|alu_a|Mux17~11, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[2][14] , id_stage|rf|register[2][14], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux17~14 , id_stage|alu_a|Mux17~14, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[3][14] , id_stage|rf|register[3][14], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[6][14]~feeder , id_stage|rf|register[6][14]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[6][14] , id_stage|rf|register[6][14], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[7][14]~feeder , id_stage|rf|register[7][14]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[7][14] , id_stage|rf|register[7][14], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[4][14]~feeder , id_stage|rf|register[4][14]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[4][14] , id_stage|rf|register[4][14], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[5][14]~feeder , id_stage|rf|register[5][14]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[5][14] , id_stage|rf|register[5][14], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux17~12 , id_stage|alu_a|Mux17~12, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux17~13 , id_stage|alu_a|Mux17~13, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux17~15 , id_stage|alu_a|Mux17~15, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux17~16 , id_stage|alu_a|Mux17~16, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux17~19 , id_stage|alu_a|Mux17~19, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux17~20 , id_stage|alu_a|Mux17~20, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux17~21 , id_stage|alu_a|Mux17~21, piplelinedcpu, 1
instance = comp, \de_reg|ea[14] , de_reg|ea[14], piplelinedcpu, 1
instance = comp, \exe_stage|alu_ina|y[14]~20 , exe_stage|alu_ina|y[14]~20, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Add0~28 , exe_stage|al_unit|Add0~28, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[14]~155 , exe_stage|save_pc8|y[14]~155, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|s~149 , exe_stage|al_unit|s~149, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[14]~153 , exe_stage|save_pc8|y[14]~153, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight1~29 , exe_stage|al_unit|ShiftRight1~29, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight0~78 , exe_stage|al_unit|ShiftRight0~78, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight0~79 , exe_stage|al_unit|ShiftRight0~79, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[14]~151 , exe_stage|save_pc8|y[14]~151, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[14]~152 , exe_stage|save_pc8|y[14]~152, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[14]~154 , exe_stage|save_pc8|y[14]~154, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[14]~156 , exe_stage|save_pc8|y[14]~156, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[14]~157 , exe_stage|save_pc8|y[14]~157, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[14]~158 , exe_stage|save_pc8|y[14]~158, piplelinedcpu, 1
instance = comp, \em_reg|malu[14]~feeder , em_reg|malu[14]~feeder, piplelinedcpu, 1
instance = comp, \em_reg|malu[14] , em_reg|malu[14], piplelinedcpu, 1
instance = comp, \mw_reg|walu[14]~feeder , mw_reg|walu[14]~feeder, piplelinedcpu, 1
instance = comp, \mw_reg|walu[14] , mw_reg|walu[14], piplelinedcpu, 1
instance = comp, \wb_stage|y[14]~12 , wb_stage|y[14]~12, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[27][14] , id_stage|rf|register[27][14], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[19][14] , id_stage|rf|register[19][14], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[23][14]~feeder , id_stage|rf|register[23][14]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[23][14] , id_stage|rf|register[23][14], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux17~7 , id_stage|alu_b|Mux17~7, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux17~8 , id_stage|alu_b|Mux17~8, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux17~0 , id_stage|alu_b|Mux17~0, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux17~1 , id_stage|alu_b|Mux17~1, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux17~4 , id_stage|alu_b|Mux17~4, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux17~5 , id_stage|alu_b|Mux17~5, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux17~2 , id_stage|alu_b|Mux17~2, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux17~3 , id_stage|alu_b|Mux17~3, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux17~6 , id_stage|alu_b|Mux17~6, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux17~9 , id_stage|alu_b|Mux17~9, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux17~10 , id_stage|alu_b|Mux17~10, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[11][14]~feeder , id_stage|rf|register[11][14]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[11][14] , id_stage|rf|register[11][14], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux17~11 , id_stage|alu_b|Mux17~11, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux17~12 , id_stage|alu_b|Mux17~12, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux17~13 , id_stage|alu_b|Mux17~13, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[1][14] , id_stage|rf|register[1][14], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux17~14 , id_stage|alu_b|Mux17~14, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux17~15 , id_stage|alu_b|Mux17~15, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux17~16 , id_stage|alu_b|Mux17~16, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux17~19 , id_stage|alu_b|Mux17~19, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux17~20 , id_stage|alu_b|Mux17~20, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux17~21 , id_stage|alu_b|Mux17~21, piplelinedcpu, 1
instance = comp, \de_reg|eb[14]~feeder , de_reg|eb[14]~feeder, piplelinedcpu, 1
instance = comp, \de_reg|eb[14] , de_reg|eb[14], piplelinedcpu, 1
instance = comp, \exe_stage|alu_inb|y[14]~18 , exe_stage|alu_inb|y[14]~18, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Add1~32 , exe_stage|al_unit|Add1~32, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Mux15~5 , exe_stage|al_unit|Mux15~5, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight0~25 , exe_stage|al_unit|ShiftRight0~25, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight0~28 , exe_stage|al_unit|ShiftRight0~28, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Mux31~9 , exe_stage|al_unit|Mux31~9, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Mux15~11 , exe_stage|al_unit|Mux15~11, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Mux15~12 , exe_stage|al_unit|Mux15~12, piplelinedcpu, 1
instance = comp, \em_reg|malu[16] , em_reg|malu[16], piplelinedcpu, 1
instance = comp, \mw_reg|walu[16]~feeder , mw_reg|walu[16]~feeder, piplelinedcpu, 1
instance = comp, \mw_reg|walu[16] , mw_reg|walu[16], piplelinedcpu, 1
instance = comp, \wb_stage|y[16]~13 , wb_stage|y[16]~13, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[15][16] , id_stage|rf|register[15][16], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[14][16] , id_stage|rf|register[14][16], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[13][16]~feeder , id_stage|rf|register[13][16]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[13][16] , id_stage|rf|register[13][16], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[12][16]~feeder , id_stage|rf|register[12][16]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[12][16] , id_stage|rf|register[12][16], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux15~17 , id_stage|alu_a|Mux15~17, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux15~18 , id_stage|alu_a|Mux15~18, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[23][16] , id_stage|rf|register[23][16], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[19][16] , id_stage|rf|register[19][16], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux15~7 , id_stage|alu_a|Mux15~7, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[27][16] , id_stage|rf|register[27][16], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[31][16] , id_stage|rf|register[31][16], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux15~8 , id_stage|alu_a|Mux15~8, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[20][16]~feeder , id_stage|rf|register[20][16]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[20][16] , id_stage|rf|register[20][16], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[24][16]~feeder , id_stage|rf|register[24][16]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[24][16] , id_stage|rf|register[24][16], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[16][16]~feeder , id_stage|rf|register[16][16]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[16][16] , id_stage|rf|register[16][16], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux15~4 , id_stage|alu_a|Mux15~4, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux15~5 , id_stage|alu_a|Mux15~5, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux15~6 , id_stage|alu_a|Mux15~6, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux15~9 , id_stage|alu_a|Mux15~9, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux15~19 , id_stage|alu_a|Mux15~19, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux15~20 , id_stage|alu_a|Mux15~20, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux15~21 , id_stage|alu_a|Mux15~21, piplelinedcpu, 1
instance = comp, \de_reg|ea[16] , de_reg|ea[16], piplelinedcpu, 1
instance = comp, \exe_stage|alu_ina|y[16]~22 , exe_stage|alu_ina|y[16]~22, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Mux15~13 , exe_stage|al_unit|Mux15~13, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Mux15~14 , exe_stage|al_unit|Mux15~14, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[16]~161 , exe_stage|save_pc8|y[16]~161, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux15~17 , id_stage|alu_b|Mux15~17, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux15~18 , id_stage|alu_b|Mux15~18, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[11][16] , id_stage|rf|register[11][16], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[8][16]~feeder , id_stage|rf|register[8][16]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[8][16] , id_stage|rf|register[8][16], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[10][16]~feeder , id_stage|rf|register[10][16]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[10][16] , id_stage|rf|register[10][16], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux15~10 , id_stage|alu_b|Mux15~10, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux15~11 , id_stage|alu_b|Mux15~11, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[3][16]~feeder , id_stage|rf|register[3][16]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[3][16] , id_stage|rf|register[3][16], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[6][16] , id_stage|rf|register[6][16], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[4][16] , id_stage|rf|register[4][16], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[5][16]~feeder , id_stage|rf|register[5][16]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[5][16] , id_stage|rf|register[5][16], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux15~12 , id_stage|alu_b|Mux15~12, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux15~13 , id_stage|alu_b|Mux15~13, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux15~15 , id_stage|alu_b|Mux15~15, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux15~16 , id_stage|alu_b|Mux15~16, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[30][16] , id_stage|rf|register[30][16], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[22][16] , id_stage|rf|register[22][16], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[26][16] , id_stage|rf|register[26][16], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[18][16] , id_stage|rf|register[18][16], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux15~0 , id_stage|alu_b|Mux15~0, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux15~1 , id_stage|alu_b|Mux15~1, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[25][16] , id_stage|rf|register[25][16], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[29][16] , id_stage|rf|register[29][16], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[21][16] , id_stage|rf|register[21][16], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[17][16] , id_stage|rf|register[17][16], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux15~2 , id_stage|alu_b|Mux15~2, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux15~3 , id_stage|alu_b|Mux15~3, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[28][16]~feeder , id_stage|rf|register[28][16]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[28][16] , id_stage|rf|register[28][16], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux15~4 , id_stage|alu_b|Mux15~4, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux15~5 , id_stage|alu_b|Mux15~5, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux15~6 , id_stage|alu_b|Mux15~6, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux15~9 , id_stage|alu_b|Mux15~9, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux15~19 , id_stage|alu_b|Mux15~19, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux15~20 , id_stage|alu_b|Mux15~20, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux15~21 , id_stage|alu_b|Mux15~21, piplelinedcpu, 1
instance = comp, \de_reg|eb[16] , de_reg|eb[16], piplelinedcpu, 1
instance = comp, \exe_stage|alu_inb|y[16]~16 , exe_stage|alu_inb|y[16]~16, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Add1~34 , exe_stage|al_unit|Add1~34, piplelinedcpu, 1
instance = comp, \em_reg|malu[29] , em_reg|malu[29], piplelinedcpu, 1
instance = comp, \mw_reg|walu[29] , mw_reg|walu[29], piplelinedcpu, 1
instance = comp, \wb_stage|y[29]~28 , wb_stage|y[29]~28, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[10][29] , id_stage|rf|register[10][29], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[11][29] , id_stage|rf|register[11][29], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux2~1 , id_stage|alu_a|Mux2~1, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[22][29] , id_stage|rf|register[22][29], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[18][29] , id_stage|rf|register[18][29], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[26][29]~feeder , id_stage|rf|register[26][29]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[26][29] , id_stage|rf|register[26][29], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux2~4 , id_stage|alu_a|Mux2~4, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux2~5 , id_stage|alu_a|Mux2~5, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[20][29] , id_stage|rf|register[20][29], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[16][29] , id_stage|rf|register[16][29], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[24][29] , id_stage|rf|register[24][29], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux2~6 , id_stage|alu_a|Mux2~6, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux2~7 , id_stage|alu_a|Mux2~7, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux2~8 , id_stage|alu_a|Mux2~8, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[25][29]~feeder , id_stage|rf|register[25][29]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[25][29] , id_stage|rf|register[25][29], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[17][29] , id_stage|rf|register[17][29], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[21][29] , id_stage|rf|register[21][29], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux2~2 , id_stage|alu_a|Mux2~2, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux2~3 , id_stage|alu_a|Mux2~3, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux2~11 , id_stage|alu_a|Mux2~11, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[3][29] , id_stage|rf|register[3][29], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[2][29] , id_stage|rf|register[2][29], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[1][29] , id_stage|rf|register[1][29], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[7][29]~feeder , id_stage|rf|register[7][29]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[7][29] , id_stage|rf|register[7][29], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[6][29]~feeder , id_stage|rf|register[6][29]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[6][29] , id_stage|rf|register[6][29], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[4][29]~feeder , id_stage|rf|register[4][29]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[4][29] , id_stage|rf|register[4][29], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux2~12 , id_stage|alu_a|Mux2~12, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux2~13 , id_stage|alu_a|Mux2~13, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux2~14 , id_stage|alu_a|Mux2~14, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux2~15 , id_stage|alu_a|Mux2~15, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux2~16 , id_stage|alu_a|Mux2~16, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux2~19 , id_stage|alu_a|Mux2~19, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux2~20 , id_stage|alu_a|Mux2~20, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux2~21 , id_stage|alu_a|Mux2~21, piplelinedcpu, 1
instance = comp, \de_reg|ea[29] , de_reg|ea[29], piplelinedcpu, 1
instance = comp, \exe_stage|alu_ina|y[29]~6 , exe_stage|alu_ina|y[29]~6, piplelinedcpu, 1
instance = comp, \em_reg|malu[31]~feeder , em_reg|malu[31]~feeder, piplelinedcpu, 1
instance = comp, \em_reg|malu[31] , em_reg|malu[31], piplelinedcpu, 1
instance = comp, \mw_reg|walu[31]~feeder , mw_reg|walu[31]~feeder, piplelinedcpu, 1
instance = comp, \mw_reg|walu[31] , mw_reg|walu[31], piplelinedcpu, 1
instance = comp, \wb_stage|y[31]~31 , wb_stage|y[31]~31, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[13][31]~feeder , id_stage|rf|register[13][31]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[13][31] , id_stage|rf|register[13][31], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[15][31] , id_stage|rf|register[15][31], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[12][31] , id_stage|rf|register[12][31], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[14][31] , id_stage|rf|register[14][31], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux0~17 , id_stage|alu_a|Mux0~17, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux0~18 , id_stage|alu_a|Mux0~18, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[31][31]~feeder , id_stage|rf|register[31][31]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[31][31] , id_stage|rf|register[31][31], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[19][31]~feeder , id_stage|rf|register[19][31]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[19][31] , id_stage|rf|register[19][31], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[23][31] , id_stage|rf|register[23][31], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux0~9 , id_stage|alu_a|Mux0~9, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux0~10 , id_stage|alu_a|Mux0~10, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[22][31] , id_stage|rf|register[22][31], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[26][31] , id_stage|rf|register[26][31], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[18][31] , id_stage|rf|register[18][31], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux0~4 , id_stage|alu_a|Mux0~4, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[30][31] , id_stage|rf|register[30][31], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux0~5 , id_stage|alu_a|Mux0~5, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[16][31] , id_stage|rf|register[16][31], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[24][31] , id_stage|rf|register[24][31], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux0~6 , id_stage|alu_a|Mux0~6, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[28][31] , id_stage|rf|register[28][31], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[20][31] , id_stage|rf|register[20][31], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux0~7 , id_stage|alu_a|Mux0~7, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux0~8 , id_stage|alu_a|Mux0~8, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux0~11 , id_stage|alu_a|Mux0~11, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[3][31]~feeder , id_stage|rf|register[3][31]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[3][31] , id_stage|rf|register[3][31], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[1][31] , id_stage|rf|register[1][31], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[7][31] , id_stage|rf|register[7][31], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[5][31]~feeder , id_stage|rf|register[5][31]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[5][31] , id_stage|rf|register[5][31], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[6][31]~feeder , id_stage|rf|register[6][31]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[6][31] , id_stage|rf|register[6][31], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[4][31] , id_stage|rf|register[4][31], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux0~12 , id_stage|alu_a|Mux0~12, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux0~13 , id_stage|alu_a|Mux0~13, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux0~14 , id_stage|alu_a|Mux0~14, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[2][31]~feeder , id_stage|rf|register[2][31]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[2][31] , id_stage|rf|register[2][31], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux0~15 , id_stage|alu_a|Mux0~15, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux0~16 , id_stage|alu_a|Mux0~16, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux0~19 , id_stage|alu_a|Mux0~19, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux0~20 , id_stage|alu_a|Mux0~20, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux0~21 , id_stage|alu_a|Mux0~21, piplelinedcpu, 1
instance = comp, \de_reg|ea[31]~feeder , de_reg|ea[31]~feeder, piplelinedcpu, 1
instance = comp, \de_reg|ea[31] , de_reg|ea[31], piplelinedcpu, 1
instance = comp, \exe_stage|alu_ina|y[31]~4 , exe_stage|alu_ina|y[31]~4, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~21 , exe_stage|al_unit|ShiftLeft0~21, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[23]~166 , exe_stage|save_pc8|y[23]~166, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~19 , exe_stage|al_unit|ShiftLeft0~19, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~18 , exe_stage|al_unit|ShiftLeft0~18, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~20 , exe_stage|al_unit|ShiftLeft0~20, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~24 , exe_stage|al_unit|ShiftLeft0~24, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[23]~167 , exe_stage|save_pc8|y[23]~167, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[23]~168 , exe_stage|save_pc8|y[23]~168, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[23]~169 , exe_stage|save_pc8|y[23]~169, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Add0~34 , exe_stage|al_unit|Add0~34, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[17]~170 , exe_stage|save_pc8|y[17]~170, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~86 , exe_stage|al_unit|ShiftLeft0~86, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~88 , exe_stage|al_unit|ShiftLeft0~88, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~72 , exe_stage|al_unit|ShiftLeft0~72, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~89 , exe_stage|al_unit|ShiftLeft0~89, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~35 , exe_stage|al_unit|ShiftLeft0~35, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~38 , exe_stage|al_unit|ShiftLeft0~38, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~39 , exe_stage|al_unit|ShiftLeft0~39, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~56 , exe_stage|al_unit|ShiftLeft0~56, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~57 , exe_stage|al_unit|ShiftLeft0~57, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[17]~171 , exe_stage|save_pc8|y[17]~171, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[17]~172 , exe_stage|save_pc8|y[17]~172, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight0~40 , exe_stage|al_unit|ShiftRight0~40, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight0~41 , exe_stage|al_unit|ShiftRight0~41, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight0~90 , exe_stage|al_unit|ShiftRight0~90, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight0~42 , exe_stage|al_unit|ShiftRight0~42, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight0~44 , exe_stage|al_unit|ShiftRight0~44, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight0~50 , exe_stage|al_unit|ShiftRight0~50, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[17]~173 , exe_stage|save_pc8|y[17]~173, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[17]~174 , exe_stage|save_pc8|y[17]~174, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[17]~176 , exe_stage|save_pc8|y[17]~176, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[17]~177 , exe_stage|save_pc8|y[17]~177, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[17]~178 , exe_stage|save_pc8|y[17]~178, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[13][17] , id_stage|rf|register[13][17], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[15][17] , id_stage|rf|register[15][17], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[12][17] , id_stage|rf|register[12][17], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[14][17] , id_stage|rf|register[14][17], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux14~17 , id_stage|alu_b|Mux14~17, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux14~18 , id_stage|alu_b|Mux14~18, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[3][17]~feeder , id_stage|rf|register[3][17]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[3][17] , id_stage|rf|register[3][17], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux14~12 , id_stage|alu_b|Mux14~12, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux14~13 , id_stage|alu_b|Mux14~13, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux14~14 , id_stage|alu_b|Mux14~14, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux14~15 , id_stage|alu_b|Mux14~15, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux14~7 , id_stage|alu_b|Mux14~7, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux14~4 , id_stage|alu_b|Mux14~4, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux14~5 , id_stage|alu_b|Mux14~5, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux14~8 , id_stage|alu_b|Mux14~8, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux14~2 , id_stage|alu_b|Mux14~2, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux14~3 , id_stage|alu_b|Mux14~3, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux14~11 , id_stage|alu_b|Mux14~11, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux14~16 , id_stage|alu_b|Mux14~16, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux14~19 , id_stage|alu_b|Mux14~19, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux14~20 , id_stage|alu_b|Mux14~20, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux14~21 , id_stage|alu_b|Mux14~21, piplelinedcpu, 1
instance = comp, \de_reg|eb[17]~feeder , de_reg|eb[17]~feeder, piplelinedcpu, 1
instance = comp, \de_reg|eb[17] , de_reg|eb[17], piplelinedcpu, 1
instance = comp, \exe_stage|alu_inb|y[17]~15 , exe_stage|alu_inb|y[17]~15, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Add0~38 , exe_stage|al_unit|Add0~38, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Add0~42 , exe_stage|al_unit|Add0~42, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Add0~44 , exe_stage|al_unit|Add0~44, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Add0~46 , exe_stage|al_unit|Add0~46, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[25]~249 , exe_stage|save_pc8|y[25]~249, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~104 , exe_stage|al_unit|ShiftLeft0~104, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~98 , exe_stage|al_unit|ShiftLeft0~98, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~103 , exe_stage|al_unit|ShiftLeft0~103, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~105 , exe_stage|al_unit|ShiftLeft0~105, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~58 , exe_stage|al_unit|ShiftLeft0~58, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[25]~245 , exe_stage|save_pc8|y[25]~245, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[25]~248 , exe_stage|save_pc8|y[25]~248, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[25]~250 , exe_stage|save_pc8|y[25]~250, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[25]~252 , exe_stage|save_pc8|y[25]~252, piplelinedcpu, 1
instance = comp, \em_reg|malu[25] , em_reg|malu[25], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux6~17 , id_stage|alu_b|Mux6~17, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux6~18 , id_stage|alu_b|Mux6~18, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux6~12 , id_stage|alu_b|Mux6~12, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux6~13 , id_stage|alu_b|Mux6~13, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux6~14 , id_stage|alu_b|Mux6~14, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux6~15 , id_stage|alu_b|Mux6~15, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux6~9 , id_stage|alu_b|Mux6~9, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux6~10 , id_stage|alu_b|Mux6~10, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux6~5 , id_stage|alu_b|Mux6~5, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux6~6 , id_stage|alu_b|Mux6~6, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux6~7 , id_stage|alu_b|Mux6~7, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux6~8 , id_stage|alu_b|Mux6~8, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux6~11 , id_stage|alu_b|Mux6~11, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux6~16 , id_stage|alu_b|Mux6~16, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux6~19 , id_stage|alu_b|Mux6~19, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux6~20 , id_stage|alu_b|Mux6~20, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux6~21 , id_stage|alu_b|Mux6~21, piplelinedcpu, 1
instance = comp, \de_reg|eb[25] , de_reg|eb[25], piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight1~37 , exe_stage|al_unit|ShiftRight1~37, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight1~38 , exe_stage|al_unit|ShiftRight1~38, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight1~39 , exe_stage|al_unit|ShiftRight1~39, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight1~34 , exe_stage|al_unit|ShiftRight1~34, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight1~44 , exe_stage|al_unit|ShiftRight1~44, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight0~53 , exe_stage|al_unit|ShiftRight0~53, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight0~55 , exe_stage|al_unit|ShiftRight0~55, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[18]~184 , exe_stage|save_pc8|y[18]~184, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[18]~185 , exe_stage|save_pc8|y[18]~185, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|s~150 , exe_stage|al_unit|s~150, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[18]~183 , exe_stage|save_pc8|y[18]~183, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[18]~186 , exe_stage|save_pc8|y[18]~186, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[18]~187 , exe_stage|save_pc8|y[18]~187, piplelinedcpu, 1
instance = comp, \em_reg|malu[18] , em_reg|malu[18], piplelinedcpu, 1
instance = comp, \mw_reg|walu[18] , mw_reg|walu[18], piplelinedcpu, 1
instance = comp, \wb_stage|y[18]~15 , wb_stage|y[18]~15, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[27][18] , id_stage|rf|register[27][18], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[19][18] , id_stage|rf|register[19][18], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[23][18] , id_stage|rf|register[23][18], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux13~7 , id_stage|alu_b|Mux13~7, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[31][18] , id_stage|rf|register[31][18], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux13~8 , id_stage|alu_b|Mux13~8, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[20][18] , id_stage|rf|register[20][18], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[28][18] , id_stage|rf|register[28][18], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux13~5 , id_stage|alu_b|Mux13~5, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[25][18] , id_stage|rf|register[25][18], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[29][18] , id_stage|rf|register[29][18], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[17][18] , id_stage|rf|register[17][18], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[21][18] , id_stage|rf|register[21][18], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux13~2 , id_stage|alu_b|Mux13~2, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux13~3 , id_stage|alu_b|Mux13~3, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux13~6 , id_stage|alu_b|Mux13~6, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux13~9 , id_stage|alu_b|Mux13~9, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux13~12 , id_stage|alu_b|Mux13~12, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[6][18]~feeder , id_stage|rf|register[6][18]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[6][18] , id_stage|rf|register[6][18], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux13~13 , id_stage|alu_b|Mux13~13, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[1][18]~feeder , id_stage|rf|register[1][18]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[1][18] , id_stage|rf|register[1][18], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux13~14 , id_stage|alu_b|Mux13~14, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux13~15 , id_stage|alu_b|Mux13~15, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[9][18] , id_stage|rf|register[9][18], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux13~10 , id_stage|alu_b|Mux13~10, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux13~11 , id_stage|alu_b|Mux13~11, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux13~16 , id_stage|alu_b|Mux13~16, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux13~19 , id_stage|alu_b|Mux13~19, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux13~20 , id_stage|alu_b|Mux13~20, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux13~21 , id_stage|alu_b|Mux13~21, piplelinedcpu, 1
instance = comp, \de_reg|eb[18] , de_reg|eb[18], piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight0~32 , exe_stage|al_unit|ShiftRight0~32, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight0~34 , exe_stage|al_unit|ShiftRight0~34, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight0~93 , exe_stage|al_unit|ShiftRight0~93, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|s~137 , exe_stage|al_unit|s~137, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[8]~104 , exe_stage|save_pc8|y[8]~104, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight0~94 , exe_stage|al_unit|ShiftRight0~94, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight0~21 , exe_stage|al_unit|ShiftRight0~21, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight0~22 , exe_stage|al_unit|ShiftRight0~22, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[8]~98 , exe_stage|save_pc8|y[8]~98, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight1~74 , exe_stage|al_unit|ShiftRight1~74, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[8]~99 , exe_stage|save_pc8|y[8]~99, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[8]~105 , exe_stage|save_pc8|y[8]~105, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[8]~108 , exe_stage|save_pc8|y[8]~108, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[8]~109 , exe_stage|save_pc8|y[8]~109, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[8]~110 , exe_stage|save_pc8|y[8]~110, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[29][8] , id_stage|rf|register[29][8], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux23~2 , id_stage|alu_b|Mux23~2, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux23~3 , id_stage|alu_b|Mux23~3, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[28][8] , id_stage|rf|register[28][8], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux23~4 , id_stage|alu_b|Mux23~4, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux23~5 , id_stage|alu_b|Mux23~5, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux23~6 , id_stage|alu_b|Mux23~6, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[31][8] , id_stage|rf|register[31][8], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux23~7 , id_stage|alu_b|Mux23~7, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux23~8 , id_stage|alu_b|Mux23~8, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux23~9 , id_stage|alu_b|Mux23~9, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux23~10 , id_stage|alu_b|Mux23~10, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[9][8] , id_stage|rf|register[9][8], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux23~11 , id_stage|alu_b|Mux23~11, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[2][8]~feeder , id_stage|rf|register[2][8]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[2][8] , id_stage|rf|register[2][8], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[1][8] , id_stage|rf|register[1][8], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux23~14 , id_stage|alu_b|Mux23~14, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux23~12 , id_stage|alu_b|Mux23~12, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux23~13 , id_stage|alu_b|Mux23~13, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux23~15 , id_stage|alu_b|Mux23~15, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux23~16 , id_stage|alu_b|Mux23~16, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux23~19 , id_stage|alu_b|Mux23~19, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux23~20 , id_stage|alu_b|Mux23~20, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux23~21 , id_stage|alu_b|Mux23~21, piplelinedcpu, 1
instance = comp, \de_reg|eb[8] , de_reg|eb[8], piplelinedcpu, 1
instance = comp, \exe_stage|alu_inb|y[8]~24 , exe_stage|alu_inb|y[8]~24, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~59 , exe_stage|al_unit|ShiftLeft0~59, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~64 , exe_stage|al_unit|ShiftLeft0~64, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~79 , exe_stage|al_unit|ShiftLeft0~79, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~80 , exe_stage|al_unit|ShiftLeft0~80, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~81 , exe_stage|al_unit|ShiftLeft0~81, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~82 , exe_stage|al_unit|ShiftLeft0~82, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Mux16~0 , exe_stage|al_unit|Mux16~0, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Mux16~1 , exe_stage|al_unit|Mux16~1, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Mux30~10 , exe_stage|al_unit|Mux30~10, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Mux16~5 , exe_stage|al_unit|Mux16~5, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight1~57 , exe_stage|al_unit|ShiftRight1~57, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight0~80 , exe_stage|al_unit|ShiftRight0~80, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight0~81 , exe_stage|al_unit|ShiftRight0~81, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight1~58 , exe_stage|al_unit|ShiftRight1~58, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight0~83 , exe_stage|al_unit|ShiftRight0~83, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight0~84 , exe_stage|al_unit|ShiftRight0~84, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Mux16~6 , exe_stage|al_unit|Mux16~6, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Mux16~7 , exe_stage|al_unit|Mux16~7, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Mux16~8 , exe_stage|al_unit|Mux16~8, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[15]~159 , exe_stage|save_pc8|y[15]~159, piplelinedcpu, 1
instance = comp, \em_reg|malu[15] , em_reg|malu[15], piplelinedcpu, 1
instance = comp, \mw_reg|walu[15] , mw_reg|walu[15], piplelinedcpu, 1
instance = comp, \wb_stage|y[15]~30 , wb_stage|y[15]~30, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[13][15] , id_stage|rf|register[13][15], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[15][15] , id_stage|rf|register[15][15], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux16~19 , id_stage|alu_a|Mux16~19, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[25][15] , id_stage|rf|register[25][15], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[21][15]~feeder , id_stage|rf|register[21][15]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[21][15] , id_stage|rf|register[21][15], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[17][15]~feeder , id_stage|rf|register[17][15]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[17][15] , id_stage|rf|register[17][15], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux16~3 , id_stage|alu_a|Mux16~3, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux16~4 , id_stage|alu_a|Mux16~4, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux16~10 , id_stage|alu_a|Mux16~10, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux16~11 , id_stage|alu_a|Mux16~11, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux16~12 , id_stage|alu_a|Mux16~12, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[4][15]~feeder , id_stage|rf|register[4][15]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[4][15] , id_stage|rf|register[4][15], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[6][15]~feeder , id_stage|rf|register[6][15]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[6][15] , id_stage|rf|register[6][15], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux16~13 , id_stage|alu_a|Mux16~13, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux16~14 , id_stage|alu_a|Mux16~14, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux16~15 , id_stage|alu_a|Mux16~15, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux16~16 , id_stage|alu_a|Mux16~16, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux16~17 , id_stage|alu_a|Mux16~17, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux16~20 , id_stage|alu_a|Mux16~20, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux16~22 , id_stage|alu_a|Mux16~22, piplelinedcpu, 1
instance = comp, \if_stage|next_pc|Mux16~0 , if_stage|next_pc|Mux16~0, piplelinedcpu, 1
instance = comp, \if_stage|next_pc|Mux16~1 , if_stage|next_pc|Mux16~1, piplelinedcpu, 1
instance = comp, \prog_cnt|program_counter|q[15] , prog_cnt|program_counter|q[15], piplelinedcpu, 1
instance = comp, \inst_reg|pc_plus4|q[15] , inst_reg|pc_plus4|q[15], piplelinedcpu, 1
instance = comp, \id_stage|bpc[14]~24 , id_stage|bpc[14]~24, piplelinedcpu, 1
instance = comp, \id_stage|bpc[17]~30 , id_stage|bpc[17]~30, piplelinedcpu, 1
instance = comp, \if_stage|next_pc|Mux13~0 , if_stage|next_pc|Mux13~0, piplelinedcpu, 1
instance = comp, \if_stage|next_pc|Mux13~1 , if_stage|next_pc|Mux13~1, piplelinedcpu, 1
instance = comp, \prog_cnt|program_counter|q[18] , prog_cnt|program_counter|q[18], piplelinedcpu, 1
instance = comp, \inst_reg|pc_plus4|q[18] , inst_reg|pc_plus4|q[18], piplelinedcpu, 1
instance = comp, \de_reg|epc4[18] , de_reg|epc4[18], piplelinedcpu, 1
instance = comp, \exe_stage|epc8[19]~34 , exe_stage|epc8[19]~34, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[19]~188 , exe_stage|save_pc8|y[19]~188, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[19]~189 , exe_stage|save_pc8|y[19]~189, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~95 , exe_stage|al_unit|ShiftLeft0~95, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~96 , exe_stage|al_unit|ShiftLeft0~96, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~97 , exe_stage|al_unit|ShiftLeft0~97, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[19]~190 , exe_stage|save_pc8|y[19]~190, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[19]~191 , exe_stage|save_pc8|y[19]~191, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight1~56 , exe_stage|al_unit|ShiftRight1~56, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight1~81 , exe_stage|al_unit|ShiftRight1~81, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[19]~193 , exe_stage|save_pc8|y[19]~193, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[19]~194 , exe_stage|save_pc8|y[19]~194, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[19]~195 , exe_stage|save_pc8|y[19]~195, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[19]~196 , exe_stage|save_pc8|y[19]~196, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[8][19] , id_stage|rf|register[8][19], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[9][19]~feeder , id_stage|rf|register[9][19]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[9][19] , id_stage|rf|register[9][19], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux12~0 , id_stage|alu_a|Mux12~0, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux12~1 , id_stage|alu_a|Mux12~1, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[13][19] , id_stage|rf|register[13][19], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[15][19] , id_stage|rf|register[15][19], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[12][19]~feeder , id_stage|rf|register[12][19]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[12][19] , id_stage|rf|register[12][19], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[14][19]~feeder , id_stage|rf|register[14][19]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[14][19] , id_stage|rf|register[14][19], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux12~17 , id_stage|alu_a|Mux12~17, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux12~18 , id_stage|alu_a|Mux12~18, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[2][19]~feeder , id_stage|rf|register[2][19]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[2][19] , id_stage|rf|register[2][19], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[3][19]~feeder , id_stage|rf|register[3][19]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[3][19] , id_stage|rf|register[3][19], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[1][19] , id_stage|rf|register[1][19], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[4][19] , id_stage|rf|register[4][19], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[6][19] , id_stage|rf|register[6][19], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux12~12 , id_stage|alu_a|Mux12~12, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[7][19] , id_stage|rf|register[7][19], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux12~13 , id_stage|alu_a|Mux12~13, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux12~14 , id_stage|alu_a|Mux12~14, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux12~15 , id_stage|alu_a|Mux12~15, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux12~9 , id_stage|alu_a|Mux12~9, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[27][19] , id_stage|rf|register[27][19], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux12~10 , id_stage|alu_a|Mux12~10, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux12~7 , id_stage|alu_a|Mux12~7, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux12~4 , id_stage|alu_a|Mux12~4, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux12~5 , id_stage|alu_a|Mux12~5, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux12~8 , id_stage|alu_a|Mux12~8, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux12~2 , id_stage|alu_a|Mux12~2, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux12~3 , id_stage|alu_a|Mux12~3, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux12~11 , id_stage|alu_a|Mux12~11, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux12~16 , id_stage|alu_a|Mux12~16, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux12~19 , id_stage|alu_a|Mux12~19, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux12~20 , id_stage|alu_a|Mux12~20, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux12~21 , id_stage|alu_a|Mux12~21, piplelinedcpu, 1
instance = comp, \if_stage|next_pc|Mux12~0 , if_stage|next_pc|Mux12~0, piplelinedcpu, 1
instance = comp, \if_stage|next_pc|Mux12~1 , if_stage|next_pc|Mux12~1, piplelinedcpu, 1
instance = comp, \prog_cnt|program_counter|q[19] , prog_cnt|program_counter|q[19], piplelinedcpu, 1
instance = comp, \inst_reg|pc_plus4|q[19] , inst_reg|pc_plus4|q[19], piplelinedcpu, 1
instance = comp, \de_reg|epc4[19] , de_reg|epc4[19], piplelinedcpu, 1
instance = comp, \exe_stage|epc8[20]~36 , exe_stage|epc8[20]~36, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[20]~197 , exe_stage|save_pc8|y[20]~197, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight1~65 , exe_stage|al_unit|ShiftRight1~65, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight1~83 , exe_stage|al_unit|ShiftRight1~83, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[20]~203 , exe_stage|save_pc8|y[20]~203, piplelinedcpu, 1
instance = comp, \exe_stage|alu_inb|y[19]~13 , exe_stage|alu_inb|y[19]~13, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Add1~40 , exe_stage|al_unit|Add1~40, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[20]~201 , exe_stage|save_pc8|y[20]~201, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[20]~204 , exe_stage|save_pc8|y[20]~204, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[20]~205 , exe_stage|save_pc8|y[20]~205, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux11~0 , id_stage|alu_a|Mux11~0, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux11~1 , id_stage|alu_a|Mux11~1, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux11~2 , id_stage|alu_a|Mux11~2, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux11~3 , id_stage|alu_a|Mux11~3, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[28][20] , id_stage|rf|register[28][20], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux11~4 , id_stage|alu_a|Mux11~4, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux11~5 , id_stage|alu_a|Mux11~5, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux11~6 , id_stage|alu_a|Mux11~6, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux11~7 , id_stage|alu_a|Mux11~7, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[27][20]~feeder , id_stage|rf|register[27][20]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[27][20] , id_stage|rf|register[27][20], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux11~8 , id_stage|alu_a|Mux11~8, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux11~9 , id_stage|alu_a|Mux11~9, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[14][20] , id_stage|rf|register[14][20], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux11~17 , id_stage|alu_a|Mux11~17, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux11~18 , id_stage|alu_a|Mux11~18, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux11~14 , id_stage|alu_a|Mux11~14, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[7][20] , id_stage|rf|register[7][20], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux11~12 , id_stage|alu_a|Mux11~12, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux11~13 , id_stage|alu_a|Mux11~13, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux11~15 , id_stage|alu_a|Mux11~15, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux11~10 , id_stage|alu_a|Mux11~10, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux11~11 , id_stage|alu_a|Mux11~11, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux11~16 , id_stage|alu_a|Mux11~16, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux11~19 , id_stage|alu_a|Mux11~19, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux11~20 , id_stage|alu_a|Mux11~20, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux11~21 , id_stage|alu_a|Mux11~21, piplelinedcpu, 1
instance = comp, \de_reg|ea[20]~feeder , de_reg|ea[20]~feeder, piplelinedcpu, 1
instance = comp, \de_reg|ea[20] , de_reg|ea[20], piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~15 , exe_stage|al_unit|ShiftLeft0~15, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~16 , exe_stage|al_unit|ShiftLeft0~16, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~17 , exe_stage|al_unit|ShiftLeft0~17, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~23 , exe_stage|al_unit|ShiftLeft0~23, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[29]~160 , exe_stage|save_pc8|y[29]~160, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[29]~278 , exe_stage|save_pc8|y[29]~278, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[29]~270 , exe_stage|save_pc8|y[29]~270, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[2]~31 , exe_stage|save_pc8|y[2]~31, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~127 , exe_stage|al_unit|ShiftLeft0~127, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[28]~271 , exe_stage|save_pc8|y[28]~271, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~83 , exe_stage|al_unit|ShiftLeft0~83, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~84 , exe_stage|al_unit|ShiftLeft0~84, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~99 , exe_stage|al_unit|ShiftLeft0~99, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~100 , exe_stage|al_unit|ShiftLeft0~100, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~101 , exe_stage|al_unit|ShiftLeft0~101, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[28]~272 , exe_stage|save_pc8|y[28]~272, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[28]~273 , exe_stage|save_pc8|y[28]~273, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[28]~274 , exe_stage|save_pc8|y[28]~274, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[28]~275 , exe_stage|save_pc8|y[28]~275, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[28]~276 , exe_stage|save_pc8|y[28]~276, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[28]~277 , exe_stage|save_pc8|y[28]~277, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[28]~279 , exe_stage|save_pc8|y[28]~279, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[28]~280 , exe_stage|save_pc8|y[28]~280, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[28]~281 , exe_stage|save_pc8|y[28]~281, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux3~17 , id_stage|alu_a|Mux3~17, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux3~18 , id_stage|alu_a|Mux3~18, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[8][28] , id_stage|rf|register[8][28], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[10][28]~feeder , id_stage|rf|register[10][28]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[10][28] , id_stage|rf|register[10][28], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux3~10 , id_stage|alu_a|Mux3~10, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux3~11 , id_stage|alu_a|Mux3~11, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux3~14 , id_stage|alu_a|Mux3~14, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux3~12 , id_stage|alu_a|Mux3~12, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux3~13 , id_stage|alu_a|Mux3~13, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux3~15 , id_stage|alu_a|Mux3~15, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux3~16 , id_stage|alu_a|Mux3~16, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux3~19 , id_stage|alu_a|Mux3~19, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux3~20 , id_stage|alu_a|Mux3~20, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux3~21 , id_stage|alu_a|Mux3~21, piplelinedcpu, 1
instance = comp, \if_stage|next_pc|Mux3~0 , if_stage|next_pc|Mux3~0, piplelinedcpu, 1
instance = comp, \if_stage|next_pc|Mux3~1 , if_stage|next_pc|Mux3~1, piplelinedcpu, 1
instance = comp, \prog_cnt|program_counter|q[28] , prog_cnt|program_counter|q[28], piplelinedcpu, 1
instance = comp, \inst_reg|pc_plus4|q[28] , inst_reg|pc_plus4|q[28], piplelinedcpu, 1
instance = comp, \de_reg|epc4[28] , de_reg|epc4[28], piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|s~163 , exe_stage|al_unit|s~163, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Add1~58 , exe_stage|al_unit|Add1~58, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[29]~287 , exe_stage|save_pc8|y[29]~287, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[29]~288 , exe_stage|save_pc8|y[29]~288, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~73 , exe_stage|al_unit|ShiftLeft0~73, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~74 , exe_stage|al_unit|ShiftLeft0~74, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~128 , exe_stage|al_unit|ShiftLeft0~128, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[29]~282 , exe_stage|save_pc8|y[29]~282, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~106 , exe_stage|al_unit|ShiftLeft0~106, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~119 , exe_stage|al_unit|ShiftLeft0~119, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~121 , exe_stage|al_unit|ShiftLeft0~121, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[29]~283 , exe_stage|save_pc8|y[29]~283, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[29]~284 , exe_stage|save_pc8|y[29]~284, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[29]~285 , exe_stage|save_pc8|y[29]~285, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[29]~286 , exe_stage|save_pc8|y[29]~286, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[29]~289 , exe_stage|save_pc8|y[29]~289, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[29]~290 , exe_stage|save_pc8|y[29]~290, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[29]~291 , exe_stage|save_pc8|y[29]~291, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux2~1 , id_stage|alu_b|Mux2~1, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[19][29] , id_stage|rf|register[19][29], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[23][29] , id_stage|rf|register[23][29], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux2~9 , id_stage|alu_b|Mux2~9, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[31][29] , id_stage|rf|register[31][29], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[27][29]~feeder , id_stage|rf|register[27][29]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[27][29] , id_stage|rf|register[27][29], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux2~10 , id_stage|alu_b|Mux2~10, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[30][29] , id_stage|rf|register[30][29], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux2~4 , id_stage|alu_b|Mux2~4, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux2~5 , id_stage|alu_b|Mux2~5, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[28][29] , id_stage|rf|register[28][29], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux2~6 , id_stage|alu_b|Mux2~6, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux2~7 , id_stage|alu_b|Mux2~7, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux2~8 , id_stage|alu_b|Mux2~8, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux2~11 , id_stage|alu_b|Mux2~11, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[5][29]~feeder , id_stage|rf|register[5][29]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[5][29] , id_stage|rf|register[5][29], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux2~12 , id_stage|alu_b|Mux2~12, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux2~13 , id_stage|alu_b|Mux2~13, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux2~14 , id_stage|alu_b|Mux2~14, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux2~15 , id_stage|alu_b|Mux2~15, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux2~16 , id_stage|alu_b|Mux2~16, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux2~19 , id_stage|alu_b|Mux2~19, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux2~20 , id_stage|alu_b|Mux2~20, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux2~21 , id_stage|alu_b|Mux2~21, piplelinedcpu, 1
instance = comp, \de_reg|eb[29] , de_reg|eb[29], piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight1~27 , exe_stage|al_unit|ShiftRight1~27, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight1~68 , exe_stage|al_unit|ShiftRight1~68, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight1~67 , exe_stage|al_unit|ShiftRight1~67, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight1~69 , exe_stage|al_unit|ShiftRight1~69, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight1~84 , exe_stage|al_unit|ShiftRight1~84, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[21]~212 , exe_stage|save_pc8|y[21]~212, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Add1~42 , exe_stage|al_unit|Add1~42, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~40 , exe_stage|al_unit|ShiftLeft0~40, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~135 , exe_stage|al_unit|ShiftLeft0~135, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[21]~208 , exe_stage|save_pc8|y[21]~208, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[21]~209 , exe_stage|save_pc8|y[21]~209, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[21]~210 , exe_stage|save_pc8|y[21]~210, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[21]~213 , exe_stage|save_pc8|y[21]~213, piplelinedcpu, 1
instance = comp, \exe_stage|alu_ina|y[21]~27 , exe_stage|alu_ina|y[21]~27, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[21]~207 , exe_stage|save_pc8|y[21]~207, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[21]~214 , exe_stage|save_pc8|y[21]~214, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[7][21] , id_stage|rf|register[7][21], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[5][21] , id_stage|rf|register[5][21], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[4][21] , id_stage|rf|register[4][21], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[6][21]~feeder , id_stage|rf|register[6][21]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[6][21] , id_stage|rf|register[6][21], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux10~12 , id_stage|alu_a|Mux10~12, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux10~13 , id_stage|alu_a|Mux10~13, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux10~14 , id_stage|alu_a|Mux10~14, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux10~15 , id_stage|alu_a|Mux10~15, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[29][21] , id_stage|rf|register[29][21], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux10~2 , id_stage|alu_a|Mux10~2, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux10~3 , id_stage|alu_a|Mux10~3, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[30][21] , id_stage|rf|register[30][21], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux10~4 , id_stage|alu_a|Mux10~4, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux10~5 , id_stage|alu_a|Mux10~5, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[20][21] , id_stage|rf|register[20][21], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux10~6 , id_stage|alu_a|Mux10~6, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux10~7 , id_stage|alu_a|Mux10~7, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux10~8 , id_stage|alu_a|Mux10~8, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux10~11 , id_stage|alu_a|Mux10~11, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux10~16 , id_stage|alu_a|Mux10~16, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[15][21] , id_stage|rf|register[15][21], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[13][21] , id_stage|rf|register[13][21], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[12][21] , id_stage|rf|register[12][21], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[14][21] , id_stage|rf|register[14][21], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux10~17 , id_stage|alu_a|Mux10~17, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux10~18 , id_stage|alu_a|Mux10~18, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux10~19 , id_stage|alu_a|Mux10~19, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux10~20 , id_stage|alu_a|Mux10~20, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux10~21 , id_stage|alu_a|Mux10~21, piplelinedcpu, 1
instance = comp, \if_stage|next_pc|Mux10~0 , if_stage|next_pc|Mux10~0, piplelinedcpu, 1
instance = comp, \if_stage|next_pc|Mux10~1 , if_stage|next_pc|Mux10~1, piplelinedcpu, 1
instance = comp, \prog_cnt|program_counter|q[21] , prog_cnt|program_counter|q[21], piplelinedcpu, 1
instance = comp, \if_stage|pc4[21]~38 , if_stage|pc4[21]~38, piplelinedcpu, 1
instance = comp, \inst_reg|pc_plus4|q[21] , inst_reg|pc_plus4|q[21], piplelinedcpu, 1
instance = comp, \de_reg|epc4[21] , de_reg|epc4[21], piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[22]~215 , exe_stage|save_pc8|y[22]~215, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~44 , exe_stage|al_unit|ShiftLeft0~44, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight1~70 , exe_stage|al_unit|ShiftRight1~70, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight1~71 , exe_stage|al_unit|ShiftRight1~71, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight1~85 , exe_stage|al_unit|ShiftRight1~85, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[22]~221 , exe_stage|save_pc8|y[22]~221, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[22]~217 , exe_stage|save_pc8|y[22]~217, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[22]~218 , exe_stage|save_pc8|y[22]~218, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[22]~222 , exe_stage|save_pc8|y[22]~222, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[22]~223 , exe_stage|save_pc8|y[22]~223, piplelinedcpu, 1
instance = comp, \em_reg|malu[22]~feeder , em_reg|malu[22]~feeder, piplelinedcpu, 1
instance = comp, \em_reg|malu[22] , em_reg|malu[22], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux9~12 , id_stage|alu_a|Mux9~12, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux9~13 , id_stage|alu_a|Mux9~13, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux9~14 , id_stage|alu_a|Mux9~14, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux9~15 , id_stage|alu_a|Mux9~15, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[11][22] , id_stage|rf|register[11][22], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux9~11 , id_stage|alu_a|Mux9~11, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux9~16 , id_stage|alu_a|Mux9~16, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux9~0 , id_stage|alu_a|Mux9~0, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[22][22] , id_stage|rf|register[22][22], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux9~1 , id_stage|alu_a|Mux9~1, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux9~2 , id_stage|alu_a|Mux9~2, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux9~3 , id_stage|alu_a|Mux9~3, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux9~4 , id_stage|alu_a|Mux9~4, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux9~5 , id_stage|alu_a|Mux9~5, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux9~6 , id_stage|alu_a|Mux9~6, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux9~7 , id_stage|alu_a|Mux9~7, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux9~8 , id_stage|alu_a|Mux9~8, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux9~9 , id_stage|alu_a|Mux9~9, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux9~19 , id_stage|alu_a|Mux9~19, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux9~20 , id_stage|alu_a|Mux9~20, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux9~21 , id_stage|alu_a|Mux9~21, piplelinedcpu, 1
instance = comp, \de_reg|ea[22] , de_reg|ea[22], piplelinedcpu, 1
instance = comp, \exe_stage|alu_ina|y[22]~28 , exe_stage|alu_ina|y[22]~28, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~111 , exe_stage|al_unit|ShiftLeft0~111, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~115 , exe_stage|al_unit|ShiftLeft0~115, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~137 , exe_stage|al_unit|ShiftLeft0~137, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[23]~226 , exe_stage|save_pc8|y[23]~226, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[23]~227 , exe_stage|save_pc8|y[23]~227, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[23]~228 , exe_stage|save_pc8|y[23]~228, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~50 , exe_stage|al_unit|ShiftLeft0~50, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight0~82 , exe_stage|al_unit|ShiftRight0~82, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[23]~229 , exe_stage|save_pc8|y[23]~229, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[23]~230 , exe_stage|save_pc8|y[23]~230, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[23]~231 , exe_stage|save_pc8|y[23]~231, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[23]~225 , exe_stage|save_pc8|y[23]~225, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[23]~232 , exe_stage|save_pc8|y[23]~232, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[8][23] , id_stage|rf|register[8][23], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[9][23]~feeder , id_stage|rf|register[9][23]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[9][23] , id_stage|rf|register[9][23], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux8~0 , id_stage|alu_a|Mux8~0, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux8~1 , id_stage|alu_a|Mux8~1, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[29][23] , id_stage|rf|register[29][23], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[25][23] , id_stage|rf|register[25][23], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[17][23] , id_stage|rf|register[17][23], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[21][23] , id_stage|rf|register[21][23], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux8~2 , id_stage|alu_a|Mux8~2, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux8~3 , id_stage|alu_a|Mux8~3, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux8~4 , id_stage|alu_a|Mux8~4, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[30][23]~feeder , id_stage|rf|register[30][23]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[30][23] , id_stage|rf|register[30][23], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux8~5 , id_stage|alu_a|Mux8~5, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux8~6 , id_stage|alu_a|Mux8~6, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux8~7 , id_stage|alu_a|Mux8~7, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux8~8 , id_stage|alu_a|Mux8~8, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux8~11 , id_stage|alu_a|Mux8~11, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[3][23]~feeder , id_stage|rf|register[3][23]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[3][23] , id_stage|rf|register[3][23], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux8~12 , id_stage|alu_a|Mux8~12, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux8~13 , id_stage|alu_a|Mux8~13, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux8~14 , id_stage|alu_a|Mux8~14, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux8~15 , id_stage|alu_a|Mux8~15, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux8~16 , id_stage|alu_a|Mux8~16, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux8~19 , id_stage|alu_a|Mux8~19, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux8~20 , id_stage|alu_a|Mux8~20, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux8~21 , id_stage|alu_a|Mux8~21, piplelinedcpu, 1
instance = comp, \if_stage|next_pc|Mux8~0 , if_stage|next_pc|Mux8~0, piplelinedcpu, 1
instance = comp, \if_stage|next_pc|Mux8~1 , if_stage|next_pc|Mux8~1, piplelinedcpu, 1
instance = comp, \prog_cnt|program_counter|q[23] , prog_cnt|program_counter|q[23], piplelinedcpu, 1
instance = comp, \if_stage|pc4[22]~40 , if_stage|pc4[22]~40, piplelinedcpu, 1
instance = comp, \if_stage|next_pc|Mux9~0 , if_stage|next_pc|Mux9~0, piplelinedcpu, 1
instance = comp, \if_stage|next_pc|Mux9~1 , if_stage|next_pc|Mux9~1, piplelinedcpu, 1
instance = comp, \prog_cnt|program_counter|q[22] , prog_cnt|program_counter|q[22], piplelinedcpu, 1
instance = comp, \inst_reg|pc_plus4|q[26] , inst_reg|pc_plus4|q[26], piplelinedcpu, 1
instance = comp, \de_reg|epc4[26] , de_reg|epc4[26], piplelinedcpu, 1
instance = comp, \exe_stage|alu_inb|y[26]~6 , exe_stage|alu_inb|y[26]~6, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|s~158 , exe_stage|al_unit|s~158, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[26]~255 , exe_stage|save_pc8|y[26]~255, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[26]~256 , exe_stage|save_pc8|y[26]~256, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[26]~253 , exe_stage|save_pc8|y[26]~253, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~93 , exe_stage|al_unit|ShiftLeft0~93, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[26]~254 , exe_stage|save_pc8|y[26]~254, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[26]~257 , exe_stage|save_pc8|y[26]~257, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[26]~258 , exe_stage|save_pc8|y[26]~258, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[26]~259 , exe_stage|save_pc8|y[26]~259, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[26]~260 , exe_stage|save_pc8|y[26]~260, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux5~18 , id_stage|alu_a|Mux5~18, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux5~14 , id_stage|alu_a|Mux5~14, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux5~12 , id_stage|alu_a|Mux5~12, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux5~13 , id_stage|alu_a|Mux5~13, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux5~15 , id_stage|alu_a|Mux5~15, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[11][26] , id_stage|rf|register[11][26], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux5~10 , id_stage|alu_a|Mux5~10, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux5~11 , id_stage|alu_a|Mux5~11, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux5~16 , id_stage|alu_a|Mux5~16, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux5~4 , id_stage|alu_a|Mux5~4, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux5~5 , id_stage|alu_a|Mux5~5, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux5~2 , id_stage|alu_a|Mux5~2, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux5~3 , id_stage|alu_a|Mux5~3, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux5~6 , id_stage|alu_a|Mux5~6, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux5~0 , id_stage|alu_a|Mux5~0, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux5~1 , id_stage|alu_a|Mux5~1, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[27][26] , id_stage|rf|register[27][26], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux5~7 , id_stage|alu_a|Mux5~7, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux5~8 , id_stage|alu_a|Mux5~8, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux5~9 , id_stage|alu_a|Mux5~9, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux5~19 , id_stage|alu_a|Mux5~19, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux5~20 , id_stage|alu_a|Mux5~20, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux5~21 , id_stage|alu_a|Mux5~21, piplelinedcpu, 1
instance = comp, \de_reg|ea[26]~feeder , de_reg|ea[26]~feeder, piplelinedcpu, 1
instance = comp, \de_reg|ea[26] , de_reg|ea[26], piplelinedcpu, 1
instance = comp, \exe_stage|alu_ina|y[26]~9 , exe_stage|alu_ina|y[26]~9, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~22 , exe_stage|al_unit|ShiftLeft0~22, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~25 , exe_stage|al_unit|ShiftLeft0~25, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Mux30~12 , exe_stage|al_unit|Mux30~12, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Mux30~11 , exe_stage|al_unit|Mux30~11, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Mux30~13 , exe_stage|al_unit|Mux30~13, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Mux30~14 , exe_stage|al_unit|Mux30~14, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[1]~26 , exe_stage|save_pc8|y[1]~26, piplelinedcpu, 1
instance = comp, \em_reg|malu[1] , em_reg|malu[1], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux30~21 , id_stage|alu_a|Mux30~21, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux30~22 , id_stage|alu_a|Mux30~22, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux30~23 , id_stage|alu_a|Mux30~23, piplelinedcpu, 1
instance = comp, \de_reg|ea[1] , de_reg|ea[1], piplelinedcpu, 1
instance = comp, \exe_stage|alu_ina|y[1]~14 , exe_stage|alu_ina|y[1]~14, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~34 , exe_stage|al_unit|ShiftLeft0~34, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~36 , exe_stage|al_unit|ShiftLeft0~36, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~37 , exe_stage|al_unit|ShiftLeft0~37, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[4]~57 , exe_stage|save_pc8|y[4]~57, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[4]~296 , exe_stage|save_pc8|y[4]~296, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[4]~69 , exe_stage|save_pc8|y[4]~69, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[4]~65 , exe_stage|save_pc8|y[4]~65, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[4]~66 , exe_stage|save_pc8|y[4]~66, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[4]~60 , exe_stage|save_pc8|y[4]~60, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight1~23 , exe_stage|al_unit|ShiftRight1~23, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight0~14 , exe_stage|al_unit|ShiftRight0~14, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight0~15 , exe_stage|al_unit|ShiftRight0~15, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[4]~62 , exe_stage|save_pc8|y[4]~62, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[4]~61 , exe_stage|save_pc8|y[4]~61, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight0~91 , exe_stage|al_unit|ShiftRight0~91, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight0~67 , exe_stage|al_unit|ShiftRight0~67, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[4]~63 , exe_stage|save_pc8|y[4]~63, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[4]~64 , exe_stage|save_pc8|y[4]~64, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[4]~67 , exe_stage|save_pc8|y[4]~67, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[4]~68 , exe_stage|save_pc8|y[4]~68, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[4]~71 , exe_stage|save_pc8|y[4]~71, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[4]~72 , exe_stage|save_pc8|y[4]~72, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[4]~73 , exe_stage|save_pc8|y[4]~73, piplelinedcpu, 1
instance = comp, \mem_stage|dataout~4 , mem_stage|dataout~4, piplelinedcpu, 1
instance = comp, \plus2[4]~I , plus2[4], piplelinedcpu, 1
instance = comp, \mem_stage|lcdreg[2][4] , mem_stage|lcdreg[2][4], piplelinedcpu, 1
instance = comp, \mem_stage|lcdreg[1][4] , mem_stage|lcdreg[1][4], piplelinedcpu, 1
instance = comp, \mem_stage|lcdreg[3][4] , mem_stage|lcdreg[3][4], piplelinedcpu, 1
instance = comp, \mem_stage|dataout[4]~5 , mem_stage|dataout[4]~5, piplelinedcpu, 1
instance = comp, \mem_stage|dataout[4]~6 , mem_stage|dataout[4]~6, piplelinedcpu, 1
instance = comp, \mem_stage|dataout[4]~7 , mem_stage|dataout[4]~7, piplelinedcpu, 1
instance = comp, \mem_stage|dataout[4]~8 , mem_stage|dataout[4]~8, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux27~2 , id_stage|alu_a|Mux27~2, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux27~25 , id_stage|alu_b|Mux27~25, piplelinedcpu, 1
instance = comp, \id_stage|WideNor0~0 , id_stage|WideNor0~0, piplelinedcpu, 1
instance = comp, \id_stage|WideNor0~1 , id_stage|WideNor0~1, piplelinedcpu, 1
instance = comp, \id_stage|WideNor0~15 , id_stage|WideNor0~15, piplelinedcpu, 1
instance = comp, \id_stage|WideNor0~16 , id_stage|WideNor0~16, piplelinedcpu, 1
instance = comp, \id_stage|WideNor0~17 , id_stage|WideNor0~17, piplelinedcpu, 1
instance = comp, \id_stage|WideNor0~18 , id_stage|WideNor0~18, piplelinedcpu, 1
instance = comp, \id_stage|WideNor0~5 , id_stage|WideNor0~5, piplelinedcpu, 1
instance = comp, \id_stage|WideNor0~9 , id_stage|WideNor0~9, piplelinedcpu, 1
instance = comp, \id_stage|WideNor0~13 , id_stage|WideNor0~13, piplelinedcpu, 1
instance = comp, \id_stage|WideNor0~10 , id_stage|WideNor0~10, piplelinedcpu, 1
instance = comp, \id_stage|WideNor0~12 , id_stage|WideNor0~12, piplelinedcpu, 1
instance = comp, \id_stage|WideNor0~14 , id_stage|WideNor0~14, piplelinedcpu, 1
instance = comp, \id_stage|WideNor0~19 , id_stage|WideNor0~19, piplelinedcpu, 1
instance = comp, \id_stage|cu|pcsource[0]~2 , id_stage|cu|pcsource[0]~2, piplelinedcpu, 1
instance = comp, \id_stage|cu|pcsource[0]~3 , id_stage|cu|pcsource[0]~3, piplelinedcpu, 1
instance = comp, \inst_reg|pc_plus4|q[29] , inst_reg|pc_plus4|q[29], piplelinedcpu, 1
instance = comp, \id_stage|bpc[29]~54 , id_stage|bpc[29]~54, piplelinedcpu, 1
instance = comp, \id_stage|bpc[30]~56 , id_stage|bpc[30]~56, piplelinedcpu, 1
instance = comp, \id_stage|bpc[31]~58 , id_stage|bpc[31]~58, piplelinedcpu, 1
instance = comp, \if_stage|next_pc|Mux0~0 , if_stage|next_pc|Mux0~0, piplelinedcpu, 1
instance = comp, \if_stage|next_pc|Mux0~1 , if_stage|next_pc|Mux0~1, piplelinedcpu, 1
instance = comp, \prog_cnt|program_counter|q[31] , prog_cnt|program_counter|q[31], piplelinedcpu, 1
instance = comp, \if_stage|pc4[31]~58 , if_stage|pc4[31]~58, piplelinedcpu, 1
instance = comp, \inst_reg|pc_plus4|q[31] , inst_reg|pc_plus4|q[31], piplelinedcpu, 1
instance = comp, \de_reg|epc4[31] , de_reg|epc4[31], piplelinedcpu, 1
instance = comp, \exe_stage|epc8[31]~58 , exe_stage|epc8[31]~58, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Add0~62 , exe_stage|al_unit|Add0~62, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Mux0~10 , exe_stage|al_unit|Mux0~10, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Mux0~8 , exe_stage|al_unit|Mux0~8, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Mux0~3 , exe_stage|al_unit|Mux0~3, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Mux0~4 , exe_stage|al_unit|Mux0~4, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Mux0~6 , exe_stage|al_unit|Mux0~6, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Mux0~7 , exe_stage|al_unit|Mux0~7, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Mux0~9 , exe_stage|al_unit|Mux0~9, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Mux0~11 , exe_stage|al_unit|Mux0~11, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Add1~62 , exe_stage|al_unit|Add1~62, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Mux0~2 , exe_stage|al_unit|Mux0~2, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Mux0~14 , exe_stage|al_unit|Mux0~14, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[31]~293 , exe_stage|save_pc8|y[31]~293, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux0~17 , id_stage|alu_b|Mux0~17, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux0~18 , id_stage|alu_b|Mux0~18, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[11][31]~feeder , id_stage|rf|register[11][31]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[11][31] , id_stage|rf|register[11][31], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[10][31] , id_stage|rf|register[10][31], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[9][31]~feeder , id_stage|rf|register[9][31]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[9][31] , id_stage|rf|register[9][31], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux0~0 , id_stage|alu_b|Mux0~0, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux0~1 , id_stage|alu_b|Mux0~1, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux0~6 , id_stage|alu_b|Mux0~6, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux0~7 , id_stage|alu_b|Mux0~7, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux0~4 , id_stage|alu_b|Mux0~4, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux0~5 , id_stage|alu_b|Mux0~5, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux0~8 , id_stage|alu_b|Mux0~8, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux0~9 , id_stage|alu_b|Mux0~9, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux0~10 , id_stage|alu_b|Mux0~10, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[29][31]~feeder , id_stage|rf|register[29][31]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[29][31] , id_stage|rf|register[29][31], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[25][31]~feeder , id_stage|rf|register[25][31]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[25][31] , id_stage|rf|register[25][31], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux0~3 , id_stage|alu_b|Mux0~3, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux0~11 , id_stage|alu_b|Mux0~11, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux0~12 , id_stage|alu_b|Mux0~12, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux0~13 , id_stage|alu_b|Mux0~13, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux0~14 , id_stage|alu_b|Mux0~14, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux0~15 , id_stage|alu_b|Mux0~15, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux0~16 , id_stage|alu_b|Mux0~16, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux0~19 , id_stage|alu_b|Mux0~19, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux0~20 , id_stage|alu_b|Mux0~20, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux0~21 , id_stage|alu_b|Mux0~21, piplelinedcpu, 1
instance = comp, \de_reg|eb[31] , de_reg|eb[31], piplelinedcpu, 1
instance = comp, \exe_stage|alu_inb|y[31]~1 , exe_stage|alu_inb|y[31]~1, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Mux31~8 , exe_stage|al_unit|Mux31~8, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Mux31~10 , exe_stage|al_unit|Mux31~10, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Mux31~12 , exe_stage|al_unit|Mux31~12, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Mux31~13 , exe_stage|al_unit|Mux31~13, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Mux31~1 , exe_stage|al_unit|Mux31~1, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Mux31~3 , exe_stage|al_unit|Mux31~3, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Mux31~4 , exe_stage|al_unit|Mux31~4, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|Mux31~11 , exe_stage|al_unit|Mux31~11, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[0]~24 , exe_stage|save_pc8|y[0]~24, piplelinedcpu, 1
instance = comp, \mw_reg|walu[0] , mw_reg|walu[0], piplelinedcpu, 1
instance = comp, \wb_stage|y[0]~0 , wb_stage|y[0]~0, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[14][0] , id_stage|rf|register[14][0], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[12][0] , id_stage|rf|register[12][0], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[13][0]~feeder , id_stage|rf|register[13][0]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[13][0] , id_stage|rf|register[13][0], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux31~18 , id_stage|alu_b|Mux31~18, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[15][0]~feeder , id_stage|rf|register[15][0]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[15][0] , id_stage|rf|register[15][0], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux31~19 , id_stage|alu_b|Mux31~19, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[3][0] , id_stage|rf|register[3][0], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[6][0]~feeder , id_stage|rf|register[6][0]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[6][0] , id_stage|rf|register[6][0], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[5][0] , id_stage|rf|register[5][0], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[4][0] , id_stage|rf|register[4][0], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux31~13 , id_stage|alu_b|Mux31~13, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[7][0] , id_stage|rf|register[7][0], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux31~14 , id_stage|alu_b|Mux31~14, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux31~16 , id_stage|alu_b|Mux31~16, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[11][0] , id_stage|rf|register[11][0], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[10][0] , id_stage|rf|register[10][0], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[8][0]~feeder , id_stage|rf|register[8][0]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[8][0] , id_stage|rf|register[8][0], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux31~11 , id_stage|alu_b|Mux31~11, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux31~12 , id_stage|alu_b|Mux31~12, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux31~17 , id_stage|alu_b|Mux31~17, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[16][0] , id_stage|rf|register[16][0], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[20][0] , id_stage|rf|register[20][0], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux31~5 , id_stage|alu_b|Mux31~5, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[24][0] , id_stage|rf|register[24][0], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[28][0] , id_stage|rf|register[28][0], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux31~6 , id_stage|alu_b|Mux31~6, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[25][0] , id_stage|rf|register[25][0], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[17][0] , id_stage|rf|register[17][0], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[21][0] , id_stage|rf|register[21][0], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux31~3 , id_stage|alu_b|Mux31~3, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux31~4 , id_stage|alu_b|Mux31~4, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux31~7 , id_stage|alu_b|Mux31~7, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[27][0]~feeder , id_stage|rf|register[27][0]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[27][0] , id_stage|rf|register[27][0], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[31][0] , id_stage|rf|register[31][0], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[19][0] , id_stage|rf|register[19][0], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[23][0] , id_stage|rf|register[23][0], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux31~8 , id_stage|alu_b|Mux31~8, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux31~9 , id_stage|alu_b|Mux31~9, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux31~10 , id_stage|alu_b|Mux31~10, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux31~20 , id_stage|alu_b|Mux31~20, piplelinedcpu, 1
instance = comp, \plus2[0]~I , plus2[0], piplelinedcpu, 1
instance = comp, \mem_stage|dataout[0]~32 , mem_stage|dataout[0]~32, piplelinedcpu, 1
instance = comp, \mem_stage|lcdreg[2][0] , mem_stage|lcdreg[2][0], piplelinedcpu, 1
instance = comp, \mem_stage|lcdreg[1][0] , mem_stage|lcdreg[1][0], piplelinedcpu, 1
instance = comp, \mem_stage|lcdreg[3][0] , mem_stage|lcdreg[3][0], piplelinedcpu, 1
instance = comp, \mem_stage|dataout[0]~2 , mem_stage|dataout[0]~2, piplelinedcpu, 1
instance = comp, \mem_stage|dataout[0]~3 , mem_stage|dataout[0]~3, piplelinedcpu, 1
instance = comp, \mem_stage|dataout[0]~33 , mem_stage|dataout[0]~33, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux31~0 , id_stage|alu_b|Mux31~0, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux31~21 , id_stage|alu_b|Mux31~21, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux31~22 , id_stage|alu_b|Mux31~22, piplelinedcpu, 1
instance = comp, \de_reg|eb[0] , de_reg|eb[0], piplelinedcpu, 1
instance = comp, \em_reg|mb[0] , em_reg|mb[0], piplelinedcpu, 1
instance = comp, \mem_stage|dataout[1]~31 , mem_stage|dataout[1]~31, piplelinedcpu, 1
instance = comp, \mw_reg|wmo[1] , mw_reg|wmo[1], piplelinedcpu, 1
instance = comp, \wb_stage|y[1]~16 , wb_stage|y[1]~16, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[15][1] , id_stage|rf|register[15][1], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[14][1] , id_stage|rf|register[14][1], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[12][1] , id_stage|rf|register[12][1], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux30~18 , id_stage|alu_b|Mux30~18, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux30~19 , id_stage|alu_b|Mux30~19, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux30~2 , id_stage|alu_b|Mux30~2, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[2][1]~feeder , id_stage|rf|register[2][1]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[2][1] , id_stage|rf|register[2][1], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux30~13 , id_stage|alu_b|Mux30~13, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux30~14 , id_stage|alu_b|Mux30~14, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux30~15 , id_stage|alu_b|Mux30~15, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux30~16 , id_stage|alu_b|Mux30~16, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[31][1] , id_stage|rf|register[31][1], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux30~10 , id_stage|alu_b|Mux30~10, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux30~11 , id_stage|alu_b|Mux30~11, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[16][1]~feeder , id_stage|rf|register[16][1]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[16][1] , id_stage|rf|register[16][1], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[24][1] , id_stage|rf|register[24][1], piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux30~7 , id_stage|alu_b|Mux30~7, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux30~8 , id_stage|alu_b|Mux30~8, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux30~5 , id_stage|alu_b|Mux30~5, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux30~6 , id_stage|alu_b|Mux30~6, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux30~9 , id_stage|alu_b|Mux30~9, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux30~12 , id_stage|alu_b|Mux30~12, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux30~17 , id_stage|alu_b|Mux30~17, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux30~20 , id_stage|alu_b|Mux30~20, piplelinedcpu, 1
instance = comp, \id_stage|alu_b|Mux30~21 , id_stage|alu_b|Mux30~21, piplelinedcpu, 1
instance = comp, \de_reg|eb[1] , de_reg|eb[1], piplelinedcpu, 1
instance = comp, \exe_stage|alu_inb|y[1]~31 , exe_stage|alu_inb|y[1]~31, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[2]~40 , exe_stage|save_pc8|y[2]~40, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~28 , exe_stage|al_unit|ShiftLeft0~28, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~29 , exe_stage|al_unit|ShiftLeft0~29, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~30 , exe_stage|al_unit|ShiftLeft0~30, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[2]~28 , exe_stage|save_pc8|y[2]~28, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[2]~36 , exe_stage|save_pc8|y[2]~36, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[2]~37 , exe_stage|save_pc8|y[2]~37, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[2]~294 , exe_stage|save_pc8|y[2]~294, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[2]~38 , exe_stage|save_pc8|y[2]~38, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[2]~41 , exe_stage|save_pc8|y[2]~41, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[2]~44 , exe_stage|save_pc8|y[2]~44, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[3][2]~feeder , id_stage|rf|register[3][2]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[3][2] , id_stage|rf|register[3][2], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux29~15 , id_stage|alu_a|Mux29~15, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux29~16 , id_stage|alu_a|Mux29~16, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux29~17 , id_stage|alu_a|Mux29~17, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux29~18 , id_stage|alu_a|Mux29~18, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux29~13 , id_stage|alu_a|Mux29~13, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux29~14 , id_stage|alu_a|Mux29~14, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux29~19 , id_stage|alu_a|Mux29~19, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux29~3 , id_stage|alu_a|Mux29~3, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux29~4 , id_stage|alu_a|Mux29~4, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux29~10 , id_stage|alu_a|Mux29~10, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux29~11 , id_stage|alu_a|Mux29~11, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux29~8 , id_stage|alu_a|Mux29~8, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux29~9 , id_stage|alu_a|Mux29~9, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux29~12 , id_stage|alu_a|Mux29~12, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux29~22 , id_stage|alu_a|Mux29~22, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux29~24 , id_stage|alu_a|Mux29~24, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux29~23 , id_stage|alu_a|Mux29~23, piplelinedcpu, 1
instance = comp, \de_reg|ea[2] , de_reg|ea[2], piplelinedcpu, 1
instance = comp, \exe_stage|alu_ina|y[2]~13 , exe_stage|alu_ina|y[2]~13, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~42 , exe_stage|al_unit|ShiftLeft0~42, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~43 , exe_stage|al_unit|ShiftLeft0~43, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[6]~82 , exe_stage|save_pc8|y[6]~82, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight1~47 , exe_stage|al_unit|ShiftRight1~47, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight1~46 , exe_stage|al_unit|ShiftRight1~46, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight1~48 , exe_stage|al_unit|ShiftRight1~48, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~45 , exe_stage|al_unit|ShiftLeft0~45, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight0~92 , exe_stage|al_unit|ShiftRight0~92, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight0~75 , exe_stage|al_unit|ShiftRight0~75, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight0~76 , exe_stage|al_unit|ShiftRight0~76, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight0~77 , exe_stage|al_unit|ShiftRight0~77, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[6]~83 , exe_stage|save_pc8|y[6]~83, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[6]~84 , exe_stage|save_pc8|y[6]~84, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[6]~85 , exe_stage|save_pc8|y[6]~85, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[6]~86 , exe_stage|save_pc8|y[6]~86, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[6]~87 , exe_stage|save_pc8|y[6]~87, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[6]~88 , exe_stage|save_pc8|y[6]~88, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[6]~89 , exe_stage|save_pc8|y[6]~89, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux25~0 , id_stage|alu_a|Mux25~0, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[9][6] , id_stage|rf|register[9][6], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[11][6] , id_stage|rf|register[11][6], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[8][6] , id_stage|rf|register[8][6], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[10][6] , id_stage|rf|register[10][6], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux25~11 , id_stage|alu_a|Mux25~11, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux25~12 , id_stage|alu_a|Mux25~12, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[1][6]~feeder , id_stage|rf|register[1][6]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[1][6] , id_stage|rf|register[1][6], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[2][6]~feeder , id_stage|rf|register[2][6]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[2][6] , id_stage|rf|register[2][6], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux25~15 , id_stage|alu_a|Mux25~15, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[4][6] , id_stage|rf|register[4][6], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[5][6] , id_stage|rf|register[5][6], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux25~13 , id_stage|alu_a|Mux25~13, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[7][6] , id_stage|rf|register[7][6], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[6][6] , id_stage|rf|register[6][6], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux25~14 , id_stage|alu_a|Mux25~14, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux25~16 , id_stage|alu_a|Mux25~16, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux25~17 , id_stage|alu_a|Mux25~17, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux25~8 , id_stage|alu_a|Mux25~8, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux25~9 , id_stage|alu_a|Mux25~9, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux25~5 , id_stage|alu_a|Mux25~5, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux25~6 , id_stage|alu_a|Mux25~6, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux25~3 , id_stage|alu_a|Mux25~3, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux25~4 , id_stage|alu_a|Mux25~4, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux25~7 , id_stage|alu_a|Mux25~7, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux25~10 , id_stage|alu_a|Mux25~10, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux25~20 , id_stage|alu_a|Mux25~20, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux25~21 , id_stage|alu_a|Mux25~21, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux25~22 , id_stage|alu_a|Mux25~22, piplelinedcpu, 1
instance = comp, \de_reg|ea[6] , de_reg|ea[6], piplelinedcpu, 1
instance = comp, \exe_stage|alu_ina|y[6]~2 , exe_stage|alu_ina|y[6]~2, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~14 , exe_stage|al_unit|ShiftLeft0~14, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|WideOr0~0 , exe_stage|al_unit|WideOr0~0, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[4]~55 , exe_stage|save_pc8|y[4]~55, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[4]~56 , exe_stage|save_pc8|y[4]~56, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[7]~90 , exe_stage|save_pc8|y[7]~90, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[7]~299 , exe_stage|save_pc8|y[7]~299, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[4]~59 , exe_stage|save_pc8|y[4]~59, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight0~20 , exe_stage|al_unit|ShiftRight0~20, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight1~60 , exe_stage|al_unit|ShiftRight1~60, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[7]~91 , exe_stage|save_pc8|y[7]~91, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[7]~92 , exe_stage|save_pc8|y[7]~92, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[7]~93 , exe_stage|save_pc8|y[7]~93, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[7]~94 , exe_stage|save_pc8|y[7]~94, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[7]~95 , exe_stage|save_pc8|y[7]~95, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[7]~96 , exe_stage|save_pc8|y[7]~96, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[7]~97 , exe_stage|save_pc8|y[7]~97, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[2][7] , id_stage|rf|register[2][7], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux24~15 , id_stage|alu_a|Mux24~15, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux24~16 , id_stage|alu_a|Mux24~16, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[27][7]~feeder , id_stage|rf|register[27][7]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[27][7] , id_stage|rf|register[27][7], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux24~11 , id_stage|alu_a|Mux24~11, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[21][7]~feeder , id_stage|rf|register[21][7]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[21][7] , id_stage|rf|register[21][7], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[17][7] , id_stage|rf|register[17][7], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux24~3 , id_stage|alu_a|Mux24~3, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[25][7] , id_stage|rf|register[25][7], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[29][7] , id_stage|rf|register[29][7], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux24~4 , id_stage|alu_a|Mux24~4, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux24~12 , id_stage|alu_a|Mux24~12, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux24~17 , id_stage|alu_a|Mux24~17, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[12][7] , id_stage|rf|register[12][7], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[14][7] , id_stage|rf|register[14][7], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux24~18 , id_stage|alu_a|Mux24~18, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux24~19 , id_stage|alu_a|Mux24~19, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux24~20 , id_stage|alu_a|Mux24~20, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux24~21 , id_stage|alu_a|Mux24~21, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux24~22 , id_stage|alu_a|Mux24~22, piplelinedcpu, 1
instance = comp, \if_stage|next_pc|Mux24~0 , if_stage|next_pc|Mux24~0, piplelinedcpu, 1
instance = comp, \if_stage|next_pc|Mux24~1 , if_stage|next_pc|Mux24~1, piplelinedcpu, 1
instance = comp, \prog_cnt|program_counter|q[7] , prog_cnt|program_counter|q[7], piplelinedcpu, 1
instance = comp, \if_stage|next_pc|Mux25~0 , if_stage|next_pc|Mux25~0, piplelinedcpu, 1
instance = comp, \if_stage|next_pc|Mux25~1 , if_stage|next_pc|Mux25~1, piplelinedcpu, 1
instance = comp, \prog_cnt|program_counter|q[6] , prog_cnt|program_counter|q[6], piplelinedcpu, 1
instance = comp, \id_stage|cu|comb~1 , id_stage|cu|comb~1, piplelinedcpu, 1
instance = comp, \id_stage|cu|comb~2 , id_stage|cu|comb~2, piplelinedcpu, 1
instance = comp, \id_stage|cu|aluc[0]~7 , id_stage|cu|aluc[0]~7, piplelinedcpu, 1
instance = comp, \id_stage|cu|aluc[0] , id_stage|cu|aluc[0], piplelinedcpu, 1
instance = comp, \de_reg|ealuc[0] , de_reg|ealuc[0], piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[4]~54 , exe_stage|save_pc8|y[4]~54, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[5]~74 , exe_stage|save_pc8|y[5]~74, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[5]~297 , exe_stage|save_pc8|y[5]~297, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight0~38 , exe_stage|al_unit|ShiftRight0~38, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight1~26 , exe_stage|al_unit|ShiftRight1~26, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight0~39 , exe_stage|al_unit|ShiftRight0~39, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftRight0~72 , exe_stage|al_unit|ShiftRight0~72, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[5]~75 , exe_stage|save_pc8|y[5]~75, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[5]~76 , exe_stage|save_pc8|y[5]~76, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[5]~77 , exe_stage|save_pc8|y[5]~77, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[5]~78 , exe_stage|save_pc8|y[5]~78, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[5]~79 , exe_stage|save_pc8|y[5]~79, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[5]~80 , exe_stage|save_pc8|y[5]~80, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[5]~81 , exe_stage|save_pc8|y[5]~81, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux26~1 , id_stage|alu_a|Mux26~1, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[10][5]~feeder , id_stage|rf|register[10][5]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[10][5] , id_stage|rf|register[10][5], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux26~2 , id_stage|alu_a|Mux26~2, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux26~19 , id_stage|alu_a|Mux26~19, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[25][5]~feeder , id_stage|rf|register[25][5]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[25][5] , id_stage|rf|register[25][5], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux26~3 , id_stage|alu_a|Mux26~3, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux26~4 , id_stage|alu_a|Mux26~4, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux26~7 , id_stage|alu_a|Mux26~7, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux26~8 , id_stage|alu_a|Mux26~8, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux26~5 , id_stage|alu_a|Mux26~5, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux26~6 , id_stage|alu_a|Mux26~6, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux26~9 , id_stage|alu_a|Mux26~9, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux26~10 , id_stage|alu_a|Mux26~10, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux26~11 , id_stage|alu_a|Mux26~11, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux26~12 , id_stage|alu_a|Mux26~12, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[3][5]~feeder , id_stage|rf|register[3][5]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[3][5] , id_stage|rf|register[3][5], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux26~13 , id_stage|alu_a|Mux26~13, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux26~14 , id_stage|alu_a|Mux26~14, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux26~15 , id_stage|alu_a|Mux26~15, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux26~16 , id_stage|alu_a|Mux26~16, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux26~17 , id_stage|alu_a|Mux26~17, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux26~20 , id_stage|alu_a|Mux26~20, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux26~21 , id_stage|alu_a|Mux26~21, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux26~22 , id_stage|alu_a|Mux26~22, piplelinedcpu, 1
instance = comp, \if_stage|next_pc|Mux26~0 , if_stage|next_pc|Mux26~0, piplelinedcpu, 1
instance = comp, \if_stage|next_pc|Mux26~1 , if_stage|next_pc|Mux26~1, piplelinedcpu, 1
instance = comp, \prog_cnt|program_counter|q[5] , prog_cnt|program_counter|q[5], piplelinedcpu, 1
instance = comp, \id_stage|rf|Equal0~0 , id_stage|rf|Equal0~0, piplelinedcpu, 1
instance = comp, \mw_reg|wmo[4] , mw_reg|wmo[4], piplelinedcpu, 1
instance = comp, \wb_stage|y[4]~1 , wb_stage|y[4]~1, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[14][4] , id_stage|rf|register[14][4], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[15][4] , id_stage|rf|register[15][4], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux27~21 , id_stage|alu_a|Mux27~21, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[19][4] , id_stage|rf|register[19][4], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux27~10 , id_stage|alu_a|Mux27~10, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[31][4] , id_stage|rf|register[31][4], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux27~11 , id_stage|alu_a|Mux27~11, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[29][4] , id_stage|rf|register[29][4], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[17][4] , id_stage|rf|register[17][4], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[21][4] , id_stage|rf|register[21][4], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux27~5 , id_stage|alu_a|Mux27~5, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux27~6 , id_stage|alu_a|Mux27~6, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[20][4] , id_stage|rf|register[20][4], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[28][4] , id_stage|rf|register[28][4], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux27~8 , id_stage|alu_a|Mux27~8, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux27~9 , id_stage|alu_a|Mux27~9, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux27~12 , id_stage|alu_a|Mux27~12, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[9][4] , id_stage|rf|register[9][4], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[11][4] , id_stage|rf|register[11][4], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux27~14 , id_stage|alu_a|Mux27~14, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[6][4] , id_stage|rf|register[6][4], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[7][4] , id_stage|rf|register[7][4], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[4][4] , id_stage|rf|register[4][4], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[5][4]~feeder , id_stage|rf|register[5][4]~feeder, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[5][4] , id_stage|rf|register[5][4], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux27~15 , id_stage|alu_a|Mux27~15, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux27~16 , id_stage|alu_a|Mux27~16, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[3][4] , id_stage|rf|register[3][4], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux27~18 , id_stage|alu_a|Mux27~18, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux27~19 , id_stage|alu_a|Mux27~19, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux27~22 , id_stage|alu_a|Mux27~22, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux27~24 , id_stage|alu_a|Mux27~24, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux27~23 , id_stage|alu_a|Mux27~23, piplelinedcpu, 1
instance = comp, \if_stage|next_pc|Mux27~0 , if_stage|next_pc|Mux27~0, piplelinedcpu, 1
instance = comp, \if_stage|next_pc|Mux27~1 , if_stage|next_pc|Mux27~1, piplelinedcpu, 1
instance = comp, \prog_cnt|program_counter|q[4] , prog_cnt|program_counter|q[4], piplelinedcpu, 1
instance = comp, \id_stage|cu|comb~5 , id_stage|cu|comb~5, piplelinedcpu, 1
instance = comp, \id_stage|cu|aluc[1]~2 , id_stage|cu|aluc[1]~2, piplelinedcpu, 1
instance = comp, \de_reg|ealuc[1] , de_reg|ealuc[1], piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[2]~42 , exe_stage|save_pc8|y[2]~42, piplelinedcpu, 1
instance = comp, \exe_stage|al_unit|ShiftLeft0~32 , exe_stage|al_unit|ShiftLeft0~32, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[2]~27 , exe_stage|save_pc8|y[2]~27, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[2]~29 , exe_stage|save_pc8|y[2]~29, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[3]~48 , exe_stage|save_pc8|y[3]~48, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[3]~49 , exe_stage|save_pc8|y[3]~49, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[3]~51 , exe_stage|save_pc8|y[3]~51, piplelinedcpu, 1
instance = comp, \exe_stage|save_pc8|y[3]~53 , exe_stage|save_pc8|y[3]~53, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[5][3] , id_stage|rf|register[5][3], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux28~17 , id_stage|alu_a|Mux28~17, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux28~18 , id_stage|alu_a|Mux28~18, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux28~19 , id_stage|alu_a|Mux28~19, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux28~20 , id_stage|alu_a|Mux28~20, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[28][3] , id_stage|rf|register[28][3], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[20][3] , id_stage|rf|register[20][3], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[16][3] , id_stage|rf|register[16][3], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[24][3] , id_stage|rf|register[24][3], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux28~11 , id_stage|alu_a|Mux28~11, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux28~12 , id_stage|alu_a|Mux28~12, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[22][3] , id_stage|rf|register[22][3], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux28~9 , id_stage|alu_a|Mux28~9, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux28~10 , id_stage|alu_a|Mux28~10, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux28~13 , id_stage|alu_a|Mux28~13, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux28~14 , id_stage|alu_a|Mux28~14, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux28~15 , id_stage|alu_a|Mux28~15, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux28~16 , id_stage|alu_a|Mux28~16, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux28~21 , id_stage|alu_a|Mux28~21, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[13][3] , id_stage|rf|register[13][3], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[12][3] , id_stage|rf|register[12][3], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux28~22 , id_stage|alu_a|Mux28~22, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux28~23 , id_stage|alu_a|Mux28~23, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux28~24 , id_stage|alu_a|Mux28~24, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux28~25 , id_stage|alu_a|Mux28~25, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux28~26 , id_stage|alu_a|Mux28~26, piplelinedcpu, 1
instance = comp, \if_stage|next_pc|Mux28~0 , if_stage|next_pc|Mux28~0, piplelinedcpu, 1
instance = comp, \if_stage|next_pc|Mux28~1 , if_stage|next_pc|Mux28~1, piplelinedcpu, 1
instance = comp, \prog_cnt|program_counter|q[3] , prog_cnt|program_counter|q[3], piplelinedcpu, 1
instance = comp, \id_stage|cu|i_jr~0 , id_stage|cu|i_jr~0, piplelinedcpu, 1
instance = comp, \id_stage|cu|i_jr , id_stage|cu|i_jr, piplelinedcpu, 1
instance = comp, \id_stage|cu|pcsource[1]~0 , id_stage|cu|pcsource[1]~0, piplelinedcpu, 1
instance = comp, \if_stage|next_pc|Mux29~0 , if_stage|next_pc|Mux29~0, piplelinedcpu, 1
instance = comp, \if_stage|next_pc|Mux29~1 , if_stage|next_pc|Mux29~1, piplelinedcpu, 1
instance = comp, \prog_cnt|program_counter|q[2] , prog_cnt|program_counter|q[2], piplelinedcpu, 1
instance = comp, \id_stage|cu|comb~3 , id_stage|cu|comb~3, piplelinedcpu, 1
instance = comp, \id_stage|cu|nostall~4 , id_stage|cu|nostall~4, piplelinedcpu, 1
instance = comp, \id_stage|cu|i_xori~0 , id_stage|cu|i_xori~0, piplelinedcpu, 1
instance = comp, \id_stage|cu|always0~5 , id_stage|cu|always0~5, piplelinedcpu, 1
instance = comp, \id_stage|cu|always0~4 , id_stage|cu|always0~4, piplelinedcpu, 1
instance = comp, \id_stage|cu|always0~6 , id_stage|cu|always0~6, piplelinedcpu, 1
instance = comp, \id_stage|cu|nostall~0 , id_stage|cu|nostall~0, piplelinedcpu, 1
instance = comp, \id_stage|cu|nostall~5 , id_stage|cu|nostall~5, piplelinedcpu, 1
instance = comp, \id_stage|cu|jal~1 , id_stage|cu|jal~1, piplelinedcpu, 1
instance = comp, \de_reg|ejal , de_reg|ejal, piplelinedcpu, 1
instance = comp, \id_stage|cu|Equal0~0 , id_stage|cu|Equal0~0, piplelinedcpu, 1
instance = comp, \id_stage|cu|always0~7 , id_stage|cu|always0~7, piplelinedcpu, 1
instance = comp, \id_stage|cu|always0~8 , id_stage|cu|always0~8, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux31~17 , id_stage|alu_a|Mux31~17, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux31~18 , id_stage|alu_a|Mux31~18, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[9][0] , id_stage|rf|register[9][0], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux31~10 , id_stage|alu_a|Mux31~10, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux31~11 , id_stage|alu_a|Mux31~11, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[1][0] , id_stage|rf|register[1][0], piplelinedcpu, 1
instance = comp, \id_stage|rf|register[2][0] , id_stage|rf|register[2][0], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux31~14 , id_stage|alu_a|Mux31~14, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux31~12 , id_stage|alu_a|Mux31~12, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux31~13 , id_stage|alu_a|Mux31~13, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux31~15 , id_stage|alu_a|Mux31~15, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux31~16 , id_stage|alu_a|Mux31~16, piplelinedcpu, 1
instance = comp, \id_stage|rf|register[29][0] , id_stage|rf|register[29][0], piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux31~2 , id_stage|alu_a|Mux31~2, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux31~3 , id_stage|alu_a|Mux31~3, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux31~6 , id_stage|alu_a|Mux31~6, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux31~7 , id_stage|alu_a|Mux31~7, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux31~8 , id_stage|alu_a|Mux31~8, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux31~9 , id_stage|alu_a|Mux31~9, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux31~19 , id_stage|alu_a|Mux31~19, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux31~20 , id_stage|alu_a|Mux31~20, piplelinedcpu, 1
instance = comp, \id_stage|alu_a|Mux31~21 , id_stage|alu_a|Mux31~21, piplelinedcpu, 1
instance = comp, \if_stage|next_pc|Mux31~1 , if_stage|next_pc|Mux31~1, piplelinedcpu, 1
instance = comp, \prog_cnt|program_counter|q[0] , prog_cnt|program_counter|q[0], piplelinedcpu, 1
instance = comp, \if_stage|next_pc|Mux23~0 , if_stage|next_pc|Mux23~0, piplelinedcpu, 1
instance = comp, \if_stage|next_pc|Mux23~1 , if_stage|next_pc|Mux23~1, piplelinedcpu, 1
instance = comp, \prog_cnt|program_counter|q[8] , prog_cnt|program_counter|q[8], piplelinedcpu, 1
instance = comp, \if_stage|next_pc|Mux21~0 , if_stage|next_pc|Mux21~0, piplelinedcpu, 1
instance = comp, \if_stage|next_pc|Mux21~1 , if_stage|next_pc|Mux21~1, piplelinedcpu, 1
instance = comp, \prog_cnt|program_counter|q[10] , prog_cnt|program_counter|q[10], piplelinedcpu, 1
instance = comp, \if_stage|next_pc|Mux20~0 , if_stage|next_pc|Mux20~0, piplelinedcpu, 1
instance = comp, \if_stage|next_pc|Mux20~1 , if_stage|next_pc|Mux20~1, piplelinedcpu, 1
instance = comp, \prog_cnt|program_counter|q[11] , prog_cnt|program_counter|q[11], piplelinedcpu, 1
instance = comp, \if_stage|next_pc|Mux19~0 , if_stage|next_pc|Mux19~0, piplelinedcpu, 1
instance = comp, \if_stage|next_pc|Mux19~1 , if_stage|next_pc|Mux19~1, piplelinedcpu, 1
instance = comp, \prog_cnt|program_counter|q[12] , prog_cnt|program_counter|q[12], piplelinedcpu, 1
instance = comp, \if_stage|next_pc|Mux17~0 , if_stage|next_pc|Mux17~0, piplelinedcpu, 1
instance = comp, \if_stage|next_pc|Mux17~1 , if_stage|next_pc|Mux17~1, piplelinedcpu, 1
instance = comp, \prog_cnt|program_counter|q[14] , prog_cnt|program_counter|q[14], piplelinedcpu, 1
instance = comp, \if_stage|next_pc|Mux15~0 , if_stage|next_pc|Mux15~0, piplelinedcpu, 1
instance = comp, \if_stage|next_pc|Mux15~1 , if_stage|next_pc|Mux15~1, piplelinedcpu, 1
instance = comp, \prog_cnt|program_counter|q[16] , prog_cnt|program_counter|q[16], piplelinedcpu, 1
instance = comp, \if_stage|next_pc|Mux14~0 , if_stage|next_pc|Mux14~0, piplelinedcpu, 1
instance = comp, \if_stage|next_pc|Mux14~1 , if_stage|next_pc|Mux14~1, piplelinedcpu, 1
instance = comp, \prog_cnt|program_counter|q[17] , prog_cnt|program_counter|q[17], piplelinedcpu, 1
instance = comp, \if_stage|next_pc|Mux7~0 , if_stage|next_pc|Mux7~0, piplelinedcpu, 1
instance = comp, \if_stage|next_pc|Mux7~1 , if_stage|next_pc|Mux7~1, piplelinedcpu, 1
instance = comp, \prog_cnt|program_counter|q[24] , prog_cnt|program_counter|q[24], piplelinedcpu, 1
instance = comp, \if_stage|next_pc|Mux6~0 , if_stage|next_pc|Mux6~0, piplelinedcpu, 1
instance = comp, \if_stage|next_pc|Mux6~1 , if_stage|next_pc|Mux6~1, piplelinedcpu, 1
instance = comp, \prog_cnt|program_counter|q[25] , prog_cnt|program_counter|q[25], piplelinedcpu, 1
instance = comp, \if_stage|next_pc|Mux5~0 , if_stage|next_pc|Mux5~0, piplelinedcpu, 1
instance = comp, \if_stage|next_pc|Mux5~1 , if_stage|next_pc|Mux5~1, piplelinedcpu, 1
instance = comp, \prog_cnt|program_counter|q[26] , prog_cnt|program_counter|q[26], piplelinedcpu, 1
instance = comp, \if_stage|next_pc|Mux2~0 , if_stage|next_pc|Mux2~0, piplelinedcpu, 1
instance = comp, \if_stage|next_pc|Mux2~1 , if_stage|next_pc|Mux2~1, piplelinedcpu, 1
instance = comp, \prog_cnt|program_counter|q[29] , prog_cnt|program_counter|q[29], piplelinedcpu, 1
instance = comp, \if_stage|next_pc|Mux1~0 , if_stage|next_pc|Mux1~0, piplelinedcpu, 1
instance = comp, \if_stage|next_pc|Mux1~1 , if_stage|next_pc|Mux1~1, piplelinedcpu, 1
instance = comp, \prog_cnt|program_counter|q[30] , prog_cnt|program_counter|q[30], piplelinedcpu, 1
instance = comp, \em_reg|malu[13]~feeder , em_reg|malu[13]~feeder, piplelinedcpu, 1
instance = comp, \em_reg|malu[13] , em_reg|malu[13], piplelinedcpu, 1
instance = comp, \mw_reg|walu[1]~feeder , mw_reg|walu[1]~feeder, piplelinedcpu, 1
instance = comp, \mw_reg|walu[1] , mw_reg|walu[1], piplelinedcpu, 1
instance = comp, \mw_reg|walu[4]~feeder , mw_reg|walu[4]~feeder, piplelinedcpu, 1
instance = comp, \mw_reg|walu[4] , mw_reg|walu[4], piplelinedcpu, 1
instance = comp, \mw_reg|walu[5] , mw_reg|walu[5], piplelinedcpu, 1
instance = comp, \mw_reg|walu[10] , mw_reg|walu[10], piplelinedcpu, 1
instance = comp, \mw_reg|walu[13] , mw_reg|walu[13], piplelinedcpu, 1
instance = comp, \mw_reg|walu[21] , mw_reg|walu[21], piplelinedcpu, 1
instance = comp, \mw_reg|walu[22]~feeder , mw_reg|walu[22]~feeder, piplelinedcpu, 1
instance = comp, \mw_reg|walu[22] , mw_reg|walu[22], piplelinedcpu, 1
instance = comp, \mw_reg|walu[24]~feeder , mw_reg|walu[24]~feeder, piplelinedcpu, 1
instance = comp, \mw_reg|walu[24] , mw_reg|walu[24], piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|Add0~0 , mem_stage|plus1_show|Add0~0, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|Add0~2 , mem_stage|plus1_show|Add0~2, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|Add0~6 , mem_stage|plus1_show|Add0~6, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|LessThan0~2 , mem_stage|plus1_show|LessThan0~2, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|LessThan0~3 , mem_stage|plus1_show|LessThan0~3, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|tmp~2 , mem_stage|plus1_show|tmp~2, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|Add2~4 , mem_stage|plus1_show|Add2~4, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|Add2~6 , mem_stage|plus1_show|Add2~6, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|Add0~8 , mem_stage|plus1_show|Add0~8, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|Add2~8 , mem_stage|plus1_show|Add2~8, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|LessThan2~1 , mem_stage|plus1_show|LessThan2~1, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|Add0~10 , mem_stage|plus1_show|Add0~10, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|Add0~12 , mem_stage|plus1_show|Add0~12, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|LessThan1~3 , mem_stage|plus1_show|LessThan1~3, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|LessThan1~4 , mem_stage|plus1_show|LessThan1~4, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|tmp~0 , mem_stage|plus1_show|tmp~0, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|LessThan1~2 , mem_stage|plus1_show|LessThan1~2, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|tmp~1 , mem_stage|plus1_show|tmp~1, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|tmp~4 , mem_stage|plus1_show|tmp~4, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|tmp~5 , mem_stage|plus1_show|tmp~5, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|tmp~3 , mem_stage|plus1_show|tmp~3, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|LessThan2~0 , mem_stage|plus1_show|LessThan2~0, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|LessThan0~4 , mem_stage|plus1_show|LessThan0~4, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|Add2~10 , mem_stage|plus1_show|Add2~10, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|Add2~12 , mem_stage|plus1_show|Add2~12, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|LessThan2~2 , mem_stage|plus1_show|LessThan2~2, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|Add4~0 , mem_stage|plus1_show|Add4~0, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|Add4~4 , mem_stage|plus1_show|Add4~4, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|LessThan2~3 , mem_stage|plus1_show|LessThan2~3, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|tmp~8 , mem_stage|plus1_show|tmp~8, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|tmp~7 , mem_stage|plus1_show|tmp~7, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|LessThan3~0 , mem_stage|plus1_show|LessThan3~0, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|Add4~6 , mem_stage|plus1_show|Add4~6, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|Add4~8 , mem_stage|plus1_show|Add4~8, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|Add4~10 , mem_stage|plus1_show|Add4~10, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|Add4~12 , mem_stage|plus1_show|Add4~12, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|LessThan3~1 , mem_stage|plus1_show|LessThan3~1, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|LessThan3~2 , mem_stage|plus1_show|LessThan3~2, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|LessThan3~3 , mem_stage|plus1_show|LessThan3~3, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|LessThan3~4 , mem_stage|plus1_show|LessThan3~4, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|Add6~0 , mem_stage|plus1_show|Add6~0, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|Add6~2 , mem_stage|plus1_show|Add6~2, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|Add6~4 , mem_stage|plus1_show|Add6~4, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|tmp~11 , mem_stage|plus1_show|tmp~11, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|tmp~6 , mem_stage|plus1_show|tmp~6, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|tmp~9 , mem_stage|plus1_show|tmp~9, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|tmp~10 , mem_stage|plus1_show|tmp~10, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|Add8~0 , mem_stage|plus1_show|Add8~0, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|Add8~6 , mem_stage|plus1_show|Add8~6, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|Add8~10 , mem_stage|plus1_show|Add8~10, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|Add6~6 , mem_stage|plus1_show|Add6~6, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|Add6~10 , mem_stage|plus1_show|Add6~10, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|Add6~12 , mem_stage|plus1_show|Add6~12, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|Add8~12 , mem_stage|plus1_show|Add8~12, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|LessThan5~0 , mem_stage|plus1_show|LessThan5~0, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|LessThan5~1 , mem_stage|plus1_show|LessThan5~1, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|LessThan4~0 , mem_stage|plus1_show|LessThan4~0, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|LessThan4~1 , mem_stage|plus1_show|LessThan4~1, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|LessThan4~2 , mem_stage|plus1_show|LessThan4~2, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|tmp~13 , mem_stage|plus1_show|tmp~13, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|tmp~12 , mem_stage|plus1_show|tmp~12, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|LessThan5~2 , mem_stage|plus1_show|LessThan5~2, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|LessThan1~5 , mem_stage|plus1_show|LessThan1~5, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|high~3 , mem_stage|plus1_show|high~3, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|high[1]~9 , mem_stage|plus1_show|high[1]~9, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|high[1]~10 , mem_stage|plus1_show|high[1]~10, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|high~2 , mem_stage|plus1_show|high~2, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|high[2]~5 , mem_stage|plus1_show|high[2]~5, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|high~4 , mem_stage|plus1_show|high~4, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|high[3]~7 , mem_stage|plus1_show|high[3]~7, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|high[2]~6 , mem_stage|plus1_show|high[2]~6, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|high[0]~8 , mem_stage|plus1_show|high[0]~8, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|show_num_high|WideOr6~0 , mem_stage|plus1_show|show_num_high|WideOr6~0, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|show_num_high|WideOr5~0 , mem_stage|plus1_show|show_num_high|WideOr5~0, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|show_num_high|WideOr4~0 , mem_stage|plus1_show|show_num_high|WideOr4~0, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|show_num_high|WideOr3~0 , mem_stage|plus1_show|show_num_high|WideOr3~0, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|show_num_high|WideOr2~0 , mem_stage|plus1_show|show_num_high|WideOr2~0, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|show_num_high|WideOr1~0 , mem_stage|plus1_show|show_num_high|WideOr1~0, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|show_num_high|WideOr0~0 , mem_stage|plus1_show|show_num_high|WideOr0~0, piplelinedcpu, 1
instance = comp, \mem_stage|lcdreg[2][6] , mem_stage|lcdreg[2][6], piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|LessThan0~3 , mem_stage|plus2_show|LessThan0~3, piplelinedcpu, 1
instance = comp, \mem_stage|lcdreg[2][1] , mem_stage|lcdreg[2][1], piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|Add0~2 , mem_stage|plus2_show|Add0~2, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|LessThan0~2 , mem_stage|plus2_show|LessThan0~2, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|tmp~0 , mem_stage|plus2_show|tmp~0, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|tmp~2 , mem_stage|plus2_show|tmp~2, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|LessThan1~2 , mem_stage|plus2_show|LessThan1~2, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|Add0~6 , mem_stage|plus2_show|Add0~6, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|Add0~8 , mem_stage|plus2_show|Add0~8, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|Add0~10 , mem_stage|plus2_show|Add0~10, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|Add0~12 , mem_stage|plus2_show|Add0~12, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|LessThan1~3 , mem_stage|plus2_show|LessThan1~3, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|LessThan1~4 , mem_stage|plus2_show|LessThan1~4, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|tmp~3 , mem_stage|plus2_show|tmp~3, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|tmp~1 , mem_stage|plus2_show|tmp~1, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|tmp~4 , mem_stage|plus2_show|tmp~4, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|Add2~4 , mem_stage|plus2_show|Add2~4, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|tmp~5 , mem_stage|plus2_show|tmp~5, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|LessThan2~0 , mem_stage|plus2_show|LessThan2~0, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|LessThan0~4 , mem_stage|plus2_show|LessThan0~4, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|Add2~6 , mem_stage|plus2_show|Add2~6, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|Add2~8 , mem_stage|plus2_show|Add2~8, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|Add2~10 , mem_stage|plus2_show|Add2~10, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|Add2~12 , mem_stage|plus2_show|Add2~12, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|LessThan2~3 , mem_stage|plus2_show|LessThan2~3, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|tmp~6 , mem_stage|plus2_show|tmp~6, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|Add4~0 , mem_stage|plus2_show|Add4~0, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|tmp~7 , mem_stage|plus2_show|tmp~7, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|Add4~4 , mem_stage|plus2_show|Add4~4, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|tmp~8 , mem_stage|plus2_show|tmp~8, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|LessThan3~0 , mem_stage|plus2_show|LessThan3~0, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|LessThan2~1 , mem_stage|plus2_show|LessThan2~1, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|LessThan1~5 , mem_stage|plus2_show|LessThan1~5, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|LessThan2~2 , mem_stage|plus2_show|LessThan2~2, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|LessThan3~2 , mem_stage|plus2_show|LessThan3~2, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|Add8~0 , mem_stage|plus2_show|Add8~0, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|Add8~2 , mem_stage|plus2_show|Add8~2, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|Add8~4 , mem_stage|plus2_show|Add8~4, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|Add8~6 , mem_stage|plus2_show|Add8~6, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|Add8~8 , mem_stage|plus2_show|Add8~8, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|Add8~12 , mem_stage|plus2_show|Add8~12, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|LessThan5~0 , mem_stage|plus2_show|LessThan5~0, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|Add4~6 , mem_stage|plus2_show|Add4~6, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|Add4~8 , mem_stage|plus2_show|Add4~8, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|LessThan3~3 , mem_stage|plus2_show|LessThan3~3, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|Add4~10 , mem_stage|plus2_show|Add4~10, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|Add4~12 , mem_stage|plus2_show|Add4~12, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|LessThan3~4 , mem_stage|plus2_show|LessThan3~4, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|Add6~0 , mem_stage|plus2_show|Add6~0, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|tmp~10 , mem_stage|plus2_show|tmp~10, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|Add6~2 , mem_stage|plus2_show|Add6~2, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|tmp~9 , mem_stage|plus2_show|tmp~9, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|Add6~4 , mem_stage|plus2_show|Add6~4, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|tmp~11 , mem_stage|plus2_show|tmp~11, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|LessThan4~0 , mem_stage|plus2_show|LessThan4~0, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|Add6~6 , mem_stage|plus2_show|Add6~6, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|Add6~8 , mem_stage|plus2_show|Add6~8, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|Add6~10 , mem_stage|plus2_show|Add6~10, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|Add6~12 , mem_stage|plus2_show|Add6~12, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|LessThan4~1 , mem_stage|plus2_show|LessThan4~1, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|LessThan4~2 , mem_stage|plus2_show|LessThan4~2, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|LessThan5~1 , mem_stage|plus2_show|LessThan5~1, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|tmp~14 , mem_stage|plus2_show|tmp~14, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|tmp~12 , mem_stage|plus2_show|tmp~12, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|tmp~13 , mem_stage|plus2_show|tmp~13, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|LessThan5~2 , mem_stage|plus2_show|LessThan5~2, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|high[0]~8 , mem_stage|plus2_show|high[0]~8, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|high[2]~5 , mem_stage|plus2_show|high[2]~5, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|high~4 , mem_stage|plus2_show|high~4, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|high~3 , mem_stage|plus2_show|high~3, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|high[2]~6 , mem_stage|plus2_show|high[2]~6, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|high[3]~7 , mem_stage|plus2_show|high[3]~7, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|high[1]~9 , mem_stage|plus2_show|high[1]~9, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|high[1]~10 , mem_stage|plus2_show|high[1]~10, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|show_num_high|WideOr6~0 , mem_stage|plus2_show|show_num_high|WideOr6~0, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|show_num_high|WideOr5~0 , mem_stage|plus2_show|show_num_high|WideOr5~0, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|show_num_high|WideOr4~0 , mem_stage|plus2_show|show_num_high|WideOr4~0, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|show_num_high|WideOr3~0 , mem_stage|plus2_show|show_num_high|WideOr3~0, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|show_num_high|WideOr2~0 , mem_stage|plus2_show|show_num_high|WideOr2~0, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|show_num_high|WideOr1~0 , mem_stage|plus2_show|show_num_high|WideOr1~0, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|show_num_high|WideOr0~0 , mem_stage|plus2_show|show_num_high|WideOr0~0, piplelinedcpu, 1
instance = comp, \mem_stage|lcdreg[3][1] , mem_stage|lcdreg[3][1], piplelinedcpu, 1
instance = comp, \mem_stage|total_show|LessThan0~2 , mem_stage|total_show|LessThan0~2, piplelinedcpu, 1
instance = comp, \mem_stage|lcdreg[3][6] , mem_stage|lcdreg[3][6], piplelinedcpu, 1
instance = comp, \mem_stage|lcdreg[3][7] , mem_stage|lcdreg[3][7], piplelinedcpu, 1
instance = comp, \mem_stage|total_show|LessThan0~4 , mem_stage|total_show|LessThan0~4, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|Add0~8 , mem_stage|total_show|Add0~8, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|LessThan0~3 , mem_stage|total_show|LessThan0~3, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|LessThan1~3 , mem_stage|total_show|LessThan1~3, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|Add0~12 , mem_stage|total_show|Add0~12, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|LessThan1~4 , mem_stage|total_show|LessThan1~4, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|tmp~0 , mem_stage|total_show|tmp~0, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|Add2~0 , mem_stage|total_show|Add2~0, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|Add2~2 , mem_stage|total_show|Add2~2, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|tmp~3 , mem_stage|total_show|tmp~3, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|tmp~1 , mem_stage|total_show|tmp~1, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|tmp~2 , mem_stage|total_show|tmp~2, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|LessThan1~2 , mem_stage|total_show|LessThan1~2, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|tmp~5 , mem_stage|total_show|tmp~5, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|LessThan2~0 , mem_stage|total_show|LessThan2~0, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|Add2~6 , mem_stage|total_show|Add2~6, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|Add2~8 , mem_stage|total_show|Add2~8, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|LessThan2~1 , mem_stage|total_show|LessThan2~1, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|Add2~12 , mem_stage|total_show|Add2~12, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|LessThan2~2 , mem_stage|total_show|LessThan2~2, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|Add4~0 , mem_stage|total_show|Add4~0, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|Add4~2 , mem_stage|total_show|Add4~2, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|Add4~4 , mem_stage|total_show|Add4~4, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|tmp~8 , mem_stage|total_show|tmp~8, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|tmp~6 , mem_stage|total_show|tmp~6, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|Add6~0 , mem_stage|total_show|Add6~0, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|Add6~2 , mem_stage|total_show|Add6~2, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|Add6~4 , mem_stage|total_show|Add6~4, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|Add6~6 , mem_stage|total_show|Add6~6, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|Add6~8 , mem_stage|total_show|Add6~8, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|Add4~8 , mem_stage|total_show|Add4~8, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|LessThan3~3 , mem_stage|total_show|LessThan3~3, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|LessThan1~5 , mem_stage|total_show|LessThan1~5, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|Add4~10 , mem_stage|total_show|Add4~10, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|Add4~12 , mem_stage|total_show|Add4~12, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|LessThan3~4 , mem_stage|total_show|LessThan3~4, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|tmp~11 , mem_stage|total_show|tmp~11, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|tmp~4 , mem_stage|total_show|tmp~4, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|tmp~7 , mem_stage|total_show|tmp~7, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|tmp~10 , mem_stage|total_show|tmp~10, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|tmp~9 , mem_stage|total_show|tmp~9, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|LessThan4~0 , mem_stage|total_show|LessThan4~0, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|LessThan3~1 , mem_stage|total_show|LessThan3~1, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|LessThan3~2 , mem_stage|total_show|LessThan3~2, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|LessThan4~2 , mem_stage|total_show|LessThan4~2, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|Add8~0 , mem_stage|total_show|Add8~0, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|Add8~2 , mem_stage|total_show|Add8~2, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|tmp~12 , mem_stage|total_show|tmp~12, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|tmp~13 , mem_stage|total_show|tmp~13, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|tmp~14 , mem_stage|total_show|tmp~14, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|LessThan5~2 , mem_stage|total_show|LessThan5~2, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|Add8~6 , mem_stage|total_show|Add8~6, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|Add8~8 , mem_stage|total_show|Add8~8, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|Add8~12 , mem_stage|total_show|Add8~12, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|LessThan5~0 , mem_stage|total_show|LessThan5~0, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|LessThan5~1 , mem_stage|total_show|LessThan5~1, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|high~2 , mem_stage|total_show|high~2, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|high[0]~8 , mem_stage|total_show|high[0]~8, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|high[2]~5 , mem_stage|total_show|high[2]~5, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|high~4 , mem_stage|total_show|high~4, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|high~3 , mem_stage|total_show|high~3, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|high[3]~7 , mem_stage|total_show|high[3]~7, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|high[2]~6 , mem_stage|total_show|high[2]~6, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|high[1]~10 , mem_stage|total_show|high[1]~10, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|show_num_high|WideOr6~0 , mem_stage|total_show|show_num_high|WideOr6~0, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|show_num_high|WideOr5~0 , mem_stage|total_show|show_num_high|WideOr5~0, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|show_num_high|WideOr4~0 , mem_stage|total_show|show_num_high|WideOr4~0, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|show_num_high|WideOr3~0 , mem_stage|total_show|show_num_high|WideOr3~0, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|show_num_high|WideOr2~0 , mem_stage|total_show|show_num_high|WideOr2~0, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|show_num_high|WideOr1~0 , mem_stage|total_show|show_num_high|WideOr1~0, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|show_num_high|WideOr0~0 , mem_stage|total_show|show_num_high|WideOr0~0, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|low[2]~1 , mem_stage|plus1_show|low[2]~1, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|low[3]~2 , mem_stage|plus1_show|low[3]~2, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|low[1]~0 , mem_stage|plus1_show|low[1]~0, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|show_num_low|WideOr6~0 , mem_stage|plus1_show|show_num_low|WideOr6~0, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|show_num_low|WideOr5~0 , mem_stage|plus1_show|show_num_low|WideOr5~0, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|show_num_low|WideOr4~0 , mem_stage|plus1_show|show_num_low|WideOr4~0, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|show_num_low|WideOr3~0 , mem_stage|plus1_show|show_num_low|WideOr3~0, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|show_num_low|WideOr2~0 , mem_stage|plus1_show|show_num_low|WideOr2~0, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|show_num_low|WideOr1~0 , mem_stage|plus1_show|show_num_low|WideOr1~0, piplelinedcpu, 1
instance = comp, \mem_stage|plus1_show|show_num_low|WideOr0~0 , mem_stage|plus1_show|show_num_low|WideOr0~0, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|low[3]~2 , mem_stage|plus2_show|low[3]~2, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|low[2]~1 , mem_stage|plus2_show|low[2]~1, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|low[1]~0 , mem_stage|plus2_show|low[1]~0, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|show_num_low|WideOr6~0 , mem_stage|plus2_show|show_num_low|WideOr6~0, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|show_num_low|WideOr5~0 , mem_stage|plus2_show|show_num_low|WideOr5~0, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|show_num_low|WideOr4~0 , mem_stage|plus2_show|show_num_low|WideOr4~0, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|show_num_low|WideOr3~0 , mem_stage|plus2_show|show_num_low|WideOr3~0, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|show_num_low|WideOr2~0 , mem_stage|plus2_show|show_num_low|WideOr2~0, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|show_num_low|WideOr1~0 , mem_stage|plus2_show|show_num_low|WideOr1~0, piplelinedcpu, 1
instance = comp, \mem_stage|plus2_show|show_num_low|WideOr0~0 , mem_stage|plus2_show|show_num_low|WideOr0~0, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|low[3]~2 , mem_stage|total_show|low[3]~2, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|low[1]~0 , mem_stage|total_show|low[1]~0, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|low[2]~1 , mem_stage|total_show|low[2]~1, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|show_num_low|WideOr6~0 , mem_stage|total_show|show_num_low|WideOr6~0, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|show_num_low|WideOr5~0 , mem_stage|total_show|show_num_low|WideOr5~0, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|show_num_low|WideOr4~0 , mem_stage|total_show|show_num_low|WideOr4~0, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|show_num_low|WideOr3~0 , mem_stage|total_show|show_num_low|WideOr3~0, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|show_num_low|WideOr2~0 , mem_stage|total_show|show_num_low|WideOr2~0, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|show_num_low|WideOr1~0 , mem_stage|total_show|show_num_low|WideOr1~0, piplelinedcpu, 1
instance = comp, \mem_stage|total_show|show_num_low|WideOr0~0 , mem_stage|total_show|show_num_low|WideOr0~0, piplelinedcpu, 1
instance = comp, \pc[0]~I , pc[0], piplelinedcpu, 1
instance = comp, \pc[1]~I , pc[1], piplelinedcpu, 1
instance = comp, \pc[2]~I , pc[2], piplelinedcpu, 1
instance = comp, \pc[3]~I , pc[3], piplelinedcpu, 1
instance = comp, \pc[4]~I , pc[4], piplelinedcpu, 1
instance = comp, \pc[5]~I , pc[5], piplelinedcpu, 1
instance = comp, \pc[6]~I , pc[6], piplelinedcpu, 1
instance = comp, \pc[7]~I , pc[7], piplelinedcpu, 1
instance = comp, \pc[8]~I , pc[8], piplelinedcpu, 1
instance = comp, \pc[9]~I , pc[9], piplelinedcpu, 1
instance = comp, \pc[10]~I , pc[10], piplelinedcpu, 1
instance = comp, \pc[11]~I , pc[11], piplelinedcpu, 1
instance = comp, \pc[12]~I , pc[12], piplelinedcpu, 1
instance = comp, \pc[13]~I , pc[13], piplelinedcpu, 1
instance = comp, \pc[14]~I , pc[14], piplelinedcpu, 1
instance = comp, \pc[15]~I , pc[15], piplelinedcpu, 1
instance = comp, \pc[16]~I , pc[16], piplelinedcpu, 1
instance = comp, \pc[17]~I , pc[17], piplelinedcpu, 1
instance = comp, \pc[18]~I , pc[18], piplelinedcpu, 1
instance = comp, \pc[19]~I , pc[19], piplelinedcpu, 1
instance = comp, \pc[20]~I , pc[20], piplelinedcpu, 1
instance = comp, \pc[21]~I , pc[21], piplelinedcpu, 1
instance = comp, \pc[22]~I , pc[22], piplelinedcpu, 1
instance = comp, \pc[23]~I , pc[23], piplelinedcpu, 1
instance = comp, \pc[24]~I , pc[24], piplelinedcpu, 1
instance = comp, \pc[25]~I , pc[25], piplelinedcpu, 1
instance = comp, \pc[26]~I , pc[26], piplelinedcpu, 1
instance = comp, \pc[27]~I , pc[27], piplelinedcpu, 1
instance = comp, \pc[28]~I , pc[28], piplelinedcpu, 1
instance = comp, \pc[29]~I , pc[29], piplelinedcpu, 1
instance = comp, \pc[30]~I , pc[30], piplelinedcpu, 1
instance = comp, \pc[31]~I , pc[31], piplelinedcpu, 1
instance = comp, \inst[0]~I , inst[0], piplelinedcpu, 1
instance = comp, \inst[1]~I , inst[1], piplelinedcpu, 1
instance = comp, \inst[2]~I , inst[2], piplelinedcpu, 1
instance = comp, \inst[3]~I , inst[3], piplelinedcpu, 1
instance = comp, \inst[4]~I , inst[4], piplelinedcpu, 1
instance = comp, \inst[5]~I , inst[5], piplelinedcpu, 1
instance = comp, \inst[6]~I , inst[6], piplelinedcpu, 1
instance = comp, \inst[7]~I , inst[7], piplelinedcpu, 1
instance = comp, \inst[8]~I , inst[8], piplelinedcpu, 1
instance = comp, \inst[9]~I , inst[9], piplelinedcpu, 1
instance = comp, \inst[10]~I , inst[10], piplelinedcpu, 1
instance = comp, \inst[11]~I , inst[11], piplelinedcpu, 1
instance = comp, \inst[12]~I , inst[12], piplelinedcpu, 1
instance = comp, \inst[13]~I , inst[13], piplelinedcpu, 1
instance = comp, \inst[14]~I , inst[14], piplelinedcpu, 1
instance = comp, \inst[15]~I , inst[15], piplelinedcpu, 1
instance = comp, \inst[16]~I , inst[16], piplelinedcpu, 1
instance = comp, \inst[17]~I , inst[17], piplelinedcpu, 1
instance = comp, \inst[18]~I , inst[18], piplelinedcpu, 1
instance = comp, \inst[19]~I , inst[19], piplelinedcpu, 1
instance = comp, \inst[20]~I , inst[20], piplelinedcpu, 1
instance = comp, \inst[21]~I , inst[21], piplelinedcpu, 1
instance = comp, \inst[22]~I , inst[22], piplelinedcpu, 1
instance = comp, \inst[23]~I , inst[23], piplelinedcpu, 1
instance = comp, \inst[24]~I , inst[24], piplelinedcpu, 1
instance = comp, \inst[25]~I , inst[25], piplelinedcpu, 1
instance = comp, \inst[26]~I , inst[26], piplelinedcpu, 1
instance = comp, \inst[27]~I , inst[27], piplelinedcpu, 1
instance = comp, \inst[28]~I , inst[28], piplelinedcpu, 1
instance = comp, \inst[29]~I , inst[29], piplelinedcpu, 1
instance = comp, \inst[30]~I , inst[30], piplelinedcpu, 1
instance = comp, \inst[31]~I , inst[31], piplelinedcpu, 1
instance = comp, \ealu[0]~I , ealu[0], piplelinedcpu, 1
instance = comp, \ealu[1]~I , ealu[1], piplelinedcpu, 1
instance = comp, \ealu[2]~I , ealu[2], piplelinedcpu, 1
instance = comp, \ealu[3]~I , ealu[3], piplelinedcpu, 1
instance = comp, \ealu[4]~I , ealu[4], piplelinedcpu, 1
instance = comp, \ealu[5]~I , ealu[5], piplelinedcpu, 1
instance = comp, \ealu[6]~I , ealu[6], piplelinedcpu, 1
instance = comp, \ealu[7]~I , ealu[7], piplelinedcpu, 1
instance = comp, \ealu[8]~I , ealu[8], piplelinedcpu, 1
instance = comp, \ealu[9]~I , ealu[9], piplelinedcpu, 1
instance = comp, \ealu[10]~I , ealu[10], piplelinedcpu, 1
instance = comp, \ealu[11]~I , ealu[11], piplelinedcpu, 1
instance = comp, \ealu[12]~I , ealu[12], piplelinedcpu, 1
instance = comp, \ealu[13]~I , ealu[13], piplelinedcpu, 1
instance = comp, \ealu[14]~I , ealu[14], piplelinedcpu, 1
instance = comp, \ealu[15]~I , ealu[15], piplelinedcpu, 1
instance = comp, \ealu[16]~I , ealu[16], piplelinedcpu, 1
instance = comp, \ealu[17]~I , ealu[17], piplelinedcpu, 1
instance = comp, \ealu[18]~I , ealu[18], piplelinedcpu, 1
instance = comp, \ealu[19]~I , ealu[19], piplelinedcpu, 1
instance = comp, \ealu[20]~I , ealu[20], piplelinedcpu, 1
instance = comp, \ealu[21]~I , ealu[21], piplelinedcpu, 1
instance = comp, \ealu[22]~I , ealu[22], piplelinedcpu, 1
instance = comp, \ealu[23]~I , ealu[23], piplelinedcpu, 1
instance = comp, \ealu[24]~I , ealu[24], piplelinedcpu, 1
instance = comp, \ealu[25]~I , ealu[25], piplelinedcpu, 1
instance = comp, \ealu[26]~I , ealu[26], piplelinedcpu, 1
instance = comp, \ealu[27]~I , ealu[27], piplelinedcpu, 1
instance = comp, \ealu[28]~I , ealu[28], piplelinedcpu, 1
instance = comp, \ealu[29]~I , ealu[29], piplelinedcpu, 1
instance = comp, \ealu[30]~I , ealu[30], piplelinedcpu, 1
instance = comp, \ealu[31]~I , ealu[31], piplelinedcpu, 1
instance = comp, \malu[0]~I , malu[0], piplelinedcpu, 1
instance = comp, \malu[1]~I , malu[1], piplelinedcpu, 1
instance = comp, \malu[2]~I , malu[2], piplelinedcpu, 1
instance = comp, \malu[3]~I , malu[3], piplelinedcpu, 1
instance = comp, \malu[4]~I , malu[4], piplelinedcpu, 1
instance = comp, \malu[5]~I , malu[5], piplelinedcpu, 1
instance = comp, \malu[6]~I , malu[6], piplelinedcpu, 1
instance = comp, \malu[7]~I , malu[7], piplelinedcpu, 1
instance = comp, \malu[8]~I , malu[8], piplelinedcpu, 1
instance = comp, \malu[9]~I , malu[9], piplelinedcpu, 1
instance = comp, \malu[10]~I , malu[10], piplelinedcpu, 1
instance = comp, \malu[11]~I , malu[11], piplelinedcpu, 1
instance = comp, \malu[12]~I , malu[12], piplelinedcpu, 1
instance = comp, \malu[13]~I , malu[13], piplelinedcpu, 1
instance = comp, \malu[14]~I , malu[14], piplelinedcpu, 1
instance = comp, \malu[15]~I , malu[15], piplelinedcpu, 1
instance = comp, \malu[16]~I , malu[16], piplelinedcpu, 1
instance = comp, \malu[17]~I , malu[17], piplelinedcpu, 1
instance = comp, \malu[18]~I , malu[18], piplelinedcpu, 1
instance = comp, \malu[19]~I , malu[19], piplelinedcpu, 1
instance = comp, \malu[20]~I , malu[20], piplelinedcpu, 1
instance = comp, \malu[21]~I , malu[21], piplelinedcpu, 1
instance = comp, \malu[22]~I , malu[22], piplelinedcpu, 1
instance = comp, \malu[23]~I , malu[23], piplelinedcpu, 1
instance = comp, \malu[24]~I , malu[24], piplelinedcpu, 1
instance = comp, \malu[25]~I , malu[25], piplelinedcpu, 1
instance = comp, \malu[26]~I , malu[26], piplelinedcpu, 1
instance = comp, \malu[27]~I , malu[27], piplelinedcpu, 1
instance = comp, \malu[28]~I , malu[28], piplelinedcpu, 1
instance = comp, \malu[29]~I , malu[29], piplelinedcpu, 1
instance = comp, \malu[30]~I , malu[30], piplelinedcpu, 1
instance = comp, \malu[31]~I , malu[31], piplelinedcpu, 1
instance = comp, \walu[0]~I , walu[0], piplelinedcpu, 1
instance = comp, \walu[1]~I , walu[1], piplelinedcpu, 1
instance = comp, \walu[2]~I , walu[2], piplelinedcpu, 1
instance = comp, \walu[3]~I , walu[3], piplelinedcpu, 1
instance = comp, \walu[4]~I , walu[4], piplelinedcpu, 1
instance = comp, \walu[5]~I , walu[5], piplelinedcpu, 1
instance = comp, \walu[6]~I , walu[6], piplelinedcpu, 1
instance = comp, \walu[7]~I , walu[7], piplelinedcpu, 1
instance = comp, \walu[8]~I , walu[8], piplelinedcpu, 1
instance = comp, \walu[9]~I , walu[9], piplelinedcpu, 1
instance = comp, \walu[10]~I , walu[10], piplelinedcpu, 1
instance = comp, \walu[11]~I , walu[11], piplelinedcpu, 1
instance = comp, \walu[12]~I , walu[12], piplelinedcpu, 1
instance = comp, \walu[13]~I , walu[13], piplelinedcpu, 1
instance = comp, \walu[14]~I , walu[14], piplelinedcpu, 1
instance = comp, \walu[15]~I , walu[15], piplelinedcpu, 1
instance = comp, \walu[16]~I , walu[16], piplelinedcpu, 1
instance = comp, \walu[17]~I , walu[17], piplelinedcpu, 1
instance = comp, \walu[18]~I , walu[18], piplelinedcpu, 1
instance = comp, \walu[19]~I , walu[19], piplelinedcpu, 1
instance = comp, \walu[20]~I , walu[20], piplelinedcpu, 1
instance = comp, \walu[21]~I , walu[21], piplelinedcpu, 1
instance = comp, \walu[22]~I , walu[22], piplelinedcpu, 1
instance = comp, \walu[23]~I , walu[23], piplelinedcpu, 1
instance = comp, \walu[24]~I , walu[24], piplelinedcpu, 1
instance = comp, \walu[25]~I , walu[25], piplelinedcpu, 1
instance = comp, \walu[26]~I , walu[26], piplelinedcpu, 1
instance = comp, \walu[27]~I , walu[27], piplelinedcpu, 1
instance = comp, \walu[28]~I , walu[28], piplelinedcpu, 1
instance = comp, \walu[29]~I , walu[29], piplelinedcpu, 1
instance = comp, \walu[30]~I , walu[30], piplelinedcpu, 1
instance = comp, \walu[31]~I , walu[31], piplelinedcpu, 1
instance = comp, \plus1_high[0]~I , plus1_high[0], piplelinedcpu, 1
instance = comp, \plus1_high[1]~I , plus1_high[1], piplelinedcpu, 1
instance = comp, \plus1_high[2]~I , plus1_high[2], piplelinedcpu, 1
instance = comp, \plus1_high[3]~I , plus1_high[3], piplelinedcpu, 1
instance = comp, \plus1_high[4]~I , plus1_high[4], piplelinedcpu, 1
instance = comp, \plus1_high[5]~I , plus1_high[5], piplelinedcpu, 1
instance = comp, \plus1_high[6]~I , plus1_high[6], piplelinedcpu, 1
instance = comp, \plus2_high[0]~I , plus2_high[0], piplelinedcpu, 1
instance = comp, \plus2_high[1]~I , plus2_high[1], piplelinedcpu, 1
instance = comp, \plus2_high[2]~I , plus2_high[2], piplelinedcpu, 1
instance = comp, \plus2_high[3]~I , plus2_high[3], piplelinedcpu, 1
instance = comp, \plus2_high[4]~I , plus2_high[4], piplelinedcpu, 1
instance = comp, \plus2_high[5]~I , plus2_high[5], piplelinedcpu, 1
instance = comp, \plus2_high[6]~I , plus2_high[6], piplelinedcpu, 1
instance = comp, \total_high[0]~I , total_high[0], piplelinedcpu, 1
instance = comp, \total_high[1]~I , total_high[1], piplelinedcpu, 1
instance = comp, \total_high[2]~I , total_high[2], piplelinedcpu, 1
instance = comp, \total_high[3]~I , total_high[3], piplelinedcpu, 1
instance = comp, \total_high[4]~I , total_high[4], piplelinedcpu, 1
instance = comp, \total_high[5]~I , total_high[5], piplelinedcpu, 1
instance = comp, \total_high[6]~I , total_high[6], piplelinedcpu, 1
instance = comp, \plus1_low[0]~I , plus1_low[0], piplelinedcpu, 1
instance = comp, \plus1_low[1]~I , plus1_low[1], piplelinedcpu, 1
instance = comp, \plus1_low[2]~I , plus1_low[2], piplelinedcpu, 1
instance = comp, \plus1_low[3]~I , plus1_low[3], piplelinedcpu, 1
instance = comp, \plus1_low[4]~I , plus1_low[4], piplelinedcpu, 1
instance = comp, \plus1_low[5]~I , plus1_low[5], piplelinedcpu, 1
instance = comp, \plus1_low[6]~I , plus1_low[6], piplelinedcpu, 1
instance = comp, \plus2_low[0]~I , plus2_low[0], piplelinedcpu, 1
instance = comp, \plus2_low[1]~I , plus2_low[1], piplelinedcpu, 1
instance = comp, \plus2_low[2]~I , plus2_low[2], piplelinedcpu, 1
instance = comp, \plus2_low[3]~I , plus2_low[3], piplelinedcpu, 1
instance = comp, \plus2_low[4]~I , plus2_low[4], piplelinedcpu, 1
instance = comp, \plus2_low[5]~I , plus2_low[5], piplelinedcpu, 1
instance = comp, \plus2_low[6]~I , plus2_low[6], piplelinedcpu, 1
instance = comp, \total_low[0]~I , total_low[0], piplelinedcpu, 1
instance = comp, \total_low[1]~I , total_low[1], piplelinedcpu, 1
instance = comp, \total_low[2]~I , total_low[2], piplelinedcpu, 1
instance = comp, \total_low[3]~I , total_low[3], piplelinedcpu, 1
instance = comp, \total_low[4]~I , total_low[4], piplelinedcpu, 1
instance = comp, \total_low[5]~I , total_low[5], piplelinedcpu, 1
instance = comp, \total_low[6]~I , total_low[6], piplelinedcpu, 1
instance = comp, \lcd[0]~I , lcd[0], piplelinedcpu, 1
instance = comp, \lcd[1]~I , lcd[1], piplelinedcpu, 1
instance = comp, \lcd[2]~I , lcd[2], piplelinedcpu, 1
instance = comp, \lcd[3]~I , lcd[3], piplelinedcpu, 1
instance = comp, \lcd[4]~I , lcd[4], piplelinedcpu, 1
instance = comp, \lcd[5]~I , lcd[5], piplelinedcpu, 1
instance = comp, \lcd[6]~I , lcd[6], piplelinedcpu, 1
instance = comp, \lcd[7]~I , lcd[7], piplelinedcpu, 1
instance = comp, \lcd[8]~I , lcd[8], piplelinedcpu, 1
instance = comp, \lcd[9]~I , lcd[9], piplelinedcpu, 1
