#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x177bf40 .scope module, "testlut" "testlut" 2 8;
 .timescale -9 -12;
v0x17c7940_0 .net "ALU_input", 0 0, v0x17c64d0_0; 1 drivers
v0x17c79c0_0 .net "ALUcommand", 2 0, v0x17c66d0_0; 1 drivers
v0x17c7a40_0 .net "Branch", 0 0, v0x17c68b0_0; 1 drivers
v0x17c7af0_0 .net "Jump", 0 0, v0x17c6a90_0; 1 drivers
v0x17c7bd0_0 .net "Jump_Target_Mux", 0 0, v0x17c6d40_0; 1 drivers
v0x17c7c80_0 .net "Reg_Data_Src_Mux", 1 0, v0x17c6fa0_0; 1 drivers
v0x17c7d00_0 .net "WrAddr_Reg_Mux", 1 0, v0x17c7200_0; 1 drivers
v0x17c7db0_0 .net "WrEn_DM", 0 0, v0x17c73b0_0; 1 drivers
v0x17c7eb0_0 .net "WrEn_Reg", 0 0, v0x17c7460_0; 1 drivers
v0x17c7f60_0 .var "controlUnitCommand", 5 0;
v0x17c7fe0_0 .var "dutpassed", 0 0;
v0x17c8060_0 .var "funct", 5 0;
S_0x177c030 .scope module, "dut" "LUTcaller" 2 37, 3 32, S_0x177bf40;
 .timescale -9 -12;
v0x17c64d0_0 .var "ALU_input", 0 0;
v0x17c6570_0 .net "ALU_input1", 0 0, v0x17c5d80_0; 1 drivers
v0x17c6620_0 .net "ALU_input2", 0 0, v0x17894d0_0; 1 drivers
v0x17c66d0_0 .var "ALUcommand", 2 0;
v0x17c6780_0 .net "ALUcommand1", 2 0, v0x17c5e40_0; 1 drivers
v0x17c6830_0 .net "ALUcommand2", 2 0, v0x17c55b0_0; 1 drivers
v0x17c68b0_0 .var "Branch", 0 0;
v0x17c6930_0 .net "Branch1", 0 0, v0x17c5ee0_0; 1 drivers
v0x17c69e0_0 .net "Branch2", 0 0, v0x17c5650_0; 1 drivers
v0x17c6a90_0 .var "JumpR", 0 0;
v0x17c6b70_0 .net "JumpR1", 0 0, v0x17c5f80_0; 1 drivers
v0x17c6c20_0 .net "JumpR2", 0 0, v0x17c56f0_0; 1 drivers
v0x17c6d40_0 .var "Jump_Target_Mux", 0 0;
v0x17c6dc0_0 .net "Jump_Target_Mux1", 0 0, v0x17c6030_0; 1 drivers
v0x17c6ef0_0 .net "Jump_Target_Mux2", 0 0, v0x17c57a0_0; 1 drivers
v0x17c6fa0_0 .var "Reg_Data_Src_Mux", 1 0;
v0x17c6e40_0 .net "Reg_Data_Src_Mux1", 1 0, v0x17c60d0_0; 1 drivers
v0x17c70e0_0 .net "Reg_Data_Src_Mux2", 1 0, v0x17c5840_0; 1 drivers
v0x17c7200_0 .var "WrAddr_Reg_Mux", 1 0;
v0x17c7280_0 .net "WrAddr_Reg_Mux1", 1 0, v0x17c6170_0; 1 drivers
v0x17c7160_0 .net "WrAddr_Reg_Mux2", 1 0, v0x17c5920_0; 1 drivers
v0x17c73b0_0 .var "WrEn_DM", 0 0;
v0x17c7300_0 .net "WrEn_DM1", 0 0, v0x17c6210_0; 1 drivers
v0x17c74f0_0 .net "WrEn_DM2", 0 0, v0x17c59c0_0; 1 drivers
v0x17c7460_0 .var "WrEn_Reg", 0 0;
v0x17c7640_0 .net "WrEn_Reg1", 0 0, v0x17c62b0_0; 1 drivers
v0x17c75a0_0 .net "WrEn_Reg2", 0 0, v0x17c5ab0_0; 1 drivers
v0x17c77d0_0 .net "controlUnitCommand", 5 0, v0x17c7f60_0; 1 drivers
v0x17c76f0_0 .net "funct", 5 0, v0x17c8060_0; 1 drivers
E_0x179e870/0 .event edge, v0x17c6350_0, v0x17c5ab0_0, v0x17c59c0_0, v0x17c5920_0;
E_0x179e870/1 .event edge, v0x17894d0_0, v0x17c55b0_0, v0x17c5840_0, v0x17c56f0_0;
E_0x179e870/2 .event edge, v0x17c57a0_0, v0x17c5650_0, v0x17c62b0_0, v0x17c6210_0;
E_0x179e870/3 .event edge, v0x17c6170_0, v0x17c5d80_0, v0x17c5e40_0, v0x17c60d0_0;
E_0x179e870/4 .event edge, v0x17c5f80_0, v0x17c6030_0, v0x17c5ee0_0;
E_0x179e870 .event/or E_0x179e870/0, E_0x179e870/1, E_0x179e870/2, E_0x179e870/3, E_0x179e870/4;
S_0x17c5c50 .scope module, "lut_ctrl" "controlUnitLUT" 3 67, 3 101, S_0x177c030;
 .timescale -9 -12;
v0x17c5d80_0 .var "ALU_input", 0 0;
v0x17c5e40_0 .var "ALUcommand", 2 0;
v0x17c5ee0_0 .var "Branch", 0 0;
v0x17c5f80_0 .var "JumpR", 0 0;
v0x17c6030_0 .var "Jump_Target_Mux", 0 0;
v0x17c60d0_0 .var "Reg_Data_Src_Mux", 1 0;
v0x17c6170_0 .var "WrAddr_Reg_Mux", 1 0;
v0x17c6210_0 .var "WrEn_DM", 0 0;
v0x17c62b0_0 .var "WrEn_Reg", 0 0;
v0x17c6350_0 .alias "controlUnitCommand", 5 0, v0x17c77d0_0;
v0x17c6450_0 .alias "funct", 5 0, v0x17c76f0_0;
E_0x17c5770 .event edge, v0x17c6350_0;
S_0x17893b0 .scope module, "R_ctrl" "R_type_LUT" 3 70, 3 128, S_0x177c030;
 .timescale -9 -12;
v0x17894d0_0 .var "ALU_input", 0 0;
v0x17c55b0_0 .var "ALUcommand", 2 0;
v0x17c5650_0 .var "Branch", 0 0;
v0x17c56f0_0 .var "JumpR", 0 0;
v0x17c57a0_0 .var "Jump_Target_Mux", 0 0;
v0x17c5840_0 .var "Reg_Data_Src_Mux", 1 0;
v0x17c5920_0 .var "WrAddr_Reg_Mux", 1 0;
v0x17c59c0_0 .var "WrEn_DM", 0 0;
v0x17c5ab0_0 .var "WrEn_Reg", 0 0;
v0x17c5b50_0 .alias "funct", 5 0, v0x17c76f0_0;
E_0x17894a0 .event edge, v0x17c5b50_0;
    .scope S_0x17c5c50;
T_0 ;
    %wait E_0x17c5770;
    %load/v 8, v0x17c6350_0, 6;
    %cmpi/u 8, 5, 6;
    %jmp/1 T_0.0, 6;
    %cmpi/u 8, 35, 6;
    %jmp/1 T_0.1, 6;
    %cmpi/u 8, 43, 6;
    %jmp/1 T_0.2, 6;
    %cmpi/u 8, 2, 6;
    %jmp/1 T_0.3, 6;
    %cmpi/u 8, 3, 6;
    %jmp/1 T_0.4, 6;
    %cmpi/u 8, 14, 6;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.0 ;
    %set/v v0x17c62b0_0, 0, 1;
    %set/v v0x17c6210_0, 0, 1;
    %set/v v0x17c6170_0, 0, 2;
    %set/v v0x17c5d80_0, 1, 1;
    %movi 8, 1, 3;
    %set/v v0x17c5e40_0, 8, 3;
    %set/v v0x17c60d0_0, 0, 2;
    %set/v v0x17c5f80_0, 0, 1;
    %set/v v0x17c6030_0, 0, 1;
    %set/v v0x17c5ee0_0, 1, 1;
    %jmp T_0.6;
T_0.1 ;
    %set/v v0x17c62b0_0, 1, 1;
    %set/v v0x17c6210_0, 0, 1;
    %set/v v0x17c6170_0, 0, 2;
    %set/v v0x17c5d80_0, 0, 1;
    %set/v v0x17c5e40_0, 0, 3;
    %set/v v0x17c60d0_0, 0, 2;
    %set/v v0x17c5f80_0, 0, 1;
    %set/v v0x17c6030_0, 0, 1;
    %set/v v0x17c5ee0_0, 0, 1;
    %jmp T_0.6;
T_0.2 ;
    %set/v v0x17c62b0_0, 0, 1;
    %set/v v0x17c6210_0, 1, 1;
    %set/v v0x17c6170_0, 0, 2;
    %set/v v0x17c5d80_0, 0, 1;
    %set/v v0x17c5e40_0, 0, 3;
    %set/v v0x17c60d0_0, 0, 2;
    %set/v v0x17c5f80_0, 0, 1;
    %set/v v0x17c6030_0, 0, 1;
    %set/v v0x17c5ee0_0, 0, 1;
    %jmp T_0.6;
T_0.3 ;
    %set/v v0x17c62b0_0, 0, 1;
    %set/v v0x17c6210_0, 0, 1;
    %set/v v0x17c6170_0, 0, 2;
    %set/v v0x17c5d80_0, 0, 1;
    %set/v v0x17c5e40_0, 0, 3;
    %set/v v0x17c60d0_0, 0, 2;
    %set/v v0x17c5f80_0, 0, 1;
    %set/v v0x17c6030_0, 1, 1;
    %set/v v0x17c5ee0_0, 0, 1;
    %jmp T_0.6;
T_0.4 ;
    %set/v v0x17c62b0_0, 1, 1;
    %set/v v0x17c6210_0, 0, 1;
    %movi 8, 2, 2;
    %set/v v0x17c6170_0, 8, 2;
    %set/v v0x17c5d80_0, 0, 1;
    %set/v v0x17c5e40_0, 0, 3;
    %movi 8, 2, 2;
    %set/v v0x17c60d0_0, 8, 2;
    %set/v v0x17c5f80_0, 0, 1;
    %set/v v0x17c6030_0, 1, 1;
    %set/v v0x17c5ee0_0, 0, 1;
    %jmp T_0.6;
T_0.5 ;
    %set/v v0x17c62b0_0, 1, 1;
    %set/v v0x17c6210_0, 0, 1;
    %movi 8, 1, 2;
    %set/v v0x17c6170_0, 8, 2;
    %set/v v0x17c5d80_0, 1, 1;
    %movi 8, 2, 3;
    %set/v v0x17c5e40_0, 8, 3;
    %movi 8, 1, 2;
    %set/v v0x17c60d0_0, 8, 2;
    %set/v v0x17c5f80_0, 0, 1;
    %set/v v0x17c6030_0, 0, 1;
    %set/v v0x17c5ee0_0, 0, 1;
    %jmp T_0.6;
T_0.6 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x17893b0;
T_1 ;
    %wait E_0x17894a0;
    %load/v 8, v0x17c5b50_0, 6;
    %cmpi/u 8, 8, 6;
    %jmp/1 T_1.0, 6;
    %cmpi/u 8, 32, 6;
    %jmp/1 T_1.1, 6;
    %cmpi/u 8, 34, 6;
    %jmp/1 T_1.2, 6;
    %cmpi/u 8, 42, 6;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.0 ;
    %set/v v0x17c5ab0_0, 0, 1;
    %set/v v0x17c59c0_0, 0, 1;
    %set/v v0x17c5920_0, 0, 2;
    %set/v v0x17894d0_0, 0, 1;
    %set/v v0x17c55b0_0, 0, 3;
    %set/v v0x17c5840_0, 0, 2;
    %set/v v0x17c56f0_0, 1, 1;
    %set/v v0x17c57a0_0, 1, 1;
    %set/v v0x17c5650_0, 0, 1;
    %jmp T_1.4;
T_1.1 ;
    %set/v v0x17c5ab0_0, 1, 1;
    %set/v v0x17c59c0_0, 0, 1;
    %movi 8, 1, 2;
    %set/v v0x17c5920_0, 8, 2;
    %set/v v0x17894d0_0, 1, 1;
    %set/v v0x17c55b0_0, 0, 3;
    %movi 8, 1, 2;
    %set/v v0x17c5840_0, 8, 2;
    %set/v v0x17c56f0_0, 0, 1;
    %set/v v0x17c57a0_0, 0, 1;
    %set/v v0x17c5650_0, 0, 1;
    %jmp T_1.4;
T_1.2 ;
    %set/v v0x17c5ab0_0, 1, 1;
    %set/v v0x17c59c0_0, 0, 1;
    %movi 8, 1, 2;
    %set/v v0x17c5920_0, 8, 2;
    %set/v v0x17894d0_0, 1, 1;
    %movi 8, 1, 3;
    %set/v v0x17c55b0_0, 8, 3;
    %movi 8, 1, 2;
    %set/v v0x17c5840_0, 8, 2;
    %set/v v0x17c56f0_0, 0, 1;
    %set/v v0x17c57a0_0, 0, 1;
    %set/v v0x17c5650_0, 0, 1;
    %jmp T_1.4;
T_1.3 ;
    %set/v v0x17c5ab0_0, 1, 1;
    %set/v v0x17c59c0_0, 0, 1;
    %movi 8, 1, 2;
    %set/v v0x17c5920_0, 8, 2;
    %set/v v0x17894d0_0, 1, 1;
    %movi 8, 3, 3;
    %set/v v0x17c55b0_0, 8, 3;
    %movi 8, 1, 2;
    %set/v v0x17c5840_0, 8, 2;
    %set/v v0x17c56f0_0, 0, 1;
    %set/v v0x17c57a0_0, 0, 1;
    %set/v v0x17c5650_0, 0, 1;
    %jmp T_1.4;
T_1.4 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x177c030;
T_2 ;
    %wait E_0x179e870;
    %load/v 8, v0x17c77d0_0, 6;
    %cmpi/u 8, 0, 6;
    %jmp/0xz  T_2.0, 4;
    %load/v 8, v0x17c75a0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17c7460_0, 0, 8;
    %load/v 8, v0x17c74f0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17c73b0_0, 0, 8;
    %load/v 8, v0x17c7160_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x17c7200_0, 0, 8;
    %load/v 8, v0x17c6620_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17c64d0_0, 0, 8;
    %load/v 8, v0x17c6830_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x17c66d0_0, 0, 8;
    %load/v 8, v0x17c70e0_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x17c6fa0_0, 0, 8;
    %load/v 8, v0x17c6c20_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17c6a90_0, 0, 8;
    %load/v 8, v0x17c6ef0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17c6d40_0, 0, 8;
    %load/v 8, v0x17c69e0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17c68b0_0, 0, 8;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v0x17c7640_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17c7460_0, 0, 8;
    %load/v 8, v0x17c7300_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17c73b0_0, 0, 8;
    %load/v 8, v0x17c7280_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x17c7200_0, 0, 8;
    %load/v 8, v0x17c6570_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17c64d0_0, 0, 8;
    %load/v 8, v0x17c6780_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x17c66d0_0, 0, 8;
    %load/v 8, v0x17c6e40_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x17c6fa0_0, 0, 8;
    %load/v 8, v0x17c6b70_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17c6a90_0, 0, 8;
    %load/v 8, v0x17c6dc0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17c6d40_0, 0, 8;
    %load/v 8, v0x17c6930_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x17c68b0_0, 0, 8;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x177bf40;
T_3 ;
    %vpi_call 2 44 "$dumpfile", "controlUnitLUT.vcd";
    %vpi_call 2 45 "$dumpvars";
    %set/v v0x17c7fe0_0, 1, 1;
    %delay 2000, 0;
    %movi 8, 14, 6;
    %set/v v0x17c8060_0, 8, 6;
    %delay 1000, 0;
    %movi 8, 5, 6;
    %set/v v0x17c7f60_0, 8, 6;
    %delay 2000, 0;
    %load/v 8, v0x17c7940_0, 1;
    %cmpi/u 8, 1, 1;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x17c7a40_0, 1;
    %cmpi/u 9, 1, 1;
    %inv 4, 1;
    %or 8, 4, 1;
    %load/v 9, v0x17c7af0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x17c7bd0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x17c7c80_0, 2;
    %cmpi/u 9, 0, 2;
    %inv 4, 1;
    %or 8, 4, 1;
    %load/v 9, v0x17c7d00_0, 2;
    %cmpi/u 9, 0, 2;
    %inv 4, 1;
    %or 8, 4, 1;
    %load/v 9, v0x17c7db0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x17c7eb0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x17c79c0_0, 3;
    %cmpi/u 9, 1, 3;
    %inv 4, 1;
    %or 8, 4, 1;
    %jmp/0xz  T_3.0, 8;
    %set/v v0x17c7fe0_0, 0, 1;
    %vpi_call 2 59 "$display", "Test Case 1 Failed: BNE implementation failed";
    %jmp T_3.1;
T_3.0 ;
    %vpi_call 2 62 "$display", "Test Case 1 Passed";
T_3.1 ;
    %delay 1000, 0;
    %movi 8, 35, 6;
    %set/v v0x17c7f60_0, 8, 6;
    %delay 2000, 0;
    %load/v 8, v0x17c7940_0, 1;
    %load/v 9, v0x17c7a40_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x17c7af0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x17c7bd0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x17c7c80_0, 2;
    %cmpi/u 9, 0, 2;
    %inv 4, 1;
    %or 8, 4, 1;
    %load/v 9, v0x17c7d00_0, 2;
    %cmpi/u 9, 0, 2;
    %inv 4, 1;
    %or 8, 4, 1;
    %load/v 9, v0x17c7db0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x17c7eb0_0, 1;
    %cmpi/u 9, 1, 1;
    %inv 4, 1;
    %or 8, 4, 1;
    %jmp/0xz  T_3.2, 8;
    %set/v v0x17c7fe0_0, 0, 1;
    %vpi_call 2 73 "$display", "Test Case 2 Failed: LW implementation failed";
    %jmp T_3.3;
T_3.2 ;
    %vpi_call 2 76 "$display", "Test Case 2 Passed";
T_3.3 ;
    %movi 8, 43, 6;
    %set/v v0x17c7f60_0, 8, 6;
    %delay 2000, 0;
    %load/v 8, v0x17c7940_0, 1;
    %load/v 9, v0x17c7a40_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x17c7af0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x17c7bd0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x17c7c80_0, 2;
    %cmpi/u 9, 0, 2;
    %inv 4, 1;
    %or 8, 4, 1;
    %load/v 9, v0x17c7d00_0, 2;
    %cmpi/u 9, 0, 2;
    %inv 4, 1;
    %or 8, 4, 1;
    %load/v 9, v0x17c7db0_0, 1;
    %cmpi/u 9, 1, 1;
    %inv 4, 1;
    %or 8, 4, 1;
    %load/v 9, v0x17c7eb0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_3.4, 8;
    %set/v v0x17c7fe0_0, 0, 1;
    %vpi_call 2 84 "$display", "Test Case 3 Failed: SW implementation failed";
    %jmp T_3.5;
T_3.4 ;
    %vpi_call 2 87 "$display", "Test Case 3 Passed";
T_3.5 ;
    %movi 8, 2, 6;
    %set/v v0x17c7f60_0, 8, 6;
    %delay 2000, 0;
    %load/v 8, v0x17c7940_0, 1;
    %load/v 9, v0x17c7a40_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x17c7af0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x17c7bd0_0, 1;
    %cmpi/u 9, 1, 1;
    %inv 4, 1;
    %or 8, 4, 1;
    %load/v 9, v0x17c7c80_0, 2;
    %cmpi/u 9, 0, 2;
    %inv 4, 1;
    %or 8, 4, 1;
    %load/v 9, v0x17c7d00_0, 2;
    %cmpi/u 9, 0, 2;
    %inv 4, 1;
    %or 8, 4, 1;
    %load/v 9, v0x17c7db0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x17c7eb0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_3.6, 8;
    %set/v v0x17c7fe0_0, 0, 1;
    %vpi_call 2 96 "$display", "Test Case 4 Failed: J implementation failed";
    %jmp T_3.7;
T_3.6 ;
    %vpi_call 2 99 "$display", "Test Case 4 Passed";
T_3.7 ;
    %movi 8, 3, 6;
    %set/v v0x17c7f60_0, 8, 6;
    %delay 2000, 0;
    %load/v 8, v0x17c7940_0, 1;
    %load/v 9, v0x17c7a40_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x17c7af0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x17c7bd0_0, 1;
    %cmpi/u 9, 1, 1;
    %inv 4, 1;
    %or 8, 4, 1;
    %load/v 9, v0x17c7c80_0, 2;
    %cmpi/u 9, 2, 2;
    %inv 4, 1;
    %or 8, 4, 1;
    %load/v 9, v0x17c7d00_0, 2;
    %cmpi/u 9, 2, 2;
    %inv 4, 1;
    %or 8, 4, 1;
    %load/v 9, v0x17c7db0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x17c7eb0_0, 1;
    %cmpi/u 9, 1, 1;
    %inv 4, 1;
    %or 8, 4, 1;
    %jmp/0xz  T_3.8, 8;
    %set/v v0x17c7fe0_0, 0, 1;
    %vpi_call 2 107 "$display", "Test Case 5 Failed: JAL implementation failed";
    %jmp T_3.9;
T_3.8 ;
    %vpi_call 2 110 "$display", "Test Case 5 Passed";
T_3.9 ;
    %movi 8, 14, 6;
    %set/v v0x17c7f60_0, 8, 6;
    %delay 2000, 0;
    %load/v 8, v0x17c7940_0, 1;
    %cmpi/u 8, 1, 1;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x17c7a40_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x17c7af0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x17c7bd0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x17c7c80_0, 2;
    %cmpi/u 9, 1, 2;
    %inv 4, 1;
    %or 8, 4, 1;
    %load/v 9, v0x17c7d00_0, 2;
    %cmpi/u 9, 1, 2;
    %inv 4, 1;
    %or 8, 4, 1;
    %load/v 9, v0x17c7db0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x17c7eb0_0, 1;
    %cmpi/u 9, 1, 1;
    %inv 4, 1;
    %or 8, 4, 1;
    %load/v 9, v0x17c79c0_0, 3;
    %cmpi/u 9, 2, 3;
    %inv 4, 1;
    %or 8, 4, 1;
    %jmp/0xz  T_3.10, 8;
    %set/v v0x17c7fe0_0, 0, 1;
    %vpi_call 2 119 "$display", "Test Case 6 Failed: XOR implementation failed";
    %jmp T_3.11;
T_3.10 ;
    %vpi_call 2 122 "$display", "Test Case 6 Passed";
T_3.11 ;
    %set/v v0x17c7f60_0, 0, 6;
    %movi 8, 32, 6;
    %set/v v0x17c8060_0, 8, 6;
    %delay 2000, 0;
    %load/v 8, v0x17c7940_0, 1;
    %cmpi/u 8, 1, 1;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x17c7a40_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x17c7af0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x17c7bd0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x17c7c80_0, 2;
    %cmpi/u 9, 1, 2;
    %inv 4, 1;
    %or 8, 4, 1;
    %load/v 9, v0x17c7d00_0, 2;
    %cmpi/u 9, 1, 2;
    %inv 4, 1;
    %or 8, 4, 1;
    %load/v 9, v0x17c7db0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x17c7eb0_0, 1;
    %cmpi/u 9, 1, 1;
    %inv 4, 1;
    %or 8, 4, 1;
    %load/v 9, v0x17c79c0_0, 3;
    %cmpi/u 9, 0, 3;
    %inv 4, 1;
    %or 8, 4, 1;
    %jmp/0xz  T_3.12, 8;
    %set/v v0x17c7fe0_0, 0, 1;
    %vpi_call 2 135 "$display", "Test Case 7 Failed: ADD implementation failed";
    %jmp T_3.13;
T_3.12 ;
    %vpi_call 2 138 "$display", "Test Case 7 Passed";
T_3.13 ;
    %movi 8, 34, 6;
    %set/v v0x17c8060_0, 8, 6;
    %delay 2000, 0;
    %load/v 8, v0x17c7940_0, 1;
    %cmpi/u 8, 1, 1;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x17c7a40_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x17c7af0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x17c7bd0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x17c7c80_0, 2;
    %cmpi/u 9, 1, 2;
    %inv 4, 1;
    %or 8, 4, 1;
    %load/v 9, v0x17c7d00_0, 2;
    %cmpi/u 9, 1, 2;
    %inv 4, 1;
    %or 8, 4, 1;
    %load/v 9, v0x17c7db0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x17c7eb0_0, 1;
    %cmpi/u 9, 1, 1;
    %inv 4, 1;
    %or 8, 4, 1;
    %load/v 9, v0x17c79c0_0, 3;
    %cmpi/u 9, 1, 3;
    %inv 4, 1;
    %or 8, 4, 1;
    %jmp/0xz  T_3.14, 8;
    %set/v v0x17c7fe0_0, 0, 1;
    %vpi_call 2 147 "$display", "Test Case 8 Failed: SUB implementation failed";
    %jmp T_3.15;
T_3.14 ;
    %vpi_call 2 150 "$display", "Test Case 8 Passed";
T_3.15 ;
    %movi 8, 42, 6;
    %set/v v0x17c8060_0, 8, 6;
    %delay 2000, 0;
    %load/v 8, v0x17c7940_0, 1;
    %cmpi/u 8, 1, 1;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x17c7a40_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x17c7af0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x17c7bd0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x17c7c80_0, 2;
    %cmpi/u 9, 1, 2;
    %inv 4, 1;
    %or 8, 4, 1;
    %load/v 9, v0x17c7d00_0, 2;
    %cmpi/u 9, 1, 2;
    %inv 4, 1;
    %or 8, 4, 1;
    %load/v 9, v0x17c7db0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x17c7eb0_0, 1;
    %cmpi/u 9, 1, 1;
    %inv 4, 1;
    %or 8, 4, 1;
    %load/v 9, v0x17c79c0_0, 3;
    %cmpi/u 9, 3, 3;
    %inv 4, 1;
    %or 8, 4, 1;
    %jmp/0xz  T_3.16, 8;
    %set/v v0x17c7fe0_0, 0, 1;
    %vpi_call 2 159 "$display", "Test Case 9 Failed: SLT implementation failed";
    %jmp T_3.17;
T_3.16 ;
    %vpi_call 2 162 "$display", "Test Case 9 Passed";
T_3.17 ;
    %movi 8, 8, 6;
    %set/v v0x17c8060_0, 8, 6;
    %delay 2000, 0;
    %load/v 8, v0x17c7940_0, 1;
    %load/v 9, v0x17c7a40_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x17c7af0_0, 1;
    %cmpi/u 9, 1, 1;
    %inv 4, 1;
    %or 8, 4, 1;
    %load/v 9, v0x17c7bd0_0, 1;
    %cmpi/u 9, 1, 1;
    %inv 4, 1;
    %or 8, 4, 1;
    %load/v 9, v0x17c7c80_0, 2;
    %cmpi/u 9, 0, 2;
    %inv 4, 1;
    %or 8, 4, 1;
    %load/v 9, v0x17c7d00_0, 2;
    %cmpi/u 9, 0, 2;
    %inv 4, 1;
    %or 8, 4, 1;
    %load/v 9, v0x17c7db0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x17c7eb0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_3.18, 8;
    %set/v v0x17c7fe0_0, 0, 1;
    %vpi_call 2 170 "$display", "Test Case 10 Failed: JR implementation failed";
    %jmp T_3.19;
T_3.18 ;
    %vpi_call 2 173 "$display", "Test Case 10 Passed";
T_3.19 ;
    %vpi_call 2 175 "$finish";
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "control_unit_lut.t.v";
    "./control_unit_lut.v";
