$date
	Fri Apr  6 13:25:41 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module circuitshorttest $end
$scope module DUT $end
$var wire 1 ! Y0 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % notb $end
$var wire 1 & out1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
1%
0$
0#
0"
0!
$end
#5
1&
1!
1$
#10
0&
0!
0%
0$
1#
#15
1%
1&
0#
1"
#20
0%
0&
1$
1#
0"
#25
1&
1"
#30
1!
1%
0#
#35
0!
0%
0$
1#
#40
