<?xml version="1.0" encoding="UTF-8"?>
<rootTag>
<Award>
<AwardTitle>SBIR Phase I:  Creating Delay-tolerant, Asynchronous Network Interfaces</AwardTitle>
<AGENCY>NSF</AGENCY>
<AwardEffectiveDate>01/01/2012</AwardEffectiveDate>
<AwardExpirationDate>06/30/2012</AwardExpirationDate>
<AwardTotalIntnAmount>149983.00</AwardTotalIntnAmount>
<AwardAmount>149983</AwardAmount>
<AwardInstrument>
<Value>Standard Grant</Value>
</AwardInstrument>
<Organization>
<Code>07070000</Code>
<Directorate>
<Abbreviation>ENG</Abbreviation>
<LongName>Directorate For Engineering</LongName>
</Directorate>
<Division>
<Abbreviation>IIP</Abbreviation>
<LongName>Div Of Industrial Innovation &amp; Partnersh</LongName>
</Division>
</Organization>
<ProgramOfficer>
<SignBlockName>Muralidharan Nair</SignBlockName>
<PO_EMAI>mnair@nsf.gov</PO_EMAI>
<PO_PHON>7032927059</PO_PHON>
</ProgramOfficer>
<AbstractNarration>This Small Business Innovation Research (SBIR) Phase I project addresses a growing problem in integrated circuit (IC) system-on-chip (SoC) products. Each such product may have billions of transistors and a feature size of less than the wavelength of visible light. Modern semiconductor processes bring new challenges to IC fabrication because of significantly increased transistor variability and the need to greatly reduce power dissipation. Blendics has developed a wrapper technology that makes each SoC subsystem appear as if it were asynchronous and independent of its neighbors, thereby reducing the undesirable effects of parameter variability and enabling dynamic power reduction techniques. However, the use of manual design methods for these wrappers is inadequate. The goal of this research is to automate this design task making the widespread use of these wrappers economically attractive and still capable of overcoming the inevitable process variability challenges. The proposed research blends asynchronous and synchronous design techniques in order to retain the advantages of conventional tools while avoiding their disadvantages. Results will be a design-automation tool that generates a subsystem?s wrapper from its circuit specification. Success will be achieved if this tool generates wrappers for a broad variety of subsystems with a minimum of additional designer effort.&lt;br/&gt;&lt;br/&gt;The broader impact/commercial potential of this project arises from the fact that SoC technology finds use in phones, entertainment products, health-care devices, automotive equipment, computers and many other applications that abound in modern life. An individual SoC may be seductively inexpensive in production, but the cost to design and fabricate the first copy of an advanced, custom SoC is today approximately $85 million US dollars. This cost is bound to rise as new semiconductor processes are introduced. Much of this design cost is associated with overcoming the timing constraints associated with global connectivity among the subsystems. This is the problem that the proposed wrapper technology addresses. Thus, developing a world-wide standard for creating a network-on-chip is a significant opportunity in the $1.7B silicon intellectual-property business sector. Such a standard could overcome the serious technical problem the semiconductor industry faces as it moves forward. In the absence of a good solution to this problem of process variability, the cost of the first copy of an SoC is likely to become so high that only the highest volume products will make good business sense. As a result, public access may be denied important SoC products in medical and safety applications.</AbstractNarration>
<MinAmdLetterDate>11/16/2011</MinAmdLetterDate>
<MaxAmdLetterDate>11/16/2011</MaxAmdLetterDate>
<ARRAAmount/>
<TRAN_TYPE>Grant</TRAN_TYPE>
<CFDA_NUM>47.041</CFDA_NUM>
<NSF_PAR_USE_FLAG>0</NSF_PAR_USE_FLAG>
<FUND_AGCY_CODE>4900</FUND_AGCY_CODE>
<AWDG_AGCY_CODE>4900</AWDG_AGCY_CODE>
<AwardID>1142352</AwardID>
<Investigator>
<FirstName>Jerome</FirstName>
<LastName>Cox</LastName>
<PI_MID_INIT>R</PI_MID_INIT>
<PI_SUFX_NAME>Jr.</PI_SUFX_NAME>
<PI_FULL_NAME>Jerome R Cox</PI_FULL_NAME>
<EmailAddress>jcox@blendics.com</EmailAddress>
<PI_PHON>3147380403</PI_PHON>
<NSF_ID>000076541</NSF_ID>
<StartDate>11/16/2011</StartDate>
<EndDate/>
<RoleCode>Principal Investigator</RoleCode>
</Investigator>
<Institution>
<Name>Blendics, Inc.</Name>
<CityName>St. Louis</CityName>
<ZipCode>631171223</ZipCode>
<PhoneNumber>3142236834</PhoneNumber>
<StreetAddress>1034 S. Brentwood Blvd</StreetAddress>
<StreetAddress2><![CDATA[2300-PH2]]></StreetAddress2>
<CountryName>United States</CountryName>
<StateName>Missouri</StateName>
<StateCode>MO</StateCode>
<CONGRESSDISTRICT>02</CONGRESSDISTRICT>
<CONGRESS_DISTRICT_ORG>MO02</CONGRESS_DISTRICT_ORG>
<ORG_DUNS_NUM>800211083</ORG_DUNS_NUM>
<ORG_LGL_BUS_NAME>BLENDICS, INC.</ORG_LGL_BUS_NAME>
<ORG_PRNT_DUNS_NUM/>
</Institution>
<Performance_Institution>
<Name><![CDATA[Blended Integrated Circuit Systems, LLC]]></Name>
<CityName>Bridgeton</CityName>
<StateCode>MO</StateCode>
<ZipCode>630442732</ZipCode>
<StreetAddress><![CDATA[11520 St. Charles Rock Road]]></StreetAddress>
<CountryCode>US</CountryCode>
<CountryName>United States</CountryName>
<StateName>Missouri</StateName>
<CountryFlag>1</CountryFlag>
<CONGRESSDISTRICT>02</CONGRESSDISTRICT>
<CONGRESS_DISTRICT_PERF>MO02</CONGRESS_DISTRICT_PERF>
</Performance_Institution>
<ProgramElement>
<Code>5371</Code>
<Text>SBIR Phase I</Text>
</ProgramElement>
<ProgramReference>
<Code>5371</Code>
<Text>SMALL BUSINESS PHASE I</Text>
</ProgramReference>
<ProgramReference>
<Code>6840</Code>
<Text>ROBOTICS</Text>
</ProgramReference>
<ProgramReference>
<Code>8034</Code>
<Text>Hardware Components</Text>
</ProgramReference>
<ProgramReference>
<Code>9139</Code>
<Text>INFORMATION INFRASTRUCTURE &amp; TECH APPL</Text>
</ProgramReference>
<ProgramReference>
<Code>HPCC</Code>
<Text>HIGH PERFORMANCE COMPUTING &amp; COMM</Text>
</ProgramReference>
<Appropriation>
<Code>0112</Code>
<Name>NSF RESEARCH &amp; RELATED ACTIVIT</Name>
<APP_SYMB_ID>040100</APP_SYMB_ID>
</Appropriation>
<FUND_OBLG>2012~149983</FUND_OBLG>
<POR>
<DRECONTENT><![CDATA[<div class="porColContainerWBG"> <div class="porContentCol"><div>&nbsp;&nbsp;&nbsp;&nbsp; Today a single integrated-circuit (IC) chip may actually be a complete digital system containing billions of transistors<a href="#_ftn1">[1]</a>, each of which has dimensions much less than the wavelength of visible light. This System-on-Chip (SoC) technology finds use in mobile phones, entertainment products, health-care devices, automotive equipment, computers, remote sensor systems and many other applications that abound in modern life. The emerging semiconductor processes producing these SoC products bring difficult, new challenges to IC fabrication. At this molecular scale, random variations may cause a transistor to differ significantly from what the IC designer expected and even differ randomly from nearby transistors. Furthermore, even though the transistor is smaller than its predecessors, its power consumption is not small enough to compensate for the greatly increased network of transistors on a single SoC.&nbsp; Thus, new ways must be found to greatly reduce wasted electrical power to extend the life of battery powered mobile devices and to decrease the load on the power grid of the ever-growing number of massive data centers. &nbsp;</div> <div>&nbsp;</div> <div>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Blendics developed a wrapper technology that makes each SoC subsystem appear as if it were clock-free (asynchronous) and independent of its neighbors, thereby reducing the undesirable effects of transistor variability and enabling power reduction techniques. However, the use of manual design methods for creating these wrappers is inadequate when an SoC may contain hundreds or thousands of subsystems to which the technology must be applied. The goal of this research was to automate this design task making the widespread use of these wrappers more economical.</div> <div><br />&nbsp;&nbsp;&nbsp;&nbsp; The approach of this research blends clock-free and clocked design paradigms thereby retaining the advantages of conventional tools while avoiding their disadvantages. In particular, the outcomes of the project are:</div> <div>&nbsp;</div> <ul> <li>The design of a family of Delay-tolerant, Asynchronous Interfaces (<em>DANI</em>), which can be assembled into a wrapper for traditionally designed, clocked-components,</li> <li>Creation of an automatic wrapper generator that allows the wrapped components to appear to their neighbors as if they were clock-free and</li> <li>Validation that the wrapper generator functions properly on a set of components randomly chosen from a popular silicon-IP website.</li> </ul> <div>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; These outcomes were regarded as a successful achievement of project goals since wrappers for a broad variety of subsystems were generated with a minimum of design effort. This is a critical step in the creation of a new class of SoC design tools that fit well with existing tools, but make possible relative timing between components instead of the current, but fragile, synchronous timing between components. By adopting this new class of SoC design tools, the IC designer saves significant design time and overall project cost.</div> <div>&nbsp;</div> <div>&nbsp;&nbsp;&nbsp;&nbsp; To put this step in perspective consider that the cost to design and fabricate the first copy of an advanced, custom SoC today is approximately $85 million US dollars. This cost will continue to rise as new, more compact, fabrication processes are introduced. Much of this design cost is associated with overcoming the timing constraints and excess power dissipation associated with global clock distribution among subsystems. This is the problem Blendics wrapper technology addresses. Thus, developing a worldwide standard for creating a SoC is a significant business opportunity in the $1.7B silicon-IP business sector. Such a standard could overcome the serious technical problem the semiconductor industry faces as it moves to these new fab...]]></DRECONTENT>
<POR_COPY_TXT><![CDATA[     Today a single integrated-circuit (IC) chip may actually be a complete digital system containing billions of transistors[1], each of which has dimensions much less than the wavelength of visible light. This System-on-Chip (SoC) technology finds use in mobile phones, entertainment products, health-care devices, automotive equipment, computers, remote sensor systems and many other applications that abound in modern life. The emerging semiconductor processes producing these SoC products bring difficult, new challenges to IC fabrication. At this molecular scale, random variations may cause a transistor to differ significantly from what the IC designer expected and even differ randomly from nearby transistors. Furthermore, even though the transistor is smaller than its predecessors, its power consumption is not small enough to compensate for the greatly increased network of transistors on a single SoC.  Thus, new ways must be found to greatly reduce wasted electrical power to extend the life of battery powered mobile devices and to decrease the load on the power grid of the ever-growing number of massive data centers.           Blendics developed a wrapper technology that makes each SoC subsystem appear as if it were clock-free (asynchronous) and independent of its neighbors, thereby reducing the undesirable effects of transistor variability and enabling power reduction techniques. However, the use of manual design methods for creating these wrappers is inadequate when an SoC may contain hundreds or thousands of subsystems to which the technology must be applied. The goal of this research was to automate this design task making the widespread use of these wrappers more economical.       The approach of this research blends clock-free and clocked design paradigms thereby retaining the advantages of conventional tools while avoiding their disadvantages. In particular, the outcomes of the project are:    The design of a family of Delay-tolerant, Asynchronous Interfaces (DANI), which can be assembled into a wrapper for traditionally designed, clocked-components, Creation of an automatic wrapper generator that allows the wrapped components to appear to their neighbors as if they were clock-free and Validation that the wrapper generator functions properly on a set of components randomly chosen from a popular silicon-IP website.        These outcomes were regarded as a successful achievement of project goals since wrappers for a broad variety of subsystems were generated with a minimum of design effort. This is a critical step in the creation of a new class of SoC design tools that fit well with existing tools, but make possible relative timing between components instead of the current, but fragile, synchronous timing between components. By adopting this new class of SoC design tools, the IC designer saves significant design time and overall project cost.        To put this step in perspective consider that the cost to design and fabricate the first copy of an advanced, custom SoC today is approximately $85 million US dollars. This cost will continue to rise as new, more compact, fabrication processes are introduced. Much of this design cost is associated with overcoming the timing constraints and excess power dissipation associated with global clock distribution among subsystems. This is the problem Blendics wrapper technology addresses. Thus, developing a worldwide standard for creating a SoC is a significant business opportunity in the $1.7B silicon-IP business sector. Such a standard could overcome the serious technical problem the semiconductor industry faces as it moves to these new fabrication processes. In the absence of a reasonable solution to the problems associated with global clocking and process variability, the cost of the first copy of an SoC is likely to be so prohibitive that only the highest volume products will make good business sense. As a result, the publicÃ†s access might be denied to mission-critical SoC produ...]]></POR_COPY_TXT>
</POR>
</Award>
</rootTag>
