Simulation Parameters:
Trace Prefix: test2
Set Index Bits: 6
Associativity: 2
Block Bits: 5
Block Size (Bytes): 32
Number of Sets: 64
Cache Size (KB per core): 4.00
MESI Protocol: Enabled
Write Policy: Write-back, Write-allocate
Replacement Policy: LRU
Bus: Central snooping bus

Core 0 Statistics:
Total Instructions: 9
Total Reads: 7
Total Writes: 2
Total Execution Cycles: 237
Idle Cycles: 36
Cache Misses: 4
Cache Miss Rate: 44.44444%
Cache Evictions: 0
Writebacks: 0
Bus Invalidations: 1
Data Traffic (Bytes): 256

Core 1 Statistics:
Total Instructions: 7
Total Reads: 6
Total Writes: 1
Total Execution Cycles: 51
Idle Cycles: 225
Cache Misses: 3
Cache Miss Rate: 42.85714%
Cache Evictions: 0
Writebacks: 0
Bus Invalidations: 1
Data Traffic (Bytes): 320

Core 2 Statistics:
Total Instructions: 7
Total Reads: 6
Total Writes: 1
Total Execution Cycles: 220
Idle Cycles: 58
Cache Misses: 3
Cache Miss Rate: 42.85714%
Cache Evictions: 0
Writebacks: 0
Bus Invalidations: 0
Data Traffic (Bytes): 192

Core 3 Statistics:
Total Instructions: 7
Total Reads: 6
Total Writes: 1
Total Execution Cycles: 66
Idle Cycles: 249
Cache Misses: 4
Cache Miss Rate: 57.14286%
Cache Evictions: 0
Writebacks: 0
Bus Invalidations: 1
Data Traffic (Bytes): 512

Overall Bus Summary:
Total Bus Transactions: 47
Total Bus Traffic (Bytes): 1280
Maximum Execution Time (cycles): 565
