<stg><name>write_to_stream</name>


<trans_list>

<trans id="31" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="32" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="33" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="34" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="35" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="36" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="37" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="39" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="40" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:2 %image_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %image_r

]]></Node>
<StgValue><ssdm name="image_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:3 %writereq_ln55 = writereq void @_ssdm_op_WriteReq, i32 %img_stream, i32 2

]]></Node>
<StgValue><ssdm name="writereq_ln55"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4 %trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %image_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="62">
<![CDATA[
entry:5 %sext_ln56 = sext i62 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln56"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
entry:6 %INPUT_r_addr = getelementptr i32 %INPUT_r, i64 %sext_ln56

]]></Node>
<StgValue><ssdm name="INPUT_r_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:7 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %INPUT_r_addr, i32 784

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="18" st_id="2" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:7 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %INPUT_r_addr, i32 784

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="19" st_id="3" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:7 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %INPUT_r_addr, i32 784

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="20" st_id="4" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:7 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %INPUT_r_addr, i32 784

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="21" st_id="5" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:7 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %INPUT_r_addr, i32 784

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="22" st_id="6" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:7 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %INPUT_r_addr, i32 784

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="23" st_id="7" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:7 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %INPUT_r_addr, i32 784

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="24" st_id="8" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:7 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %INPUT_r_addr, i32 784

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="25" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:8 %call_ln56 = call void @write_to_stream_Pipeline_clone_for_rows_clone_for_cols, i32 %INPUT_r, i62 %trunc_ln, i32 %img_stream

]]></Node>
<StgValue><ssdm name="call_ln56"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="26" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:8 %call_ln56 = call void @write_to_stream_Pipeline_clone_for_rows_clone_for_cols, i32 %INPUT_r, i62 %trunc_ln, i32 %img_stream

]]></Node>
<StgValue><ssdm name="call_ln56"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="27" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %img_stream, void @empty_22, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 2, i32 2, i32 16, i32 16, void @empty_26, void @empty_26, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %INPUT_r, void @empty_5, i32 0, i32 0, void @empty_26, i32 0, i32 784, void @empty_3, void @empty_4, void @empty_26, i32 16, i32 16, i32 16, i32 16, void @empty_26, void @empty_26, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:9 %write_ln63 = write void @_ssdm_op_Write, i32 %img_stream, i32 2

]]></Node>
<StgValue><ssdm name="write_ln63"/></StgValue>
</operation>

<operation id="30" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0">
<![CDATA[
entry:10 %ret_ln63 = ret

]]></Node>
<StgValue><ssdm name="ret_ln63"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="41" name="img_stream" dir="1" iftype="5">
<core>RAM</core><StgValue><ssdm name="img_stream"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="42" name="INPUT_r" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="INPUT_r"/></StgValue>
</port>
<port id="43" name="image_r" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="image_r"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="45" from="_ssdm_op_Read.ap_auto.i64" to="image_read" fromId="44" toId="12">
</dataflow>
<dataflow id="46" from="image_r" to="image_read" fromId="43" toId="12">
</dataflow>
<dataflow id="48" from="_ssdm_op_WriteReq" to="writereq_ln55" fromId="47" toId="13">
</dataflow>
<dataflow id="49" from="img_stream" to="writereq_ln55" fromId="41" toId="13">
</dataflow>
<dataflow id="51" from="StgValue_50" to="writereq_ln55" fromId="50" toId="13">
</dataflow>
<dataflow id="53" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln" fromId="52" toId="14">
</dataflow>
<dataflow id="54" from="image_read" to="trunc_ln" fromId="12" toId="14">
</dataflow>
<dataflow id="55" from="StgValue_50" to="trunc_ln" fromId="50" toId="14">
</dataflow>
<dataflow id="57" from="StgValue_56" to="trunc_ln" fromId="56" toId="14">
</dataflow>
<dataflow id="58" from="trunc_ln" to="sext_ln56" fromId="14" toId="15">
</dataflow>
<dataflow id="59" from="INPUT_r" to="INPUT_r_addr" fromId="42" toId="16">
</dataflow>
<dataflow id="60" from="sext_ln56" to="INPUT_r_addr" fromId="15" toId="16">
</dataflow>
<dataflow id="62" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty" fromId="61" toId="17">
</dataflow>
<dataflow id="63" from="INPUT_r_addr" to="empty" fromId="16" toId="17">
</dataflow>
<dataflow id="65" from="StgValue_64" to="empty" fromId="64" toId="17">
</dataflow>
<dataflow id="66" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty" fromId="61" toId="18">
</dataflow>
<dataflow id="67" from="INPUT_r_addr" to="empty" fromId="16" toId="18">
</dataflow>
<dataflow id="68" from="StgValue_64" to="empty" fromId="64" toId="18">
</dataflow>
<dataflow id="69" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty" fromId="61" toId="19">
</dataflow>
<dataflow id="70" from="INPUT_r_addr" to="empty" fromId="16" toId="19">
</dataflow>
<dataflow id="71" from="StgValue_64" to="empty" fromId="64" toId="19">
</dataflow>
<dataflow id="72" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty" fromId="61" toId="20">
</dataflow>
<dataflow id="73" from="INPUT_r_addr" to="empty" fromId="16" toId="20">
</dataflow>
<dataflow id="74" from="StgValue_64" to="empty" fromId="64" toId="20">
</dataflow>
<dataflow id="75" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty" fromId="61" toId="21">
</dataflow>
<dataflow id="76" from="INPUT_r_addr" to="empty" fromId="16" toId="21">
</dataflow>
<dataflow id="77" from="StgValue_64" to="empty" fromId="64" toId="21">
</dataflow>
<dataflow id="78" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty" fromId="61" toId="22">
</dataflow>
<dataflow id="79" from="INPUT_r_addr" to="empty" fromId="16" toId="22">
</dataflow>
<dataflow id="80" from="StgValue_64" to="empty" fromId="64" toId="22">
</dataflow>
<dataflow id="81" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty" fromId="61" toId="23">
</dataflow>
<dataflow id="82" from="INPUT_r_addr" to="empty" fromId="16" toId="23">
</dataflow>
<dataflow id="83" from="StgValue_64" to="empty" fromId="64" toId="23">
</dataflow>
<dataflow id="84" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty" fromId="61" toId="24">
</dataflow>
<dataflow id="85" from="INPUT_r_addr" to="empty" fromId="16" toId="24">
</dataflow>
<dataflow id="86" from="StgValue_64" to="empty" fromId="64" toId="24">
</dataflow>
<dataflow id="88" from="write_to_stream_Pipeline_clone_for_rows_clone_for_cols" to="call_ln56" fromId="87" toId="25">
</dataflow>
<dataflow id="89" from="INPUT_r" to="call_ln56" fromId="42" toId="25">
</dataflow>
<dataflow id="90" from="trunc_ln" to="call_ln56" fromId="14" toId="25">
</dataflow>
<dataflow id="91" from="img_stream" to="call_ln56" fromId="41" toId="25">
</dataflow>
<dataflow id="92" from="write_to_stream_Pipeline_clone_for_rows_clone_for_cols" to="call_ln56" fromId="87" toId="26">
</dataflow>
<dataflow id="93" from="INPUT_r" to="call_ln56" fromId="42" toId="26">
</dataflow>
<dataflow id="94" from="trunc_ln" to="call_ln56" fromId="14" toId="26">
</dataflow>
<dataflow id="95" from="img_stream" to="call_ln56" fromId="41" toId="26">
</dataflow>
<dataflow id="97" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="96" toId="27">
</dataflow>
<dataflow id="98" from="img_stream" to="specinterface_ln0" fromId="41" toId="27">
</dataflow>
<dataflow id="100" from="empty_22" to="specinterface_ln0" fromId="99" toId="27">
</dataflow>
<dataflow id="102" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="27">
</dataflow>
<dataflow id="103" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="27">
</dataflow>
<dataflow id="105" from="empty_26" to="specinterface_ln0" fromId="104" toId="27">
</dataflow>
<dataflow id="106" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="27">
</dataflow>
<dataflow id="107" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="27">
</dataflow>
<dataflow id="108" from="empty_26" to="specinterface_ln0" fromId="104" toId="27">
</dataflow>
<dataflow id="109" from="empty_26" to="specinterface_ln0" fromId="104" toId="27">
</dataflow>
<dataflow id="110" from="empty_26" to="specinterface_ln0" fromId="104" toId="27">
</dataflow>
<dataflow id="111" from="StgValue_50" to="specinterface_ln0" fromId="50" toId="27">
</dataflow>
<dataflow id="112" from="StgValue_50" to="specinterface_ln0" fromId="50" toId="27">
</dataflow>
<dataflow id="114" from="StgValue_113" to="specinterface_ln0" fromId="113" toId="27">
</dataflow>
<dataflow id="115" from="StgValue_113" to="specinterface_ln0" fromId="113" toId="27">
</dataflow>
<dataflow id="116" from="empty_26" to="specinterface_ln0" fromId="104" toId="27">
</dataflow>
<dataflow id="117" from="empty_26" to="specinterface_ln0" fromId="104" toId="27">
</dataflow>
<dataflow id="119" from="StgValue_118" to="specinterface_ln0" fromId="118" toId="27">
</dataflow>
<dataflow id="120" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="27">
</dataflow>
<dataflow id="121" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="96" toId="28">
</dataflow>
<dataflow id="122" from="INPUT_r" to="specinterface_ln0" fromId="42" toId="28">
</dataflow>
<dataflow id="124" from="empty_5" to="specinterface_ln0" fromId="123" toId="28">
</dataflow>
<dataflow id="125" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="28">
</dataflow>
<dataflow id="126" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="28">
</dataflow>
<dataflow id="127" from="empty_26" to="specinterface_ln0" fromId="104" toId="28">
</dataflow>
<dataflow id="128" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="28">
</dataflow>
<dataflow id="129" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="28">
</dataflow>
<dataflow id="131" from="empty_3" to="specinterface_ln0" fromId="130" toId="28">
</dataflow>
<dataflow id="133" from="empty_4" to="specinterface_ln0" fromId="132" toId="28">
</dataflow>
<dataflow id="134" from="empty_26" to="specinterface_ln0" fromId="104" toId="28">
</dataflow>
<dataflow id="135" from="StgValue_113" to="specinterface_ln0" fromId="113" toId="28">
</dataflow>
<dataflow id="136" from="StgValue_113" to="specinterface_ln0" fromId="113" toId="28">
</dataflow>
<dataflow id="137" from="StgValue_113" to="specinterface_ln0" fromId="113" toId="28">
</dataflow>
<dataflow id="138" from="StgValue_113" to="specinterface_ln0" fromId="113" toId="28">
</dataflow>
<dataflow id="139" from="empty_26" to="specinterface_ln0" fromId="104" toId="28">
</dataflow>
<dataflow id="140" from="empty_26" to="specinterface_ln0" fromId="104" toId="28">
</dataflow>
<dataflow id="141" from="StgValue_118" to="specinterface_ln0" fromId="118" toId="28">
</dataflow>
<dataflow id="142" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="28">
</dataflow>
<dataflow id="144" from="_ssdm_op_Write" to="write_ln63" fromId="143" toId="29">
</dataflow>
<dataflow id="145" from="img_stream" to="write_ln63" fromId="41" toId="29">
</dataflow>
<dataflow id="146" from="StgValue_50" to="write_ln63" fromId="50" toId="29">
</dataflow>
</dataflows>


</stg>
