Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 175bd7673a674942bfd03c4ff3605ecc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_intc_benes_behav xil_defaultlib.tb_intc_benes xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.FHE_ALU_PKG
Compiling package xil_defaultlib.USER_PKG
Compiling module xil_defaultlib.switch_module
Compiling module xil_defaultlib.stage_module_default
Compiling module xil_defaultlib.network_module_default
Compiling module xil_defaultlib.type_switch_module
Compiling module xil_defaultlib.type_stage_module_default
Compiling module xil_defaultlib.type_network_module_default
Compiling module xil_defaultlib.Interconnect_benes
Compiling module xil_defaultlib.tb_intc_benes
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_intc_benes_behav
