$comment
	File created using the following command:
		vcd file LAB2_MUX.msim.vcd -direction
$end
$date
	Tue Mar 03 18:33:52 2020
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module LAB2_MUX_vlg_vec_tst $end
$var reg 4 ! KEY [3:0] $end
$var reg 10 " SW [9:0] $end
$var wire 1 # LEDR [9] $end
$var wire 1 $ LEDR [8] $end
$var wire 1 % LEDR [7] $end
$var wire 1 & LEDR [6] $end
$var wire 1 ' LEDR [5] $end
$var wire 1 ( LEDR [4] $end
$var wire 1 ) LEDR [3] $end
$var wire 1 * LEDR [2] $end
$var wire 1 + LEDR [1] $end
$var wire 1 , LEDR [0] $end

$scope module i1 $end
$var wire 1 - gnd $end
$var wire 1 . vcc $end
$var wire 1 / unknown $end
$var tri1 1 0 devclrn $end
$var tri1 1 1 devpor $end
$var tri1 1 2 devoe $end
$var wire 1 3 SW[2]~input_o $end
$var wire 1 4 SW[3]~input_o $end
$var wire 1 5 SW[4]~input_o $end
$var wire 1 6 SW[5]~input_o $end
$var wire 1 7 SW[6]~input_o $end
$var wire 1 8 SW[7]~input_o $end
$var wire 1 9 SW[8]~input_o $end
$var wire 1 : SW[9]~input_o $end
$var wire 1 ; KEY[1]~input_o $end
$var wire 1 < KEY[2]~input_o $end
$var wire 1 = KEY[3]~input_o $end
$var wire 1 > ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 ? SW[0]~input_o $end
$var wire 1 @ SW[1]~input_o $end
$var wire 1 A KEY[0]~input_o $end
$var wire 1 B zad3|LEDR[0]~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx0 !
bx10 "
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0-
1.
x/
10
11
12
x3
x4
x5
x6
x7
x8
x9
x:
x;
x<
x=
0>
0?
1@
0A
0B
$end
#5000
bx1 !
1A
1B
1,
#10000
bx0 !
0A
0B
0,
#15000
bx1 !
1A
1B
1,
#20000
bx0 !
0A
0B
0,
#25000
bx1 !
1A
1B
1,
#30000
bx0 !
0A
0B
0,
#35000
bx1 !
1A
1B
1,
#40000
bx0 !
0A
0B
0,
#45000
bx1 !
1A
1B
1,
#50000
bx0 !
0A
0B
0,
#55000
bx1 !
1A
1B
1,
#60000
bx0 !
0A
0B
0,
#65000
bx1 !
1A
1B
1,
#70000
bx0 !
0A
0B
0,
#75000
bx1 !
1A
1B
1,
#80000
