Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: Main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Main"
Output Format                      : NGC
Target Device                      : xc3s500e-5-ft256

---- Source Options
Top Module Name                    : Main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "VGA.v" in library work
Compiling verilog file "sine_wave_rom_do.v" in library work
Module <VGA> compiled
Compiling verilog file "Paddle.v" in library work
Module <sinewave_rom_do> compiled
Compiling verilog file "clk_divider.v" in library work
Module <Paddle> compiled
Compiling verilog file "ball.v" in library work
Module <clk_divider> compiled
Compiling verilog file "Main.v" in library work
Module <ball> compiled
Module <Main> compiled
No errors in compilation
Analysis of file <"Main.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Main> in library <work>.

Analyzing hierarchy for module <clk_divider> in library <work> with parameters.
	limit = "00000000001001100010010110100000"

Analyzing hierarchy for module <clk_divider> in library <work> with parameters.
	limit = "00000000000001001100010010110100"

Analyzing hierarchy for module <Paddle> in library <work>.

Analyzing hierarchy for module <ball> in library <work> with parameters.
	BALL_SIZE = "00000000000000000000000000000111"
	BLOCK_HEIGHT = "0000011110"
	BLOCK_SPACING_X = "0000101000"
	BLOCK_SPACING_Y = "0000010100"
	BLOCK_WIDTH = "0001010000"
	FIFTH_ROW_Y = "0011110000"
	FIRST_ROW_Y = "0000101000"
	FOURTH_ROW_Y = "0010111110"
	SCREEN_H = "00000000000000000000000111100000"
	SCREEN_W = "00000000000000000000001010000000"
	SECOND_ROW_Y = "0001011010"
	THIRD_ROW_Y = "0010001100"

Analyzing hierarchy for module <VGA> in library <work> with parameters.
	BALL_SIZE = "00000000000000000000000000000111"
	BLOCK_HEIGHT = "0000011110"
	BLOCK_SPACING_X = "0000101000"
	BLOCK_WIDTH = "0001010000"
	FIFTH_ROW_Y = "0011110000"
	FIRST_ROW_Y = "0000101000"
	FOURTH_ROW_Y = "0010111110"
	SECOND_ROW_Y = "0001011010"
	THIRD_ROW_Y = "0010001100"

Analyzing hierarchy for module <clk_divider> in library <work> with parameters.
	limit = "00000000000000000000101110101010"

Analyzing hierarchy for module <clk_divider> in library <work> with parameters.
	limit = "00000000000000000000101001100100"

Analyzing hierarchy for module <clk_divider> in library <work> with parameters.
	limit = "00000000000000000000100101000001"

Analyzing hierarchy for module <clk_divider> in library <work> with parameters.
	limit = "00000000000000000000011111001001"

Analyzing hierarchy for module <sinewave_rom_do> in library <work>.

WARNING:Xst:2591 - "Main.v" line 35: attribute on instance <CLKFX_DIVIDE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "Main.v" line 35: attribute on instance <CLKFX_MULTIPLY> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Main>.
WARNING:Xst:863 - "Main.v" line 5: Name conflict (<rgb> and <RGB>, renaming rgb as rgb_rnm0).
WARNING:Xst:2725 - "Main.v" line 119: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "Main.v" line 120: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "Main.v" line 121: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "Main.v" line 122: Size mismatch between case item and case selector.
Module <Main> is correct for synthesis.
 
    Set user-defined property "CLKDV_DIVIDE =  2.000000" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "CLKFX_DIVIDE =  4" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "CLKFX_MULTIPLY =  2" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "CLKIN_PERIOD =  10.000000" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "DSS_MODE =  NONE" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "FACTORY_JF =  C080" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <vga_clock_dcm> in unit <Main>.
Analyzing module <clk_divider.1> in library <work>.
	limit = 32'b00000000001001100010010110100000
Module <clk_divider.1> is correct for synthesis.
 
Analyzing module <clk_divider.2> in library <work>.
	limit = 32'b00000000000001001100010010110100
Module <clk_divider.2> is correct for synthesis.
 
Analyzing module <Paddle> in library <work>.
Module <Paddle> is correct for synthesis.
 
Analyzing module <ball> in library <work>.
	BALL_SIZE = 32'sb00000000000000000000000000000111
	BLOCK_HEIGHT = 10'b0000011110
	BLOCK_SPACING_X = 10'b0000101000
	BLOCK_SPACING_Y = 10'b0000010100
	BLOCK_WIDTH = 10'b0001010000
	FIFTH_ROW_Y = 10'b0011110000
	FIRST_ROW_Y = 10'b0000101000
	FOURTH_ROW_Y = 10'b0010111110
	SCREEN_H = 32'sb00000000000000000000000111100000
	SCREEN_W = 32'sb00000000000000000000001010000000
	SECOND_ROW_Y = 10'b0001011010
	THIRD_ROW_Y = 10'b0010001100
Module <ball> is correct for synthesis.
 
Analyzing module <VGA> in library <work>.
	BALL_SIZE = 32'sb00000000000000000000000000000111
	BLOCK_HEIGHT = 10'b0000011110
	BLOCK_SPACING_X = 10'b0000101000
	BLOCK_WIDTH = 10'b0001010000
	FIFTH_ROW_Y = 10'b0011110000
	FIRST_ROW_Y = 10'b0000101000
	FOURTH_ROW_Y = 10'b0010111110
	SECOND_ROW_Y = 10'b0001011010
	THIRD_ROW_Y = 10'b0010001100
Module <VGA> is correct for synthesis.
 
Analyzing module <clk_divider.3> in library <work>.
	limit = 32'b00000000000000000000101110101010
Module <clk_divider.3> is correct for synthesis.
 
Analyzing module <clk_divider.4> in library <work>.
	limit = 32'b00000000000000000000101001100100
Module <clk_divider.4> is correct for synthesis.
 
Analyzing module <clk_divider.5> in library <work>.
	limit = 32'b00000000000000000000100101000001
Module <clk_divider.5> is correct for synthesis.
 
Analyzing module <clk_divider.6> in library <work>.
	limit = 32'b00000000000000000000011111001001
Module <clk_divider.6> is correct for synthesis.
 
Analyzing module <sinewave_rom_do> in library <work>.
Module <sinewave_rom_do> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <i> in unit <ball> has a constant value of 001010 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <data_x<0>> in unit <VGA> has a constant value of 0000101000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <data_x<1>> in unit <VGA> has a constant value of 0010100000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <data_x<2>> in unit <VGA> has a constant value of 0100011000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <data_x<3>> in unit <VGA> has a constant value of 0110010000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <data_x<4>> in unit <VGA> has a constant value of 1000001000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <data_x<5>> in unit <VGA> has a constant value of 0000101000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <data_x<6>> in unit <VGA> has a constant value of 0010100000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <data_x<7>> in unit <VGA> has a constant value of 0100011000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <data_x<8>> in unit <VGA> has a constant value of 0110010000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <data_x<9>> in unit <VGA> has a constant value of 1000001000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <data_y<0>> in unit <VGA> has a constant value of 0000101000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <data_y<1>> in unit <VGA> has a constant value of 0000101000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <data_y<2>> in unit <VGA> has a constant value of 0000101000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <data_y<3>> in unit <VGA> has a constant value of 0000101000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <data_y<4>> in unit <VGA> has a constant value of 0000101000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <data_y<5>> in unit <VGA> has a constant value of 0001011010 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <data_y<6>> in unit <VGA> has a constant value of 0001011010 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <data_y<7>> in unit <VGA> has a constant value of 0001011010 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <data_y<8>> in unit <VGA> has a constant value of 0001011010 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <data_y<9>> in unit <VGA> has a constant value of 0001011010 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <block_colors<0>> in unit <VGA> has a constant value of 001001 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <block_colors<1>> in unit <VGA> has a constant value of 001001 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <block_colors<2>> in unit <VGA> has a constant value of 001001 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <block_colors<3>> in unit <VGA> has a constant value of 001001 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <block_colors<4>> in unit <VGA> has a constant value of 001001 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <block_colors<5>> in unit <VGA> has a constant value of 010101 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <block_colors<6>> in unit <VGA> has a constant value of 010101 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <block_colors<7>> in unit <VGA> has a constant value of 010101 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <block_colors<8>> in unit <VGA> has a constant value of 010101 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <block_colors<9>> in unit <VGA> has a constant value of 010101 during circuit operation. The register is replaced by logic.

Synthesizing Unit <clk_divider_1>.
    Related source file is "clk_divider.v".
    Found 1-bit register for signal <clk_buf>.
    Found 32-bit up counter for signal <counter>.
    Found 32-bit adder for signal <old_counter_2$add0000> created at line 14.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <clk_divider_1> synthesized.


Synthesizing Unit <clk_divider_2>.
    Related source file is "clk_divider.v".
    Found 1-bit register for signal <clk_buf>.
    Found 32-bit up counter for signal <counter>.
    Found 32-bit adder for signal <old_counter_3$add0000> created at line 14.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <clk_divider_2> synthesized.


Synthesizing Unit <Paddle>.
    Related source file is "Paddle.v".
    Found 10-bit register for signal <position>.
    Found 10-bit comparator greater for signal <position$cmp_gt0000> created at line 19.
    Found 10-bit comparator less for signal <position$cmp_lt0000> created at line 22.
    Found 10-bit addsub for signal <position$share0000>.
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <Paddle> synthesized.


Synthesizing Unit <ball>.
    Related source file is "ball.v".
WARNING:Xst:646 - Signal <win> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <temp2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <temp1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:643 - "ball.v" line 90: The result of a 4x7-bit multiplication is partially used. Only the 10 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "ball.v" line 94: The result of a 5x8-bit multiplication is partially used. Only the 10 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 2-bit register for signal <active_data>.
    Found 3-bit register for signal <play_sound1>.
    Found 12-bit subtractor for signal <$sub0000> created at line 98.
    Found 12-bit subtractor for signal <$sub0001> created at line 113.
    Found 20-bit register for signal <active>.
    Found 10-bit adder carry out for signal <add0000$addsub0000> created at line 98.
    Found 10-bit adder carry out for signal <add0001$addsub0000> created at line 113.
    Found 10-bit adder carry out for signal <add0002$addsub0000> created at line 98.
    Found 10-bit adder carry out for signal <add0003$addsub0000> created at line 113.
    Found 10-bit adder carry out for signal <add0004$addsub0000> created at line 136.
    Found 10-bit adder carry out for signal <add0005$addsub0000> created at line 140.
    Found 10-bit adder carry out for signal <add0006$addsub0000> created at line 140.
    Found 4-bit register for signal <address>.
    Found 10-bit register for signal <ball_dx>.
    Found 10-bit register for signal <ball_dy>.
    Found 10-bit up accumulator for signal <ball_x>.
    Found 10-bit up accumulator for signal <ball_y>.
    Found 2-bit adder carry out for signal <COND_10$addsub0000>.
    Found 1-bit register for signal <erase_e>.
    Found 11-bit comparator greatequal for signal <erase_e$cmp_ge0000> created at line 98.
    Found 11-bit comparator greatequal for signal <erase_e$cmp_ge0001> created at line 98.
    Found 11-bit comparator greatequal for signal <erase_e$cmp_ge0002> created at line 113.
    Found 11-bit comparator greatequal for signal <erase_e$cmp_ge0003> created at line 113.
    Found 6-bit register for signal <erase_pos>.
    Found 10-bit adder for signal <mux0000$add0000> created at line 98.
    Found 10-bit adder for signal <mux0000$add0001> created at line 113.
    Found 10-bit comparator greatequal for signal <mux0000$cmp_ge0000> created at line 98.
    Found 11-bit comparator greatequal for signal <mux0000$cmp_ge0001> created at line 98.
    Found 11-bit comparator greatequal for signal <mux0000$cmp_ge0002> created at line 98.
    Found 10-bit comparator greatequal for signal <mux0000$cmp_ge0003> created at line 113.
    Found 11-bit comparator greatequal for signal <mux0000$cmp_ge0004> created at line 113.
    Found 11-bit comparator greatequal for signal <mux0000$cmp_ge0005> created at line 113.
    Found 10-bit comparator lessequal for signal <mux0000$cmp_le0000> created at line 98.
    Found 12-bit comparator lessequal for signal <mux0000$cmp_le0001> created at line 98.
    Found 12-bit comparator lessequal for signal <mux0000$cmp_le0002> created at line 98.
    Found 10-bit comparator lessequal for signal <mux0000$cmp_le0003> created at line 113.
    Found 12-bit comparator lessequal for signal <mux0000$cmp_le0004> created at line 113.
    Found 12-bit comparator lessequal for signal <mux0000$cmp_le0005> created at line 113.
    Found 2-bit comparator less for signal <mux0000$cmp_lt0000> created at line 97.
    Found 4-bit adder for signal <old_address_5$addsub0000> created at line 82.
    Found 4-bit comparator greatequal for signal <old_address_5$cmp_ge0000> created at line 78.
    Found 10-bit adder for signal <old_ball_dx_14$addsub0000>.
    Found 11-bit comparator greatequal for signal <old_ball_dx_16$cmp_ge0000> created at line 136.
    Found 11-bit comparator greater for signal <old_ball_dx_16$cmp_gt0000> created at line 136.
    Found 10-bit comparator greater for signal <old_ball_dx_16$cmp_gt0001> created at line 136.
    Found 11-bit comparator greater for signal <old_ball_dx_16$cmp_gt0002> created at line 140.
    Found 11-bit comparator less for signal <old_ball_dx_16$cmp_lt0000> created at line 136.
    Found 12-bit comparator less for signal <old_ball_dx_16$cmp_lt0001> created at line 136.
    Found 11-bit comparator less for signal <old_ball_dx_16$cmp_lt0002> created at line 140.
    Found 10-bit adder for signal <old_ball_dx_9$addsub0000>.
    Found 10-bit comparator greatequal for signal <old_ball_dx_9$cmp_ge0000> created at line 59.
    Found 10-bit comparator lessequal for signal <old_ball_dx_9$cmp_le0000> created at line 59.
    Found 10-bit adder for signal <old_ball_dy_12$addsub0000>.
    Found 10-bit comparator greater for signal <old_ball_dy_12$cmp_gt0000> created at line 71.
    Found 10-bit comparator lessequal for signal <old_ball_dy_12$cmp_le0000> created at line 64.
    Found 10-bit adder for signal <old_ball_dy_13$addsub0000>.
    Found 10-bit adder for signal <old_ball_dy_17$addsub0000>.
    Found 4-bit comparator less for signal <old_temp1_7$cmp_lt0000> created at line 88.
    Found 2-bit comparator less for signal <old_win_15$cmp_lt0000> created at line 130.
    Found 2-bit comparator less for signal <old_win_15$cmp_lt0001> created at line 130.
    Found 2-bit comparator less for signal <old_win_15$cmp_lt0002> created at line 130.
    Found 2-bit comparator less for signal <old_win_15$cmp_lt0003> created at line 130.
    Found 2-bit comparator less for signal <old_win_15$cmp_lt0004> created at line 130.
    Found 2-bit comparator less for signal <old_win_15$cmp_lt0005> created at line 130.
    Found 2-bit comparator less for signal <old_win_15$cmp_lt0006> created at line 130.
    Found 2-bit comparator less for signal <old_win_15$cmp_lt0007> created at line 130.
    Found 2-bit comparator less for signal <old_win_15$cmp_lt0008> created at line 130.
    Found 2-bit comparator less for signal <old_win_15$cmp_lt0009> created at line 130.
    Found 11-bit comparator greatequal for signal <play_sound1$cmp_ge0000> created at line 136.
    Found 2-bit comparator greatequal for signal <play_sound1$cmp_ge0001> created at line 97.
    Found 10-bit comparator greater for signal <play_sound1$cmp_gt0000> created at line 64.
    Found 10-bit comparator greater for signal <play_sound1$cmp_gt0001> created at line 113.
    Found 12-bit comparator greater for signal <play_sound1$cmp_gt0002> created at line 113.
    Found 12-bit comparator greater for signal <play_sound1$cmp_gt0003> created at line 113.
    Found 10-bit comparator greater for signal <play_sound1$cmp_gt0004> created at line 98.
    Found 12-bit comparator greater for signal <play_sound1$cmp_gt0005> created at line 98.
    Found 12-bit comparator greater for signal <play_sound1$cmp_gt0006> created at line 98.
    Found 10-bit comparator lessequal for signal <play_sound1$cmp_le0000> created at line 71.
    Found 11-bit comparator less for signal <play_sound1$cmp_lt0000> created at line 136.
    Found 10-bit comparator less for signal <play_sound1$cmp_lt0001> created at line 113.
    Found 11-bit comparator less for signal <play_sound1$cmp_lt0002> created at line 113.
    Found 11-bit comparator less for signal <play_sound1$cmp_lt0003> created at line 113.
    Found 10-bit comparator less for signal <play_sound1$cmp_lt0004> created at line 98.
    Found 11-bit comparator less for signal <play_sound1$cmp_lt0005> created at line 98.
    Found 11-bit comparator less for signal <play_sound1$cmp_lt0006> created at line 98.
    Found 5-bit subtractor for signal <temp2$addsub0000> created at line 94.
    Found 4x7-bit multiplier for signal <temp2$mult0002> created at line 90.
    Found 5x8-bit multiplier for signal <temp2$mult0003> created at line 94.
    Summary:
	inferred   2 Accumulator(s).
	inferred  56 D-type flip-flop(s).
	inferred  20 Adder/Subtractor(s).
	inferred   2 Multiplier(s).
	inferred  57 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <ball> synthesized.


Synthesizing Unit <VGA>.
    Related source file is "VGA.v".
WARNING:Xst:647 - Input <active_position<5:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rgb_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <vsync>.
    Found 6-bit register for signal <RGB>.
    Found 1-bit register for signal <hsync>.
    Found 30-bit register for signal <active>.
    Found 10-bit adder carry out for signal <add0000$addsub0000> created at line 98.
    Found 10-bit adder carry out for signal <add0001$addsub0000> created at line 94.
    Found 10-bit adder carry out for signal <add0002$addsub0000> created at line 94.
    Found 10-bit register for signal <hcount>.
    Found 10-bit comparator greatequal for signal <hsync$cmp_ge0000> created at line 84.
    Found 10-bit comparator less for signal <hsync$cmp_lt0000> created at line 84.
    Found 10-bit adder for signal <old_hcount_19$addsub0000> created at line 74.
    Found 10-bit adder for signal <old_vcount_18$addsub0000> created at line 70.
    Found 10-bit adder for signal <RGB$addsub0000> created at line 114.
    Found 10-bit adder for signal <RGB$addsub0001> created at line 114.
    Found 10-bit adder for signal <RGB$addsub0002> created at line 114.
    Found 10-bit adder for signal <RGB$addsub0003> created at line 114.
    Found 10-bit adder for signal <RGB$addsub0004> created at line 114.
    Found 10-bit adder for signal <RGB$addsub0005> created at line 114.
    Found 10-bit adder for signal <RGB$addsub0006> created at line 114.
    Found 10-bit adder for signal <RGB$addsub0007> created at line 114.
    Found 10-bit adder for signal <RGB$addsub0008> created at line 114.
    Found 10-bit adder for signal <RGB$addsub0009> created at line 114.
    Found 10-bit adder for signal <RGB$addsub0010> created at line 106.
    Found 10-bit adder for signal <RGB$addsub0011> created at line 106.
    Found 10-bit adder for signal <RGB$addsub0012> created at line 106.
    Found 10-bit adder for signal <RGB$addsub0013> created at line 106.
    Found 10-bit adder for signal <RGB$addsub0014> created at line 106.
    Found 10-bit adder for signal <RGB$addsub0015> created at line 106.
    Found 10-bit adder for signal <RGB$addsub0016> created at line 106.
    Found 10-bit adder for signal <RGB$addsub0017> created at line 106.
    Found 10-bit adder for signal <RGB$addsub0018> created at line 106.
    Found 10-bit adder for signal <RGB$addsub0019> created at line 106.
    Found 10-bit comparator greatequal for signal <RGB$cmp_ge0000> created at line 114.
    Found 10-bit comparator greatequal for signal <RGB$cmp_ge0001> created at line 114.
    Found 10-bit comparator greatequal for signal <RGB$cmp_ge0002> created at line 114.
    Found 10-bit comparator greatequal for signal <RGB$cmp_ge0003> created at line 114.
    Found 10-bit comparator greatequal for signal <RGB$cmp_ge0004> created at line 114.
    Found 10-bit comparator greatequal for signal <RGB$cmp_ge0005> created at line 114.
    Found 10-bit comparator greatequal for signal <RGB$cmp_ge0006> created at line 114.
    Found 10-bit comparator greatequal for signal <RGB$cmp_ge0007> created at line 114.
    Found 10-bit comparator greatequal for signal <RGB$cmp_ge0008> created at line 114.
    Found 10-bit comparator greatequal for signal <RGB$cmp_ge0009> created at line 114.
    Found 10-bit comparator greatequal for signal <RGB$cmp_ge0010> created at line 106.
    Found 10-bit comparator greatequal for signal <RGB$cmp_ge0011> created at line 106.
    Found 10-bit comparator greatequal for signal <RGB$cmp_ge0012> created at line 106.
    Found 10-bit comparator greatequal for signal <RGB$cmp_ge0013> created at line 106.
    Found 10-bit comparator greatequal for signal <RGB$cmp_ge0014> created at line 106.
    Found 10-bit comparator greatequal for signal <RGB$cmp_ge0015> created at line 106.
    Found 10-bit comparator greatequal for signal <RGB$cmp_ge0016> created at line 106.
    Found 10-bit comparator greatequal for signal <RGB$cmp_ge0017> created at line 106.
    Found 10-bit comparator greatequal for signal <RGB$cmp_ge0018> created at line 106.
    Found 10-bit comparator greatequal for signal <RGB$cmp_ge0019> created at line 106.
    Found 10-bit comparator greatequal for signal <RGB$cmp_ge0020> created at line 94.
    Found 10-bit comparator greatequal for signal <RGB$cmp_ge0021> created at line 94.
    Found 10-bit comparator greater for signal <RGB$cmp_gt0000> created at line 98.
    Found 10-bit comparator greater for signal <RGB$cmp_gt0001> created at line 98.
    Found 10-bit comparator lessequal for signal <RGB$cmp_le0000> created at line 114.
    Found 10-bit comparator lessequal for signal <RGB$cmp_le0001> created at line 114.
    Found 10-bit comparator lessequal for signal <RGB$cmp_le0002> created at line 114.
    Found 10-bit comparator lessequal for signal <RGB$cmp_le0003> created at line 114.
    Found 10-bit comparator lessequal for signal <RGB$cmp_le0004> created at line 114.
    Found 10-bit comparator lessequal for signal <RGB$cmp_le0005> created at line 114.
    Found 10-bit comparator lessequal for signal <RGB$cmp_le0006> created at line 114.
    Found 10-bit comparator lessequal for signal <RGB$cmp_le0007> created at line 114.
    Found 10-bit comparator lessequal for signal <RGB$cmp_le0008> created at line 114.
    Found 10-bit comparator lessequal for signal <RGB$cmp_le0009> created at line 114.
    Found 10-bit comparator lessequal for signal <RGB$cmp_le0010> created at line 106.
    Found 10-bit comparator lessequal for signal <RGB$cmp_le0011> created at line 106.
    Found 10-bit comparator lessequal for signal <RGB$cmp_le0012> created at line 106.
    Found 10-bit comparator lessequal for signal <RGB$cmp_le0013> created at line 106.
    Found 10-bit comparator lessequal for signal <RGB$cmp_le0014> created at line 106.
    Found 10-bit comparator lessequal for signal <RGB$cmp_le0015> created at line 106.
    Found 10-bit comparator lessequal for signal <RGB$cmp_le0016> created at line 106.
    Found 10-bit comparator lessequal for signal <RGB$cmp_le0017> created at line 106.
    Found 10-bit comparator lessequal for signal <RGB$cmp_le0018> created at line 106.
    Found 10-bit comparator lessequal for signal <RGB$cmp_le0019> created at line 106.
    Found 11-bit comparator lessequal for signal <RGB$cmp_le0020> created at line 94.
    Found 11-bit comparator lessequal for signal <RGB$cmp_le0021> created at line 94.
    Found 10-bit comparator less for signal <RGB$cmp_lt0000> created at line 91.
    Found 10-bit comparator less for signal <RGB$cmp_lt0001> created at line 91.
    Found 10-bit comparator less for signal <RGB$cmp_lt0002> created at line 98.
    Found 11-bit comparator less for signal <RGB$cmp_lt0003> created at line 98.
    Found 6-bit adder for signal <RGB$share0000>.
    Found 10-bit register for signal <vcount>.
    Found 10-bit comparator greatequal for signal <vsync$cmp_ge0000> created at line 77.
    Found 10-bit comparator less for signal <vsync$cmp_lt0000> created at line 77.
    Summary:
	inferred  58 D-type flip-flop(s).
	inferred  26 Adder/Subtractor(s).
	inferred  54 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <VGA> synthesized.


Synthesizing Unit <clk_divider_3>.
    Related source file is "clk_divider.v".
    Found 1-bit register for signal <clk_buf>.
    Found 32-bit up counter for signal <counter>.
    Found 32-bit adder for signal <old_counter_23$add0000> created at line 14.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <clk_divider_3> synthesized.


Synthesizing Unit <clk_divider_4>.
    Related source file is "clk_divider.v".
    Found 1-bit register for signal <clk_buf>.
    Found 32-bit up counter for signal <counter>.
    Found 32-bit adder for signal <old_counter_24$add0000> created at line 14.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <clk_divider_4> synthesized.


Synthesizing Unit <clk_divider_5>.
    Related source file is "clk_divider.v".
    Found 1-bit register for signal <clk_buf>.
    Found 32-bit up counter for signal <counter>.
    Found 32-bit adder for signal <old_counter_25$add0000> created at line 14.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <clk_divider_5> synthesized.


Synthesizing Unit <clk_divider_6>.
    Related source file is "clk_divider.v".
    Found 1-bit register for signal <clk_buf>.
    Found 32-bit up counter for signal <counter>.
    Found 32-bit adder for signal <old_counter_26$add0000> created at line 14.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <clk_divider_6> synthesized.


Synthesizing Unit <sinewave_rom_do>.
    Related source file is "sine_wave_rom_do.v".
    Found 32x4-bit ROM for signal <data>.
    Summary:
	inferred   1 ROM(s).
Unit <sinewave_rom_do> synthesized.


Synthesizing Unit <Main>.
    Related source file is "Main.v".
WARNING:Xst:647 - Input <clk_audio> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mi_nota> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <vcount> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <hcount> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <data> is used but never assigned. This sourceless signal will be automatically connected to value 000.
WARNING:Xst:1780 - Signal <address_vga> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 5-bit up counter for signal <address_audio>.
    Found 1-bit register for signal <temp>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <Main> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 32x4-bit ROM                                          : 1
# Multipliers                                          : 2
 4x7-bit multiplier                                    : 1
 5x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 53
 10-bit adder                                          : 30
 10-bit adder carry out                                : 10
 10-bit addsub                                         : 1
 12-bit subtractor                                     : 2
 2-bit adder carry out                                 : 1
 32-bit adder                                          : 6
 4-bit adder                                           : 1
 5-bit subtractor                                      : 1
 6-bit adder                                           : 1
# Counters                                             : 7
 32-bit up counter                                     : 6
 5-bit up counter                                      : 1
# Accumulators                                         : 2
 10-bit up accumulator                                 : 2
# Registers                                            : 40
 1-bit register                                        : 10
 10-bit register                                       : 5
 2-bit register                                        : 11
 3-bit register                                        : 11
 4-bit register                                        : 1
 6-bit register                                        : 2
# Comparators                                          : 113
 10-bit comparator greatequal                          : 27
 10-bit comparator greater                             : 8
 10-bit comparator less                                : 8
 10-bit comparator lessequal                           : 25
 11-bit comparator greatequal                          : 10
 11-bit comparator greater                             : 2
 11-bit comparator less                                : 8
 11-bit comparator lessequal                           : 2
 12-bit comparator greater                             : 4
 12-bit comparator less                                : 1
 12-bit comparator lessequal                           : 4
 2-bit comparator greatequal                           : 1
 2-bit comparator less                                 : 11
 4-bit comparator greatequal                           : 1
 4-bit comparator less                                 : 1
# Multiplexers                                         : 2
 2-bit 10-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <erase_pos_4> in Unit <bola> is equivalent to the following FF/Latch, which will be removed : <erase_pos_5> 
WARNING:Xst:1710 - FF/Latch <active_2_2> (without init value) has a constant value of 0 in block <vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <active_0_2> (without init value) has a constant value of 0 in block <vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <active_1_2> (without init value) has a constant value of 0 in block <vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <active_5_2> (without init value) has a constant value of 0 in block <vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <active_3_2> (without init value) has a constant value of 0 in block <vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <active_4_2> (without init value) has a constant value of 0 in block <vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <active_8_2> (without init value) has a constant value of 0 in block <vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <active_6_2> (without init value) has a constant value of 0 in block <vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <active_7_2> (without init value) has a constant value of 0 in block <vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <active_9_2> (without init value) has a constant value of 0 in block <vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <erase_pos_4> of sequential type is unconnected in block <bola>.
