// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
// Date        : Wed May 29 00:40:39 2019
// Host        : DESKTOP-9NGIUQU running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               C:/Users/Aaron/Desktop/School/WES_Capstone/Jupyter_Demos/Flight_Main_PID_Test/Flight_Main_PID_Test.srcs/sources_1/bd/design_1/ip/design_1_rcReceiver_0_0/design_1_rcReceiver_0_0_sim_netlist.v
// Design      : design_1_rcReceiver_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_rcReceiver_0_0,rcReceiver,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "rcReceiver,Vivado 2018.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module design_1_rcReceiver_0_0
   (s_axi_CTRL_AWADDR,
    s_axi_CTRL_AWVALID,
    s_axi_CTRL_AWREADY,
    s_axi_CTRL_WDATA,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_WREADY,
    s_axi_CTRL_BRESP,
    s_axi_CTRL_BVALID,
    s_axi_CTRL_BREADY,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_ARREADY,
    s_axi_CTRL_RDATA,
    s_axi_CTRL_RRESP,
    s_axi_CTRL_RVALID,
    s_axi_CTRL_RREADY,
    s_axi_TEST_AWADDR,
    s_axi_TEST_AWVALID,
    s_axi_TEST_AWREADY,
    s_axi_TEST_WDATA,
    s_axi_TEST_WSTRB,
    s_axi_TEST_WVALID,
    s_axi_TEST_WREADY,
    s_axi_TEST_BRESP,
    s_axi_TEST_BVALID,
    s_axi_TEST_BREADY,
    s_axi_TEST_ARADDR,
    s_axi_TEST_ARVALID,
    s_axi_TEST_ARREADY,
    s_axi_TEST_RDATA,
    s_axi_TEST_RRESP,
    s_axi_TEST_RVALID,
    s_axi_TEST_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    m_axi_OUT_r_AWADDR,
    m_axi_OUT_r_AWLEN,
    m_axi_OUT_r_AWSIZE,
    m_axi_OUT_r_AWBURST,
    m_axi_OUT_r_AWLOCK,
    m_axi_OUT_r_AWREGION,
    m_axi_OUT_r_AWCACHE,
    m_axi_OUT_r_AWPROT,
    m_axi_OUT_r_AWQOS,
    m_axi_OUT_r_AWVALID,
    m_axi_OUT_r_AWREADY,
    m_axi_OUT_r_WDATA,
    m_axi_OUT_r_WSTRB,
    m_axi_OUT_r_WLAST,
    m_axi_OUT_r_WVALID,
    m_axi_OUT_r_WREADY,
    m_axi_OUT_r_BRESP,
    m_axi_OUT_r_BVALID,
    m_axi_OUT_r_BREADY,
    m_axi_OUT_r_ARADDR,
    m_axi_OUT_r_ARLEN,
    m_axi_OUT_r_ARSIZE,
    m_axi_OUT_r_ARBURST,
    m_axi_OUT_r_ARLOCK,
    m_axi_OUT_r_ARREGION,
    m_axi_OUT_r_ARCACHE,
    m_axi_OUT_r_ARPROT,
    m_axi_OUT_r_ARQOS,
    m_axi_OUT_r_ARVALID,
    m_axi_OUT_r_ARREADY,
    m_axi_OUT_r_RDATA,
    m_axi_OUT_r_RRESP,
    m_axi_OUT_r_RLAST,
    m_axi_OUT_r_RVALID,
    m_axi_OUT_r_RREADY);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWADDR" *) input [5:0]s_axi_CTRL_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWVALID" *) input s_axi_CTRL_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWREADY" *) output s_axi_CTRL_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WDATA" *) input [31:0]s_axi_CTRL_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WSTRB" *) input [3:0]s_axi_CTRL_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WVALID" *) input s_axi_CTRL_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WREADY" *) output s_axi_CTRL_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BRESP" *) output [1:0]s_axi_CTRL_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BVALID" *) output s_axi_CTRL_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BREADY" *) input s_axi_CTRL_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARADDR" *) input [5:0]s_axi_CTRL_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARVALID" *) input s_axi_CTRL_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARREADY" *) output s_axi_CTRL_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RDATA" *) output [31:0]s_axi_CTRL_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RRESP" *) output [1:0]s_axi_CTRL_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RVALID" *) output s_axi_CTRL_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_CTRL, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) input s_axi_CTRL_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_TEST AWADDR" *) input [14:0]s_axi_TEST_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_TEST AWVALID" *) input s_axi_TEST_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_TEST AWREADY" *) output s_axi_TEST_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_TEST WDATA" *) input [31:0]s_axi_TEST_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_TEST WSTRB" *) input [3:0]s_axi_TEST_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_TEST WVALID" *) input s_axi_TEST_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_TEST WREADY" *) output s_axi_TEST_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_TEST BRESP" *) output [1:0]s_axi_TEST_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_TEST BVALID" *) output s_axi_TEST_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_TEST BREADY" *) input s_axi_TEST_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_TEST ARADDR" *) input [14:0]s_axi_TEST_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_TEST ARVALID" *) input s_axi_TEST_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_TEST ARREADY" *) output s_axi_TEST_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_TEST RDATA" *) output [31:0]s_axi_TEST_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_TEST RRESP" *) output [1:0]s_axi_TEST_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_TEST RVALID" *) output s_axi_TEST_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_TEST RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_TEST, ADDR_WIDTH 15, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) input s_axi_TEST_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_CTRL:s_axi_TEST:m_axi_OUT_r, ASSOCIATED_RESET ap_rst_n, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {INTERRUPT {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUT_r AWADDR" *) output [31:0]m_axi_OUT_r_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUT_r AWLEN" *) output [7:0]m_axi_OUT_r_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUT_r AWSIZE" *) output [2:0]m_axi_OUT_r_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUT_r AWBURST" *) output [1:0]m_axi_OUT_r_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUT_r AWLOCK" *) output [1:0]m_axi_OUT_r_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUT_r AWREGION" *) output [3:0]m_axi_OUT_r_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUT_r AWCACHE" *) output [3:0]m_axi_OUT_r_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUT_r AWPROT" *) output [2:0]m_axi_OUT_r_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUT_r AWQOS" *) output [3:0]m_axi_OUT_r_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUT_r AWVALID" *) output m_axi_OUT_r_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUT_r AWREADY" *) input m_axi_OUT_r_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUT_r WDATA" *) output [31:0]m_axi_OUT_r_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUT_r WSTRB" *) output [3:0]m_axi_OUT_r_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUT_r WLAST" *) output m_axi_OUT_r_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUT_r WVALID" *) output m_axi_OUT_r_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUT_r WREADY" *) input m_axi_OUT_r_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUT_r BRESP" *) input [1:0]m_axi_OUT_r_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUT_r BVALID" *) input m_axi_OUT_r_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUT_r BREADY" *) output m_axi_OUT_r_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUT_r ARADDR" *) output [31:0]m_axi_OUT_r_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUT_r ARLEN" *) output [7:0]m_axi_OUT_r_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUT_r ARSIZE" *) output [2:0]m_axi_OUT_r_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUT_r ARBURST" *) output [1:0]m_axi_OUT_r_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUT_r ARLOCK" *) output [1:0]m_axi_OUT_r_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUT_r ARREGION" *) output [3:0]m_axi_OUT_r_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUT_r ARCACHE" *) output [3:0]m_axi_OUT_r_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUT_r ARPROT" *) output [2:0]m_axi_OUT_r_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUT_r ARQOS" *) output [3:0]m_axi_OUT_r_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUT_r ARVALID" *) output m_axi_OUT_r_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUT_r ARREADY" *) input m_axi_OUT_r_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUT_r RDATA" *) input [31:0]m_axi_OUT_r_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUT_r RRESP" *) input [1:0]m_axi_OUT_r_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUT_r RLAST" *) input m_axi_OUT_r_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUT_r RVALID" *) input m_axi_OUT_r_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUT_r RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_OUT_r, ADDR_WIDTH 32, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) output m_axi_OUT_r_RREADY;

  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [31:0]m_axi_OUT_r_ARADDR;
  wire [1:0]m_axi_OUT_r_ARBURST;
  wire [3:0]m_axi_OUT_r_ARCACHE;
  wire [7:0]m_axi_OUT_r_ARLEN;
  wire [1:0]m_axi_OUT_r_ARLOCK;
  wire [2:0]m_axi_OUT_r_ARPROT;
  wire [3:0]m_axi_OUT_r_ARQOS;
  wire m_axi_OUT_r_ARREADY;
  wire [3:0]m_axi_OUT_r_ARREGION;
  wire [2:0]m_axi_OUT_r_ARSIZE;
  wire m_axi_OUT_r_ARVALID;
  wire [31:0]m_axi_OUT_r_AWADDR;
  wire [1:0]m_axi_OUT_r_AWBURST;
  wire [3:0]m_axi_OUT_r_AWCACHE;
  wire [7:0]m_axi_OUT_r_AWLEN;
  wire [1:0]m_axi_OUT_r_AWLOCK;
  wire [2:0]m_axi_OUT_r_AWPROT;
  wire [3:0]m_axi_OUT_r_AWQOS;
  wire m_axi_OUT_r_AWREADY;
  wire [3:0]m_axi_OUT_r_AWREGION;
  wire [2:0]m_axi_OUT_r_AWSIZE;
  wire m_axi_OUT_r_AWVALID;
  wire m_axi_OUT_r_BREADY;
  wire [1:0]m_axi_OUT_r_BRESP;
  wire m_axi_OUT_r_BVALID;
  wire [31:0]m_axi_OUT_r_RDATA;
  wire m_axi_OUT_r_RLAST;
  wire m_axi_OUT_r_RREADY;
  wire [1:0]m_axi_OUT_r_RRESP;
  wire m_axi_OUT_r_RVALID;
  wire [31:0]m_axi_OUT_r_WDATA;
  wire m_axi_OUT_r_WLAST;
  wire m_axi_OUT_r_WREADY;
  wire [3:0]m_axi_OUT_r_WSTRB;
  wire m_axi_OUT_r_WVALID;
  wire [5:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARREADY;
  wire s_axi_CTRL_ARVALID;
  wire [5:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWREADY;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire [1:0]s_axi_CTRL_BRESP;
  wire s_axi_CTRL_BVALID;
  wire [31:0]s_axi_CTRL_RDATA;
  wire s_axi_CTRL_RREADY;
  wire [1:0]s_axi_CTRL_RRESP;
  wire s_axi_CTRL_RVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire s_axi_CTRL_WREADY;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire [14:0]s_axi_TEST_ARADDR;
  wire s_axi_TEST_ARREADY;
  wire s_axi_TEST_ARVALID;
  wire [14:0]s_axi_TEST_AWADDR;
  wire s_axi_TEST_AWREADY;
  wire s_axi_TEST_AWVALID;
  wire s_axi_TEST_BREADY;
  wire [1:0]s_axi_TEST_BRESP;
  wire s_axi_TEST_BVALID;
  wire [31:0]s_axi_TEST_RDATA;
  wire s_axi_TEST_RREADY;
  wire [1:0]s_axi_TEST_RRESP;
  wire s_axi_TEST_RVALID;
  wire [31:0]s_axi_TEST_WDATA;
  wire s_axi_TEST_WREADY;
  wire [3:0]s_axi_TEST_WSTRB;
  wire s_axi_TEST_WVALID;
  wire [0:0]NLW_inst_m_axi_OUT_r_ARID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_OUT_r_ARUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_OUT_r_AWID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_OUT_r_AWUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_OUT_r_WID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_OUT_r_WUSER_UNCONNECTED;

  (* C_M_AXI_DATA_WIDTH = "32" *) 
  (* C_M_AXI_OUT_R_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_OUT_R_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_OUT_R_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_OUT_R_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_OUT_R_CACHE_VALUE = "3" *) 
  (* C_M_AXI_OUT_R_DATA_WIDTH = "32" *) 
  (* C_M_AXI_OUT_R_ID_WIDTH = "1" *) 
  (* C_M_AXI_OUT_R_PROT_VALUE = "0" *) 
  (* C_M_AXI_OUT_R_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_OUT_R_TARGET_ADDR = "1073872912" *) 
  (* C_M_AXI_OUT_R_USER_VALUE = "0" *) 
  (* C_M_AXI_OUT_R_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_OUT_R_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_CTRL_ADDR_WIDTH = "6" *) 
  (* C_S_AXI_CTRL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CTRL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_TEST_ADDR_WIDTH = "15" *) 
  (* C_S_AXI_TEST_DATA_WIDTH = "32" *) 
  (* C_S_AXI_TEST_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* ap_ST_iter0_fsm_state1 = "26'b00000000000000000000000001" *) 
  (* ap_ST_iter0_fsm_state10 = "26'b00000000000000001000000000" *) 
  (* ap_ST_iter0_fsm_state11 = "26'b00000000000000010000000000" *) 
  (* ap_ST_iter0_fsm_state12 = "26'b00000000000000100000000000" *) 
  (* ap_ST_iter0_fsm_state13 = "26'b00000000000001000000000000" *) 
  (* ap_ST_iter0_fsm_state14 = "26'b00000000000010000000000000" *) 
  (* ap_ST_iter0_fsm_state15 = "26'b00000000000100000000000000" *) 
  (* ap_ST_iter0_fsm_state16 = "26'b00000000001000000000000000" *) 
  (* ap_ST_iter0_fsm_state17 = "26'b00000000010000000000000000" *) 
  (* ap_ST_iter0_fsm_state18 = "26'b00000000100000000000000000" *) 
  (* ap_ST_iter0_fsm_state19 = "26'b00000001000000000000000000" *) 
  (* ap_ST_iter0_fsm_state2 = "26'b00000000000000000000000010" *) 
  (* ap_ST_iter0_fsm_state20 = "26'b00000010000000000000000000" *) 
  (* ap_ST_iter0_fsm_state21 = "26'b00000100000000000000000000" *) 
  (* ap_ST_iter0_fsm_state22 = "26'b00001000000000000000000000" *) 
  (* ap_ST_iter0_fsm_state23 = "26'b00010000000000000000000000" *) 
  (* ap_ST_iter0_fsm_state24 = "26'b00100000000000000000000000" *) 
  (* ap_ST_iter0_fsm_state25 = "26'b01000000000000000000000000" *) 
  (* ap_ST_iter0_fsm_state26 = "26'b10000000000000000000000000" *) 
  (* ap_ST_iter0_fsm_state3 = "26'b00000000000000000000000100" *) 
  (* ap_ST_iter0_fsm_state4 = "26'b00000000000000000000001000" *) 
  (* ap_ST_iter0_fsm_state5 = "26'b00000000000000000000010000" *) 
  (* ap_ST_iter0_fsm_state6 = "26'b00000000000000000000100000" *) 
  (* ap_ST_iter0_fsm_state7 = "26'b00000000000000000001000000" *) 
  (* ap_ST_iter0_fsm_state8 = "26'b00000000000000000010000000" *) 
  (* ap_ST_iter0_fsm_state9 = "26'b00000000000000000100000000" *) 
  (* ap_ST_iter1_fsm_state0 = "15'b000000000000001" *) 
  (* ap_ST_iter1_fsm_state27 = "15'b000000000000010" *) 
  (* ap_ST_iter1_fsm_state28 = "15'b000000000000100" *) 
  (* ap_ST_iter1_fsm_state29 = "15'b000000000001000" *) 
  (* ap_ST_iter1_fsm_state30 = "15'b000000000010000" *) 
  (* ap_ST_iter1_fsm_state31 = "15'b000000000100000" *) 
  (* ap_ST_iter1_fsm_state32 = "15'b000000001000000" *) 
  (* ap_ST_iter1_fsm_state33 = "15'b000000010000000" *) 
  (* ap_ST_iter1_fsm_state34 = "15'b000000100000000" *) 
  (* ap_ST_iter1_fsm_state35 = "15'b000001000000000" *) 
  (* ap_ST_iter1_fsm_state36 = "15'b000010000000000" *) 
  (* ap_ST_iter1_fsm_state37 = "15'b000100000000000" *) 
  (* ap_ST_iter1_fsm_state38 = "15'b001000000000000" *) 
  (* ap_ST_iter1_fsm_state39 = "15'b010000000000000" *) 
  (* ap_ST_iter1_fsm_state40 = "15'b100000000000000" *) 
  design_1_rcReceiver_0_0_rcReceiver inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .m_axi_OUT_r_ARADDR(m_axi_OUT_r_ARADDR),
        .m_axi_OUT_r_ARBURST(m_axi_OUT_r_ARBURST),
        .m_axi_OUT_r_ARCACHE(m_axi_OUT_r_ARCACHE),
        .m_axi_OUT_r_ARID(NLW_inst_m_axi_OUT_r_ARID_UNCONNECTED[0]),
        .m_axi_OUT_r_ARLEN(m_axi_OUT_r_ARLEN),
        .m_axi_OUT_r_ARLOCK(m_axi_OUT_r_ARLOCK),
        .m_axi_OUT_r_ARPROT(m_axi_OUT_r_ARPROT),
        .m_axi_OUT_r_ARQOS(m_axi_OUT_r_ARQOS),
        .m_axi_OUT_r_ARREADY(m_axi_OUT_r_ARREADY),
        .m_axi_OUT_r_ARREGION(m_axi_OUT_r_ARREGION),
        .m_axi_OUT_r_ARSIZE(m_axi_OUT_r_ARSIZE),
        .m_axi_OUT_r_ARUSER(NLW_inst_m_axi_OUT_r_ARUSER_UNCONNECTED[0]),
        .m_axi_OUT_r_ARVALID(m_axi_OUT_r_ARVALID),
        .m_axi_OUT_r_AWADDR(m_axi_OUT_r_AWADDR),
        .m_axi_OUT_r_AWBURST(m_axi_OUT_r_AWBURST),
        .m_axi_OUT_r_AWCACHE(m_axi_OUT_r_AWCACHE),
        .m_axi_OUT_r_AWID(NLW_inst_m_axi_OUT_r_AWID_UNCONNECTED[0]),
        .m_axi_OUT_r_AWLEN(m_axi_OUT_r_AWLEN),
        .m_axi_OUT_r_AWLOCK(m_axi_OUT_r_AWLOCK),
        .m_axi_OUT_r_AWPROT(m_axi_OUT_r_AWPROT),
        .m_axi_OUT_r_AWQOS(m_axi_OUT_r_AWQOS),
        .m_axi_OUT_r_AWREADY(m_axi_OUT_r_AWREADY),
        .m_axi_OUT_r_AWREGION(m_axi_OUT_r_AWREGION),
        .m_axi_OUT_r_AWSIZE(m_axi_OUT_r_AWSIZE),
        .m_axi_OUT_r_AWUSER(NLW_inst_m_axi_OUT_r_AWUSER_UNCONNECTED[0]),
        .m_axi_OUT_r_AWVALID(m_axi_OUT_r_AWVALID),
        .m_axi_OUT_r_BID(1'b0),
        .m_axi_OUT_r_BREADY(m_axi_OUT_r_BREADY),
        .m_axi_OUT_r_BRESP(m_axi_OUT_r_BRESP),
        .m_axi_OUT_r_BUSER(1'b0),
        .m_axi_OUT_r_BVALID(m_axi_OUT_r_BVALID),
        .m_axi_OUT_r_RDATA(m_axi_OUT_r_RDATA),
        .m_axi_OUT_r_RID(1'b0),
        .m_axi_OUT_r_RLAST(m_axi_OUT_r_RLAST),
        .m_axi_OUT_r_RREADY(m_axi_OUT_r_RREADY),
        .m_axi_OUT_r_RRESP(m_axi_OUT_r_RRESP),
        .m_axi_OUT_r_RUSER(1'b0),
        .m_axi_OUT_r_RVALID(m_axi_OUT_r_RVALID),
        .m_axi_OUT_r_WDATA(m_axi_OUT_r_WDATA),
        .m_axi_OUT_r_WID(NLW_inst_m_axi_OUT_r_WID_UNCONNECTED[0]),
        .m_axi_OUT_r_WLAST(m_axi_OUT_r_WLAST),
        .m_axi_OUT_r_WREADY(m_axi_OUT_r_WREADY),
        .m_axi_OUT_r_WSTRB(m_axi_OUT_r_WSTRB),
        .m_axi_OUT_r_WUSER(NLW_inst_m_axi_OUT_r_WUSER_UNCONNECTED[0]),
        .m_axi_OUT_r_WVALID(m_axi_OUT_r_WVALID),
        .s_axi_CTRL_ARADDR(s_axi_CTRL_ARADDR),
        .s_axi_CTRL_ARREADY(s_axi_CTRL_ARREADY),
        .s_axi_CTRL_ARVALID(s_axi_CTRL_ARVALID),
        .s_axi_CTRL_AWADDR(s_axi_CTRL_AWADDR),
        .s_axi_CTRL_AWREADY(s_axi_CTRL_AWREADY),
        .s_axi_CTRL_AWVALID(s_axi_CTRL_AWVALID),
        .s_axi_CTRL_BREADY(s_axi_CTRL_BREADY),
        .s_axi_CTRL_BRESP(s_axi_CTRL_BRESP),
        .s_axi_CTRL_BVALID(s_axi_CTRL_BVALID),
        .s_axi_CTRL_RDATA(s_axi_CTRL_RDATA),
        .s_axi_CTRL_RREADY(s_axi_CTRL_RREADY),
        .s_axi_CTRL_RRESP(s_axi_CTRL_RRESP),
        .s_axi_CTRL_RVALID(s_axi_CTRL_RVALID),
        .s_axi_CTRL_WDATA(s_axi_CTRL_WDATA),
        .s_axi_CTRL_WREADY(s_axi_CTRL_WREADY),
        .s_axi_CTRL_WSTRB(s_axi_CTRL_WSTRB),
        .s_axi_CTRL_WVALID(s_axi_CTRL_WVALID),
        .s_axi_TEST_ARADDR(s_axi_TEST_ARADDR),
        .s_axi_TEST_ARREADY(s_axi_TEST_ARREADY),
        .s_axi_TEST_ARVALID(s_axi_TEST_ARVALID),
        .s_axi_TEST_AWADDR(s_axi_TEST_AWADDR),
        .s_axi_TEST_AWREADY(s_axi_TEST_AWREADY),
        .s_axi_TEST_AWVALID(s_axi_TEST_AWVALID),
        .s_axi_TEST_BREADY(s_axi_TEST_BREADY),
        .s_axi_TEST_BRESP(s_axi_TEST_BRESP),
        .s_axi_TEST_BVALID(s_axi_TEST_BVALID),
        .s_axi_TEST_RDATA(s_axi_TEST_RDATA),
        .s_axi_TEST_RREADY(s_axi_TEST_RREADY),
        .s_axi_TEST_RRESP(s_axi_TEST_RRESP),
        .s_axi_TEST_RVALID(s_axi_TEST_RVALID),
        .s_axi_TEST_WDATA(s_axi_TEST_WDATA),
        .s_axi_TEST_WREADY(s_axi_TEST_WREADY),
        .s_axi_TEST_WSTRB(s_axi_TEST_WSTRB),
        .s_axi_TEST_WVALID(s_axi_TEST_WVALID));
endmodule

(* C_M_AXI_DATA_WIDTH = "32" *) (* C_M_AXI_OUT_R_ADDR_WIDTH = "32" *) (* C_M_AXI_OUT_R_ARUSER_WIDTH = "1" *) 
(* C_M_AXI_OUT_R_AWUSER_WIDTH = "1" *) (* C_M_AXI_OUT_R_BUSER_WIDTH = "1" *) (* C_M_AXI_OUT_R_CACHE_VALUE = "3" *) 
(* C_M_AXI_OUT_R_DATA_WIDTH = "32" *) (* C_M_AXI_OUT_R_ID_WIDTH = "1" *) (* C_M_AXI_OUT_R_PROT_VALUE = "0" *) 
(* C_M_AXI_OUT_R_RUSER_WIDTH = "1" *) (* C_M_AXI_OUT_R_TARGET_ADDR = "1073872912" *) (* C_M_AXI_OUT_R_USER_VALUE = "0" *) 
(* C_M_AXI_OUT_R_WSTRB_WIDTH = "4" *) (* C_M_AXI_OUT_R_WUSER_WIDTH = "1" *) (* C_M_AXI_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_CTRL_ADDR_WIDTH = "6" *) (* C_S_AXI_CTRL_DATA_WIDTH = "32" *) (* C_S_AXI_CTRL_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_TEST_ADDR_WIDTH = "15" *) (* C_S_AXI_TEST_DATA_WIDTH = "32" *) 
(* C_S_AXI_TEST_WSTRB_WIDTH = "4" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) (* ORIG_REF_NAME = "rcReceiver" *) 
(* ap_ST_iter0_fsm_state1 = "26'b00000000000000000000000001" *) (* ap_ST_iter0_fsm_state10 = "26'b00000000000000001000000000" *) (* ap_ST_iter0_fsm_state11 = "26'b00000000000000010000000000" *) 
(* ap_ST_iter0_fsm_state12 = "26'b00000000000000100000000000" *) (* ap_ST_iter0_fsm_state13 = "26'b00000000000001000000000000" *) (* ap_ST_iter0_fsm_state14 = "26'b00000000000010000000000000" *) 
(* ap_ST_iter0_fsm_state15 = "26'b00000000000100000000000000" *) (* ap_ST_iter0_fsm_state16 = "26'b00000000001000000000000000" *) (* ap_ST_iter0_fsm_state17 = "26'b00000000010000000000000000" *) 
(* ap_ST_iter0_fsm_state18 = "26'b00000000100000000000000000" *) (* ap_ST_iter0_fsm_state19 = "26'b00000001000000000000000000" *) (* ap_ST_iter0_fsm_state2 = "26'b00000000000000000000000010" *) 
(* ap_ST_iter0_fsm_state20 = "26'b00000010000000000000000000" *) (* ap_ST_iter0_fsm_state21 = "26'b00000100000000000000000000" *) (* ap_ST_iter0_fsm_state22 = "26'b00001000000000000000000000" *) 
(* ap_ST_iter0_fsm_state23 = "26'b00010000000000000000000000" *) (* ap_ST_iter0_fsm_state24 = "26'b00100000000000000000000000" *) (* ap_ST_iter0_fsm_state25 = "26'b01000000000000000000000000" *) 
(* ap_ST_iter0_fsm_state26 = "26'b10000000000000000000000000" *) (* ap_ST_iter0_fsm_state3 = "26'b00000000000000000000000100" *) (* ap_ST_iter0_fsm_state4 = "26'b00000000000000000000001000" *) 
(* ap_ST_iter0_fsm_state5 = "26'b00000000000000000000010000" *) (* ap_ST_iter0_fsm_state6 = "26'b00000000000000000000100000" *) (* ap_ST_iter0_fsm_state7 = "26'b00000000000000000001000000" *) 
(* ap_ST_iter0_fsm_state8 = "26'b00000000000000000010000000" *) (* ap_ST_iter0_fsm_state9 = "26'b00000000000000000100000000" *) (* ap_ST_iter1_fsm_state0 = "15'b000000000000001" *) 
(* ap_ST_iter1_fsm_state27 = "15'b000000000000010" *) (* ap_ST_iter1_fsm_state28 = "15'b000000000000100" *) (* ap_ST_iter1_fsm_state29 = "15'b000000000001000" *) 
(* ap_ST_iter1_fsm_state30 = "15'b000000000010000" *) (* ap_ST_iter1_fsm_state31 = "15'b000000000100000" *) (* ap_ST_iter1_fsm_state32 = "15'b000000001000000" *) 
(* ap_ST_iter1_fsm_state33 = "15'b000000010000000" *) (* ap_ST_iter1_fsm_state34 = "15'b000000100000000" *) (* ap_ST_iter1_fsm_state35 = "15'b000001000000000" *) 
(* ap_ST_iter1_fsm_state36 = "15'b000010000000000" *) (* ap_ST_iter1_fsm_state37 = "15'b000100000000000" *) (* ap_ST_iter1_fsm_state38 = "15'b001000000000000" *) 
(* ap_ST_iter1_fsm_state39 = "15'b010000000000000" *) (* ap_ST_iter1_fsm_state40 = "15'b100000000000000" *) (* hls_module = "yes" *) 
module design_1_rcReceiver_0_0_rcReceiver
   (ap_clk,
    ap_rst_n,
    m_axi_OUT_r_AWVALID,
    m_axi_OUT_r_AWREADY,
    m_axi_OUT_r_AWADDR,
    m_axi_OUT_r_AWID,
    m_axi_OUT_r_AWLEN,
    m_axi_OUT_r_AWSIZE,
    m_axi_OUT_r_AWBURST,
    m_axi_OUT_r_AWLOCK,
    m_axi_OUT_r_AWCACHE,
    m_axi_OUT_r_AWPROT,
    m_axi_OUT_r_AWQOS,
    m_axi_OUT_r_AWREGION,
    m_axi_OUT_r_AWUSER,
    m_axi_OUT_r_WVALID,
    m_axi_OUT_r_WREADY,
    m_axi_OUT_r_WDATA,
    m_axi_OUT_r_WSTRB,
    m_axi_OUT_r_WLAST,
    m_axi_OUT_r_WID,
    m_axi_OUT_r_WUSER,
    m_axi_OUT_r_ARVALID,
    m_axi_OUT_r_ARREADY,
    m_axi_OUT_r_ARADDR,
    m_axi_OUT_r_ARID,
    m_axi_OUT_r_ARLEN,
    m_axi_OUT_r_ARSIZE,
    m_axi_OUT_r_ARBURST,
    m_axi_OUT_r_ARLOCK,
    m_axi_OUT_r_ARCACHE,
    m_axi_OUT_r_ARPROT,
    m_axi_OUT_r_ARQOS,
    m_axi_OUT_r_ARREGION,
    m_axi_OUT_r_ARUSER,
    m_axi_OUT_r_RVALID,
    m_axi_OUT_r_RREADY,
    m_axi_OUT_r_RDATA,
    m_axi_OUT_r_RLAST,
    m_axi_OUT_r_RID,
    m_axi_OUT_r_RUSER,
    m_axi_OUT_r_RRESP,
    m_axi_OUT_r_BVALID,
    m_axi_OUT_r_BREADY,
    m_axi_OUT_r_BRESP,
    m_axi_OUT_r_BID,
    m_axi_OUT_r_BUSER,
    s_axi_CTRL_AWVALID,
    s_axi_CTRL_AWREADY,
    s_axi_CTRL_AWADDR,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_WREADY,
    s_axi_CTRL_WDATA,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_ARREADY,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_RVALID,
    s_axi_CTRL_RREADY,
    s_axi_CTRL_RDATA,
    s_axi_CTRL_RRESP,
    s_axi_CTRL_BVALID,
    s_axi_CTRL_BREADY,
    s_axi_CTRL_BRESP,
    interrupt,
    s_axi_TEST_AWVALID,
    s_axi_TEST_AWREADY,
    s_axi_TEST_AWADDR,
    s_axi_TEST_WVALID,
    s_axi_TEST_WREADY,
    s_axi_TEST_WDATA,
    s_axi_TEST_WSTRB,
    s_axi_TEST_ARVALID,
    s_axi_TEST_ARREADY,
    s_axi_TEST_ARADDR,
    s_axi_TEST_RVALID,
    s_axi_TEST_RREADY,
    s_axi_TEST_RDATA,
    s_axi_TEST_RRESP,
    s_axi_TEST_BVALID,
    s_axi_TEST_BREADY,
    s_axi_TEST_BRESP);
  input ap_clk;
  input ap_rst_n;
  output m_axi_OUT_r_AWVALID;
  input m_axi_OUT_r_AWREADY;
  output [31:0]m_axi_OUT_r_AWADDR;
  output [0:0]m_axi_OUT_r_AWID;
  output [7:0]m_axi_OUT_r_AWLEN;
  output [2:0]m_axi_OUT_r_AWSIZE;
  output [1:0]m_axi_OUT_r_AWBURST;
  output [1:0]m_axi_OUT_r_AWLOCK;
  output [3:0]m_axi_OUT_r_AWCACHE;
  output [2:0]m_axi_OUT_r_AWPROT;
  output [3:0]m_axi_OUT_r_AWQOS;
  output [3:0]m_axi_OUT_r_AWREGION;
  output [0:0]m_axi_OUT_r_AWUSER;
  output m_axi_OUT_r_WVALID;
  input m_axi_OUT_r_WREADY;
  output [31:0]m_axi_OUT_r_WDATA;
  output [3:0]m_axi_OUT_r_WSTRB;
  output m_axi_OUT_r_WLAST;
  output [0:0]m_axi_OUT_r_WID;
  output [0:0]m_axi_OUT_r_WUSER;
  output m_axi_OUT_r_ARVALID;
  input m_axi_OUT_r_ARREADY;
  output [31:0]m_axi_OUT_r_ARADDR;
  output [0:0]m_axi_OUT_r_ARID;
  output [7:0]m_axi_OUT_r_ARLEN;
  output [2:0]m_axi_OUT_r_ARSIZE;
  output [1:0]m_axi_OUT_r_ARBURST;
  output [1:0]m_axi_OUT_r_ARLOCK;
  output [3:0]m_axi_OUT_r_ARCACHE;
  output [2:0]m_axi_OUT_r_ARPROT;
  output [3:0]m_axi_OUT_r_ARQOS;
  output [3:0]m_axi_OUT_r_ARREGION;
  output [0:0]m_axi_OUT_r_ARUSER;
  input m_axi_OUT_r_RVALID;
  output m_axi_OUT_r_RREADY;
  input [31:0]m_axi_OUT_r_RDATA;
  input m_axi_OUT_r_RLAST;
  input [0:0]m_axi_OUT_r_RID;
  input [0:0]m_axi_OUT_r_RUSER;
  input [1:0]m_axi_OUT_r_RRESP;
  input m_axi_OUT_r_BVALID;
  output m_axi_OUT_r_BREADY;
  input [1:0]m_axi_OUT_r_BRESP;
  input [0:0]m_axi_OUT_r_BID;
  input [0:0]m_axi_OUT_r_BUSER;
  input s_axi_CTRL_AWVALID;
  output s_axi_CTRL_AWREADY;
  input [5:0]s_axi_CTRL_AWADDR;
  input s_axi_CTRL_WVALID;
  output s_axi_CTRL_WREADY;
  input [31:0]s_axi_CTRL_WDATA;
  input [3:0]s_axi_CTRL_WSTRB;
  input s_axi_CTRL_ARVALID;
  output s_axi_CTRL_ARREADY;
  input [5:0]s_axi_CTRL_ARADDR;
  output s_axi_CTRL_RVALID;
  input s_axi_CTRL_RREADY;
  output [31:0]s_axi_CTRL_RDATA;
  output [1:0]s_axi_CTRL_RRESP;
  output s_axi_CTRL_BVALID;
  input s_axi_CTRL_BREADY;
  output [1:0]s_axi_CTRL_BRESP;
  output interrupt;
  input s_axi_TEST_AWVALID;
  output s_axi_TEST_AWREADY;
  input [14:0]s_axi_TEST_AWADDR;
  input s_axi_TEST_WVALID;
  output s_axi_TEST_WREADY;
  input [31:0]s_axi_TEST_WDATA;
  input [3:0]s_axi_TEST_WSTRB;
  input s_axi_TEST_ARVALID;
  output s_axi_TEST_ARREADY;
  input [14:0]s_axi_TEST_ARADDR;
  output s_axi_TEST_RVALID;
  input s_axi_TEST_RREADY;
  output [31:0]s_axi_TEST_RDATA;
  output [1:0]s_axi_TEST_RRESP;
  output s_axi_TEST_BVALID;
  input s_axi_TEST_BREADY;
  output [1:0]s_axi_TEST_BRESP;

  wire \<const0> ;
  wire \<const1> ;
  wire [1:0]B;
  wire OUT_r_BVALID;
  wire SBUS_data_ce0;
  wire SBUS_data_ce01;
  wire SBUS_data_ce01227_in;
  wire SBUS_data_ce018;
  wire SBUS_data_ce024;
  wire \SBUS_data_load_7_reg_2755_reg[0]_i_4_n_0 ;
  wire \SBUS_data_load_7_reg_2755_reg[0]_i_5_n_0 ;
  wire \SBUS_data_load_7_reg_2755_reg[0]_i_6_n_0 ;
  wire \SBUS_data_load_7_reg_2755_reg[0]_i_7_n_0 ;
  wire \SBUS_data_load_7_reg_2755_reg[1]_i_4_n_0 ;
  wire \SBUS_data_load_7_reg_2755_reg[1]_i_5_n_0 ;
  wire \SBUS_data_load_7_reg_2755_reg[1]_i_6_n_0 ;
  wire \SBUS_data_load_7_reg_2755_reg[1]_i_7_n_0 ;
  wire \SBUS_data_load_7_reg_2755_reg[2]_i_4_n_0 ;
  wire \SBUS_data_load_7_reg_2755_reg[2]_i_5_n_0 ;
  wire \SBUS_data_load_7_reg_2755_reg[2]_i_6_n_0 ;
  wire \SBUS_data_load_7_reg_2755_reg[2]_i_7_n_0 ;
  wire \SBUS_data_load_7_reg_2755_reg[3]_i_4_n_0 ;
  wire \SBUS_data_load_7_reg_2755_reg[3]_i_5_n_0 ;
  wire \SBUS_data_load_7_reg_2755_reg[3]_i_6_n_0 ;
  wire \SBUS_data_load_7_reg_2755_reg[3]_i_7_n_0 ;
  wire \SBUS_data_load_7_reg_2755_reg[4]_i_4_n_0 ;
  wire \SBUS_data_load_7_reg_2755_reg[4]_i_5_n_0 ;
  wire \SBUS_data_load_7_reg_2755_reg[4]_i_6_n_0 ;
  wire \SBUS_data_load_7_reg_2755_reg[4]_i_7_n_0 ;
  wire \SBUS_data_load_7_reg_2755_reg[5]_i_4_n_0 ;
  wire \SBUS_data_load_7_reg_2755_reg[5]_i_5_n_0 ;
  wire \SBUS_data_load_7_reg_2755_reg[5]_i_6_n_0 ;
  wire \SBUS_data_load_7_reg_2755_reg[5]_i_7_n_0 ;
  wire \SBUS_data_load_7_reg_2755_reg[6]_i_4_n_0 ;
  wire \SBUS_data_load_7_reg_2755_reg[6]_i_5_n_0 ;
  wire \SBUS_data_load_7_reg_2755_reg[6]_i_6_n_0 ;
  wire \SBUS_data_load_7_reg_2755_reg[6]_i_7_n_0 ;
  wire \SBUS_data_load_7_reg_2755_reg[7]_i_5_n_0 ;
  wire \SBUS_data_load_7_reg_2755_reg[7]_i_6_n_0 ;
  wire \SBUS_data_load_7_reg_2755_reg[7]_i_7_n_0 ;
  wire \SBUS_data_load_7_reg_2755_reg[7]_i_8_n_0 ;
  wire \SBUS_data_load_7_reg_2755_reg[7]_i_9_n_0 ;
  wire \ap_CS_iter0_fsm_reg_n_0_[0] ;
  wire ap_CS_iter0_fsm_state10;
  wire ap_CS_iter0_fsm_state11;
  wire ap_CS_iter0_fsm_state12;
  wire ap_CS_iter0_fsm_state13;
  wire ap_CS_iter0_fsm_state14;
  wire ap_CS_iter0_fsm_state15;
  wire ap_CS_iter0_fsm_state16;
  wire ap_CS_iter0_fsm_state17;
  wire ap_CS_iter0_fsm_state18;
  wire ap_CS_iter0_fsm_state19;
  wire ap_CS_iter0_fsm_state2;
  wire ap_CS_iter0_fsm_state20;
  wire ap_CS_iter0_fsm_state21;
  wire ap_CS_iter0_fsm_state22;
  wire ap_CS_iter0_fsm_state23;
  wire ap_CS_iter0_fsm_state24;
  wire ap_CS_iter0_fsm_state25;
  wire ap_CS_iter0_fsm_state26;
  wire ap_CS_iter0_fsm_state3;
  wire ap_CS_iter0_fsm_state4;
  wire ap_CS_iter0_fsm_state5;
  wire ap_CS_iter0_fsm_state6;
  wire ap_CS_iter0_fsm_state7;
  wire ap_CS_iter0_fsm_state8;
  wire ap_CS_iter0_fsm_state9;
  wire \ap_CS_iter1_fsm_reg_n_0_[0] ;
  wire ap_CS_iter1_fsm_state27;
  wire ap_CS_iter1_fsm_state28;
  wire ap_CS_iter1_fsm_state29;
  wire ap_CS_iter1_fsm_state30;
  wire ap_CS_iter1_fsm_state31;
  wire ap_CS_iter1_fsm_state32;
  wire ap_CS_iter1_fsm_state33;
  wire ap_CS_iter1_fsm_state34;
  wire ap_CS_iter1_fsm_state35;
  wire ap_CS_iter1_fsm_state36;
  wire ap_CS_iter1_fsm_state37;
  wire ap_CS_iter1_fsm_state38;
  wire ap_CS_iter1_fsm_state39;
  wire ap_CS_iter1_fsm_state40;
  wire [25:0]ap_NS_iter0_fsm;
  wire [10:0]ap_NS_iter1_fsm;
  wire ap_ce_reg;
  wire ap_clk;
  wire ap_condition_773;
  wire [10:0]ap_phi_mux_p_Val2_4_phi_fu_890_p4;
  wire [7:0]ap_phi_mux_p_Val2_5_phi_fu_900_p4;
  wire [7:0]ap_phi_mux_p_Val2_6_phi_fu_910_p4;
  wire [10:0]ap_phi_mux_p_Val2_s_phi_fu_880_p4;
  wire [10:0]ap_phi_reg_pp0_iter0_p_Val2_11_reg_927;
  wire [10:0]ap_phi_reg_pp0_iter0_p_Val2_7_reg_917;
  wire ap_reg_ioackin_OUT_r_AWREADY_reg_n_0;
  wire ap_reg_ioackin_OUT_r_WREADY_reg_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire [10:0]channels_0;
  wire channels_00;
  wire [10:0]channels_1;
  wire [10:0]channels_10;
  wire [10:0]channels_11;
  wire [10:0]channels_12;
  wire [10:0]channels_13;
  wire [10:0]channels_14;
  wire [10:0]channels_15;
  wire channels_16;
  wire channels_17;
  wire [10:0]channels_2;
  wire [10:0]channels_3;
  wire [10:0]channels_4;
  wire [10:0]channels_5;
  wire [10:0]channels_6;
  wire [10:0]channels_7;
  wire [10:0]channels_8;
  wire [10:0]channels_9;
  wire grp_scaleRange_fu_937_ap_ce;
  wire [12:0]grp_scaleRange_fu_937_ap_return;
  wire grp_scaleRange_fu_937_n_0;
  wire grp_scaleRange_fu_937_n_1;
  wire grp_scaleRange_fu_937_n_10;
  wire grp_scaleRange_fu_937_n_11;
  wire grp_scaleRange_fu_937_n_12;
  wire grp_scaleRange_fu_937_n_13;
  wire grp_scaleRange_fu_937_n_14;
  wire grp_scaleRange_fu_937_n_15;
  wire grp_scaleRange_fu_937_n_16;
  wire grp_scaleRange_fu_937_n_17;
  wire grp_scaleRange_fu_937_n_18;
  wire grp_scaleRange_fu_937_n_19;
  wire grp_scaleRange_fu_937_n_2;
  wire grp_scaleRange_fu_937_n_20;
  wire grp_scaleRange_fu_937_n_21;
  wire grp_scaleRange_fu_937_n_22;
  wire grp_scaleRange_fu_937_n_23;
  wire grp_scaleRange_fu_937_n_24;
  wire grp_scaleRange_fu_937_n_25;
  wire grp_scaleRange_fu_937_n_26;
  wire grp_scaleRange_fu_937_n_27;
  wire grp_scaleRange_fu_937_n_28;
  wire grp_scaleRange_fu_937_n_29;
  wire grp_scaleRange_fu_937_n_3;
  wire grp_scaleRange_fu_937_n_30;
  wire grp_scaleRange_fu_937_n_31;
  wire grp_scaleRange_fu_937_n_32;
  wire grp_scaleRange_fu_937_n_33;
  wire grp_scaleRange_fu_937_n_34;
  wire grp_scaleRange_fu_937_n_35;
  wire grp_scaleRange_fu_937_n_36;
  wire grp_scaleRange_fu_937_n_37;
  wire grp_scaleRange_fu_937_n_38;
  wire grp_scaleRange_fu_937_n_39;
  wire grp_scaleRange_fu_937_n_4;
  wire grp_scaleRange_fu_937_n_40;
  wire grp_scaleRange_fu_937_n_41;
  wire grp_scaleRange_fu_937_n_42;
  wire grp_scaleRange_fu_937_n_43;
  wire grp_scaleRange_fu_937_n_44;
  wire grp_scaleRange_fu_937_n_45;
  wire grp_scaleRange_fu_937_n_46;
  wire grp_scaleRange_fu_937_n_47;
  wire grp_scaleRange_fu_937_n_48;
  wire grp_scaleRange_fu_937_n_49;
  wire grp_scaleRange_fu_937_n_5;
  wire grp_scaleRange_fu_937_n_50;
  wire grp_scaleRange_fu_937_n_51;
  wire grp_scaleRange_fu_937_n_52;
  wire grp_scaleRange_fu_937_n_53;
  wire grp_scaleRange_fu_937_n_54;
  wire grp_scaleRange_fu_937_n_55;
  wire grp_scaleRange_fu_937_n_56;
  wire grp_scaleRange_fu_937_n_57;
  wire grp_scaleRange_fu_937_n_58;
  wire grp_scaleRange_fu_937_n_59;
  wire grp_scaleRange_fu_937_n_6;
  wire grp_scaleRange_fu_937_n_60;
  wire grp_scaleRange_fu_937_n_61;
  wire grp_scaleRange_fu_937_n_62;
  wire grp_scaleRange_fu_937_n_63;
  wire grp_scaleRange_fu_937_n_64;
  wire grp_scaleRange_fu_937_n_65;
  wire grp_scaleRange_fu_937_n_66;
  wire grp_scaleRange_fu_937_n_67;
  wire grp_scaleRange_fu_937_n_68;
  wire grp_scaleRange_fu_937_n_69;
  wire grp_scaleRange_fu_937_n_7;
  wire grp_scaleRange_fu_937_n_70;
  wire grp_scaleRange_fu_937_n_71;
  wire grp_scaleRange_fu_937_n_72;
  wire grp_scaleRange_fu_937_n_73;
  wire grp_scaleRange_fu_937_n_74;
  wire grp_scaleRange_fu_937_n_75;
  wire grp_scaleRange_fu_937_n_8;
  wire grp_scaleRange_fu_937_n_9;
  wire [10:0]grp_scaleRange_fu_937_x;
  wire grp_scaleRange_fu_942_ap_ce;
  wire [12:0]grp_scaleRange_fu_942_ap_return;
  wire grp_scaleRange_fu_942_n_0;
  wire grp_scaleRange_fu_942_n_1;
  wire grp_scaleRange_fu_942_n_2;
  wire grp_scaleRange_fu_942_n_3;
  wire grp_scaleRange_fu_942_n_4;
  wire grp_scaleRange_fu_942_n_5;
  wire [10:0]grp_scaleRange_fu_942_x;
  wire grp_scaleRange_fu_947_ap_ce;
  wire [12:0]grp_scaleRange_fu_947_ap_return;
  wire [10:3]grp_scaleRange_fu_947_x;
  wire [12:0]grp_scaleRange_fu_952_ap_return;
  wire [10:3]grp_scaleRange_fu_952_x;
  wire grp_scaleRange_fu_957_ap_ce;
  wire [12:0]grp_scaleRange_fu_957_ap_return;
  wire \icmp_reg_3007_reg_n_0_[0] ;
  wire interrupt;
  wire [31:2]\^m_axi_OUT_r_AWADDR ;
  wire [3:0]\^m_axi_OUT_r_AWLEN ;
  wire m_axi_OUT_r_AWREADY;
  wire m_axi_OUT_r_AWVALID;
  wire m_axi_OUT_r_BREADY;
  wire m_axi_OUT_r_BVALID;
  wire m_axi_OUT_r_RREADY;
  wire m_axi_OUT_r_RVALID;
  wire [31:0]m_axi_OUT_r_WDATA;
  wire m_axi_OUT_r_WLAST;
  wire m_axi_OUT_r_WREADY;
  wire [3:0]m_axi_OUT_r_WSTRB;
  wire m_axi_OUT_r_WVALID;
  wire [12:11]op_V_assign_0_5_reg_2960;
  wire [12:0]op_V_assign_0_7_reg_3043;
  wire or_cond_fu_1032_p2;
  wire or_cond_reg_2812;
  wire [5:0]p_0_in;
  wire [12:0]p_Val2_10_reg_2922;
  wire [10:0]p_Val2_11_reg_927;
  wire [12:0]p_Val2_1_reg_2928;
  wire [10:0]p_Val2_4_reg_887;
  wire [10:0]p_Val2_5_reg_897;
  wire [10:0]p_Val2_6_reg_907;
  wire [10:0]p_Val2_7_reg_917;
  wire [12:0]p_Val2_9_reg_2916;
  wire [10:0]p_Val2_s_reg_877;
  wire rcReceiver_CTRL_s_axi_U_n_0;
  wire rcReceiver_CTRL_s_axi_U_n_1;
  wire rcReceiver_CTRL_s_axi_U_n_10;
  wire rcReceiver_CTRL_s_axi_U_n_11;
  wire rcReceiver_CTRL_s_axi_U_n_118;
  wire rcReceiver_CTRL_s_axi_U_n_12;
  wire rcReceiver_CTRL_s_axi_U_n_13;
  wire rcReceiver_CTRL_s_axi_U_n_133;
  wire rcReceiver_CTRL_s_axi_U_n_14;
  wire rcReceiver_CTRL_s_axi_U_n_142;
  wire rcReceiver_CTRL_s_axi_U_n_143;
  wire rcReceiver_CTRL_s_axi_U_n_144;
  wire rcReceiver_CTRL_s_axi_U_n_145;
  wire rcReceiver_CTRL_s_axi_U_n_146;
  wire rcReceiver_CTRL_s_axi_U_n_147;
  wire rcReceiver_CTRL_s_axi_U_n_148;
  wire rcReceiver_CTRL_s_axi_U_n_149;
  wire rcReceiver_CTRL_s_axi_U_n_15;
  wire rcReceiver_CTRL_s_axi_U_n_150;
  wire rcReceiver_CTRL_s_axi_U_n_151;
  wire rcReceiver_CTRL_s_axi_U_n_152;
  wire rcReceiver_CTRL_s_axi_U_n_153;
  wire rcReceiver_CTRL_s_axi_U_n_154;
  wire rcReceiver_CTRL_s_axi_U_n_155;
  wire rcReceiver_CTRL_s_axi_U_n_156;
  wire rcReceiver_CTRL_s_axi_U_n_157;
  wire rcReceiver_CTRL_s_axi_U_n_158;
  wire rcReceiver_CTRL_s_axi_U_n_159;
  wire rcReceiver_CTRL_s_axi_U_n_16;
  wire rcReceiver_CTRL_s_axi_U_n_160;
  wire rcReceiver_CTRL_s_axi_U_n_161;
  wire rcReceiver_CTRL_s_axi_U_n_162;
  wire rcReceiver_CTRL_s_axi_U_n_163;
  wire rcReceiver_CTRL_s_axi_U_n_165;
  wire rcReceiver_CTRL_s_axi_U_n_168;
  wire rcReceiver_CTRL_s_axi_U_n_169;
  wire rcReceiver_CTRL_s_axi_U_n_17;
  wire rcReceiver_CTRL_s_axi_U_n_170;
  wire rcReceiver_CTRL_s_axi_U_n_171;
  wire rcReceiver_CTRL_s_axi_U_n_172;
  wire rcReceiver_CTRL_s_axi_U_n_173;
  wire rcReceiver_CTRL_s_axi_U_n_176;
  wire rcReceiver_CTRL_s_axi_U_n_177;
  wire rcReceiver_CTRL_s_axi_U_n_178;
  wire rcReceiver_CTRL_s_axi_U_n_179;
  wire rcReceiver_CTRL_s_axi_U_n_18;
  wire rcReceiver_CTRL_s_axi_U_n_180;
  wire rcReceiver_CTRL_s_axi_U_n_181;
  wire rcReceiver_CTRL_s_axi_U_n_182;
  wire rcReceiver_CTRL_s_axi_U_n_183;
  wire rcReceiver_CTRL_s_axi_U_n_184;
  wire rcReceiver_CTRL_s_axi_U_n_19;
  wire rcReceiver_CTRL_s_axi_U_n_2;
  wire rcReceiver_CTRL_s_axi_U_n_20;
  wire rcReceiver_CTRL_s_axi_U_n_21;
  wire rcReceiver_CTRL_s_axi_U_n_22;
  wire rcReceiver_CTRL_s_axi_U_n_23;
  wire rcReceiver_CTRL_s_axi_U_n_24;
  wire rcReceiver_CTRL_s_axi_U_n_25;
  wire rcReceiver_CTRL_s_axi_U_n_26;
  wire rcReceiver_CTRL_s_axi_U_n_27;
  wire rcReceiver_CTRL_s_axi_U_n_28;
  wire rcReceiver_CTRL_s_axi_U_n_29;
  wire rcReceiver_CTRL_s_axi_U_n_3;
  wire rcReceiver_CTRL_s_axi_U_n_30;
  wire rcReceiver_CTRL_s_axi_U_n_31;
  wire rcReceiver_CTRL_s_axi_U_n_32;
  wire rcReceiver_CTRL_s_axi_U_n_33;
  wire rcReceiver_CTRL_s_axi_U_n_34;
  wire rcReceiver_CTRL_s_axi_U_n_35;
  wire rcReceiver_CTRL_s_axi_U_n_36;
  wire rcReceiver_CTRL_s_axi_U_n_37;
  wire rcReceiver_CTRL_s_axi_U_n_38;
  wire rcReceiver_CTRL_s_axi_U_n_39;
  wire rcReceiver_CTRL_s_axi_U_n_4;
  wire rcReceiver_CTRL_s_axi_U_n_40;
  wire rcReceiver_CTRL_s_axi_U_n_41;
  wire rcReceiver_CTRL_s_axi_U_n_42;
  wire rcReceiver_CTRL_s_axi_U_n_43;
  wire rcReceiver_CTRL_s_axi_U_n_44;
  wire rcReceiver_CTRL_s_axi_U_n_45;
  wire rcReceiver_CTRL_s_axi_U_n_46;
  wire rcReceiver_CTRL_s_axi_U_n_47;
  wire rcReceiver_CTRL_s_axi_U_n_48;
  wire rcReceiver_CTRL_s_axi_U_n_49;
  wire rcReceiver_CTRL_s_axi_U_n_5;
  wire rcReceiver_CTRL_s_axi_U_n_50;
  wire rcReceiver_CTRL_s_axi_U_n_51;
  wire rcReceiver_CTRL_s_axi_U_n_52;
  wire rcReceiver_CTRL_s_axi_U_n_53;
  wire rcReceiver_CTRL_s_axi_U_n_54;
  wire rcReceiver_CTRL_s_axi_U_n_55;
  wire rcReceiver_CTRL_s_axi_U_n_56;
  wire rcReceiver_CTRL_s_axi_U_n_57;
  wire rcReceiver_CTRL_s_axi_U_n_58;
  wire rcReceiver_CTRL_s_axi_U_n_59;
  wire rcReceiver_CTRL_s_axi_U_n_6;
  wire rcReceiver_CTRL_s_axi_U_n_60;
  wire rcReceiver_CTRL_s_axi_U_n_61;
  wire rcReceiver_CTRL_s_axi_U_n_62;
  wire rcReceiver_CTRL_s_axi_U_n_63;
  wire rcReceiver_CTRL_s_axi_U_n_66;
  wire rcReceiver_CTRL_s_axi_U_n_7;
  wire rcReceiver_CTRL_s_axi_U_n_8;
  wire rcReceiver_CTRL_s_axi_U_n_89;
  wire rcReceiver_CTRL_s_axi_U_n_9;
  wire rcReceiver_OUT_r_m_axi_U_n_0;
  wire rcReceiver_OUT_r_m_axi_U_n_10;
  wire rcReceiver_OUT_r_m_axi_U_n_109;
  wire rcReceiver_OUT_r_m_axi_U_n_110;
  wire rcReceiver_OUT_r_m_axi_U_n_111;
  wire rcReceiver_OUT_r_m_axi_U_n_112;
  wire rcReceiver_OUT_r_m_axi_U_n_113;
  wire rcReceiver_OUT_r_m_axi_U_n_114;
  wire rcReceiver_OUT_r_m_axi_U_n_115;
  wire rcReceiver_OUT_r_m_axi_U_n_116;
  wire rcReceiver_OUT_r_m_axi_U_n_117;
  wire rcReceiver_OUT_r_m_axi_U_n_2;
  wire rcReceiver_OUT_r_m_axi_U_n_25;
  wire rcReceiver_OUT_r_m_axi_U_n_3;
  wire rcReceiver_OUT_r_m_axi_U_n_4;
  wire rcReceiver_OUT_r_m_axi_U_n_44;
  wire rcReceiver_OUT_r_m_axi_U_n_46;
  wire rcReceiver_OUT_r_m_axi_U_n_47;
  wire rcReceiver_OUT_r_m_axi_U_n_48;
  wire rcReceiver_OUT_r_m_axi_U_n_51;
  wire rcReceiver_OUT_r_m_axi_U_n_55;
  wire rcReceiver_OUT_r_m_axi_U_n_59;
  wire rcReceiver_OUT_r_m_axi_U_n_6;
  wire rcReceiver_OUT_r_m_axi_U_n_60;
  wire rcReceiver_OUT_r_m_axi_U_n_61;
  wire rcReceiver_OUT_r_m_axi_U_n_62;
  wire rcReceiver_OUT_r_m_axi_U_n_63;
  wire rcReceiver_OUT_r_m_axi_U_n_64;
  wire rcReceiver_OUT_r_m_axi_U_n_65;
  wire rcReceiver_OUT_r_m_axi_U_n_66;
  wire rcReceiver_OUT_r_m_axi_U_n_67;
  wire rcReceiver_OUT_r_m_axi_U_n_68;
  wire rcReceiver_OUT_r_m_axi_U_n_69;
  wire rcReceiver_OUT_r_m_axi_U_n_70;
  wire rcReceiver_OUT_r_m_axi_U_n_71;
  wire rcReceiver_OUT_r_m_axi_U_n_72;
  wire rcReceiver_OUT_r_m_axi_U_n_73;
  wire rcReceiver_OUT_r_m_axi_U_n_8;
  wire rcReceiver_OUT_r_m_axi_U_n_9;
  wire rcReceiver_TEST_s_axi_U_n_0;
  wire rcReceiver_TEST_s_axi_U_n_1;
  wire rcReceiver_TEST_s_axi_U_n_10;
  wire rcReceiver_TEST_s_axi_U_n_11;
  wire rcReceiver_TEST_s_axi_U_n_12;
  wire rcReceiver_TEST_s_axi_U_n_13;
  wire rcReceiver_TEST_s_axi_U_n_14;
  wire rcReceiver_TEST_s_axi_U_n_15;
  wire rcReceiver_TEST_s_axi_U_n_16;
  wire rcReceiver_TEST_s_axi_U_n_17;
  wire rcReceiver_TEST_s_axi_U_n_18;
  wire rcReceiver_TEST_s_axi_U_n_19;
  wire rcReceiver_TEST_s_axi_U_n_2;
  wire rcReceiver_TEST_s_axi_U_n_20;
  wire rcReceiver_TEST_s_axi_U_n_21;
  wire rcReceiver_TEST_s_axi_U_n_22;
  wire rcReceiver_TEST_s_axi_U_n_23;
  wire rcReceiver_TEST_s_axi_U_n_24;
  wire rcReceiver_TEST_s_axi_U_n_25;
  wire rcReceiver_TEST_s_axi_U_n_26;
  wire rcReceiver_TEST_s_axi_U_n_27;
  wire rcReceiver_TEST_s_axi_U_n_28;
  wire rcReceiver_TEST_s_axi_U_n_29;
  wire rcReceiver_TEST_s_axi_U_n_3;
  wire rcReceiver_TEST_s_axi_U_n_30;
  wire rcReceiver_TEST_s_axi_U_n_31;
  wire rcReceiver_TEST_s_axi_U_n_32;
  wire rcReceiver_TEST_s_axi_U_n_33;
  wire rcReceiver_TEST_s_axi_U_n_34;
  wire rcReceiver_TEST_s_axi_U_n_39;
  wire rcReceiver_TEST_s_axi_U_n_4;
  wire rcReceiver_TEST_s_axi_U_n_40;
  wire rcReceiver_TEST_s_axi_U_n_5;
  wire rcReceiver_TEST_s_axi_U_n_6;
  wire rcReceiver_TEST_s_axi_U_n_7;
  wire rcReceiver_TEST_s_axi_U_n_8;
  wire rcReceiver_TEST_s_axi_U_n_9;
  wire \rdata_reg[0]_i_2_n_0 ;
  wire \rdata_reg[0]_i_3_n_0 ;
  wire \rdata_reg[10]_i_2__0_n_0 ;
  wire \rdata_reg[10]_i_2_n_0 ;
  wire \rdata_reg[11]_i_2__0_n_0 ;
  wire \rdata_reg[11]_i_2_n_0 ;
  wire \rdata_reg[12]_i_2__0_n_0 ;
  wire \rdata_reg[12]_i_2_n_0 ;
  wire \rdata_reg[13]_i_2__0_n_0 ;
  wire \rdata_reg[13]_i_2_n_0 ;
  wire \rdata_reg[14]_i_2__0_n_0 ;
  wire \rdata_reg[14]_i_2_n_0 ;
  wire \rdata_reg[15]_i_2__0_n_0 ;
  wire \rdata_reg[15]_i_2_n_0 ;
  wire \rdata_reg[16]_i_2__0_n_0 ;
  wire \rdata_reg[16]_i_2_n_0 ;
  wire \rdata_reg[17]_i_2__0_n_0 ;
  wire \rdata_reg[17]_i_2_n_0 ;
  wire \rdata_reg[18]_i_2__0_n_0 ;
  wire \rdata_reg[18]_i_2_n_0 ;
  wire \rdata_reg[19]_i_2__0_n_0 ;
  wire \rdata_reg[19]_i_2_n_0 ;
  wire \rdata_reg[1]_i_2_n_0 ;
  wire \rdata_reg[1]_i_4_n_0 ;
  wire \rdata_reg[20]_i_2__0_n_0 ;
  wire \rdata_reg[20]_i_2_n_0 ;
  wire \rdata_reg[21]_i_2__0_n_0 ;
  wire \rdata_reg[21]_i_2_n_0 ;
  wire \rdata_reg[22]_i_2__0_n_0 ;
  wire \rdata_reg[22]_i_2_n_0 ;
  wire \rdata_reg[23]_i_2__0_n_0 ;
  wire \rdata_reg[23]_i_2_n_0 ;
  wire \rdata_reg[24]_i_2__0_n_0 ;
  wire \rdata_reg[24]_i_2_n_0 ;
  wire \rdata_reg[25]_i_2__0_n_0 ;
  wire \rdata_reg[25]_i_2_n_0 ;
  wire \rdata_reg[26]_i_2__0_n_0 ;
  wire \rdata_reg[26]_i_2_n_0 ;
  wire \rdata_reg[27]_i_2__0_n_0 ;
  wire \rdata_reg[27]_i_2_n_0 ;
  wire \rdata_reg[28]_i_2__0_n_0 ;
  wire \rdata_reg[28]_i_2_n_0 ;
  wire \rdata_reg[29]_i_2__0_n_0 ;
  wire \rdata_reg[29]_i_2_n_0 ;
  wire \rdata_reg[2]_i_2__0_n_0 ;
  wire \rdata_reg[2]_i_2_n_0 ;
  wire \rdata_reg[30]_i_2__0_n_0 ;
  wire \rdata_reg[30]_i_2_n_0 ;
  wire \rdata_reg[31]_i_3_n_0 ;
  wire \rdata_reg[31]_i_4__0_n_0 ;
  wire \rdata_reg[31]_i_4_n_0 ;
  wire \rdata_reg[31]_i_5_n_0 ;
  wire \rdata_reg[3]_i_2__0_n_0 ;
  wire \rdata_reg[3]_i_2_n_0 ;
  wire \rdata_reg[4]_i_2__0_n_0 ;
  wire \rdata_reg[4]_i_2_n_0 ;
  wire \rdata_reg[5]_i_2__0_n_0 ;
  wire \rdata_reg[5]_i_2_n_0 ;
  wire \rdata_reg[6]_i_2__0_n_0 ;
  wire \rdata_reg[6]_i_2_n_0 ;
  wire \rdata_reg[7]_i_2_n_0 ;
  wire \rdata_reg[7]_i_4_n_0 ;
  wire \rdata_reg[8]_i_2__0_n_0 ;
  wire \rdata_reg[8]_i_2_n_0 ;
  wire \rdata_reg[9]_i_2__0_n_0 ;
  wire \rdata_reg[9]_i_2_n_0 ;
  wire reg_9720;
  wire [12:0]reg_980;
  wire reg_9800;
  wire [12:0]reg_984;
  wire reg_9840;
  wire [12:0]reg_988;
  wire reg_9880;
  wire [5:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARREADY;
  wire s_axi_CTRL_ARVALID;
  wire [5:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWREADY;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [31:0]s_axi_CTRL_RDATA;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire s_axi_CTRL_WREADY;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire [14:0]s_axi_TEST_ARADDR;
  wire s_axi_TEST_ARREADY;
  wire s_axi_TEST_ARVALID;
  wire [14:0]s_axi_TEST_AWADDR;
  wire s_axi_TEST_AWREADY;
  wire s_axi_TEST_AWVALID;
  wire s_axi_TEST_BREADY;
  wire s_axi_TEST_BVALID;
  wire [31:0]s_axi_TEST_RDATA;
  wire s_axi_TEST_RREADY;
  wire s_axi_TEST_RVALID;
  wire [31:0]s_axi_TEST_WDATA;
  wire s_axi_TEST_WREADY;
  wire [3:0]s_axi_TEST_WSTRB;
  wire s_axi_TEST_WVALID;
  wire [10:0]tmp_15_fu_1119_p3;
  wire [10:0]tmp_18_fu_1146_p3;
  wire tmp_1_i_reg_3012;
  wire [10:0]tmp_21_fu_1173_p3;
  wire [10:0]tmp_28_fu_1222_p3;
  wire [5:0]tmp_29_reg_2826;
  wire [10:0]tmp_2_fu_1040_p3;
  wire [2:0]tmp_33_fu_1472_p3;
  wire [4:0]tmp_34_reg_2911;
  wire [1:0]tmp_37_reg_2949;
  wire [6:0]tmp_44_reg_3032;
  wire [3:0]tmp_47_reg_3063;
  wire tmp_53_reg_3094;
  wire [5:0]tmp_57_reg_3151;
  wire [10:0]tmp_7_fu_1067_p3;
  wire [1:0]tmp_87_reg_3214;
  wire [1:0]tmp_87_reg_3214_pp0_iter0_reg;
  wire tmp_92_cast_cast_cas_fu_2383_p3;
  wire tmp_94_reg_2970;
  wire tmp_94_reg_2970_pp0_iter0_reg;
  wire tmp_95_cast_cast_cas_fu_2405_p3;
  wire \tmp_reg_2792_reg_n_0_[0] ;
  wire [10:6]x_int_reg;

  assign m_axi_OUT_r_ARADDR[31] = \<const0> ;
  assign m_axi_OUT_r_ARADDR[30] = \<const0> ;
  assign m_axi_OUT_r_ARADDR[29] = \<const0> ;
  assign m_axi_OUT_r_ARADDR[28] = \<const0> ;
  assign m_axi_OUT_r_ARADDR[27] = \<const0> ;
  assign m_axi_OUT_r_ARADDR[26] = \<const0> ;
  assign m_axi_OUT_r_ARADDR[25] = \<const0> ;
  assign m_axi_OUT_r_ARADDR[24] = \<const0> ;
  assign m_axi_OUT_r_ARADDR[23] = \<const0> ;
  assign m_axi_OUT_r_ARADDR[22] = \<const0> ;
  assign m_axi_OUT_r_ARADDR[21] = \<const0> ;
  assign m_axi_OUT_r_ARADDR[20] = \<const0> ;
  assign m_axi_OUT_r_ARADDR[19] = \<const0> ;
  assign m_axi_OUT_r_ARADDR[18] = \<const0> ;
  assign m_axi_OUT_r_ARADDR[17] = \<const0> ;
  assign m_axi_OUT_r_ARADDR[16] = \<const0> ;
  assign m_axi_OUT_r_ARADDR[15] = \<const0> ;
  assign m_axi_OUT_r_ARADDR[14] = \<const0> ;
  assign m_axi_OUT_r_ARADDR[13] = \<const0> ;
  assign m_axi_OUT_r_ARADDR[12] = \<const0> ;
  assign m_axi_OUT_r_ARADDR[11] = \<const0> ;
  assign m_axi_OUT_r_ARADDR[10] = \<const0> ;
  assign m_axi_OUT_r_ARADDR[9] = \<const0> ;
  assign m_axi_OUT_r_ARADDR[8] = \<const0> ;
  assign m_axi_OUT_r_ARADDR[7] = \<const0> ;
  assign m_axi_OUT_r_ARADDR[6] = \<const0> ;
  assign m_axi_OUT_r_ARADDR[5] = \<const0> ;
  assign m_axi_OUT_r_ARADDR[4] = \<const0> ;
  assign m_axi_OUT_r_ARADDR[3] = \<const0> ;
  assign m_axi_OUT_r_ARADDR[2] = \<const0> ;
  assign m_axi_OUT_r_ARADDR[1] = \<const0> ;
  assign m_axi_OUT_r_ARADDR[0] = \<const0> ;
  assign m_axi_OUT_r_ARBURST[1] = \<const0> ;
  assign m_axi_OUT_r_ARBURST[0] = \<const1> ;
  assign m_axi_OUT_r_ARCACHE[3] = \<const0> ;
  assign m_axi_OUT_r_ARCACHE[2] = \<const0> ;
  assign m_axi_OUT_r_ARCACHE[1] = \<const1> ;
  assign m_axi_OUT_r_ARCACHE[0] = \<const1> ;
  assign m_axi_OUT_r_ARID[0] = \<const0> ;
  assign m_axi_OUT_r_ARLEN[7] = \<const0> ;
  assign m_axi_OUT_r_ARLEN[6] = \<const0> ;
  assign m_axi_OUT_r_ARLEN[5] = \<const0> ;
  assign m_axi_OUT_r_ARLEN[4] = \<const0> ;
  assign m_axi_OUT_r_ARLEN[3] = \<const0> ;
  assign m_axi_OUT_r_ARLEN[2] = \<const0> ;
  assign m_axi_OUT_r_ARLEN[1] = \<const0> ;
  assign m_axi_OUT_r_ARLEN[0] = \<const0> ;
  assign m_axi_OUT_r_ARLOCK[1] = \<const0> ;
  assign m_axi_OUT_r_ARLOCK[0] = \<const0> ;
  assign m_axi_OUT_r_ARPROT[2] = \<const0> ;
  assign m_axi_OUT_r_ARPROT[1] = \<const0> ;
  assign m_axi_OUT_r_ARPROT[0] = \<const0> ;
  assign m_axi_OUT_r_ARQOS[3] = \<const0> ;
  assign m_axi_OUT_r_ARQOS[2] = \<const0> ;
  assign m_axi_OUT_r_ARQOS[1] = \<const0> ;
  assign m_axi_OUT_r_ARQOS[0] = \<const0> ;
  assign m_axi_OUT_r_ARREGION[3] = \<const0> ;
  assign m_axi_OUT_r_ARREGION[2] = \<const0> ;
  assign m_axi_OUT_r_ARREGION[1] = \<const0> ;
  assign m_axi_OUT_r_ARREGION[0] = \<const0> ;
  assign m_axi_OUT_r_ARSIZE[2] = \<const0> ;
  assign m_axi_OUT_r_ARSIZE[1] = \<const1> ;
  assign m_axi_OUT_r_ARSIZE[0] = \<const0> ;
  assign m_axi_OUT_r_ARUSER[0] = \<const0> ;
  assign m_axi_OUT_r_ARVALID = \<const0> ;
  assign m_axi_OUT_r_AWADDR[31:2] = \^m_axi_OUT_r_AWADDR [31:2];
  assign m_axi_OUT_r_AWADDR[1] = \<const0> ;
  assign m_axi_OUT_r_AWADDR[0] = \<const0> ;
  assign m_axi_OUT_r_AWBURST[1] = \<const0> ;
  assign m_axi_OUT_r_AWBURST[0] = \<const1> ;
  assign m_axi_OUT_r_AWCACHE[3] = \<const0> ;
  assign m_axi_OUT_r_AWCACHE[2] = \<const0> ;
  assign m_axi_OUT_r_AWCACHE[1] = \<const1> ;
  assign m_axi_OUT_r_AWCACHE[0] = \<const1> ;
  assign m_axi_OUT_r_AWID[0] = \<const0> ;
  assign m_axi_OUT_r_AWLEN[7] = \<const0> ;
  assign m_axi_OUT_r_AWLEN[6] = \<const0> ;
  assign m_axi_OUT_r_AWLEN[5] = \<const0> ;
  assign m_axi_OUT_r_AWLEN[4] = \<const0> ;
  assign m_axi_OUT_r_AWLEN[3:0] = \^m_axi_OUT_r_AWLEN [3:0];
  assign m_axi_OUT_r_AWLOCK[1] = \<const0> ;
  assign m_axi_OUT_r_AWLOCK[0] = \<const0> ;
  assign m_axi_OUT_r_AWPROT[2] = \<const0> ;
  assign m_axi_OUT_r_AWPROT[1] = \<const0> ;
  assign m_axi_OUT_r_AWPROT[0] = \<const0> ;
  assign m_axi_OUT_r_AWQOS[3] = \<const0> ;
  assign m_axi_OUT_r_AWQOS[2] = \<const0> ;
  assign m_axi_OUT_r_AWQOS[1] = \<const0> ;
  assign m_axi_OUT_r_AWQOS[0] = \<const0> ;
  assign m_axi_OUT_r_AWREGION[3] = \<const0> ;
  assign m_axi_OUT_r_AWREGION[2] = \<const0> ;
  assign m_axi_OUT_r_AWREGION[1] = \<const0> ;
  assign m_axi_OUT_r_AWREGION[0] = \<const0> ;
  assign m_axi_OUT_r_AWSIZE[2] = \<const0> ;
  assign m_axi_OUT_r_AWSIZE[1] = \<const1> ;
  assign m_axi_OUT_r_AWSIZE[0] = \<const0> ;
  assign m_axi_OUT_r_AWUSER[0] = \<const0> ;
  assign m_axi_OUT_r_WID[0] = \<const0> ;
  assign m_axi_OUT_r_WUSER[0] = \<const0> ;
  assign s_axi_CTRL_BRESP[1] = \<const0> ;
  assign s_axi_CTRL_BRESP[0] = \<const0> ;
  assign s_axi_CTRL_RRESP[1] = \<const0> ;
  assign s_axi_CTRL_RRESP[0] = \<const0> ;
  assign s_axi_TEST_BRESP[1] = \<const0> ;
  assign s_axi_TEST_BRESP[0] = \<const0> ;
  assign s_axi_TEST_RRESP[1] = \<const0> ;
  assign s_axi_TEST_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  FDRE \SBUS_data_load_2_reg_2701_reg[0] 
       (.C(ap_clk),
        .CE(SBUS_data_ce01227_in),
        .D(tmp_92_cast_cast_cas_fu_2383_p3),
        .Q(tmp_2_fu_1040_p3[8]),
        .R(1'b0));
  FDRE \SBUS_data_load_2_reg_2701_reg[1] 
       (.C(ap_clk),
        .CE(SBUS_data_ce01227_in),
        .D(tmp_95_cast_cast_cas_fu_2405_p3),
        .Q(tmp_2_fu_1040_p3[9]),
        .R(1'b0));
  FDRE \SBUS_data_load_2_reg_2701_reg[2] 
       (.C(ap_clk),
        .CE(SBUS_data_ce01227_in),
        .D(rcReceiver_CTRL_s_axi_U_n_168),
        .Q(tmp_2_fu_1040_p3[10]),
        .R(1'b0));
  FDRE \SBUS_data_load_2_reg_2701_reg[3] 
       (.C(ap_clk),
        .CE(SBUS_data_ce01227_in),
        .D(rcReceiver_CTRL_s_axi_U_n_165),
        .Q(tmp_7_fu_1067_p3[0]),
        .R(1'b0));
  FDRE \SBUS_data_load_2_reg_2701_reg[4] 
       (.C(ap_clk),
        .CE(SBUS_data_ce01227_in),
        .D(rcReceiver_CTRL_s_axi_U_n_173),
        .Q(tmp_7_fu_1067_p3[1]),
        .R(1'b0));
  FDRE \SBUS_data_load_2_reg_2701_reg[5] 
       (.C(ap_clk),
        .CE(SBUS_data_ce01227_in),
        .D(rcReceiver_CTRL_s_axi_U_n_172),
        .Q(tmp_7_fu_1067_p3[2]),
        .R(1'b0));
  FDRE \SBUS_data_load_2_reg_2701_reg[6] 
       (.C(ap_clk),
        .CE(SBUS_data_ce01227_in),
        .D(rcReceiver_CTRL_s_axi_U_n_171),
        .Q(tmp_7_fu_1067_p3[3]),
        .R(1'b0));
  FDRE \SBUS_data_load_2_reg_2701_reg[7] 
       (.C(ap_clk),
        .CE(SBUS_data_ce01227_in),
        .D(rcReceiver_CTRL_s_axi_U_n_170),
        .Q(tmp_7_fu_1067_p3[4]),
        .R(1'b0));
  FDRE \SBUS_data_load_3_reg_2712_reg[0] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_46),
        .D(tmp_92_cast_cast_cas_fu_2383_p3),
        .Q(tmp_7_fu_1067_p3[5]),
        .R(1'b0));
  FDRE \SBUS_data_load_3_reg_2712_reg[1] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_46),
        .D(tmp_95_cast_cast_cas_fu_2405_p3),
        .Q(tmp_7_fu_1067_p3[6]),
        .R(1'b0));
  FDRE \SBUS_data_load_3_reg_2712_reg[2] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_46),
        .D(rcReceiver_CTRL_s_axi_U_n_168),
        .Q(tmp_7_fu_1067_p3[7]),
        .R(1'b0));
  FDRE \SBUS_data_load_3_reg_2712_reg[3] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_46),
        .D(rcReceiver_CTRL_s_axi_U_n_165),
        .Q(tmp_7_fu_1067_p3[8]),
        .R(1'b0));
  FDRE \SBUS_data_load_3_reg_2712_reg[4] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_46),
        .D(rcReceiver_CTRL_s_axi_U_n_173),
        .Q(tmp_7_fu_1067_p3[9]),
        .R(1'b0));
  FDRE \SBUS_data_load_3_reg_2712_reg[5] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_46),
        .D(rcReceiver_CTRL_s_axi_U_n_172),
        .Q(tmp_7_fu_1067_p3[10]),
        .R(1'b0));
  FDRE \SBUS_data_load_3_reg_2712_reg[6] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_46),
        .D(rcReceiver_CTRL_s_axi_U_n_171),
        .Q(tmp_15_fu_1119_p3[0]),
        .R(1'b0));
  FDRE \SBUS_data_load_3_reg_2712_reg[7] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_46),
        .D(rcReceiver_CTRL_s_axi_U_n_170),
        .Q(tmp_15_fu_1119_p3[1]),
        .R(1'b0));
  FDRE \SBUS_data_load_4_reg_2723_reg[0] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_63),
        .D(tmp_92_cast_cast_cas_fu_2383_p3),
        .Q(tmp_15_fu_1119_p3[2]),
        .R(1'b0));
  FDRE \SBUS_data_load_4_reg_2723_reg[1] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_63),
        .D(tmp_95_cast_cast_cas_fu_2405_p3),
        .Q(tmp_15_fu_1119_p3[3]),
        .R(1'b0));
  FDRE \SBUS_data_load_4_reg_2723_reg[2] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_63),
        .D(rcReceiver_CTRL_s_axi_U_n_168),
        .Q(tmp_15_fu_1119_p3[4]),
        .R(1'b0));
  FDRE \SBUS_data_load_4_reg_2723_reg[3] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_63),
        .D(rcReceiver_CTRL_s_axi_U_n_165),
        .Q(tmp_15_fu_1119_p3[5]),
        .R(1'b0));
  FDRE \SBUS_data_load_4_reg_2723_reg[4] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_63),
        .D(rcReceiver_CTRL_s_axi_U_n_173),
        .Q(tmp_15_fu_1119_p3[6]),
        .R(1'b0));
  FDRE \SBUS_data_load_4_reg_2723_reg[5] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_63),
        .D(rcReceiver_CTRL_s_axi_U_n_172),
        .Q(tmp_15_fu_1119_p3[7]),
        .R(1'b0));
  FDRE \SBUS_data_load_4_reg_2723_reg[6] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_63),
        .D(rcReceiver_CTRL_s_axi_U_n_171),
        .Q(tmp_15_fu_1119_p3[8]),
        .R(1'b0));
  FDRE \SBUS_data_load_4_reg_2723_reg[7] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_63),
        .D(rcReceiver_CTRL_s_axi_U_n_170),
        .Q(tmp_15_fu_1119_p3[9]),
        .R(1'b0));
  FDRE \SBUS_data_load_5_reg_2733_reg[0] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_62),
        .D(tmp_92_cast_cast_cas_fu_2383_p3),
        .Q(tmp_15_fu_1119_p3[10]),
        .R(1'b0));
  FDRE \SBUS_data_load_5_reg_2733_reg[1] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_62),
        .D(tmp_95_cast_cast_cas_fu_2405_p3),
        .Q(tmp_18_fu_1146_p3[0]),
        .R(1'b0));
  FDRE \SBUS_data_load_5_reg_2733_reg[2] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_62),
        .D(rcReceiver_CTRL_s_axi_U_n_168),
        .Q(tmp_18_fu_1146_p3[1]),
        .R(1'b0));
  FDRE \SBUS_data_load_5_reg_2733_reg[3] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_62),
        .D(rcReceiver_CTRL_s_axi_U_n_165),
        .Q(tmp_18_fu_1146_p3[2]),
        .R(1'b0));
  FDRE \SBUS_data_load_5_reg_2733_reg[4] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_62),
        .D(rcReceiver_CTRL_s_axi_U_n_173),
        .Q(tmp_18_fu_1146_p3[3]),
        .R(1'b0));
  FDRE \SBUS_data_load_5_reg_2733_reg[5] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_62),
        .D(rcReceiver_CTRL_s_axi_U_n_172),
        .Q(tmp_18_fu_1146_p3[4]),
        .R(1'b0));
  FDRE \SBUS_data_load_5_reg_2733_reg[6] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_62),
        .D(rcReceiver_CTRL_s_axi_U_n_171),
        .Q(tmp_18_fu_1146_p3[5]),
        .R(1'b0));
  FDRE \SBUS_data_load_5_reg_2733_reg[7] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_62),
        .D(rcReceiver_CTRL_s_axi_U_n_170),
        .Q(tmp_18_fu_1146_p3[6]),
        .R(1'b0));
  FDRE \SBUS_data_load_6_reg_2744_reg[0] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_61),
        .D(tmp_92_cast_cast_cas_fu_2383_p3),
        .Q(tmp_18_fu_1146_p3[7]),
        .R(1'b0));
  FDRE \SBUS_data_load_6_reg_2744_reg[1] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_61),
        .D(tmp_95_cast_cast_cas_fu_2405_p3),
        .Q(tmp_18_fu_1146_p3[8]),
        .R(1'b0));
  FDRE \SBUS_data_load_6_reg_2744_reg[2] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_61),
        .D(rcReceiver_CTRL_s_axi_U_n_168),
        .Q(tmp_18_fu_1146_p3[9]),
        .R(1'b0));
  FDRE \SBUS_data_load_6_reg_2744_reg[3] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_61),
        .D(rcReceiver_CTRL_s_axi_U_n_165),
        .Q(tmp_18_fu_1146_p3[10]),
        .R(1'b0));
  FDRE \SBUS_data_load_6_reg_2744_reg[4] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_61),
        .D(rcReceiver_CTRL_s_axi_U_n_173),
        .Q(tmp_21_fu_1173_p3[0]),
        .R(1'b0));
  FDRE \SBUS_data_load_6_reg_2744_reg[5] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_61),
        .D(rcReceiver_CTRL_s_axi_U_n_172),
        .Q(tmp_21_fu_1173_p3[1]),
        .R(1'b0));
  FDRE \SBUS_data_load_6_reg_2744_reg[6] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_61),
        .D(rcReceiver_CTRL_s_axi_U_n_171),
        .Q(tmp_21_fu_1173_p3[2]),
        .R(1'b0));
  FDRE \SBUS_data_load_6_reg_2744_reg[7] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_61),
        .D(rcReceiver_CTRL_s_axi_U_n_170),
        .Q(tmp_21_fu_1173_p3[3]),
        .R(1'b0));
  FDRE \SBUS_data_load_7_reg_2755_reg[0] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_47),
        .D(tmp_92_cast_cast_cas_fu_2383_p3),
        .Q(tmp_21_fu_1173_p3[4]),
        .R(1'b0));
  FDRE \SBUS_data_load_7_reg_2755_reg[0]_i_4 
       (.C(ap_clk),
        .CE(\SBUS_data_load_7_reg_2755_reg[7]_i_6_n_0 ),
        .D(rcReceiver_CTRL_s_axi_U_n_15),
        .Q(\SBUS_data_load_7_reg_2755_reg[0]_i_4_n_0 ),
        .R(1'b0));
  FDRE \SBUS_data_load_7_reg_2755_reg[0]_i_5 
       (.C(ap_clk),
        .CE(\SBUS_data_load_7_reg_2755_reg[7]_i_6_n_0 ),
        .D(rcReceiver_CTRL_s_axi_U_n_31),
        .Q(\SBUS_data_load_7_reg_2755_reg[0]_i_5_n_0 ),
        .R(1'b0));
  FDRE \SBUS_data_load_7_reg_2755_reg[0]_i_6 
       (.C(ap_clk),
        .CE(\SBUS_data_load_7_reg_2755_reg[7]_i_6_n_0 ),
        .D(rcReceiver_CTRL_s_axi_U_n_7),
        .Q(\SBUS_data_load_7_reg_2755_reg[0]_i_6_n_0 ),
        .R(1'b0));
  FDRE \SBUS_data_load_7_reg_2755_reg[0]_i_7 
       (.C(ap_clk),
        .CE(\SBUS_data_load_7_reg_2755_reg[7]_i_6_n_0 ),
        .D(rcReceiver_CTRL_s_axi_U_n_23),
        .Q(\SBUS_data_load_7_reg_2755_reg[0]_i_7_n_0 ),
        .R(1'b0));
  FDRE \SBUS_data_load_7_reg_2755_reg[1] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_47),
        .D(tmp_95_cast_cast_cas_fu_2405_p3),
        .Q(tmp_21_fu_1173_p3[5]),
        .R(1'b0));
  FDRE \SBUS_data_load_7_reg_2755_reg[1]_i_4 
       (.C(ap_clk),
        .CE(\SBUS_data_load_7_reg_2755_reg[7]_i_6_n_0 ),
        .D(rcReceiver_CTRL_s_axi_U_n_14),
        .Q(\SBUS_data_load_7_reg_2755_reg[1]_i_4_n_0 ),
        .R(1'b0));
  FDRE \SBUS_data_load_7_reg_2755_reg[1]_i_5 
       (.C(ap_clk),
        .CE(\SBUS_data_load_7_reg_2755_reg[7]_i_6_n_0 ),
        .D(rcReceiver_CTRL_s_axi_U_n_30),
        .Q(\SBUS_data_load_7_reg_2755_reg[1]_i_5_n_0 ),
        .R(1'b0));
  FDRE \SBUS_data_load_7_reg_2755_reg[1]_i_6 
       (.C(ap_clk),
        .CE(\SBUS_data_load_7_reg_2755_reg[7]_i_6_n_0 ),
        .D(rcReceiver_CTRL_s_axi_U_n_6),
        .Q(\SBUS_data_load_7_reg_2755_reg[1]_i_6_n_0 ),
        .R(1'b0));
  FDRE \SBUS_data_load_7_reg_2755_reg[1]_i_7 
       (.C(ap_clk),
        .CE(\SBUS_data_load_7_reg_2755_reg[7]_i_6_n_0 ),
        .D(rcReceiver_CTRL_s_axi_U_n_22),
        .Q(\SBUS_data_load_7_reg_2755_reg[1]_i_7_n_0 ),
        .R(1'b0));
  FDRE \SBUS_data_load_7_reg_2755_reg[2] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_47),
        .D(rcReceiver_CTRL_s_axi_U_n_168),
        .Q(tmp_21_fu_1173_p3[6]),
        .R(1'b0));
  FDRE \SBUS_data_load_7_reg_2755_reg[2]_i_4 
       (.C(ap_clk),
        .CE(\SBUS_data_load_7_reg_2755_reg[7]_i_6_n_0 ),
        .D(rcReceiver_CTRL_s_axi_U_n_13),
        .Q(\SBUS_data_load_7_reg_2755_reg[2]_i_4_n_0 ),
        .R(1'b0));
  FDRE \SBUS_data_load_7_reg_2755_reg[2]_i_5 
       (.C(ap_clk),
        .CE(\SBUS_data_load_7_reg_2755_reg[7]_i_6_n_0 ),
        .D(rcReceiver_CTRL_s_axi_U_n_29),
        .Q(\SBUS_data_load_7_reg_2755_reg[2]_i_5_n_0 ),
        .R(1'b0));
  FDRE \SBUS_data_load_7_reg_2755_reg[2]_i_6 
       (.C(ap_clk),
        .CE(\SBUS_data_load_7_reg_2755_reg[7]_i_6_n_0 ),
        .D(rcReceiver_CTRL_s_axi_U_n_5),
        .Q(\SBUS_data_load_7_reg_2755_reg[2]_i_6_n_0 ),
        .R(1'b0));
  FDRE \SBUS_data_load_7_reg_2755_reg[2]_i_7 
       (.C(ap_clk),
        .CE(\SBUS_data_load_7_reg_2755_reg[7]_i_6_n_0 ),
        .D(rcReceiver_CTRL_s_axi_U_n_21),
        .Q(\SBUS_data_load_7_reg_2755_reg[2]_i_7_n_0 ),
        .R(1'b0));
  FDRE \SBUS_data_load_7_reg_2755_reg[3] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_47),
        .D(rcReceiver_CTRL_s_axi_U_n_165),
        .Q(tmp_21_fu_1173_p3[7]),
        .R(1'b0));
  FDRE \SBUS_data_load_7_reg_2755_reg[3]_i_4 
       (.C(ap_clk),
        .CE(\SBUS_data_load_7_reg_2755_reg[7]_i_6_n_0 ),
        .D(rcReceiver_CTRL_s_axi_U_n_12),
        .Q(\SBUS_data_load_7_reg_2755_reg[3]_i_4_n_0 ),
        .R(1'b0));
  FDRE \SBUS_data_load_7_reg_2755_reg[3]_i_5 
       (.C(ap_clk),
        .CE(\SBUS_data_load_7_reg_2755_reg[7]_i_6_n_0 ),
        .D(rcReceiver_CTRL_s_axi_U_n_28),
        .Q(\SBUS_data_load_7_reg_2755_reg[3]_i_5_n_0 ),
        .R(1'b0));
  FDRE \SBUS_data_load_7_reg_2755_reg[3]_i_6 
       (.C(ap_clk),
        .CE(\SBUS_data_load_7_reg_2755_reg[7]_i_6_n_0 ),
        .D(rcReceiver_CTRL_s_axi_U_n_4),
        .Q(\SBUS_data_load_7_reg_2755_reg[3]_i_6_n_0 ),
        .R(1'b0));
  FDRE \SBUS_data_load_7_reg_2755_reg[3]_i_7 
       (.C(ap_clk),
        .CE(\SBUS_data_load_7_reg_2755_reg[7]_i_6_n_0 ),
        .D(rcReceiver_CTRL_s_axi_U_n_20),
        .Q(\SBUS_data_load_7_reg_2755_reg[3]_i_7_n_0 ),
        .R(1'b0));
  FDRE \SBUS_data_load_7_reg_2755_reg[4] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_47),
        .D(rcReceiver_CTRL_s_axi_U_n_173),
        .Q(tmp_21_fu_1173_p3[8]),
        .R(1'b0));
  FDRE \SBUS_data_load_7_reg_2755_reg[4]_i_4 
       (.C(ap_clk),
        .CE(\SBUS_data_load_7_reg_2755_reg[7]_i_6_n_0 ),
        .D(rcReceiver_CTRL_s_axi_U_n_11),
        .Q(\SBUS_data_load_7_reg_2755_reg[4]_i_4_n_0 ),
        .R(1'b0));
  FDRE \SBUS_data_load_7_reg_2755_reg[4]_i_5 
       (.C(ap_clk),
        .CE(\SBUS_data_load_7_reg_2755_reg[7]_i_6_n_0 ),
        .D(rcReceiver_CTRL_s_axi_U_n_27),
        .Q(\SBUS_data_load_7_reg_2755_reg[4]_i_5_n_0 ),
        .R(1'b0));
  FDRE \SBUS_data_load_7_reg_2755_reg[4]_i_6 
       (.C(ap_clk),
        .CE(\SBUS_data_load_7_reg_2755_reg[7]_i_6_n_0 ),
        .D(rcReceiver_CTRL_s_axi_U_n_3),
        .Q(\SBUS_data_load_7_reg_2755_reg[4]_i_6_n_0 ),
        .R(1'b0));
  FDRE \SBUS_data_load_7_reg_2755_reg[4]_i_7 
       (.C(ap_clk),
        .CE(\SBUS_data_load_7_reg_2755_reg[7]_i_6_n_0 ),
        .D(rcReceiver_CTRL_s_axi_U_n_19),
        .Q(\SBUS_data_load_7_reg_2755_reg[4]_i_7_n_0 ),
        .R(1'b0));
  FDRE \SBUS_data_load_7_reg_2755_reg[5] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_47),
        .D(rcReceiver_CTRL_s_axi_U_n_172),
        .Q(tmp_21_fu_1173_p3[9]),
        .R(1'b0));
  FDRE \SBUS_data_load_7_reg_2755_reg[5]_i_4 
       (.C(ap_clk),
        .CE(\SBUS_data_load_7_reg_2755_reg[7]_i_6_n_0 ),
        .D(rcReceiver_CTRL_s_axi_U_n_10),
        .Q(\SBUS_data_load_7_reg_2755_reg[5]_i_4_n_0 ),
        .R(1'b0));
  FDRE \SBUS_data_load_7_reg_2755_reg[5]_i_5 
       (.C(ap_clk),
        .CE(\SBUS_data_load_7_reg_2755_reg[7]_i_6_n_0 ),
        .D(rcReceiver_CTRL_s_axi_U_n_26),
        .Q(\SBUS_data_load_7_reg_2755_reg[5]_i_5_n_0 ),
        .R(1'b0));
  FDRE \SBUS_data_load_7_reg_2755_reg[5]_i_6 
       (.C(ap_clk),
        .CE(\SBUS_data_load_7_reg_2755_reg[7]_i_6_n_0 ),
        .D(rcReceiver_CTRL_s_axi_U_n_2),
        .Q(\SBUS_data_load_7_reg_2755_reg[5]_i_6_n_0 ),
        .R(1'b0));
  FDRE \SBUS_data_load_7_reg_2755_reg[5]_i_7 
       (.C(ap_clk),
        .CE(\SBUS_data_load_7_reg_2755_reg[7]_i_6_n_0 ),
        .D(rcReceiver_CTRL_s_axi_U_n_18),
        .Q(\SBUS_data_load_7_reg_2755_reg[5]_i_7_n_0 ),
        .R(1'b0));
  FDRE \SBUS_data_load_7_reg_2755_reg[6] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_47),
        .D(rcReceiver_CTRL_s_axi_U_n_171),
        .Q(tmp_21_fu_1173_p3[10]),
        .R(1'b0));
  FDRE \SBUS_data_load_7_reg_2755_reg[6]_i_4 
       (.C(ap_clk),
        .CE(\SBUS_data_load_7_reg_2755_reg[7]_i_6_n_0 ),
        .D(rcReceiver_CTRL_s_axi_U_n_9),
        .Q(\SBUS_data_load_7_reg_2755_reg[6]_i_4_n_0 ),
        .R(1'b0));
  FDRE \SBUS_data_load_7_reg_2755_reg[6]_i_5 
       (.C(ap_clk),
        .CE(\SBUS_data_load_7_reg_2755_reg[7]_i_6_n_0 ),
        .D(rcReceiver_CTRL_s_axi_U_n_25),
        .Q(\SBUS_data_load_7_reg_2755_reg[6]_i_5_n_0 ),
        .R(1'b0));
  FDRE \SBUS_data_load_7_reg_2755_reg[6]_i_6 
       (.C(ap_clk),
        .CE(\SBUS_data_load_7_reg_2755_reg[7]_i_6_n_0 ),
        .D(rcReceiver_CTRL_s_axi_U_n_1),
        .Q(\SBUS_data_load_7_reg_2755_reg[6]_i_6_n_0 ),
        .R(1'b0));
  FDRE \SBUS_data_load_7_reg_2755_reg[6]_i_7 
       (.C(ap_clk),
        .CE(\SBUS_data_load_7_reg_2755_reg[7]_i_6_n_0 ),
        .D(rcReceiver_CTRL_s_axi_U_n_17),
        .Q(\SBUS_data_load_7_reg_2755_reg[6]_i_7_n_0 ),
        .R(1'b0));
  FDRE \SBUS_data_load_7_reg_2755_reg[7] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_47),
        .D(rcReceiver_CTRL_s_axi_U_n_170),
        .Q(tmp_28_fu_1222_p3[0]),
        .R(1'b0));
  FDRE \SBUS_data_load_7_reg_2755_reg[7]_i_5 
       (.C(ap_clk),
        .CE(\SBUS_data_load_7_reg_2755_reg[7]_i_6_n_0 ),
        .D(rcReceiver_CTRL_s_axi_U_n_8),
        .Q(\SBUS_data_load_7_reg_2755_reg[7]_i_5_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \SBUS_data_load_7_reg_2755_reg[7]_i_6 
       (.C(ap_clk),
        .CE(1'b1),
        .D(SBUS_data_ce0),
        .Q(\SBUS_data_load_7_reg_2755_reg[7]_i_6_n_0 ),
        .R(1'b0));
  FDRE \SBUS_data_load_7_reg_2755_reg[7]_i_7 
       (.C(ap_clk),
        .CE(\SBUS_data_load_7_reg_2755_reg[7]_i_6_n_0 ),
        .D(rcReceiver_CTRL_s_axi_U_n_24),
        .Q(\SBUS_data_load_7_reg_2755_reg[7]_i_7_n_0 ),
        .R(1'b0));
  FDRE \SBUS_data_load_7_reg_2755_reg[7]_i_8 
       (.C(ap_clk),
        .CE(\SBUS_data_load_7_reg_2755_reg[7]_i_6_n_0 ),
        .D(rcReceiver_CTRL_s_axi_U_n_0),
        .Q(\SBUS_data_load_7_reg_2755_reg[7]_i_8_n_0 ),
        .R(1'b0));
  FDRE \SBUS_data_load_7_reg_2755_reg[7]_i_9 
       (.C(ap_clk),
        .CE(\SBUS_data_load_7_reg_2755_reg[7]_i_6_n_0 ),
        .D(rcReceiver_CTRL_s_axi_U_n_16),
        .Q(\SBUS_data_load_7_reg_2755_reg[7]_i_9_n_0 ),
        .R(1'b0));
  FDRE \SBUS_data_load_8_reg_2766_reg[0] 
       (.C(ap_clk),
        .CE(SBUS_data_ce018),
        .D(tmp_92_cast_cast_cas_fu_2383_p3),
        .Q(tmp_28_fu_1222_p3[1]),
        .R(1'b0));
  FDRE \SBUS_data_load_8_reg_2766_reg[1] 
       (.C(ap_clk),
        .CE(SBUS_data_ce018),
        .D(tmp_95_cast_cast_cas_fu_2405_p3),
        .Q(tmp_28_fu_1222_p3[2]),
        .R(1'b0));
  FDRE \SBUS_data_load_8_reg_2766_reg[2] 
       (.C(ap_clk),
        .CE(SBUS_data_ce018),
        .D(rcReceiver_CTRL_s_axi_U_n_168),
        .Q(tmp_28_fu_1222_p3[3]),
        .R(1'b0));
  FDRE \SBUS_data_load_8_reg_2766_reg[3] 
       (.C(ap_clk),
        .CE(SBUS_data_ce018),
        .D(rcReceiver_CTRL_s_axi_U_n_165),
        .Q(tmp_28_fu_1222_p3[4]),
        .R(1'b0));
  FDRE \SBUS_data_load_8_reg_2766_reg[4] 
       (.C(ap_clk),
        .CE(SBUS_data_ce018),
        .D(rcReceiver_CTRL_s_axi_U_n_173),
        .Q(tmp_28_fu_1222_p3[5]),
        .R(1'b0));
  FDRE \SBUS_data_load_8_reg_2766_reg[5] 
       (.C(ap_clk),
        .CE(SBUS_data_ce018),
        .D(rcReceiver_CTRL_s_axi_U_n_172),
        .Q(tmp_28_fu_1222_p3[6]),
        .R(1'b0));
  FDRE \SBUS_data_load_8_reg_2766_reg[6] 
       (.C(ap_clk),
        .CE(SBUS_data_ce018),
        .D(rcReceiver_CTRL_s_axi_U_n_171),
        .Q(tmp_28_fu_1222_p3[7]),
        .R(1'b0));
  FDRE \SBUS_data_load_8_reg_2766_reg[7] 
       (.C(ap_clk),
        .CE(SBUS_data_ce018),
        .D(rcReceiver_CTRL_s_axi_U_n_170),
        .Q(tmp_28_fu_1222_p3[8]),
        .R(1'b0));
  FDRE \SBUS_data_load_9_reg_2781_reg[0] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_48),
        .D(tmp_92_cast_cast_cas_fu_2383_p3),
        .Q(tmp_28_fu_1222_p3[9]),
        .R(1'b0));
  FDRE \SBUS_data_load_9_reg_2781_reg[1] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_48),
        .D(tmp_95_cast_cast_cas_fu_2405_p3),
        .Q(tmp_28_fu_1222_p3[10]),
        .R(1'b0));
  FDRE \SBUS_data_load_9_reg_2781_reg[2] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_48),
        .D(rcReceiver_CTRL_s_axi_U_n_168),
        .Q(p_0_in[0]),
        .R(1'b0));
  FDRE \SBUS_data_load_9_reg_2781_reg[3] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_48),
        .D(rcReceiver_CTRL_s_axi_U_n_165),
        .Q(p_0_in[1]),
        .R(1'b0));
  FDRE \SBUS_data_load_9_reg_2781_reg[4] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_48),
        .D(rcReceiver_CTRL_s_axi_U_n_173),
        .Q(p_0_in[2]),
        .R(1'b0));
  FDRE \SBUS_data_load_9_reg_2781_reg[5] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_48),
        .D(rcReceiver_CTRL_s_axi_U_n_172),
        .Q(p_0_in[3]),
        .R(1'b0));
  FDRE \SBUS_data_load_9_reg_2781_reg[6] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_48),
        .D(rcReceiver_CTRL_s_axi_U_n_171),
        .Q(p_0_in[4]),
        .R(1'b0));
  FDRE \SBUS_data_load_9_reg_2781_reg[7] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_48),
        .D(rcReceiver_CTRL_s_axi_U_n_170),
        .Q(p_0_in[5]),
        .R(1'b0));
  VCC VCC
       (.P(\<const1> ));
  (* FSM_ENCODED_STATES = "ap_ST_iter0_fsm_state20:00000010000000000000000000,ap_ST_iter0_fsm_state9:00000000000000000100000000,ap_ST_iter0_fsm_state19:00000001000000000000000000,ap_ST_iter0_fsm_state8:00000000000000000010000000,ap_ST_iter0_fsm_state22:00001000000000000000000000,ap_ST_iter0_fsm_state11:00000000000000010000000000,ap_ST_iter0_fsm_state2:00000000000000000000000010,ap_ST_iter0_fsm_state13:00000000000001000000000000,ap_ST_iter0_fsm_state24:00100000000000000000000000,ap_ST_iter0_fsm_state16:00000000001000000000000000,ap_ST_iter0_fsm_state5:00000000000000000000010000,ap_ST_iter0_fsm_state18:00000000100000000000000000,ap_ST_iter0_fsm_state7:00000000000000000001000000,ap_ST_iter0_fsm_state12:00000000000000100000000000,ap_ST_iter0_fsm_state23:00010000000000000000000000,ap_ST_iter0_fsm_state1:00000000000000000000000001,ap_ST_iter0_fsm_state15:00000000000100000000000000,ap_ST_iter0_fsm_state4:00000000000000000000001000,ap_ST_iter0_fsm_state26:10000000000000000000000000,ap_ST_iter0_fsm_state14:00000000000010000000000000,ap_ST_iter0_fsm_state25:01000000000000000000000000,ap_ST_iter0_fsm_state3:00000000000000000000000100,ap_ST_iter0_fsm_state21:00000100000000000000000000,ap_ST_iter0_fsm_state10:00000000000000001000000000,ap_ST_iter0_fsm_state17:00000000010000000000000000,ap_ST_iter0_fsm_state6:00000000000000000000100000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_iter0_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_iter0_fsm[0]),
        .Q(\ap_CS_iter0_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ap_ST_iter0_fsm_state20:00000010000000000000000000,ap_ST_iter0_fsm_state9:00000000000000000100000000,ap_ST_iter0_fsm_state19:00000001000000000000000000,ap_ST_iter0_fsm_state8:00000000000000000010000000,ap_ST_iter0_fsm_state22:00001000000000000000000000,ap_ST_iter0_fsm_state11:00000000000000010000000000,ap_ST_iter0_fsm_state2:00000000000000000000000010,ap_ST_iter0_fsm_state13:00000000000001000000000000,ap_ST_iter0_fsm_state24:00100000000000000000000000,ap_ST_iter0_fsm_state16:00000000001000000000000000,ap_ST_iter0_fsm_state5:00000000000000000000010000,ap_ST_iter0_fsm_state18:00000000100000000000000000,ap_ST_iter0_fsm_state7:00000000000000000001000000,ap_ST_iter0_fsm_state12:00000000000000100000000000,ap_ST_iter0_fsm_state23:00010000000000000000000000,ap_ST_iter0_fsm_state1:00000000000000000000000001,ap_ST_iter0_fsm_state15:00000000000100000000000000,ap_ST_iter0_fsm_state4:00000000000000000000001000,ap_ST_iter0_fsm_state26:10000000000000000000000000,ap_ST_iter0_fsm_state14:00000000000010000000000000,ap_ST_iter0_fsm_state25:01000000000000000000000000,ap_ST_iter0_fsm_state3:00000000000000000000000100,ap_ST_iter0_fsm_state21:00000100000000000000000000,ap_ST_iter0_fsm_state10:00000000000000001000000000,ap_ST_iter0_fsm_state17:00000000010000000000000000,ap_ST_iter0_fsm_state6:00000000000000000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_iter0_fsm_reg[10] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_44),
        .D(ap_CS_iter0_fsm_state10),
        .Q(ap_CS_iter0_fsm_state11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ap_ST_iter0_fsm_state20:00000010000000000000000000,ap_ST_iter0_fsm_state9:00000000000000000100000000,ap_ST_iter0_fsm_state19:00000001000000000000000000,ap_ST_iter0_fsm_state8:00000000000000000010000000,ap_ST_iter0_fsm_state22:00001000000000000000000000,ap_ST_iter0_fsm_state11:00000000000000010000000000,ap_ST_iter0_fsm_state2:00000000000000000000000010,ap_ST_iter0_fsm_state13:00000000000001000000000000,ap_ST_iter0_fsm_state24:00100000000000000000000000,ap_ST_iter0_fsm_state16:00000000001000000000000000,ap_ST_iter0_fsm_state5:00000000000000000000010000,ap_ST_iter0_fsm_state18:00000000100000000000000000,ap_ST_iter0_fsm_state7:00000000000000000001000000,ap_ST_iter0_fsm_state12:00000000000000100000000000,ap_ST_iter0_fsm_state23:00010000000000000000000000,ap_ST_iter0_fsm_state1:00000000000000000000000001,ap_ST_iter0_fsm_state15:00000000000100000000000000,ap_ST_iter0_fsm_state4:00000000000000000000001000,ap_ST_iter0_fsm_state26:10000000000000000000000000,ap_ST_iter0_fsm_state14:00000000000010000000000000,ap_ST_iter0_fsm_state25:01000000000000000000000000,ap_ST_iter0_fsm_state3:00000000000000000000000100,ap_ST_iter0_fsm_state21:00000100000000000000000000,ap_ST_iter0_fsm_state10:00000000000000001000000000,ap_ST_iter0_fsm_state17:00000000010000000000000000,ap_ST_iter0_fsm_state6:00000000000000000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_iter0_fsm_reg[11] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_44),
        .D(ap_CS_iter0_fsm_state11),
        .Q(ap_CS_iter0_fsm_state12),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ap_ST_iter0_fsm_state20:00000010000000000000000000,ap_ST_iter0_fsm_state9:00000000000000000100000000,ap_ST_iter0_fsm_state19:00000001000000000000000000,ap_ST_iter0_fsm_state8:00000000000000000010000000,ap_ST_iter0_fsm_state22:00001000000000000000000000,ap_ST_iter0_fsm_state11:00000000000000010000000000,ap_ST_iter0_fsm_state2:00000000000000000000000010,ap_ST_iter0_fsm_state13:00000000000001000000000000,ap_ST_iter0_fsm_state24:00100000000000000000000000,ap_ST_iter0_fsm_state16:00000000001000000000000000,ap_ST_iter0_fsm_state5:00000000000000000000010000,ap_ST_iter0_fsm_state18:00000000100000000000000000,ap_ST_iter0_fsm_state7:00000000000000000001000000,ap_ST_iter0_fsm_state12:00000000000000100000000000,ap_ST_iter0_fsm_state23:00010000000000000000000000,ap_ST_iter0_fsm_state1:00000000000000000000000001,ap_ST_iter0_fsm_state15:00000000000100000000000000,ap_ST_iter0_fsm_state4:00000000000000000000001000,ap_ST_iter0_fsm_state26:10000000000000000000000000,ap_ST_iter0_fsm_state14:00000000000010000000000000,ap_ST_iter0_fsm_state25:01000000000000000000000000,ap_ST_iter0_fsm_state3:00000000000000000000000100,ap_ST_iter0_fsm_state21:00000100000000000000000000,ap_ST_iter0_fsm_state10:00000000000000001000000000,ap_ST_iter0_fsm_state17:00000000010000000000000000,ap_ST_iter0_fsm_state6:00000000000000000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_iter0_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_iter0_fsm[12]),
        .Q(ap_CS_iter0_fsm_state13),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ap_ST_iter0_fsm_state20:00000010000000000000000000,ap_ST_iter0_fsm_state9:00000000000000000100000000,ap_ST_iter0_fsm_state19:00000001000000000000000000,ap_ST_iter0_fsm_state8:00000000000000000010000000,ap_ST_iter0_fsm_state22:00001000000000000000000000,ap_ST_iter0_fsm_state11:00000000000000010000000000,ap_ST_iter0_fsm_state2:00000000000000000000000010,ap_ST_iter0_fsm_state13:00000000000001000000000000,ap_ST_iter0_fsm_state24:00100000000000000000000000,ap_ST_iter0_fsm_state16:00000000001000000000000000,ap_ST_iter0_fsm_state5:00000000000000000000010000,ap_ST_iter0_fsm_state18:00000000100000000000000000,ap_ST_iter0_fsm_state7:00000000000000000001000000,ap_ST_iter0_fsm_state12:00000000000000100000000000,ap_ST_iter0_fsm_state23:00010000000000000000000000,ap_ST_iter0_fsm_state1:00000000000000000000000001,ap_ST_iter0_fsm_state15:00000000000100000000000000,ap_ST_iter0_fsm_state4:00000000000000000000001000,ap_ST_iter0_fsm_state26:10000000000000000000000000,ap_ST_iter0_fsm_state14:00000000000010000000000000,ap_ST_iter0_fsm_state25:01000000000000000000000000,ap_ST_iter0_fsm_state3:00000000000000000000000100,ap_ST_iter0_fsm_state21:00000100000000000000000000,ap_ST_iter0_fsm_state10:00000000000000001000000000,ap_ST_iter0_fsm_state17:00000000010000000000000000,ap_ST_iter0_fsm_state6:00000000000000000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_iter0_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_iter0_fsm[13]),
        .Q(ap_CS_iter0_fsm_state14),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ap_ST_iter0_fsm_state20:00000010000000000000000000,ap_ST_iter0_fsm_state9:00000000000000000100000000,ap_ST_iter0_fsm_state19:00000001000000000000000000,ap_ST_iter0_fsm_state8:00000000000000000010000000,ap_ST_iter0_fsm_state22:00001000000000000000000000,ap_ST_iter0_fsm_state11:00000000000000010000000000,ap_ST_iter0_fsm_state2:00000000000000000000000010,ap_ST_iter0_fsm_state13:00000000000001000000000000,ap_ST_iter0_fsm_state24:00100000000000000000000000,ap_ST_iter0_fsm_state16:00000000001000000000000000,ap_ST_iter0_fsm_state5:00000000000000000000010000,ap_ST_iter0_fsm_state18:00000000100000000000000000,ap_ST_iter0_fsm_state7:00000000000000000001000000,ap_ST_iter0_fsm_state12:00000000000000100000000000,ap_ST_iter0_fsm_state23:00010000000000000000000000,ap_ST_iter0_fsm_state1:00000000000000000000000001,ap_ST_iter0_fsm_state15:00000000000100000000000000,ap_ST_iter0_fsm_state4:00000000000000000000001000,ap_ST_iter0_fsm_state26:10000000000000000000000000,ap_ST_iter0_fsm_state14:00000000000010000000000000,ap_ST_iter0_fsm_state25:01000000000000000000000000,ap_ST_iter0_fsm_state3:00000000000000000000000100,ap_ST_iter0_fsm_state21:00000100000000000000000000,ap_ST_iter0_fsm_state10:00000000000000001000000000,ap_ST_iter0_fsm_state17:00000000010000000000000000,ap_ST_iter0_fsm_state6:00000000000000000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_iter0_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_iter0_fsm[14]),
        .Q(ap_CS_iter0_fsm_state15),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ap_ST_iter0_fsm_state20:00000010000000000000000000,ap_ST_iter0_fsm_state9:00000000000000000100000000,ap_ST_iter0_fsm_state19:00000001000000000000000000,ap_ST_iter0_fsm_state8:00000000000000000010000000,ap_ST_iter0_fsm_state22:00001000000000000000000000,ap_ST_iter0_fsm_state11:00000000000000010000000000,ap_ST_iter0_fsm_state2:00000000000000000000000010,ap_ST_iter0_fsm_state13:00000000000001000000000000,ap_ST_iter0_fsm_state24:00100000000000000000000000,ap_ST_iter0_fsm_state16:00000000001000000000000000,ap_ST_iter0_fsm_state5:00000000000000000000010000,ap_ST_iter0_fsm_state18:00000000100000000000000000,ap_ST_iter0_fsm_state7:00000000000000000001000000,ap_ST_iter0_fsm_state12:00000000000000100000000000,ap_ST_iter0_fsm_state23:00010000000000000000000000,ap_ST_iter0_fsm_state1:00000000000000000000000001,ap_ST_iter0_fsm_state15:00000000000100000000000000,ap_ST_iter0_fsm_state4:00000000000000000000001000,ap_ST_iter0_fsm_state26:10000000000000000000000000,ap_ST_iter0_fsm_state14:00000000000010000000000000,ap_ST_iter0_fsm_state25:01000000000000000000000000,ap_ST_iter0_fsm_state3:00000000000000000000000100,ap_ST_iter0_fsm_state21:00000100000000000000000000,ap_ST_iter0_fsm_state10:00000000000000001000000000,ap_ST_iter0_fsm_state17:00000000010000000000000000,ap_ST_iter0_fsm_state6:00000000000000000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_iter0_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_iter0_fsm[15]),
        .Q(ap_CS_iter0_fsm_state16),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ap_ST_iter0_fsm_state20:00000010000000000000000000,ap_ST_iter0_fsm_state9:00000000000000000100000000,ap_ST_iter0_fsm_state19:00000001000000000000000000,ap_ST_iter0_fsm_state8:00000000000000000010000000,ap_ST_iter0_fsm_state22:00001000000000000000000000,ap_ST_iter0_fsm_state11:00000000000000010000000000,ap_ST_iter0_fsm_state2:00000000000000000000000010,ap_ST_iter0_fsm_state13:00000000000001000000000000,ap_ST_iter0_fsm_state24:00100000000000000000000000,ap_ST_iter0_fsm_state16:00000000001000000000000000,ap_ST_iter0_fsm_state5:00000000000000000000010000,ap_ST_iter0_fsm_state18:00000000100000000000000000,ap_ST_iter0_fsm_state7:00000000000000000001000000,ap_ST_iter0_fsm_state12:00000000000000100000000000,ap_ST_iter0_fsm_state23:00010000000000000000000000,ap_ST_iter0_fsm_state1:00000000000000000000000001,ap_ST_iter0_fsm_state15:00000000000100000000000000,ap_ST_iter0_fsm_state4:00000000000000000000001000,ap_ST_iter0_fsm_state26:10000000000000000000000000,ap_ST_iter0_fsm_state14:00000000000010000000000000,ap_ST_iter0_fsm_state25:01000000000000000000000000,ap_ST_iter0_fsm_state3:00000000000000000000000100,ap_ST_iter0_fsm_state21:00000100000000000000000000,ap_ST_iter0_fsm_state10:00000000000000001000000000,ap_ST_iter0_fsm_state17:00000000010000000000000000,ap_ST_iter0_fsm_state6:00000000000000000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_iter0_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_iter0_fsm[16]),
        .Q(ap_CS_iter0_fsm_state17),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ap_ST_iter0_fsm_state20:00000010000000000000000000,ap_ST_iter0_fsm_state9:00000000000000000100000000,ap_ST_iter0_fsm_state19:00000001000000000000000000,ap_ST_iter0_fsm_state8:00000000000000000010000000,ap_ST_iter0_fsm_state22:00001000000000000000000000,ap_ST_iter0_fsm_state11:00000000000000010000000000,ap_ST_iter0_fsm_state2:00000000000000000000000010,ap_ST_iter0_fsm_state13:00000000000001000000000000,ap_ST_iter0_fsm_state24:00100000000000000000000000,ap_ST_iter0_fsm_state16:00000000001000000000000000,ap_ST_iter0_fsm_state5:00000000000000000000010000,ap_ST_iter0_fsm_state18:00000000100000000000000000,ap_ST_iter0_fsm_state7:00000000000000000001000000,ap_ST_iter0_fsm_state12:00000000000000100000000000,ap_ST_iter0_fsm_state23:00010000000000000000000000,ap_ST_iter0_fsm_state1:00000000000000000000000001,ap_ST_iter0_fsm_state15:00000000000100000000000000,ap_ST_iter0_fsm_state4:00000000000000000000001000,ap_ST_iter0_fsm_state26:10000000000000000000000000,ap_ST_iter0_fsm_state14:00000000000010000000000000,ap_ST_iter0_fsm_state25:01000000000000000000000000,ap_ST_iter0_fsm_state3:00000000000000000000000100,ap_ST_iter0_fsm_state21:00000100000000000000000000,ap_ST_iter0_fsm_state10:00000000000000001000000000,ap_ST_iter0_fsm_state17:00000000010000000000000000,ap_ST_iter0_fsm_state6:00000000000000000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_iter0_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_iter0_fsm[17]),
        .Q(ap_CS_iter0_fsm_state18),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ap_ST_iter0_fsm_state20:00000010000000000000000000,ap_ST_iter0_fsm_state9:00000000000000000100000000,ap_ST_iter0_fsm_state19:00000001000000000000000000,ap_ST_iter0_fsm_state8:00000000000000000010000000,ap_ST_iter0_fsm_state22:00001000000000000000000000,ap_ST_iter0_fsm_state11:00000000000000010000000000,ap_ST_iter0_fsm_state2:00000000000000000000000010,ap_ST_iter0_fsm_state13:00000000000001000000000000,ap_ST_iter0_fsm_state24:00100000000000000000000000,ap_ST_iter0_fsm_state16:00000000001000000000000000,ap_ST_iter0_fsm_state5:00000000000000000000010000,ap_ST_iter0_fsm_state18:00000000100000000000000000,ap_ST_iter0_fsm_state7:00000000000000000001000000,ap_ST_iter0_fsm_state12:00000000000000100000000000,ap_ST_iter0_fsm_state23:00010000000000000000000000,ap_ST_iter0_fsm_state1:00000000000000000000000001,ap_ST_iter0_fsm_state15:00000000000100000000000000,ap_ST_iter0_fsm_state4:00000000000000000000001000,ap_ST_iter0_fsm_state26:10000000000000000000000000,ap_ST_iter0_fsm_state14:00000000000010000000000000,ap_ST_iter0_fsm_state25:01000000000000000000000000,ap_ST_iter0_fsm_state3:00000000000000000000000100,ap_ST_iter0_fsm_state21:00000100000000000000000000,ap_ST_iter0_fsm_state10:00000000000000001000000000,ap_ST_iter0_fsm_state17:00000000010000000000000000,ap_ST_iter0_fsm_state6:00000000000000000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_iter0_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_iter0_fsm[18]),
        .Q(ap_CS_iter0_fsm_state19),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ap_ST_iter0_fsm_state20:00000010000000000000000000,ap_ST_iter0_fsm_state9:00000000000000000100000000,ap_ST_iter0_fsm_state19:00000001000000000000000000,ap_ST_iter0_fsm_state8:00000000000000000010000000,ap_ST_iter0_fsm_state22:00001000000000000000000000,ap_ST_iter0_fsm_state11:00000000000000010000000000,ap_ST_iter0_fsm_state2:00000000000000000000000010,ap_ST_iter0_fsm_state13:00000000000001000000000000,ap_ST_iter0_fsm_state24:00100000000000000000000000,ap_ST_iter0_fsm_state16:00000000001000000000000000,ap_ST_iter0_fsm_state5:00000000000000000000010000,ap_ST_iter0_fsm_state18:00000000100000000000000000,ap_ST_iter0_fsm_state7:00000000000000000001000000,ap_ST_iter0_fsm_state12:00000000000000100000000000,ap_ST_iter0_fsm_state23:00010000000000000000000000,ap_ST_iter0_fsm_state1:00000000000000000000000001,ap_ST_iter0_fsm_state15:00000000000100000000000000,ap_ST_iter0_fsm_state4:00000000000000000000001000,ap_ST_iter0_fsm_state26:10000000000000000000000000,ap_ST_iter0_fsm_state14:00000000000010000000000000,ap_ST_iter0_fsm_state25:01000000000000000000000000,ap_ST_iter0_fsm_state3:00000000000000000000000100,ap_ST_iter0_fsm_state21:00000100000000000000000000,ap_ST_iter0_fsm_state10:00000000000000001000000000,ap_ST_iter0_fsm_state17:00000000010000000000000000,ap_ST_iter0_fsm_state6:00000000000000000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_iter0_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_iter0_fsm[19]),
        .Q(ap_CS_iter0_fsm_state20),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ap_ST_iter0_fsm_state20:00000010000000000000000000,ap_ST_iter0_fsm_state9:00000000000000000100000000,ap_ST_iter0_fsm_state19:00000001000000000000000000,ap_ST_iter0_fsm_state8:00000000000000000010000000,ap_ST_iter0_fsm_state22:00001000000000000000000000,ap_ST_iter0_fsm_state11:00000000000000010000000000,ap_ST_iter0_fsm_state2:00000000000000000000000010,ap_ST_iter0_fsm_state13:00000000000001000000000000,ap_ST_iter0_fsm_state24:00100000000000000000000000,ap_ST_iter0_fsm_state16:00000000001000000000000000,ap_ST_iter0_fsm_state5:00000000000000000000010000,ap_ST_iter0_fsm_state18:00000000100000000000000000,ap_ST_iter0_fsm_state7:00000000000000000001000000,ap_ST_iter0_fsm_state12:00000000000000100000000000,ap_ST_iter0_fsm_state23:00010000000000000000000000,ap_ST_iter0_fsm_state1:00000000000000000000000001,ap_ST_iter0_fsm_state15:00000000000100000000000000,ap_ST_iter0_fsm_state4:00000000000000000000001000,ap_ST_iter0_fsm_state26:10000000000000000000000000,ap_ST_iter0_fsm_state14:00000000000010000000000000,ap_ST_iter0_fsm_state25:01000000000000000000000000,ap_ST_iter0_fsm_state3:00000000000000000000000100,ap_ST_iter0_fsm_state21:00000100000000000000000000,ap_ST_iter0_fsm_state10:00000000000000001000000000,ap_ST_iter0_fsm_state17:00000000010000000000000000,ap_ST_iter0_fsm_state6:00000000000000000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_iter0_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_iter0_fsm[1]),
        .Q(ap_CS_iter0_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ap_ST_iter0_fsm_state20:00000010000000000000000000,ap_ST_iter0_fsm_state9:00000000000000000100000000,ap_ST_iter0_fsm_state19:00000001000000000000000000,ap_ST_iter0_fsm_state8:00000000000000000010000000,ap_ST_iter0_fsm_state22:00001000000000000000000000,ap_ST_iter0_fsm_state11:00000000000000010000000000,ap_ST_iter0_fsm_state2:00000000000000000000000010,ap_ST_iter0_fsm_state13:00000000000001000000000000,ap_ST_iter0_fsm_state24:00100000000000000000000000,ap_ST_iter0_fsm_state16:00000000001000000000000000,ap_ST_iter0_fsm_state5:00000000000000000000010000,ap_ST_iter0_fsm_state18:00000000100000000000000000,ap_ST_iter0_fsm_state7:00000000000000000001000000,ap_ST_iter0_fsm_state12:00000000000000100000000000,ap_ST_iter0_fsm_state23:00010000000000000000000000,ap_ST_iter0_fsm_state1:00000000000000000000000001,ap_ST_iter0_fsm_state15:00000000000100000000000000,ap_ST_iter0_fsm_state4:00000000000000000000001000,ap_ST_iter0_fsm_state26:10000000000000000000000000,ap_ST_iter0_fsm_state14:00000000000010000000000000,ap_ST_iter0_fsm_state25:01000000000000000000000000,ap_ST_iter0_fsm_state3:00000000000000000000000100,ap_ST_iter0_fsm_state21:00000100000000000000000000,ap_ST_iter0_fsm_state10:00000000000000001000000000,ap_ST_iter0_fsm_state17:00000000010000000000000000,ap_ST_iter0_fsm_state6:00000000000000000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_iter0_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_iter0_fsm[20]),
        .Q(ap_CS_iter0_fsm_state21),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ap_ST_iter0_fsm_state20:00000010000000000000000000,ap_ST_iter0_fsm_state9:00000000000000000100000000,ap_ST_iter0_fsm_state19:00000001000000000000000000,ap_ST_iter0_fsm_state8:00000000000000000010000000,ap_ST_iter0_fsm_state22:00001000000000000000000000,ap_ST_iter0_fsm_state11:00000000000000010000000000,ap_ST_iter0_fsm_state2:00000000000000000000000010,ap_ST_iter0_fsm_state13:00000000000001000000000000,ap_ST_iter0_fsm_state24:00100000000000000000000000,ap_ST_iter0_fsm_state16:00000000001000000000000000,ap_ST_iter0_fsm_state5:00000000000000000000010000,ap_ST_iter0_fsm_state18:00000000100000000000000000,ap_ST_iter0_fsm_state7:00000000000000000001000000,ap_ST_iter0_fsm_state12:00000000000000100000000000,ap_ST_iter0_fsm_state23:00010000000000000000000000,ap_ST_iter0_fsm_state1:00000000000000000000000001,ap_ST_iter0_fsm_state15:00000000000100000000000000,ap_ST_iter0_fsm_state4:00000000000000000000001000,ap_ST_iter0_fsm_state26:10000000000000000000000000,ap_ST_iter0_fsm_state14:00000000000010000000000000,ap_ST_iter0_fsm_state25:01000000000000000000000000,ap_ST_iter0_fsm_state3:00000000000000000000000100,ap_ST_iter0_fsm_state21:00000100000000000000000000,ap_ST_iter0_fsm_state10:00000000000000001000000000,ap_ST_iter0_fsm_state17:00000000010000000000000000,ap_ST_iter0_fsm_state6:00000000000000000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_iter0_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_iter0_fsm[21]),
        .Q(ap_CS_iter0_fsm_state22),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ap_ST_iter0_fsm_state20:00000010000000000000000000,ap_ST_iter0_fsm_state9:00000000000000000100000000,ap_ST_iter0_fsm_state19:00000001000000000000000000,ap_ST_iter0_fsm_state8:00000000000000000010000000,ap_ST_iter0_fsm_state22:00001000000000000000000000,ap_ST_iter0_fsm_state11:00000000000000010000000000,ap_ST_iter0_fsm_state2:00000000000000000000000010,ap_ST_iter0_fsm_state13:00000000000001000000000000,ap_ST_iter0_fsm_state24:00100000000000000000000000,ap_ST_iter0_fsm_state16:00000000001000000000000000,ap_ST_iter0_fsm_state5:00000000000000000000010000,ap_ST_iter0_fsm_state18:00000000100000000000000000,ap_ST_iter0_fsm_state7:00000000000000000001000000,ap_ST_iter0_fsm_state12:00000000000000100000000000,ap_ST_iter0_fsm_state23:00010000000000000000000000,ap_ST_iter0_fsm_state1:00000000000000000000000001,ap_ST_iter0_fsm_state15:00000000000100000000000000,ap_ST_iter0_fsm_state4:00000000000000000000001000,ap_ST_iter0_fsm_state26:10000000000000000000000000,ap_ST_iter0_fsm_state14:00000000000010000000000000,ap_ST_iter0_fsm_state25:01000000000000000000000000,ap_ST_iter0_fsm_state3:00000000000000000000000100,ap_ST_iter0_fsm_state21:00000100000000000000000000,ap_ST_iter0_fsm_state10:00000000000000001000000000,ap_ST_iter0_fsm_state17:00000000010000000000000000,ap_ST_iter0_fsm_state6:00000000000000000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_iter0_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_iter0_fsm[22]),
        .Q(ap_CS_iter0_fsm_state23),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ap_ST_iter0_fsm_state20:00000010000000000000000000,ap_ST_iter0_fsm_state9:00000000000000000100000000,ap_ST_iter0_fsm_state19:00000001000000000000000000,ap_ST_iter0_fsm_state8:00000000000000000010000000,ap_ST_iter0_fsm_state22:00001000000000000000000000,ap_ST_iter0_fsm_state11:00000000000000010000000000,ap_ST_iter0_fsm_state2:00000000000000000000000010,ap_ST_iter0_fsm_state13:00000000000001000000000000,ap_ST_iter0_fsm_state24:00100000000000000000000000,ap_ST_iter0_fsm_state16:00000000001000000000000000,ap_ST_iter0_fsm_state5:00000000000000000000010000,ap_ST_iter0_fsm_state18:00000000100000000000000000,ap_ST_iter0_fsm_state7:00000000000000000001000000,ap_ST_iter0_fsm_state12:00000000000000100000000000,ap_ST_iter0_fsm_state23:00010000000000000000000000,ap_ST_iter0_fsm_state1:00000000000000000000000001,ap_ST_iter0_fsm_state15:00000000000100000000000000,ap_ST_iter0_fsm_state4:00000000000000000000001000,ap_ST_iter0_fsm_state26:10000000000000000000000000,ap_ST_iter0_fsm_state14:00000000000010000000000000,ap_ST_iter0_fsm_state25:01000000000000000000000000,ap_ST_iter0_fsm_state3:00000000000000000000000100,ap_ST_iter0_fsm_state21:00000100000000000000000000,ap_ST_iter0_fsm_state10:00000000000000001000000000,ap_ST_iter0_fsm_state17:00000000010000000000000000,ap_ST_iter0_fsm_state6:00000000000000000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_iter0_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_iter0_fsm[23]),
        .Q(ap_CS_iter0_fsm_state24),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ap_ST_iter0_fsm_state20:00000010000000000000000000,ap_ST_iter0_fsm_state9:00000000000000000100000000,ap_ST_iter0_fsm_state19:00000001000000000000000000,ap_ST_iter0_fsm_state8:00000000000000000010000000,ap_ST_iter0_fsm_state22:00001000000000000000000000,ap_ST_iter0_fsm_state11:00000000000000010000000000,ap_ST_iter0_fsm_state2:00000000000000000000000010,ap_ST_iter0_fsm_state13:00000000000001000000000000,ap_ST_iter0_fsm_state24:00100000000000000000000000,ap_ST_iter0_fsm_state16:00000000001000000000000000,ap_ST_iter0_fsm_state5:00000000000000000000010000,ap_ST_iter0_fsm_state18:00000000100000000000000000,ap_ST_iter0_fsm_state7:00000000000000000001000000,ap_ST_iter0_fsm_state12:00000000000000100000000000,ap_ST_iter0_fsm_state23:00010000000000000000000000,ap_ST_iter0_fsm_state1:00000000000000000000000001,ap_ST_iter0_fsm_state15:00000000000100000000000000,ap_ST_iter0_fsm_state4:00000000000000000000001000,ap_ST_iter0_fsm_state26:10000000000000000000000000,ap_ST_iter0_fsm_state14:00000000000010000000000000,ap_ST_iter0_fsm_state25:01000000000000000000000000,ap_ST_iter0_fsm_state3:00000000000000000000000100,ap_ST_iter0_fsm_state21:00000100000000000000000000,ap_ST_iter0_fsm_state10:00000000000000001000000000,ap_ST_iter0_fsm_state17:00000000010000000000000000,ap_ST_iter0_fsm_state6:00000000000000000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_iter0_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_iter0_fsm[24]),
        .Q(ap_CS_iter0_fsm_state25),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ap_ST_iter0_fsm_state20:00000010000000000000000000,ap_ST_iter0_fsm_state9:00000000000000000100000000,ap_ST_iter0_fsm_state19:00000001000000000000000000,ap_ST_iter0_fsm_state8:00000000000000000010000000,ap_ST_iter0_fsm_state22:00001000000000000000000000,ap_ST_iter0_fsm_state11:00000000000000010000000000,ap_ST_iter0_fsm_state2:00000000000000000000000010,ap_ST_iter0_fsm_state13:00000000000001000000000000,ap_ST_iter0_fsm_state24:00100000000000000000000000,ap_ST_iter0_fsm_state16:00000000001000000000000000,ap_ST_iter0_fsm_state5:00000000000000000000010000,ap_ST_iter0_fsm_state18:00000000100000000000000000,ap_ST_iter0_fsm_state7:00000000000000000001000000,ap_ST_iter0_fsm_state12:00000000000000100000000000,ap_ST_iter0_fsm_state23:00010000000000000000000000,ap_ST_iter0_fsm_state1:00000000000000000000000001,ap_ST_iter0_fsm_state15:00000000000100000000000000,ap_ST_iter0_fsm_state4:00000000000000000000001000,ap_ST_iter0_fsm_state26:10000000000000000000000000,ap_ST_iter0_fsm_state14:00000000000010000000000000,ap_ST_iter0_fsm_state25:01000000000000000000000000,ap_ST_iter0_fsm_state3:00000000000000000000000100,ap_ST_iter0_fsm_state21:00000100000000000000000000,ap_ST_iter0_fsm_state10:00000000000000001000000000,ap_ST_iter0_fsm_state17:00000000010000000000000000,ap_ST_iter0_fsm_state6:00000000000000000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_iter0_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_iter0_fsm[25]),
        .Q(ap_CS_iter0_fsm_state26),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ap_ST_iter0_fsm_state20:00000010000000000000000000,ap_ST_iter0_fsm_state9:00000000000000000100000000,ap_ST_iter0_fsm_state19:00000001000000000000000000,ap_ST_iter0_fsm_state8:00000000000000000010000000,ap_ST_iter0_fsm_state22:00001000000000000000000000,ap_ST_iter0_fsm_state11:00000000000000010000000000,ap_ST_iter0_fsm_state2:00000000000000000000000010,ap_ST_iter0_fsm_state13:00000000000001000000000000,ap_ST_iter0_fsm_state24:00100000000000000000000000,ap_ST_iter0_fsm_state16:00000000001000000000000000,ap_ST_iter0_fsm_state5:00000000000000000000010000,ap_ST_iter0_fsm_state18:00000000100000000000000000,ap_ST_iter0_fsm_state7:00000000000000000001000000,ap_ST_iter0_fsm_state12:00000000000000100000000000,ap_ST_iter0_fsm_state23:00010000000000000000000000,ap_ST_iter0_fsm_state1:00000000000000000000000001,ap_ST_iter0_fsm_state15:00000000000100000000000000,ap_ST_iter0_fsm_state4:00000000000000000000001000,ap_ST_iter0_fsm_state26:10000000000000000000000000,ap_ST_iter0_fsm_state14:00000000000010000000000000,ap_ST_iter0_fsm_state25:01000000000000000000000000,ap_ST_iter0_fsm_state3:00000000000000000000000100,ap_ST_iter0_fsm_state21:00000100000000000000000000,ap_ST_iter0_fsm_state10:00000000000000001000000000,ap_ST_iter0_fsm_state17:00000000010000000000000000,ap_ST_iter0_fsm_state6:00000000000000000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_iter0_fsm_reg[2] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_44),
        .D(ap_CS_iter0_fsm_state2),
        .Q(ap_CS_iter0_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ap_ST_iter0_fsm_state20:00000010000000000000000000,ap_ST_iter0_fsm_state9:00000000000000000100000000,ap_ST_iter0_fsm_state19:00000001000000000000000000,ap_ST_iter0_fsm_state8:00000000000000000010000000,ap_ST_iter0_fsm_state22:00001000000000000000000000,ap_ST_iter0_fsm_state11:00000000000000010000000000,ap_ST_iter0_fsm_state2:00000000000000000000000010,ap_ST_iter0_fsm_state13:00000000000001000000000000,ap_ST_iter0_fsm_state24:00100000000000000000000000,ap_ST_iter0_fsm_state16:00000000001000000000000000,ap_ST_iter0_fsm_state5:00000000000000000000010000,ap_ST_iter0_fsm_state18:00000000100000000000000000,ap_ST_iter0_fsm_state7:00000000000000000001000000,ap_ST_iter0_fsm_state12:00000000000000100000000000,ap_ST_iter0_fsm_state23:00010000000000000000000000,ap_ST_iter0_fsm_state1:00000000000000000000000001,ap_ST_iter0_fsm_state15:00000000000100000000000000,ap_ST_iter0_fsm_state4:00000000000000000000001000,ap_ST_iter0_fsm_state26:10000000000000000000000000,ap_ST_iter0_fsm_state14:00000000000010000000000000,ap_ST_iter0_fsm_state25:01000000000000000000000000,ap_ST_iter0_fsm_state3:00000000000000000000000100,ap_ST_iter0_fsm_state21:00000100000000000000000000,ap_ST_iter0_fsm_state10:00000000000000001000000000,ap_ST_iter0_fsm_state17:00000000010000000000000000,ap_ST_iter0_fsm_state6:00000000000000000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_iter0_fsm_reg[3] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_44),
        .D(ap_CS_iter0_fsm_state3),
        .Q(ap_CS_iter0_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ap_ST_iter0_fsm_state20:00000010000000000000000000,ap_ST_iter0_fsm_state9:00000000000000000100000000,ap_ST_iter0_fsm_state19:00000001000000000000000000,ap_ST_iter0_fsm_state8:00000000000000000010000000,ap_ST_iter0_fsm_state22:00001000000000000000000000,ap_ST_iter0_fsm_state11:00000000000000010000000000,ap_ST_iter0_fsm_state2:00000000000000000000000010,ap_ST_iter0_fsm_state13:00000000000001000000000000,ap_ST_iter0_fsm_state24:00100000000000000000000000,ap_ST_iter0_fsm_state16:00000000001000000000000000,ap_ST_iter0_fsm_state5:00000000000000000000010000,ap_ST_iter0_fsm_state18:00000000100000000000000000,ap_ST_iter0_fsm_state7:00000000000000000001000000,ap_ST_iter0_fsm_state12:00000000000000100000000000,ap_ST_iter0_fsm_state23:00010000000000000000000000,ap_ST_iter0_fsm_state1:00000000000000000000000001,ap_ST_iter0_fsm_state15:00000000000100000000000000,ap_ST_iter0_fsm_state4:00000000000000000000001000,ap_ST_iter0_fsm_state26:10000000000000000000000000,ap_ST_iter0_fsm_state14:00000000000010000000000000,ap_ST_iter0_fsm_state25:01000000000000000000000000,ap_ST_iter0_fsm_state3:00000000000000000000000100,ap_ST_iter0_fsm_state21:00000100000000000000000000,ap_ST_iter0_fsm_state10:00000000000000001000000000,ap_ST_iter0_fsm_state17:00000000010000000000000000,ap_ST_iter0_fsm_state6:00000000000000000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_iter0_fsm_reg[4] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_44),
        .D(ap_CS_iter0_fsm_state4),
        .Q(ap_CS_iter0_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ap_ST_iter0_fsm_state20:00000010000000000000000000,ap_ST_iter0_fsm_state9:00000000000000000100000000,ap_ST_iter0_fsm_state19:00000001000000000000000000,ap_ST_iter0_fsm_state8:00000000000000000010000000,ap_ST_iter0_fsm_state22:00001000000000000000000000,ap_ST_iter0_fsm_state11:00000000000000010000000000,ap_ST_iter0_fsm_state2:00000000000000000000000010,ap_ST_iter0_fsm_state13:00000000000001000000000000,ap_ST_iter0_fsm_state24:00100000000000000000000000,ap_ST_iter0_fsm_state16:00000000001000000000000000,ap_ST_iter0_fsm_state5:00000000000000000000010000,ap_ST_iter0_fsm_state18:00000000100000000000000000,ap_ST_iter0_fsm_state7:00000000000000000001000000,ap_ST_iter0_fsm_state12:00000000000000100000000000,ap_ST_iter0_fsm_state23:00010000000000000000000000,ap_ST_iter0_fsm_state1:00000000000000000000000001,ap_ST_iter0_fsm_state15:00000000000100000000000000,ap_ST_iter0_fsm_state4:00000000000000000000001000,ap_ST_iter0_fsm_state26:10000000000000000000000000,ap_ST_iter0_fsm_state14:00000000000010000000000000,ap_ST_iter0_fsm_state25:01000000000000000000000000,ap_ST_iter0_fsm_state3:00000000000000000000000100,ap_ST_iter0_fsm_state21:00000100000000000000000000,ap_ST_iter0_fsm_state10:00000000000000001000000000,ap_ST_iter0_fsm_state17:00000000010000000000000000,ap_ST_iter0_fsm_state6:00000000000000000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_iter0_fsm_reg[5] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_44),
        .D(ap_CS_iter0_fsm_state5),
        .Q(ap_CS_iter0_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ap_ST_iter0_fsm_state20:00000010000000000000000000,ap_ST_iter0_fsm_state9:00000000000000000100000000,ap_ST_iter0_fsm_state19:00000001000000000000000000,ap_ST_iter0_fsm_state8:00000000000000000010000000,ap_ST_iter0_fsm_state22:00001000000000000000000000,ap_ST_iter0_fsm_state11:00000000000000010000000000,ap_ST_iter0_fsm_state2:00000000000000000000000010,ap_ST_iter0_fsm_state13:00000000000001000000000000,ap_ST_iter0_fsm_state24:00100000000000000000000000,ap_ST_iter0_fsm_state16:00000000001000000000000000,ap_ST_iter0_fsm_state5:00000000000000000000010000,ap_ST_iter0_fsm_state18:00000000100000000000000000,ap_ST_iter0_fsm_state7:00000000000000000001000000,ap_ST_iter0_fsm_state12:00000000000000100000000000,ap_ST_iter0_fsm_state23:00010000000000000000000000,ap_ST_iter0_fsm_state1:00000000000000000000000001,ap_ST_iter0_fsm_state15:00000000000100000000000000,ap_ST_iter0_fsm_state4:00000000000000000000001000,ap_ST_iter0_fsm_state26:10000000000000000000000000,ap_ST_iter0_fsm_state14:00000000000010000000000000,ap_ST_iter0_fsm_state25:01000000000000000000000000,ap_ST_iter0_fsm_state3:00000000000000000000000100,ap_ST_iter0_fsm_state21:00000100000000000000000000,ap_ST_iter0_fsm_state10:00000000000000001000000000,ap_ST_iter0_fsm_state17:00000000010000000000000000,ap_ST_iter0_fsm_state6:00000000000000000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_iter0_fsm_reg[6] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_44),
        .D(ap_CS_iter0_fsm_state6),
        .Q(ap_CS_iter0_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ap_ST_iter0_fsm_state20:00000010000000000000000000,ap_ST_iter0_fsm_state9:00000000000000000100000000,ap_ST_iter0_fsm_state19:00000001000000000000000000,ap_ST_iter0_fsm_state8:00000000000000000010000000,ap_ST_iter0_fsm_state22:00001000000000000000000000,ap_ST_iter0_fsm_state11:00000000000000010000000000,ap_ST_iter0_fsm_state2:00000000000000000000000010,ap_ST_iter0_fsm_state13:00000000000001000000000000,ap_ST_iter0_fsm_state24:00100000000000000000000000,ap_ST_iter0_fsm_state16:00000000001000000000000000,ap_ST_iter0_fsm_state5:00000000000000000000010000,ap_ST_iter0_fsm_state18:00000000100000000000000000,ap_ST_iter0_fsm_state7:00000000000000000001000000,ap_ST_iter0_fsm_state12:00000000000000100000000000,ap_ST_iter0_fsm_state23:00010000000000000000000000,ap_ST_iter0_fsm_state1:00000000000000000000000001,ap_ST_iter0_fsm_state15:00000000000100000000000000,ap_ST_iter0_fsm_state4:00000000000000000000001000,ap_ST_iter0_fsm_state26:10000000000000000000000000,ap_ST_iter0_fsm_state14:00000000000010000000000000,ap_ST_iter0_fsm_state25:01000000000000000000000000,ap_ST_iter0_fsm_state3:00000000000000000000000100,ap_ST_iter0_fsm_state21:00000100000000000000000000,ap_ST_iter0_fsm_state10:00000000000000001000000000,ap_ST_iter0_fsm_state17:00000000010000000000000000,ap_ST_iter0_fsm_state6:00000000000000000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_iter0_fsm_reg[7] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_44),
        .D(ap_CS_iter0_fsm_state7),
        .Q(ap_CS_iter0_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ap_ST_iter0_fsm_state20:00000010000000000000000000,ap_ST_iter0_fsm_state9:00000000000000000100000000,ap_ST_iter0_fsm_state19:00000001000000000000000000,ap_ST_iter0_fsm_state8:00000000000000000010000000,ap_ST_iter0_fsm_state22:00001000000000000000000000,ap_ST_iter0_fsm_state11:00000000000000010000000000,ap_ST_iter0_fsm_state2:00000000000000000000000010,ap_ST_iter0_fsm_state13:00000000000001000000000000,ap_ST_iter0_fsm_state24:00100000000000000000000000,ap_ST_iter0_fsm_state16:00000000001000000000000000,ap_ST_iter0_fsm_state5:00000000000000000000010000,ap_ST_iter0_fsm_state18:00000000100000000000000000,ap_ST_iter0_fsm_state7:00000000000000000001000000,ap_ST_iter0_fsm_state12:00000000000000100000000000,ap_ST_iter0_fsm_state23:00010000000000000000000000,ap_ST_iter0_fsm_state1:00000000000000000000000001,ap_ST_iter0_fsm_state15:00000000000100000000000000,ap_ST_iter0_fsm_state4:00000000000000000000001000,ap_ST_iter0_fsm_state26:10000000000000000000000000,ap_ST_iter0_fsm_state14:00000000000010000000000000,ap_ST_iter0_fsm_state25:01000000000000000000000000,ap_ST_iter0_fsm_state3:00000000000000000000000100,ap_ST_iter0_fsm_state21:00000100000000000000000000,ap_ST_iter0_fsm_state10:00000000000000001000000000,ap_ST_iter0_fsm_state17:00000000010000000000000000,ap_ST_iter0_fsm_state6:00000000000000000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_iter0_fsm_reg[8] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_44),
        .D(ap_CS_iter0_fsm_state8),
        .Q(ap_CS_iter0_fsm_state9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ap_ST_iter0_fsm_state20:00000010000000000000000000,ap_ST_iter0_fsm_state9:00000000000000000100000000,ap_ST_iter0_fsm_state19:00000001000000000000000000,ap_ST_iter0_fsm_state8:00000000000000000010000000,ap_ST_iter0_fsm_state22:00001000000000000000000000,ap_ST_iter0_fsm_state11:00000000000000010000000000,ap_ST_iter0_fsm_state2:00000000000000000000000010,ap_ST_iter0_fsm_state13:00000000000001000000000000,ap_ST_iter0_fsm_state24:00100000000000000000000000,ap_ST_iter0_fsm_state16:00000000001000000000000000,ap_ST_iter0_fsm_state5:00000000000000000000010000,ap_ST_iter0_fsm_state18:00000000100000000000000000,ap_ST_iter0_fsm_state7:00000000000000000001000000,ap_ST_iter0_fsm_state12:00000000000000100000000000,ap_ST_iter0_fsm_state23:00010000000000000000000000,ap_ST_iter0_fsm_state1:00000000000000000000000001,ap_ST_iter0_fsm_state15:00000000000100000000000000,ap_ST_iter0_fsm_state4:00000000000000000000001000,ap_ST_iter0_fsm_state26:10000000000000000000000000,ap_ST_iter0_fsm_state14:00000000000010000000000000,ap_ST_iter0_fsm_state25:01000000000000000000000000,ap_ST_iter0_fsm_state3:00000000000000000000000100,ap_ST_iter0_fsm_state21:00000100000000000000000000,ap_ST_iter0_fsm_state10:00000000000000001000000000,ap_ST_iter0_fsm_state17:00000000010000000000000000,ap_ST_iter0_fsm_state6:00000000000000000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_iter0_fsm_reg[9] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_44),
        .D(ap_CS_iter0_fsm_state9),
        .Q(ap_CS_iter0_fsm_state10),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ap_ST_iter1_fsm_state34:000000100000000,ap_ST_iter1_fsm_state39:010000000000000,ap_ST_iter1_fsm_state29:000000000001000,ap_ST_iter1_fsm_state33:000000010000000,ap_ST_iter1_fsm_state38:001000000000000,ap_ST_iter1_fsm_state28:000000000000100,ap_ST_iter1_fsm_state32:000000001000000,ap_ST_iter1_fsm_state37:000100000000000,ap_ST_iter1_fsm_state27:000000000000010,ap_ST_iter1_fsm_state35:000001000000000,ap_ST_iter1_fsm_state40:100000000000000,ap_ST_iter1_fsm_state30:000000000010000,ap_ST_iter1_fsm_state36:000010000000000,ap_ST_iter1_fsm_state0:000000000000001,ap_ST_iter1_fsm_state31:000000000100000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_iter1_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_iter1_fsm[0]),
        .Q(\ap_CS_iter1_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ap_ST_iter1_fsm_state34:000000100000000,ap_ST_iter1_fsm_state39:010000000000000,ap_ST_iter1_fsm_state29:000000000001000,ap_ST_iter1_fsm_state33:000000010000000,ap_ST_iter1_fsm_state38:001000000000000,ap_ST_iter1_fsm_state28:000000000000100,ap_ST_iter1_fsm_state32:000000001000000,ap_ST_iter1_fsm_state37:000100000000000,ap_ST_iter1_fsm_state27:000000000000010,ap_ST_iter1_fsm_state35:000001000000000,ap_ST_iter1_fsm_state40:100000000000000,ap_ST_iter1_fsm_state30:000000000010000,ap_ST_iter1_fsm_state36:000010000000000,ap_ST_iter1_fsm_state0:000000000000001,ap_ST_iter1_fsm_state31:000000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_iter1_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_iter1_fsm[10]),
        .Q(ap_CS_iter1_fsm_state36),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ap_ST_iter1_fsm_state34:000000100000000,ap_ST_iter1_fsm_state39:010000000000000,ap_ST_iter1_fsm_state29:000000000001000,ap_ST_iter1_fsm_state33:000000010000000,ap_ST_iter1_fsm_state38:001000000000000,ap_ST_iter1_fsm_state28:000000000000100,ap_ST_iter1_fsm_state32:000000001000000,ap_ST_iter1_fsm_state37:000100000000000,ap_ST_iter1_fsm_state27:000000000000010,ap_ST_iter1_fsm_state35:000001000000000,ap_ST_iter1_fsm_state40:100000000000000,ap_ST_iter1_fsm_state30:000000000010000,ap_ST_iter1_fsm_state36:000010000000000,ap_ST_iter1_fsm_state0:000000000000001,ap_ST_iter1_fsm_state31:000000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_iter1_fsm_reg[11] 
       (.C(ap_clk),
        .CE(OUT_r_BVALID),
        .D(ap_CS_iter1_fsm_state36),
        .Q(ap_CS_iter1_fsm_state37),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ap_ST_iter1_fsm_state34:000000100000000,ap_ST_iter1_fsm_state39:010000000000000,ap_ST_iter1_fsm_state29:000000000001000,ap_ST_iter1_fsm_state33:000000010000000,ap_ST_iter1_fsm_state38:001000000000000,ap_ST_iter1_fsm_state28:000000000000100,ap_ST_iter1_fsm_state32:000000001000000,ap_ST_iter1_fsm_state37:000100000000000,ap_ST_iter1_fsm_state27:000000000000010,ap_ST_iter1_fsm_state35:000001000000000,ap_ST_iter1_fsm_state40:100000000000000,ap_ST_iter1_fsm_state30:000000000010000,ap_ST_iter1_fsm_state36:000010000000000,ap_ST_iter1_fsm_state0:000000000000001,ap_ST_iter1_fsm_state31:000000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_iter1_fsm_reg[12] 
       (.C(ap_clk),
        .CE(OUT_r_BVALID),
        .D(ap_CS_iter1_fsm_state37),
        .Q(ap_CS_iter1_fsm_state38),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ap_ST_iter1_fsm_state34:000000100000000,ap_ST_iter1_fsm_state39:010000000000000,ap_ST_iter1_fsm_state29:000000000001000,ap_ST_iter1_fsm_state33:000000010000000,ap_ST_iter1_fsm_state38:001000000000000,ap_ST_iter1_fsm_state28:000000000000100,ap_ST_iter1_fsm_state32:000000001000000,ap_ST_iter1_fsm_state37:000100000000000,ap_ST_iter1_fsm_state27:000000000000010,ap_ST_iter1_fsm_state35:000001000000000,ap_ST_iter1_fsm_state40:100000000000000,ap_ST_iter1_fsm_state30:000000000010000,ap_ST_iter1_fsm_state36:000010000000000,ap_ST_iter1_fsm_state0:000000000000001,ap_ST_iter1_fsm_state31:000000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_iter1_fsm_reg[13] 
       (.C(ap_clk),
        .CE(OUT_r_BVALID),
        .D(ap_CS_iter1_fsm_state38),
        .Q(ap_CS_iter1_fsm_state39),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ap_ST_iter1_fsm_state34:000000100000000,ap_ST_iter1_fsm_state39:010000000000000,ap_ST_iter1_fsm_state29:000000000001000,ap_ST_iter1_fsm_state33:000000010000000,ap_ST_iter1_fsm_state38:001000000000000,ap_ST_iter1_fsm_state28:000000000000100,ap_ST_iter1_fsm_state32:000000001000000,ap_ST_iter1_fsm_state37:000100000000000,ap_ST_iter1_fsm_state27:000000000000010,ap_ST_iter1_fsm_state35:000001000000000,ap_ST_iter1_fsm_state40:100000000000000,ap_ST_iter1_fsm_state30:000000000010000,ap_ST_iter1_fsm_state36:000010000000000,ap_ST_iter1_fsm_state0:000000000000001,ap_ST_iter1_fsm_state31:000000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_iter1_fsm_reg[14] 
       (.C(ap_clk),
        .CE(OUT_r_BVALID),
        .D(ap_CS_iter1_fsm_state39),
        .Q(ap_CS_iter1_fsm_state40),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ap_ST_iter1_fsm_state34:000000100000000,ap_ST_iter1_fsm_state39:010000000000000,ap_ST_iter1_fsm_state29:000000000001000,ap_ST_iter1_fsm_state33:000000010000000,ap_ST_iter1_fsm_state38:001000000000000,ap_ST_iter1_fsm_state28:000000000000100,ap_ST_iter1_fsm_state32:000000001000000,ap_ST_iter1_fsm_state37:000100000000000,ap_ST_iter1_fsm_state27:000000000000010,ap_ST_iter1_fsm_state35:000001000000000,ap_ST_iter1_fsm_state40:100000000000000,ap_ST_iter1_fsm_state30:000000000010000,ap_ST_iter1_fsm_state36:000010000000000,ap_ST_iter1_fsm_state0:000000000000001,ap_ST_iter1_fsm_state31:000000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_iter1_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_iter1_fsm[1]),
        .Q(ap_CS_iter1_fsm_state27),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ap_ST_iter1_fsm_state34:000000100000000,ap_ST_iter1_fsm_state39:010000000000000,ap_ST_iter1_fsm_state29:000000000001000,ap_ST_iter1_fsm_state33:000000010000000,ap_ST_iter1_fsm_state38:001000000000000,ap_ST_iter1_fsm_state28:000000000000100,ap_ST_iter1_fsm_state32:000000001000000,ap_ST_iter1_fsm_state37:000100000000000,ap_ST_iter1_fsm_state27:000000000000010,ap_ST_iter1_fsm_state35:000001000000000,ap_ST_iter1_fsm_state40:100000000000000,ap_ST_iter1_fsm_state30:000000000010000,ap_ST_iter1_fsm_state36:000010000000000,ap_ST_iter1_fsm_state0:000000000000001,ap_ST_iter1_fsm_state31:000000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_iter1_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_iter1_fsm[2]),
        .Q(ap_CS_iter1_fsm_state28),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ap_ST_iter1_fsm_state34:000000100000000,ap_ST_iter1_fsm_state39:010000000000000,ap_ST_iter1_fsm_state29:000000000001000,ap_ST_iter1_fsm_state33:000000010000000,ap_ST_iter1_fsm_state38:001000000000000,ap_ST_iter1_fsm_state28:000000000000100,ap_ST_iter1_fsm_state32:000000001000000,ap_ST_iter1_fsm_state37:000100000000000,ap_ST_iter1_fsm_state27:000000000000010,ap_ST_iter1_fsm_state35:000001000000000,ap_ST_iter1_fsm_state40:100000000000000,ap_ST_iter1_fsm_state30:000000000010000,ap_ST_iter1_fsm_state36:000010000000000,ap_ST_iter1_fsm_state0:000000000000001,ap_ST_iter1_fsm_state31:000000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_iter1_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_iter1_fsm[3]),
        .Q(ap_CS_iter1_fsm_state29),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ap_ST_iter1_fsm_state34:000000100000000,ap_ST_iter1_fsm_state39:010000000000000,ap_ST_iter1_fsm_state29:000000000001000,ap_ST_iter1_fsm_state33:000000010000000,ap_ST_iter1_fsm_state38:001000000000000,ap_ST_iter1_fsm_state28:000000000000100,ap_ST_iter1_fsm_state32:000000001000000,ap_ST_iter1_fsm_state37:000100000000000,ap_ST_iter1_fsm_state27:000000000000010,ap_ST_iter1_fsm_state35:000001000000000,ap_ST_iter1_fsm_state40:100000000000000,ap_ST_iter1_fsm_state30:000000000010000,ap_ST_iter1_fsm_state36:000010000000000,ap_ST_iter1_fsm_state0:000000000000001,ap_ST_iter1_fsm_state31:000000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_iter1_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_iter1_fsm[4]),
        .Q(ap_CS_iter1_fsm_state30),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ap_ST_iter1_fsm_state34:000000100000000,ap_ST_iter1_fsm_state39:010000000000000,ap_ST_iter1_fsm_state29:000000000001000,ap_ST_iter1_fsm_state33:000000010000000,ap_ST_iter1_fsm_state38:001000000000000,ap_ST_iter1_fsm_state28:000000000000100,ap_ST_iter1_fsm_state32:000000001000000,ap_ST_iter1_fsm_state37:000100000000000,ap_ST_iter1_fsm_state27:000000000000010,ap_ST_iter1_fsm_state35:000001000000000,ap_ST_iter1_fsm_state40:100000000000000,ap_ST_iter1_fsm_state30:000000000010000,ap_ST_iter1_fsm_state36:000010000000000,ap_ST_iter1_fsm_state0:000000000000001,ap_ST_iter1_fsm_state31:000000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_iter1_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_iter1_fsm[5]),
        .Q(ap_CS_iter1_fsm_state31),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ap_ST_iter1_fsm_state34:000000100000000,ap_ST_iter1_fsm_state39:010000000000000,ap_ST_iter1_fsm_state29:000000000001000,ap_ST_iter1_fsm_state33:000000010000000,ap_ST_iter1_fsm_state38:001000000000000,ap_ST_iter1_fsm_state28:000000000000100,ap_ST_iter1_fsm_state32:000000001000000,ap_ST_iter1_fsm_state37:000100000000000,ap_ST_iter1_fsm_state27:000000000000010,ap_ST_iter1_fsm_state35:000001000000000,ap_ST_iter1_fsm_state40:100000000000000,ap_ST_iter1_fsm_state30:000000000010000,ap_ST_iter1_fsm_state36:000010000000000,ap_ST_iter1_fsm_state0:000000000000001,ap_ST_iter1_fsm_state31:000000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_iter1_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_iter1_fsm[6]),
        .Q(ap_CS_iter1_fsm_state32),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ap_ST_iter1_fsm_state34:000000100000000,ap_ST_iter1_fsm_state39:010000000000000,ap_ST_iter1_fsm_state29:000000000001000,ap_ST_iter1_fsm_state33:000000010000000,ap_ST_iter1_fsm_state38:001000000000000,ap_ST_iter1_fsm_state28:000000000000100,ap_ST_iter1_fsm_state32:000000001000000,ap_ST_iter1_fsm_state37:000100000000000,ap_ST_iter1_fsm_state27:000000000000010,ap_ST_iter1_fsm_state35:000001000000000,ap_ST_iter1_fsm_state40:100000000000000,ap_ST_iter1_fsm_state30:000000000010000,ap_ST_iter1_fsm_state36:000010000000000,ap_ST_iter1_fsm_state0:000000000000001,ap_ST_iter1_fsm_state31:000000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_iter1_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_iter1_fsm[7]),
        .Q(ap_CS_iter1_fsm_state33),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ap_ST_iter1_fsm_state34:000000100000000,ap_ST_iter1_fsm_state39:010000000000000,ap_ST_iter1_fsm_state29:000000000001000,ap_ST_iter1_fsm_state33:000000010000000,ap_ST_iter1_fsm_state38:001000000000000,ap_ST_iter1_fsm_state28:000000000000100,ap_ST_iter1_fsm_state32:000000001000000,ap_ST_iter1_fsm_state37:000100000000000,ap_ST_iter1_fsm_state27:000000000000010,ap_ST_iter1_fsm_state35:000001000000000,ap_ST_iter1_fsm_state40:100000000000000,ap_ST_iter1_fsm_state30:000000000010000,ap_ST_iter1_fsm_state36:000010000000000,ap_ST_iter1_fsm_state0:000000000000001,ap_ST_iter1_fsm_state31:000000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_iter1_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_iter1_fsm[8]),
        .Q(ap_CS_iter1_fsm_state34),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ap_ST_iter1_fsm_state34:000000100000000,ap_ST_iter1_fsm_state39:010000000000000,ap_ST_iter1_fsm_state29:000000000001000,ap_ST_iter1_fsm_state33:000000010000000,ap_ST_iter1_fsm_state38:001000000000000,ap_ST_iter1_fsm_state28:000000000000100,ap_ST_iter1_fsm_state32:000000001000000,ap_ST_iter1_fsm_state37:000100000000000,ap_ST_iter1_fsm_state27:000000000000010,ap_ST_iter1_fsm_state35:000001000000000,ap_ST_iter1_fsm_state40:100000000000000,ap_ST_iter1_fsm_state30:000000000010000,ap_ST_iter1_fsm_state36:000010000000000,ap_ST_iter1_fsm_state0:000000000000001,ap_ST_iter1_fsm_state31:000000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_iter1_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_iter1_fsm[9]),
        .Q(ap_CS_iter1_fsm_state35),
        .R(ap_rst_n_inv));
  FDRE \ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_773),
        .D(rcReceiver_CTRL_s_axi_U_n_163),
        .Q(ap_phi_reg_pp0_iter0_p_Val2_11_reg_927[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[10] 
       (.C(ap_clk),
        .CE(ap_condition_773),
        .D(rcReceiver_CTRL_s_axi_U_n_153),
        .Q(ap_phi_reg_pp0_iter0_p_Val2_11_reg_927[10]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_773),
        .D(rcReceiver_CTRL_s_axi_U_n_162),
        .Q(ap_phi_reg_pp0_iter0_p_Val2_11_reg_927[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_773),
        .D(rcReceiver_CTRL_s_axi_U_n_161),
        .Q(ap_phi_reg_pp0_iter0_p_Val2_11_reg_927[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_773),
        .D(rcReceiver_CTRL_s_axi_U_n_160),
        .Q(ap_phi_reg_pp0_iter0_p_Val2_11_reg_927[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_773),
        .D(rcReceiver_CTRL_s_axi_U_n_159),
        .Q(ap_phi_reg_pp0_iter0_p_Val2_11_reg_927[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_773),
        .D(rcReceiver_CTRL_s_axi_U_n_158),
        .Q(ap_phi_reg_pp0_iter0_p_Val2_11_reg_927[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_773),
        .D(rcReceiver_CTRL_s_axi_U_n_157),
        .Q(ap_phi_reg_pp0_iter0_p_Val2_11_reg_927[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_773),
        .D(rcReceiver_CTRL_s_axi_U_n_156),
        .Q(ap_phi_reg_pp0_iter0_p_Val2_11_reg_927[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_773),
        .D(rcReceiver_CTRL_s_axi_U_n_155),
        .Q(ap_phi_reg_pp0_iter0_p_Val2_11_reg_927[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_773),
        .D(rcReceiver_CTRL_s_axi_U_n_154),
        .Q(ap_phi_reg_pp0_iter0_p_Val2_11_reg_927[9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_773),
        .D(rcReceiver_CTRL_s_axi_U_n_152),
        .Q(ap_phi_reg_pp0_iter0_p_Val2_7_reg_917[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[10] 
       (.C(ap_clk),
        .CE(ap_condition_773),
        .D(rcReceiver_CTRL_s_axi_U_n_142),
        .Q(ap_phi_reg_pp0_iter0_p_Val2_7_reg_917[10]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_773),
        .D(rcReceiver_CTRL_s_axi_U_n_151),
        .Q(ap_phi_reg_pp0_iter0_p_Val2_7_reg_917[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_773),
        .D(rcReceiver_CTRL_s_axi_U_n_150),
        .Q(ap_phi_reg_pp0_iter0_p_Val2_7_reg_917[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_773),
        .D(rcReceiver_CTRL_s_axi_U_n_149),
        .Q(ap_phi_reg_pp0_iter0_p_Val2_7_reg_917[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_773),
        .D(rcReceiver_CTRL_s_axi_U_n_148),
        .Q(ap_phi_reg_pp0_iter0_p_Val2_7_reg_917[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_773),
        .D(rcReceiver_CTRL_s_axi_U_n_147),
        .Q(ap_phi_reg_pp0_iter0_p_Val2_7_reg_917[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_773),
        .D(rcReceiver_CTRL_s_axi_U_n_146),
        .Q(ap_phi_reg_pp0_iter0_p_Val2_7_reg_917[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_773),
        .D(rcReceiver_CTRL_s_axi_U_n_145),
        .Q(ap_phi_reg_pp0_iter0_p_Val2_7_reg_917[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_773),
        .D(rcReceiver_CTRL_s_axi_U_n_144),
        .Q(ap_phi_reg_pp0_iter0_p_Val2_7_reg_917[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_773),
        .D(rcReceiver_CTRL_s_axi_U_n_143),
        .Q(ap_phi_reg_pp0_iter0_p_Val2_7_reg_917[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_reg_ioackin_OUT_r_AWREADY_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rcReceiver_OUT_r_m_axi_U_n_51),
        .Q(ap_reg_ioackin_OUT_r_AWREADY_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_reg_ioackin_OUT_r_WREADY_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rcReceiver_OUT_r_m_axi_U_n_25),
        .Q(ap_reg_ioackin_OUT_r_WREADY_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_0_reg[0] 
       (.C(ap_clk),
        .CE(channels_00),
        .D(tmp_2_fu_1040_p3[0]),
        .Q(channels_0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_0_reg[10] 
       (.C(ap_clk),
        .CE(channels_00),
        .D(tmp_2_fu_1040_p3[10]),
        .Q(channels_0[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_0_reg[1] 
       (.C(ap_clk),
        .CE(channels_00),
        .D(tmp_2_fu_1040_p3[1]),
        .Q(channels_0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_0_reg[2] 
       (.C(ap_clk),
        .CE(channels_00),
        .D(tmp_2_fu_1040_p3[2]),
        .Q(channels_0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_0_reg[3] 
       (.C(ap_clk),
        .CE(channels_00),
        .D(tmp_2_fu_1040_p3[3]),
        .Q(channels_0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_0_reg[4] 
       (.C(ap_clk),
        .CE(channels_00),
        .D(tmp_2_fu_1040_p3[4]),
        .Q(channels_0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_0_reg[5] 
       (.C(ap_clk),
        .CE(channels_00),
        .D(tmp_2_fu_1040_p3[5]),
        .Q(channels_0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_0_reg[6] 
       (.C(ap_clk),
        .CE(channels_00),
        .D(tmp_2_fu_1040_p3[6]),
        .Q(channels_0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_0_reg[7] 
       (.C(ap_clk),
        .CE(channels_00),
        .D(tmp_2_fu_1040_p3[7]),
        .Q(channels_0[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_0_reg[8] 
       (.C(ap_clk),
        .CE(channels_00),
        .D(tmp_2_fu_1040_p3[8]),
        .Q(channels_0[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_0_reg[9] 
       (.C(ap_clk),
        .CE(channels_00),
        .D(tmp_2_fu_1040_p3[9]),
        .Q(channels_0[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_10_reg[0] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_114),
        .D(tmp_37_reg_2949[0]),
        .Q(channels_10[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_10_reg[10] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_114),
        .D(tmp_92_cast_cast_cas_fu_2383_p3),
        .Q(channels_10[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_10_reg[1] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_114),
        .D(tmp_37_reg_2949[1]),
        .Q(channels_10[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_10_reg[2] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_114),
        .D(tmp_2_fu_1040_p3[0]),
        .Q(channels_10[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_10_reg[3] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_114),
        .D(tmp_2_fu_1040_p3[1]),
        .Q(channels_10[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_10_reg[4] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_114),
        .D(tmp_2_fu_1040_p3[2]),
        .Q(channels_10[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_10_reg[5] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_114),
        .D(tmp_2_fu_1040_p3[3]),
        .Q(channels_10[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_10_reg[6] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_114),
        .D(tmp_2_fu_1040_p3[4]),
        .Q(channels_10[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_10_reg[7] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_114),
        .D(tmp_2_fu_1040_p3[5]),
        .Q(channels_10[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_10_reg[8] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_114),
        .D(tmp_2_fu_1040_p3[6]),
        .Q(channels_10[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_10_reg[9] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_114),
        .D(tmp_2_fu_1040_p3[7]),
        .Q(channels_10[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_11_reg[0] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_65),
        .D(tmp_44_reg_3032[0]),
        .Q(channels_11[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_11_reg[10] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_65),
        .D(rcReceiver_CTRL_s_axi_U_n_165),
        .Q(channels_11[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_11_reg[1] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_65),
        .D(tmp_44_reg_3032[1]),
        .Q(channels_11[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_11_reg[2] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_65),
        .D(tmp_44_reg_3032[2]),
        .Q(channels_11[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_11_reg[3] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_65),
        .D(tmp_44_reg_3032[3]),
        .Q(channels_11[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_11_reg[4] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_65),
        .D(tmp_44_reg_3032[4]),
        .Q(channels_11[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_11_reg[5] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_65),
        .D(tmp_44_reg_3032[5]),
        .Q(channels_11[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_11_reg[6] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_65),
        .D(tmp_44_reg_3032[6]),
        .Q(channels_11[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_11_reg[7] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_65),
        .D(tmp_92_cast_cast_cas_fu_2383_p3),
        .Q(channels_11[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_11_reg[8] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_65),
        .D(tmp_95_cast_cast_cas_fu_2405_p3),
        .Q(channels_11[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_11_reg[9] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_65),
        .D(rcReceiver_CTRL_s_axi_U_n_168),
        .Q(channels_11[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_12_reg[0] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_66),
        .D(tmp_47_reg_3063[0]),
        .Q(channels_12[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_12_reg[10] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_66),
        .D(rcReceiver_CTRL_s_axi_U_n_171),
        .Q(channels_12[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_12_reg[1] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_66),
        .D(tmp_47_reg_3063[1]),
        .Q(channels_12[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_12_reg[2] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_66),
        .D(tmp_47_reg_3063[2]),
        .Q(channels_12[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_12_reg[3] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_66),
        .D(tmp_47_reg_3063[3]),
        .Q(channels_12[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_12_reg[4] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_66),
        .D(tmp_92_cast_cast_cas_fu_2383_p3),
        .Q(channels_12[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_12_reg[5] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_66),
        .D(tmp_95_cast_cast_cas_fu_2405_p3),
        .Q(channels_12[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_12_reg[6] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_66),
        .D(rcReceiver_CTRL_s_axi_U_n_168),
        .Q(channels_12[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_12_reg[7] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_66),
        .D(rcReceiver_CTRL_s_axi_U_n_165),
        .Q(channels_12[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_12_reg[8] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_66),
        .D(rcReceiver_CTRL_s_axi_U_n_173),
        .Q(channels_12[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_12_reg[9] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_66),
        .D(rcReceiver_CTRL_s_axi_U_n_172),
        .Q(channels_12[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_13_reg[0] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_71),
        .D(tmp_53_reg_3094),
        .Q(channels_13[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_13_reg[10] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_71),
        .D(tmp_95_cast_cast_cas_fu_2405_p3),
        .Q(channels_13[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_13_reg[1] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_71),
        .D(tmp_2_fu_1040_p3[0]),
        .Q(channels_13[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_13_reg[2] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_71),
        .D(tmp_2_fu_1040_p3[1]),
        .Q(channels_13[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_13_reg[3] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_71),
        .D(tmp_2_fu_1040_p3[2]),
        .Q(channels_13[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_13_reg[4] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_71),
        .D(tmp_2_fu_1040_p3[3]),
        .Q(channels_13[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_13_reg[5] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_71),
        .D(tmp_2_fu_1040_p3[4]),
        .Q(channels_13[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_13_reg[6] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_71),
        .D(tmp_2_fu_1040_p3[5]),
        .Q(channels_13[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_13_reg[7] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_71),
        .D(tmp_2_fu_1040_p3[6]),
        .Q(channels_13[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_13_reg[8] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_71),
        .D(tmp_2_fu_1040_p3[7]),
        .Q(channels_13[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_13_reg[9] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_71),
        .D(tmp_92_cast_cast_cas_fu_2383_p3),
        .Q(channels_13[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_14_reg[0] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_72),
        .D(tmp_57_reg_3151[0]),
        .Q(channels_14[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_14_reg[10] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_72),
        .D(rcReceiver_CTRL_s_axi_U_n_173),
        .Q(channels_14[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_14_reg[1] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_72),
        .D(tmp_57_reg_3151[1]),
        .Q(channels_14[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_14_reg[2] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_72),
        .D(tmp_57_reg_3151[2]),
        .Q(channels_14[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_14_reg[3] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_72),
        .D(tmp_57_reg_3151[3]),
        .Q(channels_14[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_14_reg[4] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_72),
        .D(tmp_57_reg_3151[4]),
        .Q(channels_14[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_14_reg[5] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_72),
        .D(tmp_57_reg_3151[5]),
        .Q(channels_14[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_14_reg[6] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_72),
        .D(tmp_92_cast_cast_cas_fu_2383_p3),
        .Q(channels_14[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_14_reg[7] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_72),
        .D(tmp_95_cast_cast_cas_fu_2405_p3),
        .Q(channels_14[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_14_reg[8] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_72),
        .D(rcReceiver_CTRL_s_axi_U_n_168),
        .Q(channels_14[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_14_reg[9] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_72),
        .D(rcReceiver_CTRL_s_axi_U_n_165),
        .Q(channels_14[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_15_reg[0] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_111),
        .D(tmp_33_fu_1472_p3[0]),
        .Q(channels_15[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_15_reg[10] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_111),
        .D(rcReceiver_CTRL_s_axi_U_n_170),
        .Q(channels_15[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_15_reg[1] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_111),
        .D(tmp_33_fu_1472_p3[1]),
        .Q(channels_15[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_15_reg[2] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_111),
        .D(tmp_33_fu_1472_p3[2]),
        .Q(channels_15[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_15_reg[3] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_111),
        .D(tmp_92_cast_cast_cas_fu_2383_p3),
        .Q(channels_15[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_15_reg[4] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_111),
        .D(tmp_95_cast_cast_cas_fu_2405_p3),
        .Q(channels_15[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_15_reg[5] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_111),
        .D(rcReceiver_CTRL_s_axi_U_n_168),
        .Q(channels_15[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_15_reg[6] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_111),
        .D(rcReceiver_CTRL_s_axi_U_n_165),
        .Q(channels_15[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_15_reg[7] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_111),
        .D(rcReceiver_CTRL_s_axi_U_n_173),
        .Q(channels_15[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_15_reg[8] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_111),
        .D(rcReceiver_CTRL_s_axi_U_n_172),
        .Q(channels_15[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_15_reg[9] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_111),
        .D(rcReceiver_CTRL_s_axi_U_n_171),
        .Q(channels_15[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_16_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rcReceiver_CTRL_s_axi_U_n_182),
        .Q(channels_16),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_17_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rcReceiver_CTRL_s_axi_U_n_183),
        .Q(channels_17),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_1_reg[0] 
       (.C(ap_clk),
        .CE(channels_00),
        .D(tmp_7_fu_1067_p3[0]),
        .Q(channels_1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_1_reg[10] 
       (.C(ap_clk),
        .CE(channels_00),
        .D(tmp_7_fu_1067_p3[10]),
        .Q(channels_1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_1_reg[1] 
       (.C(ap_clk),
        .CE(channels_00),
        .D(tmp_7_fu_1067_p3[1]),
        .Q(channels_1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_1_reg[2] 
       (.C(ap_clk),
        .CE(channels_00),
        .D(tmp_7_fu_1067_p3[2]),
        .Q(channels_1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_1_reg[3] 
       (.C(ap_clk),
        .CE(channels_00),
        .D(tmp_7_fu_1067_p3[3]),
        .Q(channels_1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_1_reg[4] 
       (.C(ap_clk),
        .CE(channels_00),
        .D(tmp_7_fu_1067_p3[4]),
        .Q(channels_1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_1_reg[5] 
       (.C(ap_clk),
        .CE(channels_00),
        .D(tmp_7_fu_1067_p3[5]),
        .Q(channels_1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_1_reg[6] 
       (.C(ap_clk),
        .CE(channels_00),
        .D(tmp_7_fu_1067_p3[6]),
        .Q(channels_1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_1_reg[7] 
       (.C(ap_clk),
        .CE(channels_00),
        .D(tmp_7_fu_1067_p3[7]),
        .Q(channels_1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_1_reg[8] 
       (.C(ap_clk),
        .CE(channels_00),
        .D(tmp_7_fu_1067_p3[8]),
        .Q(channels_1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_1_reg[9] 
       (.C(ap_clk),
        .CE(channels_00),
        .D(tmp_7_fu_1067_p3[9]),
        .Q(channels_1[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_2_reg[0] 
       (.C(ap_clk),
        .CE(channels_00),
        .D(tmp_15_fu_1119_p3[0]),
        .Q(channels_2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_2_reg[10] 
       (.C(ap_clk),
        .CE(channels_00),
        .D(tmp_15_fu_1119_p3[10]),
        .Q(channels_2[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_2_reg[1] 
       (.C(ap_clk),
        .CE(channels_00),
        .D(tmp_15_fu_1119_p3[1]),
        .Q(channels_2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_2_reg[2] 
       (.C(ap_clk),
        .CE(channels_00),
        .D(tmp_15_fu_1119_p3[2]),
        .Q(channels_2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_2_reg[3] 
       (.C(ap_clk),
        .CE(channels_00),
        .D(tmp_15_fu_1119_p3[3]),
        .Q(channels_2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_2_reg[4] 
       (.C(ap_clk),
        .CE(channels_00),
        .D(tmp_15_fu_1119_p3[4]),
        .Q(channels_2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_2_reg[5] 
       (.C(ap_clk),
        .CE(channels_00),
        .D(tmp_15_fu_1119_p3[5]),
        .Q(channels_2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_2_reg[6] 
       (.C(ap_clk),
        .CE(channels_00),
        .D(tmp_15_fu_1119_p3[6]),
        .Q(channels_2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_2_reg[7] 
       (.C(ap_clk),
        .CE(channels_00),
        .D(tmp_15_fu_1119_p3[7]),
        .Q(channels_2[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_2_reg[8] 
       (.C(ap_clk),
        .CE(channels_00),
        .D(tmp_15_fu_1119_p3[8]),
        .Q(channels_2[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_2_reg[9] 
       (.C(ap_clk),
        .CE(channels_00),
        .D(tmp_15_fu_1119_p3[9]),
        .Q(channels_2[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_3_reg[0] 
       (.C(ap_clk),
        .CE(channels_00),
        .D(tmp_18_fu_1146_p3[0]),
        .Q(channels_3[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_3_reg[10] 
       (.C(ap_clk),
        .CE(channels_00),
        .D(tmp_18_fu_1146_p3[10]),
        .Q(channels_3[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_3_reg[1] 
       (.C(ap_clk),
        .CE(channels_00),
        .D(tmp_18_fu_1146_p3[1]),
        .Q(channels_3[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_3_reg[2] 
       (.C(ap_clk),
        .CE(channels_00),
        .D(tmp_18_fu_1146_p3[2]),
        .Q(channels_3[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_3_reg[3] 
       (.C(ap_clk),
        .CE(channels_00),
        .D(tmp_18_fu_1146_p3[3]),
        .Q(channels_3[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_3_reg[4] 
       (.C(ap_clk),
        .CE(channels_00),
        .D(tmp_18_fu_1146_p3[4]),
        .Q(channels_3[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_3_reg[5] 
       (.C(ap_clk),
        .CE(channels_00),
        .D(tmp_18_fu_1146_p3[5]),
        .Q(channels_3[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_3_reg[6] 
       (.C(ap_clk),
        .CE(channels_00),
        .D(tmp_18_fu_1146_p3[6]),
        .Q(channels_3[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_3_reg[7] 
       (.C(ap_clk),
        .CE(channels_00),
        .D(tmp_18_fu_1146_p3[7]),
        .Q(channels_3[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_3_reg[8] 
       (.C(ap_clk),
        .CE(channels_00),
        .D(tmp_18_fu_1146_p3[8]),
        .Q(channels_3[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_3_reg[9] 
       (.C(ap_clk),
        .CE(channels_00),
        .D(tmp_18_fu_1146_p3[9]),
        .Q(channels_3[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_4_reg[0] 
       (.C(ap_clk),
        .CE(channels_00),
        .D(tmp_21_fu_1173_p3[0]),
        .Q(channels_4[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_4_reg[10] 
       (.C(ap_clk),
        .CE(channels_00),
        .D(tmp_21_fu_1173_p3[10]),
        .Q(channels_4[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_4_reg[1] 
       (.C(ap_clk),
        .CE(channels_00),
        .D(tmp_21_fu_1173_p3[1]),
        .Q(channels_4[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_4_reg[2] 
       (.C(ap_clk),
        .CE(channels_00),
        .D(tmp_21_fu_1173_p3[2]),
        .Q(channels_4[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_4_reg[3] 
       (.C(ap_clk),
        .CE(channels_00),
        .D(tmp_21_fu_1173_p3[3]),
        .Q(channels_4[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_4_reg[4] 
       (.C(ap_clk),
        .CE(channels_00),
        .D(tmp_21_fu_1173_p3[4]),
        .Q(channels_4[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_4_reg[5] 
       (.C(ap_clk),
        .CE(channels_00),
        .D(tmp_21_fu_1173_p3[5]),
        .Q(channels_4[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_4_reg[6] 
       (.C(ap_clk),
        .CE(channels_00),
        .D(tmp_21_fu_1173_p3[6]),
        .Q(channels_4[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_4_reg[7] 
       (.C(ap_clk),
        .CE(channels_00),
        .D(tmp_21_fu_1173_p3[7]),
        .Q(channels_4[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_4_reg[8] 
       (.C(ap_clk),
        .CE(channels_00),
        .D(tmp_21_fu_1173_p3[8]),
        .Q(channels_4[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_4_reg[9] 
       (.C(ap_clk),
        .CE(channels_00),
        .D(tmp_21_fu_1173_p3[9]),
        .Q(channels_4[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_5_reg[0] 
       (.C(ap_clk),
        .CE(channels_00),
        .D(tmp_28_fu_1222_p3[0]),
        .Q(channels_5[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_5_reg[10] 
       (.C(ap_clk),
        .CE(channels_00),
        .D(tmp_28_fu_1222_p3[10]),
        .Q(channels_5[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_5_reg[1] 
       (.C(ap_clk),
        .CE(channels_00),
        .D(tmp_28_fu_1222_p3[1]),
        .Q(channels_5[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_5_reg[2] 
       (.C(ap_clk),
        .CE(channels_00),
        .D(tmp_28_fu_1222_p3[2]),
        .Q(channels_5[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_5_reg[3] 
       (.C(ap_clk),
        .CE(channels_00),
        .D(tmp_28_fu_1222_p3[3]),
        .Q(channels_5[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_5_reg[4] 
       (.C(ap_clk),
        .CE(channels_00),
        .D(tmp_28_fu_1222_p3[4]),
        .Q(channels_5[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_5_reg[5] 
       (.C(ap_clk),
        .CE(channels_00),
        .D(tmp_28_fu_1222_p3[5]),
        .Q(channels_5[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_5_reg[6] 
       (.C(ap_clk),
        .CE(channels_00),
        .D(tmp_28_fu_1222_p3[6]),
        .Q(channels_5[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_5_reg[7] 
       (.C(ap_clk),
        .CE(channels_00),
        .D(tmp_28_fu_1222_p3[7]),
        .Q(channels_5[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_5_reg[8] 
       (.C(ap_clk),
        .CE(channels_00),
        .D(tmp_28_fu_1222_p3[8]),
        .Q(channels_5[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_5_reg[9] 
       (.C(ap_clk),
        .CE(channels_00),
        .D(tmp_28_fu_1222_p3[9]),
        .Q(channels_5[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_6_reg[0] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_60),
        .D(tmp_29_reg_2826[0]),
        .Q(channels_6[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_6_reg[10] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_60),
        .D(rcReceiver_CTRL_s_axi_U_n_173),
        .Q(channels_6[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_6_reg[1] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_60),
        .D(tmp_29_reg_2826[1]),
        .Q(channels_6[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_6_reg[2] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_60),
        .D(tmp_29_reg_2826[2]),
        .Q(channels_6[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_6_reg[3] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_60),
        .D(tmp_29_reg_2826[3]),
        .Q(channels_6[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_6_reg[4] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_60),
        .D(tmp_29_reg_2826[4]),
        .Q(channels_6[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_6_reg[5] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_60),
        .D(tmp_29_reg_2826[5]),
        .Q(channels_6[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_6_reg[6] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_60),
        .D(tmp_92_cast_cast_cas_fu_2383_p3),
        .Q(channels_6[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_6_reg[7] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_60),
        .D(tmp_95_cast_cast_cas_fu_2405_p3),
        .Q(channels_6[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_6_reg[8] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_60),
        .D(rcReceiver_CTRL_s_axi_U_n_168),
        .Q(channels_6[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_6_reg[9] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_60),
        .D(rcReceiver_CTRL_s_axi_U_n_165),
        .Q(channels_6[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_7_reg[0] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_59),
        .D(tmp_33_fu_1472_p3[0]),
        .Q(channels_7[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_7_reg[10] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_59),
        .D(rcReceiver_CTRL_s_axi_U_n_170),
        .Q(channels_7[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_7_reg[1] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_59),
        .D(tmp_33_fu_1472_p3[1]),
        .Q(channels_7[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_7_reg[2] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_59),
        .D(tmp_33_fu_1472_p3[2]),
        .Q(channels_7[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_7_reg[3] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_59),
        .D(tmp_92_cast_cast_cas_fu_2383_p3),
        .Q(channels_7[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_7_reg[4] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_59),
        .D(tmp_95_cast_cast_cas_fu_2405_p3),
        .Q(channels_7[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_7_reg[5] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_59),
        .D(rcReceiver_CTRL_s_axi_U_n_168),
        .Q(channels_7[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_7_reg[6] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_59),
        .D(rcReceiver_CTRL_s_axi_U_n_165),
        .Q(channels_7[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_7_reg[7] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_59),
        .D(rcReceiver_CTRL_s_axi_U_n_173),
        .Q(channels_7[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_7_reg[8] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_59),
        .D(rcReceiver_CTRL_s_axi_U_n_172),
        .Q(channels_7[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_7_reg[9] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_59),
        .D(rcReceiver_CTRL_s_axi_U_n_171),
        .Q(channels_7[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_8_reg[0] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_64),
        .D(tmp_2_fu_1040_p3[0]),
        .Q(channels_8[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_8_reg[10] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_64),
        .D(rcReceiver_CTRL_s_axi_U_n_168),
        .Q(channels_8[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_8_reg[1] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_64),
        .D(tmp_2_fu_1040_p3[1]),
        .Q(channels_8[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_8_reg[2] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_64),
        .D(tmp_2_fu_1040_p3[2]),
        .Q(channels_8[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_8_reg[3] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_64),
        .D(tmp_2_fu_1040_p3[3]),
        .Q(channels_8[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_8_reg[4] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_64),
        .D(tmp_2_fu_1040_p3[4]),
        .Q(channels_8[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_8_reg[5] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_64),
        .D(tmp_2_fu_1040_p3[5]),
        .Q(channels_8[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_8_reg[6] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_64),
        .D(tmp_2_fu_1040_p3[6]),
        .Q(channels_8[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_8_reg[7] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_64),
        .D(tmp_2_fu_1040_p3[7]),
        .Q(channels_8[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_8_reg[8] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_64),
        .D(tmp_92_cast_cast_cas_fu_2383_p3),
        .Q(channels_8[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_8_reg[9] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_64),
        .D(tmp_95_cast_cast_cas_fu_2405_p3),
        .Q(channels_8[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_9_reg[0] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_69),
        .D(tmp_34_reg_2911[0]),
        .Q(channels_9[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_9_reg[10] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_69),
        .D(rcReceiver_CTRL_s_axi_U_n_172),
        .Q(channels_9[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_9_reg[1] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_69),
        .D(tmp_34_reg_2911[1]),
        .Q(channels_9[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_9_reg[2] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_69),
        .D(tmp_34_reg_2911[2]),
        .Q(channels_9[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_9_reg[3] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_69),
        .D(tmp_34_reg_2911[3]),
        .Q(channels_9[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_9_reg[4] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_69),
        .D(tmp_34_reg_2911[4]),
        .Q(channels_9[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_9_reg[5] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_69),
        .D(tmp_92_cast_cast_cas_fu_2383_p3),
        .Q(channels_9[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_9_reg[6] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_69),
        .D(tmp_95_cast_cast_cas_fu_2405_p3),
        .Q(channels_9[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_9_reg[7] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_69),
        .D(rcReceiver_CTRL_s_axi_U_n_168),
        .Q(channels_9[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_9_reg[8] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_69),
        .D(rcReceiver_CTRL_s_axi_U_n_165),
        .Q(channels_9[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \channels_9_reg[9] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_69),
        .D(rcReceiver_CTRL_s_axi_U_n_173),
        .Q(channels_9[9]),
        .R(1'b0));
  design_1_rcReceiver_0_0_scaleRange grp_scaleRange_fu_937
       (.D(grp_scaleRange_fu_937_ap_return),
        .E(grp_scaleRange_fu_937_ap_ce),
        .Q({ap_CS_iter0_fsm_state26,ap_CS_iter0_fsm_state25,ap_CS_iter0_fsm_state24,ap_CS_iter0_fsm_state22,ap_CS_iter0_fsm_state21,ap_CS_iter0_fsm_state20,ap_CS_iter0_fsm_state18,ap_CS_iter0_fsm_state17,ap_CS_iter0_fsm_state15,ap_CS_iter0_fsm_state14,ap_CS_iter0_fsm_state13}),
        .\ap_CS_iter0_fsm_reg[16] (rcReceiver_OUT_r_m_axi_U_n_70),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[10] (ap_phi_reg_pp0_iter0_p_Val2_7_reg_917),
        .\channels_10_reg[10] (channels_10),
        .\channels_11_reg[10] (channels_11),
        .\channels_12_reg[10] (channels_12),
        .\channels_13_reg[10] (channels_13),
        .\channels_14_reg[10] (channels_14),
        .\channels_15_reg[10] (channels_15),
        .\channels_6_reg[10] (channels_6),
        .\channels_7_reg[10] (channels_7),
        .\channels_8_reg[10] (channels_8),
        .\channels_9_reg[10] (channels_9),
        .\gen_write[1].mem_reg_0 (grp_scaleRange_fu_937_n_3),
        .\gen_write[1].mem_reg_0_0 (grp_scaleRange_fu_937_n_5),
        .\int_SBUS_data_shift_reg[1] (grp_scaleRange_fu_937_n_4),
        .tmp_94_reg_2970(tmp_94_reg_2970),
        .\tmp_94_reg_2970_reg[0] (grp_scaleRange_fu_937_n_49),
        .x(grp_scaleRange_fu_937_x),
        .\x_int_reg_reg[0]_0 (grp_scaleRange_fu_937_n_17),
        .\x_int_reg_reg[0]_1 (grp_scaleRange_fu_937_n_27),
        .\x_int_reg_reg[0]_2 (grp_scaleRange_fu_937_n_35),
        .\x_int_reg_reg[0]_3 (grp_scaleRange_fu_937_n_41),
        .\x_int_reg_reg[0]_4 (grp_scaleRange_fu_937_n_60),
        .\x_int_reg_reg[0]_5 (grp_scaleRange_fu_937_n_61),
        .\x_int_reg_reg[0]_6 (grp_scaleRange_fu_937_n_70),
        .\x_int_reg_reg[0]_7 (grp_scaleRange_fu_937_n_75),
        .\x_int_reg_reg[1]_0 (grp_scaleRange_fu_937_n_18),
        .\x_int_reg_reg[1]_1 (grp_scaleRange_fu_937_n_28),
        .\x_int_reg_reg[1]_2 (grp_scaleRange_fu_937_n_36),
        .\x_int_reg_reg[1]_3 (grp_scaleRange_fu_937_n_42),
        .\x_int_reg_reg[1]_4 (grp_scaleRange_fu_937_n_50),
        .\x_int_reg_reg[1]_5 (grp_scaleRange_fu_937_n_59),
        .\x_int_reg_reg[1]_6 (grp_scaleRange_fu_937_n_62),
        .\x_int_reg_reg[1]_7 (grp_scaleRange_fu_937_n_69),
        .\x_int_reg_reg[1]_8 (grp_scaleRange_fu_937_n_74),
        .\x_int_reg_reg[2]_0 (grp_scaleRange_fu_937_n_19),
        .\x_int_reg_reg[2]_1 (grp_scaleRange_fu_937_n_29),
        .\x_int_reg_reg[2]_2 (grp_scaleRange_fu_937_n_37),
        .\x_int_reg_reg[2]_3 (grp_scaleRange_fu_937_n_43),
        .\x_int_reg_reg[2]_4 (grp_scaleRange_fu_937_n_58),
        .\x_int_reg_reg[2]_5 (grp_scaleRange_fu_937_n_63),
        .\x_int_reg_reg[2]_6 (grp_scaleRange_fu_937_n_68),
        .\x_int_reg_reg[2]_7 (grp_scaleRange_fu_937_n_73),
        .\x_int_reg_reg[3]_0 (grp_scaleRange_fu_937_n_6),
        .\x_int_reg_reg[3]_1 (grp_scaleRange_fu_937_n_7),
        .\x_int_reg_reg[3]_2 (grp_scaleRange_fu_937_n_11),
        .\x_int_reg_reg[3]_3 (grp_scaleRange_fu_937_n_14),
        .\x_int_reg_reg[3]_4 (grp_scaleRange_fu_937_n_20),
        .\x_int_reg_reg[3]_5 (grp_scaleRange_fu_937_n_30),
        .\x_int_reg_reg[3]_6 (grp_scaleRange_fu_937_n_52),
        .\x_int_reg_reg[3]_7 (grp_scaleRange_fu_937_n_53),
        .\x_int_reg_reg[4]_0 (grp_scaleRange_fu_937_n_21),
        .\x_int_reg_reg[4]_1 (grp_scaleRange_fu_937_n_31),
        .\x_int_reg_reg[4]_2 (grp_scaleRange_fu_937_n_38),
        .\x_int_reg_reg[4]_3 (grp_scaleRange_fu_937_n_44),
        .\x_int_reg_reg[4]_4 (grp_scaleRange_fu_937_n_57),
        .\x_int_reg_reg[4]_5 (grp_scaleRange_fu_937_n_64),
        .\x_int_reg_reg[4]_6 (grp_scaleRange_fu_937_n_67),
        .\x_int_reg_reg[4]_7 (grp_scaleRange_fu_937_n_72),
        .\x_int_reg_reg[5]_0 (grp_scaleRange_fu_937_n_22),
        .\x_int_reg_reg[5]_1 (grp_scaleRange_fu_937_n_32),
        .\x_int_reg_reg[5]_2 (grp_scaleRange_fu_937_n_39),
        .\x_int_reg_reg[5]_3 (grp_scaleRange_fu_937_n_45),
        .\x_int_reg_reg[5]_4 (grp_scaleRange_fu_937_n_56),
        .\x_int_reg_reg[5]_5 (grp_scaleRange_fu_937_n_65),
        .\x_int_reg_reg[5]_6 (grp_scaleRange_fu_937_n_66),
        .\x_int_reg_reg[5]_7 (grp_scaleRange_fu_937_n_71),
        .\x_int_reg_reg[6]_0 (grp_scaleRange_fu_937_n_0),
        .\x_int_reg_reg[6]_1 (grp_scaleRange_fu_937_n_8),
        .\x_int_reg_reg[6]_2 (grp_scaleRange_fu_937_n_12),
        .\x_int_reg_reg[6]_3 (grp_scaleRange_fu_937_n_23),
        .\x_int_reg_reg[6]_4 (grp_scaleRange_fu_937_n_25),
        .\x_int_reg_reg[6]_5 (grp_scaleRange_fu_937_n_33),
        .\x_int_reg_reg[6]_6 (grp_scaleRange_fu_937_n_46),
        .\x_int_reg_reg[6]_7 (grp_scaleRange_fu_937_n_51),
        .\x_int_reg_reg[6]_8 (grp_scaleRange_fu_937_n_55),
        .\x_int_reg_reg[7]_0 (grp_scaleRange_fu_937_n_1),
        .\x_int_reg_reg[7]_1 (grp_scaleRange_fu_937_n_9),
        .\x_int_reg_reg[7]_2 (grp_scaleRange_fu_937_n_13),
        .\x_int_reg_reg[7]_3 (grp_scaleRange_fu_937_n_24),
        .\x_int_reg_reg[7]_4 (grp_scaleRange_fu_937_n_26),
        .\x_int_reg_reg[7]_5 (grp_scaleRange_fu_937_n_34),
        .\x_int_reg_reg[7]_6 (grp_scaleRange_fu_937_n_40),
        .\x_int_reg_reg[7]_7 (grp_scaleRange_fu_937_n_47),
        .\x_int_reg_reg[7]_8 (grp_scaleRange_fu_937_n_48),
        .\x_int_reg_reg[7]_9 (grp_scaleRange_fu_937_n_54),
        .\x_int_reg_reg[8]_0 (grp_scaleRange_fu_937_n_10),
        .\x_int_reg_reg[9]_0 (grp_scaleRange_fu_937_n_2),
        .\x_int_reg_reg[9]_1 (grp_scaleRange_fu_937_n_15),
        .\x_int_reg_reg[9]_2 (grp_scaleRange_fu_937_n_16));
  design_1_rcReceiver_0_0_scaleRange_0 grp_scaleRange_fu_942
       (.D(grp_scaleRange_fu_942_ap_return),
        .E(grp_scaleRange_fu_942_ap_ce),
        .Q(ap_phi_reg_pp0_iter0_p_Val2_11_reg_927),
        .\ap_CS_iter0_fsm_reg[12] (ap_CS_iter0_fsm_state13),
        .\ap_CS_iter0_fsm_reg[16] (rcReceiver_OUT_r_m_axi_U_n_70),
        .ap_clk(ap_clk),
        .op_V_assign_0_5_reg_2960(op_V_assign_0_5_reg_2960),
        .\op_V_assign_0_5_reg_2960_reg[11] (grp_scaleRange_fu_942_n_3),
        .\op_V_assign_0_5_reg_2960_reg[12] (grp_scaleRange_fu_942_n_4),
        .x(grp_scaleRange_fu_942_x),
        .\x_int_reg_reg[0]_0 (grp_scaleRange_fu_942_n_0),
        .\x_int_reg_reg[0]_1 (grp_scaleRange_fu_942_n_1),
        .\x_int_reg_reg[6]_0 (grp_scaleRange_fu_942_n_2),
        .\x_int_reg_reg[7]_0 (grp_scaleRange_fu_942_n_5));
  design_1_rcReceiver_0_0_scaleRange_1 grp_scaleRange_fu_947
       (.D({grp_scaleRange_fu_947_x[10:8],ap_phi_mux_p_Val2_5_phi_fu_900_p4[5:4],ap_phi_mux_p_Val2_5_phi_fu_900_p4[2:0]}),
        .\ap_CS_iter0_fsm_reg[14] (rcReceiver_OUT_r_m_axi_U_n_110),
        .ap_ce_reg(ap_ce_reg),
        .ap_clk(ap_clk),
        .grp_scaleRange_fu_947_ap_ce(grp_scaleRange_fu_947_ap_ce),
        .\p_Val2_10_reg_2922_reg[12] (grp_scaleRange_fu_947_ap_return),
        .x({grp_scaleRange_fu_947_x[7:6],grp_scaleRange_fu_947_x[3]}));
  design_1_rcReceiver_0_0_scaleRange_2 grp_scaleRange_fu_952
       (.D({grp_scaleRange_fu_952_x[10:8],ap_phi_mux_p_Val2_6_phi_fu_910_p4[5:4],ap_phi_mux_p_Val2_6_phi_fu_910_p4[2:0]}),
        .\ap_CS_iter0_fsm_reg[14] (rcReceiver_OUT_r_m_axi_U_n_109),
        .ap_ce_reg(ap_ce_reg),
        .ap_clk(ap_clk),
        .grp_scaleRange_fu_947_ap_ce(grp_scaleRange_fu_947_ap_ce),
        .\p_Val2_1_reg_2928_reg[12] (grp_scaleRange_fu_952_ap_return),
        .x({grp_scaleRange_fu_952_x[7:6],grp_scaleRange_fu_952_x[3]}));
  design_1_rcReceiver_0_0_scaleRange_3 grp_scaleRange_fu_957
       (.D(grp_scaleRange_fu_957_ap_return),
        .\ap_CS_iter1_fsm_reg[2] (rcReceiver_OUT_r_m_axi_U_n_8),
        .ap_clk(ap_clk),
        .\channels_16_reg[0] (rcReceiver_OUT_r_m_axi_U_n_6),
        .grp_scaleRange_fu_957_ap_ce(grp_scaleRange_fu_957_ap_ce),
        .x_int_reg({x_int_reg[10],x_int_reg[6]}));
  FDRE \icmp_reg_3007_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rcReceiver_OUT_r_m_axi_U_n_55),
        .Q(\icmp_reg_3007_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \op_V_assign_0_5_reg_2960_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_scaleRange_fu_942_n_3),
        .Q(op_V_assign_0_5_reg_2960[11]),
        .R(1'b0));
  FDRE \op_V_assign_0_5_reg_2960_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_scaleRange_fu_942_n_4),
        .Q(op_V_assign_0_5_reg_2960[12]),
        .R(1'b0));
  FDRE \op_V_assign_0_7_reg_3043_reg[0] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_68),
        .D(grp_scaleRange_fu_937_ap_return[0]),
        .Q(op_V_assign_0_7_reg_3043[0]),
        .R(1'b0));
  FDRE \op_V_assign_0_7_reg_3043_reg[10] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_68),
        .D(grp_scaleRange_fu_937_ap_return[10]),
        .Q(op_V_assign_0_7_reg_3043[10]),
        .R(1'b0));
  FDRE \op_V_assign_0_7_reg_3043_reg[11] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_68),
        .D(grp_scaleRange_fu_937_ap_return[11]),
        .Q(op_V_assign_0_7_reg_3043[11]),
        .R(1'b0));
  FDRE \op_V_assign_0_7_reg_3043_reg[12] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_68),
        .D(grp_scaleRange_fu_937_ap_return[12]),
        .Q(op_V_assign_0_7_reg_3043[12]),
        .R(1'b0));
  FDRE \op_V_assign_0_7_reg_3043_reg[1] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_68),
        .D(grp_scaleRange_fu_937_ap_return[1]),
        .Q(op_V_assign_0_7_reg_3043[1]),
        .R(1'b0));
  FDRE \op_V_assign_0_7_reg_3043_reg[2] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_68),
        .D(grp_scaleRange_fu_937_ap_return[2]),
        .Q(op_V_assign_0_7_reg_3043[2]),
        .R(1'b0));
  FDRE \op_V_assign_0_7_reg_3043_reg[3] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_68),
        .D(grp_scaleRange_fu_937_ap_return[3]),
        .Q(op_V_assign_0_7_reg_3043[3]),
        .R(1'b0));
  FDRE \op_V_assign_0_7_reg_3043_reg[4] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_68),
        .D(grp_scaleRange_fu_937_ap_return[4]),
        .Q(op_V_assign_0_7_reg_3043[4]),
        .R(1'b0));
  FDRE \op_V_assign_0_7_reg_3043_reg[5] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_68),
        .D(grp_scaleRange_fu_937_ap_return[5]),
        .Q(op_V_assign_0_7_reg_3043[5]),
        .R(1'b0));
  FDRE \op_V_assign_0_7_reg_3043_reg[6] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_68),
        .D(grp_scaleRange_fu_937_ap_return[6]),
        .Q(op_V_assign_0_7_reg_3043[6]),
        .R(1'b0));
  FDRE \op_V_assign_0_7_reg_3043_reg[7] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_68),
        .D(grp_scaleRange_fu_937_ap_return[7]),
        .Q(op_V_assign_0_7_reg_3043[7]),
        .R(1'b0));
  FDRE \op_V_assign_0_7_reg_3043_reg[8] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_68),
        .D(grp_scaleRange_fu_937_ap_return[8]),
        .Q(op_V_assign_0_7_reg_3043[8]),
        .R(1'b0));
  FDRE \op_V_assign_0_7_reg_3043_reg[9] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_68),
        .D(grp_scaleRange_fu_937_ap_return[9]),
        .Q(op_V_assign_0_7_reg_3043[9]),
        .R(1'b0));
  FDRE \or_cond_reg_2812_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_773),
        .D(or_cond_fu_1032_p2),
        .Q(or_cond_reg_2812),
        .R(1'b0));
  FDRE \p_Val2_10_reg_2922_reg[0] 
       (.C(ap_clk),
        .CE(SBUS_data_ce01),
        .D(grp_scaleRange_fu_947_ap_return[0]),
        .Q(p_Val2_10_reg_2922[0]),
        .R(1'b0));
  FDRE \p_Val2_10_reg_2922_reg[10] 
       (.C(ap_clk),
        .CE(SBUS_data_ce01),
        .D(grp_scaleRange_fu_947_ap_return[10]),
        .Q(p_Val2_10_reg_2922[10]),
        .R(1'b0));
  FDRE \p_Val2_10_reg_2922_reg[11] 
       (.C(ap_clk),
        .CE(SBUS_data_ce01),
        .D(grp_scaleRange_fu_947_ap_return[11]),
        .Q(p_Val2_10_reg_2922[11]),
        .R(1'b0));
  FDRE \p_Val2_10_reg_2922_reg[12] 
       (.C(ap_clk),
        .CE(SBUS_data_ce01),
        .D(grp_scaleRange_fu_947_ap_return[12]),
        .Q(p_Val2_10_reg_2922[12]),
        .R(1'b0));
  FDRE \p_Val2_10_reg_2922_reg[1] 
       (.C(ap_clk),
        .CE(SBUS_data_ce01),
        .D(grp_scaleRange_fu_947_ap_return[1]),
        .Q(p_Val2_10_reg_2922[1]),
        .R(1'b0));
  FDRE \p_Val2_10_reg_2922_reg[2] 
       (.C(ap_clk),
        .CE(SBUS_data_ce01),
        .D(grp_scaleRange_fu_947_ap_return[2]),
        .Q(p_Val2_10_reg_2922[2]),
        .R(1'b0));
  FDRE \p_Val2_10_reg_2922_reg[3] 
       (.C(ap_clk),
        .CE(SBUS_data_ce01),
        .D(grp_scaleRange_fu_947_ap_return[3]),
        .Q(p_Val2_10_reg_2922[3]),
        .R(1'b0));
  FDRE \p_Val2_10_reg_2922_reg[4] 
       (.C(ap_clk),
        .CE(SBUS_data_ce01),
        .D(grp_scaleRange_fu_947_ap_return[4]),
        .Q(p_Val2_10_reg_2922[4]),
        .R(1'b0));
  FDRE \p_Val2_10_reg_2922_reg[5] 
       (.C(ap_clk),
        .CE(SBUS_data_ce01),
        .D(grp_scaleRange_fu_947_ap_return[5]),
        .Q(p_Val2_10_reg_2922[5]),
        .R(1'b0));
  FDRE \p_Val2_10_reg_2922_reg[6] 
       (.C(ap_clk),
        .CE(SBUS_data_ce01),
        .D(grp_scaleRange_fu_947_ap_return[6]),
        .Q(p_Val2_10_reg_2922[6]),
        .R(1'b0));
  FDRE \p_Val2_10_reg_2922_reg[7] 
       (.C(ap_clk),
        .CE(SBUS_data_ce01),
        .D(grp_scaleRange_fu_947_ap_return[7]),
        .Q(p_Val2_10_reg_2922[7]),
        .R(1'b0));
  FDRE \p_Val2_10_reg_2922_reg[8] 
       (.C(ap_clk),
        .CE(SBUS_data_ce01),
        .D(grp_scaleRange_fu_947_ap_return[8]),
        .Q(p_Val2_10_reg_2922[8]),
        .R(1'b0));
  FDRE \p_Val2_10_reg_2922_reg[9] 
       (.C(ap_clk),
        .CE(SBUS_data_ce01),
        .D(grp_scaleRange_fu_947_ap_return[9]),
        .Q(p_Val2_10_reg_2922[9]),
        .R(1'b0));
  FDRE \p_Val2_11_reg_927_reg[0] 
       (.C(ap_clk),
        .CE(SBUS_data_ce024),
        .D(ap_phi_reg_pp0_iter0_p_Val2_11_reg_927[0]),
        .Q(p_Val2_11_reg_927[0]),
        .R(1'b0));
  FDRE \p_Val2_11_reg_927_reg[10] 
       (.C(ap_clk),
        .CE(SBUS_data_ce024),
        .D(ap_phi_reg_pp0_iter0_p_Val2_11_reg_927[10]),
        .Q(p_Val2_11_reg_927[10]),
        .R(1'b0));
  FDRE \p_Val2_11_reg_927_reg[1] 
       (.C(ap_clk),
        .CE(SBUS_data_ce024),
        .D(ap_phi_reg_pp0_iter0_p_Val2_11_reg_927[1]),
        .Q(p_Val2_11_reg_927[1]),
        .R(1'b0));
  FDRE \p_Val2_11_reg_927_reg[2] 
       (.C(ap_clk),
        .CE(SBUS_data_ce024),
        .D(ap_phi_reg_pp0_iter0_p_Val2_11_reg_927[2]),
        .Q(p_Val2_11_reg_927[2]),
        .R(1'b0));
  FDRE \p_Val2_11_reg_927_reg[3] 
       (.C(ap_clk),
        .CE(SBUS_data_ce024),
        .D(ap_phi_reg_pp0_iter0_p_Val2_11_reg_927[3]),
        .Q(p_Val2_11_reg_927[3]),
        .R(1'b0));
  FDRE \p_Val2_11_reg_927_reg[4] 
       (.C(ap_clk),
        .CE(SBUS_data_ce024),
        .D(ap_phi_reg_pp0_iter0_p_Val2_11_reg_927[4]),
        .Q(p_Val2_11_reg_927[4]),
        .R(1'b0));
  FDRE \p_Val2_11_reg_927_reg[5] 
       (.C(ap_clk),
        .CE(SBUS_data_ce024),
        .D(ap_phi_reg_pp0_iter0_p_Val2_11_reg_927[5]),
        .Q(p_Val2_11_reg_927[5]),
        .R(1'b0));
  FDRE \p_Val2_11_reg_927_reg[6] 
       (.C(ap_clk),
        .CE(SBUS_data_ce024),
        .D(ap_phi_reg_pp0_iter0_p_Val2_11_reg_927[6]),
        .Q(p_Val2_11_reg_927[6]),
        .R(1'b0));
  FDRE \p_Val2_11_reg_927_reg[7] 
       (.C(ap_clk),
        .CE(SBUS_data_ce024),
        .D(ap_phi_reg_pp0_iter0_p_Val2_11_reg_927[7]),
        .Q(p_Val2_11_reg_927[7]),
        .R(1'b0));
  FDRE \p_Val2_11_reg_927_reg[8] 
       (.C(ap_clk),
        .CE(SBUS_data_ce024),
        .D(ap_phi_reg_pp0_iter0_p_Val2_11_reg_927[8]),
        .Q(p_Val2_11_reg_927[8]),
        .R(1'b0));
  FDRE \p_Val2_11_reg_927_reg[9] 
       (.C(ap_clk),
        .CE(SBUS_data_ce024),
        .D(ap_phi_reg_pp0_iter0_p_Val2_11_reg_927[9]),
        .Q(p_Val2_11_reg_927[9]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_2928_reg[0] 
       (.C(ap_clk),
        .CE(SBUS_data_ce01),
        .D(grp_scaleRange_fu_952_ap_return[0]),
        .Q(p_Val2_1_reg_2928[0]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_2928_reg[10] 
       (.C(ap_clk),
        .CE(SBUS_data_ce01),
        .D(grp_scaleRange_fu_952_ap_return[10]),
        .Q(p_Val2_1_reg_2928[10]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_2928_reg[11] 
       (.C(ap_clk),
        .CE(SBUS_data_ce01),
        .D(grp_scaleRange_fu_952_ap_return[11]),
        .Q(p_Val2_1_reg_2928[11]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_2928_reg[12] 
       (.C(ap_clk),
        .CE(SBUS_data_ce01),
        .D(grp_scaleRange_fu_952_ap_return[12]),
        .Q(p_Val2_1_reg_2928[12]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_2928_reg[1] 
       (.C(ap_clk),
        .CE(SBUS_data_ce01),
        .D(grp_scaleRange_fu_952_ap_return[1]),
        .Q(p_Val2_1_reg_2928[1]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_2928_reg[2] 
       (.C(ap_clk),
        .CE(SBUS_data_ce01),
        .D(grp_scaleRange_fu_952_ap_return[2]),
        .Q(p_Val2_1_reg_2928[2]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_2928_reg[3] 
       (.C(ap_clk),
        .CE(SBUS_data_ce01),
        .D(grp_scaleRange_fu_952_ap_return[3]),
        .Q(p_Val2_1_reg_2928[3]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_2928_reg[4] 
       (.C(ap_clk),
        .CE(SBUS_data_ce01),
        .D(grp_scaleRange_fu_952_ap_return[4]),
        .Q(p_Val2_1_reg_2928[4]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_2928_reg[5] 
       (.C(ap_clk),
        .CE(SBUS_data_ce01),
        .D(grp_scaleRange_fu_952_ap_return[5]),
        .Q(p_Val2_1_reg_2928[5]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_2928_reg[6] 
       (.C(ap_clk),
        .CE(SBUS_data_ce01),
        .D(grp_scaleRange_fu_952_ap_return[6]),
        .Q(p_Val2_1_reg_2928[6]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_2928_reg[7] 
       (.C(ap_clk),
        .CE(SBUS_data_ce01),
        .D(grp_scaleRange_fu_952_ap_return[7]),
        .Q(p_Val2_1_reg_2928[7]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_2928_reg[8] 
       (.C(ap_clk),
        .CE(SBUS_data_ce01),
        .D(grp_scaleRange_fu_952_ap_return[8]),
        .Q(p_Val2_1_reg_2928[8]),
        .R(1'b0));
  FDRE \p_Val2_1_reg_2928_reg[9] 
       (.C(ap_clk),
        .CE(SBUS_data_ce01),
        .D(grp_scaleRange_fu_952_ap_return[9]),
        .Q(p_Val2_1_reg_2928[9]),
        .R(1'b0));
  FDRE \p_Val2_4_reg_887_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_773),
        .D(ap_phi_mux_p_Val2_4_phi_fu_890_p4[0]),
        .Q(p_Val2_4_reg_887[0]),
        .R(1'b0));
  FDRE \p_Val2_4_reg_887_reg[10] 
       (.C(ap_clk),
        .CE(ap_condition_773),
        .D(ap_phi_mux_p_Val2_4_phi_fu_890_p4[10]),
        .Q(p_Val2_4_reg_887[10]),
        .R(1'b0));
  FDRE \p_Val2_4_reg_887_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_773),
        .D(ap_phi_mux_p_Val2_4_phi_fu_890_p4[1]),
        .Q(p_Val2_4_reg_887[1]),
        .R(1'b0));
  FDRE \p_Val2_4_reg_887_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_773),
        .D(ap_phi_mux_p_Val2_4_phi_fu_890_p4[2]),
        .Q(p_Val2_4_reg_887[2]),
        .R(1'b0));
  FDRE \p_Val2_4_reg_887_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_773),
        .D(ap_phi_mux_p_Val2_4_phi_fu_890_p4[3]),
        .Q(p_Val2_4_reg_887[3]),
        .R(1'b0));
  FDRE \p_Val2_4_reg_887_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_773),
        .D(ap_phi_mux_p_Val2_4_phi_fu_890_p4[4]),
        .Q(p_Val2_4_reg_887[4]),
        .R(1'b0));
  FDRE \p_Val2_4_reg_887_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_773),
        .D(ap_phi_mux_p_Val2_4_phi_fu_890_p4[5]),
        .Q(p_Val2_4_reg_887[5]),
        .R(1'b0));
  FDRE \p_Val2_4_reg_887_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_773),
        .D(ap_phi_mux_p_Val2_4_phi_fu_890_p4[6]),
        .Q(p_Val2_4_reg_887[6]),
        .R(1'b0));
  FDRE \p_Val2_4_reg_887_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_773),
        .D(ap_phi_mux_p_Val2_4_phi_fu_890_p4[7]),
        .Q(p_Val2_4_reg_887[7]),
        .R(1'b0));
  FDRE \p_Val2_4_reg_887_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_773),
        .D(ap_phi_mux_p_Val2_4_phi_fu_890_p4[8]),
        .Q(p_Val2_4_reg_887[8]),
        .R(1'b0));
  FDRE \p_Val2_4_reg_887_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_773),
        .D(ap_phi_mux_p_Val2_4_phi_fu_890_p4[9]),
        .Q(p_Val2_4_reg_887[9]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_897_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_773),
        .D(ap_phi_mux_p_Val2_5_phi_fu_900_p4[0]),
        .Q(p_Val2_5_reg_897[0]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_897_reg[10] 
       (.C(ap_clk),
        .CE(ap_condition_773),
        .D(grp_scaleRange_fu_947_x[10]),
        .Q(p_Val2_5_reg_897[10]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_897_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_773),
        .D(ap_phi_mux_p_Val2_5_phi_fu_900_p4[1]),
        .Q(p_Val2_5_reg_897[1]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_897_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_773),
        .D(ap_phi_mux_p_Val2_5_phi_fu_900_p4[2]),
        .Q(p_Val2_5_reg_897[2]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_897_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_773),
        .D(ap_phi_mux_p_Val2_5_phi_fu_900_p4[3]),
        .Q(p_Val2_5_reg_897[3]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_897_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_773),
        .D(ap_phi_mux_p_Val2_5_phi_fu_900_p4[4]),
        .Q(p_Val2_5_reg_897[4]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_897_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_773),
        .D(ap_phi_mux_p_Val2_5_phi_fu_900_p4[5]),
        .Q(p_Val2_5_reg_897[5]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_897_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_773),
        .D(ap_phi_mux_p_Val2_5_phi_fu_900_p4[6]),
        .Q(p_Val2_5_reg_897[6]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_897_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_773),
        .D(ap_phi_mux_p_Val2_5_phi_fu_900_p4[7]),
        .Q(p_Val2_5_reg_897[7]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_897_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_773),
        .D(grp_scaleRange_fu_947_x[8]),
        .Q(p_Val2_5_reg_897[8]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_897_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_773),
        .D(grp_scaleRange_fu_947_x[9]),
        .Q(p_Val2_5_reg_897[9]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_907_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_773),
        .D(ap_phi_mux_p_Val2_6_phi_fu_910_p4[0]),
        .Q(p_Val2_6_reg_907[0]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_907_reg[10] 
       (.C(ap_clk),
        .CE(ap_condition_773),
        .D(grp_scaleRange_fu_952_x[10]),
        .Q(p_Val2_6_reg_907[10]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_907_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_773),
        .D(ap_phi_mux_p_Val2_6_phi_fu_910_p4[1]),
        .Q(p_Val2_6_reg_907[1]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_907_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_773),
        .D(ap_phi_mux_p_Val2_6_phi_fu_910_p4[2]),
        .Q(p_Val2_6_reg_907[2]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_907_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_773),
        .D(ap_phi_mux_p_Val2_6_phi_fu_910_p4[3]),
        .Q(p_Val2_6_reg_907[3]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_907_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_773),
        .D(ap_phi_mux_p_Val2_6_phi_fu_910_p4[4]),
        .Q(p_Val2_6_reg_907[4]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_907_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_773),
        .D(ap_phi_mux_p_Val2_6_phi_fu_910_p4[5]),
        .Q(p_Val2_6_reg_907[5]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_907_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_773),
        .D(ap_phi_mux_p_Val2_6_phi_fu_910_p4[6]),
        .Q(p_Val2_6_reg_907[6]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_907_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_773),
        .D(ap_phi_mux_p_Val2_6_phi_fu_910_p4[7]),
        .Q(p_Val2_6_reg_907[7]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_907_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_773),
        .D(grp_scaleRange_fu_952_x[8]),
        .Q(p_Val2_6_reg_907[8]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_907_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_773),
        .D(grp_scaleRange_fu_952_x[9]),
        .Q(p_Val2_6_reg_907[9]),
        .R(1'b0));
  FDRE \p_Val2_7_reg_917_reg[0] 
       (.C(ap_clk),
        .CE(SBUS_data_ce024),
        .D(ap_phi_reg_pp0_iter0_p_Val2_7_reg_917[0]),
        .Q(p_Val2_7_reg_917[0]),
        .R(1'b0));
  FDRE \p_Val2_7_reg_917_reg[10] 
       (.C(ap_clk),
        .CE(SBUS_data_ce024),
        .D(ap_phi_reg_pp0_iter0_p_Val2_7_reg_917[10]),
        .Q(p_Val2_7_reg_917[10]),
        .R(1'b0));
  FDRE \p_Val2_7_reg_917_reg[1] 
       (.C(ap_clk),
        .CE(SBUS_data_ce024),
        .D(ap_phi_reg_pp0_iter0_p_Val2_7_reg_917[1]),
        .Q(p_Val2_7_reg_917[1]),
        .R(1'b0));
  FDRE \p_Val2_7_reg_917_reg[2] 
       (.C(ap_clk),
        .CE(SBUS_data_ce024),
        .D(ap_phi_reg_pp0_iter0_p_Val2_7_reg_917[2]),
        .Q(p_Val2_7_reg_917[2]),
        .R(1'b0));
  FDRE \p_Val2_7_reg_917_reg[3] 
       (.C(ap_clk),
        .CE(SBUS_data_ce024),
        .D(ap_phi_reg_pp0_iter0_p_Val2_7_reg_917[3]),
        .Q(p_Val2_7_reg_917[3]),
        .R(1'b0));
  FDRE \p_Val2_7_reg_917_reg[4] 
       (.C(ap_clk),
        .CE(SBUS_data_ce024),
        .D(ap_phi_reg_pp0_iter0_p_Val2_7_reg_917[4]),
        .Q(p_Val2_7_reg_917[4]),
        .R(1'b0));
  FDRE \p_Val2_7_reg_917_reg[5] 
       (.C(ap_clk),
        .CE(SBUS_data_ce024),
        .D(ap_phi_reg_pp0_iter0_p_Val2_7_reg_917[5]),
        .Q(p_Val2_7_reg_917[5]),
        .R(1'b0));
  FDRE \p_Val2_7_reg_917_reg[6] 
       (.C(ap_clk),
        .CE(SBUS_data_ce024),
        .D(ap_phi_reg_pp0_iter0_p_Val2_7_reg_917[6]),
        .Q(p_Val2_7_reg_917[6]),
        .R(1'b0));
  FDRE \p_Val2_7_reg_917_reg[7] 
       (.C(ap_clk),
        .CE(SBUS_data_ce024),
        .D(ap_phi_reg_pp0_iter0_p_Val2_7_reg_917[7]),
        .Q(p_Val2_7_reg_917[7]),
        .R(1'b0));
  FDRE \p_Val2_7_reg_917_reg[8] 
       (.C(ap_clk),
        .CE(SBUS_data_ce024),
        .D(ap_phi_reg_pp0_iter0_p_Val2_7_reg_917[8]),
        .Q(p_Val2_7_reg_917[8]),
        .R(1'b0));
  FDRE \p_Val2_7_reg_917_reg[9] 
       (.C(ap_clk),
        .CE(SBUS_data_ce024),
        .D(ap_phi_reg_pp0_iter0_p_Val2_7_reg_917[9]),
        .Q(p_Val2_7_reg_917[9]),
        .R(1'b0));
  FDRE \p_Val2_9_reg_2916_reg[0] 
       (.C(ap_clk),
        .CE(SBUS_data_ce01),
        .D(grp_scaleRange_fu_942_ap_return[0]),
        .Q(p_Val2_9_reg_2916[0]),
        .R(1'b0));
  FDRE \p_Val2_9_reg_2916_reg[10] 
       (.C(ap_clk),
        .CE(SBUS_data_ce01),
        .D(grp_scaleRange_fu_942_ap_return[10]),
        .Q(p_Val2_9_reg_2916[10]),
        .R(1'b0));
  FDRE \p_Val2_9_reg_2916_reg[11] 
       (.C(ap_clk),
        .CE(SBUS_data_ce01),
        .D(grp_scaleRange_fu_942_ap_return[11]),
        .Q(p_Val2_9_reg_2916[11]),
        .R(1'b0));
  FDRE \p_Val2_9_reg_2916_reg[12] 
       (.C(ap_clk),
        .CE(SBUS_data_ce01),
        .D(grp_scaleRange_fu_942_ap_return[12]),
        .Q(p_Val2_9_reg_2916[12]),
        .R(1'b0));
  FDRE \p_Val2_9_reg_2916_reg[1] 
       (.C(ap_clk),
        .CE(SBUS_data_ce01),
        .D(grp_scaleRange_fu_942_ap_return[1]),
        .Q(p_Val2_9_reg_2916[1]),
        .R(1'b0));
  FDRE \p_Val2_9_reg_2916_reg[2] 
       (.C(ap_clk),
        .CE(SBUS_data_ce01),
        .D(grp_scaleRange_fu_942_ap_return[2]),
        .Q(p_Val2_9_reg_2916[2]),
        .R(1'b0));
  FDRE \p_Val2_9_reg_2916_reg[3] 
       (.C(ap_clk),
        .CE(SBUS_data_ce01),
        .D(grp_scaleRange_fu_942_ap_return[3]),
        .Q(p_Val2_9_reg_2916[3]),
        .R(1'b0));
  FDRE \p_Val2_9_reg_2916_reg[4] 
       (.C(ap_clk),
        .CE(SBUS_data_ce01),
        .D(grp_scaleRange_fu_942_ap_return[4]),
        .Q(p_Val2_9_reg_2916[4]),
        .R(1'b0));
  FDRE \p_Val2_9_reg_2916_reg[5] 
       (.C(ap_clk),
        .CE(SBUS_data_ce01),
        .D(grp_scaleRange_fu_942_ap_return[5]),
        .Q(p_Val2_9_reg_2916[5]),
        .R(1'b0));
  FDRE \p_Val2_9_reg_2916_reg[6] 
       (.C(ap_clk),
        .CE(SBUS_data_ce01),
        .D(grp_scaleRange_fu_942_ap_return[6]),
        .Q(p_Val2_9_reg_2916[6]),
        .R(1'b0));
  FDRE \p_Val2_9_reg_2916_reg[7] 
       (.C(ap_clk),
        .CE(SBUS_data_ce01),
        .D(grp_scaleRange_fu_942_ap_return[7]),
        .Q(p_Val2_9_reg_2916[7]),
        .R(1'b0));
  FDRE \p_Val2_9_reg_2916_reg[8] 
       (.C(ap_clk),
        .CE(SBUS_data_ce01),
        .D(grp_scaleRange_fu_942_ap_return[8]),
        .Q(p_Val2_9_reg_2916[8]),
        .R(1'b0));
  FDRE \p_Val2_9_reg_2916_reg[9] 
       (.C(ap_clk),
        .CE(SBUS_data_ce01),
        .D(grp_scaleRange_fu_942_ap_return[9]),
        .Q(p_Val2_9_reg_2916[9]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_877_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_773),
        .D(ap_phi_mux_p_Val2_s_phi_fu_880_p4[0]),
        .Q(p_Val2_s_reg_877[0]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_877_reg[10] 
       (.C(ap_clk),
        .CE(ap_condition_773),
        .D(ap_phi_mux_p_Val2_s_phi_fu_880_p4[10]),
        .Q(p_Val2_s_reg_877[10]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_877_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_773),
        .D(ap_phi_mux_p_Val2_s_phi_fu_880_p4[1]),
        .Q(p_Val2_s_reg_877[1]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_877_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_773),
        .D(ap_phi_mux_p_Val2_s_phi_fu_880_p4[2]),
        .Q(p_Val2_s_reg_877[2]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_877_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_773),
        .D(ap_phi_mux_p_Val2_s_phi_fu_880_p4[3]),
        .Q(p_Val2_s_reg_877[3]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_877_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_773),
        .D(ap_phi_mux_p_Val2_s_phi_fu_880_p4[4]),
        .Q(p_Val2_s_reg_877[4]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_877_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_773),
        .D(ap_phi_mux_p_Val2_s_phi_fu_880_p4[5]),
        .Q(p_Val2_s_reg_877[5]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_877_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_773),
        .D(ap_phi_mux_p_Val2_s_phi_fu_880_p4[6]),
        .Q(p_Val2_s_reg_877[6]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_877_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_773),
        .D(ap_phi_mux_p_Val2_s_phi_fu_880_p4[7]),
        .Q(p_Val2_s_reg_877[7]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_877_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_773),
        .D(ap_phi_mux_p_Val2_s_phi_fu_880_p4[8]),
        .Q(p_Val2_s_reg_877[8]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_877_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_773),
        .D(ap_phi_mux_p_Val2_s_phi_fu_880_p4[9]),
        .Q(p_Val2_s_reg_877[9]),
        .R(1'b0));
  design_1_rcReceiver_0_0_rcReceiver_CTRL_s_axi rcReceiver_CTRL_s_axi_U
       (.ADDRARDADDR({rcReceiver_TEST_s_axi_U_n_8,rcReceiver_TEST_s_axi_U_n_10}),
        .B(B),
        .D(ap_phi_mux_p_Val2_s_phi_fu_880_p4),
        .DOADO({rcReceiver_CTRL_s_axi_U_n_0,rcReceiver_CTRL_s_axi_U_n_1,rcReceiver_CTRL_s_axi_U_n_2,rcReceiver_CTRL_s_axi_U_n_3,rcReceiver_CTRL_s_axi_U_n_4,rcReceiver_CTRL_s_axi_U_n_5,rcReceiver_CTRL_s_axi_U_n_6,rcReceiver_CTRL_s_axi_U_n_7,rcReceiver_CTRL_s_axi_U_n_8,rcReceiver_CTRL_s_axi_U_n_9,rcReceiver_CTRL_s_axi_U_n_10,rcReceiver_CTRL_s_axi_U_n_11,rcReceiver_CTRL_s_axi_U_n_12,rcReceiver_CTRL_s_axi_U_n_13,rcReceiver_CTRL_s_axi_U_n_14,rcReceiver_CTRL_s_axi_U_n_15,rcReceiver_CTRL_s_axi_U_n_16,rcReceiver_CTRL_s_axi_U_n_17,rcReceiver_CTRL_s_axi_U_n_18,rcReceiver_CTRL_s_axi_U_n_19,rcReceiver_CTRL_s_axi_U_n_20,rcReceiver_CTRL_s_axi_U_n_21,rcReceiver_CTRL_s_axi_U_n_22,rcReceiver_CTRL_s_axi_U_n_23,rcReceiver_CTRL_s_axi_U_n_24,rcReceiver_CTRL_s_axi_U_n_25,rcReceiver_CTRL_s_axi_U_n_26,rcReceiver_CTRL_s_axi_U_n_27,rcReceiver_CTRL_s_axi_U_n_28,rcReceiver_CTRL_s_axi_U_n_29,rcReceiver_CTRL_s_axi_U_n_30,rcReceiver_CTRL_s_axi_U_n_31}),
        .DOBDO({rcReceiver_CTRL_s_axi_U_n_32,rcReceiver_CTRL_s_axi_U_n_33,rcReceiver_CTRL_s_axi_U_n_34,rcReceiver_CTRL_s_axi_U_n_35,rcReceiver_CTRL_s_axi_U_n_36,rcReceiver_CTRL_s_axi_U_n_37,rcReceiver_CTRL_s_axi_U_n_38,rcReceiver_CTRL_s_axi_U_n_39,rcReceiver_CTRL_s_axi_U_n_40,rcReceiver_CTRL_s_axi_U_n_41,rcReceiver_CTRL_s_axi_U_n_42,rcReceiver_CTRL_s_axi_U_n_43,rcReceiver_CTRL_s_axi_U_n_44,rcReceiver_CTRL_s_axi_U_n_45,rcReceiver_CTRL_s_axi_U_n_46,rcReceiver_CTRL_s_axi_U_n_47,rcReceiver_CTRL_s_axi_U_n_48,rcReceiver_CTRL_s_axi_U_n_49,rcReceiver_CTRL_s_axi_U_n_50,rcReceiver_CTRL_s_axi_U_n_51,rcReceiver_CTRL_s_axi_U_n_52,rcReceiver_CTRL_s_axi_U_n_53,rcReceiver_CTRL_s_axi_U_n_54,rcReceiver_CTRL_s_axi_U_n_55,rcReceiver_CTRL_s_axi_U_n_56,rcReceiver_CTRL_s_axi_U_n_57,rcReceiver_CTRL_s_axi_U_n_58,rcReceiver_CTRL_s_axi_U_n_59,rcReceiver_CTRL_s_axi_U_n_60,rcReceiver_CTRL_s_axi_U_n_61,rcReceiver_CTRL_s_axi_U_n_62,rcReceiver_CTRL_s_axi_U_n_63}),
        .OUT_r_BVALID(OUT_r_BVALID),
        .Q(channels_0),
        .\SBUS_data_load_3_reg_2712_reg[5] (tmp_7_fu_1067_p3),
        .\SBUS_data_load_5_reg_2733_reg[0] (tmp_15_fu_1119_p3),
        .\SBUS_data_load_6_reg_2744_reg[3] (tmp_18_fu_1146_p3),
        .\SBUS_data_load_7_reg_2755_reg[0]_i_4 (\SBUS_data_load_7_reg_2755_reg[0]_i_4_n_0 ),
        .\SBUS_data_load_7_reg_2755_reg[0]_i_5 (\SBUS_data_load_7_reg_2755_reg[0]_i_5_n_0 ),
        .\SBUS_data_load_7_reg_2755_reg[0]_i_6 (\SBUS_data_load_7_reg_2755_reg[0]_i_6_n_0 ),
        .\SBUS_data_load_7_reg_2755_reg[0]_i_7 (\SBUS_data_load_7_reg_2755_reg[0]_i_7_n_0 ),
        .\SBUS_data_load_7_reg_2755_reg[1]_i_4 (\SBUS_data_load_7_reg_2755_reg[1]_i_4_n_0 ),
        .\SBUS_data_load_7_reg_2755_reg[1]_i_5 (\SBUS_data_load_7_reg_2755_reg[1]_i_5_n_0 ),
        .\SBUS_data_load_7_reg_2755_reg[1]_i_6 (\SBUS_data_load_7_reg_2755_reg[1]_i_6_n_0 ),
        .\SBUS_data_load_7_reg_2755_reg[1]_i_7 (\SBUS_data_load_7_reg_2755_reg[1]_i_7_n_0 ),
        .\SBUS_data_load_7_reg_2755_reg[2]_i_4 (\SBUS_data_load_7_reg_2755_reg[2]_i_4_n_0 ),
        .\SBUS_data_load_7_reg_2755_reg[2]_i_5 (\SBUS_data_load_7_reg_2755_reg[2]_i_5_n_0 ),
        .\SBUS_data_load_7_reg_2755_reg[2]_i_6 (\SBUS_data_load_7_reg_2755_reg[2]_i_6_n_0 ),
        .\SBUS_data_load_7_reg_2755_reg[2]_i_7 (\SBUS_data_load_7_reg_2755_reg[2]_i_7_n_0 ),
        .\SBUS_data_load_7_reg_2755_reg[3]_i_4 (\SBUS_data_load_7_reg_2755_reg[3]_i_4_n_0 ),
        .\SBUS_data_load_7_reg_2755_reg[3]_i_5 (\SBUS_data_load_7_reg_2755_reg[3]_i_5_n_0 ),
        .\SBUS_data_load_7_reg_2755_reg[3]_i_6 (\SBUS_data_load_7_reg_2755_reg[3]_i_6_n_0 ),
        .\SBUS_data_load_7_reg_2755_reg[3]_i_7 (\SBUS_data_load_7_reg_2755_reg[3]_i_7_n_0 ),
        .\SBUS_data_load_7_reg_2755_reg[4]_i_4 (\SBUS_data_load_7_reg_2755_reg[4]_i_4_n_0 ),
        .\SBUS_data_load_7_reg_2755_reg[4]_i_5 (\SBUS_data_load_7_reg_2755_reg[4]_i_5_n_0 ),
        .\SBUS_data_load_7_reg_2755_reg[4]_i_6 (\SBUS_data_load_7_reg_2755_reg[4]_i_6_n_0 ),
        .\SBUS_data_load_7_reg_2755_reg[4]_i_7 (\SBUS_data_load_7_reg_2755_reg[4]_i_7_n_0 ),
        .\SBUS_data_load_7_reg_2755_reg[5]_i_4 (\SBUS_data_load_7_reg_2755_reg[5]_i_4_n_0 ),
        .\SBUS_data_load_7_reg_2755_reg[5]_i_5 (\SBUS_data_load_7_reg_2755_reg[5]_i_5_n_0 ),
        .\SBUS_data_load_7_reg_2755_reg[5]_i_6 (\SBUS_data_load_7_reg_2755_reg[5]_i_6_n_0 ),
        .\SBUS_data_load_7_reg_2755_reg[5]_i_7 (\SBUS_data_load_7_reg_2755_reg[5]_i_7_n_0 ),
        .\SBUS_data_load_7_reg_2755_reg[6] (tmp_21_fu_1173_p3),
        .\SBUS_data_load_7_reg_2755_reg[6]_i_4 (\SBUS_data_load_7_reg_2755_reg[6]_i_4_n_0 ),
        .\SBUS_data_load_7_reg_2755_reg[6]_i_5 (\SBUS_data_load_7_reg_2755_reg[6]_i_5_n_0 ),
        .\SBUS_data_load_7_reg_2755_reg[6]_i_6 (\SBUS_data_load_7_reg_2755_reg[6]_i_6_n_0 ),
        .\SBUS_data_load_7_reg_2755_reg[6]_i_7 (\SBUS_data_load_7_reg_2755_reg[6]_i_7_n_0 ),
        .\SBUS_data_load_7_reg_2755_reg[7]_i_5 (\SBUS_data_load_7_reg_2755_reg[7]_i_5_n_0 ),
        .\SBUS_data_load_7_reg_2755_reg[7]_i_6 (rcReceiver_CTRL_s_axi_U_n_181),
        .\SBUS_data_load_7_reg_2755_reg[7]_i_6_0 (\SBUS_data_load_7_reg_2755_reg[7]_i_6_n_0 ),
        .\SBUS_data_load_7_reg_2755_reg[7]_i_7 (\SBUS_data_load_7_reg_2755_reg[7]_i_7_n_0 ),
        .\SBUS_data_load_7_reg_2755_reg[7]_i_8 (\SBUS_data_load_7_reg_2755_reg[7]_i_8_n_0 ),
        .\SBUS_data_load_7_reg_2755_reg[7]_i_9 (\SBUS_data_load_7_reg_2755_reg[7]_i_9_n_0 ),
        .\SBUS_data_load_9_reg_2781_reg[1] (tmp_28_fu_1222_p3),
        .\ap_CS_iter0_fsm_reg[12] (grp_scaleRange_fu_937_n_40),
        .\ap_CS_iter0_fsm_reg[12]_0 (grp_scaleRange_fu_937_n_52),
        .\ap_CS_iter0_fsm_reg[13] (grp_scaleRange_fu_937_n_4),
        .\ap_CS_iter0_fsm_reg[13]_0 (grp_scaleRange_fu_937_n_10),
        .\ap_CS_iter0_fsm_reg[14] (grp_scaleRange_fu_937_n_74),
        .\ap_CS_iter0_fsm_reg[14]_0 (grp_scaleRange_fu_937_n_75),
        .\ap_CS_iter0_fsm_reg[14]_1 (grp_scaleRange_fu_937_n_73),
        .\ap_CS_iter0_fsm_reg[14]_2 (grp_scaleRange_fu_937_n_72),
        .\ap_CS_iter0_fsm_reg[14]_3 (grp_scaleRange_fu_937_n_71),
        .\ap_CS_iter0_fsm_reg[17] (grp_scaleRange_fu_937_n_28),
        .\ap_CS_iter0_fsm_reg[17]_0 (grp_scaleRange_fu_937_n_27),
        .\ap_CS_iter0_fsm_reg[17]_1 (grp_scaleRange_fu_937_n_29),
        .\ap_CS_iter0_fsm_reg[17]_2 (grp_scaleRange_fu_937_n_31),
        .\ap_CS_iter0_fsm_reg[17]_3 (grp_scaleRange_fu_937_n_32),
        .\ap_CS_iter0_fsm_reg[17]_4 (grp_scaleRange_fu_937_n_33),
        .\ap_CS_iter0_fsm_reg[17]_5 (grp_scaleRange_fu_937_n_34),
        .\ap_CS_iter0_fsm_reg[17]_6 (grp_scaleRange_fu_937_n_47),
        .\ap_CS_iter0_fsm_reg[1] (ap_NS_iter0_fsm[1]),
        .\ap_CS_iter0_fsm_reg[20] (grp_scaleRange_fu_937_n_70),
        .\ap_CS_iter0_fsm_reg[20]_0 (grp_scaleRange_fu_937_n_69),
        .\ap_CS_iter0_fsm_reg[20]_1 (grp_scaleRange_fu_937_n_5),
        .\ap_CS_iter0_fsm_reg[20]_2 (grp_scaleRange_fu_937_n_68),
        .\ap_CS_iter0_fsm_reg[20]_3 (grp_scaleRange_fu_937_n_67),
        .\ap_CS_iter0_fsm_reg[20]_4 (grp_scaleRange_fu_937_n_66),
        .\ap_CS_iter0_fsm_reg[21] (grp_scaleRange_fu_937_n_50),
        .\ap_CS_iter0_fsm_reg[21]_0 (grp_scaleRange_fu_937_n_6),
        .\ap_CS_iter0_fsm_reg[21]_1 (grp_scaleRange_fu_937_n_0),
        .\ap_CS_iter0_fsm_reg[21]_2 (grp_scaleRange_fu_937_n_1),
        .\ap_CS_iter0_fsm_reg[21]_3 (grp_scaleRange_fu_937_n_16),
        .\ap_CS_iter0_fsm_reg[23] (grp_scaleRange_fu_937_n_3),
        .\ap_CS_iter0_fsm_reg[23]_0 (grp_scaleRange_fu_937_n_61),
        .\ap_CS_iter0_fsm_reg[23]_1 (grp_scaleRange_fu_937_n_62),
        .\ap_CS_iter0_fsm_reg[23]_2 (grp_scaleRange_fu_937_n_63),
        .\ap_CS_iter0_fsm_reg[23]_3 (grp_scaleRange_fu_937_n_64),
        .\ap_CS_iter0_fsm_reg[23]_4 (grp_scaleRange_fu_937_n_65),
        .\ap_CS_iter0_fsm_reg[23]_5 (grp_scaleRange_fu_937_n_15),
        .\ap_CS_iter0_fsm_reg[24] (grp_scaleRange_fu_937_n_25),
        .\ap_CS_iter0_fsm_reg[24]_0 (grp_scaleRange_fu_937_n_26),
        .\ap_CS_iter0_fsm_reg[25] (grp_scaleRange_fu_937_n_60),
        .\ap_CS_iter0_fsm_reg[25]_0 (grp_scaleRange_fu_937_n_59),
        .\ap_CS_iter0_fsm_reg[25]_1 (grp_scaleRange_fu_937_n_58),
        .\ap_CS_iter0_fsm_reg[25]_2 (grp_scaleRange_fu_937_n_57),
        .\ap_CS_iter0_fsm_reg[25]_3 (grp_scaleRange_fu_937_n_56),
        .\ap_CS_iter0_fsm_reg[25]_4 (grp_scaleRange_fu_937_n_23),
        .\ap_CS_iter0_fsm_reg[25]_5 (grp_scaleRange_fu_937_n_55),
        .\ap_CS_iter0_fsm_reg[25]_6 (grp_scaleRange_fu_937_n_24),
        .\ap_CS_iter0_fsm_reg[25]_7 (grp_scaleRange_fu_937_n_54),
        .\ap_CS_iter0_fsm_reg[25]_8 ({ap_CS_iter0_fsm_state26,ap_CS_iter0_fsm_state25,ap_CS_iter0_fsm_state24,ap_CS_iter0_fsm_state23,ap_CS_iter0_fsm_state22,ap_CS_iter0_fsm_state21,ap_CS_iter0_fsm_state20,ap_CS_iter0_fsm_state19,ap_CS_iter0_fsm_state18,ap_CS_iter0_fsm_state17,ap_CS_iter0_fsm_state16,ap_CS_iter0_fsm_state15,ap_CS_iter0_fsm_state14,ap_CS_iter0_fsm_state13,ap_CS_iter0_fsm_state2,\ap_CS_iter0_fsm_reg_n_0_[0] }),
        .\ap_CS_iter0_fsm_reg[7] (rcReceiver_OUT_r_m_axi_U_n_2),
        .ap_CS_iter0_fsm_state10(ap_CS_iter0_fsm_state10),
        .ap_CS_iter0_fsm_state11(ap_CS_iter0_fsm_state11),
        .ap_CS_iter0_fsm_state12(ap_CS_iter0_fsm_state12),
        .ap_CS_iter0_fsm_state3(ap_CS_iter0_fsm_state3),
        .ap_CS_iter0_fsm_state4(ap_CS_iter0_fsm_state4),
        .ap_CS_iter0_fsm_state5(ap_CS_iter0_fsm_state5),
        .ap_CS_iter0_fsm_state6(ap_CS_iter0_fsm_state6),
        .ap_CS_iter0_fsm_state7(ap_CS_iter0_fsm_state7),
        .ap_CS_iter0_fsm_state8(ap_CS_iter0_fsm_state8),
        .ap_CS_iter0_fsm_state9(ap_CS_iter0_fsm_state9),
        .\ap_CS_iter1_fsm_reg[0] (\ap_CS_iter1_fsm_reg_n_0_[0] ),
        .\ap_CS_iter1_fsm_reg[6] (rcReceiver_OUT_r_m_axi_U_n_4),
        .ap_CS_iter1_fsm_state40(ap_CS_iter1_fsm_state40),
        .ap_clk(ap_clk),
        .ap_phi_mux_p_Val2_4_phi_fu_890_p4(ap_phi_mux_p_Val2_4_phi_fu_890_p4),
        .\ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[10] ({rcReceiver_CTRL_s_axi_U_n_153,rcReceiver_CTRL_s_axi_U_n_154,rcReceiver_CTRL_s_axi_U_n_155,rcReceiver_CTRL_s_axi_U_n_156,rcReceiver_CTRL_s_axi_U_n_157,rcReceiver_CTRL_s_axi_U_n_158,rcReceiver_CTRL_s_axi_U_n_159,rcReceiver_CTRL_s_axi_U_n_160,rcReceiver_CTRL_s_axi_U_n_161,rcReceiver_CTRL_s_axi_U_n_162,rcReceiver_CTRL_s_axi_U_n_163}),
        .\ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[10]_0 (ap_phi_reg_pp0_iter0_p_Val2_11_reg_927),
        .\ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[10]_1 (grp_scaleRange_fu_942_n_0),
        .\ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[4] (grp_scaleRange_fu_942_n_1),
        .\ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[9] (grp_scaleRange_fu_942_n_2),
        .\ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[9]_0 (grp_scaleRange_fu_942_n_5),
        .\ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[0] (grp_scaleRange_fu_937_n_35),
        .\ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[10] ({rcReceiver_CTRL_s_axi_U_n_142,rcReceiver_CTRL_s_axi_U_n_143,rcReceiver_CTRL_s_axi_U_n_144,rcReceiver_CTRL_s_axi_U_n_145,rcReceiver_CTRL_s_axi_U_n_146,rcReceiver_CTRL_s_axi_U_n_147,rcReceiver_CTRL_s_axi_U_n_148,rcReceiver_CTRL_s_axi_U_n_149,rcReceiver_CTRL_s_axi_U_n_150,rcReceiver_CTRL_s_axi_U_n_151,rcReceiver_CTRL_s_axi_U_n_152}),
        .\ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[10]_0 (ap_phi_reg_pp0_iter0_p_Val2_7_reg_917[10:8]),
        .\ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[1] (grp_scaleRange_fu_937_n_36),
        .\ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[2] (grp_scaleRange_fu_937_n_37),
        .\ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[4] (grp_scaleRange_fu_937_n_38),
        .\ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[5] (grp_scaleRange_fu_937_n_39),
        .\ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[6] (grp_scaleRange_fu_937_n_51),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .\channels_10_reg[10] (channels_10[10:8]),
        .\channels_10_reg[3] (grp_scaleRange_fu_937_n_11),
        .\channels_11_reg[10] ({channels_11[10],channels_11[8]}),
        .\channels_11_reg[6] (grp_scaleRange_fu_937_n_12),
        .\channels_11_reg[7] (grp_scaleRange_fu_937_n_13),
        .\channels_12_reg[10] ({channels_12[10],channels_12[8]}),
        .\channels_12_reg[9] (grp_scaleRange_fu_937_n_2),
        .\channels_13_reg[10] ({channels_13[10],channels_13[8]}),
        .\channels_13_reg[3] (grp_scaleRange_fu_937_n_14),
        .\channels_14_reg[10] (channels_14[10:8]),
        .\channels_15_reg[0] (grp_scaleRange_fu_937_n_17),
        .\channels_15_reg[10] ({rcReceiver_CTRL_s_axi_U_n_170,rcReceiver_CTRL_s_axi_U_n_171,rcReceiver_CTRL_s_axi_U_n_172,rcReceiver_CTRL_s_axi_U_n_173}),
        .\channels_15_reg[10]_0 (channels_15[10:8]),
        .\channels_15_reg[1] (grp_scaleRange_fu_937_n_18),
        .\channels_15_reg[2] (grp_scaleRange_fu_937_n_19),
        .\channels_15_reg[3] (grp_scaleRange_fu_937_n_20),
        .\channels_15_reg[4] (grp_scaleRange_fu_937_n_21),
        .\channels_15_reg[5] (rcReceiver_CTRL_s_axi_U_n_168),
        .\channels_15_reg[5]_0 (grp_scaleRange_fu_937_n_22),
        .\channels_15_reg[6] (rcReceiver_CTRL_s_axi_U_n_165),
        .channels_16(channels_16),
        .\channels_16_reg[0] (rcReceiver_CTRL_s_axi_U_n_182),
        .channels_17(channels_17),
        .\channels_17_reg[0] (rcReceiver_CTRL_s_axi_U_n_183),
        .\channels_1_reg[10] (channels_1),
        .\channels_2_reg[10] (channels_2),
        .\channels_3_reg[10] (channels_3),
        .\channels_4_reg[10] (channels_4),
        .\channels_5_reg[10] (channels_5),
        .\channels_6_reg[10] (channels_6[10:9]),
        .\channels_6_reg[3] (grp_scaleRange_fu_937_n_7),
        .\channels_6_reg[6] (grp_scaleRange_fu_937_n_8),
        .\channels_7_reg[10] (channels_7[10:9]),
        .\channels_7_reg[7] (grp_scaleRange_fu_937_n_9),
        .\channels_8_reg[10] (channels_8[10:8]),
        .\channels_8_reg[3] (grp_scaleRange_fu_937_n_30),
        .\channels_9_reg[0] (grp_scaleRange_fu_937_n_41),
        .\channels_9_reg[10] (channels_9[10:7]),
        .\channels_9_reg[1] (grp_scaleRange_fu_937_n_42),
        .\channels_9_reg[2] (grp_scaleRange_fu_937_n_43),
        .\channels_9_reg[3] (grp_scaleRange_fu_937_n_53),
        .\channels_9_reg[4] (grp_scaleRange_fu_937_n_44),
        .\channels_9_reg[5] (grp_scaleRange_fu_937_n_45),
        .\channels_9_reg[9] (grp_scaleRange_fu_937_n_46),
        .\channels_9_reg[9]_0 (grp_scaleRange_fu_937_n_48),
        .\gen_write[1].mem_reg (rcReceiver_CTRL_s_axi_U_n_178),
        .\gen_write[1].mem_reg_0 (rcReceiver_CTRL_s_axi_U_n_177),
        .grp_scaleRange_fu_947_x({grp_scaleRange_fu_947_x[10:6],grp_scaleRange_fu_947_x[3]}),
        .grp_scaleRange_fu_952_x({grp_scaleRange_fu_952_x[10:6],grp_scaleRange_fu_952_x[3]}),
        .\int_SBUS_data_shift_reg[0]_0 (rcReceiver_CTRL_s_axi_U_n_176),
        .\int_SBUS_data_shift_reg[0]_1 (rcReceiver_CTRL_s_axi_U_n_179),
        .\int_SBUS_data_shift_reg[0]_2 (rcReceiver_CTRL_s_axi_U_n_184),
        .\int_SBUS_data_shift_reg[1]_0 (rcReceiver_CTRL_s_axi_U_n_180),
        .\int_SBUS_data_shift_reg[1]_1 (rcReceiver_OUT_r_m_axi_U_n_0),
        .interrupt(interrupt),
        .or_cond_fu_1032_p2(or_cond_fu_1032_p2),
        .or_cond_reg_2812(or_cond_reg_2812),
        .\or_cond_reg_2812_reg[0] (rcReceiver_CTRL_s_axi_U_n_89),
        .\p_Val2_5_reg_897_reg[7] (ap_phi_mux_p_Val2_5_phi_fu_900_p4),
        .\p_Val2_6_reg_907_reg[7] (ap_phi_mux_p_Val2_6_phi_fu_910_p4),
        .\rdata_reg[0]_i_3 (\rdata_reg[0]_i_3_n_0 ),
        .\rdata_reg[10]_i_2 (\rdata_reg[10]_i_2_n_0 ),
        .\rdata_reg[11]_i_2 (\rdata_reg[11]_i_2_n_0 ),
        .\rdata_reg[12]_i_2 (\rdata_reg[12]_i_2_n_0 ),
        .\rdata_reg[13]_i_2 (\rdata_reg[13]_i_2_n_0 ),
        .\rdata_reg[14]_i_2 (\rdata_reg[14]_i_2_n_0 ),
        .\rdata_reg[15]_i_2 (\rdata_reg[15]_i_2_n_0 ),
        .\rdata_reg[16]_i_2 (\rdata_reg[16]_i_2_n_0 ),
        .\rdata_reg[17]_i_2 (\rdata_reg[17]_i_2_n_0 ),
        .\rdata_reg[18]_i_2 (\rdata_reg[18]_i_2_n_0 ),
        .\rdata_reg[19]_i_2 (\rdata_reg[19]_i_2_n_0 ),
        .\rdata_reg[1]_i_4 (\rdata_reg[1]_i_4_n_0 ),
        .\rdata_reg[20]_i_2 (\rdata_reg[20]_i_2_n_0 ),
        .\rdata_reg[21]_i_2 (\rdata_reg[21]_i_2_n_0 ),
        .\rdata_reg[22]_i_2 (\rdata_reg[22]_i_2_n_0 ),
        .\rdata_reg[23]_i_2 (\rdata_reg[23]_i_2_n_0 ),
        .\rdata_reg[24]_i_2 (\rdata_reg[24]_i_2_n_0 ),
        .\rdata_reg[25]_i_2 (\rdata_reg[25]_i_2_n_0 ),
        .\rdata_reg[26]_i_2 (\rdata_reg[26]_i_2_n_0 ),
        .\rdata_reg[27]_i_2 (\rdata_reg[27]_i_2_n_0 ),
        .\rdata_reg[28]_i_2 (\rdata_reg[28]_i_2_n_0 ),
        .\rdata_reg[29]_i_2 (\rdata_reg[29]_i_2_n_0 ),
        .\rdata_reg[2]_i_2 (\rdata_reg[2]_i_2_n_0 ),
        .\rdata_reg[30]_i_2 (\rdata_reg[30]_i_2_n_0 ),
        .\rdata_reg[31]_i_4 (rcReceiver_CTRL_s_axi_U_n_66),
        .\rdata_reg[31]_i_4_0 (\rdata_reg[31]_i_4_n_0 ),
        .\rdata_reg[31]_i_5 (\rdata_reg[31]_i_5_n_0 ),
        .\rdata_reg[3]_i_2 (\rdata_reg[3]_i_2_n_0 ),
        .\rdata_reg[4]_i_2 (\rdata_reg[4]_i_2_n_0 ),
        .\rdata_reg[5]_i_2 (\rdata_reg[5]_i_2_n_0 ),
        .\rdata_reg[6]_i_2 (\rdata_reg[6]_i_2_n_0 ),
        .\rdata_reg[7]_i_4 (\rdata_reg[7]_i_4_n_0 ),
        .\rdata_reg[8]_i_2 (\rdata_reg[8]_i_2_n_0 ),
        .\rdata_reg[9]_i_2 (\rdata_reg[9]_i_2_n_0 ),
        .s_axi_CTRL_ARADDR(s_axi_CTRL_ARADDR),
        .s_axi_CTRL_ARREADY(s_axi_CTRL_ARREADY),
        .s_axi_CTRL_ARVALID(s_axi_CTRL_ARVALID),
        .s_axi_CTRL_AWADDR(s_axi_CTRL_AWADDR),
        .s_axi_CTRL_AWREADY(s_axi_CTRL_AWREADY),
        .s_axi_CTRL_AWVALID(s_axi_CTRL_AWVALID),
        .s_axi_CTRL_BREADY(s_axi_CTRL_BREADY),
        .s_axi_CTRL_BVALID(s_axi_CTRL_BVALID),
        .s_axi_CTRL_RDATA(s_axi_CTRL_RDATA),
        .s_axi_CTRL_RREADY(s_axi_CTRL_RREADY),
        .s_axi_CTRL_RVALID(s_axi_CTRL_RVALID),
        .s_axi_CTRL_WDATA(s_axi_CTRL_WDATA),
        .s_axi_CTRL_WREADY(s_axi_CTRL_WREADY),
        .s_axi_CTRL_WSTRB(s_axi_CTRL_WSTRB),
        .s_axi_CTRL_WVALID(s_axi_CTRL_WVALID),
        .s_ready_t_reg(rcReceiver_OUT_r_m_axi_U_n_44),
        .tmp_2_fu_1040_p3(tmp_2_fu_1040_p3),
        .tmp_92_cast_cast_cas_fu_2383_p3(tmp_92_cast_cast_cas_fu_2383_p3),
        .tmp_95_cast_cast_cas_fu_2405_p3(tmp_95_cast_cast_cas_fu_2405_p3),
        .\tmp_reg_2792_reg[0] (rcReceiver_CTRL_s_axi_U_n_169),
        .\tmp_reg_2792_reg[0]_0 (\tmp_reg_2792_reg_n_0_[0] ),
        .x(grp_scaleRange_fu_937_x),
        .\x_int_reg_reg[10] (grp_scaleRange_fu_942_x),
        .\x_int_reg_reg[3] (rcReceiver_CTRL_s_axi_U_n_118),
        .\x_int_reg_reg[3]_0 (rcReceiver_CTRL_s_axi_U_n_133));
  design_1_rcReceiver_0_0_rcReceiver_OUT_r_m_axi rcReceiver_OUT_r_m_axi_U
       (.ADDRARDADDR(rcReceiver_TEST_s_axi_U_n_9),
        .AWLEN(\^m_axi_OUT_r_AWLEN ),
        .B(B),
        .D(ap_NS_iter1_fsm),
        .E(channels_00),
        .OUT_r_BVALID(OUT_r_BVALID),
        .Q({ap_CS_iter1_fsm_state36,ap_CS_iter1_fsm_state35,ap_CS_iter1_fsm_state34,ap_CS_iter1_fsm_state33,ap_CS_iter1_fsm_state32,ap_CS_iter1_fsm_state31,ap_CS_iter1_fsm_state30,ap_CS_iter1_fsm_state29,ap_CS_iter1_fsm_state28,ap_CS_iter1_fsm_state27,\ap_CS_iter1_fsm_reg_n_0_[0] }),
        .SBUS_data_ce0(SBUS_data_ce0),
        .SBUS_data_ce01(SBUS_data_ce01),
        .SBUS_data_ce024(SBUS_data_ce024),
        .\SBUS_data_load_2_reg_2701_reg[0] (SBUS_data_ce01227_in),
        .\SBUS_data_load_3_reg_2712_reg[7] (rcReceiver_OUT_r_m_axi_U_n_46),
        .\SBUS_data_load_4_reg_2723_reg[7] (rcReceiver_OUT_r_m_axi_U_n_63),
        .\SBUS_data_load_5_reg_2733_reg[7] (rcReceiver_OUT_r_m_axi_U_n_62),
        .\SBUS_data_load_6_reg_2744_reg[7] (rcReceiver_OUT_r_m_axi_U_n_61),
        .\SBUS_data_load_7_reg_2755_reg[7] (rcReceiver_OUT_r_m_axi_U_n_47),
        .\SBUS_data_load_8_reg_2766_reg[0] (SBUS_data_ce018),
        .\SBUS_data_load_9_reg_2781_reg[7] (rcReceiver_OUT_r_m_axi_U_n_48),
        .\ap_CS_iter0_fsm_reg[11] (rcReceiver_CTRL_s_axi_U_n_180),
        .\ap_CS_iter0_fsm_reg[12] (rcReceiver_CTRL_s_axi_U_n_176),
        .\ap_CS_iter0_fsm_reg[13] (grp_scaleRange_fu_937_n_4),
        .\ap_CS_iter0_fsm_reg[1] (rcReceiver_CTRL_s_axi_U_n_181),
        .\ap_CS_iter0_fsm_reg[22] (rcReceiver_TEST_s_axi_U_n_40),
        .\ap_CS_iter0_fsm_reg[23] (grp_scaleRange_fu_937_n_3),
        .\ap_CS_iter0_fsm_reg[25] ({ap_NS_iter0_fsm[25:12],ap_NS_iter0_fsm[0]}),
        .\ap_CS_iter0_fsm_reg[25]_0 ({ap_CS_iter0_fsm_state26,ap_CS_iter0_fsm_state25,ap_CS_iter0_fsm_state24,ap_CS_iter0_fsm_state23,ap_CS_iter0_fsm_state22,ap_CS_iter0_fsm_state21,ap_CS_iter0_fsm_state20,ap_CS_iter0_fsm_state19,ap_CS_iter0_fsm_state18,ap_CS_iter0_fsm_state17,ap_CS_iter0_fsm_state16,ap_CS_iter0_fsm_state15,ap_CS_iter0_fsm_state14,ap_CS_iter0_fsm_state13,ap_CS_iter0_fsm_state2,\ap_CS_iter0_fsm_reg_n_0_[0] }),
        .\ap_CS_iter0_fsm_reg[2] (rcReceiver_OUT_r_m_axi_U_n_44),
        .\ap_CS_iter0_fsm_reg[6] (rcReceiver_CTRL_s_axi_U_n_184),
        .\ap_CS_iter0_fsm_reg[8] (rcReceiver_CTRL_s_axi_U_n_179),
        .ap_CS_iter0_fsm_state10(ap_CS_iter0_fsm_state10),
        .ap_CS_iter0_fsm_state12(ap_CS_iter0_fsm_state12),
        .ap_CS_iter0_fsm_state3(ap_CS_iter0_fsm_state3),
        .ap_CS_iter0_fsm_state4(ap_CS_iter0_fsm_state4),
        .ap_CS_iter0_fsm_state5(ap_CS_iter0_fsm_state5),
        .ap_CS_iter0_fsm_state6(ap_CS_iter0_fsm_state6),
        .ap_CS_iter0_fsm_state7(ap_CS_iter0_fsm_state7),
        .ap_CS_iter0_fsm_state8(ap_CS_iter0_fsm_state8),
        .ap_CS_iter0_fsm_state9(ap_CS_iter0_fsm_state9),
        .ap_CS_iter1_fsm_state37(ap_CS_iter1_fsm_state37),
        .ap_CS_iter1_fsm_state38(ap_CS_iter1_fsm_state38),
        .ap_CS_iter1_fsm_state39(ap_CS_iter1_fsm_state39),
        .ap_CS_iter1_fsm_state40(ap_CS_iter1_fsm_state40),
        .ap_ce_reg_reg(grp_scaleRange_fu_937_ap_ce),
        .ap_ce_reg_reg_0(grp_scaleRange_fu_942_ap_ce),
        .ap_clk(ap_clk),
        .ap_condition_773(ap_condition_773),
        .ap_reg_ioackin_OUT_r_AWREADY_reg(rcReceiver_OUT_r_m_axi_U_n_51),
        .ap_reg_ioackin_OUT_r_AWREADY_reg_0(ap_reg_ioackin_OUT_r_AWREADY_reg_n_0),
        .ap_reg_ioackin_OUT_r_WREADY_reg(rcReceiver_OUT_r_m_axi_U_n_25),
        .ap_reg_ioackin_OUT_r_WREADY_reg_0(ap_reg_ioackin_OUT_r_WREADY_reg_n_0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .\channels_10_reg[10] (rcReceiver_OUT_r_m_axi_U_n_114),
        .\channels_11_reg[10] (rcReceiver_OUT_r_m_axi_U_n_65),
        .\channels_12_reg[10] (rcReceiver_OUT_r_m_axi_U_n_66),
        .\channels_13_reg[10] (rcReceiver_OUT_r_m_axi_U_n_71),
        .\channels_14_reg[10] (rcReceiver_OUT_r_m_axi_U_n_72),
        .\channels_15_reg[10] (rcReceiver_OUT_r_m_axi_U_n_111),
        .channels_16(channels_16),
        .channels_17(channels_17),
        .\channels_2_reg[7] (rcReceiver_CTRL_s_axi_U_n_118),
        .\channels_3_reg[7] (rcReceiver_CTRL_s_axi_U_n_133),
        .\channels_6_reg[10] (rcReceiver_OUT_r_m_axi_U_n_60),
        .\channels_7_reg[10] (rcReceiver_OUT_r_m_axi_U_n_59),
        .\channels_8_reg[10] (rcReceiver_OUT_r_m_axi_U_n_64),
        .\channels_9_reg[10] (rcReceiver_OUT_r_m_axi_U_n_69),
        .\channels_9_reg[10]_0 (rcReceiver_OUT_r_m_axi_U_n_70),
        .\gen_write[1].mem_reg_0 (rcReceiver_OUT_r_m_axi_U_n_3),
        .grp_scaleRange_fu_947_ap_ce(grp_scaleRange_fu_947_ap_ce),
        .grp_scaleRange_fu_957_ap_ce(grp_scaleRange_fu_957_ap_ce),
        .\icmp_reg_3007_reg[0] (rcReceiver_OUT_r_m_axi_U_n_55),
        .\icmp_reg_3007_reg[0]_0 (\icmp_reg_3007_reg_n_0_[0] ),
        .\int_SBUS_data_shift_reg[0] (rcReceiver_OUT_r_m_axi_U_n_2),
        .\int_SBUS_data_shift_reg[0]_0 ({rcReceiver_CTRL_s_axi_U_n_170,rcReceiver_CTRL_s_axi_U_n_171,rcReceiver_CTRL_s_axi_U_n_172,tmp_33_fu_1472_p3}),
        .\int_SBUS_data_shift_reg[1] (rcReceiver_OUT_r_m_axi_U_n_0),
        .int_ap_ready_reg(rcReceiver_OUT_r_m_axi_U_n_4),
        .m_axi_OUT_r_AWADDR(\^m_axi_OUT_r_AWADDR ),
        .m_axi_OUT_r_AWREADY(m_axi_OUT_r_AWREADY),
        .m_axi_OUT_r_AWVALID(m_axi_OUT_r_AWVALID),
        .m_axi_OUT_r_BREADY(m_axi_OUT_r_BREADY),
        .m_axi_OUT_r_BVALID(m_axi_OUT_r_BVALID),
        .m_axi_OUT_r_RREADY(m_axi_OUT_r_RREADY),
        .m_axi_OUT_r_RVALID(m_axi_OUT_r_RVALID),
        .m_axi_OUT_r_WDATA(m_axi_OUT_r_WDATA),
        .m_axi_OUT_r_WLAST(m_axi_OUT_r_WLAST),
        .m_axi_OUT_r_WREADY(m_axi_OUT_r_WREADY),
        .m_axi_OUT_r_WSTRB(m_axi_OUT_r_WSTRB),
        .m_axi_OUT_r_WVALID(m_axi_OUT_r_WVALID),
        .op_V_assign_0_5_reg_2960(op_V_assign_0_5_reg_2960),
        .\op_V_assign_0_7_reg_3043_reg[12] (rcReceiver_OUT_r_m_axi_U_n_68),
        .\op_V_assign_0_7_reg_3043_reg[12]_0 (op_V_assign_0_7_reg_3043),
        .or_cond_reg_2812(or_cond_reg_2812),
        .\p_Val2_10_reg_2922_reg[12] (p_Val2_10_reg_2922),
        .\p_Val2_1_reg_2928_reg[12] (p_Val2_1_reg_2928),
        .\p_Val2_9_reg_2916_reg[12] (p_Val2_9_reg_2916),
        .\reg_972_reg[0] (reg_9720),
        .\reg_976_reg[0] (rcReceiver_OUT_r_m_axi_U_n_115),
        .\reg_976_reg[1] (rcReceiver_OUT_r_m_axi_U_n_116),
        .\reg_976_reg[2] (rcReceiver_OUT_r_m_axi_U_n_117),
        .\reg_980_reg[0] (reg_9800),
        .\reg_980_reg[12] (reg_980),
        .\reg_984_reg[0] (reg_9840),
        .\reg_984_reg[12] (reg_984),
        .\reg_988_reg[0] (reg_9880),
        .\reg_988_reg[12] (reg_988),
        .tmp_1_i_reg_3012(tmp_1_i_reg_3012),
        .\tmp_1_i_reg_3012_reg[0] (rcReceiver_OUT_r_m_axi_U_n_67),
        .tmp_87_reg_3214(tmp_87_reg_3214),
        .tmp_87_reg_3214_pp0_iter0_reg(tmp_87_reg_3214_pp0_iter0_reg),
        .\tmp_87_reg_3214_pp0_iter0_reg_reg[0] (rcReceiver_OUT_r_m_axi_U_n_10),
        .\tmp_87_reg_3214_pp0_iter0_reg_reg[1] (rcReceiver_OUT_r_m_axi_U_n_9),
        .\tmp_87_reg_3214_reg[0] (rcReceiver_OUT_r_m_axi_U_n_112),
        .\tmp_87_reg_3214_reg[1] (rcReceiver_OUT_r_m_axi_U_n_113),
        .tmp_94_reg_2970(tmp_94_reg_2970),
        .tmp_94_reg_2970_pp0_iter0_reg(tmp_94_reg_2970_pp0_iter0_reg),
        .\tmp_94_reg_2970_pp0_iter0_reg_reg[0] (rcReceiver_OUT_r_m_axi_U_n_73),
        .\tmp_reg_2792_reg[0] (rcReceiver_CTRL_s_axi_U_n_89),
        .x_int_reg({x_int_reg[10],x_int_reg[6]}),
        .\x_int_reg_reg[10] (rcReceiver_OUT_r_m_axi_U_n_6),
        .\x_int_reg_reg[5] (rcReceiver_OUT_r_m_axi_U_n_109),
        .\x_int_reg_reg[5]_0 (rcReceiver_OUT_r_m_axi_U_n_110),
        .\x_int_reg_reg[6] (rcReceiver_OUT_r_m_axi_U_n_8));
  design_1_rcReceiver_0_0_rcReceiver_TEST_s_axi rcReceiver_TEST_s_axi_U
       (.ADDRARDADDR({rcReceiver_TEST_s_axi_U_n_8,rcReceiver_TEST_s_axi_U_n_9,rcReceiver_TEST_s_axi_U_n_10}),
        .DOBDO({rcReceiver_TEST_s_axi_U_n_0,rcReceiver_TEST_s_axi_U_n_1,rcReceiver_TEST_s_axi_U_n_2,rcReceiver_TEST_s_axi_U_n_3,rcReceiver_TEST_s_axi_U_n_4,rcReceiver_TEST_s_axi_U_n_5,rcReceiver_TEST_s_axi_U_n_6,rcReceiver_TEST_s_axi_U_n_7}),
        .Q({ap_CS_iter0_fsm_state25,ap_CS_iter0_fsm_state24,ap_CS_iter0_fsm_state23,ap_CS_iter0_fsm_state22,ap_CS_iter0_fsm_state21,ap_CS_iter0_fsm_state20,ap_CS_iter0_fsm_state19,ap_CS_iter0_fsm_state18,ap_CS_iter0_fsm_state17,ap_CS_iter0_fsm_state16,ap_CS_iter0_fsm_state15}),
        .\ap_CS_iter0_fsm_reg[16] (rcReceiver_CTRL_s_axi_U_n_178),
        .\ap_CS_iter0_fsm_reg[19] (rcReceiver_CTRL_s_axi_U_n_177),
        .\ap_CS_iter0_fsm_reg[20] (rcReceiver_OUT_r_m_axi_U_n_3),
        .\ap_CS_iter0_fsm_reg[20]_0 (grp_scaleRange_fu_937_n_5),
        .\ap_CS_iter0_fsm_reg[23] (grp_scaleRange_fu_937_n_3),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\gen_write[1].mem_reg_0 (rcReceiver_TEST_s_axi_U_n_40),
        .\icmp_reg_3007_reg[0] (\icmp_reg_3007_reg_n_0_[0] ),
        .out({s_axi_TEST_BVALID,s_axi_TEST_WREADY,s_axi_TEST_AWREADY}),
        .\p_Val2_10_reg_2922_reg[12] (p_Val2_10_reg_2922),
        .\p_Val2_11_reg_927_reg[10] (p_Val2_11_reg_927),
        .\p_Val2_1_reg_2928_reg[12] (p_Val2_1_reg_2928),
        .\p_Val2_4_reg_887_reg[10] (p_Val2_4_reg_887),
        .\p_Val2_5_reg_897_reg[10] (p_Val2_5_reg_897),
        .\p_Val2_6_reg_907_reg[10] (p_Val2_6_reg_907),
        .\p_Val2_7_reg_917_reg[10] (p_Val2_7_reg_917),
        .\p_Val2_9_reg_2916_reg[12] (p_Val2_9_reg_2916),
        .\p_Val2_s_reg_877_reg[10] (p_Val2_s_reg_877),
        .\rdata_reg[0]_i_2 (\rdata_reg[0]_i_2_n_0 ),
        .\rdata_reg[10]_i_2__0 (\rdata_reg[10]_i_2__0_n_0 ),
        .\rdata_reg[11]_i_2__0 (\rdata_reg[11]_i_2__0_n_0 ),
        .\rdata_reg[12]_i_2__0 (\rdata_reg[12]_i_2__0_n_0 ),
        .\rdata_reg[13]_i_2__0 (\rdata_reg[13]_i_2__0_n_0 ),
        .\rdata_reg[14]_i_2__0 (\rdata_reg[14]_i_2__0_n_0 ),
        .\rdata_reg[15]_i_2__0 ({rcReceiver_TEST_s_axi_U_n_11,rcReceiver_TEST_s_axi_U_n_12,rcReceiver_TEST_s_axi_U_n_13,rcReceiver_TEST_s_axi_U_n_14,rcReceiver_TEST_s_axi_U_n_15,rcReceiver_TEST_s_axi_U_n_16,rcReceiver_TEST_s_axi_U_n_17,rcReceiver_TEST_s_axi_U_n_18}),
        .\rdata_reg[15]_i_2__0_0 (\rdata_reg[15]_i_2__0_n_0 ),
        .\rdata_reg[16]_i_2__0 (\rdata_reg[16]_i_2__0_n_0 ),
        .\rdata_reg[17]_i_2__0 (\rdata_reg[17]_i_2__0_n_0 ),
        .\rdata_reg[18]_i_2__0 (\rdata_reg[18]_i_2__0_n_0 ),
        .\rdata_reg[19]_i_2__0 (\rdata_reg[19]_i_2__0_n_0 ),
        .\rdata_reg[1]_i_2 (\rdata_reg[1]_i_2_n_0 ),
        .\rdata_reg[20]_i_2__0 (\rdata_reg[20]_i_2__0_n_0 ),
        .\rdata_reg[21]_i_2__0 (\rdata_reg[21]_i_2__0_n_0 ),
        .\rdata_reg[22]_i_2__0 (\rdata_reg[22]_i_2__0_n_0 ),
        .\rdata_reg[23]_i_2__0 ({rcReceiver_TEST_s_axi_U_n_19,rcReceiver_TEST_s_axi_U_n_20,rcReceiver_TEST_s_axi_U_n_21,rcReceiver_TEST_s_axi_U_n_22,rcReceiver_TEST_s_axi_U_n_23,rcReceiver_TEST_s_axi_U_n_24,rcReceiver_TEST_s_axi_U_n_25,rcReceiver_TEST_s_axi_U_n_26}),
        .\rdata_reg[23]_i_2__0_0 (\rdata_reg[23]_i_2__0_n_0 ),
        .\rdata_reg[24]_i_2__0 (\rdata_reg[24]_i_2__0_n_0 ),
        .\rdata_reg[25]_i_2__0 (\rdata_reg[25]_i_2__0_n_0 ),
        .\rdata_reg[26]_i_2__0 (\rdata_reg[26]_i_2__0_n_0 ),
        .\rdata_reg[27]_i_2__0 (\rdata_reg[27]_i_2__0_n_0 ),
        .\rdata_reg[28]_i_2__0 (\rdata_reg[28]_i_2__0_n_0 ),
        .\rdata_reg[29]_i_2__0 (\rdata_reg[29]_i_2__0_n_0 ),
        .\rdata_reg[2]_i_2__0 (\rdata_reg[2]_i_2__0_n_0 ),
        .\rdata_reg[30]_i_2__0 (\rdata_reg[30]_i_2__0_n_0 ),
        .\rdata_reg[31]_i_3 (rcReceiver_TEST_s_axi_U_n_39),
        .\rdata_reg[31]_i_3_0 (\rdata_reg[31]_i_3_n_0 ),
        .\rdata_reg[31]_i_4__0 ({rcReceiver_TEST_s_axi_U_n_27,rcReceiver_TEST_s_axi_U_n_28,rcReceiver_TEST_s_axi_U_n_29,rcReceiver_TEST_s_axi_U_n_30,rcReceiver_TEST_s_axi_U_n_31,rcReceiver_TEST_s_axi_U_n_32,rcReceiver_TEST_s_axi_U_n_33,rcReceiver_TEST_s_axi_U_n_34}),
        .\rdata_reg[31]_i_4__0_0 (\rdata_reg[31]_i_4__0_n_0 ),
        .\rdata_reg[3]_i_2__0 (\rdata_reg[3]_i_2__0_n_0 ),
        .\rdata_reg[4]_i_2__0 (\rdata_reg[4]_i_2__0_n_0 ),
        .\rdata_reg[5]_i_2__0 (\rdata_reg[5]_i_2__0_n_0 ),
        .\rdata_reg[6]_i_2__0 (\rdata_reg[6]_i_2__0_n_0 ),
        .\rdata_reg[7]_i_2 (\rdata_reg[7]_i_2_n_0 ),
        .\rdata_reg[8]_i_2__0 (\rdata_reg[8]_i_2__0_n_0 ),
        .\rdata_reg[9]_i_2__0 (\rdata_reg[9]_i_2__0_n_0 ),
        .\reg_980_reg[12] (reg_980),
        .s_axi_TEST_ARADDR(s_axi_TEST_ARADDR[14:2]),
        .s_axi_TEST_ARREADY(s_axi_TEST_ARREADY),
        .s_axi_TEST_ARVALID(s_axi_TEST_ARVALID),
        .s_axi_TEST_AWADDR(s_axi_TEST_AWADDR[14:2]),
        .s_axi_TEST_AWVALID(s_axi_TEST_AWVALID),
        .s_axi_TEST_BREADY(s_axi_TEST_BREADY),
        .s_axi_TEST_RDATA(s_axi_TEST_RDATA),
        .s_axi_TEST_RREADY(s_axi_TEST_RREADY),
        .s_axi_TEST_RVALID(s_axi_TEST_RVALID),
        .s_axi_TEST_WDATA(s_axi_TEST_WDATA),
        .s_axi_TEST_WSTRB(s_axi_TEST_WSTRB),
        .s_axi_TEST_WVALID(s_axi_TEST_WVALID),
        .tmp_1_i_reg_3012(tmp_1_i_reg_3012),
        .tmp_94_reg_2970(tmp_94_reg_2970));
  FDRE \rdata_reg[0]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_0 ),
        .D(rcReceiver_TEST_s_axi_U_n_7),
        .Q(\rdata_reg[0]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[0]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(rcReceiver_CTRL_s_axi_U_n_63),
        .Q(\rdata_reg[0]_i_3_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[10]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(rcReceiver_CTRL_s_axi_U_n_53),
        .Q(\rdata_reg[10]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[10]_i_2__0 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_0 ),
        .D(rcReceiver_TEST_s_axi_U_n_16),
        .Q(\rdata_reg[10]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[11]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(rcReceiver_CTRL_s_axi_U_n_52),
        .Q(\rdata_reg[11]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[11]_i_2__0 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_0 ),
        .D(rcReceiver_TEST_s_axi_U_n_15),
        .Q(\rdata_reg[11]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[12]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(rcReceiver_CTRL_s_axi_U_n_51),
        .Q(\rdata_reg[12]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[12]_i_2__0 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_0 ),
        .D(rcReceiver_TEST_s_axi_U_n_14),
        .Q(\rdata_reg[12]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[13]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(rcReceiver_CTRL_s_axi_U_n_50),
        .Q(\rdata_reg[13]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[13]_i_2__0 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_0 ),
        .D(rcReceiver_TEST_s_axi_U_n_13),
        .Q(\rdata_reg[13]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[14]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(rcReceiver_CTRL_s_axi_U_n_49),
        .Q(\rdata_reg[14]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[14]_i_2__0 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_0 ),
        .D(rcReceiver_TEST_s_axi_U_n_12),
        .Q(\rdata_reg[14]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[15]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(rcReceiver_CTRL_s_axi_U_n_48),
        .Q(\rdata_reg[15]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[15]_i_2__0 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_0 ),
        .D(rcReceiver_TEST_s_axi_U_n_11),
        .Q(\rdata_reg[15]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[16]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(rcReceiver_CTRL_s_axi_U_n_47),
        .Q(\rdata_reg[16]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[16]_i_2__0 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_0 ),
        .D(rcReceiver_TEST_s_axi_U_n_26),
        .Q(\rdata_reg[16]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[17]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(rcReceiver_CTRL_s_axi_U_n_46),
        .Q(\rdata_reg[17]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[17]_i_2__0 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_0 ),
        .D(rcReceiver_TEST_s_axi_U_n_25),
        .Q(\rdata_reg[17]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[18]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(rcReceiver_CTRL_s_axi_U_n_45),
        .Q(\rdata_reg[18]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[18]_i_2__0 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_0 ),
        .D(rcReceiver_TEST_s_axi_U_n_24),
        .Q(\rdata_reg[18]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[19]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(rcReceiver_CTRL_s_axi_U_n_44),
        .Q(\rdata_reg[19]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[19]_i_2__0 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_0 ),
        .D(rcReceiver_TEST_s_axi_U_n_23),
        .Q(\rdata_reg[19]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[1]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_0 ),
        .D(rcReceiver_TEST_s_axi_U_n_6),
        .Q(\rdata_reg[1]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[1]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(rcReceiver_CTRL_s_axi_U_n_62),
        .Q(\rdata_reg[1]_i_4_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[20]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(rcReceiver_CTRL_s_axi_U_n_43),
        .Q(\rdata_reg[20]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[20]_i_2__0 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_0 ),
        .D(rcReceiver_TEST_s_axi_U_n_22),
        .Q(\rdata_reg[20]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[21]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(rcReceiver_CTRL_s_axi_U_n_42),
        .Q(\rdata_reg[21]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[21]_i_2__0 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_0 ),
        .D(rcReceiver_TEST_s_axi_U_n_21),
        .Q(\rdata_reg[21]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[22]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(rcReceiver_CTRL_s_axi_U_n_41),
        .Q(\rdata_reg[22]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[22]_i_2__0 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_0 ),
        .D(rcReceiver_TEST_s_axi_U_n_20),
        .Q(\rdata_reg[22]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[23]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(rcReceiver_CTRL_s_axi_U_n_40),
        .Q(\rdata_reg[23]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[23]_i_2__0 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_0 ),
        .D(rcReceiver_TEST_s_axi_U_n_19),
        .Q(\rdata_reg[23]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[24]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(rcReceiver_CTRL_s_axi_U_n_39),
        .Q(\rdata_reg[24]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[24]_i_2__0 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_0 ),
        .D(rcReceiver_TEST_s_axi_U_n_34),
        .Q(\rdata_reg[24]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[25]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(rcReceiver_CTRL_s_axi_U_n_38),
        .Q(\rdata_reg[25]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[25]_i_2__0 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_0 ),
        .D(rcReceiver_TEST_s_axi_U_n_33),
        .Q(\rdata_reg[25]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[26]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(rcReceiver_CTRL_s_axi_U_n_37),
        .Q(\rdata_reg[26]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[26]_i_2__0 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_0 ),
        .D(rcReceiver_TEST_s_axi_U_n_32),
        .Q(\rdata_reg[26]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[27]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(rcReceiver_CTRL_s_axi_U_n_36),
        .Q(\rdata_reg[27]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[27]_i_2__0 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_0 ),
        .D(rcReceiver_TEST_s_axi_U_n_31),
        .Q(\rdata_reg[27]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[28]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(rcReceiver_CTRL_s_axi_U_n_35),
        .Q(\rdata_reg[28]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[28]_i_2__0 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_0 ),
        .D(rcReceiver_TEST_s_axi_U_n_30),
        .Q(\rdata_reg[28]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[29]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(rcReceiver_CTRL_s_axi_U_n_34),
        .Q(\rdata_reg[29]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[29]_i_2__0 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_0 ),
        .D(rcReceiver_TEST_s_axi_U_n_29),
        .Q(\rdata_reg[29]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[2]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(rcReceiver_CTRL_s_axi_U_n_61),
        .Q(\rdata_reg[2]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[2]_i_2__0 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_0 ),
        .D(rcReceiver_TEST_s_axi_U_n_5),
        .Q(\rdata_reg[2]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[30]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(rcReceiver_CTRL_s_axi_U_n_33),
        .Q(\rdata_reg[30]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[30]_i_2__0 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_0 ),
        .D(rcReceiver_TEST_s_axi_U_n_28),
        .Q(\rdata_reg[30]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rdata_reg[31]_i_3 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rcReceiver_TEST_s_axi_U_n_39),
        .Q(\rdata_reg[31]_i_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rdata_reg[31]_i_4 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rcReceiver_CTRL_s_axi_U_n_66),
        .Q(\rdata_reg[31]_i_4_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[31]_i_4__0 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_0 ),
        .D(rcReceiver_TEST_s_axi_U_n_27),
        .Q(\rdata_reg[31]_i_4__0_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[31]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(rcReceiver_CTRL_s_axi_U_n_32),
        .Q(\rdata_reg[31]_i_5_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[3]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(rcReceiver_CTRL_s_axi_U_n_60),
        .Q(\rdata_reg[3]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[3]_i_2__0 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_0 ),
        .D(rcReceiver_TEST_s_axi_U_n_4),
        .Q(\rdata_reg[3]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[4]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(rcReceiver_CTRL_s_axi_U_n_59),
        .Q(\rdata_reg[4]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[4]_i_2__0 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_0 ),
        .D(rcReceiver_TEST_s_axi_U_n_3),
        .Q(\rdata_reg[4]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[5]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(rcReceiver_CTRL_s_axi_U_n_58),
        .Q(\rdata_reg[5]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[5]_i_2__0 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_0 ),
        .D(rcReceiver_TEST_s_axi_U_n_2),
        .Q(\rdata_reg[5]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[6]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(rcReceiver_CTRL_s_axi_U_n_57),
        .Q(\rdata_reg[6]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[6]_i_2__0 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_0 ),
        .D(rcReceiver_TEST_s_axi_U_n_1),
        .Q(\rdata_reg[6]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[7]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_0 ),
        .D(rcReceiver_TEST_s_axi_U_n_0),
        .Q(\rdata_reg[7]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[7]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(rcReceiver_CTRL_s_axi_U_n_56),
        .Q(\rdata_reg[7]_i_4_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[8]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(rcReceiver_CTRL_s_axi_U_n_55),
        .Q(\rdata_reg[8]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[8]_i_2__0 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_0 ),
        .D(rcReceiver_TEST_s_axi_U_n_18),
        .Q(\rdata_reg[8]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[9]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(rcReceiver_CTRL_s_axi_U_n_54),
        .Q(\rdata_reg[9]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[9]_i_2__0 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_0 ),
        .D(rcReceiver_TEST_s_axi_U_n_17),
        .Q(\rdata_reg[9]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \reg_972_reg[0] 
       (.C(ap_clk),
        .CE(reg_9720),
        .D(tmp_92_cast_cast_cas_fu_2383_p3),
        .Q(tmp_2_fu_1040_p3[0]),
        .R(1'b0));
  FDRE \reg_972_reg[1] 
       (.C(ap_clk),
        .CE(reg_9720),
        .D(tmp_95_cast_cast_cas_fu_2405_p3),
        .Q(tmp_2_fu_1040_p3[1]),
        .R(1'b0));
  FDRE \reg_972_reg[2] 
       (.C(ap_clk),
        .CE(reg_9720),
        .D(rcReceiver_CTRL_s_axi_U_n_168),
        .Q(tmp_2_fu_1040_p3[2]),
        .R(1'b0));
  FDRE \reg_972_reg[3] 
       (.C(ap_clk),
        .CE(reg_9720),
        .D(rcReceiver_CTRL_s_axi_U_n_165),
        .Q(tmp_2_fu_1040_p3[3]),
        .R(1'b0));
  FDRE \reg_972_reg[4] 
       (.C(ap_clk),
        .CE(reg_9720),
        .D(rcReceiver_CTRL_s_axi_U_n_173),
        .Q(tmp_2_fu_1040_p3[4]),
        .R(1'b0));
  FDRE \reg_972_reg[5] 
       (.C(ap_clk),
        .CE(reg_9720),
        .D(rcReceiver_CTRL_s_axi_U_n_172),
        .Q(tmp_2_fu_1040_p3[5]),
        .R(1'b0));
  FDRE \reg_972_reg[6] 
       (.C(ap_clk),
        .CE(reg_9720),
        .D(rcReceiver_CTRL_s_axi_U_n_171),
        .Q(tmp_2_fu_1040_p3[6]),
        .R(1'b0));
  FDRE \reg_972_reg[7] 
       (.C(ap_clk),
        .CE(reg_9720),
        .D(rcReceiver_CTRL_s_axi_U_n_170),
        .Q(tmp_2_fu_1040_p3[7]),
        .R(1'b0));
  FDRE \reg_976_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rcReceiver_OUT_r_m_axi_U_n_115),
        .Q(tmp_33_fu_1472_p3[0]),
        .R(1'b0));
  FDRE \reg_976_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rcReceiver_OUT_r_m_axi_U_n_116),
        .Q(tmp_33_fu_1472_p3[1]),
        .R(1'b0));
  FDRE \reg_976_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rcReceiver_OUT_r_m_axi_U_n_117),
        .Q(tmp_33_fu_1472_p3[2]),
        .R(1'b0));
  FDRE \reg_980_reg[0] 
       (.C(ap_clk),
        .CE(reg_9800),
        .D(grp_scaleRange_fu_937_ap_return[0]),
        .Q(reg_980[0]),
        .R(1'b0));
  FDRE \reg_980_reg[10] 
       (.C(ap_clk),
        .CE(reg_9800),
        .D(grp_scaleRange_fu_937_ap_return[10]),
        .Q(reg_980[10]),
        .R(1'b0));
  FDRE \reg_980_reg[11] 
       (.C(ap_clk),
        .CE(reg_9800),
        .D(grp_scaleRange_fu_937_ap_return[11]),
        .Q(reg_980[11]),
        .R(1'b0));
  FDRE \reg_980_reg[12] 
       (.C(ap_clk),
        .CE(reg_9800),
        .D(grp_scaleRange_fu_937_ap_return[12]),
        .Q(reg_980[12]),
        .R(1'b0));
  FDRE \reg_980_reg[1] 
       (.C(ap_clk),
        .CE(reg_9800),
        .D(grp_scaleRange_fu_937_ap_return[1]),
        .Q(reg_980[1]),
        .R(1'b0));
  FDRE \reg_980_reg[2] 
       (.C(ap_clk),
        .CE(reg_9800),
        .D(grp_scaleRange_fu_937_ap_return[2]),
        .Q(reg_980[2]),
        .R(1'b0));
  FDRE \reg_980_reg[3] 
       (.C(ap_clk),
        .CE(reg_9800),
        .D(grp_scaleRange_fu_937_ap_return[3]),
        .Q(reg_980[3]),
        .R(1'b0));
  FDRE \reg_980_reg[4] 
       (.C(ap_clk),
        .CE(reg_9800),
        .D(grp_scaleRange_fu_937_ap_return[4]),
        .Q(reg_980[4]),
        .R(1'b0));
  FDRE \reg_980_reg[5] 
       (.C(ap_clk),
        .CE(reg_9800),
        .D(grp_scaleRange_fu_937_ap_return[5]),
        .Q(reg_980[5]),
        .R(1'b0));
  FDRE \reg_980_reg[6] 
       (.C(ap_clk),
        .CE(reg_9800),
        .D(grp_scaleRange_fu_937_ap_return[6]),
        .Q(reg_980[6]),
        .R(1'b0));
  FDRE \reg_980_reg[7] 
       (.C(ap_clk),
        .CE(reg_9800),
        .D(grp_scaleRange_fu_937_ap_return[7]),
        .Q(reg_980[7]),
        .R(1'b0));
  FDRE \reg_980_reg[8] 
       (.C(ap_clk),
        .CE(reg_9800),
        .D(grp_scaleRange_fu_937_ap_return[8]),
        .Q(reg_980[8]),
        .R(1'b0));
  FDRE \reg_980_reg[9] 
       (.C(ap_clk),
        .CE(reg_9800),
        .D(grp_scaleRange_fu_937_ap_return[9]),
        .Q(reg_980[9]),
        .R(1'b0));
  FDRE \reg_984_reg[0] 
       (.C(ap_clk),
        .CE(reg_9840),
        .D(grp_scaleRange_fu_937_ap_return[0]),
        .Q(reg_984[0]),
        .R(1'b0));
  FDRE \reg_984_reg[10] 
       (.C(ap_clk),
        .CE(reg_9840),
        .D(grp_scaleRange_fu_937_ap_return[10]),
        .Q(reg_984[10]),
        .R(1'b0));
  FDRE \reg_984_reg[11] 
       (.C(ap_clk),
        .CE(reg_9840),
        .D(grp_scaleRange_fu_937_ap_return[11]),
        .Q(reg_984[11]),
        .R(1'b0));
  FDRE \reg_984_reg[12] 
       (.C(ap_clk),
        .CE(reg_9840),
        .D(grp_scaleRange_fu_937_ap_return[12]),
        .Q(reg_984[12]),
        .R(1'b0));
  FDRE \reg_984_reg[1] 
       (.C(ap_clk),
        .CE(reg_9840),
        .D(grp_scaleRange_fu_937_ap_return[1]),
        .Q(reg_984[1]),
        .R(1'b0));
  FDRE \reg_984_reg[2] 
       (.C(ap_clk),
        .CE(reg_9840),
        .D(grp_scaleRange_fu_937_ap_return[2]),
        .Q(reg_984[2]),
        .R(1'b0));
  FDRE \reg_984_reg[3] 
       (.C(ap_clk),
        .CE(reg_9840),
        .D(grp_scaleRange_fu_937_ap_return[3]),
        .Q(reg_984[3]),
        .R(1'b0));
  FDRE \reg_984_reg[4] 
       (.C(ap_clk),
        .CE(reg_9840),
        .D(grp_scaleRange_fu_937_ap_return[4]),
        .Q(reg_984[4]),
        .R(1'b0));
  FDRE \reg_984_reg[5] 
       (.C(ap_clk),
        .CE(reg_9840),
        .D(grp_scaleRange_fu_937_ap_return[5]),
        .Q(reg_984[5]),
        .R(1'b0));
  FDRE \reg_984_reg[6] 
       (.C(ap_clk),
        .CE(reg_9840),
        .D(grp_scaleRange_fu_937_ap_return[6]),
        .Q(reg_984[6]),
        .R(1'b0));
  FDRE \reg_984_reg[7] 
       (.C(ap_clk),
        .CE(reg_9840),
        .D(grp_scaleRange_fu_937_ap_return[7]),
        .Q(reg_984[7]),
        .R(1'b0));
  FDRE \reg_984_reg[8] 
       (.C(ap_clk),
        .CE(reg_9840),
        .D(grp_scaleRange_fu_937_ap_return[8]),
        .Q(reg_984[8]),
        .R(1'b0));
  FDRE \reg_984_reg[9] 
       (.C(ap_clk),
        .CE(reg_9840),
        .D(grp_scaleRange_fu_937_ap_return[9]),
        .Q(reg_984[9]),
        .R(1'b0));
  FDRE \reg_988_reg[0] 
       (.C(ap_clk),
        .CE(reg_9880),
        .D(grp_scaleRange_fu_957_ap_return[0]),
        .Q(reg_988[0]),
        .R(1'b0));
  FDRE \reg_988_reg[10] 
       (.C(ap_clk),
        .CE(reg_9880),
        .D(grp_scaleRange_fu_957_ap_return[10]),
        .Q(reg_988[10]),
        .R(1'b0));
  FDRE \reg_988_reg[11] 
       (.C(ap_clk),
        .CE(reg_9880),
        .D(grp_scaleRange_fu_957_ap_return[11]),
        .Q(reg_988[11]),
        .R(1'b0));
  FDRE \reg_988_reg[12] 
       (.C(ap_clk),
        .CE(reg_9880),
        .D(grp_scaleRange_fu_957_ap_return[12]),
        .Q(reg_988[12]),
        .R(1'b0));
  FDRE \reg_988_reg[1] 
       (.C(ap_clk),
        .CE(reg_9880),
        .D(grp_scaleRange_fu_957_ap_return[1]),
        .Q(reg_988[1]),
        .R(1'b0));
  FDRE \reg_988_reg[2] 
       (.C(ap_clk),
        .CE(reg_9880),
        .D(grp_scaleRange_fu_957_ap_return[2]),
        .Q(reg_988[2]),
        .R(1'b0));
  FDRE \reg_988_reg[3] 
       (.C(ap_clk),
        .CE(reg_9880),
        .D(grp_scaleRange_fu_957_ap_return[3]),
        .Q(reg_988[3]),
        .R(1'b0));
  FDRE \reg_988_reg[4] 
       (.C(ap_clk),
        .CE(reg_9880),
        .D(grp_scaleRange_fu_957_ap_return[4]),
        .Q(reg_988[4]),
        .R(1'b0));
  FDRE \reg_988_reg[5] 
       (.C(ap_clk),
        .CE(reg_9880),
        .D(grp_scaleRange_fu_957_ap_return[5]),
        .Q(reg_988[5]),
        .R(1'b0));
  FDRE \reg_988_reg[6] 
       (.C(ap_clk),
        .CE(reg_9880),
        .D(grp_scaleRange_fu_957_ap_return[6]),
        .Q(reg_988[6]),
        .R(1'b0));
  FDRE \reg_988_reg[7] 
       (.C(ap_clk),
        .CE(reg_9880),
        .D(grp_scaleRange_fu_957_ap_return[7]),
        .Q(reg_988[7]),
        .R(1'b0));
  FDRE \reg_988_reg[8] 
       (.C(ap_clk),
        .CE(reg_9880),
        .D(grp_scaleRange_fu_957_ap_return[8]),
        .Q(reg_988[8]),
        .R(1'b0));
  FDRE \reg_988_reg[9] 
       (.C(ap_clk),
        .CE(reg_9880),
        .D(grp_scaleRange_fu_957_ap_return[9]),
        .Q(reg_988[9]),
        .R(1'b0));
  FDRE \tmp_1_i_reg_3012_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rcReceiver_OUT_r_m_axi_U_n_67),
        .Q(tmp_1_i_reg_3012),
        .R(1'b0));
  FDRE \tmp_29_reg_2826_reg[0] 
       (.C(ap_clk),
        .CE(channels_00),
        .D(p_0_in[0]),
        .Q(tmp_29_reg_2826[0]),
        .R(1'b0));
  FDRE \tmp_29_reg_2826_reg[1] 
       (.C(ap_clk),
        .CE(channels_00),
        .D(p_0_in[1]),
        .Q(tmp_29_reg_2826[1]),
        .R(1'b0));
  FDRE \tmp_29_reg_2826_reg[2] 
       (.C(ap_clk),
        .CE(channels_00),
        .D(p_0_in[2]),
        .Q(tmp_29_reg_2826[2]),
        .R(1'b0));
  FDRE \tmp_29_reg_2826_reg[3] 
       (.C(ap_clk),
        .CE(channels_00),
        .D(p_0_in[3]),
        .Q(tmp_29_reg_2826[3]),
        .R(1'b0));
  FDRE \tmp_29_reg_2826_reg[4] 
       (.C(ap_clk),
        .CE(channels_00),
        .D(p_0_in[4]),
        .Q(tmp_29_reg_2826[4]),
        .R(1'b0));
  FDRE \tmp_29_reg_2826_reg[5] 
       (.C(ap_clk),
        .CE(channels_00),
        .D(p_0_in[5]),
        .Q(tmp_29_reg_2826[5]),
        .R(1'b0));
  FDRE \tmp_34_reg_2911_reg[0] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_64),
        .D(rcReceiver_CTRL_s_axi_U_n_165),
        .Q(tmp_34_reg_2911[0]),
        .R(1'b0));
  FDRE \tmp_34_reg_2911_reg[1] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_64),
        .D(rcReceiver_CTRL_s_axi_U_n_173),
        .Q(tmp_34_reg_2911[1]),
        .R(1'b0));
  FDRE \tmp_34_reg_2911_reg[2] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_64),
        .D(rcReceiver_CTRL_s_axi_U_n_172),
        .Q(tmp_34_reg_2911[2]),
        .R(1'b0));
  FDRE \tmp_34_reg_2911_reg[3] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_64),
        .D(rcReceiver_CTRL_s_axi_U_n_171),
        .Q(tmp_34_reg_2911[3]),
        .R(1'b0));
  FDRE \tmp_34_reg_2911_reg[4] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_64),
        .D(rcReceiver_CTRL_s_axi_U_n_170),
        .Q(tmp_34_reg_2911[4]),
        .R(1'b0));
  FDRE \tmp_37_reg_2949_reg[0] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_69),
        .D(rcReceiver_CTRL_s_axi_U_n_171),
        .Q(tmp_37_reg_2949[0]),
        .R(1'b0));
  FDRE \tmp_37_reg_2949_reg[1] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_69),
        .D(rcReceiver_CTRL_s_axi_U_n_170),
        .Q(tmp_37_reg_2949[1]),
        .R(1'b0));
  FDRE \tmp_44_reg_3032_reg[0] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_114),
        .D(tmp_95_cast_cast_cas_fu_2405_p3),
        .Q(tmp_44_reg_3032[0]),
        .R(1'b0));
  FDRE \tmp_44_reg_3032_reg[1] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_114),
        .D(rcReceiver_CTRL_s_axi_U_n_168),
        .Q(tmp_44_reg_3032[1]),
        .R(1'b0));
  FDRE \tmp_44_reg_3032_reg[2] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_114),
        .D(rcReceiver_CTRL_s_axi_U_n_165),
        .Q(tmp_44_reg_3032[2]),
        .R(1'b0));
  FDRE \tmp_44_reg_3032_reg[3] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_114),
        .D(rcReceiver_CTRL_s_axi_U_n_173),
        .Q(tmp_44_reg_3032[3]),
        .R(1'b0));
  FDRE \tmp_44_reg_3032_reg[4] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_114),
        .D(rcReceiver_CTRL_s_axi_U_n_172),
        .Q(tmp_44_reg_3032[4]),
        .R(1'b0));
  FDRE \tmp_44_reg_3032_reg[5] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_114),
        .D(rcReceiver_CTRL_s_axi_U_n_171),
        .Q(tmp_44_reg_3032[5]),
        .R(1'b0));
  FDRE \tmp_44_reg_3032_reg[6] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_114),
        .D(rcReceiver_CTRL_s_axi_U_n_170),
        .Q(tmp_44_reg_3032[6]),
        .R(1'b0));
  FDRE \tmp_47_reg_3063_reg[0] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_65),
        .D(rcReceiver_CTRL_s_axi_U_n_173),
        .Q(tmp_47_reg_3063[0]),
        .R(1'b0));
  FDRE \tmp_47_reg_3063_reg[1] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_65),
        .D(rcReceiver_CTRL_s_axi_U_n_172),
        .Q(tmp_47_reg_3063[1]),
        .R(1'b0));
  FDRE \tmp_47_reg_3063_reg[2] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_65),
        .D(rcReceiver_CTRL_s_axi_U_n_171),
        .Q(tmp_47_reg_3063[2]),
        .R(1'b0));
  FDRE \tmp_47_reg_3063_reg[3] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_65),
        .D(rcReceiver_CTRL_s_axi_U_n_170),
        .Q(tmp_47_reg_3063[3]),
        .R(1'b0));
  FDRE \tmp_53_reg_3094_reg[0] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_66),
        .D(rcReceiver_CTRL_s_axi_U_n_170),
        .Q(tmp_53_reg_3094),
        .R(1'b0));
  FDRE \tmp_57_reg_3151_reg[0] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_71),
        .D(rcReceiver_CTRL_s_axi_U_n_168),
        .Q(tmp_57_reg_3151[0]),
        .R(1'b0));
  FDRE \tmp_57_reg_3151_reg[1] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_71),
        .D(rcReceiver_CTRL_s_axi_U_n_165),
        .Q(tmp_57_reg_3151[1]),
        .R(1'b0));
  FDRE \tmp_57_reg_3151_reg[2] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_71),
        .D(rcReceiver_CTRL_s_axi_U_n_173),
        .Q(tmp_57_reg_3151[2]),
        .R(1'b0));
  FDRE \tmp_57_reg_3151_reg[3] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_71),
        .D(rcReceiver_CTRL_s_axi_U_n_172),
        .Q(tmp_57_reg_3151[3]),
        .R(1'b0));
  FDRE \tmp_57_reg_3151_reg[4] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_71),
        .D(rcReceiver_CTRL_s_axi_U_n_171),
        .Q(tmp_57_reg_3151[4]),
        .R(1'b0));
  FDRE \tmp_57_reg_3151_reg[5] 
       (.C(ap_clk),
        .CE(rcReceiver_OUT_r_m_axi_U_n_71),
        .D(rcReceiver_CTRL_s_axi_U_n_170),
        .Q(tmp_57_reg_3151[5]),
        .R(1'b0));
  FDRE \tmp_87_reg_3214_pp0_iter0_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rcReceiver_OUT_r_m_axi_U_n_10),
        .Q(tmp_87_reg_3214_pp0_iter0_reg[0]),
        .R(1'b0));
  FDRE \tmp_87_reg_3214_pp0_iter0_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rcReceiver_OUT_r_m_axi_U_n_9),
        .Q(tmp_87_reg_3214_pp0_iter0_reg[1]),
        .R(1'b0));
  FDRE \tmp_87_reg_3214_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rcReceiver_OUT_r_m_axi_U_n_112),
        .Q(tmp_87_reg_3214[0]),
        .R(1'b0));
  FDRE \tmp_87_reg_3214_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rcReceiver_OUT_r_m_axi_U_n_113),
        .Q(tmp_87_reg_3214[1]),
        .R(1'b0));
  FDRE \tmp_94_reg_2970_pp0_iter0_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rcReceiver_OUT_r_m_axi_U_n_73),
        .Q(tmp_94_reg_2970_pp0_iter0_reg),
        .R(1'b0));
  FDRE \tmp_94_reg_2970_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_scaleRange_fu_937_n_49),
        .Q(tmp_94_reg_2970),
        .R(1'b0));
  FDRE \tmp_reg_2792_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rcReceiver_CTRL_s_axi_U_n_169),
        .Q(\tmp_reg_2792_reg_n_0_[0] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rcReceiver_CTRL_s_axi" *) 
module design_1_rcReceiver_0_0_rcReceiver_CTRL_s_axi
   (DOADO,
    DOBDO,
    B,
    \rdata_reg[31]_i_4 ,
    x,
    D,
    \or_cond_reg_2812_reg[0] ,
    ap_phi_mux_p_Val2_4_phi_fu_890_p4,
    \x_int_reg_reg[10] ,
    grp_scaleRange_fu_947_x,
    \x_int_reg_reg[3] ,
    \p_Val2_5_reg_897_reg[7] ,
    grp_scaleRange_fu_952_x,
    \x_int_reg_reg[3]_0 ,
    \p_Val2_6_reg_907_reg[7] ,
    \ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[10] ,
    \ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[10] ,
    or_cond_fu_1032_p2,
    \channels_15_reg[6] ,
    tmp_95_cast_cast_cas_fu_2405_p3,
    tmp_92_cast_cast_cas_fu_2383_p3,
    \channels_15_reg[5] ,
    \tmp_reg_2792_reg[0] ,
    \channels_15_reg[10] ,
    \ap_CS_iter0_fsm_reg[1] ,
    ap_start,
    \int_SBUS_data_shift_reg[0]_0 ,
    \gen_write[1].mem_reg_0 ,
    \gen_write[1].mem_reg ,
    \int_SBUS_data_shift_reg[0]_1 ,
    \int_SBUS_data_shift_reg[1]_0 ,
    \SBUS_data_load_7_reg_2755_reg[7]_i_6 ,
    \channels_16_reg[0] ,
    \channels_17_reg[0] ,
    \int_SBUS_data_shift_reg[0]_2 ,
    s_axi_CTRL_RDATA,
    s_axi_CTRL_ARREADY,
    s_axi_CTRL_RVALID,
    s_axi_CTRL_AWREADY,
    s_axi_CTRL_WREADY,
    interrupt,
    s_axi_CTRL_BVALID,
    ap_clk,
    s_axi_CTRL_WDATA,
    \int_SBUS_data_shift_reg[1]_1 ,
    \ap_CS_iter0_fsm_reg[7] ,
    ap_rst_n_inv,
    \ap_CS_iter1_fsm_reg[6] ,
    \rdata_reg[31]_i_4_0 ,
    \rdata_reg[4]_i_2 ,
    \rdata_reg[5]_i_2 ,
    \rdata_reg[6]_i_2 ,
    \rdata_reg[8]_i_2 ,
    \rdata_reg[9]_i_2 ,
    \rdata_reg[10]_i_2 ,
    \rdata_reg[11]_i_2 ,
    \rdata_reg[12]_i_2 ,
    \rdata_reg[13]_i_2 ,
    \rdata_reg[14]_i_2 ,
    \rdata_reg[15]_i_2 ,
    \rdata_reg[16]_i_2 ,
    \rdata_reg[17]_i_2 ,
    \rdata_reg[18]_i_2 ,
    \rdata_reg[19]_i_2 ,
    \rdata_reg[20]_i_2 ,
    \rdata_reg[21]_i_2 ,
    \rdata_reg[22]_i_2 ,
    \rdata_reg[23]_i_2 ,
    \rdata_reg[24]_i_2 ,
    \rdata_reg[25]_i_2 ,
    \rdata_reg[26]_i_2 ,
    \rdata_reg[27]_i_2 ,
    \rdata_reg[28]_i_2 ,
    \rdata_reg[29]_i_2 ,
    \rdata_reg[30]_i_2 ,
    \rdata_reg[31]_i_5 ,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_ARVALID,
    ap_CS_iter1_fsm_state40,
    OUT_r_BVALID,
    s_axi_CTRL_AWADDR,
    s_axi_CTRL_AWVALID,
    \ap_CS_iter0_fsm_reg[25] ,
    \ap_CS_iter0_fsm_reg[20] ,
    \ap_CS_iter0_fsm_reg[23] ,
    \ap_CS_iter0_fsm_reg[23]_0 ,
    \channels_15_reg[0] ,
    \ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[0] ,
    \ap_CS_iter0_fsm_reg[25]_0 ,
    \ap_CS_iter0_fsm_reg[21] ,
    \ap_CS_iter0_fsm_reg[20]_0 ,
    \ap_CS_iter0_fsm_reg[23]_1 ,
    \channels_15_reg[1] ,
    \ap_CS_iter0_fsm_reg[20]_1 ,
    \channels_9_reg[1] ,
    \ap_CS_iter0_fsm_reg[14] ,
    \ap_CS_iter0_fsm_reg[13] ,
    \ap_CS_iter0_fsm_reg[17] ,
    \ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[1] ,
    \ap_CS_iter0_fsm_reg[25]_1 ,
    \ap_CS_iter0_fsm_reg[20]_2 ,
    \ap_CS_iter0_fsm_reg[23]_2 ,
    \channels_15_reg[2] ,
    \ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[2] ,
    \channels_15_reg[3] ,
    \channels_13_reg[3] ,
    \channels_10_reg[3] ,
    \channels_9_reg[3] ,
    \ap_CS_iter0_fsm_reg[21]_0 ,
    \ap_CS_iter0_fsm_reg[25]_2 ,
    \ap_CS_iter0_fsm_reg[20]_3 ,
    \ap_CS_iter0_fsm_reg[23]_3 ,
    \channels_15_reg[4] ,
    \ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[4] ,
    \ap_CS_iter0_fsm_reg[25]_3 ,
    \ap_CS_iter0_fsm_reg[20]_4 ,
    \ap_CS_iter0_fsm_reg[23]_4 ,
    \channels_15_reg[5]_0 ,
    \ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[5] ,
    \ap_CS_iter0_fsm_reg[25]_4 ,
    \channels_11_reg[6] ,
    \ap_CS_iter0_fsm_reg[21]_1 ,
    \ap_CS_iter0_fsm_reg[24] ,
    \ap_CS_iter0_fsm_reg[25]_5 ,
    Q,
    tmp_2_fu_1040_p3,
    \ap_CS_iter0_fsm_reg[25]_6 ,
    \channels_11_reg[7] ,
    \ap_CS_iter0_fsm_reg[21]_2 ,
    \ap_CS_iter0_fsm_reg[24]_0 ,
    \ap_CS_iter0_fsm_reg[25]_7 ,
    \ap_CS_iter0_fsm_reg[12] ,
    \channels_7_reg[7] ,
    \ap_CS_iter0_fsm_reg[25]_8 ,
    \channels_15_reg[10]_0 ,
    \channels_14_reg[10] ,
    \channels_13_reg[10] ,
    \channels_12_reg[10] ,
    \channels_11_reg[10] ,
    \channels_10_reg[10] ,
    \channels_8_reg[10] ,
    \ap_CS_iter0_fsm_reg[13]_0 ,
    \channels_9_reg[10] ,
    \ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[10]_0 ,
    \ap_CS_iter0_fsm_reg[23]_5 ,
    \ap_CS_iter0_fsm_reg[21]_3 ,
    \channels_12_reg[9] ,
    \channels_6_reg[10] ,
    \channels_7_reg[10] ,
    \SBUS_data_load_3_reg_2712_reg[5] ,
    \channels_1_reg[10] ,
    \ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[10]_0 ,
    \ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[9] ,
    \ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[9]_0 ,
    \ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[4] ,
    \SBUS_data_load_5_reg_2733_reg[0] ,
    \channels_2_reg[10] ,
    \SBUS_data_load_6_reg_2744_reg[3] ,
    \channels_3_reg[10] ,
    \channels_4_reg[10] ,
    \SBUS_data_load_7_reg_2755_reg[6] ,
    \channels_5_reg[10] ,
    \SBUS_data_load_9_reg_2781_reg[1] ,
    \tmp_reg_2792_reg[0]_0 ,
    s_ready_t_reg,
    ap_CS_iter0_fsm_state11,
    ADDRARDADDR,
    ap_CS_iter0_fsm_state12,
    ap_CS_iter0_fsm_state10,
    ap_CS_iter0_fsm_state9,
    ap_CS_iter0_fsm_state8,
    \ap_CS_iter1_fsm_reg[0] ,
    ap_CS_iter0_fsm_state7,
    ap_CS_iter0_fsm_state6,
    ap_CS_iter0_fsm_state4,
    ap_CS_iter0_fsm_state5,
    ap_CS_iter0_fsm_state3,
    or_cond_reg_2812,
    channels_16,
    \channels_9_reg[0] ,
    \ap_CS_iter0_fsm_reg[14]_0 ,
    \ap_CS_iter0_fsm_reg[17]_0 ,
    \channels_9_reg[2] ,
    \ap_CS_iter0_fsm_reg[14]_1 ,
    \ap_CS_iter0_fsm_reg[17]_1 ,
    \channels_8_reg[3] ,
    \ap_CS_iter0_fsm_reg[12]_0 ,
    \channels_6_reg[3] ,
    \channels_9_reg[4] ,
    \ap_CS_iter0_fsm_reg[14]_2 ,
    \ap_CS_iter0_fsm_reg[17]_2 ,
    \channels_9_reg[5] ,
    \ap_CS_iter0_fsm_reg[14]_3 ,
    \ap_CS_iter0_fsm_reg[17]_3 ,
    \channels_6_reg[6] ,
    \ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[6] ,
    \ap_CS_iter0_fsm_reg[17]_4 ,
    \channels_9_reg[9] ,
    \ap_CS_iter0_fsm_reg[17]_5 ,
    \ap_CS_iter0_fsm_reg[17]_6 ,
    \channels_9_reg[9]_0 ,
    channels_17,
    \ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[10]_1 ,
    \SBUS_data_load_7_reg_2755_reg[0]_i_4 ,
    \SBUS_data_load_7_reg_2755_reg[7]_i_6_0 ,
    \SBUS_data_load_7_reg_2755_reg[0]_i_5 ,
    \SBUS_data_load_7_reg_2755_reg[1]_i_4 ,
    \SBUS_data_load_7_reg_2755_reg[1]_i_5 ,
    \SBUS_data_load_7_reg_2755_reg[2]_i_4 ,
    \SBUS_data_load_7_reg_2755_reg[2]_i_5 ,
    \SBUS_data_load_7_reg_2755_reg[3]_i_4 ,
    \SBUS_data_load_7_reg_2755_reg[3]_i_5 ,
    \SBUS_data_load_7_reg_2755_reg[4]_i_4 ,
    \SBUS_data_load_7_reg_2755_reg[4]_i_5 ,
    \SBUS_data_load_7_reg_2755_reg[5]_i_4 ,
    \SBUS_data_load_7_reg_2755_reg[5]_i_5 ,
    \SBUS_data_load_7_reg_2755_reg[6]_i_4 ,
    \SBUS_data_load_7_reg_2755_reg[6]_i_5 ,
    \SBUS_data_load_7_reg_2755_reg[7]_i_5 ,
    \SBUS_data_load_7_reg_2755_reg[7]_i_7 ,
    \SBUS_data_load_7_reg_2755_reg[0]_i_6 ,
    \SBUS_data_load_7_reg_2755_reg[0]_i_7 ,
    \SBUS_data_load_7_reg_2755_reg[1]_i_6 ,
    \SBUS_data_load_7_reg_2755_reg[1]_i_7 ,
    \SBUS_data_load_7_reg_2755_reg[2]_i_6 ,
    \SBUS_data_load_7_reg_2755_reg[2]_i_7 ,
    \SBUS_data_load_7_reg_2755_reg[3]_i_6 ,
    \SBUS_data_load_7_reg_2755_reg[3]_i_7 ,
    \SBUS_data_load_7_reg_2755_reg[4]_i_6 ,
    \SBUS_data_load_7_reg_2755_reg[4]_i_7 ,
    \SBUS_data_load_7_reg_2755_reg[5]_i_6 ,
    \SBUS_data_load_7_reg_2755_reg[5]_i_7 ,
    \SBUS_data_load_7_reg_2755_reg[6]_i_6 ,
    \SBUS_data_load_7_reg_2755_reg[6]_i_7 ,
    \SBUS_data_load_7_reg_2755_reg[7]_i_8 ,
    \SBUS_data_load_7_reg_2755_reg[7]_i_9 ,
    \rdata_reg[0]_i_3 ,
    \rdata_reg[1]_i_4 ,
    \rdata_reg[2]_i_2 ,
    \rdata_reg[3]_i_2 ,
    \rdata_reg[7]_i_4 ,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_BREADY,
    s_axi_CTRL_RREADY);
  output [31:0]DOADO;
  output [31:0]DOBDO;
  output [1:0]B;
  output \rdata_reg[31]_i_4 ;
  output [10:0]x;
  output [10:0]D;
  output \or_cond_reg_2812_reg[0] ;
  output [10:0]ap_phi_mux_p_Val2_4_phi_fu_890_p4;
  output [10:0]\x_int_reg_reg[10] ;
  output [5:0]grp_scaleRange_fu_947_x;
  output \x_int_reg_reg[3] ;
  output [7:0]\p_Val2_5_reg_897_reg[7] ;
  output [5:0]grp_scaleRange_fu_952_x;
  output \x_int_reg_reg[3]_0 ;
  output [7:0]\p_Val2_6_reg_907_reg[7] ;
  output [10:0]\ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[10] ;
  output [10:0]\ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[10] ;
  output or_cond_fu_1032_p2;
  output \channels_15_reg[6] ;
  output tmp_95_cast_cast_cas_fu_2405_p3;
  output tmp_92_cast_cast_cas_fu_2383_p3;
  output \channels_15_reg[5] ;
  output \tmp_reg_2792_reg[0] ;
  output [3:0]\channels_15_reg[10] ;
  output [0:0]\ap_CS_iter0_fsm_reg[1] ;
  output ap_start;
  output \int_SBUS_data_shift_reg[0]_0 ;
  output \gen_write[1].mem_reg_0 ;
  output \gen_write[1].mem_reg ;
  output \int_SBUS_data_shift_reg[0]_1 ;
  output \int_SBUS_data_shift_reg[1]_0 ;
  output \SBUS_data_load_7_reg_2755_reg[7]_i_6 ;
  output \channels_16_reg[0] ;
  output \channels_17_reg[0] ;
  output \int_SBUS_data_shift_reg[0]_2 ;
  output [31:0]s_axi_CTRL_RDATA;
  output s_axi_CTRL_ARREADY;
  output s_axi_CTRL_RVALID;
  output s_axi_CTRL_AWREADY;
  output s_axi_CTRL_WREADY;
  output interrupt;
  output s_axi_CTRL_BVALID;
  input ap_clk;
  input [31:0]s_axi_CTRL_WDATA;
  input \int_SBUS_data_shift_reg[1]_1 ;
  input \ap_CS_iter0_fsm_reg[7] ;
  input ap_rst_n_inv;
  input \ap_CS_iter1_fsm_reg[6] ;
  input \rdata_reg[31]_i_4_0 ;
  input \rdata_reg[4]_i_2 ;
  input \rdata_reg[5]_i_2 ;
  input \rdata_reg[6]_i_2 ;
  input \rdata_reg[8]_i_2 ;
  input \rdata_reg[9]_i_2 ;
  input \rdata_reg[10]_i_2 ;
  input \rdata_reg[11]_i_2 ;
  input \rdata_reg[12]_i_2 ;
  input \rdata_reg[13]_i_2 ;
  input \rdata_reg[14]_i_2 ;
  input \rdata_reg[15]_i_2 ;
  input \rdata_reg[16]_i_2 ;
  input \rdata_reg[17]_i_2 ;
  input \rdata_reg[18]_i_2 ;
  input \rdata_reg[19]_i_2 ;
  input \rdata_reg[20]_i_2 ;
  input \rdata_reg[21]_i_2 ;
  input \rdata_reg[22]_i_2 ;
  input \rdata_reg[23]_i_2 ;
  input \rdata_reg[24]_i_2 ;
  input \rdata_reg[25]_i_2 ;
  input \rdata_reg[26]_i_2 ;
  input \rdata_reg[27]_i_2 ;
  input \rdata_reg[28]_i_2 ;
  input \rdata_reg[29]_i_2 ;
  input \rdata_reg[30]_i_2 ;
  input \rdata_reg[31]_i_5 ;
  input s_axi_CTRL_WVALID;
  input s_axi_CTRL_ARVALID;
  input ap_CS_iter1_fsm_state40;
  input OUT_r_BVALID;
  input [5:0]s_axi_CTRL_AWADDR;
  input s_axi_CTRL_AWVALID;
  input \ap_CS_iter0_fsm_reg[25] ;
  input \ap_CS_iter0_fsm_reg[20] ;
  input \ap_CS_iter0_fsm_reg[23] ;
  input \ap_CS_iter0_fsm_reg[23]_0 ;
  input \channels_15_reg[0] ;
  input \ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[0] ;
  input \ap_CS_iter0_fsm_reg[25]_0 ;
  input \ap_CS_iter0_fsm_reg[21] ;
  input \ap_CS_iter0_fsm_reg[20]_0 ;
  input \ap_CS_iter0_fsm_reg[23]_1 ;
  input \channels_15_reg[1] ;
  input \ap_CS_iter0_fsm_reg[20]_1 ;
  input \channels_9_reg[1] ;
  input \ap_CS_iter0_fsm_reg[14] ;
  input \ap_CS_iter0_fsm_reg[13] ;
  input \ap_CS_iter0_fsm_reg[17] ;
  input \ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[1] ;
  input \ap_CS_iter0_fsm_reg[25]_1 ;
  input \ap_CS_iter0_fsm_reg[20]_2 ;
  input \ap_CS_iter0_fsm_reg[23]_2 ;
  input \channels_15_reg[2] ;
  input \ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[2] ;
  input \channels_15_reg[3] ;
  input \channels_13_reg[3] ;
  input \channels_10_reg[3] ;
  input \channels_9_reg[3] ;
  input \ap_CS_iter0_fsm_reg[21]_0 ;
  input \ap_CS_iter0_fsm_reg[25]_2 ;
  input \ap_CS_iter0_fsm_reg[20]_3 ;
  input \ap_CS_iter0_fsm_reg[23]_3 ;
  input \channels_15_reg[4] ;
  input \ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[4] ;
  input \ap_CS_iter0_fsm_reg[25]_3 ;
  input \ap_CS_iter0_fsm_reg[20]_4 ;
  input \ap_CS_iter0_fsm_reg[23]_4 ;
  input \channels_15_reg[5]_0 ;
  input \ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[5] ;
  input \ap_CS_iter0_fsm_reg[25]_4 ;
  input \channels_11_reg[6] ;
  input \ap_CS_iter0_fsm_reg[21]_1 ;
  input \ap_CS_iter0_fsm_reg[24] ;
  input \ap_CS_iter0_fsm_reg[25]_5 ;
  input [10:0]Q;
  input [10:0]tmp_2_fu_1040_p3;
  input \ap_CS_iter0_fsm_reg[25]_6 ;
  input \channels_11_reg[7] ;
  input \ap_CS_iter0_fsm_reg[21]_2 ;
  input \ap_CS_iter0_fsm_reg[24]_0 ;
  input \ap_CS_iter0_fsm_reg[25]_7 ;
  input \ap_CS_iter0_fsm_reg[12] ;
  input \channels_7_reg[7] ;
  input [15:0]\ap_CS_iter0_fsm_reg[25]_8 ;
  input [2:0]\channels_15_reg[10]_0 ;
  input [2:0]\channels_14_reg[10] ;
  input [1:0]\channels_13_reg[10] ;
  input [1:0]\channels_12_reg[10] ;
  input [1:0]\channels_11_reg[10] ;
  input [2:0]\channels_10_reg[10] ;
  input [2:0]\channels_8_reg[10] ;
  input \ap_CS_iter0_fsm_reg[13]_0 ;
  input [3:0]\channels_9_reg[10] ;
  input [2:0]\ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[10]_0 ;
  input \ap_CS_iter0_fsm_reg[23]_5 ;
  input \ap_CS_iter0_fsm_reg[21]_3 ;
  input \channels_12_reg[9] ;
  input [1:0]\channels_6_reg[10] ;
  input [1:0]\channels_7_reg[10] ;
  input [10:0]\SBUS_data_load_3_reg_2712_reg[5] ;
  input [10:0]\channels_1_reg[10] ;
  input [10:0]\ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[10]_0 ;
  input \ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[9] ;
  input \ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[9]_0 ;
  input \ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[4] ;
  input [10:0]\SBUS_data_load_5_reg_2733_reg[0] ;
  input [10:0]\channels_2_reg[10] ;
  input [10:0]\SBUS_data_load_6_reg_2744_reg[3] ;
  input [10:0]\channels_3_reg[10] ;
  input [10:0]\channels_4_reg[10] ;
  input [10:0]\SBUS_data_load_7_reg_2755_reg[6] ;
  input [10:0]\channels_5_reg[10] ;
  input [10:0]\SBUS_data_load_9_reg_2781_reg[1] ;
  input \tmp_reg_2792_reg[0]_0 ;
  input s_ready_t_reg;
  input ap_CS_iter0_fsm_state11;
  input [1:0]ADDRARDADDR;
  input ap_CS_iter0_fsm_state12;
  input ap_CS_iter0_fsm_state10;
  input ap_CS_iter0_fsm_state9;
  input ap_CS_iter0_fsm_state8;
  input [0:0]\ap_CS_iter1_fsm_reg[0] ;
  input ap_CS_iter0_fsm_state7;
  input ap_CS_iter0_fsm_state6;
  input ap_CS_iter0_fsm_state4;
  input ap_CS_iter0_fsm_state5;
  input ap_CS_iter0_fsm_state3;
  input or_cond_reg_2812;
  input channels_16;
  input \channels_9_reg[0] ;
  input \ap_CS_iter0_fsm_reg[14]_0 ;
  input \ap_CS_iter0_fsm_reg[17]_0 ;
  input \channels_9_reg[2] ;
  input \ap_CS_iter0_fsm_reg[14]_1 ;
  input \ap_CS_iter0_fsm_reg[17]_1 ;
  input \channels_8_reg[3] ;
  input \ap_CS_iter0_fsm_reg[12]_0 ;
  input \channels_6_reg[3] ;
  input \channels_9_reg[4] ;
  input \ap_CS_iter0_fsm_reg[14]_2 ;
  input \ap_CS_iter0_fsm_reg[17]_2 ;
  input \channels_9_reg[5] ;
  input \ap_CS_iter0_fsm_reg[14]_3 ;
  input \ap_CS_iter0_fsm_reg[17]_3 ;
  input \channels_6_reg[6] ;
  input \ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[6] ;
  input \ap_CS_iter0_fsm_reg[17]_4 ;
  input \channels_9_reg[9] ;
  input \ap_CS_iter0_fsm_reg[17]_5 ;
  input \ap_CS_iter0_fsm_reg[17]_6 ;
  input \channels_9_reg[9]_0 ;
  input channels_17;
  input \ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[10]_1 ;
  input \SBUS_data_load_7_reg_2755_reg[0]_i_4 ;
  input \SBUS_data_load_7_reg_2755_reg[7]_i_6_0 ;
  input \SBUS_data_load_7_reg_2755_reg[0]_i_5 ;
  input \SBUS_data_load_7_reg_2755_reg[1]_i_4 ;
  input \SBUS_data_load_7_reg_2755_reg[1]_i_5 ;
  input \SBUS_data_load_7_reg_2755_reg[2]_i_4 ;
  input \SBUS_data_load_7_reg_2755_reg[2]_i_5 ;
  input \SBUS_data_load_7_reg_2755_reg[3]_i_4 ;
  input \SBUS_data_load_7_reg_2755_reg[3]_i_5 ;
  input \SBUS_data_load_7_reg_2755_reg[4]_i_4 ;
  input \SBUS_data_load_7_reg_2755_reg[4]_i_5 ;
  input \SBUS_data_load_7_reg_2755_reg[5]_i_4 ;
  input \SBUS_data_load_7_reg_2755_reg[5]_i_5 ;
  input \SBUS_data_load_7_reg_2755_reg[6]_i_4 ;
  input \SBUS_data_load_7_reg_2755_reg[6]_i_5 ;
  input \SBUS_data_load_7_reg_2755_reg[7]_i_5 ;
  input \SBUS_data_load_7_reg_2755_reg[7]_i_7 ;
  input \SBUS_data_load_7_reg_2755_reg[0]_i_6 ;
  input \SBUS_data_load_7_reg_2755_reg[0]_i_7 ;
  input \SBUS_data_load_7_reg_2755_reg[1]_i_6 ;
  input \SBUS_data_load_7_reg_2755_reg[1]_i_7 ;
  input \SBUS_data_load_7_reg_2755_reg[2]_i_6 ;
  input \SBUS_data_load_7_reg_2755_reg[2]_i_7 ;
  input \SBUS_data_load_7_reg_2755_reg[3]_i_6 ;
  input \SBUS_data_load_7_reg_2755_reg[3]_i_7 ;
  input \SBUS_data_load_7_reg_2755_reg[4]_i_6 ;
  input \SBUS_data_load_7_reg_2755_reg[4]_i_7 ;
  input \SBUS_data_load_7_reg_2755_reg[5]_i_6 ;
  input \SBUS_data_load_7_reg_2755_reg[5]_i_7 ;
  input \SBUS_data_load_7_reg_2755_reg[6]_i_6 ;
  input \SBUS_data_load_7_reg_2755_reg[6]_i_7 ;
  input \SBUS_data_load_7_reg_2755_reg[7]_i_8 ;
  input \SBUS_data_load_7_reg_2755_reg[7]_i_9 ;
  input \rdata_reg[0]_i_3 ;
  input \rdata_reg[1]_i_4 ;
  input \rdata_reg[2]_i_2 ;
  input \rdata_reg[3]_i_2 ;
  input \rdata_reg[7]_i_4 ;
  input [3:0]s_axi_CTRL_WSTRB;
  input [5:0]s_axi_CTRL_ARADDR;
  input s_axi_CTRL_BREADY;
  input s_axi_CTRL_RREADY;

  wire [1:0]ADDRARDADDR;
  wire [1:0]B;
  wire [10:0]D;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire OUT_r_BVALID;
  wire [10:0]Q;
  wire [10:0]\SBUS_data_load_3_reg_2712_reg[5] ;
  wire [10:0]\SBUS_data_load_5_reg_2733_reg[0] ;
  wire [10:0]\SBUS_data_load_6_reg_2744_reg[3] ;
  wire \SBUS_data_load_7_reg_2755[0]_i_2_n_0 ;
  wire \SBUS_data_load_7_reg_2755[0]_i_3_n_0 ;
  wire \SBUS_data_load_7_reg_2755[1]_i_2_n_0 ;
  wire \SBUS_data_load_7_reg_2755[1]_i_3_n_0 ;
  wire \SBUS_data_load_7_reg_2755[2]_i_2_n_0 ;
  wire \SBUS_data_load_7_reg_2755[2]_i_3_n_0 ;
  wire \SBUS_data_load_7_reg_2755[3]_i_2_n_0 ;
  wire \SBUS_data_load_7_reg_2755[3]_i_3_n_0 ;
  wire \SBUS_data_load_7_reg_2755[4]_i_2_n_0 ;
  wire \SBUS_data_load_7_reg_2755[4]_i_3_n_0 ;
  wire \SBUS_data_load_7_reg_2755[5]_i_2_n_0 ;
  wire \SBUS_data_load_7_reg_2755[5]_i_3_n_0 ;
  wire \SBUS_data_load_7_reg_2755[6]_i_2_n_0 ;
  wire \SBUS_data_load_7_reg_2755[6]_i_3_n_0 ;
  wire \SBUS_data_load_7_reg_2755[7]_i_3_n_0 ;
  wire \SBUS_data_load_7_reg_2755[7]_i_4_n_0 ;
  wire \SBUS_data_load_7_reg_2755_reg[0]_i_4 ;
  wire \SBUS_data_load_7_reg_2755_reg[0]_i_5 ;
  wire \SBUS_data_load_7_reg_2755_reg[0]_i_6 ;
  wire \SBUS_data_load_7_reg_2755_reg[0]_i_7 ;
  wire \SBUS_data_load_7_reg_2755_reg[1]_i_4 ;
  wire \SBUS_data_load_7_reg_2755_reg[1]_i_5 ;
  wire \SBUS_data_load_7_reg_2755_reg[1]_i_6 ;
  wire \SBUS_data_load_7_reg_2755_reg[1]_i_7 ;
  wire \SBUS_data_load_7_reg_2755_reg[2]_i_4 ;
  wire \SBUS_data_load_7_reg_2755_reg[2]_i_5 ;
  wire \SBUS_data_load_7_reg_2755_reg[2]_i_6 ;
  wire \SBUS_data_load_7_reg_2755_reg[2]_i_7 ;
  wire \SBUS_data_load_7_reg_2755_reg[3]_i_4 ;
  wire \SBUS_data_load_7_reg_2755_reg[3]_i_5 ;
  wire \SBUS_data_load_7_reg_2755_reg[3]_i_6 ;
  wire \SBUS_data_load_7_reg_2755_reg[3]_i_7 ;
  wire \SBUS_data_load_7_reg_2755_reg[4]_i_4 ;
  wire \SBUS_data_load_7_reg_2755_reg[4]_i_5 ;
  wire \SBUS_data_load_7_reg_2755_reg[4]_i_6 ;
  wire \SBUS_data_load_7_reg_2755_reg[4]_i_7 ;
  wire \SBUS_data_load_7_reg_2755_reg[5]_i_4 ;
  wire \SBUS_data_load_7_reg_2755_reg[5]_i_5 ;
  wire \SBUS_data_load_7_reg_2755_reg[5]_i_6 ;
  wire \SBUS_data_load_7_reg_2755_reg[5]_i_7 ;
  wire [10:0]\SBUS_data_load_7_reg_2755_reg[6] ;
  wire \SBUS_data_load_7_reg_2755_reg[6]_i_4 ;
  wire \SBUS_data_load_7_reg_2755_reg[6]_i_5 ;
  wire \SBUS_data_load_7_reg_2755_reg[6]_i_6 ;
  wire \SBUS_data_load_7_reg_2755_reg[6]_i_7 ;
  wire \SBUS_data_load_7_reg_2755_reg[7]_i_5 ;
  wire \SBUS_data_load_7_reg_2755_reg[7]_i_6 ;
  wire \SBUS_data_load_7_reg_2755_reg[7]_i_6_0 ;
  wire \SBUS_data_load_7_reg_2755_reg[7]_i_7 ;
  wire \SBUS_data_load_7_reg_2755_reg[7]_i_8 ;
  wire \SBUS_data_load_7_reg_2755_reg[7]_i_9 ;
  wire [10:0]\SBUS_data_load_9_reg_2781_reg[1] ;
  wire \ap_CS_iter0_fsm_reg[12] ;
  wire \ap_CS_iter0_fsm_reg[12]_0 ;
  wire \ap_CS_iter0_fsm_reg[13] ;
  wire \ap_CS_iter0_fsm_reg[13]_0 ;
  wire \ap_CS_iter0_fsm_reg[14] ;
  wire \ap_CS_iter0_fsm_reg[14]_0 ;
  wire \ap_CS_iter0_fsm_reg[14]_1 ;
  wire \ap_CS_iter0_fsm_reg[14]_2 ;
  wire \ap_CS_iter0_fsm_reg[14]_3 ;
  wire \ap_CS_iter0_fsm_reg[17] ;
  wire \ap_CS_iter0_fsm_reg[17]_0 ;
  wire \ap_CS_iter0_fsm_reg[17]_1 ;
  wire \ap_CS_iter0_fsm_reg[17]_2 ;
  wire \ap_CS_iter0_fsm_reg[17]_3 ;
  wire \ap_CS_iter0_fsm_reg[17]_4 ;
  wire \ap_CS_iter0_fsm_reg[17]_5 ;
  wire \ap_CS_iter0_fsm_reg[17]_6 ;
  wire [0:0]\ap_CS_iter0_fsm_reg[1] ;
  wire \ap_CS_iter0_fsm_reg[20] ;
  wire \ap_CS_iter0_fsm_reg[20]_0 ;
  wire \ap_CS_iter0_fsm_reg[20]_1 ;
  wire \ap_CS_iter0_fsm_reg[20]_2 ;
  wire \ap_CS_iter0_fsm_reg[20]_3 ;
  wire \ap_CS_iter0_fsm_reg[20]_4 ;
  wire \ap_CS_iter0_fsm_reg[21] ;
  wire \ap_CS_iter0_fsm_reg[21]_0 ;
  wire \ap_CS_iter0_fsm_reg[21]_1 ;
  wire \ap_CS_iter0_fsm_reg[21]_2 ;
  wire \ap_CS_iter0_fsm_reg[21]_3 ;
  wire \ap_CS_iter0_fsm_reg[23] ;
  wire \ap_CS_iter0_fsm_reg[23]_0 ;
  wire \ap_CS_iter0_fsm_reg[23]_1 ;
  wire \ap_CS_iter0_fsm_reg[23]_2 ;
  wire \ap_CS_iter0_fsm_reg[23]_3 ;
  wire \ap_CS_iter0_fsm_reg[23]_4 ;
  wire \ap_CS_iter0_fsm_reg[23]_5 ;
  wire \ap_CS_iter0_fsm_reg[24] ;
  wire \ap_CS_iter0_fsm_reg[24]_0 ;
  wire \ap_CS_iter0_fsm_reg[25] ;
  wire \ap_CS_iter0_fsm_reg[25]_0 ;
  wire \ap_CS_iter0_fsm_reg[25]_1 ;
  wire \ap_CS_iter0_fsm_reg[25]_2 ;
  wire \ap_CS_iter0_fsm_reg[25]_3 ;
  wire \ap_CS_iter0_fsm_reg[25]_4 ;
  wire \ap_CS_iter0_fsm_reg[25]_5 ;
  wire \ap_CS_iter0_fsm_reg[25]_6 ;
  wire \ap_CS_iter0_fsm_reg[25]_7 ;
  wire [15:0]\ap_CS_iter0_fsm_reg[25]_8 ;
  wire \ap_CS_iter0_fsm_reg[7] ;
  wire ap_CS_iter0_fsm_state10;
  wire ap_CS_iter0_fsm_state11;
  wire ap_CS_iter0_fsm_state12;
  wire ap_CS_iter0_fsm_state3;
  wire ap_CS_iter0_fsm_state4;
  wire ap_CS_iter0_fsm_state5;
  wire ap_CS_iter0_fsm_state6;
  wire ap_CS_iter0_fsm_state7;
  wire ap_CS_iter0_fsm_state8;
  wire ap_CS_iter0_fsm_state9;
  wire [0:0]\ap_CS_iter1_fsm_reg[0] ;
  wire \ap_CS_iter1_fsm_reg[6] ;
  wire ap_CS_iter1_fsm_state40;
  wire ap_clk;
  wire ap_idle;
  wire [10:0]ap_phi_mux_p_Val2_4_phi_fu_890_p4;
  wire [10:0]\ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[10] ;
  wire [10:0]\ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[10]_0 ;
  wire \ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[10]_1 ;
  wire \ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[4] ;
  wire \ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[9] ;
  wire \ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[9]_0 ;
  wire \ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[0] ;
  wire [10:0]\ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[10] ;
  wire [2:0]\ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[10]_0 ;
  wire \ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[1] ;
  wire \ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[2] ;
  wire \ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[4] ;
  wire \ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[5] ;
  wire \ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[6] ;
  wire ap_rst_n_inv;
  wire ap_start;
  wire aw_hs;
  wire [2:0]\channels_10_reg[10] ;
  wire \channels_10_reg[3] ;
  wire [1:0]\channels_11_reg[10] ;
  wire \channels_11_reg[6] ;
  wire \channels_11_reg[7] ;
  wire [1:0]\channels_12_reg[10] ;
  wire \channels_12_reg[9] ;
  wire [1:0]\channels_13_reg[10] ;
  wire \channels_13_reg[3] ;
  wire [2:0]\channels_14_reg[10] ;
  wire \channels_15_reg[0] ;
  wire [3:0]\channels_15_reg[10] ;
  wire [2:0]\channels_15_reg[10]_0 ;
  wire \channels_15_reg[1] ;
  wire \channels_15_reg[2] ;
  wire \channels_15_reg[3] ;
  wire \channels_15_reg[4] ;
  wire \channels_15_reg[5] ;
  wire \channels_15_reg[5]_0 ;
  wire \channels_15_reg[6] ;
  wire channels_16;
  wire \channels_16_reg[0] ;
  wire channels_17;
  wire \channels_17_reg[0] ;
  wire [10:0]\channels_1_reg[10] ;
  wire [10:0]\channels_2_reg[10] ;
  wire [10:0]\channels_3_reg[10] ;
  wire [10:0]\channels_4_reg[10] ;
  wire [10:0]\channels_5_reg[10] ;
  wire [1:0]\channels_6_reg[10] ;
  wire \channels_6_reg[3] ;
  wire \channels_6_reg[6] ;
  wire [1:0]\channels_7_reg[10] ;
  wire \channels_7_reg[7] ;
  wire [2:0]\channels_8_reg[10] ;
  wire \channels_8_reg[3] ;
  wire \channels_9_reg[0] ;
  wire [3:0]\channels_9_reg[10] ;
  wire \channels_9_reg[1] ;
  wire \channels_9_reg[2] ;
  wire \channels_9_reg[3] ;
  wire \channels_9_reg[4] ;
  wire \channels_9_reg[5] ;
  wire \channels_9_reg[9] ;
  wire \channels_9_reg[9]_0 ;
  wire [7:7]data0;
  wire \gen_write[1].mem_reg ;
  wire \gen_write[1].mem_reg_0 ;
  wire [5:0]grp_scaleRange_fu_947_x;
  wire [5:0]grp_scaleRange_fu_952_x;
  wire int_SBUS_data_n_191;
  wire int_SBUS_data_n_192;
  wire int_SBUS_data_n_195;
  wire int_SBUS_data_n_196;
  wire int_SBUS_data_n_197;
  wire int_SBUS_data_n_198;
  wire int_SBUS_data_n_199;
  wire int_SBUS_data_n_64;
  wire int_SBUS_data_n_65;
  wire int_SBUS_data_n_66;
  wire int_SBUS_data_n_67;
  wire int_SBUS_data_n_68;
  wire int_SBUS_data_n_69;
  wire int_SBUS_data_n_70;
  wire int_SBUS_data_n_71;
  wire int_SBUS_data_n_72;
  wire int_SBUS_data_n_73;
  wire int_SBUS_data_n_74;
  wire int_SBUS_data_n_75;
  wire int_SBUS_data_n_76;
  wire int_SBUS_data_n_77;
  wire int_SBUS_data_n_78;
  wire int_SBUS_data_n_79;
  wire int_SBUS_data_n_80;
  wire int_SBUS_data_n_81;
  wire int_SBUS_data_n_82;
  wire int_SBUS_data_n_83;
  wire int_SBUS_data_n_84;
  wire int_SBUS_data_n_85;
  wire int_SBUS_data_n_86;
  wire int_SBUS_data_n_87;
  wire int_SBUS_data_n_88;
  wire int_SBUS_data_n_89;
  wire int_SBUS_data_n_90;
  wire int_SBUS_data_read;
  wire int_SBUS_data_read0;
  wire \int_SBUS_data_shift[0]_i_5_n_0 ;
  wire \int_SBUS_data_shift[0]_i_6_n_0 ;
  wire \int_SBUS_data_shift[0]_i_7_n_0 ;
  wire \int_SBUS_data_shift[1]_i_5_n_0 ;
  wire \int_SBUS_data_shift[1]_i_6_n_0 ;
  wire \int_SBUS_data_shift_reg[0]_0 ;
  wire \int_SBUS_data_shift_reg[0]_1 ;
  wire \int_SBUS_data_shift_reg[0]_2 ;
  wire \int_SBUS_data_shift_reg[1]_0 ;
  wire \int_SBUS_data_shift_reg[1]_1 ;
  wire int_SBUS_data_write_i_1_n_0;
  wire int_SBUS_data_write_reg_n_0;
  wire int_ap_done;
  wire int_ap_done_i_1_n_0;
  wire int_ap_idle;
  wire int_ap_ready;
  wire int_ap_start3_out;
  wire int_ap_start_i_1_n_0;
  wire int_auto_restart_i_1_n_0;
  wire int_gie_i_1_n_0;
  wire int_gie_reg_n_0;
  wire \int_ier[0]_i_1_n_0 ;
  wire \int_ier[1]_i_1_n_0 ;
  wire \int_ier[1]_i_2_n_0 ;
  wire \int_ier[1]_i_3_n_0 ;
  wire \int_ier_reg_n_0_[0] ;
  wire \int_ier_reg_n_0_[1] ;
  wire int_isr6_out;
  wire \int_isr[0]_i_1_n_0 ;
  wire \int_isr[1]_i_1_n_0 ;
  wire \int_isr_reg_n_0_[0] ;
  wire \int_isr_reg_n_0_[1] ;
  wire interrupt;
  wire or_cond_fu_1032_p2;
  wire or_cond_reg_2812;
  wire \or_cond_reg_2812_reg[0] ;
  wire [7:0]\p_Val2_5_reg_897_reg[7] ;
  wire [7:0]\p_Val2_6_reg_907_reg[7] ;
  wire \rdata[0]_i_2_n_0 ;
  wire \rdata[1]_i_2_n_0 ;
  wire \rdata[1]_i_3_n_0 ;
  wire \rdata[31]_i_1_n_0 ;
  wire \rdata[31]_i_2_n_0 ;
  wire \rdata[7]_i_2_n_0 ;
  wire \rdata[7]_i_3_n_0 ;
  wire \rdata_reg[0]_i_3 ;
  wire \rdata_reg[10]_i_2 ;
  wire \rdata_reg[11]_i_2 ;
  wire \rdata_reg[12]_i_2 ;
  wire \rdata_reg[13]_i_2 ;
  wire \rdata_reg[14]_i_2 ;
  wire \rdata_reg[15]_i_2 ;
  wire \rdata_reg[16]_i_2 ;
  wire \rdata_reg[17]_i_2 ;
  wire \rdata_reg[18]_i_2 ;
  wire \rdata_reg[19]_i_2 ;
  wire \rdata_reg[1]_i_4 ;
  wire \rdata_reg[20]_i_2 ;
  wire \rdata_reg[21]_i_2 ;
  wire \rdata_reg[22]_i_2 ;
  wire \rdata_reg[23]_i_2 ;
  wire \rdata_reg[24]_i_2 ;
  wire \rdata_reg[25]_i_2 ;
  wire \rdata_reg[26]_i_2 ;
  wire \rdata_reg[27]_i_2 ;
  wire \rdata_reg[28]_i_2 ;
  wire \rdata_reg[29]_i_2 ;
  wire \rdata_reg[2]_i_2 ;
  wire \rdata_reg[30]_i_2 ;
  wire \rdata_reg[31]_i_4 ;
  wire \rdata_reg[31]_i_4_0 ;
  wire \rdata_reg[31]_i_5 ;
  wire \rdata_reg[3]_i_2 ;
  wire \rdata_reg[4]_i_2 ;
  wire \rdata_reg[5]_i_2 ;
  wire \rdata_reg[6]_i_2 ;
  wire \rdata_reg[7]_i_4 ;
  wire \rdata_reg[8]_i_2 ;
  wire \rdata_reg[9]_i_2 ;
  wire [1:0]rstate;
  wire \rstate[0]_i_1_n_0 ;
  wire [5:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARREADY;
  wire s_axi_CTRL_ARVALID;
  wire [5:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWREADY;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [31:0]s_axi_CTRL_RDATA;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire s_axi_CTRL_WREADY;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire s_ready_t_reg;
  wire [10:0]tmp_2_fu_1040_p3;
  wire tmp_92_cast_cast_cas_fu_2383_p3;
  wire tmp_95_cast_cast_cas_fu_2405_p3;
  wire \tmp_reg_2792_reg[0] ;
  wire \tmp_reg_2792_reg[0]_0 ;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;
  wire [1:0]wstate;
  wire \wstate[0]_i_1_n_0 ;
  wire \wstate[1]_i_1_n_0 ;
  wire [10:0]x;
  wire [10:0]\x_int_reg_reg[10] ;
  wire \x_int_reg_reg[3] ;
  wire \x_int_reg_reg[3]_0 ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \SBUS_data_load_7_reg_2755[0]_i_2 
       (.I0(DOADO[16]),
        .I1(\SBUS_data_load_7_reg_2755_reg[0]_i_4 ),
        .I2(B[1]),
        .I3(DOADO[0]),
        .I4(\SBUS_data_load_7_reg_2755_reg[7]_i_6_0 ),
        .I5(\SBUS_data_load_7_reg_2755_reg[0]_i_5 ),
        .O(\SBUS_data_load_7_reg_2755[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \SBUS_data_load_7_reg_2755[0]_i_3 
       (.I0(DOADO[24]),
        .I1(\SBUS_data_load_7_reg_2755_reg[0]_i_6 ),
        .I2(B[1]),
        .I3(DOADO[8]),
        .I4(\SBUS_data_load_7_reg_2755_reg[7]_i_6_0 ),
        .I5(\SBUS_data_load_7_reg_2755_reg[0]_i_7 ),
        .O(\SBUS_data_load_7_reg_2755[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \SBUS_data_load_7_reg_2755[1]_i_2 
       (.I0(DOADO[17]),
        .I1(\SBUS_data_load_7_reg_2755_reg[1]_i_4 ),
        .I2(B[1]),
        .I3(DOADO[1]),
        .I4(\SBUS_data_load_7_reg_2755_reg[7]_i_6_0 ),
        .I5(\SBUS_data_load_7_reg_2755_reg[1]_i_5 ),
        .O(\SBUS_data_load_7_reg_2755[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \SBUS_data_load_7_reg_2755[1]_i_3 
       (.I0(DOADO[25]),
        .I1(\SBUS_data_load_7_reg_2755_reg[1]_i_6 ),
        .I2(B[1]),
        .I3(DOADO[9]),
        .I4(\SBUS_data_load_7_reg_2755_reg[7]_i_6_0 ),
        .I5(\SBUS_data_load_7_reg_2755_reg[1]_i_7 ),
        .O(\SBUS_data_load_7_reg_2755[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \SBUS_data_load_7_reg_2755[2]_i_2 
       (.I0(DOADO[18]),
        .I1(\SBUS_data_load_7_reg_2755_reg[2]_i_4 ),
        .I2(B[1]),
        .I3(DOADO[2]),
        .I4(\SBUS_data_load_7_reg_2755_reg[7]_i_6_0 ),
        .I5(\SBUS_data_load_7_reg_2755_reg[2]_i_5 ),
        .O(\SBUS_data_load_7_reg_2755[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \SBUS_data_load_7_reg_2755[2]_i_3 
       (.I0(DOADO[26]),
        .I1(\SBUS_data_load_7_reg_2755_reg[2]_i_6 ),
        .I2(B[1]),
        .I3(DOADO[10]),
        .I4(\SBUS_data_load_7_reg_2755_reg[7]_i_6_0 ),
        .I5(\SBUS_data_load_7_reg_2755_reg[2]_i_7 ),
        .O(\SBUS_data_load_7_reg_2755[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \SBUS_data_load_7_reg_2755[3]_i_2 
       (.I0(DOADO[19]),
        .I1(\SBUS_data_load_7_reg_2755_reg[3]_i_4 ),
        .I2(B[1]),
        .I3(DOADO[3]),
        .I4(\SBUS_data_load_7_reg_2755_reg[7]_i_6_0 ),
        .I5(\SBUS_data_load_7_reg_2755_reg[3]_i_5 ),
        .O(\SBUS_data_load_7_reg_2755[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \SBUS_data_load_7_reg_2755[3]_i_3 
       (.I0(DOADO[27]),
        .I1(\SBUS_data_load_7_reg_2755_reg[3]_i_6 ),
        .I2(B[1]),
        .I3(DOADO[11]),
        .I4(\SBUS_data_load_7_reg_2755_reg[7]_i_6_0 ),
        .I5(\SBUS_data_load_7_reg_2755_reg[3]_i_7 ),
        .O(\SBUS_data_load_7_reg_2755[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \SBUS_data_load_7_reg_2755[4]_i_2 
       (.I0(DOADO[20]),
        .I1(\SBUS_data_load_7_reg_2755_reg[4]_i_4 ),
        .I2(B[1]),
        .I3(DOADO[4]),
        .I4(\SBUS_data_load_7_reg_2755_reg[7]_i_6_0 ),
        .I5(\SBUS_data_load_7_reg_2755_reg[4]_i_5 ),
        .O(\SBUS_data_load_7_reg_2755[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \SBUS_data_load_7_reg_2755[4]_i_3 
       (.I0(DOADO[28]),
        .I1(\SBUS_data_load_7_reg_2755_reg[4]_i_6 ),
        .I2(B[1]),
        .I3(DOADO[12]),
        .I4(\SBUS_data_load_7_reg_2755_reg[7]_i_6_0 ),
        .I5(\SBUS_data_load_7_reg_2755_reg[4]_i_7 ),
        .O(\SBUS_data_load_7_reg_2755[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \SBUS_data_load_7_reg_2755[5]_i_2 
       (.I0(DOADO[21]),
        .I1(\SBUS_data_load_7_reg_2755_reg[5]_i_4 ),
        .I2(B[1]),
        .I3(DOADO[5]),
        .I4(\SBUS_data_load_7_reg_2755_reg[7]_i_6_0 ),
        .I5(\SBUS_data_load_7_reg_2755_reg[5]_i_5 ),
        .O(\SBUS_data_load_7_reg_2755[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \SBUS_data_load_7_reg_2755[5]_i_3 
       (.I0(DOADO[29]),
        .I1(\SBUS_data_load_7_reg_2755_reg[5]_i_6 ),
        .I2(B[1]),
        .I3(DOADO[13]),
        .I4(\SBUS_data_load_7_reg_2755_reg[7]_i_6_0 ),
        .I5(\SBUS_data_load_7_reg_2755_reg[5]_i_7 ),
        .O(\SBUS_data_load_7_reg_2755[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \SBUS_data_load_7_reg_2755[6]_i_2 
       (.I0(DOADO[22]),
        .I1(\SBUS_data_load_7_reg_2755_reg[6]_i_4 ),
        .I2(B[1]),
        .I3(DOADO[6]),
        .I4(\SBUS_data_load_7_reg_2755_reg[7]_i_6_0 ),
        .I5(\SBUS_data_load_7_reg_2755_reg[6]_i_5 ),
        .O(\SBUS_data_load_7_reg_2755[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \SBUS_data_load_7_reg_2755[6]_i_3 
       (.I0(DOADO[30]),
        .I1(\SBUS_data_load_7_reg_2755_reg[6]_i_6 ),
        .I2(B[1]),
        .I3(DOADO[14]),
        .I4(\SBUS_data_load_7_reg_2755_reg[7]_i_6_0 ),
        .I5(\SBUS_data_load_7_reg_2755_reg[6]_i_7 ),
        .O(\SBUS_data_load_7_reg_2755[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \SBUS_data_load_7_reg_2755[7]_i_3 
       (.I0(DOADO[23]),
        .I1(\SBUS_data_load_7_reg_2755_reg[7]_i_5 ),
        .I2(B[1]),
        .I3(DOADO[7]),
        .I4(\SBUS_data_load_7_reg_2755_reg[7]_i_6_0 ),
        .I5(\SBUS_data_load_7_reg_2755_reg[7]_i_7 ),
        .O(\SBUS_data_load_7_reg_2755[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \SBUS_data_load_7_reg_2755[7]_i_4 
       (.I0(DOADO[31]),
        .I1(\SBUS_data_load_7_reg_2755_reg[7]_i_8 ),
        .I2(B[1]),
        .I3(DOADO[15]),
        .I4(\SBUS_data_load_7_reg_2755_reg[7]_i_6_0 ),
        .I5(\SBUS_data_load_7_reg_2755_reg[7]_i_9 ),
        .O(\SBUS_data_load_7_reg_2755[7]_i_4_n_0 ));
  MUXF7 \SBUS_data_load_7_reg_2755_reg[0]_i_1 
       (.I0(\SBUS_data_load_7_reg_2755[0]_i_2_n_0 ),
        .I1(\SBUS_data_load_7_reg_2755[0]_i_3_n_0 ),
        .O(tmp_92_cast_cast_cas_fu_2383_p3),
        .S(B[0]));
  MUXF7 \SBUS_data_load_7_reg_2755_reg[1]_i_1 
       (.I0(\SBUS_data_load_7_reg_2755[1]_i_2_n_0 ),
        .I1(\SBUS_data_load_7_reg_2755[1]_i_3_n_0 ),
        .O(tmp_95_cast_cast_cas_fu_2405_p3),
        .S(B[0]));
  MUXF7 \SBUS_data_load_7_reg_2755_reg[2]_i_1 
       (.I0(\SBUS_data_load_7_reg_2755[2]_i_2_n_0 ),
        .I1(\SBUS_data_load_7_reg_2755[2]_i_3_n_0 ),
        .O(\channels_15_reg[5] ),
        .S(B[0]));
  MUXF7 \SBUS_data_load_7_reg_2755_reg[3]_i_1 
       (.I0(\SBUS_data_load_7_reg_2755[3]_i_2_n_0 ),
        .I1(\SBUS_data_load_7_reg_2755[3]_i_3_n_0 ),
        .O(\channels_15_reg[6] ),
        .S(B[0]));
  MUXF7 \SBUS_data_load_7_reg_2755_reg[4]_i_1 
       (.I0(\SBUS_data_load_7_reg_2755[4]_i_2_n_0 ),
        .I1(\SBUS_data_load_7_reg_2755[4]_i_3_n_0 ),
        .O(\channels_15_reg[10] [0]),
        .S(B[0]));
  MUXF7 \SBUS_data_load_7_reg_2755_reg[5]_i_1 
       (.I0(\SBUS_data_load_7_reg_2755[5]_i_2_n_0 ),
        .I1(\SBUS_data_load_7_reg_2755[5]_i_3_n_0 ),
        .O(\channels_15_reg[10] [1]),
        .S(B[0]));
  MUXF7 \SBUS_data_load_7_reg_2755_reg[6]_i_1 
       (.I0(\SBUS_data_load_7_reg_2755[6]_i_2_n_0 ),
        .I1(\SBUS_data_load_7_reg_2755[6]_i_3_n_0 ),
        .O(\channels_15_reg[10] [2]),
        .S(B[0]));
  MUXF7 \SBUS_data_load_7_reg_2755_reg[7]_i_2 
       (.I0(\SBUS_data_load_7_reg_2755[7]_i_3_n_0 ),
        .I1(\SBUS_data_load_7_reg_2755[7]_i_4_n_0 ),
        .O(\channels_15_reg[10] [3]),
        .S(B[0]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    \ap_CS_iter0_fsm[1]_i_1 
       (.I0(ap_start),
        .I1(\ap_CS_iter0_fsm_reg[25]_8 [0]),
        .I2(s_ready_t_reg),
        .I3(\ap_CS_iter0_fsm_reg[25]_8 [1]),
        .O(\ap_CS_iter0_fsm_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_write[1].mem_reg_0_i_31 
       (.I0(\ap_CS_iter0_fsm_reg[25]_8 [9]),
        .I1(\ap_CS_iter0_fsm_reg[25]_8 [10]),
        .O(\gen_write[1].mem_reg_0 ));
  design_1_rcReceiver_0_0_rcReceiver_CTRL_s_axi_ram int_SBUS_data
       (.ADDRARDADDR(ADDRARDADDR[1]),
        .D(D),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .Q(Q),
        .\SBUS_data_load_3_reg_2712_reg[5] (\SBUS_data_load_3_reg_2712_reg[5] ),
        .\SBUS_data_load_5_reg_2733_reg[0] (\SBUS_data_load_5_reg_2733_reg[0] ),
        .\SBUS_data_load_6_reg_2744_reg[3] (\SBUS_data_load_6_reg_2744_reg[3] ),
        .\SBUS_data_load_7_reg_2755_reg[6] (\SBUS_data_load_7_reg_2755_reg[6] ),
        .\SBUS_data_load_9_reg_2781_reg[1] (\SBUS_data_load_9_reg_2781_reg[1] ),
        .\ap_CS_iter0_fsm_reg[12] (\ap_CS_iter0_fsm_reg[12] ),
        .\ap_CS_iter0_fsm_reg[12]_0 (\ap_CS_iter0_fsm_reg[12]_0 ),
        .\ap_CS_iter0_fsm_reg[13] (\ap_CS_iter0_fsm_reg[13] ),
        .\ap_CS_iter0_fsm_reg[13]_0 (\ap_CS_iter0_fsm_reg[13]_0 ),
        .\ap_CS_iter0_fsm_reg[14] (\ap_CS_iter0_fsm_reg[14] ),
        .\ap_CS_iter0_fsm_reg[14]_0 (\ap_CS_iter0_fsm_reg[14]_0 ),
        .\ap_CS_iter0_fsm_reg[14]_1 (\ap_CS_iter0_fsm_reg[14]_1 ),
        .\ap_CS_iter0_fsm_reg[14]_2 (\ap_CS_iter0_fsm_reg[14]_2 ),
        .\ap_CS_iter0_fsm_reg[14]_3 (\ap_CS_iter0_fsm_reg[14]_3 ),
        .\ap_CS_iter0_fsm_reg[17] (\ap_CS_iter0_fsm_reg[17] ),
        .\ap_CS_iter0_fsm_reg[17]_0 (\ap_CS_iter0_fsm_reg[17]_0 ),
        .\ap_CS_iter0_fsm_reg[17]_1 (\ap_CS_iter0_fsm_reg[17]_1 ),
        .\ap_CS_iter0_fsm_reg[17]_2 (\ap_CS_iter0_fsm_reg[17]_2 ),
        .\ap_CS_iter0_fsm_reg[17]_3 (\ap_CS_iter0_fsm_reg[17]_3 ),
        .\ap_CS_iter0_fsm_reg[17]_4 (\ap_CS_iter0_fsm_reg[17]_4 ),
        .\ap_CS_iter0_fsm_reg[17]_5 (\ap_CS_iter0_fsm_reg[17]_5 ),
        .\ap_CS_iter0_fsm_reg[17]_6 (\ap_CS_iter0_fsm_reg[17]_6 ),
        .\ap_CS_iter0_fsm_reg[20] (\ap_CS_iter0_fsm_reg[20] ),
        .\ap_CS_iter0_fsm_reg[20]_0 (\ap_CS_iter0_fsm_reg[20]_0 ),
        .\ap_CS_iter0_fsm_reg[20]_1 (\ap_CS_iter0_fsm_reg[20]_1 ),
        .\ap_CS_iter0_fsm_reg[20]_2 (\ap_CS_iter0_fsm_reg[20]_2 ),
        .\ap_CS_iter0_fsm_reg[20]_3 (\ap_CS_iter0_fsm_reg[20]_3 ),
        .\ap_CS_iter0_fsm_reg[20]_4 (\ap_CS_iter0_fsm_reg[20]_4 ),
        .\ap_CS_iter0_fsm_reg[21] (\ap_CS_iter0_fsm_reg[21] ),
        .\ap_CS_iter0_fsm_reg[21]_0 (\ap_CS_iter0_fsm_reg[21]_0 ),
        .\ap_CS_iter0_fsm_reg[21]_1 (\ap_CS_iter0_fsm_reg[21]_1 ),
        .\ap_CS_iter0_fsm_reg[21]_2 (\ap_CS_iter0_fsm_reg[21]_2 ),
        .\ap_CS_iter0_fsm_reg[21]_3 (\ap_CS_iter0_fsm_reg[21]_3 ),
        .\ap_CS_iter0_fsm_reg[23] (\ap_CS_iter0_fsm_reg[23] ),
        .\ap_CS_iter0_fsm_reg[23]_0 (\ap_CS_iter0_fsm_reg[23]_0 ),
        .\ap_CS_iter0_fsm_reg[23]_1 (\ap_CS_iter0_fsm_reg[23]_1 ),
        .\ap_CS_iter0_fsm_reg[23]_2 (\ap_CS_iter0_fsm_reg[23]_2 ),
        .\ap_CS_iter0_fsm_reg[23]_3 (\ap_CS_iter0_fsm_reg[23]_3 ),
        .\ap_CS_iter0_fsm_reg[23]_4 (\ap_CS_iter0_fsm_reg[23]_4 ),
        .\ap_CS_iter0_fsm_reg[23]_5 (\ap_CS_iter0_fsm_reg[23]_5 ),
        .\ap_CS_iter0_fsm_reg[24] (\ap_CS_iter0_fsm_reg[24] ),
        .\ap_CS_iter0_fsm_reg[24]_0 (\ap_CS_iter0_fsm_reg[24]_0 ),
        .\ap_CS_iter0_fsm_reg[25] (\ap_CS_iter0_fsm_reg[25] ),
        .\ap_CS_iter0_fsm_reg[25]_0 (\ap_CS_iter0_fsm_reg[25]_0 ),
        .\ap_CS_iter0_fsm_reg[25]_1 (\ap_CS_iter0_fsm_reg[25]_1 ),
        .\ap_CS_iter0_fsm_reg[25]_2 (\ap_CS_iter0_fsm_reg[25]_2 ),
        .\ap_CS_iter0_fsm_reg[25]_3 (\ap_CS_iter0_fsm_reg[25]_3 ),
        .\ap_CS_iter0_fsm_reg[25]_4 (\ap_CS_iter0_fsm_reg[25]_4 ),
        .\ap_CS_iter0_fsm_reg[25]_5 (\ap_CS_iter0_fsm_reg[25]_5 ),
        .\ap_CS_iter0_fsm_reg[25]_6 (\ap_CS_iter0_fsm_reg[25]_6 ),
        .\ap_CS_iter0_fsm_reg[25]_7 (\ap_CS_iter0_fsm_reg[25]_7 ),
        .\ap_CS_iter0_fsm_reg[25]_8 (\ap_CS_iter0_fsm_reg[25]_8 [15:2]),
        .ap_CS_iter0_fsm_state10(ap_CS_iter0_fsm_state10),
        .ap_CS_iter0_fsm_state11(ap_CS_iter0_fsm_state11),
        .ap_CS_iter0_fsm_state12(ap_CS_iter0_fsm_state12),
        .ap_CS_iter0_fsm_state4(ap_CS_iter0_fsm_state4),
        .ap_CS_iter0_fsm_state5(ap_CS_iter0_fsm_state5),
        .ap_CS_iter0_fsm_state6(ap_CS_iter0_fsm_state6),
        .ap_CS_iter0_fsm_state7(ap_CS_iter0_fsm_state7),
        .ap_CS_iter0_fsm_state8(ap_CS_iter0_fsm_state8),
        .ap_CS_iter0_fsm_state9(ap_CS_iter0_fsm_state9),
        .\ap_CS_iter1_fsm_reg[6] (\ap_CS_iter1_fsm_reg[6] ),
        .ap_clk(ap_clk),
        .ap_phi_mux_p_Val2_4_phi_fu_890_p4({ap_phi_mux_p_Val2_4_phi_fu_890_p4[10:8],ap_phi_mux_p_Val2_4_phi_fu_890_p4[5:4],ap_phi_mux_p_Val2_4_phi_fu_890_p4[2:0]}),
        .\ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[10] (\ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[10] ),
        .\ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[10]_0 (\ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[10]_0 ),
        .\ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[10]_1 (\ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[10]_1 ),
        .\ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[4] (\ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[4] ),
        .\ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[9] (\ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[9] ),
        .\ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[9]_0 (\ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[9]_0 ),
        .\ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[0] (\ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[0] ),
        .\ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[10] (\ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[10] ),
        .\ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[10]_0 (\ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[10]_0 ),
        .\ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[1] (\ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[1] ),
        .\ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[2] (\ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[2] ),
        .\ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[4] (\ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[4] ),
        .\ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[5] (\ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[5] ),
        .\ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[6] (\ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[6] ),
        .\channels_10_reg[10] (\channels_10_reg[10] ),
        .\channels_10_reg[3] (\channels_10_reg[3] ),
        .\channels_11_reg[10] (\channels_11_reg[10] ),
        .\channels_11_reg[6] (\channels_11_reg[6] ),
        .\channels_11_reg[7] (\channels_11_reg[7] ),
        .\channels_12_reg[10] (\channels_12_reg[10] ),
        .\channels_12_reg[9] (\channels_12_reg[9] ),
        .\channels_13_reg[10] (\channels_13_reg[10] ),
        .\channels_13_reg[3] (\channels_13_reg[3] ),
        .\channels_14_reg[10] (\channels_14_reg[10] ),
        .\channels_15_reg[0] (\channels_15_reg[0] ),
        .\channels_15_reg[10] (\channels_15_reg[10]_0 ),
        .\channels_15_reg[1] (\channels_15_reg[1] ),
        .\channels_15_reg[2] (\channels_15_reg[2] ),
        .\channels_15_reg[3] (\channels_15_reg[3] ),
        .\channels_15_reg[4] (\channels_15_reg[4] ),
        .\channels_15_reg[5] (\channels_15_reg[5]_0 ),
        .channels_16(channels_16),
        .\channels_16_reg[0] (\channels_16_reg[0] ),
        .channels_17(channels_17),
        .\channels_17_reg[0] (\channels_17_reg[0] ),
        .\channels_1_reg[10] (\channels_1_reg[10] ),
        .\channels_2_reg[10] (\channels_2_reg[10] ),
        .\channels_3_reg[10] (\channels_3_reg[10] ),
        .\channels_4_reg[10] (\channels_4_reg[10] ),
        .\channels_5_reg[10] (\channels_5_reg[10] ),
        .\channels_6_reg[10] (\channels_6_reg[10] ),
        .\channels_6_reg[3] (\channels_6_reg[3] ),
        .\channels_6_reg[6] (\channels_6_reg[6] ),
        .\channels_7_reg[10] (\channels_7_reg[10] ),
        .\channels_7_reg[7] (\channels_7_reg[7] ),
        .\channels_8_reg[10] (\channels_8_reg[10] ),
        .\channels_8_reg[3] (\channels_8_reg[3] ),
        .\channels_9_reg[0] (\channels_9_reg[0] ),
        .\channels_9_reg[10] (\channels_9_reg[10] ),
        .\channels_9_reg[1] (\channels_9_reg[1] ),
        .\channels_9_reg[2] (\channels_9_reg[2] ),
        .\channels_9_reg[3] (\channels_9_reg[3] ),
        .\channels_9_reg[4] (\channels_9_reg[4] ),
        .\channels_9_reg[5] (\channels_9_reg[5] ),
        .\channels_9_reg[9] (\channels_9_reg[9] ),
        .\channels_9_reg[9]_0 (\channels_9_reg[9]_0 ),
        .data0(data0),
        .\gen_write[1].mem_reg_0 (\gen_write[1].mem_reg ),
        .\gen_write[1].mem_reg_1 (int_SBUS_data_n_191),
        .\gen_write[1].mem_reg_2 (int_SBUS_data_n_192),
        .grp_scaleRange_fu_947_x(grp_scaleRange_fu_947_x),
        .grp_scaleRange_fu_952_x(grp_scaleRange_fu_952_x),
        .\int_SBUS_data_shift_reg[0] (\channels_15_reg[6] ),
        .\int_SBUS_data_shift_reg[0]_0 (tmp_95_cast_cast_cas_fu_2405_p3),
        .\int_SBUS_data_shift_reg[0]_1 (tmp_92_cast_cast_cas_fu_2383_p3),
        .\int_SBUS_data_shift_reg[0]_2 (\channels_15_reg[5] ),
        .\int_SBUS_data_shift_reg[0]_3 (\channels_15_reg[10] ),
        .int_SBUS_data_write_reg(int_SBUS_data_write_reg_n_0),
        .int_ap_done_reg(\rdata[1]_i_2_n_0 ),
        .int_ap_idle(int_ap_idle),
        .int_ap_ready(int_ap_ready),
        .\int_ier_reg[0] (\rdata[0]_i_2_n_0 ),
        .or_cond_fu_1032_p2(or_cond_fu_1032_p2),
        .or_cond_reg_2812(or_cond_reg_2812),
        .\or_cond_reg_2812_reg[0] (\or_cond_reg_2812_reg[0] ),
        .\p_Val2_4_reg_887_reg[3] (ap_phi_mux_p_Val2_4_phi_fu_890_p4[3]),
        .\p_Val2_4_reg_887_reg[6] (ap_phi_mux_p_Val2_4_phi_fu_890_p4[6]),
        .\p_Val2_4_reg_887_reg[7] (ap_phi_mux_p_Val2_4_phi_fu_890_p4[7]),
        .\p_Val2_5_reg_897_reg[7] (\p_Val2_5_reg_897_reg[7] ),
        .\p_Val2_6_reg_907_reg[7] (\p_Val2_6_reg_907_reg[7] ),
        .\rdata_reg[0]_i_3 (\rdata_reg[0]_i_3 ),
        .\rdata_reg[10] (int_SBUS_data_n_69),
        .\rdata_reg[10]_i_2 (\rdata_reg[10]_i_2 ),
        .\rdata_reg[11] (int_SBUS_data_n_70),
        .\rdata_reg[11]_i_2 (\rdata_reg[11]_i_2 ),
        .\rdata_reg[12] (int_SBUS_data_n_71),
        .\rdata_reg[12]_i_2 (\rdata_reg[12]_i_2 ),
        .\rdata_reg[13] (int_SBUS_data_n_72),
        .\rdata_reg[13]_i_2 (\rdata_reg[13]_i_2 ),
        .\rdata_reg[14] (int_SBUS_data_n_73),
        .\rdata_reg[14]_i_2 (\rdata_reg[14]_i_2 ),
        .\rdata_reg[15] (int_SBUS_data_n_74),
        .\rdata_reg[15]_i_2 (\rdata_reg[15]_i_2 ),
        .\rdata_reg[16] (int_SBUS_data_n_75),
        .\rdata_reg[16]_i_2 (\rdata_reg[16]_i_2 ),
        .\rdata_reg[17] (int_SBUS_data_n_76),
        .\rdata_reg[17]_i_2 (\rdata_reg[17]_i_2 ),
        .\rdata_reg[18] (int_SBUS_data_n_77),
        .\rdata_reg[18]_i_2 (\rdata_reg[18]_i_2 ),
        .\rdata_reg[19] (int_SBUS_data_n_78),
        .\rdata_reg[19]_i_2 (\rdata_reg[19]_i_2 ),
        .\rdata_reg[1]_i_4 (\rdata_reg[1]_i_4 ),
        .\rdata_reg[20] (int_SBUS_data_n_79),
        .\rdata_reg[20]_i_2 (\rdata_reg[20]_i_2 ),
        .\rdata_reg[21] (int_SBUS_data_n_80),
        .\rdata_reg[21]_i_2 (\rdata_reg[21]_i_2 ),
        .\rdata_reg[22] (int_SBUS_data_n_81),
        .\rdata_reg[22]_i_2 (\rdata_reg[22]_i_2 ),
        .\rdata_reg[23] (int_SBUS_data_n_82),
        .\rdata_reg[23]_i_2 (\rdata_reg[23]_i_2 ),
        .\rdata_reg[24] (int_SBUS_data_n_83),
        .\rdata_reg[24]_i_2 (\rdata_reg[24]_i_2 ),
        .\rdata_reg[25] (int_SBUS_data_n_84),
        .\rdata_reg[25]_i_2 (\rdata_reg[25]_i_2 ),
        .\rdata_reg[26] (int_SBUS_data_n_85),
        .\rdata_reg[26]_i_2 (\rdata_reg[26]_i_2 ),
        .\rdata_reg[27] (int_SBUS_data_n_86),
        .\rdata_reg[27]_i_2 (\rdata_reg[27]_i_2 ),
        .\rdata_reg[28] (int_SBUS_data_n_87),
        .\rdata_reg[28]_i_2 (\rdata_reg[28]_i_2 ),
        .\rdata_reg[29] (int_SBUS_data_n_88),
        .\rdata_reg[29]_i_2 (\rdata_reg[29]_i_2 ),
        .\rdata_reg[2]_i_2 (\rdata_reg[2]_i_2 ),
        .\rdata_reg[30] (int_SBUS_data_n_89),
        .\rdata_reg[30]_i_2 (\rdata_reg[30]_i_2 ),
        .\rdata_reg[31] (int_SBUS_data_n_90),
        .\rdata_reg[31]_i_4 (\rdata_reg[31]_i_4_0 ),
        .\rdata_reg[31]_i_5 (\rdata_reg[31]_i_5 ),
        .\rdata_reg[3]_i_2 (\rdata_reg[3]_i_2 ),
        .\rdata_reg[4] (int_SBUS_data_n_64),
        .\rdata_reg[4]_i_2 (\rdata_reg[4]_i_2 ),
        .\rdata_reg[5] (int_SBUS_data_n_65),
        .\rdata_reg[5]_i_2 (\rdata_reg[5]_i_2 ),
        .\rdata_reg[6] (int_SBUS_data_n_66),
        .\rdata_reg[6]_i_2 (\rdata_reg[6]_i_2 ),
        .\rdata_reg[7] ({int_SBUS_data_n_195,int_SBUS_data_n_196,int_SBUS_data_n_197,int_SBUS_data_n_198,int_SBUS_data_n_199}),
        .\rdata_reg[7]_i_4 (\rdata_reg[7]_i_4 ),
        .\rdata_reg[8] (int_SBUS_data_n_67),
        .\rdata_reg[8]_i_2 (\rdata_reg[8]_i_2 ),
        .\rdata_reg[9] (int_SBUS_data_n_68),
        .\rdata_reg[9]_i_2 (\rdata_reg[9]_i_2 ),
        .rstate(rstate),
        .\rstate_reg[1] (\rdata[1]_i_3_n_0 ),
        .\rstate_reg[1]_0 (\rdata[7]_i_3_n_0 ),
        .\rstate_reg[1]_1 (\rdata[7]_i_2_n_0 ),
        .s_axi_CTRL_ARADDR(s_axi_CTRL_ARADDR[4:2]),
        .s_axi_CTRL_ARVALID(s_axi_CTRL_ARVALID),
        .s_axi_CTRL_WDATA(s_axi_CTRL_WDATA),
        .s_axi_CTRL_WSTRB(s_axi_CTRL_WSTRB),
        .s_axi_CTRL_WVALID(s_axi_CTRL_WVALID),
        .s_ready_t_reg(s_ready_t_reg),
        .tmp_2_fu_1040_p3(tmp_2_fu_1040_p3),
        .\tmp_reg_2792_reg[0] (\tmp_reg_2792_reg[0] ),
        .\tmp_reg_2792_reg[0]_0 (\tmp_reg_2792_reg[0]_0 ),
        .\waddr_reg[4] ({\waddr_reg_n_0_[4] ,\waddr_reg_n_0_[3] ,\waddr_reg_n_0_[2] }),
        .x(x),
        .\x_int_reg_reg[10] (\x_int_reg_reg[10] ),
        .\x_int_reg_reg[3] (\x_int_reg_reg[3] ),
        .\x_int_reg_reg[3]_0 (\x_int_reg_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    int_SBUS_data_read_i_1
       (.I0(s_axi_CTRL_ARADDR[5]),
        .I1(rstate[0]),
        .I2(s_axi_CTRL_ARVALID),
        .I3(rstate[1]),
        .O(int_SBUS_data_read0));
  FDRE int_SBUS_data_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_SBUS_data_read0),
        .Q(int_SBUS_data_read),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hBABABABABABABABB)) 
    \int_SBUS_data_shift[0]_i_2 
       (.I0(ADDRARDADDR[0]),
        .I1(\int_SBUS_data_shift[0]_i_5_n_0 ),
        .I2(\ap_CS_iter0_fsm_reg[25]_8 [2]),
        .I3(ap_CS_iter0_fsm_state11),
        .I4(ap_CS_iter0_fsm_state12),
        .I5(ap_CS_iter0_fsm_state10),
        .O(\int_SBUS_data_shift_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h5555555511110010)) 
    \int_SBUS_data_shift[0]_i_3 
       (.I0(ap_CS_iter0_fsm_state7),
        .I1(ap_CS_iter0_fsm_state5),
        .I2(\ap_CS_iter0_fsm_reg[25]_8 [1]),
        .I3(ap_CS_iter0_fsm_state3),
        .I4(ap_CS_iter0_fsm_state4),
        .I5(ap_CS_iter0_fsm_state6),
        .O(\int_SBUS_data_shift_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \int_SBUS_data_shift[0]_i_4 
       (.I0(ap_CS_iter0_fsm_state9),
        .I1(\ap_CS_iter0_fsm_reg[25]_8 [2]),
        .I2(\ap_CS_iter0_fsm_reg[25]_8 [6]),
        .I3(\ap_CS_iter0_fsm_reg[25]_8 [4]),
        .I4(\int_SBUS_data_shift[0]_i_6_n_0 ),
        .I5(\int_SBUS_data_shift[0]_i_7_n_0 ),
        .O(\int_SBUS_data_shift_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBBFB)) 
    \int_SBUS_data_shift[0]_i_5 
       (.I0(\gen_write[1].mem_reg_0 ),
        .I1(\ap_CS_iter0_fsm_reg[23] ),
        .I2(\ap_CS_iter0_fsm_reg[25]_8 [3]),
        .I3(\ap_CS_iter0_fsm_reg[25]_8 [4]),
        .I4(\ap_CS_iter0_fsm_reg[25]_8 [7]),
        .I5(\ap_CS_iter0_fsm_reg[25]_8 [5]),
        .O(\int_SBUS_data_shift[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \int_SBUS_data_shift[0]_i_6 
       (.I0(\ap_CS_iter0_fsm_reg[25]_8 [10]),
        .I1(\ap_CS_iter0_fsm_reg[25]_8 [8]),
        .O(\int_SBUS_data_shift[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \int_SBUS_data_shift[0]_i_7 
       (.I0(\ap_CS_iter0_fsm_reg[25]_8 [12]),
        .I1(\ap_CS_iter0_fsm_reg[25]_8 [14]),
        .O(\int_SBUS_data_shift[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \int_SBUS_data_shift[1]_i_3 
       (.I0(\int_SBUS_data_shift[1]_i_5_n_0 ),
        .I1(int_SBUS_data_n_191),
        .I2(\int_SBUS_data_shift[1]_i_6_n_0 ),
        .I3(ap_CS_iter0_fsm_state12),
        .I4(\ap_CS_iter0_fsm_reg[25]_8 [2]),
        .O(\int_SBUS_data_shift_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h1110111011101111)) 
    \int_SBUS_data_shift[1]_i_5 
       (.I0(ap_CS_iter0_fsm_state7),
        .I1(ap_CS_iter0_fsm_state6),
        .I2(ap_CS_iter0_fsm_state4),
        .I3(ap_CS_iter0_fsm_state5),
        .I4(\ap_CS_iter0_fsm_reg[25]_8 [1]),
        .I5(ap_CS_iter0_fsm_state3),
        .O(\int_SBUS_data_shift[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \int_SBUS_data_shift[1]_i_6 
       (.I0(\ap_CS_iter0_fsm_reg[25]_8 [6]),
        .I1(\ap_CS_iter0_fsm_reg[25]_8 [5]),
        .I2(\ap_CS_iter0_fsm_reg[25]_8 [13]),
        .I3(\ap_CS_iter0_fsm_reg[25]_8 [14]),
        .I4(\ap_CS_iter0_fsm_reg[25]_8 [9]),
        .I5(\ap_CS_iter0_fsm_reg[25]_8 [10]),
        .O(\int_SBUS_data_shift[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \int_SBUS_data_shift[1]_i_9 
       (.I0(\ap_CS_iter0_fsm_reg[25]_8 [1]),
        .I1(ap_CS_iter0_fsm_state3),
        .I2(ap_CS_iter0_fsm_state5),
        .I3(int_SBUS_data_n_192),
        .I4(ap_CS_iter0_fsm_state11),
        .I5(ap_CS_iter0_fsm_state12),
        .O(\SBUS_data_load_7_reg_2755_reg[7]_i_6 ));
  FDRE \int_SBUS_data_shift_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_iter0_fsm_reg[7] ),
        .Q(B[0]),
        .R(1'b0));
  FDRE \int_SBUS_data_shift_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_SBUS_data_shift_reg[1]_1 ),
        .Q(B[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0200FFFF02000200)) 
    int_SBUS_data_write_i_1
       (.I0(s_axi_CTRL_AWADDR[5]),
        .I1(wstate[0]),
        .I2(wstate[1]),
        .I3(s_axi_CTRL_AWVALID),
        .I4(s_axi_CTRL_WVALID),
        .I5(int_SBUS_data_write_reg_n_0),
        .O(int_SBUS_data_write_i_1_n_0));
  FDRE int_SBUS_data_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_SBUS_data_write_i_1_n_0),
        .Q(int_SBUS_data_write_reg_n_0),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hD5C0)) 
    int_ap_done_i_1
       (.I0(\rdata[7]_i_2_n_0 ),
        .I1(ap_CS_iter1_fsm_state40),
        .I2(OUT_r_BVALID),
        .I3(int_ap_done),
        .O(int_ap_done_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_done_i_1_n_0),
        .Q(int_ap_done),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h08)) 
    int_ap_idle_i_1
       (.I0(\ap_CS_iter1_fsm_reg[0] ),
        .I1(\ap_CS_iter0_fsm_reg[25]_8 [0]),
        .I2(ap_start),
        .O(ap_idle));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(int_ap_idle),
        .R(ap_rst_n_inv));
  FDRE int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_iter1_fsm_reg[6] ),
        .Q(int_ap_ready),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(data0),
        .I1(\ap_CS_iter1_fsm_reg[6] ),
        .I2(int_ap_start3_out),
        .I3(ap_start),
        .O(int_ap_start_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    int_ap_start_i_2
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(s_axi_CTRL_WDATA[0]),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\int_ier[1]_i_2_n_0 ),
        .O(int_ap_start3_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_0),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    int_auto_restart_i_1
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\int_ier[1]_i_2_n_0 ),
        .I4(data0),
        .O(int_auto_restart_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_0),
        .Q(data0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    int_gie_i_1
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\int_ier[1]_i_2_n_0 ),
        .I4(int_gie_reg_n_0),
        .O(int_gie_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_0),
        .Q(int_gie_reg_n_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\int_ier[1]_i_2_n_0 ),
        .I4(\int_ier_reg_n_0_[0] ),
        .O(\int_ier[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\int_ier[1]_i_2_n_0 ),
        .I4(\int_ier_reg_n_0_[1] ),
        .O(\int_ier[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \int_ier[1]_i_2 
       (.I0(s_axi_CTRL_WSTRB[0]),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\int_ier[1]_i_3_n_0 ),
        .O(\int_ier[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \int_ier[1]_i_3 
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(s_axi_CTRL_WVALID),
        .O(\int_ier[1]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_0 ),
        .Q(\int_ier_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_0 ),
        .Q(\int_ier_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hF7777777F8888888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(int_isr6_out),
        .I2(\int_ier_reg_n_0_[0] ),
        .I3(OUT_r_BVALID),
        .I4(ap_CS_iter1_fsm_state40),
        .I5(\int_isr_reg_n_0_[0] ),
        .O(\int_isr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \int_isr[0]_i_2 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\int_ier[1]_i_2_n_0 ),
        .O(int_isr6_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(int_isr6_out),
        .I2(\int_ier_reg_n_0_[1] ),
        .I3(\ap_CS_iter1_fsm_reg[6] ),
        .I4(\int_isr_reg_n_0_[1] ),
        .O(\int_isr[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hE0)) 
    interrupt_INST_0
       (.I0(\int_isr_reg_n_0_[0] ),
        .I1(\int_isr_reg_n_0_[1] ),
        .I2(int_gie_reg_n_0),
        .O(interrupt));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \rdata[0]_i_2 
       (.I0(\int_ier_reg_n_0_[0] ),
        .I1(\int_isr_reg_n_0_[0] ),
        .I2(s_axi_CTRL_ARADDR[2]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(ap_start),
        .I5(int_gie_reg_n_0),
        .O(\rdata[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFC0A0C0A)) 
    \rdata[1]_i_2 
       (.I0(int_ap_done),
        .I1(\int_ier_reg_n_0_[1] ),
        .I2(s_axi_CTRL_ARADDR[2]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_isr_reg_n_0_[1] ),
        .O(\rdata[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \rdata[1]_i_3 
       (.I0(s_axi_CTRL_ARADDR[4]),
        .I1(s_axi_CTRL_ARADDR[1]),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\rdata[7]_i_3_n_0 ),
        .O(\rdata[1]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \rdata[31]_i_1 
       (.I0(rstate[1]),
        .I1(s_axi_CTRL_ARVALID),
        .I2(rstate[0]),
        .O(\rdata[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF04)) 
    \rdata[31]_i_2 
       (.I0(rstate[0]),
        .I1(s_axi_CTRL_ARVALID),
        .I2(rstate[1]),
        .I3(int_SBUS_data_read),
        .O(\rdata[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT5 #(
    .INIT(32'h88888F88)) 
    \rdata[31]_i_6 
       (.I0(int_SBUS_data_write_reg_n_0),
        .I1(s_axi_CTRL_WVALID),
        .I2(rstate[0]),
        .I3(s_axi_CTRL_ARVALID),
        .I4(rstate[1]),
        .O(\rdata_reg[31]_i_4 ));
  LUT3 #(
    .INIT(8'h02)) 
    \rdata[7]_i_2 
       (.I0(\rdata[1]_i_3_n_0 ),
        .I1(s_axi_CTRL_ARADDR[2]),
        .I2(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \rdata[7]_i_3 
       (.I0(rstate[1]),
        .I1(s_axi_CTRL_ARVALID),
        .I2(rstate[0]),
        .O(\rdata[7]_i_3_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_SBUS_data_n_199),
        .Q(s_axi_CTRL_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_SBUS_data_n_69),
        .Q(s_axi_CTRL_RDATA[10]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_SBUS_data_n_70),
        .Q(s_axi_CTRL_RDATA[11]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_SBUS_data_n_71),
        .Q(s_axi_CTRL_RDATA[12]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_SBUS_data_n_72),
        .Q(s_axi_CTRL_RDATA[13]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_SBUS_data_n_73),
        .Q(s_axi_CTRL_RDATA[14]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_SBUS_data_n_74),
        .Q(s_axi_CTRL_RDATA[15]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_SBUS_data_n_75),
        .Q(s_axi_CTRL_RDATA[16]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_SBUS_data_n_76),
        .Q(s_axi_CTRL_RDATA[17]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_SBUS_data_n_77),
        .Q(s_axi_CTRL_RDATA[18]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_SBUS_data_n_78),
        .Q(s_axi_CTRL_RDATA[19]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_SBUS_data_n_198),
        .Q(s_axi_CTRL_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_SBUS_data_n_79),
        .Q(s_axi_CTRL_RDATA[20]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_SBUS_data_n_80),
        .Q(s_axi_CTRL_RDATA[21]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_SBUS_data_n_81),
        .Q(s_axi_CTRL_RDATA[22]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_SBUS_data_n_82),
        .Q(s_axi_CTRL_RDATA[23]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_SBUS_data_n_83),
        .Q(s_axi_CTRL_RDATA[24]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_SBUS_data_n_84),
        .Q(s_axi_CTRL_RDATA[25]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_SBUS_data_n_85),
        .Q(s_axi_CTRL_RDATA[26]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_SBUS_data_n_86),
        .Q(s_axi_CTRL_RDATA[27]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_SBUS_data_n_87),
        .Q(s_axi_CTRL_RDATA[28]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_SBUS_data_n_88),
        .Q(s_axi_CTRL_RDATA[29]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_SBUS_data_n_197),
        .Q(s_axi_CTRL_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_SBUS_data_n_89),
        .Q(s_axi_CTRL_RDATA[30]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_SBUS_data_n_90),
        .Q(s_axi_CTRL_RDATA[31]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_SBUS_data_n_196),
        .Q(s_axi_CTRL_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_SBUS_data_n_64),
        .Q(s_axi_CTRL_RDATA[4]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_SBUS_data_n_65),
        .Q(s_axi_CTRL_RDATA[5]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_SBUS_data_n_66),
        .Q(s_axi_CTRL_RDATA[6]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_SBUS_data_n_195),
        .Q(s_axi_CTRL_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_SBUS_data_n_67),
        .Q(s_axi_CTRL_RDATA[8]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_SBUS_data_n_68),
        .Q(s_axi_CTRL_RDATA[9]),
        .R(\rdata[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT5 #(
    .INIT(32'h0000BFB0)) 
    \rstate[0]_i_1 
       (.I0(int_SBUS_data_read),
        .I1(s_axi_CTRL_RREADY),
        .I2(rstate[0]),
        .I3(s_axi_CTRL_ARVALID),
        .I4(rstate[1]),
        .O(\rstate[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rstate[0]_i_1_n_0 ),
        .Q(rstate[0]),
        .R(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(rstate[1]),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h1)) 
    s_axi_CTRL_ARREADY_INST_0
       (.I0(rstate[1]),
        .I1(rstate[0]),
        .O(s_axi_CTRL_ARREADY));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h1)) 
    s_axi_CTRL_AWREADY_INST_0
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .O(s_axi_CTRL_AWREADY));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_CTRL_BVALID_INST_0
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .O(s_axi_CTRL_BVALID));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'h10)) 
    s_axi_CTRL_RVALID_INST_0
       (.I0(int_SBUS_data_read),
        .I1(rstate[1]),
        .I2(rstate[0]),
        .O(s_axi_CTRL_RVALID));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_CTRL_WREADY_INST_0
       (.I0(wstate[0]),
        .I1(wstate[1]),
        .O(s_axi_CTRL_WREADY));
  LUT3 #(
    .INIT(8'h10)) 
    \waddr[5]_i_1 
       (.I0(wstate[0]),
        .I1(wstate[1]),
        .I2(s_axi_CTRL_AWVALID),
        .O(aw_hs));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[0]),
        .Q(\waddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[1]),
        .Q(\waddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[2]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[3]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[4]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[5]),
        .Q(\waddr_reg_n_0_[5] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'h050C)) 
    \wstate[0]_i_1 
       (.I0(s_axi_CTRL_WVALID),
        .I1(s_axi_CTRL_AWVALID),
        .I2(wstate[1]),
        .I3(wstate[0]),
        .O(\wstate[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'h05C0)) 
    \wstate[1]_i_1 
       (.I0(s_axi_CTRL_BREADY),
        .I1(s_axi_CTRL_WVALID),
        .I2(wstate[0]),
        .I3(wstate[1]),
        .O(\wstate[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \wstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wstate[0]_i_1_n_0 ),
        .Q(wstate[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wstate[1]_i_1_n_0 ),
        .Q(wstate[1]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "rcReceiver_CTRL_s_axi_ram" *) 
module design_1_rcReceiver_0_0_rcReceiver_CTRL_s_axi_ram
   (DOADO,
    DOBDO,
    \rdata_reg[4] ,
    \rdata_reg[5] ,
    \rdata_reg[6] ,
    \rdata_reg[8] ,
    \rdata_reg[9] ,
    \rdata_reg[10] ,
    \rdata_reg[11] ,
    \rdata_reg[12] ,
    \rdata_reg[13] ,
    \rdata_reg[14] ,
    \rdata_reg[15] ,
    \rdata_reg[16] ,
    \rdata_reg[17] ,
    \rdata_reg[18] ,
    \rdata_reg[19] ,
    \rdata_reg[20] ,
    \rdata_reg[21] ,
    \rdata_reg[22] ,
    \rdata_reg[23] ,
    \rdata_reg[24] ,
    \rdata_reg[25] ,
    \rdata_reg[26] ,
    \rdata_reg[27] ,
    \rdata_reg[28] ,
    \rdata_reg[29] ,
    \rdata_reg[30] ,
    \rdata_reg[31] ,
    x,
    D,
    \or_cond_reg_2812_reg[0] ,
    \p_Val2_4_reg_887_reg[7] ,
    \p_Val2_4_reg_887_reg[6] ,
    \p_Val2_4_reg_887_reg[3] ,
    ap_phi_mux_p_Val2_4_phi_fu_890_p4,
    \x_int_reg_reg[10] ,
    grp_scaleRange_fu_947_x,
    \x_int_reg_reg[3] ,
    \p_Val2_5_reg_897_reg[7] ,
    grp_scaleRange_fu_952_x,
    \x_int_reg_reg[3]_0 ,
    \p_Val2_6_reg_907_reg[7] ,
    \ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[10] ,
    \ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[10] ,
    or_cond_fu_1032_p2,
    \tmp_reg_2792_reg[0] ,
    \gen_write[1].mem_reg_0 ,
    \gen_write[1].mem_reg_1 ,
    \gen_write[1].mem_reg_2 ,
    \channels_16_reg[0] ,
    \channels_17_reg[0] ,
    \rdata_reg[7] ,
    ap_clk,
    s_axi_CTRL_WDATA,
    \rdata_reg[31]_i_4 ,
    \rdata_reg[4]_i_2 ,
    \rdata_reg[5]_i_2 ,
    \rdata_reg[6]_i_2 ,
    \rdata_reg[8]_i_2 ,
    \rdata_reg[9]_i_2 ,
    \rdata_reg[10]_i_2 ,
    \rdata_reg[11]_i_2 ,
    \rdata_reg[12]_i_2 ,
    \rdata_reg[13]_i_2 ,
    \rdata_reg[14]_i_2 ,
    \rdata_reg[15]_i_2 ,
    \rdata_reg[16]_i_2 ,
    \rdata_reg[17]_i_2 ,
    \rdata_reg[18]_i_2 ,
    \rdata_reg[19]_i_2 ,
    \rdata_reg[20]_i_2 ,
    \rdata_reg[21]_i_2 ,
    \rdata_reg[22]_i_2 ,
    \rdata_reg[23]_i_2 ,
    \rdata_reg[24]_i_2 ,
    \rdata_reg[25]_i_2 ,
    \rdata_reg[26]_i_2 ,
    \rdata_reg[27]_i_2 ,
    \rdata_reg[28]_i_2 ,
    \rdata_reg[29]_i_2 ,
    \rdata_reg[30]_i_2 ,
    \rdata_reg[31]_i_5 ,
    \ap_CS_iter0_fsm_reg[25] ,
    \ap_CS_iter0_fsm_reg[20] ,
    \ap_CS_iter0_fsm_reg[23] ,
    \ap_CS_iter0_fsm_reg[23]_0 ,
    \channels_15_reg[0] ,
    \ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[0] ,
    \ap_CS_iter0_fsm_reg[25]_0 ,
    \ap_CS_iter0_fsm_reg[21] ,
    \ap_CS_iter0_fsm_reg[20]_0 ,
    \ap_CS_iter0_fsm_reg[23]_1 ,
    \channels_15_reg[1] ,
    \ap_CS_iter0_fsm_reg[20]_1 ,
    \channels_9_reg[1] ,
    \ap_CS_iter0_fsm_reg[14] ,
    \ap_CS_iter0_fsm_reg[13] ,
    \ap_CS_iter0_fsm_reg[17] ,
    \ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[1] ,
    \ap_CS_iter0_fsm_reg[25]_1 ,
    \ap_CS_iter0_fsm_reg[20]_2 ,
    \ap_CS_iter0_fsm_reg[23]_2 ,
    \channels_15_reg[2] ,
    \ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[2] ,
    \channels_15_reg[3] ,
    \channels_13_reg[3] ,
    \channels_10_reg[3] ,
    \channels_9_reg[3] ,
    \ap_CS_iter0_fsm_reg[21]_0 ,
    \ap_CS_iter0_fsm_reg[25]_2 ,
    \ap_CS_iter0_fsm_reg[20]_3 ,
    \ap_CS_iter0_fsm_reg[23]_3 ,
    \channels_15_reg[4] ,
    \ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[4] ,
    \ap_CS_iter0_fsm_reg[25]_3 ,
    \ap_CS_iter0_fsm_reg[20]_4 ,
    \ap_CS_iter0_fsm_reg[23]_4 ,
    \channels_15_reg[5] ,
    \ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[5] ,
    \ap_CS_iter0_fsm_reg[25]_4 ,
    \channels_11_reg[6] ,
    \ap_CS_iter0_fsm_reg[21]_1 ,
    \ap_CS_iter0_fsm_reg[24] ,
    \ap_CS_iter0_fsm_reg[25]_5 ,
    Q,
    tmp_2_fu_1040_p3,
    \ap_CS_iter0_fsm_reg[25]_6 ,
    \channels_11_reg[7] ,
    \ap_CS_iter0_fsm_reg[21]_2 ,
    \ap_CS_iter0_fsm_reg[24]_0 ,
    \ap_CS_iter0_fsm_reg[25]_7 ,
    \ap_CS_iter0_fsm_reg[12] ,
    \channels_7_reg[7] ,
    \ap_CS_iter0_fsm_reg[25]_8 ,
    \channels_15_reg[10] ,
    \channels_14_reg[10] ,
    \channels_13_reg[10] ,
    \channels_12_reg[10] ,
    \channels_11_reg[10] ,
    \channels_10_reg[10] ,
    \channels_8_reg[10] ,
    \ap_CS_iter0_fsm_reg[13]_0 ,
    \channels_9_reg[10] ,
    \ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[10]_0 ,
    \ap_CS_iter0_fsm_reg[23]_5 ,
    \ap_CS_iter0_fsm_reg[21]_3 ,
    \channels_12_reg[9] ,
    \channels_6_reg[10] ,
    \channels_7_reg[10] ,
    \SBUS_data_load_3_reg_2712_reg[5] ,
    \channels_1_reg[10] ,
    \ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[10]_0 ,
    \ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[9] ,
    \ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[9]_0 ,
    \ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[4] ,
    \SBUS_data_load_5_reg_2733_reg[0] ,
    \channels_2_reg[10] ,
    \SBUS_data_load_6_reg_2744_reg[3] ,
    \channels_3_reg[10] ,
    \channels_4_reg[10] ,
    \SBUS_data_load_7_reg_2755_reg[6] ,
    \channels_5_reg[10] ,
    \SBUS_data_load_9_reg_2781_reg[1] ,
    \int_SBUS_data_shift_reg[0] ,
    \tmp_reg_2792_reg[0]_0 ,
    \int_SBUS_data_shift_reg[0]_0 ,
    \int_SBUS_data_shift_reg[0]_1 ,
    \int_SBUS_data_shift_reg[0]_2 ,
    s_ready_t_reg,
    ap_CS_iter0_fsm_state11,
    \int_SBUS_data_shift_reg[0]_3 ,
    ADDRARDADDR,
    ap_CS_iter0_fsm_state10,
    ap_CS_iter0_fsm_state9,
    ap_CS_iter0_fsm_state8,
    ap_CS_iter0_fsm_state12,
    ap_CS_iter0_fsm_state4,
    ap_CS_iter0_fsm_state5,
    ap_CS_iter0_fsm_state6,
    ap_CS_iter0_fsm_state7,
    \ap_CS_iter1_fsm_reg[6] ,
    or_cond_reg_2812,
    channels_16,
    \channels_9_reg[0] ,
    \ap_CS_iter0_fsm_reg[14]_0 ,
    \ap_CS_iter0_fsm_reg[17]_0 ,
    \channels_9_reg[2] ,
    \ap_CS_iter0_fsm_reg[14]_1 ,
    \ap_CS_iter0_fsm_reg[17]_1 ,
    \channels_8_reg[3] ,
    \ap_CS_iter0_fsm_reg[12]_0 ,
    \channels_6_reg[3] ,
    \channels_9_reg[4] ,
    \ap_CS_iter0_fsm_reg[14]_2 ,
    \ap_CS_iter0_fsm_reg[17]_2 ,
    \channels_9_reg[5] ,
    \ap_CS_iter0_fsm_reg[14]_3 ,
    \ap_CS_iter0_fsm_reg[17]_3 ,
    \channels_6_reg[6] ,
    \ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[6] ,
    \ap_CS_iter0_fsm_reg[17]_4 ,
    \channels_9_reg[9] ,
    \ap_CS_iter0_fsm_reg[17]_5 ,
    \ap_CS_iter0_fsm_reg[17]_6 ,
    \channels_9_reg[9]_0 ,
    channels_17,
    \ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[10]_1 ,
    \int_ier_reg[0] ,
    \rstate_reg[1] ,
    \rstate_reg[1]_0 ,
    \rdata_reg[0]_i_3 ,
    int_ap_done_reg,
    \rdata_reg[1]_i_4 ,
    int_ap_idle,
    \rstate_reg[1]_1 ,
    \rdata_reg[2]_i_2 ,
    int_ap_ready,
    \rdata_reg[3]_i_2 ,
    data0,
    \rdata_reg[7]_i_4 ,
    int_SBUS_data_write_reg,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_ARADDR,
    rstate,
    s_axi_CTRL_ARVALID,
    \waddr_reg[4] );
  output [31:0]DOADO;
  output [31:0]DOBDO;
  output \rdata_reg[4] ;
  output \rdata_reg[5] ;
  output \rdata_reg[6] ;
  output \rdata_reg[8] ;
  output \rdata_reg[9] ;
  output \rdata_reg[10] ;
  output \rdata_reg[11] ;
  output \rdata_reg[12] ;
  output \rdata_reg[13] ;
  output \rdata_reg[14] ;
  output \rdata_reg[15] ;
  output \rdata_reg[16] ;
  output \rdata_reg[17] ;
  output \rdata_reg[18] ;
  output \rdata_reg[19] ;
  output \rdata_reg[20] ;
  output \rdata_reg[21] ;
  output \rdata_reg[22] ;
  output \rdata_reg[23] ;
  output \rdata_reg[24] ;
  output \rdata_reg[25] ;
  output \rdata_reg[26] ;
  output \rdata_reg[27] ;
  output \rdata_reg[28] ;
  output \rdata_reg[29] ;
  output \rdata_reg[30] ;
  output \rdata_reg[31] ;
  output [10:0]x;
  output [10:0]D;
  output \or_cond_reg_2812_reg[0] ;
  output \p_Val2_4_reg_887_reg[7] ;
  output \p_Val2_4_reg_887_reg[6] ;
  output \p_Val2_4_reg_887_reg[3] ;
  output [7:0]ap_phi_mux_p_Val2_4_phi_fu_890_p4;
  output [10:0]\x_int_reg_reg[10] ;
  output [5:0]grp_scaleRange_fu_947_x;
  output \x_int_reg_reg[3] ;
  output [7:0]\p_Val2_5_reg_897_reg[7] ;
  output [5:0]grp_scaleRange_fu_952_x;
  output \x_int_reg_reg[3]_0 ;
  output [7:0]\p_Val2_6_reg_907_reg[7] ;
  output [10:0]\ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[10] ;
  output [10:0]\ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[10] ;
  output or_cond_fu_1032_p2;
  output \tmp_reg_2792_reg[0] ;
  output \gen_write[1].mem_reg_0 ;
  output \gen_write[1].mem_reg_1 ;
  output \gen_write[1].mem_reg_2 ;
  output \channels_16_reg[0] ;
  output \channels_17_reg[0] ;
  output [4:0]\rdata_reg[7] ;
  input ap_clk;
  input [31:0]s_axi_CTRL_WDATA;
  input \rdata_reg[31]_i_4 ;
  input \rdata_reg[4]_i_2 ;
  input \rdata_reg[5]_i_2 ;
  input \rdata_reg[6]_i_2 ;
  input \rdata_reg[8]_i_2 ;
  input \rdata_reg[9]_i_2 ;
  input \rdata_reg[10]_i_2 ;
  input \rdata_reg[11]_i_2 ;
  input \rdata_reg[12]_i_2 ;
  input \rdata_reg[13]_i_2 ;
  input \rdata_reg[14]_i_2 ;
  input \rdata_reg[15]_i_2 ;
  input \rdata_reg[16]_i_2 ;
  input \rdata_reg[17]_i_2 ;
  input \rdata_reg[18]_i_2 ;
  input \rdata_reg[19]_i_2 ;
  input \rdata_reg[20]_i_2 ;
  input \rdata_reg[21]_i_2 ;
  input \rdata_reg[22]_i_2 ;
  input \rdata_reg[23]_i_2 ;
  input \rdata_reg[24]_i_2 ;
  input \rdata_reg[25]_i_2 ;
  input \rdata_reg[26]_i_2 ;
  input \rdata_reg[27]_i_2 ;
  input \rdata_reg[28]_i_2 ;
  input \rdata_reg[29]_i_2 ;
  input \rdata_reg[30]_i_2 ;
  input \rdata_reg[31]_i_5 ;
  input \ap_CS_iter0_fsm_reg[25] ;
  input \ap_CS_iter0_fsm_reg[20] ;
  input \ap_CS_iter0_fsm_reg[23] ;
  input \ap_CS_iter0_fsm_reg[23]_0 ;
  input \channels_15_reg[0] ;
  input \ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[0] ;
  input \ap_CS_iter0_fsm_reg[25]_0 ;
  input \ap_CS_iter0_fsm_reg[21] ;
  input \ap_CS_iter0_fsm_reg[20]_0 ;
  input \ap_CS_iter0_fsm_reg[23]_1 ;
  input \channels_15_reg[1] ;
  input \ap_CS_iter0_fsm_reg[20]_1 ;
  input \channels_9_reg[1] ;
  input \ap_CS_iter0_fsm_reg[14] ;
  input \ap_CS_iter0_fsm_reg[13] ;
  input \ap_CS_iter0_fsm_reg[17] ;
  input \ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[1] ;
  input \ap_CS_iter0_fsm_reg[25]_1 ;
  input \ap_CS_iter0_fsm_reg[20]_2 ;
  input \ap_CS_iter0_fsm_reg[23]_2 ;
  input \channels_15_reg[2] ;
  input \ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[2] ;
  input \channels_15_reg[3] ;
  input \channels_13_reg[3] ;
  input \channels_10_reg[3] ;
  input \channels_9_reg[3] ;
  input \ap_CS_iter0_fsm_reg[21]_0 ;
  input \ap_CS_iter0_fsm_reg[25]_2 ;
  input \ap_CS_iter0_fsm_reg[20]_3 ;
  input \ap_CS_iter0_fsm_reg[23]_3 ;
  input \channels_15_reg[4] ;
  input \ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[4] ;
  input \ap_CS_iter0_fsm_reg[25]_3 ;
  input \ap_CS_iter0_fsm_reg[20]_4 ;
  input \ap_CS_iter0_fsm_reg[23]_4 ;
  input \channels_15_reg[5] ;
  input \ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[5] ;
  input \ap_CS_iter0_fsm_reg[25]_4 ;
  input \channels_11_reg[6] ;
  input \ap_CS_iter0_fsm_reg[21]_1 ;
  input \ap_CS_iter0_fsm_reg[24] ;
  input \ap_CS_iter0_fsm_reg[25]_5 ;
  input [10:0]Q;
  input [10:0]tmp_2_fu_1040_p3;
  input \ap_CS_iter0_fsm_reg[25]_6 ;
  input \channels_11_reg[7] ;
  input \ap_CS_iter0_fsm_reg[21]_2 ;
  input \ap_CS_iter0_fsm_reg[24]_0 ;
  input \ap_CS_iter0_fsm_reg[25]_7 ;
  input \ap_CS_iter0_fsm_reg[12] ;
  input \channels_7_reg[7] ;
  input [13:0]\ap_CS_iter0_fsm_reg[25]_8 ;
  input [2:0]\channels_15_reg[10] ;
  input [2:0]\channels_14_reg[10] ;
  input [1:0]\channels_13_reg[10] ;
  input [1:0]\channels_12_reg[10] ;
  input [1:0]\channels_11_reg[10] ;
  input [2:0]\channels_10_reg[10] ;
  input [2:0]\channels_8_reg[10] ;
  input \ap_CS_iter0_fsm_reg[13]_0 ;
  input [3:0]\channels_9_reg[10] ;
  input [2:0]\ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[10]_0 ;
  input \ap_CS_iter0_fsm_reg[23]_5 ;
  input \ap_CS_iter0_fsm_reg[21]_3 ;
  input \channels_12_reg[9] ;
  input [1:0]\channels_6_reg[10] ;
  input [1:0]\channels_7_reg[10] ;
  input [10:0]\SBUS_data_load_3_reg_2712_reg[5] ;
  input [10:0]\channels_1_reg[10] ;
  input [10:0]\ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[10]_0 ;
  input \ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[9] ;
  input \ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[9]_0 ;
  input \ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[4] ;
  input [10:0]\SBUS_data_load_5_reg_2733_reg[0] ;
  input [10:0]\channels_2_reg[10] ;
  input [10:0]\SBUS_data_load_6_reg_2744_reg[3] ;
  input [10:0]\channels_3_reg[10] ;
  input [10:0]\channels_4_reg[10] ;
  input [10:0]\SBUS_data_load_7_reg_2755_reg[6] ;
  input [10:0]\channels_5_reg[10] ;
  input [10:0]\SBUS_data_load_9_reg_2781_reg[1] ;
  input \int_SBUS_data_shift_reg[0] ;
  input \tmp_reg_2792_reg[0]_0 ;
  input \int_SBUS_data_shift_reg[0]_0 ;
  input \int_SBUS_data_shift_reg[0]_1 ;
  input \int_SBUS_data_shift_reg[0]_2 ;
  input s_ready_t_reg;
  input ap_CS_iter0_fsm_state11;
  input [3:0]\int_SBUS_data_shift_reg[0]_3 ;
  input [0:0]ADDRARDADDR;
  input ap_CS_iter0_fsm_state10;
  input ap_CS_iter0_fsm_state9;
  input ap_CS_iter0_fsm_state8;
  input ap_CS_iter0_fsm_state12;
  input ap_CS_iter0_fsm_state4;
  input ap_CS_iter0_fsm_state5;
  input ap_CS_iter0_fsm_state6;
  input ap_CS_iter0_fsm_state7;
  input \ap_CS_iter1_fsm_reg[6] ;
  input or_cond_reg_2812;
  input channels_16;
  input \channels_9_reg[0] ;
  input \ap_CS_iter0_fsm_reg[14]_0 ;
  input \ap_CS_iter0_fsm_reg[17]_0 ;
  input \channels_9_reg[2] ;
  input \ap_CS_iter0_fsm_reg[14]_1 ;
  input \ap_CS_iter0_fsm_reg[17]_1 ;
  input \channels_8_reg[3] ;
  input \ap_CS_iter0_fsm_reg[12]_0 ;
  input \channels_6_reg[3] ;
  input \channels_9_reg[4] ;
  input \ap_CS_iter0_fsm_reg[14]_2 ;
  input \ap_CS_iter0_fsm_reg[17]_2 ;
  input \channels_9_reg[5] ;
  input \ap_CS_iter0_fsm_reg[14]_3 ;
  input \ap_CS_iter0_fsm_reg[17]_3 ;
  input \channels_6_reg[6] ;
  input \ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[6] ;
  input \ap_CS_iter0_fsm_reg[17]_4 ;
  input \channels_9_reg[9] ;
  input \ap_CS_iter0_fsm_reg[17]_5 ;
  input \ap_CS_iter0_fsm_reg[17]_6 ;
  input \channels_9_reg[9]_0 ;
  input channels_17;
  input \ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[10]_1 ;
  input \int_ier_reg[0] ;
  input \rstate_reg[1] ;
  input \rstate_reg[1]_0 ;
  input \rdata_reg[0]_i_3 ;
  input int_ap_done_reg;
  input \rdata_reg[1]_i_4 ;
  input int_ap_idle;
  input \rstate_reg[1]_1 ;
  input \rdata_reg[2]_i_2 ;
  input int_ap_ready;
  input \rdata_reg[3]_i_2 ;
  input [0:0]data0;
  input \rdata_reg[7]_i_4 ;
  input int_SBUS_data_write_reg;
  input s_axi_CTRL_WVALID;
  input [3:0]s_axi_CTRL_WSTRB;
  input [2:0]s_axi_CTRL_ARADDR;
  input [1:0]rstate;
  input s_axi_CTRL_ARVALID;
  input [2:0]\waddr_reg[4] ;

  wire [0:0]ADDRARDADDR;
  wire [10:0]D;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire [10:0]Q;
  wire [10:0]\SBUS_data_load_3_reg_2712_reg[5] ;
  wire [10:0]\SBUS_data_load_5_reg_2733_reg[0] ;
  wire [10:0]\SBUS_data_load_6_reg_2744_reg[3] ;
  wire [10:0]\SBUS_data_load_7_reg_2755_reg[6] ;
  wire [10:0]\SBUS_data_load_9_reg_2781_reg[1] ;
  wire \ap_CS_iter0_fsm_reg[12] ;
  wire \ap_CS_iter0_fsm_reg[12]_0 ;
  wire \ap_CS_iter0_fsm_reg[13] ;
  wire \ap_CS_iter0_fsm_reg[13]_0 ;
  wire \ap_CS_iter0_fsm_reg[14] ;
  wire \ap_CS_iter0_fsm_reg[14]_0 ;
  wire \ap_CS_iter0_fsm_reg[14]_1 ;
  wire \ap_CS_iter0_fsm_reg[14]_2 ;
  wire \ap_CS_iter0_fsm_reg[14]_3 ;
  wire \ap_CS_iter0_fsm_reg[17] ;
  wire \ap_CS_iter0_fsm_reg[17]_0 ;
  wire \ap_CS_iter0_fsm_reg[17]_1 ;
  wire \ap_CS_iter0_fsm_reg[17]_2 ;
  wire \ap_CS_iter0_fsm_reg[17]_3 ;
  wire \ap_CS_iter0_fsm_reg[17]_4 ;
  wire \ap_CS_iter0_fsm_reg[17]_5 ;
  wire \ap_CS_iter0_fsm_reg[17]_6 ;
  wire \ap_CS_iter0_fsm_reg[20] ;
  wire \ap_CS_iter0_fsm_reg[20]_0 ;
  wire \ap_CS_iter0_fsm_reg[20]_1 ;
  wire \ap_CS_iter0_fsm_reg[20]_2 ;
  wire \ap_CS_iter0_fsm_reg[20]_3 ;
  wire \ap_CS_iter0_fsm_reg[20]_4 ;
  wire \ap_CS_iter0_fsm_reg[21] ;
  wire \ap_CS_iter0_fsm_reg[21]_0 ;
  wire \ap_CS_iter0_fsm_reg[21]_1 ;
  wire \ap_CS_iter0_fsm_reg[21]_2 ;
  wire \ap_CS_iter0_fsm_reg[21]_3 ;
  wire \ap_CS_iter0_fsm_reg[23] ;
  wire \ap_CS_iter0_fsm_reg[23]_0 ;
  wire \ap_CS_iter0_fsm_reg[23]_1 ;
  wire \ap_CS_iter0_fsm_reg[23]_2 ;
  wire \ap_CS_iter0_fsm_reg[23]_3 ;
  wire \ap_CS_iter0_fsm_reg[23]_4 ;
  wire \ap_CS_iter0_fsm_reg[23]_5 ;
  wire \ap_CS_iter0_fsm_reg[24] ;
  wire \ap_CS_iter0_fsm_reg[24]_0 ;
  wire \ap_CS_iter0_fsm_reg[25] ;
  wire \ap_CS_iter0_fsm_reg[25]_0 ;
  wire \ap_CS_iter0_fsm_reg[25]_1 ;
  wire \ap_CS_iter0_fsm_reg[25]_2 ;
  wire \ap_CS_iter0_fsm_reg[25]_3 ;
  wire \ap_CS_iter0_fsm_reg[25]_4 ;
  wire \ap_CS_iter0_fsm_reg[25]_5 ;
  wire \ap_CS_iter0_fsm_reg[25]_6 ;
  wire \ap_CS_iter0_fsm_reg[25]_7 ;
  wire [13:0]\ap_CS_iter0_fsm_reg[25]_8 ;
  wire ap_CS_iter0_fsm_state10;
  wire ap_CS_iter0_fsm_state11;
  wire ap_CS_iter0_fsm_state12;
  wire ap_CS_iter0_fsm_state4;
  wire ap_CS_iter0_fsm_state5;
  wire ap_CS_iter0_fsm_state6;
  wire ap_CS_iter0_fsm_state7;
  wire ap_CS_iter0_fsm_state8;
  wire ap_CS_iter0_fsm_state9;
  wire \ap_CS_iter1_fsm_reg[6] ;
  wire ap_clk;
  wire [7:0]ap_phi_mux_p_Val2_4_phi_fu_890_p4;
  wire [10:0]\ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[10] ;
  wire [10:0]\ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[10]_0 ;
  wire \ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[10]_1 ;
  wire \ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[4] ;
  wire \ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[9] ;
  wire \ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[9]_0 ;
  wire \ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[0] ;
  wire [10:0]\ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[10] ;
  wire [2:0]\ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[10]_0 ;
  wire \ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[1] ;
  wire \ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[2] ;
  wire \ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[4] ;
  wire \ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[5] ;
  wire \ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[6] ;
  wire [2:0]\channels_10_reg[10] ;
  wire \channels_10_reg[3] ;
  wire [1:0]\channels_11_reg[10] ;
  wire \channels_11_reg[6] ;
  wire \channels_11_reg[7] ;
  wire [1:0]\channels_12_reg[10] ;
  wire \channels_12_reg[9] ;
  wire [1:0]\channels_13_reg[10] ;
  wire \channels_13_reg[3] ;
  wire [2:0]\channels_14_reg[10] ;
  wire \channels_15_reg[0] ;
  wire [2:0]\channels_15_reg[10] ;
  wire \channels_15_reg[1] ;
  wire \channels_15_reg[2] ;
  wire \channels_15_reg[3] ;
  wire \channels_15_reg[4] ;
  wire \channels_15_reg[5] ;
  wire channels_16;
  wire \channels_16_reg[0] ;
  wire channels_17;
  wire \channels_17_reg[0] ;
  wire [10:0]\channels_1_reg[10] ;
  wire [10:0]\channels_2_reg[10] ;
  wire [10:0]\channels_3_reg[10] ;
  wire [10:0]\channels_4_reg[10] ;
  wire [10:0]\channels_5_reg[10] ;
  wire [1:0]\channels_6_reg[10] ;
  wire \channels_6_reg[3] ;
  wire \channels_6_reg[6] ;
  wire [1:0]\channels_7_reg[10] ;
  wire \channels_7_reg[7] ;
  wire [2:0]\channels_8_reg[10] ;
  wire \channels_8_reg[3] ;
  wire \channels_9_reg[0] ;
  wire [3:0]\channels_9_reg[10] ;
  wire \channels_9_reg[1] ;
  wire \channels_9_reg[2] ;
  wire \channels_9_reg[3] ;
  wire \channels_9_reg[4] ;
  wire \channels_9_reg[5] ;
  wire \channels_9_reg[9] ;
  wire \channels_9_reg[9]_0 ;
  wire [0:0]data0;
  wire \gen_write[1].mem_reg_0 ;
  wire \gen_write[1].mem_reg_1 ;
  wire \gen_write[1].mem_reg_2 ;
  wire \gen_write[1].mem_reg_i_10_n_0 ;
  wire \gen_write[1].mem_reg_i_11_n_0 ;
  wire \gen_write[1].mem_reg_i_14_n_0 ;
  wire \gen_write[1].mem_reg_i_15_n_0 ;
  wire \gen_write[1].mem_reg_i_16_n_0 ;
  wire \gen_write[1].mem_reg_i_1_n_0 ;
  wire \gen_write[1].mem_reg_i_2_n_0 ;
  wire \gen_write[1].mem_reg_i_3_n_0 ;
  wire \gen_write[1].mem_reg_i_7_n_0 ;
  wire \gen_write[1].mem_reg_i_8_n_0 ;
  wire \gen_write[1].mem_reg_i_9_n_0 ;
  wire [5:0]grp_scaleRange_fu_947_x;
  wire [5:0]grp_scaleRange_fu_952_x;
  wire [2:0]int_SBUS_data_address1;
  wire \int_SBUS_data_shift_reg[0] ;
  wire \int_SBUS_data_shift_reg[0]_0 ;
  wire \int_SBUS_data_shift_reg[0]_1 ;
  wire \int_SBUS_data_shift_reg[0]_2 ;
  wire [3:0]\int_SBUS_data_shift_reg[0]_3 ;
  wire int_SBUS_data_write_reg;
  wire int_ap_done_reg;
  wire int_ap_idle;
  wire int_ap_ready;
  wire \int_ier_reg[0] ;
  wire or_cond_fu_1032_p2;
  wire or_cond_reg_2812;
  wire \or_cond_reg_2812_reg[0] ;
  wire \p_Val2_4_reg_887_reg[3] ;
  wire \p_Val2_4_reg_887_reg[6] ;
  wire \p_Val2_4_reg_887_reg[7] ;
  wire [7:0]\p_Val2_5_reg_897_reg[7] ;
  wire [7:0]\p_Val2_6_reg_907_reg[7] ;
  wire \p_Val2_s_reg_877[10]_i_2_n_0 ;
  wire \p_Val2_s_reg_877[10]_i_3_n_0 ;
  wire \rdata_reg[0]_i_3 ;
  wire \rdata_reg[10] ;
  wire \rdata_reg[10]_i_2 ;
  wire \rdata_reg[11] ;
  wire \rdata_reg[11]_i_2 ;
  wire \rdata_reg[12] ;
  wire \rdata_reg[12]_i_2 ;
  wire \rdata_reg[13] ;
  wire \rdata_reg[13]_i_2 ;
  wire \rdata_reg[14] ;
  wire \rdata_reg[14]_i_2 ;
  wire \rdata_reg[15] ;
  wire \rdata_reg[15]_i_2 ;
  wire \rdata_reg[16] ;
  wire \rdata_reg[16]_i_2 ;
  wire \rdata_reg[17] ;
  wire \rdata_reg[17]_i_2 ;
  wire \rdata_reg[18] ;
  wire \rdata_reg[18]_i_2 ;
  wire \rdata_reg[19] ;
  wire \rdata_reg[19]_i_2 ;
  wire \rdata_reg[1]_i_4 ;
  wire \rdata_reg[20] ;
  wire \rdata_reg[20]_i_2 ;
  wire \rdata_reg[21] ;
  wire \rdata_reg[21]_i_2 ;
  wire \rdata_reg[22] ;
  wire \rdata_reg[22]_i_2 ;
  wire \rdata_reg[23] ;
  wire \rdata_reg[23]_i_2 ;
  wire \rdata_reg[24] ;
  wire \rdata_reg[24]_i_2 ;
  wire \rdata_reg[25] ;
  wire \rdata_reg[25]_i_2 ;
  wire \rdata_reg[26] ;
  wire \rdata_reg[26]_i_2 ;
  wire \rdata_reg[27] ;
  wire \rdata_reg[27]_i_2 ;
  wire \rdata_reg[28] ;
  wire \rdata_reg[28]_i_2 ;
  wire \rdata_reg[29] ;
  wire \rdata_reg[29]_i_2 ;
  wire \rdata_reg[2]_i_2 ;
  wire \rdata_reg[30] ;
  wire \rdata_reg[30]_i_2 ;
  wire \rdata_reg[31] ;
  wire \rdata_reg[31]_i_4 ;
  wire \rdata_reg[31]_i_5 ;
  wire \rdata_reg[3]_i_2 ;
  wire \rdata_reg[4] ;
  wire \rdata_reg[4]_i_2 ;
  wire \rdata_reg[5] ;
  wire \rdata_reg[5]_i_2 ;
  wire \rdata_reg[6] ;
  wire \rdata_reg[6]_i_2 ;
  wire [4:0]\rdata_reg[7] ;
  wire \rdata_reg[7]_i_4 ;
  wire \rdata_reg[8] ;
  wire \rdata_reg[8]_i_2 ;
  wire \rdata_reg[9] ;
  wire \rdata_reg[9]_i_2 ;
  wire [1:0]rstate;
  wire \rstate_reg[1] ;
  wire \rstate_reg[1]_0 ;
  wire \rstate_reg[1]_1 ;
  wire [2:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire s_ready_t_reg;
  wire [10:0]tmp_2_fu_1040_p3;
  wire \tmp_reg_2792[0]_i_2_n_0 ;
  wire \tmp_reg_2792_reg[0] ;
  wire \tmp_reg_2792_reg[0]_0 ;
  wire [2:0]\waddr_reg[4] ;
  wire [10:0]x;
  wire \x_int_reg[0]_i_3_n_0 ;
  wire \x_int_reg[0]_i_9_n_0 ;
  wire \x_int_reg[10]_i_2_n_0 ;
  wire \x_int_reg[10]_i_3_n_0 ;
  wire \x_int_reg[10]_i_4_n_0 ;
  wire \x_int_reg[10]_i_5_n_0 ;
  wire \x_int_reg[10]_i_6_n_0 ;
  wire \x_int_reg[1]_i_10_n_0 ;
  wire \x_int_reg[1]_i_4_n_0 ;
  wire \x_int_reg[2]_i_11_n_0 ;
  wire \x_int_reg[2]_i_3_n_0 ;
  wire \x_int_reg[2]_i_9_n_0 ;
  wire \x_int_reg[3]_i_13_n_0 ;
  wire \x_int_reg[3]_i_19_n_0 ;
  wire \x_int_reg[3]_i_3__0_n_0 ;
  wire \x_int_reg[3]_i_3_n_0 ;
  wire \x_int_reg[3]_i_4__0_n_0 ;
  wire \x_int_reg[3]_i_4_n_0 ;
  wire \x_int_reg[3]_i_5_n_0 ;
  wire \x_int_reg[4]_i_3_n_0 ;
  wire \x_int_reg[4]_i_9_n_0 ;
  wire \x_int_reg[5]_i_10_n_0 ;
  wire \x_int_reg[5]_i_19_n_0 ;
  wire \x_int_reg[5]_i_20_n_0 ;
  wire \x_int_reg[5]_i_3__0_n_0 ;
  wire \x_int_reg[5]_i_3_n_0 ;
  wire \x_int_reg[5]_i_4_n_0 ;
  wire \x_int_reg[5]_i_5_n_0 ;
  wire \x_int_reg[6]_i_3_n_0 ;
  wire \x_int_reg[6]_i_9_n_0 ;
  wire \x_int_reg[7]_i_10_n_0 ;
  wire \x_int_reg[7]_i_24_n_0 ;
  wire \x_int_reg[7]_i_25_n_0 ;
  wire \x_int_reg[7]_i_2__0_n_0 ;
  wire \x_int_reg[7]_i_2__1_n_0 ;
  wire \x_int_reg[7]_i_2_n_0 ;
  wire \x_int_reg[7]_i_38_n_0 ;
  wire \x_int_reg[7]_i_39_n_0 ;
  wire \x_int_reg[7]_i_3__0_n_0 ;
  wire \x_int_reg[7]_i_3__1_n_0 ;
  wire \x_int_reg[7]_i_3__2_n_0 ;
  wire \x_int_reg[7]_i_3_n_0 ;
  wire \x_int_reg[7]_i_4__0_n_0 ;
  wire \x_int_reg[7]_i_4_n_0 ;
  wire \x_int_reg[7]_i_6_n_0 ;
  wire \x_int_reg[7]_i_9_n_0 ;
  wire \x_int_reg[8]_i_2_n_0 ;
  wire \x_int_reg[8]_i_3_n_0 ;
  wire \x_int_reg[8]_i_4_n_0 ;
  wire \x_int_reg[8]_i_5_n_0 ;
  wire \x_int_reg[9]_i_2_n_0 ;
  wire \x_int_reg[9]_i_5_n_0 ;
  wire \x_int_reg[9]_i_7_n_0 ;
  wire \x_int_reg[9]_i_8_n_0 ;
  wire [10:0]\x_int_reg_reg[10] ;
  wire \x_int_reg_reg[3] ;
  wire \x_int_reg_reg[3]_0 ;
  wire \NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_p_Val2_11_reg_927[0]_i_1 
       (.I0(\channels_5_reg[10] [0]),
        .I1(\or_cond_reg_2812_reg[0] ),
        .I2(\SBUS_data_load_9_reg_2781_reg[1] [0]),
        .O(\ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[10] [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_p_Val2_11_reg_927[10]_i_2 
       (.I0(\channels_5_reg[10] [10]),
        .I1(\or_cond_reg_2812_reg[0] ),
        .I2(\SBUS_data_load_9_reg_2781_reg[1] [10]),
        .O(\ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[10] [10]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_p_Val2_11_reg_927[1]_i_1 
       (.I0(\channels_5_reg[10] [1]),
        .I1(\or_cond_reg_2812_reg[0] ),
        .I2(\SBUS_data_load_9_reg_2781_reg[1] [1]),
        .O(\ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[10] [1]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_p_Val2_11_reg_927[2]_i_1 
       (.I0(\channels_5_reg[10] [2]),
        .I1(\or_cond_reg_2812_reg[0] ),
        .I2(\SBUS_data_load_9_reg_2781_reg[1] [2]),
        .O(\ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[10] [2]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_p_Val2_11_reg_927[3]_i_1 
       (.I0(\channels_5_reg[10] [3]),
        .I1(\or_cond_reg_2812_reg[0] ),
        .I2(\SBUS_data_load_9_reg_2781_reg[1] [3]),
        .O(\ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[10] [3]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_p_Val2_11_reg_927[4]_i_1 
       (.I0(\channels_5_reg[10] [4]),
        .I1(\or_cond_reg_2812_reg[0] ),
        .I2(\SBUS_data_load_9_reg_2781_reg[1] [4]),
        .O(\ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[10] [4]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_p_Val2_11_reg_927[5]_i_1 
       (.I0(\channels_5_reg[10] [5]),
        .I1(\or_cond_reg_2812_reg[0] ),
        .I2(\SBUS_data_load_9_reg_2781_reg[1] [5]),
        .O(\ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[10] [5]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_p_Val2_11_reg_927[6]_i_1 
       (.I0(\channels_5_reg[10] [6]),
        .I1(\or_cond_reg_2812_reg[0] ),
        .I2(\SBUS_data_load_9_reg_2781_reg[1] [6]),
        .O(\ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[10] [6]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_p_Val2_11_reg_927[7]_i_1 
       (.I0(\channels_5_reg[10] [7]),
        .I1(\or_cond_reg_2812_reg[0] ),
        .I2(\SBUS_data_load_9_reg_2781_reg[1] [7]),
        .O(\ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[10] [7]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_p_Val2_11_reg_927[8]_i_1 
       (.I0(\channels_5_reg[10] [8]),
        .I1(\or_cond_reg_2812_reg[0] ),
        .I2(\SBUS_data_load_9_reg_2781_reg[1] [8]),
        .O(\ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[10] [8]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_p_Val2_11_reg_927[9]_i_1 
       (.I0(\channels_5_reg[10] [9]),
        .I1(\or_cond_reg_2812_reg[0] ),
        .I2(\SBUS_data_load_9_reg_2781_reg[1] [9]),
        .O(\ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[10] [9]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_p_Val2_7_reg_917[0]_i_1 
       (.I0(\channels_4_reg[10] [0]),
        .I1(\or_cond_reg_2812_reg[0] ),
        .I2(\SBUS_data_load_7_reg_2755_reg[6] [0]),
        .O(\ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[10] [0]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_p_Val2_7_reg_917[10]_i_1 
       (.I0(\channels_4_reg[10] [10]),
        .I1(\or_cond_reg_2812_reg[0] ),
        .I2(\SBUS_data_load_7_reg_2755_reg[6] [10]),
        .O(\ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[10] [10]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_p_Val2_7_reg_917[1]_i_1 
       (.I0(\channels_4_reg[10] [1]),
        .I1(\or_cond_reg_2812_reg[0] ),
        .I2(\SBUS_data_load_7_reg_2755_reg[6] [1]),
        .O(\ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[10] [1]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_p_Val2_7_reg_917[2]_i_1 
       (.I0(\channels_4_reg[10] [2]),
        .I1(\or_cond_reg_2812_reg[0] ),
        .I2(\SBUS_data_load_7_reg_2755_reg[6] [2]),
        .O(\ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[10] [2]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_p_Val2_7_reg_917[3]_i_1 
       (.I0(\channels_4_reg[10] [3]),
        .I1(\or_cond_reg_2812_reg[0] ),
        .I2(\SBUS_data_load_7_reg_2755_reg[6] [3]),
        .O(\ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[10] [3]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_p_Val2_7_reg_917[4]_i_1 
       (.I0(\channels_4_reg[10] [4]),
        .I1(\or_cond_reg_2812_reg[0] ),
        .I2(\SBUS_data_load_7_reg_2755_reg[6] [4]),
        .O(\ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[10] [4]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_p_Val2_7_reg_917[5]_i_1 
       (.I0(\channels_4_reg[10] [5]),
        .I1(\or_cond_reg_2812_reg[0] ),
        .I2(\SBUS_data_load_7_reg_2755_reg[6] [5]),
        .O(\ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[10] [5]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_p_Val2_7_reg_917[6]_i_1 
       (.I0(\channels_4_reg[10] [6]),
        .I1(\or_cond_reg_2812_reg[0] ),
        .I2(\SBUS_data_load_7_reg_2755_reg[6] [6]),
        .O(\ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[10] [6]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_p_Val2_7_reg_917[7]_i_1 
       (.I0(\channels_4_reg[10] [7]),
        .I1(\or_cond_reg_2812_reg[0] ),
        .I2(\SBUS_data_load_7_reg_2755_reg[6] [7]),
        .O(\ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[10] [7]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_p_Val2_7_reg_917[8]_i_1 
       (.I0(\channels_4_reg[10] [8]),
        .I1(\or_cond_reg_2812_reg[0] ),
        .I2(\SBUS_data_load_7_reg_2755_reg[6] [8]),
        .O(\ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[10] [8]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter0_p_Val2_7_reg_917[9]_i_1 
       (.I0(\channels_4_reg[10] [9]),
        .I1(\or_cond_reg_2812_reg[0] ),
        .I2(\SBUS_data_load_7_reg_2755_reg[6] [9]),
        .O(\ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[10] [9]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \channels_16[0]_i_1 
       (.I0(\int_SBUS_data_shift_reg[0]_1 ),
        .I1(\ap_CS_iter1_fsm_reg[6] ),
        .I2(or_cond_reg_2812),
        .I3(channels_16),
        .O(\channels_16_reg[0] ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \channels_17[0]_i_1 
       (.I0(\int_SBUS_data_shift_reg[0]_0 ),
        .I1(\ap_CS_iter1_fsm_reg[6] ),
        .I2(or_cond_reg_2812),
        .I3(channels_17),
        .O(\channels_17_reg[0] ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "224" *) 
  (* RTL_RAM_NAME = "gen_write[1].mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "7" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \gen_write[1].mem_reg 
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,\gen_write[1].mem_reg_i_1_n_0 ,\gen_write[1].mem_reg_i_2_n_0 ,\gen_write[1].mem_reg_i_3_n_0 ,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,int_SBUS_data_address1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(\NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI(s_axi_CTRL_WDATA),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .DOPADOP(\NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(\NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_write[1].mem_reg_i_7_n_0 ,\gen_write[1].mem_reg_i_8_n_0 ,\gen_write[1].mem_reg_i_9_n_0 ,\gen_write[1].mem_reg_i_10_n_0 }));
  LUT6 #(
    .INIT(64'h555555D555555555)) 
    \gen_write[1].mem_reg_i_1 
       (.I0(\gen_write[1].mem_reg_i_11_n_0 ),
        .I1(\gen_write[1].mem_reg_0 ),
        .I2(\ap_CS_iter0_fsm_reg[13] ),
        .I3(\ap_CS_iter0_fsm_reg[25]_8 [0]),
        .I4(ap_CS_iter0_fsm_state12),
        .I5(ap_CS_iter0_fsm_state11),
        .O(\gen_write[1].mem_reg_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_10 
       (.I0(int_SBUS_data_write_reg),
        .I1(s_axi_CTRL_WVALID),
        .I2(s_axi_CTRL_WSTRB[0]),
        .O(\gen_write[1].mem_reg_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \gen_write[1].mem_reg_i_11 
       (.I0(\ap_CS_iter0_fsm_reg[23] ),
        .I1(\ap_CS_iter0_fsm_reg[25]_8 [10]),
        .I2(\ap_CS_iter0_fsm_reg[25]_8 [12]),
        .I3(\ap_CS_iter0_fsm_reg[20]_1 ),
        .I4(\ap_CS_iter0_fsm_reg[25]_8 [6]),
        .I5(\ap_CS_iter0_fsm_reg[25]_8 [5]),
        .O(\gen_write[1].mem_reg_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gen_write[1].mem_reg_i_12 
       (.I0(\ap_CS_iter0_fsm_reg[25]_8 [4]),
        .I1(\ap_CS_iter0_fsm_reg[25]_8 [3]),
        .O(\gen_write[1].mem_reg_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    \gen_write[1].mem_reg_i_14 
       (.I0(\ap_CS_iter0_fsm_reg[25]_8 [1]),
        .I1(\ap_CS_iter0_fsm_reg[25]_8 [2]),
        .I2(\gen_write[1].mem_reg_0 ),
        .I3(ap_CS_iter0_fsm_state11),
        .I4(ap_CS_iter0_fsm_state12),
        .I5(\ap_CS_iter0_fsm_reg[25]_8 [0]),
        .O(\gen_write[1].mem_reg_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFDFDFDFFFDFDFDFD)) 
    \gen_write[1].mem_reg_i_15 
       (.I0(\gen_write[1].mem_reg_1 ),
        .I1(ap_CS_iter0_fsm_state12),
        .I2(\ap_CS_iter0_fsm_reg[25]_8 [0]),
        .I3(ap_CS_iter0_fsm_state4),
        .I4(ap_CS_iter0_fsm_state5),
        .I5(\gen_write[1].mem_reg_2 ),
        .O(\gen_write[1].mem_reg_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \gen_write[1].mem_reg_i_16 
       (.I0(\ap_CS_iter0_fsm_reg[25]_8 [12]),
        .I1(\ap_CS_iter0_fsm_reg[25]_8 [10]),
        .I2(\ap_CS_iter0_fsm_reg[25]_8 [9]),
        .I3(\ap_CS_iter0_fsm_reg[25]_8 [11]),
        .O(\gen_write[1].mem_reg_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \gen_write[1].mem_reg_i_17 
       (.I0(ap_CS_iter0_fsm_state9),
        .I1(ap_CS_iter0_fsm_state8),
        .I2(ap_CS_iter0_fsm_state11),
        .I3(ap_CS_iter0_fsm_state10),
        .O(\gen_write[1].mem_reg_1 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gen_write[1].mem_reg_i_18 
       (.I0(ap_CS_iter0_fsm_state6),
        .I1(ap_CS_iter0_fsm_state7),
        .O(\gen_write[1].mem_reg_2 ));
  LUT5 #(
    .INIT(32'h8A8A8A88)) 
    \gen_write[1].mem_reg_i_2 
       (.I0(\gen_write[1].mem_reg_i_11_n_0 ),
        .I1(\gen_write[1].mem_reg_i_14_n_0 ),
        .I2(ap_CS_iter0_fsm_state10),
        .I3(ap_CS_iter0_fsm_state9),
        .I4(ap_CS_iter0_fsm_state8),
        .O(\gen_write[1].mem_reg_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFF7FFFF)) 
    \gen_write[1].mem_reg_i_3 
       (.I0(\gen_write[1].mem_reg_i_15_n_0 ),
        .I1(\gen_write[1].mem_reg_i_16_n_0 ),
        .I2(\ap_CS_iter0_fsm_reg[25]_8 [1]),
        .I3(\ap_CS_iter0_fsm_reg[25]_8 [2]),
        .I4(\gen_write[1].mem_reg_0 ),
        .I5(ADDRARDADDR),
        .O(\gen_write[1].mem_reg_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \gen_write[1].mem_reg_i_4 
       (.I0(s_axi_CTRL_ARADDR[2]),
        .I1(rstate[1]),
        .I2(s_axi_CTRL_ARVALID),
        .I3(rstate[0]),
        .I4(\waddr_reg[4] [2]),
        .O(int_SBUS_data_address1[2]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \gen_write[1].mem_reg_i_5 
       (.I0(s_axi_CTRL_ARADDR[1]),
        .I1(rstate[1]),
        .I2(s_axi_CTRL_ARVALID),
        .I3(rstate[0]),
        .I4(\waddr_reg[4] [1]),
        .O(int_SBUS_data_address1[1]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \gen_write[1].mem_reg_i_6 
       (.I0(s_axi_CTRL_ARADDR[0]),
        .I1(rstate[1]),
        .I2(s_axi_CTRL_ARVALID),
        .I3(rstate[0]),
        .I4(\waddr_reg[4] [0]),
        .O(int_SBUS_data_address1[0]));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_7 
       (.I0(int_SBUS_data_write_reg),
        .I1(s_axi_CTRL_WVALID),
        .I2(s_axi_CTRL_WSTRB[3]),
        .O(\gen_write[1].mem_reg_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_8 
       (.I0(int_SBUS_data_write_reg),
        .I1(s_axi_CTRL_WVALID),
        .I2(s_axi_CTRL_WSTRB[2]),
        .O(\gen_write[1].mem_reg_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_9 
       (.I0(int_SBUS_data_write_reg),
        .I1(s_axi_CTRL_WVALID),
        .I2(s_axi_CTRL_WSTRB[1]),
        .O(\gen_write[1].mem_reg_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_reg_2812[0]_i_1 
       (.I0(\or_cond_reg_2812_reg[0] ),
        .O(or_cond_fu_1032_p2));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Val2_4_reg_887[0]_i_1 
       (.I0(\channels_1_reg[10] [0]),
        .I1(\or_cond_reg_2812_reg[0] ),
        .I2(\SBUS_data_load_3_reg_2712_reg[5] [0]),
        .O(ap_phi_mux_p_Val2_4_phi_fu_890_p4[0]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Val2_4_reg_887[10]_i_1 
       (.I0(\channels_1_reg[10] [10]),
        .I1(\or_cond_reg_2812_reg[0] ),
        .I2(\SBUS_data_load_3_reg_2712_reg[5] [10]),
        .O(ap_phi_mux_p_Val2_4_phi_fu_890_p4[7]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Val2_4_reg_887[1]_i_1 
       (.I0(\channels_1_reg[10] [1]),
        .I1(\or_cond_reg_2812_reg[0] ),
        .I2(\SBUS_data_load_3_reg_2712_reg[5] [1]),
        .O(ap_phi_mux_p_Val2_4_phi_fu_890_p4[1]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Val2_4_reg_887[2]_i_1 
       (.I0(\channels_1_reg[10] [2]),
        .I1(\or_cond_reg_2812_reg[0] ),
        .I2(\SBUS_data_load_3_reg_2712_reg[5] [2]),
        .O(ap_phi_mux_p_Val2_4_phi_fu_890_p4[2]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Val2_4_reg_887[3]_i_1 
       (.I0(\channels_1_reg[10] [3]),
        .I1(\or_cond_reg_2812_reg[0] ),
        .I2(\SBUS_data_load_3_reg_2712_reg[5] [3]),
        .O(\p_Val2_4_reg_887_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Val2_4_reg_887[4]_i_1 
       (.I0(\channels_1_reg[10] [4]),
        .I1(\or_cond_reg_2812_reg[0] ),
        .I2(\SBUS_data_load_3_reg_2712_reg[5] [4]),
        .O(ap_phi_mux_p_Val2_4_phi_fu_890_p4[3]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Val2_4_reg_887[5]_i_1 
       (.I0(\channels_1_reg[10] [5]),
        .I1(\or_cond_reg_2812_reg[0] ),
        .I2(\SBUS_data_load_3_reg_2712_reg[5] [5]),
        .O(ap_phi_mux_p_Val2_4_phi_fu_890_p4[4]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Val2_4_reg_887[6]_i_1 
       (.I0(\channels_1_reg[10] [6]),
        .I1(\or_cond_reg_2812_reg[0] ),
        .I2(\SBUS_data_load_3_reg_2712_reg[5] [6]),
        .O(\p_Val2_4_reg_887_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Val2_4_reg_887[7]_i_1 
       (.I0(\channels_1_reg[10] [7]),
        .I1(\or_cond_reg_2812_reg[0] ),
        .I2(\SBUS_data_load_3_reg_2712_reg[5] [7]),
        .O(\p_Val2_4_reg_887_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Val2_4_reg_887[8]_i_1 
       (.I0(\channels_1_reg[10] [8]),
        .I1(\or_cond_reg_2812_reg[0] ),
        .I2(\SBUS_data_load_3_reg_2712_reg[5] [8]),
        .O(ap_phi_mux_p_Val2_4_phi_fu_890_p4[5]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Val2_4_reg_887[9]_i_1 
       (.I0(\channels_1_reg[10] [9]),
        .I1(\or_cond_reg_2812_reg[0] ),
        .I2(\SBUS_data_load_3_reg_2712_reg[5] [9]),
        .O(ap_phi_mux_p_Val2_4_phi_fu_890_p4[6]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Val2_5_reg_897[3]_i_1 
       (.I0(\channels_2_reg[10] [3]),
        .I1(\or_cond_reg_2812_reg[0] ),
        .I2(\SBUS_data_load_5_reg_2733_reg[0] [3]),
        .O(\p_Val2_5_reg_897_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Val2_5_reg_897[6]_i_1 
       (.I0(\channels_2_reg[10] [6]),
        .I1(\or_cond_reg_2812_reg[0] ),
        .I2(\SBUS_data_load_5_reg_2733_reg[0] [6]),
        .O(\p_Val2_5_reg_897_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Val2_5_reg_897[7]_i_1 
       (.I0(\channels_2_reg[10] [7]),
        .I1(\or_cond_reg_2812_reg[0] ),
        .I2(\SBUS_data_load_5_reg_2733_reg[0] [7]),
        .O(\p_Val2_5_reg_897_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Val2_6_reg_907[3]_i_1 
       (.I0(\channels_3_reg[10] [3]),
        .I1(\or_cond_reg_2812_reg[0] ),
        .I2(\SBUS_data_load_6_reg_2744_reg[3] [3]),
        .O(\p_Val2_6_reg_907_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Val2_6_reg_907[6]_i_1 
       (.I0(\channels_3_reg[10] [6]),
        .I1(\or_cond_reg_2812_reg[0] ),
        .I2(\SBUS_data_load_6_reg_2744_reg[3] [6]),
        .O(\p_Val2_6_reg_907_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Val2_6_reg_907[7]_i_1 
       (.I0(\channels_3_reg[10] [7]),
        .I1(\or_cond_reg_2812_reg[0] ),
        .I2(\SBUS_data_load_6_reg_2744_reg[3] [7]),
        .O(\p_Val2_6_reg_907_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Val2_s_reg_877[0]_i_1 
       (.I0(Q[0]),
        .I1(\or_cond_reg_2812_reg[0] ),
        .I2(tmp_2_fu_1040_p3[0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \p_Val2_s_reg_877[10]_i_1 
       (.I0(Q[10]),
        .I1(\p_Val2_s_reg_877[10]_i_2_n_0 ),
        .I2(\p_Val2_s_reg_877[10]_i_3_n_0 ),
        .I3(tmp_2_fu_1040_p3[10]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \p_Val2_s_reg_877[10]_i_2 
       (.I0(\int_SBUS_data_shift_reg[0]_3 [2]),
        .I1(\int_SBUS_data_shift_reg[0]_3 [0]),
        .I2(\int_SBUS_data_shift_reg[0]_3 [3]),
        .I3(\int_SBUS_data_shift_reg[0]_3 [1]),
        .O(\p_Val2_s_reg_877[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \p_Val2_s_reg_877[10]_i_3 
       (.I0(\int_SBUS_data_shift_reg[0]_2 ),
        .I1(\int_SBUS_data_shift_reg[0]_1 ),
        .I2(\int_SBUS_data_shift_reg[0]_0 ),
        .I3(\tmp_reg_2792_reg[0]_0 ),
        .I4(\int_SBUS_data_shift_reg[0] ),
        .O(\p_Val2_s_reg_877[10]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Val2_s_reg_877[1]_i_1 
       (.I0(Q[1]),
        .I1(\or_cond_reg_2812_reg[0] ),
        .I2(tmp_2_fu_1040_p3[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \p_Val2_s_reg_877[2]_i_1 
       (.I0(tmp_2_fu_1040_p3[2]),
        .I1(\or_cond_reg_2812_reg[0] ),
        .I2(Q[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Val2_s_reg_877[3]_i_1 
       (.I0(Q[3]),
        .I1(\or_cond_reg_2812_reg[0] ),
        .I2(tmp_2_fu_1040_p3[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Val2_s_reg_877[4]_i_1 
       (.I0(Q[4]),
        .I1(\or_cond_reg_2812_reg[0] ),
        .I2(tmp_2_fu_1040_p3[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Val2_s_reg_877[5]_i_1 
       (.I0(Q[5]),
        .I1(\or_cond_reg_2812_reg[0] ),
        .I2(tmp_2_fu_1040_p3[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Val2_s_reg_877[6]_i_1 
       (.I0(Q[6]),
        .I1(\or_cond_reg_2812_reg[0] ),
        .I2(tmp_2_fu_1040_p3[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Val2_s_reg_877[7]_i_1 
       (.I0(Q[7]),
        .I1(\or_cond_reg_2812_reg[0] ),
        .I2(tmp_2_fu_1040_p3[7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Val2_s_reg_877[8]_i_1 
       (.I0(Q[8]),
        .I1(\or_cond_reg_2812_reg[0] ),
        .I2(tmp_2_fu_1040_p3[8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Val2_s_reg_877[9]_i_1 
       (.I0(Q[9]),
        .I1(\or_cond_reg_2812_reg[0] ),
        .I2(tmp_2_fu_1040_p3[9]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata[0]_i_1 
       (.I0(\int_ier_reg[0] ),
        .I1(\rstate_reg[1] ),
        .I2(\rstate_reg[1]_0 ),
        .I3(DOBDO[0]),
        .I4(\rdata_reg[31]_i_4 ),
        .I5(\rdata_reg[0]_i_3 ),
        .O(\rdata_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[10]_i_1 
       (.I0(DOBDO[10]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[10]_i_2 ),
        .O(\rdata_reg[10] ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[11]_i_1 
       (.I0(DOBDO[11]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[11]_i_2 ),
        .O(\rdata_reg[11] ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[12]_i_1 
       (.I0(DOBDO[12]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[12]_i_2 ),
        .O(\rdata_reg[12] ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[13]_i_1 
       (.I0(DOBDO[13]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[13]_i_2 ),
        .O(\rdata_reg[13] ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[14]_i_1 
       (.I0(DOBDO[14]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[14]_i_2 ),
        .O(\rdata_reg[14] ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[15]_i_1 
       (.I0(DOBDO[15]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[15]_i_2 ),
        .O(\rdata_reg[15] ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[16]_i_1 
       (.I0(DOBDO[16]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[16]_i_2 ),
        .O(\rdata_reg[16] ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[17]_i_1 
       (.I0(DOBDO[17]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[17]_i_2 ),
        .O(\rdata_reg[17] ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[18]_i_1 
       (.I0(DOBDO[18]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[18]_i_2 ),
        .O(\rdata_reg[18] ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[19]_i_1 
       (.I0(DOBDO[19]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[19]_i_2 ),
        .O(\rdata_reg[19] ));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata[1]_i_1 
       (.I0(int_ap_done_reg),
        .I1(\rstate_reg[1] ),
        .I2(\rstate_reg[1]_0 ),
        .I3(DOBDO[1]),
        .I4(\rdata_reg[31]_i_4 ),
        .I5(\rdata_reg[1]_i_4 ),
        .O(\rdata_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[20]_i_1 
       (.I0(DOBDO[20]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[20]_i_2 ),
        .O(\rdata_reg[20] ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[21]_i_1 
       (.I0(DOBDO[21]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[21]_i_2 ),
        .O(\rdata_reg[21] ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[22]_i_1 
       (.I0(DOBDO[22]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[22]_i_2 ),
        .O(\rdata_reg[22] ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[23]_i_1 
       (.I0(DOBDO[23]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[23]_i_2 ),
        .O(\rdata_reg[23] ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[24]_i_1 
       (.I0(DOBDO[24]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[24]_i_2 ),
        .O(\rdata_reg[24] ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[25]_i_1 
       (.I0(DOBDO[25]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[25]_i_2 ),
        .O(\rdata_reg[25] ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[26]_i_1 
       (.I0(DOBDO[26]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[26]_i_2 ),
        .O(\rdata_reg[26] ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[27]_i_1 
       (.I0(DOBDO[27]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[27]_i_2 ),
        .O(\rdata_reg[27] ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[28]_i_1 
       (.I0(DOBDO[28]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[28]_i_2 ),
        .O(\rdata_reg[28] ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[29]_i_1 
       (.I0(DOBDO[29]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[29]_i_2 ),
        .O(\rdata_reg[29] ));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata[2]_i_1 
       (.I0(int_ap_idle),
        .I1(\rstate_reg[1]_1 ),
        .I2(\rstate_reg[1]_0 ),
        .I3(DOBDO[2]),
        .I4(\rdata_reg[31]_i_4 ),
        .I5(\rdata_reg[2]_i_2 ),
        .O(\rdata_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[30]_i_1 
       (.I0(DOBDO[30]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[30]_i_2 ),
        .O(\rdata_reg[30] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[31]_i_3 
       (.I0(DOBDO[31]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[31]_i_5 ),
        .O(\rdata_reg[31] ));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata[3]_i_1 
       (.I0(int_ap_ready),
        .I1(\rstate_reg[1]_1 ),
        .I2(\rstate_reg[1]_0 ),
        .I3(DOBDO[3]),
        .I4(\rdata_reg[31]_i_4 ),
        .I5(\rdata_reg[3]_i_2 ),
        .O(\rdata_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[4]_i_1 
       (.I0(DOBDO[4]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[4]_i_2 ),
        .O(\rdata_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[5]_i_1 
       (.I0(DOBDO[5]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[5]_i_2 ),
        .O(\rdata_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[6]_i_1 
       (.I0(DOBDO[6]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[6]_i_2 ),
        .O(\rdata_reg[6] ));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata[7]_i_1 
       (.I0(data0),
        .I1(\rstate_reg[1]_1 ),
        .I2(\rstate_reg[1]_0 ),
        .I3(DOBDO[7]),
        .I4(\rdata_reg[31]_i_4 ),
        .I5(\rdata_reg[7]_i_4 ),
        .O(\rdata_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[8]_i_1 
       (.I0(DOBDO[8]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[8]_i_2 ),
        .O(\rdata_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[9]_i_1 
       (.I0(DOBDO[9]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[9]_i_2 ),
        .O(\rdata_reg[9] ));
  LUT5 #(
    .INIT(32'h03AAAAAA)) 
    \tmp_reg_2792[0]_i_1 
       (.I0(\tmp_reg_2792_reg[0]_0 ),
        .I1(\p_Val2_s_reg_877[10]_i_2_n_0 ),
        .I2(\tmp_reg_2792[0]_i_2_n_0 ),
        .I3(s_ready_t_reg),
        .I4(ap_CS_iter0_fsm_state11),
        .O(\tmp_reg_2792_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \tmp_reg_2792[0]_i_2 
       (.I0(\int_SBUS_data_shift_reg[0] ),
        .I1(\int_SBUS_data_shift_reg[0]_2 ),
        .I2(\int_SBUS_data_shift_reg[0]_0 ),
        .I3(\int_SBUS_data_shift_reg[0]_1 ),
        .O(\tmp_reg_2792[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55555100)) 
    \x_int_reg[0]_i_1 
       (.I0(\ap_CS_iter0_fsm_reg[25] ),
        .I1(\x_int_reg[0]_i_3_n_0 ),
        .I2(\ap_CS_iter0_fsm_reg[20] ),
        .I3(\ap_CS_iter0_fsm_reg[23] ),
        .I4(\ap_CS_iter0_fsm_reg[23]_0 ),
        .I5(\channels_15_reg[0] ),
        .O(x[0]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_int_reg[0]_i_1__0 
       (.I0(\channels_2_reg[10] [0]),
        .I1(\or_cond_reg_2812_reg[0] ),
        .I2(\SBUS_data_load_5_reg_2733_reg[0] [0]),
        .O(\p_Val2_5_reg_897_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_int_reg[0]_i_1__1 
       (.I0(\channels_3_reg[10] [0]),
        .I1(\or_cond_reg_2812_reg[0] ),
        .I2(\SBUS_data_load_6_reg_2744_reg[3] [0]),
        .O(\p_Val2_6_reg_907_reg[7] [0]));
  LUT6 #(
    .INIT(64'h1000100010FF1000)) 
    \x_int_reg[0]_i_1__2 
       (.I0(\ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[4] ),
        .I1(\ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[10]_1 ),
        .I2(\ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[10]_0 [0]),
        .I3(\ap_CS_iter0_fsm_reg[25]_8 [0]),
        .I4(ap_phi_mux_p_Val2_4_phi_fu_890_p4[0]),
        .I5(\x_int_reg[5]_i_3_n_0 ),
        .O(\x_int_reg_reg[10] [0]));
  LUT6 #(
    .INIT(64'h55551011FFFFFFFF)) 
    \x_int_reg[0]_i_3 
       (.I0(\channels_9_reg[0] ),
        .I1(\ap_CS_iter0_fsm_reg[14]_0 ),
        .I2(\x_int_reg[0]_i_9_n_0 ),
        .I3(\ap_CS_iter0_fsm_reg[13] ),
        .I4(\ap_CS_iter0_fsm_reg[17]_0 ),
        .I5(\ap_CS_iter0_fsm_reg[20]_1 ),
        .O(\x_int_reg[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFDFDDDD)) 
    \x_int_reg[0]_i_9 
       (.I0(D[0]),
        .I1(\x_int_reg[7]_i_24_n_0 ),
        .I2(\x_int_reg[5]_i_19_n_0 ),
        .I3(\x_int_reg[5]_i_20_n_0 ),
        .I4(\x_int_reg[7]_i_25_n_0 ),
        .I5(\ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[0] ),
        .O(\x_int_reg[0]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \x_int_reg[10]_i_1__0 
       (.I0(\channels_15_reg[10] [2]),
        .I1(\ap_CS_iter0_fsm_reg[25]_8 [13]),
        .I2(\channels_14_reg[10] [2]),
        .I3(\ap_CS_iter0_fsm_reg[25]_8 [12]),
        .I4(\x_int_reg[10]_i_2_n_0 ),
        .O(x[10]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \x_int_reg[10]_i_1__1 
       (.I0(\ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[10]_0 [10]),
        .I1(\ap_CS_iter0_fsm_reg[25]_8 [0]),
        .I2(\channels_1_reg[10] [10]),
        .I3(\or_cond_reg_2812_reg[0] ),
        .I4(\SBUS_data_load_3_reg_2712_reg[5] [10]),
        .O(\x_int_reg_reg[10] [10]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_int_reg[10]_i_1__2 
       (.I0(\channels_3_reg[10] [10]),
        .I1(\or_cond_reg_2812_reg[0] ),
        .I2(\SBUS_data_load_6_reg_2744_reg[3] [10]),
        .O(grp_scaleRange_fu_952_x[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \x_int_reg[10]_i_2 
       (.I0(\channels_13_reg[10] [1]),
        .I1(\ap_CS_iter0_fsm_reg[25]_8 [11]),
        .I2(\channels_12_reg[10] [1]),
        .I3(\ap_CS_iter0_fsm_reg[25]_8 [9]),
        .I4(\x_int_reg[10]_i_3_n_0 ),
        .O(\x_int_reg[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_int_reg[10]_i_2__0 
       (.I0(\channels_2_reg[10] [10]),
        .I1(\or_cond_reg_2812_reg[0] ),
        .I2(\SBUS_data_load_5_reg_2733_reg[0] [10]),
        .O(grp_scaleRange_fu_947_x[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    \x_int_reg[10]_i_2__1 
       (.I0(\p_Val2_s_reg_877[10]_i_2_n_0 ),
        .I1(\int_SBUS_data_shift_reg[0] ),
        .I2(\tmp_reg_2792_reg[0]_0 ),
        .I3(\int_SBUS_data_shift_reg[0]_0 ),
        .I4(\int_SBUS_data_shift_reg[0]_1 ),
        .I5(\int_SBUS_data_shift_reg[0]_2 ),
        .O(\or_cond_reg_2812_reg[0] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \x_int_reg[10]_i_3 
       (.I0(\channels_11_reg[10] [1]),
        .I1(\ap_CS_iter0_fsm_reg[25]_8 [8]),
        .I2(\channels_10_reg[10] [2]),
        .I3(\ap_CS_iter0_fsm_reg[25]_8 [7]),
        .I4(\x_int_reg[10]_i_4_n_0 ),
        .O(\x_int_reg[10]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \x_int_reg[10]_i_4 
       (.I0(\channels_9_reg[10] [3]),
        .I1(\ap_CS_iter0_fsm_reg[25]_8 [5]),
        .I2(\channels_8_reg[10] [2]),
        .I3(\ap_CS_iter0_fsm_reg[25]_8 [4]),
        .I4(\x_int_reg[10]_i_5_n_0 ),
        .O(\x_int_reg[10]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \x_int_reg[10]_i_5 
       (.I0(\channels_7_reg[10] [1]),
        .I1(\ap_CS_iter0_fsm_reg[25]_8 [2]),
        .I2(\channels_6_reg[10] [1]),
        .I3(\ap_CS_iter0_fsm_reg[25]_8 [1]),
        .I4(\x_int_reg[10]_i_6_n_0 ),
        .O(\x_int_reg[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8BBB8B8B888)) 
    \x_int_reg[10]_i_6 
       (.I0(\ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[10]_0 [2]),
        .I1(\ap_CS_iter0_fsm_reg[25]_8 [0]),
        .I2(Q[10]),
        .I3(\p_Val2_s_reg_877[10]_i_2_n_0 ),
        .I4(\p_Val2_s_reg_877[10]_i_3_n_0 ),
        .I5(tmp_2_fu_1040_p3[10]),
        .O(\x_int_reg[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55551110)) 
    \x_int_reg[1]_i_1 
       (.I0(\ap_CS_iter0_fsm_reg[25]_0 ),
        .I1(\ap_CS_iter0_fsm_reg[21] ),
        .I2(\x_int_reg[1]_i_4_n_0 ),
        .I3(\ap_CS_iter0_fsm_reg[20]_0 ),
        .I4(\ap_CS_iter0_fsm_reg[23]_1 ),
        .I5(\channels_15_reg[1] ),
        .O(x[1]));
  LUT6 #(
    .INIT(64'h00000000FFDFDDDD)) 
    \x_int_reg[1]_i_10 
       (.I0(D[1]),
        .I1(\x_int_reg[7]_i_24_n_0 ),
        .I2(\x_int_reg[5]_i_19_n_0 ),
        .I3(\x_int_reg[5]_i_20_n_0 ),
        .I4(\x_int_reg[7]_i_25_n_0 ),
        .I5(\ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[1] ),
        .O(\x_int_reg[1]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_int_reg[1]_i_1__0 
       (.I0(\channels_2_reg[10] [1]),
        .I1(\or_cond_reg_2812_reg[0] ),
        .I2(\SBUS_data_load_5_reg_2733_reg[0] [1]),
        .O(\p_Val2_5_reg_897_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_int_reg[1]_i_1__1 
       (.I0(\channels_3_reg[10] [1]),
        .I1(\or_cond_reg_2812_reg[0] ),
        .I2(\SBUS_data_load_6_reg_2744_reg[3] [1]),
        .O(\p_Val2_6_reg_907_reg[7] [1]));
  LUT6 #(
    .INIT(64'h1000100010FF1000)) 
    \x_int_reg[1]_i_1__2 
       (.I0(\ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[4] ),
        .I1(\ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[10]_1 ),
        .I2(\ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[10]_0 [1]),
        .I3(\ap_CS_iter0_fsm_reg[25]_8 [0]),
        .I4(ap_phi_mux_p_Val2_4_phi_fu_890_p4[1]),
        .I5(\x_int_reg[5]_i_3_n_0 ),
        .O(\x_int_reg_reg[10] [1]));
  LUT6 #(
    .INIT(64'h88888888A8AAA8A8)) 
    \x_int_reg[1]_i_4 
       (.I0(\ap_CS_iter0_fsm_reg[20]_1 ),
        .I1(\channels_9_reg[1] ),
        .I2(\ap_CS_iter0_fsm_reg[14] ),
        .I3(\x_int_reg[1]_i_10_n_0 ),
        .I4(\ap_CS_iter0_fsm_reg[13] ),
        .I5(\ap_CS_iter0_fsm_reg[17] ),
        .O(\x_int_reg[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55555100)) 
    \x_int_reg[2]_i_1 
       (.I0(\ap_CS_iter0_fsm_reg[25]_1 ),
        .I1(\x_int_reg[2]_i_3_n_0 ),
        .I2(\ap_CS_iter0_fsm_reg[20]_2 ),
        .I3(\ap_CS_iter0_fsm_reg[23] ),
        .I4(\ap_CS_iter0_fsm_reg[23]_2 ),
        .I5(\channels_15_reg[2] ),
        .O(x[2]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \x_int_reg[2]_i_11 
       (.I0(Q[2]),
        .I1(\or_cond_reg_2812_reg[0] ),
        .I2(tmp_2_fu_1040_p3[2]),
        .O(\x_int_reg[2]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_int_reg[2]_i_1__0 
       (.I0(\channels_2_reg[10] [2]),
        .I1(\or_cond_reg_2812_reg[0] ),
        .I2(\SBUS_data_load_5_reg_2733_reg[0] [2]),
        .O(\p_Val2_5_reg_897_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_int_reg[2]_i_1__1 
       (.I0(\channels_3_reg[10] [2]),
        .I1(\or_cond_reg_2812_reg[0] ),
        .I2(\SBUS_data_load_6_reg_2744_reg[3] [2]),
        .O(\p_Val2_6_reg_907_reg[7] [2]));
  LUT6 #(
    .INIT(64'h1000100010FF1000)) 
    \x_int_reg[2]_i_1__2 
       (.I0(\ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[4] ),
        .I1(\ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[10]_1 ),
        .I2(\ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[10]_0 [2]),
        .I3(\ap_CS_iter0_fsm_reg[25]_8 [0]),
        .I4(ap_phi_mux_p_Val2_4_phi_fu_890_p4[2]),
        .I5(\x_int_reg[5]_i_3_n_0 ),
        .O(\x_int_reg_reg[10] [2]));
  LUT6 #(
    .INIT(64'h55551011FFFFFFFF)) 
    \x_int_reg[2]_i_3 
       (.I0(\channels_9_reg[2] ),
        .I1(\ap_CS_iter0_fsm_reg[14]_1 ),
        .I2(\x_int_reg[2]_i_9_n_0 ),
        .I3(\ap_CS_iter0_fsm_reg[13] ),
        .I4(\ap_CS_iter0_fsm_reg[17]_1 ),
        .I5(\ap_CS_iter0_fsm_reg[20]_1 ),
        .O(\x_int_reg[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFBAA)) 
    \x_int_reg[2]_i_9 
       (.I0(\x_int_reg[7]_i_24_n_0 ),
        .I1(\x_int_reg[5]_i_19_n_0 ),
        .I2(\x_int_reg[5]_i_20_n_0 ),
        .I3(\x_int_reg[7]_i_25_n_0 ),
        .I4(\x_int_reg[2]_i_11_n_0 ),
        .I5(\ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[2] ),
        .O(\x_int_reg[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h88888888A8A8A8AA)) 
    \x_int_reg[3]_i_1 
       (.I0(\channels_15_reg[3] ),
        .I1(\channels_13_reg[3] ),
        .I2(\channels_10_reg[3] ),
        .I3(\x_int_reg[3]_i_5_n_0 ),
        .I4(\channels_9_reg[3] ),
        .I5(\ap_CS_iter0_fsm_reg[21]_0 ),
        .O(x[3]));
  LUT6 #(
    .INIT(64'hFFFFFEFFAAAAAAAA)) 
    \x_int_reg[3]_i_13 
       (.I0(\x_int_reg[7]_i_24_n_0 ),
        .I1(D[7]),
        .I2(D[6]),
        .I3(\x_int_reg[3]_i_19_n_0 ),
        .I4(\x_int_reg[5]_i_20_n_0 ),
        .I5(\x_int_reg[7]_i_25_n_0 ),
        .O(\x_int_reg[3]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'h00053305)) 
    \x_int_reg[3]_i_19 
       (.I0(tmp_2_fu_1040_p3[5]),
        .I1(Q[5]),
        .I2(tmp_2_fu_1040_p3[4]),
        .I3(\or_cond_reg_2812_reg[0] ),
        .I4(Q[4]),
        .O(\x_int_reg[3]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'hFFE2)) 
    \x_int_reg[3]_i_1__0 
       (.I0(\SBUS_data_load_5_reg_2733_reg[0] [3]),
        .I1(\or_cond_reg_2812_reg[0] ),
        .I2(\channels_2_reg[10] [3]),
        .I3(\x_int_reg_reg[3] ),
        .O(grp_scaleRange_fu_947_x[0]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'hFFE2)) 
    \x_int_reg[3]_i_1__1 
       (.I0(\SBUS_data_load_6_reg_2744_reg[3] [3]),
        .I1(\or_cond_reg_2812_reg[0] ),
        .I2(\channels_3_reg[10] [3]),
        .I3(\x_int_reg_reg[3]_0 ),
        .O(grp_scaleRange_fu_952_x[0]));
  LUT6 #(
    .INIT(64'hFEFFFEFFFEFFFE00)) 
    \x_int_reg[3]_i_1__2 
       (.I0(\ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[4] ),
        .I1(\ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[10]_1 ),
        .I2(\ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[10]_0 [3]),
        .I3(\ap_CS_iter0_fsm_reg[25]_8 [0]),
        .I4(\p_Val2_4_reg_887_reg[3] ),
        .I5(\x_int_reg[5]_i_3_n_0 ),
        .O(\x_int_reg_reg[10] [3]));
  LUT6 #(
    .INIT(64'hFFFFFEFFAAAAAAAA)) 
    \x_int_reg[3]_i_2 
       (.I0(\x_int_reg[7]_i_2__0_n_0 ),
        .I1(\p_Val2_5_reg_897_reg[7] [7]),
        .I2(\p_Val2_5_reg_897_reg[7] [6]),
        .I3(\x_int_reg[3]_i_3_n_0 ),
        .I4(\x_int_reg[3]_i_4_n_0 ),
        .I5(\x_int_reg[7]_i_3__0_n_0 ),
        .O(\x_int_reg_reg[3] ));
  LUT6 #(
    .INIT(64'hFFFFFEFFAAAAAAAA)) 
    \x_int_reg[3]_i_2__0 
       (.I0(\x_int_reg[7]_i_2__1_n_0 ),
        .I1(\p_Val2_6_reg_907_reg[7] [7]),
        .I2(\p_Val2_6_reg_907_reg[7] [6]),
        .I3(\x_int_reg[3]_i_3__0_n_0 ),
        .I4(\x_int_reg[3]_i_4__0_n_0 ),
        .I5(\x_int_reg[7]_i_3__1_n_0 ),
        .O(\x_int_reg_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'h00053305)) 
    \x_int_reg[3]_i_3 
       (.I0(\SBUS_data_load_5_reg_2733_reg[0] [5]),
        .I1(\channels_2_reg[10] [5]),
        .I2(\SBUS_data_load_5_reg_2733_reg[0] [4]),
        .I3(\or_cond_reg_2812_reg[0] ),
        .I4(\channels_2_reg[10] [4]),
        .O(\x_int_reg[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'h00053305)) 
    \x_int_reg[3]_i_3__0 
       (.I0(\SBUS_data_load_6_reg_2744_reg[3] [5]),
        .I1(\channels_3_reg[10] [5]),
        .I2(\SBUS_data_load_6_reg_2744_reg[3] [4]),
        .I3(\or_cond_reg_2812_reg[0] ),
        .I4(\channels_3_reg[10] [4]),
        .O(\x_int_reg[3]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA888A8)) 
    \x_int_reg[3]_i_4 
       (.I0(\p_Val2_5_reg_897_reg[7] [3]),
        .I1(\p_Val2_5_reg_897_reg[7] [2]),
        .I2(\SBUS_data_load_5_reg_2733_reg[0] [1]),
        .I3(\or_cond_reg_2812_reg[0] ),
        .I4(\channels_2_reg[10] [1]),
        .I5(\p_Val2_5_reg_897_reg[7] [0]),
        .O(\x_int_reg[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA888A8)) 
    \x_int_reg[3]_i_4__0 
       (.I0(\p_Val2_6_reg_907_reg[7] [3]),
        .I1(\p_Val2_6_reg_907_reg[7] [2]),
        .I2(\SBUS_data_load_6_reg_2744_reg[3] [1]),
        .I3(\or_cond_reg_2812_reg[0] ),
        .I4(\channels_3_reg[10] [1]),
        .I5(\p_Val2_6_reg_907_reg[7] [0]),
        .O(\x_int_reg[3]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h4444444454545455)) 
    \x_int_reg[3]_i_5 
       (.I0(\ap_CS_iter0_fsm_reg[25]_8 [5]),
        .I1(\channels_8_reg[3] ),
        .I2(\ap_CS_iter0_fsm_reg[12]_0 ),
        .I3(D[3]),
        .I4(\x_int_reg[3]_i_13_n_0 ),
        .I5(\channels_6_reg[3] ),
        .O(\x_int_reg[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55555100)) 
    \x_int_reg[4]_i_1 
       (.I0(\ap_CS_iter0_fsm_reg[25]_2 ),
        .I1(\x_int_reg[4]_i_3_n_0 ),
        .I2(\ap_CS_iter0_fsm_reg[20]_3 ),
        .I3(\ap_CS_iter0_fsm_reg[23] ),
        .I4(\ap_CS_iter0_fsm_reg[23]_3 ),
        .I5(\channels_15_reg[4] ),
        .O(x[4]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_int_reg[4]_i_1__0 
       (.I0(\channels_2_reg[10] [4]),
        .I1(\or_cond_reg_2812_reg[0] ),
        .I2(\SBUS_data_load_5_reg_2733_reg[0] [4]),
        .O(\p_Val2_5_reg_897_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_int_reg[4]_i_1__1 
       (.I0(\channels_3_reg[10] [4]),
        .I1(\or_cond_reg_2812_reg[0] ),
        .I2(\SBUS_data_load_6_reg_2744_reg[3] [4]),
        .O(\p_Val2_6_reg_907_reg[7] [4]));
  LUT6 #(
    .INIT(64'h1000100010FF1000)) 
    \x_int_reg[4]_i_1__2 
       (.I0(\ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[4] ),
        .I1(\ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[10]_1 ),
        .I2(\ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[10]_0 [4]),
        .I3(\ap_CS_iter0_fsm_reg[25]_8 [0]),
        .I4(ap_phi_mux_p_Val2_4_phi_fu_890_p4[3]),
        .I5(\x_int_reg[5]_i_3_n_0 ),
        .O(\x_int_reg_reg[10] [4]));
  LUT6 #(
    .INIT(64'h55551011FFFFFFFF)) 
    \x_int_reg[4]_i_3 
       (.I0(\channels_9_reg[4] ),
        .I1(\ap_CS_iter0_fsm_reg[14]_2 ),
        .I2(\x_int_reg[4]_i_9_n_0 ),
        .I3(\ap_CS_iter0_fsm_reg[13] ),
        .I4(\ap_CS_iter0_fsm_reg[17]_2 ),
        .I5(\ap_CS_iter0_fsm_reg[20]_1 ),
        .O(\x_int_reg[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFDFDDDD)) 
    \x_int_reg[4]_i_9 
       (.I0(D[4]),
        .I1(\x_int_reg[7]_i_24_n_0 ),
        .I2(\x_int_reg[5]_i_19_n_0 ),
        .I3(\x_int_reg[5]_i_20_n_0 ),
        .I4(\x_int_reg[7]_i_25_n_0 ),
        .I5(\ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[4] ),
        .O(\x_int_reg[4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55555100)) 
    \x_int_reg[5]_i_1 
       (.I0(\ap_CS_iter0_fsm_reg[25]_3 ),
        .I1(\x_int_reg[5]_i_3__0_n_0 ),
        .I2(\ap_CS_iter0_fsm_reg[20]_4 ),
        .I3(\ap_CS_iter0_fsm_reg[23] ),
        .I4(\ap_CS_iter0_fsm_reg[23]_4 ),
        .I5(\channels_15_reg[5] ),
        .O(x[5]));
  LUT6 #(
    .INIT(64'h00000000FFDFDDDD)) 
    \x_int_reg[5]_i_10 
       (.I0(D[5]),
        .I1(\x_int_reg[7]_i_24_n_0 ),
        .I2(\x_int_reg[5]_i_19_n_0 ),
        .I3(\x_int_reg[5]_i_20_n_0 ),
        .I4(\x_int_reg[7]_i_25_n_0 ),
        .I5(\ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[5] ),
        .O(\x_int_reg[5]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00002020000A202A)) 
    \x_int_reg[5]_i_19 
       (.I0(\x_int_reg[3]_i_19_n_0 ),
        .I1(Q[6]),
        .I2(\or_cond_reg_2812_reg[0] ),
        .I3(tmp_2_fu_1040_p3[6]),
        .I4(Q[7]),
        .I5(tmp_2_fu_1040_p3[7]),
        .O(\x_int_reg[5]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h1000100010FF1000)) 
    \x_int_reg[5]_i_1__2 
       (.I0(\ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[4] ),
        .I1(\ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[10]_1 ),
        .I2(\ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[10]_0 [5]),
        .I3(\ap_CS_iter0_fsm_reg[25]_8 [0]),
        .I4(ap_phi_mux_p_Val2_4_phi_fu_890_p4[4]),
        .I5(\x_int_reg[5]_i_3_n_0 ),
        .O(\x_int_reg_reg[10] [5]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_int_reg[5]_i_2 
       (.I0(\channels_2_reg[10] [5]),
        .I1(\or_cond_reg_2812_reg[0] ),
        .I2(\SBUS_data_load_5_reg_2733_reg[0] [5]),
        .O(\p_Val2_5_reg_897_reg[7] [5]));
  LUT6 #(
    .INIT(64'hAAA8AAAAAAA8A8A8)) 
    \x_int_reg[5]_i_20 
       (.I0(D[3]),
        .I1(D[1]),
        .I2(D[0]),
        .I3(Q[2]),
        .I4(\or_cond_reg_2812_reg[0] ),
        .I5(tmp_2_fu_1040_p3[2]),
        .O(\x_int_reg[5]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_int_reg[5]_i_2__0 
       (.I0(\channels_3_reg[10] [5]),
        .I1(\or_cond_reg_2812_reg[0] ),
        .I2(\SBUS_data_load_6_reg_2744_reg[3] [5]),
        .O(\p_Val2_6_reg_907_reg[7] [5]));
  LUT6 #(
    .INIT(64'hFFFFFEFFAAAAAAAA)) 
    \x_int_reg[5]_i_3 
       (.I0(\x_int_reg[7]_i_6_n_0 ),
        .I1(\p_Val2_4_reg_887_reg[7] ),
        .I2(\p_Val2_4_reg_887_reg[6] ),
        .I3(\x_int_reg[5]_i_4_n_0 ),
        .I4(\x_int_reg[5]_i_5_n_0 ),
        .I5(\x_int_reg[7]_i_2_n_0 ),
        .O(\x_int_reg[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h55551011FFFFFFFF)) 
    \x_int_reg[5]_i_3__0 
       (.I0(\channels_9_reg[5] ),
        .I1(\ap_CS_iter0_fsm_reg[14]_3 ),
        .I2(\x_int_reg[5]_i_10_n_0 ),
        .I3(\ap_CS_iter0_fsm_reg[13] ),
        .I4(\ap_CS_iter0_fsm_reg[17]_3 ),
        .I5(\ap_CS_iter0_fsm_reg[20]_1 ),
        .O(\x_int_reg[5]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'h00053305)) 
    \x_int_reg[5]_i_4 
       (.I0(\SBUS_data_load_3_reg_2712_reg[5] [5]),
        .I1(\channels_1_reg[10] [5]),
        .I2(\SBUS_data_load_3_reg_2712_reg[5] [4]),
        .I3(\or_cond_reg_2812_reg[0] ),
        .I4(\channels_1_reg[10] [4]),
        .O(\x_int_reg[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA888A8)) 
    \x_int_reg[5]_i_5 
       (.I0(\p_Val2_4_reg_887_reg[3] ),
        .I1(ap_phi_mux_p_Val2_4_phi_fu_890_p4[2]),
        .I2(\SBUS_data_load_3_reg_2712_reg[5] [1]),
        .I3(\or_cond_reg_2812_reg[0] ),
        .I4(\channels_1_reg[10] [1]),
        .I5(ap_phi_mux_p_Val2_4_phi_fu_890_p4[0]),
        .O(\x_int_reg[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55555100)) 
    \x_int_reg[6]_i_1__0 
       (.I0(\ap_CS_iter0_fsm_reg[25]_4 ),
        .I1(\x_int_reg[6]_i_3_n_0 ),
        .I2(\channels_11_reg[6] ),
        .I3(\ap_CS_iter0_fsm_reg[21]_1 ),
        .I4(\ap_CS_iter0_fsm_reg[24] ),
        .I5(\ap_CS_iter0_fsm_reg[25]_5 ),
        .O(x[6]));
  LUT6 #(
    .INIT(64'hF2F2F2F2F2000000)) 
    \x_int_reg[6]_i_1__1 
       (.I0(\p_Val2_4_reg_887_reg[6] ),
        .I1(\x_int_reg[7]_i_2_n_0 ),
        .I2(\x_int_reg[7]_i_3_n_0 ),
        .I3(\ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[10]_0 [6]),
        .I4(\ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[9] ),
        .I5(\ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[9]_0 ),
        .O(\x_int_reg_reg[10] [6]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'hBABBBAAA)) 
    \x_int_reg[6]_i_1__2 
       (.I0(\x_int_reg[7]_i_2__0_n_0 ),
        .I1(\x_int_reg[7]_i_3__0_n_0 ),
        .I2(\channels_2_reg[10] [6]),
        .I3(\or_cond_reg_2812_reg[0] ),
        .I4(\SBUS_data_load_5_reg_2733_reg[0] [6]),
        .O(grp_scaleRange_fu_947_x[1]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'hBABBBAAA)) 
    \x_int_reg[6]_i_1__3 
       (.I0(\x_int_reg[7]_i_2__1_n_0 ),
        .I1(\x_int_reg[7]_i_3__1_n_0 ),
        .I2(\channels_3_reg[10] [6]),
        .I3(\or_cond_reg_2812_reg[0] ),
        .I4(\SBUS_data_load_6_reg_2744_reg[3] [6]),
        .O(grp_scaleRange_fu_952_x[1]));
  LUT6 #(
    .INIT(64'hFF510000FFFFFFFF)) 
    \x_int_reg[6]_i_3 
       (.I0(\channels_6_reg[6] ),
        .I1(\x_int_reg[6]_i_9_n_0 ),
        .I2(\ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[6] ),
        .I3(\ap_CS_iter0_fsm_reg[17]_4 ),
        .I4(\channels_9_reg[9] ),
        .I5(\ap_CS_iter0_fsm_reg[20]_1 ),
        .O(\x_int_reg[6]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \x_int_reg[6]_i_9 
       (.I0(\x_int_reg[7]_i_24_n_0 ),
        .I1(\x_int_reg[7]_i_25_n_0 ),
        .I2(D[6]),
        .O(\x_int_reg[6]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55555100)) 
    \x_int_reg[7]_i_1 
       (.I0(\ap_CS_iter0_fsm_reg[25]_6 ),
        .I1(\x_int_reg[7]_i_3__2_n_0 ),
        .I2(\channels_11_reg[7] ),
        .I3(\ap_CS_iter0_fsm_reg[21]_2 ),
        .I4(\ap_CS_iter0_fsm_reg[24]_0 ),
        .I5(\ap_CS_iter0_fsm_reg[25]_7 ),
        .O(x[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFF40444040)) 
    \x_int_reg[7]_i_10 
       (.I0(\ap_CS_iter0_fsm_reg[12] ),
        .I1(\ap_CS_iter0_fsm_reg[13] ),
        .I2(\x_int_reg[7]_i_24_n_0 ),
        .I3(\x_int_reg[7]_i_25_n_0 ),
        .I4(D[7]),
        .I5(\channels_7_reg[7] ),
        .O(\x_int_reg[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hF200F2F2F200F200)) 
    \x_int_reg[7]_i_1__0 
       (.I0(\p_Val2_4_reg_887_reg[7] ),
        .I1(\x_int_reg[7]_i_2_n_0 ),
        .I2(\x_int_reg[7]_i_3_n_0 ),
        .I3(\ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[9]_0 ),
        .I4(\ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[4] ),
        .I5(\ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[10]_0 [7]),
        .O(\x_int_reg_reg[10] [7]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'hBABBBAAA)) 
    \x_int_reg[7]_i_1__1 
       (.I0(\x_int_reg[7]_i_2__0_n_0 ),
        .I1(\x_int_reg[7]_i_3__0_n_0 ),
        .I2(\channels_2_reg[10] [7]),
        .I3(\or_cond_reg_2812_reg[0] ),
        .I4(\SBUS_data_load_5_reg_2733_reg[0] [7]),
        .O(grp_scaleRange_fu_947_x[2]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'hBABBBAAA)) 
    \x_int_reg[7]_i_1__2 
       (.I0(\x_int_reg[7]_i_2__1_n_0 ),
        .I1(\x_int_reg[7]_i_3__1_n_0 ),
        .I2(\channels_3_reg[10] [7]),
        .I3(\or_cond_reg_2812_reg[0] ),
        .I4(\SBUS_data_load_6_reg_2744_reg[3] [7]),
        .O(grp_scaleRange_fu_952_x[2]));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    \x_int_reg[7]_i_2 
       (.I0(\SBUS_data_load_3_reg_2712_reg[5] [9]),
        .I1(\channels_1_reg[10] [9]),
        .I2(ap_phi_mux_p_Val2_4_phi_fu_890_p4[5]),
        .I3(\channels_1_reg[10] [10]),
        .I4(\or_cond_reg_2812_reg[0] ),
        .I5(\SBUS_data_load_3_reg_2712_reg[5] [10]),
        .O(\x_int_reg[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hABABABABAAABAAAA)) 
    \x_int_reg[7]_i_24 
       (.I0(\ap_CS_iter0_fsm_reg[25]_8 [0]),
        .I1(D[8]),
        .I2(\x_int_reg[7]_i_38_n_0 ),
        .I3(D[3]),
        .I4(\x_int_reg[3]_i_19_n_0 ),
        .I5(\x_int_reg[7]_i_39_n_0 ),
        .O(\x_int_reg[7]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    \x_int_reg[7]_i_25 
       (.I0(tmp_2_fu_1040_p3[9]),
        .I1(Q[9]),
        .I2(D[8]),
        .I3(Q[10]),
        .I4(\or_cond_reg_2812_reg[0] ),
        .I5(tmp_2_fu_1040_p3[10]),
        .O(\x_int_reg[7]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h0001010101010101)) 
    \x_int_reg[7]_i_2__0 
       (.I0(grp_scaleRange_fu_947_x[3]),
        .I1(grp_scaleRange_fu_947_x[5]),
        .I2(grp_scaleRange_fu_947_x[4]),
        .I3(\p_Val2_5_reg_897_reg[7] [7]),
        .I4(\p_Val2_5_reg_897_reg[7] [6]),
        .I5(\x_int_reg[7]_i_4_n_0 ),
        .O(\x_int_reg[7]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0001010101010101)) 
    \x_int_reg[7]_i_2__1 
       (.I0(grp_scaleRange_fu_952_x[3]),
        .I1(grp_scaleRange_fu_952_x[5]),
        .I2(grp_scaleRange_fu_952_x[4]),
        .I3(\p_Val2_6_reg_907_reg[7] [7]),
        .I4(\p_Val2_6_reg_907_reg[7] [6]),
        .I5(\x_int_reg[7]_i_4__0_n_0 ),
        .O(\x_int_reg[7]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \x_int_reg[7]_i_3 
       (.I0(\ap_CS_iter0_fsm_reg[25]_8 [0]),
        .I1(\x_int_reg[7]_i_6_n_0 ),
        .O(\x_int_reg[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \x_int_reg[7]_i_38 
       (.I0(tmp_2_fu_1040_p3[10]),
        .I1(Q[10]),
        .I2(tmp_2_fu_1040_p3[9]),
        .I3(\or_cond_reg_2812_reg[0] ),
        .I4(Q[9]),
        .O(\x_int_reg[7]_i_38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'h335FFF5F)) 
    \x_int_reg[7]_i_39 
       (.I0(tmp_2_fu_1040_p3[7]),
        .I1(Q[7]),
        .I2(tmp_2_fu_1040_p3[6]),
        .I3(\or_cond_reg_2812_reg[0] ),
        .I4(Q[6]),
        .O(\x_int_reg[7]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    \x_int_reg[7]_i_3__0 
       (.I0(\SBUS_data_load_5_reg_2733_reg[0] [9]),
        .I1(\channels_2_reg[10] [9]),
        .I2(grp_scaleRange_fu_947_x[3]),
        .I3(\channels_2_reg[10] [10]),
        .I4(\or_cond_reg_2812_reg[0] ),
        .I5(\SBUS_data_load_5_reg_2733_reg[0] [10]),
        .O(\x_int_reg[7]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    \x_int_reg[7]_i_3__1 
       (.I0(\SBUS_data_load_6_reg_2744_reg[3] [9]),
        .I1(\channels_3_reg[10] [9]),
        .I2(grp_scaleRange_fu_952_x[3]),
        .I3(\channels_3_reg[10] [10]),
        .I4(\or_cond_reg_2812_reg[0] ),
        .I5(\SBUS_data_load_6_reg_2744_reg[3] [10]),
        .O(\x_int_reg[7]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hD0D0D0DDFFFFFFFF)) 
    \x_int_reg[7]_i_3__2 
       (.I0(\x_int_reg[7]_i_10_n_0 ),
        .I1(\ap_CS_iter0_fsm_reg[17]_5 ),
        .I2(\ap_CS_iter0_fsm_reg[17]_6 ),
        .I3(\channels_9_reg[9]_0 ),
        .I4(\channels_9_reg[10] [0]),
        .I5(\ap_CS_iter0_fsm_reg[20]_1 ),
        .O(\x_int_reg[7]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFEFFFFAEFEA)) 
    \x_int_reg[7]_i_4 
       (.I0(\p_Val2_5_reg_897_reg[7] [3]),
        .I1(\channels_2_reg[10] [4]),
        .I2(\or_cond_reg_2812_reg[0] ),
        .I3(\SBUS_data_load_5_reg_2733_reg[0] [4]),
        .I4(\channels_2_reg[10] [5]),
        .I5(\SBUS_data_load_5_reg_2733_reg[0] [5]),
        .O(\x_int_reg[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFEFFFFAEFEA)) 
    \x_int_reg[7]_i_4__0 
       (.I0(\p_Val2_6_reg_907_reg[7] [3]),
        .I1(\channels_3_reg[10] [4]),
        .I2(\or_cond_reg_2812_reg[0] ),
        .I3(\SBUS_data_load_6_reg_2744_reg[3] [4]),
        .I4(\channels_3_reg[10] [5]),
        .I5(\SBUS_data_load_6_reg_2744_reg[3] [5]),
        .O(\x_int_reg[7]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h0001010101010101)) 
    \x_int_reg[7]_i_6 
       (.I0(ap_phi_mux_p_Val2_4_phi_fu_890_p4[7]),
        .I1(ap_phi_mux_p_Val2_4_phi_fu_890_p4[6]),
        .I2(ap_phi_mux_p_Val2_4_phi_fu_890_p4[5]),
        .I3(\p_Val2_4_reg_887_reg[7] ),
        .I4(\p_Val2_4_reg_887_reg[6] ),
        .I5(\x_int_reg[7]_i_9_n_0 ),
        .O(\x_int_reg[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFEFFFFAEFEA)) 
    \x_int_reg[7]_i_9 
       (.I0(\p_Val2_4_reg_887_reg[3] ),
        .I1(\channels_1_reg[10] [4]),
        .I2(\or_cond_reg_2812_reg[0] ),
        .I3(\SBUS_data_load_3_reg_2712_reg[5] [4]),
        .I4(\channels_1_reg[10] [5]),
        .I5(\SBUS_data_load_3_reg_2712_reg[5] [5]),
        .O(\x_int_reg[7]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \x_int_reg[8]_i_1 
       (.I0(\channels_15_reg[10] [0]),
        .I1(\ap_CS_iter0_fsm_reg[25]_8 [13]),
        .I2(\channels_14_reg[10] [0]),
        .I3(\ap_CS_iter0_fsm_reg[25]_8 [12]),
        .I4(\x_int_reg[8]_i_2_n_0 ),
        .O(x[8]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \x_int_reg[8]_i_1__0 
       (.I0(\ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[10]_0 [8]),
        .I1(\ap_CS_iter0_fsm_reg[25]_8 [0]),
        .I2(\channels_1_reg[10] [8]),
        .I3(\or_cond_reg_2812_reg[0] ),
        .I4(\SBUS_data_load_3_reg_2712_reg[5] [8]),
        .O(\x_int_reg_reg[10] [8]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_int_reg[8]_i_1__1 
       (.I0(\channels_2_reg[10] [8]),
        .I1(\or_cond_reg_2812_reg[0] ),
        .I2(\SBUS_data_load_5_reg_2733_reg[0] [8]),
        .O(grp_scaleRange_fu_947_x[3]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_int_reg[8]_i_1__2 
       (.I0(\channels_3_reg[10] [8]),
        .I1(\or_cond_reg_2812_reg[0] ),
        .I2(\SBUS_data_load_6_reg_2744_reg[3] [8]),
        .O(grp_scaleRange_fu_952_x[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \x_int_reg[8]_i_2 
       (.I0(\channels_13_reg[10] [0]),
        .I1(\ap_CS_iter0_fsm_reg[25]_8 [11]),
        .I2(\channels_12_reg[10] [0]),
        .I3(\ap_CS_iter0_fsm_reg[25]_8 [9]),
        .I4(\x_int_reg[8]_i_3_n_0 ),
        .O(\x_int_reg[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \x_int_reg[8]_i_3 
       (.I0(\channels_11_reg[10] [0]),
        .I1(\ap_CS_iter0_fsm_reg[25]_8 [8]),
        .I2(\channels_10_reg[10] [0]),
        .I3(\ap_CS_iter0_fsm_reg[25]_8 [7]),
        .I4(\x_int_reg[8]_i_4_n_0 ),
        .O(\x_int_reg[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000BBB0BBB0)) 
    \x_int_reg[8]_i_4 
       (.I0(\channels_8_reg[10] [0]),
        .I1(\ap_CS_iter0_fsm_reg[25]_8 [4]),
        .I2(\x_int_reg[8]_i_5_n_0 ),
        .I3(\ap_CS_iter0_fsm_reg[13]_0 ),
        .I4(\channels_9_reg[10] [1]),
        .I5(\ap_CS_iter0_fsm_reg[25]_8 [5]),
        .O(\x_int_reg[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFF00B8B800000000)) 
    \x_int_reg[8]_i_5 
       (.I0(Q[8]),
        .I1(\or_cond_reg_2812_reg[0] ),
        .I2(tmp_2_fu_1040_p3[8]),
        .I3(\ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[10]_0 [0]),
        .I4(\ap_CS_iter0_fsm_reg[25]_8 [0]),
        .I5(\ap_CS_iter0_fsm_reg[13] ),
        .O(\x_int_reg[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB8BBB8BBB888)) 
    \x_int_reg[9]_i_1 
       (.I0(\channels_15_reg[10] [1]),
        .I1(\ap_CS_iter0_fsm_reg[25]_8 [13]),
        .I2(\channels_14_reg[10] [1]),
        .I3(\ap_CS_iter0_fsm_reg[25]_8 [12]),
        .I4(\x_int_reg[9]_i_2_n_0 ),
        .I5(\ap_CS_iter0_fsm_reg[23]_5 ),
        .O(x[9]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \x_int_reg[9]_i_1__0 
       (.I0(\ap_phi_reg_pp0_iter0_p_Val2_11_reg_927_reg[10]_0 [9]),
        .I1(\ap_CS_iter0_fsm_reg[25]_8 [0]),
        .I2(\channels_1_reg[10] [9]),
        .I3(\or_cond_reg_2812_reg[0] ),
        .I4(\SBUS_data_load_3_reg_2712_reg[5] [9]),
        .O(\x_int_reg_reg[10] [9]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_int_reg[9]_i_1__1 
       (.I0(\channels_2_reg[10] [9]),
        .I1(\or_cond_reg_2812_reg[0] ),
        .I2(\SBUS_data_load_5_reg_2733_reg[0] [9]),
        .O(grp_scaleRange_fu_947_x[4]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_int_reg[9]_i_1__2 
       (.I0(\channels_3_reg[10] [9]),
        .I1(\or_cond_reg_2812_reg[0] ),
        .I2(\SBUS_data_load_6_reg_2744_reg[3] [9]),
        .O(grp_scaleRange_fu_952_x[4]));
  LUT6 #(
    .INIT(64'h00000000BBABAAAB)) 
    \x_int_reg[9]_i_2 
       (.I0(\ap_CS_iter0_fsm_reg[21]_3 ),
        .I1(\ap_CS_iter0_fsm_reg[25]_8 [8]),
        .I2(\x_int_reg[9]_i_5_n_0 ),
        .I3(\ap_CS_iter0_fsm_reg[25]_8 [7]),
        .I4(\channels_10_reg[10] [1]),
        .I5(\channels_12_reg[9] ),
        .O(\x_int_reg[9]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00FF4747)) 
    \x_int_reg[9]_i_5 
       (.I0(\channels_8_reg[10] [1]),
        .I1(\ap_CS_iter0_fsm_reg[25]_8 [4]),
        .I2(\x_int_reg[9]_i_7_n_0 ),
        .I3(\channels_9_reg[10] [2]),
        .I4(\ap_CS_iter0_fsm_reg[25]_8 [5]),
        .O(\x_int_reg[9]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFF008B8B)) 
    \x_int_reg[9]_i_7 
       (.I0(\channels_6_reg[10] [0]),
        .I1(\ap_CS_iter0_fsm_reg[25]_8 [1]),
        .I2(\x_int_reg[9]_i_8_n_0 ),
        .I3(\channels_7_reg[10] [0]),
        .I4(\ap_CS_iter0_fsm_reg[25]_8 [2]),
        .O(\x_int_reg[9]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'h00FF4747)) 
    \x_int_reg[9]_i_8 
       (.I0(Q[9]),
        .I1(\or_cond_reg_2812_reg[0] ),
        .I2(tmp_2_fu_1040_p3[9]),
        .I3(\ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[10]_0 [1]),
        .I4(\ap_CS_iter0_fsm_reg[25]_8 [0]),
        .O(\x_int_reg[9]_i_8_n_0 ));
endmodule

(* ORIG_REF_NAME = "rcReceiver_OUT_r_m_axi" *) 
module design_1_rcReceiver_0_0_rcReceiver_OUT_r_m_axi
   (\int_SBUS_data_shift_reg[1] ,
    SBUS_data_ce0,
    \int_SBUS_data_shift_reg[0] ,
    \gen_write[1].mem_reg_0 ,
    int_ap_ready_reg,
    SBUS_data_ce01,
    \x_int_reg_reg[10] ,
    grp_scaleRange_fu_957_ap_ce,
    \x_int_reg_reg[6] ,
    \tmp_87_reg_3214_pp0_iter0_reg_reg[1] ,
    \tmp_87_reg_3214_pp0_iter0_reg_reg[0] ,
    E,
    ap_condition_773,
    D,
    OUT_r_BVALID,
    ap_reg_ioackin_OUT_r_WREADY_reg,
    \ap_CS_iter0_fsm_reg[25] ,
    SBUS_data_ce024,
    \reg_972_reg[0] ,
    \reg_984_reg[0] ,
    \ap_CS_iter0_fsm_reg[2] ,
    ap_ce_reg_reg,
    \SBUS_data_load_3_reg_2712_reg[7] ,
    \SBUS_data_load_7_reg_2755_reg[7] ,
    \SBUS_data_load_9_reg_2781_reg[7] ,
    grp_scaleRange_fu_947_ap_ce,
    \reg_980_reg[0] ,
    ap_reg_ioackin_OUT_r_AWREADY_reg,
    \SBUS_data_load_8_reg_2766_reg[0] ,
    \SBUS_data_load_2_reg_2701_reg[0] ,
    \reg_988_reg[0] ,
    \icmp_reg_3007_reg[0] ,
    ap_rst_n_inv,
    m_axi_OUT_r_WVALID,
    m_axi_OUT_r_RREADY,
    \channels_7_reg[10] ,
    \channels_6_reg[10] ,
    \SBUS_data_load_6_reg_2744_reg[7] ,
    \SBUS_data_load_5_reg_2733_reg[7] ,
    \SBUS_data_load_4_reg_2723_reg[7] ,
    \channels_8_reg[10] ,
    \channels_11_reg[10] ,
    \channels_12_reg[10] ,
    \tmp_1_i_reg_3012_reg[0] ,
    \op_V_assign_0_7_reg_3043_reg[12] ,
    \channels_9_reg[10] ,
    \channels_9_reg[10]_0 ,
    \channels_13_reg[10] ,
    \channels_14_reg[10] ,
    \tmp_94_reg_2970_pp0_iter0_reg_reg[0] ,
    m_axi_OUT_r_AWADDR,
    AWLEN,
    ap_ce_reg_reg_0,
    \x_int_reg_reg[5] ,
    \x_int_reg_reg[5]_0 ,
    \channels_15_reg[10] ,
    \tmp_87_reg_3214_reg[0] ,
    \tmp_87_reg_3214_reg[1] ,
    \channels_10_reg[10] ,
    \reg_976_reg[0] ,
    \reg_976_reg[1] ,
    \reg_976_reg[2] ,
    m_axi_OUT_r_WDATA,
    m_axi_OUT_r_WSTRB,
    m_axi_OUT_r_AWVALID,
    m_axi_OUT_r_BREADY,
    m_axi_OUT_r_WLAST,
    ADDRARDADDR,
    \ap_CS_iter0_fsm_reg[13] ,
    \ap_CS_iter0_fsm_reg[22] ,
    \ap_CS_iter0_fsm_reg[11] ,
    B,
    \ap_CS_iter0_fsm_reg[12] ,
    ap_CS_iter0_fsm_state8,
    \ap_CS_iter0_fsm_reg[6] ,
    \ap_CS_iter0_fsm_reg[8] ,
    channels_16,
    channels_17,
    Q,
    x_int_reg,
    tmp_87_reg_3214,
    tmp_87_reg_3214_pp0_iter0_reg,
    \tmp_reg_2792_reg[0] ,
    ap_reg_ioackin_OUT_r_WREADY_reg_0,
    ap_CS_iter1_fsm_state40,
    ap_CS_iter1_fsm_state37,
    ap_CS_iter1_fsm_state38,
    ap_CS_iter1_fsm_state39,
    \ap_CS_iter0_fsm_reg[25]_0 ,
    ap_reg_ioackin_OUT_r_AWREADY_reg_0,
    ap_start,
    ap_CS_iter0_fsm_state9,
    \ap_CS_iter0_fsm_reg[1] ,
    ap_CS_iter0_fsm_state12,
    ap_CS_iter0_fsm_state3,
    \icmp_reg_3007_reg[0]_0 ,
    op_V_assign_0_5_reg_2960,
    ap_rst_n,
    \ap_CS_iter0_fsm_reg[23] ,
    \reg_988_reg[12] ,
    \op_V_assign_0_7_reg_3043_reg[12]_0 ,
    \p_Val2_9_reg_2916_reg[12] ,
    \reg_980_reg[12] ,
    \p_Val2_10_reg_2922_reg[12] ,
    \p_Val2_1_reg_2928_reg[12] ,
    \reg_984_reg[12] ,
    tmp_94_reg_2970_pp0_iter0_reg,
    m_axi_OUT_r_WREADY,
    m_axi_OUT_r_RVALID,
    or_cond_reg_2812,
    ap_CS_iter0_fsm_state10,
    ap_CS_iter0_fsm_state7,
    ap_CS_iter0_fsm_state6,
    ap_CS_iter0_fsm_state5,
    ap_CS_iter0_fsm_state4,
    tmp_1_i_reg_3012,
    tmp_94_reg_2970,
    \channels_3_reg[7] ,
    \channels_2_reg[7] ,
    \int_SBUS_data_shift_reg[0]_0 ,
    ap_clk,
    m_axi_OUT_r_AWREADY,
    m_axi_OUT_r_BVALID);
  output \int_SBUS_data_shift_reg[1] ;
  output SBUS_data_ce0;
  output \int_SBUS_data_shift_reg[0] ;
  output \gen_write[1].mem_reg_0 ;
  output int_ap_ready_reg;
  output SBUS_data_ce01;
  output \x_int_reg_reg[10] ;
  output grp_scaleRange_fu_957_ap_ce;
  output \x_int_reg_reg[6] ;
  output \tmp_87_reg_3214_pp0_iter0_reg_reg[1] ;
  output \tmp_87_reg_3214_pp0_iter0_reg_reg[0] ;
  output [0:0]E;
  output ap_condition_773;
  output [10:0]D;
  output OUT_r_BVALID;
  output ap_reg_ioackin_OUT_r_WREADY_reg;
  output [14:0]\ap_CS_iter0_fsm_reg[25] ;
  output SBUS_data_ce024;
  output [0:0]\reg_972_reg[0] ;
  output [0:0]\reg_984_reg[0] ;
  output \ap_CS_iter0_fsm_reg[2] ;
  output [0:0]ap_ce_reg_reg;
  output [0:0]\SBUS_data_load_3_reg_2712_reg[7] ;
  output [0:0]\SBUS_data_load_7_reg_2755_reg[7] ;
  output [0:0]\SBUS_data_load_9_reg_2781_reg[7] ;
  output grp_scaleRange_fu_947_ap_ce;
  output [0:0]\reg_980_reg[0] ;
  output ap_reg_ioackin_OUT_r_AWREADY_reg;
  output [0:0]\SBUS_data_load_8_reg_2766_reg[0] ;
  output [0:0]\SBUS_data_load_2_reg_2701_reg[0] ;
  output [0:0]\reg_988_reg[0] ;
  output \icmp_reg_3007_reg[0] ;
  output ap_rst_n_inv;
  output m_axi_OUT_r_WVALID;
  output m_axi_OUT_r_RREADY;
  output [0:0]\channels_7_reg[10] ;
  output [0:0]\channels_6_reg[10] ;
  output [0:0]\SBUS_data_load_6_reg_2744_reg[7] ;
  output [0:0]\SBUS_data_load_5_reg_2733_reg[7] ;
  output [0:0]\SBUS_data_load_4_reg_2723_reg[7] ;
  output [0:0]\channels_8_reg[10] ;
  output [0:0]\channels_11_reg[10] ;
  output [0:0]\channels_12_reg[10] ;
  output \tmp_1_i_reg_3012_reg[0] ;
  output [0:0]\op_V_assign_0_7_reg_3043_reg[12] ;
  output [0:0]\channels_9_reg[10] ;
  output \channels_9_reg[10]_0 ;
  output [0:0]\channels_13_reg[10] ;
  output [0:0]\channels_14_reg[10] ;
  output \tmp_94_reg_2970_pp0_iter0_reg_reg[0] ;
  output [29:0]m_axi_OUT_r_AWADDR;
  output [3:0]AWLEN;
  output [0:0]ap_ce_reg_reg_0;
  output \x_int_reg_reg[5] ;
  output \x_int_reg_reg[5]_0 ;
  output [0:0]\channels_15_reg[10] ;
  output \tmp_87_reg_3214_reg[0] ;
  output \tmp_87_reg_3214_reg[1] ;
  output [0:0]\channels_10_reg[10] ;
  output \reg_976_reg[0] ;
  output \reg_976_reg[1] ;
  output \reg_976_reg[2] ;
  output [31:0]m_axi_OUT_r_WDATA;
  output [3:0]m_axi_OUT_r_WSTRB;
  output m_axi_OUT_r_AWVALID;
  output m_axi_OUT_r_BREADY;
  output m_axi_OUT_r_WLAST;
  input [0:0]ADDRARDADDR;
  input \ap_CS_iter0_fsm_reg[13] ;
  input \ap_CS_iter0_fsm_reg[22] ;
  input \ap_CS_iter0_fsm_reg[11] ;
  input [1:0]B;
  input \ap_CS_iter0_fsm_reg[12] ;
  input ap_CS_iter0_fsm_state8;
  input \ap_CS_iter0_fsm_reg[6] ;
  input \ap_CS_iter0_fsm_reg[8] ;
  input channels_16;
  input channels_17;
  input [10:0]Q;
  input [1:0]x_int_reg;
  input [1:0]tmp_87_reg_3214;
  input [1:0]tmp_87_reg_3214_pp0_iter0_reg;
  input \tmp_reg_2792_reg[0] ;
  input ap_reg_ioackin_OUT_r_WREADY_reg_0;
  input ap_CS_iter1_fsm_state40;
  input ap_CS_iter1_fsm_state37;
  input ap_CS_iter1_fsm_state38;
  input ap_CS_iter1_fsm_state39;
  input [15:0]\ap_CS_iter0_fsm_reg[25]_0 ;
  input ap_reg_ioackin_OUT_r_AWREADY_reg_0;
  input ap_start;
  input ap_CS_iter0_fsm_state9;
  input \ap_CS_iter0_fsm_reg[1] ;
  input ap_CS_iter0_fsm_state12;
  input ap_CS_iter0_fsm_state3;
  input \icmp_reg_3007_reg[0]_0 ;
  input [1:0]op_V_assign_0_5_reg_2960;
  input ap_rst_n;
  input \ap_CS_iter0_fsm_reg[23] ;
  input [12:0]\reg_988_reg[12] ;
  input [12:0]\op_V_assign_0_7_reg_3043_reg[12]_0 ;
  input [12:0]\p_Val2_9_reg_2916_reg[12] ;
  input [12:0]\reg_980_reg[12] ;
  input [12:0]\p_Val2_10_reg_2922_reg[12] ;
  input [12:0]\p_Val2_1_reg_2928_reg[12] ;
  input [12:0]\reg_984_reg[12] ;
  input tmp_94_reg_2970_pp0_iter0_reg;
  input m_axi_OUT_r_WREADY;
  input m_axi_OUT_r_RVALID;
  input or_cond_reg_2812;
  input ap_CS_iter0_fsm_state10;
  input ap_CS_iter0_fsm_state7;
  input ap_CS_iter0_fsm_state6;
  input ap_CS_iter0_fsm_state5;
  input ap_CS_iter0_fsm_state4;
  input tmp_1_i_reg_3012;
  input tmp_94_reg_2970;
  input \channels_3_reg[7] ;
  input \channels_2_reg[7] ;
  input [5:0]\int_SBUS_data_shift_reg[0]_0 ;
  input ap_clk;
  input m_axi_OUT_r_AWREADY;
  input m_axi_OUT_r_BVALID;

  wire [0:0]ADDRARDADDR;
  wire [3:0]AWLEN;
  wire AWVALID_Dummy;
  wire [1:0]B;
  wire [10:0]D;
  wire [0:0]E;
  wire OUT_r_BVALID;
  wire [10:0]Q;
  wire SBUS_data_ce0;
  wire SBUS_data_ce01;
  wire SBUS_data_ce024;
  wire [0:0]\SBUS_data_load_2_reg_2701_reg[0] ;
  wire [0:0]\SBUS_data_load_3_reg_2712_reg[7] ;
  wire [0:0]\SBUS_data_load_4_reg_2723_reg[7] ;
  wire [0:0]\SBUS_data_load_5_reg_2733_reg[7] ;
  wire [0:0]\SBUS_data_load_6_reg_2744_reg[7] ;
  wire [0:0]\SBUS_data_load_7_reg_2755_reg[7] ;
  wire [0:0]\SBUS_data_load_8_reg_2766_reg[0] ;
  wire [0:0]\SBUS_data_load_9_reg_2781_reg[7] ;
  wire \ap_CS_iter0_fsm_reg[11] ;
  wire \ap_CS_iter0_fsm_reg[12] ;
  wire \ap_CS_iter0_fsm_reg[13] ;
  wire \ap_CS_iter0_fsm_reg[1] ;
  wire \ap_CS_iter0_fsm_reg[22] ;
  wire \ap_CS_iter0_fsm_reg[23] ;
  wire [14:0]\ap_CS_iter0_fsm_reg[25] ;
  wire [15:0]\ap_CS_iter0_fsm_reg[25]_0 ;
  wire \ap_CS_iter0_fsm_reg[2] ;
  wire \ap_CS_iter0_fsm_reg[6] ;
  wire \ap_CS_iter0_fsm_reg[8] ;
  wire ap_CS_iter0_fsm_state10;
  wire ap_CS_iter0_fsm_state12;
  wire ap_CS_iter0_fsm_state3;
  wire ap_CS_iter0_fsm_state4;
  wire ap_CS_iter0_fsm_state5;
  wire ap_CS_iter0_fsm_state6;
  wire ap_CS_iter0_fsm_state7;
  wire ap_CS_iter0_fsm_state8;
  wire ap_CS_iter0_fsm_state9;
  wire ap_CS_iter1_fsm_state37;
  wire ap_CS_iter1_fsm_state38;
  wire ap_CS_iter1_fsm_state39;
  wire ap_CS_iter1_fsm_state40;
  wire [0:0]ap_ce_reg_reg;
  wire [0:0]ap_ce_reg_reg_0;
  wire ap_clk;
  wire ap_condition_773;
  wire ap_reg_ioackin_OUT_r_AWREADY_reg;
  wire ap_reg_ioackin_OUT_r_AWREADY_reg_0;
  wire ap_reg_ioackin_OUT_r_WREADY_reg;
  wire ap_reg_ioackin_OUT_r_WREADY_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire bus_write_n_120;
  wire bus_write_n_121;
  wire [0:0]\channels_10_reg[10] ;
  wire [0:0]\channels_11_reg[10] ;
  wire [0:0]\channels_12_reg[10] ;
  wire [0:0]\channels_13_reg[10] ;
  wire [0:0]\channels_14_reg[10] ;
  wire [0:0]\channels_15_reg[10] ;
  wire channels_16;
  wire channels_17;
  wire \channels_2_reg[7] ;
  wire \channels_3_reg[7] ;
  wire [0:0]\channels_6_reg[10] ;
  wire [0:0]\channels_7_reg[10] ;
  wire [0:0]\channels_8_reg[10] ;
  wire [0:0]\channels_9_reg[10] ;
  wire \channels_9_reg[10]_0 ;
  wire \gen_write[1].mem_reg_0 ;
  wire grp_scaleRange_fu_947_ap_ce;
  wire grp_scaleRange_fu_957_ap_ce;
  wire \icmp_reg_3007_reg[0] ;
  wire \icmp_reg_3007_reg[0]_0 ;
  wire \int_SBUS_data_shift_reg[0] ;
  wire [5:0]\int_SBUS_data_shift_reg[0]_0 ;
  wire \int_SBUS_data_shift_reg[1] ;
  wire int_ap_ready_reg;
  wire [29:0]m_axi_OUT_r_AWADDR;
  wire m_axi_OUT_r_AWREADY;
  wire m_axi_OUT_r_AWVALID;
  wire m_axi_OUT_r_BREADY;
  wire m_axi_OUT_r_BVALID;
  wire m_axi_OUT_r_RREADY;
  wire m_axi_OUT_r_RVALID;
  wire [31:0]m_axi_OUT_r_WDATA;
  wire m_axi_OUT_r_WLAST;
  wire m_axi_OUT_r_WREADY;
  wire [3:0]m_axi_OUT_r_WSTRB;
  wire m_axi_OUT_r_WVALID;
  wire [1:0]op_V_assign_0_5_reg_2960;
  wire [0:0]\op_V_assign_0_7_reg_3043_reg[12] ;
  wire [12:0]\op_V_assign_0_7_reg_3043_reg[12]_0 ;
  wire or_cond_reg_2812;
  wire [1:0]p_0_in__1;
  wire [12:0]\p_Val2_10_reg_2922_reg[12] ;
  wire [12:0]\p_Val2_1_reg_2928_reg[12] ;
  wire [12:0]\p_Val2_9_reg_2916_reg[12] ;
  wire [0:0]\reg_972_reg[0] ;
  wire \reg_976_reg[0] ;
  wire \reg_976_reg[1] ;
  wire \reg_976_reg[2] ;
  wire [0:0]\reg_980_reg[0] ;
  wire [12:0]\reg_980_reg[12] ;
  wire [0:0]\reg_984_reg[0] ;
  wire [12:0]\reg_984_reg[12] ;
  wire [0:0]\reg_988_reg[0] ;
  wire [12:0]\reg_988_reg[12] ;
  wire [1:0]throttl_cnt_reg;
  wire tmp_1_i_reg_3012;
  wire \tmp_1_i_reg_3012_reg[0] ;
  wire [1:0]tmp_87_reg_3214;
  wire [1:0]tmp_87_reg_3214_pp0_iter0_reg;
  wire \tmp_87_reg_3214_pp0_iter0_reg_reg[0] ;
  wire \tmp_87_reg_3214_pp0_iter0_reg_reg[1] ;
  wire \tmp_87_reg_3214_reg[0] ;
  wire \tmp_87_reg_3214_reg[1] ;
  wire tmp_94_reg_2970;
  wire tmp_94_reg_2970_pp0_iter0_reg;
  wire \tmp_94_reg_2970_pp0_iter0_reg_reg[0] ;
  wire \tmp_reg_2792_reg[0] ;
  wire wreq_throttl_n_3;
  wire wreq_throttl_n_4;
  wire [1:0]x_int_reg;
  wire \x_int_reg_reg[10] ;
  wire \x_int_reg_reg[5] ;
  wire \x_int_reg_reg[5]_0 ;
  wire \x_int_reg_reg[6] ;

  design_1_rcReceiver_0_0_rcReceiver_OUT_r_m_axi_read bus_read
       (.SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .m_axi_OUT_r_RREADY(m_axi_OUT_r_RREADY),
        .m_axi_OUT_r_RVALID(m_axi_OUT_r_RVALID));
  design_1_rcReceiver_0_0_rcReceiver_OUT_r_m_axi_write bus_write
       (.ADDRARDADDR(ADDRARDADDR),
        .AWVALID_Dummy(AWVALID_Dummy),
        .B(B),
        .D(D),
        .E(E),
        .Q(Q),
        .SBUS_data_ce0(SBUS_data_ce0),
        .\SBUS_data_load_2_reg_2701_reg[0] (\SBUS_data_load_2_reg_2701_reg[0] ),
        .\SBUS_data_load_3_reg_2712_reg[7] (\SBUS_data_load_3_reg_2712_reg[7] ),
        .\SBUS_data_load_4_reg_2723_reg[7] (\SBUS_data_load_4_reg_2723_reg[7] ),
        .\SBUS_data_load_5_reg_2733_reg[7] (\SBUS_data_load_5_reg_2733_reg[7] ),
        .\SBUS_data_load_6_reg_2744_reg[7] (\SBUS_data_load_6_reg_2744_reg[7] ),
        .\SBUS_data_load_7_reg_2755_reg[7] (\SBUS_data_load_7_reg_2755_reg[7] ),
        .\SBUS_data_load_8_reg_2766_reg[0] (\SBUS_data_load_8_reg_2766_reg[0] ),
        .\SBUS_data_load_9_reg_2781_reg[7] (\SBUS_data_load_9_reg_2781_reg[7] ),
        .SR(ap_rst_n_inv),
        .\ap_CS_iter0_fsm_reg[11] (\ap_CS_iter0_fsm_reg[11] ),
        .\ap_CS_iter0_fsm_reg[12] (\ap_CS_iter0_fsm_reg[12] ),
        .\ap_CS_iter0_fsm_reg[13] (\ap_CS_iter0_fsm_reg[13] ),
        .\ap_CS_iter0_fsm_reg[1] (\ap_CS_iter0_fsm_reg[1] ),
        .\ap_CS_iter0_fsm_reg[22] (\ap_CS_iter0_fsm_reg[22] ),
        .\ap_CS_iter0_fsm_reg[23] (\ap_CS_iter0_fsm_reg[23] ),
        .\ap_CS_iter0_fsm_reg[25] (\ap_CS_iter0_fsm_reg[25] ),
        .\ap_CS_iter0_fsm_reg[25]_0 (\ap_CS_iter0_fsm_reg[25]_0 ),
        .\ap_CS_iter0_fsm_reg[2] (\ap_CS_iter0_fsm_reg[2] ),
        .\ap_CS_iter0_fsm_reg[6] (\ap_CS_iter0_fsm_reg[6] ),
        .\ap_CS_iter0_fsm_reg[8] (\ap_CS_iter0_fsm_reg[8] ),
        .ap_CS_iter0_fsm_state10(ap_CS_iter0_fsm_state10),
        .ap_CS_iter0_fsm_state12(ap_CS_iter0_fsm_state12),
        .ap_CS_iter0_fsm_state3(ap_CS_iter0_fsm_state3),
        .ap_CS_iter0_fsm_state4(ap_CS_iter0_fsm_state4),
        .ap_CS_iter0_fsm_state5(ap_CS_iter0_fsm_state5),
        .ap_CS_iter0_fsm_state6(ap_CS_iter0_fsm_state6),
        .ap_CS_iter0_fsm_state7(ap_CS_iter0_fsm_state7),
        .ap_CS_iter0_fsm_state8(ap_CS_iter0_fsm_state8),
        .ap_CS_iter0_fsm_state9(ap_CS_iter0_fsm_state9),
        .\ap_CS_iter1_fsm_reg[11] (OUT_r_BVALID),
        .ap_CS_iter1_fsm_state37(ap_CS_iter1_fsm_state37),
        .ap_CS_iter1_fsm_state38(ap_CS_iter1_fsm_state38),
        .ap_CS_iter1_fsm_state39(ap_CS_iter1_fsm_state39),
        .ap_CS_iter1_fsm_state40(ap_CS_iter1_fsm_state40),
        .ap_ce_reg_reg(grp_scaleRange_fu_957_ap_ce),
        .ap_ce_reg_reg_0(ap_ce_reg_reg),
        .ap_ce_reg_reg_1(ap_ce_reg_reg_0),
        .ap_clk(ap_clk),
        .ap_reg_ioackin_OUT_r_AWREADY_reg(ap_reg_ioackin_OUT_r_AWREADY_reg),
        .ap_reg_ioackin_OUT_r_AWREADY_reg_0(ap_reg_ioackin_OUT_r_AWREADY_reg_0),
        .ap_reg_ioackin_OUT_r_WREADY_reg(ap_reg_ioackin_OUT_r_WREADY_reg),
        .ap_reg_ioackin_OUT_r_WREADY_reg_0(ap_reg_ioackin_OUT_r_WREADY_reg_0),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .\channels_10_reg[10] (\channels_10_reg[10] ),
        .\channels_11_reg[10] (\channels_11_reg[10] ),
        .\channels_12_reg[10] (\channels_12_reg[10] ),
        .\channels_13_reg[10] (\channels_13_reg[10] ),
        .\channels_14_reg[10] (\channels_14_reg[10] ),
        .\channels_15_reg[10] (\channels_15_reg[10] ),
        .channels_16(channels_16),
        .channels_17(channels_17),
        .\channels_2_reg[7] (\channels_2_reg[7] ),
        .\channels_3_reg[7] (\channels_3_reg[7] ),
        .\channels_6_reg[10] (\channels_6_reg[10] ),
        .\channels_7_reg[10] (\channels_7_reg[10] ),
        .\channels_8_reg[10] (\channels_8_reg[10] ),
        .\channels_9_reg[10] (\channels_9_reg[10] ),
        .\channels_9_reg[10]_0 (\channels_9_reg[10]_0 ),
        .\gen_write[1].mem_reg_0 (\gen_write[1].mem_reg_0 ),
        .grp_scaleRange_fu_947_ap_ce(grp_scaleRange_fu_947_ap_ce),
        .\icmp_reg_3007_reg[0] (\icmp_reg_3007_reg[0] ),
        .\icmp_reg_3007_reg[0]_0 (\icmp_reg_3007_reg[0]_0 ),
        .\int_SBUS_data_shift_reg[0] (\int_SBUS_data_shift_reg[0] ),
        .\int_SBUS_data_shift_reg[0]_0 (\int_SBUS_data_shift_reg[0]_0 ),
        .\int_SBUS_data_shift_reg[1] (\int_SBUS_data_shift_reg[1] ),
        .int_ap_ready_reg(int_ap_ready_reg),
        .m_axi_OUT_r_AWADDR(m_axi_OUT_r_AWADDR),
        .\m_axi_OUT_r_AWLEN[3] (AWLEN),
        .m_axi_OUT_r_BREADY(m_axi_OUT_r_BREADY),
        .m_axi_OUT_r_BVALID(m_axi_OUT_r_BVALID),
        .m_axi_OUT_r_WDATA(m_axi_OUT_r_WDATA),
        .m_axi_OUT_r_WLAST(m_axi_OUT_r_WLAST),
        .m_axi_OUT_r_WREADY(m_axi_OUT_r_WREADY),
        .m_axi_OUT_r_WSTRB(m_axi_OUT_r_WSTRB),
        .m_axi_OUT_r_WVALID(m_axi_OUT_r_WVALID),
        .op_V_assign_0_5_reg_2960(op_V_assign_0_5_reg_2960),
        .\op_V_assign_0_7_reg_3043_reg[12] (\op_V_assign_0_7_reg_3043_reg[12] ),
        .\op_V_assign_0_7_reg_3043_reg[12]_0 (\op_V_assign_0_7_reg_3043_reg[12]_0 ),
        .or_cond_reg_2812(or_cond_reg_2812),
        .\or_cond_reg_2812_reg[0] (ap_condition_773),
        .\p_Val2_10_reg_2922_reg[12] (\p_Val2_10_reg_2922_reg[12] ),
        .\p_Val2_1_reg_2928_reg[12] (\p_Val2_1_reg_2928_reg[12] ),
        .\p_Val2_7_reg_917_reg[0] (SBUS_data_ce024),
        .\p_Val2_9_reg_2916_reg[0] (SBUS_data_ce01),
        .\p_Val2_9_reg_2916_reg[12] (\p_Val2_9_reg_2916_reg[12] ),
        .\reg_972_reg[0] (\reg_972_reg[0] ),
        .\reg_976_reg[0] (\reg_976_reg[0] ),
        .\reg_976_reg[1] (\reg_976_reg[1] ),
        .\reg_976_reg[2] (\reg_976_reg[2] ),
        .\reg_980_reg[0] (\reg_980_reg[0] ),
        .\reg_980_reg[12] (\reg_980_reg[12] ),
        .\reg_984_reg[0] (\reg_984_reg[0] ),
        .\reg_984_reg[12] (\reg_984_reg[12] ),
        .\reg_988_reg[0] (\reg_988_reg[0] ),
        .\reg_988_reg[12] (\reg_988_reg[12] ),
        .\throttl_cnt_reg[1] (p_0_in__1),
        .\throttl_cnt_reg[1]_0 (throttl_cnt_reg),
        .\throttl_cnt_reg[4] (wreq_throttl_n_4),
        .\throttl_cnt_reg[7] (bus_write_n_120),
        .\throttl_cnt_reg[7]_0 (bus_write_n_121),
        .\throttl_cnt_reg[7]_1 (wreq_throttl_n_3),
        .tmp_1_i_reg_3012(tmp_1_i_reg_3012),
        .\tmp_1_i_reg_3012_reg[0] (\tmp_1_i_reg_3012_reg[0] ),
        .tmp_87_reg_3214(tmp_87_reg_3214),
        .tmp_87_reg_3214_pp0_iter0_reg(tmp_87_reg_3214_pp0_iter0_reg),
        .\tmp_87_reg_3214_pp0_iter0_reg_reg[0] (\tmp_87_reg_3214_pp0_iter0_reg_reg[0] ),
        .\tmp_87_reg_3214_pp0_iter0_reg_reg[1] (\tmp_87_reg_3214_pp0_iter0_reg_reg[1] ),
        .\tmp_87_reg_3214_reg[0] (\tmp_87_reg_3214_reg[0] ),
        .\tmp_87_reg_3214_reg[1] (\tmp_87_reg_3214_reg[1] ),
        .tmp_94_reg_2970(tmp_94_reg_2970),
        .tmp_94_reg_2970_pp0_iter0_reg(tmp_94_reg_2970_pp0_iter0_reg),
        .\tmp_94_reg_2970_pp0_iter0_reg_reg[0] (\tmp_94_reg_2970_pp0_iter0_reg_reg[0] ),
        .\tmp_reg_2792_reg[0] (\tmp_reg_2792_reg[0] ),
        .x_int_reg(x_int_reg),
        .\x_int_reg_reg[10] (\x_int_reg_reg[10] ),
        .\x_int_reg_reg[5] (\x_int_reg_reg[5] ),
        .\x_int_reg_reg[5]_0 (\x_int_reg_reg[5]_0 ),
        .\x_int_reg_reg[6] (\x_int_reg_reg[6] ));
  design_1_rcReceiver_0_0_rcReceiver_OUT_r_m_axi_throttl wreq_throttl
       (.AWLEN(AWLEN[3:2]),
        .AWVALID_Dummy(AWVALID_Dummy),
        .D(p_0_in__1),
        .E(bus_write_n_120),
        .Q(throttl_cnt_reg),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .\could_multi_bursts.AWVALID_Dummy_reg (bus_write_n_121),
        .\could_multi_bursts.loop_cnt_reg[0] (wreq_throttl_n_3),
        .m_axi_OUT_r_AWREADY(m_axi_OUT_r_AWREADY),
        .m_axi_OUT_r_AWVALID(m_axi_OUT_r_AWVALID),
        .\throttl_cnt_reg[7]_0 (wreq_throttl_n_4));
endmodule

(* ORIG_REF_NAME = "rcReceiver_OUT_r_m_axi_buffer" *) 
module design_1_rcReceiver_0_0_rcReceiver_OUT_r_m_axi_buffer
   (OUT_r_WREADY,
    data_valid,
    \q_tmp_reg[0]_0 ,
    \ap_CS_iter1_fsm_reg[10] ,
    empty_n_reg_0,
    \ap_CS_iter0_fsm_reg[2] ,
    \ap_CS_iter0_fsm_reg[23] ,
    \ap_CS_iter0_fsm_reg[21] ,
    \icmp_reg_3007_reg[0] ,
    \reg_984_reg[0] ,
    \ap_CS_iter0_fsm_reg[21]_0 ,
    ap_ce_reg_reg,
    \channels_13_reg[10] ,
    \data_p2_reg[2] ,
    \data_p2_reg[2]_0 ,
    S,
    \usedw_reg[7]_0 ,
    \channels_12_reg[10] ,
    \reg_980_reg[0] ,
    \tmp_1_i_reg_3012_reg[0] ,
    \op_V_assign_0_7_reg_3043_reg[12] ,
    \channels_9_reg[10] ,
    \channels_9_reg[10]_0 ,
    \channels_13_reg[10]_0 ,
    \usedw_reg[7]_1 ,
    \channels_10_reg[10] ,
    DI,
    \bus_wide_gen.strb_buf_reg[1] ,
    ap_clk,
    D,
    OUT_r_WVALID,
    ap_reg_ioackin_OUT_r_WREADY_reg,
    Q,
    empty_n_reg_1,
    ap_CS_iter1_fsm_state40,
    ap_CS_iter1_fsm_state37,
    ap_CS_iter1_fsm_state38,
    ap_CS_iter1_fsm_state39,
    ap_reg_ioackin_OUT_r_AWREADY_reg,
    \ap_CS_iter0_fsm_reg[23]_0 ,
    \ap_CS_iter1_fsm_reg[4] ,
    \icmp_reg_3007_reg[0]_0 ,
    op_V_assign_0_5_reg_2960,
    \ap_CS_iter1_fsm_reg[1] ,
    s_ready_t_reg,
    \ap_CS_iter1_fsm_reg[12] ,
    OUT_r_AWREADY,
    ap_reg_ioackin_OUT_r_AWREADY_reg_0,
    ap_rst_n,
    or_cond_reg_2812,
    tmp_1_i_reg_3012,
    empty_n_reg_2,
    \bus_wide_gen.WVALID_Dummy_reg ,
    m_axi_OUT_r_WREADY,
    burst_valid,
    E,
    \usedw_reg[5]_0 );
  output OUT_r_WREADY;
  output data_valid;
  output \q_tmp_reg[0]_0 ;
  output [1:0]\ap_CS_iter1_fsm_reg[10] ;
  output empty_n_reg_0;
  output \ap_CS_iter0_fsm_reg[2] ;
  output [4:0]\ap_CS_iter0_fsm_reg[23] ;
  output \ap_CS_iter0_fsm_reg[21] ;
  output \icmp_reg_3007_reg[0] ;
  output [0:0]\reg_984_reg[0] ;
  output \ap_CS_iter0_fsm_reg[21]_0 ;
  output ap_ce_reg_reg;
  output \channels_13_reg[10] ;
  output \data_p2_reg[2] ;
  output \data_p2_reg[2]_0 ;
  output [3:0]S;
  output [5:0]\usedw_reg[7]_0 ;
  output [0:0]\channels_12_reg[10] ;
  output \reg_980_reg[0] ;
  output \tmp_1_i_reg_3012_reg[0] ;
  output [0:0]\op_V_assign_0_7_reg_3043_reg[12] ;
  output [0:0]\channels_9_reg[10] ;
  output \channels_9_reg[10]_0 ;
  output [0:0]\channels_13_reg[10]_0 ;
  output [2:0]\usedw_reg[7]_1 ;
  output [0:0]\channels_10_reg[10] ;
  output [0:0]DI;
  output [17:0]\bus_wide_gen.strb_buf_reg[1] ;
  input ap_clk;
  input [14:0]D;
  input OUT_r_WVALID;
  input ap_reg_ioackin_OUT_r_WREADY_reg;
  input [9:0]Q;
  input empty_n_reg_1;
  input ap_CS_iter1_fsm_state40;
  input ap_CS_iter1_fsm_state37;
  input ap_CS_iter1_fsm_state38;
  input ap_CS_iter1_fsm_state39;
  input ap_reg_ioackin_OUT_r_AWREADY_reg;
  input [7:0]\ap_CS_iter0_fsm_reg[23]_0 ;
  input \ap_CS_iter1_fsm_reg[4] ;
  input \icmp_reg_3007_reg[0]_0 ;
  input [1:0]op_V_assign_0_5_reg_2960;
  input \ap_CS_iter1_fsm_reg[1] ;
  input s_ready_t_reg;
  input \ap_CS_iter1_fsm_reg[12] ;
  input OUT_r_AWREADY;
  input ap_reg_ioackin_OUT_r_AWREADY_reg_0;
  input ap_rst_n;
  input or_cond_reg_2812;
  input tmp_1_i_reg_3012;
  input empty_n_reg_2;
  input \bus_wide_gen.WVALID_Dummy_reg ;
  input m_axi_OUT_r_WREADY;
  input burst_valid;
  input [0:0]E;
  input [6:0]\usedw_reg[5]_0 ;

  wire [14:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire OUT_r_AWREADY;
  wire OUT_r_WREADY;
  wire OUT_r_WVALID;
  wire [9:0]Q;
  wire [3:0]S;
  wire \ap_CS_iter0_fsm[11]_i_4_n_0 ;
  wire \ap_CS_iter0_fsm[11]_i_5_n_0 ;
  wire \ap_CS_iter0_fsm[23]_i_3_n_0 ;
  wire \ap_CS_iter0_fsm[23]_i_4_n_0 ;
  wire \ap_CS_iter0_fsm_reg[21] ;
  wire \ap_CS_iter0_fsm_reg[21]_0 ;
  wire [4:0]\ap_CS_iter0_fsm_reg[23] ;
  wire [7:0]\ap_CS_iter0_fsm_reg[23]_0 ;
  wire \ap_CS_iter0_fsm_reg[2] ;
  wire [1:0]\ap_CS_iter1_fsm_reg[10] ;
  wire \ap_CS_iter1_fsm_reg[12] ;
  wire \ap_CS_iter1_fsm_reg[1] ;
  wire \ap_CS_iter1_fsm_reg[4] ;
  wire ap_CS_iter1_fsm_state37;
  wire ap_CS_iter1_fsm_state38;
  wire ap_CS_iter1_fsm_state39;
  wire ap_CS_iter1_fsm_state40;
  wire ap_ce_reg_reg;
  wire ap_clk;
  wire ap_reg_ioackin_OUT_r_AWREADY_reg;
  wire ap_reg_ioackin_OUT_r_AWREADY_reg_0;
  wire ap_reg_ioackin_OUT_r_WREADY_reg;
  wire ap_rst_n;
  wire burst_valid;
  wire \bus_wide_gen.WVALID_Dummy_reg ;
  wire [17:0]\bus_wide_gen.strb_buf_reg[1] ;
  wire [0:0]\channels_10_reg[10] ;
  wire [0:0]\channels_12_reg[10] ;
  wire \channels_13_reg[10] ;
  wire [0:0]\channels_13_reg[10]_0 ;
  wire [0:0]\channels_9_reg[10] ;
  wire \channels_9_reg[10]_0 ;
  wire \data_p2_reg[2] ;
  wire \data_p2_reg[2]_0 ;
  wire data_valid;
  wire \dout_buf[0]_i_1_n_0 ;
  wire \dout_buf[10]_i_1_n_0 ;
  wire \dout_buf[11]_i_1_n_0 ;
  wire \dout_buf[12]_i_1_n_0 ;
  wire \dout_buf[13]_i_1_n_0 ;
  wire \dout_buf[14]_i_1_n_0 ;
  wire \dout_buf[15]_i_1_n_0 ;
  wire \dout_buf[16]_i_1_n_0 ;
  wire \dout_buf[17]_i_1_n_0 ;
  wire \dout_buf[1]_i_1_n_0 ;
  wire \dout_buf[2]_i_1_n_0 ;
  wire \dout_buf[3]_i_1_n_0 ;
  wire \dout_buf[4]_i_1_n_0 ;
  wire \dout_buf[5]_i_1_n_0 ;
  wire \dout_buf[6]_i_1_n_0 ;
  wire \dout_buf[7]_i_1_n_0 ;
  wire \dout_buf[8]_i_1_n_0 ;
  wire \dout_buf[9]_i_1_n_0 ;
  wire dout_valid_i_1_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__0_n_0;
  wire empty_n_i_3__0_n_0;
  wire empty_n_i_6_n_0;
  wire empty_n_i_7_n_0;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire empty_n_reg_2;
  wire empty_n_reg_n_0;
  wire full_n_i_1_n_0;
  wire full_n_i_2__2_n_0;
  wire full_n_i_3__2_n_0;
  wire \icmp_reg_3007_reg[0] ;
  wire \icmp_reg_3007_reg[0]_0 ;
  wire m_axi_OUT_r_WREADY;
  wire mem_reg_i_25_n_0;
  wire mem_reg_i_26_n_0;
  wire [1:0]op_V_assign_0_5_reg_2960;
  wire [0:0]\op_V_assign_0_7_reg_3043_reg[12] ;
  wire or_cond_reg_2812;
  wire pop;
  wire [17:0]q_buf;
  wire [17:0]q_tmp;
  wire \q_tmp_reg[0]_0 ;
  wire [7:0]raddr;
  wire \raddr[1]_i_1_n_0 ;
  wire \raddr[3]_i_1_n_0 ;
  wire \raddr[4]_i_1_n_0 ;
  wire \raddr[7]_i_2_n_0 ;
  wire \reg_980_reg[0] ;
  wire [0:0]\reg_984_reg[0] ;
  wire [7:0]rnext;
  wire s_ready_t_reg;
  wire show_ahead;
  wire show_ahead0;
  wire tmp_1_i_reg_3012;
  wire \tmp_1_i_reg_3012_reg[0] ;
  wire \usedw[0]_i_1_n_0 ;
  wire \usedw[7]_i_1_n_0 ;
  wire [6:0]\usedw_reg[5]_0 ;
  wire [5:0]\usedw_reg[7]_0 ;
  wire [2:0]\usedw_reg[7]_1 ;
  wire [7:6]usedw_reg__0;
  wire [7:0]waddr;
  wire \waddr[0]_i_1_n_0 ;
  wire \waddr[1]_i_1_n_0 ;
  wire \waddr[2]_i_1_n_0 ;
  wire \waddr[3]_i_1_n_0 ;
  wire \waddr[4]_i_1_n_0 ;
  wire \waddr[5]_i_1__0_n_0 ;
  wire \waddr[6]_i_1_n_0 ;
  wire \waddr[6]_i_2_n_0 ;
  wire \waddr[7]_i_2_n_0 ;
  wire \waddr[7]_i_3_n_0 ;
  wire \waddr[7]_i_4_n_0 ;
  wire [15:0]NLW_mem_reg_DOADO_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPADOP_UNCONNECTED;

  LUT5 #(
    .INIT(32'h5F5DFF5D)) 
    \ap_CS_iter0_fsm[11]_i_3 
       (.I0(\ap_CS_iter0_fsm[11]_i_4_n_0 ),
        .I1(Q[6]),
        .I2(ap_reg_ioackin_OUT_r_AWREADY_reg),
        .I3(Q[7]),
        .I4(empty_n_reg_1),
        .O(\ap_CS_iter0_fsm_reg[2] ));
  LUT6 #(
    .INIT(64'h00F1000000F100F1)) 
    \ap_CS_iter0_fsm[11]_i_4 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(\ap_CS_iter0_fsm[23]_i_3_n_0 ),
        .I3(\ap_CS_iter0_fsm[11]_i_5_n_0 ),
        .I4(\ap_CS_iter1_fsm_reg[1] ),
        .I5(Q[0]),
        .O(\ap_CS_iter0_fsm[11]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'h1F00)) 
    \ap_CS_iter0_fsm[11]_i_5 
       (.I0(OUT_r_WREADY),
        .I1(ap_reg_ioackin_OUT_r_WREADY_reg),
        .I2(empty_n_reg_1),
        .I3(Q[8]),
        .O(\ap_CS_iter0_fsm[11]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_iter0_fsm[17]_i_1 
       (.I0(\ap_CS_iter0_fsm_reg[23]_0 [0]),
        .I1(\ap_CS_iter0_fsm_reg[21] ),
        .I2(\ap_CS_iter0_fsm_reg[23]_0 [1]),
        .O(\ap_CS_iter0_fsm_reg[23] [0]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_iter0_fsm[18]_i_1 
       (.I0(\ap_CS_iter0_fsm_reg[23]_0 [1]),
        .I1(\ap_CS_iter0_fsm_reg[21] ),
        .I2(\ap_CS_iter0_fsm_reg[23]_0 [2]),
        .O(\ap_CS_iter0_fsm_reg[23] [1]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_CS_iter0_fsm[19]_i_1 
       (.I0(\ap_CS_iter0_fsm_reg[21] ),
        .I1(\ap_CS_iter0_fsm_reg[23]_0 [2]),
        .I2(empty_n_reg_2),
        .I3(\ap_CS_iter0_fsm_reg[23]_0 [3]),
        .O(\ap_CS_iter0_fsm_reg[23] [2]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_CS_iter0_fsm[21]_i_1 
       (.I0(\ap_CS_iter0_fsm_reg[23]_0 [4]),
        .I1(\ap_CS_iter0_fsm_reg[21] ),
        .I2(\ap_CS_iter1_fsm_reg[4] ),
        .I3(\ap_CS_iter0_fsm_reg[23]_0 [5]),
        .O(\ap_CS_iter0_fsm_reg[23] [3]));
  LUT4 #(
    .INIT(16'h0200)) 
    \ap_CS_iter0_fsm[21]_i_2 
       (.I0(\ap_CS_iter0_fsm_reg[21]_0 ),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(\ap_CS_iter1_fsm_reg[12] ),
        .O(\ap_CS_iter0_fsm_reg[21] ));
  LUT6 #(
    .INIT(64'h0000008000000888)) 
    \ap_CS_iter0_fsm[21]_i_3 
       (.I0(\ap_CS_iter0_fsm[11]_i_4_n_0 ),
        .I1(ap_reg_ioackin_OUT_r_AWREADY_reg),
        .I2(empty_n_reg_1),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[7]),
        .O(\ap_CS_iter0_fsm_reg[21]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_iter0_fsm[23]_i_1 
       (.I0(\channels_13_reg[10] ),
        .I1(\ap_CS_iter1_fsm_reg[4] ),
        .I2(\ap_CS_iter0_fsm_reg[23]_0 [7]),
        .O(\ap_CS_iter0_fsm_reg[23] [4]));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \ap_CS_iter0_fsm[23]_i_2 
       (.I0(Q[0]),
        .I1(\ap_CS_iter0_fsm[23]_i_3_n_0 ),
        .I2(Q[1]),
        .I3(\ap_CS_iter0_fsm_reg[23]_0 [6]),
        .I4(\ap_CS_iter0_fsm[23]_i_4_n_0 ),
        .I5(\ap_CS_iter1_fsm_reg[12] ),
        .O(\channels_13_reg[10] ));
  LUT5 #(
    .INIT(32'hEEE00000)) 
    \ap_CS_iter0_fsm[23]_i_3 
       (.I0(OUT_r_WREADY),
        .I1(ap_reg_ioackin_OUT_r_WREADY_reg),
        .I2(OUT_r_AWREADY),
        .I3(ap_reg_ioackin_OUT_r_AWREADY_reg_0),
        .I4(empty_n_reg_1),
        .O(\ap_CS_iter0_fsm[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEEE0000000000000)) 
    \ap_CS_iter0_fsm[23]_i_4 
       (.I0(OUT_r_WREADY),
        .I1(ap_reg_ioackin_OUT_r_WREADY_reg),
        .I2(OUT_r_AWREADY),
        .I3(ap_reg_ioackin_OUT_r_AWREADY_reg_0),
        .I4(Q[2]),
        .I5(empty_n_reg_1),
        .O(\ap_CS_iter0_fsm[23]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'hE0FFE000)) 
    \ap_CS_iter1_fsm[10]_i_1 
       (.I0(OUT_r_WREADY),
        .I1(ap_reg_ioackin_OUT_r_WREADY_reg),
        .I2(Q[8]),
        .I3(empty_n_reg_1),
        .I4(Q[9]),
        .O(\ap_CS_iter1_fsm_reg[10] [1]));
  LUT6 #(
    .INIT(64'hFFAA02AA02AA02AA)) 
    \ap_CS_iter1_fsm[9]_i_1 
       (.I0(Q[8]),
        .I1(ap_reg_ioackin_OUT_r_WREADY_reg),
        .I2(OUT_r_WREADY),
        .I3(empty_n_reg_1),
        .I4(Q[7]),
        .I5(ap_reg_ioackin_OUT_r_AWREADY_reg),
        .O(\ap_CS_iter1_fsm_reg[10] [0]));
  LUT5 #(
    .INIT(32'hE000FFFF)) 
    ap_ce_reg_i_3
       (.I0(OUT_r_WREADY),
        .I1(ap_reg_ioackin_OUT_r_WREADY_reg),
        .I2(empty_n_reg_1),
        .I3(Q[0]),
        .I4(s_ready_t_reg),
        .O(ap_ce_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_ce_reg_i_3__0
       (.I0(\ap_CS_iter0_fsm_reg[21] ),
        .I1(\ap_CS_iter0_fsm_reg[23]_0 [0]),
        .O(\channels_9_reg[10]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \channels_10[10]_i_1 
       (.I0(\ap_CS_iter0_fsm_reg[21] ),
        .I1(\ap_CS_iter0_fsm_reg[23]_0 [2]),
        .I2(or_cond_reg_2812),
        .O(\channels_10_reg[10] ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \channels_12[10]_i_1 
       (.I0(\ap_CS_iter0_fsm_reg[23]_0 [4]),
        .I1(\ap_CS_iter0_fsm_reg[21] ),
        .I2(or_cond_reg_2812),
        .O(\channels_12_reg[10] ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \channels_13[10]_i_1 
       (.I0(\channels_13_reg[10] ),
        .I1(or_cond_reg_2812),
        .O(\channels_13_reg[10]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \channels_9[10]_i_1 
       (.I0(\channels_9_reg[10]_0 ),
        .I1(or_cond_reg_2812),
        .O(\channels_9_reg[10] ));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.awaddr_buf[31]_i_1 
       (.I0(ap_rst_n),
        .O(\q_tmp_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \data_p2[2]_i_8 
       (.I0(Q[8]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[4]),
        .O(\data_p2_reg[2] ));
  LUT4 #(
    .INIT(16'h0001)) 
    \data_p2[2]_i_9 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[5]),
        .I3(Q[7]),
        .O(\data_p2_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[15]_i_1 
       (.I0(q_buf[15]),
        .I1(show_ahead),
        .O(\dout_buf[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1] [0]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1] [10]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1] [11]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1] [12]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1] [13]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1] [14]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1] [15]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1] [16]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1] [17]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1] [1]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1] [2]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1] [3]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1] [4]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1] [5]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1] [6]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1] [7]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1] [8]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1] [9]),
        .R(\q_tmp_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hFFFF08AA)) 
    dout_valid_i_1
       (.I0(data_valid),
        .I1(\bus_wide_gen.WVALID_Dummy_reg ),
        .I2(m_axi_OUT_r_WREADY),
        .I3(burst_valid),
        .I4(empty_n_reg_n_0),
        .O(dout_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1_n_0),
        .Q(data_valid),
        .R(\q_tmp_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFDFDFDF0FD0D0D0)) 
    empty_n_i_1
       (.I0(\usedw_reg[7]_0 [0]),
        .I1(empty_n_i_2__0_n_0),
        .I2(pop),
        .I3(OUT_r_WVALID),
        .I4(OUT_r_WREADY),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_2__0
       (.I0(\usedw_reg[7]_0 [5]),
        .I1(\usedw_reg[7]_0 [3]),
        .I2(\usedw_reg[7]_0 [2]),
        .I3(empty_n_i_3__0_n_0),
        .O(empty_n_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_3__0
       (.I0(usedw_reg__0[7]),
        .I1(usedw_reg__0[6]),
        .I2(\usedw_reg[7]_0 [1]),
        .I3(\usedw_reg[7]_0 [4]),
        .O(empty_n_i_3__0_n_0));
  LUT6 #(
    .INIT(64'hFFEEFFEEFFEEFEEE)) 
    empty_n_i_4
       (.I0(empty_n_i_6_n_0),
        .I1(empty_n_i_7_n_0),
        .I2(ap_CS_iter1_fsm_state40),
        .I3(empty_n_reg_1),
        .I4(Q[9]),
        .I5(ap_CS_iter1_fsm_state37),
        .O(empty_n_reg_0));
  LUT6 #(
    .INIT(64'hEEE0000000000000)) 
    empty_n_i_6
       (.I0(OUT_r_WREADY),
        .I1(ap_reg_ioackin_OUT_r_WREADY_reg),
        .I2(OUT_r_AWREADY),
        .I3(ap_reg_ioackin_OUT_r_AWREADY_reg_0),
        .I4(Q[7]),
        .I5(empty_n_reg_1),
        .O(empty_n_i_6_n_0));
  LUT6 #(
    .INIT(64'hFF00FF00FF00E000)) 
    empty_n_i_7
       (.I0(OUT_r_WREADY),
        .I1(ap_reg_ioackin_OUT_r_WREADY_reg),
        .I2(Q[8]),
        .I3(empty_n_reg_1),
        .I4(ap_CS_iter1_fsm_state38),
        .I5(ap_CS_iter1_fsm_state39),
        .O(empty_n_i_7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(\q_tmp_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hFFFFD5F5)) 
    full_n_i_1
       (.I0(ap_rst_n),
        .I1(full_n_i_2__2_n_0),
        .I2(OUT_r_WREADY),
        .I3(OUT_r_WVALID),
        .I4(pop),
        .O(full_n_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    full_n_i_2__2
       (.I0(\usedw_reg[7]_0 [4]),
        .I1(\usedw_reg[7]_0 [3]),
        .I2(\usedw_reg[7]_0 [5]),
        .I3(\usedw_reg[7]_0 [2]),
        .I4(full_n_i_3__2_n_0),
        .O(full_n_i_2__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__2
       (.I0(usedw_reg__0[7]),
        .I1(usedw_reg__0[6]),
        .I2(\usedw_reg[7]_0 [1]),
        .I3(\usedw_reg[7]_0 [0]),
        .O(full_n_i_3__2_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_0),
        .Q(OUT_r_WREADY),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h03AAAAAA)) 
    \icmp_reg_3007[0]_i_1 
       (.I0(\icmp_reg_3007_reg[0]_0 ),
        .I1(op_V_assign_0_5_reg_2960[1]),
        .I2(op_V_assign_0_5_reg_2960[0]),
        .I3(\ap_CS_iter0_fsm_reg[21] ),
        .I4(\ap_CS_iter0_fsm_reg[23]_0 [1]),
        .O(\icmp_reg_3007_reg[0] ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4608" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,waddr,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,rnext,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,D}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(NLW_mem_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO(q_buf[15:0]),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(q_buf[17:16]),
        .ENARDEN(OUT_r_WREADY),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({OUT_r_WVALID,OUT_r_WVALID}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hBF40)) 
    mem_reg_i_1
       (.I0(mem_reg_i_25_n_0),
        .I1(raddr[6]),
        .I2(pop),
        .I3(raddr[7]),
        .O(rnext[7]));
  LUT3 #(
    .INIT(8'h9A)) 
    mem_reg_i_2
       (.I0(raddr[6]),
        .I1(mem_reg_i_25_n_0),
        .I2(pop),
        .O(rnext[6]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    mem_reg_i_25
       (.I0(raddr[4]),
        .I1(raddr[3]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[2]),
        .I5(raddr[5]),
        .O(mem_reg_i_25_n_0));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    mem_reg_i_26
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[3]),
        .I4(raddr[4]),
        .O(mem_reg_i_26_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    mem_reg_i_3
       (.I0(raddr[5]),
        .I1(mem_reg_i_26_n_0),
        .I2(pop),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    mem_reg_i_4
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[3]),
        .I4(pop),
        .I5(raddr[4]),
        .O(rnext[4]));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    mem_reg_i_5
       (.I0(raddr[0]),
        .I1(raddr[1]),
        .I2(raddr[2]),
        .I3(pop),
        .I4(raddr[3]),
        .O(rnext[3]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    mem_reg_i_6
       (.I0(raddr[2]),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .I3(pop),
        .O(rnext[2]));
  LUT3 #(
    .INIT(8'h78)) 
    mem_reg_i_7
       (.I0(raddr[0]),
        .I1(pop),
        .I2(raddr[1]),
        .O(rnext[1]));
  LUT6 #(
    .INIT(64'h55959999AAAAAAAA)) 
    mem_reg_i_8
       (.I0(raddr[0]),
        .I1(data_valid),
        .I2(\bus_wide_gen.WVALID_Dummy_reg ),
        .I3(m_axi_OUT_r_WREADY),
        .I4(burst_valid),
        .I5(empty_n_reg_n_0),
        .O(rnext[0]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \op_V_assign_0_7_reg_3043[12]_i_1 
       (.I0(\ap_CS_iter0_fsm_reg[21] ),
        .I1(\ap_CS_iter0_fsm_reg[23]_0 [2]),
        .O(\op_V_assign_0_7_reg_3043_reg[12] ));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1
       (.I0(usedw_reg__0[6]),
        .I1(usedw_reg__0[7]),
        .O(\usedw_reg[7]_1 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2
       (.I0(\usedw_reg[7]_0 [5]),
        .I1(usedw_reg__0[6]),
        .O(\usedw_reg[7]_1 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_3__0
       (.I0(\usedw_reg[7]_0 [4]),
        .I1(\usedw_reg[7]_0 [5]),
        .O(\usedw_reg[7]_1 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1__0
       (.I0(\usedw_reg[7]_0 [1]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2__0
       (.I0(\usedw_reg[7]_0 [3]),
        .I1(\usedw_reg[7]_0 [4]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3__0
       (.I0(\usedw_reg[7]_0 [2]),
        .I1(\usedw_reg[7]_0 [3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4__0
       (.I0(\usedw_reg[7]_0 [1]),
        .I1(\usedw_reg[7]_0 [2]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h6555)) 
    p_0_out_carry_i_5
       (.I0(\usedw_reg[7]_0 [1]),
        .I1(pop),
        .I2(OUT_r_WVALID),
        .I3(OUT_r_WREADY),
        .O(S[0]));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(q_tmp[0]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(q_tmp[10]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(q_tmp[11]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(q_tmp[12]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(q_tmp[13]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(q_tmp[14]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(1'b1),
        .Q(q_tmp[17]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(q_tmp[1]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(q_tmp[2]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(q_tmp[3]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(q_tmp[4]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(q_tmp[5]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(q_tmp[6]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(q_tmp[7]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(q_tmp[8]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(q_tmp[9]),
        .R(\q_tmp_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \raddr[1]_i_1 
       (.I0(raddr[0]),
        .I1(raddr[1]),
        .O(\raddr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \raddr[3]_i_1 
       (.I0(raddr[3]),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .I3(raddr[2]),
        .O(\raddr[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \raddr[4]_i_1 
       (.I0(raddr[4]),
        .I1(raddr[2]),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .I4(raddr[3]),
        .O(\raddr[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8088AAAA)) 
    \raddr[7]_i_1 
       (.I0(empty_n_reg_n_0),
        .I1(burst_valid),
        .I2(m_axi_OUT_r_WREADY),
        .I3(\bus_wide_gen.WVALID_Dummy_reg ),
        .I4(data_valid),
        .O(pop));
  LUT3 #(
    .INIT(8'h9A)) 
    \raddr[7]_i_2 
       (.I0(raddr[7]),
        .I1(mem_reg_i_25_n_0),
        .I2(raddr[6]),
        .O(\raddr[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[1]_i_1_n_0 ),
        .Q(raddr[1]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[3]_i_1_n_0 ),
        .Q(raddr[3]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[4]_i_1_n_0 ),
        .Q(raddr[4]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[7]_i_2_n_0 ),
        .Q(raddr[7]),
        .R(\q_tmp_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_980[12]_i_4 
       (.I0(\ap_CS_iter0_fsm_reg[21] ),
        .I1(\ap_CS_iter0_fsm_reg[23]_0 [4]),
        .O(\reg_980_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \reg_984[12]_i_1 
       (.I0(\ap_CS_iter0_fsm_reg[23]_0 [1]),
        .I1(\ap_CS_iter0_fsm_reg[21] ),
        .I2(\ap_CS_iter1_fsm_reg[4] ),
        .I3(\ap_CS_iter0_fsm_reg[23]_0 [5]),
        .O(\reg_984_reg[0] ));
  LUT5 #(
    .INIT(32'h40000040)) 
    show_ahead_i_1
       (.I0(empty_n_i_2__0_n_0),
        .I1(OUT_r_WREADY),
        .I2(OUT_r_WVALID),
        .I3(\usedw_reg[7]_0 [0]),
        .I4(pop),
        .O(show_ahead0));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(\q_tmp_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h7FFF7000)) 
    \tmp_1_i_reg_3012[0]_i_1 
       (.I0(op_V_assign_0_5_reg_2960[1]),
        .I1(op_V_assign_0_5_reg_2960[0]),
        .I2(\ap_CS_iter0_fsm_reg[21] ),
        .I3(\ap_CS_iter0_fsm_reg[23]_0 [1]),
        .I4(tmp_1_i_reg_3012),
        .O(\tmp_1_i_reg_3012_reg[0] ));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1 
       (.I0(\usedw_reg[7]_0 [0]),
        .O(\usedw[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \usedw[7]_i_1 
       (.I0(pop),
        .I1(OUT_r_WREADY),
        .I2(OUT_r_WVALID),
        .O(\usedw[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw[0]_i_1_n_0 ),
        .Q(\usedw_reg[7]_0 [0]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw_reg[5]_0 [0]),
        .Q(\usedw_reg[7]_0 [1]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw_reg[5]_0 [1]),
        .Q(\usedw_reg[7]_0 [2]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw_reg[5]_0 [2]),
        .Q(\usedw_reg[7]_0 [3]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw_reg[5]_0 [3]),
        .Q(\usedw_reg[7]_0 [4]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw_reg[5]_0 [4]),
        .Q(\usedw_reg[7]_0 [5]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw_reg[5]_0 [5]),
        .Q(usedw_reg__0[6]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw_reg[5]_0 [6]),
        .Q(usedw_reg__0[7]),
        .R(\q_tmp_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1__0 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2_n_0 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2 
       (.I0(\waddr[7]_i_3_n_0 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_4_n_0 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_3 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_4 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[0]_i_1_n_0 ),
        .Q(waddr[0]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[1]_i_1_n_0 ),
        .Q(waddr[1]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[2]_i_1_n_0 ),
        .Q(waddr[2]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[3]_i_1_n_0 ),
        .Q(waddr[3]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[4]_i_1_n_0 ),
        .Q(waddr[4]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[5]_i_1__0_n_0 ),
        .Q(waddr[5]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[6]_i_1_n_0 ),
        .Q(waddr[6]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[7]_i_2_n_0 ),
        .Q(waddr[7]),
        .R(\q_tmp_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "rcReceiver_OUT_r_m_axi_buffer" *) 
module design_1_rcReceiver_0_0_rcReceiver_OUT_r_m_axi_buffer__parameterized0
   (m_axi_OUT_r_RREADY,
    S,
    Q,
    \usedw_reg[7]_0 ,
    \bus_wide_gen.split_cnt_buf_reg[0] ,
    DI,
    \bus_wide_gen.rdata_valid_t_reg ,
    SR,
    ap_clk,
    m_axi_OUT_r_RVALID,
    ap_rst_n,
    \bus_wide_gen.rdata_valid_t_reg_0 ,
    rdata_ack_t,
    \bus_wide_gen.split_cnt_buf_reg[0]_0 ,
    D);
  output m_axi_OUT_r_RREADY;
  output [3:0]S;
  output [5:0]Q;
  output [2:0]\usedw_reg[7]_0 ;
  output \bus_wide_gen.split_cnt_buf_reg[0] ;
  output [0:0]DI;
  output \bus_wide_gen.rdata_valid_t_reg ;
  input [0:0]SR;
  input ap_clk;
  input m_axi_OUT_r_RVALID;
  input ap_rst_n;
  input \bus_wide_gen.rdata_valid_t_reg_0 ;
  input rdata_ack_t;
  input \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  input [6:0]D;

  wire [6:0]D;
  wire [0:0]DI;
  wire [5:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire beat_valid;
  wire \bus_wide_gen.rdata_valid_t_reg ;
  wire \bus_wide_gen.rdata_valid_t_reg_0 ;
  wire \bus_wide_gen.split_cnt_buf_reg[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  wire dout_valid_i_1__0_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__2_n_0;
  wire empty_n_i_3__1_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__0_n_0;
  wire full_n_i_2__3_n_0;
  wire full_n_i_3__3_n_0;
  wire m_axi_OUT_r_RREADY;
  wire m_axi_OUT_r_RVALID;
  wire pop;
  wire rdata_ack_t;
  wire \usedw[0]_i_1__0_n_0 ;
  wire \usedw[7]_i_1__0_n_0 ;
  wire [2:0]\usedw_reg[7]_0 ;
  wire [7:6]usedw_reg__0;

  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'hEF22)) 
    \bus_wide_gen.rdata_valid_t_i_1 
       (.I0(beat_valid),
        .I1(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I2(rdata_ack_t),
        .I3(\bus_wide_gen.rdata_valid_t_reg_0 ),
        .O(\bus_wide_gen.rdata_valid_t_reg ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'h00A08808)) 
    \bus_wide_gen.split_cnt_buf[0]_i_1 
       (.I0(ap_rst_n),
        .I1(beat_valid),
        .I2(\bus_wide_gen.rdata_valid_t_reg_0 ),
        .I3(rdata_ack_t),
        .I4(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .O(\bus_wide_gen.split_cnt_buf_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'hFFFF08AA)) 
    dout_valid_i_1__0
       (.I0(beat_valid),
        .I1(\bus_wide_gen.rdata_valid_t_reg_0 ),
        .I2(rdata_ack_t),
        .I3(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I4(empty_n_reg_n_0),
        .O(dout_valid_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1__0_n_0),
        .Q(beat_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFEFEFEF0FE0E0E0)) 
    empty_n_i_1
       (.I0(empty_n_i_2__2_n_0),
        .I1(empty_n_i_3__1_n_0),
        .I2(pop),
        .I3(m_axi_OUT_r_RVALID),
        .I4(m_axi_OUT_r_RREADY),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_2__2
       (.I0(usedw_reg__0[7]),
        .I1(usedw_reg__0[6]),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(empty_n_i_2__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    empty_n_i_3__1
       (.I0(Q[0]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[1]),
        .O(empty_n_i_3__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD55FF55)) 
    full_n_i_1__0
       (.I0(ap_rst_n),
        .I1(full_n_i_2__3_n_0),
        .I2(full_n_i_3__3_n_0),
        .I3(m_axi_OUT_r_RREADY),
        .I4(m_axi_OUT_r_RVALID),
        .I5(pop),
        .O(full_n_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_2__3
       (.I0(Q[5]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[3]),
        .O(full_n_i_2__3_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__3
       (.I0(usedw_reg__0[7]),
        .I1(usedw_reg__0[6]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(full_n_i_3__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'h8088AAAA)) 
    full_n_i_4__1
       (.I0(empty_n_reg_n_0),
        .I1(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I2(rdata_ack_t),
        .I3(\bus_wide_gen.rdata_valid_t_reg_0 ),
        .I4(beat_valid),
        .O(pop));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_0),
        .Q(m_axi_OUT_r_RREADY),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1__0
       (.I0(usedw_reg__0[6]),
        .I1(usedw_reg__0[7]),
        .O(\usedw_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2__0
       (.I0(Q[5]),
        .I1(usedw_reg__0[6]),
        .O(\usedw_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_3
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(\usedw_reg[7]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1
       (.I0(Q[1]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h6555)) 
    p_0_out_carry_i_5__0
       (.I0(Q[1]),
        .I1(pop),
        .I2(m_axi_OUT_r_RVALID),
        .I3(m_axi_OUT_r_RREADY),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1__0 
       (.I0(Q[0]),
        .O(\usedw[0]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \usedw[7]_i_1__0 
       (.I0(pop),
        .I1(m_axi_OUT_r_RREADY),
        .I2(m_axi_OUT_r_RVALID),
        .O(\usedw[7]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(\usedw[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(D[0]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(D[1]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(D[2]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(D[3]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(D[4]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(D[5]),
        .Q(usedw_reg__0[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(D[6]),
        .Q(usedw_reg__0[7]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "rcReceiver_OUT_r_m_axi_fifo" *) 
module design_1_rcReceiver_0_0_rcReceiver_OUT_r_m_axi_fifo
   (burst_valid,
    fifo_burst_ready,
    E,
    \bus_wide_gen.len_cnt_reg[7] ,
    \bus_wide_gen.first_pad_reg ,
    \bus_wide_gen.WVALID_Dummy_reg ,
    \could_multi_bursts.awlen_buf_reg[3] ,
    \could_multi_bursts.awlen_buf_reg[3]_0 ,
    in,
    \bus_wide_gen.data_buf_reg[15] ,
    \bus_wide_gen.pad_oh_reg_reg[1] ,
    \bus_wide_gen.data_buf_reg[16] ,
    \bus_wide_gen.data_buf_reg[0] ,
    \bus_wide_gen.len_cnt_reg[7]_0 ,
    \could_multi_bursts.awaddr_buf_reg[31] ,
    \bus_wide_gen.WLAST_Dummy_reg ,
    \bus_wide_gen.strb_buf_reg[1] ,
    \bus_wide_gen.strb_buf_reg[0] ,
    \bus_wide_gen.strb_buf_reg[3] ,
    \bus_wide_gen.strb_buf_reg[2] ,
    SR,
    ap_clk,
    m_axi_OUT_r_WREADY,
    \bus_wide_gen.WVALID_Dummy_reg_0 ,
    \bus_wide_gen.pad_oh_reg_reg[1]_0 ,
    \bus_wide_gen.first_pad_reg_0 ,
    data_valid,
    Q,
    ap_rst_n,
    \sect_end_buf_reg[1] ,
    \sect_len_buf_reg[9] ,
    \could_multi_bursts.next_loop ,
    invalid_len_event_reg2,
    \could_multi_bursts.loop_cnt_reg[5] ,
    \sect_addr_buf_reg[1] ,
    push,
    m_axi_OUT_r_WLAST,
    m_axi_OUT_r_WSTRB,
    \dout_buf_reg[17] );
  output burst_valid;
  output fifo_burst_ready;
  output [0:0]E;
  output [0:0]\bus_wide_gen.len_cnt_reg[7] ;
  output \bus_wide_gen.first_pad_reg ;
  output \bus_wide_gen.WVALID_Dummy_reg ;
  output \could_multi_bursts.awlen_buf_reg[3] ;
  output \could_multi_bursts.awlen_buf_reg[3]_0 ;
  output [3:0]in;
  output [0:0]\bus_wide_gen.data_buf_reg[15] ;
  output \bus_wide_gen.pad_oh_reg_reg[1] ;
  output [0:0]\bus_wide_gen.data_buf_reg[16] ;
  output [0:0]\bus_wide_gen.data_buf_reg[0] ;
  output [0:0]\bus_wide_gen.len_cnt_reg[7]_0 ;
  output \could_multi_bursts.awaddr_buf_reg[31] ;
  output \bus_wide_gen.WLAST_Dummy_reg ;
  output \bus_wide_gen.strb_buf_reg[1] ;
  output \bus_wide_gen.strb_buf_reg[0] ;
  output \bus_wide_gen.strb_buf_reg[3] ;
  output \bus_wide_gen.strb_buf_reg[2] ;
  input [0:0]SR;
  input ap_clk;
  input m_axi_OUT_r_WREADY;
  input \bus_wide_gen.WVALID_Dummy_reg_0 ;
  input \bus_wide_gen.pad_oh_reg_reg[1]_0 ;
  input \bus_wide_gen.first_pad_reg_0 ;
  input data_valid;
  input [7:0]Q;
  input ap_rst_n;
  input \sect_end_buf_reg[1] ;
  input [9:0]\sect_len_buf_reg[9] ;
  input \could_multi_bursts.next_loop ;
  input invalid_len_event_reg2;
  input [5:0]\could_multi_bursts.loop_cnt_reg[5] ;
  input [0:0]\sect_addr_buf_reg[1] ;
  input push;
  input m_axi_OUT_r_WLAST;
  input [3:0]m_axi_OUT_r_WSTRB;
  input [1:0]\dout_buf_reg[17] ;

  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire burst_valid;
  wire \bus_wide_gen.WLAST_Dummy_reg ;
  wire \bus_wide_gen.WVALID_Dummy_i_2_n_0 ;
  wire \bus_wide_gen.WVALID_Dummy_i_3_n_0 ;
  wire \bus_wide_gen.WVALID_Dummy_i_4_n_0 ;
  wire \bus_wide_gen.WVALID_Dummy_reg ;
  wire \bus_wide_gen.WVALID_Dummy_reg_0 ;
  wire [9:8]\bus_wide_gen.burst_pack ;
  wire \bus_wide_gen.data_buf[15]_i_3_n_0 ;
  wire \bus_wide_gen.data_buf[31]_i_3_n_0 ;
  wire \bus_wide_gen.data_buf[31]_i_4_n_0 ;
  wire \bus_wide_gen.data_buf[31]_i_5_n_0 ;
  wire \bus_wide_gen.data_buf[31]_i_6_n_0 ;
  wire \bus_wide_gen.data_buf[31]_i_7_n_0 ;
  wire \bus_wide_gen.data_buf[31]_i_8_n_0 ;
  wire [0:0]\bus_wide_gen.data_buf_reg[0] ;
  wire [0:0]\bus_wide_gen.data_buf_reg[15] ;
  wire [0:0]\bus_wide_gen.data_buf_reg[16] ;
  wire \bus_wide_gen.first_pad_reg ;
  wire \bus_wide_gen.first_pad_reg_0 ;
  wire [0:0]\bus_wide_gen.len_cnt_reg[7] ;
  wire [0:0]\bus_wide_gen.len_cnt_reg[7]_0 ;
  wire \bus_wide_gen.pad_oh_reg_reg[1] ;
  wire \bus_wide_gen.pad_oh_reg_reg[1]_0 ;
  wire \bus_wide_gen.strb_buf_reg[0] ;
  wire \bus_wide_gen.strb_buf_reg[1] ;
  wire \bus_wide_gen.strb_buf_reg[2] ;
  wire \bus_wide_gen.strb_buf_reg[3] ;
  wire [9:8]\bus_wide_gen.tmp_burst_info ;
  wire \could_multi_bursts.awaddr_buf_reg[31] ;
  wire \could_multi_bursts.awlen_buf_reg[3] ;
  wire \could_multi_bursts.awlen_buf_reg[3]_0 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg[5] ;
  wire \could_multi_bursts.next_loop ;
  wire data_valid;
  wire data_vld_i_1_n_0;
  wire data_vld_reg_n_0;
  wire [1:0]\dout_buf_reg[17] ;
  wire empty_n_i_1__2_n_0;
  wire empty_n_i_2_n_0;
  wire empty_n_i_3_n_0;
  wire fifo_burst_ready;
  wire full_n_i_1__1_n_0;
  wire full_n_i_2_n_0;
  wire full_n_i_3_n_0;
  wire full_n_i_4__2_n_0;
  wire [3:0]in;
  wire invalid_len_event_reg2;
  wire m_axi_OUT_r_WLAST;
  wire m_axi_OUT_r_WREADY;
  wire [3:0]m_axi_OUT_r_WSTRB;
  wire \mem_reg[4][0]_srl5_n_0 ;
  wire \mem_reg[4][1]_srl5_n_0 ;
  wire \mem_reg[4][2]_srl5_n_0 ;
  wire \mem_reg[4][3]_srl5_n_0 ;
  wire \mem_reg[4][8]_srl5_n_0 ;
  wire \mem_reg[4][9]_srl5_n_0 ;
  wire \pout[0]_i_1_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout_reg_n_0_[0] ;
  wire \pout_reg_n_0_[1] ;
  wire \pout_reg_n_0_[2] ;
  wire push;
  wire [3:0]q;
  wire [0:0]\sect_addr_buf_reg[1] ;
  wire \sect_end_buf_reg[1] ;
  wire [9:0]\sect_len_buf_reg[9] ;

  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'h0808FB08)) 
    \bus_wide_gen.WLAST_Dummy_i_1 
       (.I0(m_axi_OUT_r_WLAST),
        .I1(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .I2(m_axi_OUT_r_WREADY),
        .I3(\bus_wide_gen.data_buf[31]_i_3_n_0 ),
        .I4(\bus_wide_gen.WVALID_Dummy_i_2_n_0 ),
        .O(\bus_wide_gen.WLAST_Dummy_reg ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'h5D)) 
    \bus_wide_gen.WVALID_Dummy_i_1 
       (.I0(\bus_wide_gen.WVALID_Dummy_i_2_n_0 ),
        .I1(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .I2(m_axi_OUT_r_WREADY),
        .O(\bus_wide_gen.WVALID_Dummy_reg ));
  LUT6 #(
    .INIT(64'hAAFF57FFFFFFFFFF)) 
    \bus_wide_gen.WVALID_Dummy_i_2 
       (.I0(\bus_wide_gen.data_buf[31]_i_4_n_0 ),
        .I1(\bus_wide_gen.pad_oh_reg_reg[1]_0 ),
        .I2(\bus_wide_gen.first_pad_reg_0 ),
        .I3(data_valid),
        .I4(\bus_wide_gen.WVALID_Dummy_i_3_n_0 ),
        .I5(\bus_wide_gen.WVALID_Dummy_i_4_n_0 ),
        .O(\bus_wide_gen.WVALID_Dummy_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004004)) 
    \bus_wide_gen.WVALID_Dummy_i_3 
       (.I0(\bus_wide_gen.data_buf[31]_i_6_n_0 ),
        .I1(burst_valid),
        .I2(Q[3]),
        .I3(q[3]),
        .I4(empty_n_i_3_n_0),
        .I5(\bus_wide_gen.burst_pack [8]),
        .O(\bus_wide_gen.WVALID_Dummy_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'hD000)) 
    \bus_wide_gen.WVALID_Dummy_i_4 
       (.I0(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .I1(m_axi_OUT_r_WREADY),
        .I2(burst_valid),
        .I3(data_valid),
        .O(\bus_wide_gen.WVALID_Dummy_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \bus_wide_gen.data_buf[15]_i_1 
       (.I0(\bus_wide_gen.data_buf[15]_i_3_n_0 ),
        .I1(m_axi_OUT_r_WREADY),
        .I2(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .O(\bus_wide_gen.data_buf_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'h4044)) 
    \bus_wide_gen.data_buf[15]_i_2 
       (.I0(\bus_wide_gen.data_buf[31]_i_4_n_0 ),
        .I1(data_valid),
        .I2(m_axi_OUT_r_WREADY),
        .I3(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .O(\bus_wide_gen.data_buf_reg[15] ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \bus_wide_gen.data_buf[15]_i_3 
       (.I0(\bus_wide_gen.data_buf[31]_i_8_n_0 ),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\bus_wide_gen.data_buf[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'h4044)) 
    \bus_wide_gen.data_buf[31]_i_1 
       (.I0(\bus_wide_gen.burst_pack [8]),
        .I1(\bus_wide_gen.data_buf[31]_i_3_n_0 ),
        .I2(m_axi_OUT_r_WREADY),
        .I3(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .O(\bus_wide_gen.data_buf_reg[16] ));
  LUT6 #(
    .INIT(64'hB0B0B00000000000)) 
    \bus_wide_gen.data_buf[31]_i_2 
       (.I0(m_axi_OUT_r_WREADY),
        .I1(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .I2(\bus_wide_gen.data_buf[31]_i_4_n_0 ),
        .I3(\bus_wide_gen.pad_oh_reg_reg[1]_0 ),
        .I4(\bus_wide_gen.first_pad_reg_0 ),
        .I5(data_valid),
        .O(E));
  LUT6 #(
    .INIT(64'h0000000020200020)) 
    \bus_wide_gen.data_buf[31]_i_3 
       (.I0(\bus_wide_gen.data_buf[31]_i_5_n_0 ),
        .I1(\bus_wide_gen.data_buf[31]_i_6_n_0 ),
        .I2(burst_valid),
        .I3(q[0]),
        .I4(Q[0]),
        .I5(\bus_wide_gen.data_buf[31]_i_7_n_0 ),
        .O(\bus_wide_gen.data_buf[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00010000FFFFFFFF)) 
    \bus_wide_gen.data_buf[31]_i_4 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\bus_wide_gen.data_buf[31]_i_8_n_0 ),
        .I5(\bus_wide_gen.first_pad_reg_0 ),
        .O(\bus_wide_gen.data_buf[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hD00D)) 
    \bus_wide_gen.data_buf[31]_i_5 
       (.I0(Q[3]),
        .I1(q[3]),
        .I2(q[1]),
        .I3(Q[1]),
        .O(\bus_wide_gen.data_buf[31]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \bus_wide_gen.data_buf[31]_i_6 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[7]),
        .I3(Q[6]),
        .O(\bus_wide_gen.data_buf[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h2FF22FF2FFFF2FF2)) 
    \bus_wide_gen.data_buf[31]_i_7 
       (.I0(q[3]),
        .I1(Q[3]),
        .I2(q[2]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(q[0]),
        .O(\bus_wide_gen.data_buf[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \bus_wide_gen.data_buf[31]_i_8 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(burst_valid),
        .I4(Q[3]),
        .I5(\bus_wide_gen.burst_pack [9]),
        .O(\bus_wide_gen.data_buf[31]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h5DFFFFFF51000000)) 
    \bus_wide_gen.first_pad_i_1 
       (.I0(\bus_wide_gen.WVALID_Dummy_i_2_n_0 ),
        .I1(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .I2(m_axi_OUT_r_WREADY),
        .I3(burst_valid),
        .I4(data_valid),
        .I5(\bus_wide_gen.first_pad_reg_0 ),
        .O(\bus_wide_gen.first_pad_reg ));
  LUT6 #(
    .INIT(64'h00000100FFFFFFFF)) 
    \bus_wide_gen.len_cnt[7]_i_1 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(empty_n_i_2_n_0),
        .I3(burst_valid),
        .I4(\bus_wide_gen.WVALID_Dummy_i_2_n_0 ),
        .I5(ap_rst_n),
        .O(\bus_wide_gen.len_cnt_reg[7] ));
  LUT1 #(
    .INIT(2'h1)) 
    \bus_wide_gen.len_cnt[7]_i_2 
       (.I0(\bus_wide_gen.WVALID_Dummy_i_2_n_0 ),
        .O(\bus_wide_gen.len_cnt_reg[7]_0 ));
  LUT6 #(
    .INIT(64'h77F7FFFF44040000)) 
    \bus_wide_gen.pad_oh_reg[1]_i_1 
       (.I0(\bus_wide_gen.data_buf[31]_i_4_n_0 ),
        .I1(data_valid),
        .I2(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .I3(m_axi_OUT_r_WREADY),
        .I4(burst_valid),
        .I5(\bus_wide_gen.pad_oh_reg_reg[1]_0 ),
        .O(\bus_wide_gen.pad_oh_reg_reg[1] ));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \bus_wide_gen.strb_buf[0]_i_1 
       (.I0(m_axi_OUT_r_WSTRB[0]),
        .I1(\bus_wide_gen.data_buf_reg[15] ),
        .I2(\dout_buf_reg[17] [0]),
        .I3(ap_rst_n),
        .I4(\bus_wide_gen.data_buf_reg[0] ),
        .O(\bus_wide_gen.strb_buf_reg[0] ));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \bus_wide_gen.strb_buf[1]_i_1 
       (.I0(m_axi_OUT_r_WSTRB[1]),
        .I1(\bus_wide_gen.data_buf_reg[15] ),
        .I2(\dout_buf_reg[17] [1]),
        .I3(ap_rst_n),
        .I4(\bus_wide_gen.data_buf_reg[0] ),
        .O(\bus_wide_gen.strb_buf_reg[1] ));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \bus_wide_gen.strb_buf[2]_i_1 
       (.I0(m_axi_OUT_r_WSTRB[2]),
        .I1(E),
        .I2(\dout_buf_reg[17] [0]),
        .I3(ap_rst_n),
        .I4(\bus_wide_gen.data_buf_reg[16] ),
        .O(\bus_wide_gen.strb_buf_reg[2] ));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \bus_wide_gen.strb_buf[3]_i_1 
       (.I0(m_axi_OUT_r_WSTRB[3]),
        .I1(E),
        .I2(\dout_buf_reg[17] [1]),
        .I3(ap_rst_n),
        .I4(\bus_wide_gen.data_buf_reg[16] ),
        .O(\bus_wide_gen.strb_buf_reg[3] ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.awaddr_buf[31]_i_5 
       (.I0(\could_multi_bursts.loop_cnt_reg[5] [1]),
        .I1(\could_multi_bursts.loop_cnt_reg[5] [0]),
        .I2(\could_multi_bursts.loop_cnt_reg[5] [2]),
        .I3(\could_multi_bursts.loop_cnt_reg[5] [3]),
        .I4(\could_multi_bursts.loop_cnt_reg[5] [4]),
        .I5(\could_multi_bursts.loop_cnt_reg[5] [5]),
        .O(\could_multi_bursts.awaddr_buf_reg[31] ));
  LUT3 #(
    .INIT(8'hFE)) 
    \could_multi_bursts.awlen_buf[0]_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[3] ),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 ),
        .I2(\sect_len_buf_reg[9] [0]),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \could_multi_bursts.awlen_buf[1]_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[3] ),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 ),
        .I2(\sect_len_buf_reg[9] [1]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \could_multi_bursts.awlen_buf[2]_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[3] ),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 ),
        .I2(\sect_len_buf_reg[9] [2]),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \could_multi_bursts.awlen_buf[3]_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[3] ),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 ),
        .I2(\sect_len_buf_reg[9] [3]),
        .O(in[3]));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.awlen_buf[3]_i_2 
       (.I0(\sect_len_buf_reg[9] [7]),
        .I1(\could_multi_bursts.loop_cnt_reg[5] [3]),
        .I2(\could_multi_bursts.loop_cnt_reg[5] [5]),
        .I3(\sect_len_buf_reg[9] [9]),
        .I4(\could_multi_bursts.loop_cnt_reg[5] [4]),
        .I5(\sect_len_buf_reg[9] [8]),
        .O(\could_multi_bursts.awlen_buf_reg[3] ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.awlen_buf[3]_i_3 
       (.I0(\sect_len_buf_reg[9] [4]),
        .I1(\could_multi_bursts.loop_cnt_reg[5] [0]),
        .I2(\could_multi_bursts.loop_cnt_reg[5] [1]),
        .I3(\sect_len_buf_reg[9] [5]),
        .I4(\could_multi_bursts.loop_cnt_reg[5] [2]),
        .I5(\sect_len_buf_reg[9] [6]),
        .O(\could_multi_bursts.awlen_buf_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hFFFEAAAAFFFFAAAA)) 
    data_vld_i_1
       (.I0(push),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[2] ),
        .I4(data_vld_reg_n_0),
        .I5(empty_n_i_1__2_n_0),
        .O(data_vld_i_1_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  LUT5 #(
    .INIT(32'h00FF01FF)) 
    empty_n_i_1__2
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(empty_n_i_2_n_0),
        .I3(burst_valid),
        .I4(\bus_wide_gen.WVALID_Dummy_i_2_n_0 ),
        .O(empty_n_i_1__2_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFBE)) 
    empty_n_i_2
       (.I0(empty_n_i_3_n_0),
        .I1(Q[3]),
        .I2(q[3]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(empty_n_i_2_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    empty_n_i_3
       (.I0(q[0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(q[1]),
        .I4(Q[2]),
        .I5(q[2]),
        .O(empty_n_i_3_n_0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(empty_n_i_1__2_n_0),
        .D(data_vld_reg_n_0),
        .Q(burst_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFBFBFBFBFBBBFBFB)) 
    full_n_i_1__1
       (.I0(full_n_i_2_n_0),
        .I1(ap_rst_n),
        .I2(fifo_burst_ready),
        .I3(full_n_i_3_n_0),
        .I4(full_n_i_4__2_n_0),
        .I5(\pout_reg_n_0_[2] ),
        .O(full_n_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h8)) 
    full_n_i_2
       (.I0(data_vld_reg_n_0),
        .I1(empty_n_i_1__2_n_0),
        .O(full_n_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    full_n_i_3
       (.I0(empty_n_i_1__2_n_0),
        .I1(\could_multi_bursts.next_loop ),
        .I2(invalid_len_event_reg2),
        .I3(data_vld_reg_n_0),
        .O(full_n_i_3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    full_n_i_4__2
       (.I0(\pout_reg_n_0_[0] ),
        .I1(\pout_reg_n_0_[1] ),
        .O(full_n_i_4__2_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_0),
        .Q(fifo_burst_ready),
        .R(1'b0));
  (* srl_bus_name = "inst/\rcReceiver_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\rcReceiver_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[4][0]_srl5_n_0 ));
  (* srl_bus_name = "inst/\rcReceiver_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\rcReceiver_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[4][1]_srl5_n_0 ));
  (* srl_bus_name = "inst/\rcReceiver_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\rcReceiver_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[4][2]_srl5_n_0 ));
  (* srl_bus_name = "inst/\rcReceiver_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\rcReceiver_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[4][3]_srl5_n_0 ));
  (* srl_bus_name = "inst/\rcReceiver_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\rcReceiver_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [8]),
        .Q(\mem_reg[4][8]_srl5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \mem_reg[4][8]_srl5_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[3] ),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 ),
        .I2(\sect_end_buf_reg[1] ),
        .O(\bus_wide_gen.tmp_burst_info [8]));
  (* srl_bus_name = "inst/\rcReceiver_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\rcReceiver_OUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [9]),
        .Q(\mem_reg[4][9]_srl5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][9]_srl5_i_1 
       (.I0(\sect_addr_buf_reg[1] ),
        .I1(\could_multi_bursts.awaddr_buf_reg[31] ),
        .O(\bus_wide_gen.tmp_burst_info [9]));
  LUT6 #(
    .INIT(64'h9F9F9F9F60606040)) 
    \pout[0]_i_1 
       (.I0(empty_n_i_1__2_n_0),
        .I1(push),
        .I2(data_vld_reg_n_0),
        .I3(\pout_reg_n_0_[1] ),
        .I4(\pout_reg_n_0_[2] ),
        .I5(\pout_reg_n_0_[0] ),
        .O(\pout[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0C2F03CF0F0F0)) 
    \pout[1]_i_1 
       (.I0(\pout_reg_n_0_[2] ),
        .I1(\pout_reg_n_0_[0] ),
        .I2(\pout_reg_n_0_[1] ),
        .I3(data_vld_reg_n_0),
        .I4(push),
        .I5(empty_n_i_1__2_n_0),
        .O(\pout[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8AA6AAAAAAA)) 
    \pout[2]_i_1 
       (.I0(\pout_reg_n_0_[2] ),
        .I1(\pout_reg_n_0_[0] ),
        .I2(\pout_reg_n_0_[1] ),
        .I3(data_vld_reg_n_0),
        .I4(push),
        .I5(empty_n_i_1__2_n_0),
        .O(\pout[2]_i_1_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(empty_n_i_1__2_n_0),
        .D(\mem_reg[4][0]_srl5_n_0 ),
        .Q(q[0]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(empty_n_i_1__2_n_0),
        .D(\mem_reg[4][1]_srl5_n_0 ),
        .Q(q[1]),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(empty_n_i_1__2_n_0),
        .D(\mem_reg[4][2]_srl5_n_0 ),
        .Q(q[2]),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(empty_n_i_1__2_n_0),
        .D(\mem_reg[4][3]_srl5_n_0 ),
        .Q(q[3]),
        .R(SR));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(empty_n_i_1__2_n_0),
        .D(\mem_reg[4][8]_srl5_n_0 ),
        .Q(\bus_wide_gen.burst_pack [8]),
        .R(SR));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(empty_n_i_1__2_n_0),
        .D(\mem_reg[4][9]_srl5_n_0 ),
        .Q(\bus_wide_gen.burst_pack [9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "rcReceiver_OUT_r_m_axi_fifo" *) 
module design_1_rcReceiver_0_0_rcReceiver_OUT_r_m_axi_fifo__parameterized0
   (fifo_wreq_valid,
    rs2f_wreq_ack,
    E,
    SR,
    Q,
    \align_len_reg[31] ,
    invalid_len_event_reg,
    S,
    \q_reg[0]_0 ,
    \q_reg[0]_1 ,
    \align_len_reg[31]_0 ,
    ap_rst_n_0,
    ap_clk,
    fifo_wreq_valid_buf_reg,
    wreq_handling_reg,
    \could_multi_bursts.sect_handling_reg ,
    \end_addr_buf_reg[31] ,
    ap_rst_n,
    \state_reg[0] ,
    \end_addr_buf_reg[31]_0 ,
    \sect_cnt_reg[19] ,
    \data_p1_reg[4] );
  output fifo_wreq_valid;
  output rs2f_wreq_ack;
  output [0:0]E;
  output [0:0]SR;
  output [5:0]Q;
  output [0:0]\align_len_reg[31] ;
  output invalid_len_event_reg;
  output [0:0]S;
  output [3:0]\q_reg[0]_0 ;
  output [2:0]\q_reg[0]_1 ;
  output [0:0]\align_len_reg[31]_0 ;
  input ap_rst_n_0;
  input ap_clk;
  input fifo_wreq_valid_buf_reg;
  input wreq_handling_reg;
  input \could_multi_bursts.sect_handling_reg ;
  input [0:0]\end_addr_buf_reg[31] ;
  input ap_rst_n;
  input [0:0]\state_reg[0] ;
  input [19:0]\end_addr_buf_reg[31]_0 ;
  input [19:0]\sect_cnt_reg[19] ;
  input [4:0]\data_p1_reg[4] ;

  wire [0:0]E;
  wire [5:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire [0:0]\align_len_reg[31] ;
  wire [0:0]\align_len_reg[31]_0 ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire \could_multi_bursts.sect_handling_reg ;
  wire [4:0]\data_p1_reg[4] ;
  wire data_vld_i_1__0_n_0;
  wire data_vld_reg_n_0;
  wire [0:0]\end_addr_buf_reg[31] ;
  wire [19:0]\end_addr_buf_reg[31]_0 ;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_reg;
  wire full_n_i_1__2_n_0;
  wire full_n_i_2__0_n_0;
  wire full_n_i_3__0_n_0;
  wire full_n_i_4_n_0;
  wire invalid_len_event_reg;
  wire \mem_reg[4][0]_srl5_n_0 ;
  wire \mem_reg[4][1]_srl5_n_0 ;
  wire \mem_reg[4][2]_srl5_n_0 ;
  wire \mem_reg[4][32]_srl5_n_0 ;
  wire \mem_reg[4][3]_srl5_n_0 ;
  wire \mem_reg[4][4]_srl5_n_0 ;
  wire pop0;
  wire \pout[0]_i_1_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout[2]_i_2_n_0 ;
  wire \pout[2]_i_3_n_0 ;
  wire \pout[2]_i_4_n_0 ;
  wire \pout_reg_n_0_[0] ;
  wire \pout_reg_n_0_[1] ;
  wire \pout_reg_n_0_[2] ;
  wire push;
  wire [3:0]\q_reg[0]_0 ;
  wire [2:0]\q_reg[0]_1 ;
  wire rs2f_wreq_ack;
  wire [19:0]\sect_cnt_reg[19] ;
  wire [0:0]\state_reg[0] ;
  wire wreq_handling_reg;

  LUT6 #(
    .INIT(64'h000020AAFFFFFFFF)) 
    \align_len[31]_i_1 
       (.I0(fifo_wreq_valid),
        .I1(\could_multi_bursts.sect_handling_reg ),
        .I2(\end_addr_buf_reg[31] ),
        .I3(wreq_handling_reg),
        .I4(Q[5]),
        .I5(ap_rst_n),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'h20AA)) 
    \align_len[31]_i_2 
       (.I0(fifo_wreq_valid),
        .I1(\could_multi_bursts.sect_handling_reg ),
        .I2(\end_addr_buf_reg[31] ),
        .I3(wreq_handling_reg),
        .O(\align_len_reg[31] ));
  LUT6 #(
    .INIT(64'hFFFEFFFFAAAAAAAA)) 
    data_vld_i_1__0
       (.I0(push),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[2] ),
        .I4(full_n_i_2__0_n_0),
        .I5(data_vld_reg_n_0),
        .O(data_vld_i_1__0_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__0_n_0),
        .Q(data_vld_reg_n_0),
        .R(ap_rst_n_0));
  LUT4 #(
    .INIT(16'h75FF)) 
    empty_n_i_1
       (.I0(fifo_wreq_valid),
        .I1(\could_multi_bursts.sect_handling_reg ),
        .I2(\end_addr_buf_reg[31] ),
        .I3(wreq_handling_reg),
        .O(pop0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_0),
        .Q(fifo_wreq_valid),
        .R(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hFBBBFBFBFBFBFBFB)) 
    full_n_i_1__2
       (.I0(full_n_i_2__0_n_0),
        .I1(ap_rst_n),
        .I2(rs2f_wreq_ack),
        .I3(\pout_reg_n_0_[2] ),
        .I4(full_n_i_3__0_n_0),
        .I5(full_n_i_4_n_0),
        .O(full_n_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT5 #(
    .INIT(32'h20AAAAAA)) 
    full_n_i_2__0
       (.I0(data_vld_reg_n_0),
        .I1(\could_multi_bursts.sect_handling_reg ),
        .I2(\end_addr_buf_reg[31] ),
        .I3(wreq_handling_reg),
        .I4(fifo_wreq_valid),
        .O(full_n_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT2 #(
    .INIT(4'h8)) 
    full_n_i_3__0
       (.I0(\pout_reg_n_0_[0] ),
        .I1(\pout_reg_n_0_[1] ),
        .O(full_n_i_3__0_n_0));
  LUT6 #(
    .INIT(64'hB000000000000000)) 
    full_n_i_4
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(\end_addr_buf_reg[31] ),
        .I2(wreq_handling_reg),
        .I3(fifo_wreq_valid),
        .I4(push),
        .I5(data_vld_reg_n_0),
        .O(full_n_i_4_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_0),
        .Q(rs2f_wreq_ack),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1
       (.I0(Q[5]),
        .O(\align_len_reg[31]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    invalid_len_event_i_1
       (.I0(fifo_wreq_valid),
        .I1(Q[5]),
        .O(invalid_len_event_reg));
  LUT4 #(
    .INIT(16'h9009)) 
    last_sect_carry__0_i_1
       (.I0(\end_addr_buf_reg[31]_0 [19]),
        .I1(\sect_cnt_reg[19] [19]),
        .I2(\end_addr_buf_reg[31]_0 [18]),
        .I3(\sect_cnt_reg[19] [18]),
        .O(\q_reg[0]_1 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2
       (.I0(\end_addr_buf_reg[31]_0 [17]),
        .I1(\sect_cnt_reg[19] [17]),
        .I2(\sect_cnt_reg[19] [15]),
        .I3(\end_addr_buf_reg[31]_0 [15]),
        .I4(\sect_cnt_reg[19] [16]),
        .I5(\end_addr_buf_reg[31]_0 [16]),
        .O(\q_reg[0]_1 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3
       (.I0(\end_addr_buf_reg[31]_0 [14]),
        .I1(\sect_cnt_reg[19] [14]),
        .I2(\sect_cnt_reg[19] [12]),
        .I3(\end_addr_buf_reg[31]_0 [12]),
        .I4(\sect_cnt_reg[19] [13]),
        .I5(\end_addr_buf_reg[31]_0 [13]),
        .O(\q_reg[0]_1 [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1
       (.I0(\sect_cnt_reg[19] [11]),
        .I1(\end_addr_buf_reg[31]_0 [11]),
        .I2(\sect_cnt_reg[19] [9]),
        .I3(\end_addr_buf_reg[31]_0 [9]),
        .I4(\end_addr_buf_reg[31]_0 [10]),
        .I5(\sect_cnt_reg[19] [10]),
        .O(\q_reg[0]_0 [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2
       (.I0(\end_addr_buf_reg[31]_0 [8]),
        .I1(\sect_cnt_reg[19] [8]),
        .I2(\sect_cnt_reg[19] [6]),
        .I3(\end_addr_buf_reg[31]_0 [6]),
        .I4(\sect_cnt_reg[19] [7]),
        .I5(\end_addr_buf_reg[31]_0 [7]),
        .O(\q_reg[0]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3
       (.I0(\sect_cnt_reg[19] [3]),
        .I1(\end_addr_buf_reg[31]_0 [3]),
        .I2(\sect_cnt_reg[19] [4]),
        .I3(\end_addr_buf_reg[31]_0 [4]),
        .I4(\end_addr_buf_reg[31]_0 [5]),
        .I5(\sect_cnt_reg[19] [5]),
        .O(\q_reg[0]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4
       (.I0(\end_addr_buf_reg[31]_0 [2]),
        .I1(\sect_cnt_reg[19] [2]),
        .I2(\sect_cnt_reg[19] [0]),
        .I3(\end_addr_buf_reg[31]_0 [0]),
        .I4(\sect_cnt_reg[19] [1]),
        .I5(\end_addr_buf_reg[31]_0 [1]),
        .O(\q_reg[0]_0 [0]));
  (* srl_bus_name = "inst/\rcReceiver_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\rcReceiver_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[4] [0]),
        .Q(\mem_reg[4][0]_srl5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_1__0 
       (.I0(rs2f_wreq_ack),
        .I1(\state_reg[0] ),
        .O(push));
  (* srl_bus_name = "inst/\rcReceiver_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\rcReceiver_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[4] [1]),
        .Q(\mem_reg[4][1]_srl5_n_0 ));
  (* srl_bus_name = "inst/\rcReceiver_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\rcReceiver_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[4] [2]),
        .Q(\mem_reg[4][2]_srl5_n_0 ));
  (* srl_bus_name = "inst/\rcReceiver_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\rcReceiver_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][32]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][32]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][32]_srl5_n_0 ));
  (* srl_bus_name = "inst/\rcReceiver_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\rcReceiver_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[4] [3]),
        .Q(\mem_reg[4][3]_srl5_n_0 ));
  (* srl_bus_name = "inst/\rcReceiver_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\rcReceiver_OUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][4]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[4] [4]),
        .Q(\mem_reg[4][4]_srl5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pout[0]_i_1 
       (.I0(\pout[2]_i_3_n_0 ),
        .I1(\pout_reg_n_0_[0] ),
        .O(\pout[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF708FFFF08F70000)) 
    \pout[1]_i_1 
       (.I0(data_vld_reg_n_0),
        .I1(push),
        .I2(pop0),
        .I3(\pout_reg_n_0_[0] ),
        .I4(\pout[2]_i_3_n_0 ),
        .I5(\pout_reg_n_0_[1] ),
        .O(\pout[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT5 #(
    .INIT(32'hBDFF4200)) 
    \pout[2]_i_1 
       (.I0(\pout[2]_i_2_n_0 ),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout[2]_i_3_n_0 ),
        .I4(\pout_reg_n_0_[2] ),
        .O(\pout[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBFFF)) 
    \pout[2]_i_2 
       (.I0(pop0),
        .I1(rs2f_wreq_ack),
        .I2(\state_reg[0] ),
        .I3(data_vld_reg_n_0),
        .O(\pout[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA000055540000)) 
    \pout[2]_i_3 
       (.I0(push),
        .I1(\pout_reg_n_0_[2] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[1] ),
        .I4(data_vld_reg_n_0),
        .I5(\pout[2]_i_4_n_0 ),
        .O(\pout[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'h8808)) 
    \pout[2]_i_4 
       (.I0(fifo_wreq_valid),
        .I1(wreq_handling_reg),
        .I2(\end_addr_buf_reg[31] ),
        .I3(\could_multi_bursts.sect_handling_reg ),
        .O(\pout[2]_i_4_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[0] ),
        .R(ap_rst_n_0));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[1] ),
        .R(ap_rst_n_0));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[2] ),
        .R(ap_rst_n_0));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][0]_srl5_n_0 ),
        .Q(Q[0]),
        .R(ap_rst_n_0));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][1]_srl5_n_0 ),
        .Q(Q[1]),
        .R(ap_rst_n_0));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][2]_srl5_n_0 ),
        .Q(Q[2]),
        .R(ap_rst_n_0));
  FDRE \q_reg[32] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][32]_srl5_n_0 ),
        .Q(Q[5]),
        .R(ap_rst_n_0));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][3]_srl5_n_0 ),
        .Q(Q[3]),
        .R(ap_rst_n_0));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][4]_srl5_n_0 ),
        .Q(Q[4]),
        .R(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'h0EFF)) 
    \sect_cnt[19]_i_1 
       (.I0(fifo_wreq_valid),
        .I1(fifo_wreq_valid_buf_reg),
        .I2(wreq_handling_reg),
        .I3(\could_multi_bursts.sect_handling_reg ),
        .O(E));
  LUT1 #(
    .INIT(2'h1)) 
    start_addr0_carry_i_1
       (.I0(Q[3]),
        .O(S));
endmodule

(* ORIG_REF_NAME = "rcReceiver_OUT_r_m_axi_fifo" *) 
module design_1_rcReceiver_0_0_rcReceiver_OUT_r_m_axi_fifo__parameterized1
   (\could_multi_bursts.loop_cnt_reg[5] ,
    \sect_end_buf_reg[1] ,
    \sect_addr_buf_reg[1] ,
    \sect_len_buf_reg[3] ,
    \could_multi_bursts.next_loop ,
    \could_multi_bursts.sect_handling_reg ,
    \sect_len_buf_reg[0] ,
    \sect_len_buf_reg[1] ,
    \sect_len_buf_reg[2] ,
    \sect_len_buf_reg[3]_0 ,
    \sect_len_buf_reg[4] ,
    \sect_len_buf_reg[5] ,
    \sect_len_buf_reg[6] ,
    \sect_len_buf_reg[7] ,
    \sect_len_buf_reg[8] ,
    \sect_len_buf_reg[9] ,
    \could_multi_bursts.AWVALID_Dummy_reg ,
    push,
    D,
    next_wreq,
    E,
    next_resp0,
    \pout_reg[2]_0 ,
    push_0,
    wreq_handling_reg,
    \could_multi_bursts.last_sect_buf_reg ,
    \sect_end_buf_reg[1]_0 ,
    ap_clk,
    SR,
    ap_rst_n,
    CO,
    \sect_len_buf_reg[7]_0 ,
    \sect_len_buf_reg[4]_0 ,
    \could_multi_bursts.last_sect_buf_reg_0 ,
    \could_multi_bursts.sect_handling_reg_0 ,
    wreq_handling_reg_0,
    next_resp,
    \end_addr_buf_reg[31] ,
    Q,
    \end_addr_buf_reg[11] ,
    \beat_len_buf_reg[9] ,
    invalid_len_event_reg2,
    \throttl_cnt_reg[7] ,
    \could_multi_bursts.AWVALID_Dummy_reg_0 ,
    sect_cnt0,
    \start_addr_reg[30] ,
    \sect_cnt_reg[0] ,
    fifo_wreq_valid_buf_reg,
    fifo_wreq_valid,
    fifo_burst_ready,
    m_axi_OUT_r_BVALID,
    full_n_reg_0,
    data_vld_reg_0,
    \sect_end_buf_reg[1]_1 );
  output [0:0]\could_multi_bursts.loop_cnt_reg[5] ;
  output \sect_end_buf_reg[1] ;
  output [0:0]\sect_addr_buf_reg[1] ;
  output \sect_len_buf_reg[3] ;
  output \could_multi_bursts.next_loop ;
  output \could_multi_bursts.sect_handling_reg ;
  output \sect_len_buf_reg[0] ;
  output \sect_len_buf_reg[1] ;
  output \sect_len_buf_reg[2] ;
  output \sect_len_buf_reg[3]_0 ;
  output \sect_len_buf_reg[4] ;
  output \sect_len_buf_reg[5] ;
  output \sect_len_buf_reg[6] ;
  output \sect_len_buf_reg[7] ;
  output \sect_len_buf_reg[8] ;
  output \sect_len_buf_reg[9] ;
  output \could_multi_bursts.AWVALID_Dummy_reg ;
  output push;
  output [19:0]D;
  output next_wreq;
  output [0:0]E;
  output next_resp0;
  output \pout_reg[2]_0 ;
  output push_0;
  output wreq_handling_reg;
  output \could_multi_bursts.last_sect_buf_reg ;
  output \sect_end_buf_reg[1]_0 ;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input [0:0]CO;
  input \sect_len_buf_reg[7]_0 ;
  input \sect_len_buf_reg[4]_0 ;
  input \could_multi_bursts.last_sect_buf_reg_0 ;
  input \could_multi_bursts.sect_handling_reg_0 ;
  input wreq_handling_reg_0;
  input next_resp;
  input [0:0]\end_addr_buf_reg[31] ;
  input [4:0]Q;
  input [10:0]\end_addr_buf_reg[11] ;
  input [9:0]\beat_len_buf_reg[9] ;
  input invalid_len_event_reg2;
  input \throttl_cnt_reg[7] ;
  input \could_multi_bursts.AWVALID_Dummy_reg_0 ;
  input [18:0]sect_cnt0;
  input [0:0]\start_addr_reg[30] ;
  input [0:0]\sect_cnt_reg[0] ;
  input fifo_wreq_valid_buf_reg;
  input fifo_wreq_valid;
  input fifo_burst_ready;
  input m_axi_OUT_r_BVALID;
  input full_n_reg_0;
  input data_vld_reg_0;
  input \sect_end_buf_reg[1]_1 ;

  wire [0:0]CO;
  wire [19:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [1:1]aw2b_awdata;
  wire [1:0]aw2b_bdata;
  wire [9:0]\beat_len_buf_reg[9] ;
  wire \could_multi_bursts.AWVALID_Dummy_reg ;
  wire \could_multi_bursts.AWVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.last_sect_buf_reg ;
  wire \could_multi_bursts.last_sect_buf_reg_0 ;
  wire [0:0]\could_multi_bursts.loop_cnt_reg[5] ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire data_vld_i_1__1_n_0;
  wire data_vld_reg_0;
  wire data_vld_reg_n_0;
  wire empty_n_i_1__1_n_0;
  wire [10:0]\end_addr_buf_reg[11] ;
  wire [0:0]\end_addr_buf_reg[31] ;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_reg;
  wire full_n_i_1__3_n_0;
  wire full_n_i_2__4_n_0;
  wire full_n_reg_0;
  wire invalid_len_event_reg2;
  wire m_axi_OUT_r_BVALID;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire \mem_reg[14][1]_srl15_n_0 ;
  wire need_wrsp;
  wire next_resp;
  wire next_resp0;
  wire next_wreq;
  wire pop0;
  wire \pout[0]_i_1_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout[3]_i_1_n_0 ;
  wire \pout[3]_i_2_n_0 ;
  wire \pout[3]_i_3_n_0 ;
  wire \pout[3]_i_4_n_0 ;
  wire \pout_reg[2]_0 ;
  wire [3:0]pout_reg__0;
  wire push;
  wire push_0;
  wire [0:0]\sect_addr_buf_reg[1] ;
  wire [18:0]sect_cnt0;
  wire [0:0]\sect_cnt_reg[0] ;
  wire \sect_end_buf_reg[1] ;
  wire \sect_end_buf_reg[1]_0 ;
  wire \sect_end_buf_reg[1]_1 ;
  wire \sect_len_buf_reg[0] ;
  wire \sect_len_buf_reg[1] ;
  wire \sect_len_buf_reg[2] ;
  wire \sect_len_buf_reg[3] ;
  wire \sect_len_buf_reg[3]_0 ;
  wire \sect_len_buf_reg[4] ;
  wire \sect_len_buf_reg[4]_0 ;
  wire \sect_len_buf_reg[5] ;
  wire \sect_len_buf_reg[6] ;
  wire \sect_len_buf_reg[7] ;
  wire \sect_len_buf_reg[7]_0 ;
  wire \sect_len_buf_reg[8] ;
  wire \sect_len_buf_reg[9] ;
  wire [0:0]\start_addr_reg[30] ;
  wire \throttl_cnt_reg[7] ;
  wire wreq_handling_reg;
  wire wreq_handling_reg_0;

  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'h53500000)) 
    \could_multi_bursts.AWVALID_Dummy_i_1 
       (.I0(invalid_len_event_reg2),
        .I1(\throttl_cnt_reg[7] ),
        .I2(\could_multi_bursts.next_loop ),
        .I3(\could_multi_bursts.AWVALID_Dummy_reg_0 ),
        .I4(ap_rst_n),
        .O(\could_multi_bursts.AWVALID_Dummy_reg ));
  LUT5 #(
    .INIT(32'hD0000000)) 
    \could_multi_bursts.awaddr_buf[31]_i_2 
       (.I0(\could_multi_bursts.AWVALID_Dummy_reg_0 ),
        .I1(\throttl_cnt_reg[7] ),
        .I2(fifo_resp_ready),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(fifo_burst_ready),
        .O(\could_multi_bursts.next_loop ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.last_sect_buf_i_1 
       (.I0(\could_multi_bursts.last_sect_buf_reg_0 ),
        .I1(\sect_end_buf_reg[1] ),
        .I2(\end_addr_buf_reg[31] ),
        .O(\could_multi_bursts.last_sect_buf_reg ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \could_multi_bursts.loop_cnt[5]_i_1 
       (.I0(ap_rst_n),
        .I1(\sect_end_buf_reg[1] ),
        .O(\could_multi_bursts.loop_cnt_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'hFFE0FFF0)) 
    \could_multi_bursts.sect_handling_i_1 
       (.I0(\sect_len_buf_reg[7]_0 ),
        .I1(\sect_len_buf_reg[4]_0 ),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(wreq_handling_reg_0),
        .I4(\could_multi_bursts.next_loop ),
        .O(\could_multi_bursts.sect_handling_reg ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT5 #(
    .INIT(32'hBABAFABA)) 
    data_vld_i_1__1
       (.I0(\could_multi_bursts.next_loop ),
        .I1(\pout[3]_i_3_n_0 ),
        .I2(data_vld_reg_n_0),
        .I3(need_wrsp),
        .I4(next_resp),
        .O(data_vld_i_1__1_n_0));
  LUT5 #(
    .INIT(32'hE0000000)) 
    data_vld_i_2
       (.I0(aw2b_bdata[1]),
        .I1(aw2b_bdata[0]),
        .I2(need_wrsp),
        .I3(next_resp),
        .I4(full_n_reg_0),
        .O(push_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__1_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  LUT3 #(
    .INIT(8'hBA)) 
    empty_n_i_1__1
       (.I0(data_vld_reg_n_0),
        .I1(next_resp),
        .I2(need_wrsp),
        .O(empty_n_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'hEF00FFFF)) 
    empty_n_i_2__3
       (.I0(\sect_len_buf_reg[7]_0 ),
        .I1(\sect_len_buf_reg[4]_0 ),
        .I2(\could_multi_bursts.next_loop ),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(wreq_handling_reg_0),
        .O(\sect_end_buf_reg[1] ));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_0),
        .Q(need_wrsp),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'h5D5D5D00)) 
    fifo_wreq_valid_buf_i_1
       (.I0(wreq_handling_reg_0),
        .I1(\end_addr_buf_reg[31] ),
        .I2(\sect_end_buf_reg[1] ),
        .I3(fifo_wreq_valid_buf_reg),
        .I4(fifo_wreq_valid),
        .O(next_wreq));
  LUT5 #(
    .INIT(32'hFFFFB0FF)) 
    full_n_i_1__3
       (.I0(next_resp),
        .I1(need_wrsp),
        .I2(data_vld_reg_n_0),
        .I3(ap_rst_n),
        .I4(full_n_i_2__4_n_0),
        .O(full_n_i_1__3_n_0));
  LUT6 #(
    .INIT(64'hAA8AAAAAAAAAAAAA)) 
    full_n_i_2__4
       (.I0(fifo_resp_ready),
        .I1(\pout[3]_i_4_n_0 ),
        .I2(pout_reg__0[0]),
        .I3(pout_reg__0[1]),
        .I4(pout_reg__0[3]),
        .I5(pout_reg__0[2]),
        .O(full_n_i_2__4_n_0));
  LUT6 #(
    .INIT(64'h8080800000000000)) 
    full_n_i_4__0
       (.I0(full_n_reg_0),
        .I1(next_resp),
        .I2(need_wrsp),
        .I3(aw2b_bdata[0]),
        .I4(aw2b_bdata[1]),
        .I5(data_vld_reg_0),
        .O(\pout_reg[2]_0 ));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_0),
        .Q(fifo_resp_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT1 #(
    .INIT(2'h1)) 
    invalid_len_event_reg2_i_1
       (.I0(\sect_end_buf_reg[1] ),
        .O(E));
  (* srl_bus_name = "inst/\rcReceiver_OUT_r_m_axi_U/bus_write/fifo_resp/mem_reg[14] " *) 
  (* srl_name = "inst/\rcReceiver_OUT_r_m_axi_U/bus_write/fifo_resp/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(pout_reg__0[0]),
        .A1(pout_reg__0[1]),
        .A2(pout_reg__0[2]),
        .A3(pout_reg__0[3]),
        .CE(\could_multi_bursts.next_loop ),
        .CLK(ap_clk),
        .D(invalid_len_event_reg2),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  (* srl_bus_name = "inst/\rcReceiver_OUT_r_m_axi_U/bus_write/fifo_resp/mem_reg[14] " *) 
  (* srl_name = "inst/\rcReceiver_OUT_r_m_axi_U/bus_write/fifo_resp/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(pout_reg__0[0]),
        .A1(pout_reg__0[1]),
        .A2(pout_reg__0[2]),
        .A3(pout_reg__0[3]),
        .CE(\could_multi_bursts.next_loop ),
        .CLK(ap_clk),
        .D(aw2b_awdata),
        .Q(\mem_reg[14][1]_srl15_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \mem_reg[14][1]_srl15_i_1 
       (.I0(\sect_len_buf_reg[7]_0 ),
        .I1(\sect_len_buf_reg[4]_0 ),
        .I2(\could_multi_bursts.last_sect_buf_reg_0 ),
        .O(aw2b_awdata));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mem_reg[4][0]_srl5_i_1 
       (.I0(\could_multi_bursts.next_loop ),
        .I1(invalid_len_event_reg2),
        .O(push));
  LUT5 #(
    .INIT(32'hFF404040)) 
    next_resp_i_1
       (.I0(next_resp),
        .I1(need_wrsp),
        .I2(aw2b_bdata[0]),
        .I3(m_axi_OUT_r_BVALID),
        .I4(full_n_reg_0),
        .O(next_resp0));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1 
       (.I0(pout_reg__0[0]),
        .O(\pout[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'hDF2020DF)) 
    \pout[1]_i_1 
       (.I0(need_wrsp),
        .I1(next_resp),
        .I2(\could_multi_bursts.next_loop ),
        .I3(pout_reg__0[0]),
        .I4(pout_reg__0[1]),
        .O(\pout[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB4F0F04BF0F0F00F)) 
    \pout[2]_i_1 
       (.I0(next_resp),
        .I1(need_wrsp),
        .I2(pout_reg__0[2]),
        .I3(pout_reg__0[1]),
        .I4(pout_reg__0[0]),
        .I5(\could_multi_bursts.next_loop ),
        .O(\pout[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20006500)) 
    \pout[3]_i_1 
       (.I0(\could_multi_bursts.next_loop ),
        .I1(next_resp),
        .I2(need_wrsp),
        .I3(data_vld_reg_n_0),
        .I4(\pout[3]_i_3_n_0 ),
        .O(\pout[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT5 #(
    .INIT(32'hA6AAAA9A)) 
    \pout[3]_i_2 
       (.I0(pout_reg__0[3]),
        .I1(pout_reg__0[2]),
        .I2(\pout[3]_i_4_n_0 ),
        .I3(pout_reg__0[0]),
        .I4(pout_reg__0[1]),
        .O(\pout[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3 
       (.I0(pout_reg__0[0]),
        .I1(pout_reg__0[1]),
        .I2(pout_reg__0[3]),
        .I3(pout_reg__0[2]),
        .O(\pout[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \pout[3]_i_4 
       (.I0(\could_multi_bursts.next_loop ),
        .I1(next_resp),
        .I2(need_wrsp),
        .I3(data_vld_reg_n_0),
        .O(\pout[3]_i_4_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[0]_i_1_n_0 ),
        .Q(pout_reg__0[0]),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[1]_i_1_n_0 ),
        .Q(pout_reg__0[1]),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[2]_i_1_n_0 ),
        .Q(pout_reg__0[2]),
        .R(SR));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[3]_i_2_n_0 ),
        .Q(pout_reg__0[3]),
        .R(SR));
  LUT2 #(
    .INIT(4'hB)) 
    \q[1]_i_1 
       (.I0(next_resp),
        .I1(need_wrsp),
        .O(pop0));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(aw2b_bdata[0]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[14][1]_srl15_n_0 ),
        .Q(aw2b_bdata[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \sect_addr_buf[6]_i_1 
       (.I0(\sect_end_buf_reg[1] ),
        .I1(CO),
        .I2(ap_rst_n),
        .O(\sect_addr_buf_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \sect_cnt[0]_i_1 
       (.I0(\sect_cnt_reg[0] ),
        .I1(next_wreq),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sect_cnt[10]_i_1 
       (.I0(sect_cnt0[9]),
        .I1(next_wreq),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sect_cnt[11]_i_1 
       (.I0(sect_cnt0[10]),
        .I1(next_wreq),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sect_cnt[12]_i_1 
       (.I0(sect_cnt0[11]),
        .I1(next_wreq),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sect_cnt[13]_i_1 
       (.I0(sect_cnt0[12]),
        .I1(next_wreq),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sect_cnt[14]_i_1 
       (.I0(sect_cnt0[13]),
        .I1(next_wreq),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sect_cnt[15]_i_1 
       (.I0(sect_cnt0[14]),
        .I1(next_wreq),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sect_cnt[16]_i_1 
       (.I0(sect_cnt0[15]),
        .I1(next_wreq),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sect_cnt[17]_i_1 
       (.I0(sect_cnt0[16]),
        .I1(next_wreq),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1 
       (.I0(\start_addr_reg[30] ),
        .I1(next_wreq),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sect_cnt[19]_i_2 
       (.I0(sect_cnt0[18]),
        .I1(next_wreq),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sect_cnt[1]_i_1 
       (.I0(sect_cnt0[0]),
        .I1(next_wreq),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sect_cnt[2]_i_1 
       (.I0(sect_cnt0[1]),
        .I1(next_wreq),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sect_cnt[3]_i_1 
       (.I0(sect_cnt0[2]),
        .I1(next_wreq),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sect_cnt[4]_i_1 
       (.I0(sect_cnt0[3]),
        .I1(next_wreq),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1 
       (.I0(\start_addr_reg[30] ),
        .I1(next_wreq),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sect_cnt[6]_i_1 
       (.I0(sect_cnt0[5]),
        .I1(next_wreq),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sect_cnt[7]_i_1 
       (.I0(sect_cnt0[6]),
        .I1(next_wreq),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sect_cnt[8]_i_1 
       (.I0(sect_cnt0[7]),
        .I1(next_wreq),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sect_cnt[9]_i_1 
       (.I0(sect_cnt0[8]),
        .I1(next_wreq),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'hEF23)) 
    \sect_end_buf[1]_i_1 
       (.I0(\end_addr_buf_reg[11] [0]),
        .I1(\sect_end_buf_reg[1] ),
        .I2(\end_addr_buf_reg[31] ),
        .I3(\sect_end_buf_reg[1]_1 ),
        .O(\sect_end_buf_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hF5FFA1AB555F010B)) 
    \sect_len_buf[0]_i_1 
       (.I0(CO),
        .I1(\sect_end_buf_reg[1] ),
        .I2(\end_addr_buf_reg[31] ),
        .I3(Q[0]),
        .I4(\end_addr_buf_reg[11] [1]),
        .I5(\beat_len_buf_reg[9] [0]),
        .O(\sect_len_buf_reg[0] ));
  LUT6 #(
    .INIT(64'hF5FFA1AB555F010B)) 
    \sect_len_buf[1]_i_1 
       (.I0(CO),
        .I1(\sect_end_buf_reg[1] ),
        .I2(\end_addr_buf_reg[31] ),
        .I3(Q[1]),
        .I4(\end_addr_buf_reg[11] [2]),
        .I5(\beat_len_buf_reg[9] [1]),
        .O(\sect_len_buf_reg[1] ));
  LUT6 #(
    .INIT(64'hF5A15501FFAB5F0B)) 
    \sect_len_buf[2]_i_1 
       (.I0(CO),
        .I1(\sect_end_buf_reg[1] ),
        .I2(\end_addr_buf_reg[31] ),
        .I3(\end_addr_buf_reg[11] [3]),
        .I4(\beat_len_buf_reg[9] [2]),
        .I5(Q[2]),
        .O(\sect_len_buf_reg[2] ));
  LUT6 #(
    .INIT(64'hF5A1FFAB55015F0B)) 
    \sect_len_buf[3]_i_1 
       (.I0(CO),
        .I1(\sect_end_buf_reg[1] ),
        .I2(\end_addr_buf_reg[31] ),
        .I3(\end_addr_buf_reg[11] [4]),
        .I4(Q[3]),
        .I5(\beat_len_buf_reg[9] [3]),
        .O(\sect_len_buf_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hF5A15501FFAB5F0B)) 
    \sect_len_buf[4]_i_1 
       (.I0(CO),
        .I1(\sect_end_buf_reg[1] ),
        .I2(\end_addr_buf_reg[31] ),
        .I3(\end_addr_buf_reg[11] [5]),
        .I4(\beat_len_buf_reg[9] [4]),
        .I5(Q[4]),
        .O(\sect_len_buf_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT5 #(
    .INIT(32'hFFAB5F0B)) 
    \sect_len_buf[5]_i_1 
       (.I0(CO),
        .I1(\sect_end_buf_reg[1] ),
        .I2(\end_addr_buf_reg[31] ),
        .I3(\end_addr_buf_reg[11] [6]),
        .I4(\beat_len_buf_reg[9] [5]),
        .O(\sect_len_buf_reg[5] ));
  LUT5 #(
    .INIT(32'hFFAB5F0B)) 
    \sect_len_buf[6]_i_1 
       (.I0(CO),
        .I1(\sect_end_buf_reg[1] ),
        .I2(\end_addr_buf_reg[31] ),
        .I3(\end_addr_buf_reg[11] [7]),
        .I4(\beat_len_buf_reg[9] [6]),
        .O(\sect_len_buf_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT5 #(
    .INIT(32'hFFAB5F0B)) 
    \sect_len_buf[7]_i_1 
       (.I0(CO),
        .I1(\sect_end_buf_reg[1] ),
        .I2(\end_addr_buf_reg[31] ),
        .I3(\end_addr_buf_reg[11] [8]),
        .I4(\beat_len_buf_reg[9] [7]),
        .O(\sect_len_buf_reg[7] ));
  LUT5 #(
    .INIT(32'hFFAB5F0B)) 
    \sect_len_buf[8]_i_1 
       (.I0(CO),
        .I1(\sect_end_buf_reg[1] ),
        .I2(\end_addr_buf_reg[31] ),
        .I3(\end_addr_buf_reg[11] [9]),
        .I4(\beat_len_buf_reg[9] [8]),
        .O(\sect_len_buf_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sect_len_buf[9]_i_1 
       (.I0(\sect_end_buf_reg[1] ),
        .O(\sect_len_buf_reg[3] ));
  LUT5 #(
    .INIT(32'hFFAB5F0B)) 
    \sect_len_buf[9]_i_2 
       (.I0(CO),
        .I1(\sect_end_buf_reg[1] ),
        .I2(\end_addr_buf_reg[31] ),
        .I3(\end_addr_buf_reg[11] [10]),
        .I4(\beat_len_buf_reg[9] [9]),
        .O(\sect_len_buf_reg[9] ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'hEECE)) 
    wreq_handling_i_1
       (.I0(wreq_handling_reg_0),
        .I1(fifo_wreq_valid_buf_reg),
        .I2(\end_addr_buf_reg[31] ),
        .I3(\sect_end_buf_reg[1] ),
        .O(wreq_handling_reg));
endmodule

(* ORIG_REF_NAME = "rcReceiver_OUT_r_m_axi_fifo" *) 
module design_1_rcReceiver_0_0_rcReceiver_OUT_r_m_axi_fifo__parameterized2
   (m_axi_OUT_r_BREADY,
    \ap_CS_iter1_fsm_reg[11] ,
    \int_SBUS_data_shift_reg[1] ,
    SBUS_data_ce0,
    \int_SBUS_data_shift_reg[0] ,
    \gen_write[1].mem_reg_0 ,
    int_ap_ready_reg,
    \p_Val2_9_reg_2916_reg[0] ,
    \tmp_87_reg_3214_pp0_iter0_reg_reg[1] ,
    \tmp_87_reg_3214_pp0_iter0_reg_reg[0] ,
    E,
    \or_cond_reg_2812_reg[0] ,
    ap_reg_ioackin_OUT_r_WREADY_reg,
    \ap_CS_iter0_fsm_reg[25] ,
    \p_Val2_7_reg_917_reg[0] ,
    \reg_972_reg[0] ,
    \ap_CS_iter0_fsm_reg[2] ,
    ap_ce_reg_reg,
    \SBUS_data_load_3_reg_2712_reg[7] ,
    \SBUS_data_load_7_reg_2755_reg[7] ,
    \SBUS_data_load_9_reg_2781_reg[7] ,
    grp_scaleRange_fu_947_ap_ce,
    \reg_980_reg[0] ,
    \p_Val2_7_reg_917_reg[0]_0 ,
    D,
    \reg_980_reg[0]_0 ,
    ap_reg_ioackin_OUT_r_AWREADY_reg,
    \SBUS_data_load_8_reg_2766_reg[0] ,
    \SBUS_data_load_2_reg_2701_reg[0] ,
    \channels_11_reg[10] ,
    \data_p2_reg[4] ,
    \q_tmp_reg[14] ,
    \data_p2_reg[4]_0 ,
    OUT_r_WVALID,
    \ap_CS_iter1_fsm_reg[2] ,
    \channels_7_reg[10] ,
    \channels_6_reg[10] ,
    \SBUS_data_load_6_reg_2744_reg[7] ,
    \SBUS_data_load_5_reg_2733_reg[7] ,
    \SBUS_data_load_4_reg_2723_reg[7] ,
    \channels_8_reg[10] ,
    \channels_11_reg[10]_0 ,
    \channels_14_reg[10] ,
    \tmp_94_reg_2970_pp0_iter0_reg_reg[0] ,
    ap_ce_reg_reg_0,
    \x_int_reg_reg[5] ,
    \x_int_reg_reg[5]_0 ,
    \data_p2_reg[4]_1 ,
    \channels_15_reg[10] ,
    \tmp_87_reg_3214_reg[0] ,
    \tmp_87_reg_3214_reg[1] ,
    \reg_976_reg[0] ,
    \reg_976_reg[1] ,
    \reg_976_reg[2] ,
    \waddr_reg[7] ,
    \pout_reg[2]_0 ,
    ap_clk,
    ap_rst_n_0,
    ADDRARDADDR,
    \ap_CS_iter0_fsm_reg[13] ,
    \ap_CS_iter0_fsm_reg[22] ,
    \ap_CS_iter0_fsm_reg[11] ,
    B,
    \ap_CS_iter0_fsm_reg[12] ,
    ap_CS_iter0_fsm_state8,
    \ap_CS_iter0_fsm_reg[6] ,
    \ap_CS_iter0_fsm_reg[8] ,
    tmp_87_reg_3214,
    tmp_87_reg_3214_pp0_iter0_reg,
    \tmp_reg_2792_reg[0] ,
    empty_n_reg_0,
    ap_reg_ioackin_OUT_r_AWREADY_reg_0,
    \ap_CS_iter0_fsm_reg[25]_0 ,
    \ap_CS_iter0_fsm_reg[17] ,
    full_n_reg_0,
    Q,
    ap_reg_ioackin_OUT_r_AWREADY_reg_1,
    OUT_r_AWREADY,
    \ap_CS_iter1_fsm_reg[7] ,
    ap_start,
    ap_CS_iter0_fsm_state9,
    \ap_CS_iter0_fsm_reg[1] ,
    \ap_CS_iter0_fsm_reg[20] ,
    s_ready_t_reg,
    \ap_CS_iter1_fsm_reg[4] ,
    ap_CS_iter0_fsm_state12,
    ap_CS_iter0_fsm_state3,
    empty_n_reg_1,
    empty_n_reg_2,
    ap_reg_ioackin_OUT_r_WREADY_reg_0,
    OUT_r_WREADY,
    ap_rst_n,
    \ap_CS_iter0_fsm_reg[23] ,
    \reg_988_reg[12] ,
    \op_V_assign_0_7_reg_3043_reg[12] ,
    \p_Val2_9_reg_2916_reg[12] ,
    \reg_980_reg[12] ,
    \p_Val2_10_reg_2922_reg[12] ,
    \p_Val2_1_reg_2928_reg[12] ,
    \reg_984_reg[12] ,
    \ap_CS_iter1_fsm_reg[9] ,
    \ap_CS_iter1_fsm_reg[2]_0 ,
    ap_CS_iter1_fsm_state40,
    \ap_CS_iter1_fsm_reg[1] ,
    ap_CS_iter1_fsm_state38,
    ap_CS_iter1_fsm_state37,
    ap_CS_iter1_fsm_state39,
    tmp_94_reg_2970_pp0_iter0_reg,
    or_cond_reg_2812,
    ap_CS_iter0_fsm_state10,
    ap_CS_iter0_fsm_state7,
    ap_CS_iter0_fsm_state6,
    ap_CS_iter0_fsm_state5,
    ap_CS_iter0_fsm_state4,
    tmp_94_reg_2970,
    \ap_CS_iter0_fsm_reg[16] ,
    \channels_3_reg[7] ,
    \channels_2_reg[7] ,
    tmp_1_i_reg_3012,
    \icmp_reg_3007_reg[0] ,
    \int_SBUS_data_shift_reg[0]_0 ,
    full_n_reg_1,
    push,
    \ap_CS_iter1_fsm_reg[1]_0 ,
    \ap_CS_iter1_fsm_reg[14] );
  output m_axi_OUT_r_BREADY;
  output \ap_CS_iter1_fsm_reg[11] ;
  output \int_SBUS_data_shift_reg[1] ;
  output SBUS_data_ce0;
  output \int_SBUS_data_shift_reg[0] ;
  output \gen_write[1].mem_reg_0 ;
  output int_ap_ready_reg;
  output \p_Val2_9_reg_2916_reg[0] ;
  output \tmp_87_reg_3214_pp0_iter0_reg_reg[1] ;
  output \tmp_87_reg_3214_pp0_iter0_reg_reg[0] ;
  output [0:0]E;
  output \or_cond_reg_2812_reg[0] ;
  output ap_reg_ioackin_OUT_r_WREADY_reg;
  output [9:0]\ap_CS_iter0_fsm_reg[25] ;
  output \p_Val2_7_reg_917_reg[0] ;
  output [0:0]\reg_972_reg[0] ;
  output \ap_CS_iter0_fsm_reg[2] ;
  output [0:0]ap_ce_reg_reg;
  output [0:0]\SBUS_data_load_3_reg_2712_reg[7] ;
  output [0:0]\SBUS_data_load_7_reg_2755_reg[7] ;
  output [0:0]\SBUS_data_load_9_reg_2781_reg[7] ;
  output grp_scaleRange_fu_947_ap_ce;
  output \reg_980_reg[0] ;
  output \p_Val2_7_reg_917_reg[0]_0 ;
  output [4:0]D;
  output [0:0]\reg_980_reg[0]_0 ;
  output ap_reg_ioackin_OUT_r_AWREADY_reg;
  output [0:0]\SBUS_data_load_8_reg_2766_reg[0] ;
  output [0:0]\SBUS_data_load_2_reg_2701_reg[0] ;
  output \channels_11_reg[10] ;
  output \data_p2_reg[4] ;
  output [14:0]\q_tmp_reg[14] ;
  output [4:0]\data_p2_reg[4]_0 ;
  output OUT_r_WVALID;
  output \ap_CS_iter1_fsm_reg[2] ;
  output [0:0]\channels_7_reg[10] ;
  output [0:0]\channels_6_reg[10] ;
  output [0:0]\SBUS_data_load_6_reg_2744_reg[7] ;
  output [0:0]\SBUS_data_load_5_reg_2733_reg[7] ;
  output [0:0]\SBUS_data_load_4_reg_2723_reg[7] ;
  output [0:0]\channels_8_reg[10] ;
  output [0:0]\channels_11_reg[10]_0 ;
  output [0:0]\channels_14_reg[10] ;
  output \tmp_94_reg_2970_pp0_iter0_reg_reg[0] ;
  output [0:0]ap_ce_reg_reg_0;
  output \x_int_reg_reg[5] ;
  output \x_int_reg_reg[5]_0 ;
  output [0:0]\data_p2_reg[4]_1 ;
  output [0:0]\channels_15_reg[10] ;
  output \tmp_87_reg_3214_reg[0] ;
  output \tmp_87_reg_3214_reg[1] ;
  output \reg_976_reg[0] ;
  output \reg_976_reg[1] ;
  output \reg_976_reg[2] ;
  output [0:0]\waddr_reg[7] ;
  output \pout_reg[2]_0 ;
  input ap_clk;
  input ap_rst_n_0;
  input [0:0]ADDRARDADDR;
  input \ap_CS_iter0_fsm_reg[13] ;
  input \ap_CS_iter0_fsm_reg[22] ;
  input \ap_CS_iter0_fsm_reg[11] ;
  input [1:0]B;
  input \ap_CS_iter0_fsm_reg[12] ;
  input ap_CS_iter0_fsm_state8;
  input \ap_CS_iter0_fsm_reg[6] ;
  input \ap_CS_iter0_fsm_reg[8] ;
  input [1:0]tmp_87_reg_3214;
  input [1:0]tmp_87_reg_3214_pp0_iter0_reg;
  input \tmp_reg_2792_reg[0] ;
  input empty_n_reg_0;
  input ap_reg_ioackin_OUT_r_AWREADY_reg_0;
  input [15:0]\ap_CS_iter0_fsm_reg[25]_0 ;
  input [0:0]\ap_CS_iter0_fsm_reg[17] ;
  input full_n_reg_0;
  input [10:0]Q;
  input ap_reg_ioackin_OUT_r_AWREADY_reg_1;
  input OUT_r_AWREADY;
  input \ap_CS_iter1_fsm_reg[7] ;
  input ap_start;
  input ap_CS_iter0_fsm_state9;
  input \ap_CS_iter0_fsm_reg[1] ;
  input \ap_CS_iter0_fsm_reg[20] ;
  input s_ready_t_reg;
  input \ap_CS_iter1_fsm_reg[4] ;
  input ap_CS_iter0_fsm_state12;
  input ap_CS_iter0_fsm_state3;
  input [0:0]empty_n_reg_1;
  input empty_n_reg_2;
  input ap_reg_ioackin_OUT_r_WREADY_reg_0;
  input OUT_r_WREADY;
  input ap_rst_n;
  input \ap_CS_iter0_fsm_reg[23] ;
  input [12:0]\reg_988_reg[12] ;
  input [12:0]\op_V_assign_0_7_reg_3043_reg[12] ;
  input [12:0]\p_Val2_9_reg_2916_reg[12] ;
  input [12:0]\reg_980_reg[12] ;
  input [12:0]\p_Val2_10_reg_2922_reg[12] ;
  input [12:0]\p_Val2_1_reg_2928_reg[12] ;
  input [12:0]\reg_984_reg[12] ;
  input \ap_CS_iter1_fsm_reg[9] ;
  input \ap_CS_iter1_fsm_reg[2]_0 ;
  input ap_CS_iter1_fsm_state40;
  input \ap_CS_iter1_fsm_reg[1] ;
  input ap_CS_iter1_fsm_state38;
  input ap_CS_iter1_fsm_state37;
  input ap_CS_iter1_fsm_state39;
  input tmp_94_reg_2970_pp0_iter0_reg;
  input or_cond_reg_2812;
  input ap_CS_iter0_fsm_state10;
  input ap_CS_iter0_fsm_state7;
  input ap_CS_iter0_fsm_state6;
  input ap_CS_iter0_fsm_state5;
  input ap_CS_iter0_fsm_state4;
  input tmp_94_reg_2970;
  input \ap_CS_iter0_fsm_reg[16] ;
  input \channels_3_reg[7] ;
  input \channels_2_reg[7] ;
  input tmp_1_i_reg_3012;
  input \icmp_reg_3007_reg[0] ;
  input [5:0]\int_SBUS_data_shift_reg[0]_0 ;
  input full_n_reg_1;
  input push;
  input \ap_CS_iter1_fsm_reg[1]_0 ;
  input \ap_CS_iter1_fsm_reg[14] ;

  wire [0:0]ADDRARDADDR;
  wire [1:0]B;
  wire [4:0]D;
  wire [0:0]E;
  wire \FSM_sequential_state[1]_i_3_n_0 ;
  wire \FSM_sequential_state[1]_i_4_n_0 ;
  wire \FSM_sequential_state[1]_i_5_n_0 ;
  wire \FSM_sequential_state[1]_i_6_n_0 ;
  wire \FSM_sequential_state[1]_i_7_n_0 ;
  wire \FSM_sequential_state[1]_i_8_n_0 ;
  wire \FSM_sequential_state[1]_i_9_n_0 ;
  wire OUT_r_AWREADY;
  wire OUT_r_WREADY;
  wire OUT_r_WVALID;
  wire [10:0]Q;
  wire SBUS_data_ce0;
  wire [0:0]\SBUS_data_load_2_reg_2701_reg[0] ;
  wire [0:0]\SBUS_data_load_3_reg_2712_reg[7] ;
  wire [0:0]\SBUS_data_load_4_reg_2723_reg[7] ;
  wire [0:0]\SBUS_data_load_5_reg_2733_reg[7] ;
  wire [0:0]\SBUS_data_load_6_reg_2744_reg[7] ;
  wire [0:0]\SBUS_data_load_7_reg_2755_reg[7] ;
  wire [0:0]\SBUS_data_load_8_reg_2766_reg[0] ;
  wire [0:0]\SBUS_data_load_9_reg_2781_reg[7] ;
  wire \ap_CS_iter0_fsm[11]_i_2_n_0 ;
  wire \ap_CS_iter0_fsm[13]_i_2_n_0 ;
  wire \ap_CS_iter0_fsm[25]_i_2_n_0 ;
  wire \ap_CS_iter0_fsm_reg[11] ;
  wire \ap_CS_iter0_fsm_reg[12] ;
  wire \ap_CS_iter0_fsm_reg[13] ;
  wire \ap_CS_iter0_fsm_reg[16] ;
  wire [0:0]\ap_CS_iter0_fsm_reg[17] ;
  wire \ap_CS_iter0_fsm_reg[1] ;
  wire \ap_CS_iter0_fsm_reg[20] ;
  wire \ap_CS_iter0_fsm_reg[22] ;
  wire \ap_CS_iter0_fsm_reg[23] ;
  wire [9:0]\ap_CS_iter0_fsm_reg[25] ;
  wire [15:0]\ap_CS_iter0_fsm_reg[25]_0 ;
  wire \ap_CS_iter0_fsm_reg[2] ;
  wire \ap_CS_iter0_fsm_reg[6] ;
  wire \ap_CS_iter0_fsm_reg[8] ;
  wire ap_CS_iter0_fsm_state10;
  wire ap_CS_iter0_fsm_state12;
  wire ap_CS_iter0_fsm_state3;
  wire ap_CS_iter0_fsm_state4;
  wire ap_CS_iter0_fsm_state5;
  wire ap_CS_iter0_fsm_state6;
  wire ap_CS_iter0_fsm_state7;
  wire ap_CS_iter0_fsm_state8;
  wire ap_CS_iter0_fsm_state9;
  wire \ap_CS_iter1_fsm_reg[11] ;
  wire \ap_CS_iter1_fsm_reg[14] ;
  wire \ap_CS_iter1_fsm_reg[1] ;
  wire \ap_CS_iter1_fsm_reg[1]_0 ;
  wire \ap_CS_iter1_fsm_reg[2] ;
  wire \ap_CS_iter1_fsm_reg[2]_0 ;
  wire \ap_CS_iter1_fsm_reg[4] ;
  wire \ap_CS_iter1_fsm_reg[7] ;
  wire \ap_CS_iter1_fsm_reg[9] ;
  wire ap_CS_iter1_fsm_state37;
  wire ap_CS_iter1_fsm_state38;
  wire ap_CS_iter1_fsm_state39;
  wire ap_CS_iter1_fsm_state40;
  wire ap_ce_reg_i_2__0_n_0;
  wire ap_ce_reg_i_2_n_0;
  wire [0:0]ap_ce_reg_reg;
  wire [0:0]ap_ce_reg_reg_0;
  wire ap_clk;
  wire ap_reg_ioackin_OUT_r_AWREADY_i_2_n_0;
  wire ap_reg_ioackin_OUT_r_AWREADY_i_3_n_0;
  wire ap_reg_ioackin_OUT_r_AWREADY_reg;
  wire ap_reg_ioackin_OUT_r_AWREADY_reg_0;
  wire ap_reg_ioackin_OUT_r_AWREADY_reg_1;
  wire ap_reg_ioackin_OUT_r_WREADY_i_2_n_0;
  wire ap_reg_ioackin_OUT_r_WREADY_i_3_n_0;
  wire ap_reg_ioackin_OUT_r_WREADY_reg;
  wire ap_reg_ioackin_OUT_r_WREADY_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_start;
  wire \channels_11_reg[10] ;
  wire [0:0]\channels_11_reg[10]_0 ;
  wire [0:0]\channels_14_reg[10] ;
  wire [0:0]\channels_15_reg[10] ;
  wire \channels_2_reg[7] ;
  wire \channels_3_reg[7] ;
  wire [0:0]\channels_6_reg[10] ;
  wire [0:0]\channels_7_reg[10] ;
  wire [0:0]\channels_8_reg[10] ;
  wire \data_p2[0]_i_2_n_0 ;
  wire \data_p2[0]_i_3_n_0 ;
  wire \data_p2[0]_i_4_n_0 ;
  wire \data_p2[1]_i_2_n_0 ;
  wire \data_p2[1]_i_3_n_0 ;
  wire \data_p2[1]_i_4_n_0 ;
  wire \data_p2[2]_i_2_n_0 ;
  wire \data_p2[2]_i_3_n_0 ;
  wire \data_p2[2]_i_4_n_0 ;
  wire \data_p2[2]_i_5_n_0 ;
  wire \data_p2[2]_i_6_n_0 ;
  wire \data_p2[2]_i_7_n_0 ;
  wire \data_p2[3]_i_2_n_0 ;
  wire \data_p2[3]_i_3_n_0 ;
  wire \data_p2[3]_i_4_n_0 ;
  wire \data_p2_reg[4] ;
  wire [4:0]\data_p2_reg[4]_0 ;
  wire [0:0]\data_p2_reg[4]_1 ;
  wire data_vld_i_1__2_n_0;
  wire data_vld_reg_n_0;
  wire empty_n_i_1__0_n_0;
  wire empty_n_i_3__2_n_0;
  wire empty_n_i_5_n_0;
  wire empty_n_reg_0;
  wire [0:0]empty_n_reg_1;
  wire empty_n_reg_2;
  wire full_n_i_1__4_n_0;
  wire full_n_i_2__1_n_0;
  wire full_n_i_3__1_n_0;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire \gen_write[1].mem_reg_0 ;
  wire \gen_write[1].mem_reg_0_i_25_n_0 ;
  wire \gen_write[1].mem_reg_0_i_26_n_0 ;
  wire \gen_write[1].mem_reg_0_i_27_n_0 ;
  wire \gen_write[1].mem_reg_0_i_37_n_0 ;
  wire \gen_write[1].mem_reg_0_i_38_n_0 ;
  wire grp_scaleRange_fu_947_ap_ce;
  wire \icmp_reg_3007_reg[0] ;
  wire \int_SBUS_data_shift[1]_i_10_n_0 ;
  wire \int_SBUS_data_shift[1]_i_7_n_0 ;
  wire \int_SBUS_data_shift[1]_i_8_n_0 ;
  wire \int_SBUS_data_shift_reg[0] ;
  wire [5:0]\int_SBUS_data_shift_reg[0]_0 ;
  wire \int_SBUS_data_shift_reg[1] ;
  wire int_ap_ready_i_3_n_0;
  wire int_ap_ready_reg;
  wire m_axi_OUT_r_BREADY;
  wire mem_reg_i_100_n_0;
  wire mem_reg_i_101_n_0;
  wire mem_reg_i_102_n_0;
  wire mem_reg_i_103_n_0;
  wire mem_reg_i_104_n_0;
  wire mem_reg_i_105_n_0;
  wire mem_reg_i_106_n_0;
  wire mem_reg_i_107_n_0;
  wire mem_reg_i_108_n_0;
  wire mem_reg_i_109_n_0;
  wire mem_reg_i_110_n_0;
  wire mem_reg_i_111_n_0;
  wire mem_reg_i_112_n_0;
  wire mem_reg_i_113_n_0;
  wire mem_reg_i_114_n_0;
  wire mem_reg_i_115_n_0;
  wire mem_reg_i_116_n_0;
  wire mem_reg_i_27_n_0;
  wire mem_reg_i_28_n_0;
  wire mem_reg_i_29_n_0;
  wire mem_reg_i_30_n_0;
  wire mem_reg_i_31_n_0;
  wire mem_reg_i_32_n_0;
  wire mem_reg_i_33_n_0;
  wire mem_reg_i_34_n_0;
  wire mem_reg_i_35_n_0;
  wire mem_reg_i_36_n_0;
  wire mem_reg_i_37_n_0;
  wire mem_reg_i_38_n_0;
  wire mem_reg_i_39_n_0;
  wire mem_reg_i_40_n_0;
  wire mem_reg_i_41_n_0;
  wire mem_reg_i_42_n_0;
  wire mem_reg_i_43_n_0;
  wire mem_reg_i_44_n_0;
  wire mem_reg_i_45_n_0;
  wire mem_reg_i_46_n_0;
  wire mem_reg_i_47_n_0;
  wire mem_reg_i_48_n_0;
  wire mem_reg_i_49_n_0;
  wire mem_reg_i_50_n_0;
  wire mem_reg_i_51_n_0;
  wire mem_reg_i_52_n_0;
  wire mem_reg_i_53_n_0;
  wire mem_reg_i_54_n_0;
  wire mem_reg_i_55_n_0;
  wire mem_reg_i_56_n_0;
  wire mem_reg_i_57_n_0;
  wire mem_reg_i_58_n_0;
  wire mem_reg_i_59_n_0;
  wire mem_reg_i_60_n_0;
  wire mem_reg_i_61_n_0;
  wire mem_reg_i_62_n_0;
  wire mem_reg_i_63_n_0;
  wire mem_reg_i_64_n_0;
  wire mem_reg_i_65_n_0;
  wire mem_reg_i_66_n_0;
  wire mem_reg_i_67_n_0;
  wire mem_reg_i_68_n_0;
  wire mem_reg_i_69_n_0;
  wire mem_reg_i_70_n_0;
  wire mem_reg_i_71_n_0;
  wire mem_reg_i_72_n_0;
  wire mem_reg_i_73_n_0;
  wire mem_reg_i_74_n_0;
  wire mem_reg_i_75_n_0;
  wire mem_reg_i_76_n_0;
  wire mem_reg_i_77_n_0;
  wire mem_reg_i_78_n_0;
  wire mem_reg_i_79_n_0;
  wire mem_reg_i_80_n_0;
  wire mem_reg_i_81_n_0;
  wire mem_reg_i_82_n_0;
  wire mem_reg_i_83_n_0;
  wire mem_reg_i_84_n_0;
  wire mem_reg_i_85_n_0;
  wire mem_reg_i_86_n_0;
  wire mem_reg_i_87_n_0;
  wire mem_reg_i_88_n_0;
  wire mem_reg_i_89_n_0;
  wire mem_reg_i_90_n_0;
  wire mem_reg_i_91_n_0;
  wire mem_reg_i_92_n_0;
  wire mem_reg_i_93_n_0;
  wire mem_reg_i_94_n_0;
  wire mem_reg_i_95_n_0;
  wire mem_reg_i_96_n_0;
  wire mem_reg_i_97_n_0;
  wire mem_reg_i_98_n_0;
  wire mem_reg_i_99_n_0;
  wire [12:0]\op_V_assign_0_7_reg_3043_reg[12] ;
  wire or_cond_reg_2812;
  wire \or_cond_reg_2812_reg[0] ;
  wire [12:0]\p_Val2_10_reg_2922_reg[12] ;
  wire \p_Val2_11_reg_927[10]_i_2_n_0 ;
  wire [12:0]\p_Val2_1_reg_2928_reg[12] ;
  wire \p_Val2_7_reg_917_reg[0] ;
  wire \p_Val2_7_reg_917_reg[0]_0 ;
  wire \p_Val2_9_reg_2916_reg[0] ;
  wire [12:0]\p_Val2_9_reg_2916_reg[12] ;
  wire pop0;
  wire \pout[0]_i_1_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout[2]_i_2__0_n_0 ;
  wire \pout_reg[2]_0 ;
  wire \pout_reg_n_0_[0] ;
  wire \pout_reg_n_0_[1] ;
  wire \pout_reg_n_0_[2] ;
  wire push;
  wire [14:0]\q_tmp_reg[14] ;
  wire [0:0]\reg_972_reg[0] ;
  wire \reg_976_reg[0] ;
  wire \reg_976_reg[1] ;
  wire \reg_976_reg[2] ;
  wire \reg_980[12]_i_3_n_0 ;
  wire \reg_980_reg[0] ;
  wire [0:0]\reg_980_reg[0]_0 ;
  wire [12:0]\reg_980_reg[12] ;
  wire [12:0]\reg_984_reg[12] ;
  wire [12:0]\reg_988_reg[12] ;
  wire s_ready_t_reg;
  wire test_V_we0;
  wire tmp_1_i_reg_3012;
  wire [1:0]tmp_87_reg_3214;
  wire [1:0]tmp_87_reg_3214_pp0_iter0_reg;
  wire \tmp_87_reg_3214_pp0_iter0_reg_reg[0] ;
  wire \tmp_87_reg_3214_pp0_iter0_reg_reg[1] ;
  wire \tmp_87_reg_3214_reg[0] ;
  wire \tmp_87_reg_3214_reg[1] ;
  wire tmp_94_reg_2970;
  wire tmp_94_reg_2970_pp0_iter0_reg;
  wire \tmp_94_reg_2970_pp0_iter0_reg_reg[0] ;
  wire \tmp_reg_2792_reg[0] ;
  wire [0:0]\waddr_reg[7] ;
  wire \x_int_reg_reg[5] ;
  wire \x_int_reg_reg[5]_0 ;

  LUT6 #(
    .INIT(64'h0000000005010500)) 
    \FSM_sequential_state[1]_i_2 
       (.I0(\FSM_sequential_state[1]_i_3_n_0 ),
        .I1(\ap_CS_iter0_fsm[25]_i_2_n_0 ),
        .I2(\FSM_sequential_state[1]_i_4_n_0 ),
        .I3(\FSM_sequential_state[1]_i_5_n_0 ),
        .I4(\ap_CS_iter0_fsm_reg[23] ),
        .I5(\FSM_sequential_state[1]_i_6_n_0 ),
        .O(\data_p2_reg[4] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFDDDDDDD5)) 
    \FSM_sequential_state[1]_i_3 
       (.I0(\data_p2[2]_i_2_n_0 ),
        .I1(\FSM_sequential_state[1]_i_7_n_0 ),
        .I2(\ap_CS_iter0_fsm_reg[25]_0 [6]),
        .I3(\ap_CS_iter0_fsm_reg[25]_0 [8]),
        .I4(\ap_CS_iter0_fsm_reg[25]_0 [5]),
        .I5(mem_reg_i_95_n_0),
        .O(\FSM_sequential_state[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT5 #(
    .INIT(32'h04444444)) 
    \FSM_sequential_state[1]_i_4 
       (.I0(\FSM_sequential_state[1]_i_5_n_0 ),
        .I1(\ap_CS_iter0_fsm_reg[25]_0 [15]),
        .I2(ap_reg_ioackin_OUT_r_AWREADY_reg_0),
        .I3(Q[6]),
        .I4(\ap_CS_iter1_fsm_reg[11] ),
        .O(\FSM_sequential_state[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \FSM_sequential_state[1]_i_5 
       (.I0(\ap_CS_iter1_fsm_reg[11] ),
        .I1(\FSM_sequential_state[1]_i_7_n_0 ),
        .O(\FSM_sequential_state[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEEEAFFFFFFFF)) 
    \FSM_sequential_state[1]_i_6 
       (.I0(\FSM_sequential_state[1]_i_8_n_0 ),
        .I1(\ap_CS_iter1_fsm_reg[11] ),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(\FSM_sequential_state[1]_i_9_n_0 ),
        .I5(\data_p2[3]_i_2_n_0 ),
        .O(\FSM_sequential_state[1]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00001FFF)) 
    \FSM_sequential_state[1]_i_7 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(\ap_CS_iter1_fsm_reg[11] ),
        .I3(ap_reg_ioackin_OUT_r_AWREADY_reg_0),
        .I4(\data_p2[2]_i_7_n_0 ),
        .O(\FSM_sequential_state[1]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_state[1]_i_8 
       (.I0(\FSM_sequential_state[1]_i_7_n_0 ),
        .I1(\ap_CS_iter0_fsm_reg[25]_0 [7]),
        .O(\FSM_sequential_state[1]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'hCCC8)) 
    \FSM_sequential_state[1]_i_9 
       (.I0(Q[2]),
        .I1(\ap_CS_iter1_fsm_reg[11] ),
        .I2(Q[4]),
        .I3(Q[3]),
        .O(\FSM_sequential_state[1]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \SBUS_data_load_2_reg_2701[7]_i_1 
       (.I0(ap_CS_iter0_fsm_state3),
        .I1(\ap_CS_iter0_fsm_reg[2] ),
        .O(\SBUS_data_load_2_reg_2701_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \SBUS_data_load_3_reg_2712[7]_i_1 
       (.I0(\ap_CS_iter0_fsm_reg[2] ),
        .I1(ap_CS_iter0_fsm_state4),
        .O(\SBUS_data_load_3_reg_2712_reg[7] ));
  LUT2 #(
    .INIT(4'h8)) 
    \SBUS_data_load_4_reg_2723[7]_i_1 
       (.I0(\ap_CS_iter0_fsm_reg[2] ),
        .I1(ap_CS_iter0_fsm_state5),
        .O(\SBUS_data_load_4_reg_2723_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \SBUS_data_load_5_reg_2733[7]_i_1 
       (.I0(\ap_CS_iter0_fsm_reg[2] ),
        .I1(ap_CS_iter0_fsm_state6),
        .O(\SBUS_data_load_5_reg_2733_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \SBUS_data_load_6_reg_2744[7]_i_1 
       (.I0(\ap_CS_iter0_fsm_reg[2] ),
        .I1(ap_CS_iter0_fsm_state7),
        .O(\SBUS_data_load_6_reg_2744_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \SBUS_data_load_7_reg_2755[7]_i_1 
       (.I0(\ap_CS_iter0_fsm_reg[2] ),
        .I1(ap_CS_iter0_fsm_state8),
        .O(\SBUS_data_load_7_reg_2755_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \SBUS_data_load_8_reg_2766[7]_i_1 
       (.I0(ap_CS_iter0_fsm_state9),
        .I1(\ap_CS_iter0_fsm_reg[2] ),
        .O(\SBUS_data_load_8_reg_2766_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \SBUS_data_load_9_reg_2781[7]_i_1 
       (.I0(\ap_CS_iter0_fsm_reg[2] ),
        .I1(ap_CS_iter0_fsm_state10),
        .O(\SBUS_data_load_9_reg_2781_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'hBFAA)) 
    \ap_CS_iter0_fsm[0]_i_1 
       (.I0(int_ap_ready_reg),
        .I1(ap_start),
        .I2(\ap_CS_iter0_fsm_reg[2] ),
        .I3(\ap_CS_iter0_fsm_reg[25]_0 [0]),
        .O(\ap_CS_iter0_fsm_reg[25] [0]));
  LUT6 #(
    .INIT(64'h0000000054005555)) 
    \ap_CS_iter0_fsm[11]_i_1 
       (.I0(\ap_CS_iter0_fsm[11]_i_2_n_0 ),
        .I1(OUT_r_AWREADY),
        .I2(ap_reg_ioackin_OUT_r_AWREADY_reg_1),
        .I3(\ap_CS_iter1_fsm_reg[11] ),
        .I4(Q[2]),
        .I5(\ap_CS_iter1_fsm_reg[7] ),
        .O(\ap_CS_iter0_fsm_reg[2] ));
  LUT5 #(
    .INIT(32'h3F2AFFFF)) 
    \ap_CS_iter0_fsm[11]_i_2 
       (.I0(Q[4]),
        .I1(\ap_CS_iter1_fsm_reg[11] ),
        .I2(ap_reg_ioackin_OUT_r_AWREADY_reg_0),
        .I3(Q[3]),
        .I4(\p_Val2_7_reg_917_reg[0]_0 ),
        .O(\ap_CS_iter0_fsm[11]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_iter0_fsm[12]_i_1 
       (.I0(\or_cond_reg_2812_reg[0] ),
        .I1(\p_Val2_7_reg_917_reg[0] ),
        .I2(\ap_CS_iter0_fsm_reg[25]_0 [2]),
        .O(\ap_CS_iter0_fsm_reg[25] [1]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_iter0_fsm[13]_i_1 
       (.I0(\p_Val2_7_reg_917_reg[0] ),
        .I1(\ap_CS_iter0_fsm[13]_i_2_n_0 ),
        .I2(\ap_CS_iter0_fsm_reg[25]_0 [3]),
        .O(\ap_CS_iter0_fsm_reg[25] [2]));
  LUT6 #(
    .INIT(64'h0888088808888888)) 
    \ap_CS_iter0_fsm[13]_i_2 
       (.I0(\p_Val2_11_reg_927[10]_i_2_n_0 ),
        .I1(\p_Val2_7_reg_917_reg[0]_0 ),
        .I2(Q[2]),
        .I3(\ap_CS_iter1_fsm_reg[11] ),
        .I4(ap_reg_ioackin_OUT_r_AWREADY_reg_1),
        .I5(OUT_r_AWREADY),
        .O(\ap_CS_iter0_fsm[13]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_iter0_fsm[14]_i_1 
       (.I0(\gen_write[1].mem_reg_0_i_26_n_0 ),
        .I1(ap_ce_reg_i_2_n_0),
        .I2(\ap_CS_iter0_fsm_reg[25]_0 [4]),
        .O(\ap_CS_iter0_fsm_reg[25] [3]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_iter0_fsm[15]_i_1 
       (.I0(ap_ce_reg_i_2_n_0),
        .I1(\p_Val2_9_reg_2916_reg[0] ),
        .I2(\ap_CS_iter0_fsm_reg[25]_0 [5]),
        .O(\ap_CS_iter0_fsm_reg[25] [4]));
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_iter0_fsm[16]_i_1 
       (.I0(\p_Val2_9_reg_2916_reg[0] ),
        .I1(\ap_CS_iter1_fsm_reg[4] ),
        .I2(\ap_CS_iter0_fsm_reg[25]_0 [6]),
        .O(\ap_CS_iter0_fsm_reg[25] [5]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_iter0_fsm[20]_i_1 
       (.I0(\channels_11_reg[10] ),
        .I1(\ap_CS_iter1_fsm_reg[4] ),
        .I2(\ap_CS_iter0_fsm_reg[25]_0 [10]),
        .O(\ap_CS_iter0_fsm_reg[25] [6]));
  LUT6 #(
    .INIT(64'h000000002AAA0000)) 
    \ap_CS_iter0_fsm[20]_i_2 
       (.I0(empty_n_reg_2),
        .I1(\ap_CS_iter1_fsm_reg[11] ),
        .I2(Q[3]),
        .I3(ap_reg_ioackin_OUT_r_AWREADY_reg_0),
        .I4(\ap_CS_iter0_fsm_reg[25]_0 [9]),
        .I5(\ap_CS_iter0_fsm[11]_i_2_n_0 ),
        .O(\channels_11_reg[10] ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_CS_iter0_fsm[22]_i_1 
       (.I0(\reg_980_reg[0] ),
        .I1(\ap_CS_iter0_fsm_reg[25]_0 [11]),
        .I2(\ap_CS_iter1_fsm_reg[1] ),
        .I3(\ap_CS_iter0_fsm_reg[25]_0 [12]),
        .O(\ap_CS_iter0_fsm_reg[25] [7]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT4 #(
    .INIT(16'hBF88)) 
    \ap_CS_iter0_fsm[24]_i_1 
       (.I0(\ap_CS_iter0_fsm_reg[25]_0 [13]),
        .I1(\reg_980_reg[0] ),
        .I2(\ap_CS_iter0_fsm[25]_i_2_n_0 ),
        .I3(\ap_CS_iter0_fsm_reg[25]_0 [14]),
        .O(\ap_CS_iter0_fsm_reg[25] [8]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'hFB88)) 
    \ap_CS_iter0_fsm[25]_i_1 
       (.I0(\ap_CS_iter0_fsm[25]_i_2_n_0 ),
        .I1(\reg_980_reg[0] ),
        .I2(Q[6]),
        .I3(\ap_CS_iter0_fsm_reg[25]_0 [15]),
        .O(\ap_CS_iter0_fsm_reg[25] [9]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \ap_CS_iter0_fsm[25]_i_2 
       (.I0(\ap_CS_iter0_fsm_reg[25]_0 [14]),
        .I1(\ap_CS_iter1_fsm_reg[11] ),
        .I2(Q[5]),
        .I3(ap_reg_ioackin_OUT_r_AWREADY_reg_0),
        .O(\ap_CS_iter0_fsm[25]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'h0F08)) 
    \ap_CS_iter1_fsm[0]_i_1 
       (.I0(\ap_CS_iter1_fsm_reg[11] ),
        .I1(ap_CS_iter1_fsm_state40),
        .I2(int_ap_ready_reg),
        .I3(Q[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hC888C888FFFFC888)) 
    \ap_CS_iter1_fsm[1]_i_1 
       (.I0(Q[0]),
        .I1(int_ap_ready_reg),
        .I2(ap_CS_iter1_fsm_state40),
        .I3(\ap_CS_iter1_fsm_reg[11] ),
        .I4(Q[1]),
        .I5(\ap_CS_iter1_fsm_reg[2] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT5 #(
    .INIT(32'hAEAEAEEE)) 
    \ap_CS_iter1_fsm[2]_i_1 
       (.I0(\ap_CS_iter1_fsm_reg[2] ),
        .I1(Q[2]),
        .I2(\ap_CS_iter1_fsm_reg[11] ),
        .I3(ap_reg_ioackin_OUT_r_AWREADY_reg_1),
        .I4(OUT_r_AWREADY),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \ap_CS_iter1_fsm[2]_i_2 
       (.I0(Q[1]),
        .I1(\ap_CS_iter1_fsm_reg[11] ),
        .I2(ap_reg_ioackin_OUT_r_WREADY_reg_0),
        .I3(OUT_r_WREADY),
        .O(\ap_CS_iter1_fsm_reg[2] ));
  LUT6 #(
    .INIT(64'hABABABFFA8A8A800)) 
    \ap_CS_iter1_fsm[7]_i_1 
       (.I0(\data_p2[2]_i_3_n_0 ),
        .I1(ap_reg_ioackin_OUT_r_AWREADY_reg_1),
        .I2(OUT_r_AWREADY),
        .I3(ap_reg_ioackin_OUT_r_WREADY_reg_0),
        .I4(OUT_r_WREADY),
        .I5(Q[7]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'hF4CC)) 
    \ap_CS_iter1_fsm[8]_i_1 
       (.I0(\ap_CS_iter1_fsm_reg[11] ),
        .I1(Q[8]),
        .I2(Q[7]),
        .I3(ap_reg_ioackin_OUT_r_AWREADY_reg_0),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ap_ce_reg_i_1
       (.I0(ap_ce_reg_i_2__0_n_0),
        .I1(\or_cond_reg_2812_reg[0] ),
        .I2(\p_Val2_7_reg_917_reg[0] ),
        .I3(full_n_reg_0),
        .I4(\gen_write[1].mem_reg_0_i_25_n_0 ),
        .O(ap_ce_reg_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ap_ce_reg_i_1__1
       (.I0(ap_ce_reg_i_2_n_0),
        .I1(\p_Val2_9_reg_2916_reg[0] ),
        .I2(\p_Val2_7_reg_917_reg[0] ),
        .I3(\gen_write[1].mem_reg_0_i_26_n_0 ),
        .I4(\or_cond_reg_2812_reg[0] ),
        .I5(\ap_CS_iter0_fsm_reg[16] ),
        .O(ap_ce_reg_reg_0));
  LUT5 #(
    .INIT(32'h08888888)) 
    ap_ce_reg_i_2
       (.I0(\ap_CS_iter0_fsm[13]_i_2_n_0 ),
        .I1(\ap_CS_iter0_fsm_reg[25]_0 [4]),
        .I2(ap_reg_ioackin_OUT_r_AWREADY_reg_0),
        .I3(Q[3]),
        .I4(\ap_CS_iter1_fsm_reg[11] ),
        .O(ap_ce_reg_i_2_n_0));
  LUT6 #(
    .INIT(64'hFEFFFAFAFEFEFAFA)) 
    ap_ce_reg_i_2__0
       (.I0(\p_Val2_9_reg_2916_reg[0] ),
        .I1(\ap_CS_iter0_fsm_reg[25]_0 [11]),
        .I2(\gen_write[1].mem_reg_0_i_26_n_0 ),
        .I3(Q[6]),
        .I4(\reg_980_reg[0] ),
        .I5(\ap_CS_iter0_fsm_reg[25]_0 [15]),
        .O(ap_ce_reg_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_phi_reg_pp0_iter0_p_Val2_11_reg_927[10]_i_1 
       (.I0(ap_CS_iter0_fsm_state12),
        .I1(\ap_CS_iter0_fsm_reg[2] ),
        .O(\or_cond_reg_2812_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    ap_reg_ioackin_OUT_r_AWREADY_i_1
       (.I0(ap_reg_ioackin_OUT_r_AWREADY_i_2_n_0),
        .I1(\p_Val2_9_reg_2916_reg[0] ),
        .I2(s_ready_t_reg),
        .I3(ap_reg_ioackin_OUT_r_AWREADY_i_3_n_0),
        .O(ap_reg_ioackin_OUT_r_AWREADY_reg));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ap_reg_ioackin_OUT_r_AWREADY_i_2
       (.I0(empty_n_reg_1),
        .I1(int_ap_ready_reg),
        .I2(\gen_write[1].mem_reg_0_i_37_n_0 ),
        .O(ap_reg_ioackin_OUT_r_AWREADY_i_2_n_0));
  LUT6 #(
    .INIT(64'h4444F4FFFFFFFFFF)) 
    ap_reg_ioackin_OUT_r_AWREADY_i_3
       (.I0(\data_p2[3]_i_2_n_0 ),
        .I1(ap_reg_ioackin_OUT_r_AWREADY_reg_0),
        .I2(\data_p2_reg[4] ),
        .I3(OUT_r_AWREADY),
        .I4(ap_reg_ioackin_OUT_r_AWREADY_reg_1),
        .I5(ap_rst_n),
        .O(ap_reg_ioackin_OUT_r_AWREADY_i_3_n_0));
  LUT6 #(
    .INIT(64'h0002000000020002)) 
    ap_reg_ioackin_OUT_r_WREADY_i_1
       (.I0(ap_reg_ioackin_OUT_r_AWREADY_i_2_n_0),
        .I1(ap_reg_ioackin_OUT_r_WREADY_i_2_n_0),
        .I2(ap_reg_ioackin_OUT_r_WREADY_i_3_n_0),
        .I3(empty_n_reg_0),
        .I4(\data_p2[3]_i_2_n_0 ),
        .I5(ap_reg_ioackin_OUT_r_AWREADY_reg_0),
        .O(ap_reg_ioackin_OUT_r_WREADY_reg));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    ap_reg_ioackin_OUT_r_WREADY_i_2
       (.I0(Q[9]),
        .I1(\ap_CS_iter1_fsm_reg[11] ),
        .I2(ap_reg_ioackin_OUT_r_WREADY_reg_0),
        .I3(OUT_r_WREADY),
        .O(ap_reg_ioackin_OUT_r_WREADY_i_2_n_0));
  LUT6 #(
    .INIT(64'h8888F8FFFFFFFFFF)) 
    ap_reg_ioackin_OUT_r_WREADY_i_3
       (.I0(\ap_CS_iter1_fsm_reg[11] ),
        .I1(Q[1]),
        .I2(mem_reg_i_59_n_0),
        .I3(OUT_r_WREADY),
        .I4(ap_reg_ioackin_OUT_r_WREADY_reg_0),
        .I5(ap_rst_n),
        .O(ap_reg_ioackin_OUT_r_WREADY_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \channels_11[10]_i_1 
       (.I0(\channels_11_reg[10] ),
        .I1(or_cond_reg_2812),
        .O(\channels_11_reg[10]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \channels_14[10]_i_1 
       (.I0(\ap_CS_iter0_fsm_reg[25]_0 [13]),
        .I1(\reg_980_reg[0] ),
        .I2(or_cond_reg_2812),
        .O(\channels_14_reg[10] ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \channels_15[10]_i_1 
       (.I0(\reg_980_reg[0] ),
        .I1(\ap_CS_iter0_fsm[25]_i_2_n_0 ),
        .I2(or_cond_reg_2812),
        .O(\channels_15_reg[10] ));
  LUT2 #(
    .INIT(4'h2)) 
    \channels_5[10]_i_1 
       (.I0(\or_cond_reg_2812_reg[0] ),
        .I1(\tmp_reg_2792_reg[0] ),
        .O(E));
  LUT2 #(
    .INIT(4'h8)) 
    \channels_6[10]_i_1 
       (.I0(\p_Val2_7_reg_917_reg[0] ),
        .I1(or_cond_reg_2812),
        .O(\channels_6_reg[10] ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \channels_7[10]_i_1 
       (.I0(\gen_write[1].mem_reg_0_i_26_n_0 ),
        .I1(or_cond_reg_2812),
        .O(\channels_7_reg[10] ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \channels_8[10]_i_1 
       (.I0(\p_Val2_9_reg_2916_reg[0] ),
        .I1(or_cond_reg_2812),
        .O(\channels_8_reg[10] ));
  LUT6 #(
    .INIT(64'hBA33BB33AA00AA00)) 
    \data_p2[0]_i_1 
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(\ap_CS_iter1_fsm_reg[11] ),
        .I4(Q[5]),
        .I5(\data_p2[0]_i_2_n_0 ),
        .O(\data_p2_reg[4]_0 [0]));
  LUT6 #(
    .INIT(64'hFAFAFAFAFAFAAAEA)) 
    \data_p2[0]_i_2 
       (.I0(\data_p2[0]_i_3_n_0 ),
        .I1(Q[2]),
        .I2(\ap_CS_iter1_fsm_reg[11] ),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[6]),
        .O(\data_p2[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h80808088AAAAAAAA)) 
    \data_p2[0]_i_3 
       (.I0(mem_reg_i_114_n_0),
        .I1(\data_p2[0]_i_4_n_0 ),
        .I2(\FSM_sequential_state[1]_i_5_n_0 ),
        .I3(\ap_CS_iter0_fsm_reg[25]_0 [13]),
        .I4(\ap_CS_iter0_fsm_reg[25]_0 [11]),
        .I5(mem_reg_i_67_n_0),
        .O(\data_p2[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAA00AA00EF00EE00)) 
    \data_p2[0]_i_4 
       (.I0(\ap_CS_iter0_fsm_reg[25]_0 [10]),
        .I1(\ap_CS_iter0_fsm_reg[25]_0 [8]),
        .I2(\ap_CS_iter0_fsm_reg[25]_0 [7]),
        .I3(\FSM_sequential_state[1]_i_7_n_0 ),
        .I4(\ap_CS_iter0_fsm_reg[25]_0 [6]),
        .I5(\data_p2[2]_i_5_n_0 ),
        .O(\data_p2[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCC40C0C0C0C0)) 
    \data_p2[1]_i_1 
       (.I0(Q[2]),
        .I1(\data_p2[1]_i_2_n_0 ),
        .I2(\data_p2[1]_i_3_n_0 ),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(\ap_CS_iter1_fsm_reg[11] ),
        .O(\data_p2_reg[4]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'h00000F1F)) 
    \data_p2[1]_i_2 
       (.I0(Q[5]),
        .I1(Q[6]),
        .I2(\ap_CS_iter1_fsm_reg[11] ),
        .I3(Q[8]),
        .I4(Q[7]),
        .O(\data_p2[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000057555757)) 
    \data_p2[1]_i_3 
       (.I0(mem_reg_i_97_n_0),
        .I1(mem_reg_i_66_n_0),
        .I2(mem_reg_i_95_n_0),
        .I3(\data_p2[1]_i_4_n_0 ),
        .I4(\data_p2[2]_i_2_n_0 ),
        .I5(\FSM_sequential_state[1]_i_4_n_0 ),
        .O(\data_p2[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \data_p2[1]_i_4 
       (.I0(\FSM_sequential_state[1]_i_7_n_0 ),
        .I1(\ap_CS_iter0_fsm_reg[25]_0 [7]),
        .I2(\ap_CS_iter0_fsm_reg[25]_0 [8]),
        .O(\data_p2[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000001FFFFFFFFF)) 
    \data_p2[2]_i_1 
       (.I0(\data_p2[2]_i_2_n_0 ),
        .I1(\data_p2[3]_i_3_n_0 ),
        .I2(\data_p2[3]_i_4_n_0 ),
        .I3(\data_p2[2]_i_3_n_0 ),
        .I4(\data_p2[2]_i_4_n_0 ),
        .I5(\data_p2[3]_i_2_n_0 ),
        .O(\data_p2_reg[4]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \data_p2[2]_i_2 
       (.I0(\data_p2[2]_i_5_n_0 ),
        .I1(\data_p2[2]_i_6_n_0 ),
        .O(\data_p2[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[2]_i_3 
       (.I0(\ap_CS_iter1_fsm_reg[11] ),
        .I1(Q[6]),
        .O(\data_p2[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[2]_i_4 
       (.I0(\ap_CS_iter1_fsm_reg[11] ),
        .I1(Q[5]),
        .O(\data_p2[2]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00002AAA)) 
    \data_p2[2]_i_5 
       (.I0(\ap_CS_iter0_fsm_reg[25]_0 [9]),
        .I1(ap_reg_ioackin_OUT_r_AWREADY_reg_0),
        .I2(Q[3]),
        .I3(\ap_CS_iter1_fsm_reg[11] ),
        .I4(\data_p2[2]_i_7_n_0 ),
        .O(\data_p2[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[2]_i_6 
       (.I0(\FSM_sequential_state[1]_i_7_n_0 ),
        .I1(\ap_CS_iter0_fsm_reg[25]_0 [10]),
        .O(\data_p2[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFDFDDDFDF)) 
    \data_p2[2]_i_7 
       (.I0(\p_Val2_7_reg_917_reg[0]_0 ),
        .I1(int_ap_ready_i_3_n_0),
        .I2(\ap_CS_iter1_fsm_reg[11] ),
        .I3(\ap_CS_iter1_fsm_reg[9] ),
        .I4(\ap_CS_iter1_fsm_reg[2]_0 ),
        .I5(\ap_CS_iter1_fsm_reg[2] ),
        .O(\data_p2[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h02AA000002AA02AA)) 
    \data_p2[3]_i_1 
       (.I0(\data_p2[3]_i_2_n_0 ),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(\ap_CS_iter1_fsm_reg[11] ),
        .I4(\data_p2[3]_i_3_n_0 ),
        .I5(\data_p2[3]_i_4_n_0 ),
        .O(\data_p2_reg[4]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'h15)) 
    \data_p2[3]_i_2 
       (.I0(Q[7]),
        .I1(Q[8]),
        .I2(\ap_CS_iter1_fsm_reg[11] ),
        .O(\data_p2[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'hCCFFCCFE)) 
    \data_p2[3]_i_3 
       (.I0(\ap_CS_iter0_fsm_reg[25]_0 [11]),
        .I1(mem_reg_i_95_n_0),
        .I2(\ap_CS_iter0_fsm[25]_i_2_n_0 ),
        .I3(\FSM_sequential_state[1]_i_5_n_0 ),
        .I4(\ap_CS_iter0_fsm_reg[25]_0 [13]),
        .O(\data_p2[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT5 #(
    .INIT(32'h00550155)) 
    \data_p2[3]_i_4 
       (.I0(\FSM_sequential_state[1]_i_4_n_0 ),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(\ap_CS_iter1_fsm_reg[11] ),
        .I4(Q[2]),
        .O(\data_p2[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \data_p2[4]_i_1 
       (.I0(ap_reg_ioackin_OUT_r_AWREADY_reg_1),
        .I1(\data_p2_reg[4] ),
        .I2(OUT_r_AWREADY),
        .O(\data_p2_reg[4]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'h10101000)) 
    \data_p2[4]_i_2 
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(\ap_CS_iter1_fsm_reg[11] ),
        .I3(Q[5]),
        .I4(Q[6]),
        .O(\data_p2_reg[4]_0 [4]));
  LUT6 #(
    .INIT(64'hFFFEFFFFAAAAAAAA)) 
    data_vld_i_1__2
       (.I0(push),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[2] ),
        .I4(full_n_i_2__1_n_0),
        .I5(data_vld_reg_n_0),
        .O(data_vld_i_1__2_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__2_n_0),
        .Q(data_vld_reg_n_0),
        .R(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    empty_n_i_1__0
       (.I0(data_vld_reg_n_0),
        .I1(pop0),
        .I2(\ap_CS_iter1_fsm_reg[11] ),
        .O(empty_n_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    empty_n_i_2__1
       (.I0(empty_n_i_3__2_n_0),
        .I1(\ap_CS_iter1_fsm_reg[1]_0 ),
        .I2(\ap_CS_iter1_fsm_reg[14] ),
        .I3(\gen_write[1].mem_reg_0_i_27_n_0 ),
        .I4(empty_n_i_5_n_0),
        .I5(\ap_CS_iter1_fsm_reg[11] ),
        .O(pop0));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    empty_n_i_3__2
       (.I0(\ap_CS_iter0_fsm_reg[25]_0 [13]),
        .I1(\reg_980_reg[0] ),
        .I2(\ap_CS_iter1_fsm_reg[1] ),
        .O(empty_n_i_3__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    empty_n_i_5
       (.I0(\reg_980_reg[0] ),
        .I1(\ap_CS_iter0_fsm[25]_i_2_n_0 ),
        .I2(int_ap_ready_reg),
        .O(empty_n_i_5_n_0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_0),
        .Q(\ap_CS_iter1_fsm_reg[11] ),
        .R(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hFBBBFBFBFBFBFBFB)) 
    full_n_i_1__4
       (.I0(full_n_i_2__1_n_0),
        .I1(ap_rst_n),
        .I2(m_axi_OUT_r_BREADY),
        .I3(\pout_reg_n_0_[2] ),
        .I4(full_n_i_3__1_n_0),
        .I5(full_n_reg_1),
        .O(full_n_i_1__4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    full_n_i_2__1
       (.I0(data_vld_reg_n_0),
        .I1(pop0),
        .O(full_n_i_2__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'h8)) 
    full_n_i_3__1
       (.I0(\pout_reg_n_0_[0] ),
        .I1(\pout_reg_n_0_[1] ),
        .O(full_n_i_3__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'h2)) 
    full_n_i_5
       (.I0(data_vld_reg_n_0),
        .I1(pop0),
        .O(\pout_reg[2]_0 ));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__4_n_0),
        .Q(m_axi_OUT_r_BREADY),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \gen_write[1].mem_reg_0_i_1 
       (.I0(test_V_we0),
        .I1(\gen_write[1].mem_reg_0_i_25_n_0 ),
        .I2(int_ap_ready_reg),
        .I3(\gen_write[1].mem_reg_0_i_26_n_0 ),
        .I4(\gen_write[1].mem_reg_0_i_27_n_0 ),
        .I5(\p_Val2_9_reg_2916_reg[0] ),
        .O(\gen_write[1].mem_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_write[1].mem_reg_0_i_24 
       (.I0(\gen_write[1].mem_reg_0_i_37_n_0 ),
        .I1(\p_Val2_9_reg_2916_reg[0] ),
        .I2(ap_ce_reg_i_2_n_0),
        .I3(\gen_write[1].mem_reg_0_i_26_n_0 ),
        .O(test_V_we0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF8F8F8)) 
    \gen_write[1].mem_reg_0_i_25 
       (.I0(\reg_980_reg[0] ),
        .I1(\ap_CS_iter0_fsm[25]_i_2_n_0 ),
        .I2(\gen_write[1].mem_reg_0_i_38_n_0 ),
        .I3(\ap_CS_iter0_fsm_reg[25]_0 [10]),
        .I4(\ap_CS_iter1_fsm_reg[4] ),
        .I5(ap_ce_reg_i_2_n_0),
        .O(\gen_write[1].mem_reg_0_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_write[1].mem_reg_0_i_26 
       (.I0(\ap_CS_iter0_fsm_reg[25]_0 [3]),
        .I1(\ap_CS_iter0_fsm[13]_i_2_n_0 ),
        .O(\gen_write[1].mem_reg_0_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_write[1].mem_reg_0_i_27 
       (.I0(\ap_CS_iter0_fsm_reg[25]_0 [11]),
        .I1(\reg_980_reg[0] ),
        .O(\gen_write[1].mem_reg_0_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hFFFAFAFAFFEAEAEA)) 
    \gen_write[1].mem_reg_0_i_37 
       (.I0(\gen_write[1].mem_reg_0_i_38_n_0 ),
        .I1(\ap_CS_iter0_fsm[25]_i_2_n_0 ),
        .I2(\reg_980_reg[0] ),
        .I3(\ap_CS_iter0_fsm_reg[25]_0 [10]),
        .I4(\ap_CS_iter1_fsm_reg[4] ),
        .I5(\ap_CS_iter0_fsm_reg[25]_0 [11]),
        .O(\gen_write[1].mem_reg_0_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFE00)) 
    \gen_write[1].mem_reg_0_i_38 
       (.I0(\ap_CS_iter0_fsm_reg[25]_0 [7]),
        .I1(\ap_CS_iter0_fsm_reg[25]_0 [8]),
        .I2(\ap_CS_iter0_fsm_reg[25]_0 [6]),
        .I3(\ap_CS_iter1_fsm_reg[4] ),
        .I4(empty_n_i_3__2_n_0),
        .I5(\channels_11_reg[10] ),
        .O(\gen_write[1].mem_reg_0_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h02AAFFFF02AA0000)) 
    \int_SBUS_data_shift[0]_i_1 
       (.I0(\ap_CS_iter0_fsm_reg[12] ),
        .I1(ap_CS_iter0_fsm_state8),
        .I2(\ap_CS_iter0_fsm_reg[6] ),
        .I3(\ap_CS_iter0_fsm_reg[8] ),
        .I4(SBUS_data_ce0),
        .I5(B[0]),
        .O(\int_SBUS_data_shift_reg[0] ));
  LUT6 #(
    .INIT(64'hEAAAFFFFEAAA0000)) 
    \int_SBUS_data_shift[1]_i_1 
       (.I0(ADDRARDADDR),
        .I1(\ap_CS_iter0_fsm_reg[13] ),
        .I2(\ap_CS_iter0_fsm_reg[22] ),
        .I3(\ap_CS_iter0_fsm_reg[11] ),
        .I4(SBUS_data_ce0),
        .I5(B[1]),
        .O(\int_SBUS_data_shift_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \int_SBUS_data_shift[1]_i_10 
       (.I0(\reg_980_reg[0] ),
        .I1(\ap_CS_iter0_fsm_reg[25]_0 [11]),
        .I2(\p_Val2_9_reg_2916_reg[0] ),
        .O(\int_SBUS_data_shift[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \int_SBUS_data_shift[1]_i_4 
       (.I0(\gen_write[1].mem_reg_0_i_25_n_0 ),
        .I1(\int_SBUS_data_shift[1]_i_7_n_0 ),
        .I2(\SBUS_data_load_3_reg_2712_reg[7] ),
        .I3(\SBUS_data_load_7_reg_2755_reg[7] ),
        .I4(\SBUS_data_load_9_reg_2781_reg[7] ),
        .I5(\int_SBUS_data_shift[1]_i_8_n_0 ),
        .O(SBUS_data_ce0));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \int_SBUS_data_shift[1]_i_7 
       (.I0(\p_Val2_7_reg_917_reg[0] ),
        .I1(\gen_write[1].mem_reg_0_i_26_n_0 ),
        .O(\int_SBUS_data_shift[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8FF0000)) 
    \int_SBUS_data_shift[1]_i_8 
       (.I0(ap_start),
        .I1(\ap_CS_iter0_fsm_reg[25]_0 [0]),
        .I2(ap_CS_iter0_fsm_state9),
        .I3(\ap_CS_iter0_fsm_reg[1] ),
        .I4(\ap_CS_iter0_fsm_reg[2] ),
        .I5(\int_SBUS_data_shift[1]_i_10_n_0 ),
        .O(\int_SBUS_data_shift[1]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'h40)) 
    int_ap_ready_i_1
       (.I0(Q[6]),
        .I1(\reg_980_reg[0] ),
        .I2(\ap_CS_iter0_fsm_reg[25]_0 [15]),
        .O(int_ap_ready_reg));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    int_ap_ready_i_2
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(int_ap_ready_i_3_n_0),
        .I3(ap_reg_ioackin_OUT_r_AWREADY_reg_0),
        .I4(\ap_CS_iter1_fsm_reg[11] ),
        .I5(Q[1]),
        .O(\reg_980_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    int_ap_ready_i_3
       (.I0(Q[2]),
        .I1(\ap_CS_iter1_fsm_reg[11] ),
        .I2(ap_reg_ioackin_OUT_r_AWREADY_reg_1),
        .I3(OUT_r_AWREADY),
        .O(int_ap_ready_i_3_n_0));
  LUT5 #(
    .INIT(32'h8C808080)) 
    mem_reg_i_10
       (.I0(tmp_87_reg_3214_pp0_iter0_reg[0]),
        .I1(\ap_CS_iter1_fsm_reg[11] ),
        .I2(Q[9]),
        .I3(tmp_94_reg_2970_pp0_iter0_reg),
        .I4(Q[8]),
        .O(\q_tmp_reg[14] [13]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'h7)) 
    mem_reg_i_100
       (.I0(\p_Val2_10_reg_2922_reg[12] [10]),
        .I1(mem_reg_i_96_n_0),
        .O(mem_reg_i_100_n_0));
  LUT5 #(
    .INIT(32'h00E0EEEE)) 
    mem_reg_i_101
       (.I0(\FSM_sequential_state[1]_i_8_n_0 ),
        .I1(\reg_980_reg[12] [10]),
        .I2(\p_Val2_9_reg_2916_reg[12] [10]),
        .I3(\ap_CS_iter0_fsm_reg[25]_0 [8]),
        .I4(\data_p2[1]_i_4_n_0 ),
        .O(mem_reg_i_101_n_0));
  LUT6 #(
    .INIT(64'hFF00B8B8FFFFFFFF)) 
    mem_reg_i_102
       (.I0(\p_Val2_9_reg_2916_reg[12] [8]),
        .I1(\FSM_sequential_state[1]_i_8_n_0 ),
        .I2(\reg_980_reg[12] [8]),
        .I3(\p_Val2_10_reg_2922_reg[12] [8]),
        .I4(mem_reg_i_96_n_0),
        .I5(\data_p2[2]_i_2_n_0 ),
        .O(mem_reg_i_102_n_0));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'h7)) 
    mem_reg_i_103
       (.I0(\p_Val2_10_reg_2922_reg[12] [7]),
        .I1(mem_reg_i_96_n_0),
        .O(mem_reg_i_103_n_0));
  LUT5 #(
    .INIT(32'h00E0EEEE)) 
    mem_reg_i_104
       (.I0(\FSM_sequential_state[1]_i_8_n_0 ),
        .I1(\reg_980_reg[12] [7]),
        .I2(\p_Val2_9_reg_2916_reg[12] [7]),
        .I3(\ap_CS_iter0_fsm_reg[25]_0 [8]),
        .I4(\data_p2[1]_i_4_n_0 ),
        .O(mem_reg_i_104_n_0));
  LUT6 #(
    .INIT(64'h0000000000FF4747)) 
    mem_reg_i_105
       (.I0(\p_Val2_9_reg_2916_reg[12] [6]),
        .I1(\FSM_sequential_state[1]_i_8_n_0 ),
        .I2(\reg_980_reg[12] [6]),
        .I3(\p_Val2_10_reg_2922_reg[12] [6]),
        .I4(mem_reg_i_96_n_0),
        .I5(\data_p2[2]_i_5_n_0 ),
        .O(mem_reg_i_105_n_0));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT2 #(
    .INIT(4'h7)) 
    mem_reg_i_106
       (.I0(\p_Val2_10_reg_2922_reg[12] [5]),
        .I1(mem_reg_i_96_n_0),
        .O(mem_reg_i_106_n_0));
  LUT5 #(
    .INIT(32'h00E0EEEE)) 
    mem_reg_i_107
       (.I0(\FSM_sequential_state[1]_i_8_n_0 ),
        .I1(\reg_980_reg[12] [5]),
        .I2(\p_Val2_9_reg_2916_reg[12] [5]),
        .I3(\ap_CS_iter0_fsm_reg[25]_0 [8]),
        .I4(\data_p2[1]_i_4_n_0 ),
        .O(mem_reg_i_107_n_0));
  LUT6 #(
    .INIT(64'h0000000000FF4747)) 
    mem_reg_i_108
       (.I0(\p_Val2_9_reg_2916_reg[12] [4]),
        .I1(\FSM_sequential_state[1]_i_8_n_0 ),
        .I2(\reg_980_reg[12] [4]),
        .I3(\p_Val2_10_reg_2922_reg[12] [4]),
        .I4(mem_reg_i_96_n_0),
        .I5(\data_p2[2]_i_5_n_0 ),
        .O(mem_reg_i_108_n_0));
  LUT6 #(
    .INIT(64'hFF00B8B8FFFFFFFF)) 
    mem_reg_i_109
       (.I0(\p_Val2_9_reg_2916_reg[12] [3]),
        .I1(\FSM_sequential_state[1]_i_8_n_0 ),
        .I2(\reg_980_reg[12] [3]),
        .I3(\p_Val2_10_reg_2922_reg[12] [3]),
        .I4(mem_reg_i_96_n_0),
        .I5(\data_p2[2]_i_2_n_0 ),
        .O(mem_reg_i_109_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF5D5D5D5D5D)) 
    mem_reg_i_11
       (.I0(mem_reg_i_27_n_0),
        .I1(\reg_988_reg[12] [12]),
        .I2(mem_reg_i_28_n_0),
        .I3(mem_reg_i_29_n_0),
        .I4(mem_reg_i_30_n_0),
        .I5(mem_reg_i_31_n_0),
        .O(\q_tmp_reg[14] [12]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT2 #(
    .INIT(4'h7)) 
    mem_reg_i_110
       (.I0(\p_Val2_10_reg_2922_reg[12] [1]),
        .I1(mem_reg_i_96_n_0),
        .O(mem_reg_i_110_n_0));
  LUT5 #(
    .INIT(32'h00E0EEEE)) 
    mem_reg_i_111
       (.I0(\FSM_sequential_state[1]_i_8_n_0 ),
        .I1(\reg_980_reg[12] [1]),
        .I2(\p_Val2_9_reg_2916_reg[12] [1]),
        .I3(\ap_CS_iter0_fsm_reg[25]_0 [8]),
        .I4(\data_p2[1]_i_4_n_0 ),
        .O(mem_reg_i_111_n_0));
  LUT6 #(
    .INIT(64'h0000000000FF4747)) 
    mem_reg_i_112
       (.I0(\p_Val2_9_reg_2916_reg[12] [0]),
        .I1(\FSM_sequential_state[1]_i_8_n_0 ),
        .I2(\reg_980_reg[12] [0]),
        .I3(\p_Val2_10_reg_2922_reg[12] [0]),
        .I4(mem_reg_i_96_n_0),
        .I5(\data_p2[2]_i_5_n_0 ),
        .O(mem_reg_i_112_n_0));
  LUT5 #(
    .INIT(32'hD555FFFF)) 
    mem_reg_i_113
       (.I0(\p_Val2_7_reg_917_reg[0]_0 ),
        .I1(ap_reg_ioackin_OUT_r_AWREADY_reg_0),
        .I2(Q[3]),
        .I3(\ap_CS_iter1_fsm_reg[11] ),
        .I4(\ap_CS_iter0_fsm_reg[25]_0 [12]),
        .O(mem_reg_i_113_n_0));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'h07)) 
    mem_reg_i_114
       (.I0(Q[3]),
        .I1(\ap_CS_iter1_fsm_reg[11] ),
        .I2(\FSM_sequential_state[1]_i_4_n_0 ),
        .O(mem_reg_i_114_n_0));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    mem_reg_i_115
       (.I0(Q[4]),
        .I1(Q[6]),
        .I2(\ap_CS_iter1_fsm_reg[11] ),
        .O(mem_reg_i_115_n_0));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_116
       (.I0(\ap_CS_iter1_fsm_reg[11] ),
        .I1(Q[9]),
        .O(mem_reg_i_116_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF5D5D5D5D5D)) 
    mem_reg_i_12
       (.I0(mem_reg_i_32_n_0),
        .I1(\reg_988_reg[12] [11]),
        .I2(mem_reg_i_28_n_0),
        .I3(mem_reg_i_33_n_0),
        .I4(mem_reg_i_34_n_0),
        .I5(mem_reg_i_31_n_0),
        .O(\q_tmp_reg[14] [11]));
  LUT5 #(
    .INIT(32'h5DFF5D5D)) 
    mem_reg_i_13
       (.I0(mem_reg_i_35_n_0),
        .I1(\reg_988_reg[12] [10]),
        .I2(mem_reg_i_28_n_0),
        .I3(mem_reg_i_36_n_0),
        .I4(mem_reg_i_31_n_0),
        .O(\q_tmp_reg[14] [10]));
  LUT6 #(
    .INIT(64'hFFFFFF5D5D5D5D5D)) 
    mem_reg_i_14
       (.I0(mem_reg_i_37_n_0),
        .I1(\reg_988_reg[12] [9]),
        .I2(mem_reg_i_28_n_0),
        .I3(mem_reg_i_38_n_0),
        .I4(mem_reg_i_39_n_0),
        .I5(mem_reg_i_31_n_0),
        .O(\q_tmp_reg[14] [9]));
  MUXF7 mem_reg_i_15
       (.I0(mem_reg_i_40_n_0),
        .I1(mem_reg_i_41_n_0),
        .O(\q_tmp_reg[14] [8]),
        .S(mem_reg_i_31_n_0));
  LUT5 #(
    .INIT(32'h5DFF5D5D)) 
    mem_reg_i_16
       (.I0(mem_reg_i_42_n_0),
        .I1(\reg_988_reg[12] [7]),
        .I2(mem_reg_i_28_n_0),
        .I3(mem_reg_i_43_n_0),
        .I4(mem_reg_i_31_n_0),
        .O(\q_tmp_reg[14] [7]));
  LUT5 #(
    .INIT(32'h5DFF5D5D)) 
    mem_reg_i_17
       (.I0(mem_reg_i_44_n_0),
        .I1(\reg_988_reg[12] [6]),
        .I2(mem_reg_i_28_n_0),
        .I3(mem_reg_i_45_n_0),
        .I4(mem_reg_i_31_n_0),
        .O(\q_tmp_reg[14] [6]));
  LUT5 #(
    .INIT(32'h5DFF5D5D)) 
    mem_reg_i_18
       (.I0(mem_reg_i_46_n_0),
        .I1(\reg_988_reg[12] [5]),
        .I2(mem_reg_i_28_n_0),
        .I3(mem_reg_i_47_n_0),
        .I4(mem_reg_i_31_n_0),
        .O(\q_tmp_reg[14] [5]));
  LUT5 #(
    .INIT(32'h5DFF5D5D)) 
    mem_reg_i_19
       (.I0(mem_reg_i_48_n_0),
        .I1(\reg_988_reg[12] [4]),
        .I2(mem_reg_i_28_n_0),
        .I3(mem_reg_i_49_n_0),
        .I4(mem_reg_i_31_n_0),
        .O(\q_tmp_reg[14] [4]));
  MUXF7 mem_reg_i_20
       (.I0(mem_reg_i_50_n_0),
        .I1(mem_reg_i_51_n_0),
        .O(\q_tmp_reg[14] [3]),
        .S(mem_reg_i_31_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF5D5D5D5D5D)) 
    mem_reg_i_21
       (.I0(mem_reg_i_52_n_0),
        .I1(\reg_988_reg[12] [2]),
        .I2(mem_reg_i_28_n_0),
        .I3(mem_reg_i_53_n_0),
        .I4(mem_reg_i_54_n_0),
        .I5(mem_reg_i_31_n_0),
        .O(\q_tmp_reg[14] [2]));
  MUXF7 mem_reg_i_22
       (.I0(mem_reg_i_55_n_0),
        .I1(mem_reg_i_56_n_0),
        .O(\q_tmp_reg[14] [1]),
        .S(mem_reg_i_31_n_0));
  LUT5 #(
    .INIT(32'h5DFF5D5D)) 
    mem_reg_i_23
       (.I0(mem_reg_i_57_n_0),
        .I1(\reg_988_reg[12] [0]),
        .I2(mem_reg_i_28_n_0),
        .I3(mem_reg_i_58_n_0),
        .I4(mem_reg_i_31_n_0),
        .O(\q_tmp_reg[14] [0]));
  LUT2 #(
    .INIT(4'h1)) 
    mem_reg_i_24
       (.I0(ap_reg_ioackin_OUT_r_WREADY_reg_0),
        .I1(mem_reg_i_59_n_0),
        .O(OUT_r_WVALID));
  LUT6 #(
    .INIT(64'h3FBB3F333FFF3FFF)) 
    mem_reg_i_27
       (.I0(mem_reg_i_60_n_0),
        .I1(mem_reg_i_61_n_0),
        .I2(\reg_988_reg[12] [12]),
        .I3(\data_p2[2]_i_3_n_0 ),
        .I4(mem_reg_i_62_n_0),
        .I5(\reg_980_reg[12] [12]),
        .O(mem_reg_i_27_n_0));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'hA8FF)) 
    mem_reg_i_28
       (.I0(\ap_CS_iter1_fsm_reg[11] ),
        .I1(Q[8]),
        .I2(Q[9]),
        .I3(Q[7]),
        .O(mem_reg_i_28_n_0));
  LUT6 #(
    .INIT(64'h8F8F8F8F00008F00)) 
    mem_reg_i_29
       (.I0(\op_V_assign_0_7_reg_3043_reg[12] [12]),
        .I1(mem_reg_i_63_n_0),
        .I2(\data_p2[3]_i_3_n_0 ),
        .I3(mem_reg_i_64_n_0),
        .I4(mem_reg_i_65_n_0),
        .I5(mem_reg_i_66_n_0),
        .O(mem_reg_i_29_n_0));
  LUT6 #(
    .INIT(64'h0200FFFF02000200)) 
    mem_reg_i_30
       (.I0(\ap_CS_iter0_fsm_reg[25]_0 [13]),
        .I1(\FSM_sequential_state[1]_i_5_n_0 ),
        .I2(\ap_CS_iter0_fsm[25]_i_2_n_0 ),
        .I3(\reg_984_reg[12] [12]),
        .I4(mem_reg_i_67_n_0),
        .I5(\reg_980_reg[12] [12]),
        .O(mem_reg_i_30_n_0));
  LUT6 #(
    .INIT(64'h0000000888888888)) 
    mem_reg_i_31
       (.I0(mem_reg_i_60_n_0),
        .I1(mem_reg_i_61_n_0),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(Q[6]),
        .I5(\ap_CS_iter1_fsm_reg[11] ),
        .O(mem_reg_i_31_n_0));
  LUT6 #(
    .INIT(64'h3FBB3F333FFF3FFF)) 
    mem_reg_i_32
       (.I0(mem_reg_i_60_n_0),
        .I1(mem_reg_i_61_n_0),
        .I2(\reg_988_reg[12] [11]),
        .I3(\data_p2[2]_i_3_n_0 ),
        .I4(mem_reg_i_62_n_0),
        .I5(\reg_980_reg[12] [11]),
        .O(mem_reg_i_32_n_0));
  LUT6 #(
    .INIT(64'h8F8F8F8F00008F00)) 
    mem_reg_i_33
       (.I0(\op_V_assign_0_7_reg_3043_reg[12] [11]),
        .I1(mem_reg_i_63_n_0),
        .I2(\data_p2[3]_i_3_n_0 ),
        .I3(mem_reg_i_68_n_0),
        .I4(mem_reg_i_69_n_0),
        .I5(mem_reg_i_66_n_0),
        .O(mem_reg_i_33_n_0));
  LUT6 #(
    .INIT(64'h0200FFFF02000200)) 
    mem_reg_i_34
       (.I0(\ap_CS_iter0_fsm_reg[25]_0 [13]),
        .I1(\FSM_sequential_state[1]_i_5_n_0 ),
        .I2(\ap_CS_iter0_fsm[25]_i_2_n_0 ),
        .I3(\reg_984_reg[12] [11]),
        .I4(mem_reg_i_67_n_0),
        .I5(\reg_980_reg[12] [11]),
        .O(mem_reg_i_34_n_0));
  LUT6 #(
    .INIT(64'h3FBB3F333FFF3FFF)) 
    mem_reg_i_35
       (.I0(mem_reg_i_60_n_0),
        .I1(mem_reg_i_61_n_0),
        .I2(\reg_988_reg[12] [10]),
        .I3(\data_p2[2]_i_3_n_0 ),
        .I4(mem_reg_i_62_n_0),
        .I5(\reg_980_reg[12] [10]),
        .O(mem_reg_i_35_n_0));
  LUT6 #(
    .INIT(64'h000000002A2A2AFF)) 
    mem_reg_i_36
       (.I0(\data_p2[3]_i_3_n_0 ),
        .I1(mem_reg_i_63_n_0),
        .I2(\op_V_assign_0_7_reg_3043_reg[12] [10]),
        .I3(mem_reg_i_66_n_0),
        .I4(mem_reg_i_70_n_0),
        .I5(mem_reg_i_71_n_0),
        .O(mem_reg_i_36_n_0));
  LUT6 #(
    .INIT(64'h3FBB3F333FFF3FFF)) 
    mem_reg_i_37
       (.I0(mem_reg_i_60_n_0),
        .I1(mem_reg_i_61_n_0),
        .I2(\reg_988_reg[12] [9]),
        .I3(\data_p2[2]_i_3_n_0 ),
        .I4(mem_reg_i_62_n_0),
        .I5(\reg_980_reg[12] [9]),
        .O(mem_reg_i_37_n_0));
  LUT6 #(
    .INIT(64'h8F8F8F8F00008F00)) 
    mem_reg_i_38
       (.I0(\op_V_assign_0_7_reg_3043_reg[12] [9]),
        .I1(mem_reg_i_63_n_0),
        .I2(\data_p2[3]_i_3_n_0 ),
        .I3(mem_reg_i_72_n_0),
        .I4(mem_reg_i_73_n_0),
        .I5(mem_reg_i_66_n_0),
        .O(mem_reg_i_38_n_0));
  LUT6 #(
    .INIT(64'h0200FFFF02000200)) 
    mem_reg_i_39
       (.I0(\ap_CS_iter0_fsm_reg[25]_0 [13]),
        .I1(\FSM_sequential_state[1]_i_5_n_0 ),
        .I2(\ap_CS_iter0_fsm[25]_i_2_n_0 ),
        .I3(\reg_984_reg[12] [9]),
        .I4(mem_reg_i_67_n_0),
        .I5(\reg_980_reg[12] [9]),
        .O(mem_reg_i_39_n_0));
  LUT6 #(
    .INIT(64'h57000000FFFFFFFF)) 
    mem_reg_i_40
       (.I0(\ap_CS_iter1_fsm_reg[11] ),
        .I1(Q[8]),
        .I2(Q[9]),
        .I3(Q[7]),
        .I4(\reg_988_reg[12] [8]),
        .I5(mem_reg_i_74_n_0),
        .O(mem_reg_i_40_n_0));
  LUT5 #(
    .INIT(32'hFFFF5111)) 
    mem_reg_i_41
       (.I0(mem_reg_i_75_n_0),
        .I1(\data_p2[3]_i_3_n_0 ),
        .I2(mem_reg_i_63_n_0),
        .I3(\op_V_assign_0_7_reg_3043_reg[12] [8]),
        .I4(mem_reg_i_76_n_0),
        .O(mem_reg_i_41_n_0));
  LUT6 #(
    .INIT(64'h3FBB3F333FFF3FFF)) 
    mem_reg_i_42
       (.I0(mem_reg_i_60_n_0),
        .I1(mem_reg_i_61_n_0),
        .I2(\reg_988_reg[12] [7]),
        .I3(\data_p2[2]_i_3_n_0 ),
        .I4(mem_reg_i_62_n_0),
        .I5(\reg_980_reg[12] [7]),
        .O(mem_reg_i_42_n_0));
  LUT6 #(
    .INIT(64'h000000002A2A2AFF)) 
    mem_reg_i_43
       (.I0(\data_p2[3]_i_3_n_0 ),
        .I1(mem_reg_i_63_n_0),
        .I2(\op_V_assign_0_7_reg_3043_reg[12] [7]),
        .I3(mem_reg_i_66_n_0),
        .I4(mem_reg_i_77_n_0),
        .I5(mem_reg_i_78_n_0),
        .O(mem_reg_i_43_n_0));
  LUT6 #(
    .INIT(64'h3FBB3F333FFF3FFF)) 
    mem_reg_i_44
       (.I0(mem_reg_i_60_n_0),
        .I1(mem_reg_i_61_n_0),
        .I2(\reg_988_reg[12] [6]),
        .I3(\data_p2[2]_i_3_n_0 ),
        .I4(mem_reg_i_62_n_0),
        .I5(\reg_980_reg[12] [6]),
        .O(mem_reg_i_44_n_0));
  LUT5 #(
    .INIT(32'h0000AEEE)) 
    mem_reg_i_45
       (.I0(mem_reg_i_79_n_0),
        .I1(\data_p2[3]_i_3_n_0 ),
        .I2(mem_reg_i_63_n_0),
        .I3(\op_V_assign_0_7_reg_3043_reg[12] [6]),
        .I4(mem_reg_i_80_n_0),
        .O(mem_reg_i_45_n_0));
  LUT6 #(
    .INIT(64'h3FBB3F333FFF3FFF)) 
    mem_reg_i_46
       (.I0(mem_reg_i_60_n_0),
        .I1(mem_reg_i_61_n_0),
        .I2(\reg_988_reg[12] [5]),
        .I3(\data_p2[2]_i_3_n_0 ),
        .I4(mem_reg_i_62_n_0),
        .I5(\reg_980_reg[12] [5]),
        .O(mem_reg_i_46_n_0));
  LUT6 #(
    .INIT(64'h000000002A2A2AFF)) 
    mem_reg_i_47
       (.I0(\data_p2[3]_i_3_n_0 ),
        .I1(mem_reg_i_63_n_0),
        .I2(\op_V_assign_0_7_reg_3043_reg[12] [5]),
        .I3(mem_reg_i_66_n_0),
        .I4(mem_reg_i_81_n_0),
        .I5(mem_reg_i_82_n_0),
        .O(mem_reg_i_47_n_0));
  LUT6 #(
    .INIT(64'h3FBB3F333FFF3FFF)) 
    mem_reg_i_48
       (.I0(mem_reg_i_60_n_0),
        .I1(mem_reg_i_61_n_0),
        .I2(\reg_988_reg[12] [4]),
        .I3(\data_p2[2]_i_3_n_0 ),
        .I4(mem_reg_i_62_n_0),
        .I5(\reg_980_reg[12] [4]),
        .O(mem_reg_i_48_n_0));
  LUT5 #(
    .INIT(32'h0000AEEE)) 
    mem_reg_i_49
       (.I0(mem_reg_i_83_n_0),
        .I1(\data_p2[3]_i_3_n_0 ),
        .I2(mem_reg_i_63_n_0),
        .I3(\op_V_assign_0_7_reg_3043_reg[12] [4]),
        .I4(mem_reg_i_84_n_0),
        .O(mem_reg_i_49_n_0));
  LUT6 #(
    .INIT(64'h57000000FFFFFFFF)) 
    mem_reg_i_50
       (.I0(\ap_CS_iter1_fsm_reg[11] ),
        .I1(Q[8]),
        .I2(Q[9]),
        .I3(Q[7]),
        .I4(\reg_988_reg[12] [3]),
        .I5(mem_reg_i_85_n_0),
        .O(mem_reg_i_50_n_0));
  LUT5 #(
    .INIT(32'hFFFF5111)) 
    mem_reg_i_51
       (.I0(mem_reg_i_86_n_0),
        .I1(\data_p2[3]_i_3_n_0 ),
        .I2(mem_reg_i_63_n_0),
        .I3(\op_V_assign_0_7_reg_3043_reg[12] [3]),
        .I4(mem_reg_i_87_n_0),
        .O(mem_reg_i_51_n_0));
  LUT6 #(
    .INIT(64'h3FBB3F333FFF3FFF)) 
    mem_reg_i_52
       (.I0(mem_reg_i_60_n_0),
        .I1(mem_reg_i_61_n_0),
        .I2(\reg_988_reg[12] [2]),
        .I3(\data_p2[2]_i_3_n_0 ),
        .I4(mem_reg_i_62_n_0),
        .I5(\reg_980_reg[12] [2]),
        .O(mem_reg_i_52_n_0));
  LUT6 #(
    .INIT(64'h8F8F8F8F00008F00)) 
    mem_reg_i_53
       (.I0(\op_V_assign_0_7_reg_3043_reg[12] [2]),
        .I1(mem_reg_i_63_n_0),
        .I2(\data_p2[3]_i_3_n_0 ),
        .I3(mem_reg_i_88_n_0),
        .I4(mem_reg_i_89_n_0),
        .I5(mem_reg_i_66_n_0),
        .O(mem_reg_i_53_n_0));
  LUT6 #(
    .INIT(64'h0200FFFF02000200)) 
    mem_reg_i_54
       (.I0(\ap_CS_iter0_fsm_reg[25]_0 [13]),
        .I1(\FSM_sequential_state[1]_i_5_n_0 ),
        .I2(\ap_CS_iter0_fsm[25]_i_2_n_0 ),
        .I3(\reg_984_reg[12] [2]),
        .I4(mem_reg_i_67_n_0),
        .I5(\reg_980_reg[12] [2]),
        .O(mem_reg_i_54_n_0));
  LUT6 #(
    .INIT(64'h57000000FFFFFFFF)) 
    mem_reg_i_55
       (.I0(\ap_CS_iter1_fsm_reg[11] ),
        .I1(Q[8]),
        .I2(Q[9]),
        .I3(Q[7]),
        .I4(\reg_988_reg[12] [1]),
        .I5(mem_reg_i_90_n_0),
        .O(mem_reg_i_55_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFD5D5D500)) 
    mem_reg_i_56
       (.I0(\data_p2[3]_i_3_n_0 ),
        .I1(mem_reg_i_63_n_0),
        .I2(\op_V_assign_0_7_reg_3043_reg[12] [1]),
        .I3(mem_reg_i_66_n_0),
        .I4(mem_reg_i_91_n_0),
        .I5(mem_reg_i_92_n_0),
        .O(mem_reg_i_56_n_0));
  LUT6 #(
    .INIT(64'h3FBB3F333FFF3FFF)) 
    mem_reg_i_57
       (.I0(mem_reg_i_60_n_0),
        .I1(mem_reg_i_61_n_0),
        .I2(\reg_988_reg[12] [0]),
        .I3(\data_p2[2]_i_3_n_0 ),
        .I4(mem_reg_i_62_n_0),
        .I5(\reg_980_reg[12] [0]),
        .O(mem_reg_i_57_n_0));
  LUT5 #(
    .INIT(32'h0000AEEE)) 
    mem_reg_i_58
       (.I0(mem_reg_i_93_n_0),
        .I1(\data_p2[3]_i_3_n_0 ),
        .I2(mem_reg_i_63_n_0),
        .I3(\op_V_assign_0_7_reg_3043_reg[12] [0]),
        .I4(mem_reg_i_94_n_0),
        .O(mem_reg_i_58_n_0));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    mem_reg_i_59
       (.I0(mem_reg_i_95_n_0),
        .I1(mem_reg_i_96_n_0),
        .I2(mem_reg_i_97_n_0),
        .I3(\data_p2[2]_i_2_n_0 ),
        .I4(mem_reg_i_98_n_0),
        .I5(mem_reg_i_99_n_0),
        .O(mem_reg_i_59_n_0));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT4 #(
    .INIT(16'h0155)) 
    mem_reg_i_60
       (.I0(\FSM_sequential_state[1]_i_4_n_0 ),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(\ap_CS_iter1_fsm_reg[11] ),
        .O(mem_reg_i_60_n_0));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'h0133)) 
    mem_reg_i_61
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(Q[9]),
        .I3(\ap_CS_iter1_fsm_reg[11] ),
        .O(mem_reg_i_61_n_0));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    mem_reg_i_62
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(\ap_CS_iter1_fsm_reg[11] ),
        .O(mem_reg_i_62_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    mem_reg_i_63
       (.I0(mem_reg_i_97_n_0),
        .I1(mem_reg_i_95_n_0),
        .O(mem_reg_i_63_n_0));
  LUT6 #(
    .INIT(64'hFF00B8B8FFFFFFFF)) 
    mem_reg_i_64
       (.I0(\p_Val2_9_reg_2916_reg[12] [12]),
        .I1(\FSM_sequential_state[1]_i_8_n_0 ),
        .I2(\reg_980_reg[12] [12]),
        .I3(\p_Val2_10_reg_2922_reg[12] [12]),
        .I4(mem_reg_i_96_n_0),
        .I5(\data_p2[2]_i_2_n_0 ),
        .O(mem_reg_i_64_n_0));
  LUT4 #(
    .INIT(16'h4474)) 
    mem_reg_i_65
       (.I0(\reg_984_reg[12] [12]),
        .I1(\data_p2[2]_i_6_n_0 ),
        .I2(\data_p2[2]_i_5_n_0 ),
        .I3(\p_Val2_1_reg_2928_reg[12] [12]),
        .O(mem_reg_i_65_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    mem_reg_i_66
       (.I0(\ap_CS_iter0_fsm_reg[25]_0 [11]),
        .I1(\FSM_sequential_state[1]_i_5_n_0 ),
        .O(mem_reg_i_66_n_0));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'h505D)) 
    mem_reg_i_67
       (.I0(mem_reg_i_95_n_0),
        .I1(\ap_CS_iter0_fsm_reg[25]_0 [13]),
        .I2(\FSM_sequential_state[1]_i_5_n_0 ),
        .I3(\ap_CS_iter0_fsm[25]_i_2_n_0 ),
        .O(mem_reg_i_67_n_0));
  LUT6 #(
    .INIT(64'hFF00B8B8FFFFFFFF)) 
    mem_reg_i_68
       (.I0(\p_Val2_9_reg_2916_reg[12] [11]),
        .I1(\FSM_sequential_state[1]_i_8_n_0 ),
        .I2(\reg_980_reg[12] [11]),
        .I3(\p_Val2_10_reg_2922_reg[12] [11]),
        .I4(mem_reg_i_96_n_0),
        .I5(\data_p2[2]_i_2_n_0 ),
        .O(mem_reg_i_68_n_0));
  LUT4 #(
    .INIT(16'h4474)) 
    mem_reg_i_69
       (.I0(\reg_984_reg[12] [11]),
        .I1(\data_p2[2]_i_6_n_0 ),
        .I2(\data_p2[2]_i_5_n_0 ),
        .I3(\p_Val2_1_reg_2928_reg[12] [11]),
        .O(mem_reg_i_69_n_0));
  LUT6 #(
    .INIT(64'hFFFFF0DD0000F0DD)) 
    mem_reg_i_70
       (.I0(mem_reg_i_100_n_0),
        .I1(mem_reg_i_101_n_0),
        .I2(\p_Val2_1_reg_2928_reg[12] [10]),
        .I3(\data_p2[2]_i_5_n_0 ),
        .I4(\data_p2[2]_i_6_n_0 ),
        .I5(\reg_984_reg[12] [10]),
        .O(mem_reg_i_70_n_0));
  LUT6 #(
    .INIT(64'h0200FFFF02000200)) 
    mem_reg_i_71
       (.I0(\ap_CS_iter0_fsm_reg[25]_0 [13]),
        .I1(\FSM_sequential_state[1]_i_5_n_0 ),
        .I2(\ap_CS_iter0_fsm[25]_i_2_n_0 ),
        .I3(\reg_984_reg[12] [10]),
        .I4(mem_reg_i_67_n_0),
        .I5(\reg_980_reg[12] [10]),
        .O(mem_reg_i_71_n_0));
  LUT6 #(
    .INIT(64'hFF00B8B8FFFFFFFF)) 
    mem_reg_i_72
       (.I0(\p_Val2_9_reg_2916_reg[12] [9]),
        .I1(\FSM_sequential_state[1]_i_8_n_0 ),
        .I2(\reg_980_reg[12] [9]),
        .I3(\p_Val2_10_reg_2922_reg[12] [9]),
        .I4(mem_reg_i_96_n_0),
        .I5(\data_p2[2]_i_2_n_0 ),
        .O(mem_reg_i_72_n_0));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'h4474)) 
    mem_reg_i_73
       (.I0(\reg_984_reg[12] [9]),
        .I1(\data_p2[2]_i_6_n_0 ),
        .I2(\data_p2[2]_i_5_n_0 ),
        .I3(\p_Val2_1_reg_2928_reg[12] [9]),
        .O(mem_reg_i_73_n_0));
  LUT6 #(
    .INIT(64'h3FBB3F333FFF3FFF)) 
    mem_reg_i_74
       (.I0(mem_reg_i_60_n_0),
        .I1(mem_reg_i_61_n_0),
        .I2(\reg_988_reg[12] [8]),
        .I3(\data_p2[2]_i_3_n_0 ),
        .I4(mem_reg_i_62_n_0),
        .I5(\reg_980_reg[12] [8]),
        .O(mem_reg_i_74_n_0));
  LUT6 #(
    .INIT(64'h1010151055555555)) 
    mem_reg_i_75
       (.I0(mem_reg_i_66_n_0),
        .I1(\reg_984_reg[12] [8]),
        .I2(\data_p2[2]_i_6_n_0 ),
        .I3(\data_p2[2]_i_5_n_0 ),
        .I4(\p_Val2_1_reg_2928_reg[12] [8]),
        .I5(mem_reg_i_102_n_0),
        .O(mem_reg_i_75_n_0));
  LUT6 #(
    .INIT(64'h0200FFFF02000200)) 
    mem_reg_i_76
       (.I0(\ap_CS_iter0_fsm_reg[25]_0 [13]),
        .I1(\FSM_sequential_state[1]_i_5_n_0 ),
        .I2(\ap_CS_iter0_fsm[25]_i_2_n_0 ),
        .I3(\reg_984_reg[12] [8]),
        .I4(mem_reg_i_67_n_0),
        .I5(\reg_980_reg[12] [8]),
        .O(mem_reg_i_76_n_0));
  LUT6 #(
    .INIT(64'hFFFFF0DD0000F0DD)) 
    mem_reg_i_77
       (.I0(mem_reg_i_103_n_0),
        .I1(mem_reg_i_104_n_0),
        .I2(\p_Val2_1_reg_2928_reg[12] [7]),
        .I3(\data_p2[2]_i_5_n_0 ),
        .I4(\data_p2[2]_i_6_n_0 ),
        .I5(\reg_984_reg[12] [7]),
        .O(mem_reg_i_77_n_0));
  LUT6 #(
    .INIT(64'h0200FFFF02000200)) 
    mem_reg_i_78
       (.I0(\ap_CS_iter0_fsm_reg[25]_0 [13]),
        .I1(\FSM_sequential_state[1]_i_5_n_0 ),
        .I2(\ap_CS_iter0_fsm[25]_i_2_n_0 ),
        .I3(\reg_984_reg[12] [7]),
        .I4(mem_reg_i_67_n_0),
        .I5(\reg_980_reg[12] [7]),
        .O(mem_reg_i_78_n_0));
  LUT6 #(
    .INIT(64'h0000000000F4FFF4)) 
    mem_reg_i_79
       (.I0(\p_Val2_1_reg_2928_reg[12] [6]),
        .I1(\data_p2[2]_i_5_n_0 ),
        .I2(mem_reg_i_105_n_0),
        .I3(\data_p2[2]_i_6_n_0 ),
        .I4(\reg_984_reg[12] [6]),
        .I5(mem_reg_i_66_n_0),
        .O(mem_reg_i_79_n_0));
  LUT6 #(
    .INIT(64'h0200FFFF02000200)) 
    mem_reg_i_80
       (.I0(\ap_CS_iter0_fsm_reg[25]_0 [13]),
        .I1(\FSM_sequential_state[1]_i_5_n_0 ),
        .I2(\ap_CS_iter0_fsm[25]_i_2_n_0 ),
        .I3(\reg_984_reg[12] [6]),
        .I4(mem_reg_i_67_n_0),
        .I5(\reg_980_reg[12] [6]),
        .O(mem_reg_i_80_n_0));
  LUT6 #(
    .INIT(64'hFFFFF0DD0000F0DD)) 
    mem_reg_i_81
       (.I0(mem_reg_i_106_n_0),
        .I1(mem_reg_i_107_n_0),
        .I2(\p_Val2_1_reg_2928_reg[12] [5]),
        .I3(\data_p2[2]_i_5_n_0 ),
        .I4(\data_p2[2]_i_6_n_0 ),
        .I5(\reg_984_reg[12] [5]),
        .O(mem_reg_i_81_n_0));
  LUT6 #(
    .INIT(64'h0200FFFF02000200)) 
    mem_reg_i_82
       (.I0(\ap_CS_iter0_fsm_reg[25]_0 [13]),
        .I1(\FSM_sequential_state[1]_i_5_n_0 ),
        .I2(\ap_CS_iter0_fsm[25]_i_2_n_0 ),
        .I3(\reg_984_reg[12] [5]),
        .I4(mem_reg_i_67_n_0),
        .I5(\reg_980_reg[12] [5]),
        .O(mem_reg_i_82_n_0));
  LUT6 #(
    .INIT(64'h0000000000F4FFF4)) 
    mem_reg_i_83
       (.I0(\p_Val2_1_reg_2928_reg[12] [4]),
        .I1(\data_p2[2]_i_5_n_0 ),
        .I2(mem_reg_i_108_n_0),
        .I3(\data_p2[2]_i_6_n_0 ),
        .I4(\reg_984_reg[12] [4]),
        .I5(mem_reg_i_66_n_0),
        .O(mem_reg_i_83_n_0));
  LUT6 #(
    .INIT(64'h0200FFFF02000200)) 
    mem_reg_i_84
       (.I0(\ap_CS_iter0_fsm_reg[25]_0 [13]),
        .I1(\FSM_sequential_state[1]_i_5_n_0 ),
        .I2(\ap_CS_iter0_fsm[25]_i_2_n_0 ),
        .I3(\reg_984_reg[12] [4]),
        .I4(mem_reg_i_67_n_0),
        .I5(\reg_980_reg[12] [4]),
        .O(mem_reg_i_84_n_0));
  LUT6 #(
    .INIT(64'h3FBB3F333FFF3FFF)) 
    mem_reg_i_85
       (.I0(mem_reg_i_60_n_0),
        .I1(mem_reg_i_61_n_0),
        .I2(\reg_988_reg[12] [3]),
        .I3(\data_p2[2]_i_3_n_0 ),
        .I4(mem_reg_i_62_n_0),
        .I5(\reg_980_reg[12] [3]),
        .O(mem_reg_i_85_n_0));
  LUT6 #(
    .INIT(64'h1010151055555555)) 
    mem_reg_i_86
       (.I0(mem_reg_i_66_n_0),
        .I1(\reg_984_reg[12] [3]),
        .I2(\data_p2[2]_i_6_n_0 ),
        .I3(\data_p2[2]_i_5_n_0 ),
        .I4(\p_Val2_1_reg_2928_reg[12] [3]),
        .I5(mem_reg_i_109_n_0),
        .O(mem_reg_i_86_n_0));
  LUT6 #(
    .INIT(64'h0200FFFF02000200)) 
    mem_reg_i_87
       (.I0(\ap_CS_iter0_fsm_reg[25]_0 [13]),
        .I1(\FSM_sequential_state[1]_i_5_n_0 ),
        .I2(\ap_CS_iter0_fsm[25]_i_2_n_0 ),
        .I3(\reg_984_reg[12] [3]),
        .I4(mem_reg_i_67_n_0),
        .I5(\reg_980_reg[12] [3]),
        .O(mem_reg_i_87_n_0));
  LUT6 #(
    .INIT(64'hFF00B8B8FFFFFFFF)) 
    mem_reg_i_88
       (.I0(\p_Val2_9_reg_2916_reg[12] [2]),
        .I1(\FSM_sequential_state[1]_i_8_n_0 ),
        .I2(\reg_980_reg[12] [2]),
        .I3(\p_Val2_10_reg_2922_reg[12] [2]),
        .I4(mem_reg_i_96_n_0),
        .I5(\data_p2[2]_i_2_n_0 ),
        .O(mem_reg_i_88_n_0));
  LUT4 #(
    .INIT(16'h4474)) 
    mem_reg_i_89
       (.I0(\reg_984_reg[12] [2]),
        .I1(\data_p2[2]_i_6_n_0 ),
        .I2(\data_p2[2]_i_5_n_0 ),
        .I3(\p_Val2_1_reg_2928_reg[12] [2]),
        .O(mem_reg_i_89_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_9
       (.I0(tmp_87_reg_3214_pp0_iter0_reg[1]),
        .I1(Q[9]),
        .I2(\ap_CS_iter1_fsm_reg[11] ),
        .O(\q_tmp_reg[14] [14]));
  LUT6 #(
    .INIT(64'h3FBB3F333FFF3FFF)) 
    mem_reg_i_90
       (.I0(mem_reg_i_60_n_0),
        .I1(mem_reg_i_61_n_0),
        .I2(\reg_988_reg[12] [1]),
        .I3(\data_p2[2]_i_3_n_0 ),
        .I4(mem_reg_i_62_n_0),
        .I5(\reg_980_reg[12] [1]),
        .O(mem_reg_i_90_n_0));
  LUT6 #(
    .INIT(64'hFFFFF0DD0000F0DD)) 
    mem_reg_i_91
       (.I0(mem_reg_i_110_n_0),
        .I1(mem_reg_i_111_n_0),
        .I2(\p_Val2_1_reg_2928_reg[12] [1]),
        .I3(\data_p2[2]_i_5_n_0 ),
        .I4(\data_p2[2]_i_6_n_0 ),
        .I5(\reg_984_reg[12] [1]),
        .O(mem_reg_i_91_n_0));
  LUT6 #(
    .INIT(64'h0200FFFF02000200)) 
    mem_reg_i_92
       (.I0(\ap_CS_iter0_fsm_reg[25]_0 [13]),
        .I1(\FSM_sequential_state[1]_i_5_n_0 ),
        .I2(\ap_CS_iter0_fsm[25]_i_2_n_0 ),
        .I3(\reg_984_reg[12] [1]),
        .I4(mem_reg_i_67_n_0),
        .I5(\reg_980_reg[12] [1]),
        .O(mem_reg_i_92_n_0));
  LUT6 #(
    .INIT(64'h0000000000F4FFF4)) 
    mem_reg_i_93
       (.I0(\p_Val2_1_reg_2928_reg[12] [0]),
        .I1(\data_p2[2]_i_5_n_0 ),
        .I2(mem_reg_i_112_n_0),
        .I3(\data_p2[2]_i_6_n_0 ),
        .I4(\reg_984_reg[12] [0]),
        .I5(mem_reg_i_66_n_0),
        .O(mem_reg_i_93_n_0));
  LUT6 #(
    .INIT(64'h0200FFFF02000200)) 
    mem_reg_i_94
       (.I0(\ap_CS_iter0_fsm_reg[25]_0 [13]),
        .I1(\FSM_sequential_state[1]_i_5_n_0 ),
        .I2(\ap_CS_iter0_fsm[25]_i_2_n_0 ),
        .I3(\reg_984_reg[12] [0]),
        .I4(mem_reg_i_67_n_0),
        .I5(\reg_980_reg[12] [0]),
        .O(mem_reg_i_94_n_0));
  LUT6 #(
    .INIT(64'h0010001000101010)) 
    mem_reg_i_95
       (.I0(mem_reg_i_113_n_0),
        .I1(\ap_CS_iter1_fsm_reg[2] ),
        .I2(\ap_CS_iter1_fsm_reg[11] ),
        .I3(Q[2]),
        .I4(ap_reg_ioackin_OUT_r_AWREADY_reg_1),
        .I5(OUT_r_AWREADY),
        .O(mem_reg_i_95_n_0));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_96
       (.I0(\FSM_sequential_state[1]_i_7_n_0 ),
        .I1(\ap_CS_iter0_fsm_reg[25]_0 [8]),
        .O(mem_reg_i_96_n_0));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hCD)) 
    mem_reg_i_97
       (.I0(\ap_CS_iter0_fsm_reg[25]_0 [13]),
        .I1(\FSM_sequential_state[1]_i_5_n_0 ),
        .I2(\ap_CS_iter0_fsm[25]_i_2_n_0 ),
        .O(mem_reg_i_97_n_0));
  LUT6 #(
    .INIT(64'h0000000000550057)) 
    mem_reg_i_98
       (.I0(\ap_CS_iter1_fsm_reg[11] ),
        .I1(Q[1]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(Q[5]),
        .I5(mem_reg_i_66_n_0),
        .O(mem_reg_i_98_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFDDDDD)) 
    mem_reg_i_99
       (.I0(mem_reg_i_114_n_0),
        .I1(mem_reg_i_115_n_0),
        .I2(\ap_CS_iter0_fsm_reg[25]_0 [7]),
        .I3(\ap_CS_iter0_fsm_reg[25]_0 [6]),
        .I4(\FSM_sequential_state[1]_i_7_n_0 ),
        .I5(mem_reg_i_116_n_0),
        .O(mem_reg_i_99_n_0));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \p_Val2_11_reg_927[10]_i_1 
       (.I0(\p_Val2_11_reg_927[10]_i_2_n_0 ),
        .I1(\p_Val2_7_reg_917_reg[0]_0 ),
        .I2(\ap_CS_iter0_fsm_reg[25]_0 [2]),
        .O(\p_Val2_7_reg_917_reg[0] ));
  LUT6 #(
    .INIT(64'h1100000011010101)) 
    \p_Val2_11_reg_927[10]_i_2 
       (.I0(\ap_CS_iter1_fsm_reg[7] ),
        .I1(D[2]),
        .I2(Q[3]),
        .I3(ap_reg_ioackin_OUT_r_AWREADY_reg_0),
        .I4(\ap_CS_iter1_fsm_reg[11] ),
        .I5(Q[4]),
        .O(\p_Val2_11_reg_927[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFF0001)) 
    \p_Val2_11_reg_927[10]_i_3 
       (.I0(ap_CS_iter1_fsm_state38),
        .I1(ap_CS_iter1_fsm_state37),
        .I2(ap_CS_iter1_fsm_state39),
        .I3(Q[10]),
        .I4(\ap_CS_iter1_fsm_reg[11] ),
        .I5(ap_CS_iter1_fsm_state40),
        .O(\p_Val2_7_reg_917_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h0000A800)) 
    \p_Val2_1_reg_2928[12]_i_1 
       (.I0(\ap_CS_iter0_fsm_reg[2] ),
        .I1(ap_reg_ioackin_OUT_r_AWREADY_reg_1),
        .I2(OUT_r_AWREADY),
        .I3(\ap_CS_iter0_fsm_reg[25]_0 [5]),
        .I4(full_n_reg_0),
        .O(\p_Val2_9_reg_2916_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \pout[0]_i_1 
       (.I0(\pout[2]_i_2__0_n_0 ),
        .I1(\pout_reg_n_0_[0] ),
        .O(\pout[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'h6F90)) 
    \pout[1]_i_1 
       (.I0(full_n_reg_1),
        .I1(\pout_reg_n_0_[0] ),
        .I2(\pout[2]_i_2__0_n_0 ),
        .I3(\pout_reg_n_0_[1] ),
        .O(\pout[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'h7EFF8100)) 
    \pout[2]_i_1 
       (.I0(\pout_reg_n_0_[1] ),
        .I1(\pout_reg_n_0_[0] ),
        .I2(full_n_reg_1),
        .I3(\pout[2]_i_2__0_n_0 ),
        .I4(\pout_reg_n_0_[2] ),
        .O(\pout[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6060606060606020)) 
    \pout[2]_i_2__0 
       (.I0(push),
        .I1(pop0),
        .I2(data_vld_reg_n_0),
        .I3(\pout_reg_n_0_[2] ),
        .I4(\pout_reg_n_0_[0] ),
        .I5(\pout_reg_n_0_[1] ),
        .O(\pout[2]_i_2__0_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[0] ),
        .R(ap_rst_n_0));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[1] ),
        .R(ap_rst_n_0));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[2] ),
        .R(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'hFFEA)) 
    \reg_972[7]_i_1 
       (.I0(\ap_CS_iter0_fsm_reg[17] ),
        .I1(\ap_CS_iter0_fsm_reg[25]_0 [1]),
        .I2(\ap_CS_iter0_fsm_reg[2] ),
        .I3(ap_ce_reg_i_2_n_0),
        .O(\reg_972_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFF0F7FF0800000)) 
    \reg_976[0]_i_1 
       (.I0(\ap_CS_iter0_fsm_reg[25]_0 [13]),
        .I1(\reg_980_reg[0] ),
        .I2(or_cond_reg_2812),
        .I3(\p_Val2_7_reg_917_reg[0] ),
        .I4(\int_SBUS_data_shift_reg[0]_0 [3]),
        .I5(\int_SBUS_data_shift_reg[0]_0 [0]),
        .O(\reg_976_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFF0F7FF0800000)) 
    \reg_976[1]_i_1 
       (.I0(\ap_CS_iter0_fsm_reg[25]_0 [13]),
        .I1(\reg_980_reg[0] ),
        .I2(or_cond_reg_2812),
        .I3(\p_Val2_7_reg_917_reg[0] ),
        .I4(\int_SBUS_data_shift_reg[0]_0 [4]),
        .I5(\int_SBUS_data_shift_reg[0]_0 [1]),
        .O(\reg_976_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFF0F7FF0800000)) 
    \reg_976[2]_i_1 
       (.I0(\ap_CS_iter0_fsm_reg[25]_0 [13]),
        .I1(\reg_980_reg[0] ),
        .I2(or_cond_reg_2812),
        .I3(\p_Val2_7_reg_917_reg[0] ),
        .I4(\int_SBUS_data_shift_reg[0]_0 [5]),
        .I5(\int_SBUS_data_shift_reg[0]_0 [2]),
        .O(\reg_976_reg[2] ));
  LUT6 #(
    .INIT(64'hFFFFFFFAFFFFFFEA)) 
    \reg_980[12]_i_1 
       (.I0(\reg_980[12]_i_3_n_0 ),
        .I1(\ap_CS_iter0_fsm_reg[25]_0 [13]),
        .I2(\reg_980_reg[0] ),
        .I3(\ap_CS_iter0_fsm_reg[20] ),
        .I4(int_ap_ready_reg),
        .I5(\ap_CS_iter0_fsm[25]_i_2_n_0 ),
        .O(\reg_980_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFEEEFEEEFEEEEEEE)) 
    \reg_980[12]_i_3 
       (.I0(\p_Val2_9_reg_2916_reg[0] ),
        .I1(empty_n_reg_0),
        .I2(Q[2]),
        .I3(\ap_CS_iter1_fsm_reg[11] ),
        .I4(ap_reg_ioackin_OUT_r_AWREADY_reg_1),
        .I5(OUT_r_AWREADY),
        .O(\reg_980[12]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h77F70080)) 
    \tmp_87_reg_3214[0]_i_1 
       (.I0(\reg_980_reg[0] ),
        .I1(\ap_CS_iter0_fsm[25]_i_2_n_0 ),
        .I2(tmp_1_i_reg_3012),
        .I3(\icmp_reg_3007_reg[0] ),
        .I4(tmp_87_reg_3214[0]),
        .O(\tmp_87_reg_3214_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'h7F08)) 
    \tmp_87_reg_3214[1]_i_1 
       (.I0(\reg_980_reg[0] ),
        .I1(\ap_CS_iter0_fsm[25]_i_2_n_0 ),
        .I2(tmp_1_i_reg_3012),
        .I3(tmp_87_reg_3214[1]),
        .O(\tmp_87_reg_3214_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_87_reg_3214_pp0_iter0_reg[0]_i_1 
       (.I0(tmp_87_reg_3214[0]),
        .I1(int_ap_ready_reg),
        .I2(tmp_87_reg_3214_pp0_iter0_reg[0]),
        .O(\tmp_87_reg_3214_pp0_iter0_reg_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_87_reg_3214_pp0_iter0_reg[1]_i_1 
       (.I0(tmp_87_reg_3214[1]),
        .I1(int_ap_ready_reg),
        .I2(tmp_87_reg_3214_pp0_iter0_reg[1]),
        .O(\tmp_87_reg_3214_pp0_iter0_reg_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_94_reg_2970_pp0_iter0_reg[0]_i_1 
       (.I0(tmp_94_reg_2970),
        .I1(int_ap_ready_reg),
        .I2(tmp_94_reg_2970_pp0_iter0_reg),
        .O(\tmp_94_reg_2970_pp0_iter0_reg_reg[0] ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[7]_i_1 
       (.I0(OUT_r_WVALID),
        .I1(OUT_r_WREADY),
        .O(\waddr_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \x_int_reg[10]_i_1__3 
       (.I0(ap_ce_reg_i_2_n_0),
        .I1(\p_Val2_9_reg_2916_reg[0] ),
        .I2(\p_Val2_7_reg_917_reg[0] ),
        .I3(\gen_write[1].mem_reg_0_i_26_n_0 ),
        .I4(\or_cond_reg_2812_reg[0] ),
        .O(grp_scaleRange_fu_947_ap_ce));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \x_int_reg[5]_i_1__0 
       (.I0(ap_ce_reg_i_2_n_0),
        .I1(\p_Val2_9_reg_2916_reg[0] ),
        .I2(\p_Val2_7_reg_917_reg[0] ),
        .I3(\gen_write[1].mem_reg_0_i_26_n_0 ),
        .I4(\or_cond_reg_2812_reg[0] ),
        .I5(\channels_3_reg[7] ),
        .O(\x_int_reg_reg[5] ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \x_int_reg[5]_i_1__1 
       (.I0(ap_ce_reg_i_2_n_0),
        .I1(\p_Val2_9_reg_2916_reg[0] ),
        .I2(\p_Val2_7_reg_917_reg[0] ),
        .I3(\gen_write[1].mem_reg_0_i_26_n_0 ),
        .I4(\or_cond_reg_2812_reg[0] ),
        .I5(\channels_2_reg[7] ),
        .O(\x_int_reg_reg[5]_0 ));
endmodule

(* ORIG_REF_NAME = "rcReceiver_OUT_r_m_axi_read" *) 
module design_1_rcReceiver_0_0_rcReceiver_OUT_r_m_axi_read
   (m_axi_OUT_r_RREADY,
    SR,
    ap_clk,
    m_axi_OUT_r_RVALID,
    ap_rst_n);
  output m_axi_OUT_r_RREADY;
  input [0:0]SR;
  input ap_clk;
  input m_axi_OUT_r_RVALID;
  input ap_rst_n;

  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire buff_rdata_n_1;
  wire buff_rdata_n_11;
  wire buff_rdata_n_12;
  wire buff_rdata_n_13;
  wire buff_rdata_n_14;
  wire buff_rdata_n_15;
  wire buff_rdata_n_16;
  wire buff_rdata_n_2;
  wire buff_rdata_n_3;
  wire buff_rdata_n_4;
  wire \bus_wide_gen.rdata_valid_t_reg_n_0 ;
  wire \bus_wide_gen.split_cnt_buf_reg_n_0_[0] ;
  wire m_axi_OUT_r_RREADY;
  wire m_axi_OUT_r_RVALID;
  wire p_0_out_carry__0_n_2;
  wire p_0_out_carry__0_n_3;
  wire p_0_out_carry__0_n_5;
  wire p_0_out_carry__0_n_6;
  wire p_0_out_carry__0_n_7;
  wire p_0_out_carry_n_0;
  wire p_0_out_carry_n_1;
  wire p_0_out_carry_n_2;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire rdata_ack_t;
  wire [5:0]usedw_reg;
  wire [3:2]NLW_p_0_out_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_p_0_out_carry__0_O_UNCONNECTED;

  design_1_rcReceiver_0_0_rcReceiver_OUT_r_m_axi_buffer__parameterized0 buff_rdata
       (.D({p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7,p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .DI(buff_rdata_n_15),
        .Q(usedw_reg),
        .S({buff_rdata_n_1,buff_rdata_n_2,buff_rdata_n_3,buff_rdata_n_4}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\bus_wide_gen.rdata_valid_t_reg (buff_rdata_n_16),
        .\bus_wide_gen.rdata_valid_t_reg_0 (\bus_wide_gen.rdata_valid_t_reg_n_0 ),
        .\bus_wide_gen.split_cnt_buf_reg[0] (buff_rdata_n_14),
        .\bus_wide_gen.split_cnt_buf_reg[0]_0 (\bus_wide_gen.split_cnt_buf_reg_n_0_[0] ),
        .m_axi_OUT_r_RREADY(m_axi_OUT_r_RREADY),
        .m_axi_OUT_r_RVALID(m_axi_OUT_r_RVALID),
        .rdata_ack_t(rdata_ack_t),
        .\usedw_reg[7]_0 ({buff_rdata_n_11,buff_rdata_n_12,buff_rdata_n_13}));
  FDRE \bus_wide_gen.rdata_valid_t_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_rdata_n_16),
        .Q(\bus_wide_gen.rdata_valid_t_reg_n_0 ),
        .R(SR));
  FDRE \bus_wide_gen.split_cnt_buf_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_rdata_n_14),
        .Q(\bus_wide_gen.split_cnt_buf_reg_n_0_[0] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_0,p_0_out_carry_n_1,p_0_out_carry_n_2,p_0_out_carry_n_3}),
        .CYINIT(usedw_reg[0]),
        .DI({usedw_reg[3:1],buff_rdata_n_15}),
        .O({p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .S({buff_rdata_n_1,buff_rdata_n_2,buff_rdata_n_3,buff_rdata_n_4}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_0),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3:2],p_0_out_carry__0_n_2,p_0_out_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,usedw_reg[5:4]}),
        .O({NLW_p_0_out_carry__0_O_UNCONNECTED[3],p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7}),
        .S({1'b0,buff_rdata_n_11,buff_rdata_n_12,buff_rdata_n_13}));
  design_1_rcReceiver_0_0_rcReceiver_OUT_r_m_axi_reg_slice__parameterized0 rs_rdata
       (.SR(SR),
        .ap_clk(ap_clk),
        .\bus_wide_gen.rdata_valid_t_reg (\bus_wide_gen.rdata_valid_t_reg_n_0 ),
        .rdata_ack_t(rdata_ack_t));
  design_1_rcReceiver_0_0_rcReceiver_OUT_r_m_axi_reg_slice_4 rs_rreq
       (.SR(SR),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "rcReceiver_OUT_r_m_axi_reg_slice" *) 
module design_1_rcReceiver_0_0_rcReceiver_OUT_r_m_axi_reg_slice
   (OUT_r_AWREADY,
    \x_int_reg_reg[10] ,
    ap_ce_reg_reg,
    \x_int_reg_reg[6] ,
    ap_ce_reg_reg_0,
    \reg_988_reg[0] ,
    D,
    \ap_CS_iter1_fsm_reg[4] ,
    ap_reg_ioackin_OUT_r_WREADY_reg,
    \state_reg[1]_0 ,
    \q_reg[4] ,
    ap_rst_n,
    ap_clk,
    channels_16,
    channels_17,
    Q,
    x_int_reg,
    empty_n_reg,
    ap_reg_ioackin_OUT_r_WREADY_reg_0,
    OUT_r_WREADY,
    ap_reg_ioackin_OUT_r_AWREADY_reg,
    \ap_CS_iter0_fsm_reg[16] ,
    rs2f_wreq_ack,
    \ap_CS_iter1_fsm_reg[8] ,
    E);
  output OUT_r_AWREADY;
  output \x_int_reg_reg[10] ;
  output ap_ce_reg_reg;
  output \x_int_reg_reg[6] ;
  output ap_ce_reg_reg_0;
  output [0:0]\reg_988_reg[0] ;
  output [3:0]D;
  output \ap_CS_iter1_fsm_reg[4] ;
  output ap_reg_ioackin_OUT_r_WREADY_reg;
  output [0:0]\state_reg[1]_0 ;
  output [4:0]\q_reg[4] ;
  input ap_rst_n;
  input ap_clk;
  input channels_16;
  input channels_17;
  input [5:0]Q;
  input [1:0]x_int_reg;
  input empty_n_reg;
  input ap_reg_ioackin_OUT_r_WREADY_reg_0;
  input OUT_r_WREADY;
  input ap_reg_ioackin_OUT_r_AWREADY_reg;
  input \ap_CS_iter0_fsm_reg[16] ;
  input rs2f_wreq_ack;
  input [4:0]\ap_CS_iter1_fsm_reg[8] ;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]E;
  wire OUT_r_AWREADY;
  wire OUT_r_WREADY;
  wire [5:0]Q;
  wire \ap_CS_iter0_fsm_reg[16] ;
  wire \ap_CS_iter1_fsm_reg[4] ;
  wire [4:0]\ap_CS_iter1_fsm_reg[8] ;
  wire ap_ce_reg_reg;
  wire ap_ce_reg_reg_0;
  wire ap_clk;
  wire ap_reg_ioackin_OUT_r_AWREADY_reg;
  wire ap_reg_ioackin_OUT_r_WREADY_reg;
  wire ap_reg_ioackin_OUT_r_WREADY_reg_0;
  wire ap_rst_n;
  wire channels_16;
  wire channels_17;
  wire \data_p1[0]_i_1_n_0 ;
  wire \data_p1[1]_i_1_n_0 ;
  wire \data_p1[2]_i_1_n_0 ;
  wire \data_p1[3]_i_1_n_0 ;
  wire \data_p1[4]_i_2_n_0 ;
  wire [4:0]data_p2;
  wire empty_n_reg;
  wire load_p1;
  wire [1:0]next__0;
  wire [4:0]\q_reg[4] ;
  wire [0:0]\reg_988_reg[0] ;
  wire rs2f_wreq_ack;
  wire s_ready_t_i_1__0_n_0;
  wire [1:1]state;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) wire [1:0]state__0;
  wire [0:0]\state_reg[1]_0 ;
  wire [1:0]x_int_reg;
  wire \x_int_reg_reg[10] ;
  wire \x_int_reg_reg[6] ;

  LUT5 #(
    .INIT(32'h000001F0)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(ap_reg_ioackin_OUT_r_AWREADY_reg),
        .I1(\ap_CS_iter0_fsm_reg[16] ),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(rs2f_wreq_ack),
        .O(next__0[0]));
  LUT6 #(
    .INIT(64'h0011FF1000EE0010)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(ap_reg_ioackin_OUT_r_AWREADY_reg),
        .I1(\ap_CS_iter0_fsm_reg[16] ),
        .I2(OUT_r_AWREADY),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(rs2f_wreq_ack),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n));
  LUT6 #(
    .INIT(64'hE0FFFFFFE0E00000)) 
    \ap_CS_iter1_fsm[3]_i_1 
       (.I0(OUT_r_AWREADY),
        .I1(ap_reg_ioackin_OUT_r_AWREADY_reg),
        .I2(Q[1]),
        .I3(\ap_CS_iter1_fsm_reg[4] ),
        .I4(empty_n_reg),
        .I5(Q[2]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_CS_iter1_fsm[4]_i_1 
       (.I0(Q[2]),
        .I1(\ap_CS_iter1_fsm_reg[4] ),
        .I2(empty_n_reg),
        .I3(Q[3]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_CS_iter1_fsm[5]_i_1 
       (.I0(Q[3]),
        .I1(\ap_CS_iter1_fsm_reg[4] ),
        .I2(empty_n_reg),
        .I3(Q[4]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \ap_CS_iter1_fsm[6]_i_1 
       (.I0(Q[4]),
        .I1(\ap_CS_iter1_fsm_reg[4] ),
        .I2(empty_n_reg),
        .I3(Q[5]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hEEE0)) 
    \ap_CS_iter1_fsm[9]_i_2 
       (.I0(ap_reg_ioackin_OUT_r_AWREADY_reg),
        .I1(OUT_r_AWREADY),
        .I2(ap_reg_ioackin_OUT_r_WREADY_reg_0),
        .I3(OUT_r_WREADY),
        .O(\ap_CS_iter1_fsm_reg[4] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFD5D5D555)) 
    ap_ce_reg_i_1__0
       (.I0(ap_ce_reg_reg_0),
        .I1(Q[0]),
        .I2(empty_n_reg),
        .I3(ap_reg_ioackin_OUT_r_WREADY_reg_0),
        .I4(OUT_r_WREADY),
        .I5(\reg_988_reg[0] ),
        .O(ap_ce_reg_reg));
  LUT5 #(
    .INIT(32'h00001FFF)) 
    ap_ce_reg_i_2__1
       (.I0(OUT_r_AWREADY),
        .I1(ap_reg_ioackin_OUT_r_AWREADY_reg),
        .I2(empty_n_reg),
        .I3(Q[1]),
        .I4(ap_reg_ioackin_OUT_r_WREADY_reg),
        .O(ap_ce_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    ap_reg_ioackin_OUT_r_WREADY_i_4
       (.I0(\ap_CS_iter1_fsm_reg[4] ),
        .I1(empty_n_reg),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(ap_reg_ioackin_OUT_r_WREADY_reg));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[0]_i_1 
       (.I0(\ap_CS_iter1_fsm_reg[8] [0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[0]),
        .O(\data_p1[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[1]_i_1 
       (.I0(\ap_CS_iter1_fsm_reg[8] [1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[1]),
        .O(\data_p1[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[2]_i_1 
       (.I0(\ap_CS_iter1_fsm_reg[8] [2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[2]),
        .O(\data_p1[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[3]_i_1 
       (.I0(\ap_CS_iter1_fsm_reg[8] [3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[3]),
        .O(\data_p1[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0F001101)) 
    \data_p1[4]_i_1 
       (.I0(ap_reg_ioackin_OUT_r_AWREADY_reg),
        .I1(\ap_CS_iter0_fsm_reg[16] ),
        .I2(state__0[1]),
        .I3(rs2f_wreq_ack),
        .I4(state__0[0]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[4]_i_2 
       (.I0(\ap_CS_iter1_fsm_reg[8] [4]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[4]),
        .O(\data_p1[4]_i_2_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1_n_0 ),
        .Q(\q_reg[4] [0]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1_n_0 ),
        .Q(\q_reg[4] [1]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1_n_0 ),
        .Q(\q_reg[4] [2]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1_n_0 ),
        .Q(\q_reg[4] [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_2_n_0 ),
        .Q(\q_reg[4] [4]),
        .R(1'b0));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\ap_CS_iter1_fsm_reg[8] [0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\ap_CS_iter1_fsm_reg[8] [1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\ap_CS_iter1_fsm_reg[8] [2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\ap_CS_iter1_fsm_reg[8] [3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\ap_CS_iter1_fsm_reg[8] [4]),
        .Q(data_p2[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \reg_988[12]_i_1 
       (.I0(\ap_CS_iter1_fsm_reg[4] ),
        .I1(empty_n_reg),
        .I2(Q[4]),
        .I3(Q[5]),
        .O(\reg_988_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFEF0F000F0F)) 
    s_ready_t_i_1__0
       (.I0(ap_reg_ioackin_OUT_r_AWREADY_reg),
        .I1(\ap_CS_iter0_fsm_reg[16] ),
        .I2(state__0[1]),
        .I3(rs2f_wreq_ack),
        .I4(state__0[0]),
        .I5(OUT_r_AWREADY),
        .O(s_ready_t_i_1__0_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__0_n_0),
        .Q(OUT_r_AWREADY),
        .R(ap_rst_n));
  LUT6 #(
    .INIT(64'h1F11FF001F00FF00)) 
    \state[0]_i_1 
       (.I0(ap_reg_ioackin_OUT_r_AWREADY_reg),
        .I1(\ap_CS_iter0_fsm_reg[16] ),
        .I2(rs2f_wreq_ack),
        .I3(\state_reg[1]_0 ),
        .I4(state),
        .I5(OUT_r_AWREADY),
        .O(\state[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFE0FF)) 
    \state[1]_i_1 
       (.I0(ap_reg_ioackin_OUT_r_AWREADY_reg),
        .I1(\ap_CS_iter0_fsm_reg[16] ),
        .I2(state),
        .I3(\state_reg[1]_0 ),
        .I4(rs2f_wreq_ack),
        .O(\state[1]_i_1_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(\state_reg[1]_0 ),
        .R(ap_rst_n));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(state),
        .S(ap_rst_n));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    \x_int_reg[10]_i_1 
       (.I0(channels_16),
        .I1(channels_17),
        .I2(Q[1]),
        .I3(ap_ce_reg_reg),
        .I4(x_int_reg[1]),
        .O(\x_int_reg_reg[10] ));
  LUT5 #(
    .INIT(32'h27FF2700)) 
    \x_int_reg[6]_i_1 
       (.I0(Q[1]),
        .I1(channels_17),
        .I2(channels_16),
        .I3(ap_ce_reg_reg),
        .I4(x_int_reg[0]),
        .O(\x_int_reg_reg[6] ));
endmodule

(* ORIG_REF_NAME = "rcReceiver_OUT_r_m_axi_reg_slice" *) 
module design_1_rcReceiver_0_0_rcReceiver_OUT_r_m_axi_reg_slice_4
   (SR,
    ap_clk);
  input [0:0]SR;
  input ap_clk;

  wire [0:0]SR;
  wire ap_clk;
  wire [1:1]next__0;
  (* RTL_KEEP = "yes" *) wire [1:0]state__0;

  LUT2 #(
    .INIT(4'h4)) 
    \FSM_sequential_state[1]_i_1__1 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .O(next__0));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0),
        .Q(state__0[1]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "rcReceiver_OUT_r_m_axi_reg_slice" *) 
module design_1_rcReceiver_0_0_rcReceiver_OUT_r_m_axi_reg_slice__parameterized0
   (rdata_ack_t,
    SR,
    ap_clk,
    \bus_wide_gen.rdata_valid_t_reg );
  output rdata_ack_t;
  input [0:0]SR;
  input ap_clk;
  input \bus_wide_gen.rdata_valid_t_reg ;

  wire [0:0]SR;
  wire ap_clk;
  wire \bus_wide_gen.rdata_valid_t_reg ;
  wire [1:0]next__0;
  wire rdata_ack_t;
  wire s_ready_t_i_1_n_0;
  (* RTL_KEEP = "yes" *) wire [1:0]state__0;

  LUT3 #(
    .INIT(8'h2C)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(\bus_wide_gen.rdata_valid_t_reg ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .O(next__0[0]));
  LUT4 #(
    .INIT(16'h1140)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(state__0[0]),
        .I1(\bus_wide_gen.rdata_valid_t_reg ),
        .I2(rdata_ack_t),
        .I3(state__0[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hBF05)) 
    s_ready_t_i_1
       (.I0(state__0[0]),
        .I1(\bus_wide_gen.rdata_valid_t_reg ),
        .I2(state__0[1]),
        .I3(rdata_ack_t),
        .O(s_ready_t_i_1_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1_n_0),
        .Q(rdata_ack_t),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "rcReceiver_OUT_r_m_axi_throttl" *) 
module design_1_rcReceiver_0_0_rcReceiver_OUT_r_m_axi_throttl
   (m_axi_OUT_r_AWVALID,
    Q,
    \could_multi_bursts.loop_cnt_reg[0] ,
    \throttl_cnt_reg[7]_0 ,
    AWVALID_Dummy,
    D,
    AWLEN,
    \could_multi_bursts.AWVALID_Dummy_reg ,
    m_axi_OUT_r_AWREADY,
    SR,
    E,
    ap_clk);
  output m_axi_OUT_r_AWVALID;
  output [1:0]Q;
  output \could_multi_bursts.loop_cnt_reg[0] ;
  output \throttl_cnt_reg[7]_0 ;
  input AWVALID_Dummy;
  input [1:0]D;
  input [1:0]AWLEN;
  input \could_multi_bursts.AWVALID_Dummy_reg ;
  input m_axi_OUT_r_AWREADY;
  input [0:0]SR;
  input [0:0]E;
  input ap_clk;

  wire [1:0]AWLEN;
  wire AWVALID_Dummy;
  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \could_multi_bursts.AWVALID_Dummy_reg ;
  wire \could_multi_bursts.loop_cnt_reg[0] ;
  wire m_axi_OUT_r_AWREADY;
  wire m_axi_OUT_r_AWVALID;
  wire m_axi_OUT_r_AWVALID_INST_0_i_1_n_0;
  wire [7:2]p_0_in__1;
  wire [7:2]throttl_cnt_reg;
  wire \throttl_cnt_reg[7]_0 ;

  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \could_multi_bursts.awaddr_buf[31]_i_4 
       (.I0(m_axi_OUT_r_AWREADY),
        .I1(throttl_cnt_reg[7]),
        .I2(throttl_cnt_reg[6]),
        .I3(throttl_cnt_reg[5]),
        .I4(throttl_cnt_reg[4]),
        .I5(m_axi_OUT_r_AWVALID_INST_0_i_1_n_0),
        .O(\could_multi_bursts.loop_cnt_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    m_axi_OUT_r_AWVALID_INST_0
       (.I0(AWVALID_Dummy),
        .I1(throttl_cnt_reg[7]),
        .I2(throttl_cnt_reg[6]),
        .I3(throttl_cnt_reg[5]),
        .I4(throttl_cnt_reg[4]),
        .I5(m_axi_OUT_r_AWVALID_INST_0_i_1_n_0),
        .O(m_axi_OUT_r_AWVALID));
  LUT4 #(
    .INIT(16'hFFFE)) 
    m_axi_OUT_r_AWVALID_INST_0_i_1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(throttl_cnt_reg[3]),
        .I3(throttl_cnt_reg[2]),
        .O(m_axi_OUT_r_AWVALID_INST_0_i_1_n_0));
  LUT5 #(
    .INIT(32'hBBB8888B)) 
    \throttl_cnt[2]_i_1 
       (.I0(AWLEN[0]),
        .I1(\could_multi_bursts.AWVALID_Dummy_reg ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(throttl_cnt_reg[2]),
        .O(p_0_in__1[2]));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8B8B88B)) 
    \throttl_cnt[3]_i_1 
       (.I0(AWLEN[1]),
        .I1(\could_multi_bursts.AWVALID_Dummy_reg ),
        .I2(throttl_cnt_reg[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(throttl_cnt_reg[2]),
        .O(p_0_in__1[3]));
  LUT6 #(
    .INIT(64'h00000000FFFE0001)) 
    \throttl_cnt[4]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(throttl_cnt_reg[3]),
        .I3(throttl_cnt_reg[2]),
        .I4(throttl_cnt_reg[4]),
        .I5(\could_multi_bursts.AWVALID_Dummy_reg ),
        .O(p_0_in__1[4]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT4 #(
    .INIT(16'h00E1)) 
    \throttl_cnt[5]_i_1 
       (.I0(throttl_cnt_reg[4]),
        .I1(m_axi_OUT_r_AWVALID_INST_0_i_1_n_0),
        .I2(throttl_cnt_reg[5]),
        .I3(\could_multi_bursts.AWVALID_Dummy_reg ),
        .O(p_0_in__1[5]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT5 #(
    .INIT(32'h0000FE01)) 
    \throttl_cnt[6]_i_1 
       (.I0(m_axi_OUT_r_AWVALID_INST_0_i_1_n_0),
        .I1(throttl_cnt_reg[4]),
        .I2(throttl_cnt_reg[5]),
        .I3(throttl_cnt_reg[6]),
        .I4(\could_multi_bursts.AWVALID_Dummy_reg ),
        .O(p_0_in__1[6]));
  LUT6 #(
    .INIT(64'h00000000FFFE0001)) 
    \throttl_cnt[7]_i_2 
       (.I0(throttl_cnt_reg[5]),
        .I1(throttl_cnt_reg[4]),
        .I2(m_axi_OUT_r_AWVALID_INST_0_i_1_n_0),
        .I3(throttl_cnt_reg[6]),
        .I4(throttl_cnt_reg[7]),
        .I5(\could_multi_bursts.AWVALID_Dummy_reg ),
        .O(p_0_in__1[7]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \throttl_cnt[7]_i_3 
       (.I0(m_axi_OUT_r_AWVALID_INST_0_i_1_n_0),
        .I1(throttl_cnt_reg[4]),
        .I2(throttl_cnt_reg[5]),
        .I3(throttl_cnt_reg[6]),
        .I4(throttl_cnt_reg[7]),
        .O(\throttl_cnt_reg[7]_0 ));
  FDRE \throttl_cnt_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \throttl_cnt_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \throttl_cnt_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in__1[2]),
        .Q(throttl_cnt_reg[2]),
        .R(SR));
  FDRE \throttl_cnt_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in__1[3]),
        .Q(throttl_cnt_reg[3]),
        .R(SR));
  FDRE \throttl_cnt_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in__1[4]),
        .Q(throttl_cnt_reg[4]),
        .R(SR));
  FDRE \throttl_cnt_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in__1[5]),
        .Q(throttl_cnt_reg[5]),
        .R(SR));
  FDRE \throttl_cnt_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in__1[6]),
        .Q(throttl_cnt_reg[6]),
        .R(SR));
  FDRE \throttl_cnt_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in__1[7]),
        .Q(throttl_cnt_reg[7]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "rcReceiver_OUT_r_m_axi_write" *) 
module design_1_rcReceiver_0_0_rcReceiver_OUT_r_m_axi_write
   (SR,
    m_axi_OUT_r_BREADY,
    \ap_CS_iter1_fsm_reg[11] ,
    AWVALID_Dummy,
    m_axi_OUT_r_WVALID,
    m_axi_OUT_r_WLAST,
    \int_SBUS_data_shift_reg[1] ,
    SBUS_data_ce0,
    \int_SBUS_data_shift_reg[0] ,
    \gen_write[1].mem_reg_0 ,
    int_ap_ready_reg,
    \p_Val2_9_reg_2916_reg[0] ,
    \x_int_reg_reg[10] ,
    ap_ce_reg_reg,
    \x_int_reg_reg[6] ,
    \tmp_87_reg_3214_pp0_iter0_reg_reg[1] ,
    \tmp_87_reg_3214_pp0_iter0_reg_reg[0] ,
    E,
    \or_cond_reg_2812_reg[0] ,
    D,
    ap_reg_ioackin_OUT_r_WREADY_reg,
    \ap_CS_iter0_fsm_reg[25] ,
    \p_Val2_7_reg_917_reg[0] ,
    \reg_972_reg[0] ,
    \reg_984_reg[0] ,
    \ap_CS_iter0_fsm_reg[2] ,
    ap_ce_reg_reg_0,
    \SBUS_data_load_3_reg_2712_reg[7] ,
    \SBUS_data_load_7_reg_2755_reg[7] ,
    \SBUS_data_load_9_reg_2781_reg[7] ,
    grp_scaleRange_fu_947_ap_ce,
    \reg_980_reg[0] ,
    ap_reg_ioackin_OUT_r_AWREADY_reg,
    \SBUS_data_load_8_reg_2766_reg[0] ,
    \SBUS_data_load_2_reg_2701_reg[0] ,
    \reg_988_reg[0] ,
    \icmp_reg_3007_reg[0] ,
    \channels_7_reg[10] ,
    \channels_6_reg[10] ,
    \SBUS_data_load_6_reg_2744_reg[7] ,
    \SBUS_data_load_5_reg_2733_reg[7] ,
    \SBUS_data_load_4_reg_2723_reg[7] ,
    \channels_8_reg[10] ,
    \channels_11_reg[10] ,
    \channels_12_reg[10] ,
    \tmp_1_i_reg_3012_reg[0] ,
    \op_V_assign_0_7_reg_3043_reg[12] ,
    \channels_9_reg[10] ,
    \channels_9_reg[10]_0 ,
    \channels_13_reg[10] ,
    \channels_14_reg[10] ,
    \tmp_94_reg_2970_pp0_iter0_reg_reg[0] ,
    m_axi_OUT_r_AWADDR,
    \m_axi_OUT_r_AWLEN[3] ,
    ap_ce_reg_reg_1,
    \x_int_reg_reg[5] ,
    \x_int_reg_reg[5]_0 ,
    \channels_15_reg[10] ,
    \tmp_87_reg_3214_reg[0] ,
    \tmp_87_reg_3214_reg[1] ,
    \channels_10_reg[10] ,
    \reg_976_reg[0] ,
    \reg_976_reg[1] ,
    \reg_976_reg[2] ,
    \throttl_cnt_reg[7] ,
    \throttl_cnt_reg[7]_0 ,
    \throttl_cnt_reg[1] ,
    m_axi_OUT_r_WDATA,
    m_axi_OUT_r_WSTRB,
    ap_clk,
    ADDRARDADDR,
    \ap_CS_iter0_fsm_reg[13] ,
    \ap_CS_iter0_fsm_reg[22] ,
    \ap_CS_iter0_fsm_reg[11] ,
    B,
    \ap_CS_iter0_fsm_reg[12] ,
    ap_CS_iter0_fsm_state8,
    \ap_CS_iter0_fsm_reg[6] ,
    \ap_CS_iter0_fsm_reg[8] ,
    channels_16,
    channels_17,
    Q,
    x_int_reg,
    tmp_87_reg_3214,
    tmp_87_reg_3214_pp0_iter0_reg,
    \tmp_reg_2792_reg[0] ,
    ap_reg_ioackin_OUT_r_WREADY_reg_0,
    ap_CS_iter1_fsm_state40,
    ap_CS_iter1_fsm_state37,
    ap_CS_iter1_fsm_state38,
    ap_CS_iter1_fsm_state39,
    \ap_CS_iter0_fsm_reg[25]_0 ,
    ap_reg_ioackin_OUT_r_AWREADY_reg_0,
    ap_start,
    ap_CS_iter0_fsm_state9,
    \ap_CS_iter0_fsm_reg[1] ,
    ap_CS_iter0_fsm_state12,
    ap_CS_iter0_fsm_state3,
    \icmp_reg_3007_reg[0]_0 ,
    op_V_assign_0_5_reg_2960,
    ap_rst_n,
    \ap_CS_iter0_fsm_reg[23] ,
    \reg_988_reg[12] ,
    \op_V_assign_0_7_reg_3043_reg[12]_0 ,
    \p_Val2_9_reg_2916_reg[12] ,
    \reg_980_reg[12] ,
    \p_Val2_10_reg_2922_reg[12] ,
    \p_Val2_1_reg_2928_reg[12] ,
    \reg_984_reg[12] ,
    tmp_94_reg_2970_pp0_iter0_reg,
    m_axi_OUT_r_WREADY,
    or_cond_reg_2812,
    ap_CS_iter0_fsm_state10,
    ap_CS_iter0_fsm_state7,
    ap_CS_iter0_fsm_state6,
    ap_CS_iter0_fsm_state5,
    ap_CS_iter0_fsm_state4,
    tmp_1_i_reg_3012,
    tmp_94_reg_2970,
    \channels_3_reg[7] ,
    \channels_2_reg[7] ,
    \int_SBUS_data_shift_reg[0]_0 ,
    \throttl_cnt_reg[7]_1 ,
    \throttl_cnt_reg[4] ,
    \throttl_cnt_reg[1]_0 ,
    m_axi_OUT_r_BVALID);
  output [0:0]SR;
  output m_axi_OUT_r_BREADY;
  output \ap_CS_iter1_fsm_reg[11] ;
  output AWVALID_Dummy;
  output m_axi_OUT_r_WVALID;
  output m_axi_OUT_r_WLAST;
  output \int_SBUS_data_shift_reg[1] ;
  output SBUS_data_ce0;
  output \int_SBUS_data_shift_reg[0] ;
  output \gen_write[1].mem_reg_0 ;
  output int_ap_ready_reg;
  output \p_Val2_9_reg_2916_reg[0] ;
  output \x_int_reg_reg[10] ;
  output ap_ce_reg_reg;
  output \x_int_reg_reg[6] ;
  output \tmp_87_reg_3214_pp0_iter0_reg_reg[1] ;
  output \tmp_87_reg_3214_pp0_iter0_reg_reg[0] ;
  output [0:0]E;
  output \or_cond_reg_2812_reg[0] ;
  output [10:0]D;
  output ap_reg_ioackin_OUT_r_WREADY_reg;
  output [14:0]\ap_CS_iter0_fsm_reg[25] ;
  output \p_Val2_7_reg_917_reg[0] ;
  output [0:0]\reg_972_reg[0] ;
  output [0:0]\reg_984_reg[0] ;
  output \ap_CS_iter0_fsm_reg[2] ;
  output [0:0]ap_ce_reg_reg_0;
  output [0:0]\SBUS_data_load_3_reg_2712_reg[7] ;
  output [0:0]\SBUS_data_load_7_reg_2755_reg[7] ;
  output [0:0]\SBUS_data_load_9_reg_2781_reg[7] ;
  output grp_scaleRange_fu_947_ap_ce;
  output [0:0]\reg_980_reg[0] ;
  output ap_reg_ioackin_OUT_r_AWREADY_reg;
  output [0:0]\SBUS_data_load_8_reg_2766_reg[0] ;
  output [0:0]\SBUS_data_load_2_reg_2701_reg[0] ;
  output [0:0]\reg_988_reg[0] ;
  output \icmp_reg_3007_reg[0] ;
  output [0:0]\channels_7_reg[10] ;
  output [0:0]\channels_6_reg[10] ;
  output [0:0]\SBUS_data_load_6_reg_2744_reg[7] ;
  output [0:0]\SBUS_data_load_5_reg_2733_reg[7] ;
  output [0:0]\SBUS_data_load_4_reg_2723_reg[7] ;
  output [0:0]\channels_8_reg[10] ;
  output [0:0]\channels_11_reg[10] ;
  output [0:0]\channels_12_reg[10] ;
  output \tmp_1_i_reg_3012_reg[0] ;
  output [0:0]\op_V_assign_0_7_reg_3043_reg[12] ;
  output [0:0]\channels_9_reg[10] ;
  output \channels_9_reg[10]_0 ;
  output [0:0]\channels_13_reg[10] ;
  output [0:0]\channels_14_reg[10] ;
  output \tmp_94_reg_2970_pp0_iter0_reg_reg[0] ;
  output [29:0]m_axi_OUT_r_AWADDR;
  output [3:0]\m_axi_OUT_r_AWLEN[3] ;
  output [0:0]ap_ce_reg_reg_1;
  output \x_int_reg_reg[5] ;
  output \x_int_reg_reg[5]_0 ;
  output [0:0]\channels_15_reg[10] ;
  output \tmp_87_reg_3214_reg[0] ;
  output \tmp_87_reg_3214_reg[1] ;
  output [0:0]\channels_10_reg[10] ;
  output \reg_976_reg[0] ;
  output \reg_976_reg[1] ;
  output \reg_976_reg[2] ;
  output [0:0]\throttl_cnt_reg[7] ;
  output \throttl_cnt_reg[7]_0 ;
  output [1:0]\throttl_cnt_reg[1] ;
  output [31:0]m_axi_OUT_r_WDATA;
  output [3:0]m_axi_OUT_r_WSTRB;
  input ap_clk;
  input [0:0]ADDRARDADDR;
  input \ap_CS_iter0_fsm_reg[13] ;
  input \ap_CS_iter0_fsm_reg[22] ;
  input \ap_CS_iter0_fsm_reg[11] ;
  input [1:0]B;
  input \ap_CS_iter0_fsm_reg[12] ;
  input ap_CS_iter0_fsm_state8;
  input \ap_CS_iter0_fsm_reg[6] ;
  input \ap_CS_iter0_fsm_reg[8] ;
  input channels_16;
  input channels_17;
  input [10:0]Q;
  input [1:0]x_int_reg;
  input [1:0]tmp_87_reg_3214;
  input [1:0]tmp_87_reg_3214_pp0_iter0_reg;
  input \tmp_reg_2792_reg[0] ;
  input ap_reg_ioackin_OUT_r_WREADY_reg_0;
  input ap_CS_iter1_fsm_state40;
  input ap_CS_iter1_fsm_state37;
  input ap_CS_iter1_fsm_state38;
  input ap_CS_iter1_fsm_state39;
  input [15:0]\ap_CS_iter0_fsm_reg[25]_0 ;
  input ap_reg_ioackin_OUT_r_AWREADY_reg_0;
  input ap_start;
  input ap_CS_iter0_fsm_state9;
  input \ap_CS_iter0_fsm_reg[1] ;
  input ap_CS_iter0_fsm_state12;
  input ap_CS_iter0_fsm_state3;
  input \icmp_reg_3007_reg[0]_0 ;
  input [1:0]op_V_assign_0_5_reg_2960;
  input ap_rst_n;
  input \ap_CS_iter0_fsm_reg[23] ;
  input [12:0]\reg_988_reg[12] ;
  input [12:0]\op_V_assign_0_7_reg_3043_reg[12]_0 ;
  input [12:0]\p_Val2_9_reg_2916_reg[12] ;
  input [12:0]\reg_980_reg[12] ;
  input [12:0]\p_Val2_10_reg_2922_reg[12] ;
  input [12:0]\p_Val2_1_reg_2928_reg[12] ;
  input [12:0]\reg_984_reg[12] ;
  input tmp_94_reg_2970_pp0_iter0_reg;
  input m_axi_OUT_r_WREADY;
  input or_cond_reg_2812;
  input ap_CS_iter0_fsm_state10;
  input ap_CS_iter0_fsm_state7;
  input ap_CS_iter0_fsm_state6;
  input ap_CS_iter0_fsm_state5;
  input ap_CS_iter0_fsm_state4;
  input tmp_1_i_reg_3012;
  input tmp_94_reg_2970;
  input \channels_3_reg[7] ;
  input \channels_2_reg[7] ;
  input [5:0]\int_SBUS_data_shift_reg[0]_0 ;
  input \throttl_cnt_reg[7]_1 ;
  input \throttl_cnt_reg[4] ;
  input [1:0]\throttl_cnt_reg[1]_0 ;
  input m_axi_OUT_r_BVALID;

  wire [0:0]ADDRARDADDR;
  wire AWVALID_Dummy;
  wire [1:0]B;
  wire [10:0]D;
  wire [0:0]E;
  wire OUT_r_AWREADY;
  wire OUT_r_WREADY;
  wire OUT_r_WVALID;
  wire [10:0]Q;
  wire SBUS_data_ce0;
  wire [0:0]\SBUS_data_load_2_reg_2701_reg[0] ;
  wire [0:0]\SBUS_data_load_3_reg_2712_reg[7] ;
  wire [0:0]\SBUS_data_load_4_reg_2723_reg[7] ;
  wire [0:0]\SBUS_data_load_5_reg_2733_reg[7] ;
  wire [0:0]\SBUS_data_load_6_reg_2744_reg[7] ;
  wire [0:0]\SBUS_data_load_7_reg_2755_reg[7] ;
  wire [0:0]\SBUS_data_load_8_reg_2766_reg[0] ;
  wire [0:0]\SBUS_data_load_9_reg_2781_reg[7] ;
  wire [0:0]SR;
  wire align_len0;
  wire [31:1]align_len0__0;
  wire \align_len0_inferred__1/i__carry_n_2 ;
  wire \align_len0_inferred__1/i__carry_n_3 ;
  wire \align_len_reg_n_0_[1] ;
  wire \align_len_reg_n_0_[31] ;
  wire \ap_CS_iter0_fsm_reg[11] ;
  wire \ap_CS_iter0_fsm_reg[12] ;
  wire \ap_CS_iter0_fsm_reg[13] ;
  wire \ap_CS_iter0_fsm_reg[1] ;
  wire \ap_CS_iter0_fsm_reg[22] ;
  wire \ap_CS_iter0_fsm_reg[23] ;
  wire [14:0]\ap_CS_iter0_fsm_reg[25] ;
  wire [15:0]\ap_CS_iter0_fsm_reg[25]_0 ;
  wire \ap_CS_iter0_fsm_reg[2] ;
  wire \ap_CS_iter0_fsm_reg[6] ;
  wire \ap_CS_iter0_fsm_reg[8] ;
  wire ap_CS_iter0_fsm_state10;
  wire ap_CS_iter0_fsm_state12;
  wire ap_CS_iter0_fsm_state3;
  wire ap_CS_iter0_fsm_state4;
  wire ap_CS_iter0_fsm_state5;
  wire ap_CS_iter0_fsm_state6;
  wire ap_CS_iter0_fsm_state7;
  wire ap_CS_iter0_fsm_state8;
  wire ap_CS_iter0_fsm_state9;
  wire \ap_CS_iter1_fsm_reg[11] ;
  wire ap_CS_iter1_fsm_state37;
  wire ap_CS_iter1_fsm_state38;
  wire ap_CS_iter1_fsm_state39;
  wire ap_CS_iter1_fsm_state40;
  wire ap_ce_reg_reg;
  wire [0:0]ap_ce_reg_reg_0;
  wire [0:0]ap_ce_reg_reg_1;
  wire ap_clk;
  wire ap_reg_ioackin_OUT_r_AWREADY_reg;
  wire ap_reg_ioackin_OUT_r_AWREADY_reg_0;
  wire ap_reg_ioackin_OUT_r_WREADY_reg;
  wire ap_reg_ioackin_OUT_r_WREADY_reg_0;
  wire ap_rst_n;
  wire ap_start;
  wire [3:0]awlen_tmp;
  wire [9:0]beat_len_buf;
  wire [11:2]beat_len_buf1;
  wire \beat_len_buf[2]_i_2_n_0 ;
  wire \beat_len_buf_reg[2]_i_1_n_0 ;
  wire \beat_len_buf_reg[2]_i_1_n_1 ;
  wire \beat_len_buf_reg[2]_i_1_n_2 ;
  wire \beat_len_buf_reg[2]_i_1_n_3 ;
  wire \beat_len_buf_reg[6]_i_1_n_0 ;
  wire \beat_len_buf_reg[6]_i_1_n_1 ;
  wire \beat_len_buf_reg[6]_i_1_n_2 ;
  wire \beat_len_buf_reg[6]_i_1_n_3 ;
  wire \beat_len_buf_reg[9]_i_1_n_2 ;
  wire \beat_len_buf_reg[9]_i_1_n_3 ;
  wire buff_wdata_n_12;
  wire buff_wdata_n_15;
  wire buff_wdata_n_16;
  wire buff_wdata_n_17;
  wire buff_wdata_n_18;
  wire buff_wdata_n_19;
  wire buff_wdata_n_20;
  wire buff_wdata_n_21;
  wire buff_wdata_n_22;
  wire buff_wdata_n_23;
  wire buff_wdata_n_31;
  wire buff_wdata_n_37;
  wire buff_wdata_n_38;
  wire buff_wdata_n_39;
  wire buff_wdata_n_41;
  wire buff_wdata_n_44;
  wire buff_wdata_n_45;
  wire buff_wdata_n_46;
  wire buff_wdata_n_47;
  wire buff_wdata_n_48;
  wire buff_wdata_n_49;
  wire buff_wdata_n_5;
  wire buff_wdata_n_50;
  wire buff_wdata_n_51;
  wire buff_wdata_n_52;
  wire buff_wdata_n_53;
  wire buff_wdata_n_54;
  wire buff_wdata_n_55;
  wire buff_wdata_n_56;
  wire buff_wdata_n_57;
  wire buff_wdata_n_58;
  wire buff_wdata_n_59;
  wire buff_wdata_n_6;
  wire burst_valid;
  wire \bus_wide_gen.data_buf2_out ;
  wire \bus_wide_gen.data_buf5_out ;
  wire \bus_wide_gen.fifo_burst_n_12 ;
  wire \bus_wide_gen.fifo_burst_n_13 ;
  wire \bus_wide_gen.fifo_burst_n_17 ;
  wire \bus_wide_gen.fifo_burst_n_18 ;
  wire \bus_wide_gen.fifo_burst_n_19 ;
  wire \bus_wide_gen.fifo_burst_n_2 ;
  wire \bus_wide_gen.fifo_burst_n_20 ;
  wire \bus_wide_gen.fifo_burst_n_21 ;
  wire \bus_wide_gen.fifo_burst_n_22 ;
  wire \bus_wide_gen.fifo_burst_n_3 ;
  wire \bus_wide_gen.fifo_burst_n_4 ;
  wire \bus_wide_gen.fifo_burst_n_5 ;
  wire \bus_wide_gen.fifo_burst_n_6 ;
  wire \bus_wide_gen.fifo_burst_n_7 ;
  wire \bus_wide_gen.first_pad_reg_n_0 ;
  wire \bus_wide_gen.len_cnt[7]_i_4_n_0 ;
  wire [7:0]\bus_wide_gen.len_cnt_reg__0 ;
  wire \bus_wide_gen.pad_oh_reg_reg_n_0_[1] ;
  wire [0:0]\channels_10_reg[10] ;
  wire [0:0]\channels_11_reg[10] ;
  wire [0:0]\channels_12_reg[10] ;
  wire [0:0]\channels_13_reg[10] ;
  wire [0:0]\channels_14_reg[10] ;
  wire [0:0]\channels_15_reg[10] ;
  wire channels_16;
  wire channels_17;
  wire \channels_2_reg[7] ;
  wire \channels_3_reg[7] ;
  wire [0:0]\channels_6_reg[10] ;
  wire [0:0]\channels_7_reg[10] ;
  wire [0:0]\channels_8_reg[10] ;
  wire [0:0]\channels_9_reg[10] ;
  wire \channels_9_reg[10]_0 ;
  wire \could_multi_bursts.awaddr_buf[10]_i_1_n_0 ;
  wire \could_multi_bursts.awaddr_buf[11]_i_1_n_0 ;
  wire \could_multi_bursts.awaddr_buf[12]_i_1_n_0 ;
  wire \could_multi_bursts.awaddr_buf[13]_i_1_n_0 ;
  wire \could_multi_bursts.awaddr_buf[14]_i_1_n_0 ;
  wire \could_multi_bursts.awaddr_buf[15]_i_1_n_0 ;
  wire \could_multi_bursts.awaddr_buf[16]_i_1_n_0 ;
  wire \could_multi_bursts.awaddr_buf[17]_i_1_n_0 ;
  wire \could_multi_bursts.awaddr_buf[18]_i_1_n_0 ;
  wire \could_multi_bursts.awaddr_buf[19]_i_1_n_0 ;
  wire \could_multi_bursts.awaddr_buf[20]_i_1_n_0 ;
  wire \could_multi_bursts.awaddr_buf[21]_i_1_n_0 ;
  wire \could_multi_bursts.awaddr_buf[22]_i_1_n_0 ;
  wire \could_multi_bursts.awaddr_buf[23]_i_1_n_0 ;
  wire \could_multi_bursts.awaddr_buf[24]_i_1_n_0 ;
  wire \could_multi_bursts.awaddr_buf[25]_i_1_n_0 ;
  wire \could_multi_bursts.awaddr_buf[26]_i_1_n_0 ;
  wire \could_multi_bursts.awaddr_buf[27]_i_1_n_0 ;
  wire \could_multi_bursts.awaddr_buf[28]_i_1_n_0 ;
  wire \could_multi_bursts.awaddr_buf[29]_i_1_n_0 ;
  wire \could_multi_bursts.awaddr_buf[2]_i_1_n_0 ;
  wire \could_multi_bursts.awaddr_buf[30]_i_1_n_0 ;
  wire \could_multi_bursts.awaddr_buf[31]_i_3_n_0 ;
  wire \could_multi_bursts.awaddr_buf[3]_i_1_n_0 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_1_n_0 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_3_n_0 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_4_n_0 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_5_n_0 ;
  wire \could_multi_bursts.awaddr_buf[5]_i_1_n_0 ;
  wire \could_multi_bursts.awaddr_buf[6]_i_1_n_0 ;
  wire \could_multi_bursts.awaddr_buf[7]_i_1_n_0 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_1_n_0 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_3_n_0 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_4_n_0 ;
  wire \could_multi_bursts.awaddr_buf[9]_i_1_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[31]_i_6_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[31]_i_6_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 ;
  wire \could_multi_bursts.last_sect_buf_reg_n_0 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg__0 ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg_n_0 ;
  wire [31:2]data1;
  wire data_valid;
  wire [31:1]end_addr;
  wire \end_addr_buf[20]_i_2_n_0 ;
  wire \end_addr_buf[31]_i_2_n_0 ;
  wire \end_addr_buf[4]_i_2_n_0 ;
  wire \end_addr_buf[4]_i_3_n_0 ;
  wire \end_addr_buf[4]_i_4_n_0 ;
  wire \end_addr_buf[4]_i_5_n_0 ;
  wire \end_addr_buf[8]_i_2_n_0 ;
  wire \end_addr_buf[8]_i_3_n_0 ;
  wire \end_addr_buf_reg[12]_i_1_n_0 ;
  wire \end_addr_buf_reg[12]_i_1_n_1 ;
  wire \end_addr_buf_reg[12]_i_1_n_2 ;
  wire \end_addr_buf_reg[12]_i_1_n_3 ;
  wire \end_addr_buf_reg[16]_i_1_n_0 ;
  wire \end_addr_buf_reg[16]_i_1_n_1 ;
  wire \end_addr_buf_reg[16]_i_1_n_2 ;
  wire \end_addr_buf_reg[16]_i_1_n_3 ;
  wire \end_addr_buf_reg[20]_i_1_n_0 ;
  wire \end_addr_buf_reg[20]_i_1_n_1 ;
  wire \end_addr_buf_reg[20]_i_1_n_2 ;
  wire \end_addr_buf_reg[20]_i_1_n_3 ;
  wire \end_addr_buf_reg[24]_i_1_n_0 ;
  wire \end_addr_buf_reg[24]_i_1_n_1 ;
  wire \end_addr_buf_reg[24]_i_1_n_2 ;
  wire \end_addr_buf_reg[24]_i_1_n_3 ;
  wire \end_addr_buf_reg[28]_i_1_n_0 ;
  wire \end_addr_buf_reg[28]_i_1_n_1 ;
  wire \end_addr_buf_reg[28]_i_1_n_2 ;
  wire \end_addr_buf_reg[28]_i_1_n_3 ;
  wire \end_addr_buf_reg[31]_i_1_n_2 ;
  wire \end_addr_buf_reg[31]_i_1_n_3 ;
  wire \end_addr_buf_reg[4]_i_1_n_0 ;
  wire \end_addr_buf_reg[4]_i_1_n_1 ;
  wire \end_addr_buf_reg[4]_i_1_n_2 ;
  wire \end_addr_buf_reg[4]_i_1_n_3 ;
  wire \end_addr_buf_reg[8]_i_1_n_0 ;
  wire \end_addr_buf_reg[8]_i_1_n_1 ;
  wire \end_addr_buf_reg[8]_i_1_n_2 ;
  wire \end_addr_buf_reg[8]_i_1_n_3 ;
  wire \end_addr_buf_reg_n_0_[10] ;
  wire \end_addr_buf_reg_n_0_[11] ;
  wire \end_addr_buf_reg_n_0_[1] ;
  wire \end_addr_buf_reg_n_0_[2] ;
  wire \end_addr_buf_reg_n_0_[3] ;
  wire \end_addr_buf_reg_n_0_[4] ;
  wire \end_addr_buf_reg_n_0_[5] ;
  wire \end_addr_buf_reg_n_0_[6] ;
  wire \end_addr_buf_reg_n_0_[7] ;
  wire \end_addr_buf_reg_n_0_[8] ;
  wire \end_addr_buf_reg_n_0_[9] ;
  wire fifo_burst_ready;
  wire fifo_resp_n_0;
  wire fifo_resp_n_1;
  wire fifo_resp_n_10;
  wire fifo_resp_n_11;
  wire fifo_resp_n_12;
  wire fifo_resp_n_13;
  wire fifo_resp_n_14;
  wire fifo_resp_n_15;
  wire fifo_resp_n_16;
  wire fifo_resp_n_18;
  wire fifo_resp_n_19;
  wire fifo_resp_n_2;
  wire fifo_resp_n_20;
  wire fifo_resp_n_21;
  wire fifo_resp_n_22;
  wire fifo_resp_n_23;
  wire fifo_resp_n_24;
  wire fifo_resp_n_25;
  wire fifo_resp_n_26;
  wire fifo_resp_n_27;
  wire fifo_resp_n_28;
  wire fifo_resp_n_29;
  wire fifo_resp_n_3;
  wire fifo_resp_n_30;
  wire fifo_resp_n_31;
  wire fifo_resp_n_32;
  wire fifo_resp_n_33;
  wire fifo_resp_n_34;
  wire fifo_resp_n_35;
  wire fifo_resp_n_36;
  wire fifo_resp_n_37;
  wire fifo_resp_n_41;
  wire fifo_resp_n_43;
  wire fifo_resp_n_44;
  wire fifo_resp_n_45;
  wire fifo_resp_n_5;
  wire fifo_resp_n_6;
  wire fifo_resp_n_7;
  wire fifo_resp_n_8;
  wire fifo_resp_n_9;
  wire fifo_resp_to_user_n_31;
  wire fifo_resp_to_user_n_32;
  wire fifo_resp_to_user_n_42;
  wire fifo_resp_to_user_n_43;
  wire fifo_resp_to_user_n_44;
  wire fifo_resp_to_user_n_45;
  wire fifo_resp_to_user_n_46;
  wire fifo_resp_to_user_n_47;
  wire fifo_resp_to_user_n_48;
  wire fifo_resp_to_user_n_49;
  wire fifo_resp_to_user_n_50;
  wire fifo_resp_to_user_n_51;
  wire fifo_resp_to_user_n_52;
  wire fifo_resp_to_user_n_53;
  wire fifo_resp_to_user_n_54;
  wire fifo_resp_to_user_n_55;
  wire fifo_resp_to_user_n_56;
  wire fifo_resp_to_user_n_57;
  wire fifo_resp_to_user_n_58;
  wire fifo_resp_to_user_n_59;
  wire fifo_resp_to_user_n_60;
  wire fifo_resp_to_user_n_61;
  wire fifo_resp_to_user_n_62;
  wire fifo_resp_to_user_n_63;
  wire fifo_resp_to_user_n_65;
  wire fifo_resp_to_user_n_86;
  wire [32:32]fifo_wreq_data;
  wire fifo_wreq_n_11;
  wire fifo_wreq_n_12;
  wire fifo_wreq_n_13;
  wire fifo_wreq_n_14;
  wire fifo_wreq_n_15;
  wire fifo_wreq_n_16;
  wire fifo_wreq_n_17;
  wire fifo_wreq_n_18;
  wire fifo_wreq_n_19;
  wire fifo_wreq_n_2;
  wire fifo_wreq_n_3;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_reg_n_0;
  wire first_sect;
  wire first_sect_carry__0_i_1_n_0;
  wire first_sect_carry__0_i_2_n_0;
  wire first_sect_carry__0_i_3_n_0;
  wire first_sect_carry__0_n_2;
  wire first_sect_carry__0_n_3;
  wire first_sect_carry_i_1_n_0;
  wire first_sect_carry_i_2_n_0;
  wire first_sect_carry_i_3_n_0;
  wire first_sect_carry_i_4_n_0;
  wire first_sect_carry_n_0;
  wire first_sect_carry_n_1;
  wire first_sect_carry_n_2;
  wire first_sect_carry_n_3;
  wire \gen_write[1].mem_reg_0 ;
  wire grp_scaleRange_fu_947_ap_ce;
  wire \icmp_reg_3007_reg[0] ;
  wire \icmp_reg_3007_reg[0]_0 ;
  wire \int_SBUS_data_shift_reg[0] ;
  wire [5:0]\int_SBUS_data_shift_reg[0]_0 ;
  wire \int_SBUS_data_shift_reg[1] ;
  wire int_ap_ready_reg;
  wire invalid_len_event;
  wire invalid_len_event_reg1;
  wire invalid_len_event_reg2;
  wire last_sect;
  wire last_sect_buf;
  wire last_sect_carry__0_n_2;
  wire last_sect_carry__0_n_3;
  wire last_sect_carry_n_0;
  wire last_sect_carry_n_1;
  wire last_sect_carry_n_2;
  wire last_sect_carry_n_3;
  wire load_p2;
  wire [29:0]m_axi_OUT_r_AWADDR;
  wire [3:0]\m_axi_OUT_r_AWLEN[3] ;
  wire m_axi_OUT_r_BREADY;
  wire m_axi_OUT_r_BVALID;
  wire [31:0]m_axi_OUT_r_WDATA;
  wire m_axi_OUT_r_WLAST;
  wire m_axi_OUT_r_WREADY;
  wire [3:0]m_axi_OUT_r_WSTRB;
  wire m_axi_OUT_r_WVALID;
  wire next_resp;
  wire next_resp0;
  wire next_wreq;
  wire [1:0]op_V_assign_0_5_reg_2960;
  wire [0:0]\op_V_assign_0_7_reg_3043_reg[12] ;
  wire [12:0]\op_V_assign_0_7_reg_3043_reg[12]_0 ;
  wire or_cond_reg_2812;
  wire \or_cond_reg_2812_reg[0] ;
  wire [5:0]p_0_in;
  wire [19:0]p_0_in0_in;
  wire [18:18]p_0_in_0;
  wire [7:0]p_0_in__0;
  wire p_0_out_carry__0_n_2;
  wire p_0_out_carry__0_n_3;
  wire p_0_out_carry__0_n_5;
  wire p_0_out_carry__0_n_6;
  wire p_0_out_carry__0_n_7;
  wire p_0_out_carry_n_0;
  wire p_0_out_carry_n_1;
  wire p_0_out_carry_n_2;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire p_49_in;
  wire [12:0]\p_Val2_10_reg_2922_reg[12] ;
  wire [12:0]\p_Val2_1_reg_2928_reg[12] ;
  wire \p_Val2_7_reg_917_reg[0] ;
  wire \p_Val2_9_reg_2916_reg[0] ;
  wire [12:0]\p_Val2_9_reg_2916_reg[12] ;
  wire push;
  wire push_0;
  wire push_1;
  wire [4:0]q__0;
  wire [0:0]\reg_972_reg[0] ;
  wire \reg_976_reg[0] ;
  wire \reg_976_reg[1] ;
  wire \reg_976_reg[2] ;
  wire [0:0]\reg_980_reg[0] ;
  wire [12:0]\reg_980_reg[12] ;
  wire [0:0]\reg_984_reg[0] ;
  wire [12:0]\reg_984_reg[12] ;
  wire [0:0]\reg_988_reg[0] ;
  wire [12:0]\reg_988_reg[12] ;
  wire rs2f_wreq_ack;
  wire [4:0]rs2f_wreq_data;
  wire rs2f_wreq_valid;
  wire rs_wreq_n_10;
  wire rs_wreq_n_11;
  wire rs_wreq_n_4;
  wire [31:1]sect_addr;
  wire \sect_addr_buf_reg_n_0_[12] ;
  wire \sect_addr_buf_reg_n_0_[13] ;
  wire \sect_addr_buf_reg_n_0_[14] ;
  wire \sect_addr_buf_reg_n_0_[15] ;
  wire \sect_addr_buf_reg_n_0_[16] ;
  wire \sect_addr_buf_reg_n_0_[17] ;
  wire \sect_addr_buf_reg_n_0_[18] ;
  wire \sect_addr_buf_reg_n_0_[19] ;
  wire \sect_addr_buf_reg_n_0_[1] ;
  wire \sect_addr_buf_reg_n_0_[20] ;
  wire \sect_addr_buf_reg_n_0_[21] ;
  wire \sect_addr_buf_reg_n_0_[22] ;
  wire \sect_addr_buf_reg_n_0_[23] ;
  wire \sect_addr_buf_reg_n_0_[24] ;
  wire \sect_addr_buf_reg_n_0_[25] ;
  wire \sect_addr_buf_reg_n_0_[26] ;
  wire \sect_addr_buf_reg_n_0_[27] ;
  wire \sect_addr_buf_reg_n_0_[28] ;
  wire \sect_addr_buf_reg_n_0_[29] ;
  wire \sect_addr_buf_reg_n_0_[2] ;
  wire \sect_addr_buf_reg_n_0_[30] ;
  wire \sect_addr_buf_reg_n_0_[31] ;
  wire \sect_addr_buf_reg_n_0_[3] ;
  wire \sect_addr_buf_reg_n_0_[4] ;
  wire \sect_addr_buf_reg_n_0_[5] ;
  wire \sect_addr_buf_reg_n_0_[6] ;
  wire [19:1]sect_cnt0;
  wire \sect_cnt_reg[12]_i_2_n_0 ;
  wire \sect_cnt_reg[12]_i_2_n_1 ;
  wire \sect_cnt_reg[12]_i_2_n_2 ;
  wire \sect_cnt_reg[12]_i_2_n_3 ;
  wire \sect_cnt_reg[16]_i_2_n_0 ;
  wire \sect_cnt_reg[16]_i_2_n_1 ;
  wire \sect_cnt_reg[16]_i_2_n_2 ;
  wire \sect_cnt_reg[16]_i_2_n_3 ;
  wire \sect_cnt_reg[19]_i_3_n_2 ;
  wire \sect_cnt_reg[19]_i_3_n_3 ;
  wire \sect_cnt_reg[4]_i_2_n_0 ;
  wire \sect_cnt_reg[4]_i_2_n_1 ;
  wire \sect_cnt_reg[4]_i_2_n_2 ;
  wire \sect_cnt_reg[4]_i_2_n_3 ;
  wire \sect_cnt_reg[8]_i_2_n_0 ;
  wire \sect_cnt_reg[8]_i_2_n_1 ;
  wire \sect_cnt_reg[8]_i_2_n_2 ;
  wire \sect_cnt_reg[8]_i_2_n_3 ;
  wire \sect_cnt_reg_n_0_[0] ;
  wire \sect_cnt_reg_n_0_[10] ;
  wire \sect_cnt_reg_n_0_[11] ;
  wire \sect_cnt_reg_n_0_[12] ;
  wire \sect_cnt_reg_n_0_[13] ;
  wire \sect_cnt_reg_n_0_[14] ;
  wire \sect_cnt_reg_n_0_[15] ;
  wire \sect_cnt_reg_n_0_[16] ;
  wire \sect_cnt_reg_n_0_[17] ;
  wire \sect_cnt_reg_n_0_[18] ;
  wire \sect_cnt_reg_n_0_[19] ;
  wire \sect_cnt_reg_n_0_[1] ;
  wire \sect_cnt_reg_n_0_[2] ;
  wire \sect_cnt_reg_n_0_[3] ;
  wire \sect_cnt_reg_n_0_[4] ;
  wire \sect_cnt_reg_n_0_[5] ;
  wire \sect_cnt_reg_n_0_[6] ;
  wire \sect_cnt_reg_n_0_[7] ;
  wire \sect_cnt_reg_n_0_[8] ;
  wire \sect_cnt_reg_n_0_[9] ;
  wire \sect_end_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[0] ;
  wire \sect_len_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[2] ;
  wire \sect_len_buf_reg_n_0_[3] ;
  wire \sect_len_buf_reg_n_0_[4] ;
  wire \sect_len_buf_reg_n_0_[5] ;
  wire \sect_len_buf_reg_n_0_[6] ;
  wire \sect_len_buf_reg_n_0_[7] ;
  wire \sect_len_buf_reg_n_0_[8] ;
  wire \sect_len_buf_reg_n_0_[9] ;
  wire start_addr0_carry_n_0;
  wire start_addr0_carry_n_2;
  wire start_addr0_carry_n_3;
  wire start_addr0_carry_n_5;
  wire start_addr0_carry_n_6;
  wire start_addr0_carry_n_7;
  wire \start_addr_buf_reg_n_0_[1] ;
  wire \start_addr_buf_reg_n_0_[2] ;
  wire \start_addr_buf_reg_n_0_[3] ;
  wire \start_addr_buf_reg_n_0_[4] ;
  wire \start_addr_buf_reg_n_0_[5] ;
  wire \start_addr_buf_reg_n_0_[6] ;
  wire \start_addr_reg_n_0_[1] ;
  wire \start_addr_reg_n_0_[2] ;
  wire \start_addr_reg_n_0_[30] ;
  wire \start_addr_reg_n_0_[3] ;
  wire \start_addr_reg_n_0_[4] ;
  wire \start_addr_reg_n_0_[5] ;
  wire \start_addr_reg_n_0_[6] ;
  wire [1:0]\throttl_cnt_reg[1] ;
  wire [1:0]\throttl_cnt_reg[1]_0 ;
  wire \throttl_cnt_reg[4] ;
  wire [0:0]\throttl_cnt_reg[7] ;
  wire \throttl_cnt_reg[7]_0 ;
  wire \throttl_cnt_reg[7]_1 ;
  wire tmp_1_i_reg_3012;
  wire \tmp_1_i_reg_3012_reg[0] ;
  wire [1:0]tmp_87_reg_3214;
  wire [1:0]tmp_87_reg_3214_pp0_iter0_reg;
  wire \tmp_87_reg_3214_pp0_iter0_reg_reg[0] ;
  wire \tmp_87_reg_3214_pp0_iter0_reg_reg[1] ;
  wire \tmp_87_reg_3214_reg[0] ;
  wire \tmp_87_reg_3214_reg[1] ;
  wire tmp_94_reg_2970;
  wire tmp_94_reg_2970_pp0_iter0_reg;
  wire \tmp_94_reg_2970_pp0_iter0_reg_reg[0] ;
  wire \tmp_reg_2792_reg[0] ;
  wire [1:0]tmp_strb;
  wire [5:0]usedw_reg;
  wire wreq_handling_reg_n_0;
  wire [1:0]x_int_reg;
  wire \x_int_reg_reg[10] ;
  wire \x_int_reg_reg[5] ;
  wire \x_int_reg_reg[5]_0 ;
  wire \x_int_reg_reg[6] ;
  wire zero_len_event0;
  wire [3:2]\NLW_align_len0_inferred__1/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED ;
  wire [0:0]\NLW_beat_len_buf_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_beat_len_buf_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_beat_len_buf_reg[9]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_6_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_6_O_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_end_addr_buf_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_end_addr_buf_reg[31]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_end_addr_buf_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_first_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_last_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_p_0_out_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_p_0_out_carry__0_O_UNCONNECTED;
  wire [3:2]\NLW_sect_cnt_reg[19]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_sect_cnt_reg[19]_i_3_O_UNCONNECTED ;
  wire [2:2]NLW_start_addr0_carry_CO_UNCONNECTED;
  wire [3:3]NLW_start_addr0_carry_O_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\NLW_align_len0_inferred__1/i__carry_CO_UNCONNECTED [3:2],\align_len0_inferred__1/i__carry_n_2 ,\align_len0_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,fifo_wreq_data,1'b0}),
        .O({\NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED [3],align_len0__0[31],align_len0__0[1],\NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED [0]}),
        .S({1'b0,1'b1,zero_len_event0,1'b1}));
  FDRE \align_len_reg[1] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[1]),
        .Q(\align_len_reg_n_0_[1] ),
        .R(fifo_wreq_n_3));
  FDRE \align_len_reg[31] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[31]),
        .Q(\align_len_reg_n_0_[31] ),
        .R(fifo_wreq_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len_buf[2]_i_2 
       (.I0(\align_len_reg_n_0_[1] ),
        .I1(\start_addr_reg_n_0_[1] ),
        .O(\beat_len_buf[2]_i_2_n_0 ));
  FDRE \beat_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[2]),
        .Q(beat_len_buf[0]),
        .R(SR));
  FDRE \beat_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[3]),
        .Q(beat_len_buf[1]),
        .R(SR));
  FDRE \beat_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[4]),
        .Q(beat_len_buf[2]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\beat_len_buf_reg[2]_i_1_n_0 ,\beat_len_buf_reg[2]_i_1_n_1 ,\beat_len_buf_reg[2]_i_1_n_2 ,\beat_len_buf_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\align_len_reg_n_0_[1] }),
        .O({beat_len_buf1[4:2],\NLW_beat_len_buf_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] ,\beat_len_buf[2]_i_2_n_0 }));
  FDRE \beat_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[5]),
        .Q(beat_len_buf[3]),
        .R(SR));
  FDRE \beat_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[6]),
        .Q(beat_len_buf[4]),
        .R(SR));
  FDRE \beat_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[7]),
        .Q(beat_len_buf[5]),
        .R(SR));
  FDRE \beat_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[8]),
        .Q(beat_len_buf[6]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[6]_i_1 
       (.CI(\beat_len_buf_reg[2]_i_1_n_0 ),
        .CO({\beat_len_buf_reg[6]_i_1_n_0 ,\beat_len_buf_reg[6]_i_1_n_1 ,\beat_len_buf_reg[6]_i_1_n_2 ,\beat_len_buf_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(beat_len_buf1[8:5]),
        .S({\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] }));
  FDRE \beat_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[9]),
        .Q(beat_len_buf[7]),
        .R(SR));
  FDRE \beat_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[10]),
        .Q(beat_len_buf[8]),
        .R(SR));
  FDRE \beat_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[11]),
        .Q(beat_len_buf[9]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[9]_i_1 
       (.CI(\beat_len_buf_reg[6]_i_1_n_0 ),
        .CO({\NLW_beat_len_buf_reg[9]_i_1_CO_UNCONNECTED [3:2],\beat_len_buf_reg[9]_i_1_n_2 ,\beat_len_buf_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_beat_len_buf_reg[9]_i_1_O_UNCONNECTED [3],beat_len_buf1[11:9]}),
        .S({1'b0,\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] }));
  design_1_rcReceiver_0_0_rcReceiver_OUT_r_m_axi_buffer buff_wdata
       (.D({fifo_resp_to_user_n_44,fifo_resp_to_user_n_45,fifo_resp_to_user_n_46,fifo_resp_to_user_n_47,fifo_resp_to_user_n_48,fifo_resp_to_user_n_49,fifo_resp_to_user_n_50,fifo_resp_to_user_n_51,fifo_resp_to_user_n_52,fifo_resp_to_user_n_53,fifo_resp_to_user_n_54,fifo_resp_to_user_n_55,fifo_resp_to_user_n_56,fifo_resp_to_user_n_57,fifo_resp_to_user_n_58}),
        .DI(buff_wdata_n_41),
        .E(push_1),
        .OUT_r_AWREADY(OUT_r_AWREADY),
        .OUT_r_WREADY(OUT_r_WREADY),
        .OUT_r_WVALID(OUT_r_WVALID),
        .Q(Q[10:1]),
        .S({buff_wdata_n_20,buff_wdata_n_21,buff_wdata_n_22,buff_wdata_n_23}),
        .\ap_CS_iter0_fsm_reg[21] (buff_wdata_n_12),
        .\ap_CS_iter0_fsm_reg[21]_0 (buff_wdata_n_15),
        .\ap_CS_iter0_fsm_reg[23] ({\ap_CS_iter0_fsm_reg[25] [12],\ap_CS_iter0_fsm_reg[25] [10],\ap_CS_iter0_fsm_reg[25] [8:6]}),
        .\ap_CS_iter0_fsm_reg[23]_0 (\ap_CS_iter0_fsm_reg[25]_0 [13:6]),
        .\ap_CS_iter0_fsm_reg[2] (buff_wdata_n_6),
        .\ap_CS_iter1_fsm_reg[10] (D[10:9]),
        .\ap_CS_iter1_fsm_reg[12] (fifo_resp_to_user_n_32),
        .\ap_CS_iter1_fsm_reg[1] (fifo_resp_to_user_n_65),
        .\ap_CS_iter1_fsm_reg[4] (fifo_resp_to_user_n_31),
        .ap_CS_iter1_fsm_state37(ap_CS_iter1_fsm_state37),
        .ap_CS_iter1_fsm_state38(ap_CS_iter1_fsm_state38),
        .ap_CS_iter1_fsm_state39(ap_CS_iter1_fsm_state39),
        .ap_CS_iter1_fsm_state40(ap_CS_iter1_fsm_state40),
        .ap_ce_reg_reg(buff_wdata_n_16),
        .ap_clk(ap_clk),
        .ap_reg_ioackin_OUT_r_AWREADY_reg(rs_wreq_n_10),
        .ap_reg_ioackin_OUT_r_AWREADY_reg_0(ap_reg_ioackin_OUT_r_AWREADY_reg_0),
        .ap_reg_ioackin_OUT_r_WREADY_reg(ap_reg_ioackin_OUT_r_WREADY_reg_0),
        .ap_rst_n(ap_rst_n),
        .burst_valid(burst_valid),
        .\bus_wide_gen.WVALID_Dummy_reg (m_axi_OUT_r_WVALID),
        .\bus_wide_gen.strb_buf_reg[1] ({tmp_strb,buff_wdata_n_44,buff_wdata_n_45,buff_wdata_n_46,buff_wdata_n_47,buff_wdata_n_48,buff_wdata_n_49,buff_wdata_n_50,buff_wdata_n_51,buff_wdata_n_52,buff_wdata_n_53,buff_wdata_n_54,buff_wdata_n_55,buff_wdata_n_56,buff_wdata_n_57,buff_wdata_n_58,buff_wdata_n_59}),
        .\channels_10_reg[10] (\channels_10_reg[10] ),
        .\channels_12_reg[10] (\channels_12_reg[10] ),
        .\channels_13_reg[10] (buff_wdata_n_17),
        .\channels_13_reg[10]_0 (\channels_13_reg[10] ),
        .\channels_9_reg[10] (\channels_9_reg[10] ),
        .\channels_9_reg[10]_0 (\channels_9_reg[10]_0 ),
        .\data_p2_reg[2] (buff_wdata_n_18),
        .\data_p2_reg[2]_0 (buff_wdata_n_19),
        .data_valid(data_valid),
        .empty_n_reg_0(buff_wdata_n_5),
        .empty_n_reg_1(\ap_CS_iter1_fsm_reg[11] ),
        .empty_n_reg_2(fifo_resp_to_user_n_42),
        .\icmp_reg_3007_reg[0] (\icmp_reg_3007_reg[0] ),
        .\icmp_reg_3007_reg[0]_0 (\icmp_reg_3007_reg[0]_0 ),
        .m_axi_OUT_r_WREADY(m_axi_OUT_r_WREADY),
        .op_V_assign_0_5_reg_2960(op_V_assign_0_5_reg_2960),
        .\op_V_assign_0_7_reg_3043_reg[12] (\op_V_assign_0_7_reg_3043_reg[12] ),
        .or_cond_reg_2812(or_cond_reg_2812),
        .\q_tmp_reg[0]_0 (SR),
        .\reg_980_reg[0] (buff_wdata_n_31),
        .\reg_984_reg[0] (\reg_984_reg[0] ),
        .s_ready_t_reg(rs_wreq_n_4),
        .tmp_1_i_reg_3012(tmp_1_i_reg_3012),
        .\tmp_1_i_reg_3012_reg[0] (\tmp_1_i_reg_3012_reg[0] ),
        .\usedw_reg[5]_0 ({p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7,p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .\usedw_reg[7]_0 (usedw_reg),
        .\usedw_reg[7]_1 ({buff_wdata_n_37,buff_wdata_n_38,buff_wdata_n_39}));
  FDRE \bus_wide_gen.WLAST_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_18 ),
        .Q(m_axi_OUT_r_WLAST),
        .R(SR));
  FDRE \bus_wide_gen.WVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_5 ),
        .Q(m_axi_OUT_r_WVALID),
        .R(SR));
  FDRE \bus_wide_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_12 ),
        .D(buff_wdata_n_59),
        .Q(m_axi_OUT_r_WDATA[0]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_12 ),
        .D(buff_wdata_n_49),
        .Q(m_axi_OUT_r_WDATA[10]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_12 ),
        .D(buff_wdata_n_48),
        .Q(m_axi_OUT_r_WDATA[11]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_12 ),
        .D(buff_wdata_n_47),
        .Q(m_axi_OUT_r_WDATA[12]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_12 ),
        .D(buff_wdata_n_46),
        .Q(m_axi_OUT_r_WDATA[13]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_12 ),
        .D(buff_wdata_n_45),
        .Q(m_axi_OUT_r_WDATA[14]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_12 ),
        .D(buff_wdata_n_44),
        .Q(m_axi_OUT_r_WDATA[15]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_2 ),
        .D(buff_wdata_n_59),
        .Q(m_axi_OUT_r_WDATA[16]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_2 ),
        .D(buff_wdata_n_58),
        .Q(m_axi_OUT_r_WDATA[17]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_2 ),
        .D(buff_wdata_n_57),
        .Q(m_axi_OUT_r_WDATA[18]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_2 ),
        .D(buff_wdata_n_56),
        .Q(m_axi_OUT_r_WDATA[19]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_12 ),
        .D(buff_wdata_n_58),
        .Q(m_axi_OUT_r_WDATA[1]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_2 ),
        .D(buff_wdata_n_55),
        .Q(m_axi_OUT_r_WDATA[20]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_2 ),
        .D(buff_wdata_n_54),
        .Q(m_axi_OUT_r_WDATA[21]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_2 ),
        .D(buff_wdata_n_53),
        .Q(m_axi_OUT_r_WDATA[22]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_2 ),
        .D(buff_wdata_n_52),
        .Q(m_axi_OUT_r_WDATA[23]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_2 ),
        .D(buff_wdata_n_51),
        .Q(m_axi_OUT_r_WDATA[24]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_2 ),
        .D(buff_wdata_n_50),
        .Q(m_axi_OUT_r_WDATA[25]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_2 ),
        .D(buff_wdata_n_49),
        .Q(m_axi_OUT_r_WDATA[26]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_2 ),
        .D(buff_wdata_n_48),
        .Q(m_axi_OUT_r_WDATA[27]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_2 ),
        .D(buff_wdata_n_47),
        .Q(m_axi_OUT_r_WDATA[28]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_2 ),
        .D(buff_wdata_n_46),
        .Q(m_axi_OUT_r_WDATA[29]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_12 ),
        .D(buff_wdata_n_57),
        .Q(m_axi_OUT_r_WDATA[2]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_2 ),
        .D(buff_wdata_n_45),
        .Q(m_axi_OUT_r_WDATA[30]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_2 ),
        .D(buff_wdata_n_44),
        .Q(m_axi_OUT_r_WDATA[31]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_12 ),
        .D(buff_wdata_n_56),
        .Q(m_axi_OUT_r_WDATA[3]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_12 ),
        .D(buff_wdata_n_55),
        .Q(m_axi_OUT_r_WDATA[4]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_12 ),
        .D(buff_wdata_n_54),
        .Q(m_axi_OUT_r_WDATA[5]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_12 ),
        .D(buff_wdata_n_53),
        .Q(m_axi_OUT_r_WDATA[6]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_12 ),
        .D(buff_wdata_n_52),
        .Q(m_axi_OUT_r_WDATA[7]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_12 ),
        .D(buff_wdata_n_51),
        .Q(m_axi_OUT_r_WDATA[8]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_12 ),
        .D(buff_wdata_n_50),
        .Q(m_axi_OUT_r_WDATA[9]),
        .R(\bus_wide_gen.data_buf5_out ));
  design_1_rcReceiver_0_0_rcReceiver_OUT_r_m_axi_fifo \bus_wide_gen.fifo_burst 
       (.E(\bus_wide_gen.fifo_burst_n_2 ),
        .Q(\bus_wide_gen.len_cnt_reg__0 ),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .burst_valid(burst_valid),
        .\bus_wide_gen.WLAST_Dummy_reg (\bus_wide_gen.fifo_burst_n_18 ),
        .\bus_wide_gen.WVALID_Dummy_reg (\bus_wide_gen.fifo_burst_n_5 ),
        .\bus_wide_gen.WVALID_Dummy_reg_0 (m_axi_OUT_r_WVALID),
        .\bus_wide_gen.data_buf_reg[0] (\bus_wide_gen.data_buf5_out ),
        .\bus_wide_gen.data_buf_reg[15] (\bus_wide_gen.fifo_burst_n_12 ),
        .\bus_wide_gen.data_buf_reg[16] (\bus_wide_gen.data_buf2_out ),
        .\bus_wide_gen.first_pad_reg (\bus_wide_gen.fifo_burst_n_4 ),
        .\bus_wide_gen.first_pad_reg_0 (\bus_wide_gen.first_pad_reg_n_0 ),
        .\bus_wide_gen.len_cnt_reg[7] (\bus_wide_gen.fifo_burst_n_3 ),
        .\bus_wide_gen.len_cnt_reg[7]_0 (p_49_in),
        .\bus_wide_gen.pad_oh_reg_reg[1] (\bus_wide_gen.fifo_burst_n_13 ),
        .\bus_wide_gen.pad_oh_reg_reg[1]_0 (\bus_wide_gen.pad_oh_reg_reg_n_0_[1] ),
        .\bus_wide_gen.strb_buf_reg[0] (\bus_wide_gen.fifo_burst_n_20 ),
        .\bus_wide_gen.strb_buf_reg[1] (\bus_wide_gen.fifo_burst_n_19 ),
        .\bus_wide_gen.strb_buf_reg[2] (\bus_wide_gen.fifo_burst_n_22 ),
        .\bus_wide_gen.strb_buf_reg[3] (\bus_wide_gen.fifo_burst_n_21 ),
        .\could_multi_bursts.awaddr_buf_reg[31] (\bus_wide_gen.fifo_burst_n_17 ),
        .\could_multi_bursts.awlen_buf_reg[3] (\bus_wide_gen.fifo_burst_n_6 ),
        .\could_multi_bursts.awlen_buf_reg[3]_0 (\bus_wide_gen.fifo_burst_n_7 ),
        .\could_multi_bursts.loop_cnt_reg[5] (\could_multi_bursts.loop_cnt_reg__0 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .data_valid(data_valid),
        .\dout_buf_reg[17] (tmp_strb),
        .fifo_burst_ready(fifo_burst_ready),
        .in(awlen_tmp),
        .invalid_len_event_reg2(invalid_len_event_reg2),
        .m_axi_OUT_r_WLAST(m_axi_OUT_r_WLAST),
        .m_axi_OUT_r_WREADY(m_axi_OUT_r_WREADY),
        .m_axi_OUT_r_WSTRB(m_axi_OUT_r_WSTRB),
        .push(push_0),
        .\sect_addr_buf_reg[1] (\sect_addr_buf_reg_n_0_[1] ),
        .\sect_end_buf_reg[1] (\sect_end_buf_reg_n_0_[1] ),
        .\sect_len_buf_reg[9] ({\sect_len_buf_reg_n_0_[9] ,\sect_len_buf_reg_n_0_[8] ,\sect_len_buf_reg_n_0_[7] ,\sect_len_buf_reg_n_0_[6] ,\sect_len_buf_reg_n_0_[5] ,\sect_len_buf_reg_n_0_[4] ,\sect_len_buf_reg_n_0_[3] ,\sect_len_buf_reg_n_0_[2] ,\sect_len_buf_reg_n_0_[1] ,\sect_len_buf_reg_n_0_[0] }));
  FDSE \bus_wide_gen.first_pad_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_4 ),
        .Q(\bus_wide_gen.first_pad_reg_n_0 ),
        .S(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \bus_wide_gen.len_cnt[0]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_wide_gen.len_cnt[1]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [0]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bus_wide_gen.len_cnt[2]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [2]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [1]),
        .I2(\bus_wide_gen.len_cnt_reg__0 [0]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \bus_wide_gen.len_cnt[3]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [3]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [0]),
        .I2(\bus_wide_gen.len_cnt_reg__0 [1]),
        .I3(\bus_wide_gen.len_cnt_reg__0 [2]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \bus_wide_gen.len_cnt[4]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [4]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [2]),
        .I2(\bus_wide_gen.len_cnt_reg__0 [1]),
        .I3(\bus_wide_gen.len_cnt_reg__0 [0]),
        .I4(\bus_wide_gen.len_cnt_reg__0 [3]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \bus_wide_gen.len_cnt[5]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [5]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [3]),
        .I2(\bus_wide_gen.len_cnt_reg__0 [0]),
        .I3(\bus_wide_gen.len_cnt_reg__0 [1]),
        .I4(\bus_wide_gen.len_cnt_reg__0 [2]),
        .I5(\bus_wide_gen.len_cnt_reg__0 [4]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_wide_gen.len_cnt[6]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [6]),
        .I1(\bus_wide_gen.len_cnt[7]_i_4_n_0 ),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bus_wide_gen.len_cnt[7]_i_3 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [7]),
        .I1(\bus_wide_gen.len_cnt[7]_i_4_n_0 ),
        .I2(\bus_wide_gen.len_cnt_reg__0 [6]),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bus_wide_gen.len_cnt[7]_i_4 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [5]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [3]),
        .I2(\bus_wide_gen.len_cnt_reg__0 [0]),
        .I3(\bus_wide_gen.len_cnt_reg__0 [1]),
        .I4(\bus_wide_gen.len_cnt_reg__0 [2]),
        .I5(\bus_wide_gen.len_cnt_reg__0 [4]),
        .O(\bus_wide_gen.len_cnt[7]_i_4_n_0 ));
  FDRE \bus_wide_gen.len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_49_in),
        .D(p_0_in__0[0]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [0]),
        .R(\bus_wide_gen.fifo_burst_n_3 ));
  FDRE \bus_wide_gen.len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_49_in),
        .D(p_0_in__0[1]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [1]),
        .R(\bus_wide_gen.fifo_burst_n_3 ));
  FDRE \bus_wide_gen.len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_49_in),
        .D(p_0_in__0[2]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [2]),
        .R(\bus_wide_gen.fifo_burst_n_3 ));
  FDRE \bus_wide_gen.len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_49_in),
        .D(p_0_in__0[3]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [3]),
        .R(\bus_wide_gen.fifo_burst_n_3 ));
  FDRE \bus_wide_gen.len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_49_in),
        .D(p_0_in__0[4]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [4]),
        .R(\bus_wide_gen.fifo_burst_n_3 ));
  FDRE \bus_wide_gen.len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_49_in),
        .D(p_0_in__0[5]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [5]),
        .R(\bus_wide_gen.fifo_burst_n_3 ));
  FDRE \bus_wide_gen.len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(p_49_in),
        .D(p_0_in__0[6]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [6]),
        .R(\bus_wide_gen.fifo_burst_n_3 ));
  FDRE \bus_wide_gen.len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(p_49_in),
        .D(p_0_in__0[7]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [7]),
        .R(\bus_wide_gen.fifo_burst_n_3 ));
  FDRE \bus_wide_gen.pad_oh_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_13 ),
        .Q(\bus_wide_gen.pad_oh_reg_reg_n_0_[1] ),
        .R(SR));
  FDRE \bus_wide_gen.strb_buf_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_20 ),
        .Q(m_axi_OUT_r_WSTRB[0]),
        .R(1'b0));
  FDRE \bus_wide_gen.strb_buf_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_19 ),
        .Q(m_axi_OUT_r_WSTRB[1]),
        .R(1'b0));
  FDRE \bus_wide_gen.strb_buf_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_22 ),
        .Q(m_axi_OUT_r_WSTRB[2]),
        .R(1'b0));
  FDRE \bus_wide_gen.strb_buf_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_21 ),
        .Q(m_axi_OUT_r_WSTRB[3]),
        .R(1'b0));
  FDRE \could_multi_bursts.AWVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_16),
        .Q(AWVALID_Dummy),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.awaddr_buf[10]_i_1 
       (.I0(data1[10]),
        .I1(\bus_wide_gen.fifo_burst_n_17 ),
        .O(\could_multi_bursts.awaddr_buf[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.awaddr_buf[11]_i_1 
       (.I0(data1[11]),
        .I1(\bus_wide_gen.fifo_burst_n_17 ),
        .O(\could_multi_bursts.awaddr_buf[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[12] ),
        .I1(\bus_wide_gen.fifo_burst_n_17 ),
        .I2(data1[12]),
        .O(\could_multi_bursts.awaddr_buf[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[13] ),
        .I1(\bus_wide_gen.fifo_burst_n_17 ),
        .I2(data1[13]),
        .O(\could_multi_bursts.awaddr_buf[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[14] ),
        .I1(\bus_wide_gen.fifo_burst_n_17 ),
        .I2(data1[14]),
        .O(\could_multi_bursts.awaddr_buf[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[15] ),
        .I1(\bus_wide_gen.fifo_burst_n_17 ),
        .I2(data1[15]),
        .O(\could_multi_bursts.awaddr_buf[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[16] ),
        .I1(\bus_wide_gen.fifo_burst_n_17 ),
        .I2(data1[16]),
        .O(\could_multi_bursts.awaddr_buf[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[17] ),
        .I1(\bus_wide_gen.fifo_burst_n_17 ),
        .I2(data1[17]),
        .O(\could_multi_bursts.awaddr_buf[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[18] ),
        .I1(\bus_wide_gen.fifo_burst_n_17 ),
        .I2(data1[18]),
        .O(\could_multi_bursts.awaddr_buf[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[19] ),
        .I1(\bus_wide_gen.fifo_burst_n_17 ),
        .I2(data1[19]),
        .O(\could_multi_bursts.awaddr_buf[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[20] ),
        .I1(\bus_wide_gen.fifo_burst_n_17 ),
        .I2(data1[20]),
        .O(\could_multi_bursts.awaddr_buf[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[21] ),
        .I1(\bus_wide_gen.fifo_burst_n_17 ),
        .I2(data1[21]),
        .O(\could_multi_bursts.awaddr_buf[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[22] ),
        .I1(\bus_wide_gen.fifo_burst_n_17 ),
        .I2(data1[22]),
        .O(\could_multi_bursts.awaddr_buf[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[23] ),
        .I1(\bus_wide_gen.fifo_burst_n_17 ),
        .I2(data1[23]),
        .O(\could_multi_bursts.awaddr_buf[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[24] ),
        .I1(\bus_wide_gen.fifo_burst_n_17 ),
        .I2(data1[24]),
        .O(\could_multi_bursts.awaddr_buf[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[25] ),
        .I1(\bus_wide_gen.fifo_burst_n_17 ),
        .I2(data1[25]),
        .O(\could_multi_bursts.awaddr_buf[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[26] ),
        .I1(\bus_wide_gen.fifo_burst_n_17 ),
        .I2(data1[26]),
        .O(\could_multi_bursts.awaddr_buf[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[27] ),
        .I1(\bus_wide_gen.fifo_burst_n_17 ),
        .I2(data1[27]),
        .O(\could_multi_bursts.awaddr_buf[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[28] ),
        .I1(\bus_wide_gen.fifo_burst_n_17 ),
        .I2(data1[28]),
        .O(\could_multi_bursts.awaddr_buf[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[29] ),
        .I1(\bus_wide_gen.fifo_burst_n_17 ),
        .I2(data1[29]),
        .O(\could_multi_bursts.awaddr_buf[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[2]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[2] ),
        .I1(\bus_wide_gen.fifo_burst_n_17 ),
        .I2(data1[2]),
        .O(\could_multi_bursts.awaddr_buf[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[30] ),
        .I1(\bus_wide_gen.fifo_burst_n_17 ),
        .I2(data1[30]),
        .O(\could_multi_bursts.awaddr_buf[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[31]_i_3 
       (.I0(\sect_addr_buf_reg_n_0_[31] ),
        .I1(\bus_wide_gen.fifo_burst_n_17 ),
        .I2(data1[31]),
        .O(\could_multi_bursts.awaddr_buf[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[3]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[3] ),
        .I1(\bus_wide_gen.fifo_burst_n_17 ),
        .I2(data1[3]),
        .O(\could_multi_bursts.awaddr_buf[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[4] ),
        .I1(\bus_wide_gen.fifo_burst_n_17 ),
        .I2(data1[4]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h956A)) 
    \could_multi_bursts.awaddr_buf[4]_i_3 
       (.I0(m_axi_OUT_r_AWADDR[2]),
        .I1(\m_axi_OUT_r_AWLEN[3] [0]),
        .I2(\m_axi_OUT_r_AWLEN[3] [1]),
        .I3(\m_axi_OUT_r_AWLEN[3] [2]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.awaddr_buf[4]_i_4 
       (.I0(m_axi_OUT_r_AWADDR[1]),
        .I1(\m_axi_OUT_r_AWLEN[3] [1]),
        .I2(\m_axi_OUT_r_AWLEN[3] [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.awaddr_buf[4]_i_5 
       (.I0(m_axi_OUT_r_AWADDR[0]),
        .I1(\m_axi_OUT_r_AWLEN[3] [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[5] ),
        .I1(\bus_wide_gen.fifo_burst_n_17 ),
        .I2(data1[5]),
        .O(\could_multi_bursts.awaddr_buf[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[6] ),
        .I1(\bus_wide_gen.fifo_burst_n_17 ),
        .I2(data1[6]),
        .O(\could_multi_bursts.awaddr_buf[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.awaddr_buf[7]_i_1 
       (.I0(data1[7]),
        .I1(\bus_wide_gen.fifo_burst_n_17 ),
        .O(\could_multi_bursts.awaddr_buf[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.awaddr_buf[8]_i_1 
       (.I0(data1[8]),
        .I1(\bus_wide_gen.fifo_burst_n_17 ),
        .O(\could_multi_bursts.awaddr_buf[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.awaddr_buf[8]_i_3 
       (.I0(m_axi_OUT_r_AWADDR[4]),
        .I1(\m_axi_OUT_r_AWLEN[3] [2]),
        .I2(\m_axi_OUT_r_AWLEN[3] [1]),
        .I3(\m_axi_OUT_r_AWLEN[3] [0]),
        .I4(\m_axi_OUT_r_AWLEN[3] [3]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h95556AAA)) 
    \could_multi_bursts.awaddr_buf[8]_i_4 
       (.I0(m_axi_OUT_r_AWADDR[3]),
        .I1(\m_axi_OUT_r_AWLEN[3] [2]),
        .I2(\m_axi_OUT_r_AWLEN[3] [1]),
        .I3(\m_axi_OUT_r_AWLEN[3] [0]),
        .I4(\m_axi_OUT_r_AWLEN[3] [3]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.awaddr_buf[9]_i_1 
       (.I0(data1[9]),
        .I1(\bus_wide_gen.fifo_burst_n_17 ),
        .O(\could_multi_bursts.awaddr_buf[9]_i_1_n_0 ));
  FDRE \could_multi_bursts.awaddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(\could_multi_bursts.awaddr_buf[10]_i_1_n_0 ),
        .Q(m_axi_OUT_r_AWADDR[8]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(\could_multi_bursts.awaddr_buf[11]_i_1_n_0 ),
        .Q(m_axi_OUT_r_AWADDR[9]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(\could_multi_bursts.awaddr_buf[12]_i_1_n_0 ),
        .Q(m_axi_OUT_r_AWADDR[10]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[12]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_OUT_r_AWADDR[8:7]}),
        .O(data1[12:9]),
        .S(m_axi_OUT_r_AWADDR[10:7]));
  FDRE \could_multi_bursts.awaddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(\could_multi_bursts.awaddr_buf[13]_i_1_n_0 ),
        .Q(m_axi_OUT_r_AWADDR[11]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(\could_multi_bursts.awaddr_buf[14]_i_1_n_0 ),
        .Q(m_axi_OUT_r_AWADDR[12]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(\could_multi_bursts.awaddr_buf[15]_i_1_n_0 ),
        .Q(m_axi_OUT_r_AWADDR[13]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(\could_multi_bursts.awaddr_buf[16]_i_1_n_0 ),
        .Q(m_axi_OUT_r_AWADDR[14]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[16:13]),
        .S(m_axi_OUT_r_AWADDR[14:11]));
  FDRE \could_multi_bursts.awaddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(\could_multi_bursts.awaddr_buf[17]_i_1_n_0 ),
        .Q(m_axi_OUT_r_AWADDR[15]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(\could_multi_bursts.awaddr_buf[18]_i_1_n_0 ),
        .Q(m_axi_OUT_r_AWADDR[16]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(\could_multi_bursts.awaddr_buf[19]_i_1_n_0 ),
        .Q(m_axi_OUT_r_AWADDR[17]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(\could_multi_bursts.awaddr_buf[20]_i_1_n_0 ),
        .Q(m_axi_OUT_r_AWADDR[18]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[20]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[20:17]),
        .S(m_axi_OUT_r_AWADDR[18:15]));
  FDRE \could_multi_bursts.awaddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(\could_multi_bursts.awaddr_buf[21]_i_1_n_0 ),
        .Q(m_axi_OUT_r_AWADDR[19]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(\could_multi_bursts.awaddr_buf[22]_i_1_n_0 ),
        .Q(m_axi_OUT_r_AWADDR[20]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(\could_multi_bursts.awaddr_buf[23]_i_1_n_0 ),
        .Q(m_axi_OUT_r_AWADDR[21]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(\could_multi_bursts.awaddr_buf[24]_i_1_n_0 ),
        .Q(m_axi_OUT_r_AWADDR[22]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:21]),
        .S(m_axi_OUT_r_AWADDR[22:19]));
  FDRE \could_multi_bursts.awaddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(\could_multi_bursts.awaddr_buf[25]_i_1_n_0 ),
        .Q(m_axi_OUT_r_AWADDR[23]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(\could_multi_bursts.awaddr_buf[26]_i_1_n_0 ),
        .Q(m_axi_OUT_r_AWADDR[24]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(\could_multi_bursts.awaddr_buf[27]_i_1_n_0 ),
        .Q(m_axi_OUT_r_AWADDR[25]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(\could_multi_bursts.awaddr_buf[28]_i_1_n_0 ),
        .Q(m_axi_OUT_r_AWADDR[26]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[28]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[28:25]),
        .S(m_axi_OUT_r_AWADDR[26:23]));
  FDRE \could_multi_bursts.awaddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(\could_multi_bursts.awaddr_buf[29]_i_1_n_0 ),
        .Q(m_axi_OUT_r_AWADDR[27]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(\could_multi_bursts.awaddr_buf[2]_i_1_n_0 ),
        .Q(m_axi_OUT_r_AWADDR[0]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(\could_multi_bursts.awaddr_buf[30]_i_1_n_0 ),
        .Q(m_axi_OUT_r_AWADDR[28]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(\could_multi_bursts.awaddr_buf[31]_i_3_n_0 ),
        .Q(m_axi_OUT_r_AWADDR[29]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[31]_i_6 
       (.CI(\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0 ),
        .CO({\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_6_CO_UNCONNECTED [3:2],\could_multi_bursts.awaddr_buf_reg[31]_i_6_n_2 ,\could_multi_bursts.awaddr_buf_reg[31]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_6_O_UNCONNECTED [3],data1[31:29]}),
        .S({1'b0,m_axi_OUT_r_AWADDR[29:27]}));
  FDRE \could_multi_bursts.awaddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(\could_multi_bursts.awaddr_buf[3]_i_1_n_0 ),
        .Q(m_axi_OUT_r_AWADDR[1]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(\could_multi_bursts.awaddr_buf[4]_i_1_n_0 ),
        .Q(m_axi_OUT_r_AWADDR[2]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({m_axi_OUT_r_AWADDR[2:0],1'b0}),
        .O({data1[4:2],\NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.awaddr_buf[4]_i_3_n_0 ,\could_multi_bursts.awaddr_buf[4]_i_4_n_0 ,\could_multi_bursts.awaddr_buf[4]_i_5_n_0 ,1'b0}));
  FDRE \could_multi_bursts.awaddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(\could_multi_bursts.awaddr_buf[5]_i_1_n_0 ),
        .Q(m_axi_OUT_r_AWADDR[3]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(\could_multi_bursts.awaddr_buf[6]_i_1_n_0 ),
        .Q(m_axi_OUT_r_AWADDR[4]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(\could_multi_bursts.awaddr_buf[7]_i_1_n_0 ),
        .Q(m_axi_OUT_r_AWADDR[5]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(\could_multi_bursts.awaddr_buf[8]_i_1_n_0 ),
        .Q(m_axi_OUT_r_AWADDR[6]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[8]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(m_axi_OUT_r_AWADDR[6:3]),
        .O(data1[8:5]),
        .S({m_axi_OUT_r_AWADDR[6:5],\could_multi_bursts.awaddr_buf[8]_i_3_n_0 ,\could_multi_bursts.awaddr_buf[8]_i_4_n_0 }));
  FDRE \could_multi_bursts.awaddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(\could_multi_bursts.awaddr_buf[9]_i_1_n_0 ),
        .Q(m_axi_OUT_r_AWADDR[7]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[0]),
        .Q(\m_axi_OUT_r_AWLEN[3] [0]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[1]),
        .Q(\m_axi_OUT_r_AWLEN[3] [1]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[2]),
        .Q(\m_axi_OUT_r_AWLEN[3] [2]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[3]),
        .Q(\m_axi_OUT_r_AWLEN[3] [3]),
        .R(SR));
  FDRE \could_multi_bursts.last_sect_buf_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_44),
        .Q(\could_multi_bursts.last_sect_buf_reg_n_0 ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \could_multi_bursts.loop_cnt[2]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \could_multi_bursts.loop_cnt[3]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.loop_cnt[4]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I4(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \could_multi_bursts.loop_cnt[5]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [5]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I4(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I5(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .O(p_0_in[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[0]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .R(fifo_resp_n_0));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[1]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .R(fifo_resp_n_0));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[2]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .R(fifo_resp_n_0));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[3]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .R(fifo_resp_n_0));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[4]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .R(fifo_resp_n_0));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[5]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [5]),
        .R(fifo_resp_n_0));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_5),
        .Q(\could_multi_bursts.sect_handling_reg_n_0 ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[1]_i_1 
       (.I0(\start_addr_reg_n_0_[1] ),
        .I1(\align_len_reg_n_0_[1] ),
        .O(end_addr[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[20]_i_2 
       (.I0(\start_addr_reg_n_0_[30] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[31]_i_2 
       (.I0(\start_addr_reg_n_0_[30] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[4]_i_2 
       (.I0(\start_addr_reg_n_0_[4] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[4]_i_3 
       (.I0(\start_addr_reg_n_0_[3] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[4]_i_4 
       (.I0(\start_addr_reg_n_0_[2] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[4]_i_5 
       (.I0(\start_addr_reg_n_0_[1] ),
        .I1(\align_len_reg_n_0_[1] ),
        .O(\end_addr_buf[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[8]_i_2 
       (.I0(\start_addr_reg_n_0_[6] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[8]_i_3 
       (.I0(\start_addr_reg_n_0_[5] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[8]_i_3_n_0 ));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[10]),
        .Q(\end_addr_buf_reg_n_0_[10] ),
        .R(SR));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[11]),
        .Q(\end_addr_buf_reg_n_0_[11] ),
        .R(SR));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[12]),
        .Q(p_0_in0_in[0]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[12]_i_1 
       (.CI(\end_addr_buf_reg[8]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[12]_i_1_n_0 ,\end_addr_buf_reg[12]_i_1_n_1 ,\end_addr_buf_reg[12]_i_1_n_2 ,\end_addr_buf_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[12:9]),
        .S({\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] }));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[13]),
        .Q(p_0_in0_in[1]),
        .R(SR));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[14]),
        .Q(p_0_in0_in[2]),
        .R(SR));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[15]),
        .Q(p_0_in0_in[3]),
        .R(SR));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[16]),
        .Q(p_0_in0_in[4]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[16]_i_1 
       (.CI(\end_addr_buf_reg[12]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[16]_i_1_n_0 ,\end_addr_buf_reg[16]_i_1_n_1 ,\end_addr_buf_reg[16]_i_1_n_2 ,\end_addr_buf_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[16:13]),
        .S({\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] }));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[17]),
        .Q(p_0_in0_in[5]),
        .R(SR));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[18]),
        .Q(p_0_in0_in[6]),
        .R(SR));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[19]),
        .Q(p_0_in0_in[7]),
        .R(SR));
  FDRE \end_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[1]),
        .Q(\end_addr_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[20]),
        .Q(p_0_in0_in[8]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[20]_i_1 
       (.CI(\end_addr_buf_reg[16]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[20]_i_1_n_0 ,\end_addr_buf_reg[20]_i_1_n_1 ,\end_addr_buf_reg[20]_i_1_n_2 ,\end_addr_buf_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\start_addr_reg_n_0_[30] }),
        .O(end_addr[20:17]),
        .S({\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] ,\end_addr_buf[20]_i_2_n_0 }));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[21]),
        .Q(p_0_in0_in[9]),
        .R(SR));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[22]),
        .Q(p_0_in0_in[10]),
        .R(SR));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[23]),
        .Q(p_0_in0_in[11]),
        .R(SR));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[24]),
        .Q(p_0_in0_in[12]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[24]_i_1 
       (.CI(\end_addr_buf_reg[20]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[24]_i_1_n_0 ,\end_addr_buf_reg[24]_i_1_n_1 ,\end_addr_buf_reg[24]_i_1_n_2 ,\end_addr_buf_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[24:21]),
        .S({\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] }));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[25]),
        .Q(p_0_in0_in[13]),
        .R(SR));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[26]),
        .Q(p_0_in0_in[14]),
        .R(SR));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[27]),
        .Q(p_0_in0_in[15]),
        .R(SR));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[28]),
        .Q(p_0_in0_in[16]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[28]_i_1 
       (.CI(\end_addr_buf_reg[24]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[28]_i_1_n_0 ,\end_addr_buf_reg[28]_i_1_n_1 ,\end_addr_buf_reg[28]_i_1_n_2 ,\end_addr_buf_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[28:25]),
        .S({\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] }));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[29]),
        .Q(p_0_in0_in[17]),
        .R(SR));
  FDRE \end_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[2]),
        .Q(\end_addr_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[30]),
        .Q(p_0_in0_in[18]),
        .R(SR));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[31]),
        .Q(p_0_in0_in[19]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[31]_i_1 
       (.CI(\end_addr_buf_reg[28]_i_1_n_0 ),
        .CO({\NLW_end_addr_buf_reg[31]_i_1_CO_UNCONNECTED [3:2],\end_addr_buf_reg[31]_i_1_n_2 ,\end_addr_buf_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\start_addr_reg_n_0_[30] ,1'b0}),
        .O({\NLW_end_addr_buf_reg[31]_i_1_O_UNCONNECTED [3],end_addr[31:29]}),
        .S({1'b0,\align_len_reg_n_0_[31] ,\end_addr_buf[31]_i_2_n_0 ,\align_len_reg_n_0_[31] }));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[3]),
        .Q(\end_addr_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[4]),
        .Q(\end_addr_buf_reg_n_0_[4] ),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\end_addr_buf_reg[4]_i_1_n_0 ,\end_addr_buf_reg[4]_i_1_n_1 ,\end_addr_buf_reg[4]_i_1_n_2 ,\end_addr_buf_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[4] ,\start_addr_reg_n_0_[3] ,\start_addr_reg_n_0_[2] ,\start_addr_reg_n_0_[1] }),
        .O({end_addr[4:2],\NLW_end_addr_buf_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\end_addr_buf[4]_i_2_n_0 ,\end_addr_buf[4]_i_3_n_0 ,\end_addr_buf[4]_i_4_n_0 ,\end_addr_buf[4]_i_5_n_0 }));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[5]),
        .Q(\end_addr_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[6]),
        .Q(\end_addr_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[7]),
        .Q(\end_addr_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[8]),
        .Q(\end_addr_buf_reg_n_0_[8] ),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[8]_i_1 
       (.CI(\end_addr_buf_reg[4]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[8]_i_1_n_0 ,\end_addr_buf_reg[8]_i_1_n_1 ,\end_addr_buf_reg[8]_i_1_n_2 ,\end_addr_buf_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\start_addr_reg_n_0_[6] ,\start_addr_reg_n_0_[5] }),
        .O(end_addr[8:5]),
        .S({\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] ,\end_addr_buf[8]_i_2_n_0 ,\end_addr_buf[8]_i_3_n_0 }));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[9]),
        .Q(\end_addr_buf_reg_n_0_[9] ),
        .R(SR));
  design_1_rcReceiver_0_0_rcReceiver_OUT_r_m_axi_fifo__parameterized1 fifo_resp
       (.CO(first_sect),
        .D({fifo_resp_n_18,fifo_resp_n_19,fifo_resp_n_20,fifo_resp_n_21,fifo_resp_n_22,fifo_resp_n_23,fifo_resp_n_24,fifo_resp_n_25,fifo_resp_n_26,fifo_resp_n_27,fifo_resp_n_28,fifo_resp_n_29,fifo_resp_n_30,fifo_resp_n_31,fifo_resp_n_32,fifo_resp_n_33,fifo_resp_n_34,fifo_resp_n_35,fifo_resp_n_36,fifo_resp_n_37}),
        .E(last_sect_buf),
        .Q({\start_addr_buf_reg_n_0_[6] ,\start_addr_buf_reg_n_0_[5] ,\start_addr_buf_reg_n_0_[4] ,\start_addr_buf_reg_n_0_[3] ,\start_addr_buf_reg_n_0_[2] }),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\beat_len_buf_reg[9] (beat_len_buf),
        .\could_multi_bursts.AWVALID_Dummy_reg (fifo_resp_n_16),
        .\could_multi_bursts.AWVALID_Dummy_reg_0 (AWVALID_Dummy),
        .\could_multi_bursts.last_sect_buf_reg (fifo_resp_n_44),
        .\could_multi_bursts.last_sect_buf_reg_0 (\could_multi_bursts.last_sect_buf_reg_n_0 ),
        .\could_multi_bursts.loop_cnt_reg[5] (fifo_resp_n_0),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\could_multi_bursts.sect_handling_reg (fifo_resp_n_5),
        .\could_multi_bursts.sect_handling_reg_0 (\could_multi_bursts.sect_handling_reg_n_0 ),
        .data_vld_reg_0(fifo_resp_to_user_n_86),
        .\end_addr_buf_reg[11] ({\end_addr_buf_reg_n_0_[11] ,\end_addr_buf_reg_n_0_[10] ,\end_addr_buf_reg_n_0_[9] ,\end_addr_buf_reg_n_0_[8] ,\end_addr_buf_reg_n_0_[7] ,\end_addr_buf_reg_n_0_[6] ,\end_addr_buf_reg_n_0_[5] ,\end_addr_buf_reg_n_0_[4] ,\end_addr_buf_reg_n_0_[3] ,\end_addr_buf_reg_n_0_[2] ,\end_addr_buf_reg_n_0_[1] }),
        .\end_addr_buf_reg[31] (last_sect),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_wreq_valid(fifo_wreq_valid),
        .fifo_wreq_valid_buf_reg(fifo_wreq_valid_buf_reg_n_0),
        .full_n_reg_0(m_axi_OUT_r_BREADY),
        .invalid_len_event_reg2(invalid_len_event_reg2),
        .m_axi_OUT_r_BVALID(m_axi_OUT_r_BVALID),
        .next_resp(next_resp),
        .next_resp0(next_resp0),
        .next_wreq(next_wreq),
        .\pout_reg[2]_0 (fifo_resp_n_41),
        .push(push_0),
        .push_0(push),
        .\sect_addr_buf_reg[1] (fifo_resp_n_2),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[0] (\sect_cnt_reg_n_0_[0] ),
        .\sect_end_buf_reg[1] (fifo_resp_n_1),
        .\sect_end_buf_reg[1]_0 (fifo_resp_n_45),
        .\sect_end_buf_reg[1]_1 (\sect_end_buf_reg_n_0_[1] ),
        .\sect_len_buf_reg[0] (fifo_resp_n_6),
        .\sect_len_buf_reg[1] (fifo_resp_n_7),
        .\sect_len_buf_reg[2] (fifo_resp_n_8),
        .\sect_len_buf_reg[3] (fifo_resp_n_3),
        .\sect_len_buf_reg[3]_0 (fifo_resp_n_9),
        .\sect_len_buf_reg[4] (fifo_resp_n_10),
        .\sect_len_buf_reg[4]_0 (\bus_wide_gen.fifo_burst_n_7 ),
        .\sect_len_buf_reg[5] (fifo_resp_n_11),
        .\sect_len_buf_reg[6] (fifo_resp_n_12),
        .\sect_len_buf_reg[7] (fifo_resp_n_13),
        .\sect_len_buf_reg[7]_0 (\bus_wide_gen.fifo_burst_n_6 ),
        .\sect_len_buf_reg[8] (fifo_resp_n_14),
        .\sect_len_buf_reg[9] (fifo_resp_n_15),
        .\start_addr_reg[30] (\start_addr_reg_n_0_[30] ),
        .\throttl_cnt_reg[7] (\throttl_cnt_reg[7]_1 ),
        .wreq_handling_reg(fifo_resp_n_43),
        .wreq_handling_reg_0(wreq_handling_reg_n_0));
  design_1_rcReceiver_0_0_rcReceiver_OUT_r_m_axi_fifo__parameterized2 fifo_resp_to_user
       (.ADDRARDADDR(ADDRARDADDR),
        .B(B),
        .D({D[8:7],D[2:0]}),
        .E(E),
        .OUT_r_AWREADY(OUT_r_AWREADY),
        .OUT_r_WREADY(OUT_r_WREADY),
        .OUT_r_WVALID(OUT_r_WVALID),
        .Q(Q),
        .SBUS_data_ce0(SBUS_data_ce0),
        .\SBUS_data_load_2_reg_2701_reg[0] (\SBUS_data_load_2_reg_2701_reg[0] ),
        .\SBUS_data_load_3_reg_2712_reg[7] (\SBUS_data_load_3_reg_2712_reg[7] ),
        .\SBUS_data_load_4_reg_2723_reg[7] (\SBUS_data_load_4_reg_2723_reg[7] ),
        .\SBUS_data_load_5_reg_2733_reg[7] (\SBUS_data_load_5_reg_2733_reg[7] ),
        .\SBUS_data_load_6_reg_2744_reg[7] (\SBUS_data_load_6_reg_2744_reg[7] ),
        .\SBUS_data_load_7_reg_2755_reg[7] (\SBUS_data_load_7_reg_2755_reg[7] ),
        .\SBUS_data_load_8_reg_2766_reg[0] (\SBUS_data_load_8_reg_2766_reg[0] ),
        .\SBUS_data_load_9_reg_2781_reg[7] (\SBUS_data_load_9_reg_2781_reg[7] ),
        .\ap_CS_iter0_fsm_reg[11] (\ap_CS_iter0_fsm_reg[11] ),
        .\ap_CS_iter0_fsm_reg[12] (\ap_CS_iter0_fsm_reg[12] ),
        .\ap_CS_iter0_fsm_reg[13] (\ap_CS_iter0_fsm_reg[13] ),
        .\ap_CS_iter0_fsm_reg[16] (\channels_9_reg[10]_0 ),
        .\ap_CS_iter0_fsm_reg[17] (\reg_984_reg[0] ),
        .\ap_CS_iter0_fsm_reg[1] (\ap_CS_iter0_fsm_reg[1] ),
        .\ap_CS_iter0_fsm_reg[20] (buff_wdata_n_31),
        .\ap_CS_iter0_fsm_reg[22] (\ap_CS_iter0_fsm_reg[22] ),
        .\ap_CS_iter0_fsm_reg[23] (\ap_CS_iter0_fsm_reg[23] ),
        .\ap_CS_iter0_fsm_reg[25] ({\ap_CS_iter0_fsm_reg[25] [14:13],\ap_CS_iter0_fsm_reg[25] [11],\ap_CS_iter0_fsm_reg[25] [9],\ap_CS_iter0_fsm_reg[25] [5:0]}),
        .\ap_CS_iter0_fsm_reg[25]_0 (\ap_CS_iter0_fsm_reg[25]_0 ),
        .\ap_CS_iter0_fsm_reg[2] (\ap_CS_iter0_fsm_reg[2] ),
        .\ap_CS_iter0_fsm_reg[6] (\ap_CS_iter0_fsm_reg[6] ),
        .\ap_CS_iter0_fsm_reg[8] (\ap_CS_iter0_fsm_reg[8] ),
        .ap_CS_iter0_fsm_state10(ap_CS_iter0_fsm_state10),
        .ap_CS_iter0_fsm_state12(ap_CS_iter0_fsm_state12),
        .ap_CS_iter0_fsm_state3(ap_CS_iter0_fsm_state3),
        .ap_CS_iter0_fsm_state4(ap_CS_iter0_fsm_state4),
        .ap_CS_iter0_fsm_state5(ap_CS_iter0_fsm_state5),
        .ap_CS_iter0_fsm_state6(ap_CS_iter0_fsm_state6),
        .ap_CS_iter0_fsm_state7(ap_CS_iter0_fsm_state7),
        .ap_CS_iter0_fsm_state8(ap_CS_iter0_fsm_state8),
        .ap_CS_iter0_fsm_state9(ap_CS_iter0_fsm_state9),
        .\ap_CS_iter1_fsm_reg[11] (\ap_CS_iter1_fsm_reg[11] ),
        .\ap_CS_iter1_fsm_reg[14] (buff_wdata_n_5),
        .\ap_CS_iter1_fsm_reg[1] (buff_wdata_n_17),
        .\ap_CS_iter1_fsm_reg[1]_0 (ap_ce_reg_reg),
        .\ap_CS_iter1_fsm_reg[2] (fifo_resp_to_user_n_65),
        .\ap_CS_iter1_fsm_reg[2]_0 (buff_wdata_n_19),
        .\ap_CS_iter1_fsm_reg[4] (buff_wdata_n_12),
        .\ap_CS_iter1_fsm_reg[7] (buff_wdata_n_6),
        .\ap_CS_iter1_fsm_reg[9] (buff_wdata_n_18),
        .ap_CS_iter1_fsm_state37(ap_CS_iter1_fsm_state37),
        .ap_CS_iter1_fsm_state38(ap_CS_iter1_fsm_state38),
        .ap_CS_iter1_fsm_state39(ap_CS_iter1_fsm_state39),
        .ap_CS_iter1_fsm_state40(ap_CS_iter1_fsm_state40),
        .ap_ce_reg_reg(ap_ce_reg_reg_0),
        .ap_ce_reg_reg_0(ap_ce_reg_reg_1),
        .ap_clk(ap_clk),
        .ap_reg_ioackin_OUT_r_AWREADY_reg(ap_reg_ioackin_OUT_r_AWREADY_reg),
        .ap_reg_ioackin_OUT_r_AWREADY_reg_0(rs_wreq_n_10),
        .ap_reg_ioackin_OUT_r_AWREADY_reg_1(ap_reg_ioackin_OUT_r_AWREADY_reg_0),
        .ap_reg_ioackin_OUT_r_WREADY_reg(ap_reg_ioackin_OUT_r_WREADY_reg),
        .ap_reg_ioackin_OUT_r_WREADY_reg_0(ap_reg_ioackin_OUT_r_WREADY_reg_0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(SR),
        .ap_start(ap_start),
        .\channels_11_reg[10] (fifo_resp_to_user_n_42),
        .\channels_11_reg[10]_0 (\channels_11_reg[10] ),
        .\channels_14_reg[10] (\channels_14_reg[10] ),
        .\channels_15_reg[10] (\channels_15_reg[10] ),
        .\channels_2_reg[7] (\channels_2_reg[7] ),
        .\channels_3_reg[7] (\channels_3_reg[7] ),
        .\channels_6_reg[10] (\channels_6_reg[10] ),
        .\channels_7_reg[10] (\channels_7_reg[10] ),
        .\channels_8_reg[10] (\channels_8_reg[10] ),
        .\data_p2_reg[4] (fifo_resp_to_user_n_43),
        .\data_p2_reg[4]_0 ({fifo_resp_to_user_n_59,fifo_resp_to_user_n_60,fifo_resp_to_user_n_61,fifo_resp_to_user_n_62,fifo_resp_to_user_n_63}),
        .\data_p2_reg[4]_1 (load_p2),
        .empty_n_reg_0(rs_wreq_n_11),
        .empty_n_reg_1(\reg_988_reg[0] ),
        .empty_n_reg_2(buff_wdata_n_15),
        .full_n_reg_0(buff_wdata_n_16),
        .full_n_reg_1(fifo_resp_n_41),
        .\gen_write[1].mem_reg_0 (\gen_write[1].mem_reg_0 ),
        .grp_scaleRange_fu_947_ap_ce(grp_scaleRange_fu_947_ap_ce),
        .\icmp_reg_3007_reg[0] (\icmp_reg_3007_reg[0]_0 ),
        .\int_SBUS_data_shift_reg[0] (\int_SBUS_data_shift_reg[0] ),
        .\int_SBUS_data_shift_reg[0]_0 (\int_SBUS_data_shift_reg[0]_0 ),
        .\int_SBUS_data_shift_reg[1] (\int_SBUS_data_shift_reg[1] ),
        .int_ap_ready_reg(int_ap_ready_reg),
        .m_axi_OUT_r_BREADY(m_axi_OUT_r_BREADY),
        .\op_V_assign_0_7_reg_3043_reg[12] (\op_V_assign_0_7_reg_3043_reg[12]_0 ),
        .or_cond_reg_2812(or_cond_reg_2812),
        .\or_cond_reg_2812_reg[0] (\or_cond_reg_2812_reg[0] ),
        .\p_Val2_10_reg_2922_reg[12] (\p_Val2_10_reg_2922_reg[12] ),
        .\p_Val2_1_reg_2928_reg[12] (\p_Val2_1_reg_2928_reg[12] ),
        .\p_Val2_7_reg_917_reg[0] (\p_Val2_7_reg_917_reg[0] ),
        .\p_Val2_7_reg_917_reg[0]_0 (fifo_resp_to_user_n_32),
        .\p_Val2_9_reg_2916_reg[0] (\p_Val2_9_reg_2916_reg[0] ),
        .\p_Val2_9_reg_2916_reg[12] (\p_Val2_9_reg_2916_reg[12] ),
        .\pout_reg[2]_0 (fifo_resp_to_user_n_86),
        .push(push),
        .\q_tmp_reg[14] ({fifo_resp_to_user_n_44,fifo_resp_to_user_n_45,fifo_resp_to_user_n_46,fifo_resp_to_user_n_47,fifo_resp_to_user_n_48,fifo_resp_to_user_n_49,fifo_resp_to_user_n_50,fifo_resp_to_user_n_51,fifo_resp_to_user_n_52,fifo_resp_to_user_n_53,fifo_resp_to_user_n_54,fifo_resp_to_user_n_55,fifo_resp_to_user_n_56,fifo_resp_to_user_n_57,fifo_resp_to_user_n_58}),
        .\reg_972_reg[0] (\reg_972_reg[0] ),
        .\reg_976_reg[0] (\reg_976_reg[0] ),
        .\reg_976_reg[1] (\reg_976_reg[1] ),
        .\reg_976_reg[2] (\reg_976_reg[2] ),
        .\reg_980_reg[0] (fifo_resp_to_user_n_31),
        .\reg_980_reg[0]_0 (\reg_980_reg[0] ),
        .\reg_980_reg[12] (\reg_980_reg[12] ),
        .\reg_984_reg[12] (\reg_984_reg[12] ),
        .\reg_988_reg[12] (\reg_988_reg[12] ),
        .s_ready_t_reg(rs_wreq_n_4),
        .tmp_1_i_reg_3012(tmp_1_i_reg_3012),
        .tmp_87_reg_3214(tmp_87_reg_3214),
        .tmp_87_reg_3214_pp0_iter0_reg(tmp_87_reg_3214_pp0_iter0_reg),
        .\tmp_87_reg_3214_pp0_iter0_reg_reg[0] (\tmp_87_reg_3214_pp0_iter0_reg_reg[0] ),
        .\tmp_87_reg_3214_pp0_iter0_reg_reg[1] (\tmp_87_reg_3214_pp0_iter0_reg_reg[1] ),
        .\tmp_87_reg_3214_reg[0] (\tmp_87_reg_3214_reg[0] ),
        .\tmp_87_reg_3214_reg[1] (\tmp_87_reg_3214_reg[1] ),
        .tmp_94_reg_2970(tmp_94_reg_2970),
        .tmp_94_reg_2970_pp0_iter0_reg(tmp_94_reg_2970_pp0_iter0_reg),
        .\tmp_94_reg_2970_pp0_iter0_reg_reg[0] (\tmp_94_reg_2970_pp0_iter0_reg_reg[0] ),
        .\tmp_reg_2792_reg[0] (\tmp_reg_2792_reg[0] ),
        .\waddr_reg[7] (push_1),
        .\x_int_reg_reg[5] (\x_int_reg_reg[5] ),
        .\x_int_reg_reg[5]_0 (\x_int_reg_reg[5]_0 ));
  design_1_rcReceiver_0_0_rcReceiver_OUT_r_m_axi_fifo__parameterized0 fifo_wreq
       (.E(fifo_wreq_n_2),
        .Q({fifo_wreq_data,q__0}),
        .S(fifo_wreq_n_12),
        .SR(fifo_wreq_n_3),
        .\align_len_reg[31] (align_len0),
        .\align_len_reg[31]_0 (zero_len_event0),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(SR),
        .\could_multi_bursts.sect_handling_reg (fifo_resp_n_1),
        .\data_p1_reg[4] (rs2f_wreq_data),
        .\end_addr_buf_reg[31] (last_sect),
        .\end_addr_buf_reg[31]_0 (p_0_in0_in),
        .fifo_wreq_valid(fifo_wreq_valid),
        .fifo_wreq_valid_buf_reg(fifo_wreq_valid_buf_reg_n_0),
        .invalid_len_event_reg(fifo_wreq_n_11),
        .\q_reg[0]_0 ({fifo_wreq_n_13,fifo_wreq_n_14,fifo_wreq_n_15,fifo_wreq_n_16}),
        .\q_reg[0]_1 ({fifo_wreq_n_17,fifo_wreq_n_18,fifo_wreq_n_19}),
        .rs2f_wreq_ack(rs2f_wreq_ack),
        .\sect_cnt_reg[19] ({\sect_cnt_reg_n_0_[19] ,\sect_cnt_reg_n_0_[18] ,\sect_cnt_reg_n_0_[17] ,\sect_cnt_reg_n_0_[16] ,\sect_cnt_reg_n_0_[15] ,\sect_cnt_reg_n_0_[14] ,\sect_cnt_reg_n_0_[13] ,\sect_cnt_reg_n_0_[12] ,\sect_cnt_reg_n_0_[11] ,\sect_cnt_reg_n_0_[10] ,\sect_cnt_reg_n_0_[9] ,\sect_cnt_reg_n_0_[8] ,\sect_cnt_reg_n_0_[7] ,\sect_cnt_reg_n_0_[6] ,\sect_cnt_reg_n_0_[5] ,\sect_cnt_reg_n_0_[4] ,\sect_cnt_reg_n_0_[3] ,\sect_cnt_reg_n_0_[2] ,\sect_cnt_reg_n_0_[1] ,\sect_cnt_reg_n_0_[0] }),
        .\state_reg[0] (rs2f_wreq_valid),
        .wreq_handling_reg(wreq_handling_reg_n_0));
  FDRE fifo_wreq_valid_buf_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_valid),
        .Q(fifo_wreq_valid_buf_reg_n_0),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_0,first_sect_carry_n_1,first_sect_carry_n_2,first_sect_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1_n_0,first_sect_carry_i_2_n_0,first_sect_carry_i_3_n_0,first_sect_carry_i_4_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_0),
        .CO({NLW_first_sect_carry__0_CO_UNCONNECTED[3],first_sect,first_sect_carry__0_n_2,first_sect_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,first_sect_carry__0_i_1_n_0,first_sect_carry__0_i_2_n_0,first_sect_carry__0_i_3_n_0}));
  LUT3 #(
    .INIT(8'h41)) 
    first_sect_carry__0_i_1
       (.I0(\sect_cnt_reg_n_0_[19] ),
        .I1(p_0_in_0),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .O(first_sect_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    first_sect_carry__0_i_2
       (.I0(\sect_cnt_reg_n_0_[17] ),
        .I1(\sect_cnt_reg_n_0_[16] ),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .O(first_sect_carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    first_sect_carry__0_i_3
       (.I0(\sect_cnt_reg_n_0_[14] ),
        .I1(\sect_cnt_reg_n_0_[13] ),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .O(first_sect_carry__0_i_3_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    first_sect_carry_i_1
       (.I0(\sect_cnt_reg_n_0_[10] ),
        .I1(\sect_cnt_reg_n_0_[9] ),
        .I2(\sect_cnt_reg_n_0_[11] ),
        .O(first_sect_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    first_sect_carry_i_2
       (.I0(\sect_cnt_reg_n_0_[8] ),
        .I1(\sect_cnt_reg_n_0_[7] ),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .O(first_sect_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h0009)) 
    first_sect_carry_i_3
       (.I0(\sect_cnt_reg_n_0_[5] ),
        .I1(p_0_in_0),
        .I2(\sect_cnt_reg_n_0_[4] ),
        .I3(\sect_cnt_reg_n_0_[3] ),
        .O(first_sect_carry_i_3_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    first_sect_carry_i_4
       (.I0(\sect_cnt_reg_n_0_[2] ),
        .I1(\sect_cnt_reg_n_0_[1] ),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .O(first_sect_carry_i_4_n_0));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_11),
        .Q(invalid_len_event),
        .R(SR));
  FDRE invalid_len_event_reg1_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(invalid_len_event),
        .Q(invalid_len_event_reg1),
        .R(SR));
  FDRE invalid_len_event_reg2_reg
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(invalid_len_event_reg1),
        .Q(invalid_len_event_reg2),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_0,last_sect_carry_n_1,last_sect_carry_n_2,last_sect_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({fifo_wreq_n_13,fifo_wreq_n_14,fifo_wreq_n_15,fifo_wreq_n_16}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_0),
        .CO({NLW_last_sect_carry__0_CO_UNCONNECTED[3],last_sect,last_sect_carry__0_n_2,last_sect_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,fifo_wreq_n_17,fifo_wreq_n_18,fifo_wreq_n_19}));
  FDRE next_resp_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_resp0),
        .Q(next_resp),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_0,p_0_out_carry_n_1,p_0_out_carry_n_2,p_0_out_carry_n_3}),
        .CYINIT(usedw_reg[0]),
        .DI({usedw_reg[3:1],buff_wdata_n_41}),
        .O({p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .S({buff_wdata_n_20,buff_wdata_n_21,buff_wdata_n_22,buff_wdata_n_23}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_0),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3:2],p_0_out_carry__0_n_2,p_0_out_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,usedw_reg[5:4]}),
        .O({NLW_p_0_out_carry__0_O_UNCONNECTED[3],p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7}),
        .S({1'b0,buff_wdata_n_37,buff_wdata_n_38,buff_wdata_n_39}));
  design_1_rcReceiver_0_0_rcReceiver_OUT_r_m_axi_reg_slice rs_wreq
       (.D(D[6:3]),
        .E(load_p2),
        .OUT_r_AWREADY(OUT_r_AWREADY),
        .OUT_r_WREADY(OUT_r_WREADY),
        .Q(Q[6:1]),
        .\ap_CS_iter0_fsm_reg[16] (fifo_resp_to_user_n_43),
        .\ap_CS_iter1_fsm_reg[4] (rs_wreq_n_10),
        .\ap_CS_iter1_fsm_reg[8] ({fifo_resp_to_user_n_59,fifo_resp_to_user_n_60,fifo_resp_to_user_n_61,fifo_resp_to_user_n_62,fifo_resp_to_user_n_63}),
        .ap_ce_reg_reg(ap_ce_reg_reg),
        .ap_ce_reg_reg_0(rs_wreq_n_4),
        .ap_clk(ap_clk),
        .ap_reg_ioackin_OUT_r_AWREADY_reg(ap_reg_ioackin_OUT_r_AWREADY_reg_0),
        .ap_reg_ioackin_OUT_r_WREADY_reg(rs_wreq_n_11),
        .ap_reg_ioackin_OUT_r_WREADY_reg_0(ap_reg_ioackin_OUT_r_WREADY_reg_0),
        .ap_rst_n(SR),
        .channels_16(channels_16),
        .channels_17(channels_17),
        .empty_n_reg(\ap_CS_iter1_fsm_reg[11] ),
        .\q_reg[4] (rs2f_wreq_data),
        .\reg_988_reg[0] (\reg_988_reg[0] ),
        .rs2f_wreq_ack(rs2f_wreq_ack),
        .\state_reg[1]_0 (rs2f_wreq_valid),
        .x_int_reg(x_int_reg),
        .\x_int_reg_reg[10] (\x_int_reg_reg[10] ),
        .\x_int_reg_reg[6] (\x_int_reg_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[12]_i_1 
       (.I0(\sect_cnt_reg_n_0_[0] ),
        .I1(first_sect),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[13]_i_1 
       (.I0(\sect_cnt_reg_n_0_[1] ),
        .I1(first_sect),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[14]_i_1 
       (.I0(\sect_cnt_reg_n_0_[2] ),
        .I1(first_sect),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[15]_i_1 
       (.I0(\sect_cnt_reg_n_0_[3] ),
        .I1(first_sect),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[16]_i_1 
       (.I0(\sect_cnt_reg_n_0_[4] ),
        .I1(first_sect),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1 
       (.I0(p_0_in_0),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[5] ),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[18]_i_1 
       (.I0(\sect_cnt_reg_n_0_[6] ),
        .I1(first_sect),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[19]_i_1 
       (.I0(\sect_cnt_reg_n_0_[7] ),
        .I1(first_sect),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[1]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[1] ),
        .O(sect_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[20]_i_1 
       (.I0(\sect_cnt_reg_n_0_[8] ),
        .I1(first_sect),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[21]_i_1 
       (.I0(\sect_cnt_reg_n_0_[9] ),
        .I1(first_sect),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[22]_i_1 
       (.I0(\sect_cnt_reg_n_0_[10] ),
        .I1(first_sect),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[23]_i_1 
       (.I0(\sect_cnt_reg_n_0_[11] ),
        .I1(first_sect),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[24]_i_1 
       (.I0(\sect_cnt_reg_n_0_[12] ),
        .I1(first_sect),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[25]_i_1 
       (.I0(\sect_cnt_reg_n_0_[13] ),
        .I1(first_sect),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[26]_i_1 
       (.I0(\sect_cnt_reg_n_0_[14] ),
        .I1(first_sect),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[27]_i_1 
       (.I0(\sect_cnt_reg_n_0_[15] ),
        .I1(first_sect),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[28]_i_1 
       (.I0(\sect_cnt_reg_n_0_[16] ),
        .I1(first_sect),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[29]_i_1 
       (.I0(\sect_cnt_reg_n_0_[17] ),
        .I1(first_sect),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1 
       (.I0(p_0_in_0),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[31]_i_1 
       (.I0(\sect_cnt_reg_n_0_[19] ),
        .I1(first_sect),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_2 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[6] ),
        .O(sect_addr[6]));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_0_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_0_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_0_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_0_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_0_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_0_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_0_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_0_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[1]),
        .Q(\sect_addr_buf_reg_n_0_[1] ),
        .R(fifo_resp_n_2));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_0_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_0_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_0_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_0_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_0_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_0_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_0_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_0_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_0_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_0_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_0_[2] ),
        .R(fifo_resp_n_2));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_0_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_0_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_0_[3] ),
        .R(fifo_resp_n_2));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_0_[4] ),
        .R(fifo_resp_n_2));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_0_[5] ),
        .R(fifo_resp_n_2));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_0_[6] ),
        .R(fifo_resp_n_2));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_2),
        .D(fifo_resp_n_37),
        .Q(\sect_cnt_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_2),
        .D(fifo_resp_n_27),
        .Q(\sect_cnt_reg_n_0_[10] ),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_2),
        .D(fifo_resp_n_26),
        .Q(\sect_cnt_reg_n_0_[11] ),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_2),
        .D(fifo_resp_n_25),
        .Q(\sect_cnt_reg_n_0_[12] ),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_reg[12]_i_2 
       (.CI(\sect_cnt_reg[8]_i_2_n_0 ),
        .CO({\sect_cnt_reg[12]_i_2_n_0 ,\sect_cnt_reg[12]_i_2_n_1 ,\sect_cnt_reg[12]_i_2_n_2 ,\sect_cnt_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S({\sect_cnt_reg_n_0_[12] ,\sect_cnt_reg_n_0_[11] ,\sect_cnt_reg_n_0_[10] ,\sect_cnt_reg_n_0_[9] }));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_2),
        .D(fifo_resp_n_24),
        .Q(\sect_cnt_reg_n_0_[13] ),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_2),
        .D(fifo_resp_n_23),
        .Q(\sect_cnt_reg_n_0_[14] ),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_2),
        .D(fifo_resp_n_22),
        .Q(\sect_cnt_reg_n_0_[15] ),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_2),
        .D(fifo_resp_n_21),
        .Q(\sect_cnt_reg_n_0_[16] ),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_reg[16]_i_2 
       (.CI(\sect_cnt_reg[12]_i_2_n_0 ),
        .CO({\sect_cnt_reg[16]_i_2_n_0 ,\sect_cnt_reg[16]_i_2_n_1 ,\sect_cnt_reg[16]_i_2_n_2 ,\sect_cnt_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S({\sect_cnt_reg_n_0_[16] ,\sect_cnt_reg_n_0_[15] ,\sect_cnt_reg_n_0_[14] ,\sect_cnt_reg_n_0_[13] }));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_2),
        .D(fifo_resp_n_20),
        .Q(\sect_cnt_reg_n_0_[17] ),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_2),
        .D(fifo_resp_n_19),
        .Q(\sect_cnt_reg_n_0_[18] ),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_2),
        .D(fifo_resp_n_18),
        .Q(\sect_cnt_reg_n_0_[19] ),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_reg[19]_i_3 
       (.CI(\sect_cnt_reg[16]_i_2_n_0 ),
        .CO({\NLW_sect_cnt_reg[19]_i_3_CO_UNCONNECTED [3:2],\sect_cnt_reg[19]_i_3_n_2 ,\sect_cnt_reg[19]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sect_cnt_reg[19]_i_3_O_UNCONNECTED [3],sect_cnt0[19:17]}),
        .S({1'b0,\sect_cnt_reg_n_0_[19] ,\sect_cnt_reg_n_0_[18] ,\sect_cnt_reg_n_0_[17] }));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_2),
        .D(fifo_resp_n_36),
        .Q(\sect_cnt_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_2),
        .D(fifo_resp_n_35),
        .Q(\sect_cnt_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_2),
        .D(fifo_resp_n_34),
        .Q(\sect_cnt_reg_n_0_[3] ),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_2),
        .D(fifo_resp_n_33),
        .Q(\sect_cnt_reg_n_0_[4] ),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\sect_cnt_reg[4]_i_2_n_0 ,\sect_cnt_reg[4]_i_2_n_1 ,\sect_cnt_reg[4]_i_2_n_2 ,\sect_cnt_reg[4]_i_2_n_3 }),
        .CYINIT(\sect_cnt_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S({\sect_cnt_reg_n_0_[4] ,\sect_cnt_reg_n_0_[3] ,\sect_cnt_reg_n_0_[2] ,\sect_cnt_reg_n_0_[1] }));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_2),
        .D(fifo_resp_n_32),
        .Q(\sect_cnt_reg_n_0_[5] ),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_2),
        .D(fifo_resp_n_31),
        .Q(\sect_cnt_reg_n_0_[6] ),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_2),
        .D(fifo_resp_n_30),
        .Q(\sect_cnt_reg_n_0_[7] ),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_2),
        .D(fifo_resp_n_29),
        .Q(\sect_cnt_reg_n_0_[8] ),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_reg[8]_i_2 
       (.CI(\sect_cnt_reg[4]_i_2_n_0 ),
        .CO({\sect_cnt_reg[8]_i_2_n_0 ,\sect_cnt_reg[8]_i_2_n_1 ,\sect_cnt_reg[8]_i_2_n_2 ,\sect_cnt_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S({\sect_cnt_reg_n_0_[8] ,\sect_cnt_reg_n_0_[7] ,\sect_cnt_reg_n_0_[6] ,\sect_cnt_reg_n_0_[5] }));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_2),
        .D(fifo_resp_n_28),
        .Q(\sect_cnt_reg_n_0_[9] ),
        .R(SR));
  FDRE \sect_end_buf_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_45),
        .Q(\sect_end_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(fifo_resp_n_3),
        .D(fifo_resp_n_6),
        .Q(\sect_len_buf_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(fifo_resp_n_3),
        .D(fifo_resp_n_7),
        .Q(\sect_len_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(fifo_resp_n_3),
        .D(fifo_resp_n_8),
        .Q(\sect_len_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(fifo_resp_n_3),
        .D(fifo_resp_n_9),
        .Q(\sect_len_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(fifo_resp_n_3),
        .D(fifo_resp_n_10),
        .Q(\sect_len_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(fifo_resp_n_3),
        .D(fifo_resp_n_11),
        .Q(\sect_len_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(fifo_resp_n_3),
        .D(fifo_resp_n_12),
        .Q(\sect_len_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(fifo_resp_n_3),
        .D(fifo_resp_n_13),
        .Q(\sect_len_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(fifo_resp_n_3),
        .D(fifo_resp_n_14),
        .Q(\sect_len_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(fifo_resp_n_3),
        .D(fifo_resp_n_15),
        .Q(\sect_len_buf_reg_n_0_[9] ),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 start_addr0_carry
       (.CI(1'b0),
        .CO({start_addr0_carry_n_0,NLW_start_addr0_carry_CO_UNCONNECTED[2],start_addr0_carry_n_2,start_addr0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,q__0[3],1'b0}),
        .O({NLW_start_addr0_carry_O_UNCONNECTED[3],start_addr0_carry_n_5,start_addr0_carry_n_6,start_addr0_carry_n_7}),
        .S({1'b1,q__0[4],fifo_wreq_n_12,q__0[2]}));
  FDRE \start_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[1] ),
        .Q(\start_addr_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \start_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[2] ),
        .Q(\start_addr_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[30] ),
        .Q(p_0_in_0),
        .R(SR));
  FDRE \start_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[3] ),
        .Q(\start_addr_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \start_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[4] ),
        .Q(\start_addr_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \start_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[5] ),
        .Q(\start_addr_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \start_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[6] ),
        .Q(\start_addr_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \start_addr_reg[1] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[0]),
        .Q(\start_addr_reg_n_0_[1] ),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(q__0[1]),
        .Q(\start_addr_reg_n_0_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(1'b1),
        .Q(\start_addr_reg_n_0_[30] ),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(start_addr0_carry_n_7),
        .Q(\start_addr_reg_n_0_[3] ),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(start_addr0_carry_n_6),
        .Q(\start_addr_reg_n_0_[4] ),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(start_addr0_carry_n_5),
        .Q(\start_addr_reg_n_0_[5] ),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(start_addr0_carry_n_0),
        .Q(\start_addr_reg_n_0_[6] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \throttl_cnt[0]_i_1 
       (.I0(\m_axi_OUT_r_AWLEN[3] [0]),
        .I1(\throttl_cnt_reg[7]_0 ),
        .I2(\throttl_cnt_reg[1]_0 [0]),
        .O(\throttl_cnt_reg[1] [0]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'hB88B)) 
    \throttl_cnt[1]_i_1 
       (.I0(\m_axi_OUT_r_AWLEN[3] [1]),
        .I1(\throttl_cnt_reg[7]_0 ),
        .I2(\throttl_cnt_reg[1]_0 [0]),
        .I3(\throttl_cnt_reg[1]_0 [1]),
        .O(\throttl_cnt_reg[1] [1]));
  LUT4 #(
    .INIT(16'hFF80)) 
    \throttl_cnt[7]_i_1 
       (.I0(m_axi_OUT_r_WVALID),
        .I1(m_axi_OUT_r_WREADY),
        .I2(\throttl_cnt_reg[4] ),
        .I3(\throttl_cnt_reg[7]_0 ),
        .O(\throttl_cnt_reg[7] ));
  LUT6 #(
    .INIT(64'h8888888888888880)) 
    \throttl_cnt[7]_i_4 
       (.I0(\throttl_cnt_reg[7]_1 ),
        .I1(AWVALID_Dummy),
        .I2(\m_axi_OUT_r_AWLEN[3] [1]),
        .I3(\m_axi_OUT_r_AWLEN[3] [0]),
        .I4(\m_axi_OUT_r_AWLEN[3] [3]),
        .I5(\m_axi_OUT_r_AWLEN[3] [2]),
        .O(\throttl_cnt_reg[7]_0 ));
  FDRE wreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_43),
        .Q(wreq_handling_reg_n_0),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "rcReceiver_TEST_s_axi" *) 
module design_1_rcReceiver_0_0_rcReceiver_TEST_s_axi
   (DOBDO,
    ADDRARDADDR,
    \rdata_reg[15]_i_2__0 ,
    \rdata_reg[23]_i_2__0 ,
    \rdata_reg[31]_i_4__0 ,
    out,
    s_axi_TEST_ARREADY,
    \rdata_reg[31]_i_3 ,
    \gen_write[1].mem_reg_0 ,
    s_axi_TEST_RDATA,
    s_axi_TEST_RVALID,
    ap_clk,
    \ap_CS_iter0_fsm_reg[20] ,
    s_axi_TEST_WDATA,
    ap_rst_n_inv,
    \rdata_reg[31]_i_3_0 ,
    \rdata_reg[0]_i_2 ,
    \rdata_reg[1]_i_2 ,
    \rdata_reg[2]_i_2__0 ,
    \rdata_reg[3]_i_2__0 ,
    \rdata_reg[4]_i_2__0 ,
    \rdata_reg[5]_i_2__0 ,
    \rdata_reg[6]_i_2__0 ,
    \rdata_reg[7]_i_2 ,
    \rdata_reg[8]_i_2__0 ,
    \rdata_reg[9]_i_2__0 ,
    \rdata_reg[10]_i_2__0 ,
    \rdata_reg[11]_i_2__0 ,
    \rdata_reg[12]_i_2__0 ,
    \rdata_reg[13]_i_2__0 ,
    \rdata_reg[14]_i_2__0 ,
    \rdata_reg[15]_i_2__0_0 ,
    \rdata_reg[16]_i_2__0 ,
    \rdata_reg[17]_i_2__0 ,
    \rdata_reg[18]_i_2__0 ,
    \rdata_reg[19]_i_2__0 ,
    \rdata_reg[20]_i_2__0 ,
    \rdata_reg[21]_i_2__0 ,
    \rdata_reg[22]_i_2__0 ,
    \rdata_reg[23]_i_2__0_0 ,
    \rdata_reg[24]_i_2__0 ,
    \rdata_reg[25]_i_2__0 ,
    \rdata_reg[26]_i_2__0 ,
    \rdata_reg[27]_i_2__0 ,
    \rdata_reg[28]_i_2__0 ,
    \rdata_reg[29]_i_2__0 ,
    \rdata_reg[30]_i_2__0 ,
    \rdata_reg[31]_i_4__0_0 ,
    s_axi_TEST_WVALID,
    s_axi_TEST_ARVALID,
    s_axi_TEST_AWADDR,
    s_axi_TEST_AWVALID,
    Q,
    \ap_CS_iter0_fsm_reg[19] ,
    tmp_94_reg_2970,
    \icmp_reg_3007_reg[0] ,
    tmp_1_i_reg_3012,
    \p_Val2_7_reg_917_reg[10] ,
    \p_Val2_11_reg_927_reg[10] ,
    \ap_CS_iter0_fsm_reg[23] ,
    \ap_CS_iter0_fsm_reg[20]_0 ,
    \p_Val2_1_reg_2928_reg[12] ,
    \ap_CS_iter0_fsm_reg[16] ,
    \p_Val2_4_reg_887_reg[10] ,
    \p_Val2_s_reg_877_reg[10] ,
    \p_Val2_9_reg_2916_reg[12] ,
    \reg_980_reg[12] ,
    \p_Val2_10_reg_2922_reg[12] ,
    \p_Val2_5_reg_897_reg[10] ,
    \p_Val2_6_reg_907_reg[10] ,
    s_axi_TEST_WSTRB,
    s_axi_TEST_BREADY,
    s_axi_TEST_RREADY,
    s_axi_TEST_ARADDR);
  output [7:0]DOBDO;
  output [2:0]ADDRARDADDR;
  output [7:0]\rdata_reg[15]_i_2__0 ;
  output [7:0]\rdata_reg[23]_i_2__0 ;
  output [7:0]\rdata_reg[31]_i_4__0 ;
  output [2:0]out;
  output [0:0]s_axi_TEST_ARREADY;
  output \rdata_reg[31]_i_3 ;
  output \gen_write[1].mem_reg_0 ;
  output [31:0]s_axi_TEST_RDATA;
  output s_axi_TEST_RVALID;
  input ap_clk;
  input \ap_CS_iter0_fsm_reg[20] ;
  input [31:0]s_axi_TEST_WDATA;
  input ap_rst_n_inv;
  input \rdata_reg[31]_i_3_0 ;
  input \rdata_reg[0]_i_2 ;
  input \rdata_reg[1]_i_2 ;
  input \rdata_reg[2]_i_2__0 ;
  input \rdata_reg[3]_i_2__0 ;
  input \rdata_reg[4]_i_2__0 ;
  input \rdata_reg[5]_i_2__0 ;
  input \rdata_reg[6]_i_2__0 ;
  input \rdata_reg[7]_i_2 ;
  input \rdata_reg[8]_i_2__0 ;
  input \rdata_reg[9]_i_2__0 ;
  input \rdata_reg[10]_i_2__0 ;
  input \rdata_reg[11]_i_2__0 ;
  input \rdata_reg[12]_i_2__0 ;
  input \rdata_reg[13]_i_2__0 ;
  input \rdata_reg[14]_i_2__0 ;
  input \rdata_reg[15]_i_2__0_0 ;
  input \rdata_reg[16]_i_2__0 ;
  input \rdata_reg[17]_i_2__0 ;
  input \rdata_reg[18]_i_2__0 ;
  input \rdata_reg[19]_i_2__0 ;
  input \rdata_reg[20]_i_2__0 ;
  input \rdata_reg[21]_i_2__0 ;
  input \rdata_reg[22]_i_2__0 ;
  input \rdata_reg[23]_i_2__0_0 ;
  input \rdata_reg[24]_i_2__0 ;
  input \rdata_reg[25]_i_2__0 ;
  input \rdata_reg[26]_i_2__0 ;
  input \rdata_reg[27]_i_2__0 ;
  input \rdata_reg[28]_i_2__0 ;
  input \rdata_reg[29]_i_2__0 ;
  input \rdata_reg[30]_i_2__0 ;
  input \rdata_reg[31]_i_4__0_0 ;
  input s_axi_TEST_WVALID;
  input s_axi_TEST_ARVALID;
  input [12:0]s_axi_TEST_AWADDR;
  input s_axi_TEST_AWVALID;
  input [10:0]Q;
  input \ap_CS_iter0_fsm_reg[19] ;
  input tmp_94_reg_2970;
  input \icmp_reg_3007_reg[0] ;
  input tmp_1_i_reg_3012;
  input [10:0]\p_Val2_7_reg_917_reg[10] ;
  input [10:0]\p_Val2_11_reg_927_reg[10] ;
  input \ap_CS_iter0_fsm_reg[23] ;
  input \ap_CS_iter0_fsm_reg[20]_0 ;
  input [12:0]\p_Val2_1_reg_2928_reg[12] ;
  input \ap_CS_iter0_fsm_reg[16] ;
  input [10:0]\p_Val2_4_reg_887_reg[10] ;
  input [10:0]\p_Val2_s_reg_877_reg[10] ;
  input [12:0]\p_Val2_9_reg_2916_reg[12] ;
  input [12:0]\reg_980_reg[12] ;
  input [12:0]\p_Val2_10_reg_2922_reg[12] ;
  input [10:0]\p_Val2_5_reg_897_reg[10] ;
  input [10:0]\p_Val2_6_reg_907_reg[10] ;
  input [3:0]s_axi_TEST_WSTRB;
  input s_axi_TEST_BREADY;
  input s_axi_TEST_RREADY;
  input [12:0]s_axi_TEST_ARADDR;

  wire [2:0]ADDRARDADDR;
  wire [7:0]DOBDO;
  wire \FSM_onehot_rstate[1]_i_1_n_0 ;
  wire \FSM_onehot_rstate[2]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_rstate_reg_n_0_[0] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_rstate_reg_n_0_[2] ;
  wire \FSM_onehot_wstate[1]_i_1_n_0 ;
  wire \FSM_onehot_wstate[2]_i_1_n_0 ;
  wire \FSM_onehot_wstate[3]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_wstate_reg_n_0_[0] ;
  wire [10:0]Q;
  wire \ap_CS_iter0_fsm_reg[16] ;
  wire \ap_CS_iter0_fsm_reg[19] ;
  wire \ap_CS_iter0_fsm_reg[20] ;
  wire \ap_CS_iter0_fsm_reg[20]_0 ;
  wire \ap_CS_iter0_fsm_reg[23] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ar_hs;
  wire aw_hs;
  wire \gen_write[1].mem_reg_0 ;
  wire \icmp_reg_3007_reg[0] ;
  wire [31:0]int_test_V_q1;
  wire int_test_V_read;
  wire int_test_V_read0;
  wire int_test_V_write_i_1_n_0;
  wire int_test_V_write_reg_n_0;
  (* RTL_KEEP = "yes" *) wire [2:0]out;
  wire [12:0]\p_Val2_10_reg_2922_reg[12] ;
  wire [10:0]\p_Val2_11_reg_927_reg[10] ;
  wire [12:0]\p_Val2_1_reg_2928_reg[12] ;
  wire [10:0]\p_Val2_4_reg_887_reg[10] ;
  wire [10:0]\p_Val2_5_reg_897_reg[10] ;
  wire [10:0]\p_Val2_6_reg_907_reg[10] ;
  wire [10:0]\p_Val2_7_reg_917_reg[10] ;
  wire [12:0]\p_Val2_9_reg_2916_reg[12] ;
  wire [10:0]\p_Val2_s_reg_877_reg[10] ;
  wire \rdata_reg[0]_i_2 ;
  wire \rdata_reg[10]_i_2__0 ;
  wire \rdata_reg[11]_i_2__0 ;
  wire \rdata_reg[12]_i_2__0 ;
  wire \rdata_reg[13]_i_2__0 ;
  wire \rdata_reg[14]_i_2__0 ;
  wire [7:0]\rdata_reg[15]_i_2__0 ;
  wire \rdata_reg[15]_i_2__0_0 ;
  wire \rdata_reg[16]_i_2__0 ;
  wire \rdata_reg[17]_i_2__0 ;
  wire \rdata_reg[18]_i_2__0 ;
  wire \rdata_reg[19]_i_2__0 ;
  wire \rdata_reg[1]_i_2 ;
  wire \rdata_reg[20]_i_2__0 ;
  wire \rdata_reg[21]_i_2__0 ;
  wire \rdata_reg[22]_i_2__0 ;
  wire [7:0]\rdata_reg[23]_i_2__0 ;
  wire \rdata_reg[23]_i_2__0_0 ;
  wire \rdata_reg[24]_i_2__0 ;
  wire \rdata_reg[25]_i_2__0 ;
  wire \rdata_reg[26]_i_2__0 ;
  wire \rdata_reg[27]_i_2__0 ;
  wire \rdata_reg[28]_i_2__0 ;
  wire \rdata_reg[29]_i_2__0 ;
  wire \rdata_reg[2]_i_2__0 ;
  wire \rdata_reg[30]_i_2__0 ;
  wire \rdata_reg[31]_i_3 ;
  wire \rdata_reg[31]_i_3_0 ;
  wire [7:0]\rdata_reg[31]_i_4__0 ;
  wire \rdata_reg[31]_i_4__0_0 ;
  wire \rdata_reg[3]_i_2__0 ;
  wire \rdata_reg[4]_i_2__0 ;
  wire \rdata_reg[5]_i_2__0 ;
  wire \rdata_reg[6]_i_2__0 ;
  wire \rdata_reg[7]_i_2 ;
  wire \rdata_reg[8]_i_2__0 ;
  wire \rdata_reg[9]_i_2__0 ;
  wire [12:0]\reg_980_reg[12] ;
  wire [12:0]s_axi_TEST_ARADDR;
  (* RTL_KEEP = "yes" *) wire [0:0]s_axi_TEST_ARREADY;
  wire s_axi_TEST_ARVALID;
  wire [12:0]s_axi_TEST_AWADDR;
  wire s_axi_TEST_AWVALID;
  wire s_axi_TEST_BREADY;
  wire [31:0]s_axi_TEST_RDATA;
  wire s_axi_TEST_RREADY;
  wire s_axi_TEST_RVALID;
  wire [31:0]s_axi_TEST_WDATA;
  wire [3:0]s_axi_TEST_WSTRB;
  wire s_axi_TEST_WVALID;
  wire tmp_1_i_reg_3012;
  wire tmp_94_reg_2970;
  wire \waddr_reg_n_0_[10] ;
  wire \waddr_reg_n_0_[11] ;
  wire \waddr_reg_n_0_[12] ;
  wire \waddr_reg_n_0_[13] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;
  wire \waddr_reg_n_0_[6] ;
  wire \waddr_reg_n_0_[7] ;
  wire \waddr_reg_n_0_[8] ;
  wire \waddr_reg_n_0_[9] ;

  LUT5 #(
    .INIT(32'h4747F747)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_TEST_ARVALID),
        .I1(s_axi_TEST_ARREADY),
        .I2(\FSM_onehot_rstate_reg_n_0_[2] ),
        .I3(s_axi_TEST_RREADY),
        .I4(int_test_V_read),
        .O(\FSM_onehot_rstate[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F8888)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_TEST_ARVALID),
        .I1(s_axi_TEST_ARREADY),
        .I2(s_axi_TEST_RREADY),
        .I3(int_test_V_read),
        .I4(\FSM_onehot_rstate_reg_n_0_[2] ),
        .O(\FSM_onehot_rstate[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_rstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_rstate_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_0 ),
        .Q(s_axi_TEST_ARREADY),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_0 ),
        .Q(\FSM_onehot_rstate_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h888BFF8B)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(s_axi_TEST_BREADY),
        .I1(out[2]),
        .I2(out[1]),
        .I3(out[0]),
        .I4(s_axi_TEST_AWVALID),
        .O(\FSM_onehot_wstate[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_TEST_AWVALID),
        .I1(out[0]),
        .I2(s_axi_TEST_WVALID),
        .I3(out[1]),
        .O(\FSM_onehot_wstate[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_TEST_WVALID),
        .I1(out[1]),
        .I2(s_axi_TEST_BREADY),
        .I3(out[2]),
        .O(\FSM_onehot_wstate[3]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_wstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_wstate_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_0 ),
        .Q(out[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_0 ),
        .Q(out[1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_0 ),
        .Q(out[2]),
        .R(ap_rst_n_inv));
  design_1_rcReceiver_0_0_rcReceiver_TEST_s_axi_ram int_test_V
       (.ADDRARDADDR(ADDRARDADDR),
        .D(int_test_V_q1),
        .DOBDO(DOBDO),
        .Q(Q),
        .\ap_CS_iter0_fsm_reg[16] (\ap_CS_iter0_fsm_reg[16] ),
        .\ap_CS_iter0_fsm_reg[19] (\ap_CS_iter0_fsm_reg[19] ),
        .\ap_CS_iter0_fsm_reg[20] (\ap_CS_iter0_fsm_reg[20] ),
        .\ap_CS_iter0_fsm_reg[20]_0 (\ap_CS_iter0_fsm_reg[20]_0 ),
        .\ap_CS_iter0_fsm_reg[23] (\ap_CS_iter0_fsm_reg[23] ),
        .ap_clk(ap_clk),
        .\gen_write[1].mem_reg_0_0 (\gen_write[1].mem_reg_0 ),
        .\icmp_reg_3007_reg[0] (\icmp_reg_3007_reg[0] ),
        .int_test_V_write_reg(int_test_V_write_reg_n_0),
        .out(s_axi_TEST_ARREADY),
        .\p_Val2_10_reg_2922_reg[12] (\p_Val2_10_reg_2922_reg[12] ),
        .\p_Val2_11_reg_927_reg[10] (\p_Val2_11_reg_927_reg[10] ),
        .\p_Val2_1_reg_2928_reg[12] (\p_Val2_1_reg_2928_reg[12] ),
        .\p_Val2_4_reg_887_reg[10] (\p_Val2_4_reg_887_reg[10] ),
        .\p_Val2_5_reg_897_reg[10] (\p_Val2_5_reg_897_reg[10] ),
        .\p_Val2_6_reg_907_reg[10] (\p_Val2_6_reg_907_reg[10] ),
        .\p_Val2_7_reg_917_reg[10] (\p_Val2_7_reg_917_reg[10] ),
        .\p_Val2_9_reg_2916_reg[12] (\p_Val2_9_reg_2916_reg[12] ),
        .\p_Val2_s_reg_877_reg[10] (\p_Val2_s_reg_877_reg[10] ),
        .\rdata_reg[0]_i_2 (\rdata_reg[0]_i_2 ),
        .\rdata_reg[10]_i_2__0 (\rdata_reg[10]_i_2__0 ),
        .\rdata_reg[11]_i_2__0 (\rdata_reg[11]_i_2__0 ),
        .\rdata_reg[12]_i_2__0 (\rdata_reg[12]_i_2__0 ),
        .\rdata_reg[13]_i_2__0 (\rdata_reg[13]_i_2__0 ),
        .\rdata_reg[14]_i_2__0 (\rdata_reg[14]_i_2__0 ),
        .\rdata_reg[15]_i_2__0 (\rdata_reg[15]_i_2__0 ),
        .\rdata_reg[15]_i_2__0_0 (\rdata_reg[15]_i_2__0_0 ),
        .\rdata_reg[16]_i_2__0 (\rdata_reg[16]_i_2__0 ),
        .\rdata_reg[17]_i_2__0 (\rdata_reg[17]_i_2__0 ),
        .\rdata_reg[18]_i_2__0 (\rdata_reg[18]_i_2__0 ),
        .\rdata_reg[19]_i_2__0 (\rdata_reg[19]_i_2__0 ),
        .\rdata_reg[1]_i_2 (\rdata_reg[1]_i_2 ),
        .\rdata_reg[20]_i_2__0 (\rdata_reg[20]_i_2__0 ),
        .\rdata_reg[21]_i_2__0 (\rdata_reg[21]_i_2__0 ),
        .\rdata_reg[22]_i_2__0 (\rdata_reg[22]_i_2__0 ),
        .\rdata_reg[23]_i_2__0 (\rdata_reg[23]_i_2__0 ),
        .\rdata_reg[23]_i_2__0_0 (\rdata_reg[23]_i_2__0_0 ),
        .\rdata_reg[24]_i_2__0 (\rdata_reg[24]_i_2__0 ),
        .\rdata_reg[25]_i_2__0 (\rdata_reg[25]_i_2__0 ),
        .\rdata_reg[26]_i_2__0 (\rdata_reg[26]_i_2__0 ),
        .\rdata_reg[27]_i_2__0 (\rdata_reg[27]_i_2__0 ),
        .\rdata_reg[28]_i_2__0 (\rdata_reg[28]_i_2__0 ),
        .\rdata_reg[29]_i_2__0 (\rdata_reg[29]_i_2__0 ),
        .\rdata_reg[2]_i_2__0 (\rdata_reg[2]_i_2__0 ),
        .\rdata_reg[30]_i_2__0 (\rdata_reg[30]_i_2__0 ),
        .\rdata_reg[31]_i_3 (\rdata_reg[31]_i_3_0 ),
        .\rdata_reg[31]_i_4__0 (\rdata_reg[31]_i_4__0 ),
        .\rdata_reg[31]_i_4__0_0 (\rdata_reg[31]_i_4__0_0 ),
        .\rdata_reg[3]_i_2__0 (\rdata_reg[3]_i_2__0 ),
        .\rdata_reg[4]_i_2__0 (\rdata_reg[4]_i_2__0 ),
        .\rdata_reg[5]_i_2__0 (\rdata_reg[5]_i_2__0 ),
        .\rdata_reg[6]_i_2__0 (\rdata_reg[6]_i_2__0 ),
        .\rdata_reg[7]_i_2 (\rdata_reg[7]_i_2 ),
        .\rdata_reg[8]_i_2__0 (\rdata_reg[8]_i_2__0 ),
        .\rdata_reg[9]_i_2__0 (\rdata_reg[9]_i_2__0 ),
        .\reg_980_reg[12] (\reg_980_reg[12] ),
        .s_axi_TEST_ARADDR(s_axi_TEST_ARADDR[11:0]),
        .s_axi_TEST_ARVALID(s_axi_TEST_ARVALID),
        .s_axi_TEST_WDATA(s_axi_TEST_WDATA),
        .s_axi_TEST_WSTRB(s_axi_TEST_WSTRB),
        .s_axi_TEST_WVALID(s_axi_TEST_WVALID),
        .tmp_1_i_reg_3012(tmp_1_i_reg_3012),
        .tmp_94_reg_2970(tmp_94_reg_2970),
        .\waddr_reg[13] ({\waddr_reg_n_0_[13] ,\waddr_reg_n_0_[12] ,\waddr_reg_n_0_[11] ,\waddr_reg_n_0_[10] ,\waddr_reg_n_0_[9] ,\waddr_reg_n_0_[8] ,\waddr_reg_n_0_[7] ,\waddr_reg_n_0_[6] ,\waddr_reg_n_0_[5] ,\waddr_reg_n_0_[4] ,\waddr_reg_n_0_[3] ,\waddr_reg_n_0_[2] }));
  LUT3 #(
    .INIT(8'h80)) 
    int_test_V_read_i_1
       (.I0(s_axi_TEST_ARREADY),
        .I1(s_axi_TEST_ARVALID),
        .I2(s_axi_TEST_ARADDR[12]),
        .O(int_test_V_read0));
  FDRE int_test_V_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_test_V_read0),
        .Q(int_test_V_read),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    int_test_V_write_i_1
       (.I0(s_axi_TEST_AWADDR[12]),
        .I1(s_axi_TEST_AWVALID),
        .I2(out[0]),
        .I3(s_axi_TEST_WVALID),
        .I4(int_test_V_write_reg_n_0),
        .O(int_test_V_write_i_1_n_0));
  FDRE int_test_V_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_test_V_write_i_1_n_0),
        .Q(int_test_V_write_reg_n_0),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_1__0 
       (.I0(s_axi_TEST_ARVALID),
        .I1(s_axi_TEST_ARREADY),
        .O(ar_hs));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[31]_i_5 
       (.I0(s_axi_TEST_WVALID),
        .I1(int_test_V_write_reg_n_0),
        .I2(s_axi_TEST_ARREADY),
        .I3(s_axi_TEST_ARVALID),
        .O(\rdata_reg[31]_i_3 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(int_test_V_read),
        .D(int_test_V_q1[0]),
        .Q(s_axi_TEST_RDATA[0]),
        .R(ar_hs));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(int_test_V_read),
        .D(int_test_V_q1[10]),
        .Q(s_axi_TEST_RDATA[10]),
        .R(ar_hs));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(int_test_V_read),
        .D(int_test_V_q1[11]),
        .Q(s_axi_TEST_RDATA[11]),
        .R(ar_hs));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(int_test_V_read),
        .D(int_test_V_q1[12]),
        .Q(s_axi_TEST_RDATA[12]),
        .R(ar_hs));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(int_test_V_read),
        .D(int_test_V_q1[13]),
        .Q(s_axi_TEST_RDATA[13]),
        .R(ar_hs));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(int_test_V_read),
        .D(int_test_V_q1[14]),
        .Q(s_axi_TEST_RDATA[14]),
        .R(ar_hs));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(int_test_V_read),
        .D(int_test_V_q1[15]),
        .Q(s_axi_TEST_RDATA[15]),
        .R(ar_hs));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(int_test_V_read),
        .D(int_test_V_q1[16]),
        .Q(s_axi_TEST_RDATA[16]),
        .R(ar_hs));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(int_test_V_read),
        .D(int_test_V_q1[17]),
        .Q(s_axi_TEST_RDATA[17]),
        .R(ar_hs));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(int_test_V_read),
        .D(int_test_V_q1[18]),
        .Q(s_axi_TEST_RDATA[18]),
        .R(ar_hs));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(int_test_V_read),
        .D(int_test_V_q1[19]),
        .Q(s_axi_TEST_RDATA[19]),
        .R(ar_hs));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(int_test_V_read),
        .D(int_test_V_q1[1]),
        .Q(s_axi_TEST_RDATA[1]),
        .R(ar_hs));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(int_test_V_read),
        .D(int_test_V_q1[20]),
        .Q(s_axi_TEST_RDATA[20]),
        .R(ar_hs));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(int_test_V_read),
        .D(int_test_V_q1[21]),
        .Q(s_axi_TEST_RDATA[21]),
        .R(ar_hs));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(int_test_V_read),
        .D(int_test_V_q1[22]),
        .Q(s_axi_TEST_RDATA[22]),
        .R(ar_hs));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(int_test_V_read),
        .D(int_test_V_q1[23]),
        .Q(s_axi_TEST_RDATA[23]),
        .R(ar_hs));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(int_test_V_read),
        .D(int_test_V_q1[24]),
        .Q(s_axi_TEST_RDATA[24]),
        .R(ar_hs));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(int_test_V_read),
        .D(int_test_V_q1[25]),
        .Q(s_axi_TEST_RDATA[25]),
        .R(ar_hs));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(int_test_V_read),
        .D(int_test_V_q1[26]),
        .Q(s_axi_TEST_RDATA[26]),
        .R(ar_hs));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(int_test_V_read),
        .D(int_test_V_q1[27]),
        .Q(s_axi_TEST_RDATA[27]),
        .R(ar_hs));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(int_test_V_read),
        .D(int_test_V_q1[28]),
        .Q(s_axi_TEST_RDATA[28]),
        .R(ar_hs));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(int_test_V_read),
        .D(int_test_V_q1[29]),
        .Q(s_axi_TEST_RDATA[29]),
        .R(ar_hs));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(int_test_V_read),
        .D(int_test_V_q1[2]),
        .Q(s_axi_TEST_RDATA[2]),
        .R(ar_hs));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(int_test_V_read),
        .D(int_test_V_q1[30]),
        .Q(s_axi_TEST_RDATA[30]),
        .R(ar_hs));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(int_test_V_read),
        .D(int_test_V_q1[31]),
        .Q(s_axi_TEST_RDATA[31]),
        .R(ar_hs));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(int_test_V_read),
        .D(int_test_V_q1[3]),
        .Q(s_axi_TEST_RDATA[3]),
        .R(ar_hs));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(int_test_V_read),
        .D(int_test_V_q1[4]),
        .Q(s_axi_TEST_RDATA[4]),
        .R(ar_hs));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(int_test_V_read),
        .D(int_test_V_q1[5]),
        .Q(s_axi_TEST_RDATA[5]),
        .R(ar_hs));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(int_test_V_read),
        .D(int_test_V_q1[6]),
        .Q(s_axi_TEST_RDATA[6]),
        .R(ar_hs));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(int_test_V_read),
        .D(int_test_V_q1[7]),
        .Q(s_axi_TEST_RDATA[7]),
        .R(ar_hs));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(int_test_V_read),
        .D(int_test_V_q1[8]),
        .Q(s_axi_TEST_RDATA[8]),
        .R(ar_hs));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(int_test_V_read),
        .D(int_test_V_q1[9]),
        .Q(s_axi_TEST_RDATA[9]),
        .R(ar_hs));
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_TEST_RVALID_INST_0
       (.I0(\FSM_onehot_rstate_reg_n_0_[2] ),
        .I1(int_test_V_read),
        .O(s_axi_TEST_RVALID));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[13]_i_1 
       (.I0(s_axi_TEST_AWVALID),
        .I1(out[0]),
        .O(aw_hs));
  FDRE \waddr_reg[10] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_TEST_AWADDR[8]),
        .Q(\waddr_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \waddr_reg[11] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_TEST_AWADDR[9]),
        .Q(\waddr_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \waddr_reg[12] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_TEST_AWADDR[10]),
        .Q(\waddr_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \waddr_reg[13] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_TEST_AWADDR[11]),
        .Q(\waddr_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_TEST_AWADDR[0]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_TEST_AWADDR[1]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_TEST_AWADDR[2]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_TEST_AWADDR[3]),
        .Q(\waddr_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \waddr_reg[6] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_TEST_AWADDR[4]),
        .Q(\waddr_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \waddr_reg[7] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_TEST_AWADDR[5]),
        .Q(\waddr_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \waddr_reg[8] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_TEST_AWADDR[6]),
        .Q(\waddr_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \waddr_reg[9] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_TEST_AWADDR[7]),
        .Q(\waddr_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rcReceiver_TEST_s_axi_ram" *) 
module design_1_rcReceiver_0_0_rcReceiver_TEST_s_axi_ram
   (DOBDO,
    ADDRARDADDR,
    \rdata_reg[15]_i_2__0 ,
    \rdata_reg[23]_i_2__0 ,
    \rdata_reg[31]_i_4__0 ,
    D,
    \gen_write[1].mem_reg_0_0 ,
    ap_clk,
    \ap_CS_iter0_fsm_reg[20] ,
    s_axi_TEST_WDATA,
    \rdata_reg[31]_i_3 ,
    \rdata_reg[0]_i_2 ,
    \rdata_reg[1]_i_2 ,
    \rdata_reg[2]_i_2__0 ,
    \rdata_reg[3]_i_2__0 ,
    \rdata_reg[4]_i_2__0 ,
    \rdata_reg[5]_i_2__0 ,
    \rdata_reg[6]_i_2__0 ,
    \rdata_reg[7]_i_2 ,
    \rdata_reg[8]_i_2__0 ,
    \rdata_reg[9]_i_2__0 ,
    \rdata_reg[10]_i_2__0 ,
    \rdata_reg[11]_i_2__0 ,
    \rdata_reg[12]_i_2__0 ,
    \rdata_reg[13]_i_2__0 ,
    \rdata_reg[14]_i_2__0 ,
    \rdata_reg[15]_i_2__0_0 ,
    \rdata_reg[16]_i_2__0 ,
    \rdata_reg[17]_i_2__0 ,
    \rdata_reg[18]_i_2__0 ,
    \rdata_reg[19]_i_2__0 ,
    \rdata_reg[20]_i_2__0 ,
    \rdata_reg[21]_i_2__0 ,
    \rdata_reg[22]_i_2__0 ,
    \rdata_reg[23]_i_2__0_0 ,
    \rdata_reg[24]_i_2__0 ,
    \rdata_reg[25]_i_2__0 ,
    \rdata_reg[26]_i_2__0 ,
    \rdata_reg[27]_i_2__0 ,
    \rdata_reg[28]_i_2__0 ,
    \rdata_reg[29]_i_2__0 ,
    \rdata_reg[30]_i_2__0 ,
    \rdata_reg[31]_i_4__0_0 ,
    Q,
    \ap_CS_iter0_fsm_reg[19] ,
    tmp_94_reg_2970,
    \icmp_reg_3007_reg[0] ,
    tmp_1_i_reg_3012,
    \p_Val2_7_reg_917_reg[10] ,
    \p_Val2_11_reg_927_reg[10] ,
    \ap_CS_iter0_fsm_reg[23] ,
    \ap_CS_iter0_fsm_reg[20]_0 ,
    \p_Val2_1_reg_2928_reg[12] ,
    \ap_CS_iter0_fsm_reg[16] ,
    \p_Val2_4_reg_887_reg[10] ,
    \p_Val2_s_reg_877_reg[10] ,
    \p_Val2_9_reg_2916_reg[12] ,
    \reg_980_reg[12] ,
    \p_Val2_10_reg_2922_reg[12] ,
    \p_Val2_5_reg_897_reg[10] ,
    \p_Val2_6_reg_907_reg[10] ,
    s_axi_TEST_WSTRB,
    int_test_V_write_reg,
    s_axi_TEST_WVALID,
    s_axi_TEST_ARADDR,
    s_axi_TEST_ARVALID,
    out,
    \waddr_reg[13] );
  output [7:0]DOBDO;
  output [2:0]ADDRARDADDR;
  output [7:0]\rdata_reg[15]_i_2__0 ;
  output [7:0]\rdata_reg[23]_i_2__0 ;
  output [7:0]\rdata_reg[31]_i_4__0 ;
  output [31:0]D;
  output \gen_write[1].mem_reg_0_0 ;
  input ap_clk;
  input \ap_CS_iter0_fsm_reg[20] ;
  input [31:0]s_axi_TEST_WDATA;
  input \rdata_reg[31]_i_3 ;
  input \rdata_reg[0]_i_2 ;
  input \rdata_reg[1]_i_2 ;
  input \rdata_reg[2]_i_2__0 ;
  input \rdata_reg[3]_i_2__0 ;
  input \rdata_reg[4]_i_2__0 ;
  input \rdata_reg[5]_i_2__0 ;
  input \rdata_reg[6]_i_2__0 ;
  input \rdata_reg[7]_i_2 ;
  input \rdata_reg[8]_i_2__0 ;
  input \rdata_reg[9]_i_2__0 ;
  input \rdata_reg[10]_i_2__0 ;
  input \rdata_reg[11]_i_2__0 ;
  input \rdata_reg[12]_i_2__0 ;
  input \rdata_reg[13]_i_2__0 ;
  input \rdata_reg[14]_i_2__0 ;
  input \rdata_reg[15]_i_2__0_0 ;
  input \rdata_reg[16]_i_2__0 ;
  input \rdata_reg[17]_i_2__0 ;
  input \rdata_reg[18]_i_2__0 ;
  input \rdata_reg[19]_i_2__0 ;
  input \rdata_reg[20]_i_2__0 ;
  input \rdata_reg[21]_i_2__0 ;
  input \rdata_reg[22]_i_2__0 ;
  input \rdata_reg[23]_i_2__0_0 ;
  input \rdata_reg[24]_i_2__0 ;
  input \rdata_reg[25]_i_2__0 ;
  input \rdata_reg[26]_i_2__0 ;
  input \rdata_reg[27]_i_2__0 ;
  input \rdata_reg[28]_i_2__0 ;
  input \rdata_reg[29]_i_2__0 ;
  input \rdata_reg[30]_i_2__0 ;
  input \rdata_reg[31]_i_4__0_0 ;
  input [10:0]Q;
  input \ap_CS_iter0_fsm_reg[19] ;
  input tmp_94_reg_2970;
  input \icmp_reg_3007_reg[0] ;
  input tmp_1_i_reg_3012;
  input [10:0]\p_Val2_7_reg_917_reg[10] ;
  input [10:0]\p_Val2_11_reg_927_reg[10] ;
  input \ap_CS_iter0_fsm_reg[23] ;
  input \ap_CS_iter0_fsm_reg[20]_0 ;
  input [12:0]\p_Val2_1_reg_2928_reg[12] ;
  input \ap_CS_iter0_fsm_reg[16] ;
  input [10:0]\p_Val2_4_reg_887_reg[10] ;
  input [10:0]\p_Val2_s_reg_877_reg[10] ;
  input [12:0]\p_Val2_9_reg_2916_reg[12] ;
  input [12:0]\reg_980_reg[12] ;
  input [12:0]\p_Val2_10_reg_2922_reg[12] ;
  input [10:0]\p_Val2_5_reg_897_reg[10] ;
  input [10:0]\p_Val2_6_reg_907_reg[10] ;
  input [3:0]s_axi_TEST_WSTRB;
  input int_test_V_write_reg;
  input s_axi_TEST_WVALID;
  input [11:0]s_axi_TEST_ARADDR;
  input s_axi_TEST_ARVALID;
  input [0:0]out;
  input [11:0]\waddr_reg[13] ;

  wire [2:0]ADDRARDADDR;
  wire [31:0]D;
  wire [7:0]DOBDO;
  wire [10:0]Q;
  wire \ap_CS_iter0_fsm_reg[16] ;
  wire \ap_CS_iter0_fsm_reg[19] ;
  wire \ap_CS_iter0_fsm_reg[20] ;
  wire \ap_CS_iter0_fsm_reg[20]_0 ;
  wire \ap_CS_iter0_fsm_reg[23] ;
  wire ap_clk;
  wire \gen_write[1].mem_reg_0_0 ;
  wire \gen_write[1].mem_reg_0_i_18_n_0 ;
  wire \gen_write[1].mem_reg_0_i_19_n_0 ;
  wire \gen_write[1].mem_reg_0_i_20_n_0 ;
  wire \gen_write[1].mem_reg_0_i_21_n_0 ;
  wire \gen_write[1].mem_reg_0_i_22_n_0 ;
  wire \gen_write[1].mem_reg_0_i_23_n_0 ;
  wire \gen_write[1].mem_reg_0_i_2_n_0 ;
  wire \gen_write[1].mem_reg_0_i_30_n_0 ;
  wire \gen_write[1].mem_reg_0_i_32_n_0 ;
  wire \gen_write[1].mem_reg_0_i_33_n_0 ;
  wire \gen_write[1].mem_reg_0_i_34_n_0 ;
  wire \gen_write[1].mem_reg_0_i_35_n_0 ;
  wire \gen_write[1].mem_reg_0_i_36_n_0 ;
  wire \gen_write[1].mem_reg_0_n_28 ;
  wire \gen_write[1].mem_reg_0_n_29 ;
  wire \gen_write[1].mem_reg_0_n_30 ;
  wire \gen_write[1].mem_reg_0_n_31 ;
  wire \gen_write[1].mem_reg_0_n_32 ;
  wire \gen_write[1].mem_reg_0_n_33 ;
  wire \gen_write[1].mem_reg_0_n_34 ;
  wire \gen_write[1].mem_reg_0_n_35 ;
  wire \gen_write[1].mem_reg_1_i_10_n_0 ;
  wire \gen_write[1].mem_reg_1_i_11_n_0 ;
  wire \gen_write[1].mem_reg_1_i_12_n_0 ;
  wire \gen_write[1].mem_reg_1_i_13_n_0 ;
  wire \gen_write[1].mem_reg_1_i_14_n_0 ;
  wire \gen_write[1].mem_reg_1_i_15_n_0 ;
  wire \gen_write[1].mem_reg_1_i_16_n_0 ;
  wire \gen_write[1].mem_reg_1_i_17_n_0 ;
  wire \gen_write[1].mem_reg_1_i_1_n_0 ;
  wire \gen_write[1].mem_reg_1_i_2_n_0 ;
  wire \gen_write[1].mem_reg_1_i_3_n_0 ;
  wire \gen_write[1].mem_reg_1_i_4_n_0 ;
  wire \gen_write[1].mem_reg_1_i_5_n_0 ;
  wire \gen_write[1].mem_reg_1_i_6_n_0 ;
  wire \gen_write[1].mem_reg_1_i_7_n_0 ;
  wire \gen_write[1].mem_reg_1_i_8_n_0 ;
  wire \gen_write[1].mem_reg_1_i_9_n_0 ;
  wire \gen_write[1].mem_reg_1_n_28 ;
  wire \gen_write[1].mem_reg_1_n_29 ;
  wire \gen_write[1].mem_reg_1_n_30 ;
  wire \gen_write[1].mem_reg_1_n_31 ;
  wire \gen_write[1].mem_reg_1_n_32 ;
  wire \gen_write[1].mem_reg_1_n_33 ;
  wire \gen_write[1].mem_reg_1_n_34 ;
  wire \gen_write[1].mem_reg_1_n_35 ;
  wire \gen_write[1].mem_reg_2_i_10_n_0 ;
  wire \gen_write[1].mem_reg_2_i_11_n_0 ;
  wire \gen_write[1].mem_reg_2_i_12_n_0 ;
  wire \gen_write[1].mem_reg_2_i_13_n_0 ;
  wire \gen_write[1].mem_reg_2_i_14_n_0 ;
  wire \gen_write[1].mem_reg_2_i_15_n_0 ;
  wire \gen_write[1].mem_reg_2_i_16_n_0 ;
  wire \gen_write[1].mem_reg_2_i_17_n_0 ;
  wire \gen_write[1].mem_reg_2_i_18_n_0 ;
  wire \gen_write[1].mem_reg_2_i_19_n_0 ;
  wire \gen_write[1].mem_reg_2_i_1_n_0 ;
  wire \gen_write[1].mem_reg_2_i_20_n_0 ;
  wire \gen_write[1].mem_reg_2_i_21_n_0 ;
  wire \gen_write[1].mem_reg_2_i_22_n_0 ;
  wire \gen_write[1].mem_reg_2_i_23_n_0 ;
  wire \gen_write[1].mem_reg_2_i_24_n_0 ;
  wire \gen_write[1].mem_reg_2_i_25_n_0 ;
  wire \gen_write[1].mem_reg_2_i_26_n_0 ;
  wire \gen_write[1].mem_reg_2_i_27_n_0 ;
  wire \gen_write[1].mem_reg_2_i_28_n_0 ;
  wire \gen_write[1].mem_reg_2_i_2_n_0 ;
  wire \gen_write[1].mem_reg_2_i_3_n_0 ;
  wire \gen_write[1].mem_reg_2_i_4_n_0 ;
  wire \gen_write[1].mem_reg_2_i_5_n_0 ;
  wire \gen_write[1].mem_reg_2_i_6_n_0 ;
  wire \gen_write[1].mem_reg_2_i_7_n_0 ;
  wire \gen_write[1].mem_reg_2_i_8_n_0 ;
  wire \gen_write[1].mem_reg_2_i_9_n_0 ;
  wire \gen_write[1].mem_reg_2_n_28 ;
  wire \gen_write[1].mem_reg_2_n_29 ;
  wire \gen_write[1].mem_reg_2_n_30 ;
  wire \gen_write[1].mem_reg_2_n_31 ;
  wire \gen_write[1].mem_reg_2_n_32 ;
  wire \gen_write[1].mem_reg_2_n_33 ;
  wire \gen_write[1].mem_reg_2_n_34 ;
  wire \gen_write[1].mem_reg_2_n_35 ;
  wire \gen_write[1].mem_reg_3_i_10_n_0 ;
  wire \gen_write[1].mem_reg_3_i_1_n_0 ;
  wire \gen_write[1].mem_reg_3_i_2_n_0 ;
  wire \gen_write[1].mem_reg_3_i_3_n_0 ;
  wire \gen_write[1].mem_reg_3_i_4_n_0 ;
  wire \gen_write[1].mem_reg_3_i_5_n_0 ;
  wire \gen_write[1].mem_reg_3_i_6_n_0 ;
  wire \gen_write[1].mem_reg_3_i_7_n_0 ;
  wire \gen_write[1].mem_reg_3_i_8_n_0 ;
  wire \gen_write[1].mem_reg_3_i_9_n_0 ;
  wire \gen_write[1].mem_reg_3_n_28 ;
  wire \gen_write[1].mem_reg_3_n_29 ;
  wire \gen_write[1].mem_reg_3_n_30 ;
  wire \gen_write[1].mem_reg_3_n_31 ;
  wire \gen_write[1].mem_reg_3_n_32 ;
  wire \gen_write[1].mem_reg_3_n_33 ;
  wire \gen_write[1].mem_reg_3_n_34 ;
  wire \gen_write[1].mem_reg_3_n_35 ;
  wire \icmp_reg_3007_reg[0] ;
  wire [11:0]int_test_V_address1;
  wire int_test_V_write_reg;
  wire [0:0]out;
  wire [12:0]\p_Val2_10_reg_2922_reg[12] ;
  wire [10:0]\p_Val2_11_reg_927_reg[10] ;
  wire [12:0]\p_Val2_1_reg_2928_reg[12] ;
  wire [10:0]\p_Val2_4_reg_887_reg[10] ;
  wire [10:0]\p_Val2_5_reg_897_reg[10] ;
  wire [10:0]\p_Val2_6_reg_907_reg[10] ;
  wire [10:0]\p_Val2_7_reg_917_reg[10] ;
  wire [12:0]\p_Val2_9_reg_2916_reg[12] ;
  wire [10:0]\p_Val2_s_reg_877_reg[10] ;
  wire \rdata_reg[0]_i_2 ;
  wire \rdata_reg[10]_i_2__0 ;
  wire \rdata_reg[11]_i_2__0 ;
  wire \rdata_reg[12]_i_2__0 ;
  wire \rdata_reg[13]_i_2__0 ;
  wire \rdata_reg[14]_i_2__0 ;
  wire [7:0]\rdata_reg[15]_i_2__0 ;
  wire \rdata_reg[15]_i_2__0_0 ;
  wire \rdata_reg[16]_i_2__0 ;
  wire \rdata_reg[17]_i_2__0 ;
  wire \rdata_reg[18]_i_2__0 ;
  wire \rdata_reg[19]_i_2__0 ;
  wire \rdata_reg[1]_i_2 ;
  wire \rdata_reg[20]_i_2__0 ;
  wire \rdata_reg[21]_i_2__0 ;
  wire \rdata_reg[22]_i_2__0 ;
  wire [7:0]\rdata_reg[23]_i_2__0 ;
  wire \rdata_reg[23]_i_2__0_0 ;
  wire \rdata_reg[24]_i_2__0 ;
  wire \rdata_reg[25]_i_2__0 ;
  wire \rdata_reg[26]_i_2__0 ;
  wire \rdata_reg[27]_i_2__0 ;
  wire \rdata_reg[28]_i_2__0 ;
  wire \rdata_reg[29]_i_2__0 ;
  wire \rdata_reg[2]_i_2__0 ;
  wire \rdata_reg[30]_i_2__0 ;
  wire \rdata_reg[31]_i_3 ;
  wire [7:0]\rdata_reg[31]_i_4__0 ;
  wire \rdata_reg[31]_i_4__0_0 ;
  wire \rdata_reg[3]_i_2__0 ;
  wire \rdata_reg[4]_i_2__0 ;
  wire \rdata_reg[5]_i_2__0 ;
  wire \rdata_reg[6]_i_2__0 ;
  wire \rdata_reg[7]_i_2 ;
  wire \rdata_reg[8]_i_2__0 ;
  wire \rdata_reg[9]_i_2__0 ;
  wire [12:0]\reg_980_reg[12] ;
  wire [11:0]s_axi_TEST_ARADDR;
  wire s_axi_TEST_ARVALID;
  wire [31:0]s_axi_TEST_WDATA;
  wire [3:0]s_axi_TEST_WSTRB;
  wire s_axi_TEST_WVALID;
  wire tmp_1_i_reg_3012;
  wire tmp_94_reg_2970;
  wire [11:0]\waddr_reg[13] ;
  wire \NLW_gen_write[1].mem_reg_0_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_0_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_0_DBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_0_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_0_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_0_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_gen_write[1].mem_reg_0_DIADI_UNCONNECTED ;
  wire [31:8]\NLW_gen_write[1].mem_reg_0_DIBDI_UNCONNECTED ;
  wire [3:1]\NLW_gen_write[1].mem_reg_0_DIPADIP_UNCONNECTED ;
  wire [3:1]\NLW_gen_write[1].mem_reg_0_DIPBDIP_UNCONNECTED ;
  wire [31:8]\NLW_gen_write[1].mem_reg_0_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_gen_write[1].mem_reg_0_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_0_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_0_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_write[1].mem_reg_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_write[1].mem_reg_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_1_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_1_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_1_DBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_1_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_1_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_1_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_gen_write[1].mem_reg_1_DIADI_UNCONNECTED ;
  wire [31:8]\NLW_gen_write[1].mem_reg_1_DIBDI_UNCONNECTED ;
  wire [3:1]\NLW_gen_write[1].mem_reg_1_DIPADIP_UNCONNECTED ;
  wire [3:1]\NLW_gen_write[1].mem_reg_1_DIPBDIP_UNCONNECTED ;
  wire [31:8]\NLW_gen_write[1].mem_reg_1_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_gen_write[1].mem_reg_1_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_1_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_1_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_write[1].mem_reg_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_write[1].mem_reg_1_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_2_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_2_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_2_DBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_2_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_2_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_2_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_gen_write[1].mem_reg_2_DIADI_UNCONNECTED ;
  wire [31:8]\NLW_gen_write[1].mem_reg_2_DIBDI_UNCONNECTED ;
  wire [3:1]\NLW_gen_write[1].mem_reg_2_DIPADIP_UNCONNECTED ;
  wire [3:1]\NLW_gen_write[1].mem_reg_2_DIPBDIP_UNCONNECTED ;
  wire [31:8]\NLW_gen_write[1].mem_reg_2_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_gen_write[1].mem_reg_2_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_2_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_2_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_write[1].mem_reg_2_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_write[1].mem_reg_2_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_3_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_3_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_3_DBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_3_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_3_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_3_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_gen_write[1].mem_reg_3_DIADI_UNCONNECTED ;
  wire [31:8]\NLW_gen_write[1].mem_reg_3_DIBDI_UNCONNECTED ;
  wire [3:1]\NLW_gen_write[1].mem_reg_3_DIPADIP_UNCONNECTED ;
  wire [3:1]\NLW_gen_write[1].mem_reg_3_DIPBDIP_UNCONNECTED ;
  wire [31:8]\NLW_gen_write[1].mem_reg_3_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_gen_write[1].mem_reg_3_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_3_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_3_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_write[1].mem_reg_3_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_write[1].mem_reg_3_RDADDRECC_UNCONNECTED ;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "131072" *) 
  (* RTL_RAM_NAME = "gen_write[1].mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_write[1].mem_reg_0 
       (.ADDRARDADDR({1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_write[1].mem_reg_0_i_2_n_0 ,ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,int_test_V_address1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_write[1].mem_reg_0_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_write[1].mem_reg_0_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(\NLW_gen_write[1].mem_reg_0_DBITERR_UNCONNECTED ),
        .DIADI({\NLW_gen_write[1].mem_reg_0_DIADI_UNCONNECTED [31:8],\gen_write[1].mem_reg_0_i_18_n_0 ,\gen_write[1].mem_reg_0_i_19_n_0 ,\gen_write[1].mem_reg_0_i_20_n_0 ,\gen_write[1].mem_reg_0_i_21_n_0 ,\gen_write[1].mem_reg_0_i_22_n_0 ,1'b0,1'b0,1'b0}),
        .DIBDI({\NLW_gen_write[1].mem_reg_0_DIBDI_UNCONNECTED [31:8],s_axi_TEST_WDATA[7:0]}),
        .DIPADIP({\NLW_gen_write[1].mem_reg_0_DIPADIP_UNCONNECTED [3:1],1'b0}),
        .DIPBDIP({\NLW_gen_write[1].mem_reg_0_DIPBDIP_UNCONNECTED [3:1],1'b0}),
        .DOADO({\NLW_gen_write[1].mem_reg_0_DOADO_UNCONNECTED [31:8],\gen_write[1].mem_reg_0_n_28 ,\gen_write[1].mem_reg_0_n_29 ,\gen_write[1].mem_reg_0_n_30 ,\gen_write[1].mem_reg_0_n_31 ,\gen_write[1].mem_reg_0_n_32 ,\gen_write[1].mem_reg_0_n_33 ,\gen_write[1].mem_reg_0_n_34 ,\gen_write[1].mem_reg_0_n_35 }),
        .DOBDO({\NLW_gen_write[1].mem_reg_0_DOBDO_UNCONNECTED [31:8],DOBDO}),
        .DOPADOP(\NLW_gen_write[1].mem_reg_0_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_write[1].mem_reg_0_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_write[1].mem_reg_0_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\ap_CS_iter0_fsm_reg[20] ),
        .ENBWREN(1'b1),
        .INJECTDBITERR(\NLW_gen_write[1].mem_reg_0_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_write[1].mem_reg_0_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_write[1].mem_reg_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_write[1].mem_reg_0_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_write[1].mem_reg_0_i_23_n_0 }));
  LUT4 #(
    .INIT(16'hBF80)) 
    \gen_write[1].mem_reg_0_i_10 
       (.I0(s_axi_TEST_ARADDR[7]),
        .I1(s_axi_TEST_ARVALID),
        .I2(out),
        .I3(\waddr_reg[13] [7]),
        .O(int_test_V_address1[7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \gen_write[1].mem_reg_0_i_11 
       (.I0(s_axi_TEST_ARADDR[6]),
        .I1(s_axi_TEST_ARVALID),
        .I2(out),
        .I3(\waddr_reg[13] [6]),
        .O(int_test_V_address1[6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \gen_write[1].mem_reg_0_i_12 
       (.I0(s_axi_TEST_ARADDR[5]),
        .I1(s_axi_TEST_ARVALID),
        .I2(out),
        .I3(\waddr_reg[13] [5]),
        .O(int_test_V_address1[5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \gen_write[1].mem_reg_0_i_13 
       (.I0(s_axi_TEST_ARADDR[4]),
        .I1(s_axi_TEST_ARVALID),
        .I2(out),
        .I3(\waddr_reg[13] [4]),
        .O(int_test_V_address1[4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \gen_write[1].mem_reg_0_i_14 
       (.I0(s_axi_TEST_ARADDR[3]),
        .I1(s_axi_TEST_ARVALID),
        .I2(out),
        .I3(\waddr_reg[13] [3]),
        .O(int_test_V_address1[3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \gen_write[1].mem_reg_0_i_15 
       (.I0(s_axi_TEST_ARADDR[2]),
        .I1(s_axi_TEST_ARVALID),
        .I2(out),
        .I3(\waddr_reg[13] [2]),
        .O(int_test_V_address1[2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \gen_write[1].mem_reg_0_i_16 
       (.I0(s_axi_TEST_ARADDR[1]),
        .I1(s_axi_TEST_ARVALID),
        .I2(out),
        .I3(\waddr_reg[13] [1]),
        .O(int_test_V_address1[1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \gen_write[1].mem_reg_0_i_17 
       (.I0(s_axi_TEST_ARADDR[0]),
        .I1(s_axi_TEST_ARVALID),
        .I2(out),
        .I3(\waddr_reg[13] [0]),
        .O(int_test_V_address1[0]));
  LUT5 #(
    .INIT(32'h00000A03)) 
    \gen_write[1].mem_reg_0_i_18 
       (.I0(\p_Val2_1_reg_2928_reg[12] [4]),
        .I1(\gen_write[1].mem_reg_0_i_32_n_0 ),
        .I2(Q[10]),
        .I3(Q[8]),
        .I4(Q[9]),
        .O(\gen_write[1].mem_reg_0_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h00000A03)) 
    \gen_write[1].mem_reg_0_i_19 
       (.I0(\p_Val2_1_reg_2928_reg[12] [3]),
        .I1(\gen_write[1].mem_reg_0_i_33_n_0 ),
        .I2(Q[10]),
        .I3(Q[8]),
        .I4(Q[9]),
        .O(\gen_write[1].mem_reg_0_i_19_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_write[1].mem_reg_0_i_2 
       (.I0(Q[9]),
        .I1(Q[7]),
        .I2(Q[8]),
        .I3(Q[10]),
        .O(\gen_write[1].mem_reg_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000A03)) 
    \gen_write[1].mem_reg_0_i_20 
       (.I0(\p_Val2_1_reg_2928_reg[12] [2]),
        .I1(\gen_write[1].mem_reg_0_i_34_n_0 ),
        .I2(Q[10]),
        .I3(Q[8]),
        .I4(Q[9]),
        .O(\gen_write[1].mem_reg_0_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h00000A03)) 
    \gen_write[1].mem_reg_0_i_21 
       (.I0(\p_Val2_1_reg_2928_reg[12] [1]),
        .I1(\gen_write[1].mem_reg_0_i_35_n_0 ),
        .I2(Q[10]),
        .I3(Q[8]),
        .I4(Q[9]),
        .O(\gen_write[1].mem_reg_0_i_21_n_0 ));
  LUT5 #(
    .INIT(32'h00000A03)) 
    \gen_write[1].mem_reg_0_i_22 
       (.I0(\p_Val2_1_reg_2928_reg[12] [0]),
        .I1(\gen_write[1].mem_reg_0_i_36_n_0 ),
        .I2(Q[10]),
        .I3(Q[8]),
        .I4(Q[9]),
        .O(\gen_write[1].mem_reg_0_i_22_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_0_i_23 
       (.I0(s_axi_TEST_WSTRB[0]),
        .I1(int_test_V_write_reg),
        .I2(s_axi_TEST_WVALID),
        .O(\gen_write[1].mem_reg_0_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h0202020202020002)) 
    \gen_write[1].mem_reg_0_i_3 
       (.I0(\ap_CS_iter0_fsm_reg[23] ),
        .I1(Q[8]),
        .I2(Q[10]),
        .I3(\ap_CS_iter0_fsm_reg[20]_0 ),
        .I4(Q[4]),
        .I5(Q[3]),
        .O(ADDRARDADDR[2]));
  LUT6 #(
    .INIT(64'h1111010111110001)) 
    \gen_write[1].mem_reg_0_i_30 
       (.I0(Q[4]),
        .I1(Q[6]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\gen_write[1].mem_reg_0_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF47774777)) 
    \gen_write[1].mem_reg_0_i_32 
       (.I0(\p_Val2_9_reg_2916_reg[12] [4]),
        .I1(Q[6]),
        .I2(\reg_980_reg[12] [4]),
        .I3(Q[5]),
        .I4(\p_Val2_10_reg_2922_reg[12] [4]),
        .I5(Q[7]),
        .O(\gen_write[1].mem_reg_0_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h5555030F5555F3FF)) 
    \gen_write[1].mem_reg_0_i_33 
       (.I0(\p_Val2_10_reg_2922_reg[12] [3]),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(\reg_980_reg[12] [3]),
        .I4(Q[7]),
        .I5(\p_Val2_9_reg_2916_reg[12] [3]),
        .O(\gen_write[1].mem_reg_0_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF47774777)) 
    \gen_write[1].mem_reg_0_i_34 
       (.I0(\p_Val2_9_reg_2916_reg[12] [2]),
        .I1(Q[6]),
        .I2(\reg_980_reg[12] [2]),
        .I3(Q[5]),
        .I4(\p_Val2_10_reg_2922_reg[12] [2]),
        .I5(Q[7]),
        .O(\gen_write[1].mem_reg_0_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF47774777)) 
    \gen_write[1].mem_reg_0_i_35 
       (.I0(\p_Val2_9_reg_2916_reg[12] [1]),
        .I1(Q[6]),
        .I2(\reg_980_reg[12] [1]),
        .I3(Q[5]),
        .I4(\p_Val2_10_reg_2922_reg[12] [1]),
        .I5(Q[7]),
        .O(\gen_write[1].mem_reg_0_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF47774777)) 
    \gen_write[1].mem_reg_0_i_36 
       (.I0(\p_Val2_9_reg_2916_reg[12] [0]),
        .I1(Q[6]),
        .I2(\reg_980_reg[12] [0]),
        .I3(Q[5]),
        .I4(\p_Val2_10_reg_2922_reg[12] [0]),
        .I5(Q[7]),
        .O(\gen_write[1].mem_reg_0_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEF00)) 
    \gen_write[1].mem_reg_0_i_4 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(\ap_CS_iter0_fsm_reg[16] ),
        .I3(\gen_write[1].mem_reg_0_0 ),
        .I4(Q[9]),
        .I5(Q[10]),
        .O(ADDRARDADDR[1]));
  LUT6 #(
    .INIT(64'hAAAAEEEEAAAAEEEF)) 
    \gen_write[1].mem_reg_0_i_5 
       (.I0(Q[10]),
        .I1(Q[8]),
        .I2(\gen_write[1].mem_reg_0_i_30_n_0 ),
        .I3(Q[7]),
        .I4(Q[9]),
        .I5(\ap_CS_iter0_fsm_reg[19] ),
        .O(ADDRARDADDR[0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \gen_write[1].mem_reg_0_i_6 
       (.I0(s_axi_TEST_ARADDR[11]),
        .I1(s_axi_TEST_ARVALID),
        .I2(out),
        .I3(\waddr_reg[13] [11]),
        .O(int_test_V_address1[11]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \gen_write[1].mem_reg_0_i_7 
       (.I0(s_axi_TEST_ARADDR[10]),
        .I1(s_axi_TEST_ARVALID),
        .I2(out),
        .I3(\waddr_reg[13] [10]),
        .O(int_test_V_address1[10]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \gen_write[1].mem_reg_0_i_8 
       (.I0(s_axi_TEST_ARADDR[9]),
        .I1(s_axi_TEST_ARVALID),
        .I2(out),
        .I3(\waddr_reg[13] [9]),
        .O(int_test_V_address1[9]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \gen_write[1].mem_reg_0_i_9 
       (.I0(s_axi_TEST_ARADDR[8]),
        .I1(s_axi_TEST_ARVALID),
        .I2(out),
        .I3(\waddr_reg[13] [8]),
        .O(int_test_V_address1[8]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "131072" *) 
  (* RTL_RAM_NAME = "gen_write[1].mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "8" *) 
  (* bram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_write[1].mem_reg_1 
       (.ADDRARDADDR({1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_write[1].mem_reg_0_i_2_n_0 ,ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,int_test_V_address1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_write[1].mem_reg_1_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_write[1].mem_reg_1_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(\NLW_gen_write[1].mem_reg_1_DBITERR_UNCONNECTED ),
        .DIADI({\NLW_gen_write[1].mem_reg_1_DIADI_UNCONNECTED [31:8],\gen_write[1].mem_reg_1_i_1_n_0 ,\gen_write[1].mem_reg_1_i_2_n_0 ,\gen_write[1].mem_reg_1_i_3_n_0 ,\gen_write[1].mem_reg_1_i_4_n_0 ,\gen_write[1].mem_reg_1_i_5_n_0 ,\gen_write[1].mem_reg_1_i_6_n_0 ,\gen_write[1].mem_reg_1_i_7_n_0 ,\gen_write[1].mem_reg_1_i_8_n_0 }),
        .DIBDI({\NLW_gen_write[1].mem_reg_1_DIBDI_UNCONNECTED [31:8],s_axi_TEST_WDATA[15:8]}),
        .DIPADIP({\NLW_gen_write[1].mem_reg_1_DIPADIP_UNCONNECTED [3:1],1'b0}),
        .DIPBDIP({\NLW_gen_write[1].mem_reg_1_DIPBDIP_UNCONNECTED [3:1],1'b0}),
        .DOADO({\NLW_gen_write[1].mem_reg_1_DOADO_UNCONNECTED [31:8],\gen_write[1].mem_reg_1_n_28 ,\gen_write[1].mem_reg_1_n_29 ,\gen_write[1].mem_reg_1_n_30 ,\gen_write[1].mem_reg_1_n_31 ,\gen_write[1].mem_reg_1_n_32 ,\gen_write[1].mem_reg_1_n_33 ,\gen_write[1].mem_reg_1_n_34 ,\gen_write[1].mem_reg_1_n_35 }),
        .DOBDO({\NLW_gen_write[1].mem_reg_1_DOBDO_UNCONNECTED [31:8],\rdata_reg[15]_i_2__0 }),
        .DOPADOP(\NLW_gen_write[1].mem_reg_1_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_write[1].mem_reg_1_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_write[1].mem_reg_1_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\ap_CS_iter0_fsm_reg[20] ),
        .ENBWREN(1'b1),
        .INJECTDBITERR(\NLW_gen_write[1].mem_reg_1_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_write[1].mem_reg_1_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_write[1].mem_reg_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_write[1].mem_reg_1_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_write[1].mem_reg_1_i_9_n_0 }));
  LUT5 #(
    .INIT(32'h00000A03)) 
    \gen_write[1].mem_reg_1_i_1 
       (.I0(\p_Val2_1_reg_2928_reg[12] [12]),
        .I1(\gen_write[1].mem_reg_1_i_10_n_0 ),
        .I2(Q[10]),
        .I3(Q[8]),
        .I4(Q[9]),
        .O(\gen_write[1].mem_reg_1_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF47774777)) 
    \gen_write[1].mem_reg_1_i_10 
       (.I0(\p_Val2_9_reg_2916_reg[12] [12]),
        .I1(Q[6]),
        .I2(\reg_980_reg[12] [12]),
        .I3(Q[5]),
        .I4(\p_Val2_10_reg_2922_reg[12] [12]),
        .I5(Q[7]),
        .O(\gen_write[1].mem_reg_1_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF47774777)) 
    \gen_write[1].mem_reg_1_i_11 
       (.I0(\p_Val2_9_reg_2916_reg[12] [11]),
        .I1(Q[6]),
        .I2(\reg_980_reg[12] [11]),
        .I3(Q[5]),
        .I4(\p_Val2_10_reg_2922_reg[12] [11]),
        .I5(Q[7]),
        .O(\gen_write[1].mem_reg_1_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF47774777)) 
    \gen_write[1].mem_reg_1_i_12 
       (.I0(\p_Val2_9_reg_2916_reg[12] [10]),
        .I1(Q[6]),
        .I2(\reg_980_reg[12] [10]),
        .I3(Q[5]),
        .I4(\p_Val2_10_reg_2922_reg[12] [10]),
        .I5(Q[7]),
        .O(\gen_write[1].mem_reg_1_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF47774777)) 
    \gen_write[1].mem_reg_1_i_13 
       (.I0(\p_Val2_9_reg_2916_reg[12] [9]),
        .I1(Q[6]),
        .I2(\reg_980_reg[12] [9]),
        .I3(Q[5]),
        .I4(\p_Val2_10_reg_2922_reg[12] [9]),
        .I5(Q[7]),
        .O(\gen_write[1].mem_reg_1_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF47774777)) 
    \gen_write[1].mem_reg_1_i_14 
       (.I0(\p_Val2_9_reg_2916_reg[12] [8]),
        .I1(Q[6]),
        .I2(\reg_980_reg[12] [8]),
        .I3(Q[5]),
        .I4(\p_Val2_10_reg_2922_reg[12] [8]),
        .I5(Q[7]),
        .O(\gen_write[1].mem_reg_1_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF47774777)) 
    \gen_write[1].mem_reg_1_i_15 
       (.I0(\p_Val2_9_reg_2916_reg[12] [7]),
        .I1(Q[6]),
        .I2(\reg_980_reg[12] [7]),
        .I3(Q[5]),
        .I4(\p_Val2_10_reg_2922_reg[12] [7]),
        .I5(Q[7]),
        .O(\gen_write[1].mem_reg_1_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF47774777)) 
    \gen_write[1].mem_reg_1_i_16 
       (.I0(\p_Val2_9_reg_2916_reg[12] [6]),
        .I1(Q[6]),
        .I2(\reg_980_reg[12] [6]),
        .I3(Q[5]),
        .I4(\p_Val2_10_reg_2922_reg[12] [6]),
        .I5(Q[7]),
        .O(\gen_write[1].mem_reg_1_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF47774777)) 
    \gen_write[1].mem_reg_1_i_17 
       (.I0(\p_Val2_9_reg_2916_reg[12] [5]),
        .I1(Q[6]),
        .I2(\reg_980_reg[12] [5]),
        .I3(Q[5]),
        .I4(\p_Val2_10_reg_2922_reg[12] [5]),
        .I5(Q[7]),
        .O(\gen_write[1].mem_reg_1_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h00000A03)) 
    \gen_write[1].mem_reg_1_i_2 
       (.I0(\p_Val2_1_reg_2928_reg[12] [11]),
        .I1(\gen_write[1].mem_reg_1_i_11_n_0 ),
        .I2(Q[10]),
        .I3(Q[8]),
        .I4(Q[9]),
        .O(\gen_write[1].mem_reg_1_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000A03)) 
    \gen_write[1].mem_reg_1_i_3 
       (.I0(\p_Val2_1_reg_2928_reg[12] [10]),
        .I1(\gen_write[1].mem_reg_1_i_12_n_0 ),
        .I2(Q[10]),
        .I3(Q[8]),
        .I4(Q[9]),
        .O(\gen_write[1].mem_reg_1_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00000A03)) 
    \gen_write[1].mem_reg_1_i_4 
       (.I0(\p_Val2_1_reg_2928_reg[12] [9]),
        .I1(\gen_write[1].mem_reg_1_i_13_n_0 ),
        .I2(Q[10]),
        .I3(Q[8]),
        .I4(Q[9]),
        .O(\gen_write[1].mem_reg_1_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00000A03)) 
    \gen_write[1].mem_reg_1_i_5 
       (.I0(\p_Val2_1_reg_2928_reg[12] [8]),
        .I1(\gen_write[1].mem_reg_1_i_14_n_0 ),
        .I2(Q[10]),
        .I3(Q[8]),
        .I4(Q[9]),
        .O(\gen_write[1].mem_reg_1_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00000A03)) 
    \gen_write[1].mem_reg_1_i_6 
       (.I0(\p_Val2_1_reg_2928_reg[12] [7]),
        .I1(\gen_write[1].mem_reg_1_i_15_n_0 ),
        .I2(Q[10]),
        .I3(Q[8]),
        .I4(Q[9]),
        .O(\gen_write[1].mem_reg_1_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00000A03)) 
    \gen_write[1].mem_reg_1_i_7 
       (.I0(\p_Val2_1_reg_2928_reg[12] [6]),
        .I1(\gen_write[1].mem_reg_1_i_16_n_0 ),
        .I2(Q[10]),
        .I3(Q[8]),
        .I4(Q[9]),
        .O(\gen_write[1].mem_reg_1_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h00000A03)) 
    \gen_write[1].mem_reg_1_i_8 
       (.I0(\p_Val2_1_reg_2928_reg[12] [5]),
        .I1(\gen_write[1].mem_reg_1_i_17_n_0 ),
        .I2(Q[10]),
        .I3(Q[8]),
        .I4(Q[9]),
        .O(\gen_write[1].mem_reg_1_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_1_i_9 
       (.I0(s_axi_TEST_WSTRB[1]),
        .I1(int_test_V_write_reg),
        .I2(s_axi_TEST_WVALID),
        .O(\gen_write[1].mem_reg_1_i_9_n_0 ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "131072" *) 
  (* RTL_RAM_NAME = "gen_write[1].mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "16" *) 
  (* bram_slice_end = "23" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_write[1].mem_reg_2 
       (.ADDRARDADDR({1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_write[1].mem_reg_0_i_2_n_0 ,ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,int_test_V_address1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_write[1].mem_reg_2_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_write[1].mem_reg_2_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(\NLW_gen_write[1].mem_reg_2_DBITERR_UNCONNECTED ),
        .DIADI({\NLW_gen_write[1].mem_reg_2_DIADI_UNCONNECTED [31:8],\gen_write[1].mem_reg_2_i_1_n_0 ,\gen_write[1].mem_reg_2_i_2_n_0 ,\gen_write[1].mem_reg_2_i_3_n_0 ,\gen_write[1].mem_reg_2_i_4_n_0 ,\gen_write[1].mem_reg_2_i_5_n_0 ,\gen_write[1].mem_reg_2_i_6_n_0 ,\gen_write[1].mem_reg_2_i_7_n_0 ,\gen_write[1].mem_reg_2_i_8_n_0 }),
        .DIBDI({\NLW_gen_write[1].mem_reg_2_DIBDI_UNCONNECTED [31:8],s_axi_TEST_WDATA[23:16]}),
        .DIPADIP({\NLW_gen_write[1].mem_reg_2_DIPADIP_UNCONNECTED [3:1],1'b0}),
        .DIPBDIP({\NLW_gen_write[1].mem_reg_2_DIPBDIP_UNCONNECTED [3:1],1'b0}),
        .DOADO({\NLW_gen_write[1].mem_reg_2_DOADO_UNCONNECTED [31:8],\gen_write[1].mem_reg_2_n_28 ,\gen_write[1].mem_reg_2_n_29 ,\gen_write[1].mem_reg_2_n_30 ,\gen_write[1].mem_reg_2_n_31 ,\gen_write[1].mem_reg_2_n_32 ,\gen_write[1].mem_reg_2_n_33 ,\gen_write[1].mem_reg_2_n_34 ,\gen_write[1].mem_reg_2_n_35 }),
        .DOBDO({\NLW_gen_write[1].mem_reg_2_DOBDO_UNCONNECTED [31:8],\rdata_reg[23]_i_2__0 }),
        .DOPADOP(\NLW_gen_write[1].mem_reg_2_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_write[1].mem_reg_2_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_write[1].mem_reg_2_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\ap_CS_iter0_fsm_reg[20] ),
        .ENBWREN(1'b1),
        .INJECTDBITERR(\NLW_gen_write[1].mem_reg_2_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_write[1].mem_reg_2_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_write[1].mem_reg_2_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_write[1].mem_reg_2_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_write[1].mem_reg_2_i_9_n_0 }));
  LUT6 #(
    .INIT(64'h00000000FFF800F8)) 
    \gen_write[1].mem_reg_2_i_1 
       (.I0(\p_Val2_7_reg_917_reg[10] [7]),
        .I1(Q[3]),
        .I2(\gen_write[1].mem_reg_2_i_10_n_0 ),
        .I3(Q[4]),
        .I4(\p_Val2_11_reg_927_reg[10] [7]),
        .I5(\gen_write[1].mem_reg_2_i_11_n_0 ),
        .O(\gen_write[1].mem_reg_2_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FEFFFEEE)) 
    \gen_write[1].mem_reg_2_i_10 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(\p_Val2_4_reg_887_reg[10] [7]),
        .I3(Q[0]),
        .I4(\p_Val2_s_reg_877_reg[10] [7]),
        .I5(\gen_write[1].mem_reg_2_i_19_n_0 ),
        .O(\gen_write[1].mem_reg_2_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \gen_write[1].mem_reg_2_i_11 
       (.I0(Q[9]),
        .I1(Q[7]),
        .I2(Q[8]),
        .I3(Q[10]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\gen_write[1].mem_reg_2_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FEFFFEEE)) 
    \gen_write[1].mem_reg_2_i_12 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(\p_Val2_4_reg_887_reg[10] [6]),
        .I3(Q[0]),
        .I4(\p_Val2_s_reg_877_reg[10] [6]),
        .I5(\gen_write[1].mem_reg_2_i_20_n_0 ),
        .O(\gen_write[1].mem_reg_2_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FEFFFEEE)) 
    \gen_write[1].mem_reg_2_i_13 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(\p_Val2_4_reg_887_reg[10] [5]),
        .I3(Q[0]),
        .I4(\p_Val2_s_reg_877_reg[10] [5]),
        .I5(\gen_write[1].mem_reg_2_i_21_n_0 ),
        .O(\gen_write[1].mem_reg_2_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FEFFFEEE)) 
    \gen_write[1].mem_reg_2_i_14 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(\p_Val2_4_reg_887_reg[10] [4]),
        .I3(Q[0]),
        .I4(\p_Val2_s_reg_877_reg[10] [4]),
        .I5(\gen_write[1].mem_reg_2_i_22_n_0 ),
        .O(\gen_write[1].mem_reg_2_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FEFFFEEE)) 
    \gen_write[1].mem_reg_2_i_15 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(\p_Val2_4_reg_887_reg[10] [3]),
        .I3(Q[0]),
        .I4(\p_Val2_s_reg_877_reg[10] [3]),
        .I5(\gen_write[1].mem_reg_2_i_23_n_0 ),
        .O(\gen_write[1].mem_reg_2_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FEFFFEEE)) 
    \gen_write[1].mem_reg_2_i_16 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(\p_Val2_4_reg_887_reg[10] [2]),
        .I3(Q[0]),
        .I4(\p_Val2_s_reg_877_reg[10] [2]),
        .I5(\gen_write[1].mem_reg_2_i_24_n_0 ),
        .O(\gen_write[1].mem_reg_2_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF444)) 
    \gen_write[1].mem_reg_2_i_17 
       (.I0(\gen_write[1].mem_reg_2_i_25_n_0 ),
        .I1(\gen_write[1].mem_reg_2_i_26_n_0 ),
        .I2(Q[3]),
        .I3(\p_Val2_7_reg_917_reg[10] [1]),
        .I4(Q[4]),
        .O(\gen_write[1].mem_reg_2_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFF800F8)) 
    \gen_write[1].mem_reg_2_i_18 
       (.I0(\p_Val2_7_reg_917_reg[10] [0]),
        .I1(Q[3]),
        .I2(\gen_write[1].mem_reg_2_i_27_n_0 ),
        .I3(Q[4]),
        .I4(\p_Val2_11_reg_927_reg[10] [0]),
        .I5(\gen_write[1].mem_reg_2_i_11_n_0 ),
        .O(\gen_write[1].mem_reg_2_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF04F4)) 
    \gen_write[1].mem_reg_2_i_19 
       (.I0(\p_Val2_5_reg_897_reg[10] [7]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\p_Val2_6_reg_907_reg[10] [7]),
        .I4(Q[3]),
        .O(\gen_write[1].mem_reg_2_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFF800F8)) 
    \gen_write[1].mem_reg_2_i_2 
       (.I0(\p_Val2_7_reg_917_reg[10] [6]),
        .I1(Q[3]),
        .I2(\gen_write[1].mem_reg_2_i_12_n_0 ),
        .I3(Q[4]),
        .I4(\p_Val2_11_reg_927_reg[10] [6]),
        .I5(\gen_write[1].mem_reg_2_i_11_n_0 ),
        .O(\gen_write[1].mem_reg_2_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF04F4)) 
    \gen_write[1].mem_reg_2_i_20 
       (.I0(\p_Val2_5_reg_897_reg[10] [6]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\p_Val2_6_reg_907_reg[10] [6]),
        .I4(Q[3]),
        .O(\gen_write[1].mem_reg_2_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF04F4)) 
    \gen_write[1].mem_reg_2_i_21 
       (.I0(\p_Val2_5_reg_897_reg[10] [5]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\p_Val2_6_reg_907_reg[10] [5]),
        .I4(Q[3]),
        .O(\gen_write[1].mem_reg_2_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF04F4)) 
    \gen_write[1].mem_reg_2_i_22 
       (.I0(\p_Val2_5_reg_897_reg[10] [4]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\p_Val2_6_reg_907_reg[10] [4]),
        .I4(Q[3]),
        .O(\gen_write[1].mem_reg_2_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF04F4)) 
    \gen_write[1].mem_reg_2_i_23 
       (.I0(\p_Val2_5_reg_897_reg[10] [3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\p_Val2_6_reg_907_reg[10] [3]),
        .I4(Q[3]),
        .O(\gen_write[1].mem_reg_2_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF04F4)) 
    \gen_write[1].mem_reg_2_i_24 
       (.I0(\p_Val2_5_reg_897_reg[10] [2]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\p_Val2_6_reg_907_reg[10] [2]),
        .I4(Q[3]),
        .O(\gen_write[1].mem_reg_2_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF04F4)) 
    \gen_write[1].mem_reg_2_i_25 
       (.I0(\p_Val2_5_reg_897_reg[10] [1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\p_Val2_6_reg_907_reg[10] [1]),
        .I4(Q[3]),
        .O(\gen_write[1].mem_reg_2_i_25_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFE2)) 
    \gen_write[1].mem_reg_2_i_26 
       (.I0(\p_Val2_s_reg_877_reg[10] [1]),
        .I1(Q[0]),
        .I2(\p_Val2_4_reg_887_reg[10] [1]),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(\gen_write[1].mem_reg_2_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FEFFFEEE)) 
    \gen_write[1].mem_reg_2_i_27 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(\p_Val2_4_reg_887_reg[10] [0]),
        .I3(Q[0]),
        .I4(\p_Val2_s_reg_877_reg[10] [0]),
        .I5(\gen_write[1].mem_reg_2_i_28_n_0 ),
        .O(\gen_write[1].mem_reg_2_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF04F4)) 
    \gen_write[1].mem_reg_2_i_28 
       (.I0(\p_Val2_5_reg_897_reg[10] [0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\p_Val2_6_reg_907_reg[10] [0]),
        .I4(Q[3]),
        .O(\gen_write[1].mem_reg_2_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFF800F8)) 
    \gen_write[1].mem_reg_2_i_3 
       (.I0(\p_Val2_7_reg_917_reg[10] [5]),
        .I1(Q[3]),
        .I2(\gen_write[1].mem_reg_2_i_13_n_0 ),
        .I3(Q[4]),
        .I4(\p_Val2_11_reg_927_reg[10] [5]),
        .I5(\gen_write[1].mem_reg_2_i_11_n_0 ),
        .O(\gen_write[1].mem_reg_2_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFF800F8)) 
    \gen_write[1].mem_reg_2_i_4 
       (.I0(\p_Val2_7_reg_917_reg[10] [4]),
        .I1(Q[3]),
        .I2(\gen_write[1].mem_reg_2_i_14_n_0 ),
        .I3(Q[4]),
        .I4(\p_Val2_11_reg_927_reg[10] [4]),
        .I5(\gen_write[1].mem_reg_2_i_11_n_0 ),
        .O(\gen_write[1].mem_reg_2_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFF800F8)) 
    \gen_write[1].mem_reg_2_i_5 
       (.I0(\p_Val2_7_reg_917_reg[10] [3]),
        .I1(Q[3]),
        .I2(\gen_write[1].mem_reg_2_i_15_n_0 ),
        .I3(Q[4]),
        .I4(\p_Val2_11_reg_927_reg[10] [3]),
        .I5(\gen_write[1].mem_reg_2_i_11_n_0 ),
        .O(\gen_write[1].mem_reg_2_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFF800F8)) 
    \gen_write[1].mem_reg_2_i_6 
       (.I0(\p_Val2_7_reg_917_reg[10] [2]),
        .I1(Q[3]),
        .I2(\gen_write[1].mem_reg_2_i_16_n_0 ),
        .I3(Q[4]),
        .I4(\p_Val2_11_reg_927_reg[10] [2]),
        .I5(\gen_write[1].mem_reg_2_i_11_n_0 ),
        .O(\gen_write[1].mem_reg_2_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h4F444F4F44444444)) 
    \gen_write[1].mem_reg_2_i_7 
       (.I0(tmp_1_i_reg_3012),
        .I1(Q[10]),
        .I2(\gen_write[1].mem_reg_2_i_11_n_0 ),
        .I3(\p_Val2_11_reg_927_reg[10] [1]),
        .I4(Q[4]),
        .I5(\gen_write[1].mem_reg_2_i_17_n_0 ),
        .O(\gen_write[1].mem_reg_2_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF08F80808)) 
    \gen_write[1].mem_reg_2_i_8 
       (.I0(tmp_94_reg_2970),
        .I1(Q[9]),
        .I2(Q[10]),
        .I3(\icmp_reg_3007_reg[0] ),
        .I4(tmp_1_i_reg_3012),
        .I5(\gen_write[1].mem_reg_2_i_18_n_0 ),
        .O(\gen_write[1].mem_reg_2_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_2_i_9 
       (.I0(s_axi_TEST_WSTRB[2]),
        .I1(int_test_V_write_reg),
        .I2(s_axi_TEST_WVALID),
        .O(\gen_write[1].mem_reg_2_i_9_n_0 ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "131072" *) 
  (* RTL_RAM_NAME = "gen_write[1].mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "24" *) 
  (* bram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_write[1].mem_reg_3 
       (.ADDRARDADDR({1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_write[1].mem_reg_0_i_2_n_0 ,ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,int_test_V_address1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_write[1].mem_reg_3_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_write[1].mem_reg_3_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(\NLW_gen_write[1].mem_reg_3_DBITERR_UNCONNECTED ),
        .DIADI({\NLW_gen_write[1].mem_reg_3_DIADI_UNCONNECTED [31:8],1'b0,1'b0,1'b0,1'b0,1'b0,\gen_write[1].mem_reg_3_i_1_n_0 ,\gen_write[1].mem_reg_3_i_2_n_0 ,\gen_write[1].mem_reg_3_i_3_n_0 }),
        .DIBDI({\NLW_gen_write[1].mem_reg_3_DIBDI_UNCONNECTED [31:8],s_axi_TEST_WDATA[31:24]}),
        .DIPADIP({\NLW_gen_write[1].mem_reg_3_DIPADIP_UNCONNECTED [3:1],1'b0}),
        .DIPBDIP({\NLW_gen_write[1].mem_reg_3_DIPBDIP_UNCONNECTED [3:1],1'b0}),
        .DOADO({\NLW_gen_write[1].mem_reg_3_DOADO_UNCONNECTED [31:8],\gen_write[1].mem_reg_3_n_28 ,\gen_write[1].mem_reg_3_n_29 ,\gen_write[1].mem_reg_3_n_30 ,\gen_write[1].mem_reg_3_n_31 ,\gen_write[1].mem_reg_3_n_32 ,\gen_write[1].mem_reg_3_n_33 ,\gen_write[1].mem_reg_3_n_34 ,\gen_write[1].mem_reg_3_n_35 }),
        .DOBDO({\NLW_gen_write[1].mem_reg_3_DOBDO_UNCONNECTED [31:8],\rdata_reg[31]_i_4__0 }),
        .DOPADOP(\NLW_gen_write[1].mem_reg_3_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_write[1].mem_reg_3_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_write[1].mem_reg_3_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\ap_CS_iter0_fsm_reg[20] ),
        .ENBWREN(1'b1),
        .INJECTDBITERR(\NLW_gen_write[1].mem_reg_3_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_write[1].mem_reg_3_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_write[1].mem_reg_3_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_write[1].mem_reg_3_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_write[1].mem_reg_3_i_4_n_0 }));
  LUT6 #(
    .INIT(64'h00FF00F8000000F8)) 
    \gen_write[1].mem_reg_3_i_1 
       (.I0(\p_Val2_7_reg_917_reg[10] [10]),
        .I1(Q[3]),
        .I2(\gen_write[1].mem_reg_3_i_5_n_0 ),
        .I3(\gen_write[1].mem_reg_2_i_11_n_0 ),
        .I4(Q[4]),
        .I5(\p_Val2_11_reg_927_reg[10] [10]),
        .O(\gen_write[1].mem_reg_3_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF04F4)) 
    \gen_write[1].mem_reg_3_i_10 
       (.I0(\p_Val2_5_reg_897_reg[10] [8]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\p_Val2_6_reg_907_reg[10] [8]),
        .I4(Q[3]),
        .O(\gen_write[1].mem_reg_3_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFF800F8)) 
    \gen_write[1].mem_reg_3_i_2 
       (.I0(\p_Val2_7_reg_917_reg[10] [9]),
        .I1(Q[3]),
        .I2(\gen_write[1].mem_reg_3_i_6_n_0 ),
        .I3(Q[4]),
        .I4(\p_Val2_11_reg_927_reg[10] [9]),
        .I5(\gen_write[1].mem_reg_2_i_11_n_0 ),
        .O(\gen_write[1].mem_reg_3_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFF800F8)) 
    \gen_write[1].mem_reg_3_i_3 
       (.I0(\p_Val2_7_reg_917_reg[10] [8]),
        .I1(Q[3]),
        .I2(\gen_write[1].mem_reg_3_i_7_n_0 ),
        .I3(Q[4]),
        .I4(\p_Val2_11_reg_927_reg[10] [8]),
        .I5(\gen_write[1].mem_reg_2_i_11_n_0 ),
        .O(\gen_write[1].mem_reg_3_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_3_i_4 
       (.I0(s_axi_TEST_WSTRB[3]),
        .I1(int_test_V_write_reg),
        .I2(s_axi_TEST_WVALID),
        .O(\gen_write[1].mem_reg_3_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FEFFFEEE)) 
    \gen_write[1].mem_reg_3_i_5 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(\p_Val2_4_reg_887_reg[10] [10]),
        .I3(Q[0]),
        .I4(\p_Val2_s_reg_877_reg[10] [10]),
        .I5(\gen_write[1].mem_reg_3_i_8_n_0 ),
        .O(\gen_write[1].mem_reg_3_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FEFFFEEE)) 
    \gen_write[1].mem_reg_3_i_6 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(\p_Val2_4_reg_887_reg[10] [9]),
        .I3(Q[0]),
        .I4(\p_Val2_s_reg_877_reg[10] [9]),
        .I5(\gen_write[1].mem_reg_3_i_9_n_0 ),
        .O(\gen_write[1].mem_reg_3_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FEFFFEEE)) 
    \gen_write[1].mem_reg_3_i_7 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(\p_Val2_4_reg_887_reg[10] [8]),
        .I3(Q[0]),
        .I4(\p_Val2_s_reg_877_reg[10] [8]),
        .I5(\gen_write[1].mem_reg_3_i_10_n_0 ),
        .O(\gen_write[1].mem_reg_3_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF04F4)) 
    \gen_write[1].mem_reg_3_i_8 
       (.I0(\p_Val2_5_reg_897_reg[10] [10]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\p_Val2_6_reg_907_reg[10] [10]),
        .I4(Q[3]),
        .O(\gen_write[1].mem_reg_3_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF04F4)) 
    \gen_write[1].mem_reg_3_i_9 
       (.I0(\p_Val2_5_reg_897_reg[10] [9]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\p_Val2_6_reg_907_reg[10] [9]),
        .I4(Q[3]),
        .O(\gen_write[1].mem_reg_3_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h1111111111110001)) 
    \int_SBUS_data_shift[1]_i_2 
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[6]),
        .I5(Q[5]),
        .O(\gen_write[1].mem_reg_0_0 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[0]_i_1__0 
       (.I0(DOBDO[0]),
        .I1(\rdata_reg[31]_i_3 ),
        .I2(\rdata_reg[0]_i_2 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[10]_i_1__0 
       (.I0(\rdata_reg[15]_i_2__0 [2]),
        .I1(\rdata_reg[31]_i_3 ),
        .I2(\rdata_reg[10]_i_2__0 ),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[11]_i_1__0 
       (.I0(\rdata_reg[15]_i_2__0 [3]),
        .I1(\rdata_reg[31]_i_3 ),
        .I2(\rdata_reg[11]_i_2__0 ),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[12]_i_1__0 
       (.I0(\rdata_reg[15]_i_2__0 [4]),
        .I1(\rdata_reg[31]_i_3 ),
        .I2(\rdata_reg[12]_i_2__0 ),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[13]_i_1__0 
       (.I0(\rdata_reg[15]_i_2__0 [5]),
        .I1(\rdata_reg[31]_i_3 ),
        .I2(\rdata_reg[13]_i_2__0 ),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[14]_i_1__0 
       (.I0(\rdata_reg[15]_i_2__0 [6]),
        .I1(\rdata_reg[31]_i_3 ),
        .I2(\rdata_reg[14]_i_2__0 ),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[15]_i_1__0 
       (.I0(\rdata_reg[15]_i_2__0 [7]),
        .I1(\rdata_reg[31]_i_3 ),
        .I2(\rdata_reg[15]_i_2__0_0 ),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[16]_i_1__0 
       (.I0(\rdata_reg[23]_i_2__0 [0]),
        .I1(\rdata_reg[31]_i_3 ),
        .I2(\rdata_reg[16]_i_2__0 ),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[17]_i_1__0 
       (.I0(\rdata_reg[23]_i_2__0 [1]),
        .I1(\rdata_reg[31]_i_3 ),
        .I2(\rdata_reg[17]_i_2__0 ),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[18]_i_1__0 
       (.I0(\rdata_reg[23]_i_2__0 [2]),
        .I1(\rdata_reg[31]_i_3 ),
        .I2(\rdata_reg[18]_i_2__0 ),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[19]_i_1__0 
       (.I0(\rdata_reg[23]_i_2__0 [3]),
        .I1(\rdata_reg[31]_i_3 ),
        .I2(\rdata_reg[19]_i_2__0 ),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[1]_i_1__0 
       (.I0(DOBDO[1]),
        .I1(\rdata_reg[31]_i_3 ),
        .I2(\rdata_reg[1]_i_2 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[20]_i_1__0 
       (.I0(\rdata_reg[23]_i_2__0 [4]),
        .I1(\rdata_reg[31]_i_3 ),
        .I2(\rdata_reg[20]_i_2__0 ),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[21]_i_1__0 
       (.I0(\rdata_reg[23]_i_2__0 [5]),
        .I1(\rdata_reg[31]_i_3 ),
        .I2(\rdata_reg[21]_i_2__0 ),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[22]_i_1__0 
       (.I0(\rdata_reg[23]_i_2__0 [6]),
        .I1(\rdata_reg[31]_i_3 ),
        .I2(\rdata_reg[22]_i_2__0 ),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[23]_i_1__0 
       (.I0(\rdata_reg[23]_i_2__0 [7]),
        .I1(\rdata_reg[31]_i_3 ),
        .I2(\rdata_reg[23]_i_2__0_0 ),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[24]_i_1__0 
       (.I0(\rdata_reg[31]_i_4__0 [0]),
        .I1(\rdata_reg[31]_i_3 ),
        .I2(\rdata_reg[24]_i_2__0 ),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[25]_i_1__0 
       (.I0(\rdata_reg[31]_i_4__0 [1]),
        .I1(\rdata_reg[31]_i_3 ),
        .I2(\rdata_reg[25]_i_2__0 ),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[26]_i_1__0 
       (.I0(\rdata_reg[31]_i_4__0 [2]),
        .I1(\rdata_reg[31]_i_3 ),
        .I2(\rdata_reg[26]_i_2__0 ),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[27]_i_1__0 
       (.I0(\rdata_reg[31]_i_4__0 [3]),
        .I1(\rdata_reg[31]_i_3 ),
        .I2(\rdata_reg[27]_i_2__0 ),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[28]_i_1__0 
       (.I0(\rdata_reg[31]_i_4__0 [4]),
        .I1(\rdata_reg[31]_i_3 ),
        .I2(\rdata_reg[28]_i_2__0 ),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[29]_i_1__0 
       (.I0(\rdata_reg[31]_i_4__0 [5]),
        .I1(\rdata_reg[31]_i_3 ),
        .I2(\rdata_reg[29]_i_2__0 ),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[2]_i_1__0 
       (.I0(DOBDO[2]),
        .I1(\rdata_reg[31]_i_3 ),
        .I2(\rdata_reg[2]_i_2__0 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[30]_i_1__0 
       (.I0(\rdata_reg[31]_i_4__0 [6]),
        .I1(\rdata_reg[31]_i_3 ),
        .I2(\rdata_reg[30]_i_2__0 ),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[31]_i_2__0 
       (.I0(\rdata_reg[31]_i_4__0 [7]),
        .I1(\rdata_reg[31]_i_3 ),
        .I2(\rdata_reg[31]_i_4__0_0 ),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[3]_i_1__0 
       (.I0(DOBDO[3]),
        .I1(\rdata_reg[31]_i_3 ),
        .I2(\rdata_reg[3]_i_2__0 ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[4]_i_1__0 
       (.I0(DOBDO[4]),
        .I1(\rdata_reg[31]_i_3 ),
        .I2(\rdata_reg[4]_i_2__0 ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[5]_i_1__0 
       (.I0(DOBDO[5]),
        .I1(\rdata_reg[31]_i_3 ),
        .I2(\rdata_reg[5]_i_2__0 ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[6]_i_1__0 
       (.I0(DOBDO[6]),
        .I1(\rdata_reg[31]_i_3 ),
        .I2(\rdata_reg[6]_i_2__0 ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[7]_i_1__0 
       (.I0(DOBDO[7]),
        .I1(\rdata_reg[31]_i_3 ),
        .I2(\rdata_reg[7]_i_2 ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[8]_i_1__0 
       (.I0(\rdata_reg[15]_i_2__0 [0]),
        .I1(\rdata_reg[31]_i_3 ),
        .I2(\rdata_reg[8]_i_2__0 ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[9]_i_1__0 
       (.I0(\rdata_reg[15]_i_2__0 [1]),
        .I1(\rdata_reg[31]_i_3 ),
        .I2(\rdata_reg[9]_i_2__0 ),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "rcReceiver_mul_43bkb" *) 
module design_1_rcReceiver_0_0_rcReceiver_mul_43bkb
   (p_reg__1,
    p_reg__1_0,
    p_reg__1_1,
    S,
    p_reg__1_2,
    p_reg__2,
    p_reg__1_3,
    p_reg__1_4,
    DI,
    p_reg__1_5,
    p_reg__1_6,
    p_reg__1_7,
    p_reg__1_8,
    p_reg__1_9,
    p_reg__1_10,
    p_reg__1_11,
    p_reg__1_12,
    p_reg__1_13,
    p_reg__1_14,
    p_reg__1_15,
    p_reg__1_16,
    p_reg__1_17,
    D,
    \ap_return_int_reg_reg[12] ,
    ap_ce_reg,
    ap_clk,
    A,
    B,
    O,
    CO,
    \r_V_reg_94_reg[24] ,
    \r_V_reg_94_reg[26] ,
    \r_V_reg_94_reg[26]_0 ,
    Q,
    \r_V_reg_94_reg[22] ,
    \r_V_reg_94_reg[26]_1 ,
    \r_V_reg_94_reg[24]_0 ,
    \r_V_reg_94_reg[22]_0 ,
    \r_V_reg_94_reg[22]_1 ,
    \r_V_reg_94_reg[22]_2 ,
    \r_V_reg_94_reg[26]_2 ,
    \r_V_reg_94_reg[22]_3 ,
    \r_V_reg_94_reg[26]_3 ,
    \r_V_reg_94_reg[22]_4 ,
    \r_V_reg_94_reg[26]_4 ,
    \r_V_reg_94_reg[26]_5 ,
    \ap_return_int_reg_reg[12]_0 );
  output p_reg__1;
  output p_reg__1_0;
  output p_reg__1_1;
  output [2:0]S;
  output [2:0]p_reg__1_2;
  output [2:0]p_reg__2;
  output [2:0]p_reg__1_3;
  output [2:0]p_reg__1_4;
  output [0:0]DI;
  output [3:0]p_reg__1_5;
  output p_reg__1_6;
  output p_reg__1_7;
  output [3:0]p_reg__1_8;
  output p_reg__1_9;
  output p_reg__1_10;
  output p_reg__1_11;
  output [0:0]p_reg__1_12;
  output [0:0]p_reg__1_13;
  output [2:0]p_reg__1_14;
  output [1:0]p_reg__1_15;
  output [0:0]p_reg__1_16;
  output [2:0]p_reg__1_17;
  output [12:0]D;
  output [12:0]\ap_return_int_reg_reg[12] ;
  input ap_ce_reg;
  input ap_clk;
  input [16:0]A;
  input [8:0]B;
  input [0:0]O;
  input [0:0]CO;
  input [3:0]\r_V_reg_94_reg[24] ;
  input [2:0]\r_V_reg_94_reg[26] ;
  input [2:0]\r_V_reg_94_reg[26]_0 ;
  input [2:0]Q;
  input [1:0]\r_V_reg_94_reg[22] ;
  input [3:0]\r_V_reg_94_reg[26]_1 ;
  input [2:0]\r_V_reg_94_reg[24]_0 ;
  input [0:0]\r_V_reg_94_reg[22]_0 ;
  input [2:0]\r_V_reg_94_reg[22]_1 ;
  input [0:0]\r_V_reg_94_reg[22]_2 ;
  input [1:0]\r_V_reg_94_reg[26]_2 ;
  input [0:0]\r_V_reg_94_reg[22]_3 ;
  input [0:0]\r_V_reg_94_reg[26]_3 ;
  input [2:0]\r_V_reg_94_reg[22]_4 ;
  input [2:0]\r_V_reg_94_reg[26]_4 ;
  input [0:0]\r_V_reg_94_reg[26]_5 ;
  input [12:0]\ap_return_int_reg_reg[12]_0 ;

  wire [16:0]A;
  wire [8:0]B;
  wire [0:0]CO;
  wire [12:0]D;
  wire [0:0]DI;
  wire [0:0]O;
  wire [2:0]Q;
  wire [2:0]S;
  wire ap_ce_reg;
  wire ap_clk;
  wire [12:0]\ap_return_int_reg_reg[12] ;
  wire [12:0]\ap_return_int_reg_reg[12]_0 ;
  wire p_reg__1;
  wire p_reg__1_0;
  wire p_reg__1_1;
  wire p_reg__1_10;
  wire p_reg__1_11;
  wire [0:0]p_reg__1_12;
  wire [0:0]p_reg__1_13;
  wire [2:0]p_reg__1_14;
  wire [1:0]p_reg__1_15;
  wire [0:0]p_reg__1_16;
  wire [2:0]p_reg__1_17;
  wire [2:0]p_reg__1_2;
  wire [2:0]p_reg__1_3;
  wire [2:0]p_reg__1_4;
  wire [3:0]p_reg__1_5;
  wire p_reg__1_6;
  wire p_reg__1_7;
  wire [3:0]p_reg__1_8;
  wire p_reg__1_9;
  wire [2:0]p_reg__2;
  wire [1:0]\r_V_reg_94_reg[22] ;
  wire [0:0]\r_V_reg_94_reg[22]_0 ;
  wire [2:0]\r_V_reg_94_reg[22]_1 ;
  wire [0:0]\r_V_reg_94_reg[22]_2 ;
  wire [0:0]\r_V_reg_94_reg[22]_3 ;
  wire [2:0]\r_V_reg_94_reg[22]_4 ;
  wire [3:0]\r_V_reg_94_reg[24] ;
  wire [2:0]\r_V_reg_94_reg[24]_0 ;
  wire [2:0]\r_V_reg_94_reg[26] ;
  wire [2:0]\r_V_reg_94_reg[26]_0 ;
  wire [3:0]\r_V_reg_94_reg[26]_1 ;
  wire [1:0]\r_V_reg_94_reg[26]_2 ;
  wire [0:0]\r_V_reg_94_reg[26]_3 ;
  wire [2:0]\r_V_reg_94_reg[26]_4 ;
  wire [0:0]\r_V_reg_94_reg[26]_5 ;

  design_1_rcReceiver_0_0_rcReceiver_mul_43bkb_MulnS_0 rcReceiver_mul_43bkb_MulnS_0_U
       (.A(A),
        .B(B),
        .CO(CO),
        .D(D),
        .DI(DI),
        .O(O),
        .Q(Q),
        .S(S),
        .ap_ce_reg(ap_ce_reg),
        .ap_clk(ap_clk),
        .\ap_return_int_reg_reg[12] (\ap_return_int_reg_reg[12] ),
        .\ap_return_int_reg_reg[12]_0 (\ap_return_int_reg_reg[12]_0 ),
        .p_reg__1_0(p_reg__1),
        .p_reg__1_1(p_reg__1_0),
        .p_reg__1_10(p_reg__1_9),
        .p_reg__1_11(p_reg__1_10),
        .p_reg__1_12(p_reg__1_11),
        .p_reg__1_13(p_reg__1_12),
        .p_reg__1_14(p_reg__1_13),
        .p_reg__1_15(p_reg__1_14),
        .p_reg__1_16(p_reg__1_15),
        .p_reg__1_17(p_reg__1_16),
        .p_reg__1_18(p_reg__1_17),
        .p_reg__1_2(p_reg__1_1),
        .p_reg__1_3(p_reg__1_2),
        .p_reg__1_4(p_reg__1_3),
        .p_reg__1_5(p_reg__1_4),
        .p_reg__1_6(p_reg__1_5),
        .p_reg__1_7(p_reg__1_6),
        .p_reg__1_8(p_reg__1_7),
        .p_reg__1_9(p_reg__1_8),
        .p_reg__2_0(p_reg__2),
        .\r_V_reg_94_reg[22] (\r_V_reg_94_reg[22] ),
        .\r_V_reg_94_reg[22]_0 (\r_V_reg_94_reg[22]_0 ),
        .\r_V_reg_94_reg[22]_1 (\r_V_reg_94_reg[22]_1 ),
        .\r_V_reg_94_reg[22]_2 (\r_V_reg_94_reg[22]_2 ),
        .\r_V_reg_94_reg[22]_3 (\r_V_reg_94_reg[22]_3 ),
        .\r_V_reg_94_reg[22]_4 (\r_V_reg_94_reg[22]_4 ),
        .\r_V_reg_94_reg[24] (\r_V_reg_94_reg[24] ),
        .\r_V_reg_94_reg[24]_0 (\r_V_reg_94_reg[24]_0 ),
        .\r_V_reg_94_reg[26] (\r_V_reg_94_reg[26] ),
        .\r_V_reg_94_reg[26]_0 (\r_V_reg_94_reg[26]_0 ),
        .\r_V_reg_94_reg[26]_1 (\r_V_reg_94_reg[26]_1 ),
        .\r_V_reg_94_reg[26]_2 (\r_V_reg_94_reg[26]_2 ),
        .\r_V_reg_94_reg[26]_3 (\r_V_reg_94_reg[26]_3 ),
        .\r_V_reg_94_reg[26]_4 (\r_V_reg_94_reg[26]_4 ),
        .\r_V_reg_94_reg[26]_5 (\r_V_reg_94_reg[26]_5 ));
endmodule

(* ORIG_REF_NAME = "rcReceiver_mul_43bkb" *) 
module design_1_rcReceiver_0_0_rcReceiver_mul_43bkb_11
   (p_reg__1,
    p_reg__1_0,
    p_reg__1_1,
    \tmp_94_reg_2970_reg[0] ,
    D,
    S,
    p_reg__1_2,
    p_reg__2,
    p_reg__1_3,
    p_reg__1_4,
    p_reg__2_0,
    p_reg__2_1,
    p_reg__2_2,
    p_reg__1_5,
    p_reg__1_6,
    p_reg__2_3,
    p_reg__1_7,
    DI,
    p_reg__2_4,
    p_reg__2_5,
    p_reg__2_6,
    p_reg__2_7,
    p_reg__2_8,
    p_reg__1_8,
    p_reg__1_9,
    p_reg__1_10,
    p_reg__1_11,
    p_reg__1_12,
    p_reg__1_13,
    p_reg__1_14,
    p_reg__1_15,
    p_reg__1_16,
    p_reg__1_17,
    p_reg__1_18,
    p_reg__2_9,
    p_reg__1_19,
    p_reg__2_10,
    \op_V_assign_0_7_reg_3043_reg[12] ,
    ap_ce_reg,
    ap_clk,
    A,
    B,
    O,
    CO,
    \r_V_reg_94_reg[26] ,
    \r_V_reg_94_reg[26]_0 ,
    Q,
    \ap_CS_iter0_fsm_reg[16] ,
    tmp_94_reg_2970,
    \r_V_reg_94_reg[26]_1 ,
    \r_V_reg_94_reg[16] ,
    \r_V_reg_94_reg[17] ,
    \r_V_reg_94_reg[19] ,
    \r_V_reg_94_reg[20] ,
    \r_V_reg_94_reg[23] ,
    \r_V_reg_94_reg[18] ,
    \r_V_reg_94_reg[18]_0 ,
    \r_V_reg_94_reg[24] ,
    \r_V_reg_94_reg[18]_1 ,
    \r_V_reg_94_reg[22] ,
    \r_V_reg_94_reg[19]_0 ,
    \r_V_reg_94_reg[26]_2 ,
    \r_V_reg_94_reg[22]_0 ,
    \r_V_reg_94_reg[26]_3 ,
    \r_V_reg_94_reg[23]_0 ,
    \r_V_reg_94_reg[26]_4 ,
    \r_V_reg_94_reg[26]_5 ,
    \r_V_reg_94_reg[26]_6 );
  output p_reg__1;
  output p_reg__1_0;
  output p_reg__1_1;
  output \tmp_94_reg_2970_reg[0] ;
  output [12:0]D;
  output [2:0]S;
  output [3:0]p_reg__1_2;
  output [3:0]p_reg__2;
  output [3:0]p_reg__1_3;
  output [3:0]p_reg__1_4;
  output [3:0]p_reg__2_0;
  output [3:0]p_reg__2_1;
  output [3:0]p_reg__2_2;
  output [3:0]p_reg__1_5;
  output [3:0]p_reg__1_6;
  output [2:0]p_reg__2_3;
  output [2:0]p_reg__1_7;
  output [2:0]DI;
  output [3:0]p_reg__2_4;
  output p_reg__2_5;
  output p_reg__2_6;
  output p_reg__2_7;
  output p_reg__2_8;
  output [3:0]p_reg__1_8;
  output p_reg__1_9;
  output p_reg__1_10;
  output p_reg__1_11;
  output p_reg__1_12;
  output [3:0]p_reg__1_13;
  output p_reg__1_14;
  output p_reg__1_15;
  output p_reg__1_16;
  output [0:0]p_reg__1_17;
  output [0:0]p_reg__1_18;
  output [2:0]p_reg__2_9;
  output [1:0]p_reg__1_19;
  output [1:0]p_reg__2_10;
  output [12:0]\op_V_assign_0_7_reg_3043_reg[12] ;
  input ap_ce_reg;
  input ap_clk;
  input [16:0]A;
  input [8:0]B;
  input [0:0]O;
  input [0:0]CO;
  input [3:0]\r_V_reg_94_reg[26] ;
  input [2:0]\r_V_reg_94_reg[26]_0 ;
  input [12:0]Q;
  input \ap_CS_iter0_fsm_reg[16] ;
  input tmp_94_reg_2970;
  input [10:0]\r_V_reg_94_reg[26]_1 ;
  input [0:0]\r_V_reg_94_reg[16] ;
  input [2:0]\r_V_reg_94_reg[17] ;
  input [1:0]\r_V_reg_94_reg[19] ;
  input [3:0]\r_V_reg_94_reg[20] ;
  input [3:0]\r_V_reg_94_reg[23] ;
  input [3:0]\r_V_reg_94_reg[18] ;
  input [2:0]\r_V_reg_94_reg[18]_0 ;
  input [3:0]\r_V_reg_94_reg[24] ;
  input [3:0]\r_V_reg_94_reg[18]_1 ;
  input [3:0]\r_V_reg_94_reg[22] ;
  input [3:0]\r_V_reg_94_reg[19]_0 ;
  input [1:0]\r_V_reg_94_reg[26]_2 ;
  input [3:0]\r_V_reg_94_reg[22]_0 ;
  input [3:0]\r_V_reg_94_reg[26]_3 ;
  input [3:0]\r_V_reg_94_reg[23]_0 ;
  input [0:0]\r_V_reg_94_reg[26]_4 ;
  input [0:0]\r_V_reg_94_reg[26]_5 ;
  input [0:0]\r_V_reg_94_reg[26]_6 ;

  wire [16:0]A;
  wire [8:0]B;
  wire [0:0]CO;
  wire [12:0]D;
  wire [2:0]DI;
  wire [0:0]O;
  wire [12:0]Q;
  wire [2:0]S;
  wire \ap_CS_iter0_fsm_reg[16] ;
  wire ap_ce_reg;
  wire ap_clk;
  wire [12:0]\op_V_assign_0_7_reg_3043_reg[12] ;
  wire p_reg__1;
  wire p_reg__1_0;
  wire p_reg__1_1;
  wire p_reg__1_10;
  wire p_reg__1_11;
  wire p_reg__1_12;
  wire [3:0]p_reg__1_13;
  wire p_reg__1_14;
  wire p_reg__1_15;
  wire p_reg__1_16;
  wire [0:0]p_reg__1_17;
  wire [0:0]p_reg__1_18;
  wire [1:0]p_reg__1_19;
  wire [3:0]p_reg__1_2;
  wire [3:0]p_reg__1_3;
  wire [3:0]p_reg__1_4;
  wire [3:0]p_reg__1_5;
  wire [3:0]p_reg__1_6;
  wire [2:0]p_reg__1_7;
  wire [3:0]p_reg__1_8;
  wire p_reg__1_9;
  wire [3:0]p_reg__2;
  wire [3:0]p_reg__2_0;
  wire [3:0]p_reg__2_1;
  wire [1:0]p_reg__2_10;
  wire [3:0]p_reg__2_2;
  wire [2:0]p_reg__2_3;
  wire [3:0]p_reg__2_4;
  wire p_reg__2_5;
  wire p_reg__2_6;
  wire p_reg__2_7;
  wire p_reg__2_8;
  wire [2:0]p_reg__2_9;
  wire [0:0]\r_V_reg_94_reg[16] ;
  wire [2:0]\r_V_reg_94_reg[17] ;
  wire [3:0]\r_V_reg_94_reg[18] ;
  wire [2:0]\r_V_reg_94_reg[18]_0 ;
  wire [3:0]\r_V_reg_94_reg[18]_1 ;
  wire [1:0]\r_V_reg_94_reg[19] ;
  wire [3:0]\r_V_reg_94_reg[19]_0 ;
  wire [3:0]\r_V_reg_94_reg[20] ;
  wire [3:0]\r_V_reg_94_reg[22] ;
  wire [3:0]\r_V_reg_94_reg[22]_0 ;
  wire [3:0]\r_V_reg_94_reg[23] ;
  wire [3:0]\r_V_reg_94_reg[23]_0 ;
  wire [3:0]\r_V_reg_94_reg[24] ;
  wire [3:0]\r_V_reg_94_reg[26] ;
  wire [2:0]\r_V_reg_94_reg[26]_0 ;
  wire [10:0]\r_V_reg_94_reg[26]_1 ;
  wire [1:0]\r_V_reg_94_reg[26]_2 ;
  wire [3:0]\r_V_reg_94_reg[26]_3 ;
  wire [0:0]\r_V_reg_94_reg[26]_4 ;
  wire [0:0]\r_V_reg_94_reg[26]_5 ;
  wire [0:0]\r_V_reg_94_reg[26]_6 ;
  wire tmp_94_reg_2970;
  wire \tmp_94_reg_2970_reg[0] ;

  design_1_rcReceiver_0_0_rcReceiver_mul_43bkb_MulnS_0_12 rcReceiver_mul_43bkb_MulnS_0_U
       (.A(A),
        .B(B),
        .CO(CO),
        .D(D),
        .DI(DI),
        .O(O),
        .Q(Q),
        .S(S),
        .\ap_CS_iter0_fsm_reg[16] (\ap_CS_iter0_fsm_reg[16] ),
        .ap_ce_reg(ap_ce_reg),
        .ap_clk(ap_clk),
        .\op_V_assign_0_7_reg_3043_reg[12] (\op_V_assign_0_7_reg_3043_reg[12] ),
        .p_reg__1_0(p_reg__1),
        .p_reg__1_1(p_reg__1_0),
        .p_reg__1_10(p_reg__1_9),
        .p_reg__1_11(p_reg__1_10),
        .p_reg__1_12(p_reg__1_11),
        .p_reg__1_13(p_reg__1_12),
        .p_reg__1_14(p_reg__1_13),
        .p_reg__1_15(p_reg__1_14),
        .p_reg__1_16(p_reg__1_15),
        .p_reg__1_17(p_reg__1_16),
        .p_reg__1_18(p_reg__1_17),
        .p_reg__1_19(p_reg__1_18),
        .p_reg__1_2(p_reg__1_1),
        .p_reg__1_20(p_reg__1_19),
        .p_reg__1_3(p_reg__1_2),
        .p_reg__1_4(p_reg__1_3),
        .p_reg__1_5(p_reg__1_4),
        .p_reg__1_6(p_reg__1_5),
        .p_reg__1_7(p_reg__1_6),
        .p_reg__1_8(p_reg__1_7),
        .p_reg__1_9(p_reg__1_8),
        .p_reg__2_0(p_reg__2),
        .p_reg__2_1(p_reg__2_0),
        .p_reg__2_10(p_reg__2_9),
        .p_reg__2_11(p_reg__2_10),
        .p_reg__2_2(p_reg__2_1),
        .p_reg__2_3(p_reg__2_2),
        .p_reg__2_4(p_reg__2_3),
        .p_reg__2_5(p_reg__2_4),
        .p_reg__2_6(p_reg__2_5),
        .p_reg__2_7(p_reg__2_6),
        .p_reg__2_8(p_reg__2_7),
        .p_reg__2_9(p_reg__2_8),
        .\r_V_reg_94_reg[16] (\r_V_reg_94_reg[16] ),
        .\r_V_reg_94_reg[17] (\r_V_reg_94_reg[17] ),
        .\r_V_reg_94_reg[18] (\r_V_reg_94_reg[18] ),
        .\r_V_reg_94_reg[18]_0 (\r_V_reg_94_reg[18]_0 ),
        .\r_V_reg_94_reg[18]_1 (\r_V_reg_94_reg[18]_1 ),
        .\r_V_reg_94_reg[19] (\r_V_reg_94_reg[19] ),
        .\r_V_reg_94_reg[19]_0 (\r_V_reg_94_reg[19]_0 ),
        .\r_V_reg_94_reg[20] (\r_V_reg_94_reg[20] ),
        .\r_V_reg_94_reg[22] (\r_V_reg_94_reg[22] ),
        .\r_V_reg_94_reg[22]_0 (\r_V_reg_94_reg[22]_0 ),
        .\r_V_reg_94_reg[23] (\r_V_reg_94_reg[23] ),
        .\r_V_reg_94_reg[23]_0 (\r_V_reg_94_reg[23]_0 ),
        .\r_V_reg_94_reg[24] (\r_V_reg_94_reg[24] ),
        .\r_V_reg_94_reg[26] (\r_V_reg_94_reg[26] ),
        .\r_V_reg_94_reg[26]_0 (\r_V_reg_94_reg[26]_0 ),
        .\r_V_reg_94_reg[26]_1 (\r_V_reg_94_reg[26]_1 ),
        .\r_V_reg_94_reg[26]_2 (\r_V_reg_94_reg[26]_2 ),
        .\r_V_reg_94_reg[26]_3 (\r_V_reg_94_reg[26]_3 ),
        .\r_V_reg_94_reg[26]_4 (\r_V_reg_94_reg[26]_4 ),
        .\r_V_reg_94_reg[26]_5 (\r_V_reg_94_reg[26]_5 ),
        .\r_V_reg_94_reg[26]_6 (\r_V_reg_94_reg[26]_6 ),
        .tmp_94_reg_2970(tmp_94_reg_2970),
        .\tmp_94_reg_2970_reg[0] (\tmp_94_reg_2970_reg[0] ));
endmodule

(* ORIG_REF_NAME = "rcReceiver_mul_43bkb" *) 
module design_1_rcReceiver_0_0_rcReceiver_mul_43bkb_5
   (p_reg__1,
    p_reg__1_0,
    p_reg__1_1,
    S,
    p_reg__1_2,
    p_reg__2__0,
    p_reg__1_3,
    p_reg__1_4,
    p_reg__2__0_0,
    p_reg__2__0_1,
    p_reg__2__0_2,
    p_reg__1_5,
    p_reg__1_6,
    p_reg__2__0_3,
    p_reg__1_7,
    DI,
    p_reg__2__0_4,
    p_reg__2__0_5,
    p_reg__2__0_6,
    p_reg__2__0_7,
    p_reg__2__0_8,
    p_reg__1_8,
    p_reg__1_9,
    p_reg__1_10,
    p_reg__1_11,
    p_reg__1_12,
    p_reg__1_13,
    p_reg__1_14,
    p_reg__1_15,
    p_reg__1_16,
    p_reg__1_17,
    p_reg__1_18,
    p_reg__2__0_9,
    p_reg__1_19,
    p_reg__2__0_10,
    \p_Val2_1_reg_2928_reg[12] ,
    D,
    ap_ce_reg,
    ap_clk,
    A,
    B,
    O,
    CO,
    \r_V_reg_94_reg[26] ,
    \r_V_reg_94_reg[26]_0 ,
    Q,
    \r_V_reg_94_reg[16] ,
    \r_V_reg_94_reg[17] ,
    \r_V_reg_94_reg[19] ,
    \r_V_reg_94_reg[20] ,
    \r_V_reg_94_reg[23] ,
    \r_V_reg_94_reg[18] ,
    \r_V_reg_94_reg[18]_0 ,
    \r_V_reg_94_reg[24] ,
    \r_V_reg_94_reg[18]_1 ,
    \r_V_reg_94_reg[22] ,
    \r_V_reg_94_reg[19]_0 ,
    \r_V_reg_94_reg[26]_1 ,
    \r_V_reg_94_reg[22]_0 ,
    \r_V_reg_94_reg[26]_2 ,
    \r_V_reg_94_reg[23]_0 ,
    \r_V_reg_94_reg[26]_3 ,
    \r_V_reg_94_reg[26]_4 ,
    \r_V_reg_94_reg[26]_5 ,
    \ap_return_int_reg_reg[12] );
  output p_reg__1;
  output p_reg__1_0;
  output p_reg__1_1;
  output [2:0]S;
  output [3:0]p_reg__1_2;
  output [3:0]p_reg__2__0;
  output [3:0]p_reg__1_3;
  output [3:0]p_reg__1_4;
  output [3:0]p_reg__2__0_0;
  output [3:0]p_reg__2__0_1;
  output [3:0]p_reg__2__0_2;
  output [3:0]p_reg__1_5;
  output [3:0]p_reg__1_6;
  output [2:0]p_reg__2__0_3;
  output [2:0]p_reg__1_7;
  output [2:0]DI;
  output [3:0]p_reg__2__0_4;
  output p_reg__2__0_5;
  output p_reg__2__0_6;
  output p_reg__2__0_7;
  output p_reg__2__0_8;
  output [3:0]p_reg__1_8;
  output p_reg__1_9;
  output p_reg__1_10;
  output p_reg__1_11;
  output p_reg__1_12;
  output [3:0]p_reg__1_13;
  output p_reg__1_14;
  output p_reg__1_15;
  output p_reg__1_16;
  output [0:0]p_reg__1_17;
  output [0:0]p_reg__1_18;
  output [2:0]p_reg__2__0_9;
  output [1:0]p_reg__1_19;
  output [1:0]p_reg__2__0_10;
  output [12:0]\p_Val2_1_reg_2928_reg[12] ;
  output [12:0]D;
  input ap_ce_reg;
  input ap_clk;
  input [16:0]A;
  input [8:0]B;
  input [0:0]O;
  input [0:0]CO;
  input [3:0]\r_V_reg_94_reg[26] ;
  input [2:0]\r_V_reg_94_reg[26]_0 ;
  input [10:0]Q;
  input [0:0]\r_V_reg_94_reg[16] ;
  input [2:0]\r_V_reg_94_reg[17] ;
  input [1:0]\r_V_reg_94_reg[19] ;
  input [3:0]\r_V_reg_94_reg[20] ;
  input [3:0]\r_V_reg_94_reg[23] ;
  input [3:0]\r_V_reg_94_reg[18] ;
  input [2:0]\r_V_reg_94_reg[18]_0 ;
  input [3:0]\r_V_reg_94_reg[24] ;
  input [3:0]\r_V_reg_94_reg[18]_1 ;
  input [3:0]\r_V_reg_94_reg[22] ;
  input [3:0]\r_V_reg_94_reg[19]_0 ;
  input [1:0]\r_V_reg_94_reg[26]_1 ;
  input [3:0]\r_V_reg_94_reg[22]_0 ;
  input [3:0]\r_V_reg_94_reg[26]_2 ;
  input [3:0]\r_V_reg_94_reg[23]_0 ;
  input [0:0]\r_V_reg_94_reg[26]_3 ;
  input [0:0]\r_V_reg_94_reg[26]_4 ;
  input [0:0]\r_V_reg_94_reg[26]_5 ;
  input [12:0]\ap_return_int_reg_reg[12] ;

  wire [16:0]A;
  wire [8:0]B;
  wire [0:0]CO;
  wire [12:0]D;
  wire [2:0]DI;
  wire [0:0]O;
  wire [10:0]Q;
  wire [2:0]S;
  wire ap_ce_reg;
  wire ap_clk;
  wire [12:0]\ap_return_int_reg_reg[12] ;
  wire [12:0]\p_Val2_1_reg_2928_reg[12] ;
  wire p_reg__1;
  wire p_reg__1_0;
  wire p_reg__1_1;
  wire p_reg__1_10;
  wire p_reg__1_11;
  wire p_reg__1_12;
  wire [3:0]p_reg__1_13;
  wire p_reg__1_14;
  wire p_reg__1_15;
  wire p_reg__1_16;
  wire [0:0]p_reg__1_17;
  wire [0:0]p_reg__1_18;
  wire [1:0]p_reg__1_19;
  wire [3:0]p_reg__1_2;
  wire [3:0]p_reg__1_3;
  wire [3:0]p_reg__1_4;
  wire [3:0]p_reg__1_5;
  wire [3:0]p_reg__1_6;
  wire [2:0]p_reg__1_7;
  wire [3:0]p_reg__1_8;
  wire p_reg__1_9;
  wire [3:0]p_reg__2__0;
  wire [3:0]p_reg__2__0_0;
  wire [3:0]p_reg__2__0_1;
  wire [1:0]p_reg__2__0_10;
  wire [3:0]p_reg__2__0_2;
  wire [2:0]p_reg__2__0_3;
  wire [3:0]p_reg__2__0_4;
  wire p_reg__2__0_5;
  wire p_reg__2__0_6;
  wire p_reg__2__0_7;
  wire p_reg__2__0_8;
  wire [2:0]p_reg__2__0_9;
  wire [0:0]\r_V_reg_94_reg[16] ;
  wire [2:0]\r_V_reg_94_reg[17] ;
  wire [3:0]\r_V_reg_94_reg[18] ;
  wire [2:0]\r_V_reg_94_reg[18]_0 ;
  wire [3:0]\r_V_reg_94_reg[18]_1 ;
  wire [1:0]\r_V_reg_94_reg[19] ;
  wire [3:0]\r_V_reg_94_reg[19]_0 ;
  wire [3:0]\r_V_reg_94_reg[20] ;
  wire [3:0]\r_V_reg_94_reg[22] ;
  wire [3:0]\r_V_reg_94_reg[22]_0 ;
  wire [3:0]\r_V_reg_94_reg[23] ;
  wire [3:0]\r_V_reg_94_reg[23]_0 ;
  wire [3:0]\r_V_reg_94_reg[24] ;
  wire [3:0]\r_V_reg_94_reg[26] ;
  wire [2:0]\r_V_reg_94_reg[26]_0 ;
  wire [1:0]\r_V_reg_94_reg[26]_1 ;
  wire [3:0]\r_V_reg_94_reg[26]_2 ;
  wire [0:0]\r_V_reg_94_reg[26]_3 ;
  wire [0:0]\r_V_reg_94_reg[26]_4 ;
  wire [0:0]\r_V_reg_94_reg[26]_5 ;

  design_1_rcReceiver_0_0_rcReceiver_mul_43bkb_MulnS_0_6 rcReceiver_mul_43bkb_MulnS_0_U
       (.A(A),
        .B(B),
        .CO(CO),
        .D(D),
        .DI(DI),
        .O(O),
        .Q(Q),
        .S(S),
        .ap_ce_reg(ap_ce_reg),
        .ap_clk(ap_clk),
        .\ap_return_int_reg_reg[12] (\ap_return_int_reg_reg[12] ),
        .\p_Val2_1_reg_2928_reg[12] (\p_Val2_1_reg_2928_reg[12] ),
        .p_reg__1_0(p_reg__1),
        .p_reg__1_1(p_reg__1_0),
        .p_reg__1_10(p_reg__1_9),
        .p_reg__1_11(p_reg__1_10),
        .p_reg__1_12(p_reg__1_11),
        .p_reg__1_13(p_reg__1_12),
        .p_reg__1_14(p_reg__1_13),
        .p_reg__1_15(p_reg__1_14),
        .p_reg__1_16(p_reg__1_15),
        .p_reg__1_17(p_reg__1_16),
        .p_reg__1_18(p_reg__1_17),
        .p_reg__1_19(p_reg__1_18),
        .p_reg__1_2(p_reg__1_1),
        .p_reg__1_20(p_reg__1_19),
        .p_reg__1_3(p_reg__1_2),
        .p_reg__1_4(p_reg__1_3),
        .p_reg__1_5(p_reg__1_4),
        .p_reg__1_6(p_reg__1_5),
        .p_reg__1_7(p_reg__1_6),
        .p_reg__1_8(p_reg__1_7),
        .p_reg__1_9(p_reg__1_8),
        .p_reg__2__0_0(p_reg__2__0),
        .p_reg__2__0_1(p_reg__2__0_0),
        .p_reg__2__0_10(p_reg__2__0_9),
        .p_reg__2__0_11(p_reg__2__0_10),
        .p_reg__2__0_2(p_reg__2__0_1),
        .p_reg__2__0_3(p_reg__2__0_2),
        .p_reg__2__0_4(p_reg__2__0_3),
        .p_reg__2__0_5(p_reg__2__0_4),
        .p_reg__2__0_6(p_reg__2__0_5),
        .p_reg__2__0_7(p_reg__2__0_6),
        .p_reg__2__0_8(p_reg__2__0_7),
        .p_reg__2__0_9(p_reg__2__0_8),
        .\r_V_reg_94_reg[16] (\r_V_reg_94_reg[16] ),
        .\r_V_reg_94_reg[17] (\r_V_reg_94_reg[17] ),
        .\r_V_reg_94_reg[18] (\r_V_reg_94_reg[18] ),
        .\r_V_reg_94_reg[18]_0 (\r_V_reg_94_reg[18]_0 ),
        .\r_V_reg_94_reg[18]_1 (\r_V_reg_94_reg[18]_1 ),
        .\r_V_reg_94_reg[19] (\r_V_reg_94_reg[19] ),
        .\r_V_reg_94_reg[19]_0 (\r_V_reg_94_reg[19]_0 ),
        .\r_V_reg_94_reg[20] (\r_V_reg_94_reg[20] ),
        .\r_V_reg_94_reg[22] (\r_V_reg_94_reg[22] ),
        .\r_V_reg_94_reg[22]_0 (\r_V_reg_94_reg[22]_0 ),
        .\r_V_reg_94_reg[23] (\r_V_reg_94_reg[23] ),
        .\r_V_reg_94_reg[23]_0 (\r_V_reg_94_reg[23]_0 ),
        .\r_V_reg_94_reg[24] (\r_V_reg_94_reg[24] ),
        .\r_V_reg_94_reg[26] (\r_V_reg_94_reg[26] ),
        .\r_V_reg_94_reg[26]_0 (\r_V_reg_94_reg[26]_0 ),
        .\r_V_reg_94_reg[26]_1 (\r_V_reg_94_reg[26]_1 ),
        .\r_V_reg_94_reg[26]_2 (\r_V_reg_94_reg[26]_2 ),
        .\r_V_reg_94_reg[26]_3 (\r_V_reg_94_reg[26]_3 ),
        .\r_V_reg_94_reg[26]_4 (\r_V_reg_94_reg[26]_4 ),
        .\r_V_reg_94_reg[26]_5 (\r_V_reg_94_reg[26]_5 ));
endmodule

(* ORIG_REF_NAME = "rcReceiver_mul_43bkb" *) 
module design_1_rcReceiver_0_0_rcReceiver_mul_43bkb_7
   (p_reg__1__0,
    p_reg__1__0_0,
    p_reg__1__0_1,
    S,
    p_reg__1__0_2,
    p_reg__2,
    p_reg__1__0_3,
    p_reg__1__0_4,
    p_reg__2_0,
    p_reg__2_1,
    p_reg__2_2,
    p_reg__1__0_5,
    p_reg__1__0_6,
    p_reg__2_3,
    p_reg__1__0_7,
    DI,
    p_reg__2_4,
    p_reg__2_5,
    p_reg__2_6,
    p_reg__2_7,
    p_reg__2_8,
    p_reg__1__0_8,
    p_reg__1__0_9,
    p_reg__1__0_10,
    p_reg__1__0_11,
    p_reg__1__0_12,
    p_reg__1__0_13,
    p_reg__1__0_14,
    p_reg__1__0_15,
    p_reg__1__0_16,
    p_reg__1__0_17,
    p_reg__1__0_18,
    p_reg__2_9,
    p_reg__1__0_19,
    p_reg__2_10,
    \p_Val2_10_reg_2922_reg[12] ,
    D,
    E,
    ap_clk,
    A,
    B,
    O,
    CO,
    \r_V_reg_94_reg[26] ,
    \r_V_reg_94_reg[26]_0 ,
    Q,
    \r_V_reg_94_reg[16] ,
    \r_V_reg_94_reg[17] ,
    \r_V_reg_94_reg[19] ,
    \r_V_reg_94_reg[20] ,
    \r_V_reg_94_reg[23] ,
    \r_V_reg_94_reg[18] ,
    \r_V_reg_94_reg[18]_0 ,
    \r_V_reg_94_reg[24] ,
    \r_V_reg_94_reg[18]_1 ,
    \r_V_reg_94_reg[22] ,
    \r_V_reg_94_reg[19]_0 ,
    \r_V_reg_94_reg[26]_1 ,
    \r_V_reg_94_reg[22]_0 ,
    \r_V_reg_94_reg[26]_2 ,
    \r_V_reg_94_reg[23]_0 ,
    \r_V_reg_94_reg[26]_3 ,
    \r_V_reg_94_reg[26]_4 ,
    \r_V_reg_94_reg[26]_5 ,
    \ap_return_int_reg_reg[12] );
  output p_reg__1__0;
  output p_reg__1__0_0;
  output p_reg__1__0_1;
  output [2:0]S;
  output [3:0]p_reg__1__0_2;
  output [3:0]p_reg__2;
  output [3:0]p_reg__1__0_3;
  output [3:0]p_reg__1__0_4;
  output [3:0]p_reg__2_0;
  output [3:0]p_reg__2_1;
  output [3:0]p_reg__2_2;
  output [3:0]p_reg__1__0_5;
  output [3:0]p_reg__1__0_6;
  output [2:0]p_reg__2_3;
  output [2:0]p_reg__1__0_7;
  output [2:0]DI;
  output [3:0]p_reg__2_4;
  output p_reg__2_5;
  output p_reg__2_6;
  output p_reg__2_7;
  output p_reg__2_8;
  output [3:0]p_reg__1__0_8;
  output p_reg__1__0_9;
  output p_reg__1__0_10;
  output p_reg__1__0_11;
  output p_reg__1__0_12;
  output [3:0]p_reg__1__0_13;
  output p_reg__1__0_14;
  output p_reg__1__0_15;
  output p_reg__1__0_16;
  output [0:0]p_reg__1__0_17;
  output [0:0]p_reg__1__0_18;
  output [2:0]p_reg__2_9;
  output [1:0]p_reg__1__0_19;
  output [1:0]p_reg__2_10;
  output [12:0]\p_Val2_10_reg_2922_reg[12] ;
  output [12:0]D;
  input [0:0]E;
  input ap_clk;
  input [16:0]A;
  input [8:0]B;
  input [0:0]O;
  input [0:0]CO;
  input [3:0]\r_V_reg_94_reg[26] ;
  input [2:0]\r_V_reg_94_reg[26]_0 ;
  input [10:0]Q;
  input [0:0]\r_V_reg_94_reg[16] ;
  input [2:0]\r_V_reg_94_reg[17] ;
  input [1:0]\r_V_reg_94_reg[19] ;
  input [3:0]\r_V_reg_94_reg[20] ;
  input [3:0]\r_V_reg_94_reg[23] ;
  input [3:0]\r_V_reg_94_reg[18] ;
  input [2:0]\r_V_reg_94_reg[18]_0 ;
  input [3:0]\r_V_reg_94_reg[24] ;
  input [3:0]\r_V_reg_94_reg[18]_1 ;
  input [3:0]\r_V_reg_94_reg[22] ;
  input [3:0]\r_V_reg_94_reg[19]_0 ;
  input [1:0]\r_V_reg_94_reg[26]_1 ;
  input [3:0]\r_V_reg_94_reg[22]_0 ;
  input [3:0]\r_V_reg_94_reg[26]_2 ;
  input [3:0]\r_V_reg_94_reg[23]_0 ;
  input [0:0]\r_V_reg_94_reg[26]_3 ;
  input [0:0]\r_V_reg_94_reg[26]_4 ;
  input [0:0]\r_V_reg_94_reg[26]_5 ;
  input [12:0]\ap_return_int_reg_reg[12] ;

  wire [16:0]A;
  wire [8:0]B;
  wire [0:0]CO;
  wire [12:0]D;
  wire [2:0]DI;
  wire [0:0]E;
  wire [0:0]O;
  wire [10:0]Q;
  wire [2:0]S;
  wire ap_clk;
  wire [12:0]\ap_return_int_reg_reg[12] ;
  wire [12:0]\p_Val2_10_reg_2922_reg[12] ;
  wire p_reg__1__0;
  wire p_reg__1__0_0;
  wire p_reg__1__0_1;
  wire p_reg__1__0_10;
  wire p_reg__1__0_11;
  wire p_reg__1__0_12;
  wire [3:0]p_reg__1__0_13;
  wire p_reg__1__0_14;
  wire p_reg__1__0_15;
  wire p_reg__1__0_16;
  wire [0:0]p_reg__1__0_17;
  wire [0:0]p_reg__1__0_18;
  wire [1:0]p_reg__1__0_19;
  wire [3:0]p_reg__1__0_2;
  wire [3:0]p_reg__1__0_3;
  wire [3:0]p_reg__1__0_4;
  wire [3:0]p_reg__1__0_5;
  wire [3:0]p_reg__1__0_6;
  wire [2:0]p_reg__1__0_7;
  wire [3:0]p_reg__1__0_8;
  wire p_reg__1__0_9;
  wire [3:0]p_reg__2;
  wire [3:0]p_reg__2_0;
  wire [3:0]p_reg__2_1;
  wire [1:0]p_reg__2_10;
  wire [3:0]p_reg__2_2;
  wire [2:0]p_reg__2_3;
  wire [3:0]p_reg__2_4;
  wire p_reg__2_5;
  wire p_reg__2_6;
  wire p_reg__2_7;
  wire p_reg__2_8;
  wire [2:0]p_reg__2_9;
  wire [0:0]\r_V_reg_94_reg[16] ;
  wire [2:0]\r_V_reg_94_reg[17] ;
  wire [3:0]\r_V_reg_94_reg[18] ;
  wire [2:0]\r_V_reg_94_reg[18]_0 ;
  wire [3:0]\r_V_reg_94_reg[18]_1 ;
  wire [1:0]\r_V_reg_94_reg[19] ;
  wire [3:0]\r_V_reg_94_reg[19]_0 ;
  wire [3:0]\r_V_reg_94_reg[20] ;
  wire [3:0]\r_V_reg_94_reg[22] ;
  wire [3:0]\r_V_reg_94_reg[22]_0 ;
  wire [3:0]\r_V_reg_94_reg[23] ;
  wire [3:0]\r_V_reg_94_reg[23]_0 ;
  wire [3:0]\r_V_reg_94_reg[24] ;
  wire [3:0]\r_V_reg_94_reg[26] ;
  wire [2:0]\r_V_reg_94_reg[26]_0 ;
  wire [1:0]\r_V_reg_94_reg[26]_1 ;
  wire [3:0]\r_V_reg_94_reg[26]_2 ;
  wire [0:0]\r_V_reg_94_reg[26]_3 ;
  wire [0:0]\r_V_reg_94_reg[26]_4 ;
  wire [0:0]\r_V_reg_94_reg[26]_5 ;

  design_1_rcReceiver_0_0_rcReceiver_mul_43bkb_MulnS_0_8 rcReceiver_mul_43bkb_MulnS_0_U
       (.A(A),
        .B(B),
        .CO(CO),
        .D(D),
        .DI(DI),
        .E(E),
        .O(O),
        .Q(Q),
        .S(S),
        .ap_clk(ap_clk),
        .\ap_return_int_reg_reg[12] (\ap_return_int_reg_reg[12] ),
        .\p_Val2_10_reg_2922_reg[12] (\p_Val2_10_reg_2922_reg[12] ),
        .p_reg__1__0_0(p_reg__1__0),
        .p_reg__1__0_1(p_reg__1__0_0),
        .p_reg__1__0_10(p_reg__1__0_9),
        .p_reg__1__0_11(p_reg__1__0_10),
        .p_reg__1__0_12(p_reg__1__0_11),
        .p_reg__1__0_13(p_reg__1__0_12),
        .p_reg__1__0_14(p_reg__1__0_13),
        .p_reg__1__0_15(p_reg__1__0_14),
        .p_reg__1__0_16(p_reg__1__0_15),
        .p_reg__1__0_17(p_reg__1__0_16),
        .p_reg__1__0_18(p_reg__1__0_17),
        .p_reg__1__0_19(p_reg__1__0_18),
        .p_reg__1__0_2(p_reg__1__0_1),
        .p_reg__1__0_20(p_reg__1__0_19),
        .p_reg__1__0_3(p_reg__1__0_2),
        .p_reg__1__0_4(p_reg__1__0_3),
        .p_reg__1__0_5(p_reg__1__0_4),
        .p_reg__1__0_6(p_reg__1__0_5),
        .p_reg__1__0_7(p_reg__1__0_6),
        .p_reg__1__0_8(p_reg__1__0_7),
        .p_reg__1__0_9(p_reg__1__0_8),
        .p_reg__2_0(p_reg__2),
        .p_reg__2_1(p_reg__2_0),
        .p_reg__2_10(p_reg__2_9),
        .p_reg__2_11(p_reg__2_10),
        .p_reg__2_2(p_reg__2_1),
        .p_reg__2_3(p_reg__2_2),
        .p_reg__2_4(p_reg__2_3),
        .p_reg__2_5(p_reg__2_4),
        .p_reg__2_6(p_reg__2_5),
        .p_reg__2_7(p_reg__2_6),
        .p_reg__2_8(p_reg__2_7),
        .p_reg__2_9(p_reg__2_8),
        .\r_V_reg_94_reg[16] (\r_V_reg_94_reg[16] ),
        .\r_V_reg_94_reg[17] (\r_V_reg_94_reg[17] ),
        .\r_V_reg_94_reg[18] (\r_V_reg_94_reg[18] ),
        .\r_V_reg_94_reg[18]_0 (\r_V_reg_94_reg[18]_0 ),
        .\r_V_reg_94_reg[18]_1 (\r_V_reg_94_reg[18]_1 ),
        .\r_V_reg_94_reg[19] (\r_V_reg_94_reg[19] ),
        .\r_V_reg_94_reg[19]_0 (\r_V_reg_94_reg[19]_0 ),
        .\r_V_reg_94_reg[20] (\r_V_reg_94_reg[20] ),
        .\r_V_reg_94_reg[22] (\r_V_reg_94_reg[22] ),
        .\r_V_reg_94_reg[22]_0 (\r_V_reg_94_reg[22]_0 ),
        .\r_V_reg_94_reg[23] (\r_V_reg_94_reg[23] ),
        .\r_V_reg_94_reg[23]_0 (\r_V_reg_94_reg[23]_0 ),
        .\r_V_reg_94_reg[24] (\r_V_reg_94_reg[24] ),
        .\r_V_reg_94_reg[26] (\r_V_reg_94_reg[26] ),
        .\r_V_reg_94_reg[26]_0 (\r_V_reg_94_reg[26]_0 ),
        .\r_V_reg_94_reg[26]_1 (\r_V_reg_94_reg[26]_1 ),
        .\r_V_reg_94_reg[26]_2 (\r_V_reg_94_reg[26]_2 ),
        .\r_V_reg_94_reg[26]_3 (\r_V_reg_94_reg[26]_3 ),
        .\r_V_reg_94_reg[26]_4 (\r_V_reg_94_reg[26]_4 ),
        .\r_V_reg_94_reg[26]_5 (\r_V_reg_94_reg[26]_5 ));
endmodule

(* ORIG_REF_NAME = "rcReceiver_mul_43bkb" *) 
module design_1_rcReceiver_0_0_rcReceiver_mul_43bkb_9
   (p_reg__1,
    p_reg__1_0,
    p_reg__1_1,
    \op_V_assign_0_5_reg_2960_reg[11] ,
    D,
    \op_V_assign_0_5_reg_2960_reg[12] ,
    S,
    p_reg__1_2,
    p_reg__2,
    p_reg__1_3,
    p_reg__1_4,
    p_reg__2_0,
    p_reg__2_1,
    p_reg__2_2,
    p_reg__1_5,
    p_reg__1_6,
    p_reg__2_3,
    p_reg__1_7,
    DI,
    p_reg__2_4,
    p_reg__2_5,
    p_reg__2_6,
    p_reg__2_7,
    p_reg__2_8,
    p_reg__1_8,
    p_reg__1_9,
    p_reg__1_10,
    p_reg__1_11,
    p_reg__1_12,
    p_reg__1_13,
    p_reg__1_14,
    p_reg__1_15,
    p_reg__1_16,
    p_reg__1_17,
    p_reg__1_18,
    p_reg__2_9,
    p_reg__1_19,
    p_reg__2_10,
    \p_Val2_9_reg_2916_reg[12] ,
    ap_ce_reg,
    ap_clk,
    A,
    B,
    O,
    CO,
    \r_V_reg_94_reg[26] ,
    \r_V_reg_94_reg[26]_0 ,
    Q,
    \ap_CS_iter0_fsm_reg[16] ,
    op_V_assign_0_5_reg_2960,
    \r_V_reg_94_reg[26]_1 ,
    \r_V_reg_94_reg[16] ,
    \r_V_reg_94_reg[17] ,
    \r_V_reg_94_reg[19] ,
    \r_V_reg_94_reg[20] ,
    \r_V_reg_94_reg[23] ,
    \r_V_reg_94_reg[18] ,
    \r_V_reg_94_reg[18]_0 ,
    \r_V_reg_94_reg[24] ,
    \r_V_reg_94_reg[18]_1 ,
    \r_V_reg_94_reg[22] ,
    \r_V_reg_94_reg[19]_0 ,
    \r_V_reg_94_reg[26]_2 ,
    \r_V_reg_94_reg[22]_0 ,
    \r_V_reg_94_reg[26]_3 ,
    \r_V_reg_94_reg[23]_0 ,
    \r_V_reg_94_reg[26]_4 ,
    \r_V_reg_94_reg[26]_5 ,
    \r_V_reg_94_reg[26]_6 );
  output p_reg__1;
  output p_reg__1_0;
  output p_reg__1_1;
  output \op_V_assign_0_5_reg_2960_reg[11] ;
  output [12:0]D;
  output \op_V_assign_0_5_reg_2960_reg[12] ;
  output [2:0]S;
  output [3:0]p_reg__1_2;
  output [3:0]p_reg__2;
  output [3:0]p_reg__1_3;
  output [3:0]p_reg__1_4;
  output [3:0]p_reg__2_0;
  output [3:0]p_reg__2_1;
  output [3:0]p_reg__2_2;
  output [3:0]p_reg__1_5;
  output [3:0]p_reg__1_6;
  output [2:0]p_reg__2_3;
  output [2:0]p_reg__1_7;
  output [2:0]DI;
  output [3:0]p_reg__2_4;
  output p_reg__2_5;
  output p_reg__2_6;
  output p_reg__2_7;
  output p_reg__2_8;
  output [3:0]p_reg__1_8;
  output p_reg__1_9;
  output p_reg__1_10;
  output p_reg__1_11;
  output p_reg__1_12;
  output [3:0]p_reg__1_13;
  output p_reg__1_14;
  output p_reg__1_15;
  output p_reg__1_16;
  output [0:0]p_reg__1_17;
  output [0:0]p_reg__1_18;
  output [2:0]p_reg__2_9;
  output [1:0]p_reg__1_19;
  output [1:0]p_reg__2_10;
  output [12:0]\p_Val2_9_reg_2916_reg[12] ;
  input ap_ce_reg;
  input ap_clk;
  input [16:0]A;
  input [8:0]B;
  input [0:0]O;
  input [0:0]CO;
  input [3:0]\r_V_reg_94_reg[26] ;
  input [2:0]\r_V_reg_94_reg[26]_0 ;
  input [12:0]Q;
  input \ap_CS_iter0_fsm_reg[16] ;
  input [1:0]op_V_assign_0_5_reg_2960;
  input [10:0]\r_V_reg_94_reg[26]_1 ;
  input [0:0]\r_V_reg_94_reg[16] ;
  input [2:0]\r_V_reg_94_reg[17] ;
  input [1:0]\r_V_reg_94_reg[19] ;
  input [3:0]\r_V_reg_94_reg[20] ;
  input [3:0]\r_V_reg_94_reg[23] ;
  input [3:0]\r_V_reg_94_reg[18] ;
  input [2:0]\r_V_reg_94_reg[18]_0 ;
  input [3:0]\r_V_reg_94_reg[24] ;
  input [3:0]\r_V_reg_94_reg[18]_1 ;
  input [3:0]\r_V_reg_94_reg[22] ;
  input [3:0]\r_V_reg_94_reg[19]_0 ;
  input [1:0]\r_V_reg_94_reg[26]_2 ;
  input [3:0]\r_V_reg_94_reg[22]_0 ;
  input [3:0]\r_V_reg_94_reg[26]_3 ;
  input [3:0]\r_V_reg_94_reg[23]_0 ;
  input [0:0]\r_V_reg_94_reg[26]_4 ;
  input [0:0]\r_V_reg_94_reg[26]_5 ;
  input [0:0]\r_V_reg_94_reg[26]_6 ;

  wire [16:0]A;
  wire [8:0]B;
  wire [0:0]CO;
  wire [12:0]D;
  wire [2:0]DI;
  wire [0:0]O;
  wire [12:0]Q;
  wire [2:0]S;
  wire \ap_CS_iter0_fsm_reg[16] ;
  wire ap_ce_reg;
  wire ap_clk;
  wire [1:0]op_V_assign_0_5_reg_2960;
  wire \op_V_assign_0_5_reg_2960_reg[11] ;
  wire \op_V_assign_0_5_reg_2960_reg[12] ;
  wire [12:0]\p_Val2_9_reg_2916_reg[12] ;
  wire p_reg__1;
  wire p_reg__1_0;
  wire p_reg__1_1;
  wire p_reg__1_10;
  wire p_reg__1_11;
  wire p_reg__1_12;
  wire [3:0]p_reg__1_13;
  wire p_reg__1_14;
  wire p_reg__1_15;
  wire p_reg__1_16;
  wire [0:0]p_reg__1_17;
  wire [0:0]p_reg__1_18;
  wire [1:0]p_reg__1_19;
  wire [3:0]p_reg__1_2;
  wire [3:0]p_reg__1_3;
  wire [3:0]p_reg__1_4;
  wire [3:0]p_reg__1_5;
  wire [3:0]p_reg__1_6;
  wire [2:0]p_reg__1_7;
  wire [3:0]p_reg__1_8;
  wire p_reg__1_9;
  wire [3:0]p_reg__2;
  wire [3:0]p_reg__2_0;
  wire [3:0]p_reg__2_1;
  wire [1:0]p_reg__2_10;
  wire [3:0]p_reg__2_2;
  wire [2:0]p_reg__2_3;
  wire [3:0]p_reg__2_4;
  wire p_reg__2_5;
  wire p_reg__2_6;
  wire p_reg__2_7;
  wire p_reg__2_8;
  wire [2:0]p_reg__2_9;
  wire [0:0]\r_V_reg_94_reg[16] ;
  wire [2:0]\r_V_reg_94_reg[17] ;
  wire [3:0]\r_V_reg_94_reg[18] ;
  wire [2:0]\r_V_reg_94_reg[18]_0 ;
  wire [3:0]\r_V_reg_94_reg[18]_1 ;
  wire [1:0]\r_V_reg_94_reg[19] ;
  wire [3:0]\r_V_reg_94_reg[19]_0 ;
  wire [3:0]\r_V_reg_94_reg[20] ;
  wire [3:0]\r_V_reg_94_reg[22] ;
  wire [3:0]\r_V_reg_94_reg[22]_0 ;
  wire [3:0]\r_V_reg_94_reg[23] ;
  wire [3:0]\r_V_reg_94_reg[23]_0 ;
  wire [3:0]\r_V_reg_94_reg[24] ;
  wire [3:0]\r_V_reg_94_reg[26] ;
  wire [2:0]\r_V_reg_94_reg[26]_0 ;
  wire [10:0]\r_V_reg_94_reg[26]_1 ;
  wire [1:0]\r_V_reg_94_reg[26]_2 ;
  wire [3:0]\r_V_reg_94_reg[26]_3 ;
  wire [0:0]\r_V_reg_94_reg[26]_4 ;
  wire [0:0]\r_V_reg_94_reg[26]_5 ;
  wire [0:0]\r_V_reg_94_reg[26]_6 ;

  design_1_rcReceiver_0_0_rcReceiver_mul_43bkb_MulnS_0_10 rcReceiver_mul_43bkb_MulnS_0_U
       (.A(A),
        .B(B),
        .CO(CO),
        .D(D),
        .DI(DI),
        .O(O),
        .Q(Q),
        .S(S),
        .\ap_CS_iter0_fsm_reg[16] (\ap_CS_iter0_fsm_reg[16] ),
        .ap_ce_reg(ap_ce_reg),
        .ap_clk(ap_clk),
        .op_V_assign_0_5_reg_2960(op_V_assign_0_5_reg_2960),
        .\op_V_assign_0_5_reg_2960_reg[11] (\op_V_assign_0_5_reg_2960_reg[11] ),
        .\op_V_assign_0_5_reg_2960_reg[12] (\op_V_assign_0_5_reg_2960_reg[12] ),
        .\p_Val2_9_reg_2916_reg[12] (\p_Val2_9_reg_2916_reg[12] ),
        .p_reg__1_0(p_reg__1),
        .p_reg__1_1(p_reg__1_0),
        .p_reg__1_10(p_reg__1_9),
        .p_reg__1_11(p_reg__1_10),
        .p_reg__1_12(p_reg__1_11),
        .p_reg__1_13(p_reg__1_12),
        .p_reg__1_14(p_reg__1_13),
        .p_reg__1_15(p_reg__1_14),
        .p_reg__1_16(p_reg__1_15),
        .p_reg__1_17(p_reg__1_16),
        .p_reg__1_18(p_reg__1_17),
        .p_reg__1_19(p_reg__1_18),
        .p_reg__1_2(p_reg__1_1),
        .p_reg__1_20(p_reg__1_19),
        .p_reg__1_3(p_reg__1_2),
        .p_reg__1_4(p_reg__1_3),
        .p_reg__1_5(p_reg__1_4),
        .p_reg__1_6(p_reg__1_5),
        .p_reg__1_7(p_reg__1_6),
        .p_reg__1_8(p_reg__1_7),
        .p_reg__1_9(p_reg__1_8),
        .p_reg__2_0(p_reg__2),
        .p_reg__2_1(p_reg__2_0),
        .p_reg__2_10(p_reg__2_9),
        .p_reg__2_11(p_reg__2_10),
        .p_reg__2_2(p_reg__2_1),
        .p_reg__2_3(p_reg__2_2),
        .p_reg__2_4(p_reg__2_3),
        .p_reg__2_5(p_reg__2_4),
        .p_reg__2_6(p_reg__2_5),
        .p_reg__2_7(p_reg__2_6),
        .p_reg__2_8(p_reg__2_7),
        .p_reg__2_9(p_reg__2_8),
        .\r_V_reg_94_reg[16] (\r_V_reg_94_reg[16] ),
        .\r_V_reg_94_reg[17] (\r_V_reg_94_reg[17] ),
        .\r_V_reg_94_reg[18] (\r_V_reg_94_reg[18] ),
        .\r_V_reg_94_reg[18]_0 (\r_V_reg_94_reg[18]_0 ),
        .\r_V_reg_94_reg[18]_1 (\r_V_reg_94_reg[18]_1 ),
        .\r_V_reg_94_reg[19] (\r_V_reg_94_reg[19] ),
        .\r_V_reg_94_reg[19]_0 (\r_V_reg_94_reg[19]_0 ),
        .\r_V_reg_94_reg[20] (\r_V_reg_94_reg[20] ),
        .\r_V_reg_94_reg[22] (\r_V_reg_94_reg[22] ),
        .\r_V_reg_94_reg[22]_0 (\r_V_reg_94_reg[22]_0 ),
        .\r_V_reg_94_reg[23] (\r_V_reg_94_reg[23] ),
        .\r_V_reg_94_reg[23]_0 (\r_V_reg_94_reg[23]_0 ),
        .\r_V_reg_94_reg[24] (\r_V_reg_94_reg[24] ),
        .\r_V_reg_94_reg[26] (\r_V_reg_94_reg[26] ),
        .\r_V_reg_94_reg[26]_0 (\r_V_reg_94_reg[26]_0 ),
        .\r_V_reg_94_reg[26]_1 (\r_V_reg_94_reg[26]_1 ),
        .\r_V_reg_94_reg[26]_2 (\r_V_reg_94_reg[26]_2 ),
        .\r_V_reg_94_reg[26]_3 (\r_V_reg_94_reg[26]_3 ),
        .\r_V_reg_94_reg[26]_4 (\r_V_reg_94_reg[26]_4 ),
        .\r_V_reg_94_reg[26]_5 (\r_V_reg_94_reg[26]_5 ),
        .\r_V_reg_94_reg[26]_6 (\r_V_reg_94_reg[26]_6 ));
endmodule

(* ORIG_REF_NAME = "rcReceiver_mul_43bkb_MulnS_0" *) 
module design_1_rcReceiver_0_0_rcReceiver_mul_43bkb_MulnS_0
   (p_reg__1_0,
    p_reg__1_1,
    p_reg__1_2,
    S,
    p_reg__1_3,
    p_reg__2_0,
    p_reg__1_4,
    p_reg__1_5,
    DI,
    p_reg__1_6,
    p_reg__1_7,
    p_reg__1_8,
    p_reg__1_9,
    p_reg__1_10,
    p_reg__1_11,
    p_reg__1_12,
    p_reg__1_13,
    p_reg__1_14,
    p_reg__1_15,
    p_reg__1_16,
    p_reg__1_17,
    p_reg__1_18,
    D,
    \ap_return_int_reg_reg[12] ,
    ap_ce_reg,
    ap_clk,
    A,
    B,
    O,
    CO,
    \r_V_reg_94_reg[24] ,
    \r_V_reg_94_reg[26] ,
    \r_V_reg_94_reg[26]_0 ,
    Q,
    \r_V_reg_94_reg[22] ,
    \r_V_reg_94_reg[26]_1 ,
    \r_V_reg_94_reg[24]_0 ,
    \r_V_reg_94_reg[22]_0 ,
    \r_V_reg_94_reg[22]_1 ,
    \r_V_reg_94_reg[22]_2 ,
    \r_V_reg_94_reg[26]_2 ,
    \r_V_reg_94_reg[22]_3 ,
    \r_V_reg_94_reg[26]_3 ,
    \r_V_reg_94_reg[22]_4 ,
    \r_V_reg_94_reg[26]_4 ,
    \r_V_reg_94_reg[26]_5 ,
    \ap_return_int_reg_reg[12]_0 );
  output p_reg__1_0;
  output p_reg__1_1;
  output p_reg__1_2;
  output [2:0]S;
  output [2:0]p_reg__1_3;
  output [2:0]p_reg__2_0;
  output [2:0]p_reg__1_4;
  output [2:0]p_reg__1_5;
  output [0:0]DI;
  output [3:0]p_reg__1_6;
  output p_reg__1_7;
  output p_reg__1_8;
  output [3:0]p_reg__1_9;
  output p_reg__1_10;
  output p_reg__1_11;
  output p_reg__1_12;
  output [0:0]p_reg__1_13;
  output [0:0]p_reg__1_14;
  output [2:0]p_reg__1_15;
  output [1:0]p_reg__1_16;
  output [0:0]p_reg__1_17;
  output [2:0]p_reg__1_18;
  output [12:0]D;
  output [12:0]\ap_return_int_reg_reg[12] ;
  input ap_ce_reg;
  input ap_clk;
  input [16:0]A;
  input [8:0]B;
  input [0:0]O;
  input [0:0]CO;
  input [3:0]\r_V_reg_94_reg[24] ;
  input [2:0]\r_V_reg_94_reg[26] ;
  input [2:0]\r_V_reg_94_reg[26]_0 ;
  input [2:0]Q;
  input [1:0]\r_V_reg_94_reg[22] ;
  input [3:0]\r_V_reg_94_reg[26]_1 ;
  input [2:0]\r_V_reg_94_reg[24]_0 ;
  input [0:0]\r_V_reg_94_reg[22]_0 ;
  input [2:0]\r_V_reg_94_reg[22]_1 ;
  input [0:0]\r_V_reg_94_reg[22]_2 ;
  input [1:0]\r_V_reg_94_reg[26]_2 ;
  input [0:0]\r_V_reg_94_reg[22]_3 ;
  input [0:0]\r_V_reg_94_reg[26]_3 ;
  input [2:0]\r_V_reg_94_reg[22]_4 ;
  input [2:0]\r_V_reg_94_reg[26]_4 ;
  input [0:0]\r_V_reg_94_reg[26]_5 ;
  input [12:0]\ap_return_int_reg_reg[12]_0 ;

  wire [16:0]A;
  wire [8:0]B;
  wire [0:0]CO;
  wire [12:0]D;
  wire [0:0]DI;
  wire [0:0]O;
  wire [2:0]Q;
  wire [2:0]S;
  wire ap_ce_reg;
  wire ap_clk;
  wire [12:0]\ap_return_int_reg_reg[12] ;
  wire [12:0]\ap_return_int_reg_reg[12]_0 ;
  wire [81:34]p_1_in;
  wire [64:33]p_2_in;
  wire p_reg__0_n_100;
  wire p_reg__0_n_101;
  wire p_reg__0_n_102;
  wire p_reg__0_n_103;
  wire p_reg__0_n_104;
  wire p_reg__0_n_105;
  wire p_reg__0_n_58;
  wire p_reg__0_n_59;
  wire p_reg__0_n_60;
  wire p_reg__0_n_61;
  wire p_reg__0_n_62;
  wire p_reg__0_n_63;
  wire p_reg__0_n_64;
  wire p_reg__0_n_65;
  wire p_reg__0_n_66;
  wire p_reg__0_n_67;
  wire p_reg__0_n_68;
  wire p_reg__0_n_69;
  wire p_reg__0_n_70;
  wire p_reg__0_n_71;
  wire p_reg__0_n_72;
  wire p_reg__0_n_73;
  wire p_reg__0_n_74;
  wire p_reg__0_n_75;
  wire p_reg__0_n_76;
  wire p_reg__0_n_77;
  wire p_reg__0_n_78;
  wire p_reg__0_n_79;
  wire p_reg__0_n_80;
  wire p_reg__0_n_81;
  wire p_reg__0_n_82;
  wire p_reg__0_n_83;
  wire p_reg__0_n_84;
  wire p_reg__0_n_85;
  wire p_reg__0_n_86;
  wire p_reg__0_n_87;
  wire p_reg__0_n_88;
  wire p_reg__0_n_89;
  wire p_reg__0_n_90;
  wire p_reg__0_n_91;
  wire p_reg__0_n_92;
  wire p_reg__0_n_93;
  wire p_reg__0_n_94;
  wire p_reg__0_n_95;
  wire p_reg__0_n_96;
  wire p_reg__0_n_97;
  wire p_reg__0_n_98;
  wire p_reg__0_n_99;
  wire p_reg__1_0;
  wire p_reg__1_1;
  wire p_reg__1_10;
  wire p_reg__1_11;
  wire p_reg__1_12;
  wire [0:0]p_reg__1_13;
  wire [0:0]p_reg__1_14;
  wire [2:0]p_reg__1_15;
  wire [1:0]p_reg__1_16;
  wire [0:0]p_reg__1_17;
  wire [2:0]p_reg__1_18;
  wire p_reg__1_2;
  wire [2:0]p_reg__1_3;
  wire [2:0]p_reg__1_4;
  wire [2:0]p_reg__1_5;
  wire [3:0]p_reg__1_6;
  wire p_reg__1_7;
  wire p_reg__1_8;
  wire [3:0]p_reg__1_9;
  wire [2:0]p_reg__2_0;
  wire p_reg__2_n_100;
  wire p_reg__2_n_101;
  wire p_reg__2_n_102;
  wire p_reg__2_n_103;
  wire p_reg__2_n_104;
  wire p_reg__2_n_105;
  wire p_reg__2_n_90;
  wire p_reg__2_n_91;
  wire p_reg__2_n_92;
  wire p_reg__2_n_93;
  wire p_reg__2_n_94;
  wire p_reg__2_n_95;
  wire p_reg__2_n_96;
  wire p_reg__2_n_97;
  wire p_reg__2_n_98;
  wire p_reg__2_n_99;
  wire \p_reg_n_0_[0] ;
  wire \p_reg_n_0_[10] ;
  wire \p_reg_n_0_[11] ;
  wire \p_reg_n_0_[12] ;
  wire \p_reg_n_0_[13] ;
  wire \p_reg_n_0_[14] ;
  wire \p_reg_n_0_[15] ;
  wire \p_reg_n_0_[16] ;
  wire \p_reg_n_0_[1] ;
  wire \p_reg_n_0_[2] ;
  wire \p_reg_n_0_[3] ;
  wire \p_reg_n_0_[4] ;
  wire \p_reg_n_0_[5] ;
  wire \p_reg_n_0_[6] ;
  wire \p_reg_n_0_[7] ;
  wire \p_reg_n_0_[8] ;
  wire \p_reg_n_0_[9] ;
  wire [1:0]\r_V_reg_94_reg[22] ;
  wire [0:0]\r_V_reg_94_reg[22]_0 ;
  wire [2:0]\r_V_reg_94_reg[22]_1 ;
  wire [0:0]\r_V_reg_94_reg[22]_2 ;
  wire [0:0]\r_V_reg_94_reg[22]_3 ;
  wire [2:0]\r_V_reg_94_reg[22]_4 ;
  wire [3:0]\r_V_reg_94_reg[24] ;
  wire [2:0]\r_V_reg_94_reg[24]_0 ;
  wire [2:0]\r_V_reg_94_reg[26] ;
  wire [2:0]\r_V_reg_94_reg[26]_0 ;
  wire [3:0]\r_V_reg_94_reg[26]_1 ;
  wire [1:0]\r_V_reg_94_reg[26]_2 ;
  wire [0:0]\r_V_reg_94_reg[26]_3 ;
  wire [2:0]\r_V_reg_94_reg[26]_4 ;
  wire [0:0]\r_V_reg_94_reg[26]_5 ;
  wire tmp_product__0_i_18__3_n_0;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product__1_carry__0_i_1__3_n_0;
  wire tmp_product__1_carry__0_i_2__3_n_0;
  wire tmp_product__1_carry__0_i_3__3_n_0;
  wire tmp_product__1_carry__0_i_4__3_n_0;
  wire tmp_product__1_carry__0_n_0;
  wire tmp_product__1_carry__0_n_1;
  wire tmp_product__1_carry__0_n_2;
  wire tmp_product__1_carry__0_n_3;
  wire tmp_product__1_carry__10_i_1__3_n_0;
  wire tmp_product__1_carry__10_i_2__3_n_0;
  wire tmp_product__1_carry__10_i_3__3_n_0;
  wire tmp_product__1_carry__10_i_4__3_n_0;
  wire tmp_product__1_carry__10_i_5__3_n_0;
  wire tmp_product__1_carry__10_i_6__3_n_0;
  wire tmp_product__1_carry__10_i_7__3_n_0;
  wire tmp_product__1_carry__10_i_8__3_n_0;
  wire tmp_product__1_carry__10_n_0;
  wire tmp_product__1_carry__10_n_1;
  wire tmp_product__1_carry__10_n_2;
  wire tmp_product__1_carry__10_n_3;
  wire tmp_product__1_carry__11_i_1__3_n_0;
  wire tmp_product__1_carry__11_i_2__3_n_0;
  wire tmp_product__1_carry__11_i_3__3_n_0;
  wire tmp_product__1_carry__11_i_4__3_n_0;
  wire tmp_product__1_carry__11_i_5__3_n_0;
  wire tmp_product__1_carry__11_i_6__3_n_0;
  wire tmp_product__1_carry__11_n_0;
  wire tmp_product__1_carry__11_n_1;
  wire tmp_product__1_carry__11_n_2;
  wire tmp_product__1_carry__11_n_3;
  wire tmp_product__1_carry__12_i_1__3_n_0;
  wire tmp_product__1_carry__1_i_1__3_n_0;
  wire tmp_product__1_carry__1_i_2__3_n_0;
  wire tmp_product__1_carry__1_i_3__3_n_0;
  wire tmp_product__1_carry__1_i_4__3_n_0;
  wire tmp_product__1_carry__1_n_0;
  wire tmp_product__1_carry__1_n_1;
  wire tmp_product__1_carry__1_n_2;
  wire tmp_product__1_carry__1_n_3;
  wire tmp_product__1_carry__2_i_1__3_n_0;
  wire tmp_product__1_carry__2_i_2__3_n_0;
  wire tmp_product__1_carry__2_i_3__3_n_0;
  wire tmp_product__1_carry__2_i_4__3_n_0;
  wire tmp_product__1_carry__2_n_0;
  wire tmp_product__1_carry__2_n_1;
  wire tmp_product__1_carry__2_n_2;
  wire tmp_product__1_carry__2_n_3;
  wire tmp_product__1_carry__3_i_1__3_n_0;
  wire tmp_product__1_carry__3_i_2__3_n_0;
  wire tmp_product__1_carry__3_i_3__3_n_0;
  wire tmp_product__1_carry__3_i_4__3_n_0;
  wire tmp_product__1_carry__3_i_5__3_n_0;
  wire tmp_product__1_carry__3_n_0;
  wire tmp_product__1_carry__3_n_1;
  wire tmp_product__1_carry__3_n_2;
  wire tmp_product__1_carry__3_n_3;
  wire tmp_product__1_carry__4_i_1__3_n_0;
  wire tmp_product__1_carry__4_i_2__3_n_0;
  wire tmp_product__1_carry__4_i_3__3_n_0;
  wire tmp_product__1_carry__4_i_4__3_n_0;
  wire tmp_product__1_carry__4_i_5__3_n_0;
  wire tmp_product__1_carry__4_i_6__3_n_0;
  wire tmp_product__1_carry__4_i_7__3_n_0;
  wire tmp_product__1_carry__4_i_8__3_n_0;
  wire tmp_product__1_carry__4_n_0;
  wire tmp_product__1_carry__4_n_1;
  wire tmp_product__1_carry__4_n_2;
  wire tmp_product__1_carry__4_n_3;
  wire tmp_product__1_carry__5_i_1__3_n_0;
  wire tmp_product__1_carry__5_i_2__3_n_0;
  wire tmp_product__1_carry__5_i_3__3_n_0;
  wire tmp_product__1_carry__5_i_4__3_n_0;
  wire tmp_product__1_carry__5_i_5__3_n_0;
  wire tmp_product__1_carry__5_i_6__3_n_0;
  wire tmp_product__1_carry__5_i_7__3_n_0;
  wire tmp_product__1_carry__5_i_8__3_n_0;
  wire tmp_product__1_carry__5_n_0;
  wire tmp_product__1_carry__5_n_1;
  wire tmp_product__1_carry__5_n_2;
  wire tmp_product__1_carry__5_n_3;
  wire tmp_product__1_carry__6_i_1__3_n_0;
  wire tmp_product__1_carry__6_i_2__3_n_0;
  wire tmp_product__1_carry__6_i_3__3_n_0;
  wire tmp_product__1_carry__6_i_4__3_n_0;
  wire tmp_product__1_carry__6_i_5__3_n_0;
  wire tmp_product__1_carry__6_i_6__3_n_0;
  wire tmp_product__1_carry__6_i_7__3_n_0;
  wire tmp_product__1_carry__6_i_8__3_n_0;
  wire tmp_product__1_carry__6_n_0;
  wire tmp_product__1_carry__6_n_1;
  wire tmp_product__1_carry__6_n_2;
  wire tmp_product__1_carry__6_n_3;
  wire tmp_product__1_carry__7_i_1__3_n_0;
  wire tmp_product__1_carry__7_i_2__3_n_0;
  wire tmp_product__1_carry__7_i_3__3_n_0;
  wire tmp_product__1_carry__7_i_4__3_n_0;
  wire tmp_product__1_carry__7_i_5__3_n_0;
  wire tmp_product__1_carry__7_i_6__3_n_0;
  wire tmp_product__1_carry__7_i_7__3_n_0;
  wire tmp_product__1_carry__7_i_8__3_n_0;
  wire tmp_product__1_carry__7_n_0;
  wire tmp_product__1_carry__7_n_1;
  wire tmp_product__1_carry__7_n_2;
  wire tmp_product__1_carry__7_n_3;
  wire tmp_product__1_carry__8_i_1__3_n_0;
  wire tmp_product__1_carry__8_i_2__3_n_0;
  wire tmp_product__1_carry__8_i_3__3_n_0;
  wire tmp_product__1_carry__8_i_4__3_n_0;
  wire tmp_product__1_carry__8_i_5__3_n_0;
  wire tmp_product__1_carry__8_i_6__3_n_0;
  wire tmp_product__1_carry__8_i_7__3_n_0;
  wire tmp_product__1_carry__8_i_8__3_n_0;
  wire tmp_product__1_carry__8_n_0;
  wire tmp_product__1_carry__8_n_1;
  wire tmp_product__1_carry__8_n_2;
  wire tmp_product__1_carry__8_n_3;
  wire tmp_product__1_carry__9_i_1__3_n_0;
  wire tmp_product__1_carry__9_i_2__3_n_0;
  wire tmp_product__1_carry__9_i_3__3_n_0;
  wire tmp_product__1_carry__9_i_4__3_n_0;
  wire tmp_product__1_carry__9_i_5__3_n_0;
  wire tmp_product__1_carry__9_i_6__3_n_0;
  wire tmp_product__1_carry__9_i_7__3_n_0;
  wire tmp_product__1_carry__9_i_8__3_n_0;
  wire tmp_product__1_carry__9_n_0;
  wire tmp_product__1_carry__9_n_1;
  wire tmp_product__1_carry__9_n_2;
  wire tmp_product__1_carry__9_n_3;
  wire tmp_product__1_carry_i_1__3_n_0;
  wire tmp_product__1_carry_i_2__3_n_0;
  wire tmp_product__1_carry_i_3__3_n_0;
  wire tmp_product__1_carry_n_0;
  wire tmp_product__1_carry_n_1;
  wire tmp_product__1_carry_n_2;
  wire tmp_product__1_carry_n_3;
  wire tmp_product__1_n_106;
  wire tmp_product__1_n_107;
  wire tmp_product__1_n_108;
  wire tmp_product__1_n_109;
  wire tmp_product__1_n_110;
  wire tmp_product__1_n_111;
  wire tmp_product__1_n_112;
  wire tmp_product__1_n_113;
  wire tmp_product__1_n_114;
  wire tmp_product__1_n_115;
  wire tmp_product__1_n_116;
  wire tmp_product__1_n_117;
  wire tmp_product__1_n_118;
  wire tmp_product__1_n_119;
  wire tmp_product__1_n_120;
  wire tmp_product__1_n_121;
  wire tmp_product__1_n_122;
  wire tmp_product__1_n_123;
  wire tmp_product__1_n_124;
  wire tmp_product__1_n_125;
  wire tmp_product__1_n_126;
  wire tmp_product__1_n_127;
  wire tmp_product__1_n_128;
  wire tmp_product__1_n_129;
  wire tmp_product__1_n_130;
  wire tmp_product__1_n_131;
  wire tmp_product__1_n_132;
  wire tmp_product__1_n_133;
  wire tmp_product__1_n_134;
  wire tmp_product__1_n_135;
  wire tmp_product__1_n_136;
  wire tmp_product__1_n_137;
  wire tmp_product__1_n_138;
  wire tmp_product__1_n_139;
  wire tmp_product__1_n_140;
  wire tmp_product__1_n_141;
  wire tmp_product__1_n_142;
  wire tmp_product__1_n_143;
  wire tmp_product__1_n_144;
  wire tmp_product__1_n_145;
  wire tmp_product__1_n_146;
  wire tmp_product__1_n_147;
  wire tmp_product__1_n_148;
  wire tmp_product__1_n_149;
  wire tmp_product__1_n_150;
  wire tmp_product__1_n_151;
  wire tmp_product__1_n_152;
  wire tmp_product__1_n_153;
  wire tmp_product__2_n_106;
  wire tmp_product__2_n_107;
  wire tmp_product__2_n_108;
  wire tmp_product__2_n_109;
  wire tmp_product__2_n_110;
  wire tmp_product__2_n_111;
  wire tmp_product__2_n_112;
  wire tmp_product__2_n_113;
  wire tmp_product__2_n_114;
  wire tmp_product__2_n_115;
  wire tmp_product__2_n_116;
  wire tmp_product__2_n_117;
  wire tmp_product__2_n_118;
  wire tmp_product__2_n_119;
  wire tmp_product__2_n_120;
  wire tmp_product__2_n_121;
  wire tmp_product__2_n_122;
  wire tmp_product__2_n_123;
  wire tmp_product__2_n_124;
  wire tmp_product__2_n_125;
  wire tmp_product__2_n_126;
  wire tmp_product__2_n_127;
  wire tmp_product__2_n_128;
  wire tmp_product__2_n_129;
  wire tmp_product__2_n_130;
  wire tmp_product__2_n_131;
  wire tmp_product__2_n_132;
  wire tmp_product__2_n_133;
  wire tmp_product__2_n_134;
  wire tmp_product__2_n_135;
  wire tmp_product__2_n_136;
  wire tmp_product__2_n_137;
  wire tmp_product__2_n_138;
  wire tmp_product__2_n_139;
  wire tmp_product__2_n_140;
  wire tmp_product__2_n_141;
  wire tmp_product__2_n_142;
  wire tmp_product__2_n_143;
  wire tmp_product__2_n_144;
  wire tmp_product__2_n_145;
  wire tmp_product__2_n_146;
  wire tmp_product__2_n_147;
  wire tmp_product__2_n_148;
  wire tmp_product__2_n_149;
  wire tmp_product__2_n_150;
  wire tmp_product__2_n_151;
  wire tmp_product__2_n_152;
  wire tmp_product__2_n_153;
  wire tmp_product__3_n_100;
  wire tmp_product__3_n_101;
  wire tmp_product__3_n_102;
  wire tmp_product__3_n_103;
  wire tmp_product__3_n_104;
  wire tmp_product__3_n_105;
  wire tmp_product__3_n_106;
  wire tmp_product__3_n_107;
  wire tmp_product__3_n_108;
  wire tmp_product__3_n_109;
  wire tmp_product__3_n_110;
  wire tmp_product__3_n_111;
  wire tmp_product__3_n_112;
  wire tmp_product__3_n_113;
  wire tmp_product__3_n_114;
  wire tmp_product__3_n_115;
  wire tmp_product__3_n_116;
  wire tmp_product__3_n_117;
  wire tmp_product__3_n_118;
  wire tmp_product__3_n_119;
  wire tmp_product__3_n_120;
  wire tmp_product__3_n_121;
  wire tmp_product__3_n_122;
  wire tmp_product__3_n_123;
  wire tmp_product__3_n_124;
  wire tmp_product__3_n_125;
  wire tmp_product__3_n_126;
  wire tmp_product__3_n_127;
  wire tmp_product__3_n_128;
  wire tmp_product__3_n_129;
  wire tmp_product__3_n_130;
  wire tmp_product__3_n_131;
  wire tmp_product__3_n_132;
  wire tmp_product__3_n_133;
  wire tmp_product__3_n_134;
  wire tmp_product__3_n_135;
  wire tmp_product__3_n_136;
  wire tmp_product__3_n_137;
  wire tmp_product__3_n_138;
  wire tmp_product__3_n_139;
  wire tmp_product__3_n_140;
  wire tmp_product__3_n_141;
  wire tmp_product__3_n_142;
  wire tmp_product__3_n_143;
  wire tmp_product__3_n_144;
  wire tmp_product__3_n_145;
  wire tmp_product__3_n_146;
  wire tmp_product__3_n_147;
  wire tmp_product__3_n_148;
  wire tmp_product__3_n_149;
  wire tmp_product__3_n_150;
  wire tmp_product__3_n_151;
  wire tmp_product__3_n_152;
  wire tmp_product__3_n_153;
  wire tmp_product__3_n_58;
  wire tmp_product__3_n_59;
  wire tmp_product__3_n_60;
  wire tmp_product__3_n_61;
  wire tmp_product__3_n_62;
  wire tmp_product__3_n_63;
  wire tmp_product__3_n_64;
  wire tmp_product__3_n_65;
  wire tmp_product__3_n_66;
  wire tmp_product__3_n_67;
  wire tmp_product__3_n_68;
  wire tmp_product__3_n_69;
  wire tmp_product__3_n_70;
  wire tmp_product__3_n_71;
  wire tmp_product__3_n_72;
  wire tmp_product__3_n_73;
  wire tmp_product__3_n_74;
  wire tmp_product__3_n_75;
  wire tmp_product__3_n_76;
  wire tmp_product__3_n_77;
  wire tmp_product__3_n_78;
  wire tmp_product__3_n_79;
  wire tmp_product__3_n_80;
  wire tmp_product__3_n_81;
  wire tmp_product__3_n_82;
  wire tmp_product__3_n_83;
  wire tmp_product__3_n_84;
  wire tmp_product__3_n_85;
  wire tmp_product__3_n_86;
  wire tmp_product__3_n_87;
  wire tmp_product__3_n_88;
  wire tmp_product__3_n_89;
  wire tmp_product__3_n_90;
  wire tmp_product__3_n_91;
  wire tmp_product__3_n_92;
  wire tmp_product__3_n_93;
  wire tmp_product__3_n_94;
  wire tmp_product__3_n_95;
  wire tmp_product__3_n_96;
  wire tmp_product__3_n_97;
  wire tmp_product__3_n_98;
  wire tmp_product__3_n_99;
  wire tmp_product__4_n_106;
  wire tmp_product__4_n_107;
  wire tmp_product__4_n_108;
  wire tmp_product__4_n_109;
  wire tmp_product__4_n_110;
  wire tmp_product__4_n_111;
  wire tmp_product__4_n_112;
  wire tmp_product__4_n_113;
  wire tmp_product__4_n_114;
  wire tmp_product__4_n_115;
  wire tmp_product__4_n_116;
  wire tmp_product__4_n_117;
  wire tmp_product__4_n_118;
  wire tmp_product__4_n_119;
  wire tmp_product__4_n_120;
  wire tmp_product__4_n_121;
  wire tmp_product__4_n_122;
  wire tmp_product__4_n_123;
  wire tmp_product__4_n_124;
  wire tmp_product__4_n_125;
  wire tmp_product__4_n_126;
  wire tmp_product__4_n_127;
  wire tmp_product__4_n_128;
  wire tmp_product__4_n_129;
  wire tmp_product__4_n_130;
  wire tmp_product__4_n_131;
  wire tmp_product__4_n_132;
  wire tmp_product__4_n_133;
  wire tmp_product__4_n_134;
  wire tmp_product__4_n_135;
  wire tmp_product__4_n_136;
  wire tmp_product__4_n_137;
  wire tmp_product__4_n_138;
  wire tmp_product__4_n_139;
  wire tmp_product__4_n_140;
  wire tmp_product__4_n_141;
  wire tmp_product__4_n_142;
  wire tmp_product__4_n_143;
  wire tmp_product__4_n_144;
  wire tmp_product__4_n_145;
  wire tmp_product__4_n_146;
  wire tmp_product__4_n_147;
  wire tmp_product__4_n_148;
  wire tmp_product__4_n_149;
  wire tmp_product__4_n_150;
  wire tmp_product__4_n_151;
  wire tmp_product__4_n_152;
  wire tmp_product__4_n_153;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire NLW_p_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg__0_PCOUT_UNCONNECTED;
  wire NLW_p_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg__1_PCOUT_UNCONNECTED;
  wire NLW_p_reg__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg__2_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg__2_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg__2_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_product_P_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__1_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_product__1_P_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_carry__12_CO_UNCONNECTED;
  wire [3:1]NLW_tmp_product__1_carry__12_O_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_carry__3_O_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_carry__4_O_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_carry__5_O_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_carry__7_O_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_carry__8_O_UNCONNECTED;
  wire NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__2_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__2_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_product__2_P_UNCONNECTED;
  wire NLW_tmp_product__3_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__3_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__3_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__3_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__3_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__3_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__3_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__3_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__3_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__4_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__4_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__4_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__4_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__4_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__4_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__4_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__4_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__4_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_product__4_P_UNCONNECTED;

  FDRE \p_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_product__0_n_105),
        .Q(\p_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \p_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_product__0_n_95),
        .Q(\p_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \p_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_product__0_n_94),
        .Q(\p_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \p_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_product__0_n_93),
        .Q(\p_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \p_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_product__0_n_92),
        .Q(\p_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \p_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_product__0_n_91),
        .Q(\p_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \p_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_product__0_n_90),
        .Q(\p_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \p_reg[16] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_product__0_n_89),
        .Q(\p_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \p_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_product__0_n_104),
        .Q(\p_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \p_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_product__0_n_103),
        .Q(\p_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \p_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_product__0_n_102),
        .Q(\p_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \p_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_product__0_n_101),
        .Q(\p_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \p_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_product__0_n_100),
        .Q(\p_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \p_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_product__0_n_99),
        .Q(\p_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \p_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_product__0_n_98),
        .Q(\p_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \p_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_product__0_n_97),
        .Q(\p_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \p_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_product__0_n_96),
        .Q(\p_reg_n_0_[9] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 10x11 9}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_ce_reg),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_ce_reg),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg__0_OVERFLOW_UNCONNECTED),
        .P({p_reg__0_n_58,p_reg__0_n_59,p_reg__0_n_60,p_reg__0_n_61,p_reg__0_n_62,p_reg__0_n_63,p_reg__0_n_64,p_reg__0_n_65,p_reg__0_n_66,p_reg__0_n_67,p_reg__0_n_68,p_reg__0_n_69,p_reg__0_n_70,p_reg__0_n_71,p_reg__0_n_72,p_reg__0_n_73,p_reg__0_n_74,p_reg__0_n_75,p_reg__0_n_76,p_reg__0_n_77,p_reg__0_n_78,p_reg__0_n_79,p_reg__0_n_80,p_reg__0_n_81,p_reg__0_n_82,p_reg__0_n_83,p_reg__0_n_84,p_reg__0_n_85,p_reg__0_n_86,p_reg__0_n_87,p_reg__0_n_88,p_reg__0_n_89,p_reg__0_n_90,p_reg__0_n_91,p_reg__0_n_92,p_reg__0_n_93,p_reg__0_n_94,p_reg__0_n_95,p_reg__0_n_96,p_reg__0_n_97,p_reg__0_n_98,p_reg__0_n_99,p_reg__0_n_100,p_reg__0_n_101,p_reg__0_n_102,p_reg__0_n_103,p_reg__0_n_104,p_reg__0_n_105}),
        .PATTERNBDETECT(NLW_p_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_p_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 10x18 9}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_ce_reg),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_ce_reg),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg__1_OVERFLOW_UNCONNECTED),
        .P(p_1_in),
        .PATTERNBDETECT(NLW_p_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__2_n_106,tmp_product__2_n_107,tmp_product__2_n_108,tmp_product__2_n_109,tmp_product__2_n_110,tmp_product__2_n_111,tmp_product__2_n_112,tmp_product__2_n_113,tmp_product__2_n_114,tmp_product__2_n_115,tmp_product__2_n_116,tmp_product__2_n_117,tmp_product__2_n_118,tmp_product__2_n_119,tmp_product__2_n_120,tmp_product__2_n_121,tmp_product__2_n_122,tmp_product__2_n_123,tmp_product__2_n_124,tmp_product__2_n_125,tmp_product__2_n_126,tmp_product__2_n_127,tmp_product__2_n_128,tmp_product__2_n_129,tmp_product__2_n_130,tmp_product__2_n_131,tmp_product__2_n_132,tmp_product__2_n_133,tmp_product__2_n_134,tmp_product__2_n_135,tmp_product__2_n_136,tmp_product__2_n_137,tmp_product__2_n_138,tmp_product__2_n_139,tmp_product__2_n_140,tmp_product__2_n_141,tmp_product__2_n_142,tmp_product__2_n_143,tmp_product__2_n_144,tmp_product__2_n_145,tmp_product__2_n_146,tmp_product__2_n_147,tmp_product__2_n_148,tmp_product__2_n_149,tmp_product__2_n_150,tmp_product__2_n_151,tmp_product__2_n_152,tmp_product__2_n_153}),
        .PCOUT(NLW_p_reg__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg__1_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 9}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg__2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_ce_reg),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_ce_reg),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg__2_OVERFLOW_UNCONNECTED),
        .P({p_2_in,p_reg__2_n_90,p_reg__2_n_91,p_reg__2_n_92,p_reg__2_n_93,p_reg__2_n_94,p_reg__2_n_95,p_reg__2_n_96,p_reg__2_n_97,p_reg__2_n_98,p_reg__2_n_99,p_reg__2_n_100,p_reg__2_n_101,p_reg__2_n_102,p_reg__2_n_103,p_reg__2_n_104,p_reg__2_n_105}),
        .PATTERNBDETECT(NLW_p_reg__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__4_n_106,tmp_product__4_n_107,tmp_product__4_n_108,tmp_product__4_n_109,tmp_product__4_n_110,tmp_product__4_n_111,tmp_product__4_n_112,tmp_product__4_n_113,tmp_product__4_n_114,tmp_product__4_n_115,tmp_product__4_n_116,tmp_product__4_n_117,tmp_product__4_n_118,tmp_product__4_n_119,tmp_product__4_n_120,tmp_product__4_n_121,tmp_product__4_n_122,tmp_product__4_n_123,tmp_product__4_n_124,tmp_product__4_n_125,tmp_product__4_n_126,tmp_product__4_n_127,tmp_product__4_n_128,tmp_product__4_n_129,tmp_product__4_n_130,tmp_product__4_n_131,tmp_product__4_n_132,tmp_product__4_n_133,tmp_product__4_n_134,tmp_product__4_n_135,tmp_product__4_n_136,tmp_product__4_n_137,tmp_product__4_n_138,tmp_product__4_n_139,tmp_product__4_n_140,tmp_product__4_n_141,tmp_product__4_n_142,tmp_product__4_n_143,tmp_product__4_n_144,tmp_product__4_n_145,tmp_product__4_n_146,tmp_product__4_n_147,tmp_product__4_n_148,tmp_product__4_n_149,tmp_product__4_n_150,tmp_product__4_n_151,tmp_product__4_n_152,tmp_product__4_n_153}),
        .PCOUT(NLW_p_reg__2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg__2_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_988[0]_i_1 
       (.I0(\ap_return_int_reg_reg[12] [0]),
        .I1(\ap_return_int_reg_reg[12]_0 [0]),
        .I2(ap_ce_reg),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_988[10]_i_1 
       (.I0(\ap_return_int_reg_reg[12] [10]),
        .I1(\ap_return_int_reg_reg[12]_0 [10]),
        .I2(ap_ce_reg),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_988[11]_i_1 
       (.I0(\ap_return_int_reg_reg[12] [11]),
        .I1(\ap_return_int_reg_reg[12]_0 [11]),
        .I2(ap_ce_reg),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_988[12]_i_2 
       (.I0(\ap_return_int_reg_reg[12] [12]),
        .I1(\ap_return_int_reg_reg[12]_0 [12]),
        .I2(ap_ce_reg),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_988[1]_i_1 
       (.I0(\ap_return_int_reg_reg[12] [1]),
        .I1(\ap_return_int_reg_reg[12]_0 [1]),
        .I2(ap_ce_reg),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_988[2]_i_1 
       (.I0(\ap_return_int_reg_reg[12] [2]),
        .I1(\ap_return_int_reg_reg[12]_0 [2]),
        .I2(ap_ce_reg),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_988[3]_i_1 
       (.I0(\ap_return_int_reg_reg[12] [3]),
        .I1(\ap_return_int_reg_reg[12]_0 [3]),
        .I2(ap_ce_reg),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_988[4]_i_1 
       (.I0(\ap_return_int_reg_reg[12] [4]),
        .I1(\ap_return_int_reg_reg[12]_0 [4]),
        .I2(ap_ce_reg),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_988[5]_i_1 
       (.I0(\ap_return_int_reg_reg[12] [5]),
        .I1(\ap_return_int_reg_reg[12]_0 [5]),
        .I2(ap_ce_reg),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_988[6]_i_1 
       (.I0(\ap_return_int_reg_reg[12] [6]),
        .I1(\ap_return_int_reg_reg[12]_0 [6]),
        .I2(ap_ce_reg),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_988[7]_i_1 
       (.I0(\ap_return_int_reg_reg[12] [7]),
        .I1(\ap_return_int_reg_reg[12]_0 [7]),
        .I2(ap_ce_reg),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_988[8]_i_1 
       (.I0(\ap_return_int_reg_reg[12] [8]),
        .I1(\ap_return_int_reg_reg[12]_0 [8]),
        .I2(ap_ce_reg),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_988[9]_i_1 
       (.I0(\ap_return_int_reg_reg[12] [9]),
        .I1(\ap_return_int_reg_reg[12]_0 [9]),
        .I2(ap_ce_reg),
        .O(D[9]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x11 9}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_ce_reg),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P(NLW_tmp_product_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 10x18 9}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_ce_reg),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h69)) 
    tmp_product__0_i_17__3
       (.I0(CO),
        .I1(\r_V_reg_94_reg[26]_0 [1]),
        .I2(\r_V_reg_94_reg[26] [2]),
        .O(p_reg__1_2));
  LUT6 #(
    .INIT(64'h78E1871E871E78E1)) 
    tmp_product__0_i_18__3
       (.I0(\r_V_reg_94_reg[26] [2]),
        .I1(\r_V_reg_94_reg[26]_0 [1]),
        .I2(\r_V_reg_94_reg[26]_3 ),
        .I3(CO),
        .I4(\r_V_reg_94_reg[26]_0 [2]),
        .I5(\r_V_reg_94_reg[26]_5 ),
        .O(tmp_product__0_i_18__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h69)) 
    tmp_product__0_i_20__3
       (.I0(CO),
        .I1(\r_V_reg_94_reg[24] [3]),
        .I2(\r_V_reg_94_reg[26] [0]),
        .O(p_reg__1_0));
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product__0_i_21__3
       (.I0(\r_V_reg_94_reg[26]_4 [2]),
        .I1(\r_V_reg_94_reg[24] [2]),
        .I2(\r_V_reg_94_reg[22]_4 [2]),
        .O(p_reg__1_12));
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product__0_i_22
       (.I0(\r_V_reg_94_reg[26]_4 [1]),
        .I1(\r_V_reg_94_reg[24] [1]),
        .I2(\r_V_reg_94_reg[22]_4 [1]),
        .O(p_reg__1_11));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h69)) 
    tmp_product__0_i_23__3
       (.I0(CO),
        .I1(\r_V_reg_94_reg[26]_0 [0]),
        .I2(\r_V_reg_94_reg[26] [1]),
        .O(p_reg__1_1));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product__0_i_24__3
       (.I0(Q[2]),
        .O(p_reg__1_5[2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product__0_i_25__3
       (.I0(Q[2]),
        .O(p_reg__1_5[1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product__0_i_26
       (.I0(Q[1]),
        .O(p_reg__1_5[0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product__0_i_29
       (.I0(Q[2]),
        .O(p_reg__1_18[2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product__0_i_30
       (.I0(Q[2]),
        .O(p_reg__1_18[1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product__0_i_31
       (.I0(Q[1]),
        .O(p_reg__1_18[0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product__0_i_32
       (.I0(Q[2]),
        .O(p_reg__1_3[2]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__0_i_33
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(p_reg__1_3[1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product__0_i_34
       (.I0(Q[1]),
        .O(p_reg__1_3[0]));
  LUT6 #(
    .INIT(64'h40D5D540FD5454FD)) 
    tmp_product__0_i_3__3
       (.I0(\r_V_reg_94_reg[26]_3 ),
        .I1(\r_V_reg_94_reg[24] [3]),
        .I2(\r_V_reg_94_reg[26] [0]),
        .I3(\r_V_reg_94_reg[26] [1]),
        .I4(\r_V_reg_94_reg[26]_0 [0]),
        .I5(CO),
        .O(p_reg__1_13));
  LUT6 #(
    .INIT(64'h5DDF0445A220FBBA)) 
    tmp_product__0_i_4__3
       (.I0(p_reg__1_2),
        .I1(CO),
        .I2(\r_V_reg_94_reg[26] [1]),
        .I3(\r_V_reg_94_reg[26]_0 [0]),
        .I4(\r_V_reg_94_reg[26]_3 ),
        .I5(tmp_product__0_i_18__3_n_0),
        .O(p_reg__1_14));
  LUT5 #(
    .INIT(32'hFDD55440)) 
    tmp_product__0_i_6__3
       (.I0(\r_V_reg_94_reg[26]_3 ),
        .I1(\r_V_reg_94_reg[22]_4 [2]),
        .I2(\r_V_reg_94_reg[24] [2]),
        .I3(\r_V_reg_94_reg[26]_4 [2]),
        .I4(p_reg__1_0),
        .O(p_reg__1_9[3]));
  LUT5 #(
    .INIT(32'hFDD55440)) 
    tmp_product__0_i_7__3
       (.I0(\r_V_reg_94_reg[26]_3 ),
        .I1(\r_V_reg_94_reg[26]_4 [1]),
        .I2(\r_V_reg_94_reg[22]_4 [1]),
        .I3(\r_V_reg_94_reg[24] [1]),
        .I4(p_reg__1_12),
        .O(p_reg__1_9[2]));
  LUT5 #(
    .INIT(32'hFDD55440)) 
    tmp_product__0_i_8__3
       (.I0(\r_V_reg_94_reg[26]_3 ),
        .I1(\r_V_reg_94_reg[26]_1 [3]),
        .I2(\r_V_reg_94_reg[22]_4 [0]),
        .I3(\r_V_reg_94_reg[26]_4 [0]),
        .I4(p_reg__1_11),
        .O(p_reg__1_9[1]));
  LUT6 #(
    .INIT(64'hDF45045D45DF5D04)) 
    tmp_product__0_i_9__3
       (.I0(\r_V_reg_94_reg[26]_3 ),
        .I1(\r_V_reg_94_reg[22]_1 [2]),
        .I2(\r_V_reg_94_reg[22]_3 ),
        .I3(\r_V_reg_94_reg[22]_4 [0]),
        .I4(\r_V_reg_94_reg[26]_1 [3]),
        .I5(\r_V_reg_94_reg[26]_4 [0]),
        .O(p_reg__1_9[0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x11 9}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,O,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_ce_reg),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__1_OVERFLOW_UNCONNECTED),
        .P(NLW_tmp_product__1_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__1_n_106,tmp_product__1_n_107,tmp_product__1_n_108,tmp_product__1_n_109,tmp_product__1_n_110,tmp_product__1_n_111,tmp_product__1_n_112,tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145,tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__1_UNDERFLOW_UNCONNECTED));
  CARRY4 tmp_product__1_carry
       (.CI(1'b0),
        .CO({tmp_product__1_carry_n_0,tmp_product__1_carry_n_1,tmp_product__1_carry_n_2,tmp_product__1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({p_2_in[36:34],1'b0}),
        .O(NLW_tmp_product__1_carry_O_UNCONNECTED[3:0]),
        .S({tmp_product__1_carry_i_1__3_n_0,tmp_product__1_carry_i_2__3_n_0,tmp_product__1_carry_i_3__3_n_0,p_2_in[33]}));
  CARRY4 tmp_product__1_carry__0
       (.CI(tmp_product__1_carry_n_0),
        .CO({tmp_product__1_carry__0_n_0,tmp_product__1_carry__0_n_1,tmp_product__1_carry__0_n_2,tmp_product__1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(p_2_in[40:37]),
        .O(NLW_tmp_product__1_carry__0_O_UNCONNECTED[3:0]),
        .S({tmp_product__1_carry__0_i_1__3_n_0,tmp_product__1_carry__0_i_2__3_n_0,tmp_product__1_carry__0_i_3__3_n_0,tmp_product__1_carry__0_i_4__3_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_carry__0_i_1__3
       (.I0(p_2_in[40]),
        .I1(p_1_in[40]),
        .O(tmp_product__1_carry__0_i_1__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_carry__0_i_2__3
       (.I0(p_2_in[39]),
        .I1(p_1_in[39]),
        .O(tmp_product__1_carry__0_i_2__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_carry__0_i_3__3
       (.I0(p_2_in[38]),
        .I1(p_1_in[38]),
        .O(tmp_product__1_carry__0_i_3__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_carry__0_i_4__3
       (.I0(p_2_in[37]),
        .I1(p_1_in[37]),
        .O(tmp_product__1_carry__0_i_4__3_n_0));
  CARRY4 tmp_product__1_carry__1
       (.CI(tmp_product__1_carry__0_n_0),
        .CO({tmp_product__1_carry__1_n_0,tmp_product__1_carry__1_n_1,tmp_product__1_carry__1_n_2,tmp_product__1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(p_2_in[44:41]),
        .O(NLW_tmp_product__1_carry__1_O_UNCONNECTED[3:0]),
        .S({tmp_product__1_carry__1_i_1__3_n_0,tmp_product__1_carry__1_i_2__3_n_0,tmp_product__1_carry__1_i_3__3_n_0,tmp_product__1_carry__1_i_4__3_n_0}));
  CARRY4 tmp_product__1_carry__10
       (.CI(tmp_product__1_carry__9_n_0),
        .CO({tmp_product__1_carry__10_n_0,tmp_product__1_carry__10_n_1,tmp_product__1_carry__10_n_2,tmp_product__1_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__1_carry__10_i_1__3_n_0,tmp_product__1_carry__10_i_2__3_n_0,tmp_product__1_carry__10_i_3__3_n_0,tmp_product__1_carry__10_i_4__3_n_0}),
        .O(\ap_return_int_reg_reg[12] [7:4]),
        .S({tmp_product__1_carry__10_i_5__3_n_0,tmp_product__1_carry__10_i_6__3_n_0,tmp_product__1_carry__10_i_7__3_n_0,tmp_product__1_carry__10_i_8__3_n_0}));
  LUT4 #(
    .INIT(16'hE00E)) 
    tmp_product__1_carry__10_i_1__3
       (.I0(p_reg__0_n_95),
        .I1(p_1_in[78]),
        .I2(p_reg__0_n_94),
        .I3(p_1_in[79]),
        .O(tmp_product__1_carry__10_i_1__3_n_0));
  LUT4 #(
    .INIT(16'hE00E)) 
    tmp_product__1_carry__10_i_2__3
       (.I0(p_reg__0_n_96),
        .I1(p_1_in[77]),
        .I2(p_reg__0_n_95),
        .I3(p_1_in[78]),
        .O(tmp_product__1_carry__10_i_2__3_n_0));
  LUT4 #(
    .INIT(16'hE00E)) 
    tmp_product__1_carry__10_i_3__3
       (.I0(p_reg__0_n_97),
        .I1(p_1_in[76]),
        .I2(p_reg__0_n_96),
        .I3(p_1_in[77]),
        .O(tmp_product__1_carry__10_i_3__3_n_0));
  LUT4 #(
    .INIT(16'hE00E)) 
    tmp_product__1_carry__10_i_4__3
       (.I0(p_reg__0_n_98),
        .I1(p_1_in[75]),
        .I2(p_reg__0_n_97),
        .I3(p_1_in[76]),
        .O(tmp_product__1_carry__10_i_4__3_n_0));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    tmp_product__1_carry__10_i_5__3
       (.I0(p_1_in[78]),
        .I1(p_reg__0_n_95),
        .I2(p_1_in[80]),
        .I3(p_reg__0_n_93),
        .I4(p_1_in[79]),
        .I5(p_reg__0_n_94),
        .O(tmp_product__1_carry__10_i_5__3_n_0));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    tmp_product__1_carry__10_i_6__3
       (.I0(p_1_in[77]),
        .I1(p_reg__0_n_96),
        .I2(p_1_in[79]),
        .I3(p_reg__0_n_94),
        .I4(p_1_in[78]),
        .I5(p_reg__0_n_95),
        .O(tmp_product__1_carry__10_i_6__3_n_0));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    tmp_product__1_carry__10_i_7__3
       (.I0(p_1_in[76]),
        .I1(p_reg__0_n_97),
        .I2(p_1_in[78]),
        .I3(p_reg__0_n_95),
        .I4(p_1_in[77]),
        .I5(p_reg__0_n_96),
        .O(tmp_product__1_carry__10_i_7__3_n_0));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    tmp_product__1_carry__10_i_8__3
       (.I0(p_1_in[75]),
        .I1(p_reg__0_n_98),
        .I2(p_1_in[77]),
        .I3(p_reg__0_n_96),
        .I4(p_1_in[76]),
        .I5(p_reg__0_n_97),
        .O(tmp_product__1_carry__10_i_8__3_n_0));
  CARRY4 tmp_product__1_carry__11
       (.CI(tmp_product__1_carry__10_n_0),
        .CO({tmp_product__1_carry__11_n_0,tmp_product__1_carry__11_n_1,tmp_product__1_carry__11_n_2,tmp_product__1_carry__11_n_3}),
        .CYINIT(1'b0),
        .DI({p_reg__0_n_90,p_reg__0_n_91,tmp_product__1_carry__11_i_1__3_n_0,tmp_product__1_carry__11_i_2__3_n_0}),
        .O(\ap_return_int_reg_reg[12] [11:8]),
        .S({tmp_product__1_carry__11_i_3__3_n_0,tmp_product__1_carry__11_i_4__3_n_0,tmp_product__1_carry__11_i_5__3_n_0,tmp_product__1_carry__11_i_6__3_n_0}));
  LUT4 #(
    .INIT(16'hDDD4)) 
    tmp_product__1_carry__11_i_1__3
       (.I0(p_1_in[81]),
        .I1(p_reg__0_n_92),
        .I2(p_reg__0_n_93),
        .I3(p_1_in[80]),
        .O(tmp_product__1_carry__11_i_1__3_n_0));
  LUT4 #(
    .INIT(16'hE00E)) 
    tmp_product__1_carry__11_i_2__3
       (.I0(p_reg__0_n_94),
        .I1(p_1_in[79]),
        .I2(p_reg__0_n_93),
        .I3(p_1_in[80]),
        .O(tmp_product__1_carry__11_i_2__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__1_carry__11_i_3__3
       (.I0(p_reg__0_n_90),
        .I1(p_reg__0_n_89),
        .O(tmp_product__1_carry__11_i_3__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__1_carry__11_i_4__3
       (.I0(p_reg__0_n_91),
        .I1(p_reg__0_n_90),
        .O(tmp_product__1_carry__11_i_4__3_n_0));
  LUT5 #(
    .INIT(32'hE0FE1F01)) 
    tmp_product__1_carry__11_i_5__3
       (.I0(p_1_in[80]),
        .I1(p_reg__0_n_93),
        .I2(p_reg__0_n_92),
        .I3(p_1_in[81]),
        .I4(p_reg__0_n_91),
        .O(tmp_product__1_carry__11_i_5__3_n_0));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    tmp_product__1_carry__11_i_6__3
       (.I0(p_1_in[79]),
        .I1(p_reg__0_n_94),
        .I2(p_1_in[81]),
        .I3(p_reg__0_n_92),
        .I4(p_1_in[80]),
        .I5(p_reg__0_n_93),
        .O(tmp_product__1_carry__11_i_6__3_n_0));
  CARRY4 tmp_product__1_carry__12
       (.CI(tmp_product__1_carry__11_n_0),
        .CO(NLW_tmp_product__1_carry__12_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_product__1_carry__12_O_UNCONNECTED[3:1],\ap_return_int_reg_reg[12] [12]}),
        .S({1'b0,1'b0,1'b0,tmp_product__1_carry__12_i_1__3_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__1_carry__12_i_1__3
       (.I0(p_reg__0_n_89),
        .I1(p_reg__0_n_88),
        .O(tmp_product__1_carry__12_i_1__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_carry__1_i_1__3
       (.I0(p_2_in[44]),
        .I1(p_1_in[44]),
        .O(tmp_product__1_carry__1_i_1__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_carry__1_i_2__3
       (.I0(p_2_in[43]),
        .I1(p_1_in[43]),
        .O(tmp_product__1_carry__1_i_2__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_carry__1_i_3__3
       (.I0(p_2_in[42]),
        .I1(p_1_in[42]),
        .O(tmp_product__1_carry__1_i_3__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_carry__1_i_4__3
       (.I0(p_2_in[41]),
        .I1(p_1_in[41]),
        .O(tmp_product__1_carry__1_i_4__3_n_0));
  CARRY4 tmp_product__1_carry__2
       (.CI(tmp_product__1_carry__1_n_0),
        .CO({tmp_product__1_carry__2_n_0,tmp_product__1_carry__2_n_1,tmp_product__1_carry__2_n_2,tmp_product__1_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(p_2_in[48:45]),
        .O(NLW_tmp_product__1_carry__2_O_UNCONNECTED[3:0]),
        .S({tmp_product__1_carry__2_i_1__3_n_0,tmp_product__1_carry__2_i_2__3_n_0,tmp_product__1_carry__2_i_3__3_n_0,tmp_product__1_carry__2_i_4__3_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_carry__2_i_1__3
       (.I0(p_2_in[48]),
        .I1(p_1_in[48]),
        .O(tmp_product__1_carry__2_i_1__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_carry__2_i_2__3
       (.I0(p_2_in[47]),
        .I1(p_1_in[47]),
        .O(tmp_product__1_carry__2_i_2__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_carry__2_i_3__3
       (.I0(p_2_in[46]),
        .I1(p_1_in[46]),
        .O(tmp_product__1_carry__2_i_3__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_carry__2_i_4__3
       (.I0(p_2_in[45]),
        .I1(p_1_in[45]),
        .O(tmp_product__1_carry__2_i_4__3_n_0));
  CARRY4 tmp_product__1_carry__3
       (.CI(tmp_product__1_carry__2_n_0),
        .CO({tmp_product__1_carry__3_n_0,tmp_product__1_carry__3_n_1,tmp_product__1_carry__3_n_2,tmp_product__1_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__1_carry__3_i_1__3_n_0,p_2_in[51:49]}),
        .O(NLW_tmp_product__1_carry__3_O_UNCONNECTED[3:0]),
        .S({tmp_product__1_carry__3_i_2__3_n_0,tmp_product__1_carry__3_i_3__3_n_0,tmp_product__1_carry__3_i_4__3_n_0,tmp_product__1_carry__3_i_5__3_n_0}));
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product__1_carry__3_i_1__3
       (.I0(p_2_in[52]),
        .I1(\p_reg_n_0_[1] ),
        .I2(p_1_in[52]),
        .O(tmp_product__1_carry__3_i_1__3_n_0));
  (* HLUTNM = "lutpair69" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    tmp_product__1_carry__3_i_2__3
       (.I0(\p_reg_n_0_[1] ),
        .I1(p_1_in[52]),
        .I2(p_2_in[52]),
        .I3(p_1_in[51]),
        .I4(\p_reg_n_0_[0] ),
        .O(tmp_product__1_carry__3_i_2__3_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product__1_carry__3_i_3__3
       (.I0(\p_reg_n_0_[0] ),
        .I1(p_1_in[51]),
        .I2(p_2_in[51]),
        .O(tmp_product__1_carry__3_i_3__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_carry__3_i_4__3
       (.I0(p_2_in[50]),
        .I1(p_1_in[50]),
        .O(tmp_product__1_carry__3_i_4__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_carry__3_i_5__3
       (.I0(p_2_in[49]),
        .I1(p_1_in[49]),
        .O(tmp_product__1_carry__3_i_5__3_n_0));
  CARRY4 tmp_product__1_carry__4
       (.CI(tmp_product__1_carry__3_n_0),
        .CO({tmp_product__1_carry__4_n_0,tmp_product__1_carry__4_n_1,tmp_product__1_carry__4_n_2,tmp_product__1_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__1_carry__4_i_1__3_n_0,tmp_product__1_carry__4_i_2__3_n_0,tmp_product__1_carry__4_i_3__3_n_0,tmp_product__1_carry__4_i_4__3_n_0}),
        .O(NLW_tmp_product__1_carry__4_O_UNCONNECTED[3:0]),
        .S({tmp_product__1_carry__4_i_5__3_n_0,tmp_product__1_carry__4_i_6__3_n_0,tmp_product__1_carry__4_i_7__3_n_0,tmp_product__1_carry__4_i_8__3_n_0}));
  (* HLUTNM = "lutpair72" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__1_carry__4_i_1__3
       (.I0(\p_reg_n_0_[4] ),
        .I1(p_1_in[55]),
        .I2(p_2_in[55]),
        .O(tmp_product__1_carry__4_i_1__3_n_0));
  (* HLUTNM = "lutpair71" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__1_carry__4_i_2__3
       (.I0(\p_reg_n_0_[3] ),
        .I1(p_1_in[54]),
        .I2(p_2_in[54]),
        .O(tmp_product__1_carry__4_i_2__3_n_0));
  (* HLUTNM = "lutpair70" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__1_carry__4_i_3__3
       (.I0(\p_reg_n_0_[2] ),
        .I1(p_1_in[53]),
        .I2(p_2_in[53]),
        .O(tmp_product__1_carry__4_i_3__3_n_0));
  (* HLUTNM = "lutpair69" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__1_carry__4_i_4__3
       (.I0(\p_reg_n_0_[1] ),
        .I1(p_1_in[52]),
        .I2(p_2_in[52]),
        .O(tmp_product__1_carry__4_i_4__3_n_0));
  (* HLUTNM = "lutpair73" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__1_carry__4_i_5__3
       (.I0(\p_reg_n_0_[5] ),
        .I1(p_1_in[56]),
        .I2(p_2_in[56]),
        .I3(tmp_product__1_carry__4_i_1__3_n_0),
        .O(tmp_product__1_carry__4_i_5__3_n_0));
  (* HLUTNM = "lutpair72" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__1_carry__4_i_6__3
       (.I0(\p_reg_n_0_[4] ),
        .I1(p_1_in[55]),
        .I2(p_2_in[55]),
        .I3(tmp_product__1_carry__4_i_2__3_n_0),
        .O(tmp_product__1_carry__4_i_6__3_n_0));
  (* HLUTNM = "lutpair71" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__1_carry__4_i_7__3
       (.I0(\p_reg_n_0_[3] ),
        .I1(p_1_in[54]),
        .I2(p_2_in[54]),
        .I3(tmp_product__1_carry__4_i_3__3_n_0),
        .O(tmp_product__1_carry__4_i_7__3_n_0));
  (* HLUTNM = "lutpair70" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__1_carry__4_i_8__3
       (.I0(\p_reg_n_0_[2] ),
        .I1(p_1_in[53]),
        .I2(p_2_in[53]),
        .I3(tmp_product__1_carry__4_i_4__3_n_0),
        .O(tmp_product__1_carry__4_i_8__3_n_0));
  CARRY4 tmp_product__1_carry__5
       (.CI(tmp_product__1_carry__4_n_0),
        .CO({tmp_product__1_carry__5_n_0,tmp_product__1_carry__5_n_1,tmp_product__1_carry__5_n_2,tmp_product__1_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__1_carry__5_i_1__3_n_0,tmp_product__1_carry__5_i_2__3_n_0,tmp_product__1_carry__5_i_3__3_n_0,tmp_product__1_carry__5_i_4__3_n_0}),
        .O(NLW_tmp_product__1_carry__5_O_UNCONNECTED[3:0]),
        .S({tmp_product__1_carry__5_i_5__3_n_0,tmp_product__1_carry__5_i_6__3_n_0,tmp_product__1_carry__5_i_7__3_n_0,tmp_product__1_carry__5_i_8__3_n_0}));
  (* HLUTNM = "lutpair76" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__1_carry__5_i_1__3
       (.I0(\p_reg_n_0_[8] ),
        .I1(p_1_in[59]),
        .I2(p_2_in[59]),
        .O(tmp_product__1_carry__5_i_1__3_n_0));
  (* HLUTNM = "lutpair75" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__1_carry__5_i_2__3
       (.I0(\p_reg_n_0_[7] ),
        .I1(p_1_in[58]),
        .I2(p_2_in[58]),
        .O(tmp_product__1_carry__5_i_2__3_n_0));
  (* HLUTNM = "lutpair74" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__1_carry__5_i_3__3
       (.I0(\p_reg_n_0_[6] ),
        .I1(p_1_in[57]),
        .I2(p_2_in[57]),
        .O(tmp_product__1_carry__5_i_3__3_n_0));
  (* HLUTNM = "lutpair73" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__1_carry__5_i_4__3
       (.I0(\p_reg_n_0_[5] ),
        .I1(p_1_in[56]),
        .I2(p_2_in[56]),
        .O(tmp_product__1_carry__5_i_4__3_n_0));
  (* HLUTNM = "lutpair77" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__1_carry__5_i_5__3
       (.I0(\p_reg_n_0_[9] ),
        .I1(p_1_in[60]),
        .I2(p_2_in[60]),
        .I3(tmp_product__1_carry__5_i_1__3_n_0),
        .O(tmp_product__1_carry__5_i_5__3_n_0));
  (* HLUTNM = "lutpair76" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__1_carry__5_i_6__3
       (.I0(\p_reg_n_0_[8] ),
        .I1(p_1_in[59]),
        .I2(p_2_in[59]),
        .I3(tmp_product__1_carry__5_i_2__3_n_0),
        .O(tmp_product__1_carry__5_i_6__3_n_0));
  (* HLUTNM = "lutpair75" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__1_carry__5_i_7__3
       (.I0(\p_reg_n_0_[7] ),
        .I1(p_1_in[58]),
        .I2(p_2_in[58]),
        .I3(tmp_product__1_carry__5_i_3__3_n_0),
        .O(tmp_product__1_carry__5_i_7__3_n_0));
  (* HLUTNM = "lutpair74" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__1_carry__5_i_8__3
       (.I0(\p_reg_n_0_[6] ),
        .I1(p_1_in[57]),
        .I2(p_2_in[57]),
        .I3(tmp_product__1_carry__5_i_4__3_n_0),
        .O(tmp_product__1_carry__5_i_8__3_n_0));
  CARRY4 tmp_product__1_carry__6
       (.CI(tmp_product__1_carry__5_n_0),
        .CO({tmp_product__1_carry__6_n_0,tmp_product__1_carry__6_n_1,tmp_product__1_carry__6_n_2,tmp_product__1_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__1_carry__6_i_1__3_n_0,tmp_product__1_carry__6_i_2__3_n_0,tmp_product__1_carry__6_i_3__3_n_0,tmp_product__1_carry__6_i_4__3_n_0}),
        .O(NLW_tmp_product__1_carry__6_O_UNCONNECTED[3:0]),
        .S({tmp_product__1_carry__6_i_5__3_n_0,tmp_product__1_carry__6_i_6__3_n_0,tmp_product__1_carry__6_i_7__3_n_0,tmp_product__1_carry__6_i_8__3_n_0}));
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product__1_carry__6_i_1__3
       (.I0(p_2_in[64]),
        .I1(p_1_in[64]),
        .I2(\p_reg_n_0_[13] ),
        .O(tmp_product__1_carry__6_i_1__3_n_0));
  (* HLUTNM = "lutpair79" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__1_carry__6_i_2__3
       (.I0(\p_reg_n_0_[11] ),
        .I1(p_1_in[62]),
        .I2(p_2_in[62]),
        .O(tmp_product__1_carry__6_i_2__3_n_0));
  (* HLUTNM = "lutpair78" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__1_carry__6_i_3__3
       (.I0(\p_reg_n_0_[10] ),
        .I1(p_1_in[61]),
        .I2(p_2_in[61]),
        .O(tmp_product__1_carry__6_i_3__3_n_0));
  (* HLUTNM = "lutpair77" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__1_carry__6_i_4__3
       (.I0(\p_reg_n_0_[9] ),
        .I1(p_1_in[60]),
        .I2(p_2_in[60]),
        .O(tmp_product__1_carry__6_i_4__3_n_0));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    tmp_product__1_carry__6_i_5__3
       (.I0(p_2_in[64]),
        .I1(p_1_in[64]),
        .I2(\p_reg_n_0_[13] ),
        .I3(p_2_in[63]),
        .I4(p_1_in[63]),
        .I5(\p_reg_n_0_[12] ),
        .O(tmp_product__1_carry__6_i_5__3_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__1_carry__6_i_6__3
       (.I0(tmp_product__1_carry__6_i_2__3_n_0),
        .I1(p_1_in[63]),
        .I2(\p_reg_n_0_[12] ),
        .I3(p_2_in[63]),
        .O(tmp_product__1_carry__6_i_6__3_n_0));
  (* HLUTNM = "lutpair79" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__1_carry__6_i_7__3
       (.I0(\p_reg_n_0_[11] ),
        .I1(p_1_in[62]),
        .I2(p_2_in[62]),
        .I3(tmp_product__1_carry__6_i_3__3_n_0),
        .O(tmp_product__1_carry__6_i_7__3_n_0));
  (* HLUTNM = "lutpair78" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__1_carry__6_i_8__3
       (.I0(\p_reg_n_0_[10] ),
        .I1(p_1_in[61]),
        .I2(p_2_in[61]),
        .I3(tmp_product__1_carry__6_i_4__3_n_0),
        .O(tmp_product__1_carry__6_i_8__3_n_0));
  CARRY4 tmp_product__1_carry__7
       (.CI(tmp_product__1_carry__6_n_0),
        .CO({tmp_product__1_carry__7_n_0,tmp_product__1_carry__7_n_1,tmp_product__1_carry__7_n_2,tmp_product__1_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__1_carry__7_i_1__3_n_0,tmp_product__1_carry__7_i_2__3_n_0,tmp_product__1_carry__7_i_3__3_n_0,tmp_product__1_carry__7_i_4__3_n_0}),
        .O(NLW_tmp_product__1_carry__7_O_UNCONNECTED[3:0]),
        .S({tmp_product__1_carry__7_i_5__3_n_0,tmp_product__1_carry__7_i_6__3_n_0,tmp_product__1_carry__7_i_7__3_n_0,tmp_product__1_carry__7_i_8__3_n_0}));
  LUT4 #(
    .INIT(16'hE00E)) 
    tmp_product__1_carry__7_i_1__3
       (.I0(\p_reg_n_0_[15] ),
        .I1(p_1_in[66]),
        .I2(\p_reg_n_0_[16] ),
        .I3(p_1_in[67]),
        .O(tmp_product__1_carry__7_i_1__3_n_0));
  LUT4 #(
    .INIT(16'hE00E)) 
    tmp_product__1_carry__7_i_2__3
       (.I0(\p_reg_n_0_[14] ),
        .I1(p_1_in[65]),
        .I2(\p_reg_n_0_[15] ),
        .I3(p_1_in[66]),
        .O(tmp_product__1_carry__7_i_2__3_n_0));
  LUT4 #(
    .INIT(16'hE00E)) 
    tmp_product__1_carry__7_i_3__3
       (.I0(\p_reg_n_0_[13] ),
        .I1(p_1_in[64]),
        .I2(\p_reg_n_0_[14] ),
        .I3(p_1_in[65]),
        .O(tmp_product__1_carry__7_i_3__3_n_0));
  LUT3 #(
    .INIT(8'h09)) 
    tmp_product__1_carry__7_i_4__3
       (.I0(\p_reg_n_0_[13] ),
        .I1(p_1_in[64]),
        .I2(p_2_in[64]),
        .O(tmp_product__1_carry__7_i_4__3_n_0));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    tmp_product__1_carry__7_i_5__3
       (.I0(p_1_in[66]),
        .I1(\p_reg_n_0_[15] ),
        .I2(p_1_in[68]),
        .I3(p_reg__0_n_105),
        .I4(p_1_in[67]),
        .I5(\p_reg_n_0_[16] ),
        .O(tmp_product__1_carry__7_i_5__3_n_0));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    tmp_product__1_carry__7_i_6__3
       (.I0(p_1_in[65]),
        .I1(\p_reg_n_0_[14] ),
        .I2(p_1_in[67]),
        .I3(\p_reg_n_0_[16] ),
        .I4(p_1_in[66]),
        .I5(\p_reg_n_0_[15] ),
        .O(tmp_product__1_carry__7_i_6__3_n_0));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    tmp_product__1_carry__7_i_7__3
       (.I0(p_1_in[64]),
        .I1(\p_reg_n_0_[13] ),
        .I2(p_1_in[66]),
        .I3(\p_reg_n_0_[15] ),
        .I4(p_1_in[65]),
        .I5(\p_reg_n_0_[14] ),
        .O(tmp_product__1_carry__7_i_7__3_n_0));
  LUT5 #(
    .INIT(32'h693C3C96)) 
    tmp_product__1_carry__7_i_8__3
       (.I0(p_2_in[64]),
        .I1(p_1_in[65]),
        .I2(\p_reg_n_0_[14] ),
        .I3(p_1_in[64]),
        .I4(\p_reg_n_0_[13] ),
        .O(tmp_product__1_carry__7_i_8__3_n_0));
  CARRY4 tmp_product__1_carry__8
       (.CI(tmp_product__1_carry__7_n_0),
        .CO({tmp_product__1_carry__8_n_0,tmp_product__1_carry__8_n_1,tmp_product__1_carry__8_n_2,tmp_product__1_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__1_carry__8_i_1__3_n_0,tmp_product__1_carry__8_i_2__3_n_0,tmp_product__1_carry__8_i_3__3_n_0,tmp_product__1_carry__8_i_4__3_n_0}),
        .O(NLW_tmp_product__1_carry__8_O_UNCONNECTED[3:0]),
        .S({tmp_product__1_carry__8_i_5__3_n_0,tmp_product__1_carry__8_i_6__3_n_0,tmp_product__1_carry__8_i_7__3_n_0,tmp_product__1_carry__8_i_8__3_n_0}));
  LUT4 #(
    .INIT(16'hE00E)) 
    tmp_product__1_carry__8_i_1__3
       (.I0(p_reg__0_n_103),
        .I1(p_1_in[70]),
        .I2(p_reg__0_n_102),
        .I3(p_1_in[71]),
        .O(tmp_product__1_carry__8_i_1__3_n_0));
  LUT4 #(
    .INIT(16'hE00E)) 
    tmp_product__1_carry__8_i_2__3
       (.I0(p_reg__0_n_104),
        .I1(p_1_in[69]),
        .I2(p_reg__0_n_103),
        .I3(p_1_in[70]),
        .O(tmp_product__1_carry__8_i_2__3_n_0));
  LUT4 #(
    .INIT(16'hE00E)) 
    tmp_product__1_carry__8_i_3__3
       (.I0(p_reg__0_n_105),
        .I1(p_1_in[68]),
        .I2(p_reg__0_n_104),
        .I3(p_1_in[69]),
        .O(tmp_product__1_carry__8_i_3__3_n_0));
  LUT4 #(
    .INIT(16'hE00E)) 
    tmp_product__1_carry__8_i_4__3
       (.I0(\p_reg_n_0_[16] ),
        .I1(p_1_in[67]),
        .I2(p_reg__0_n_105),
        .I3(p_1_in[68]),
        .O(tmp_product__1_carry__8_i_4__3_n_0));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    tmp_product__1_carry__8_i_5__3
       (.I0(p_1_in[70]),
        .I1(p_reg__0_n_103),
        .I2(p_1_in[72]),
        .I3(p_reg__0_n_101),
        .I4(p_1_in[71]),
        .I5(p_reg__0_n_102),
        .O(tmp_product__1_carry__8_i_5__3_n_0));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    tmp_product__1_carry__8_i_6__3
       (.I0(p_1_in[69]),
        .I1(p_reg__0_n_104),
        .I2(p_1_in[71]),
        .I3(p_reg__0_n_102),
        .I4(p_1_in[70]),
        .I5(p_reg__0_n_103),
        .O(tmp_product__1_carry__8_i_6__3_n_0));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    tmp_product__1_carry__8_i_7__3
       (.I0(p_1_in[68]),
        .I1(p_reg__0_n_105),
        .I2(p_1_in[70]),
        .I3(p_reg__0_n_103),
        .I4(p_1_in[69]),
        .I5(p_reg__0_n_104),
        .O(tmp_product__1_carry__8_i_7__3_n_0));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    tmp_product__1_carry__8_i_8__3
       (.I0(p_1_in[67]),
        .I1(\p_reg_n_0_[16] ),
        .I2(p_1_in[69]),
        .I3(p_reg__0_n_104),
        .I4(p_1_in[68]),
        .I5(p_reg__0_n_105),
        .O(tmp_product__1_carry__8_i_8__3_n_0));
  CARRY4 tmp_product__1_carry__9
       (.CI(tmp_product__1_carry__8_n_0),
        .CO({tmp_product__1_carry__9_n_0,tmp_product__1_carry__9_n_1,tmp_product__1_carry__9_n_2,tmp_product__1_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__1_carry__9_i_1__3_n_0,tmp_product__1_carry__9_i_2__3_n_0,tmp_product__1_carry__9_i_3__3_n_0,tmp_product__1_carry__9_i_4__3_n_0}),
        .O(\ap_return_int_reg_reg[12] [3:0]),
        .S({tmp_product__1_carry__9_i_5__3_n_0,tmp_product__1_carry__9_i_6__3_n_0,tmp_product__1_carry__9_i_7__3_n_0,tmp_product__1_carry__9_i_8__3_n_0}));
  LUT4 #(
    .INIT(16'hE00E)) 
    tmp_product__1_carry__9_i_1__3
       (.I0(p_reg__0_n_99),
        .I1(p_1_in[74]),
        .I2(p_reg__0_n_98),
        .I3(p_1_in[75]),
        .O(tmp_product__1_carry__9_i_1__3_n_0));
  LUT4 #(
    .INIT(16'hE00E)) 
    tmp_product__1_carry__9_i_2__3
       (.I0(p_reg__0_n_100),
        .I1(p_1_in[73]),
        .I2(p_reg__0_n_99),
        .I3(p_1_in[74]),
        .O(tmp_product__1_carry__9_i_2__3_n_0));
  LUT4 #(
    .INIT(16'hE00E)) 
    tmp_product__1_carry__9_i_3__3
       (.I0(p_reg__0_n_101),
        .I1(p_1_in[72]),
        .I2(p_reg__0_n_100),
        .I3(p_1_in[73]),
        .O(tmp_product__1_carry__9_i_3__3_n_0));
  LUT4 #(
    .INIT(16'hE00E)) 
    tmp_product__1_carry__9_i_4__3
       (.I0(p_reg__0_n_102),
        .I1(p_1_in[71]),
        .I2(p_reg__0_n_101),
        .I3(p_1_in[72]),
        .O(tmp_product__1_carry__9_i_4__3_n_0));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    tmp_product__1_carry__9_i_5__3
       (.I0(p_1_in[74]),
        .I1(p_reg__0_n_99),
        .I2(p_1_in[76]),
        .I3(p_reg__0_n_97),
        .I4(p_1_in[75]),
        .I5(p_reg__0_n_98),
        .O(tmp_product__1_carry__9_i_5__3_n_0));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    tmp_product__1_carry__9_i_6__3
       (.I0(p_1_in[73]),
        .I1(p_reg__0_n_100),
        .I2(p_1_in[75]),
        .I3(p_reg__0_n_98),
        .I4(p_1_in[74]),
        .I5(p_reg__0_n_99),
        .O(tmp_product__1_carry__9_i_6__3_n_0));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    tmp_product__1_carry__9_i_7__3
       (.I0(p_1_in[72]),
        .I1(p_reg__0_n_101),
        .I2(p_1_in[74]),
        .I3(p_reg__0_n_99),
        .I4(p_1_in[73]),
        .I5(p_reg__0_n_100),
        .O(tmp_product__1_carry__9_i_7__3_n_0));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    tmp_product__1_carry__9_i_8__3
       (.I0(p_1_in[71]),
        .I1(p_reg__0_n_102),
        .I2(p_1_in[73]),
        .I3(p_reg__0_n_100),
        .I4(p_1_in[72]),
        .I5(p_reg__0_n_101),
        .O(tmp_product__1_carry__9_i_8__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_carry_i_1__3
       (.I0(p_2_in[36]),
        .I1(p_1_in[36]),
        .O(tmp_product__1_carry_i_1__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_carry_i_2__3
       (.I0(p_2_in[35]),
        .I1(p_1_in[35]),
        .O(tmp_product__1_carry_i_2__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_carry_i_3__3
       (.I0(p_2_in[34]),
        .I1(p_1_in[34]),
        .O(tmp_product__1_carry_i_3__3_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 9}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_ce_reg),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__2_OVERFLOW_UNCONNECTED),
        .P(NLW_tmp_product__2_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__1_n_106,tmp_product__1_n_107,tmp_product__1_n_108,tmp_product__1_n_109,tmp_product__1_n_110,tmp_product__1_n_111,tmp_product__1_n_112,tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145,tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153}),
        .PCOUT({tmp_product__2_n_106,tmp_product__2_n_107,tmp_product__2_n_108,tmp_product__2_n_109,tmp_product__2_n_110,tmp_product__2_n_111,tmp_product__2_n_112,tmp_product__2_n_113,tmp_product__2_n_114,tmp_product__2_n_115,tmp_product__2_n_116,tmp_product__2_n_117,tmp_product__2_n_118,tmp_product__2_n_119,tmp_product__2_n_120,tmp_product__2_n_121,tmp_product__2_n_122,tmp_product__2_n_123,tmp_product__2_n_124,tmp_product__2_n_125,tmp_product__2_n_126,tmp_product__2_n_127,tmp_product__2_n_128,tmp_product__2_n_129,tmp_product__2_n_130,tmp_product__2_n_131,tmp_product__2_n_132,tmp_product__2_n_133,tmp_product__2_n_134,tmp_product__2_n_135,tmp_product__2_n_136,tmp_product__2_n_137,tmp_product__2_n_138,tmp_product__2_n_139,tmp_product__2_n_140,tmp_product__2_n_141,tmp_product__2_n_142,tmp_product__2_n_143,tmp_product__2_n_144,tmp_product__2_n_145,tmp_product__2_n_146,tmp_product__2_n_147,tmp_product__2_n_148,tmp_product__2_n_149,tmp_product__2_n_150,tmp_product__2_n_151,tmp_product__2_n_152,tmp_product__2_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__2_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 9}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__3
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,O,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__3_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__3_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__3_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__3_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_ce_reg),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__3_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__3_OVERFLOW_UNCONNECTED),
        .P({tmp_product__3_n_58,tmp_product__3_n_59,tmp_product__3_n_60,tmp_product__3_n_61,tmp_product__3_n_62,tmp_product__3_n_63,tmp_product__3_n_64,tmp_product__3_n_65,tmp_product__3_n_66,tmp_product__3_n_67,tmp_product__3_n_68,tmp_product__3_n_69,tmp_product__3_n_70,tmp_product__3_n_71,tmp_product__3_n_72,tmp_product__3_n_73,tmp_product__3_n_74,tmp_product__3_n_75,tmp_product__3_n_76,tmp_product__3_n_77,tmp_product__3_n_78,tmp_product__3_n_79,tmp_product__3_n_80,tmp_product__3_n_81,tmp_product__3_n_82,tmp_product__3_n_83,tmp_product__3_n_84,tmp_product__3_n_85,tmp_product__3_n_86,tmp_product__3_n_87,tmp_product__3_n_88,tmp_product__3_n_89,tmp_product__3_n_90,tmp_product__3_n_91,tmp_product__3_n_92,tmp_product__3_n_93,tmp_product__3_n_94,tmp_product__3_n_95,tmp_product__3_n_96,tmp_product__3_n_97,tmp_product__3_n_98,tmp_product__3_n_99,tmp_product__3_n_100,tmp_product__3_n_101,tmp_product__3_n_102,tmp_product__3_n_103,tmp_product__3_n_104,tmp_product__3_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__3_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__3_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__3_n_106,tmp_product__3_n_107,tmp_product__3_n_108,tmp_product__3_n_109,tmp_product__3_n_110,tmp_product__3_n_111,tmp_product__3_n_112,tmp_product__3_n_113,tmp_product__3_n_114,tmp_product__3_n_115,tmp_product__3_n_116,tmp_product__3_n_117,tmp_product__3_n_118,tmp_product__3_n_119,tmp_product__3_n_120,tmp_product__3_n_121,tmp_product__3_n_122,tmp_product__3_n_123,tmp_product__3_n_124,tmp_product__3_n_125,tmp_product__3_n_126,tmp_product__3_n_127,tmp_product__3_n_128,tmp_product__3_n_129,tmp_product__3_n_130,tmp_product__3_n_131,tmp_product__3_n_132,tmp_product__3_n_133,tmp_product__3_n_134,tmp_product__3_n_135,tmp_product__3_n_136,tmp_product__3_n_137,tmp_product__3_n_138,tmp_product__3_n_139,tmp_product__3_n_140,tmp_product__3_n_141,tmp_product__3_n_142,tmp_product__3_n_143,tmp_product__3_n_144,tmp_product__3_n_145,tmp_product__3_n_146,tmp_product__3_n_147,tmp_product__3_n_148,tmp_product__3_n_149,tmp_product__3_n_150,tmp_product__3_n_151,tmp_product__3_n_152,tmp_product__3_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__3_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 9}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__4
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,O,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__4_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__4_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__4_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__4_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_ce_reg),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__4_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__4_OVERFLOW_UNCONNECTED),
        .P(NLW_tmp_product__4_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_tmp_product__4_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__4_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__3_n_106,tmp_product__3_n_107,tmp_product__3_n_108,tmp_product__3_n_109,tmp_product__3_n_110,tmp_product__3_n_111,tmp_product__3_n_112,tmp_product__3_n_113,tmp_product__3_n_114,tmp_product__3_n_115,tmp_product__3_n_116,tmp_product__3_n_117,tmp_product__3_n_118,tmp_product__3_n_119,tmp_product__3_n_120,tmp_product__3_n_121,tmp_product__3_n_122,tmp_product__3_n_123,tmp_product__3_n_124,tmp_product__3_n_125,tmp_product__3_n_126,tmp_product__3_n_127,tmp_product__3_n_128,tmp_product__3_n_129,tmp_product__3_n_130,tmp_product__3_n_131,tmp_product__3_n_132,tmp_product__3_n_133,tmp_product__3_n_134,tmp_product__3_n_135,tmp_product__3_n_136,tmp_product__3_n_137,tmp_product__3_n_138,tmp_product__3_n_139,tmp_product__3_n_140,tmp_product__3_n_141,tmp_product__3_n_142,tmp_product__3_n_143,tmp_product__3_n_144,tmp_product__3_n_145,tmp_product__3_n_146,tmp_product__3_n_147,tmp_product__3_n_148,tmp_product__3_n_149,tmp_product__3_n_150,tmp_product__3_n_151,tmp_product__3_n_152,tmp_product__3_n_153}),
        .PCOUT({tmp_product__4_n_106,tmp_product__4_n_107,tmp_product__4_n_108,tmp_product__4_n_109,tmp_product__4_n_110,tmp_product__4_n_111,tmp_product__4_n_112,tmp_product__4_n_113,tmp_product__4_n_114,tmp_product__4_n_115,tmp_product__4_n_116,tmp_product__4_n_117,tmp_product__4_n_118,tmp_product__4_n_119,tmp_product__4_n_120,tmp_product__4_n_121,tmp_product__4_n_122,tmp_product__4_n_123,tmp_product__4_n_124,tmp_product__4_n_125,tmp_product__4_n_126,tmp_product__4_n_127,tmp_product__4_n_128,tmp_product__4_n_129,tmp_product__4_n_130,tmp_product__4_n_131,tmp_product__4_n_132,tmp_product__4_n_133,tmp_product__4_n_134,tmp_product__4_n_135,tmp_product__4_n_136,tmp_product__4_n_137,tmp_product__4_n_138,tmp_product__4_n_139,tmp_product__4_n_140,tmp_product__4_n_141,tmp_product__4_n_142,tmp_product__4_n_143,tmp_product__4_n_144,tmp_product__4_n_145,tmp_product__4_n_146,tmp_product__4_n_147,tmp_product__4_n_148,tmp_product__4_n_149,tmp_product__4_n_150,tmp_product__4_n_151,tmp_product__4_n_152,tmp_product__4_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__4_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'hF6666000)) 
    tmp_product_i_14__3
       (.I0(\r_V_reg_94_reg[22] [1]),
        .I1(\r_V_reg_94_reg[26]_1 [1]),
        .I2(\r_V_reg_94_reg[22] [0]),
        .I3(\r_V_reg_94_reg[26]_1 [0]),
        .I4(\r_V_reg_94_reg[24]_0 [0]),
        .O(DI));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product_i_43
       (.I0(\r_V_reg_94_reg[26]_4 [0]),
        .I1(\r_V_reg_94_reg[26]_1 [3]),
        .I2(\r_V_reg_94_reg[22]_4 [0]),
        .O(p_reg__1_10));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h69)) 
    tmp_product_i_44
       (.I0(\r_V_reg_94_reg[22]_1 [2]),
        .I1(\r_V_reg_94_reg[26]_1 [3]),
        .I2(\r_V_reg_94_reg[22]_3 ),
        .O(p_reg__1_8));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product_i_45
       (.I0(\r_V_reg_94_reg[22]_1 [0]),
        .I1(\r_V_reg_94_reg[24] [0]),
        .O(p_reg__1_7));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_49__3
       (.I0(Q[2]),
        .O(p_reg__1_16[1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_50
       (.I0(Q[2]),
        .O(p_reg__1_16[0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_52__3
       (.I0(Q[2]),
        .O(p_reg__1_4[2]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_53
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(p_reg__1_4[1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_54
       (.I0(Q[1]),
        .O(p_reg__1_4[0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_55__3
       (.I0(Q[2]),
        .O(p_reg__1_15[2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_56
       (.I0(Q[2]),
        .O(p_reg__1_15[1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_57
       (.I0(Q[1]),
        .O(p_reg__1_15[0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_60
       (.I0(Q[0]),
        .O(p_reg__1_17));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_61__3
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_62
       (.I0(Q[2]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_63
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_65__3
       (.I0(Q[2]),
        .O(p_reg__2_0[2]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_66
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(p_reg__2_0[1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_67__3
       (.I0(Q[1]),
        .O(p_reg__2_0[0]));
  LUT6 #(
    .INIT(64'hA8FEEA80FEA880EA)) 
    tmp_product_i_6__3
       (.I0(\r_V_reg_94_reg[26]_2 [1]),
        .I1(\r_V_reg_94_reg[22]_2 ),
        .I2(\r_V_reg_94_reg[22]_1 [1]),
        .I3(\r_V_reg_94_reg[22]_3 ),
        .I4(\r_V_reg_94_reg[26]_1 [3]),
        .I5(\r_V_reg_94_reg[22]_1 [2]),
        .O(p_reg__1_6[3]));
  LUT6 #(
    .INIT(64'hFF96969696000000)) 
    tmp_product_i_7__3
       (.I0(\r_V_reg_94_reg[22]_1 [1]),
        .I1(\r_V_reg_94_reg[26]_1 [3]),
        .I2(\r_V_reg_94_reg[22]_2 ),
        .I3(\r_V_reg_94_reg[24] [0]),
        .I4(\r_V_reg_94_reg[22]_1 [0]),
        .I5(\r_V_reg_94_reg[26]_2 [0]),
        .O(p_reg__1_6[2]));
  LUT5 #(
    .INIT(32'h6F660600)) 
    tmp_product_i_8__3
       (.I0(\r_V_reg_94_reg[22]_1 [0]),
        .I1(\r_V_reg_94_reg[24] [0]),
        .I2(\r_V_reg_94_reg[22]_0 ),
        .I3(\r_V_reg_94_reg[26]_1 [2]),
        .I4(\r_V_reg_94_reg[24]_0 [2]),
        .O(p_reg__1_6[1]));
  LUT5 #(
    .INIT(32'hEA8080EA)) 
    tmp_product_i_9__3
       (.I0(\r_V_reg_94_reg[24]_0 [1]),
        .I1(\r_V_reg_94_reg[26]_1 [1]),
        .I2(\r_V_reg_94_reg[22] [1]),
        .I3(\r_V_reg_94_reg[26]_1 [2]),
        .I4(\r_V_reg_94_reg[22]_0 ),
        .O(p_reg__1_6[0]));
endmodule

(* ORIG_REF_NAME = "rcReceiver_mul_43bkb_MulnS_0" *) 
module design_1_rcReceiver_0_0_rcReceiver_mul_43bkb_MulnS_0_10
   (p_reg__1_0,
    p_reg__1_1,
    p_reg__1_2,
    \op_V_assign_0_5_reg_2960_reg[11] ,
    D,
    \op_V_assign_0_5_reg_2960_reg[12] ,
    S,
    p_reg__1_3,
    p_reg__2_0,
    p_reg__1_4,
    p_reg__1_5,
    p_reg__2_1,
    p_reg__2_2,
    p_reg__2_3,
    p_reg__1_6,
    p_reg__1_7,
    p_reg__2_4,
    p_reg__1_8,
    DI,
    p_reg__2_5,
    p_reg__2_6,
    p_reg__2_7,
    p_reg__2_8,
    p_reg__2_9,
    p_reg__1_9,
    p_reg__1_10,
    p_reg__1_11,
    p_reg__1_12,
    p_reg__1_13,
    p_reg__1_14,
    p_reg__1_15,
    p_reg__1_16,
    p_reg__1_17,
    p_reg__1_18,
    p_reg__1_19,
    p_reg__2_10,
    p_reg__1_20,
    p_reg__2_11,
    \p_Val2_9_reg_2916_reg[12] ,
    ap_ce_reg,
    ap_clk,
    A,
    B,
    O,
    CO,
    \r_V_reg_94_reg[26] ,
    \r_V_reg_94_reg[26]_0 ,
    Q,
    \ap_CS_iter0_fsm_reg[16] ,
    op_V_assign_0_5_reg_2960,
    \r_V_reg_94_reg[26]_1 ,
    \r_V_reg_94_reg[16] ,
    \r_V_reg_94_reg[17] ,
    \r_V_reg_94_reg[19] ,
    \r_V_reg_94_reg[20] ,
    \r_V_reg_94_reg[23] ,
    \r_V_reg_94_reg[18] ,
    \r_V_reg_94_reg[18]_0 ,
    \r_V_reg_94_reg[24] ,
    \r_V_reg_94_reg[18]_1 ,
    \r_V_reg_94_reg[22] ,
    \r_V_reg_94_reg[19]_0 ,
    \r_V_reg_94_reg[26]_2 ,
    \r_V_reg_94_reg[22]_0 ,
    \r_V_reg_94_reg[26]_3 ,
    \r_V_reg_94_reg[23]_0 ,
    \r_V_reg_94_reg[26]_4 ,
    \r_V_reg_94_reg[26]_5 ,
    \r_V_reg_94_reg[26]_6 );
  output p_reg__1_0;
  output p_reg__1_1;
  output p_reg__1_2;
  output \op_V_assign_0_5_reg_2960_reg[11] ;
  output [12:0]D;
  output \op_V_assign_0_5_reg_2960_reg[12] ;
  output [2:0]S;
  output [3:0]p_reg__1_3;
  output [3:0]p_reg__2_0;
  output [3:0]p_reg__1_4;
  output [3:0]p_reg__1_5;
  output [3:0]p_reg__2_1;
  output [3:0]p_reg__2_2;
  output [3:0]p_reg__2_3;
  output [3:0]p_reg__1_6;
  output [3:0]p_reg__1_7;
  output [2:0]p_reg__2_4;
  output [2:0]p_reg__1_8;
  output [2:0]DI;
  output [3:0]p_reg__2_5;
  output p_reg__2_6;
  output p_reg__2_7;
  output p_reg__2_8;
  output p_reg__2_9;
  output [3:0]p_reg__1_9;
  output p_reg__1_10;
  output p_reg__1_11;
  output p_reg__1_12;
  output p_reg__1_13;
  output [3:0]p_reg__1_14;
  output p_reg__1_15;
  output p_reg__1_16;
  output p_reg__1_17;
  output [0:0]p_reg__1_18;
  output [0:0]p_reg__1_19;
  output [2:0]p_reg__2_10;
  output [1:0]p_reg__1_20;
  output [1:0]p_reg__2_11;
  output [12:0]\p_Val2_9_reg_2916_reg[12] ;
  input ap_ce_reg;
  input ap_clk;
  input [16:0]A;
  input [8:0]B;
  input [0:0]O;
  input [0:0]CO;
  input [3:0]\r_V_reg_94_reg[26] ;
  input [2:0]\r_V_reg_94_reg[26]_0 ;
  input [12:0]Q;
  input \ap_CS_iter0_fsm_reg[16] ;
  input [1:0]op_V_assign_0_5_reg_2960;
  input [10:0]\r_V_reg_94_reg[26]_1 ;
  input [0:0]\r_V_reg_94_reg[16] ;
  input [2:0]\r_V_reg_94_reg[17] ;
  input [1:0]\r_V_reg_94_reg[19] ;
  input [3:0]\r_V_reg_94_reg[20] ;
  input [3:0]\r_V_reg_94_reg[23] ;
  input [3:0]\r_V_reg_94_reg[18] ;
  input [2:0]\r_V_reg_94_reg[18]_0 ;
  input [3:0]\r_V_reg_94_reg[24] ;
  input [3:0]\r_V_reg_94_reg[18]_1 ;
  input [3:0]\r_V_reg_94_reg[22] ;
  input [3:0]\r_V_reg_94_reg[19]_0 ;
  input [1:0]\r_V_reg_94_reg[26]_2 ;
  input [3:0]\r_V_reg_94_reg[22]_0 ;
  input [3:0]\r_V_reg_94_reg[26]_3 ;
  input [3:0]\r_V_reg_94_reg[23]_0 ;
  input [0:0]\r_V_reg_94_reg[26]_4 ;
  input [0:0]\r_V_reg_94_reg[26]_5 ;
  input [0:0]\r_V_reg_94_reg[26]_6 ;

  wire [16:0]A;
  wire [8:0]B;
  wire [0:0]CO;
  wire [12:0]D;
  wire [2:0]DI;
  wire [0:0]O;
  wire [12:0]Q;
  wire [2:0]S;
  wire \ap_CS_iter0_fsm_reg[16] ;
  wire ap_ce_reg;
  wire ap_clk;
  wire [1:0]op_V_assign_0_5_reg_2960;
  wire \op_V_assign_0_5_reg_2960_reg[11] ;
  wire \op_V_assign_0_5_reg_2960_reg[12] ;
  wire [81:34]p_1_in;
  wire [64:33]p_2_in;
  wire [12:0]\p_Val2_9_reg_2916_reg[12] ;
  wire p_reg__0__0_n_100;
  wire p_reg__0__0_n_101;
  wire p_reg__0__0_n_102;
  wire p_reg__0__0_n_103;
  wire p_reg__0__0_n_104;
  wire p_reg__0__0_n_105;
  wire p_reg__0__0_n_58;
  wire p_reg__0__0_n_59;
  wire p_reg__0__0_n_60;
  wire p_reg__0__0_n_61;
  wire p_reg__0__0_n_62;
  wire p_reg__0__0_n_63;
  wire p_reg__0__0_n_64;
  wire p_reg__0__0_n_65;
  wire p_reg__0__0_n_66;
  wire p_reg__0__0_n_67;
  wire p_reg__0__0_n_68;
  wire p_reg__0__0_n_69;
  wire p_reg__0__0_n_70;
  wire p_reg__0__0_n_71;
  wire p_reg__0__0_n_72;
  wire p_reg__0__0_n_73;
  wire p_reg__0__0_n_74;
  wire p_reg__0__0_n_75;
  wire p_reg__0__0_n_76;
  wire p_reg__0__0_n_77;
  wire p_reg__0__0_n_78;
  wire p_reg__0__0_n_79;
  wire p_reg__0__0_n_80;
  wire p_reg__0__0_n_81;
  wire p_reg__0__0_n_82;
  wire p_reg__0__0_n_83;
  wire p_reg__0__0_n_84;
  wire p_reg__0__0_n_85;
  wire p_reg__0__0_n_86;
  wire p_reg__0__0_n_87;
  wire p_reg__0__0_n_88;
  wire p_reg__0__0_n_89;
  wire p_reg__0__0_n_90;
  wire p_reg__0__0_n_91;
  wire p_reg__0__0_n_92;
  wire p_reg__0__0_n_93;
  wire p_reg__0__0_n_94;
  wire p_reg__0__0_n_95;
  wire p_reg__0__0_n_96;
  wire p_reg__0__0_n_97;
  wire p_reg__0__0_n_98;
  wire p_reg__0__0_n_99;
  wire p_reg__1_0;
  wire p_reg__1_1;
  wire p_reg__1_10;
  wire p_reg__1_11;
  wire p_reg__1_12;
  wire p_reg__1_13;
  wire [3:0]p_reg__1_14;
  wire p_reg__1_15;
  wire p_reg__1_16;
  wire p_reg__1_17;
  wire [0:0]p_reg__1_18;
  wire [0:0]p_reg__1_19;
  wire p_reg__1_2;
  wire [1:0]p_reg__1_20;
  wire [3:0]p_reg__1_3;
  wire [3:0]p_reg__1_4;
  wire [3:0]p_reg__1_5;
  wire [3:0]p_reg__1_6;
  wire [3:0]p_reg__1_7;
  wire [2:0]p_reg__1_8;
  wire [3:0]p_reg__1_9;
  wire [3:0]p_reg__2_0;
  wire [3:0]p_reg__2_1;
  wire [2:0]p_reg__2_10;
  wire [1:0]p_reg__2_11;
  wire [3:0]p_reg__2_2;
  wire [3:0]p_reg__2_3;
  wire [2:0]p_reg__2_4;
  wire [3:0]p_reg__2_5;
  wire p_reg__2_6;
  wire p_reg__2_7;
  wire p_reg__2_8;
  wire p_reg__2_9;
  wire p_reg__2_n_100;
  wire p_reg__2_n_101;
  wire p_reg__2_n_102;
  wire p_reg__2_n_103;
  wire p_reg__2_n_104;
  wire p_reg__2_n_105;
  wire p_reg__2_n_90;
  wire p_reg__2_n_91;
  wire p_reg__2_n_92;
  wire p_reg__2_n_93;
  wire p_reg__2_n_94;
  wire p_reg__2_n_95;
  wire p_reg__2_n_96;
  wire p_reg__2_n_97;
  wire p_reg__2_n_98;
  wire p_reg__2_n_99;
  wire \p_reg_n_0_[0] ;
  wire \p_reg_n_0_[10] ;
  wire \p_reg_n_0_[11] ;
  wire \p_reg_n_0_[12] ;
  wire \p_reg_n_0_[13] ;
  wire \p_reg_n_0_[14] ;
  wire \p_reg_n_0_[15] ;
  wire \p_reg_n_0_[16] ;
  wire \p_reg_n_0_[1] ;
  wire \p_reg_n_0_[2] ;
  wire \p_reg_n_0_[3] ;
  wire \p_reg_n_0_[4] ;
  wire \p_reg_n_0_[5] ;
  wire \p_reg_n_0_[6] ;
  wire \p_reg_n_0_[7] ;
  wire \p_reg_n_0_[8] ;
  wire \p_reg_n_0_[9] ;
  wire [0:0]\r_V_reg_94_reg[16] ;
  wire [2:0]\r_V_reg_94_reg[17] ;
  wire [3:0]\r_V_reg_94_reg[18] ;
  wire [2:0]\r_V_reg_94_reg[18]_0 ;
  wire [3:0]\r_V_reg_94_reg[18]_1 ;
  wire [1:0]\r_V_reg_94_reg[19] ;
  wire [3:0]\r_V_reg_94_reg[19]_0 ;
  wire [3:0]\r_V_reg_94_reg[20] ;
  wire [3:0]\r_V_reg_94_reg[22] ;
  wire [3:0]\r_V_reg_94_reg[22]_0 ;
  wire [3:0]\r_V_reg_94_reg[23] ;
  wire [3:0]\r_V_reg_94_reg[23]_0 ;
  wire [3:0]\r_V_reg_94_reg[24] ;
  wire [3:0]\r_V_reg_94_reg[26] ;
  wire [2:0]\r_V_reg_94_reg[26]_0 ;
  wire [10:0]\r_V_reg_94_reg[26]_1 ;
  wire [1:0]\r_V_reg_94_reg[26]_2 ;
  wire [3:0]\r_V_reg_94_reg[26]_3 ;
  wire [0:0]\r_V_reg_94_reg[26]_4 ;
  wire [0:0]\r_V_reg_94_reg[26]_5 ;
  wire [0:0]\r_V_reg_94_reg[26]_6 ;
  wire tmp_product__0_i_18__0_n_0;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product__1_carry__0_i_1__0_n_0;
  wire tmp_product__1_carry__0_i_2__0_n_0;
  wire tmp_product__1_carry__0_i_3__0_n_0;
  wire tmp_product__1_carry__0_i_4__0_n_0;
  wire tmp_product__1_carry__0_n_0;
  wire tmp_product__1_carry__0_n_1;
  wire tmp_product__1_carry__0_n_2;
  wire tmp_product__1_carry__0_n_3;
  wire tmp_product__1_carry__10_i_1__0_n_0;
  wire tmp_product__1_carry__10_i_2__0_n_0;
  wire tmp_product__1_carry__10_i_3__0_n_0;
  wire tmp_product__1_carry__10_i_4__0_n_0;
  wire tmp_product__1_carry__10_i_5__0_n_0;
  wire tmp_product__1_carry__10_i_6__0_n_0;
  wire tmp_product__1_carry__10_i_7__0_n_0;
  wire tmp_product__1_carry__10_i_8__0_n_0;
  wire tmp_product__1_carry__10_n_0;
  wire tmp_product__1_carry__10_n_1;
  wire tmp_product__1_carry__10_n_2;
  wire tmp_product__1_carry__10_n_3;
  wire tmp_product__1_carry__11_i_1__0_n_0;
  wire tmp_product__1_carry__11_i_2__0_n_0;
  wire tmp_product__1_carry__11_i_3__0_n_0;
  wire tmp_product__1_carry__11_i_4__0_n_0;
  wire tmp_product__1_carry__11_i_5__0_n_0;
  wire tmp_product__1_carry__11_i_6__0_n_0;
  wire tmp_product__1_carry__11_n_0;
  wire tmp_product__1_carry__11_n_1;
  wire tmp_product__1_carry__11_n_2;
  wire tmp_product__1_carry__11_n_3;
  wire tmp_product__1_carry__12_i_1__0_n_0;
  wire tmp_product__1_carry__1_i_1__0_n_0;
  wire tmp_product__1_carry__1_i_2__0_n_0;
  wire tmp_product__1_carry__1_i_3__0_n_0;
  wire tmp_product__1_carry__1_i_4__0_n_0;
  wire tmp_product__1_carry__1_n_0;
  wire tmp_product__1_carry__1_n_1;
  wire tmp_product__1_carry__1_n_2;
  wire tmp_product__1_carry__1_n_3;
  wire tmp_product__1_carry__2_i_1__0_n_0;
  wire tmp_product__1_carry__2_i_2__0_n_0;
  wire tmp_product__1_carry__2_i_3__0_n_0;
  wire tmp_product__1_carry__2_i_4__0_n_0;
  wire tmp_product__1_carry__2_n_0;
  wire tmp_product__1_carry__2_n_1;
  wire tmp_product__1_carry__2_n_2;
  wire tmp_product__1_carry__2_n_3;
  wire tmp_product__1_carry__3_i_1__0_n_0;
  wire tmp_product__1_carry__3_i_2__0_n_0;
  wire tmp_product__1_carry__3_i_3__0_n_0;
  wire tmp_product__1_carry__3_i_4__0_n_0;
  wire tmp_product__1_carry__3_i_5__0_n_0;
  wire tmp_product__1_carry__3_n_0;
  wire tmp_product__1_carry__3_n_1;
  wire tmp_product__1_carry__3_n_2;
  wire tmp_product__1_carry__3_n_3;
  wire tmp_product__1_carry__4_i_1__0_n_0;
  wire tmp_product__1_carry__4_i_2__0_n_0;
  wire tmp_product__1_carry__4_i_3__0_n_0;
  wire tmp_product__1_carry__4_i_4__0_n_0;
  wire tmp_product__1_carry__4_i_5__0_n_0;
  wire tmp_product__1_carry__4_i_6__0_n_0;
  wire tmp_product__1_carry__4_i_7__0_n_0;
  wire tmp_product__1_carry__4_i_8__0_n_0;
  wire tmp_product__1_carry__4_n_0;
  wire tmp_product__1_carry__4_n_1;
  wire tmp_product__1_carry__4_n_2;
  wire tmp_product__1_carry__4_n_3;
  wire tmp_product__1_carry__5_i_1__0_n_0;
  wire tmp_product__1_carry__5_i_2__0_n_0;
  wire tmp_product__1_carry__5_i_3__0_n_0;
  wire tmp_product__1_carry__5_i_4__0_n_0;
  wire tmp_product__1_carry__5_i_5__0_n_0;
  wire tmp_product__1_carry__5_i_6__0_n_0;
  wire tmp_product__1_carry__5_i_7__0_n_0;
  wire tmp_product__1_carry__5_i_8__0_n_0;
  wire tmp_product__1_carry__5_n_0;
  wire tmp_product__1_carry__5_n_1;
  wire tmp_product__1_carry__5_n_2;
  wire tmp_product__1_carry__5_n_3;
  wire tmp_product__1_carry__6_i_1__0_n_0;
  wire tmp_product__1_carry__6_i_2__0_n_0;
  wire tmp_product__1_carry__6_i_3__0_n_0;
  wire tmp_product__1_carry__6_i_4__0_n_0;
  wire tmp_product__1_carry__6_i_5__0_n_0;
  wire tmp_product__1_carry__6_i_6__0_n_0;
  wire tmp_product__1_carry__6_i_7__0_n_0;
  wire tmp_product__1_carry__6_i_8__0_n_0;
  wire tmp_product__1_carry__6_n_0;
  wire tmp_product__1_carry__6_n_1;
  wire tmp_product__1_carry__6_n_2;
  wire tmp_product__1_carry__6_n_3;
  wire tmp_product__1_carry__7_i_1__0_n_0;
  wire tmp_product__1_carry__7_i_2__0_n_0;
  wire tmp_product__1_carry__7_i_3__0_n_0;
  wire tmp_product__1_carry__7_i_4__0_n_0;
  wire tmp_product__1_carry__7_i_5__0_n_0;
  wire tmp_product__1_carry__7_i_6__0_n_0;
  wire tmp_product__1_carry__7_i_7__0_n_0;
  wire tmp_product__1_carry__7_i_8__0_n_0;
  wire tmp_product__1_carry__7_n_0;
  wire tmp_product__1_carry__7_n_1;
  wire tmp_product__1_carry__7_n_2;
  wire tmp_product__1_carry__7_n_3;
  wire tmp_product__1_carry__8_i_1__0_n_0;
  wire tmp_product__1_carry__8_i_2__0_n_0;
  wire tmp_product__1_carry__8_i_3__0_n_0;
  wire tmp_product__1_carry__8_i_4__0_n_0;
  wire tmp_product__1_carry__8_i_5__0_n_0;
  wire tmp_product__1_carry__8_i_6__0_n_0;
  wire tmp_product__1_carry__8_i_7__0_n_0;
  wire tmp_product__1_carry__8_i_8__0_n_0;
  wire tmp_product__1_carry__8_n_0;
  wire tmp_product__1_carry__8_n_1;
  wire tmp_product__1_carry__8_n_2;
  wire tmp_product__1_carry__8_n_3;
  wire tmp_product__1_carry__9_i_1__0_n_0;
  wire tmp_product__1_carry__9_i_2__0_n_0;
  wire tmp_product__1_carry__9_i_3__0_n_0;
  wire tmp_product__1_carry__9_i_4__0_n_0;
  wire tmp_product__1_carry__9_i_5__0_n_0;
  wire tmp_product__1_carry__9_i_6__0_n_0;
  wire tmp_product__1_carry__9_i_7__0_n_0;
  wire tmp_product__1_carry__9_i_8__0_n_0;
  wire tmp_product__1_carry__9_n_0;
  wire tmp_product__1_carry__9_n_1;
  wire tmp_product__1_carry__9_n_2;
  wire tmp_product__1_carry__9_n_3;
  wire tmp_product__1_carry_i_1__0_n_0;
  wire tmp_product__1_carry_i_2__0_n_0;
  wire tmp_product__1_carry_i_3__0_n_0;
  wire tmp_product__1_carry_n_0;
  wire tmp_product__1_carry_n_1;
  wire tmp_product__1_carry_n_2;
  wire tmp_product__1_carry_n_3;
  wire tmp_product__1_n_106;
  wire tmp_product__1_n_107;
  wire tmp_product__1_n_108;
  wire tmp_product__1_n_109;
  wire tmp_product__1_n_110;
  wire tmp_product__1_n_111;
  wire tmp_product__1_n_112;
  wire tmp_product__1_n_113;
  wire tmp_product__1_n_114;
  wire tmp_product__1_n_115;
  wire tmp_product__1_n_116;
  wire tmp_product__1_n_117;
  wire tmp_product__1_n_118;
  wire tmp_product__1_n_119;
  wire tmp_product__1_n_120;
  wire tmp_product__1_n_121;
  wire tmp_product__1_n_122;
  wire tmp_product__1_n_123;
  wire tmp_product__1_n_124;
  wire tmp_product__1_n_125;
  wire tmp_product__1_n_126;
  wire tmp_product__1_n_127;
  wire tmp_product__1_n_128;
  wire tmp_product__1_n_129;
  wire tmp_product__1_n_130;
  wire tmp_product__1_n_131;
  wire tmp_product__1_n_132;
  wire tmp_product__1_n_133;
  wire tmp_product__1_n_134;
  wire tmp_product__1_n_135;
  wire tmp_product__1_n_136;
  wire tmp_product__1_n_137;
  wire tmp_product__1_n_138;
  wire tmp_product__1_n_139;
  wire tmp_product__1_n_140;
  wire tmp_product__1_n_141;
  wire tmp_product__1_n_142;
  wire tmp_product__1_n_143;
  wire tmp_product__1_n_144;
  wire tmp_product__1_n_145;
  wire tmp_product__1_n_146;
  wire tmp_product__1_n_147;
  wire tmp_product__1_n_148;
  wire tmp_product__1_n_149;
  wire tmp_product__1_n_150;
  wire tmp_product__1_n_151;
  wire tmp_product__1_n_152;
  wire tmp_product__1_n_153;
  wire tmp_product__2_n_106;
  wire tmp_product__2_n_107;
  wire tmp_product__2_n_108;
  wire tmp_product__2_n_109;
  wire tmp_product__2_n_110;
  wire tmp_product__2_n_111;
  wire tmp_product__2_n_112;
  wire tmp_product__2_n_113;
  wire tmp_product__2_n_114;
  wire tmp_product__2_n_115;
  wire tmp_product__2_n_116;
  wire tmp_product__2_n_117;
  wire tmp_product__2_n_118;
  wire tmp_product__2_n_119;
  wire tmp_product__2_n_120;
  wire tmp_product__2_n_121;
  wire tmp_product__2_n_122;
  wire tmp_product__2_n_123;
  wire tmp_product__2_n_124;
  wire tmp_product__2_n_125;
  wire tmp_product__2_n_126;
  wire tmp_product__2_n_127;
  wire tmp_product__2_n_128;
  wire tmp_product__2_n_129;
  wire tmp_product__2_n_130;
  wire tmp_product__2_n_131;
  wire tmp_product__2_n_132;
  wire tmp_product__2_n_133;
  wire tmp_product__2_n_134;
  wire tmp_product__2_n_135;
  wire tmp_product__2_n_136;
  wire tmp_product__2_n_137;
  wire tmp_product__2_n_138;
  wire tmp_product__2_n_139;
  wire tmp_product__2_n_140;
  wire tmp_product__2_n_141;
  wire tmp_product__2_n_142;
  wire tmp_product__2_n_143;
  wire tmp_product__2_n_144;
  wire tmp_product__2_n_145;
  wire tmp_product__2_n_146;
  wire tmp_product__2_n_147;
  wire tmp_product__2_n_148;
  wire tmp_product__2_n_149;
  wire tmp_product__2_n_150;
  wire tmp_product__2_n_151;
  wire tmp_product__2_n_152;
  wire tmp_product__2_n_153;
  wire tmp_product__3_n_100;
  wire tmp_product__3_n_101;
  wire tmp_product__3_n_102;
  wire tmp_product__3_n_103;
  wire tmp_product__3_n_104;
  wire tmp_product__3_n_105;
  wire tmp_product__3_n_106;
  wire tmp_product__3_n_107;
  wire tmp_product__3_n_108;
  wire tmp_product__3_n_109;
  wire tmp_product__3_n_110;
  wire tmp_product__3_n_111;
  wire tmp_product__3_n_112;
  wire tmp_product__3_n_113;
  wire tmp_product__3_n_114;
  wire tmp_product__3_n_115;
  wire tmp_product__3_n_116;
  wire tmp_product__3_n_117;
  wire tmp_product__3_n_118;
  wire tmp_product__3_n_119;
  wire tmp_product__3_n_120;
  wire tmp_product__3_n_121;
  wire tmp_product__3_n_122;
  wire tmp_product__3_n_123;
  wire tmp_product__3_n_124;
  wire tmp_product__3_n_125;
  wire tmp_product__3_n_126;
  wire tmp_product__3_n_127;
  wire tmp_product__3_n_128;
  wire tmp_product__3_n_129;
  wire tmp_product__3_n_130;
  wire tmp_product__3_n_131;
  wire tmp_product__3_n_132;
  wire tmp_product__3_n_133;
  wire tmp_product__3_n_134;
  wire tmp_product__3_n_135;
  wire tmp_product__3_n_136;
  wire tmp_product__3_n_137;
  wire tmp_product__3_n_138;
  wire tmp_product__3_n_139;
  wire tmp_product__3_n_140;
  wire tmp_product__3_n_141;
  wire tmp_product__3_n_142;
  wire tmp_product__3_n_143;
  wire tmp_product__3_n_144;
  wire tmp_product__3_n_145;
  wire tmp_product__3_n_146;
  wire tmp_product__3_n_147;
  wire tmp_product__3_n_148;
  wire tmp_product__3_n_149;
  wire tmp_product__3_n_150;
  wire tmp_product__3_n_151;
  wire tmp_product__3_n_152;
  wire tmp_product__3_n_153;
  wire tmp_product__3_n_58;
  wire tmp_product__3_n_59;
  wire tmp_product__3_n_60;
  wire tmp_product__3_n_61;
  wire tmp_product__3_n_62;
  wire tmp_product__3_n_63;
  wire tmp_product__3_n_64;
  wire tmp_product__3_n_65;
  wire tmp_product__3_n_66;
  wire tmp_product__3_n_67;
  wire tmp_product__3_n_68;
  wire tmp_product__3_n_69;
  wire tmp_product__3_n_70;
  wire tmp_product__3_n_71;
  wire tmp_product__3_n_72;
  wire tmp_product__3_n_73;
  wire tmp_product__3_n_74;
  wire tmp_product__3_n_75;
  wire tmp_product__3_n_76;
  wire tmp_product__3_n_77;
  wire tmp_product__3_n_78;
  wire tmp_product__3_n_79;
  wire tmp_product__3_n_80;
  wire tmp_product__3_n_81;
  wire tmp_product__3_n_82;
  wire tmp_product__3_n_83;
  wire tmp_product__3_n_84;
  wire tmp_product__3_n_85;
  wire tmp_product__3_n_86;
  wire tmp_product__3_n_87;
  wire tmp_product__3_n_88;
  wire tmp_product__3_n_89;
  wire tmp_product__3_n_90;
  wire tmp_product__3_n_91;
  wire tmp_product__3_n_92;
  wire tmp_product__3_n_93;
  wire tmp_product__3_n_94;
  wire tmp_product__3_n_95;
  wire tmp_product__3_n_96;
  wire tmp_product__3_n_97;
  wire tmp_product__3_n_98;
  wire tmp_product__3_n_99;
  wire tmp_product__4_n_106;
  wire tmp_product__4_n_107;
  wire tmp_product__4_n_108;
  wire tmp_product__4_n_109;
  wire tmp_product__4_n_110;
  wire tmp_product__4_n_111;
  wire tmp_product__4_n_112;
  wire tmp_product__4_n_113;
  wire tmp_product__4_n_114;
  wire tmp_product__4_n_115;
  wire tmp_product__4_n_116;
  wire tmp_product__4_n_117;
  wire tmp_product__4_n_118;
  wire tmp_product__4_n_119;
  wire tmp_product__4_n_120;
  wire tmp_product__4_n_121;
  wire tmp_product__4_n_122;
  wire tmp_product__4_n_123;
  wire tmp_product__4_n_124;
  wire tmp_product__4_n_125;
  wire tmp_product__4_n_126;
  wire tmp_product__4_n_127;
  wire tmp_product__4_n_128;
  wire tmp_product__4_n_129;
  wire tmp_product__4_n_130;
  wire tmp_product__4_n_131;
  wire tmp_product__4_n_132;
  wire tmp_product__4_n_133;
  wire tmp_product__4_n_134;
  wire tmp_product__4_n_135;
  wire tmp_product__4_n_136;
  wire tmp_product__4_n_137;
  wire tmp_product__4_n_138;
  wire tmp_product__4_n_139;
  wire tmp_product__4_n_140;
  wire tmp_product__4_n_141;
  wire tmp_product__4_n_142;
  wire tmp_product__4_n_143;
  wire tmp_product__4_n_144;
  wire tmp_product__4_n_145;
  wire tmp_product__4_n_146;
  wire tmp_product__4_n_147;
  wire tmp_product__4_n_148;
  wire tmp_product__4_n_149;
  wire tmp_product__4_n_150;
  wire tmp_product__4_n_151;
  wire tmp_product__4_n_152;
  wire tmp_product__4_n_153;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire NLW_p_reg__0__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg__0__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg__0__0_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg__0__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg__0__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg__0__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg__0__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg__0__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg__0__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg__0__0_PCOUT_UNCONNECTED;
  wire NLW_p_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg__1_PCOUT_UNCONNECTED;
  wire NLW_p_reg__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg__2_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg__2_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg__2_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_product_P_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__1_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_product__1_P_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_carry__12_CO_UNCONNECTED;
  wire [3:1]NLW_tmp_product__1_carry__12_O_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_carry__3_O_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_carry__4_O_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_carry__5_O_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_carry__7_O_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_carry__8_O_UNCONNECTED;
  wire NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__2_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__2_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_product__2_P_UNCONNECTED;
  wire NLW_tmp_product__3_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__3_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__3_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__3_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__3_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__3_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__3_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__3_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__3_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__4_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__4_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__4_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__4_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__4_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__4_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__4_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__4_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__4_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_product__4_P_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \op_V_assign_0_5_reg_2960[11]_i_1 
       (.I0(D[11]),
        .I1(Q[11]),
        .I2(ap_ce_reg),
        .I3(\ap_CS_iter0_fsm_reg[16] ),
        .I4(op_V_assign_0_5_reg_2960[0]),
        .O(\op_V_assign_0_5_reg_2960_reg[11] ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \op_V_assign_0_5_reg_2960[12]_i_1 
       (.I0(D[12]),
        .I1(Q[12]),
        .I2(ap_ce_reg),
        .I3(\ap_CS_iter0_fsm_reg[16] ),
        .I4(op_V_assign_0_5_reg_2960[1]),
        .O(\op_V_assign_0_5_reg_2960_reg[12] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \p_Val2_9_reg_2916[0]_i_1 
       (.I0(D[0]),
        .I1(Q[0]),
        .I2(ap_ce_reg),
        .O(\p_Val2_9_reg_2916_reg[12] [0]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_Val2_9_reg_2916[10]_i_1 
       (.I0(D[10]),
        .I1(Q[10]),
        .I2(ap_ce_reg),
        .O(\p_Val2_9_reg_2916_reg[12] [10]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_Val2_9_reg_2916[11]_i_1 
       (.I0(D[11]),
        .I1(Q[11]),
        .I2(ap_ce_reg),
        .O(\p_Val2_9_reg_2916_reg[12] [11]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_Val2_9_reg_2916[12]_i_1 
       (.I0(D[12]),
        .I1(Q[12]),
        .I2(ap_ce_reg),
        .O(\p_Val2_9_reg_2916_reg[12] [12]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_Val2_9_reg_2916[1]_i_1 
       (.I0(D[1]),
        .I1(Q[1]),
        .I2(ap_ce_reg),
        .O(\p_Val2_9_reg_2916_reg[12] [1]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_Val2_9_reg_2916[2]_i_1 
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(ap_ce_reg),
        .O(\p_Val2_9_reg_2916_reg[12] [2]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_Val2_9_reg_2916[3]_i_1 
       (.I0(D[3]),
        .I1(Q[3]),
        .I2(ap_ce_reg),
        .O(\p_Val2_9_reg_2916_reg[12] [3]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_Val2_9_reg_2916[4]_i_1 
       (.I0(D[4]),
        .I1(Q[4]),
        .I2(ap_ce_reg),
        .O(\p_Val2_9_reg_2916_reg[12] [4]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_Val2_9_reg_2916[5]_i_1 
       (.I0(D[5]),
        .I1(Q[5]),
        .I2(ap_ce_reg),
        .O(\p_Val2_9_reg_2916_reg[12] [5]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_Val2_9_reg_2916[6]_i_1 
       (.I0(D[6]),
        .I1(Q[6]),
        .I2(ap_ce_reg),
        .O(\p_Val2_9_reg_2916_reg[12] [6]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_Val2_9_reg_2916[7]_i_1 
       (.I0(D[7]),
        .I1(Q[7]),
        .I2(ap_ce_reg),
        .O(\p_Val2_9_reg_2916_reg[12] [7]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_Val2_9_reg_2916[8]_i_1 
       (.I0(D[8]),
        .I1(Q[8]),
        .I2(ap_ce_reg),
        .O(\p_Val2_9_reg_2916_reg[12] [8]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_Val2_9_reg_2916[9]_i_1 
       (.I0(D[9]),
        .I1(Q[9]),
        .I2(ap_ce_reg),
        .O(\p_Val2_9_reg_2916_reg[12] [9]));
  FDRE \p_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_product__0_n_105),
        .Q(\p_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \p_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_product__0_n_95),
        .Q(\p_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \p_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_product__0_n_94),
        .Q(\p_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \p_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_product__0_n_93),
        .Q(\p_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \p_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_product__0_n_92),
        .Q(\p_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \p_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_product__0_n_91),
        .Q(\p_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \p_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_product__0_n_90),
        .Q(\p_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \p_reg[16] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_product__0_n_89),
        .Q(\p_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \p_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_product__0_n_104),
        .Q(\p_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \p_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_product__0_n_103),
        .Q(\p_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \p_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_product__0_n_102),
        .Q(\p_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \p_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_product__0_n_101),
        .Q(\p_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \p_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_product__0_n_100),
        .Q(\p_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \p_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_product__0_n_99),
        .Q(\p_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \p_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_product__0_n_98),
        .Q(\p_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \p_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_product__0_n_97),
        .Q(\p_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \p_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_product__0_n_96),
        .Q(\p_reg_n_0_[9] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 10x11 9}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg__0__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg__0__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg__0__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg__0__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg__0__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_ce_reg),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_ce_reg),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg__0__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg__0__0_OVERFLOW_UNCONNECTED),
        .P({p_reg__0__0_n_58,p_reg__0__0_n_59,p_reg__0__0_n_60,p_reg__0__0_n_61,p_reg__0__0_n_62,p_reg__0__0_n_63,p_reg__0__0_n_64,p_reg__0__0_n_65,p_reg__0__0_n_66,p_reg__0__0_n_67,p_reg__0__0_n_68,p_reg__0__0_n_69,p_reg__0__0_n_70,p_reg__0__0_n_71,p_reg__0__0_n_72,p_reg__0__0_n_73,p_reg__0__0_n_74,p_reg__0__0_n_75,p_reg__0__0_n_76,p_reg__0__0_n_77,p_reg__0__0_n_78,p_reg__0__0_n_79,p_reg__0__0_n_80,p_reg__0__0_n_81,p_reg__0__0_n_82,p_reg__0__0_n_83,p_reg__0__0_n_84,p_reg__0__0_n_85,p_reg__0__0_n_86,p_reg__0__0_n_87,p_reg__0__0_n_88,p_reg__0__0_n_89,p_reg__0__0_n_90,p_reg__0__0_n_91,p_reg__0__0_n_92,p_reg__0__0_n_93,p_reg__0__0_n_94,p_reg__0__0_n_95,p_reg__0__0_n_96,p_reg__0__0_n_97,p_reg__0__0_n_98,p_reg__0__0_n_99,p_reg__0__0_n_100,p_reg__0__0_n_101,p_reg__0__0_n_102,p_reg__0__0_n_103,p_reg__0__0_n_104,p_reg__0__0_n_105}),
        .PATTERNBDETECT(NLW_p_reg__0__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg__0__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_p_reg__0__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg__0__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 10x18 9}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_ce_reg),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_ce_reg),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg__1_OVERFLOW_UNCONNECTED),
        .P(p_1_in),
        .PATTERNBDETECT(NLW_p_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__2_n_106,tmp_product__2_n_107,tmp_product__2_n_108,tmp_product__2_n_109,tmp_product__2_n_110,tmp_product__2_n_111,tmp_product__2_n_112,tmp_product__2_n_113,tmp_product__2_n_114,tmp_product__2_n_115,tmp_product__2_n_116,tmp_product__2_n_117,tmp_product__2_n_118,tmp_product__2_n_119,tmp_product__2_n_120,tmp_product__2_n_121,tmp_product__2_n_122,tmp_product__2_n_123,tmp_product__2_n_124,tmp_product__2_n_125,tmp_product__2_n_126,tmp_product__2_n_127,tmp_product__2_n_128,tmp_product__2_n_129,tmp_product__2_n_130,tmp_product__2_n_131,tmp_product__2_n_132,tmp_product__2_n_133,tmp_product__2_n_134,tmp_product__2_n_135,tmp_product__2_n_136,tmp_product__2_n_137,tmp_product__2_n_138,tmp_product__2_n_139,tmp_product__2_n_140,tmp_product__2_n_141,tmp_product__2_n_142,tmp_product__2_n_143,tmp_product__2_n_144,tmp_product__2_n_145,tmp_product__2_n_146,tmp_product__2_n_147,tmp_product__2_n_148,tmp_product__2_n_149,tmp_product__2_n_150,tmp_product__2_n_151,tmp_product__2_n_152,tmp_product__2_n_153}),
        .PCOUT(NLW_p_reg__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg__1_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 9}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg__2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_ce_reg),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_ce_reg),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg__2_OVERFLOW_UNCONNECTED),
        .P({p_2_in,p_reg__2_n_90,p_reg__2_n_91,p_reg__2_n_92,p_reg__2_n_93,p_reg__2_n_94,p_reg__2_n_95,p_reg__2_n_96,p_reg__2_n_97,p_reg__2_n_98,p_reg__2_n_99,p_reg__2_n_100,p_reg__2_n_101,p_reg__2_n_102,p_reg__2_n_103,p_reg__2_n_104,p_reg__2_n_105}),
        .PATTERNBDETECT(NLW_p_reg__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__4_n_106,tmp_product__4_n_107,tmp_product__4_n_108,tmp_product__4_n_109,tmp_product__4_n_110,tmp_product__4_n_111,tmp_product__4_n_112,tmp_product__4_n_113,tmp_product__4_n_114,tmp_product__4_n_115,tmp_product__4_n_116,tmp_product__4_n_117,tmp_product__4_n_118,tmp_product__4_n_119,tmp_product__4_n_120,tmp_product__4_n_121,tmp_product__4_n_122,tmp_product__4_n_123,tmp_product__4_n_124,tmp_product__4_n_125,tmp_product__4_n_126,tmp_product__4_n_127,tmp_product__4_n_128,tmp_product__4_n_129,tmp_product__4_n_130,tmp_product__4_n_131,tmp_product__4_n_132,tmp_product__4_n_133,tmp_product__4_n_134,tmp_product__4_n_135,tmp_product__4_n_136,tmp_product__4_n_137,tmp_product__4_n_138,tmp_product__4_n_139,tmp_product__4_n_140,tmp_product__4_n_141,tmp_product__4_n_142,tmp_product__4_n_143,tmp_product__4_n_144,tmp_product__4_n_145,tmp_product__4_n_146,tmp_product__4_n_147,tmp_product__4_n_148,tmp_product__4_n_149,tmp_product__4_n_150,tmp_product__4_n_151,tmp_product__4_n_152,tmp_product__4_n_153}),
        .PCOUT(NLW_p_reg__2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg__2_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x11 9}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_ce_reg),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P(NLW_tmp_product_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 10x18 9}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_ce_reg),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h69)) 
    tmp_product__0_i_17__0
       (.I0(CO),
        .I1(\r_V_reg_94_reg[26] [3]),
        .I2(\r_V_reg_94_reg[26]_0 [2]),
        .O(p_reg__1_2));
  LUT6 #(
    .INIT(64'h78E1871E871E78E1)) 
    tmp_product__0_i_18__0
       (.I0(\r_V_reg_94_reg[26]_0 [2]),
        .I1(\r_V_reg_94_reg[26] [3]),
        .I2(\r_V_reg_94_reg[26]_4 ),
        .I3(CO),
        .I4(\r_V_reg_94_reg[26]_5 ),
        .I5(\r_V_reg_94_reg[26]_6 ),
        .O(tmp_product__0_i_18__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'h69)) 
    tmp_product__0_i_19__0
       (.I0(CO),
        .I1(\r_V_reg_94_reg[26] [1]),
        .I2(\r_V_reg_94_reg[26]_0 [0]),
        .O(p_reg__1_0));
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product__0_i_20__0
       (.I0(\r_V_reg_94_reg[26]_3 [3]),
        .I1(\r_V_reg_94_reg[26] [0]),
        .I2(\r_V_reg_94_reg[23]_0 [3]),
        .O(p_reg__1_17));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__0_i_21__0
       (.I0(\r_V_reg_94_reg[26]_3 [1]),
        .I1(\r_V_reg_94_reg[22]_0 [2]),
        .I2(\r_V_reg_94_reg[23]_0 [1]),
        .O(p_reg__1_16));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'h69)) 
    tmp_product__0_i_22__1
       (.I0(CO),
        .I1(\r_V_reg_94_reg[26] [2]),
        .I2(\r_V_reg_94_reg[26]_0 [1]),
        .O(p_reg__1_1));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product__0_i_23__0
       (.I0(\r_V_reg_94_reg[26]_1 [10]),
        .O(p_reg__1_8[2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product__0_i_24__0
       (.I0(\r_V_reg_94_reg[26]_1 [9]),
        .O(p_reg__1_8[1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product__0_i_25__0
       (.I0(\r_V_reg_94_reg[26]_1 [8]),
        .O(p_reg__1_8[0]));
  LUT6 #(
    .INIT(64'h40D5D540FD5454FD)) 
    tmp_product__0_i_3__0
       (.I0(\r_V_reg_94_reg[26]_4 ),
        .I1(\r_V_reg_94_reg[26]_0 [0]),
        .I2(\r_V_reg_94_reg[26] [1]),
        .I3(\r_V_reg_94_reg[26]_0 [1]),
        .I4(\r_V_reg_94_reg[26] [2]),
        .I5(CO),
        .O(p_reg__1_18));
  LUT6 #(
    .INIT(64'h5DDF0445A220FBBA)) 
    tmp_product__0_i_4__0
       (.I0(p_reg__1_2),
        .I1(CO),
        .I2(\r_V_reg_94_reg[26] [2]),
        .I3(\r_V_reg_94_reg[26]_0 [1]),
        .I4(\r_V_reg_94_reg[26]_4 ),
        .I5(tmp_product__0_i_18__0_n_0),
        .O(p_reg__1_19));
  LUT5 #(
    .INIT(32'hFDD55440)) 
    tmp_product__0_i_6__0
       (.I0(\r_V_reg_94_reg[26]_4 ),
        .I1(\r_V_reg_94_reg[23]_0 [3]),
        .I2(\r_V_reg_94_reg[26] [0]),
        .I3(\r_V_reg_94_reg[26]_3 [3]),
        .I4(p_reg__1_0),
        .O(p_reg__1_14[3]));
  LUT5 #(
    .INIT(32'hFDD55440)) 
    tmp_product__0_i_7__0
       (.I0(\r_V_reg_94_reg[26]_4 ),
        .I1(\r_V_reg_94_reg[22]_0 [3]),
        .I2(\r_V_reg_94_reg[23]_0 [2]),
        .I3(\r_V_reg_94_reg[26]_3 [2]),
        .I4(p_reg__1_17),
        .O(p_reg__1_14[2]));
  LUT5 #(
    .INIT(32'h9600FF96)) 
    tmp_product__0_i_8__0
       (.I0(\r_V_reg_94_reg[26]_3 [2]),
        .I1(\r_V_reg_94_reg[22]_0 [3]),
        .I2(\r_V_reg_94_reg[23]_0 [2]),
        .I3(p_reg__1_16),
        .I4(\r_V_reg_94_reg[26]_4 ),
        .O(p_reg__1_14[1]));
  LUT5 #(
    .INIT(32'hFDD55440)) 
    tmp_product__0_i_9__0
       (.I0(\r_V_reg_94_reg[26]_4 ),
        .I1(\r_V_reg_94_reg[23]_0 [0]),
        .I2(\r_V_reg_94_reg[26]_3 [0]),
        .I3(\r_V_reg_94_reg[22]_0 [1]),
        .I4(p_reg__1_15),
        .O(p_reg__1_14[0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x11 9}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,O,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_ce_reg),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__1_OVERFLOW_UNCONNECTED),
        .P(NLW_tmp_product__1_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__1_n_106,tmp_product__1_n_107,tmp_product__1_n_108,tmp_product__1_n_109,tmp_product__1_n_110,tmp_product__1_n_111,tmp_product__1_n_112,tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145,tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__1_UNDERFLOW_UNCONNECTED));
  CARRY4 tmp_product__1_carry
       (.CI(1'b0),
        .CO({tmp_product__1_carry_n_0,tmp_product__1_carry_n_1,tmp_product__1_carry_n_2,tmp_product__1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({p_2_in[36:34],1'b0}),
        .O(NLW_tmp_product__1_carry_O_UNCONNECTED[3:0]),
        .S({tmp_product__1_carry_i_1__0_n_0,tmp_product__1_carry_i_2__0_n_0,tmp_product__1_carry_i_3__0_n_0,p_2_in[33]}));
  CARRY4 tmp_product__1_carry__0
       (.CI(tmp_product__1_carry_n_0),
        .CO({tmp_product__1_carry__0_n_0,tmp_product__1_carry__0_n_1,tmp_product__1_carry__0_n_2,tmp_product__1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(p_2_in[40:37]),
        .O(NLW_tmp_product__1_carry__0_O_UNCONNECTED[3:0]),
        .S({tmp_product__1_carry__0_i_1__0_n_0,tmp_product__1_carry__0_i_2__0_n_0,tmp_product__1_carry__0_i_3__0_n_0,tmp_product__1_carry__0_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_carry__0_i_1__0
       (.I0(p_2_in[40]),
        .I1(p_1_in[40]),
        .O(tmp_product__1_carry__0_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_carry__0_i_2__0
       (.I0(p_2_in[39]),
        .I1(p_1_in[39]),
        .O(tmp_product__1_carry__0_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_carry__0_i_3__0
       (.I0(p_2_in[38]),
        .I1(p_1_in[38]),
        .O(tmp_product__1_carry__0_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_carry__0_i_4__0
       (.I0(p_2_in[37]),
        .I1(p_1_in[37]),
        .O(tmp_product__1_carry__0_i_4__0_n_0));
  CARRY4 tmp_product__1_carry__1
       (.CI(tmp_product__1_carry__0_n_0),
        .CO({tmp_product__1_carry__1_n_0,tmp_product__1_carry__1_n_1,tmp_product__1_carry__1_n_2,tmp_product__1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(p_2_in[44:41]),
        .O(NLW_tmp_product__1_carry__1_O_UNCONNECTED[3:0]),
        .S({tmp_product__1_carry__1_i_1__0_n_0,tmp_product__1_carry__1_i_2__0_n_0,tmp_product__1_carry__1_i_3__0_n_0,tmp_product__1_carry__1_i_4__0_n_0}));
  CARRY4 tmp_product__1_carry__10
       (.CI(tmp_product__1_carry__9_n_0),
        .CO({tmp_product__1_carry__10_n_0,tmp_product__1_carry__10_n_1,tmp_product__1_carry__10_n_2,tmp_product__1_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__1_carry__10_i_1__0_n_0,tmp_product__1_carry__10_i_2__0_n_0,tmp_product__1_carry__10_i_3__0_n_0,tmp_product__1_carry__10_i_4__0_n_0}),
        .O(D[7:4]),
        .S({tmp_product__1_carry__10_i_5__0_n_0,tmp_product__1_carry__10_i_6__0_n_0,tmp_product__1_carry__10_i_7__0_n_0,tmp_product__1_carry__10_i_8__0_n_0}));
  LUT4 #(
    .INIT(16'hE00E)) 
    tmp_product__1_carry__10_i_1__0
       (.I0(p_reg__0__0_n_95),
        .I1(p_1_in[78]),
        .I2(p_reg__0__0_n_94),
        .I3(p_1_in[79]),
        .O(tmp_product__1_carry__10_i_1__0_n_0));
  LUT4 #(
    .INIT(16'hE00E)) 
    tmp_product__1_carry__10_i_2__0
       (.I0(p_reg__0__0_n_96),
        .I1(p_1_in[77]),
        .I2(p_reg__0__0_n_95),
        .I3(p_1_in[78]),
        .O(tmp_product__1_carry__10_i_2__0_n_0));
  LUT4 #(
    .INIT(16'hE00E)) 
    tmp_product__1_carry__10_i_3__0
       (.I0(p_reg__0__0_n_97),
        .I1(p_1_in[76]),
        .I2(p_reg__0__0_n_96),
        .I3(p_1_in[77]),
        .O(tmp_product__1_carry__10_i_3__0_n_0));
  LUT4 #(
    .INIT(16'hE00E)) 
    tmp_product__1_carry__10_i_4__0
       (.I0(p_reg__0__0_n_98),
        .I1(p_1_in[75]),
        .I2(p_reg__0__0_n_97),
        .I3(p_1_in[76]),
        .O(tmp_product__1_carry__10_i_4__0_n_0));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    tmp_product__1_carry__10_i_5__0
       (.I0(p_1_in[78]),
        .I1(p_reg__0__0_n_95),
        .I2(p_1_in[80]),
        .I3(p_reg__0__0_n_93),
        .I4(p_1_in[79]),
        .I5(p_reg__0__0_n_94),
        .O(tmp_product__1_carry__10_i_5__0_n_0));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    tmp_product__1_carry__10_i_6__0
       (.I0(p_1_in[77]),
        .I1(p_reg__0__0_n_96),
        .I2(p_1_in[79]),
        .I3(p_reg__0__0_n_94),
        .I4(p_1_in[78]),
        .I5(p_reg__0__0_n_95),
        .O(tmp_product__1_carry__10_i_6__0_n_0));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    tmp_product__1_carry__10_i_7__0
       (.I0(p_1_in[76]),
        .I1(p_reg__0__0_n_97),
        .I2(p_1_in[78]),
        .I3(p_reg__0__0_n_95),
        .I4(p_1_in[77]),
        .I5(p_reg__0__0_n_96),
        .O(tmp_product__1_carry__10_i_7__0_n_0));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    tmp_product__1_carry__10_i_8__0
       (.I0(p_1_in[75]),
        .I1(p_reg__0__0_n_98),
        .I2(p_1_in[77]),
        .I3(p_reg__0__0_n_96),
        .I4(p_1_in[76]),
        .I5(p_reg__0__0_n_97),
        .O(tmp_product__1_carry__10_i_8__0_n_0));
  CARRY4 tmp_product__1_carry__11
       (.CI(tmp_product__1_carry__10_n_0),
        .CO({tmp_product__1_carry__11_n_0,tmp_product__1_carry__11_n_1,tmp_product__1_carry__11_n_2,tmp_product__1_carry__11_n_3}),
        .CYINIT(1'b0),
        .DI({p_reg__0__0_n_90,p_reg__0__0_n_91,tmp_product__1_carry__11_i_1__0_n_0,tmp_product__1_carry__11_i_2__0_n_0}),
        .O(D[11:8]),
        .S({tmp_product__1_carry__11_i_3__0_n_0,tmp_product__1_carry__11_i_4__0_n_0,tmp_product__1_carry__11_i_5__0_n_0,tmp_product__1_carry__11_i_6__0_n_0}));
  LUT4 #(
    .INIT(16'hDDD4)) 
    tmp_product__1_carry__11_i_1__0
       (.I0(p_1_in[81]),
        .I1(p_reg__0__0_n_92),
        .I2(p_reg__0__0_n_93),
        .I3(p_1_in[80]),
        .O(tmp_product__1_carry__11_i_1__0_n_0));
  LUT4 #(
    .INIT(16'hE00E)) 
    tmp_product__1_carry__11_i_2__0
       (.I0(p_reg__0__0_n_94),
        .I1(p_1_in[79]),
        .I2(p_reg__0__0_n_93),
        .I3(p_1_in[80]),
        .O(tmp_product__1_carry__11_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__1_carry__11_i_3__0
       (.I0(p_reg__0__0_n_90),
        .I1(p_reg__0__0_n_89),
        .O(tmp_product__1_carry__11_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__1_carry__11_i_4__0
       (.I0(p_reg__0__0_n_91),
        .I1(p_reg__0__0_n_90),
        .O(tmp_product__1_carry__11_i_4__0_n_0));
  LUT5 #(
    .INIT(32'hE0FE1F01)) 
    tmp_product__1_carry__11_i_5__0
       (.I0(p_1_in[80]),
        .I1(p_reg__0__0_n_93),
        .I2(p_reg__0__0_n_92),
        .I3(p_1_in[81]),
        .I4(p_reg__0__0_n_91),
        .O(tmp_product__1_carry__11_i_5__0_n_0));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    tmp_product__1_carry__11_i_6__0
       (.I0(p_1_in[79]),
        .I1(p_reg__0__0_n_94),
        .I2(p_1_in[81]),
        .I3(p_reg__0__0_n_92),
        .I4(p_1_in[80]),
        .I5(p_reg__0__0_n_93),
        .O(tmp_product__1_carry__11_i_6__0_n_0));
  CARRY4 tmp_product__1_carry__12
       (.CI(tmp_product__1_carry__11_n_0),
        .CO(NLW_tmp_product__1_carry__12_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_product__1_carry__12_O_UNCONNECTED[3:1],D[12]}),
        .S({1'b0,1'b0,1'b0,tmp_product__1_carry__12_i_1__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__1_carry__12_i_1__0
       (.I0(p_reg__0__0_n_89),
        .I1(p_reg__0__0_n_88),
        .O(tmp_product__1_carry__12_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_carry__1_i_1__0
       (.I0(p_2_in[44]),
        .I1(p_1_in[44]),
        .O(tmp_product__1_carry__1_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_carry__1_i_2__0
       (.I0(p_2_in[43]),
        .I1(p_1_in[43]),
        .O(tmp_product__1_carry__1_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_carry__1_i_3__0
       (.I0(p_2_in[42]),
        .I1(p_1_in[42]),
        .O(tmp_product__1_carry__1_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_carry__1_i_4__0
       (.I0(p_2_in[41]),
        .I1(p_1_in[41]),
        .O(tmp_product__1_carry__1_i_4__0_n_0));
  CARRY4 tmp_product__1_carry__2
       (.CI(tmp_product__1_carry__1_n_0),
        .CO({tmp_product__1_carry__2_n_0,tmp_product__1_carry__2_n_1,tmp_product__1_carry__2_n_2,tmp_product__1_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(p_2_in[48:45]),
        .O(NLW_tmp_product__1_carry__2_O_UNCONNECTED[3:0]),
        .S({tmp_product__1_carry__2_i_1__0_n_0,tmp_product__1_carry__2_i_2__0_n_0,tmp_product__1_carry__2_i_3__0_n_0,tmp_product__1_carry__2_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_carry__2_i_1__0
       (.I0(p_2_in[48]),
        .I1(p_1_in[48]),
        .O(tmp_product__1_carry__2_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_carry__2_i_2__0
       (.I0(p_2_in[47]),
        .I1(p_1_in[47]),
        .O(tmp_product__1_carry__2_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_carry__2_i_3__0
       (.I0(p_2_in[46]),
        .I1(p_1_in[46]),
        .O(tmp_product__1_carry__2_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_carry__2_i_4__0
       (.I0(p_2_in[45]),
        .I1(p_1_in[45]),
        .O(tmp_product__1_carry__2_i_4__0_n_0));
  CARRY4 tmp_product__1_carry__3
       (.CI(tmp_product__1_carry__2_n_0),
        .CO({tmp_product__1_carry__3_n_0,tmp_product__1_carry__3_n_1,tmp_product__1_carry__3_n_2,tmp_product__1_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__1_carry__3_i_1__0_n_0,p_2_in[51:49]}),
        .O(NLW_tmp_product__1_carry__3_O_UNCONNECTED[3:0]),
        .S({tmp_product__1_carry__3_i_2__0_n_0,tmp_product__1_carry__3_i_3__0_n_0,tmp_product__1_carry__3_i_4__0_n_0,tmp_product__1_carry__3_i_5__0_n_0}));
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product__1_carry__3_i_1__0
       (.I0(p_2_in[52]),
        .I1(\p_reg_n_0_[1] ),
        .I2(p_1_in[52]),
        .O(tmp_product__1_carry__3_i_1__0_n_0));
  (* HLUTNM = "lutpair21" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    tmp_product__1_carry__3_i_2__0
       (.I0(\p_reg_n_0_[1] ),
        .I1(p_1_in[52]),
        .I2(p_2_in[52]),
        .I3(p_1_in[51]),
        .I4(\p_reg_n_0_[0] ),
        .O(tmp_product__1_carry__3_i_2__0_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product__1_carry__3_i_3__0
       (.I0(\p_reg_n_0_[0] ),
        .I1(p_1_in[51]),
        .I2(p_2_in[51]),
        .O(tmp_product__1_carry__3_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_carry__3_i_4__0
       (.I0(p_2_in[50]),
        .I1(p_1_in[50]),
        .O(tmp_product__1_carry__3_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_carry__3_i_5__0
       (.I0(p_2_in[49]),
        .I1(p_1_in[49]),
        .O(tmp_product__1_carry__3_i_5__0_n_0));
  CARRY4 tmp_product__1_carry__4
       (.CI(tmp_product__1_carry__3_n_0),
        .CO({tmp_product__1_carry__4_n_0,tmp_product__1_carry__4_n_1,tmp_product__1_carry__4_n_2,tmp_product__1_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__1_carry__4_i_1__0_n_0,tmp_product__1_carry__4_i_2__0_n_0,tmp_product__1_carry__4_i_3__0_n_0,tmp_product__1_carry__4_i_4__0_n_0}),
        .O(NLW_tmp_product__1_carry__4_O_UNCONNECTED[3:0]),
        .S({tmp_product__1_carry__4_i_5__0_n_0,tmp_product__1_carry__4_i_6__0_n_0,tmp_product__1_carry__4_i_7__0_n_0,tmp_product__1_carry__4_i_8__0_n_0}));
  (* HLUTNM = "lutpair24" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__1_carry__4_i_1__0
       (.I0(\p_reg_n_0_[4] ),
        .I1(p_1_in[55]),
        .I2(p_2_in[55]),
        .O(tmp_product__1_carry__4_i_1__0_n_0));
  (* HLUTNM = "lutpair23" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__1_carry__4_i_2__0
       (.I0(\p_reg_n_0_[3] ),
        .I1(p_1_in[54]),
        .I2(p_2_in[54]),
        .O(tmp_product__1_carry__4_i_2__0_n_0));
  (* HLUTNM = "lutpair22" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__1_carry__4_i_3__0
       (.I0(\p_reg_n_0_[2] ),
        .I1(p_1_in[53]),
        .I2(p_2_in[53]),
        .O(tmp_product__1_carry__4_i_3__0_n_0));
  (* HLUTNM = "lutpair21" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__1_carry__4_i_4__0
       (.I0(\p_reg_n_0_[1] ),
        .I1(p_1_in[52]),
        .I2(p_2_in[52]),
        .O(tmp_product__1_carry__4_i_4__0_n_0));
  (* HLUTNM = "lutpair25" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__1_carry__4_i_5__0
       (.I0(\p_reg_n_0_[5] ),
        .I1(p_1_in[56]),
        .I2(p_2_in[56]),
        .I3(tmp_product__1_carry__4_i_1__0_n_0),
        .O(tmp_product__1_carry__4_i_5__0_n_0));
  (* HLUTNM = "lutpair24" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__1_carry__4_i_6__0
       (.I0(\p_reg_n_0_[4] ),
        .I1(p_1_in[55]),
        .I2(p_2_in[55]),
        .I3(tmp_product__1_carry__4_i_2__0_n_0),
        .O(tmp_product__1_carry__4_i_6__0_n_0));
  (* HLUTNM = "lutpair23" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__1_carry__4_i_7__0
       (.I0(\p_reg_n_0_[3] ),
        .I1(p_1_in[54]),
        .I2(p_2_in[54]),
        .I3(tmp_product__1_carry__4_i_3__0_n_0),
        .O(tmp_product__1_carry__4_i_7__0_n_0));
  (* HLUTNM = "lutpair22" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__1_carry__4_i_8__0
       (.I0(\p_reg_n_0_[2] ),
        .I1(p_1_in[53]),
        .I2(p_2_in[53]),
        .I3(tmp_product__1_carry__4_i_4__0_n_0),
        .O(tmp_product__1_carry__4_i_8__0_n_0));
  CARRY4 tmp_product__1_carry__5
       (.CI(tmp_product__1_carry__4_n_0),
        .CO({tmp_product__1_carry__5_n_0,tmp_product__1_carry__5_n_1,tmp_product__1_carry__5_n_2,tmp_product__1_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__1_carry__5_i_1__0_n_0,tmp_product__1_carry__5_i_2__0_n_0,tmp_product__1_carry__5_i_3__0_n_0,tmp_product__1_carry__5_i_4__0_n_0}),
        .O(NLW_tmp_product__1_carry__5_O_UNCONNECTED[3:0]),
        .S({tmp_product__1_carry__5_i_5__0_n_0,tmp_product__1_carry__5_i_6__0_n_0,tmp_product__1_carry__5_i_7__0_n_0,tmp_product__1_carry__5_i_8__0_n_0}));
  (* HLUTNM = "lutpair28" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__1_carry__5_i_1__0
       (.I0(\p_reg_n_0_[8] ),
        .I1(p_1_in[59]),
        .I2(p_2_in[59]),
        .O(tmp_product__1_carry__5_i_1__0_n_0));
  (* HLUTNM = "lutpair27" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__1_carry__5_i_2__0
       (.I0(\p_reg_n_0_[7] ),
        .I1(p_1_in[58]),
        .I2(p_2_in[58]),
        .O(tmp_product__1_carry__5_i_2__0_n_0));
  (* HLUTNM = "lutpair26" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__1_carry__5_i_3__0
       (.I0(\p_reg_n_0_[6] ),
        .I1(p_1_in[57]),
        .I2(p_2_in[57]),
        .O(tmp_product__1_carry__5_i_3__0_n_0));
  (* HLUTNM = "lutpair25" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__1_carry__5_i_4__0
       (.I0(\p_reg_n_0_[5] ),
        .I1(p_1_in[56]),
        .I2(p_2_in[56]),
        .O(tmp_product__1_carry__5_i_4__0_n_0));
  (* HLUTNM = "lutpair29" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__1_carry__5_i_5__0
       (.I0(\p_reg_n_0_[9] ),
        .I1(p_1_in[60]),
        .I2(p_2_in[60]),
        .I3(tmp_product__1_carry__5_i_1__0_n_0),
        .O(tmp_product__1_carry__5_i_5__0_n_0));
  (* HLUTNM = "lutpair28" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__1_carry__5_i_6__0
       (.I0(\p_reg_n_0_[8] ),
        .I1(p_1_in[59]),
        .I2(p_2_in[59]),
        .I3(tmp_product__1_carry__5_i_2__0_n_0),
        .O(tmp_product__1_carry__5_i_6__0_n_0));
  (* HLUTNM = "lutpair27" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__1_carry__5_i_7__0
       (.I0(\p_reg_n_0_[7] ),
        .I1(p_1_in[58]),
        .I2(p_2_in[58]),
        .I3(tmp_product__1_carry__5_i_3__0_n_0),
        .O(tmp_product__1_carry__5_i_7__0_n_0));
  (* HLUTNM = "lutpair26" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__1_carry__5_i_8__0
       (.I0(\p_reg_n_0_[6] ),
        .I1(p_1_in[57]),
        .I2(p_2_in[57]),
        .I3(tmp_product__1_carry__5_i_4__0_n_0),
        .O(tmp_product__1_carry__5_i_8__0_n_0));
  CARRY4 tmp_product__1_carry__6
       (.CI(tmp_product__1_carry__5_n_0),
        .CO({tmp_product__1_carry__6_n_0,tmp_product__1_carry__6_n_1,tmp_product__1_carry__6_n_2,tmp_product__1_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__1_carry__6_i_1__0_n_0,tmp_product__1_carry__6_i_2__0_n_0,tmp_product__1_carry__6_i_3__0_n_0,tmp_product__1_carry__6_i_4__0_n_0}),
        .O(NLW_tmp_product__1_carry__6_O_UNCONNECTED[3:0]),
        .S({tmp_product__1_carry__6_i_5__0_n_0,tmp_product__1_carry__6_i_6__0_n_0,tmp_product__1_carry__6_i_7__0_n_0,tmp_product__1_carry__6_i_8__0_n_0}));
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product__1_carry__6_i_1__0
       (.I0(p_2_in[64]),
        .I1(p_1_in[64]),
        .I2(\p_reg_n_0_[13] ),
        .O(tmp_product__1_carry__6_i_1__0_n_0));
  (* HLUTNM = "lutpair31" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__1_carry__6_i_2__0
       (.I0(\p_reg_n_0_[11] ),
        .I1(p_1_in[62]),
        .I2(p_2_in[62]),
        .O(tmp_product__1_carry__6_i_2__0_n_0));
  (* HLUTNM = "lutpair30" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__1_carry__6_i_3__0
       (.I0(\p_reg_n_0_[10] ),
        .I1(p_1_in[61]),
        .I2(p_2_in[61]),
        .O(tmp_product__1_carry__6_i_3__0_n_0));
  (* HLUTNM = "lutpair29" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__1_carry__6_i_4__0
       (.I0(\p_reg_n_0_[9] ),
        .I1(p_1_in[60]),
        .I2(p_2_in[60]),
        .O(tmp_product__1_carry__6_i_4__0_n_0));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    tmp_product__1_carry__6_i_5__0
       (.I0(p_2_in[64]),
        .I1(p_1_in[64]),
        .I2(\p_reg_n_0_[13] ),
        .I3(p_2_in[63]),
        .I4(p_1_in[63]),
        .I5(\p_reg_n_0_[12] ),
        .O(tmp_product__1_carry__6_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__1_carry__6_i_6__0
       (.I0(tmp_product__1_carry__6_i_2__0_n_0),
        .I1(p_1_in[63]),
        .I2(\p_reg_n_0_[12] ),
        .I3(p_2_in[63]),
        .O(tmp_product__1_carry__6_i_6__0_n_0));
  (* HLUTNM = "lutpair31" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__1_carry__6_i_7__0
       (.I0(\p_reg_n_0_[11] ),
        .I1(p_1_in[62]),
        .I2(p_2_in[62]),
        .I3(tmp_product__1_carry__6_i_3__0_n_0),
        .O(tmp_product__1_carry__6_i_7__0_n_0));
  (* HLUTNM = "lutpair30" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__1_carry__6_i_8__0
       (.I0(\p_reg_n_0_[10] ),
        .I1(p_1_in[61]),
        .I2(p_2_in[61]),
        .I3(tmp_product__1_carry__6_i_4__0_n_0),
        .O(tmp_product__1_carry__6_i_8__0_n_0));
  CARRY4 tmp_product__1_carry__7
       (.CI(tmp_product__1_carry__6_n_0),
        .CO({tmp_product__1_carry__7_n_0,tmp_product__1_carry__7_n_1,tmp_product__1_carry__7_n_2,tmp_product__1_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__1_carry__7_i_1__0_n_0,tmp_product__1_carry__7_i_2__0_n_0,tmp_product__1_carry__7_i_3__0_n_0,tmp_product__1_carry__7_i_4__0_n_0}),
        .O(NLW_tmp_product__1_carry__7_O_UNCONNECTED[3:0]),
        .S({tmp_product__1_carry__7_i_5__0_n_0,tmp_product__1_carry__7_i_6__0_n_0,tmp_product__1_carry__7_i_7__0_n_0,tmp_product__1_carry__7_i_8__0_n_0}));
  LUT4 #(
    .INIT(16'hE00E)) 
    tmp_product__1_carry__7_i_1__0
       (.I0(\p_reg_n_0_[15] ),
        .I1(p_1_in[66]),
        .I2(\p_reg_n_0_[16] ),
        .I3(p_1_in[67]),
        .O(tmp_product__1_carry__7_i_1__0_n_0));
  LUT4 #(
    .INIT(16'hE00E)) 
    tmp_product__1_carry__7_i_2__0
       (.I0(\p_reg_n_0_[14] ),
        .I1(p_1_in[65]),
        .I2(\p_reg_n_0_[15] ),
        .I3(p_1_in[66]),
        .O(tmp_product__1_carry__7_i_2__0_n_0));
  LUT4 #(
    .INIT(16'hE00E)) 
    tmp_product__1_carry__7_i_3__0
       (.I0(\p_reg_n_0_[13] ),
        .I1(p_1_in[64]),
        .I2(\p_reg_n_0_[14] ),
        .I3(p_1_in[65]),
        .O(tmp_product__1_carry__7_i_3__0_n_0));
  LUT3 #(
    .INIT(8'h09)) 
    tmp_product__1_carry__7_i_4__0
       (.I0(\p_reg_n_0_[13] ),
        .I1(p_1_in[64]),
        .I2(p_2_in[64]),
        .O(tmp_product__1_carry__7_i_4__0_n_0));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    tmp_product__1_carry__7_i_5__0
       (.I0(p_1_in[66]),
        .I1(\p_reg_n_0_[15] ),
        .I2(p_1_in[68]),
        .I3(p_reg__0__0_n_105),
        .I4(p_1_in[67]),
        .I5(\p_reg_n_0_[16] ),
        .O(tmp_product__1_carry__7_i_5__0_n_0));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    tmp_product__1_carry__7_i_6__0
       (.I0(p_1_in[65]),
        .I1(\p_reg_n_0_[14] ),
        .I2(p_1_in[67]),
        .I3(\p_reg_n_0_[16] ),
        .I4(p_1_in[66]),
        .I5(\p_reg_n_0_[15] ),
        .O(tmp_product__1_carry__7_i_6__0_n_0));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    tmp_product__1_carry__7_i_7__0
       (.I0(p_1_in[64]),
        .I1(\p_reg_n_0_[13] ),
        .I2(p_1_in[66]),
        .I3(\p_reg_n_0_[15] ),
        .I4(p_1_in[65]),
        .I5(\p_reg_n_0_[14] ),
        .O(tmp_product__1_carry__7_i_7__0_n_0));
  LUT5 #(
    .INIT(32'h693C3C96)) 
    tmp_product__1_carry__7_i_8__0
       (.I0(p_2_in[64]),
        .I1(p_1_in[65]),
        .I2(\p_reg_n_0_[14] ),
        .I3(p_1_in[64]),
        .I4(\p_reg_n_0_[13] ),
        .O(tmp_product__1_carry__7_i_8__0_n_0));
  CARRY4 tmp_product__1_carry__8
       (.CI(tmp_product__1_carry__7_n_0),
        .CO({tmp_product__1_carry__8_n_0,tmp_product__1_carry__8_n_1,tmp_product__1_carry__8_n_2,tmp_product__1_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__1_carry__8_i_1__0_n_0,tmp_product__1_carry__8_i_2__0_n_0,tmp_product__1_carry__8_i_3__0_n_0,tmp_product__1_carry__8_i_4__0_n_0}),
        .O(NLW_tmp_product__1_carry__8_O_UNCONNECTED[3:0]),
        .S({tmp_product__1_carry__8_i_5__0_n_0,tmp_product__1_carry__8_i_6__0_n_0,tmp_product__1_carry__8_i_7__0_n_0,tmp_product__1_carry__8_i_8__0_n_0}));
  LUT4 #(
    .INIT(16'hE00E)) 
    tmp_product__1_carry__8_i_1__0
       (.I0(p_reg__0__0_n_103),
        .I1(p_1_in[70]),
        .I2(p_reg__0__0_n_102),
        .I3(p_1_in[71]),
        .O(tmp_product__1_carry__8_i_1__0_n_0));
  LUT4 #(
    .INIT(16'hE00E)) 
    tmp_product__1_carry__8_i_2__0
       (.I0(p_reg__0__0_n_104),
        .I1(p_1_in[69]),
        .I2(p_reg__0__0_n_103),
        .I3(p_1_in[70]),
        .O(tmp_product__1_carry__8_i_2__0_n_0));
  LUT4 #(
    .INIT(16'hE00E)) 
    tmp_product__1_carry__8_i_3__0
       (.I0(p_reg__0__0_n_105),
        .I1(p_1_in[68]),
        .I2(p_reg__0__0_n_104),
        .I3(p_1_in[69]),
        .O(tmp_product__1_carry__8_i_3__0_n_0));
  LUT4 #(
    .INIT(16'hE00E)) 
    tmp_product__1_carry__8_i_4__0
       (.I0(\p_reg_n_0_[16] ),
        .I1(p_1_in[67]),
        .I2(p_reg__0__0_n_105),
        .I3(p_1_in[68]),
        .O(tmp_product__1_carry__8_i_4__0_n_0));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    tmp_product__1_carry__8_i_5__0
       (.I0(p_1_in[70]),
        .I1(p_reg__0__0_n_103),
        .I2(p_1_in[72]),
        .I3(p_reg__0__0_n_101),
        .I4(p_1_in[71]),
        .I5(p_reg__0__0_n_102),
        .O(tmp_product__1_carry__8_i_5__0_n_0));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    tmp_product__1_carry__8_i_6__0
       (.I0(p_1_in[69]),
        .I1(p_reg__0__0_n_104),
        .I2(p_1_in[71]),
        .I3(p_reg__0__0_n_102),
        .I4(p_1_in[70]),
        .I5(p_reg__0__0_n_103),
        .O(tmp_product__1_carry__8_i_6__0_n_0));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    tmp_product__1_carry__8_i_7__0
       (.I0(p_1_in[68]),
        .I1(p_reg__0__0_n_105),
        .I2(p_1_in[70]),
        .I3(p_reg__0__0_n_103),
        .I4(p_1_in[69]),
        .I5(p_reg__0__0_n_104),
        .O(tmp_product__1_carry__8_i_7__0_n_0));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    tmp_product__1_carry__8_i_8__0
       (.I0(p_1_in[67]),
        .I1(\p_reg_n_0_[16] ),
        .I2(p_1_in[69]),
        .I3(p_reg__0__0_n_104),
        .I4(p_1_in[68]),
        .I5(p_reg__0__0_n_105),
        .O(tmp_product__1_carry__8_i_8__0_n_0));
  CARRY4 tmp_product__1_carry__9
       (.CI(tmp_product__1_carry__8_n_0),
        .CO({tmp_product__1_carry__9_n_0,tmp_product__1_carry__9_n_1,tmp_product__1_carry__9_n_2,tmp_product__1_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__1_carry__9_i_1__0_n_0,tmp_product__1_carry__9_i_2__0_n_0,tmp_product__1_carry__9_i_3__0_n_0,tmp_product__1_carry__9_i_4__0_n_0}),
        .O(D[3:0]),
        .S({tmp_product__1_carry__9_i_5__0_n_0,tmp_product__1_carry__9_i_6__0_n_0,tmp_product__1_carry__9_i_7__0_n_0,tmp_product__1_carry__9_i_8__0_n_0}));
  LUT4 #(
    .INIT(16'hE00E)) 
    tmp_product__1_carry__9_i_1__0
       (.I0(p_reg__0__0_n_99),
        .I1(p_1_in[74]),
        .I2(p_reg__0__0_n_98),
        .I3(p_1_in[75]),
        .O(tmp_product__1_carry__9_i_1__0_n_0));
  LUT4 #(
    .INIT(16'hE00E)) 
    tmp_product__1_carry__9_i_2__0
       (.I0(p_reg__0__0_n_100),
        .I1(p_1_in[73]),
        .I2(p_reg__0__0_n_99),
        .I3(p_1_in[74]),
        .O(tmp_product__1_carry__9_i_2__0_n_0));
  LUT4 #(
    .INIT(16'hE00E)) 
    tmp_product__1_carry__9_i_3__0
       (.I0(p_reg__0__0_n_101),
        .I1(p_1_in[72]),
        .I2(p_reg__0__0_n_100),
        .I3(p_1_in[73]),
        .O(tmp_product__1_carry__9_i_3__0_n_0));
  LUT4 #(
    .INIT(16'hE00E)) 
    tmp_product__1_carry__9_i_4__0
       (.I0(p_reg__0__0_n_102),
        .I1(p_1_in[71]),
        .I2(p_reg__0__0_n_101),
        .I3(p_1_in[72]),
        .O(tmp_product__1_carry__9_i_4__0_n_0));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    tmp_product__1_carry__9_i_5__0
       (.I0(p_1_in[74]),
        .I1(p_reg__0__0_n_99),
        .I2(p_1_in[76]),
        .I3(p_reg__0__0_n_97),
        .I4(p_1_in[75]),
        .I5(p_reg__0__0_n_98),
        .O(tmp_product__1_carry__9_i_5__0_n_0));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    tmp_product__1_carry__9_i_6__0
       (.I0(p_1_in[73]),
        .I1(p_reg__0__0_n_100),
        .I2(p_1_in[75]),
        .I3(p_reg__0__0_n_98),
        .I4(p_1_in[74]),
        .I5(p_reg__0__0_n_99),
        .O(tmp_product__1_carry__9_i_6__0_n_0));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    tmp_product__1_carry__9_i_7__0
       (.I0(p_1_in[72]),
        .I1(p_reg__0__0_n_101),
        .I2(p_1_in[74]),
        .I3(p_reg__0__0_n_99),
        .I4(p_1_in[73]),
        .I5(p_reg__0__0_n_100),
        .O(tmp_product__1_carry__9_i_7__0_n_0));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    tmp_product__1_carry__9_i_8__0
       (.I0(p_1_in[71]),
        .I1(p_reg__0__0_n_102),
        .I2(p_1_in[73]),
        .I3(p_reg__0__0_n_100),
        .I4(p_1_in[72]),
        .I5(p_reg__0__0_n_101),
        .O(tmp_product__1_carry__9_i_8__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_carry_i_1__0
       (.I0(p_2_in[36]),
        .I1(p_1_in[36]),
        .O(tmp_product__1_carry_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_carry_i_2__0
       (.I0(p_2_in[35]),
        .I1(p_1_in[35]),
        .O(tmp_product__1_carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_carry_i_3__0
       (.I0(p_2_in[34]),
        .I1(p_1_in[34]),
        .O(tmp_product__1_carry_i_3__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 9}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_ce_reg),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__2_OVERFLOW_UNCONNECTED),
        .P(NLW_tmp_product__2_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__1_n_106,tmp_product__1_n_107,tmp_product__1_n_108,tmp_product__1_n_109,tmp_product__1_n_110,tmp_product__1_n_111,tmp_product__1_n_112,tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145,tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153}),
        .PCOUT({tmp_product__2_n_106,tmp_product__2_n_107,tmp_product__2_n_108,tmp_product__2_n_109,tmp_product__2_n_110,tmp_product__2_n_111,tmp_product__2_n_112,tmp_product__2_n_113,tmp_product__2_n_114,tmp_product__2_n_115,tmp_product__2_n_116,tmp_product__2_n_117,tmp_product__2_n_118,tmp_product__2_n_119,tmp_product__2_n_120,tmp_product__2_n_121,tmp_product__2_n_122,tmp_product__2_n_123,tmp_product__2_n_124,tmp_product__2_n_125,tmp_product__2_n_126,tmp_product__2_n_127,tmp_product__2_n_128,tmp_product__2_n_129,tmp_product__2_n_130,tmp_product__2_n_131,tmp_product__2_n_132,tmp_product__2_n_133,tmp_product__2_n_134,tmp_product__2_n_135,tmp_product__2_n_136,tmp_product__2_n_137,tmp_product__2_n_138,tmp_product__2_n_139,tmp_product__2_n_140,tmp_product__2_n_141,tmp_product__2_n_142,tmp_product__2_n_143,tmp_product__2_n_144,tmp_product__2_n_145,tmp_product__2_n_146,tmp_product__2_n_147,tmp_product__2_n_148,tmp_product__2_n_149,tmp_product__2_n_150,tmp_product__2_n_151,tmp_product__2_n_152,tmp_product__2_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__2_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 9}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__3
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,O,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__3_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__3_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__3_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__3_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_ce_reg),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__3_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__3_OVERFLOW_UNCONNECTED),
        .P({tmp_product__3_n_58,tmp_product__3_n_59,tmp_product__3_n_60,tmp_product__3_n_61,tmp_product__3_n_62,tmp_product__3_n_63,tmp_product__3_n_64,tmp_product__3_n_65,tmp_product__3_n_66,tmp_product__3_n_67,tmp_product__3_n_68,tmp_product__3_n_69,tmp_product__3_n_70,tmp_product__3_n_71,tmp_product__3_n_72,tmp_product__3_n_73,tmp_product__3_n_74,tmp_product__3_n_75,tmp_product__3_n_76,tmp_product__3_n_77,tmp_product__3_n_78,tmp_product__3_n_79,tmp_product__3_n_80,tmp_product__3_n_81,tmp_product__3_n_82,tmp_product__3_n_83,tmp_product__3_n_84,tmp_product__3_n_85,tmp_product__3_n_86,tmp_product__3_n_87,tmp_product__3_n_88,tmp_product__3_n_89,tmp_product__3_n_90,tmp_product__3_n_91,tmp_product__3_n_92,tmp_product__3_n_93,tmp_product__3_n_94,tmp_product__3_n_95,tmp_product__3_n_96,tmp_product__3_n_97,tmp_product__3_n_98,tmp_product__3_n_99,tmp_product__3_n_100,tmp_product__3_n_101,tmp_product__3_n_102,tmp_product__3_n_103,tmp_product__3_n_104,tmp_product__3_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__3_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__3_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__3_n_106,tmp_product__3_n_107,tmp_product__3_n_108,tmp_product__3_n_109,tmp_product__3_n_110,tmp_product__3_n_111,tmp_product__3_n_112,tmp_product__3_n_113,tmp_product__3_n_114,tmp_product__3_n_115,tmp_product__3_n_116,tmp_product__3_n_117,tmp_product__3_n_118,tmp_product__3_n_119,tmp_product__3_n_120,tmp_product__3_n_121,tmp_product__3_n_122,tmp_product__3_n_123,tmp_product__3_n_124,tmp_product__3_n_125,tmp_product__3_n_126,tmp_product__3_n_127,tmp_product__3_n_128,tmp_product__3_n_129,tmp_product__3_n_130,tmp_product__3_n_131,tmp_product__3_n_132,tmp_product__3_n_133,tmp_product__3_n_134,tmp_product__3_n_135,tmp_product__3_n_136,tmp_product__3_n_137,tmp_product__3_n_138,tmp_product__3_n_139,tmp_product__3_n_140,tmp_product__3_n_141,tmp_product__3_n_142,tmp_product__3_n_143,tmp_product__3_n_144,tmp_product__3_n_145,tmp_product__3_n_146,tmp_product__3_n_147,tmp_product__3_n_148,tmp_product__3_n_149,tmp_product__3_n_150,tmp_product__3_n_151,tmp_product__3_n_152,tmp_product__3_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__3_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 9}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__4
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,O,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__4_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__4_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__4_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__4_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_ce_reg),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__4_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__4_OVERFLOW_UNCONNECTED),
        .P(NLW_tmp_product__4_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_tmp_product__4_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__4_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__3_n_106,tmp_product__3_n_107,tmp_product__3_n_108,tmp_product__3_n_109,tmp_product__3_n_110,tmp_product__3_n_111,tmp_product__3_n_112,tmp_product__3_n_113,tmp_product__3_n_114,tmp_product__3_n_115,tmp_product__3_n_116,tmp_product__3_n_117,tmp_product__3_n_118,tmp_product__3_n_119,tmp_product__3_n_120,tmp_product__3_n_121,tmp_product__3_n_122,tmp_product__3_n_123,tmp_product__3_n_124,tmp_product__3_n_125,tmp_product__3_n_126,tmp_product__3_n_127,tmp_product__3_n_128,tmp_product__3_n_129,tmp_product__3_n_130,tmp_product__3_n_131,tmp_product__3_n_132,tmp_product__3_n_133,tmp_product__3_n_134,tmp_product__3_n_135,tmp_product__3_n_136,tmp_product__3_n_137,tmp_product__3_n_138,tmp_product__3_n_139,tmp_product__3_n_140,tmp_product__3_n_141,tmp_product__3_n_142,tmp_product__3_n_143,tmp_product__3_n_144,tmp_product__3_n_145,tmp_product__3_n_146,tmp_product__3_n_147,tmp_product__3_n_148,tmp_product__3_n_149,tmp_product__3_n_150,tmp_product__3_n_151,tmp_product__3_n_152,tmp_product__3_n_153}),
        .PCOUT({tmp_product__4_n_106,tmp_product__4_n_107,tmp_product__4_n_108,tmp_product__4_n_109,tmp_product__4_n_110,tmp_product__4_n_111,tmp_product__4_n_112,tmp_product__4_n_113,tmp_product__4_n_114,tmp_product__4_n_115,tmp_product__4_n_116,tmp_product__4_n_117,tmp_product__4_n_118,tmp_product__4_n_119,tmp_product__4_n_120,tmp_product__4_n_121,tmp_product__4_n_122,tmp_product__4_n_123,tmp_product__4_n_124,tmp_product__4_n_125,tmp_product__4_n_126,tmp_product__4_n_127,tmp_product__4_n_128,tmp_product__4_n_129,tmp_product__4_n_130,tmp_product__4_n_131,tmp_product__4_n_132,tmp_product__4_n_133,tmp_product__4_n_134,tmp_product__4_n_135,tmp_product__4_n_136,tmp_product__4_n_137,tmp_product__4_n_138,tmp_product__4_n_139,tmp_product__4_n_140,tmp_product__4_n_141,tmp_product__4_n_142,tmp_product__4_n_143,tmp_product__4_n_144,tmp_product__4_n_145,tmp_product__4_n_146,tmp_product__4_n_147,tmp_product__4_n_148,tmp_product__4_n_149,tmp_product__4_n_150,tmp_product__4_n_151,tmp_product__4_n_152,tmp_product__4_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__4_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_100__0
       (.I0(\r_V_reg_94_reg[26]_1 [2]),
        .O(p_reg__2_3[0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_101__0
       (.I0(\r_V_reg_94_reg[26]_1 [2]),
        .O(p_reg__2_4[2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_102__0
       (.I0(\r_V_reg_94_reg[26]_1 [1]),
        .O(p_reg__2_4[1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_103__0
       (.I0(\r_V_reg_94_reg[26]_1 [0]),
        .O(p_reg__2_4[0]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_104__0
       (.I0(\r_V_reg_94_reg[26]_1 [7]),
        .I1(\r_V_reg_94_reg[26]_1 [10]),
        .O(p_reg__2_2[3]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_105__0
       (.I0(\r_V_reg_94_reg[26]_1 [6]),
        .I1(\r_V_reg_94_reg[26]_1 [9]),
        .O(p_reg__2_2[2]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_106__0
       (.I0(\r_V_reg_94_reg[26]_1 [5]),
        .I1(\r_V_reg_94_reg[26]_1 [8]),
        .O(p_reg__2_2[1]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_107__0
       (.I0(\r_V_reg_94_reg[26]_1 [4]),
        .I1(\r_V_reg_94_reg[26]_1 [7]),
        .O(p_reg__2_2[0]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_108__0
       (.I0(\r_V_reg_94_reg[26]_1 [4]),
        .I1(\r_V_reg_94_reg[26]_1 [6]),
        .O(p_reg__2_0[3]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_109__0
       (.I0(\r_V_reg_94_reg[26]_1 [3]),
        .I1(\r_V_reg_94_reg[26]_1 [5]),
        .O(p_reg__2_0[2]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_110__0
       (.I0(\r_V_reg_94_reg[26]_1 [2]),
        .I1(\r_V_reg_94_reg[26]_1 [4]),
        .O(p_reg__2_0[1]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_111__0
       (.I0(\r_V_reg_94_reg[26]_1 [1]),
        .I1(\r_V_reg_94_reg[26]_1 [3]),
        .O(p_reg__2_0[0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_112__0
       (.I0(\r_V_reg_94_reg[26]_1 [1]),
        .O(p_reg__2_11[1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_113__0
       (.I0(\r_V_reg_94_reg[26]_1 [0]),
        .O(p_reg__2_11[0]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_114__0
       (.I0(\r_V_reg_94_reg[26]_1 [3]),
        .I1(\r_V_reg_94_reg[26]_1 [6]),
        .O(p_reg__2_1[3]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_115__0
       (.I0(\r_V_reg_94_reg[26]_1 [2]),
        .I1(\r_V_reg_94_reg[26]_1 [5]),
        .O(p_reg__2_1[2]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_116__0
       (.I0(\r_V_reg_94_reg[26]_1 [1]),
        .I1(\r_V_reg_94_reg[26]_1 [4]),
        .O(p_reg__2_1[1]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_117__0
       (.I0(\r_V_reg_94_reg[26]_1 [0]),
        .I1(\r_V_reg_94_reg[26]_1 [3]),
        .O(p_reg__2_1[0]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_118__0
       (.I0(\r_V_reg_94_reg[26]_1 [0]),
        .I1(\r_V_reg_94_reg[26]_1 [2]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_119__0
       (.I0(\r_V_reg_94_reg[26]_1 [1]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_120__0
       (.I0(\r_V_reg_94_reg[26]_1 [0]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_121__0
       (.I0(\r_V_reg_94_reg[26]_1 [2]),
        .O(p_reg__2_10[2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_122__0
       (.I0(\r_V_reg_94_reg[26]_1 [1]),
        .O(p_reg__2_10[1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_123__0
       (.I0(\r_V_reg_94_reg[26]_1 [0]),
        .O(p_reg__2_10[0]));
  LUT5 #(
    .INIT(32'hFF969600)) 
    tmp_product_i_14__0
       (.I0(\r_V_reg_94_reg[22] [0]),
        .I1(\r_V_reg_94_reg[18]_1 [1]),
        .I2(\r_V_reg_94_reg[19]_0 [0]),
        .I3(p_reg__2_9),
        .I4(\r_V_reg_94_reg[24] [1]),
        .O(p_reg__2_5[3]));
  LUT5 #(
    .INIT(32'hFEEAA880)) 
    tmp_product_i_15__0
       (.I0(\r_V_reg_94_reg[24] [0]),
        .I1(\r_V_reg_94_reg[18] [2]),
        .I2(\r_V_reg_94_reg[18]_0 [1]),
        .I3(\r_V_reg_94_reg[23] [3]),
        .I4(p_reg__2_8),
        .O(p_reg__2_5[2]));
  LUT5 #(
    .INIT(32'hFEEAA880)) 
    tmp_product_i_16__0
       (.I0(\r_V_reg_94_reg[20] [3]),
        .I1(\r_V_reg_94_reg[18] [1]),
        .I2(\r_V_reg_94_reg[23] [2]),
        .I3(\r_V_reg_94_reg[18]_0 [0]),
        .I4(p_reg__2_7),
        .O(p_reg__2_5[1]));
  LUT6 #(
    .INIT(64'hEA8080EA80EAEA80)) 
    tmp_product_i_17__0
       (.I0(\r_V_reg_94_reg[20] [2]),
        .I1(\r_V_reg_94_reg[23] [1]),
        .I2(\r_V_reg_94_reg[18] [0]),
        .I3(\r_V_reg_94_reg[18]_0 [0]),
        .I4(\r_V_reg_94_reg[23] [2]),
        .I5(\r_V_reg_94_reg[18] [1]),
        .O(p_reg__2_5[0]));
  LUT5 #(
    .INIT(32'h80EAEA80)) 
    tmp_product_i_22__0
       (.I0(\r_V_reg_94_reg[20] [1]),
        .I1(\r_V_reg_94_reg[17] [2]),
        .I2(\r_V_reg_94_reg[23] [0]),
        .I3(\r_V_reg_94_reg[23] [1]),
        .I4(\r_V_reg_94_reg[18] [0]),
        .O(DI[2]));
  LUT5 #(
    .INIT(32'h80EAEA80)) 
    tmp_product_i_23__0
       (.I0(\r_V_reg_94_reg[20] [0]),
        .I1(\r_V_reg_94_reg[17] [1]),
        .I2(\r_V_reg_94_reg[19] [1]),
        .I3(\r_V_reg_94_reg[23] [0]),
        .I4(\r_V_reg_94_reg[17] [2]),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'h80EAEA80)) 
    tmp_product_i_24__0
       (.I0(\r_V_reg_94_reg[16] ),
        .I1(\r_V_reg_94_reg[17] [0]),
        .I2(\r_V_reg_94_reg[19] [0]),
        .I3(\r_V_reg_94_reg[19] [1]),
        .I4(\r_V_reg_94_reg[17] [1]),
        .O(DI[0]));
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product_i_46__0
       (.I0(\r_V_reg_94_reg[26]_3 [0]),
        .I1(\r_V_reg_94_reg[22]_0 [1]),
        .I2(\r_V_reg_94_reg[23]_0 [0]),
        .O(p_reg__1_13));
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product_i_48__0
       (.I0(\r_V_reg_94_reg[22] [3]),
        .I1(\r_V_reg_94_reg[22]_0 [0]),
        .I2(\r_V_reg_94_reg[19]_0 [3]),
        .O(p_reg__1_12));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product_i_49__0
       (.I0(\r_V_reg_94_reg[22] [1]),
        .I1(\r_V_reg_94_reg[19]_0 [1]),
        .I2(\r_V_reg_94_reg[18]_1 [2]),
        .O(p_reg__1_11));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product_i_51__0
       (.I0(\r_V_reg_94_reg[22] [1]),
        .I1(\r_V_reg_94_reg[18]_1 [2]),
        .I2(\r_V_reg_94_reg[19]_0 [1]),
        .O(p_reg__1_10));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product_i_52__0
       (.I0(\r_V_reg_94_reg[26]_3 [1]),
        .I1(\r_V_reg_94_reg[22]_0 [2]),
        .I2(\r_V_reg_94_reg[23]_0 [1]),
        .O(p_reg__1_15));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product_i_55__0
       (.I0(\r_V_reg_94_reg[18]_1 [0]),
        .I1(\r_V_reg_94_reg[18]_0 [2]),
        .I2(\r_V_reg_94_reg[18] [3]),
        .O(p_reg__2_9));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product_i_59__0
       (.I0(\r_V_reg_94_reg[18] [3]),
        .I1(\r_V_reg_94_reg[18]_1 [0]),
        .I2(\r_V_reg_94_reg[18]_0 [2]),
        .O(p_reg__2_8));
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product_i_61__0
       (.I0(\r_V_reg_94_reg[18] [2]),
        .I1(\r_V_reg_94_reg[23] [3]),
        .I2(\r_V_reg_94_reg[18]_0 [1]),
        .O(p_reg__2_7));
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product_i_65__0
       (.I0(\r_V_reg_94_reg[18] [1]),
        .I1(\r_V_reg_94_reg[23] [2]),
        .I2(\r_V_reg_94_reg[18]_0 [0]),
        .O(p_reg__2_6));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_67__0
       (.I0(\r_V_reg_94_reg[26]_1 [10]),
        .O(p_reg__1_20[1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_68__0
       (.I0(\r_V_reg_94_reg[26]_1 [9]),
        .O(p_reg__1_20[0]));
  LUT5 #(
    .INIT(32'hFEEAA880)) 
    tmp_product_i_6__0
       (.I0(\r_V_reg_94_reg[26]_2 [1]),
        .I1(\r_V_reg_94_reg[22]_0 [0]),
        .I2(\r_V_reg_94_reg[19]_0 [3]),
        .I3(\r_V_reg_94_reg[22] [3]),
        .I4(p_reg__1_13),
        .O(p_reg__1_9[3]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_73__0
       (.I0(\r_V_reg_94_reg[26]_1 [3]),
        .I1(\r_V_reg_94_reg[26]_1 [6]),
        .O(p_reg__1_3[3]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_74__0
       (.I0(\r_V_reg_94_reg[26]_1 [2]),
        .I1(\r_V_reg_94_reg[26]_1 [5]),
        .O(p_reg__1_3[2]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_75__0
       (.I0(\r_V_reg_94_reg[26]_1 [1]),
        .I1(\r_V_reg_94_reg[26]_1 [4]),
        .O(p_reg__1_3[1]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_76__0
       (.I0(\r_V_reg_94_reg[26]_1 [0]),
        .I1(\r_V_reg_94_reg[26]_1 [3]),
        .O(p_reg__1_3[0]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_77__0
       (.I0(\r_V_reg_94_reg[26]_1 [6]),
        .I1(\r_V_reg_94_reg[26]_1 [9]),
        .O(p_reg__1_6[3]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_78__0
       (.I0(\r_V_reg_94_reg[26]_1 [5]),
        .I1(\r_V_reg_94_reg[26]_1 [8]),
        .O(p_reg__1_6[2]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_79__0
       (.I0(\r_V_reg_94_reg[26]_1 [4]),
        .I1(\r_V_reg_94_reg[26]_1 [7]),
        .O(p_reg__1_6[1]));
  LUT5 #(
    .INIT(32'hFEEAA880)) 
    tmp_product_i_7__0
       (.I0(\r_V_reg_94_reg[26]_2 [0]),
        .I1(\r_V_reg_94_reg[18]_1 [3]),
        .I2(\r_V_reg_94_reg[19]_0 [2]),
        .I3(\r_V_reg_94_reg[22] [2]),
        .I4(p_reg__1_12),
        .O(p_reg__1_9[2]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_80__0
       (.I0(\r_V_reg_94_reg[26]_1 [3]),
        .I1(\r_V_reg_94_reg[26]_1 [6]),
        .O(p_reg__1_6[0]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_85__0
       (.I0(\r_V_reg_94_reg[26]_1 [8]),
        .I1(\r_V_reg_94_reg[26]_1 [10]),
        .O(p_reg__1_5[3]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_86__0
       (.I0(\r_V_reg_94_reg[26]_1 [7]),
        .I1(\r_V_reg_94_reg[26]_1 [9]),
        .O(p_reg__1_5[2]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_87__0
       (.I0(\r_V_reg_94_reg[26]_1 [6]),
        .I1(\r_V_reg_94_reg[26]_1 [8]),
        .O(p_reg__1_5[1]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_88__0
       (.I0(\r_V_reg_94_reg[26]_1 [5]),
        .I1(\r_V_reg_94_reg[26]_1 [7]),
        .O(p_reg__1_5[0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_89__0
       (.I0(\r_V_reg_94_reg[26]_1 [10]),
        .O(p_reg__1_7[3]));
  LUT5 #(
    .INIT(32'hFF969600)) 
    tmp_product_i_8__0
       (.I0(\r_V_reg_94_reg[22] [2]),
        .I1(\r_V_reg_94_reg[18]_1 [3]),
        .I2(\r_V_reg_94_reg[19]_0 [2]),
        .I3(p_reg__1_11),
        .I4(\r_V_reg_94_reg[24] [3]),
        .O(p_reg__1_9[1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_90__0
       (.I0(\r_V_reg_94_reg[26]_1 [9]),
        .O(p_reg__1_7[2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_91__0
       (.I0(\r_V_reg_94_reg[26]_1 [8]),
        .O(p_reg__1_7[1]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_92__0
       (.I0(\r_V_reg_94_reg[26]_1 [7]),
        .I1(\r_V_reg_94_reg[26]_1 [10]),
        .O(p_reg__1_7[0]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_93__0
       (.I0(\r_V_reg_94_reg[26]_1 [7]),
        .I1(\r_V_reg_94_reg[26]_1 [10]),
        .O(p_reg__1_4[3]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_94__0
       (.I0(\r_V_reg_94_reg[26]_1 [6]),
        .I1(\r_V_reg_94_reg[26]_1 [9]),
        .O(p_reg__1_4[2]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_95__0
       (.I0(\r_V_reg_94_reg[26]_1 [5]),
        .I1(\r_V_reg_94_reg[26]_1 [8]),
        .O(p_reg__1_4[1]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_96__0
       (.I0(\r_V_reg_94_reg[26]_1 [4]),
        .I1(\r_V_reg_94_reg[26]_1 [7]),
        .O(p_reg__1_4[0]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_97__0
       (.I0(\r_V_reg_94_reg[26]_1 [2]),
        .I1(\r_V_reg_94_reg[26]_1 [5]),
        .O(p_reg__2_3[3]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_98__0
       (.I0(\r_V_reg_94_reg[26]_1 [1]),
        .I1(\r_V_reg_94_reg[26]_1 [4]),
        .O(p_reg__2_3[2]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_99__0
       (.I0(\r_V_reg_94_reg[26]_1 [0]),
        .I1(\r_V_reg_94_reg[26]_1 [3]),
        .O(p_reg__2_3[1]));
  LUT5 #(
    .INIT(32'hFEEAA880)) 
    tmp_product_i_9__0
       (.I0(\r_V_reg_94_reg[24] [2]),
        .I1(\r_V_reg_94_reg[18]_1 [1]),
        .I2(\r_V_reg_94_reg[22] [0]),
        .I3(\r_V_reg_94_reg[19]_0 [0]),
        .I4(p_reg__1_10),
        .O(p_reg__1_9[0]));
endmodule

(* ORIG_REF_NAME = "rcReceiver_mul_43bkb_MulnS_0" *) 
module design_1_rcReceiver_0_0_rcReceiver_mul_43bkb_MulnS_0_12
   (p_reg__1_0,
    p_reg__1_1,
    p_reg__1_2,
    \tmp_94_reg_2970_reg[0] ,
    D,
    S,
    p_reg__1_3,
    p_reg__2_0,
    p_reg__1_4,
    p_reg__1_5,
    p_reg__2_1,
    p_reg__2_2,
    p_reg__2_3,
    p_reg__1_6,
    p_reg__1_7,
    p_reg__2_4,
    p_reg__1_8,
    DI,
    p_reg__2_5,
    p_reg__2_6,
    p_reg__2_7,
    p_reg__2_8,
    p_reg__2_9,
    p_reg__1_9,
    p_reg__1_10,
    p_reg__1_11,
    p_reg__1_12,
    p_reg__1_13,
    p_reg__1_14,
    p_reg__1_15,
    p_reg__1_16,
    p_reg__1_17,
    p_reg__1_18,
    p_reg__1_19,
    p_reg__2_10,
    p_reg__1_20,
    p_reg__2_11,
    \op_V_assign_0_7_reg_3043_reg[12] ,
    ap_ce_reg,
    ap_clk,
    A,
    B,
    O,
    CO,
    \r_V_reg_94_reg[26] ,
    \r_V_reg_94_reg[26]_0 ,
    Q,
    \ap_CS_iter0_fsm_reg[16] ,
    tmp_94_reg_2970,
    \r_V_reg_94_reg[26]_1 ,
    \r_V_reg_94_reg[16] ,
    \r_V_reg_94_reg[17] ,
    \r_V_reg_94_reg[19] ,
    \r_V_reg_94_reg[20] ,
    \r_V_reg_94_reg[23] ,
    \r_V_reg_94_reg[18] ,
    \r_V_reg_94_reg[18]_0 ,
    \r_V_reg_94_reg[24] ,
    \r_V_reg_94_reg[18]_1 ,
    \r_V_reg_94_reg[22] ,
    \r_V_reg_94_reg[19]_0 ,
    \r_V_reg_94_reg[26]_2 ,
    \r_V_reg_94_reg[22]_0 ,
    \r_V_reg_94_reg[26]_3 ,
    \r_V_reg_94_reg[23]_0 ,
    \r_V_reg_94_reg[26]_4 ,
    \r_V_reg_94_reg[26]_5 ,
    \r_V_reg_94_reg[26]_6 );
  output p_reg__1_0;
  output p_reg__1_1;
  output p_reg__1_2;
  output \tmp_94_reg_2970_reg[0] ;
  output [12:0]D;
  output [2:0]S;
  output [3:0]p_reg__1_3;
  output [3:0]p_reg__2_0;
  output [3:0]p_reg__1_4;
  output [3:0]p_reg__1_5;
  output [3:0]p_reg__2_1;
  output [3:0]p_reg__2_2;
  output [3:0]p_reg__2_3;
  output [3:0]p_reg__1_6;
  output [3:0]p_reg__1_7;
  output [2:0]p_reg__2_4;
  output [2:0]p_reg__1_8;
  output [2:0]DI;
  output [3:0]p_reg__2_5;
  output p_reg__2_6;
  output p_reg__2_7;
  output p_reg__2_8;
  output p_reg__2_9;
  output [3:0]p_reg__1_9;
  output p_reg__1_10;
  output p_reg__1_11;
  output p_reg__1_12;
  output p_reg__1_13;
  output [3:0]p_reg__1_14;
  output p_reg__1_15;
  output p_reg__1_16;
  output p_reg__1_17;
  output [0:0]p_reg__1_18;
  output [0:0]p_reg__1_19;
  output [2:0]p_reg__2_10;
  output [1:0]p_reg__1_20;
  output [1:0]p_reg__2_11;
  output [12:0]\op_V_assign_0_7_reg_3043_reg[12] ;
  input ap_ce_reg;
  input ap_clk;
  input [16:0]A;
  input [8:0]B;
  input [0:0]O;
  input [0:0]CO;
  input [3:0]\r_V_reg_94_reg[26] ;
  input [2:0]\r_V_reg_94_reg[26]_0 ;
  input [12:0]Q;
  input \ap_CS_iter0_fsm_reg[16] ;
  input tmp_94_reg_2970;
  input [10:0]\r_V_reg_94_reg[26]_1 ;
  input [0:0]\r_V_reg_94_reg[16] ;
  input [2:0]\r_V_reg_94_reg[17] ;
  input [1:0]\r_V_reg_94_reg[19] ;
  input [3:0]\r_V_reg_94_reg[20] ;
  input [3:0]\r_V_reg_94_reg[23] ;
  input [3:0]\r_V_reg_94_reg[18] ;
  input [2:0]\r_V_reg_94_reg[18]_0 ;
  input [3:0]\r_V_reg_94_reg[24] ;
  input [3:0]\r_V_reg_94_reg[18]_1 ;
  input [3:0]\r_V_reg_94_reg[22] ;
  input [3:0]\r_V_reg_94_reg[19]_0 ;
  input [1:0]\r_V_reg_94_reg[26]_2 ;
  input [3:0]\r_V_reg_94_reg[22]_0 ;
  input [3:0]\r_V_reg_94_reg[26]_3 ;
  input [3:0]\r_V_reg_94_reg[23]_0 ;
  input [0:0]\r_V_reg_94_reg[26]_4 ;
  input [0:0]\r_V_reg_94_reg[26]_5 ;
  input [0:0]\r_V_reg_94_reg[26]_6 ;

  wire [16:0]A;
  wire [8:0]B;
  wire [0:0]CO;
  wire [12:0]D;
  wire [2:0]DI;
  wire [0:0]O;
  wire [12:0]Q;
  wire [2:0]S;
  wire \ap_CS_iter0_fsm_reg[16] ;
  wire ap_ce_reg;
  wire ap_clk;
  wire [12:0]\op_V_assign_0_7_reg_3043_reg[12] ;
  wire [81:34]p_1_in;
  wire [64:33]p_2_in;
  wire p_reg__0_n_100;
  wire p_reg__0_n_101;
  wire p_reg__0_n_102;
  wire p_reg__0_n_103;
  wire p_reg__0_n_104;
  wire p_reg__0_n_105;
  wire p_reg__0_n_58;
  wire p_reg__0_n_59;
  wire p_reg__0_n_60;
  wire p_reg__0_n_61;
  wire p_reg__0_n_62;
  wire p_reg__0_n_63;
  wire p_reg__0_n_64;
  wire p_reg__0_n_65;
  wire p_reg__0_n_66;
  wire p_reg__0_n_67;
  wire p_reg__0_n_68;
  wire p_reg__0_n_69;
  wire p_reg__0_n_70;
  wire p_reg__0_n_71;
  wire p_reg__0_n_72;
  wire p_reg__0_n_73;
  wire p_reg__0_n_74;
  wire p_reg__0_n_75;
  wire p_reg__0_n_76;
  wire p_reg__0_n_77;
  wire p_reg__0_n_78;
  wire p_reg__0_n_79;
  wire p_reg__0_n_80;
  wire p_reg__0_n_81;
  wire p_reg__0_n_82;
  wire p_reg__0_n_83;
  wire p_reg__0_n_84;
  wire p_reg__0_n_85;
  wire p_reg__0_n_86;
  wire p_reg__0_n_87;
  wire p_reg__0_n_88;
  wire p_reg__0_n_89;
  wire p_reg__0_n_90;
  wire p_reg__0_n_91;
  wire p_reg__0_n_92;
  wire p_reg__0_n_93;
  wire p_reg__0_n_94;
  wire p_reg__0_n_95;
  wire p_reg__0_n_96;
  wire p_reg__0_n_97;
  wire p_reg__0_n_98;
  wire p_reg__0_n_99;
  wire p_reg__1_0;
  wire p_reg__1_1;
  wire p_reg__1_10;
  wire p_reg__1_11;
  wire p_reg__1_12;
  wire p_reg__1_13;
  wire [3:0]p_reg__1_14;
  wire p_reg__1_15;
  wire p_reg__1_16;
  wire p_reg__1_17;
  wire [0:0]p_reg__1_18;
  wire [0:0]p_reg__1_19;
  wire p_reg__1_2;
  wire [1:0]p_reg__1_20;
  wire [3:0]p_reg__1_3;
  wire [3:0]p_reg__1_4;
  wire [3:0]p_reg__1_5;
  wire [3:0]p_reg__1_6;
  wire [3:0]p_reg__1_7;
  wire [2:0]p_reg__1_8;
  wire [3:0]p_reg__1_9;
  wire [3:0]p_reg__2_0;
  wire [3:0]p_reg__2_1;
  wire [2:0]p_reg__2_10;
  wire [1:0]p_reg__2_11;
  wire [3:0]p_reg__2_2;
  wire [3:0]p_reg__2_3;
  wire [2:0]p_reg__2_4;
  wire [3:0]p_reg__2_5;
  wire p_reg__2_6;
  wire p_reg__2_7;
  wire p_reg__2_8;
  wire p_reg__2_9;
  wire p_reg__2_n_100;
  wire p_reg__2_n_101;
  wire p_reg__2_n_102;
  wire p_reg__2_n_103;
  wire p_reg__2_n_104;
  wire p_reg__2_n_105;
  wire p_reg__2_n_90;
  wire p_reg__2_n_91;
  wire p_reg__2_n_92;
  wire p_reg__2_n_93;
  wire p_reg__2_n_94;
  wire p_reg__2_n_95;
  wire p_reg__2_n_96;
  wire p_reg__2_n_97;
  wire p_reg__2_n_98;
  wire p_reg__2_n_99;
  wire \p_reg_n_0_[0] ;
  wire \p_reg_n_0_[10] ;
  wire \p_reg_n_0_[11] ;
  wire \p_reg_n_0_[12] ;
  wire \p_reg_n_0_[13] ;
  wire \p_reg_n_0_[14] ;
  wire \p_reg_n_0_[15] ;
  wire \p_reg_n_0_[16] ;
  wire \p_reg_n_0_[1] ;
  wire \p_reg_n_0_[2] ;
  wire \p_reg_n_0_[3] ;
  wire \p_reg_n_0_[4] ;
  wire \p_reg_n_0_[5] ;
  wire \p_reg_n_0_[6] ;
  wire \p_reg_n_0_[7] ;
  wire \p_reg_n_0_[8] ;
  wire \p_reg_n_0_[9] ;
  wire [0:0]\r_V_reg_94_reg[16] ;
  wire [2:0]\r_V_reg_94_reg[17] ;
  wire [3:0]\r_V_reg_94_reg[18] ;
  wire [2:0]\r_V_reg_94_reg[18]_0 ;
  wire [3:0]\r_V_reg_94_reg[18]_1 ;
  wire [1:0]\r_V_reg_94_reg[19] ;
  wire [3:0]\r_V_reg_94_reg[19]_0 ;
  wire [3:0]\r_V_reg_94_reg[20] ;
  wire [3:0]\r_V_reg_94_reg[22] ;
  wire [3:0]\r_V_reg_94_reg[22]_0 ;
  wire [3:0]\r_V_reg_94_reg[23] ;
  wire [3:0]\r_V_reg_94_reg[23]_0 ;
  wire [3:0]\r_V_reg_94_reg[24] ;
  wire [3:0]\r_V_reg_94_reg[26] ;
  wire [2:0]\r_V_reg_94_reg[26]_0 ;
  wire [10:0]\r_V_reg_94_reg[26]_1 ;
  wire [1:0]\r_V_reg_94_reg[26]_2 ;
  wire [3:0]\r_V_reg_94_reg[26]_3 ;
  wire [0:0]\r_V_reg_94_reg[26]_4 ;
  wire [0:0]\r_V_reg_94_reg[26]_5 ;
  wire [0:0]\r_V_reg_94_reg[26]_6 ;
  wire tmp_94_reg_2970;
  wire \tmp_94_reg_2970_reg[0] ;
  wire tmp_product__0_i_18_n_0;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product__1_carry__0_i_1_n_0;
  wire tmp_product__1_carry__0_i_2_n_0;
  wire tmp_product__1_carry__0_i_3_n_0;
  wire tmp_product__1_carry__0_i_4_n_0;
  wire tmp_product__1_carry__0_n_0;
  wire tmp_product__1_carry__0_n_1;
  wire tmp_product__1_carry__0_n_2;
  wire tmp_product__1_carry__0_n_3;
  wire tmp_product__1_carry__10_i_1_n_0;
  wire tmp_product__1_carry__10_i_2_n_0;
  wire tmp_product__1_carry__10_i_3_n_0;
  wire tmp_product__1_carry__10_i_4_n_0;
  wire tmp_product__1_carry__10_i_5_n_0;
  wire tmp_product__1_carry__10_i_6_n_0;
  wire tmp_product__1_carry__10_i_7_n_0;
  wire tmp_product__1_carry__10_i_8_n_0;
  wire tmp_product__1_carry__10_n_0;
  wire tmp_product__1_carry__10_n_1;
  wire tmp_product__1_carry__10_n_2;
  wire tmp_product__1_carry__10_n_3;
  wire tmp_product__1_carry__11_i_1_n_0;
  wire tmp_product__1_carry__11_i_2_n_0;
  wire tmp_product__1_carry__11_i_3_n_0;
  wire tmp_product__1_carry__11_i_4_n_0;
  wire tmp_product__1_carry__11_i_5_n_0;
  wire tmp_product__1_carry__11_i_6_n_0;
  wire tmp_product__1_carry__11_n_0;
  wire tmp_product__1_carry__11_n_1;
  wire tmp_product__1_carry__11_n_2;
  wire tmp_product__1_carry__11_n_3;
  wire tmp_product__1_carry__12_i_1_n_0;
  wire tmp_product__1_carry__1_i_1_n_0;
  wire tmp_product__1_carry__1_i_2_n_0;
  wire tmp_product__1_carry__1_i_3_n_0;
  wire tmp_product__1_carry__1_i_4_n_0;
  wire tmp_product__1_carry__1_n_0;
  wire tmp_product__1_carry__1_n_1;
  wire tmp_product__1_carry__1_n_2;
  wire tmp_product__1_carry__1_n_3;
  wire tmp_product__1_carry__2_i_1_n_0;
  wire tmp_product__1_carry__2_i_2_n_0;
  wire tmp_product__1_carry__2_i_3_n_0;
  wire tmp_product__1_carry__2_i_4_n_0;
  wire tmp_product__1_carry__2_n_0;
  wire tmp_product__1_carry__2_n_1;
  wire tmp_product__1_carry__2_n_2;
  wire tmp_product__1_carry__2_n_3;
  wire tmp_product__1_carry__3_i_1_n_0;
  wire tmp_product__1_carry__3_i_2_n_0;
  wire tmp_product__1_carry__3_i_3_n_0;
  wire tmp_product__1_carry__3_i_4_n_0;
  wire tmp_product__1_carry__3_i_5_n_0;
  wire tmp_product__1_carry__3_n_0;
  wire tmp_product__1_carry__3_n_1;
  wire tmp_product__1_carry__3_n_2;
  wire tmp_product__1_carry__3_n_3;
  wire tmp_product__1_carry__4_i_1_n_0;
  wire tmp_product__1_carry__4_i_2_n_0;
  wire tmp_product__1_carry__4_i_3_n_0;
  wire tmp_product__1_carry__4_i_4_n_0;
  wire tmp_product__1_carry__4_i_5_n_0;
  wire tmp_product__1_carry__4_i_6_n_0;
  wire tmp_product__1_carry__4_i_7_n_0;
  wire tmp_product__1_carry__4_i_8_n_0;
  wire tmp_product__1_carry__4_n_0;
  wire tmp_product__1_carry__4_n_1;
  wire tmp_product__1_carry__4_n_2;
  wire tmp_product__1_carry__4_n_3;
  wire tmp_product__1_carry__5_i_1_n_0;
  wire tmp_product__1_carry__5_i_2_n_0;
  wire tmp_product__1_carry__5_i_3_n_0;
  wire tmp_product__1_carry__5_i_4_n_0;
  wire tmp_product__1_carry__5_i_5_n_0;
  wire tmp_product__1_carry__5_i_6_n_0;
  wire tmp_product__1_carry__5_i_7_n_0;
  wire tmp_product__1_carry__5_i_8_n_0;
  wire tmp_product__1_carry__5_n_0;
  wire tmp_product__1_carry__5_n_1;
  wire tmp_product__1_carry__5_n_2;
  wire tmp_product__1_carry__5_n_3;
  wire tmp_product__1_carry__6_i_1_n_0;
  wire tmp_product__1_carry__6_i_2_n_0;
  wire tmp_product__1_carry__6_i_3_n_0;
  wire tmp_product__1_carry__6_i_4_n_0;
  wire tmp_product__1_carry__6_i_5_n_0;
  wire tmp_product__1_carry__6_i_6_n_0;
  wire tmp_product__1_carry__6_i_7_n_0;
  wire tmp_product__1_carry__6_i_8_n_0;
  wire tmp_product__1_carry__6_n_0;
  wire tmp_product__1_carry__6_n_1;
  wire tmp_product__1_carry__6_n_2;
  wire tmp_product__1_carry__6_n_3;
  wire tmp_product__1_carry__7_i_1_n_0;
  wire tmp_product__1_carry__7_i_2_n_0;
  wire tmp_product__1_carry__7_i_3_n_0;
  wire tmp_product__1_carry__7_i_4_n_0;
  wire tmp_product__1_carry__7_i_5_n_0;
  wire tmp_product__1_carry__7_i_6_n_0;
  wire tmp_product__1_carry__7_i_7_n_0;
  wire tmp_product__1_carry__7_i_8_n_0;
  wire tmp_product__1_carry__7_n_0;
  wire tmp_product__1_carry__7_n_1;
  wire tmp_product__1_carry__7_n_2;
  wire tmp_product__1_carry__7_n_3;
  wire tmp_product__1_carry__8_i_1_n_0;
  wire tmp_product__1_carry__8_i_2_n_0;
  wire tmp_product__1_carry__8_i_3_n_0;
  wire tmp_product__1_carry__8_i_4_n_0;
  wire tmp_product__1_carry__8_i_5_n_0;
  wire tmp_product__1_carry__8_i_6_n_0;
  wire tmp_product__1_carry__8_i_7_n_0;
  wire tmp_product__1_carry__8_i_8_n_0;
  wire tmp_product__1_carry__8_n_0;
  wire tmp_product__1_carry__8_n_1;
  wire tmp_product__1_carry__8_n_2;
  wire tmp_product__1_carry__8_n_3;
  wire tmp_product__1_carry__9_i_1_n_0;
  wire tmp_product__1_carry__9_i_2_n_0;
  wire tmp_product__1_carry__9_i_3_n_0;
  wire tmp_product__1_carry__9_i_4_n_0;
  wire tmp_product__1_carry__9_i_5_n_0;
  wire tmp_product__1_carry__9_i_6_n_0;
  wire tmp_product__1_carry__9_i_7_n_0;
  wire tmp_product__1_carry__9_i_8_n_0;
  wire tmp_product__1_carry__9_n_0;
  wire tmp_product__1_carry__9_n_1;
  wire tmp_product__1_carry__9_n_2;
  wire tmp_product__1_carry__9_n_3;
  wire tmp_product__1_carry_i_1_n_0;
  wire tmp_product__1_carry_i_2_n_0;
  wire tmp_product__1_carry_i_3_n_0;
  wire tmp_product__1_carry_n_0;
  wire tmp_product__1_carry_n_1;
  wire tmp_product__1_carry_n_2;
  wire tmp_product__1_carry_n_3;
  wire tmp_product__1_n_106;
  wire tmp_product__1_n_107;
  wire tmp_product__1_n_108;
  wire tmp_product__1_n_109;
  wire tmp_product__1_n_110;
  wire tmp_product__1_n_111;
  wire tmp_product__1_n_112;
  wire tmp_product__1_n_113;
  wire tmp_product__1_n_114;
  wire tmp_product__1_n_115;
  wire tmp_product__1_n_116;
  wire tmp_product__1_n_117;
  wire tmp_product__1_n_118;
  wire tmp_product__1_n_119;
  wire tmp_product__1_n_120;
  wire tmp_product__1_n_121;
  wire tmp_product__1_n_122;
  wire tmp_product__1_n_123;
  wire tmp_product__1_n_124;
  wire tmp_product__1_n_125;
  wire tmp_product__1_n_126;
  wire tmp_product__1_n_127;
  wire tmp_product__1_n_128;
  wire tmp_product__1_n_129;
  wire tmp_product__1_n_130;
  wire tmp_product__1_n_131;
  wire tmp_product__1_n_132;
  wire tmp_product__1_n_133;
  wire tmp_product__1_n_134;
  wire tmp_product__1_n_135;
  wire tmp_product__1_n_136;
  wire tmp_product__1_n_137;
  wire tmp_product__1_n_138;
  wire tmp_product__1_n_139;
  wire tmp_product__1_n_140;
  wire tmp_product__1_n_141;
  wire tmp_product__1_n_142;
  wire tmp_product__1_n_143;
  wire tmp_product__1_n_144;
  wire tmp_product__1_n_145;
  wire tmp_product__1_n_146;
  wire tmp_product__1_n_147;
  wire tmp_product__1_n_148;
  wire tmp_product__1_n_149;
  wire tmp_product__1_n_150;
  wire tmp_product__1_n_151;
  wire tmp_product__1_n_152;
  wire tmp_product__1_n_153;
  wire tmp_product__2_n_106;
  wire tmp_product__2_n_107;
  wire tmp_product__2_n_108;
  wire tmp_product__2_n_109;
  wire tmp_product__2_n_110;
  wire tmp_product__2_n_111;
  wire tmp_product__2_n_112;
  wire tmp_product__2_n_113;
  wire tmp_product__2_n_114;
  wire tmp_product__2_n_115;
  wire tmp_product__2_n_116;
  wire tmp_product__2_n_117;
  wire tmp_product__2_n_118;
  wire tmp_product__2_n_119;
  wire tmp_product__2_n_120;
  wire tmp_product__2_n_121;
  wire tmp_product__2_n_122;
  wire tmp_product__2_n_123;
  wire tmp_product__2_n_124;
  wire tmp_product__2_n_125;
  wire tmp_product__2_n_126;
  wire tmp_product__2_n_127;
  wire tmp_product__2_n_128;
  wire tmp_product__2_n_129;
  wire tmp_product__2_n_130;
  wire tmp_product__2_n_131;
  wire tmp_product__2_n_132;
  wire tmp_product__2_n_133;
  wire tmp_product__2_n_134;
  wire tmp_product__2_n_135;
  wire tmp_product__2_n_136;
  wire tmp_product__2_n_137;
  wire tmp_product__2_n_138;
  wire tmp_product__2_n_139;
  wire tmp_product__2_n_140;
  wire tmp_product__2_n_141;
  wire tmp_product__2_n_142;
  wire tmp_product__2_n_143;
  wire tmp_product__2_n_144;
  wire tmp_product__2_n_145;
  wire tmp_product__2_n_146;
  wire tmp_product__2_n_147;
  wire tmp_product__2_n_148;
  wire tmp_product__2_n_149;
  wire tmp_product__2_n_150;
  wire tmp_product__2_n_151;
  wire tmp_product__2_n_152;
  wire tmp_product__2_n_153;
  wire tmp_product__3_n_100;
  wire tmp_product__3_n_101;
  wire tmp_product__3_n_102;
  wire tmp_product__3_n_103;
  wire tmp_product__3_n_104;
  wire tmp_product__3_n_105;
  wire tmp_product__3_n_106;
  wire tmp_product__3_n_107;
  wire tmp_product__3_n_108;
  wire tmp_product__3_n_109;
  wire tmp_product__3_n_110;
  wire tmp_product__3_n_111;
  wire tmp_product__3_n_112;
  wire tmp_product__3_n_113;
  wire tmp_product__3_n_114;
  wire tmp_product__3_n_115;
  wire tmp_product__3_n_116;
  wire tmp_product__3_n_117;
  wire tmp_product__3_n_118;
  wire tmp_product__3_n_119;
  wire tmp_product__3_n_120;
  wire tmp_product__3_n_121;
  wire tmp_product__3_n_122;
  wire tmp_product__3_n_123;
  wire tmp_product__3_n_124;
  wire tmp_product__3_n_125;
  wire tmp_product__3_n_126;
  wire tmp_product__3_n_127;
  wire tmp_product__3_n_128;
  wire tmp_product__3_n_129;
  wire tmp_product__3_n_130;
  wire tmp_product__3_n_131;
  wire tmp_product__3_n_132;
  wire tmp_product__3_n_133;
  wire tmp_product__3_n_134;
  wire tmp_product__3_n_135;
  wire tmp_product__3_n_136;
  wire tmp_product__3_n_137;
  wire tmp_product__3_n_138;
  wire tmp_product__3_n_139;
  wire tmp_product__3_n_140;
  wire tmp_product__3_n_141;
  wire tmp_product__3_n_142;
  wire tmp_product__3_n_143;
  wire tmp_product__3_n_144;
  wire tmp_product__3_n_145;
  wire tmp_product__3_n_146;
  wire tmp_product__3_n_147;
  wire tmp_product__3_n_148;
  wire tmp_product__3_n_149;
  wire tmp_product__3_n_150;
  wire tmp_product__3_n_151;
  wire tmp_product__3_n_152;
  wire tmp_product__3_n_153;
  wire tmp_product__3_n_58;
  wire tmp_product__3_n_59;
  wire tmp_product__3_n_60;
  wire tmp_product__3_n_61;
  wire tmp_product__3_n_62;
  wire tmp_product__3_n_63;
  wire tmp_product__3_n_64;
  wire tmp_product__3_n_65;
  wire tmp_product__3_n_66;
  wire tmp_product__3_n_67;
  wire tmp_product__3_n_68;
  wire tmp_product__3_n_69;
  wire tmp_product__3_n_70;
  wire tmp_product__3_n_71;
  wire tmp_product__3_n_72;
  wire tmp_product__3_n_73;
  wire tmp_product__3_n_74;
  wire tmp_product__3_n_75;
  wire tmp_product__3_n_76;
  wire tmp_product__3_n_77;
  wire tmp_product__3_n_78;
  wire tmp_product__3_n_79;
  wire tmp_product__3_n_80;
  wire tmp_product__3_n_81;
  wire tmp_product__3_n_82;
  wire tmp_product__3_n_83;
  wire tmp_product__3_n_84;
  wire tmp_product__3_n_85;
  wire tmp_product__3_n_86;
  wire tmp_product__3_n_87;
  wire tmp_product__3_n_88;
  wire tmp_product__3_n_89;
  wire tmp_product__3_n_90;
  wire tmp_product__3_n_91;
  wire tmp_product__3_n_92;
  wire tmp_product__3_n_93;
  wire tmp_product__3_n_94;
  wire tmp_product__3_n_95;
  wire tmp_product__3_n_96;
  wire tmp_product__3_n_97;
  wire tmp_product__3_n_98;
  wire tmp_product__3_n_99;
  wire tmp_product__4_n_106;
  wire tmp_product__4_n_107;
  wire tmp_product__4_n_108;
  wire tmp_product__4_n_109;
  wire tmp_product__4_n_110;
  wire tmp_product__4_n_111;
  wire tmp_product__4_n_112;
  wire tmp_product__4_n_113;
  wire tmp_product__4_n_114;
  wire tmp_product__4_n_115;
  wire tmp_product__4_n_116;
  wire tmp_product__4_n_117;
  wire tmp_product__4_n_118;
  wire tmp_product__4_n_119;
  wire tmp_product__4_n_120;
  wire tmp_product__4_n_121;
  wire tmp_product__4_n_122;
  wire tmp_product__4_n_123;
  wire tmp_product__4_n_124;
  wire tmp_product__4_n_125;
  wire tmp_product__4_n_126;
  wire tmp_product__4_n_127;
  wire tmp_product__4_n_128;
  wire tmp_product__4_n_129;
  wire tmp_product__4_n_130;
  wire tmp_product__4_n_131;
  wire tmp_product__4_n_132;
  wire tmp_product__4_n_133;
  wire tmp_product__4_n_134;
  wire tmp_product__4_n_135;
  wire tmp_product__4_n_136;
  wire tmp_product__4_n_137;
  wire tmp_product__4_n_138;
  wire tmp_product__4_n_139;
  wire tmp_product__4_n_140;
  wire tmp_product__4_n_141;
  wire tmp_product__4_n_142;
  wire tmp_product__4_n_143;
  wire tmp_product__4_n_144;
  wire tmp_product__4_n_145;
  wire tmp_product__4_n_146;
  wire tmp_product__4_n_147;
  wire tmp_product__4_n_148;
  wire tmp_product__4_n_149;
  wire tmp_product__4_n_150;
  wire tmp_product__4_n_151;
  wire tmp_product__4_n_152;
  wire tmp_product__4_n_153;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire NLW_p_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg__0_PCOUT_UNCONNECTED;
  wire NLW_p_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg__1_PCOUT_UNCONNECTED;
  wire NLW_p_reg__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg__2_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg__2_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg__2_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_product_P_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__1_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_product__1_P_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_carry__12_CO_UNCONNECTED;
  wire [3:1]NLW_tmp_product__1_carry__12_O_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_carry__3_O_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_carry__4_O_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_carry__5_O_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_carry__7_O_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_carry__8_O_UNCONNECTED;
  wire NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__2_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__2_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_product__2_P_UNCONNECTED;
  wire NLW_tmp_product__3_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__3_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__3_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__3_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__3_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__3_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__3_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__3_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__3_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__4_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__4_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__4_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__4_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__4_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__4_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__4_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__4_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__4_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_product__4_P_UNCONNECTED;

  FDRE \p_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_product__0_n_105),
        .Q(\p_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \p_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_product__0_n_95),
        .Q(\p_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \p_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_product__0_n_94),
        .Q(\p_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \p_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_product__0_n_93),
        .Q(\p_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \p_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_product__0_n_92),
        .Q(\p_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \p_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_product__0_n_91),
        .Q(\p_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \p_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_product__0_n_90),
        .Q(\p_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \p_reg[16] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_product__0_n_89),
        .Q(\p_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \p_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_product__0_n_104),
        .Q(\p_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \p_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_product__0_n_103),
        .Q(\p_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \p_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_product__0_n_102),
        .Q(\p_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \p_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_product__0_n_101),
        .Q(\p_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \p_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_product__0_n_100),
        .Q(\p_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \p_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_product__0_n_99),
        .Q(\p_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \p_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_product__0_n_98),
        .Q(\p_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \p_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_product__0_n_97),
        .Q(\p_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \p_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_product__0_n_96),
        .Q(\p_reg_n_0_[9] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 10x11 9}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_ce_reg),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_ce_reg),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg__0_OVERFLOW_UNCONNECTED),
        .P({p_reg__0_n_58,p_reg__0_n_59,p_reg__0_n_60,p_reg__0_n_61,p_reg__0_n_62,p_reg__0_n_63,p_reg__0_n_64,p_reg__0_n_65,p_reg__0_n_66,p_reg__0_n_67,p_reg__0_n_68,p_reg__0_n_69,p_reg__0_n_70,p_reg__0_n_71,p_reg__0_n_72,p_reg__0_n_73,p_reg__0_n_74,p_reg__0_n_75,p_reg__0_n_76,p_reg__0_n_77,p_reg__0_n_78,p_reg__0_n_79,p_reg__0_n_80,p_reg__0_n_81,p_reg__0_n_82,p_reg__0_n_83,p_reg__0_n_84,p_reg__0_n_85,p_reg__0_n_86,p_reg__0_n_87,p_reg__0_n_88,p_reg__0_n_89,p_reg__0_n_90,p_reg__0_n_91,p_reg__0_n_92,p_reg__0_n_93,p_reg__0_n_94,p_reg__0_n_95,p_reg__0_n_96,p_reg__0_n_97,p_reg__0_n_98,p_reg__0_n_99,p_reg__0_n_100,p_reg__0_n_101,p_reg__0_n_102,p_reg__0_n_103,p_reg__0_n_104,p_reg__0_n_105}),
        .PATTERNBDETECT(NLW_p_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_p_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 10x18 9}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_ce_reg),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_ce_reg),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg__1_OVERFLOW_UNCONNECTED),
        .P(p_1_in),
        .PATTERNBDETECT(NLW_p_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__2_n_106,tmp_product__2_n_107,tmp_product__2_n_108,tmp_product__2_n_109,tmp_product__2_n_110,tmp_product__2_n_111,tmp_product__2_n_112,tmp_product__2_n_113,tmp_product__2_n_114,tmp_product__2_n_115,tmp_product__2_n_116,tmp_product__2_n_117,tmp_product__2_n_118,tmp_product__2_n_119,tmp_product__2_n_120,tmp_product__2_n_121,tmp_product__2_n_122,tmp_product__2_n_123,tmp_product__2_n_124,tmp_product__2_n_125,tmp_product__2_n_126,tmp_product__2_n_127,tmp_product__2_n_128,tmp_product__2_n_129,tmp_product__2_n_130,tmp_product__2_n_131,tmp_product__2_n_132,tmp_product__2_n_133,tmp_product__2_n_134,tmp_product__2_n_135,tmp_product__2_n_136,tmp_product__2_n_137,tmp_product__2_n_138,tmp_product__2_n_139,tmp_product__2_n_140,tmp_product__2_n_141,tmp_product__2_n_142,tmp_product__2_n_143,tmp_product__2_n_144,tmp_product__2_n_145,tmp_product__2_n_146,tmp_product__2_n_147,tmp_product__2_n_148,tmp_product__2_n_149,tmp_product__2_n_150,tmp_product__2_n_151,tmp_product__2_n_152,tmp_product__2_n_153}),
        .PCOUT(NLW_p_reg__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg__1_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 9}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg__2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_ce_reg),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_ce_reg),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg__2_OVERFLOW_UNCONNECTED),
        .P({p_2_in,p_reg__2_n_90,p_reg__2_n_91,p_reg__2_n_92,p_reg__2_n_93,p_reg__2_n_94,p_reg__2_n_95,p_reg__2_n_96,p_reg__2_n_97,p_reg__2_n_98,p_reg__2_n_99,p_reg__2_n_100,p_reg__2_n_101,p_reg__2_n_102,p_reg__2_n_103,p_reg__2_n_104,p_reg__2_n_105}),
        .PATTERNBDETECT(NLW_p_reg__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__4_n_106,tmp_product__4_n_107,tmp_product__4_n_108,tmp_product__4_n_109,tmp_product__4_n_110,tmp_product__4_n_111,tmp_product__4_n_112,tmp_product__4_n_113,tmp_product__4_n_114,tmp_product__4_n_115,tmp_product__4_n_116,tmp_product__4_n_117,tmp_product__4_n_118,tmp_product__4_n_119,tmp_product__4_n_120,tmp_product__4_n_121,tmp_product__4_n_122,tmp_product__4_n_123,tmp_product__4_n_124,tmp_product__4_n_125,tmp_product__4_n_126,tmp_product__4_n_127,tmp_product__4_n_128,tmp_product__4_n_129,tmp_product__4_n_130,tmp_product__4_n_131,tmp_product__4_n_132,tmp_product__4_n_133,tmp_product__4_n_134,tmp_product__4_n_135,tmp_product__4_n_136,tmp_product__4_n_137,tmp_product__4_n_138,tmp_product__4_n_139,tmp_product__4_n_140,tmp_product__4_n_141,tmp_product__4_n_142,tmp_product__4_n_143,tmp_product__4_n_144,tmp_product__4_n_145,tmp_product__4_n_146,tmp_product__4_n_147,tmp_product__4_n_148,tmp_product__4_n_149,tmp_product__4_n_150,tmp_product__4_n_151,tmp_product__4_n_152,tmp_product__4_n_153}),
        .PCOUT(NLW_p_reg__2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg__2_UNDERFLOW_UNCONNECTED));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_980[0]_i_1 
       (.I0(D[0]),
        .I1(Q[0]),
        .I2(ap_ce_reg),
        .O(\op_V_assign_0_7_reg_3043_reg[12] [0]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_980[10]_i_1 
       (.I0(D[10]),
        .I1(Q[10]),
        .I2(ap_ce_reg),
        .O(\op_V_assign_0_7_reg_3043_reg[12] [10]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_980[11]_i_1 
       (.I0(D[11]),
        .I1(Q[11]),
        .I2(ap_ce_reg),
        .O(\op_V_assign_0_7_reg_3043_reg[12] [11]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_980[12]_i_2 
       (.I0(D[12]),
        .I1(Q[12]),
        .I2(ap_ce_reg),
        .O(\op_V_assign_0_7_reg_3043_reg[12] [12]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_980[1]_i_1 
       (.I0(D[1]),
        .I1(Q[1]),
        .I2(ap_ce_reg),
        .O(\op_V_assign_0_7_reg_3043_reg[12] [1]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_980[2]_i_1 
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(ap_ce_reg),
        .O(\op_V_assign_0_7_reg_3043_reg[12] [2]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_980[3]_i_1 
       (.I0(D[3]),
        .I1(Q[3]),
        .I2(ap_ce_reg),
        .O(\op_V_assign_0_7_reg_3043_reg[12] [3]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_980[4]_i_1 
       (.I0(D[4]),
        .I1(Q[4]),
        .I2(ap_ce_reg),
        .O(\op_V_assign_0_7_reg_3043_reg[12] [4]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_980[5]_i_1 
       (.I0(D[5]),
        .I1(Q[5]),
        .I2(ap_ce_reg),
        .O(\op_V_assign_0_7_reg_3043_reg[12] [5]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_980[6]_i_1 
       (.I0(D[6]),
        .I1(Q[6]),
        .I2(ap_ce_reg),
        .O(\op_V_assign_0_7_reg_3043_reg[12] [6]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_980[7]_i_1 
       (.I0(D[7]),
        .I1(Q[7]),
        .I2(ap_ce_reg),
        .O(\op_V_assign_0_7_reg_3043_reg[12] [7]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_980[8]_i_1 
       (.I0(D[8]),
        .I1(Q[8]),
        .I2(ap_ce_reg),
        .O(\op_V_assign_0_7_reg_3043_reg[12] [8]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_980[9]_i_1 
       (.I0(D[9]),
        .I1(Q[9]),
        .I2(ap_ce_reg),
        .O(\op_V_assign_0_7_reg_3043_reg[12] [9]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \tmp_94_reg_2970[0]_i_1 
       (.I0(D[12]),
        .I1(Q[12]),
        .I2(ap_ce_reg),
        .I3(\ap_CS_iter0_fsm_reg[16] ),
        .I4(tmp_94_reg_2970),
        .O(\tmp_94_reg_2970_reg[0] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x11 9}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_ce_reg),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P(NLW_tmp_product_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 10x18 9}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_ce_reg),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h69)) 
    tmp_product__0_i_17
       (.I0(CO),
        .I1(\r_V_reg_94_reg[26] [3]),
        .I2(\r_V_reg_94_reg[26]_0 [2]),
        .O(p_reg__1_2));
  LUT6 #(
    .INIT(64'h78E1871E871E78E1)) 
    tmp_product__0_i_18
       (.I0(\r_V_reg_94_reg[26]_0 [2]),
        .I1(\r_V_reg_94_reg[26] [3]),
        .I2(\r_V_reg_94_reg[26]_4 ),
        .I3(CO),
        .I4(\r_V_reg_94_reg[26]_5 ),
        .I5(\r_V_reg_94_reg[26]_6 ),
        .O(tmp_product__0_i_18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h69)) 
    tmp_product__0_i_19
       (.I0(CO),
        .I1(\r_V_reg_94_reg[26] [1]),
        .I2(\r_V_reg_94_reg[26]_0 [0]),
        .O(p_reg__1_0));
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product__0_i_20
       (.I0(\r_V_reg_94_reg[26]_3 [3]),
        .I1(\r_V_reg_94_reg[26] [0]),
        .I2(\r_V_reg_94_reg[23]_0 [3]),
        .O(p_reg__1_17));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__0_i_21
       (.I0(\r_V_reg_94_reg[26]_3 [1]),
        .I1(\r_V_reg_94_reg[22]_0 [2]),
        .I2(\r_V_reg_94_reg[23]_0 [1]),
        .O(p_reg__1_16));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h69)) 
    tmp_product__0_i_22__0
       (.I0(CO),
        .I1(\r_V_reg_94_reg[26] [2]),
        .I2(\r_V_reg_94_reg[26]_0 [1]),
        .O(p_reg__1_1));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product__0_i_23
       (.I0(\r_V_reg_94_reg[26]_1 [10]),
        .O(p_reg__1_8[2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product__0_i_24
       (.I0(\r_V_reg_94_reg[26]_1 [9]),
        .O(p_reg__1_8[1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product__0_i_25
       (.I0(\r_V_reg_94_reg[26]_1 [8]),
        .O(p_reg__1_8[0]));
  LUT6 #(
    .INIT(64'h40D5D540FD5454FD)) 
    tmp_product__0_i_3
       (.I0(\r_V_reg_94_reg[26]_4 ),
        .I1(\r_V_reg_94_reg[26]_0 [0]),
        .I2(\r_V_reg_94_reg[26] [1]),
        .I3(\r_V_reg_94_reg[26]_0 [1]),
        .I4(\r_V_reg_94_reg[26] [2]),
        .I5(CO),
        .O(p_reg__1_18));
  LUT6 #(
    .INIT(64'h5DDF0445A220FBBA)) 
    tmp_product__0_i_4
       (.I0(p_reg__1_2),
        .I1(CO),
        .I2(\r_V_reg_94_reg[26] [2]),
        .I3(\r_V_reg_94_reg[26]_0 [1]),
        .I4(\r_V_reg_94_reg[26]_4 ),
        .I5(tmp_product__0_i_18_n_0),
        .O(p_reg__1_19));
  LUT5 #(
    .INIT(32'hFDD55440)) 
    tmp_product__0_i_6
       (.I0(\r_V_reg_94_reg[26]_4 ),
        .I1(\r_V_reg_94_reg[23]_0 [3]),
        .I2(\r_V_reg_94_reg[26] [0]),
        .I3(\r_V_reg_94_reg[26]_3 [3]),
        .I4(p_reg__1_0),
        .O(p_reg__1_14[3]));
  LUT5 #(
    .INIT(32'hFDD55440)) 
    tmp_product__0_i_7
       (.I0(\r_V_reg_94_reg[26]_4 ),
        .I1(\r_V_reg_94_reg[22]_0 [3]),
        .I2(\r_V_reg_94_reg[23]_0 [2]),
        .I3(\r_V_reg_94_reg[26]_3 [2]),
        .I4(p_reg__1_17),
        .O(p_reg__1_14[2]));
  LUT5 #(
    .INIT(32'h9600FF96)) 
    tmp_product__0_i_8
       (.I0(\r_V_reg_94_reg[26]_3 [2]),
        .I1(\r_V_reg_94_reg[22]_0 [3]),
        .I2(\r_V_reg_94_reg[23]_0 [2]),
        .I3(p_reg__1_16),
        .I4(\r_V_reg_94_reg[26]_4 ),
        .O(p_reg__1_14[1]));
  LUT5 #(
    .INIT(32'hFDD55440)) 
    tmp_product__0_i_9
       (.I0(\r_V_reg_94_reg[26]_4 ),
        .I1(\r_V_reg_94_reg[23]_0 [0]),
        .I2(\r_V_reg_94_reg[26]_3 [0]),
        .I3(\r_V_reg_94_reg[22]_0 [1]),
        .I4(p_reg__1_15),
        .O(p_reg__1_14[0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x11 9}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,O,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_ce_reg),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__1_OVERFLOW_UNCONNECTED),
        .P(NLW_tmp_product__1_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__1_n_106,tmp_product__1_n_107,tmp_product__1_n_108,tmp_product__1_n_109,tmp_product__1_n_110,tmp_product__1_n_111,tmp_product__1_n_112,tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145,tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__1_UNDERFLOW_UNCONNECTED));
  CARRY4 tmp_product__1_carry
       (.CI(1'b0),
        .CO({tmp_product__1_carry_n_0,tmp_product__1_carry_n_1,tmp_product__1_carry_n_2,tmp_product__1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({p_2_in[36:34],1'b0}),
        .O(NLW_tmp_product__1_carry_O_UNCONNECTED[3:0]),
        .S({tmp_product__1_carry_i_1_n_0,tmp_product__1_carry_i_2_n_0,tmp_product__1_carry_i_3_n_0,p_2_in[33]}));
  CARRY4 tmp_product__1_carry__0
       (.CI(tmp_product__1_carry_n_0),
        .CO({tmp_product__1_carry__0_n_0,tmp_product__1_carry__0_n_1,tmp_product__1_carry__0_n_2,tmp_product__1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(p_2_in[40:37]),
        .O(NLW_tmp_product__1_carry__0_O_UNCONNECTED[3:0]),
        .S({tmp_product__1_carry__0_i_1_n_0,tmp_product__1_carry__0_i_2_n_0,tmp_product__1_carry__0_i_3_n_0,tmp_product__1_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_carry__0_i_1
       (.I0(p_2_in[40]),
        .I1(p_1_in[40]),
        .O(tmp_product__1_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_carry__0_i_2
       (.I0(p_2_in[39]),
        .I1(p_1_in[39]),
        .O(tmp_product__1_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_carry__0_i_3
       (.I0(p_2_in[38]),
        .I1(p_1_in[38]),
        .O(tmp_product__1_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_carry__0_i_4
       (.I0(p_2_in[37]),
        .I1(p_1_in[37]),
        .O(tmp_product__1_carry__0_i_4_n_0));
  CARRY4 tmp_product__1_carry__1
       (.CI(tmp_product__1_carry__0_n_0),
        .CO({tmp_product__1_carry__1_n_0,tmp_product__1_carry__1_n_1,tmp_product__1_carry__1_n_2,tmp_product__1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(p_2_in[44:41]),
        .O(NLW_tmp_product__1_carry__1_O_UNCONNECTED[3:0]),
        .S({tmp_product__1_carry__1_i_1_n_0,tmp_product__1_carry__1_i_2_n_0,tmp_product__1_carry__1_i_3_n_0,tmp_product__1_carry__1_i_4_n_0}));
  CARRY4 tmp_product__1_carry__10
       (.CI(tmp_product__1_carry__9_n_0),
        .CO({tmp_product__1_carry__10_n_0,tmp_product__1_carry__10_n_1,tmp_product__1_carry__10_n_2,tmp_product__1_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__1_carry__10_i_1_n_0,tmp_product__1_carry__10_i_2_n_0,tmp_product__1_carry__10_i_3_n_0,tmp_product__1_carry__10_i_4_n_0}),
        .O(D[7:4]),
        .S({tmp_product__1_carry__10_i_5_n_0,tmp_product__1_carry__10_i_6_n_0,tmp_product__1_carry__10_i_7_n_0,tmp_product__1_carry__10_i_8_n_0}));
  LUT4 #(
    .INIT(16'hE00E)) 
    tmp_product__1_carry__10_i_1
       (.I0(p_reg__0_n_95),
        .I1(p_1_in[78]),
        .I2(p_reg__0_n_94),
        .I3(p_1_in[79]),
        .O(tmp_product__1_carry__10_i_1_n_0));
  LUT4 #(
    .INIT(16'hE00E)) 
    tmp_product__1_carry__10_i_2
       (.I0(p_reg__0_n_96),
        .I1(p_1_in[77]),
        .I2(p_reg__0_n_95),
        .I3(p_1_in[78]),
        .O(tmp_product__1_carry__10_i_2_n_0));
  LUT4 #(
    .INIT(16'hE00E)) 
    tmp_product__1_carry__10_i_3
       (.I0(p_reg__0_n_97),
        .I1(p_1_in[76]),
        .I2(p_reg__0_n_96),
        .I3(p_1_in[77]),
        .O(tmp_product__1_carry__10_i_3_n_0));
  LUT4 #(
    .INIT(16'hE00E)) 
    tmp_product__1_carry__10_i_4
       (.I0(p_reg__0_n_98),
        .I1(p_1_in[75]),
        .I2(p_reg__0_n_97),
        .I3(p_1_in[76]),
        .O(tmp_product__1_carry__10_i_4_n_0));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    tmp_product__1_carry__10_i_5
       (.I0(p_1_in[78]),
        .I1(p_reg__0_n_95),
        .I2(p_1_in[80]),
        .I3(p_reg__0_n_93),
        .I4(p_1_in[79]),
        .I5(p_reg__0_n_94),
        .O(tmp_product__1_carry__10_i_5_n_0));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    tmp_product__1_carry__10_i_6
       (.I0(p_1_in[77]),
        .I1(p_reg__0_n_96),
        .I2(p_1_in[79]),
        .I3(p_reg__0_n_94),
        .I4(p_1_in[78]),
        .I5(p_reg__0_n_95),
        .O(tmp_product__1_carry__10_i_6_n_0));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    tmp_product__1_carry__10_i_7
       (.I0(p_1_in[76]),
        .I1(p_reg__0_n_97),
        .I2(p_1_in[78]),
        .I3(p_reg__0_n_95),
        .I4(p_1_in[77]),
        .I5(p_reg__0_n_96),
        .O(tmp_product__1_carry__10_i_7_n_0));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    tmp_product__1_carry__10_i_8
       (.I0(p_1_in[75]),
        .I1(p_reg__0_n_98),
        .I2(p_1_in[77]),
        .I3(p_reg__0_n_96),
        .I4(p_1_in[76]),
        .I5(p_reg__0_n_97),
        .O(tmp_product__1_carry__10_i_8_n_0));
  CARRY4 tmp_product__1_carry__11
       (.CI(tmp_product__1_carry__10_n_0),
        .CO({tmp_product__1_carry__11_n_0,tmp_product__1_carry__11_n_1,tmp_product__1_carry__11_n_2,tmp_product__1_carry__11_n_3}),
        .CYINIT(1'b0),
        .DI({p_reg__0_n_90,p_reg__0_n_91,tmp_product__1_carry__11_i_1_n_0,tmp_product__1_carry__11_i_2_n_0}),
        .O(D[11:8]),
        .S({tmp_product__1_carry__11_i_3_n_0,tmp_product__1_carry__11_i_4_n_0,tmp_product__1_carry__11_i_5_n_0,tmp_product__1_carry__11_i_6_n_0}));
  LUT4 #(
    .INIT(16'hDDD4)) 
    tmp_product__1_carry__11_i_1
       (.I0(p_1_in[81]),
        .I1(p_reg__0_n_92),
        .I2(p_reg__0_n_93),
        .I3(p_1_in[80]),
        .O(tmp_product__1_carry__11_i_1_n_0));
  LUT4 #(
    .INIT(16'hE00E)) 
    tmp_product__1_carry__11_i_2
       (.I0(p_reg__0_n_94),
        .I1(p_1_in[79]),
        .I2(p_reg__0_n_93),
        .I3(p_1_in[80]),
        .O(tmp_product__1_carry__11_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__1_carry__11_i_3
       (.I0(p_reg__0_n_90),
        .I1(p_reg__0_n_89),
        .O(tmp_product__1_carry__11_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__1_carry__11_i_4
       (.I0(p_reg__0_n_91),
        .I1(p_reg__0_n_90),
        .O(tmp_product__1_carry__11_i_4_n_0));
  LUT5 #(
    .INIT(32'hE0FE1F01)) 
    tmp_product__1_carry__11_i_5
       (.I0(p_1_in[80]),
        .I1(p_reg__0_n_93),
        .I2(p_reg__0_n_92),
        .I3(p_1_in[81]),
        .I4(p_reg__0_n_91),
        .O(tmp_product__1_carry__11_i_5_n_0));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    tmp_product__1_carry__11_i_6
       (.I0(p_1_in[79]),
        .I1(p_reg__0_n_94),
        .I2(p_1_in[81]),
        .I3(p_reg__0_n_92),
        .I4(p_1_in[80]),
        .I5(p_reg__0_n_93),
        .O(tmp_product__1_carry__11_i_6_n_0));
  CARRY4 tmp_product__1_carry__12
       (.CI(tmp_product__1_carry__11_n_0),
        .CO(NLW_tmp_product__1_carry__12_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_product__1_carry__12_O_UNCONNECTED[3:1],D[12]}),
        .S({1'b0,1'b0,1'b0,tmp_product__1_carry__12_i_1_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__1_carry__12_i_1
       (.I0(p_reg__0_n_89),
        .I1(p_reg__0_n_88),
        .O(tmp_product__1_carry__12_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_carry__1_i_1
       (.I0(p_2_in[44]),
        .I1(p_1_in[44]),
        .O(tmp_product__1_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_carry__1_i_2
       (.I0(p_2_in[43]),
        .I1(p_1_in[43]),
        .O(tmp_product__1_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_carry__1_i_3
       (.I0(p_2_in[42]),
        .I1(p_1_in[42]),
        .O(tmp_product__1_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_carry__1_i_4
       (.I0(p_2_in[41]),
        .I1(p_1_in[41]),
        .O(tmp_product__1_carry__1_i_4_n_0));
  CARRY4 tmp_product__1_carry__2
       (.CI(tmp_product__1_carry__1_n_0),
        .CO({tmp_product__1_carry__2_n_0,tmp_product__1_carry__2_n_1,tmp_product__1_carry__2_n_2,tmp_product__1_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(p_2_in[48:45]),
        .O(NLW_tmp_product__1_carry__2_O_UNCONNECTED[3:0]),
        .S({tmp_product__1_carry__2_i_1_n_0,tmp_product__1_carry__2_i_2_n_0,tmp_product__1_carry__2_i_3_n_0,tmp_product__1_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_carry__2_i_1
       (.I0(p_2_in[48]),
        .I1(p_1_in[48]),
        .O(tmp_product__1_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_carry__2_i_2
       (.I0(p_2_in[47]),
        .I1(p_1_in[47]),
        .O(tmp_product__1_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_carry__2_i_3
       (.I0(p_2_in[46]),
        .I1(p_1_in[46]),
        .O(tmp_product__1_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_carry__2_i_4
       (.I0(p_2_in[45]),
        .I1(p_1_in[45]),
        .O(tmp_product__1_carry__2_i_4_n_0));
  CARRY4 tmp_product__1_carry__3
       (.CI(tmp_product__1_carry__2_n_0),
        .CO({tmp_product__1_carry__3_n_0,tmp_product__1_carry__3_n_1,tmp_product__1_carry__3_n_2,tmp_product__1_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__1_carry__3_i_1_n_0,p_2_in[51:49]}),
        .O(NLW_tmp_product__1_carry__3_O_UNCONNECTED[3:0]),
        .S({tmp_product__1_carry__3_i_2_n_0,tmp_product__1_carry__3_i_3_n_0,tmp_product__1_carry__3_i_4_n_0,tmp_product__1_carry__3_i_5_n_0}));
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product__1_carry__3_i_1
       (.I0(p_2_in[52]),
        .I1(\p_reg_n_0_[1] ),
        .I2(p_1_in[52]),
        .O(tmp_product__1_carry__3_i_1_n_0));
  (* HLUTNM = "lutpair5" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    tmp_product__1_carry__3_i_2
       (.I0(\p_reg_n_0_[1] ),
        .I1(p_1_in[52]),
        .I2(p_2_in[52]),
        .I3(p_1_in[51]),
        .I4(\p_reg_n_0_[0] ),
        .O(tmp_product__1_carry__3_i_2_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product__1_carry__3_i_3
       (.I0(\p_reg_n_0_[0] ),
        .I1(p_1_in[51]),
        .I2(p_2_in[51]),
        .O(tmp_product__1_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_carry__3_i_4
       (.I0(p_2_in[50]),
        .I1(p_1_in[50]),
        .O(tmp_product__1_carry__3_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_carry__3_i_5
       (.I0(p_2_in[49]),
        .I1(p_1_in[49]),
        .O(tmp_product__1_carry__3_i_5_n_0));
  CARRY4 tmp_product__1_carry__4
       (.CI(tmp_product__1_carry__3_n_0),
        .CO({tmp_product__1_carry__4_n_0,tmp_product__1_carry__4_n_1,tmp_product__1_carry__4_n_2,tmp_product__1_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__1_carry__4_i_1_n_0,tmp_product__1_carry__4_i_2_n_0,tmp_product__1_carry__4_i_3_n_0,tmp_product__1_carry__4_i_4_n_0}),
        .O(NLW_tmp_product__1_carry__4_O_UNCONNECTED[3:0]),
        .S({tmp_product__1_carry__4_i_5_n_0,tmp_product__1_carry__4_i_6_n_0,tmp_product__1_carry__4_i_7_n_0,tmp_product__1_carry__4_i_8_n_0}));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__1_carry__4_i_1
       (.I0(\p_reg_n_0_[4] ),
        .I1(p_1_in[55]),
        .I2(p_2_in[55]),
        .O(tmp_product__1_carry__4_i_1_n_0));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__1_carry__4_i_2
       (.I0(\p_reg_n_0_[3] ),
        .I1(p_1_in[54]),
        .I2(p_2_in[54]),
        .O(tmp_product__1_carry__4_i_2_n_0));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__1_carry__4_i_3
       (.I0(\p_reg_n_0_[2] ),
        .I1(p_1_in[53]),
        .I2(p_2_in[53]),
        .O(tmp_product__1_carry__4_i_3_n_0));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__1_carry__4_i_4
       (.I0(\p_reg_n_0_[1] ),
        .I1(p_1_in[52]),
        .I2(p_2_in[52]),
        .O(tmp_product__1_carry__4_i_4_n_0));
  (* HLUTNM = "lutpair9" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__1_carry__4_i_5
       (.I0(\p_reg_n_0_[5] ),
        .I1(p_1_in[56]),
        .I2(p_2_in[56]),
        .I3(tmp_product__1_carry__4_i_1_n_0),
        .O(tmp_product__1_carry__4_i_5_n_0));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__1_carry__4_i_6
       (.I0(\p_reg_n_0_[4] ),
        .I1(p_1_in[55]),
        .I2(p_2_in[55]),
        .I3(tmp_product__1_carry__4_i_2_n_0),
        .O(tmp_product__1_carry__4_i_6_n_0));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__1_carry__4_i_7
       (.I0(\p_reg_n_0_[3] ),
        .I1(p_1_in[54]),
        .I2(p_2_in[54]),
        .I3(tmp_product__1_carry__4_i_3_n_0),
        .O(tmp_product__1_carry__4_i_7_n_0));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__1_carry__4_i_8
       (.I0(\p_reg_n_0_[2] ),
        .I1(p_1_in[53]),
        .I2(p_2_in[53]),
        .I3(tmp_product__1_carry__4_i_4_n_0),
        .O(tmp_product__1_carry__4_i_8_n_0));
  CARRY4 tmp_product__1_carry__5
       (.CI(tmp_product__1_carry__4_n_0),
        .CO({tmp_product__1_carry__5_n_0,tmp_product__1_carry__5_n_1,tmp_product__1_carry__5_n_2,tmp_product__1_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__1_carry__5_i_1_n_0,tmp_product__1_carry__5_i_2_n_0,tmp_product__1_carry__5_i_3_n_0,tmp_product__1_carry__5_i_4_n_0}),
        .O(NLW_tmp_product__1_carry__5_O_UNCONNECTED[3:0]),
        .S({tmp_product__1_carry__5_i_5_n_0,tmp_product__1_carry__5_i_6_n_0,tmp_product__1_carry__5_i_7_n_0,tmp_product__1_carry__5_i_8_n_0}));
  (* HLUTNM = "lutpair12" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__1_carry__5_i_1
       (.I0(\p_reg_n_0_[8] ),
        .I1(p_1_in[59]),
        .I2(p_2_in[59]),
        .O(tmp_product__1_carry__5_i_1_n_0));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__1_carry__5_i_2
       (.I0(\p_reg_n_0_[7] ),
        .I1(p_1_in[58]),
        .I2(p_2_in[58]),
        .O(tmp_product__1_carry__5_i_2_n_0));
  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__1_carry__5_i_3
       (.I0(\p_reg_n_0_[6] ),
        .I1(p_1_in[57]),
        .I2(p_2_in[57]),
        .O(tmp_product__1_carry__5_i_3_n_0));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__1_carry__5_i_4
       (.I0(\p_reg_n_0_[5] ),
        .I1(p_1_in[56]),
        .I2(p_2_in[56]),
        .O(tmp_product__1_carry__5_i_4_n_0));
  (* HLUTNM = "lutpair13" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__1_carry__5_i_5
       (.I0(\p_reg_n_0_[9] ),
        .I1(p_1_in[60]),
        .I2(p_2_in[60]),
        .I3(tmp_product__1_carry__5_i_1_n_0),
        .O(tmp_product__1_carry__5_i_5_n_0));
  (* HLUTNM = "lutpair12" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__1_carry__5_i_6
       (.I0(\p_reg_n_0_[8] ),
        .I1(p_1_in[59]),
        .I2(p_2_in[59]),
        .I3(tmp_product__1_carry__5_i_2_n_0),
        .O(tmp_product__1_carry__5_i_6_n_0));
  (* HLUTNM = "lutpair11" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__1_carry__5_i_7
       (.I0(\p_reg_n_0_[7] ),
        .I1(p_1_in[58]),
        .I2(p_2_in[58]),
        .I3(tmp_product__1_carry__5_i_3_n_0),
        .O(tmp_product__1_carry__5_i_7_n_0));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__1_carry__5_i_8
       (.I0(\p_reg_n_0_[6] ),
        .I1(p_1_in[57]),
        .I2(p_2_in[57]),
        .I3(tmp_product__1_carry__5_i_4_n_0),
        .O(tmp_product__1_carry__5_i_8_n_0));
  CARRY4 tmp_product__1_carry__6
       (.CI(tmp_product__1_carry__5_n_0),
        .CO({tmp_product__1_carry__6_n_0,tmp_product__1_carry__6_n_1,tmp_product__1_carry__6_n_2,tmp_product__1_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__1_carry__6_i_1_n_0,tmp_product__1_carry__6_i_2_n_0,tmp_product__1_carry__6_i_3_n_0,tmp_product__1_carry__6_i_4_n_0}),
        .O(NLW_tmp_product__1_carry__6_O_UNCONNECTED[3:0]),
        .S({tmp_product__1_carry__6_i_5_n_0,tmp_product__1_carry__6_i_6_n_0,tmp_product__1_carry__6_i_7_n_0,tmp_product__1_carry__6_i_8_n_0}));
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product__1_carry__6_i_1
       (.I0(p_2_in[64]),
        .I1(p_1_in[64]),
        .I2(\p_reg_n_0_[13] ),
        .O(tmp_product__1_carry__6_i_1_n_0));
  (* HLUTNM = "lutpair15" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__1_carry__6_i_2
       (.I0(\p_reg_n_0_[11] ),
        .I1(p_1_in[62]),
        .I2(p_2_in[62]),
        .O(tmp_product__1_carry__6_i_2_n_0));
  (* HLUTNM = "lutpair14" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__1_carry__6_i_3
       (.I0(\p_reg_n_0_[10] ),
        .I1(p_1_in[61]),
        .I2(p_2_in[61]),
        .O(tmp_product__1_carry__6_i_3_n_0));
  (* HLUTNM = "lutpair13" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__1_carry__6_i_4
       (.I0(\p_reg_n_0_[9] ),
        .I1(p_1_in[60]),
        .I2(p_2_in[60]),
        .O(tmp_product__1_carry__6_i_4_n_0));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    tmp_product__1_carry__6_i_5
       (.I0(p_2_in[64]),
        .I1(p_1_in[64]),
        .I2(\p_reg_n_0_[13] ),
        .I3(p_2_in[63]),
        .I4(p_1_in[63]),
        .I5(\p_reg_n_0_[12] ),
        .O(tmp_product__1_carry__6_i_5_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__1_carry__6_i_6
       (.I0(tmp_product__1_carry__6_i_2_n_0),
        .I1(p_1_in[63]),
        .I2(\p_reg_n_0_[12] ),
        .I3(p_2_in[63]),
        .O(tmp_product__1_carry__6_i_6_n_0));
  (* HLUTNM = "lutpair15" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__1_carry__6_i_7
       (.I0(\p_reg_n_0_[11] ),
        .I1(p_1_in[62]),
        .I2(p_2_in[62]),
        .I3(tmp_product__1_carry__6_i_3_n_0),
        .O(tmp_product__1_carry__6_i_7_n_0));
  (* HLUTNM = "lutpair14" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__1_carry__6_i_8
       (.I0(\p_reg_n_0_[10] ),
        .I1(p_1_in[61]),
        .I2(p_2_in[61]),
        .I3(tmp_product__1_carry__6_i_4_n_0),
        .O(tmp_product__1_carry__6_i_8_n_0));
  CARRY4 tmp_product__1_carry__7
       (.CI(tmp_product__1_carry__6_n_0),
        .CO({tmp_product__1_carry__7_n_0,tmp_product__1_carry__7_n_1,tmp_product__1_carry__7_n_2,tmp_product__1_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__1_carry__7_i_1_n_0,tmp_product__1_carry__7_i_2_n_0,tmp_product__1_carry__7_i_3_n_0,tmp_product__1_carry__7_i_4_n_0}),
        .O(NLW_tmp_product__1_carry__7_O_UNCONNECTED[3:0]),
        .S({tmp_product__1_carry__7_i_5_n_0,tmp_product__1_carry__7_i_6_n_0,tmp_product__1_carry__7_i_7_n_0,tmp_product__1_carry__7_i_8_n_0}));
  LUT4 #(
    .INIT(16'hE00E)) 
    tmp_product__1_carry__7_i_1
       (.I0(\p_reg_n_0_[15] ),
        .I1(p_1_in[66]),
        .I2(\p_reg_n_0_[16] ),
        .I3(p_1_in[67]),
        .O(tmp_product__1_carry__7_i_1_n_0));
  LUT4 #(
    .INIT(16'hE00E)) 
    tmp_product__1_carry__7_i_2
       (.I0(\p_reg_n_0_[14] ),
        .I1(p_1_in[65]),
        .I2(\p_reg_n_0_[15] ),
        .I3(p_1_in[66]),
        .O(tmp_product__1_carry__7_i_2_n_0));
  LUT4 #(
    .INIT(16'hE00E)) 
    tmp_product__1_carry__7_i_3
       (.I0(\p_reg_n_0_[13] ),
        .I1(p_1_in[64]),
        .I2(\p_reg_n_0_[14] ),
        .I3(p_1_in[65]),
        .O(tmp_product__1_carry__7_i_3_n_0));
  LUT3 #(
    .INIT(8'h09)) 
    tmp_product__1_carry__7_i_4
       (.I0(\p_reg_n_0_[13] ),
        .I1(p_1_in[64]),
        .I2(p_2_in[64]),
        .O(tmp_product__1_carry__7_i_4_n_0));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    tmp_product__1_carry__7_i_5
       (.I0(p_1_in[66]),
        .I1(\p_reg_n_0_[15] ),
        .I2(p_1_in[68]),
        .I3(p_reg__0_n_105),
        .I4(p_1_in[67]),
        .I5(\p_reg_n_0_[16] ),
        .O(tmp_product__1_carry__7_i_5_n_0));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    tmp_product__1_carry__7_i_6
       (.I0(p_1_in[65]),
        .I1(\p_reg_n_0_[14] ),
        .I2(p_1_in[67]),
        .I3(\p_reg_n_0_[16] ),
        .I4(p_1_in[66]),
        .I5(\p_reg_n_0_[15] ),
        .O(tmp_product__1_carry__7_i_6_n_0));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    tmp_product__1_carry__7_i_7
       (.I0(p_1_in[64]),
        .I1(\p_reg_n_0_[13] ),
        .I2(p_1_in[66]),
        .I3(\p_reg_n_0_[15] ),
        .I4(p_1_in[65]),
        .I5(\p_reg_n_0_[14] ),
        .O(tmp_product__1_carry__7_i_7_n_0));
  LUT5 #(
    .INIT(32'h693C3C96)) 
    tmp_product__1_carry__7_i_8
       (.I0(p_2_in[64]),
        .I1(p_1_in[65]),
        .I2(\p_reg_n_0_[14] ),
        .I3(p_1_in[64]),
        .I4(\p_reg_n_0_[13] ),
        .O(tmp_product__1_carry__7_i_8_n_0));
  CARRY4 tmp_product__1_carry__8
       (.CI(tmp_product__1_carry__7_n_0),
        .CO({tmp_product__1_carry__8_n_0,tmp_product__1_carry__8_n_1,tmp_product__1_carry__8_n_2,tmp_product__1_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__1_carry__8_i_1_n_0,tmp_product__1_carry__8_i_2_n_0,tmp_product__1_carry__8_i_3_n_0,tmp_product__1_carry__8_i_4_n_0}),
        .O(NLW_tmp_product__1_carry__8_O_UNCONNECTED[3:0]),
        .S({tmp_product__1_carry__8_i_5_n_0,tmp_product__1_carry__8_i_6_n_0,tmp_product__1_carry__8_i_7_n_0,tmp_product__1_carry__8_i_8_n_0}));
  LUT4 #(
    .INIT(16'hE00E)) 
    tmp_product__1_carry__8_i_1
       (.I0(p_reg__0_n_103),
        .I1(p_1_in[70]),
        .I2(p_reg__0_n_102),
        .I3(p_1_in[71]),
        .O(tmp_product__1_carry__8_i_1_n_0));
  LUT4 #(
    .INIT(16'hE00E)) 
    tmp_product__1_carry__8_i_2
       (.I0(p_reg__0_n_104),
        .I1(p_1_in[69]),
        .I2(p_reg__0_n_103),
        .I3(p_1_in[70]),
        .O(tmp_product__1_carry__8_i_2_n_0));
  LUT4 #(
    .INIT(16'hE00E)) 
    tmp_product__1_carry__8_i_3
       (.I0(p_reg__0_n_105),
        .I1(p_1_in[68]),
        .I2(p_reg__0_n_104),
        .I3(p_1_in[69]),
        .O(tmp_product__1_carry__8_i_3_n_0));
  LUT4 #(
    .INIT(16'hE00E)) 
    tmp_product__1_carry__8_i_4
       (.I0(\p_reg_n_0_[16] ),
        .I1(p_1_in[67]),
        .I2(p_reg__0_n_105),
        .I3(p_1_in[68]),
        .O(tmp_product__1_carry__8_i_4_n_0));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    tmp_product__1_carry__8_i_5
       (.I0(p_1_in[70]),
        .I1(p_reg__0_n_103),
        .I2(p_1_in[72]),
        .I3(p_reg__0_n_101),
        .I4(p_1_in[71]),
        .I5(p_reg__0_n_102),
        .O(tmp_product__1_carry__8_i_5_n_0));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    tmp_product__1_carry__8_i_6
       (.I0(p_1_in[69]),
        .I1(p_reg__0_n_104),
        .I2(p_1_in[71]),
        .I3(p_reg__0_n_102),
        .I4(p_1_in[70]),
        .I5(p_reg__0_n_103),
        .O(tmp_product__1_carry__8_i_6_n_0));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    tmp_product__1_carry__8_i_7
       (.I0(p_1_in[68]),
        .I1(p_reg__0_n_105),
        .I2(p_1_in[70]),
        .I3(p_reg__0_n_103),
        .I4(p_1_in[69]),
        .I5(p_reg__0_n_104),
        .O(tmp_product__1_carry__8_i_7_n_0));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    tmp_product__1_carry__8_i_8
       (.I0(p_1_in[67]),
        .I1(\p_reg_n_0_[16] ),
        .I2(p_1_in[69]),
        .I3(p_reg__0_n_104),
        .I4(p_1_in[68]),
        .I5(p_reg__0_n_105),
        .O(tmp_product__1_carry__8_i_8_n_0));
  CARRY4 tmp_product__1_carry__9
       (.CI(tmp_product__1_carry__8_n_0),
        .CO({tmp_product__1_carry__9_n_0,tmp_product__1_carry__9_n_1,tmp_product__1_carry__9_n_2,tmp_product__1_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__1_carry__9_i_1_n_0,tmp_product__1_carry__9_i_2_n_0,tmp_product__1_carry__9_i_3_n_0,tmp_product__1_carry__9_i_4_n_0}),
        .O(D[3:0]),
        .S({tmp_product__1_carry__9_i_5_n_0,tmp_product__1_carry__9_i_6_n_0,tmp_product__1_carry__9_i_7_n_0,tmp_product__1_carry__9_i_8_n_0}));
  LUT4 #(
    .INIT(16'hE00E)) 
    tmp_product__1_carry__9_i_1
       (.I0(p_reg__0_n_99),
        .I1(p_1_in[74]),
        .I2(p_reg__0_n_98),
        .I3(p_1_in[75]),
        .O(tmp_product__1_carry__9_i_1_n_0));
  LUT4 #(
    .INIT(16'hE00E)) 
    tmp_product__1_carry__9_i_2
       (.I0(p_reg__0_n_100),
        .I1(p_1_in[73]),
        .I2(p_reg__0_n_99),
        .I3(p_1_in[74]),
        .O(tmp_product__1_carry__9_i_2_n_0));
  LUT4 #(
    .INIT(16'hE00E)) 
    tmp_product__1_carry__9_i_3
       (.I0(p_reg__0_n_101),
        .I1(p_1_in[72]),
        .I2(p_reg__0_n_100),
        .I3(p_1_in[73]),
        .O(tmp_product__1_carry__9_i_3_n_0));
  LUT4 #(
    .INIT(16'hE00E)) 
    tmp_product__1_carry__9_i_4
       (.I0(p_reg__0_n_102),
        .I1(p_1_in[71]),
        .I2(p_reg__0_n_101),
        .I3(p_1_in[72]),
        .O(tmp_product__1_carry__9_i_4_n_0));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    tmp_product__1_carry__9_i_5
       (.I0(p_1_in[74]),
        .I1(p_reg__0_n_99),
        .I2(p_1_in[76]),
        .I3(p_reg__0_n_97),
        .I4(p_1_in[75]),
        .I5(p_reg__0_n_98),
        .O(tmp_product__1_carry__9_i_5_n_0));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    tmp_product__1_carry__9_i_6
       (.I0(p_1_in[73]),
        .I1(p_reg__0_n_100),
        .I2(p_1_in[75]),
        .I3(p_reg__0_n_98),
        .I4(p_1_in[74]),
        .I5(p_reg__0_n_99),
        .O(tmp_product__1_carry__9_i_6_n_0));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    tmp_product__1_carry__9_i_7
       (.I0(p_1_in[72]),
        .I1(p_reg__0_n_101),
        .I2(p_1_in[74]),
        .I3(p_reg__0_n_99),
        .I4(p_1_in[73]),
        .I5(p_reg__0_n_100),
        .O(tmp_product__1_carry__9_i_7_n_0));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    tmp_product__1_carry__9_i_8
       (.I0(p_1_in[71]),
        .I1(p_reg__0_n_102),
        .I2(p_1_in[73]),
        .I3(p_reg__0_n_100),
        .I4(p_1_in[72]),
        .I5(p_reg__0_n_101),
        .O(tmp_product__1_carry__9_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_carry_i_1
       (.I0(p_2_in[36]),
        .I1(p_1_in[36]),
        .O(tmp_product__1_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_carry_i_2
       (.I0(p_2_in[35]),
        .I1(p_1_in[35]),
        .O(tmp_product__1_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_carry_i_3
       (.I0(p_2_in[34]),
        .I1(p_1_in[34]),
        .O(tmp_product__1_carry_i_3_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 9}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_ce_reg),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__2_OVERFLOW_UNCONNECTED),
        .P(NLW_tmp_product__2_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__1_n_106,tmp_product__1_n_107,tmp_product__1_n_108,tmp_product__1_n_109,tmp_product__1_n_110,tmp_product__1_n_111,tmp_product__1_n_112,tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145,tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153}),
        .PCOUT({tmp_product__2_n_106,tmp_product__2_n_107,tmp_product__2_n_108,tmp_product__2_n_109,tmp_product__2_n_110,tmp_product__2_n_111,tmp_product__2_n_112,tmp_product__2_n_113,tmp_product__2_n_114,tmp_product__2_n_115,tmp_product__2_n_116,tmp_product__2_n_117,tmp_product__2_n_118,tmp_product__2_n_119,tmp_product__2_n_120,tmp_product__2_n_121,tmp_product__2_n_122,tmp_product__2_n_123,tmp_product__2_n_124,tmp_product__2_n_125,tmp_product__2_n_126,tmp_product__2_n_127,tmp_product__2_n_128,tmp_product__2_n_129,tmp_product__2_n_130,tmp_product__2_n_131,tmp_product__2_n_132,tmp_product__2_n_133,tmp_product__2_n_134,tmp_product__2_n_135,tmp_product__2_n_136,tmp_product__2_n_137,tmp_product__2_n_138,tmp_product__2_n_139,tmp_product__2_n_140,tmp_product__2_n_141,tmp_product__2_n_142,tmp_product__2_n_143,tmp_product__2_n_144,tmp_product__2_n_145,tmp_product__2_n_146,tmp_product__2_n_147,tmp_product__2_n_148,tmp_product__2_n_149,tmp_product__2_n_150,tmp_product__2_n_151,tmp_product__2_n_152,tmp_product__2_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__2_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 9}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__3
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,O,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__3_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__3_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__3_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__3_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_ce_reg),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__3_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__3_OVERFLOW_UNCONNECTED),
        .P({tmp_product__3_n_58,tmp_product__3_n_59,tmp_product__3_n_60,tmp_product__3_n_61,tmp_product__3_n_62,tmp_product__3_n_63,tmp_product__3_n_64,tmp_product__3_n_65,tmp_product__3_n_66,tmp_product__3_n_67,tmp_product__3_n_68,tmp_product__3_n_69,tmp_product__3_n_70,tmp_product__3_n_71,tmp_product__3_n_72,tmp_product__3_n_73,tmp_product__3_n_74,tmp_product__3_n_75,tmp_product__3_n_76,tmp_product__3_n_77,tmp_product__3_n_78,tmp_product__3_n_79,tmp_product__3_n_80,tmp_product__3_n_81,tmp_product__3_n_82,tmp_product__3_n_83,tmp_product__3_n_84,tmp_product__3_n_85,tmp_product__3_n_86,tmp_product__3_n_87,tmp_product__3_n_88,tmp_product__3_n_89,tmp_product__3_n_90,tmp_product__3_n_91,tmp_product__3_n_92,tmp_product__3_n_93,tmp_product__3_n_94,tmp_product__3_n_95,tmp_product__3_n_96,tmp_product__3_n_97,tmp_product__3_n_98,tmp_product__3_n_99,tmp_product__3_n_100,tmp_product__3_n_101,tmp_product__3_n_102,tmp_product__3_n_103,tmp_product__3_n_104,tmp_product__3_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__3_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__3_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__3_n_106,tmp_product__3_n_107,tmp_product__3_n_108,tmp_product__3_n_109,tmp_product__3_n_110,tmp_product__3_n_111,tmp_product__3_n_112,tmp_product__3_n_113,tmp_product__3_n_114,tmp_product__3_n_115,tmp_product__3_n_116,tmp_product__3_n_117,tmp_product__3_n_118,tmp_product__3_n_119,tmp_product__3_n_120,tmp_product__3_n_121,tmp_product__3_n_122,tmp_product__3_n_123,tmp_product__3_n_124,tmp_product__3_n_125,tmp_product__3_n_126,tmp_product__3_n_127,tmp_product__3_n_128,tmp_product__3_n_129,tmp_product__3_n_130,tmp_product__3_n_131,tmp_product__3_n_132,tmp_product__3_n_133,tmp_product__3_n_134,tmp_product__3_n_135,tmp_product__3_n_136,tmp_product__3_n_137,tmp_product__3_n_138,tmp_product__3_n_139,tmp_product__3_n_140,tmp_product__3_n_141,tmp_product__3_n_142,tmp_product__3_n_143,tmp_product__3_n_144,tmp_product__3_n_145,tmp_product__3_n_146,tmp_product__3_n_147,tmp_product__3_n_148,tmp_product__3_n_149,tmp_product__3_n_150,tmp_product__3_n_151,tmp_product__3_n_152,tmp_product__3_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__3_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 9}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__4
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,O,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__4_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__4_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__4_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__4_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_ce_reg),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__4_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__4_OVERFLOW_UNCONNECTED),
        .P(NLW_tmp_product__4_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_tmp_product__4_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__4_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__3_n_106,tmp_product__3_n_107,tmp_product__3_n_108,tmp_product__3_n_109,tmp_product__3_n_110,tmp_product__3_n_111,tmp_product__3_n_112,tmp_product__3_n_113,tmp_product__3_n_114,tmp_product__3_n_115,tmp_product__3_n_116,tmp_product__3_n_117,tmp_product__3_n_118,tmp_product__3_n_119,tmp_product__3_n_120,tmp_product__3_n_121,tmp_product__3_n_122,tmp_product__3_n_123,tmp_product__3_n_124,tmp_product__3_n_125,tmp_product__3_n_126,tmp_product__3_n_127,tmp_product__3_n_128,tmp_product__3_n_129,tmp_product__3_n_130,tmp_product__3_n_131,tmp_product__3_n_132,tmp_product__3_n_133,tmp_product__3_n_134,tmp_product__3_n_135,tmp_product__3_n_136,tmp_product__3_n_137,tmp_product__3_n_138,tmp_product__3_n_139,tmp_product__3_n_140,tmp_product__3_n_141,tmp_product__3_n_142,tmp_product__3_n_143,tmp_product__3_n_144,tmp_product__3_n_145,tmp_product__3_n_146,tmp_product__3_n_147,tmp_product__3_n_148,tmp_product__3_n_149,tmp_product__3_n_150,tmp_product__3_n_151,tmp_product__3_n_152,tmp_product__3_n_153}),
        .PCOUT({tmp_product__4_n_106,tmp_product__4_n_107,tmp_product__4_n_108,tmp_product__4_n_109,tmp_product__4_n_110,tmp_product__4_n_111,tmp_product__4_n_112,tmp_product__4_n_113,tmp_product__4_n_114,tmp_product__4_n_115,tmp_product__4_n_116,tmp_product__4_n_117,tmp_product__4_n_118,tmp_product__4_n_119,tmp_product__4_n_120,tmp_product__4_n_121,tmp_product__4_n_122,tmp_product__4_n_123,tmp_product__4_n_124,tmp_product__4_n_125,tmp_product__4_n_126,tmp_product__4_n_127,tmp_product__4_n_128,tmp_product__4_n_129,tmp_product__4_n_130,tmp_product__4_n_131,tmp_product__4_n_132,tmp_product__4_n_133,tmp_product__4_n_134,tmp_product__4_n_135,tmp_product__4_n_136,tmp_product__4_n_137,tmp_product__4_n_138,tmp_product__4_n_139,tmp_product__4_n_140,tmp_product__4_n_141,tmp_product__4_n_142,tmp_product__4_n_143,tmp_product__4_n_144,tmp_product__4_n_145,tmp_product__4_n_146,tmp_product__4_n_147,tmp_product__4_n_148,tmp_product__4_n_149,tmp_product__4_n_150,tmp_product__4_n_151,tmp_product__4_n_152,tmp_product__4_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__4_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_100
       (.I0(\r_V_reg_94_reg[26]_1 [2]),
        .O(p_reg__2_3[0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_101
       (.I0(\r_V_reg_94_reg[26]_1 [2]),
        .O(p_reg__2_4[2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_102
       (.I0(\r_V_reg_94_reg[26]_1 [1]),
        .O(p_reg__2_4[1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_103
       (.I0(\r_V_reg_94_reg[26]_1 [0]),
        .O(p_reg__2_4[0]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_104
       (.I0(\r_V_reg_94_reg[26]_1 [7]),
        .I1(\r_V_reg_94_reg[26]_1 [10]),
        .O(p_reg__2_2[3]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_105
       (.I0(\r_V_reg_94_reg[26]_1 [6]),
        .I1(\r_V_reg_94_reg[26]_1 [9]),
        .O(p_reg__2_2[2]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_106
       (.I0(\r_V_reg_94_reg[26]_1 [5]),
        .I1(\r_V_reg_94_reg[26]_1 [8]),
        .O(p_reg__2_2[1]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_107
       (.I0(\r_V_reg_94_reg[26]_1 [4]),
        .I1(\r_V_reg_94_reg[26]_1 [7]),
        .O(p_reg__2_2[0]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_108
       (.I0(\r_V_reg_94_reg[26]_1 [4]),
        .I1(\r_V_reg_94_reg[26]_1 [6]),
        .O(p_reg__2_0[3]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_109
       (.I0(\r_V_reg_94_reg[26]_1 [3]),
        .I1(\r_V_reg_94_reg[26]_1 [5]),
        .O(p_reg__2_0[2]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_110
       (.I0(\r_V_reg_94_reg[26]_1 [2]),
        .I1(\r_V_reg_94_reg[26]_1 [4]),
        .O(p_reg__2_0[1]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_111
       (.I0(\r_V_reg_94_reg[26]_1 [1]),
        .I1(\r_V_reg_94_reg[26]_1 [3]),
        .O(p_reg__2_0[0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_112
       (.I0(\r_V_reg_94_reg[26]_1 [1]),
        .O(p_reg__2_11[1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_113
       (.I0(\r_V_reg_94_reg[26]_1 [0]),
        .O(p_reg__2_11[0]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_114
       (.I0(\r_V_reg_94_reg[26]_1 [3]),
        .I1(\r_V_reg_94_reg[26]_1 [6]),
        .O(p_reg__2_1[3]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_115
       (.I0(\r_V_reg_94_reg[26]_1 [2]),
        .I1(\r_V_reg_94_reg[26]_1 [5]),
        .O(p_reg__2_1[2]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_116
       (.I0(\r_V_reg_94_reg[26]_1 [1]),
        .I1(\r_V_reg_94_reg[26]_1 [4]),
        .O(p_reg__2_1[1]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_117
       (.I0(\r_V_reg_94_reg[26]_1 [0]),
        .I1(\r_V_reg_94_reg[26]_1 [3]),
        .O(p_reg__2_1[0]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_118
       (.I0(\r_V_reg_94_reg[26]_1 [0]),
        .I1(\r_V_reg_94_reg[26]_1 [2]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_119
       (.I0(\r_V_reg_94_reg[26]_1 [1]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_120
       (.I0(\r_V_reg_94_reg[26]_1 [0]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_121
       (.I0(\r_V_reg_94_reg[26]_1 [2]),
        .O(p_reg__2_10[2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_122
       (.I0(\r_V_reg_94_reg[26]_1 [1]),
        .O(p_reg__2_10[1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_123
       (.I0(\r_V_reg_94_reg[26]_1 [0]),
        .O(p_reg__2_10[0]));
  LUT5 #(
    .INIT(32'hFF969600)) 
    tmp_product_i_14
       (.I0(\r_V_reg_94_reg[22] [0]),
        .I1(\r_V_reg_94_reg[18]_1 [1]),
        .I2(\r_V_reg_94_reg[19]_0 [0]),
        .I3(p_reg__2_9),
        .I4(\r_V_reg_94_reg[24] [1]),
        .O(p_reg__2_5[3]));
  LUT5 #(
    .INIT(32'hFEEAA880)) 
    tmp_product_i_15
       (.I0(\r_V_reg_94_reg[24] [0]),
        .I1(\r_V_reg_94_reg[18] [2]),
        .I2(\r_V_reg_94_reg[18]_0 [1]),
        .I3(\r_V_reg_94_reg[23] [3]),
        .I4(p_reg__2_8),
        .O(p_reg__2_5[2]));
  LUT5 #(
    .INIT(32'hFEEAA880)) 
    tmp_product_i_16
       (.I0(\r_V_reg_94_reg[20] [3]),
        .I1(\r_V_reg_94_reg[18] [1]),
        .I2(\r_V_reg_94_reg[23] [2]),
        .I3(\r_V_reg_94_reg[18]_0 [0]),
        .I4(p_reg__2_7),
        .O(p_reg__2_5[1]));
  LUT6 #(
    .INIT(64'hEA8080EA80EAEA80)) 
    tmp_product_i_17
       (.I0(\r_V_reg_94_reg[20] [2]),
        .I1(\r_V_reg_94_reg[23] [1]),
        .I2(\r_V_reg_94_reg[18] [0]),
        .I3(\r_V_reg_94_reg[18]_0 [0]),
        .I4(\r_V_reg_94_reg[23] [2]),
        .I5(\r_V_reg_94_reg[18] [1]),
        .O(p_reg__2_5[0]));
  LUT5 #(
    .INIT(32'h80EAEA80)) 
    tmp_product_i_22
       (.I0(\r_V_reg_94_reg[20] [1]),
        .I1(\r_V_reg_94_reg[17] [2]),
        .I2(\r_V_reg_94_reg[23] [0]),
        .I3(\r_V_reg_94_reg[23] [1]),
        .I4(\r_V_reg_94_reg[18] [0]),
        .O(DI[2]));
  LUT5 #(
    .INIT(32'h80EAEA80)) 
    tmp_product_i_23
       (.I0(\r_V_reg_94_reg[20] [0]),
        .I1(\r_V_reg_94_reg[17] [1]),
        .I2(\r_V_reg_94_reg[19] [1]),
        .I3(\r_V_reg_94_reg[23] [0]),
        .I4(\r_V_reg_94_reg[17] [2]),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'h80EAEA80)) 
    tmp_product_i_24
       (.I0(\r_V_reg_94_reg[16] ),
        .I1(\r_V_reg_94_reg[17] [0]),
        .I2(\r_V_reg_94_reg[19] [0]),
        .I3(\r_V_reg_94_reg[19] [1]),
        .I4(\r_V_reg_94_reg[17] [1]),
        .O(DI[0]));
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product_i_46
       (.I0(\r_V_reg_94_reg[26]_3 [0]),
        .I1(\r_V_reg_94_reg[22]_0 [1]),
        .I2(\r_V_reg_94_reg[23]_0 [0]),
        .O(p_reg__1_13));
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product_i_48
       (.I0(\r_V_reg_94_reg[22] [3]),
        .I1(\r_V_reg_94_reg[22]_0 [0]),
        .I2(\r_V_reg_94_reg[19]_0 [3]),
        .O(p_reg__1_12));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product_i_49
       (.I0(\r_V_reg_94_reg[22] [1]),
        .I1(\r_V_reg_94_reg[19]_0 [1]),
        .I2(\r_V_reg_94_reg[18]_1 [2]),
        .O(p_reg__1_11));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product_i_51
       (.I0(\r_V_reg_94_reg[22] [1]),
        .I1(\r_V_reg_94_reg[18]_1 [2]),
        .I2(\r_V_reg_94_reg[19]_0 [1]),
        .O(p_reg__1_10));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product_i_52
       (.I0(\r_V_reg_94_reg[26]_3 [1]),
        .I1(\r_V_reg_94_reg[22]_0 [2]),
        .I2(\r_V_reg_94_reg[23]_0 [1]),
        .O(p_reg__1_15));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product_i_55
       (.I0(\r_V_reg_94_reg[18]_1 [0]),
        .I1(\r_V_reg_94_reg[18]_0 [2]),
        .I2(\r_V_reg_94_reg[18] [3]),
        .O(p_reg__2_9));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product_i_59
       (.I0(\r_V_reg_94_reg[18] [3]),
        .I1(\r_V_reg_94_reg[18]_1 [0]),
        .I2(\r_V_reg_94_reg[18]_0 [2]),
        .O(p_reg__2_8));
  LUT5 #(
    .INIT(32'hFEEAA880)) 
    tmp_product_i_6
       (.I0(\r_V_reg_94_reg[26]_2 [1]),
        .I1(\r_V_reg_94_reg[22]_0 [0]),
        .I2(\r_V_reg_94_reg[19]_0 [3]),
        .I3(\r_V_reg_94_reg[22] [3]),
        .I4(p_reg__1_13),
        .O(p_reg__1_9[3]));
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product_i_61
       (.I0(\r_V_reg_94_reg[18] [2]),
        .I1(\r_V_reg_94_reg[23] [3]),
        .I2(\r_V_reg_94_reg[18]_0 [1]),
        .O(p_reg__2_7));
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product_i_65
       (.I0(\r_V_reg_94_reg[18] [1]),
        .I1(\r_V_reg_94_reg[23] [2]),
        .I2(\r_V_reg_94_reg[18]_0 [0]),
        .O(p_reg__2_6));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_67
       (.I0(\r_V_reg_94_reg[26]_1 [10]),
        .O(p_reg__1_20[1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_68
       (.I0(\r_V_reg_94_reg[26]_1 [9]),
        .O(p_reg__1_20[0]));
  LUT5 #(
    .INIT(32'hFEEAA880)) 
    tmp_product_i_7
       (.I0(\r_V_reg_94_reg[26]_2 [0]),
        .I1(\r_V_reg_94_reg[18]_1 [3]),
        .I2(\r_V_reg_94_reg[19]_0 [2]),
        .I3(\r_V_reg_94_reg[22] [2]),
        .I4(p_reg__1_12),
        .O(p_reg__1_9[2]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_73
       (.I0(\r_V_reg_94_reg[26]_1 [3]),
        .I1(\r_V_reg_94_reg[26]_1 [6]),
        .O(p_reg__1_3[3]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_74
       (.I0(\r_V_reg_94_reg[26]_1 [2]),
        .I1(\r_V_reg_94_reg[26]_1 [5]),
        .O(p_reg__1_3[2]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_75
       (.I0(\r_V_reg_94_reg[26]_1 [1]),
        .I1(\r_V_reg_94_reg[26]_1 [4]),
        .O(p_reg__1_3[1]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_76
       (.I0(\r_V_reg_94_reg[26]_1 [0]),
        .I1(\r_V_reg_94_reg[26]_1 [3]),
        .O(p_reg__1_3[0]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_77
       (.I0(\r_V_reg_94_reg[26]_1 [6]),
        .I1(\r_V_reg_94_reg[26]_1 [9]),
        .O(p_reg__1_6[3]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_78
       (.I0(\r_V_reg_94_reg[26]_1 [5]),
        .I1(\r_V_reg_94_reg[26]_1 [8]),
        .O(p_reg__1_6[2]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_79
       (.I0(\r_V_reg_94_reg[26]_1 [4]),
        .I1(\r_V_reg_94_reg[26]_1 [7]),
        .O(p_reg__1_6[1]));
  LUT5 #(
    .INIT(32'hFF969600)) 
    tmp_product_i_8
       (.I0(\r_V_reg_94_reg[22] [2]),
        .I1(\r_V_reg_94_reg[18]_1 [3]),
        .I2(\r_V_reg_94_reg[19]_0 [2]),
        .I3(p_reg__1_11),
        .I4(\r_V_reg_94_reg[24] [3]),
        .O(p_reg__1_9[1]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_80
       (.I0(\r_V_reg_94_reg[26]_1 [3]),
        .I1(\r_V_reg_94_reg[26]_1 [6]),
        .O(p_reg__1_6[0]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_85
       (.I0(\r_V_reg_94_reg[26]_1 [8]),
        .I1(\r_V_reg_94_reg[26]_1 [10]),
        .O(p_reg__1_5[3]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_86
       (.I0(\r_V_reg_94_reg[26]_1 [7]),
        .I1(\r_V_reg_94_reg[26]_1 [9]),
        .O(p_reg__1_5[2]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_87
       (.I0(\r_V_reg_94_reg[26]_1 [6]),
        .I1(\r_V_reg_94_reg[26]_1 [8]),
        .O(p_reg__1_5[1]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_88
       (.I0(\r_V_reg_94_reg[26]_1 [5]),
        .I1(\r_V_reg_94_reg[26]_1 [7]),
        .O(p_reg__1_5[0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_89
       (.I0(\r_V_reg_94_reg[26]_1 [10]),
        .O(p_reg__1_7[3]));
  LUT5 #(
    .INIT(32'hFEEAA880)) 
    tmp_product_i_9
       (.I0(\r_V_reg_94_reg[24] [2]),
        .I1(\r_V_reg_94_reg[18]_1 [1]),
        .I2(\r_V_reg_94_reg[22] [0]),
        .I3(\r_V_reg_94_reg[19]_0 [0]),
        .I4(p_reg__1_10),
        .O(p_reg__1_9[0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_90
       (.I0(\r_V_reg_94_reg[26]_1 [9]),
        .O(p_reg__1_7[2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_91
       (.I0(\r_V_reg_94_reg[26]_1 [8]),
        .O(p_reg__1_7[1]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_92
       (.I0(\r_V_reg_94_reg[26]_1 [7]),
        .I1(\r_V_reg_94_reg[26]_1 [10]),
        .O(p_reg__1_7[0]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_93
       (.I0(\r_V_reg_94_reg[26]_1 [7]),
        .I1(\r_V_reg_94_reg[26]_1 [10]),
        .O(p_reg__1_4[3]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_94
       (.I0(\r_V_reg_94_reg[26]_1 [6]),
        .I1(\r_V_reg_94_reg[26]_1 [9]),
        .O(p_reg__1_4[2]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_95
       (.I0(\r_V_reg_94_reg[26]_1 [5]),
        .I1(\r_V_reg_94_reg[26]_1 [8]),
        .O(p_reg__1_4[1]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_96
       (.I0(\r_V_reg_94_reg[26]_1 [4]),
        .I1(\r_V_reg_94_reg[26]_1 [7]),
        .O(p_reg__1_4[0]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_97
       (.I0(\r_V_reg_94_reg[26]_1 [2]),
        .I1(\r_V_reg_94_reg[26]_1 [5]),
        .O(p_reg__2_3[3]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_98
       (.I0(\r_V_reg_94_reg[26]_1 [1]),
        .I1(\r_V_reg_94_reg[26]_1 [4]),
        .O(p_reg__2_3[2]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_99
       (.I0(\r_V_reg_94_reg[26]_1 [0]),
        .I1(\r_V_reg_94_reg[26]_1 [3]),
        .O(p_reg__2_3[1]));
endmodule

(* ORIG_REF_NAME = "rcReceiver_mul_43bkb_MulnS_0" *) 
module design_1_rcReceiver_0_0_rcReceiver_mul_43bkb_MulnS_0_6
   (p_reg__1_0,
    p_reg__1_1,
    p_reg__1_2,
    S,
    p_reg__1_3,
    p_reg__2__0_0,
    p_reg__1_4,
    p_reg__1_5,
    p_reg__2__0_1,
    p_reg__2__0_2,
    p_reg__2__0_3,
    p_reg__1_6,
    p_reg__1_7,
    p_reg__2__0_4,
    p_reg__1_8,
    DI,
    p_reg__2__0_5,
    p_reg__2__0_6,
    p_reg__2__0_7,
    p_reg__2__0_8,
    p_reg__2__0_9,
    p_reg__1_9,
    p_reg__1_10,
    p_reg__1_11,
    p_reg__1_12,
    p_reg__1_13,
    p_reg__1_14,
    p_reg__1_15,
    p_reg__1_16,
    p_reg__1_17,
    p_reg__1_18,
    p_reg__1_19,
    p_reg__2__0_10,
    p_reg__1_20,
    p_reg__2__0_11,
    \p_Val2_1_reg_2928_reg[12] ,
    D,
    ap_ce_reg,
    ap_clk,
    A,
    B,
    O,
    CO,
    \r_V_reg_94_reg[26] ,
    \r_V_reg_94_reg[26]_0 ,
    Q,
    \r_V_reg_94_reg[16] ,
    \r_V_reg_94_reg[17] ,
    \r_V_reg_94_reg[19] ,
    \r_V_reg_94_reg[20] ,
    \r_V_reg_94_reg[23] ,
    \r_V_reg_94_reg[18] ,
    \r_V_reg_94_reg[18]_0 ,
    \r_V_reg_94_reg[24] ,
    \r_V_reg_94_reg[18]_1 ,
    \r_V_reg_94_reg[22] ,
    \r_V_reg_94_reg[19]_0 ,
    \r_V_reg_94_reg[26]_1 ,
    \r_V_reg_94_reg[22]_0 ,
    \r_V_reg_94_reg[26]_2 ,
    \r_V_reg_94_reg[23]_0 ,
    \r_V_reg_94_reg[26]_3 ,
    \r_V_reg_94_reg[26]_4 ,
    \r_V_reg_94_reg[26]_5 ,
    \ap_return_int_reg_reg[12] );
  output p_reg__1_0;
  output p_reg__1_1;
  output p_reg__1_2;
  output [2:0]S;
  output [3:0]p_reg__1_3;
  output [3:0]p_reg__2__0_0;
  output [3:0]p_reg__1_4;
  output [3:0]p_reg__1_5;
  output [3:0]p_reg__2__0_1;
  output [3:0]p_reg__2__0_2;
  output [3:0]p_reg__2__0_3;
  output [3:0]p_reg__1_6;
  output [3:0]p_reg__1_7;
  output [2:0]p_reg__2__0_4;
  output [2:0]p_reg__1_8;
  output [2:0]DI;
  output [3:0]p_reg__2__0_5;
  output p_reg__2__0_6;
  output p_reg__2__0_7;
  output p_reg__2__0_8;
  output p_reg__2__0_9;
  output [3:0]p_reg__1_9;
  output p_reg__1_10;
  output p_reg__1_11;
  output p_reg__1_12;
  output p_reg__1_13;
  output [3:0]p_reg__1_14;
  output p_reg__1_15;
  output p_reg__1_16;
  output p_reg__1_17;
  output [0:0]p_reg__1_18;
  output [0:0]p_reg__1_19;
  output [2:0]p_reg__2__0_10;
  output [1:0]p_reg__1_20;
  output [1:0]p_reg__2__0_11;
  output [12:0]\p_Val2_1_reg_2928_reg[12] ;
  output [12:0]D;
  input ap_ce_reg;
  input ap_clk;
  input [16:0]A;
  input [8:0]B;
  input [0:0]O;
  input [0:0]CO;
  input [3:0]\r_V_reg_94_reg[26] ;
  input [2:0]\r_V_reg_94_reg[26]_0 ;
  input [10:0]Q;
  input [0:0]\r_V_reg_94_reg[16] ;
  input [2:0]\r_V_reg_94_reg[17] ;
  input [1:0]\r_V_reg_94_reg[19] ;
  input [3:0]\r_V_reg_94_reg[20] ;
  input [3:0]\r_V_reg_94_reg[23] ;
  input [3:0]\r_V_reg_94_reg[18] ;
  input [2:0]\r_V_reg_94_reg[18]_0 ;
  input [3:0]\r_V_reg_94_reg[24] ;
  input [3:0]\r_V_reg_94_reg[18]_1 ;
  input [3:0]\r_V_reg_94_reg[22] ;
  input [3:0]\r_V_reg_94_reg[19]_0 ;
  input [1:0]\r_V_reg_94_reg[26]_1 ;
  input [3:0]\r_V_reg_94_reg[22]_0 ;
  input [3:0]\r_V_reg_94_reg[26]_2 ;
  input [3:0]\r_V_reg_94_reg[23]_0 ;
  input [0:0]\r_V_reg_94_reg[26]_3 ;
  input [0:0]\r_V_reg_94_reg[26]_4 ;
  input [0:0]\r_V_reg_94_reg[26]_5 ;
  input [12:0]\ap_return_int_reg_reg[12] ;

  wire [16:0]A;
  wire [8:0]B;
  wire [0:0]CO;
  wire [12:0]D;
  wire [2:0]DI;
  wire [0:0]O;
  wire [10:0]Q;
  wire [2:0]S;
  wire ap_ce_reg;
  wire ap_clk;
  wire [12:0]\ap_return_int_reg_reg[12] ;
  wire [81:34]p_1_in;
  wire [64:33]p_2_in;
  wire [12:0]\p_Val2_1_reg_2928_reg[12] ;
  wire p_reg__0_n_100;
  wire p_reg__0_n_101;
  wire p_reg__0_n_102;
  wire p_reg__0_n_103;
  wire p_reg__0_n_104;
  wire p_reg__0_n_105;
  wire p_reg__0_n_58;
  wire p_reg__0_n_59;
  wire p_reg__0_n_60;
  wire p_reg__0_n_61;
  wire p_reg__0_n_62;
  wire p_reg__0_n_63;
  wire p_reg__0_n_64;
  wire p_reg__0_n_65;
  wire p_reg__0_n_66;
  wire p_reg__0_n_67;
  wire p_reg__0_n_68;
  wire p_reg__0_n_69;
  wire p_reg__0_n_70;
  wire p_reg__0_n_71;
  wire p_reg__0_n_72;
  wire p_reg__0_n_73;
  wire p_reg__0_n_74;
  wire p_reg__0_n_75;
  wire p_reg__0_n_76;
  wire p_reg__0_n_77;
  wire p_reg__0_n_78;
  wire p_reg__0_n_79;
  wire p_reg__0_n_80;
  wire p_reg__0_n_81;
  wire p_reg__0_n_82;
  wire p_reg__0_n_83;
  wire p_reg__0_n_84;
  wire p_reg__0_n_85;
  wire p_reg__0_n_86;
  wire p_reg__0_n_87;
  wire p_reg__0_n_88;
  wire p_reg__0_n_89;
  wire p_reg__0_n_90;
  wire p_reg__0_n_91;
  wire p_reg__0_n_92;
  wire p_reg__0_n_93;
  wire p_reg__0_n_94;
  wire p_reg__0_n_95;
  wire p_reg__0_n_96;
  wire p_reg__0_n_97;
  wire p_reg__0_n_98;
  wire p_reg__0_n_99;
  wire p_reg__1_0;
  wire p_reg__1_1;
  wire p_reg__1_10;
  wire p_reg__1_11;
  wire p_reg__1_12;
  wire p_reg__1_13;
  wire [3:0]p_reg__1_14;
  wire p_reg__1_15;
  wire p_reg__1_16;
  wire p_reg__1_17;
  wire [0:0]p_reg__1_18;
  wire [0:0]p_reg__1_19;
  wire p_reg__1_2;
  wire [1:0]p_reg__1_20;
  wire [3:0]p_reg__1_3;
  wire [3:0]p_reg__1_4;
  wire [3:0]p_reg__1_5;
  wire [3:0]p_reg__1_6;
  wire [3:0]p_reg__1_7;
  wire [2:0]p_reg__1_8;
  wire [3:0]p_reg__1_9;
  wire [3:0]p_reg__2__0_0;
  wire [3:0]p_reg__2__0_1;
  wire [2:0]p_reg__2__0_10;
  wire [1:0]p_reg__2__0_11;
  wire [3:0]p_reg__2__0_2;
  wire [3:0]p_reg__2__0_3;
  wire [2:0]p_reg__2__0_4;
  wire [3:0]p_reg__2__0_5;
  wire p_reg__2__0_6;
  wire p_reg__2__0_7;
  wire p_reg__2__0_8;
  wire p_reg__2__0_9;
  wire p_reg__2__0_n_100;
  wire p_reg__2__0_n_101;
  wire p_reg__2__0_n_102;
  wire p_reg__2__0_n_103;
  wire p_reg__2__0_n_104;
  wire p_reg__2__0_n_105;
  wire p_reg__2__0_n_90;
  wire p_reg__2__0_n_91;
  wire p_reg__2__0_n_92;
  wire p_reg__2__0_n_93;
  wire p_reg__2__0_n_94;
  wire p_reg__2__0_n_95;
  wire p_reg__2__0_n_96;
  wire p_reg__2__0_n_97;
  wire p_reg__2__0_n_98;
  wire p_reg__2__0_n_99;
  wire \p_reg_n_0_[0] ;
  wire \p_reg_n_0_[10] ;
  wire \p_reg_n_0_[11] ;
  wire \p_reg_n_0_[12] ;
  wire \p_reg_n_0_[13] ;
  wire \p_reg_n_0_[14] ;
  wire \p_reg_n_0_[15] ;
  wire \p_reg_n_0_[16] ;
  wire \p_reg_n_0_[1] ;
  wire \p_reg_n_0_[2] ;
  wire \p_reg_n_0_[3] ;
  wire \p_reg_n_0_[4] ;
  wire \p_reg_n_0_[5] ;
  wire \p_reg_n_0_[6] ;
  wire \p_reg_n_0_[7] ;
  wire \p_reg_n_0_[8] ;
  wire \p_reg_n_0_[9] ;
  wire [0:0]\r_V_reg_94_reg[16] ;
  wire [2:0]\r_V_reg_94_reg[17] ;
  wire [3:0]\r_V_reg_94_reg[18] ;
  wire [2:0]\r_V_reg_94_reg[18]_0 ;
  wire [3:0]\r_V_reg_94_reg[18]_1 ;
  wire [1:0]\r_V_reg_94_reg[19] ;
  wire [3:0]\r_V_reg_94_reg[19]_0 ;
  wire [3:0]\r_V_reg_94_reg[20] ;
  wire [3:0]\r_V_reg_94_reg[22] ;
  wire [3:0]\r_V_reg_94_reg[22]_0 ;
  wire [3:0]\r_V_reg_94_reg[23] ;
  wire [3:0]\r_V_reg_94_reg[23]_0 ;
  wire [3:0]\r_V_reg_94_reg[24] ;
  wire [3:0]\r_V_reg_94_reg[26] ;
  wire [2:0]\r_V_reg_94_reg[26]_0 ;
  wire [1:0]\r_V_reg_94_reg[26]_1 ;
  wire [3:0]\r_V_reg_94_reg[26]_2 ;
  wire [0:0]\r_V_reg_94_reg[26]_3 ;
  wire [0:0]\r_V_reg_94_reg[26]_4 ;
  wire [0:0]\r_V_reg_94_reg[26]_5 ;
  wire tmp_product__0_i_18__2_n_0;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product__1_carry__0_i_1__2_n_0;
  wire tmp_product__1_carry__0_i_2__2_n_0;
  wire tmp_product__1_carry__0_i_3__2_n_0;
  wire tmp_product__1_carry__0_i_4__2_n_0;
  wire tmp_product__1_carry__0_n_0;
  wire tmp_product__1_carry__0_n_1;
  wire tmp_product__1_carry__0_n_2;
  wire tmp_product__1_carry__0_n_3;
  wire tmp_product__1_carry__10_i_1__2_n_0;
  wire tmp_product__1_carry__10_i_2__2_n_0;
  wire tmp_product__1_carry__10_i_3__2_n_0;
  wire tmp_product__1_carry__10_i_4__2_n_0;
  wire tmp_product__1_carry__10_i_5__2_n_0;
  wire tmp_product__1_carry__10_i_6__2_n_0;
  wire tmp_product__1_carry__10_i_7__2_n_0;
  wire tmp_product__1_carry__10_i_8__2_n_0;
  wire tmp_product__1_carry__10_n_0;
  wire tmp_product__1_carry__10_n_1;
  wire tmp_product__1_carry__10_n_2;
  wire tmp_product__1_carry__10_n_3;
  wire tmp_product__1_carry__11_i_1__2_n_0;
  wire tmp_product__1_carry__11_i_2__2_n_0;
  wire tmp_product__1_carry__11_i_3__2_n_0;
  wire tmp_product__1_carry__11_i_4__2_n_0;
  wire tmp_product__1_carry__11_i_5__2_n_0;
  wire tmp_product__1_carry__11_i_6__2_n_0;
  wire tmp_product__1_carry__11_n_0;
  wire tmp_product__1_carry__11_n_1;
  wire tmp_product__1_carry__11_n_2;
  wire tmp_product__1_carry__11_n_3;
  wire tmp_product__1_carry__12_i_1__2_n_0;
  wire tmp_product__1_carry__1_i_1__2_n_0;
  wire tmp_product__1_carry__1_i_2__2_n_0;
  wire tmp_product__1_carry__1_i_3__2_n_0;
  wire tmp_product__1_carry__1_i_4__2_n_0;
  wire tmp_product__1_carry__1_n_0;
  wire tmp_product__1_carry__1_n_1;
  wire tmp_product__1_carry__1_n_2;
  wire tmp_product__1_carry__1_n_3;
  wire tmp_product__1_carry__2_i_1__2_n_0;
  wire tmp_product__1_carry__2_i_2__2_n_0;
  wire tmp_product__1_carry__2_i_3__2_n_0;
  wire tmp_product__1_carry__2_i_4__2_n_0;
  wire tmp_product__1_carry__2_n_0;
  wire tmp_product__1_carry__2_n_1;
  wire tmp_product__1_carry__2_n_2;
  wire tmp_product__1_carry__2_n_3;
  wire tmp_product__1_carry__3_i_1__2_n_0;
  wire tmp_product__1_carry__3_i_2__2_n_0;
  wire tmp_product__1_carry__3_i_3__2_n_0;
  wire tmp_product__1_carry__3_i_4__2_n_0;
  wire tmp_product__1_carry__3_i_5__2_n_0;
  wire tmp_product__1_carry__3_n_0;
  wire tmp_product__1_carry__3_n_1;
  wire tmp_product__1_carry__3_n_2;
  wire tmp_product__1_carry__3_n_3;
  wire tmp_product__1_carry__4_i_1__2_n_0;
  wire tmp_product__1_carry__4_i_2__2_n_0;
  wire tmp_product__1_carry__4_i_3__2_n_0;
  wire tmp_product__1_carry__4_i_4__2_n_0;
  wire tmp_product__1_carry__4_i_5__2_n_0;
  wire tmp_product__1_carry__4_i_6__2_n_0;
  wire tmp_product__1_carry__4_i_7__2_n_0;
  wire tmp_product__1_carry__4_i_8__2_n_0;
  wire tmp_product__1_carry__4_n_0;
  wire tmp_product__1_carry__4_n_1;
  wire tmp_product__1_carry__4_n_2;
  wire tmp_product__1_carry__4_n_3;
  wire tmp_product__1_carry__5_i_1__2_n_0;
  wire tmp_product__1_carry__5_i_2__2_n_0;
  wire tmp_product__1_carry__5_i_3__2_n_0;
  wire tmp_product__1_carry__5_i_4__2_n_0;
  wire tmp_product__1_carry__5_i_5__2_n_0;
  wire tmp_product__1_carry__5_i_6__2_n_0;
  wire tmp_product__1_carry__5_i_7__2_n_0;
  wire tmp_product__1_carry__5_i_8__2_n_0;
  wire tmp_product__1_carry__5_n_0;
  wire tmp_product__1_carry__5_n_1;
  wire tmp_product__1_carry__5_n_2;
  wire tmp_product__1_carry__5_n_3;
  wire tmp_product__1_carry__6_i_1__2_n_0;
  wire tmp_product__1_carry__6_i_2__2_n_0;
  wire tmp_product__1_carry__6_i_3__2_n_0;
  wire tmp_product__1_carry__6_i_4__2_n_0;
  wire tmp_product__1_carry__6_i_5__2_n_0;
  wire tmp_product__1_carry__6_i_6__2_n_0;
  wire tmp_product__1_carry__6_i_7__2_n_0;
  wire tmp_product__1_carry__6_i_8__2_n_0;
  wire tmp_product__1_carry__6_n_0;
  wire tmp_product__1_carry__6_n_1;
  wire tmp_product__1_carry__6_n_2;
  wire tmp_product__1_carry__6_n_3;
  wire tmp_product__1_carry__7_i_1__2_n_0;
  wire tmp_product__1_carry__7_i_2__2_n_0;
  wire tmp_product__1_carry__7_i_3__2_n_0;
  wire tmp_product__1_carry__7_i_4__2_n_0;
  wire tmp_product__1_carry__7_i_5__2_n_0;
  wire tmp_product__1_carry__7_i_6__2_n_0;
  wire tmp_product__1_carry__7_i_7__2_n_0;
  wire tmp_product__1_carry__7_i_8__2_n_0;
  wire tmp_product__1_carry__7_n_0;
  wire tmp_product__1_carry__7_n_1;
  wire tmp_product__1_carry__7_n_2;
  wire tmp_product__1_carry__7_n_3;
  wire tmp_product__1_carry__8_i_1__2_n_0;
  wire tmp_product__1_carry__8_i_2__2_n_0;
  wire tmp_product__1_carry__8_i_3__2_n_0;
  wire tmp_product__1_carry__8_i_4__2_n_0;
  wire tmp_product__1_carry__8_i_5__2_n_0;
  wire tmp_product__1_carry__8_i_6__2_n_0;
  wire tmp_product__1_carry__8_i_7__2_n_0;
  wire tmp_product__1_carry__8_i_8__2_n_0;
  wire tmp_product__1_carry__8_n_0;
  wire tmp_product__1_carry__8_n_1;
  wire tmp_product__1_carry__8_n_2;
  wire tmp_product__1_carry__8_n_3;
  wire tmp_product__1_carry__9_i_1__2_n_0;
  wire tmp_product__1_carry__9_i_2__2_n_0;
  wire tmp_product__1_carry__9_i_3__2_n_0;
  wire tmp_product__1_carry__9_i_4__2_n_0;
  wire tmp_product__1_carry__9_i_5__2_n_0;
  wire tmp_product__1_carry__9_i_6__2_n_0;
  wire tmp_product__1_carry__9_i_7__2_n_0;
  wire tmp_product__1_carry__9_i_8__2_n_0;
  wire tmp_product__1_carry__9_n_0;
  wire tmp_product__1_carry__9_n_1;
  wire tmp_product__1_carry__9_n_2;
  wire tmp_product__1_carry__9_n_3;
  wire tmp_product__1_carry_i_1__2_n_0;
  wire tmp_product__1_carry_i_2__2_n_0;
  wire tmp_product__1_carry_i_3__2_n_0;
  wire tmp_product__1_carry_n_0;
  wire tmp_product__1_carry_n_1;
  wire tmp_product__1_carry_n_2;
  wire tmp_product__1_carry_n_3;
  wire tmp_product__1_n_106;
  wire tmp_product__1_n_107;
  wire tmp_product__1_n_108;
  wire tmp_product__1_n_109;
  wire tmp_product__1_n_110;
  wire tmp_product__1_n_111;
  wire tmp_product__1_n_112;
  wire tmp_product__1_n_113;
  wire tmp_product__1_n_114;
  wire tmp_product__1_n_115;
  wire tmp_product__1_n_116;
  wire tmp_product__1_n_117;
  wire tmp_product__1_n_118;
  wire tmp_product__1_n_119;
  wire tmp_product__1_n_120;
  wire tmp_product__1_n_121;
  wire tmp_product__1_n_122;
  wire tmp_product__1_n_123;
  wire tmp_product__1_n_124;
  wire tmp_product__1_n_125;
  wire tmp_product__1_n_126;
  wire tmp_product__1_n_127;
  wire tmp_product__1_n_128;
  wire tmp_product__1_n_129;
  wire tmp_product__1_n_130;
  wire tmp_product__1_n_131;
  wire tmp_product__1_n_132;
  wire tmp_product__1_n_133;
  wire tmp_product__1_n_134;
  wire tmp_product__1_n_135;
  wire tmp_product__1_n_136;
  wire tmp_product__1_n_137;
  wire tmp_product__1_n_138;
  wire tmp_product__1_n_139;
  wire tmp_product__1_n_140;
  wire tmp_product__1_n_141;
  wire tmp_product__1_n_142;
  wire tmp_product__1_n_143;
  wire tmp_product__1_n_144;
  wire tmp_product__1_n_145;
  wire tmp_product__1_n_146;
  wire tmp_product__1_n_147;
  wire tmp_product__1_n_148;
  wire tmp_product__1_n_149;
  wire tmp_product__1_n_150;
  wire tmp_product__1_n_151;
  wire tmp_product__1_n_152;
  wire tmp_product__1_n_153;
  wire tmp_product__2_n_106;
  wire tmp_product__2_n_107;
  wire tmp_product__2_n_108;
  wire tmp_product__2_n_109;
  wire tmp_product__2_n_110;
  wire tmp_product__2_n_111;
  wire tmp_product__2_n_112;
  wire tmp_product__2_n_113;
  wire tmp_product__2_n_114;
  wire tmp_product__2_n_115;
  wire tmp_product__2_n_116;
  wire tmp_product__2_n_117;
  wire tmp_product__2_n_118;
  wire tmp_product__2_n_119;
  wire tmp_product__2_n_120;
  wire tmp_product__2_n_121;
  wire tmp_product__2_n_122;
  wire tmp_product__2_n_123;
  wire tmp_product__2_n_124;
  wire tmp_product__2_n_125;
  wire tmp_product__2_n_126;
  wire tmp_product__2_n_127;
  wire tmp_product__2_n_128;
  wire tmp_product__2_n_129;
  wire tmp_product__2_n_130;
  wire tmp_product__2_n_131;
  wire tmp_product__2_n_132;
  wire tmp_product__2_n_133;
  wire tmp_product__2_n_134;
  wire tmp_product__2_n_135;
  wire tmp_product__2_n_136;
  wire tmp_product__2_n_137;
  wire tmp_product__2_n_138;
  wire tmp_product__2_n_139;
  wire tmp_product__2_n_140;
  wire tmp_product__2_n_141;
  wire tmp_product__2_n_142;
  wire tmp_product__2_n_143;
  wire tmp_product__2_n_144;
  wire tmp_product__2_n_145;
  wire tmp_product__2_n_146;
  wire tmp_product__2_n_147;
  wire tmp_product__2_n_148;
  wire tmp_product__2_n_149;
  wire tmp_product__2_n_150;
  wire tmp_product__2_n_151;
  wire tmp_product__2_n_152;
  wire tmp_product__2_n_153;
  wire tmp_product__3_n_100;
  wire tmp_product__3_n_101;
  wire tmp_product__3_n_102;
  wire tmp_product__3_n_103;
  wire tmp_product__3_n_104;
  wire tmp_product__3_n_105;
  wire tmp_product__3_n_106;
  wire tmp_product__3_n_107;
  wire tmp_product__3_n_108;
  wire tmp_product__3_n_109;
  wire tmp_product__3_n_110;
  wire tmp_product__3_n_111;
  wire tmp_product__3_n_112;
  wire tmp_product__3_n_113;
  wire tmp_product__3_n_114;
  wire tmp_product__3_n_115;
  wire tmp_product__3_n_116;
  wire tmp_product__3_n_117;
  wire tmp_product__3_n_118;
  wire tmp_product__3_n_119;
  wire tmp_product__3_n_120;
  wire tmp_product__3_n_121;
  wire tmp_product__3_n_122;
  wire tmp_product__3_n_123;
  wire tmp_product__3_n_124;
  wire tmp_product__3_n_125;
  wire tmp_product__3_n_126;
  wire tmp_product__3_n_127;
  wire tmp_product__3_n_128;
  wire tmp_product__3_n_129;
  wire tmp_product__3_n_130;
  wire tmp_product__3_n_131;
  wire tmp_product__3_n_132;
  wire tmp_product__3_n_133;
  wire tmp_product__3_n_134;
  wire tmp_product__3_n_135;
  wire tmp_product__3_n_136;
  wire tmp_product__3_n_137;
  wire tmp_product__3_n_138;
  wire tmp_product__3_n_139;
  wire tmp_product__3_n_140;
  wire tmp_product__3_n_141;
  wire tmp_product__3_n_142;
  wire tmp_product__3_n_143;
  wire tmp_product__3_n_144;
  wire tmp_product__3_n_145;
  wire tmp_product__3_n_146;
  wire tmp_product__3_n_147;
  wire tmp_product__3_n_148;
  wire tmp_product__3_n_149;
  wire tmp_product__3_n_150;
  wire tmp_product__3_n_151;
  wire tmp_product__3_n_152;
  wire tmp_product__3_n_153;
  wire tmp_product__3_n_58;
  wire tmp_product__3_n_59;
  wire tmp_product__3_n_60;
  wire tmp_product__3_n_61;
  wire tmp_product__3_n_62;
  wire tmp_product__3_n_63;
  wire tmp_product__3_n_64;
  wire tmp_product__3_n_65;
  wire tmp_product__3_n_66;
  wire tmp_product__3_n_67;
  wire tmp_product__3_n_68;
  wire tmp_product__3_n_69;
  wire tmp_product__3_n_70;
  wire tmp_product__3_n_71;
  wire tmp_product__3_n_72;
  wire tmp_product__3_n_73;
  wire tmp_product__3_n_74;
  wire tmp_product__3_n_75;
  wire tmp_product__3_n_76;
  wire tmp_product__3_n_77;
  wire tmp_product__3_n_78;
  wire tmp_product__3_n_79;
  wire tmp_product__3_n_80;
  wire tmp_product__3_n_81;
  wire tmp_product__3_n_82;
  wire tmp_product__3_n_83;
  wire tmp_product__3_n_84;
  wire tmp_product__3_n_85;
  wire tmp_product__3_n_86;
  wire tmp_product__3_n_87;
  wire tmp_product__3_n_88;
  wire tmp_product__3_n_89;
  wire tmp_product__3_n_90;
  wire tmp_product__3_n_91;
  wire tmp_product__3_n_92;
  wire tmp_product__3_n_93;
  wire tmp_product__3_n_94;
  wire tmp_product__3_n_95;
  wire tmp_product__3_n_96;
  wire tmp_product__3_n_97;
  wire tmp_product__3_n_98;
  wire tmp_product__3_n_99;
  wire tmp_product__4_n_106;
  wire tmp_product__4_n_107;
  wire tmp_product__4_n_108;
  wire tmp_product__4_n_109;
  wire tmp_product__4_n_110;
  wire tmp_product__4_n_111;
  wire tmp_product__4_n_112;
  wire tmp_product__4_n_113;
  wire tmp_product__4_n_114;
  wire tmp_product__4_n_115;
  wire tmp_product__4_n_116;
  wire tmp_product__4_n_117;
  wire tmp_product__4_n_118;
  wire tmp_product__4_n_119;
  wire tmp_product__4_n_120;
  wire tmp_product__4_n_121;
  wire tmp_product__4_n_122;
  wire tmp_product__4_n_123;
  wire tmp_product__4_n_124;
  wire tmp_product__4_n_125;
  wire tmp_product__4_n_126;
  wire tmp_product__4_n_127;
  wire tmp_product__4_n_128;
  wire tmp_product__4_n_129;
  wire tmp_product__4_n_130;
  wire tmp_product__4_n_131;
  wire tmp_product__4_n_132;
  wire tmp_product__4_n_133;
  wire tmp_product__4_n_134;
  wire tmp_product__4_n_135;
  wire tmp_product__4_n_136;
  wire tmp_product__4_n_137;
  wire tmp_product__4_n_138;
  wire tmp_product__4_n_139;
  wire tmp_product__4_n_140;
  wire tmp_product__4_n_141;
  wire tmp_product__4_n_142;
  wire tmp_product__4_n_143;
  wire tmp_product__4_n_144;
  wire tmp_product__4_n_145;
  wire tmp_product__4_n_146;
  wire tmp_product__4_n_147;
  wire tmp_product__4_n_148;
  wire tmp_product__4_n_149;
  wire tmp_product__4_n_150;
  wire tmp_product__4_n_151;
  wire tmp_product__4_n_152;
  wire tmp_product__4_n_153;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire NLW_p_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg__0_PCOUT_UNCONNECTED;
  wire NLW_p_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg__1_PCOUT_UNCONNECTED;
  wire NLW_p_reg__2__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg__2__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg__2__0_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg__2__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg__2__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg__2__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg__2__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg__2__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg__2__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg__2__0_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_product_P_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__1_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_product__1_P_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_carry__12_CO_UNCONNECTED;
  wire [3:1]NLW_tmp_product__1_carry__12_O_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_carry__3_O_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_carry__4_O_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_carry__5_O_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_carry__7_O_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_carry__8_O_UNCONNECTED;
  wire NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__2_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__2_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_product__2_P_UNCONNECTED;
  wire NLW_tmp_product__3_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__3_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__3_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__3_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__3_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__3_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__3_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__3_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__3_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__4_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__4_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__4_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__4_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__4_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__4_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__4_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__4_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__4_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_product__4_P_UNCONNECTED;

  LUT3 #(
    .INIT(8'hAC)) 
    \p_Val2_1_reg_2928[0]_i_1 
       (.I0(D[0]),
        .I1(\ap_return_int_reg_reg[12] [0]),
        .I2(ap_ce_reg),
        .O(\p_Val2_1_reg_2928_reg[12] [0]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_Val2_1_reg_2928[10]_i_1 
       (.I0(D[10]),
        .I1(\ap_return_int_reg_reg[12] [10]),
        .I2(ap_ce_reg),
        .O(\p_Val2_1_reg_2928_reg[12] [10]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_Val2_1_reg_2928[11]_i_1 
       (.I0(D[11]),
        .I1(\ap_return_int_reg_reg[12] [11]),
        .I2(ap_ce_reg),
        .O(\p_Val2_1_reg_2928_reg[12] [11]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_Val2_1_reg_2928[12]_i_2 
       (.I0(D[12]),
        .I1(\ap_return_int_reg_reg[12] [12]),
        .I2(ap_ce_reg),
        .O(\p_Val2_1_reg_2928_reg[12] [12]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_Val2_1_reg_2928[1]_i_1 
       (.I0(D[1]),
        .I1(\ap_return_int_reg_reg[12] [1]),
        .I2(ap_ce_reg),
        .O(\p_Val2_1_reg_2928_reg[12] [1]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_Val2_1_reg_2928[2]_i_1 
       (.I0(D[2]),
        .I1(\ap_return_int_reg_reg[12] [2]),
        .I2(ap_ce_reg),
        .O(\p_Val2_1_reg_2928_reg[12] [2]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_Val2_1_reg_2928[3]_i_1 
       (.I0(D[3]),
        .I1(\ap_return_int_reg_reg[12] [3]),
        .I2(ap_ce_reg),
        .O(\p_Val2_1_reg_2928_reg[12] [3]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_Val2_1_reg_2928[4]_i_1 
       (.I0(D[4]),
        .I1(\ap_return_int_reg_reg[12] [4]),
        .I2(ap_ce_reg),
        .O(\p_Val2_1_reg_2928_reg[12] [4]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_Val2_1_reg_2928[5]_i_1 
       (.I0(D[5]),
        .I1(\ap_return_int_reg_reg[12] [5]),
        .I2(ap_ce_reg),
        .O(\p_Val2_1_reg_2928_reg[12] [5]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_Val2_1_reg_2928[6]_i_1 
       (.I0(D[6]),
        .I1(\ap_return_int_reg_reg[12] [6]),
        .I2(ap_ce_reg),
        .O(\p_Val2_1_reg_2928_reg[12] [6]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_Val2_1_reg_2928[7]_i_1 
       (.I0(D[7]),
        .I1(\ap_return_int_reg_reg[12] [7]),
        .I2(ap_ce_reg),
        .O(\p_Val2_1_reg_2928_reg[12] [7]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_Val2_1_reg_2928[8]_i_1 
       (.I0(D[8]),
        .I1(\ap_return_int_reg_reg[12] [8]),
        .I2(ap_ce_reg),
        .O(\p_Val2_1_reg_2928_reg[12] [8]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_Val2_1_reg_2928[9]_i_1 
       (.I0(D[9]),
        .I1(\ap_return_int_reg_reg[12] [9]),
        .I2(ap_ce_reg),
        .O(\p_Val2_1_reg_2928_reg[12] [9]));
  FDRE \p_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_product__0_n_105),
        .Q(\p_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \p_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_product__0_n_95),
        .Q(\p_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \p_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_product__0_n_94),
        .Q(\p_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \p_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_product__0_n_93),
        .Q(\p_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \p_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_product__0_n_92),
        .Q(\p_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \p_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_product__0_n_91),
        .Q(\p_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \p_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_product__0_n_90),
        .Q(\p_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \p_reg[16] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_product__0_n_89),
        .Q(\p_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \p_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_product__0_n_104),
        .Q(\p_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \p_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_product__0_n_103),
        .Q(\p_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \p_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_product__0_n_102),
        .Q(\p_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \p_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_product__0_n_101),
        .Q(\p_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \p_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_product__0_n_100),
        .Q(\p_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \p_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_product__0_n_99),
        .Q(\p_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \p_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_product__0_n_98),
        .Q(\p_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \p_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_product__0_n_97),
        .Q(\p_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \p_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(tmp_product__0_n_96),
        .Q(\p_reg_n_0_[9] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 10x11 9}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_ce_reg),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_ce_reg),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg__0_OVERFLOW_UNCONNECTED),
        .P({p_reg__0_n_58,p_reg__0_n_59,p_reg__0_n_60,p_reg__0_n_61,p_reg__0_n_62,p_reg__0_n_63,p_reg__0_n_64,p_reg__0_n_65,p_reg__0_n_66,p_reg__0_n_67,p_reg__0_n_68,p_reg__0_n_69,p_reg__0_n_70,p_reg__0_n_71,p_reg__0_n_72,p_reg__0_n_73,p_reg__0_n_74,p_reg__0_n_75,p_reg__0_n_76,p_reg__0_n_77,p_reg__0_n_78,p_reg__0_n_79,p_reg__0_n_80,p_reg__0_n_81,p_reg__0_n_82,p_reg__0_n_83,p_reg__0_n_84,p_reg__0_n_85,p_reg__0_n_86,p_reg__0_n_87,p_reg__0_n_88,p_reg__0_n_89,p_reg__0_n_90,p_reg__0_n_91,p_reg__0_n_92,p_reg__0_n_93,p_reg__0_n_94,p_reg__0_n_95,p_reg__0_n_96,p_reg__0_n_97,p_reg__0_n_98,p_reg__0_n_99,p_reg__0_n_100,p_reg__0_n_101,p_reg__0_n_102,p_reg__0_n_103,p_reg__0_n_104,p_reg__0_n_105}),
        .PATTERNBDETECT(NLW_p_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_p_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 10x18 9}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_ce_reg),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_ce_reg),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg__1_OVERFLOW_UNCONNECTED),
        .P(p_1_in),
        .PATTERNBDETECT(NLW_p_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__2_n_106,tmp_product__2_n_107,tmp_product__2_n_108,tmp_product__2_n_109,tmp_product__2_n_110,tmp_product__2_n_111,tmp_product__2_n_112,tmp_product__2_n_113,tmp_product__2_n_114,tmp_product__2_n_115,tmp_product__2_n_116,tmp_product__2_n_117,tmp_product__2_n_118,tmp_product__2_n_119,tmp_product__2_n_120,tmp_product__2_n_121,tmp_product__2_n_122,tmp_product__2_n_123,tmp_product__2_n_124,tmp_product__2_n_125,tmp_product__2_n_126,tmp_product__2_n_127,tmp_product__2_n_128,tmp_product__2_n_129,tmp_product__2_n_130,tmp_product__2_n_131,tmp_product__2_n_132,tmp_product__2_n_133,tmp_product__2_n_134,tmp_product__2_n_135,tmp_product__2_n_136,tmp_product__2_n_137,tmp_product__2_n_138,tmp_product__2_n_139,tmp_product__2_n_140,tmp_product__2_n_141,tmp_product__2_n_142,tmp_product__2_n_143,tmp_product__2_n_144,tmp_product__2_n_145,tmp_product__2_n_146,tmp_product__2_n_147,tmp_product__2_n_148,tmp_product__2_n_149,tmp_product__2_n_150,tmp_product__2_n_151,tmp_product__2_n_152,tmp_product__2_n_153}),
        .PCOUT(NLW_p_reg__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg__1_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 9}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg__2__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg__2__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg__2__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg__2__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg__2__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_ce_reg),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_ce_reg),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg__2__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg__2__0_OVERFLOW_UNCONNECTED),
        .P({p_2_in,p_reg__2__0_n_90,p_reg__2__0_n_91,p_reg__2__0_n_92,p_reg__2__0_n_93,p_reg__2__0_n_94,p_reg__2__0_n_95,p_reg__2__0_n_96,p_reg__2__0_n_97,p_reg__2__0_n_98,p_reg__2__0_n_99,p_reg__2__0_n_100,p_reg__2__0_n_101,p_reg__2__0_n_102,p_reg__2__0_n_103,p_reg__2__0_n_104,p_reg__2__0_n_105}),
        .PATTERNBDETECT(NLW_p_reg__2__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg__2__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__4_n_106,tmp_product__4_n_107,tmp_product__4_n_108,tmp_product__4_n_109,tmp_product__4_n_110,tmp_product__4_n_111,tmp_product__4_n_112,tmp_product__4_n_113,tmp_product__4_n_114,tmp_product__4_n_115,tmp_product__4_n_116,tmp_product__4_n_117,tmp_product__4_n_118,tmp_product__4_n_119,tmp_product__4_n_120,tmp_product__4_n_121,tmp_product__4_n_122,tmp_product__4_n_123,tmp_product__4_n_124,tmp_product__4_n_125,tmp_product__4_n_126,tmp_product__4_n_127,tmp_product__4_n_128,tmp_product__4_n_129,tmp_product__4_n_130,tmp_product__4_n_131,tmp_product__4_n_132,tmp_product__4_n_133,tmp_product__4_n_134,tmp_product__4_n_135,tmp_product__4_n_136,tmp_product__4_n_137,tmp_product__4_n_138,tmp_product__4_n_139,tmp_product__4_n_140,tmp_product__4_n_141,tmp_product__4_n_142,tmp_product__4_n_143,tmp_product__4_n_144,tmp_product__4_n_145,tmp_product__4_n_146,tmp_product__4_n_147,tmp_product__4_n_148,tmp_product__4_n_149,tmp_product__4_n_150,tmp_product__4_n_151,tmp_product__4_n_152,tmp_product__4_n_153}),
        .PCOUT(NLW_p_reg__2__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg__2__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x11 9}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_ce_reg),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P(NLW_tmp_product_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 10x18 9}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_ce_reg),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h69)) 
    tmp_product__0_i_17__2
       (.I0(CO),
        .I1(\r_V_reg_94_reg[26] [3]),
        .I2(\r_V_reg_94_reg[26]_0 [2]),
        .O(p_reg__1_2));
  LUT6 #(
    .INIT(64'h78E1871E871E78E1)) 
    tmp_product__0_i_18__2
       (.I0(\r_V_reg_94_reg[26]_0 [2]),
        .I1(\r_V_reg_94_reg[26] [3]),
        .I2(\r_V_reg_94_reg[26]_3 ),
        .I3(CO),
        .I4(\r_V_reg_94_reg[26]_4 ),
        .I5(\r_V_reg_94_reg[26]_5 ),
        .O(tmp_product__0_i_18__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'h69)) 
    tmp_product__0_i_19__2
       (.I0(CO),
        .I1(\r_V_reg_94_reg[26] [1]),
        .I2(\r_V_reg_94_reg[26]_0 [0]),
        .O(p_reg__1_0));
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product__0_i_20__2
       (.I0(\r_V_reg_94_reg[26]_2 [3]),
        .I1(\r_V_reg_94_reg[26] [0]),
        .I2(\r_V_reg_94_reg[23]_0 [3]),
        .O(p_reg__1_17));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__0_i_21__2
       (.I0(\r_V_reg_94_reg[26]_2 [1]),
        .I1(\r_V_reg_94_reg[22]_0 [2]),
        .I2(\r_V_reg_94_reg[23]_0 [1]),
        .O(p_reg__1_16));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'h69)) 
    tmp_product__0_i_22__3
       (.I0(CO),
        .I1(\r_V_reg_94_reg[26] [2]),
        .I2(\r_V_reg_94_reg[26]_0 [1]),
        .O(p_reg__1_1));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product__0_i_23__2
       (.I0(Q[10]),
        .O(p_reg__1_8[2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product__0_i_24__2
       (.I0(Q[9]),
        .O(p_reg__1_8[1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product__0_i_25__2
       (.I0(Q[8]),
        .O(p_reg__1_8[0]));
  LUT6 #(
    .INIT(64'h40D5D540FD5454FD)) 
    tmp_product__0_i_3__2
       (.I0(\r_V_reg_94_reg[26]_3 ),
        .I1(\r_V_reg_94_reg[26]_0 [0]),
        .I2(\r_V_reg_94_reg[26] [1]),
        .I3(\r_V_reg_94_reg[26]_0 [1]),
        .I4(\r_V_reg_94_reg[26] [2]),
        .I5(CO),
        .O(p_reg__1_18));
  LUT6 #(
    .INIT(64'h5DDF0445A220FBBA)) 
    tmp_product__0_i_4__2
       (.I0(p_reg__1_2),
        .I1(CO),
        .I2(\r_V_reg_94_reg[26] [2]),
        .I3(\r_V_reg_94_reg[26]_0 [1]),
        .I4(\r_V_reg_94_reg[26]_3 ),
        .I5(tmp_product__0_i_18__2_n_0),
        .O(p_reg__1_19));
  LUT5 #(
    .INIT(32'hFDD55440)) 
    tmp_product__0_i_6__2
       (.I0(\r_V_reg_94_reg[26]_3 ),
        .I1(\r_V_reg_94_reg[23]_0 [3]),
        .I2(\r_V_reg_94_reg[26] [0]),
        .I3(\r_V_reg_94_reg[26]_2 [3]),
        .I4(p_reg__1_0),
        .O(p_reg__1_14[3]));
  LUT5 #(
    .INIT(32'hFDD55440)) 
    tmp_product__0_i_7__2
       (.I0(\r_V_reg_94_reg[26]_3 ),
        .I1(\r_V_reg_94_reg[22]_0 [3]),
        .I2(\r_V_reg_94_reg[23]_0 [2]),
        .I3(\r_V_reg_94_reg[26]_2 [2]),
        .I4(p_reg__1_17),
        .O(p_reg__1_14[2]));
  LUT5 #(
    .INIT(32'h9600FF96)) 
    tmp_product__0_i_8__2
       (.I0(\r_V_reg_94_reg[26]_2 [2]),
        .I1(\r_V_reg_94_reg[22]_0 [3]),
        .I2(\r_V_reg_94_reg[23]_0 [2]),
        .I3(p_reg__1_16),
        .I4(\r_V_reg_94_reg[26]_3 ),
        .O(p_reg__1_14[1]));
  LUT5 #(
    .INIT(32'hFDD55440)) 
    tmp_product__0_i_9__2
       (.I0(\r_V_reg_94_reg[26]_3 ),
        .I1(\r_V_reg_94_reg[23]_0 [0]),
        .I2(\r_V_reg_94_reg[26]_2 [0]),
        .I3(\r_V_reg_94_reg[22]_0 [1]),
        .I4(p_reg__1_15),
        .O(p_reg__1_14[0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x11 9}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,O,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_ce_reg),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__1_OVERFLOW_UNCONNECTED),
        .P(NLW_tmp_product__1_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__1_n_106,tmp_product__1_n_107,tmp_product__1_n_108,tmp_product__1_n_109,tmp_product__1_n_110,tmp_product__1_n_111,tmp_product__1_n_112,tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145,tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__1_UNDERFLOW_UNCONNECTED));
  CARRY4 tmp_product__1_carry
       (.CI(1'b0),
        .CO({tmp_product__1_carry_n_0,tmp_product__1_carry_n_1,tmp_product__1_carry_n_2,tmp_product__1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({p_2_in[36:34],1'b0}),
        .O(NLW_tmp_product__1_carry_O_UNCONNECTED[3:0]),
        .S({tmp_product__1_carry_i_1__2_n_0,tmp_product__1_carry_i_2__2_n_0,tmp_product__1_carry_i_3__2_n_0,p_2_in[33]}));
  CARRY4 tmp_product__1_carry__0
       (.CI(tmp_product__1_carry_n_0),
        .CO({tmp_product__1_carry__0_n_0,tmp_product__1_carry__0_n_1,tmp_product__1_carry__0_n_2,tmp_product__1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(p_2_in[40:37]),
        .O(NLW_tmp_product__1_carry__0_O_UNCONNECTED[3:0]),
        .S({tmp_product__1_carry__0_i_1__2_n_0,tmp_product__1_carry__0_i_2__2_n_0,tmp_product__1_carry__0_i_3__2_n_0,tmp_product__1_carry__0_i_4__2_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_carry__0_i_1__2
       (.I0(p_2_in[40]),
        .I1(p_1_in[40]),
        .O(tmp_product__1_carry__0_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_carry__0_i_2__2
       (.I0(p_2_in[39]),
        .I1(p_1_in[39]),
        .O(tmp_product__1_carry__0_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_carry__0_i_3__2
       (.I0(p_2_in[38]),
        .I1(p_1_in[38]),
        .O(tmp_product__1_carry__0_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_carry__0_i_4__2
       (.I0(p_2_in[37]),
        .I1(p_1_in[37]),
        .O(tmp_product__1_carry__0_i_4__2_n_0));
  CARRY4 tmp_product__1_carry__1
       (.CI(tmp_product__1_carry__0_n_0),
        .CO({tmp_product__1_carry__1_n_0,tmp_product__1_carry__1_n_1,tmp_product__1_carry__1_n_2,tmp_product__1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(p_2_in[44:41]),
        .O(NLW_tmp_product__1_carry__1_O_UNCONNECTED[3:0]),
        .S({tmp_product__1_carry__1_i_1__2_n_0,tmp_product__1_carry__1_i_2__2_n_0,tmp_product__1_carry__1_i_3__2_n_0,tmp_product__1_carry__1_i_4__2_n_0}));
  CARRY4 tmp_product__1_carry__10
       (.CI(tmp_product__1_carry__9_n_0),
        .CO({tmp_product__1_carry__10_n_0,tmp_product__1_carry__10_n_1,tmp_product__1_carry__10_n_2,tmp_product__1_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__1_carry__10_i_1__2_n_0,tmp_product__1_carry__10_i_2__2_n_0,tmp_product__1_carry__10_i_3__2_n_0,tmp_product__1_carry__10_i_4__2_n_0}),
        .O(D[7:4]),
        .S({tmp_product__1_carry__10_i_5__2_n_0,tmp_product__1_carry__10_i_6__2_n_0,tmp_product__1_carry__10_i_7__2_n_0,tmp_product__1_carry__10_i_8__2_n_0}));
  LUT4 #(
    .INIT(16'hE00E)) 
    tmp_product__1_carry__10_i_1__2
       (.I0(p_reg__0_n_95),
        .I1(p_1_in[78]),
        .I2(p_reg__0_n_94),
        .I3(p_1_in[79]),
        .O(tmp_product__1_carry__10_i_1__2_n_0));
  LUT4 #(
    .INIT(16'hE00E)) 
    tmp_product__1_carry__10_i_2__2
       (.I0(p_reg__0_n_96),
        .I1(p_1_in[77]),
        .I2(p_reg__0_n_95),
        .I3(p_1_in[78]),
        .O(tmp_product__1_carry__10_i_2__2_n_0));
  LUT4 #(
    .INIT(16'hE00E)) 
    tmp_product__1_carry__10_i_3__2
       (.I0(p_reg__0_n_97),
        .I1(p_1_in[76]),
        .I2(p_reg__0_n_96),
        .I3(p_1_in[77]),
        .O(tmp_product__1_carry__10_i_3__2_n_0));
  LUT4 #(
    .INIT(16'hE00E)) 
    tmp_product__1_carry__10_i_4__2
       (.I0(p_reg__0_n_98),
        .I1(p_1_in[75]),
        .I2(p_reg__0_n_97),
        .I3(p_1_in[76]),
        .O(tmp_product__1_carry__10_i_4__2_n_0));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    tmp_product__1_carry__10_i_5__2
       (.I0(p_1_in[78]),
        .I1(p_reg__0_n_95),
        .I2(p_1_in[80]),
        .I3(p_reg__0_n_93),
        .I4(p_1_in[79]),
        .I5(p_reg__0_n_94),
        .O(tmp_product__1_carry__10_i_5__2_n_0));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    tmp_product__1_carry__10_i_6__2
       (.I0(p_1_in[77]),
        .I1(p_reg__0_n_96),
        .I2(p_1_in[79]),
        .I3(p_reg__0_n_94),
        .I4(p_1_in[78]),
        .I5(p_reg__0_n_95),
        .O(tmp_product__1_carry__10_i_6__2_n_0));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    tmp_product__1_carry__10_i_7__2
       (.I0(p_1_in[76]),
        .I1(p_reg__0_n_97),
        .I2(p_1_in[78]),
        .I3(p_reg__0_n_95),
        .I4(p_1_in[77]),
        .I5(p_reg__0_n_96),
        .O(tmp_product__1_carry__10_i_7__2_n_0));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    tmp_product__1_carry__10_i_8__2
       (.I0(p_1_in[75]),
        .I1(p_reg__0_n_98),
        .I2(p_1_in[77]),
        .I3(p_reg__0_n_96),
        .I4(p_1_in[76]),
        .I5(p_reg__0_n_97),
        .O(tmp_product__1_carry__10_i_8__2_n_0));
  CARRY4 tmp_product__1_carry__11
       (.CI(tmp_product__1_carry__10_n_0),
        .CO({tmp_product__1_carry__11_n_0,tmp_product__1_carry__11_n_1,tmp_product__1_carry__11_n_2,tmp_product__1_carry__11_n_3}),
        .CYINIT(1'b0),
        .DI({p_reg__0_n_90,p_reg__0_n_91,tmp_product__1_carry__11_i_1__2_n_0,tmp_product__1_carry__11_i_2__2_n_0}),
        .O(D[11:8]),
        .S({tmp_product__1_carry__11_i_3__2_n_0,tmp_product__1_carry__11_i_4__2_n_0,tmp_product__1_carry__11_i_5__2_n_0,tmp_product__1_carry__11_i_6__2_n_0}));
  LUT4 #(
    .INIT(16'hDDD4)) 
    tmp_product__1_carry__11_i_1__2
       (.I0(p_1_in[81]),
        .I1(p_reg__0_n_92),
        .I2(p_reg__0_n_93),
        .I3(p_1_in[80]),
        .O(tmp_product__1_carry__11_i_1__2_n_0));
  LUT4 #(
    .INIT(16'hE00E)) 
    tmp_product__1_carry__11_i_2__2
       (.I0(p_reg__0_n_94),
        .I1(p_1_in[79]),
        .I2(p_reg__0_n_93),
        .I3(p_1_in[80]),
        .O(tmp_product__1_carry__11_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__1_carry__11_i_3__2
       (.I0(p_reg__0_n_90),
        .I1(p_reg__0_n_89),
        .O(tmp_product__1_carry__11_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__1_carry__11_i_4__2
       (.I0(p_reg__0_n_91),
        .I1(p_reg__0_n_90),
        .O(tmp_product__1_carry__11_i_4__2_n_0));
  LUT5 #(
    .INIT(32'hE0FE1F01)) 
    tmp_product__1_carry__11_i_5__2
       (.I0(p_1_in[80]),
        .I1(p_reg__0_n_93),
        .I2(p_reg__0_n_92),
        .I3(p_1_in[81]),
        .I4(p_reg__0_n_91),
        .O(tmp_product__1_carry__11_i_5__2_n_0));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    tmp_product__1_carry__11_i_6__2
       (.I0(p_1_in[79]),
        .I1(p_reg__0_n_94),
        .I2(p_1_in[81]),
        .I3(p_reg__0_n_92),
        .I4(p_1_in[80]),
        .I5(p_reg__0_n_93),
        .O(tmp_product__1_carry__11_i_6__2_n_0));
  CARRY4 tmp_product__1_carry__12
       (.CI(tmp_product__1_carry__11_n_0),
        .CO(NLW_tmp_product__1_carry__12_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_product__1_carry__12_O_UNCONNECTED[3:1],D[12]}),
        .S({1'b0,1'b0,1'b0,tmp_product__1_carry__12_i_1__2_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__1_carry__12_i_1__2
       (.I0(p_reg__0_n_89),
        .I1(p_reg__0_n_88),
        .O(tmp_product__1_carry__12_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_carry__1_i_1__2
       (.I0(p_2_in[44]),
        .I1(p_1_in[44]),
        .O(tmp_product__1_carry__1_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_carry__1_i_2__2
       (.I0(p_2_in[43]),
        .I1(p_1_in[43]),
        .O(tmp_product__1_carry__1_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_carry__1_i_3__2
       (.I0(p_2_in[42]),
        .I1(p_1_in[42]),
        .O(tmp_product__1_carry__1_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_carry__1_i_4__2
       (.I0(p_2_in[41]),
        .I1(p_1_in[41]),
        .O(tmp_product__1_carry__1_i_4__2_n_0));
  CARRY4 tmp_product__1_carry__2
       (.CI(tmp_product__1_carry__1_n_0),
        .CO({tmp_product__1_carry__2_n_0,tmp_product__1_carry__2_n_1,tmp_product__1_carry__2_n_2,tmp_product__1_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(p_2_in[48:45]),
        .O(NLW_tmp_product__1_carry__2_O_UNCONNECTED[3:0]),
        .S({tmp_product__1_carry__2_i_1__2_n_0,tmp_product__1_carry__2_i_2__2_n_0,tmp_product__1_carry__2_i_3__2_n_0,tmp_product__1_carry__2_i_4__2_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_carry__2_i_1__2
       (.I0(p_2_in[48]),
        .I1(p_1_in[48]),
        .O(tmp_product__1_carry__2_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_carry__2_i_2__2
       (.I0(p_2_in[47]),
        .I1(p_1_in[47]),
        .O(tmp_product__1_carry__2_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_carry__2_i_3__2
       (.I0(p_2_in[46]),
        .I1(p_1_in[46]),
        .O(tmp_product__1_carry__2_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_carry__2_i_4__2
       (.I0(p_2_in[45]),
        .I1(p_1_in[45]),
        .O(tmp_product__1_carry__2_i_4__2_n_0));
  CARRY4 tmp_product__1_carry__3
       (.CI(tmp_product__1_carry__2_n_0),
        .CO({tmp_product__1_carry__3_n_0,tmp_product__1_carry__3_n_1,tmp_product__1_carry__3_n_2,tmp_product__1_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__1_carry__3_i_1__2_n_0,p_2_in[51:49]}),
        .O(NLW_tmp_product__1_carry__3_O_UNCONNECTED[3:0]),
        .S({tmp_product__1_carry__3_i_2__2_n_0,tmp_product__1_carry__3_i_3__2_n_0,tmp_product__1_carry__3_i_4__2_n_0,tmp_product__1_carry__3_i_5__2_n_0}));
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product__1_carry__3_i_1__2
       (.I0(p_2_in[52]),
        .I1(\p_reg_n_0_[1] ),
        .I2(p_1_in[52]),
        .O(tmp_product__1_carry__3_i_1__2_n_0));
  (* HLUTNM = "lutpair53" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    tmp_product__1_carry__3_i_2__2
       (.I0(\p_reg_n_0_[1] ),
        .I1(p_1_in[52]),
        .I2(p_2_in[52]),
        .I3(p_1_in[51]),
        .I4(\p_reg_n_0_[0] ),
        .O(tmp_product__1_carry__3_i_2__2_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product__1_carry__3_i_3__2
       (.I0(\p_reg_n_0_[0] ),
        .I1(p_1_in[51]),
        .I2(p_2_in[51]),
        .O(tmp_product__1_carry__3_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_carry__3_i_4__2
       (.I0(p_2_in[50]),
        .I1(p_1_in[50]),
        .O(tmp_product__1_carry__3_i_4__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_carry__3_i_5__2
       (.I0(p_2_in[49]),
        .I1(p_1_in[49]),
        .O(tmp_product__1_carry__3_i_5__2_n_0));
  CARRY4 tmp_product__1_carry__4
       (.CI(tmp_product__1_carry__3_n_0),
        .CO({tmp_product__1_carry__4_n_0,tmp_product__1_carry__4_n_1,tmp_product__1_carry__4_n_2,tmp_product__1_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__1_carry__4_i_1__2_n_0,tmp_product__1_carry__4_i_2__2_n_0,tmp_product__1_carry__4_i_3__2_n_0,tmp_product__1_carry__4_i_4__2_n_0}),
        .O(NLW_tmp_product__1_carry__4_O_UNCONNECTED[3:0]),
        .S({tmp_product__1_carry__4_i_5__2_n_0,tmp_product__1_carry__4_i_6__2_n_0,tmp_product__1_carry__4_i_7__2_n_0,tmp_product__1_carry__4_i_8__2_n_0}));
  (* HLUTNM = "lutpair56" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__1_carry__4_i_1__2
       (.I0(\p_reg_n_0_[4] ),
        .I1(p_1_in[55]),
        .I2(p_2_in[55]),
        .O(tmp_product__1_carry__4_i_1__2_n_0));
  (* HLUTNM = "lutpair55" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__1_carry__4_i_2__2
       (.I0(\p_reg_n_0_[3] ),
        .I1(p_1_in[54]),
        .I2(p_2_in[54]),
        .O(tmp_product__1_carry__4_i_2__2_n_0));
  (* HLUTNM = "lutpair54" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__1_carry__4_i_3__2
       (.I0(\p_reg_n_0_[2] ),
        .I1(p_1_in[53]),
        .I2(p_2_in[53]),
        .O(tmp_product__1_carry__4_i_3__2_n_0));
  (* HLUTNM = "lutpair53" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__1_carry__4_i_4__2
       (.I0(\p_reg_n_0_[1] ),
        .I1(p_1_in[52]),
        .I2(p_2_in[52]),
        .O(tmp_product__1_carry__4_i_4__2_n_0));
  (* HLUTNM = "lutpair57" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__1_carry__4_i_5__2
       (.I0(\p_reg_n_0_[5] ),
        .I1(p_1_in[56]),
        .I2(p_2_in[56]),
        .I3(tmp_product__1_carry__4_i_1__2_n_0),
        .O(tmp_product__1_carry__4_i_5__2_n_0));
  (* HLUTNM = "lutpair56" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__1_carry__4_i_6__2
       (.I0(\p_reg_n_0_[4] ),
        .I1(p_1_in[55]),
        .I2(p_2_in[55]),
        .I3(tmp_product__1_carry__4_i_2__2_n_0),
        .O(tmp_product__1_carry__4_i_6__2_n_0));
  (* HLUTNM = "lutpair55" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__1_carry__4_i_7__2
       (.I0(\p_reg_n_0_[3] ),
        .I1(p_1_in[54]),
        .I2(p_2_in[54]),
        .I3(tmp_product__1_carry__4_i_3__2_n_0),
        .O(tmp_product__1_carry__4_i_7__2_n_0));
  (* HLUTNM = "lutpair54" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__1_carry__4_i_8__2
       (.I0(\p_reg_n_0_[2] ),
        .I1(p_1_in[53]),
        .I2(p_2_in[53]),
        .I3(tmp_product__1_carry__4_i_4__2_n_0),
        .O(tmp_product__1_carry__4_i_8__2_n_0));
  CARRY4 tmp_product__1_carry__5
       (.CI(tmp_product__1_carry__4_n_0),
        .CO({tmp_product__1_carry__5_n_0,tmp_product__1_carry__5_n_1,tmp_product__1_carry__5_n_2,tmp_product__1_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__1_carry__5_i_1__2_n_0,tmp_product__1_carry__5_i_2__2_n_0,tmp_product__1_carry__5_i_3__2_n_0,tmp_product__1_carry__5_i_4__2_n_0}),
        .O(NLW_tmp_product__1_carry__5_O_UNCONNECTED[3:0]),
        .S({tmp_product__1_carry__5_i_5__2_n_0,tmp_product__1_carry__5_i_6__2_n_0,tmp_product__1_carry__5_i_7__2_n_0,tmp_product__1_carry__5_i_8__2_n_0}));
  (* HLUTNM = "lutpair60" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__1_carry__5_i_1__2
       (.I0(\p_reg_n_0_[8] ),
        .I1(p_1_in[59]),
        .I2(p_2_in[59]),
        .O(tmp_product__1_carry__5_i_1__2_n_0));
  (* HLUTNM = "lutpair59" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__1_carry__5_i_2__2
       (.I0(\p_reg_n_0_[7] ),
        .I1(p_1_in[58]),
        .I2(p_2_in[58]),
        .O(tmp_product__1_carry__5_i_2__2_n_0));
  (* HLUTNM = "lutpair58" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__1_carry__5_i_3__2
       (.I0(\p_reg_n_0_[6] ),
        .I1(p_1_in[57]),
        .I2(p_2_in[57]),
        .O(tmp_product__1_carry__5_i_3__2_n_0));
  (* HLUTNM = "lutpair57" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__1_carry__5_i_4__2
       (.I0(\p_reg_n_0_[5] ),
        .I1(p_1_in[56]),
        .I2(p_2_in[56]),
        .O(tmp_product__1_carry__5_i_4__2_n_0));
  (* HLUTNM = "lutpair61" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__1_carry__5_i_5__2
       (.I0(\p_reg_n_0_[9] ),
        .I1(p_1_in[60]),
        .I2(p_2_in[60]),
        .I3(tmp_product__1_carry__5_i_1__2_n_0),
        .O(tmp_product__1_carry__5_i_5__2_n_0));
  (* HLUTNM = "lutpair60" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__1_carry__5_i_6__2
       (.I0(\p_reg_n_0_[8] ),
        .I1(p_1_in[59]),
        .I2(p_2_in[59]),
        .I3(tmp_product__1_carry__5_i_2__2_n_0),
        .O(tmp_product__1_carry__5_i_6__2_n_0));
  (* HLUTNM = "lutpair59" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__1_carry__5_i_7__2
       (.I0(\p_reg_n_0_[7] ),
        .I1(p_1_in[58]),
        .I2(p_2_in[58]),
        .I3(tmp_product__1_carry__5_i_3__2_n_0),
        .O(tmp_product__1_carry__5_i_7__2_n_0));
  (* HLUTNM = "lutpair58" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__1_carry__5_i_8__2
       (.I0(\p_reg_n_0_[6] ),
        .I1(p_1_in[57]),
        .I2(p_2_in[57]),
        .I3(tmp_product__1_carry__5_i_4__2_n_0),
        .O(tmp_product__1_carry__5_i_8__2_n_0));
  CARRY4 tmp_product__1_carry__6
       (.CI(tmp_product__1_carry__5_n_0),
        .CO({tmp_product__1_carry__6_n_0,tmp_product__1_carry__6_n_1,tmp_product__1_carry__6_n_2,tmp_product__1_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__1_carry__6_i_1__2_n_0,tmp_product__1_carry__6_i_2__2_n_0,tmp_product__1_carry__6_i_3__2_n_0,tmp_product__1_carry__6_i_4__2_n_0}),
        .O(NLW_tmp_product__1_carry__6_O_UNCONNECTED[3:0]),
        .S({tmp_product__1_carry__6_i_5__2_n_0,tmp_product__1_carry__6_i_6__2_n_0,tmp_product__1_carry__6_i_7__2_n_0,tmp_product__1_carry__6_i_8__2_n_0}));
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product__1_carry__6_i_1__2
       (.I0(p_2_in[64]),
        .I1(p_1_in[64]),
        .I2(\p_reg_n_0_[13] ),
        .O(tmp_product__1_carry__6_i_1__2_n_0));
  (* HLUTNM = "lutpair63" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__1_carry__6_i_2__2
       (.I0(\p_reg_n_0_[11] ),
        .I1(p_1_in[62]),
        .I2(p_2_in[62]),
        .O(tmp_product__1_carry__6_i_2__2_n_0));
  (* HLUTNM = "lutpair62" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__1_carry__6_i_3__2
       (.I0(\p_reg_n_0_[10] ),
        .I1(p_1_in[61]),
        .I2(p_2_in[61]),
        .O(tmp_product__1_carry__6_i_3__2_n_0));
  (* HLUTNM = "lutpair61" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__1_carry__6_i_4__2
       (.I0(\p_reg_n_0_[9] ),
        .I1(p_1_in[60]),
        .I2(p_2_in[60]),
        .O(tmp_product__1_carry__6_i_4__2_n_0));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    tmp_product__1_carry__6_i_5__2
       (.I0(p_2_in[64]),
        .I1(p_1_in[64]),
        .I2(\p_reg_n_0_[13] ),
        .I3(p_2_in[63]),
        .I4(p_1_in[63]),
        .I5(\p_reg_n_0_[12] ),
        .O(tmp_product__1_carry__6_i_5__2_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__1_carry__6_i_6__2
       (.I0(tmp_product__1_carry__6_i_2__2_n_0),
        .I1(p_1_in[63]),
        .I2(\p_reg_n_0_[12] ),
        .I3(p_2_in[63]),
        .O(tmp_product__1_carry__6_i_6__2_n_0));
  (* HLUTNM = "lutpair63" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__1_carry__6_i_7__2
       (.I0(\p_reg_n_0_[11] ),
        .I1(p_1_in[62]),
        .I2(p_2_in[62]),
        .I3(tmp_product__1_carry__6_i_3__2_n_0),
        .O(tmp_product__1_carry__6_i_7__2_n_0));
  (* HLUTNM = "lutpair62" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__1_carry__6_i_8__2
       (.I0(\p_reg_n_0_[10] ),
        .I1(p_1_in[61]),
        .I2(p_2_in[61]),
        .I3(tmp_product__1_carry__6_i_4__2_n_0),
        .O(tmp_product__1_carry__6_i_8__2_n_0));
  CARRY4 tmp_product__1_carry__7
       (.CI(tmp_product__1_carry__6_n_0),
        .CO({tmp_product__1_carry__7_n_0,tmp_product__1_carry__7_n_1,tmp_product__1_carry__7_n_2,tmp_product__1_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__1_carry__7_i_1__2_n_0,tmp_product__1_carry__7_i_2__2_n_0,tmp_product__1_carry__7_i_3__2_n_0,tmp_product__1_carry__7_i_4__2_n_0}),
        .O(NLW_tmp_product__1_carry__7_O_UNCONNECTED[3:0]),
        .S({tmp_product__1_carry__7_i_5__2_n_0,tmp_product__1_carry__7_i_6__2_n_0,tmp_product__1_carry__7_i_7__2_n_0,tmp_product__1_carry__7_i_8__2_n_0}));
  LUT4 #(
    .INIT(16'hE00E)) 
    tmp_product__1_carry__7_i_1__2
       (.I0(\p_reg_n_0_[15] ),
        .I1(p_1_in[66]),
        .I2(\p_reg_n_0_[16] ),
        .I3(p_1_in[67]),
        .O(tmp_product__1_carry__7_i_1__2_n_0));
  LUT4 #(
    .INIT(16'hE00E)) 
    tmp_product__1_carry__7_i_2__2
       (.I0(\p_reg_n_0_[14] ),
        .I1(p_1_in[65]),
        .I2(\p_reg_n_0_[15] ),
        .I3(p_1_in[66]),
        .O(tmp_product__1_carry__7_i_2__2_n_0));
  LUT4 #(
    .INIT(16'hE00E)) 
    tmp_product__1_carry__7_i_3__2
       (.I0(\p_reg_n_0_[13] ),
        .I1(p_1_in[64]),
        .I2(\p_reg_n_0_[14] ),
        .I3(p_1_in[65]),
        .O(tmp_product__1_carry__7_i_3__2_n_0));
  LUT3 #(
    .INIT(8'h09)) 
    tmp_product__1_carry__7_i_4__2
       (.I0(\p_reg_n_0_[13] ),
        .I1(p_1_in[64]),
        .I2(p_2_in[64]),
        .O(tmp_product__1_carry__7_i_4__2_n_0));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    tmp_product__1_carry__7_i_5__2
       (.I0(p_1_in[66]),
        .I1(\p_reg_n_0_[15] ),
        .I2(p_1_in[68]),
        .I3(p_reg__0_n_105),
        .I4(p_1_in[67]),
        .I5(\p_reg_n_0_[16] ),
        .O(tmp_product__1_carry__7_i_5__2_n_0));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    tmp_product__1_carry__7_i_6__2
       (.I0(p_1_in[65]),
        .I1(\p_reg_n_0_[14] ),
        .I2(p_1_in[67]),
        .I3(\p_reg_n_0_[16] ),
        .I4(p_1_in[66]),
        .I5(\p_reg_n_0_[15] ),
        .O(tmp_product__1_carry__7_i_6__2_n_0));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    tmp_product__1_carry__7_i_7__2
       (.I0(p_1_in[64]),
        .I1(\p_reg_n_0_[13] ),
        .I2(p_1_in[66]),
        .I3(\p_reg_n_0_[15] ),
        .I4(p_1_in[65]),
        .I5(\p_reg_n_0_[14] ),
        .O(tmp_product__1_carry__7_i_7__2_n_0));
  LUT5 #(
    .INIT(32'h693C3C96)) 
    tmp_product__1_carry__7_i_8__2
       (.I0(p_2_in[64]),
        .I1(p_1_in[65]),
        .I2(\p_reg_n_0_[14] ),
        .I3(p_1_in[64]),
        .I4(\p_reg_n_0_[13] ),
        .O(tmp_product__1_carry__7_i_8__2_n_0));
  CARRY4 tmp_product__1_carry__8
       (.CI(tmp_product__1_carry__7_n_0),
        .CO({tmp_product__1_carry__8_n_0,tmp_product__1_carry__8_n_1,tmp_product__1_carry__8_n_2,tmp_product__1_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__1_carry__8_i_1__2_n_0,tmp_product__1_carry__8_i_2__2_n_0,tmp_product__1_carry__8_i_3__2_n_0,tmp_product__1_carry__8_i_4__2_n_0}),
        .O(NLW_tmp_product__1_carry__8_O_UNCONNECTED[3:0]),
        .S({tmp_product__1_carry__8_i_5__2_n_0,tmp_product__1_carry__8_i_6__2_n_0,tmp_product__1_carry__8_i_7__2_n_0,tmp_product__1_carry__8_i_8__2_n_0}));
  LUT4 #(
    .INIT(16'hE00E)) 
    tmp_product__1_carry__8_i_1__2
       (.I0(p_reg__0_n_103),
        .I1(p_1_in[70]),
        .I2(p_reg__0_n_102),
        .I3(p_1_in[71]),
        .O(tmp_product__1_carry__8_i_1__2_n_0));
  LUT4 #(
    .INIT(16'hE00E)) 
    tmp_product__1_carry__8_i_2__2
       (.I0(p_reg__0_n_104),
        .I1(p_1_in[69]),
        .I2(p_reg__0_n_103),
        .I3(p_1_in[70]),
        .O(tmp_product__1_carry__8_i_2__2_n_0));
  LUT4 #(
    .INIT(16'hE00E)) 
    tmp_product__1_carry__8_i_3__2
       (.I0(p_reg__0_n_105),
        .I1(p_1_in[68]),
        .I2(p_reg__0_n_104),
        .I3(p_1_in[69]),
        .O(tmp_product__1_carry__8_i_3__2_n_0));
  LUT4 #(
    .INIT(16'hE00E)) 
    tmp_product__1_carry__8_i_4__2
       (.I0(\p_reg_n_0_[16] ),
        .I1(p_1_in[67]),
        .I2(p_reg__0_n_105),
        .I3(p_1_in[68]),
        .O(tmp_product__1_carry__8_i_4__2_n_0));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    tmp_product__1_carry__8_i_5__2
       (.I0(p_1_in[70]),
        .I1(p_reg__0_n_103),
        .I2(p_1_in[72]),
        .I3(p_reg__0_n_101),
        .I4(p_1_in[71]),
        .I5(p_reg__0_n_102),
        .O(tmp_product__1_carry__8_i_5__2_n_0));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    tmp_product__1_carry__8_i_6__2
       (.I0(p_1_in[69]),
        .I1(p_reg__0_n_104),
        .I2(p_1_in[71]),
        .I3(p_reg__0_n_102),
        .I4(p_1_in[70]),
        .I5(p_reg__0_n_103),
        .O(tmp_product__1_carry__8_i_6__2_n_0));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    tmp_product__1_carry__8_i_7__2
       (.I0(p_1_in[68]),
        .I1(p_reg__0_n_105),
        .I2(p_1_in[70]),
        .I3(p_reg__0_n_103),
        .I4(p_1_in[69]),
        .I5(p_reg__0_n_104),
        .O(tmp_product__1_carry__8_i_7__2_n_0));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    tmp_product__1_carry__8_i_8__2
       (.I0(p_1_in[67]),
        .I1(\p_reg_n_0_[16] ),
        .I2(p_1_in[69]),
        .I3(p_reg__0_n_104),
        .I4(p_1_in[68]),
        .I5(p_reg__0_n_105),
        .O(tmp_product__1_carry__8_i_8__2_n_0));
  CARRY4 tmp_product__1_carry__9
       (.CI(tmp_product__1_carry__8_n_0),
        .CO({tmp_product__1_carry__9_n_0,tmp_product__1_carry__9_n_1,tmp_product__1_carry__9_n_2,tmp_product__1_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__1_carry__9_i_1__2_n_0,tmp_product__1_carry__9_i_2__2_n_0,tmp_product__1_carry__9_i_3__2_n_0,tmp_product__1_carry__9_i_4__2_n_0}),
        .O(D[3:0]),
        .S({tmp_product__1_carry__9_i_5__2_n_0,tmp_product__1_carry__9_i_6__2_n_0,tmp_product__1_carry__9_i_7__2_n_0,tmp_product__1_carry__9_i_8__2_n_0}));
  LUT4 #(
    .INIT(16'hE00E)) 
    tmp_product__1_carry__9_i_1__2
       (.I0(p_reg__0_n_99),
        .I1(p_1_in[74]),
        .I2(p_reg__0_n_98),
        .I3(p_1_in[75]),
        .O(tmp_product__1_carry__9_i_1__2_n_0));
  LUT4 #(
    .INIT(16'hE00E)) 
    tmp_product__1_carry__9_i_2__2
       (.I0(p_reg__0_n_100),
        .I1(p_1_in[73]),
        .I2(p_reg__0_n_99),
        .I3(p_1_in[74]),
        .O(tmp_product__1_carry__9_i_2__2_n_0));
  LUT4 #(
    .INIT(16'hE00E)) 
    tmp_product__1_carry__9_i_3__2
       (.I0(p_reg__0_n_101),
        .I1(p_1_in[72]),
        .I2(p_reg__0_n_100),
        .I3(p_1_in[73]),
        .O(tmp_product__1_carry__9_i_3__2_n_0));
  LUT4 #(
    .INIT(16'hE00E)) 
    tmp_product__1_carry__9_i_4__2
       (.I0(p_reg__0_n_102),
        .I1(p_1_in[71]),
        .I2(p_reg__0_n_101),
        .I3(p_1_in[72]),
        .O(tmp_product__1_carry__9_i_4__2_n_0));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    tmp_product__1_carry__9_i_5__2
       (.I0(p_1_in[74]),
        .I1(p_reg__0_n_99),
        .I2(p_1_in[76]),
        .I3(p_reg__0_n_97),
        .I4(p_1_in[75]),
        .I5(p_reg__0_n_98),
        .O(tmp_product__1_carry__9_i_5__2_n_0));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    tmp_product__1_carry__9_i_6__2
       (.I0(p_1_in[73]),
        .I1(p_reg__0_n_100),
        .I2(p_1_in[75]),
        .I3(p_reg__0_n_98),
        .I4(p_1_in[74]),
        .I5(p_reg__0_n_99),
        .O(tmp_product__1_carry__9_i_6__2_n_0));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    tmp_product__1_carry__9_i_7__2
       (.I0(p_1_in[72]),
        .I1(p_reg__0_n_101),
        .I2(p_1_in[74]),
        .I3(p_reg__0_n_99),
        .I4(p_1_in[73]),
        .I5(p_reg__0_n_100),
        .O(tmp_product__1_carry__9_i_7__2_n_0));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    tmp_product__1_carry__9_i_8__2
       (.I0(p_1_in[71]),
        .I1(p_reg__0_n_102),
        .I2(p_1_in[73]),
        .I3(p_reg__0_n_100),
        .I4(p_1_in[72]),
        .I5(p_reg__0_n_101),
        .O(tmp_product__1_carry__9_i_8__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_carry_i_1__2
       (.I0(p_2_in[36]),
        .I1(p_1_in[36]),
        .O(tmp_product__1_carry_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_carry_i_2__2
       (.I0(p_2_in[35]),
        .I1(p_1_in[35]),
        .O(tmp_product__1_carry_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_carry_i_3__2
       (.I0(p_2_in[34]),
        .I1(p_1_in[34]),
        .O(tmp_product__1_carry_i_3__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 9}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_ce_reg),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__2_OVERFLOW_UNCONNECTED),
        .P(NLW_tmp_product__2_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__1_n_106,tmp_product__1_n_107,tmp_product__1_n_108,tmp_product__1_n_109,tmp_product__1_n_110,tmp_product__1_n_111,tmp_product__1_n_112,tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145,tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153}),
        .PCOUT({tmp_product__2_n_106,tmp_product__2_n_107,tmp_product__2_n_108,tmp_product__2_n_109,tmp_product__2_n_110,tmp_product__2_n_111,tmp_product__2_n_112,tmp_product__2_n_113,tmp_product__2_n_114,tmp_product__2_n_115,tmp_product__2_n_116,tmp_product__2_n_117,tmp_product__2_n_118,tmp_product__2_n_119,tmp_product__2_n_120,tmp_product__2_n_121,tmp_product__2_n_122,tmp_product__2_n_123,tmp_product__2_n_124,tmp_product__2_n_125,tmp_product__2_n_126,tmp_product__2_n_127,tmp_product__2_n_128,tmp_product__2_n_129,tmp_product__2_n_130,tmp_product__2_n_131,tmp_product__2_n_132,tmp_product__2_n_133,tmp_product__2_n_134,tmp_product__2_n_135,tmp_product__2_n_136,tmp_product__2_n_137,tmp_product__2_n_138,tmp_product__2_n_139,tmp_product__2_n_140,tmp_product__2_n_141,tmp_product__2_n_142,tmp_product__2_n_143,tmp_product__2_n_144,tmp_product__2_n_145,tmp_product__2_n_146,tmp_product__2_n_147,tmp_product__2_n_148,tmp_product__2_n_149,tmp_product__2_n_150,tmp_product__2_n_151,tmp_product__2_n_152,tmp_product__2_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__2_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 9}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__3
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,O,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__3_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__3_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__3_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__3_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_ce_reg),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__3_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__3_OVERFLOW_UNCONNECTED),
        .P({tmp_product__3_n_58,tmp_product__3_n_59,tmp_product__3_n_60,tmp_product__3_n_61,tmp_product__3_n_62,tmp_product__3_n_63,tmp_product__3_n_64,tmp_product__3_n_65,tmp_product__3_n_66,tmp_product__3_n_67,tmp_product__3_n_68,tmp_product__3_n_69,tmp_product__3_n_70,tmp_product__3_n_71,tmp_product__3_n_72,tmp_product__3_n_73,tmp_product__3_n_74,tmp_product__3_n_75,tmp_product__3_n_76,tmp_product__3_n_77,tmp_product__3_n_78,tmp_product__3_n_79,tmp_product__3_n_80,tmp_product__3_n_81,tmp_product__3_n_82,tmp_product__3_n_83,tmp_product__3_n_84,tmp_product__3_n_85,tmp_product__3_n_86,tmp_product__3_n_87,tmp_product__3_n_88,tmp_product__3_n_89,tmp_product__3_n_90,tmp_product__3_n_91,tmp_product__3_n_92,tmp_product__3_n_93,tmp_product__3_n_94,tmp_product__3_n_95,tmp_product__3_n_96,tmp_product__3_n_97,tmp_product__3_n_98,tmp_product__3_n_99,tmp_product__3_n_100,tmp_product__3_n_101,tmp_product__3_n_102,tmp_product__3_n_103,tmp_product__3_n_104,tmp_product__3_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__3_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__3_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__3_n_106,tmp_product__3_n_107,tmp_product__3_n_108,tmp_product__3_n_109,tmp_product__3_n_110,tmp_product__3_n_111,tmp_product__3_n_112,tmp_product__3_n_113,tmp_product__3_n_114,tmp_product__3_n_115,tmp_product__3_n_116,tmp_product__3_n_117,tmp_product__3_n_118,tmp_product__3_n_119,tmp_product__3_n_120,tmp_product__3_n_121,tmp_product__3_n_122,tmp_product__3_n_123,tmp_product__3_n_124,tmp_product__3_n_125,tmp_product__3_n_126,tmp_product__3_n_127,tmp_product__3_n_128,tmp_product__3_n_129,tmp_product__3_n_130,tmp_product__3_n_131,tmp_product__3_n_132,tmp_product__3_n_133,tmp_product__3_n_134,tmp_product__3_n_135,tmp_product__3_n_136,tmp_product__3_n_137,tmp_product__3_n_138,tmp_product__3_n_139,tmp_product__3_n_140,tmp_product__3_n_141,tmp_product__3_n_142,tmp_product__3_n_143,tmp_product__3_n_144,tmp_product__3_n_145,tmp_product__3_n_146,tmp_product__3_n_147,tmp_product__3_n_148,tmp_product__3_n_149,tmp_product__3_n_150,tmp_product__3_n_151,tmp_product__3_n_152,tmp_product__3_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__3_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 9}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__4
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,O,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__4_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__4_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__4_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__4_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_ce_reg),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__4_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__4_OVERFLOW_UNCONNECTED),
        .P(NLW_tmp_product__4_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_tmp_product__4_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__4_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__3_n_106,tmp_product__3_n_107,tmp_product__3_n_108,tmp_product__3_n_109,tmp_product__3_n_110,tmp_product__3_n_111,tmp_product__3_n_112,tmp_product__3_n_113,tmp_product__3_n_114,tmp_product__3_n_115,tmp_product__3_n_116,tmp_product__3_n_117,tmp_product__3_n_118,tmp_product__3_n_119,tmp_product__3_n_120,tmp_product__3_n_121,tmp_product__3_n_122,tmp_product__3_n_123,tmp_product__3_n_124,tmp_product__3_n_125,tmp_product__3_n_126,tmp_product__3_n_127,tmp_product__3_n_128,tmp_product__3_n_129,tmp_product__3_n_130,tmp_product__3_n_131,tmp_product__3_n_132,tmp_product__3_n_133,tmp_product__3_n_134,tmp_product__3_n_135,tmp_product__3_n_136,tmp_product__3_n_137,tmp_product__3_n_138,tmp_product__3_n_139,tmp_product__3_n_140,tmp_product__3_n_141,tmp_product__3_n_142,tmp_product__3_n_143,tmp_product__3_n_144,tmp_product__3_n_145,tmp_product__3_n_146,tmp_product__3_n_147,tmp_product__3_n_148,tmp_product__3_n_149,tmp_product__3_n_150,tmp_product__3_n_151,tmp_product__3_n_152,tmp_product__3_n_153}),
        .PCOUT({tmp_product__4_n_106,tmp_product__4_n_107,tmp_product__4_n_108,tmp_product__4_n_109,tmp_product__4_n_110,tmp_product__4_n_111,tmp_product__4_n_112,tmp_product__4_n_113,tmp_product__4_n_114,tmp_product__4_n_115,tmp_product__4_n_116,tmp_product__4_n_117,tmp_product__4_n_118,tmp_product__4_n_119,tmp_product__4_n_120,tmp_product__4_n_121,tmp_product__4_n_122,tmp_product__4_n_123,tmp_product__4_n_124,tmp_product__4_n_125,tmp_product__4_n_126,tmp_product__4_n_127,tmp_product__4_n_128,tmp_product__4_n_129,tmp_product__4_n_130,tmp_product__4_n_131,tmp_product__4_n_132,tmp_product__4_n_133,tmp_product__4_n_134,tmp_product__4_n_135,tmp_product__4_n_136,tmp_product__4_n_137,tmp_product__4_n_138,tmp_product__4_n_139,tmp_product__4_n_140,tmp_product__4_n_141,tmp_product__4_n_142,tmp_product__4_n_143,tmp_product__4_n_144,tmp_product__4_n_145,tmp_product__4_n_146,tmp_product__4_n_147,tmp_product__4_n_148,tmp_product__4_n_149,tmp_product__4_n_150,tmp_product__4_n_151,tmp_product__4_n_152,tmp_product__4_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__4_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_100__2
       (.I0(Q[2]),
        .O(p_reg__2__0_3[0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_101__2
       (.I0(Q[2]),
        .O(p_reg__2__0_4[2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_102__2
       (.I0(Q[1]),
        .O(p_reg__2__0_4[1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_103__2
       (.I0(Q[0]),
        .O(p_reg__2__0_4[0]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_104__2
       (.I0(Q[7]),
        .I1(Q[10]),
        .O(p_reg__2__0_2[3]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_105__2
       (.I0(Q[6]),
        .I1(Q[9]),
        .O(p_reg__2__0_2[2]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_106__2
       (.I0(Q[5]),
        .I1(Q[8]),
        .O(p_reg__2__0_2[1]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_107__2
       (.I0(Q[4]),
        .I1(Q[7]),
        .O(p_reg__2__0_2[0]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_108__2
       (.I0(Q[4]),
        .I1(Q[6]),
        .O(p_reg__2__0_0[3]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_109__2
       (.I0(Q[3]),
        .I1(Q[5]),
        .O(p_reg__2__0_0[2]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_110__2
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(p_reg__2__0_0[1]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_111__2
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(p_reg__2__0_0[0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_112__2
       (.I0(Q[1]),
        .O(p_reg__2__0_11[1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_113__2
       (.I0(Q[0]),
        .O(p_reg__2__0_11[0]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_114__2
       (.I0(Q[3]),
        .I1(Q[6]),
        .O(p_reg__2__0_1[3]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_115__2
       (.I0(Q[2]),
        .I1(Q[5]),
        .O(p_reg__2__0_1[2]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_116__2
       (.I0(Q[1]),
        .I1(Q[4]),
        .O(p_reg__2__0_1[1]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_117__2
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(p_reg__2__0_1[0]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_118__2
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_119__2
       (.I0(Q[1]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_120__2
       (.I0(Q[0]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_121__2
       (.I0(Q[2]),
        .O(p_reg__2__0_10[2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_122__2
       (.I0(Q[1]),
        .O(p_reg__2__0_10[1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_123__2
       (.I0(Q[0]),
        .O(p_reg__2__0_10[0]));
  LUT5 #(
    .INIT(32'hFF969600)) 
    tmp_product_i_14__2
       (.I0(\r_V_reg_94_reg[22] [0]),
        .I1(\r_V_reg_94_reg[18]_1 [1]),
        .I2(\r_V_reg_94_reg[19]_0 [0]),
        .I3(p_reg__2__0_9),
        .I4(\r_V_reg_94_reg[24] [1]),
        .O(p_reg__2__0_5[3]));
  LUT5 #(
    .INIT(32'hFEEAA880)) 
    tmp_product_i_15__2
       (.I0(\r_V_reg_94_reg[24] [0]),
        .I1(\r_V_reg_94_reg[18] [2]),
        .I2(\r_V_reg_94_reg[18]_0 [1]),
        .I3(\r_V_reg_94_reg[23] [3]),
        .I4(p_reg__2__0_8),
        .O(p_reg__2__0_5[2]));
  LUT5 #(
    .INIT(32'hFEEAA880)) 
    tmp_product_i_16__2
       (.I0(\r_V_reg_94_reg[20] [3]),
        .I1(\r_V_reg_94_reg[18] [1]),
        .I2(\r_V_reg_94_reg[23] [2]),
        .I3(\r_V_reg_94_reg[18]_0 [0]),
        .I4(p_reg__2__0_7),
        .O(p_reg__2__0_5[1]));
  LUT6 #(
    .INIT(64'hEA8080EA80EAEA80)) 
    tmp_product_i_17__2
       (.I0(\r_V_reg_94_reg[20] [2]),
        .I1(\r_V_reg_94_reg[23] [1]),
        .I2(\r_V_reg_94_reg[18] [0]),
        .I3(\r_V_reg_94_reg[18]_0 [0]),
        .I4(\r_V_reg_94_reg[23] [2]),
        .I5(\r_V_reg_94_reg[18] [1]),
        .O(p_reg__2__0_5[0]));
  LUT5 #(
    .INIT(32'h80EAEA80)) 
    tmp_product_i_22__2
       (.I0(\r_V_reg_94_reg[20] [1]),
        .I1(\r_V_reg_94_reg[17] [2]),
        .I2(\r_V_reg_94_reg[23] [0]),
        .I3(\r_V_reg_94_reg[23] [1]),
        .I4(\r_V_reg_94_reg[18] [0]),
        .O(DI[2]));
  LUT5 #(
    .INIT(32'h80EAEA80)) 
    tmp_product_i_23__2
       (.I0(\r_V_reg_94_reg[20] [0]),
        .I1(\r_V_reg_94_reg[17] [1]),
        .I2(\r_V_reg_94_reg[19] [1]),
        .I3(\r_V_reg_94_reg[23] [0]),
        .I4(\r_V_reg_94_reg[17] [2]),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'h80EAEA80)) 
    tmp_product_i_24__2
       (.I0(\r_V_reg_94_reg[16] ),
        .I1(\r_V_reg_94_reg[17] [0]),
        .I2(\r_V_reg_94_reg[19] [0]),
        .I3(\r_V_reg_94_reg[19] [1]),
        .I4(\r_V_reg_94_reg[17] [1]),
        .O(DI[0]));
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product_i_46__2
       (.I0(\r_V_reg_94_reg[26]_2 [0]),
        .I1(\r_V_reg_94_reg[22]_0 [1]),
        .I2(\r_V_reg_94_reg[23]_0 [0]),
        .O(p_reg__1_13));
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product_i_48__2
       (.I0(\r_V_reg_94_reg[22] [3]),
        .I1(\r_V_reg_94_reg[22]_0 [0]),
        .I2(\r_V_reg_94_reg[19]_0 [3]),
        .O(p_reg__1_12));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product_i_49__2
       (.I0(\r_V_reg_94_reg[22] [1]),
        .I1(\r_V_reg_94_reg[19]_0 [1]),
        .I2(\r_V_reg_94_reg[18]_1 [2]),
        .O(p_reg__1_11));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product_i_51__2
       (.I0(\r_V_reg_94_reg[22] [1]),
        .I1(\r_V_reg_94_reg[18]_1 [2]),
        .I2(\r_V_reg_94_reg[19]_0 [1]),
        .O(p_reg__1_10));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product_i_52__2
       (.I0(\r_V_reg_94_reg[26]_2 [1]),
        .I1(\r_V_reg_94_reg[22]_0 [2]),
        .I2(\r_V_reg_94_reg[23]_0 [1]),
        .O(p_reg__1_15));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product_i_55__2
       (.I0(\r_V_reg_94_reg[18]_1 [0]),
        .I1(\r_V_reg_94_reg[18]_0 [2]),
        .I2(\r_V_reg_94_reg[18] [3]),
        .O(p_reg__2__0_9));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product_i_59__2
       (.I0(\r_V_reg_94_reg[18] [3]),
        .I1(\r_V_reg_94_reg[18]_1 [0]),
        .I2(\r_V_reg_94_reg[18]_0 [2]),
        .O(p_reg__2__0_8));
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product_i_61__2
       (.I0(\r_V_reg_94_reg[18] [2]),
        .I1(\r_V_reg_94_reg[23] [3]),
        .I2(\r_V_reg_94_reg[18]_0 [1]),
        .O(p_reg__2__0_7));
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product_i_65__2
       (.I0(\r_V_reg_94_reg[18] [1]),
        .I1(\r_V_reg_94_reg[23] [2]),
        .I2(\r_V_reg_94_reg[18]_0 [0]),
        .O(p_reg__2__0_6));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_67__2
       (.I0(Q[10]),
        .O(p_reg__1_20[1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_68__2
       (.I0(Q[9]),
        .O(p_reg__1_20[0]));
  LUT5 #(
    .INIT(32'hFEEAA880)) 
    tmp_product_i_6__2
       (.I0(\r_V_reg_94_reg[26]_1 [1]),
        .I1(\r_V_reg_94_reg[22]_0 [0]),
        .I2(\r_V_reg_94_reg[19]_0 [3]),
        .I3(\r_V_reg_94_reg[22] [3]),
        .I4(p_reg__1_13),
        .O(p_reg__1_9[3]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_73__2
       (.I0(Q[3]),
        .I1(Q[6]),
        .O(p_reg__1_3[3]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_74__2
       (.I0(Q[2]),
        .I1(Q[5]),
        .O(p_reg__1_3[2]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_75__2
       (.I0(Q[1]),
        .I1(Q[4]),
        .O(p_reg__1_3[1]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_76__2
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(p_reg__1_3[0]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_77__2
       (.I0(Q[6]),
        .I1(Q[9]),
        .O(p_reg__1_6[3]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_78__2
       (.I0(Q[5]),
        .I1(Q[8]),
        .O(p_reg__1_6[2]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_79__2
       (.I0(Q[4]),
        .I1(Q[7]),
        .O(p_reg__1_6[1]));
  LUT5 #(
    .INIT(32'hFEEAA880)) 
    tmp_product_i_7__2
       (.I0(\r_V_reg_94_reg[26]_1 [0]),
        .I1(\r_V_reg_94_reg[18]_1 [3]),
        .I2(\r_V_reg_94_reg[19]_0 [2]),
        .I3(\r_V_reg_94_reg[22] [2]),
        .I4(p_reg__1_12),
        .O(p_reg__1_9[2]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_80__2
       (.I0(Q[3]),
        .I1(Q[6]),
        .O(p_reg__1_6[0]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_85__2
       (.I0(Q[8]),
        .I1(Q[10]),
        .O(p_reg__1_5[3]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_86__2
       (.I0(Q[7]),
        .I1(Q[9]),
        .O(p_reg__1_5[2]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_87__2
       (.I0(Q[6]),
        .I1(Q[8]),
        .O(p_reg__1_5[1]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_88__2
       (.I0(Q[5]),
        .I1(Q[7]),
        .O(p_reg__1_5[0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_89__2
       (.I0(Q[10]),
        .O(p_reg__1_7[3]));
  LUT5 #(
    .INIT(32'hFF969600)) 
    tmp_product_i_8__2
       (.I0(\r_V_reg_94_reg[22] [2]),
        .I1(\r_V_reg_94_reg[18]_1 [3]),
        .I2(\r_V_reg_94_reg[19]_0 [2]),
        .I3(p_reg__1_11),
        .I4(\r_V_reg_94_reg[24] [3]),
        .O(p_reg__1_9[1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_90__2
       (.I0(Q[9]),
        .O(p_reg__1_7[2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_91__2
       (.I0(Q[8]),
        .O(p_reg__1_7[1]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_92__2
       (.I0(Q[7]),
        .I1(Q[10]),
        .O(p_reg__1_7[0]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_93__2
       (.I0(Q[7]),
        .I1(Q[10]),
        .O(p_reg__1_4[3]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_94__2
       (.I0(Q[6]),
        .I1(Q[9]),
        .O(p_reg__1_4[2]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_95__2
       (.I0(Q[5]),
        .I1(Q[8]),
        .O(p_reg__1_4[1]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_96__2
       (.I0(Q[4]),
        .I1(Q[7]),
        .O(p_reg__1_4[0]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_97__2
       (.I0(Q[2]),
        .I1(Q[5]),
        .O(p_reg__2__0_3[3]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_98__2
       (.I0(Q[1]),
        .I1(Q[4]),
        .O(p_reg__2__0_3[2]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_99__2
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(p_reg__2__0_3[1]));
  LUT5 #(
    .INIT(32'hFEEAA880)) 
    tmp_product_i_9__2
       (.I0(\r_V_reg_94_reg[24] [2]),
        .I1(\r_V_reg_94_reg[18]_1 [1]),
        .I2(\r_V_reg_94_reg[22] [0]),
        .I3(\r_V_reg_94_reg[19]_0 [0]),
        .I4(p_reg__1_10),
        .O(p_reg__1_9[0]));
endmodule

(* ORIG_REF_NAME = "rcReceiver_mul_43bkb_MulnS_0" *) 
module design_1_rcReceiver_0_0_rcReceiver_mul_43bkb_MulnS_0_8
   (p_reg__1__0_0,
    p_reg__1__0_1,
    p_reg__1__0_2,
    S,
    p_reg__1__0_3,
    p_reg__2_0,
    p_reg__1__0_4,
    p_reg__1__0_5,
    p_reg__2_1,
    p_reg__2_2,
    p_reg__2_3,
    p_reg__1__0_6,
    p_reg__1__0_7,
    p_reg__2_4,
    p_reg__1__0_8,
    DI,
    p_reg__2_5,
    p_reg__2_6,
    p_reg__2_7,
    p_reg__2_8,
    p_reg__2_9,
    p_reg__1__0_9,
    p_reg__1__0_10,
    p_reg__1__0_11,
    p_reg__1__0_12,
    p_reg__1__0_13,
    p_reg__1__0_14,
    p_reg__1__0_15,
    p_reg__1__0_16,
    p_reg__1__0_17,
    p_reg__1__0_18,
    p_reg__1__0_19,
    p_reg__2_10,
    p_reg__1__0_20,
    p_reg__2_11,
    \p_Val2_10_reg_2922_reg[12] ,
    D,
    E,
    ap_clk,
    A,
    B,
    O,
    CO,
    \r_V_reg_94_reg[26] ,
    \r_V_reg_94_reg[26]_0 ,
    Q,
    \r_V_reg_94_reg[16] ,
    \r_V_reg_94_reg[17] ,
    \r_V_reg_94_reg[19] ,
    \r_V_reg_94_reg[20] ,
    \r_V_reg_94_reg[23] ,
    \r_V_reg_94_reg[18] ,
    \r_V_reg_94_reg[18]_0 ,
    \r_V_reg_94_reg[24] ,
    \r_V_reg_94_reg[18]_1 ,
    \r_V_reg_94_reg[22] ,
    \r_V_reg_94_reg[19]_0 ,
    \r_V_reg_94_reg[26]_1 ,
    \r_V_reg_94_reg[22]_0 ,
    \r_V_reg_94_reg[26]_2 ,
    \r_V_reg_94_reg[23]_0 ,
    \r_V_reg_94_reg[26]_3 ,
    \r_V_reg_94_reg[26]_4 ,
    \r_V_reg_94_reg[26]_5 ,
    \ap_return_int_reg_reg[12] );
  output p_reg__1__0_0;
  output p_reg__1__0_1;
  output p_reg__1__0_2;
  output [2:0]S;
  output [3:0]p_reg__1__0_3;
  output [3:0]p_reg__2_0;
  output [3:0]p_reg__1__0_4;
  output [3:0]p_reg__1__0_5;
  output [3:0]p_reg__2_1;
  output [3:0]p_reg__2_2;
  output [3:0]p_reg__2_3;
  output [3:0]p_reg__1__0_6;
  output [3:0]p_reg__1__0_7;
  output [2:0]p_reg__2_4;
  output [2:0]p_reg__1__0_8;
  output [2:0]DI;
  output [3:0]p_reg__2_5;
  output p_reg__2_6;
  output p_reg__2_7;
  output p_reg__2_8;
  output p_reg__2_9;
  output [3:0]p_reg__1__0_9;
  output p_reg__1__0_10;
  output p_reg__1__0_11;
  output p_reg__1__0_12;
  output p_reg__1__0_13;
  output [3:0]p_reg__1__0_14;
  output p_reg__1__0_15;
  output p_reg__1__0_16;
  output p_reg__1__0_17;
  output [0:0]p_reg__1__0_18;
  output [0:0]p_reg__1__0_19;
  output [2:0]p_reg__2_10;
  output [1:0]p_reg__1__0_20;
  output [1:0]p_reg__2_11;
  output [12:0]\p_Val2_10_reg_2922_reg[12] ;
  output [12:0]D;
  input [0:0]E;
  input ap_clk;
  input [16:0]A;
  input [8:0]B;
  input [0:0]O;
  input [0:0]CO;
  input [3:0]\r_V_reg_94_reg[26] ;
  input [2:0]\r_V_reg_94_reg[26]_0 ;
  input [10:0]Q;
  input [0:0]\r_V_reg_94_reg[16] ;
  input [2:0]\r_V_reg_94_reg[17] ;
  input [1:0]\r_V_reg_94_reg[19] ;
  input [3:0]\r_V_reg_94_reg[20] ;
  input [3:0]\r_V_reg_94_reg[23] ;
  input [3:0]\r_V_reg_94_reg[18] ;
  input [2:0]\r_V_reg_94_reg[18]_0 ;
  input [3:0]\r_V_reg_94_reg[24] ;
  input [3:0]\r_V_reg_94_reg[18]_1 ;
  input [3:0]\r_V_reg_94_reg[22] ;
  input [3:0]\r_V_reg_94_reg[19]_0 ;
  input [1:0]\r_V_reg_94_reg[26]_1 ;
  input [3:0]\r_V_reg_94_reg[22]_0 ;
  input [3:0]\r_V_reg_94_reg[26]_2 ;
  input [3:0]\r_V_reg_94_reg[23]_0 ;
  input [0:0]\r_V_reg_94_reg[26]_3 ;
  input [0:0]\r_V_reg_94_reg[26]_4 ;
  input [0:0]\r_V_reg_94_reg[26]_5 ;
  input [12:0]\ap_return_int_reg_reg[12] ;

  wire [16:0]A;
  wire [8:0]B;
  wire [0:0]CO;
  wire [12:0]D;
  wire [2:0]DI;
  wire [0:0]E;
  wire [0:0]O;
  wire [10:0]Q;
  wire [2:0]S;
  wire ap_clk;
  wire [12:0]\ap_return_int_reg_reg[12] ;
  wire [81:34]p_1_in;
  wire [64:33]p_2_in;
  wire [12:0]\p_Val2_10_reg_2922_reg[12] ;
  wire p_reg__0_n_100;
  wire p_reg__0_n_101;
  wire p_reg__0_n_102;
  wire p_reg__0_n_103;
  wire p_reg__0_n_104;
  wire p_reg__0_n_105;
  wire p_reg__0_n_58;
  wire p_reg__0_n_59;
  wire p_reg__0_n_60;
  wire p_reg__0_n_61;
  wire p_reg__0_n_62;
  wire p_reg__0_n_63;
  wire p_reg__0_n_64;
  wire p_reg__0_n_65;
  wire p_reg__0_n_66;
  wire p_reg__0_n_67;
  wire p_reg__0_n_68;
  wire p_reg__0_n_69;
  wire p_reg__0_n_70;
  wire p_reg__0_n_71;
  wire p_reg__0_n_72;
  wire p_reg__0_n_73;
  wire p_reg__0_n_74;
  wire p_reg__0_n_75;
  wire p_reg__0_n_76;
  wire p_reg__0_n_77;
  wire p_reg__0_n_78;
  wire p_reg__0_n_79;
  wire p_reg__0_n_80;
  wire p_reg__0_n_81;
  wire p_reg__0_n_82;
  wire p_reg__0_n_83;
  wire p_reg__0_n_84;
  wire p_reg__0_n_85;
  wire p_reg__0_n_86;
  wire p_reg__0_n_87;
  wire p_reg__0_n_88;
  wire p_reg__0_n_89;
  wire p_reg__0_n_90;
  wire p_reg__0_n_91;
  wire p_reg__0_n_92;
  wire p_reg__0_n_93;
  wire p_reg__0_n_94;
  wire p_reg__0_n_95;
  wire p_reg__0_n_96;
  wire p_reg__0_n_97;
  wire p_reg__0_n_98;
  wire p_reg__0_n_99;
  wire p_reg__1__0_0;
  wire p_reg__1__0_1;
  wire p_reg__1__0_10;
  wire p_reg__1__0_11;
  wire p_reg__1__0_12;
  wire p_reg__1__0_13;
  wire [3:0]p_reg__1__0_14;
  wire p_reg__1__0_15;
  wire p_reg__1__0_16;
  wire p_reg__1__0_17;
  wire [0:0]p_reg__1__0_18;
  wire [0:0]p_reg__1__0_19;
  wire p_reg__1__0_2;
  wire [1:0]p_reg__1__0_20;
  wire [3:0]p_reg__1__0_3;
  wire [3:0]p_reg__1__0_4;
  wire [3:0]p_reg__1__0_5;
  wire [3:0]p_reg__1__0_6;
  wire [3:0]p_reg__1__0_7;
  wire [2:0]p_reg__1__0_8;
  wire [3:0]p_reg__1__0_9;
  wire [3:0]p_reg__2_0;
  wire [3:0]p_reg__2_1;
  wire [2:0]p_reg__2_10;
  wire [1:0]p_reg__2_11;
  wire [3:0]p_reg__2_2;
  wire [3:0]p_reg__2_3;
  wire [2:0]p_reg__2_4;
  wire [3:0]p_reg__2_5;
  wire p_reg__2_6;
  wire p_reg__2_7;
  wire p_reg__2_8;
  wire p_reg__2_9;
  wire p_reg__2_n_100;
  wire p_reg__2_n_101;
  wire p_reg__2_n_102;
  wire p_reg__2_n_103;
  wire p_reg__2_n_104;
  wire p_reg__2_n_105;
  wire p_reg__2_n_90;
  wire p_reg__2_n_91;
  wire p_reg__2_n_92;
  wire p_reg__2_n_93;
  wire p_reg__2_n_94;
  wire p_reg__2_n_95;
  wire p_reg__2_n_96;
  wire p_reg__2_n_97;
  wire p_reg__2_n_98;
  wire p_reg__2_n_99;
  wire \p_reg_n_0_[0] ;
  wire \p_reg_n_0_[10] ;
  wire \p_reg_n_0_[11] ;
  wire \p_reg_n_0_[12] ;
  wire \p_reg_n_0_[13] ;
  wire \p_reg_n_0_[14] ;
  wire \p_reg_n_0_[15] ;
  wire \p_reg_n_0_[16] ;
  wire \p_reg_n_0_[1] ;
  wire \p_reg_n_0_[2] ;
  wire \p_reg_n_0_[3] ;
  wire \p_reg_n_0_[4] ;
  wire \p_reg_n_0_[5] ;
  wire \p_reg_n_0_[6] ;
  wire \p_reg_n_0_[7] ;
  wire \p_reg_n_0_[8] ;
  wire \p_reg_n_0_[9] ;
  wire [0:0]\r_V_reg_94_reg[16] ;
  wire [2:0]\r_V_reg_94_reg[17] ;
  wire [3:0]\r_V_reg_94_reg[18] ;
  wire [2:0]\r_V_reg_94_reg[18]_0 ;
  wire [3:0]\r_V_reg_94_reg[18]_1 ;
  wire [1:0]\r_V_reg_94_reg[19] ;
  wire [3:0]\r_V_reg_94_reg[19]_0 ;
  wire [3:0]\r_V_reg_94_reg[20] ;
  wire [3:0]\r_V_reg_94_reg[22] ;
  wire [3:0]\r_V_reg_94_reg[22]_0 ;
  wire [3:0]\r_V_reg_94_reg[23] ;
  wire [3:0]\r_V_reg_94_reg[23]_0 ;
  wire [3:0]\r_V_reg_94_reg[24] ;
  wire [3:0]\r_V_reg_94_reg[26] ;
  wire [2:0]\r_V_reg_94_reg[26]_0 ;
  wire [1:0]\r_V_reg_94_reg[26]_1 ;
  wire [3:0]\r_V_reg_94_reg[26]_2 ;
  wire [0:0]\r_V_reg_94_reg[26]_3 ;
  wire [0:0]\r_V_reg_94_reg[26]_4 ;
  wire [0:0]\r_V_reg_94_reg[26]_5 ;
  wire tmp_product__0_i_18__1_n_0;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product__1_carry__0_i_1__1_n_0;
  wire tmp_product__1_carry__0_i_2__1_n_0;
  wire tmp_product__1_carry__0_i_3__1_n_0;
  wire tmp_product__1_carry__0_i_4__1_n_0;
  wire tmp_product__1_carry__0_n_0;
  wire tmp_product__1_carry__0_n_1;
  wire tmp_product__1_carry__0_n_2;
  wire tmp_product__1_carry__0_n_3;
  wire tmp_product__1_carry__10_i_1__1_n_0;
  wire tmp_product__1_carry__10_i_2__1_n_0;
  wire tmp_product__1_carry__10_i_3__1_n_0;
  wire tmp_product__1_carry__10_i_4__1_n_0;
  wire tmp_product__1_carry__10_i_5__1_n_0;
  wire tmp_product__1_carry__10_i_6__1_n_0;
  wire tmp_product__1_carry__10_i_7__1_n_0;
  wire tmp_product__1_carry__10_i_8__1_n_0;
  wire tmp_product__1_carry__10_n_0;
  wire tmp_product__1_carry__10_n_1;
  wire tmp_product__1_carry__10_n_2;
  wire tmp_product__1_carry__10_n_3;
  wire tmp_product__1_carry__11_i_1__1_n_0;
  wire tmp_product__1_carry__11_i_2__1_n_0;
  wire tmp_product__1_carry__11_i_3__1_n_0;
  wire tmp_product__1_carry__11_i_4__1_n_0;
  wire tmp_product__1_carry__11_i_5__1_n_0;
  wire tmp_product__1_carry__11_i_6__1_n_0;
  wire tmp_product__1_carry__11_n_0;
  wire tmp_product__1_carry__11_n_1;
  wire tmp_product__1_carry__11_n_2;
  wire tmp_product__1_carry__11_n_3;
  wire tmp_product__1_carry__12_i_1__1_n_0;
  wire tmp_product__1_carry__1_i_1__1_n_0;
  wire tmp_product__1_carry__1_i_2__1_n_0;
  wire tmp_product__1_carry__1_i_3__1_n_0;
  wire tmp_product__1_carry__1_i_4__1_n_0;
  wire tmp_product__1_carry__1_n_0;
  wire tmp_product__1_carry__1_n_1;
  wire tmp_product__1_carry__1_n_2;
  wire tmp_product__1_carry__1_n_3;
  wire tmp_product__1_carry__2_i_1__1_n_0;
  wire tmp_product__1_carry__2_i_2__1_n_0;
  wire tmp_product__1_carry__2_i_3__1_n_0;
  wire tmp_product__1_carry__2_i_4__1_n_0;
  wire tmp_product__1_carry__2_n_0;
  wire tmp_product__1_carry__2_n_1;
  wire tmp_product__1_carry__2_n_2;
  wire tmp_product__1_carry__2_n_3;
  wire tmp_product__1_carry__3_i_1__1_n_0;
  wire tmp_product__1_carry__3_i_2__1_n_0;
  wire tmp_product__1_carry__3_i_3__1_n_0;
  wire tmp_product__1_carry__3_i_4__1_n_0;
  wire tmp_product__1_carry__3_i_5__1_n_0;
  wire tmp_product__1_carry__3_n_0;
  wire tmp_product__1_carry__3_n_1;
  wire tmp_product__1_carry__3_n_2;
  wire tmp_product__1_carry__3_n_3;
  wire tmp_product__1_carry__4_i_1__1_n_0;
  wire tmp_product__1_carry__4_i_2__1_n_0;
  wire tmp_product__1_carry__4_i_3__1_n_0;
  wire tmp_product__1_carry__4_i_4__1_n_0;
  wire tmp_product__1_carry__4_i_5__1_n_0;
  wire tmp_product__1_carry__4_i_6__1_n_0;
  wire tmp_product__1_carry__4_i_7__1_n_0;
  wire tmp_product__1_carry__4_i_8__1_n_0;
  wire tmp_product__1_carry__4_n_0;
  wire tmp_product__1_carry__4_n_1;
  wire tmp_product__1_carry__4_n_2;
  wire tmp_product__1_carry__4_n_3;
  wire tmp_product__1_carry__5_i_1__1_n_0;
  wire tmp_product__1_carry__5_i_2__1_n_0;
  wire tmp_product__1_carry__5_i_3__1_n_0;
  wire tmp_product__1_carry__5_i_4__1_n_0;
  wire tmp_product__1_carry__5_i_5__1_n_0;
  wire tmp_product__1_carry__5_i_6__1_n_0;
  wire tmp_product__1_carry__5_i_7__1_n_0;
  wire tmp_product__1_carry__5_i_8__1_n_0;
  wire tmp_product__1_carry__5_n_0;
  wire tmp_product__1_carry__5_n_1;
  wire tmp_product__1_carry__5_n_2;
  wire tmp_product__1_carry__5_n_3;
  wire tmp_product__1_carry__6_i_1__1_n_0;
  wire tmp_product__1_carry__6_i_2__1_n_0;
  wire tmp_product__1_carry__6_i_3__1_n_0;
  wire tmp_product__1_carry__6_i_4__1_n_0;
  wire tmp_product__1_carry__6_i_5__1_n_0;
  wire tmp_product__1_carry__6_i_6__1_n_0;
  wire tmp_product__1_carry__6_i_7__1_n_0;
  wire tmp_product__1_carry__6_i_8__1_n_0;
  wire tmp_product__1_carry__6_n_0;
  wire tmp_product__1_carry__6_n_1;
  wire tmp_product__1_carry__6_n_2;
  wire tmp_product__1_carry__6_n_3;
  wire tmp_product__1_carry__7_i_1__1_n_0;
  wire tmp_product__1_carry__7_i_2__1_n_0;
  wire tmp_product__1_carry__7_i_3__1_n_0;
  wire tmp_product__1_carry__7_i_4__1_n_0;
  wire tmp_product__1_carry__7_i_5__1_n_0;
  wire tmp_product__1_carry__7_i_6__1_n_0;
  wire tmp_product__1_carry__7_i_7__1_n_0;
  wire tmp_product__1_carry__7_i_8__1_n_0;
  wire tmp_product__1_carry__7_n_0;
  wire tmp_product__1_carry__7_n_1;
  wire tmp_product__1_carry__7_n_2;
  wire tmp_product__1_carry__7_n_3;
  wire tmp_product__1_carry__8_i_1__1_n_0;
  wire tmp_product__1_carry__8_i_2__1_n_0;
  wire tmp_product__1_carry__8_i_3__1_n_0;
  wire tmp_product__1_carry__8_i_4__1_n_0;
  wire tmp_product__1_carry__8_i_5__1_n_0;
  wire tmp_product__1_carry__8_i_6__1_n_0;
  wire tmp_product__1_carry__8_i_7__1_n_0;
  wire tmp_product__1_carry__8_i_8__1_n_0;
  wire tmp_product__1_carry__8_n_0;
  wire tmp_product__1_carry__8_n_1;
  wire tmp_product__1_carry__8_n_2;
  wire tmp_product__1_carry__8_n_3;
  wire tmp_product__1_carry__9_i_1__1_n_0;
  wire tmp_product__1_carry__9_i_2__1_n_0;
  wire tmp_product__1_carry__9_i_3__1_n_0;
  wire tmp_product__1_carry__9_i_4__1_n_0;
  wire tmp_product__1_carry__9_i_5__1_n_0;
  wire tmp_product__1_carry__9_i_6__1_n_0;
  wire tmp_product__1_carry__9_i_7__1_n_0;
  wire tmp_product__1_carry__9_i_8__1_n_0;
  wire tmp_product__1_carry__9_n_0;
  wire tmp_product__1_carry__9_n_1;
  wire tmp_product__1_carry__9_n_2;
  wire tmp_product__1_carry__9_n_3;
  wire tmp_product__1_carry_i_1__1_n_0;
  wire tmp_product__1_carry_i_2__1_n_0;
  wire tmp_product__1_carry_i_3__1_n_0;
  wire tmp_product__1_carry_n_0;
  wire tmp_product__1_carry_n_1;
  wire tmp_product__1_carry_n_2;
  wire tmp_product__1_carry_n_3;
  wire tmp_product__1_n_106;
  wire tmp_product__1_n_107;
  wire tmp_product__1_n_108;
  wire tmp_product__1_n_109;
  wire tmp_product__1_n_110;
  wire tmp_product__1_n_111;
  wire tmp_product__1_n_112;
  wire tmp_product__1_n_113;
  wire tmp_product__1_n_114;
  wire tmp_product__1_n_115;
  wire tmp_product__1_n_116;
  wire tmp_product__1_n_117;
  wire tmp_product__1_n_118;
  wire tmp_product__1_n_119;
  wire tmp_product__1_n_120;
  wire tmp_product__1_n_121;
  wire tmp_product__1_n_122;
  wire tmp_product__1_n_123;
  wire tmp_product__1_n_124;
  wire tmp_product__1_n_125;
  wire tmp_product__1_n_126;
  wire tmp_product__1_n_127;
  wire tmp_product__1_n_128;
  wire tmp_product__1_n_129;
  wire tmp_product__1_n_130;
  wire tmp_product__1_n_131;
  wire tmp_product__1_n_132;
  wire tmp_product__1_n_133;
  wire tmp_product__1_n_134;
  wire tmp_product__1_n_135;
  wire tmp_product__1_n_136;
  wire tmp_product__1_n_137;
  wire tmp_product__1_n_138;
  wire tmp_product__1_n_139;
  wire tmp_product__1_n_140;
  wire tmp_product__1_n_141;
  wire tmp_product__1_n_142;
  wire tmp_product__1_n_143;
  wire tmp_product__1_n_144;
  wire tmp_product__1_n_145;
  wire tmp_product__1_n_146;
  wire tmp_product__1_n_147;
  wire tmp_product__1_n_148;
  wire tmp_product__1_n_149;
  wire tmp_product__1_n_150;
  wire tmp_product__1_n_151;
  wire tmp_product__1_n_152;
  wire tmp_product__1_n_153;
  wire tmp_product__2_n_106;
  wire tmp_product__2_n_107;
  wire tmp_product__2_n_108;
  wire tmp_product__2_n_109;
  wire tmp_product__2_n_110;
  wire tmp_product__2_n_111;
  wire tmp_product__2_n_112;
  wire tmp_product__2_n_113;
  wire tmp_product__2_n_114;
  wire tmp_product__2_n_115;
  wire tmp_product__2_n_116;
  wire tmp_product__2_n_117;
  wire tmp_product__2_n_118;
  wire tmp_product__2_n_119;
  wire tmp_product__2_n_120;
  wire tmp_product__2_n_121;
  wire tmp_product__2_n_122;
  wire tmp_product__2_n_123;
  wire tmp_product__2_n_124;
  wire tmp_product__2_n_125;
  wire tmp_product__2_n_126;
  wire tmp_product__2_n_127;
  wire tmp_product__2_n_128;
  wire tmp_product__2_n_129;
  wire tmp_product__2_n_130;
  wire tmp_product__2_n_131;
  wire tmp_product__2_n_132;
  wire tmp_product__2_n_133;
  wire tmp_product__2_n_134;
  wire tmp_product__2_n_135;
  wire tmp_product__2_n_136;
  wire tmp_product__2_n_137;
  wire tmp_product__2_n_138;
  wire tmp_product__2_n_139;
  wire tmp_product__2_n_140;
  wire tmp_product__2_n_141;
  wire tmp_product__2_n_142;
  wire tmp_product__2_n_143;
  wire tmp_product__2_n_144;
  wire tmp_product__2_n_145;
  wire tmp_product__2_n_146;
  wire tmp_product__2_n_147;
  wire tmp_product__2_n_148;
  wire tmp_product__2_n_149;
  wire tmp_product__2_n_150;
  wire tmp_product__2_n_151;
  wire tmp_product__2_n_152;
  wire tmp_product__2_n_153;
  wire tmp_product__3_n_100;
  wire tmp_product__3_n_101;
  wire tmp_product__3_n_102;
  wire tmp_product__3_n_103;
  wire tmp_product__3_n_104;
  wire tmp_product__3_n_105;
  wire tmp_product__3_n_106;
  wire tmp_product__3_n_107;
  wire tmp_product__3_n_108;
  wire tmp_product__3_n_109;
  wire tmp_product__3_n_110;
  wire tmp_product__3_n_111;
  wire tmp_product__3_n_112;
  wire tmp_product__3_n_113;
  wire tmp_product__3_n_114;
  wire tmp_product__3_n_115;
  wire tmp_product__3_n_116;
  wire tmp_product__3_n_117;
  wire tmp_product__3_n_118;
  wire tmp_product__3_n_119;
  wire tmp_product__3_n_120;
  wire tmp_product__3_n_121;
  wire tmp_product__3_n_122;
  wire tmp_product__3_n_123;
  wire tmp_product__3_n_124;
  wire tmp_product__3_n_125;
  wire tmp_product__3_n_126;
  wire tmp_product__3_n_127;
  wire tmp_product__3_n_128;
  wire tmp_product__3_n_129;
  wire tmp_product__3_n_130;
  wire tmp_product__3_n_131;
  wire tmp_product__3_n_132;
  wire tmp_product__3_n_133;
  wire tmp_product__3_n_134;
  wire tmp_product__3_n_135;
  wire tmp_product__3_n_136;
  wire tmp_product__3_n_137;
  wire tmp_product__3_n_138;
  wire tmp_product__3_n_139;
  wire tmp_product__3_n_140;
  wire tmp_product__3_n_141;
  wire tmp_product__3_n_142;
  wire tmp_product__3_n_143;
  wire tmp_product__3_n_144;
  wire tmp_product__3_n_145;
  wire tmp_product__3_n_146;
  wire tmp_product__3_n_147;
  wire tmp_product__3_n_148;
  wire tmp_product__3_n_149;
  wire tmp_product__3_n_150;
  wire tmp_product__3_n_151;
  wire tmp_product__3_n_152;
  wire tmp_product__3_n_153;
  wire tmp_product__3_n_58;
  wire tmp_product__3_n_59;
  wire tmp_product__3_n_60;
  wire tmp_product__3_n_61;
  wire tmp_product__3_n_62;
  wire tmp_product__3_n_63;
  wire tmp_product__3_n_64;
  wire tmp_product__3_n_65;
  wire tmp_product__3_n_66;
  wire tmp_product__3_n_67;
  wire tmp_product__3_n_68;
  wire tmp_product__3_n_69;
  wire tmp_product__3_n_70;
  wire tmp_product__3_n_71;
  wire tmp_product__3_n_72;
  wire tmp_product__3_n_73;
  wire tmp_product__3_n_74;
  wire tmp_product__3_n_75;
  wire tmp_product__3_n_76;
  wire tmp_product__3_n_77;
  wire tmp_product__3_n_78;
  wire tmp_product__3_n_79;
  wire tmp_product__3_n_80;
  wire tmp_product__3_n_81;
  wire tmp_product__3_n_82;
  wire tmp_product__3_n_83;
  wire tmp_product__3_n_84;
  wire tmp_product__3_n_85;
  wire tmp_product__3_n_86;
  wire tmp_product__3_n_87;
  wire tmp_product__3_n_88;
  wire tmp_product__3_n_89;
  wire tmp_product__3_n_90;
  wire tmp_product__3_n_91;
  wire tmp_product__3_n_92;
  wire tmp_product__3_n_93;
  wire tmp_product__3_n_94;
  wire tmp_product__3_n_95;
  wire tmp_product__3_n_96;
  wire tmp_product__3_n_97;
  wire tmp_product__3_n_98;
  wire tmp_product__3_n_99;
  wire tmp_product__4_n_106;
  wire tmp_product__4_n_107;
  wire tmp_product__4_n_108;
  wire tmp_product__4_n_109;
  wire tmp_product__4_n_110;
  wire tmp_product__4_n_111;
  wire tmp_product__4_n_112;
  wire tmp_product__4_n_113;
  wire tmp_product__4_n_114;
  wire tmp_product__4_n_115;
  wire tmp_product__4_n_116;
  wire tmp_product__4_n_117;
  wire tmp_product__4_n_118;
  wire tmp_product__4_n_119;
  wire tmp_product__4_n_120;
  wire tmp_product__4_n_121;
  wire tmp_product__4_n_122;
  wire tmp_product__4_n_123;
  wire tmp_product__4_n_124;
  wire tmp_product__4_n_125;
  wire tmp_product__4_n_126;
  wire tmp_product__4_n_127;
  wire tmp_product__4_n_128;
  wire tmp_product__4_n_129;
  wire tmp_product__4_n_130;
  wire tmp_product__4_n_131;
  wire tmp_product__4_n_132;
  wire tmp_product__4_n_133;
  wire tmp_product__4_n_134;
  wire tmp_product__4_n_135;
  wire tmp_product__4_n_136;
  wire tmp_product__4_n_137;
  wire tmp_product__4_n_138;
  wire tmp_product__4_n_139;
  wire tmp_product__4_n_140;
  wire tmp_product__4_n_141;
  wire tmp_product__4_n_142;
  wire tmp_product__4_n_143;
  wire tmp_product__4_n_144;
  wire tmp_product__4_n_145;
  wire tmp_product__4_n_146;
  wire tmp_product__4_n_147;
  wire tmp_product__4_n_148;
  wire tmp_product__4_n_149;
  wire tmp_product__4_n_150;
  wire tmp_product__4_n_151;
  wire tmp_product__4_n_152;
  wire tmp_product__4_n_153;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire NLW_p_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg__0_PCOUT_UNCONNECTED;
  wire NLW_p_reg__1__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg__1__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg__1__0_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg__1__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg__1__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg__1__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg__1__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg__1__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg__1__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg__1__0_PCOUT_UNCONNECTED;
  wire NLW_p_reg__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg__2_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg__2_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg__2_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_product_P_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__1_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_product__1_P_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_carry__12_CO_UNCONNECTED;
  wire [3:1]NLW_tmp_product__1_carry__12_O_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_carry__3_O_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_carry__4_O_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_carry__5_O_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_carry__7_O_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_carry__8_O_UNCONNECTED;
  wire NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__2_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__2_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_product__2_P_UNCONNECTED;
  wire NLW_tmp_product__3_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__3_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__3_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__3_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__3_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__3_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__3_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__3_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__3_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__4_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__4_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__4_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__4_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__4_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__4_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__4_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__4_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__4_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_product__4_P_UNCONNECTED;

  LUT3 #(
    .INIT(8'hAC)) 
    \p_Val2_10_reg_2922[0]_i_1 
       (.I0(D[0]),
        .I1(\ap_return_int_reg_reg[12] [0]),
        .I2(E),
        .O(\p_Val2_10_reg_2922_reg[12] [0]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_Val2_10_reg_2922[10]_i_1 
       (.I0(D[10]),
        .I1(\ap_return_int_reg_reg[12] [10]),
        .I2(E),
        .O(\p_Val2_10_reg_2922_reg[12] [10]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_Val2_10_reg_2922[11]_i_1 
       (.I0(D[11]),
        .I1(\ap_return_int_reg_reg[12] [11]),
        .I2(E),
        .O(\p_Val2_10_reg_2922_reg[12] [11]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_Val2_10_reg_2922[12]_i_1 
       (.I0(D[12]),
        .I1(\ap_return_int_reg_reg[12] [12]),
        .I2(E),
        .O(\p_Val2_10_reg_2922_reg[12] [12]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_Val2_10_reg_2922[1]_i_1 
       (.I0(D[1]),
        .I1(\ap_return_int_reg_reg[12] [1]),
        .I2(E),
        .O(\p_Val2_10_reg_2922_reg[12] [1]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_Val2_10_reg_2922[2]_i_1 
       (.I0(D[2]),
        .I1(\ap_return_int_reg_reg[12] [2]),
        .I2(E),
        .O(\p_Val2_10_reg_2922_reg[12] [2]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_Val2_10_reg_2922[3]_i_1 
       (.I0(D[3]),
        .I1(\ap_return_int_reg_reg[12] [3]),
        .I2(E),
        .O(\p_Val2_10_reg_2922_reg[12] [3]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_Val2_10_reg_2922[4]_i_1 
       (.I0(D[4]),
        .I1(\ap_return_int_reg_reg[12] [4]),
        .I2(E),
        .O(\p_Val2_10_reg_2922_reg[12] [4]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_Val2_10_reg_2922[5]_i_1 
       (.I0(D[5]),
        .I1(\ap_return_int_reg_reg[12] [5]),
        .I2(E),
        .O(\p_Val2_10_reg_2922_reg[12] [5]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_Val2_10_reg_2922[6]_i_1 
       (.I0(D[6]),
        .I1(\ap_return_int_reg_reg[12] [6]),
        .I2(E),
        .O(\p_Val2_10_reg_2922_reg[12] [6]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_Val2_10_reg_2922[7]_i_1 
       (.I0(D[7]),
        .I1(\ap_return_int_reg_reg[12] [7]),
        .I2(E),
        .O(\p_Val2_10_reg_2922_reg[12] [7]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_Val2_10_reg_2922[8]_i_1 
       (.I0(D[8]),
        .I1(\ap_return_int_reg_reg[12] [8]),
        .I2(E),
        .O(\p_Val2_10_reg_2922_reg[12] [8]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_Val2_10_reg_2922[9]_i_1 
       (.I0(D[9]),
        .I1(\ap_return_int_reg_reg[12] [9]),
        .I2(E),
        .O(\p_Val2_10_reg_2922_reg[12] [9]));
  FDRE \p_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_105),
        .Q(\p_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \p_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_95),
        .Q(\p_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \p_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_94),
        .Q(\p_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \p_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_93),
        .Q(\p_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \p_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_92),
        .Q(\p_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \p_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_91),
        .Q(\p_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \p_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_90),
        .Q(\p_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \p_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_89),
        .Q(\p_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \p_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_104),
        .Q(\p_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \p_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_103),
        .Q(\p_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \p_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_102),
        .Q(\p_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \p_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_101),
        .Q(\p_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \p_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_100),
        .Q(\p_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \p_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_99),
        .Q(\p_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \p_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_98),
        .Q(\p_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \p_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_97),
        .Q(\p_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \p_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_96),
        .Q(\p_reg_n_0_[9] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 10x11 9}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(E),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(E),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg__0_OVERFLOW_UNCONNECTED),
        .P({p_reg__0_n_58,p_reg__0_n_59,p_reg__0_n_60,p_reg__0_n_61,p_reg__0_n_62,p_reg__0_n_63,p_reg__0_n_64,p_reg__0_n_65,p_reg__0_n_66,p_reg__0_n_67,p_reg__0_n_68,p_reg__0_n_69,p_reg__0_n_70,p_reg__0_n_71,p_reg__0_n_72,p_reg__0_n_73,p_reg__0_n_74,p_reg__0_n_75,p_reg__0_n_76,p_reg__0_n_77,p_reg__0_n_78,p_reg__0_n_79,p_reg__0_n_80,p_reg__0_n_81,p_reg__0_n_82,p_reg__0_n_83,p_reg__0_n_84,p_reg__0_n_85,p_reg__0_n_86,p_reg__0_n_87,p_reg__0_n_88,p_reg__0_n_89,p_reg__0_n_90,p_reg__0_n_91,p_reg__0_n_92,p_reg__0_n_93,p_reg__0_n_94,p_reg__0_n_95,p_reg__0_n_96,p_reg__0_n_97,p_reg__0_n_98,p_reg__0_n_99,p_reg__0_n_100,p_reg__0_n_101,p_reg__0_n_102,p_reg__0_n_103,p_reg__0_n_104,p_reg__0_n_105}),
        .PATTERNBDETECT(NLW_p_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_p_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 10x18 9}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg__1__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg__1__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg__1__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg__1__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg__1__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(E),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(E),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg__1__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg__1__0_OVERFLOW_UNCONNECTED),
        .P(p_1_in),
        .PATTERNBDETECT(NLW_p_reg__1__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg__1__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__2_n_106,tmp_product__2_n_107,tmp_product__2_n_108,tmp_product__2_n_109,tmp_product__2_n_110,tmp_product__2_n_111,tmp_product__2_n_112,tmp_product__2_n_113,tmp_product__2_n_114,tmp_product__2_n_115,tmp_product__2_n_116,tmp_product__2_n_117,tmp_product__2_n_118,tmp_product__2_n_119,tmp_product__2_n_120,tmp_product__2_n_121,tmp_product__2_n_122,tmp_product__2_n_123,tmp_product__2_n_124,tmp_product__2_n_125,tmp_product__2_n_126,tmp_product__2_n_127,tmp_product__2_n_128,tmp_product__2_n_129,tmp_product__2_n_130,tmp_product__2_n_131,tmp_product__2_n_132,tmp_product__2_n_133,tmp_product__2_n_134,tmp_product__2_n_135,tmp_product__2_n_136,tmp_product__2_n_137,tmp_product__2_n_138,tmp_product__2_n_139,tmp_product__2_n_140,tmp_product__2_n_141,tmp_product__2_n_142,tmp_product__2_n_143,tmp_product__2_n_144,tmp_product__2_n_145,tmp_product__2_n_146,tmp_product__2_n_147,tmp_product__2_n_148,tmp_product__2_n_149,tmp_product__2_n_150,tmp_product__2_n_151,tmp_product__2_n_152,tmp_product__2_n_153}),
        .PCOUT(NLW_p_reg__1__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg__1__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 9}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg__2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(E),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg__2_OVERFLOW_UNCONNECTED),
        .P({p_2_in,p_reg__2_n_90,p_reg__2_n_91,p_reg__2_n_92,p_reg__2_n_93,p_reg__2_n_94,p_reg__2_n_95,p_reg__2_n_96,p_reg__2_n_97,p_reg__2_n_98,p_reg__2_n_99,p_reg__2_n_100,p_reg__2_n_101,p_reg__2_n_102,p_reg__2_n_103,p_reg__2_n_104,p_reg__2_n_105}),
        .PATTERNBDETECT(NLW_p_reg__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__4_n_106,tmp_product__4_n_107,tmp_product__4_n_108,tmp_product__4_n_109,tmp_product__4_n_110,tmp_product__4_n_111,tmp_product__4_n_112,tmp_product__4_n_113,tmp_product__4_n_114,tmp_product__4_n_115,tmp_product__4_n_116,tmp_product__4_n_117,tmp_product__4_n_118,tmp_product__4_n_119,tmp_product__4_n_120,tmp_product__4_n_121,tmp_product__4_n_122,tmp_product__4_n_123,tmp_product__4_n_124,tmp_product__4_n_125,tmp_product__4_n_126,tmp_product__4_n_127,tmp_product__4_n_128,tmp_product__4_n_129,tmp_product__4_n_130,tmp_product__4_n_131,tmp_product__4_n_132,tmp_product__4_n_133,tmp_product__4_n_134,tmp_product__4_n_135,tmp_product__4_n_136,tmp_product__4_n_137,tmp_product__4_n_138,tmp_product__4_n_139,tmp_product__4_n_140,tmp_product__4_n_141,tmp_product__4_n_142,tmp_product__4_n_143,tmp_product__4_n_144,tmp_product__4_n_145,tmp_product__4_n_146,tmp_product__4_n_147,tmp_product__4_n_148,tmp_product__4_n_149,tmp_product__4_n_150,tmp_product__4_n_151,tmp_product__4_n_152,tmp_product__4_n_153}),
        .PCOUT(NLW_p_reg__2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg__2_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x11 9}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P(NLW_tmp_product_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 10x18 9}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(E),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h69)) 
    tmp_product__0_i_17__1
       (.I0(CO),
        .I1(\r_V_reg_94_reg[26] [3]),
        .I2(\r_V_reg_94_reg[26]_0 [2]),
        .O(p_reg__1__0_2));
  LUT6 #(
    .INIT(64'h78E1871E871E78E1)) 
    tmp_product__0_i_18__1
       (.I0(\r_V_reg_94_reg[26]_0 [2]),
        .I1(\r_V_reg_94_reg[26] [3]),
        .I2(\r_V_reg_94_reg[26]_3 ),
        .I3(CO),
        .I4(\r_V_reg_94_reg[26]_4 ),
        .I5(\r_V_reg_94_reg[26]_5 ),
        .O(tmp_product__0_i_18__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'h69)) 
    tmp_product__0_i_19__1
       (.I0(CO),
        .I1(\r_V_reg_94_reg[26] [1]),
        .I2(\r_V_reg_94_reg[26]_0 [0]),
        .O(p_reg__1__0_0));
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product__0_i_20__1
       (.I0(\r_V_reg_94_reg[26]_2 [3]),
        .I1(\r_V_reg_94_reg[26] [0]),
        .I2(\r_V_reg_94_reg[23]_0 [3]),
        .O(p_reg__1__0_17));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__0_i_21__1
       (.I0(\r_V_reg_94_reg[26]_2 [1]),
        .I1(\r_V_reg_94_reg[22]_0 [2]),
        .I2(\r_V_reg_94_reg[23]_0 [1]),
        .O(p_reg__1__0_16));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'h69)) 
    tmp_product__0_i_22__2
       (.I0(CO),
        .I1(\r_V_reg_94_reg[26] [2]),
        .I2(\r_V_reg_94_reg[26]_0 [1]),
        .O(p_reg__1__0_1));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product__0_i_23__1
       (.I0(Q[10]),
        .O(p_reg__1__0_8[2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product__0_i_24__1
       (.I0(Q[9]),
        .O(p_reg__1__0_8[1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product__0_i_25__1
       (.I0(Q[8]),
        .O(p_reg__1__0_8[0]));
  LUT6 #(
    .INIT(64'h40D5D540FD5454FD)) 
    tmp_product__0_i_3__1
       (.I0(\r_V_reg_94_reg[26]_3 ),
        .I1(\r_V_reg_94_reg[26]_0 [0]),
        .I2(\r_V_reg_94_reg[26] [1]),
        .I3(\r_V_reg_94_reg[26]_0 [1]),
        .I4(\r_V_reg_94_reg[26] [2]),
        .I5(CO),
        .O(p_reg__1__0_18));
  LUT6 #(
    .INIT(64'h5DDF0445A220FBBA)) 
    tmp_product__0_i_4__1
       (.I0(p_reg__1__0_2),
        .I1(CO),
        .I2(\r_V_reg_94_reg[26] [2]),
        .I3(\r_V_reg_94_reg[26]_0 [1]),
        .I4(\r_V_reg_94_reg[26]_3 ),
        .I5(tmp_product__0_i_18__1_n_0),
        .O(p_reg__1__0_19));
  LUT5 #(
    .INIT(32'hFDD55440)) 
    tmp_product__0_i_6__1
       (.I0(\r_V_reg_94_reg[26]_3 ),
        .I1(\r_V_reg_94_reg[23]_0 [3]),
        .I2(\r_V_reg_94_reg[26] [0]),
        .I3(\r_V_reg_94_reg[26]_2 [3]),
        .I4(p_reg__1__0_0),
        .O(p_reg__1__0_14[3]));
  LUT5 #(
    .INIT(32'hFDD55440)) 
    tmp_product__0_i_7__1
       (.I0(\r_V_reg_94_reg[26]_3 ),
        .I1(\r_V_reg_94_reg[22]_0 [3]),
        .I2(\r_V_reg_94_reg[23]_0 [2]),
        .I3(\r_V_reg_94_reg[26]_2 [2]),
        .I4(p_reg__1__0_17),
        .O(p_reg__1__0_14[2]));
  LUT5 #(
    .INIT(32'h9600FF96)) 
    tmp_product__0_i_8__1
       (.I0(\r_V_reg_94_reg[26]_2 [2]),
        .I1(\r_V_reg_94_reg[22]_0 [3]),
        .I2(\r_V_reg_94_reg[23]_0 [2]),
        .I3(p_reg__1__0_16),
        .I4(\r_V_reg_94_reg[26]_3 ),
        .O(p_reg__1__0_14[1]));
  LUT5 #(
    .INIT(32'hFDD55440)) 
    tmp_product__0_i_9__1
       (.I0(\r_V_reg_94_reg[26]_3 ),
        .I1(\r_V_reg_94_reg[23]_0 [0]),
        .I2(\r_V_reg_94_reg[26]_2 [0]),
        .I3(\r_V_reg_94_reg[22]_0 [1]),
        .I4(p_reg__1__0_15),
        .O(p_reg__1__0_14[0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x11 9}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,O,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__1_OVERFLOW_UNCONNECTED),
        .P(NLW_tmp_product__1_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__1_n_106,tmp_product__1_n_107,tmp_product__1_n_108,tmp_product__1_n_109,tmp_product__1_n_110,tmp_product__1_n_111,tmp_product__1_n_112,tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145,tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__1_UNDERFLOW_UNCONNECTED));
  CARRY4 tmp_product__1_carry
       (.CI(1'b0),
        .CO({tmp_product__1_carry_n_0,tmp_product__1_carry_n_1,tmp_product__1_carry_n_2,tmp_product__1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({p_2_in[36:34],1'b0}),
        .O(NLW_tmp_product__1_carry_O_UNCONNECTED[3:0]),
        .S({tmp_product__1_carry_i_1__1_n_0,tmp_product__1_carry_i_2__1_n_0,tmp_product__1_carry_i_3__1_n_0,p_2_in[33]}));
  CARRY4 tmp_product__1_carry__0
       (.CI(tmp_product__1_carry_n_0),
        .CO({tmp_product__1_carry__0_n_0,tmp_product__1_carry__0_n_1,tmp_product__1_carry__0_n_2,tmp_product__1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(p_2_in[40:37]),
        .O(NLW_tmp_product__1_carry__0_O_UNCONNECTED[3:0]),
        .S({tmp_product__1_carry__0_i_1__1_n_0,tmp_product__1_carry__0_i_2__1_n_0,tmp_product__1_carry__0_i_3__1_n_0,tmp_product__1_carry__0_i_4__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_carry__0_i_1__1
       (.I0(p_2_in[40]),
        .I1(p_1_in[40]),
        .O(tmp_product__1_carry__0_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_carry__0_i_2__1
       (.I0(p_2_in[39]),
        .I1(p_1_in[39]),
        .O(tmp_product__1_carry__0_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_carry__0_i_3__1
       (.I0(p_2_in[38]),
        .I1(p_1_in[38]),
        .O(tmp_product__1_carry__0_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_carry__0_i_4__1
       (.I0(p_2_in[37]),
        .I1(p_1_in[37]),
        .O(tmp_product__1_carry__0_i_4__1_n_0));
  CARRY4 tmp_product__1_carry__1
       (.CI(tmp_product__1_carry__0_n_0),
        .CO({tmp_product__1_carry__1_n_0,tmp_product__1_carry__1_n_1,tmp_product__1_carry__1_n_2,tmp_product__1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(p_2_in[44:41]),
        .O(NLW_tmp_product__1_carry__1_O_UNCONNECTED[3:0]),
        .S({tmp_product__1_carry__1_i_1__1_n_0,tmp_product__1_carry__1_i_2__1_n_0,tmp_product__1_carry__1_i_3__1_n_0,tmp_product__1_carry__1_i_4__1_n_0}));
  CARRY4 tmp_product__1_carry__10
       (.CI(tmp_product__1_carry__9_n_0),
        .CO({tmp_product__1_carry__10_n_0,tmp_product__1_carry__10_n_1,tmp_product__1_carry__10_n_2,tmp_product__1_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__1_carry__10_i_1__1_n_0,tmp_product__1_carry__10_i_2__1_n_0,tmp_product__1_carry__10_i_3__1_n_0,tmp_product__1_carry__10_i_4__1_n_0}),
        .O(D[7:4]),
        .S({tmp_product__1_carry__10_i_5__1_n_0,tmp_product__1_carry__10_i_6__1_n_0,tmp_product__1_carry__10_i_7__1_n_0,tmp_product__1_carry__10_i_8__1_n_0}));
  LUT4 #(
    .INIT(16'hE00E)) 
    tmp_product__1_carry__10_i_1__1
       (.I0(p_reg__0_n_95),
        .I1(p_1_in[78]),
        .I2(p_reg__0_n_94),
        .I3(p_1_in[79]),
        .O(tmp_product__1_carry__10_i_1__1_n_0));
  LUT4 #(
    .INIT(16'hE00E)) 
    tmp_product__1_carry__10_i_2__1
       (.I0(p_reg__0_n_96),
        .I1(p_1_in[77]),
        .I2(p_reg__0_n_95),
        .I3(p_1_in[78]),
        .O(tmp_product__1_carry__10_i_2__1_n_0));
  LUT4 #(
    .INIT(16'hE00E)) 
    tmp_product__1_carry__10_i_3__1
       (.I0(p_reg__0_n_97),
        .I1(p_1_in[76]),
        .I2(p_reg__0_n_96),
        .I3(p_1_in[77]),
        .O(tmp_product__1_carry__10_i_3__1_n_0));
  LUT4 #(
    .INIT(16'hE00E)) 
    tmp_product__1_carry__10_i_4__1
       (.I0(p_reg__0_n_98),
        .I1(p_1_in[75]),
        .I2(p_reg__0_n_97),
        .I3(p_1_in[76]),
        .O(tmp_product__1_carry__10_i_4__1_n_0));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    tmp_product__1_carry__10_i_5__1
       (.I0(p_1_in[78]),
        .I1(p_reg__0_n_95),
        .I2(p_1_in[80]),
        .I3(p_reg__0_n_93),
        .I4(p_1_in[79]),
        .I5(p_reg__0_n_94),
        .O(tmp_product__1_carry__10_i_5__1_n_0));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    tmp_product__1_carry__10_i_6__1
       (.I0(p_1_in[77]),
        .I1(p_reg__0_n_96),
        .I2(p_1_in[79]),
        .I3(p_reg__0_n_94),
        .I4(p_1_in[78]),
        .I5(p_reg__0_n_95),
        .O(tmp_product__1_carry__10_i_6__1_n_0));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    tmp_product__1_carry__10_i_7__1
       (.I0(p_1_in[76]),
        .I1(p_reg__0_n_97),
        .I2(p_1_in[78]),
        .I3(p_reg__0_n_95),
        .I4(p_1_in[77]),
        .I5(p_reg__0_n_96),
        .O(tmp_product__1_carry__10_i_7__1_n_0));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    tmp_product__1_carry__10_i_8__1
       (.I0(p_1_in[75]),
        .I1(p_reg__0_n_98),
        .I2(p_1_in[77]),
        .I3(p_reg__0_n_96),
        .I4(p_1_in[76]),
        .I5(p_reg__0_n_97),
        .O(tmp_product__1_carry__10_i_8__1_n_0));
  CARRY4 tmp_product__1_carry__11
       (.CI(tmp_product__1_carry__10_n_0),
        .CO({tmp_product__1_carry__11_n_0,tmp_product__1_carry__11_n_1,tmp_product__1_carry__11_n_2,tmp_product__1_carry__11_n_3}),
        .CYINIT(1'b0),
        .DI({p_reg__0_n_90,p_reg__0_n_91,tmp_product__1_carry__11_i_1__1_n_0,tmp_product__1_carry__11_i_2__1_n_0}),
        .O(D[11:8]),
        .S({tmp_product__1_carry__11_i_3__1_n_0,tmp_product__1_carry__11_i_4__1_n_0,tmp_product__1_carry__11_i_5__1_n_0,tmp_product__1_carry__11_i_6__1_n_0}));
  LUT4 #(
    .INIT(16'hDDD4)) 
    tmp_product__1_carry__11_i_1__1
       (.I0(p_1_in[81]),
        .I1(p_reg__0_n_92),
        .I2(p_reg__0_n_93),
        .I3(p_1_in[80]),
        .O(tmp_product__1_carry__11_i_1__1_n_0));
  LUT4 #(
    .INIT(16'hE00E)) 
    tmp_product__1_carry__11_i_2__1
       (.I0(p_reg__0_n_94),
        .I1(p_1_in[79]),
        .I2(p_reg__0_n_93),
        .I3(p_1_in[80]),
        .O(tmp_product__1_carry__11_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__1_carry__11_i_3__1
       (.I0(p_reg__0_n_90),
        .I1(p_reg__0_n_89),
        .O(tmp_product__1_carry__11_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__1_carry__11_i_4__1
       (.I0(p_reg__0_n_91),
        .I1(p_reg__0_n_90),
        .O(tmp_product__1_carry__11_i_4__1_n_0));
  LUT5 #(
    .INIT(32'hE0FE1F01)) 
    tmp_product__1_carry__11_i_5__1
       (.I0(p_1_in[80]),
        .I1(p_reg__0_n_93),
        .I2(p_reg__0_n_92),
        .I3(p_1_in[81]),
        .I4(p_reg__0_n_91),
        .O(tmp_product__1_carry__11_i_5__1_n_0));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    tmp_product__1_carry__11_i_6__1
       (.I0(p_1_in[79]),
        .I1(p_reg__0_n_94),
        .I2(p_1_in[81]),
        .I3(p_reg__0_n_92),
        .I4(p_1_in[80]),
        .I5(p_reg__0_n_93),
        .O(tmp_product__1_carry__11_i_6__1_n_0));
  CARRY4 tmp_product__1_carry__12
       (.CI(tmp_product__1_carry__11_n_0),
        .CO(NLW_tmp_product__1_carry__12_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_product__1_carry__12_O_UNCONNECTED[3:1],D[12]}),
        .S({1'b0,1'b0,1'b0,tmp_product__1_carry__12_i_1__1_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__1_carry__12_i_1__1
       (.I0(p_reg__0_n_89),
        .I1(p_reg__0_n_88),
        .O(tmp_product__1_carry__12_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_carry__1_i_1__1
       (.I0(p_2_in[44]),
        .I1(p_1_in[44]),
        .O(tmp_product__1_carry__1_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_carry__1_i_2__1
       (.I0(p_2_in[43]),
        .I1(p_1_in[43]),
        .O(tmp_product__1_carry__1_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_carry__1_i_3__1
       (.I0(p_2_in[42]),
        .I1(p_1_in[42]),
        .O(tmp_product__1_carry__1_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_carry__1_i_4__1
       (.I0(p_2_in[41]),
        .I1(p_1_in[41]),
        .O(tmp_product__1_carry__1_i_4__1_n_0));
  CARRY4 tmp_product__1_carry__2
       (.CI(tmp_product__1_carry__1_n_0),
        .CO({tmp_product__1_carry__2_n_0,tmp_product__1_carry__2_n_1,tmp_product__1_carry__2_n_2,tmp_product__1_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(p_2_in[48:45]),
        .O(NLW_tmp_product__1_carry__2_O_UNCONNECTED[3:0]),
        .S({tmp_product__1_carry__2_i_1__1_n_0,tmp_product__1_carry__2_i_2__1_n_0,tmp_product__1_carry__2_i_3__1_n_0,tmp_product__1_carry__2_i_4__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_carry__2_i_1__1
       (.I0(p_2_in[48]),
        .I1(p_1_in[48]),
        .O(tmp_product__1_carry__2_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_carry__2_i_2__1
       (.I0(p_2_in[47]),
        .I1(p_1_in[47]),
        .O(tmp_product__1_carry__2_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_carry__2_i_3__1
       (.I0(p_2_in[46]),
        .I1(p_1_in[46]),
        .O(tmp_product__1_carry__2_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_carry__2_i_4__1
       (.I0(p_2_in[45]),
        .I1(p_1_in[45]),
        .O(tmp_product__1_carry__2_i_4__1_n_0));
  CARRY4 tmp_product__1_carry__3
       (.CI(tmp_product__1_carry__2_n_0),
        .CO({tmp_product__1_carry__3_n_0,tmp_product__1_carry__3_n_1,tmp_product__1_carry__3_n_2,tmp_product__1_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__1_carry__3_i_1__1_n_0,p_2_in[51:49]}),
        .O(NLW_tmp_product__1_carry__3_O_UNCONNECTED[3:0]),
        .S({tmp_product__1_carry__3_i_2__1_n_0,tmp_product__1_carry__3_i_3__1_n_0,tmp_product__1_carry__3_i_4__1_n_0,tmp_product__1_carry__3_i_5__1_n_0}));
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product__1_carry__3_i_1__1
       (.I0(p_2_in[52]),
        .I1(\p_reg_n_0_[1] ),
        .I2(p_1_in[52]),
        .O(tmp_product__1_carry__3_i_1__1_n_0));
  (* HLUTNM = "lutpair37" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    tmp_product__1_carry__3_i_2__1
       (.I0(\p_reg_n_0_[1] ),
        .I1(p_1_in[52]),
        .I2(p_2_in[52]),
        .I3(p_1_in[51]),
        .I4(\p_reg_n_0_[0] ),
        .O(tmp_product__1_carry__3_i_2__1_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product__1_carry__3_i_3__1
       (.I0(\p_reg_n_0_[0] ),
        .I1(p_1_in[51]),
        .I2(p_2_in[51]),
        .O(tmp_product__1_carry__3_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_carry__3_i_4__1
       (.I0(p_2_in[50]),
        .I1(p_1_in[50]),
        .O(tmp_product__1_carry__3_i_4__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_carry__3_i_5__1
       (.I0(p_2_in[49]),
        .I1(p_1_in[49]),
        .O(tmp_product__1_carry__3_i_5__1_n_0));
  CARRY4 tmp_product__1_carry__4
       (.CI(tmp_product__1_carry__3_n_0),
        .CO({tmp_product__1_carry__4_n_0,tmp_product__1_carry__4_n_1,tmp_product__1_carry__4_n_2,tmp_product__1_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__1_carry__4_i_1__1_n_0,tmp_product__1_carry__4_i_2__1_n_0,tmp_product__1_carry__4_i_3__1_n_0,tmp_product__1_carry__4_i_4__1_n_0}),
        .O(NLW_tmp_product__1_carry__4_O_UNCONNECTED[3:0]),
        .S({tmp_product__1_carry__4_i_5__1_n_0,tmp_product__1_carry__4_i_6__1_n_0,tmp_product__1_carry__4_i_7__1_n_0,tmp_product__1_carry__4_i_8__1_n_0}));
  (* HLUTNM = "lutpair40" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__1_carry__4_i_1__1
       (.I0(\p_reg_n_0_[4] ),
        .I1(p_1_in[55]),
        .I2(p_2_in[55]),
        .O(tmp_product__1_carry__4_i_1__1_n_0));
  (* HLUTNM = "lutpair39" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__1_carry__4_i_2__1
       (.I0(\p_reg_n_0_[3] ),
        .I1(p_1_in[54]),
        .I2(p_2_in[54]),
        .O(tmp_product__1_carry__4_i_2__1_n_0));
  (* HLUTNM = "lutpair38" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__1_carry__4_i_3__1
       (.I0(\p_reg_n_0_[2] ),
        .I1(p_1_in[53]),
        .I2(p_2_in[53]),
        .O(tmp_product__1_carry__4_i_3__1_n_0));
  (* HLUTNM = "lutpair37" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__1_carry__4_i_4__1
       (.I0(\p_reg_n_0_[1] ),
        .I1(p_1_in[52]),
        .I2(p_2_in[52]),
        .O(tmp_product__1_carry__4_i_4__1_n_0));
  (* HLUTNM = "lutpair41" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__1_carry__4_i_5__1
       (.I0(\p_reg_n_0_[5] ),
        .I1(p_1_in[56]),
        .I2(p_2_in[56]),
        .I3(tmp_product__1_carry__4_i_1__1_n_0),
        .O(tmp_product__1_carry__4_i_5__1_n_0));
  (* HLUTNM = "lutpair40" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__1_carry__4_i_6__1
       (.I0(\p_reg_n_0_[4] ),
        .I1(p_1_in[55]),
        .I2(p_2_in[55]),
        .I3(tmp_product__1_carry__4_i_2__1_n_0),
        .O(tmp_product__1_carry__4_i_6__1_n_0));
  (* HLUTNM = "lutpair39" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__1_carry__4_i_7__1
       (.I0(\p_reg_n_0_[3] ),
        .I1(p_1_in[54]),
        .I2(p_2_in[54]),
        .I3(tmp_product__1_carry__4_i_3__1_n_0),
        .O(tmp_product__1_carry__4_i_7__1_n_0));
  (* HLUTNM = "lutpair38" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__1_carry__4_i_8__1
       (.I0(\p_reg_n_0_[2] ),
        .I1(p_1_in[53]),
        .I2(p_2_in[53]),
        .I3(tmp_product__1_carry__4_i_4__1_n_0),
        .O(tmp_product__1_carry__4_i_8__1_n_0));
  CARRY4 tmp_product__1_carry__5
       (.CI(tmp_product__1_carry__4_n_0),
        .CO({tmp_product__1_carry__5_n_0,tmp_product__1_carry__5_n_1,tmp_product__1_carry__5_n_2,tmp_product__1_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__1_carry__5_i_1__1_n_0,tmp_product__1_carry__5_i_2__1_n_0,tmp_product__1_carry__5_i_3__1_n_0,tmp_product__1_carry__5_i_4__1_n_0}),
        .O(NLW_tmp_product__1_carry__5_O_UNCONNECTED[3:0]),
        .S({tmp_product__1_carry__5_i_5__1_n_0,tmp_product__1_carry__5_i_6__1_n_0,tmp_product__1_carry__5_i_7__1_n_0,tmp_product__1_carry__5_i_8__1_n_0}));
  (* HLUTNM = "lutpair44" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__1_carry__5_i_1__1
       (.I0(\p_reg_n_0_[8] ),
        .I1(p_1_in[59]),
        .I2(p_2_in[59]),
        .O(tmp_product__1_carry__5_i_1__1_n_0));
  (* HLUTNM = "lutpair43" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__1_carry__5_i_2__1
       (.I0(\p_reg_n_0_[7] ),
        .I1(p_1_in[58]),
        .I2(p_2_in[58]),
        .O(tmp_product__1_carry__5_i_2__1_n_0));
  (* HLUTNM = "lutpair42" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__1_carry__5_i_3__1
       (.I0(\p_reg_n_0_[6] ),
        .I1(p_1_in[57]),
        .I2(p_2_in[57]),
        .O(tmp_product__1_carry__5_i_3__1_n_0));
  (* HLUTNM = "lutpair41" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__1_carry__5_i_4__1
       (.I0(\p_reg_n_0_[5] ),
        .I1(p_1_in[56]),
        .I2(p_2_in[56]),
        .O(tmp_product__1_carry__5_i_4__1_n_0));
  (* HLUTNM = "lutpair45" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__1_carry__5_i_5__1
       (.I0(\p_reg_n_0_[9] ),
        .I1(p_1_in[60]),
        .I2(p_2_in[60]),
        .I3(tmp_product__1_carry__5_i_1__1_n_0),
        .O(tmp_product__1_carry__5_i_5__1_n_0));
  (* HLUTNM = "lutpair44" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__1_carry__5_i_6__1
       (.I0(\p_reg_n_0_[8] ),
        .I1(p_1_in[59]),
        .I2(p_2_in[59]),
        .I3(tmp_product__1_carry__5_i_2__1_n_0),
        .O(tmp_product__1_carry__5_i_6__1_n_0));
  (* HLUTNM = "lutpair43" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__1_carry__5_i_7__1
       (.I0(\p_reg_n_0_[7] ),
        .I1(p_1_in[58]),
        .I2(p_2_in[58]),
        .I3(tmp_product__1_carry__5_i_3__1_n_0),
        .O(tmp_product__1_carry__5_i_7__1_n_0));
  (* HLUTNM = "lutpair42" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__1_carry__5_i_8__1
       (.I0(\p_reg_n_0_[6] ),
        .I1(p_1_in[57]),
        .I2(p_2_in[57]),
        .I3(tmp_product__1_carry__5_i_4__1_n_0),
        .O(tmp_product__1_carry__5_i_8__1_n_0));
  CARRY4 tmp_product__1_carry__6
       (.CI(tmp_product__1_carry__5_n_0),
        .CO({tmp_product__1_carry__6_n_0,tmp_product__1_carry__6_n_1,tmp_product__1_carry__6_n_2,tmp_product__1_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__1_carry__6_i_1__1_n_0,tmp_product__1_carry__6_i_2__1_n_0,tmp_product__1_carry__6_i_3__1_n_0,tmp_product__1_carry__6_i_4__1_n_0}),
        .O(NLW_tmp_product__1_carry__6_O_UNCONNECTED[3:0]),
        .S({tmp_product__1_carry__6_i_5__1_n_0,tmp_product__1_carry__6_i_6__1_n_0,tmp_product__1_carry__6_i_7__1_n_0,tmp_product__1_carry__6_i_8__1_n_0}));
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product__1_carry__6_i_1__1
       (.I0(p_2_in[64]),
        .I1(p_1_in[64]),
        .I2(\p_reg_n_0_[13] ),
        .O(tmp_product__1_carry__6_i_1__1_n_0));
  (* HLUTNM = "lutpair47" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__1_carry__6_i_2__1
       (.I0(\p_reg_n_0_[11] ),
        .I1(p_1_in[62]),
        .I2(p_2_in[62]),
        .O(tmp_product__1_carry__6_i_2__1_n_0));
  (* HLUTNM = "lutpair46" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__1_carry__6_i_3__1
       (.I0(\p_reg_n_0_[10] ),
        .I1(p_1_in[61]),
        .I2(p_2_in[61]),
        .O(tmp_product__1_carry__6_i_3__1_n_0));
  (* HLUTNM = "lutpair45" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product__1_carry__6_i_4__1
       (.I0(\p_reg_n_0_[9] ),
        .I1(p_1_in[60]),
        .I2(p_2_in[60]),
        .O(tmp_product__1_carry__6_i_4__1_n_0));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    tmp_product__1_carry__6_i_5__1
       (.I0(p_2_in[64]),
        .I1(p_1_in[64]),
        .I2(\p_reg_n_0_[13] ),
        .I3(p_2_in[63]),
        .I4(p_1_in[63]),
        .I5(\p_reg_n_0_[12] ),
        .O(tmp_product__1_carry__6_i_5__1_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__1_carry__6_i_6__1
       (.I0(tmp_product__1_carry__6_i_2__1_n_0),
        .I1(p_1_in[63]),
        .I2(\p_reg_n_0_[12] ),
        .I3(p_2_in[63]),
        .O(tmp_product__1_carry__6_i_6__1_n_0));
  (* HLUTNM = "lutpair47" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__1_carry__6_i_7__1
       (.I0(\p_reg_n_0_[11] ),
        .I1(p_1_in[62]),
        .I2(p_2_in[62]),
        .I3(tmp_product__1_carry__6_i_3__1_n_0),
        .O(tmp_product__1_carry__6_i_7__1_n_0));
  (* HLUTNM = "lutpair46" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    tmp_product__1_carry__6_i_8__1
       (.I0(\p_reg_n_0_[10] ),
        .I1(p_1_in[61]),
        .I2(p_2_in[61]),
        .I3(tmp_product__1_carry__6_i_4__1_n_0),
        .O(tmp_product__1_carry__6_i_8__1_n_0));
  CARRY4 tmp_product__1_carry__7
       (.CI(tmp_product__1_carry__6_n_0),
        .CO({tmp_product__1_carry__7_n_0,tmp_product__1_carry__7_n_1,tmp_product__1_carry__7_n_2,tmp_product__1_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__1_carry__7_i_1__1_n_0,tmp_product__1_carry__7_i_2__1_n_0,tmp_product__1_carry__7_i_3__1_n_0,tmp_product__1_carry__7_i_4__1_n_0}),
        .O(NLW_tmp_product__1_carry__7_O_UNCONNECTED[3:0]),
        .S({tmp_product__1_carry__7_i_5__1_n_0,tmp_product__1_carry__7_i_6__1_n_0,tmp_product__1_carry__7_i_7__1_n_0,tmp_product__1_carry__7_i_8__1_n_0}));
  LUT4 #(
    .INIT(16'hE00E)) 
    tmp_product__1_carry__7_i_1__1
       (.I0(\p_reg_n_0_[15] ),
        .I1(p_1_in[66]),
        .I2(\p_reg_n_0_[16] ),
        .I3(p_1_in[67]),
        .O(tmp_product__1_carry__7_i_1__1_n_0));
  LUT4 #(
    .INIT(16'hE00E)) 
    tmp_product__1_carry__7_i_2__1
       (.I0(\p_reg_n_0_[14] ),
        .I1(p_1_in[65]),
        .I2(\p_reg_n_0_[15] ),
        .I3(p_1_in[66]),
        .O(tmp_product__1_carry__7_i_2__1_n_0));
  LUT4 #(
    .INIT(16'hE00E)) 
    tmp_product__1_carry__7_i_3__1
       (.I0(\p_reg_n_0_[13] ),
        .I1(p_1_in[64]),
        .I2(\p_reg_n_0_[14] ),
        .I3(p_1_in[65]),
        .O(tmp_product__1_carry__7_i_3__1_n_0));
  LUT3 #(
    .INIT(8'h09)) 
    tmp_product__1_carry__7_i_4__1
       (.I0(\p_reg_n_0_[13] ),
        .I1(p_1_in[64]),
        .I2(p_2_in[64]),
        .O(tmp_product__1_carry__7_i_4__1_n_0));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    tmp_product__1_carry__7_i_5__1
       (.I0(p_1_in[66]),
        .I1(\p_reg_n_0_[15] ),
        .I2(p_1_in[68]),
        .I3(p_reg__0_n_105),
        .I4(p_1_in[67]),
        .I5(\p_reg_n_0_[16] ),
        .O(tmp_product__1_carry__7_i_5__1_n_0));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    tmp_product__1_carry__7_i_6__1
       (.I0(p_1_in[65]),
        .I1(\p_reg_n_0_[14] ),
        .I2(p_1_in[67]),
        .I3(\p_reg_n_0_[16] ),
        .I4(p_1_in[66]),
        .I5(\p_reg_n_0_[15] ),
        .O(tmp_product__1_carry__7_i_6__1_n_0));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    tmp_product__1_carry__7_i_7__1
       (.I0(p_1_in[64]),
        .I1(\p_reg_n_0_[13] ),
        .I2(p_1_in[66]),
        .I3(\p_reg_n_0_[15] ),
        .I4(p_1_in[65]),
        .I5(\p_reg_n_0_[14] ),
        .O(tmp_product__1_carry__7_i_7__1_n_0));
  LUT5 #(
    .INIT(32'h693C3C96)) 
    tmp_product__1_carry__7_i_8__1
       (.I0(p_2_in[64]),
        .I1(p_1_in[65]),
        .I2(\p_reg_n_0_[14] ),
        .I3(p_1_in[64]),
        .I4(\p_reg_n_0_[13] ),
        .O(tmp_product__1_carry__7_i_8__1_n_0));
  CARRY4 tmp_product__1_carry__8
       (.CI(tmp_product__1_carry__7_n_0),
        .CO({tmp_product__1_carry__8_n_0,tmp_product__1_carry__8_n_1,tmp_product__1_carry__8_n_2,tmp_product__1_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__1_carry__8_i_1__1_n_0,tmp_product__1_carry__8_i_2__1_n_0,tmp_product__1_carry__8_i_3__1_n_0,tmp_product__1_carry__8_i_4__1_n_0}),
        .O(NLW_tmp_product__1_carry__8_O_UNCONNECTED[3:0]),
        .S({tmp_product__1_carry__8_i_5__1_n_0,tmp_product__1_carry__8_i_6__1_n_0,tmp_product__1_carry__8_i_7__1_n_0,tmp_product__1_carry__8_i_8__1_n_0}));
  LUT4 #(
    .INIT(16'hE00E)) 
    tmp_product__1_carry__8_i_1__1
       (.I0(p_reg__0_n_103),
        .I1(p_1_in[70]),
        .I2(p_reg__0_n_102),
        .I3(p_1_in[71]),
        .O(tmp_product__1_carry__8_i_1__1_n_0));
  LUT4 #(
    .INIT(16'hE00E)) 
    tmp_product__1_carry__8_i_2__1
       (.I0(p_reg__0_n_104),
        .I1(p_1_in[69]),
        .I2(p_reg__0_n_103),
        .I3(p_1_in[70]),
        .O(tmp_product__1_carry__8_i_2__1_n_0));
  LUT4 #(
    .INIT(16'hE00E)) 
    tmp_product__1_carry__8_i_3__1
       (.I0(p_reg__0_n_105),
        .I1(p_1_in[68]),
        .I2(p_reg__0_n_104),
        .I3(p_1_in[69]),
        .O(tmp_product__1_carry__8_i_3__1_n_0));
  LUT4 #(
    .INIT(16'hE00E)) 
    tmp_product__1_carry__8_i_4__1
       (.I0(\p_reg_n_0_[16] ),
        .I1(p_1_in[67]),
        .I2(p_reg__0_n_105),
        .I3(p_1_in[68]),
        .O(tmp_product__1_carry__8_i_4__1_n_0));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    tmp_product__1_carry__8_i_5__1
       (.I0(p_1_in[70]),
        .I1(p_reg__0_n_103),
        .I2(p_1_in[72]),
        .I3(p_reg__0_n_101),
        .I4(p_1_in[71]),
        .I5(p_reg__0_n_102),
        .O(tmp_product__1_carry__8_i_5__1_n_0));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    tmp_product__1_carry__8_i_6__1
       (.I0(p_1_in[69]),
        .I1(p_reg__0_n_104),
        .I2(p_1_in[71]),
        .I3(p_reg__0_n_102),
        .I4(p_1_in[70]),
        .I5(p_reg__0_n_103),
        .O(tmp_product__1_carry__8_i_6__1_n_0));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    tmp_product__1_carry__8_i_7__1
       (.I0(p_1_in[68]),
        .I1(p_reg__0_n_105),
        .I2(p_1_in[70]),
        .I3(p_reg__0_n_103),
        .I4(p_1_in[69]),
        .I5(p_reg__0_n_104),
        .O(tmp_product__1_carry__8_i_7__1_n_0));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    tmp_product__1_carry__8_i_8__1
       (.I0(p_1_in[67]),
        .I1(\p_reg_n_0_[16] ),
        .I2(p_1_in[69]),
        .I3(p_reg__0_n_104),
        .I4(p_1_in[68]),
        .I5(p_reg__0_n_105),
        .O(tmp_product__1_carry__8_i_8__1_n_0));
  CARRY4 tmp_product__1_carry__9
       (.CI(tmp_product__1_carry__8_n_0),
        .CO({tmp_product__1_carry__9_n_0,tmp_product__1_carry__9_n_1,tmp_product__1_carry__9_n_2,tmp_product__1_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__1_carry__9_i_1__1_n_0,tmp_product__1_carry__9_i_2__1_n_0,tmp_product__1_carry__9_i_3__1_n_0,tmp_product__1_carry__9_i_4__1_n_0}),
        .O(D[3:0]),
        .S({tmp_product__1_carry__9_i_5__1_n_0,tmp_product__1_carry__9_i_6__1_n_0,tmp_product__1_carry__9_i_7__1_n_0,tmp_product__1_carry__9_i_8__1_n_0}));
  LUT4 #(
    .INIT(16'hE00E)) 
    tmp_product__1_carry__9_i_1__1
       (.I0(p_reg__0_n_99),
        .I1(p_1_in[74]),
        .I2(p_reg__0_n_98),
        .I3(p_1_in[75]),
        .O(tmp_product__1_carry__9_i_1__1_n_0));
  LUT4 #(
    .INIT(16'hE00E)) 
    tmp_product__1_carry__9_i_2__1
       (.I0(p_reg__0_n_100),
        .I1(p_1_in[73]),
        .I2(p_reg__0_n_99),
        .I3(p_1_in[74]),
        .O(tmp_product__1_carry__9_i_2__1_n_0));
  LUT4 #(
    .INIT(16'hE00E)) 
    tmp_product__1_carry__9_i_3__1
       (.I0(p_reg__0_n_101),
        .I1(p_1_in[72]),
        .I2(p_reg__0_n_100),
        .I3(p_1_in[73]),
        .O(tmp_product__1_carry__9_i_3__1_n_0));
  LUT4 #(
    .INIT(16'hE00E)) 
    tmp_product__1_carry__9_i_4__1
       (.I0(p_reg__0_n_102),
        .I1(p_1_in[71]),
        .I2(p_reg__0_n_101),
        .I3(p_1_in[72]),
        .O(tmp_product__1_carry__9_i_4__1_n_0));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    tmp_product__1_carry__9_i_5__1
       (.I0(p_1_in[74]),
        .I1(p_reg__0_n_99),
        .I2(p_1_in[76]),
        .I3(p_reg__0_n_97),
        .I4(p_1_in[75]),
        .I5(p_reg__0_n_98),
        .O(tmp_product__1_carry__9_i_5__1_n_0));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    tmp_product__1_carry__9_i_6__1
       (.I0(p_1_in[73]),
        .I1(p_reg__0_n_100),
        .I2(p_1_in[75]),
        .I3(p_reg__0_n_98),
        .I4(p_1_in[74]),
        .I5(p_reg__0_n_99),
        .O(tmp_product__1_carry__9_i_6__1_n_0));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    tmp_product__1_carry__9_i_7__1
       (.I0(p_1_in[72]),
        .I1(p_reg__0_n_101),
        .I2(p_1_in[74]),
        .I3(p_reg__0_n_99),
        .I4(p_1_in[73]),
        .I5(p_reg__0_n_100),
        .O(tmp_product__1_carry__9_i_7__1_n_0));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    tmp_product__1_carry__9_i_8__1
       (.I0(p_1_in[71]),
        .I1(p_reg__0_n_102),
        .I2(p_1_in[73]),
        .I3(p_reg__0_n_100),
        .I4(p_1_in[72]),
        .I5(p_reg__0_n_101),
        .O(tmp_product__1_carry__9_i_8__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_carry_i_1__1
       (.I0(p_2_in[36]),
        .I1(p_1_in[36]),
        .O(tmp_product__1_carry_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_carry_i_2__1
       (.I0(p_2_in[35]),
        .I1(p_1_in[35]),
        .O(tmp_product__1_carry_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_carry_i_3__1
       (.I0(p_2_in[34]),
        .I1(p_1_in[34]),
        .O(tmp_product__1_carry_i_3__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 9}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__2_OVERFLOW_UNCONNECTED),
        .P(NLW_tmp_product__2_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__1_n_106,tmp_product__1_n_107,tmp_product__1_n_108,tmp_product__1_n_109,tmp_product__1_n_110,tmp_product__1_n_111,tmp_product__1_n_112,tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145,tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153}),
        .PCOUT({tmp_product__2_n_106,tmp_product__2_n_107,tmp_product__2_n_108,tmp_product__2_n_109,tmp_product__2_n_110,tmp_product__2_n_111,tmp_product__2_n_112,tmp_product__2_n_113,tmp_product__2_n_114,tmp_product__2_n_115,tmp_product__2_n_116,tmp_product__2_n_117,tmp_product__2_n_118,tmp_product__2_n_119,tmp_product__2_n_120,tmp_product__2_n_121,tmp_product__2_n_122,tmp_product__2_n_123,tmp_product__2_n_124,tmp_product__2_n_125,tmp_product__2_n_126,tmp_product__2_n_127,tmp_product__2_n_128,tmp_product__2_n_129,tmp_product__2_n_130,tmp_product__2_n_131,tmp_product__2_n_132,tmp_product__2_n_133,tmp_product__2_n_134,tmp_product__2_n_135,tmp_product__2_n_136,tmp_product__2_n_137,tmp_product__2_n_138,tmp_product__2_n_139,tmp_product__2_n_140,tmp_product__2_n_141,tmp_product__2_n_142,tmp_product__2_n_143,tmp_product__2_n_144,tmp_product__2_n_145,tmp_product__2_n_146,tmp_product__2_n_147,tmp_product__2_n_148,tmp_product__2_n_149,tmp_product__2_n_150,tmp_product__2_n_151,tmp_product__2_n_152,tmp_product__2_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__2_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 9}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__3
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,O,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__3_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__3_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__3_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__3_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__3_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__3_OVERFLOW_UNCONNECTED),
        .P({tmp_product__3_n_58,tmp_product__3_n_59,tmp_product__3_n_60,tmp_product__3_n_61,tmp_product__3_n_62,tmp_product__3_n_63,tmp_product__3_n_64,tmp_product__3_n_65,tmp_product__3_n_66,tmp_product__3_n_67,tmp_product__3_n_68,tmp_product__3_n_69,tmp_product__3_n_70,tmp_product__3_n_71,tmp_product__3_n_72,tmp_product__3_n_73,tmp_product__3_n_74,tmp_product__3_n_75,tmp_product__3_n_76,tmp_product__3_n_77,tmp_product__3_n_78,tmp_product__3_n_79,tmp_product__3_n_80,tmp_product__3_n_81,tmp_product__3_n_82,tmp_product__3_n_83,tmp_product__3_n_84,tmp_product__3_n_85,tmp_product__3_n_86,tmp_product__3_n_87,tmp_product__3_n_88,tmp_product__3_n_89,tmp_product__3_n_90,tmp_product__3_n_91,tmp_product__3_n_92,tmp_product__3_n_93,tmp_product__3_n_94,tmp_product__3_n_95,tmp_product__3_n_96,tmp_product__3_n_97,tmp_product__3_n_98,tmp_product__3_n_99,tmp_product__3_n_100,tmp_product__3_n_101,tmp_product__3_n_102,tmp_product__3_n_103,tmp_product__3_n_104,tmp_product__3_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__3_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__3_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__3_n_106,tmp_product__3_n_107,tmp_product__3_n_108,tmp_product__3_n_109,tmp_product__3_n_110,tmp_product__3_n_111,tmp_product__3_n_112,tmp_product__3_n_113,tmp_product__3_n_114,tmp_product__3_n_115,tmp_product__3_n_116,tmp_product__3_n_117,tmp_product__3_n_118,tmp_product__3_n_119,tmp_product__3_n_120,tmp_product__3_n_121,tmp_product__3_n_122,tmp_product__3_n_123,tmp_product__3_n_124,tmp_product__3_n_125,tmp_product__3_n_126,tmp_product__3_n_127,tmp_product__3_n_128,tmp_product__3_n_129,tmp_product__3_n_130,tmp_product__3_n_131,tmp_product__3_n_132,tmp_product__3_n_133,tmp_product__3_n_134,tmp_product__3_n_135,tmp_product__3_n_136,tmp_product__3_n_137,tmp_product__3_n_138,tmp_product__3_n_139,tmp_product__3_n_140,tmp_product__3_n_141,tmp_product__3_n_142,tmp_product__3_n_143,tmp_product__3_n_144,tmp_product__3_n_145,tmp_product__3_n_146,tmp_product__3_n_147,tmp_product__3_n_148,tmp_product__3_n_149,tmp_product__3_n_150,tmp_product__3_n_151,tmp_product__3_n_152,tmp_product__3_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__3_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 9}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__4
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,O,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__4_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__4_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__4_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__4_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__4_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__4_OVERFLOW_UNCONNECTED),
        .P(NLW_tmp_product__4_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_tmp_product__4_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__4_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__3_n_106,tmp_product__3_n_107,tmp_product__3_n_108,tmp_product__3_n_109,tmp_product__3_n_110,tmp_product__3_n_111,tmp_product__3_n_112,tmp_product__3_n_113,tmp_product__3_n_114,tmp_product__3_n_115,tmp_product__3_n_116,tmp_product__3_n_117,tmp_product__3_n_118,tmp_product__3_n_119,tmp_product__3_n_120,tmp_product__3_n_121,tmp_product__3_n_122,tmp_product__3_n_123,tmp_product__3_n_124,tmp_product__3_n_125,tmp_product__3_n_126,tmp_product__3_n_127,tmp_product__3_n_128,tmp_product__3_n_129,tmp_product__3_n_130,tmp_product__3_n_131,tmp_product__3_n_132,tmp_product__3_n_133,tmp_product__3_n_134,tmp_product__3_n_135,tmp_product__3_n_136,tmp_product__3_n_137,tmp_product__3_n_138,tmp_product__3_n_139,tmp_product__3_n_140,tmp_product__3_n_141,tmp_product__3_n_142,tmp_product__3_n_143,tmp_product__3_n_144,tmp_product__3_n_145,tmp_product__3_n_146,tmp_product__3_n_147,tmp_product__3_n_148,tmp_product__3_n_149,tmp_product__3_n_150,tmp_product__3_n_151,tmp_product__3_n_152,tmp_product__3_n_153}),
        .PCOUT({tmp_product__4_n_106,tmp_product__4_n_107,tmp_product__4_n_108,tmp_product__4_n_109,tmp_product__4_n_110,tmp_product__4_n_111,tmp_product__4_n_112,tmp_product__4_n_113,tmp_product__4_n_114,tmp_product__4_n_115,tmp_product__4_n_116,tmp_product__4_n_117,tmp_product__4_n_118,tmp_product__4_n_119,tmp_product__4_n_120,tmp_product__4_n_121,tmp_product__4_n_122,tmp_product__4_n_123,tmp_product__4_n_124,tmp_product__4_n_125,tmp_product__4_n_126,tmp_product__4_n_127,tmp_product__4_n_128,tmp_product__4_n_129,tmp_product__4_n_130,tmp_product__4_n_131,tmp_product__4_n_132,tmp_product__4_n_133,tmp_product__4_n_134,tmp_product__4_n_135,tmp_product__4_n_136,tmp_product__4_n_137,tmp_product__4_n_138,tmp_product__4_n_139,tmp_product__4_n_140,tmp_product__4_n_141,tmp_product__4_n_142,tmp_product__4_n_143,tmp_product__4_n_144,tmp_product__4_n_145,tmp_product__4_n_146,tmp_product__4_n_147,tmp_product__4_n_148,tmp_product__4_n_149,tmp_product__4_n_150,tmp_product__4_n_151,tmp_product__4_n_152,tmp_product__4_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__4_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_100__1
       (.I0(Q[2]),
        .O(p_reg__2_3[0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_101__1
       (.I0(Q[2]),
        .O(p_reg__2_4[2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_102__1
       (.I0(Q[1]),
        .O(p_reg__2_4[1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_103__1
       (.I0(Q[0]),
        .O(p_reg__2_4[0]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_104__1
       (.I0(Q[7]),
        .I1(Q[10]),
        .O(p_reg__2_2[3]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_105__1
       (.I0(Q[6]),
        .I1(Q[9]),
        .O(p_reg__2_2[2]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_106__1
       (.I0(Q[5]),
        .I1(Q[8]),
        .O(p_reg__2_2[1]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_107__1
       (.I0(Q[4]),
        .I1(Q[7]),
        .O(p_reg__2_2[0]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_108__1
       (.I0(Q[4]),
        .I1(Q[6]),
        .O(p_reg__2_0[3]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_109__1
       (.I0(Q[3]),
        .I1(Q[5]),
        .O(p_reg__2_0[2]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_110__1
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(p_reg__2_0[1]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_111__1
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(p_reg__2_0[0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_112__1
       (.I0(Q[1]),
        .O(p_reg__2_11[1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_113__1
       (.I0(Q[0]),
        .O(p_reg__2_11[0]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_114__1
       (.I0(Q[3]),
        .I1(Q[6]),
        .O(p_reg__2_1[3]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_115__1
       (.I0(Q[2]),
        .I1(Q[5]),
        .O(p_reg__2_1[2]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_116__1
       (.I0(Q[1]),
        .I1(Q[4]),
        .O(p_reg__2_1[1]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_117__1
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(p_reg__2_1[0]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_118__1
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_119__1
       (.I0(Q[1]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_120__1
       (.I0(Q[0]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_121__1
       (.I0(Q[2]),
        .O(p_reg__2_10[2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_122__1
       (.I0(Q[1]),
        .O(p_reg__2_10[1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_123__1
       (.I0(Q[0]),
        .O(p_reg__2_10[0]));
  LUT5 #(
    .INIT(32'hFF969600)) 
    tmp_product_i_14__1
       (.I0(\r_V_reg_94_reg[22] [0]),
        .I1(\r_V_reg_94_reg[18]_1 [1]),
        .I2(\r_V_reg_94_reg[19]_0 [0]),
        .I3(p_reg__2_9),
        .I4(\r_V_reg_94_reg[24] [1]),
        .O(p_reg__2_5[3]));
  LUT5 #(
    .INIT(32'hFEEAA880)) 
    tmp_product_i_15__1
       (.I0(\r_V_reg_94_reg[24] [0]),
        .I1(\r_V_reg_94_reg[18] [2]),
        .I2(\r_V_reg_94_reg[18]_0 [1]),
        .I3(\r_V_reg_94_reg[23] [3]),
        .I4(p_reg__2_8),
        .O(p_reg__2_5[2]));
  LUT5 #(
    .INIT(32'hFEEAA880)) 
    tmp_product_i_16__1
       (.I0(\r_V_reg_94_reg[20] [3]),
        .I1(\r_V_reg_94_reg[18] [1]),
        .I2(\r_V_reg_94_reg[23] [2]),
        .I3(\r_V_reg_94_reg[18]_0 [0]),
        .I4(p_reg__2_7),
        .O(p_reg__2_5[1]));
  LUT6 #(
    .INIT(64'hEA8080EA80EAEA80)) 
    tmp_product_i_17__1
       (.I0(\r_V_reg_94_reg[20] [2]),
        .I1(\r_V_reg_94_reg[23] [1]),
        .I2(\r_V_reg_94_reg[18] [0]),
        .I3(\r_V_reg_94_reg[18]_0 [0]),
        .I4(\r_V_reg_94_reg[23] [2]),
        .I5(\r_V_reg_94_reg[18] [1]),
        .O(p_reg__2_5[0]));
  LUT5 #(
    .INIT(32'h80EAEA80)) 
    tmp_product_i_22__1
       (.I0(\r_V_reg_94_reg[20] [1]),
        .I1(\r_V_reg_94_reg[17] [2]),
        .I2(\r_V_reg_94_reg[23] [0]),
        .I3(\r_V_reg_94_reg[23] [1]),
        .I4(\r_V_reg_94_reg[18] [0]),
        .O(DI[2]));
  LUT5 #(
    .INIT(32'h80EAEA80)) 
    tmp_product_i_23__1
       (.I0(\r_V_reg_94_reg[20] [0]),
        .I1(\r_V_reg_94_reg[17] [1]),
        .I2(\r_V_reg_94_reg[19] [1]),
        .I3(\r_V_reg_94_reg[23] [0]),
        .I4(\r_V_reg_94_reg[17] [2]),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'h80EAEA80)) 
    tmp_product_i_24__1
       (.I0(\r_V_reg_94_reg[16] ),
        .I1(\r_V_reg_94_reg[17] [0]),
        .I2(\r_V_reg_94_reg[19] [0]),
        .I3(\r_V_reg_94_reg[19] [1]),
        .I4(\r_V_reg_94_reg[17] [1]),
        .O(DI[0]));
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product_i_46__1
       (.I0(\r_V_reg_94_reg[26]_2 [0]),
        .I1(\r_V_reg_94_reg[22]_0 [1]),
        .I2(\r_V_reg_94_reg[23]_0 [0]),
        .O(p_reg__1__0_13));
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product_i_48__1
       (.I0(\r_V_reg_94_reg[22] [3]),
        .I1(\r_V_reg_94_reg[22]_0 [0]),
        .I2(\r_V_reg_94_reg[19]_0 [3]),
        .O(p_reg__1__0_12));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product_i_49__1
       (.I0(\r_V_reg_94_reg[22] [1]),
        .I1(\r_V_reg_94_reg[19]_0 [1]),
        .I2(\r_V_reg_94_reg[18]_1 [2]),
        .O(p_reg__1__0_11));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product_i_51__1
       (.I0(\r_V_reg_94_reg[22] [1]),
        .I1(\r_V_reg_94_reg[18]_1 [2]),
        .I2(\r_V_reg_94_reg[19]_0 [1]),
        .O(p_reg__1__0_10));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product_i_52__1
       (.I0(\r_V_reg_94_reg[26]_2 [1]),
        .I1(\r_V_reg_94_reg[22]_0 [2]),
        .I2(\r_V_reg_94_reg[23]_0 [1]),
        .O(p_reg__1__0_15));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    tmp_product_i_55__1
       (.I0(\r_V_reg_94_reg[18]_1 [0]),
        .I1(\r_V_reg_94_reg[18]_0 [2]),
        .I2(\r_V_reg_94_reg[18] [3]),
        .O(p_reg__2_9));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product_i_59__1
       (.I0(\r_V_reg_94_reg[18] [3]),
        .I1(\r_V_reg_94_reg[18]_1 [0]),
        .I2(\r_V_reg_94_reg[18]_0 [2]),
        .O(p_reg__2_8));
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product_i_61__1
       (.I0(\r_V_reg_94_reg[18] [2]),
        .I1(\r_V_reg_94_reg[23] [3]),
        .I2(\r_V_reg_94_reg[18]_0 [1]),
        .O(p_reg__2_7));
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product_i_65__1
       (.I0(\r_V_reg_94_reg[18] [1]),
        .I1(\r_V_reg_94_reg[23] [2]),
        .I2(\r_V_reg_94_reg[18]_0 [0]),
        .O(p_reg__2_6));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_67__1
       (.I0(Q[10]),
        .O(p_reg__1__0_20[1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_68__1
       (.I0(Q[9]),
        .O(p_reg__1__0_20[0]));
  LUT5 #(
    .INIT(32'hFEEAA880)) 
    tmp_product_i_6__1
       (.I0(\r_V_reg_94_reg[26]_1 [1]),
        .I1(\r_V_reg_94_reg[22]_0 [0]),
        .I2(\r_V_reg_94_reg[19]_0 [3]),
        .I3(\r_V_reg_94_reg[22] [3]),
        .I4(p_reg__1__0_13),
        .O(p_reg__1__0_9[3]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_73__1
       (.I0(Q[3]),
        .I1(Q[6]),
        .O(p_reg__1__0_3[3]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_74__1
       (.I0(Q[2]),
        .I1(Q[5]),
        .O(p_reg__1__0_3[2]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_75__1
       (.I0(Q[1]),
        .I1(Q[4]),
        .O(p_reg__1__0_3[1]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_76__1
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(p_reg__1__0_3[0]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_77__1
       (.I0(Q[6]),
        .I1(Q[9]),
        .O(p_reg__1__0_6[3]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_78__1
       (.I0(Q[5]),
        .I1(Q[8]),
        .O(p_reg__1__0_6[2]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_79__1
       (.I0(Q[4]),
        .I1(Q[7]),
        .O(p_reg__1__0_6[1]));
  LUT5 #(
    .INIT(32'hFEEAA880)) 
    tmp_product_i_7__1
       (.I0(\r_V_reg_94_reg[26]_1 [0]),
        .I1(\r_V_reg_94_reg[18]_1 [3]),
        .I2(\r_V_reg_94_reg[19]_0 [2]),
        .I3(\r_V_reg_94_reg[22] [2]),
        .I4(p_reg__1__0_12),
        .O(p_reg__1__0_9[2]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_80__1
       (.I0(Q[3]),
        .I1(Q[6]),
        .O(p_reg__1__0_6[0]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_85__1
       (.I0(Q[8]),
        .I1(Q[10]),
        .O(p_reg__1__0_5[3]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_86__1
       (.I0(Q[7]),
        .I1(Q[9]),
        .O(p_reg__1__0_5[2]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_87__1
       (.I0(Q[6]),
        .I1(Q[8]),
        .O(p_reg__1__0_5[1]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_88__1
       (.I0(Q[5]),
        .I1(Q[7]),
        .O(p_reg__1__0_5[0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_89__1
       (.I0(Q[10]),
        .O(p_reg__1__0_7[3]));
  LUT5 #(
    .INIT(32'hFF969600)) 
    tmp_product_i_8__1
       (.I0(\r_V_reg_94_reg[22] [2]),
        .I1(\r_V_reg_94_reg[18]_1 [3]),
        .I2(\r_V_reg_94_reg[19]_0 [2]),
        .I3(p_reg__1__0_11),
        .I4(\r_V_reg_94_reg[24] [3]),
        .O(p_reg__1__0_9[1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_90__1
       (.I0(Q[9]),
        .O(p_reg__1__0_7[2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_91__1
       (.I0(Q[8]),
        .O(p_reg__1__0_7[1]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_92__1
       (.I0(Q[7]),
        .I1(Q[10]),
        .O(p_reg__1__0_7[0]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_93__1
       (.I0(Q[7]),
        .I1(Q[10]),
        .O(p_reg__1__0_4[3]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_94__1
       (.I0(Q[6]),
        .I1(Q[9]),
        .O(p_reg__1__0_4[2]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_95__1
       (.I0(Q[5]),
        .I1(Q[8]),
        .O(p_reg__1__0_4[1]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_96__1
       (.I0(Q[4]),
        .I1(Q[7]),
        .O(p_reg__1__0_4[0]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_97__1
       (.I0(Q[2]),
        .I1(Q[5]),
        .O(p_reg__2_3[3]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_98__1
       (.I0(Q[1]),
        .I1(Q[4]),
        .O(p_reg__2_3[2]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_99__1
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(p_reg__2_3[1]));
  LUT5 #(
    .INIT(32'hFEEAA880)) 
    tmp_product_i_9__1
       (.I0(\r_V_reg_94_reg[24] [2]),
        .I1(\r_V_reg_94_reg[18]_1 [1]),
        .I2(\r_V_reg_94_reg[22] [0]),
        .I3(\r_V_reg_94_reg[19]_0 [0]),
        .I4(p_reg__1__0_10),
        .O(p_reg__1__0_9[0]));
endmodule

(* ORIG_REF_NAME = "scaleRange" *) 
module design_1_rcReceiver_0_0_scaleRange
   (\x_int_reg_reg[6]_0 ,
    \x_int_reg_reg[7]_0 ,
    \x_int_reg_reg[9]_0 ,
    \gen_write[1].mem_reg_0 ,
    \int_SBUS_data_shift_reg[1] ,
    \gen_write[1].mem_reg_0_0 ,
    \x_int_reg_reg[3]_0 ,
    \x_int_reg_reg[3]_1 ,
    \x_int_reg_reg[6]_1 ,
    \x_int_reg_reg[7]_1 ,
    \x_int_reg_reg[8]_0 ,
    \x_int_reg_reg[3]_2 ,
    \x_int_reg_reg[6]_2 ,
    \x_int_reg_reg[7]_2 ,
    \x_int_reg_reg[3]_3 ,
    \x_int_reg_reg[9]_1 ,
    \x_int_reg_reg[9]_2 ,
    \x_int_reg_reg[0]_0 ,
    \x_int_reg_reg[1]_0 ,
    \x_int_reg_reg[2]_0 ,
    \x_int_reg_reg[3]_4 ,
    \x_int_reg_reg[4]_0 ,
    \x_int_reg_reg[5]_0 ,
    \x_int_reg_reg[6]_3 ,
    \x_int_reg_reg[7]_3 ,
    \x_int_reg_reg[6]_4 ,
    \x_int_reg_reg[7]_4 ,
    \x_int_reg_reg[0]_1 ,
    \x_int_reg_reg[1]_1 ,
    \x_int_reg_reg[2]_1 ,
    \x_int_reg_reg[3]_5 ,
    \x_int_reg_reg[4]_1 ,
    \x_int_reg_reg[5]_1 ,
    \x_int_reg_reg[6]_5 ,
    \x_int_reg_reg[7]_5 ,
    \x_int_reg_reg[0]_2 ,
    \x_int_reg_reg[1]_2 ,
    \x_int_reg_reg[2]_2 ,
    \x_int_reg_reg[4]_2 ,
    \x_int_reg_reg[5]_2 ,
    \x_int_reg_reg[7]_6 ,
    \x_int_reg_reg[0]_3 ,
    \x_int_reg_reg[1]_3 ,
    \x_int_reg_reg[2]_3 ,
    \x_int_reg_reg[4]_3 ,
    \x_int_reg_reg[5]_3 ,
    \x_int_reg_reg[6]_6 ,
    \x_int_reg_reg[7]_7 ,
    \x_int_reg_reg[7]_8 ,
    \tmp_94_reg_2970_reg[0] ,
    \x_int_reg_reg[1]_4 ,
    \x_int_reg_reg[6]_7 ,
    \x_int_reg_reg[3]_6 ,
    \x_int_reg_reg[3]_7 ,
    \x_int_reg_reg[7]_9 ,
    \x_int_reg_reg[6]_8 ,
    \x_int_reg_reg[5]_4 ,
    \x_int_reg_reg[4]_4 ,
    \x_int_reg_reg[2]_4 ,
    \x_int_reg_reg[1]_5 ,
    \x_int_reg_reg[0]_4 ,
    \x_int_reg_reg[0]_5 ,
    \x_int_reg_reg[1]_6 ,
    \x_int_reg_reg[2]_5 ,
    \x_int_reg_reg[4]_5 ,
    \x_int_reg_reg[5]_5 ,
    \x_int_reg_reg[5]_6 ,
    \x_int_reg_reg[4]_6 ,
    \x_int_reg_reg[2]_6 ,
    \x_int_reg_reg[1]_7 ,
    \x_int_reg_reg[0]_6 ,
    \x_int_reg_reg[5]_7 ,
    \x_int_reg_reg[4]_7 ,
    \x_int_reg_reg[2]_7 ,
    \x_int_reg_reg[1]_8 ,
    \x_int_reg_reg[0]_7 ,
    D,
    Q,
    \channels_12_reg[10] ,
    \channels_6_reg[10] ,
    \channels_7_reg[10] ,
    \channels_10_reg[10] ,
    \channels_11_reg[10] ,
    \channels_13_reg[10] ,
    \channels_15_reg[10] ,
    \channels_14_reg[10] ,
    \channels_8_reg[10] ,
    \ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[10] ,
    \channels_9_reg[10] ,
    \ap_CS_iter0_fsm_reg[16] ,
    tmp_94_reg_2970,
    E,
    ap_clk,
    x);
  output \x_int_reg_reg[6]_0 ;
  output \x_int_reg_reg[7]_0 ;
  output \x_int_reg_reg[9]_0 ;
  output \gen_write[1].mem_reg_0 ;
  output \int_SBUS_data_shift_reg[1] ;
  output \gen_write[1].mem_reg_0_0 ;
  output \x_int_reg_reg[3]_0 ;
  output \x_int_reg_reg[3]_1 ;
  output \x_int_reg_reg[6]_1 ;
  output \x_int_reg_reg[7]_1 ;
  output \x_int_reg_reg[8]_0 ;
  output \x_int_reg_reg[3]_2 ;
  output \x_int_reg_reg[6]_2 ;
  output \x_int_reg_reg[7]_2 ;
  output \x_int_reg_reg[3]_3 ;
  output \x_int_reg_reg[9]_1 ;
  output \x_int_reg_reg[9]_2 ;
  output \x_int_reg_reg[0]_0 ;
  output \x_int_reg_reg[1]_0 ;
  output \x_int_reg_reg[2]_0 ;
  output \x_int_reg_reg[3]_4 ;
  output \x_int_reg_reg[4]_0 ;
  output \x_int_reg_reg[5]_0 ;
  output \x_int_reg_reg[6]_3 ;
  output \x_int_reg_reg[7]_3 ;
  output \x_int_reg_reg[6]_4 ;
  output \x_int_reg_reg[7]_4 ;
  output \x_int_reg_reg[0]_1 ;
  output \x_int_reg_reg[1]_1 ;
  output \x_int_reg_reg[2]_1 ;
  output \x_int_reg_reg[3]_5 ;
  output \x_int_reg_reg[4]_1 ;
  output \x_int_reg_reg[5]_1 ;
  output \x_int_reg_reg[6]_5 ;
  output \x_int_reg_reg[7]_5 ;
  output \x_int_reg_reg[0]_2 ;
  output \x_int_reg_reg[1]_2 ;
  output \x_int_reg_reg[2]_2 ;
  output \x_int_reg_reg[4]_2 ;
  output \x_int_reg_reg[5]_2 ;
  output \x_int_reg_reg[7]_6 ;
  output \x_int_reg_reg[0]_3 ;
  output \x_int_reg_reg[1]_3 ;
  output \x_int_reg_reg[2]_3 ;
  output \x_int_reg_reg[4]_3 ;
  output \x_int_reg_reg[5]_3 ;
  output \x_int_reg_reg[6]_6 ;
  output \x_int_reg_reg[7]_7 ;
  output \x_int_reg_reg[7]_8 ;
  output \tmp_94_reg_2970_reg[0] ;
  output \x_int_reg_reg[1]_4 ;
  output \x_int_reg_reg[6]_7 ;
  output \x_int_reg_reg[3]_6 ;
  output \x_int_reg_reg[3]_7 ;
  output \x_int_reg_reg[7]_9 ;
  output \x_int_reg_reg[6]_8 ;
  output \x_int_reg_reg[5]_4 ;
  output \x_int_reg_reg[4]_4 ;
  output \x_int_reg_reg[2]_4 ;
  output \x_int_reg_reg[1]_5 ;
  output \x_int_reg_reg[0]_4 ;
  output \x_int_reg_reg[0]_5 ;
  output \x_int_reg_reg[1]_6 ;
  output \x_int_reg_reg[2]_5 ;
  output \x_int_reg_reg[4]_5 ;
  output \x_int_reg_reg[5]_5 ;
  output \x_int_reg_reg[5]_6 ;
  output \x_int_reg_reg[4]_6 ;
  output \x_int_reg_reg[2]_6 ;
  output \x_int_reg_reg[1]_7 ;
  output \x_int_reg_reg[0]_6 ;
  output \x_int_reg_reg[5]_7 ;
  output \x_int_reg_reg[4]_7 ;
  output \x_int_reg_reg[2]_7 ;
  output \x_int_reg_reg[1]_8 ;
  output \x_int_reg_reg[0]_7 ;
  output [12:0]D;
  input [10:0]Q;
  input [10:0]\channels_12_reg[10] ;
  input [10:0]\channels_6_reg[10] ;
  input [10:0]\channels_7_reg[10] ;
  input [10:0]\channels_10_reg[10] ;
  input [10:0]\channels_11_reg[10] ;
  input [10:0]\channels_13_reg[10] ;
  input [10:0]\channels_15_reg[10] ;
  input [10:0]\channels_14_reg[10] ;
  input [10:0]\channels_8_reg[10] ;
  input [10:0]\ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[10] ;
  input [10:0]\channels_9_reg[10] ;
  input \ap_CS_iter0_fsm_reg[16] ;
  input tmp_94_reg_2970;
  input [0:0]E;
  input ap_clk;
  input [10:0]x;

  wire [16:16]A;
  wire [12:0]D;
  wire [0:0]E;
  wire [10:0]Q;
  wire \ap_CS_iter0_fsm_reg[16] ;
  wire ap_ce_reg;
  wire ap_clk;
  wire [10:0]\ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[10] ;
  wire [12:0]ap_return_int_reg;
  wire [10:0]\channels_10_reg[10] ;
  wire [10:0]\channels_11_reg[10] ;
  wire [10:0]\channels_12_reg[10] ;
  wire [10:0]\channels_13_reg[10] ;
  wire [10:0]\channels_14_reg[10] ;
  wire [10:0]\channels_15_reg[10] ;
  wire [10:0]\channels_6_reg[10] ;
  wire [10:0]\channels_7_reg[10] ;
  wire [10:0]\channels_8_reg[10] ;
  wire [10:0]\channels_9_reg[10] ;
  wire \gen_write[1].mem_reg_0 ;
  wire \gen_write[1].mem_reg_0_0 ;
  wire \int_SBUS_data_shift_reg[1] ;
  wire [7:3]p_0_in;
  wire [26:16]p_Val2_1_fu_51_p0;
  wire \r_V_reg_94[20]_i_1_n_0 ;
  wire \r_V_reg_94[21]_i_1_n_0 ;
  wire \r_V_reg_94[24]_i_1_n_0 ;
  wire \r_V_reg_94[25]_i_1_n_0 ;
  wire \r_V_reg_94[26]_i_1_n_0 ;
  wire \r_V_reg_94[26]_i_2_n_0 ;
  wire [85:73]\rcReceiver_mul_43bkb_MulnS_0_U/p_reg__2 ;
  wire rcReceiver_mul_43bkb_U1_n_0;
  wire rcReceiver_mul_43bkb_U1_n_1;
  wire rcReceiver_mul_43bkb_U1_n_17;
  wire rcReceiver_mul_43bkb_U1_n_18;
  wire rcReceiver_mul_43bkb_U1_n_19;
  wire rcReceiver_mul_43bkb_U1_n_2;
  wire rcReceiver_mul_43bkb_U1_n_20;
  wire rcReceiver_mul_43bkb_U1_n_21;
  wire rcReceiver_mul_43bkb_U1_n_22;
  wire rcReceiver_mul_43bkb_U1_n_23;
  wire rcReceiver_mul_43bkb_U1_n_24;
  wire rcReceiver_mul_43bkb_U1_n_25;
  wire rcReceiver_mul_43bkb_U1_n_26;
  wire rcReceiver_mul_43bkb_U1_n_27;
  wire rcReceiver_mul_43bkb_U1_n_28;
  wire rcReceiver_mul_43bkb_U1_n_29;
  wire rcReceiver_mul_43bkb_U1_n_30;
  wire rcReceiver_mul_43bkb_U1_n_31;
  wire rcReceiver_mul_43bkb_U1_n_32;
  wire rcReceiver_mul_43bkb_U1_n_33;
  wire rcReceiver_mul_43bkb_U1_n_34;
  wire rcReceiver_mul_43bkb_U1_n_35;
  wire rcReceiver_mul_43bkb_U1_n_36;
  wire rcReceiver_mul_43bkb_U1_n_37;
  wire rcReceiver_mul_43bkb_U1_n_38;
  wire rcReceiver_mul_43bkb_U1_n_39;
  wire rcReceiver_mul_43bkb_U1_n_40;
  wire rcReceiver_mul_43bkb_U1_n_41;
  wire rcReceiver_mul_43bkb_U1_n_42;
  wire rcReceiver_mul_43bkb_U1_n_43;
  wire rcReceiver_mul_43bkb_U1_n_44;
  wire rcReceiver_mul_43bkb_U1_n_45;
  wire rcReceiver_mul_43bkb_U1_n_46;
  wire rcReceiver_mul_43bkb_U1_n_47;
  wire rcReceiver_mul_43bkb_U1_n_48;
  wire rcReceiver_mul_43bkb_U1_n_49;
  wire rcReceiver_mul_43bkb_U1_n_50;
  wire rcReceiver_mul_43bkb_U1_n_51;
  wire rcReceiver_mul_43bkb_U1_n_52;
  wire rcReceiver_mul_43bkb_U1_n_53;
  wire rcReceiver_mul_43bkb_U1_n_54;
  wire rcReceiver_mul_43bkb_U1_n_55;
  wire rcReceiver_mul_43bkb_U1_n_56;
  wire rcReceiver_mul_43bkb_U1_n_57;
  wire rcReceiver_mul_43bkb_U1_n_58;
  wire rcReceiver_mul_43bkb_U1_n_59;
  wire rcReceiver_mul_43bkb_U1_n_60;
  wire rcReceiver_mul_43bkb_U1_n_61;
  wire rcReceiver_mul_43bkb_U1_n_62;
  wire rcReceiver_mul_43bkb_U1_n_63;
  wire rcReceiver_mul_43bkb_U1_n_64;
  wire rcReceiver_mul_43bkb_U1_n_65;
  wire rcReceiver_mul_43bkb_U1_n_66;
  wire rcReceiver_mul_43bkb_U1_n_67;
  wire rcReceiver_mul_43bkb_U1_n_68;
  wire rcReceiver_mul_43bkb_U1_n_69;
  wire rcReceiver_mul_43bkb_U1_n_70;
  wire rcReceiver_mul_43bkb_U1_n_71;
  wire rcReceiver_mul_43bkb_U1_n_72;
  wire rcReceiver_mul_43bkb_U1_n_73;
  wire rcReceiver_mul_43bkb_U1_n_74;
  wire rcReceiver_mul_43bkb_U1_n_75;
  wire rcReceiver_mul_43bkb_U1_n_76;
  wire rcReceiver_mul_43bkb_U1_n_77;
  wire rcReceiver_mul_43bkb_U1_n_78;
  wire rcReceiver_mul_43bkb_U1_n_79;
  wire rcReceiver_mul_43bkb_U1_n_80;
  wire rcReceiver_mul_43bkb_U1_n_81;
  wire rcReceiver_mul_43bkb_U1_n_82;
  wire rcReceiver_mul_43bkb_U1_n_83;
  wire rcReceiver_mul_43bkb_U1_n_84;
  wire rcReceiver_mul_43bkb_U1_n_85;
  wire rcReceiver_mul_43bkb_U1_n_86;
  wire rcReceiver_mul_43bkb_U1_n_87;
  wire rcReceiver_mul_43bkb_U1_n_88;
  wire rcReceiver_mul_43bkb_U1_n_89;
  wire rcReceiver_mul_43bkb_U1_n_90;
  wire rcReceiver_mul_43bkb_U1_n_91;
  wire rcReceiver_mul_43bkb_U1_n_92;
  wire rcReceiver_mul_43bkb_U1_n_93;
  wire rcReceiver_mul_43bkb_U1_n_94;
  wire rcReceiver_mul_43bkb_U1_n_95;
  wire rcReceiver_mul_43bkb_U1_n_96;
  wire tmp_94_reg_2970;
  wire \tmp_94_reg_2970_reg[0] ;
  wire tmp_product__0_i_10_n_0;
  wire tmp_product__0_i_11_n_0;
  wire tmp_product__0_i_12_n_0;
  wire tmp_product__0_i_13_n_0;
  wire tmp_product__0_i_14_n_0;
  wire tmp_product__0_i_14_n_2;
  wire tmp_product__0_i_14_n_3;
  wire tmp_product__0_i_14_n_5;
  wire tmp_product__0_i_14_n_6;
  wire tmp_product__0_i_14_n_7;
  wire tmp_product__0_i_15_n_0;
  wire tmp_product__0_i_15_n_1;
  wire tmp_product__0_i_15_n_2;
  wire tmp_product__0_i_15_n_3;
  wire tmp_product__0_i_15_n_4;
  wire tmp_product__0_i_15_n_5;
  wire tmp_product__0_i_15_n_6;
  wire tmp_product__0_i_15_n_7;
  wire tmp_product__0_i_16_n_3;
  wire tmp_product__0_i_1_n_3;
  wire tmp_product__0_i_1_n_6;
  wire tmp_product__0_i_1_n_7;
  wire tmp_product__0_i_26_n_0;
  wire tmp_product__0_i_27_n_0;
  wire tmp_product__0_i_28_n_0;
  wire tmp_product__0_i_29_n_0;
  wire tmp_product__0_i_2_n_0;
  wire tmp_product__0_i_2_n_1;
  wire tmp_product__0_i_2_n_2;
  wire tmp_product__0_i_2_n_3;
  wire tmp_product__0_i_2_n_4;
  wire tmp_product__0_i_2_n_5;
  wire tmp_product__0_i_2_n_6;
  wire tmp_product__0_i_2_n_7;
  wire tmp_product__0_i_30_n_7;
  wire tmp_product__0_i_5_n_0;
  wire tmp_product__1_i_1_n_0;
  wire tmp_product__1_i_1_n_1;
  wire tmp_product__1_i_1_n_2;
  wire tmp_product__1_i_1_n_3;
  wire tmp_product__1_i_2_n_0;
  wire tmp_product__1_i_2_n_1;
  wire tmp_product__1_i_2_n_2;
  wire tmp_product__1_i_2_n_3;
  wire tmp_product__1_i_3_n_0;
  wire tmp_product__1_i_4_n_0;
  wire tmp_product__1_i_5_n_0;
  wire tmp_product__1_i_6_n_0;
  wire tmp_product__1_i_7_n_0;
  wire tmp_product__1_i_8_n_0;
  wire tmp_product_i_10_n_0;
  wire tmp_product_i_11_n_0;
  wire tmp_product_i_124_n_0;
  wire tmp_product_i_125_n_0;
  wire tmp_product_i_126_n_0;
  wire tmp_product_i_12_n_0;
  wire tmp_product_i_13_n_0;
  wire tmp_product_i_18_n_0;
  wire tmp_product_i_19_n_0;
  wire tmp_product_i_1_n_0;
  wire tmp_product_i_1_n_1;
  wire tmp_product_i_1_n_2;
  wire tmp_product_i_1_n_3;
  wire tmp_product_i_1_n_4;
  wire tmp_product_i_1_n_5;
  wire tmp_product_i_1_n_6;
  wire tmp_product_i_1_n_7;
  wire tmp_product_i_20_n_0;
  wire tmp_product_i_21_n_0;
  wire tmp_product_i_25_n_0;
  wire tmp_product_i_26_n_0;
  wire tmp_product_i_27_n_0;
  wire tmp_product_i_28_n_0;
  wire tmp_product_i_29_n_0;
  wire tmp_product_i_2_n_0;
  wire tmp_product_i_2_n_1;
  wire tmp_product_i_2_n_2;
  wire tmp_product_i_2_n_3;
  wire tmp_product_i_2_n_4;
  wire tmp_product_i_2_n_5;
  wire tmp_product_i_2_n_6;
  wire tmp_product_i_2_n_7;
  wire tmp_product_i_30_n_0;
  wire tmp_product_i_31_n_0;
  wire tmp_product_i_32_n_0;
  wire tmp_product_i_33_n_0;
  wire tmp_product_i_34_n_0;
  wire tmp_product_i_35_n_0;
  wire tmp_product_i_36_n_0;
  wire tmp_product_i_37_n_0;
  wire tmp_product_i_38_n_0;
  wire tmp_product_i_39_n_0;
  wire tmp_product_i_3_n_0;
  wire tmp_product_i_3_n_1;
  wire tmp_product_i_3_n_2;
  wire tmp_product_i_3_n_3;
  wire tmp_product_i_3_n_4;
  wire tmp_product_i_3_n_5;
  wire tmp_product_i_3_n_6;
  wire tmp_product_i_3_n_7;
  wire tmp_product_i_40_n_0;
  wire tmp_product_i_41_n_0;
  wire tmp_product_i_42_n_1;
  wire tmp_product_i_42_n_3;
  wire tmp_product_i_42_n_6;
  wire tmp_product_i_42_n_7;
  wire tmp_product_i_43_n_0;
  wire tmp_product_i_43_n_1;
  wire tmp_product_i_43_n_2;
  wire tmp_product_i_43_n_3;
  wire tmp_product_i_43_n_4;
  wire tmp_product_i_43_n_5;
  wire tmp_product_i_43_n_6;
  wire tmp_product_i_43_n_7;
  wire tmp_product_i_44_n_0;
  wire tmp_product_i_44_n_1;
  wire tmp_product_i_44_n_2;
  wire tmp_product_i_44_n_3;
  wire tmp_product_i_44_n_4;
  wire tmp_product_i_44_n_5;
  wire tmp_product_i_44_n_6;
  wire tmp_product_i_44_n_7;
  wire tmp_product_i_45_n_0;
  wire tmp_product_i_45_n_1;
  wire tmp_product_i_45_n_2;
  wire tmp_product_i_45_n_3;
  wire tmp_product_i_45_n_4;
  wire tmp_product_i_45_n_5;
  wire tmp_product_i_45_n_6;
  wire tmp_product_i_45_n_7;
  wire tmp_product_i_47_n_0;
  wire tmp_product_i_47_n_1;
  wire tmp_product_i_47_n_2;
  wire tmp_product_i_47_n_3;
  wire tmp_product_i_47_n_4;
  wire tmp_product_i_47_n_5;
  wire tmp_product_i_47_n_6;
  wire tmp_product_i_47_n_7;
  wire tmp_product_i_4_n_0;
  wire tmp_product_i_4_n_1;
  wire tmp_product_i_4_n_2;
  wire tmp_product_i_4_n_3;
  wire tmp_product_i_4_n_4;
  wire tmp_product_i_4_n_5;
  wire tmp_product_i_4_n_6;
  wire tmp_product_i_4_n_7;
  wire tmp_product_i_50_n_0;
  wire tmp_product_i_50_n_1;
  wire tmp_product_i_50_n_2;
  wire tmp_product_i_50_n_3;
  wire tmp_product_i_50_n_4;
  wire tmp_product_i_50_n_5;
  wire tmp_product_i_50_n_6;
  wire tmp_product_i_50_n_7;
  wire tmp_product_i_53_n_0;
  wire tmp_product_i_53_n_1;
  wire tmp_product_i_53_n_2;
  wire tmp_product_i_53_n_3;
  wire tmp_product_i_53_n_4;
  wire tmp_product_i_53_n_5;
  wire tmp_product_i_53_n_6;
  wire tmp_product_i_53_n_7;
  wire tmp_product_i_54_n_0;
  wire tmp_product_i_54_n_1;
  wire tmp_product_i_54_n_2;
  wire tmp_product_i_54_n_3;
  wire tmp_product_i_54_n_4;
  wire tmp_product_i_54_n_5;
  wire tmp_product_i_54_n_6;
  wire tmp_product_i_54_n_7;
  wire tmp_product_i_56_n_0;
  wire tmp_product_i_56_n_1;
  wire tmp_product_i_56_n_2;
  wire tmp_product_i_56_n_3;
  wire tmp_product_i_56_n_4;
  wire tmp_product_i_56_n_5;
  wire tmp_product_i_56_n_6;
  wire tmp_product_i_56_n_7;
  wire tmp_product_i_57_n_0;
  wire tmp_product_i_57_n_1;
  wire tmp_product_i_57_n_2;
  wire tmp_product_i_57_n_3;
  wire tmp_product_i_57_n_4;
  wire tmp_product_i_57_n_5;
  wire tmp_product_i_57_n_6;
  wire tmp_product_i_58_n_0;
  wire tmp_product_i_58_n_1;
  wire tmp_product_i_58_n_2;
  wire tmp_product_i_58_n_3;
  wire tmp_product_i_58_n_4;
  wire tmp_product_i_58_n_5;
  wire tmp_product_i_58_n_6;
  wire tmp_product_i_58_n_7;
  wire tmp_product_i_5_n_0;
  wire tmp_product_i_5_n_1;
  wire tmp_product_i_5_n_2;
  wire tmp_product_i_5_n_3;
  wire tmp_product_i_5_n_4;
  wire tmp_product_i_5_n_5;
  wire tmp_product_i_5_n_6;
  wire tmp_product_i_5_n_7;
  wire tmp_product_i_60_n_0;
  wire tmp_product_i_60_n_1;
  wire tmp_product_i_60_n_2;
  wire tmp_product_i_60_n_3;
  wire tmp_product_i_60_n_4;
  wire tmp_product_i_60_n_5;
  wire tmp_product_i_60_n_6;
  wire tmp_product_i_60_n_7;
  wire tmp_product_i_62_n_0;
  wire tmp_product_i_62_n_1;
  wire tmp_product_i_62_n_2;
  wire tmp_product_i_62_n_3;
  wire tmp_product_i_62_n_4;
  wire tmp_product_i_62_n_5;
  wire tmp_product_i_62_n_6;
  wire tmp_product_i_63_n_0;
  wire tmp_product_i_63_n_1;
  wire tmp_product_i_63_n_2;
  wire tmp_product_i_63_n_3;
  wire tmp_product_i_63_n_4;
  wire tmp_product_i_63_n_5;
  wire tmp_product_i_63_n_6;
  wire tmp_product_i_63_n_7;
  wire tmp_product_i_64_n_0;
  wire tmp_product_i_64_n_1;
  wire tmp_product_i_64_n_2;
  wire tmp_product_i_64_n_3;
  wire tmp_product_i_64_n_4;
  wire tmp_product_i_64_n_5;
  wire tmp_product_i_64_n_6;
  wire tmp_product_i_66_n_0;
  wire tmp_product_i_66_n_1;
  wire tmp_product_i_66_n_2;
  wire tmp_product_i_66_n_3;
  wire tmp_product_i_66_n_4;
  wire tmp_product_i_66_n_5;
  wire tmp_product_i_66_n_6;
  wire tmp_product_i_69_n_0;
  wire tmp_product_i_70_n_0;
  wire tmp_product_i_71_n_0;
  wire tmp_product_i_72_n_0;
  wire tmp_product_i_81_n_0;
  wire tmp_product_i_82_n_0;
  wire tmp_product_i_83_n_0;
  wire tmp_product_i_84_n_1;
  wire tmp_product_i_84_n_2;
  wire tmp_product_i_84_n_3;
  wire tmp_product_i_84_n_4;
  wire tmp_product_i_84_n_5;
  wire tmp_product_i_84_n_6;
  wire tmp_product_i_84_n_7;
  wire [10:0]x;
  wire [10:0]x_int_reg;
  wire \x_int_reg[3]_i_10_n_0 ;
  wire \x_int_reg[3]_i_15_n_0 ;
  wire \x_int_reg[3]_i_16_n_0 ;
  wire \x_int_reg[3]_i_17_n_0 ;
  wire \x_int_reg[3]_i_18_n_0 ;
  wire \x_int_reg[3]_i_20_n_0 ;
  wire \x_int_reg[3]_i_21_n_0 ;
  wire \x_int_reg[3]_i_22_n_0 ;
  wire \x_int_reg[3]_i_23_n_0 ;
  wire \x_int_reg[3]_i_24_n_0 ;
  wire \x_int_reg[3]_i_25_n_0 ;
  wire \x_int_reg[3]_i_8_n_0 ;
  wire \x_int_reg[3]_i_9_n_0 ;
  wire \x_int_reg[5]_i_12_n_0 ;
  wire \x_int_reg[5]_i_13_n_0 ;
  wire \x_int_reg[5]_i_14_n_0 ;
  wire \x_int_reg[5]_i_15_n_0 ;
  wire \x_int_reg[5]_i_16_n_0 ;
  wire \x_int_reg[5]_i_17_n_0 ;
  wire \x_int_reg[5]_i_18_n_0 ;
  wire \x_int_reg[5]_i_22_n_0 ;
  wire \x_int_reg[5]_i_23_n_0 ;
  wire \x_int_reg[5]_i_24_n_0 ;
  wire \x_int_reg[5]_i_25_n_0 ;
  wire \x_int_reg[5]_i_26_n_0 ;
  wire \x_int_reg[5]_i_27_n_0 ;
  wire \x_int_reg[5]_i_28_n_0 ;
  wire \x_int_reg[5]_i_29_n_0 ;
  wire \x_int_reg[5]_i_30_n_0 ;
  wire \x_int_reg[5]_i_31_n_0 ;
  wire \x_int_reg[5]_i_32_n_0 ;
  wire \x_int_reg[5]_i_33_n_0 ;
  wire \x_int_reg[5]_i_7_n_0 ;
  wire \x_int_reg[6]_i_13_n_0 ;
  wire \x_int_reg[6]_i_14_n_0 ;
  wire \x_int_reg[6]_i_15_n_0 ;
  wire \x_int_reg[6]_i_16_n_0 ;
  wire \x_int_reg[6]_i_17_n_0 ;
  wire \x_int_reg[6]_i_18_n_0 ;
  wire \x_int_reg[6]_i_19_n_0 ;
  wire \x_int_reg[6]_i_20_n_0 ;
  wire \x_int_reg[6]_i_21_n_0 ;
  wire \x_int_reg[6]_i_22_n_0 ;
  wire \x_int_reg[7]_i_14_n_0 ;
  wire \x_int_reg[7]_i_15_n_0 ;
  wire \x_int_reg[7]_i_16_n_0 ;
  wire \x_int_reg[7]_i_17_n_0 ;
  wire \x_int_reg[7]_i_18_n_0 ;
  wire \x_int_reg[7]_i_19_n_0 ;
  wire \x_int_reg[7]_i_20_n_0 ;
  wire \x_int_reg[7]_i_21_n_0 ;
  wire \x_int_reg[7]_i_22_n_0 ;
  wire \x_int_reg[7]_i_27_n_0 ;
  wire \x_int_reg[7]_i_28_n_0 ;
  wire \x_int_reg[7]_i_29_n_0 ;
  wire \x_int_reg[7]_i_30_n_0 ;
  wire \x_int_reg[7]_i_31_n_0 ;
  wire \x_int_reg[7]_i_32_n_0 ;
  wire \x_int_reg[7]_i_33_n_0 ;
  wire \x_int_reg[7]_i_34_n_0 ;
  wire \x_int_reg[7]_i_35_n_0 ;
  wire \x_int_reg[7]_i_36_n_0 ;
  wire \x_int_reg[7]_i_37_n_0 ;
  wire \x_int_reg[7]_i_40_n_0 ;
  wire \x_int_reg[7]_i_41_n_0 ;
  wire \x_int_reg[7]_i_42_n_0 ;
  wire \x_int_reg[7]_i_43_n_0 ;
  wire \x_int_reg[7]_i_44_n_0 ;
  wire \x_int_reg[7]_i_45_n_0 ;
  wire \x_int_reg[7]_i_46_n_0 ;
  wire \x_int_reg[7]_i_47_n_0 ;
  wire \x_int_reg[7]_i_48_n_0 ;
  wire \x_int_reg[7]_i_49_n_0 ;
  wire \x_int_reg[7]_i_50_n_0 ;
  wire \x_int_reg[7]_i_51_n_0 ;
  wire \x_int_reg[7]_i_8__0_n_0 ;
  wire \x_int_reg[7]_i_9__0_n_0 ;
  wire \x_int_reg_reg[0]_0 ;
  wire \x_int_reg_reg[0]_1 ;
  wire \x_int_reg_reg[0]_2 ;
  wire \x_int_reg_reg[0]_3 ;
  wire \x_int_reg_reg[0]_4 ;
  wire \x_int_reg_reg[0]_5 ;
  wire \x_int_reg_reg[0]_6 ;
  wire \x_int_reg_reg[0]_7 ;
  wire \x_int_reg_reg[1]_0 ;
  wire \x_int_reg_reg[1]_1 ;
  wire \x_int_reg_reg[1]_2 ;
  wire \x_int_reg_reg[1]_3 ;
  wire \x_int_reg_reg[1]_4 ;
  wire \x_int_reg_reg[1]_5 ;
  wire \x_int_reg_reg[1]_6 ;
  wire \x_int_reg_reg[1]_7 ;
  wire \x_int_reg_reg[1]_8 ;
  wire \x_int_reg_reg[2]_0 ;
  wire \x_int_reg_reg[2]_1 ;
  wire \x_int_reg_reg[2]_2 ;
  wire \x_int_reg_reg[2]_3 ;
  wire \x_int_reg_reg[2]_4 ;
  wire \x_int_reg_reg[2]_5 ;
  wire \x_int_reg_reg[2]_6 ;
  wire \x_int_reg_reg[2]_7 ;
  wire \x_int_reg_reg[3]_0 ;
  wire \x_int_reg_reg[3]_1 ;
  wire \x_int_reg_reg[3]_2 ;
  wire \x_int_reg_reg[3]_3 ;
  wire \x_int_reg_reg[3]_4 ;
  wire \x_int_reg_reg[3]_5 ;
  wire \x_int_reg_reg[3]_6 ;
  wire \x_int_reg_reg[3]_7 ;
  wire \x_int_reg_reg[4]_0 ;
  wire \x_int_reg_reg[4]_1 ;
  wire \x_int_reg_reg[4]_2 ;
  wire \x_int_reg_reg[4]_3 ;
  wire \x_int_reg_reg[4]_4 ;
  wire \x_int_reg_reg[4]_5 ;
  wire \x_int_reg_reg[4]_6 ;
  wire \x_int_reg_reg[4]_7 ;
  wire \x_int_reg_reg[5]_0 ;
  wire \x_int_reg_reg[5]_1 ;
  wire \x_int_reg_reg[5]_2 ;
  wire \x_int_reg_reg[5]_3 ;
  wire \x_int_reg_reg[5]_4 ;
  wire \x_int_reg_reg[5]_5 ;
  wire \x_int_reg_reg[5]_6 ;
  wire \x_int_reg_reg[5]_7 ;
  wire \x_int_reg_reg[6]_0 ;
  wire \x_int_reg_reg[6]_1 ;
  wire \x_int_reg_reg[6]_2 ;
  wire \x_int_reg_reg[6]_3 ;
  wire \x_int_reg_reg[6]_4 ;
  wire \x_int_reg_reg[6]_5 ;
  wire \x_int_reg_reg[6]_6 ;
  wire \x_int_reg_reg[6]_7 ;
  wire \x_int_reg_reg[6]_8 ;
  wire \x_int_reg_reg[7]_0 ;
  wire \x_int_reg_reg[7]_1 ;
  wire \x_int_reg_reg[7]_2 ;
  wire \x_int_reg_reg[7]_3 ;
  wire \x_int_reg_reg[7]_4 ;
  wire \x_int_reg_reg[7]_5 ;
  wire \x_int_reg_reg[7]_6 ;
  wire \x_int_reg_reg[7]_7 ;
  wire \x_int_reg_reg[7]_8 ;
  wire \x_int_reg_reg[7]_9 ;
  wire \x_int_reg_reg[8]_0 ;
  wire \x_int_reg_reg[9]_0 ;
  wire \x_int_reg_reg[9]_1 ;
  wire \x_int_reg_reg[9]_2 ;
  wire [3:1]NLW_tmp_product__0_i_1_CO_UNCONNECTED;
  wire [3:2]NLW_tmp_product__0_i_1_O_UNCONNECTED;
  wire [2:2]NLW_tmp_product__0_i_14_CO_UNCONNECTED;
  wire [3:3]NLW_tmp_product__0_i_14_O_UNCONNECTED;
  wire [3:1]NLW_tmp_product__0_i_16_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_i_16_O_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_i_30_CO_UNCONNECTED;
  wire [3:1]NLW_tmp_product__0_i_30_O_UNCONNECTED;
  wire [2:0]NLW_tmp_product__1_i_1_O_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_i_2_O_UNCONNECTED;
  wire [3:1]NLW_tmp_product_i_42_CO_UNCONNECTED;
  wire [3:2]NLW_tmp_product_i_42_O_UNCONNECTED;
  wire [0:0]NLW_tmp_product_i_57_O_UNCONNECTED;
  wire [0:0]NLW_tmp_product_i_62_O_UNCONNECTED;
  wire [0:0]NLW_tmp_product_i_64_O_UNCONNECTED;
  wire [0:0]NLW_tmp_product_i_66_O_UNCONNECTED;
  wire [3:3]NLW_tmp_product_i_84_CO_UNCONNECTED;

  FDRE ap_ce_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(E),
        .Q(ap_ce_reg),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\rcReceiver_mul_43bkb_MulnS_0_U/p_reg__2 [73]),
        .Q(ap_return_int_reg[0]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\rcReceiver_mul_43bkb_MulnS_0_U/p_reg__2 [83]),
        .Q(ap_return_int_reg[10]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\rcReceiver_mul_43bkb_MulnS_0_U/p_reg__2 [84]),
        .Q(ap_return_int_reg[11]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\rcReceiver_mul_43bkb_MulnS_0_U/p_reg__2 [85]),
        .Q(ap_return_int_reg[12]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\rcReceiver_mul_43bkb_MulnS_0_U/p_reg__2 [74]),
        .Q(ap_return_int_reg[1]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\rcReceiver_mul_43bkb_MulnS_0_U/p_reg__2 [75]),
        .Q(ap_return_int_reg[2]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\rcReceiver_mul_43bkb_MulnS_0_U/p_reg__2 [76]),
        .Q(ap_return_int_reg[3]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\rcReceiver_mul_43bkb_MulnS_0_U/p_reg__2 [77]),
        .Q(ap_return_int_reg[4]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\rcReceiver_mul_43bkb_MulnS_0_U/p_reg__2 [78]),
        .Q(ap_return_int_reg[5]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\rcReceiver_mul_43bkb_MulnS_0_U/p_reg__2 [79]),
        .Q(ap_return_int_reg[6]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\rcReceiver_mul_43bkb_MulnS_0_U/p_reg__2 [80]),
        .Q(ap_return_int_reg[7]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\rcReceiver_mul_43bkb_MulnS_0_U/p_reg__2 [81]),
        .Q(ap_return_int_reg[8]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\rcReceiver_mul_43bkb_MulnS_0_U/p_reg__2 [82]),
        .Q(ap_return_int_reg[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_write[1].mem_reg_0_i_28 
       (.I0(Q[8]),
        .I1(Q[7]),
        .O(\gen_write[1].mem_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_write[1].mem_reg_0_i_29 
       (.I0(Q[6]),
        .I1(Q[5]),
        .O(\gen_write[1].mem_reg_0_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_write[1].mem_reg_i_13 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\int_SBUS_data_shift_reg[1] ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_94[19]_i_1 
       (.I0(x_int_reg[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_reg_94[20]_i_1 
       (.I0(x_int_reg[3]),
        .I1(x_int_reg[4]),
        .O(\r_V_reg_94[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \r_V_reg_94[21]_i_1 
       (.I0(x_int_reg[4]),
        .I1(x_int_reg[3]),
        .I2(x_int_reg[5]),
        .O(\r_V_reg_94[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \r_V_reg_94[22]_i_1 
       (.I0(x_int_reg[5]),
        .I1(x_int_reg[3]),
        .I2(x_int_reg[4]),
        .I3(x_int_reg[6]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h01FFFE00)) 
    \r_V_reg_94[23]_i_1 
       (.I0(x_int_reg[4]),
        .I1(x_int_reg[3]),
        .I2(x_int_reg[5]),
        .I3(x_int_reg[6]),
        .I4(x_int_reg[7]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'hAAA800005557FFFF)) 
    \r_V_reg_94[24]_i_1 
       (.I0(x_int_reg[6]),
        .I1(x_int_reg[5]),
        .I2(x_int_reg[3]),
        .I3(x_int_reg[4]),
        .I4(x_int_reg[7]),
        .I5(x_int_reg[8]),
        .O(\r_V_reg_94[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_reg_94[25]_i_1 
       (.I0(\r_V_reg_94[26]_i_2_n_0 ),
        .I1(x_int_reg[9]),
        .O(\r_V_reg_94[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \r_V_reg_94[26]_i_1 
       (.I0(x_int_reg[9]),
        .I1(\r_V_reg_94[26]_i_2_n_0 ),
        .I2(x_int_reg[10]),
        .O(\r_V_reg_94[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAA80000)) 
    \r_V_reg_94[26]_i_2 
       (.I0(x_int_reg[6]),
        .I1(x_int_reg[5]),
        .I2(x_int_reg[3]),
        .I3(x_int_reg[4]),
        .I4(x_int_reg[7]),
        .I5(x_int_reg[8]),
        .O(\r_V_reg_94[26]_i_2_n_0 ));
  FDRE \r_V_reg_94_reg[16] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(x_int_reg[0]),
        .Q(p_Val2_1_fu_51_p0[16]),
        .R(1'b0));
  FDRE \r_V_reg_94_reg[17] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(x_int_reg[1]),
        .Q(p_Val2_1_fu_51_p0[17]),
        .R(1'b0));
  FDRE \r_V_reg_94_reg[18] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(x_int_reg[2]),
        .Q(p_Val2_1_fu_51_p0[18]),
        .R(1'b0));
  FDRE \r_V_reg_94_reg[19] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[3]),
        .Q(p_Val2_1_fu_51_p0[19]),
        .R(1'b0));
  FDRE \r_V_reg_94_reg[20] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\r_V_reg_94[20]_i_1_n_0 ),
        .Q(p_Val2_1_fu_51_p0[20]),
        .R(1'b0));
  FDRE \r_V_reg_94_reg[21] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\r_V_reg_94[21]_i_1_n_0 ),
        .Q(p_Val2_1_fu_51_p0[21]),
        .R(1'b0));
  FDRE \r_V_reg_94_reg[22] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[6]),
        .Q(p_Val2_1_fu_51_p0[22]),
        .R(1'b0));
  FDRE \r_V_reg_94_reg[23] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[7]),
        .Q(p_Val2_1_fu_51_p0[23]),
        .R(1'b0));
  FDRE \r_V_reg_94_reg[24] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\r_V_reg_94[24]_i_1_n_0 ),
        .Q(p_Val2_1_fu_51_p0[24]),
        .R(1'b0));
  FDRE \r_V_reg_94_reg[25] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\r_V_reg_94[25]_i_1_n_0 ),
        .Q(p_Val2_1_fu_51_p0[25]),
        .R(1'b0));
  FDRE \r_V_reg_94_reg[26] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\r_V_reg_94[26]_i_1_n_0 ),
        .Q(p_Val2_1_fu_51_p0[26]),
        .R(1'b0));
  design_1_rcReceiver_0_0_rcReceiver_mul_43bkb_11 rcReceiver_mul_43bkb_U1
       (.A({tmp_product_i_1_n_7,tmp_product_i_2_n_4,tmp_product_i_2_n_5,tmp_product_i_2_n_6,tmp_product_i_2_n_7,tmp_product_i_3_n_4,tmp_product_i_3_n_5,tmp_product_i_3_n_6,tmp_product_i_3_n_7,tmp_product_i_4_n_4,tmp_product_i_4_n_5,tmp_product_i_4_n_6,tmp_product_i_4_n_7,tmp_product_i_5_n_4,tmp_product_i_5_n_5,tmp_product_i_5_n_6,tmp_product_i_5_n_7}),
        .B({tmp_product__0_i_1_n_6,tmp_product__0_i_1_n_7,tmp_product__0_i_2_n_4,tmp_product__0_i_2_n_5,tmp_product__0_i_2_n_6,tmp_product__0_i_2_n_7,tmp_product_i_1_n_4,tmp_product_i_1_n_5,tmp_product_i_1_n_6}),
        .CO(tmp_product__0_i_16_n_3),
        .D(\rcReceiver_mul_43bkb_MulnS_0_U/p_reg__2 ),
        .DI({rcReceiver_mul_43bkb_U1_n_62,rcReceiver_mul_43bkb_U1_n_63,rcReceiver_mul_43bkb_U1_n_64}),
        .O(A),
        .Q(ap_return_int_reg),
        .S({rcReceiver_mul_43bkb_U1_n_17,rcReceiver_mul_43bkb_U1_n_18,rcReceiver_mul_43bkb_U1_n_19}),
        .\ap_CS_iter0_fsm_reg[16] (\ap_CS_iter0_fsm_reg[16] ),
        .ap_ce_reg(ap_ce_reg),
        .ap_clk(ap_clk),
        .\op_V_assign_0_7_reg_3043_reg[12] (D),
        .p_reg__1(rcReceiver_mul_43bkb_U1_n_0),
        .p_reg__1_0(rcReceiver_mul_43bkb_U1_n_1),
        .p_reg__1_1(rcReceiver_mul_43bkb_U1_n_2),
        .p_reg__1_10(rcReceiver_mul_43bkb_U1_n_78),
        .p_reg__1_11(rcReceiver_mul_43bkb_U1_n_79),
        .p_reg__1_12(rcReceiver_mul_43bkb_U1_n_80),
        .p_reg__1_13({rcReceiver_mul_43bkb_U1_n_81,rcReceiver_mul_43bkb_U1_n_82,rcReceiver_mul_43bkb_U1_n_83,rcReceiver_mul_43bkb_U1_n_84}),
        .p_reg__1_14(rcReceiver_mul_43bkb_U1_n_85),
        .p_reg__1_15(rcReceiver_mul_43bkb_U1_n_86),
        .p_reg__1_16(rcReceiver_mul_43bkb_U1_n_87),
        .p_reg__1_17(rcReceiver_mul_43bkb_U1_n_88),
        .p_reg__1_18(rcReceiver_mul_43bkb_U1_n_89),
        .p_reg__1_19({rcReceiver_mul_43bkb_U1_n_93,rcReceiver_mul_43bkb_U1_n_94}),
        .p_reg__1_2({rcReceiver_mul_43bkb_U1_n_20,rcReceiver_mul_43bkb_U1_n_21,rcReceiver_mul_43bkb_U1_n_22,rcReceiver_mul_43bkb_U1_n_23}),
        .p_reg__1_3({rcReceiver_mul_43bkb_U1_n_28,rcReceiver_mul_43bkb_U1_n_29,rcReceiver_mul_43bkb_U1_n_30,rcReceiver_mul_43bkb_U1_n_31}),
        .p_reg__1_4({rcReceiver_mul_43bkb_U1_n_32,rcReceiver_mul_43bkb_U1_n_33,rcReceiver_mul_43bkb_U1_n_34,rcReceiver_mul_43bkb_U1_n_35}),
        .p_reg__1_5({rcReceiver_mul_43bkb_U1_n_48,rcReceiver_mul_43bkb_U1_n_49,rcReceiver_mul_43bkb_U1_n_50,rcReceiver_mul_43bkb_U1_n_51}),
        .p_reg__1_6({rcReceiver_mul_43bkb_U1_n_52,rcReceiver_mul_43bkb_U1_n_53,rcReceiver_mul_43bkb_U1_n_54,rcReceiver_mul_43bkb_U1_n_55}),
        .p_reg__1_7({rcReceiver_mul_43bkb_U1_n_59,rcReceiver_mul_43bkb_U1_n_60,rcReceiver_mul_43bkb_U1_n_61}),
        .p_reg__1_8({rcReceiver_mul_43bkb_U1_n_73,rcReceiver_mul_43bkb_U1_n_74,rcReceiver_mul_43bkb_U1_n_75,rcReceiver_mul_43bkb_U1_n_76}),
        .p_reg__1_9(rcReceiver_mul_43bkb_U1_n_77),
        .p_reg__2({rcReceiver_mul_43bkb_U1_n_24,rcReceiver_mul_43bkb_U1_n_25,rcReceiver_mul_43bkb_U1_n_26,rcReceiver_mul_43bkb_U1_n_27}),
        .p_reg__2_0({rcReceiver_mul_43bkb_U1_n_36,rcReceiver_mul_43bkb_U1_n_37,rcReceiver_mul_43bkb_U1_n_38,rcReceiver_mul_43bkb_U1_n_39}),
        .p_reg__2_1({rcReceiver_mul_43bkb_U1_n_40,rcReceiver_mul_43bkb_U1_n_41,rcReceiver_mul_43bkb_U1_n_42,rcReceiver_mul_43bkb_U1_n_43}),
        .p_reg__2_10({rcReceiver_mul_43bkb_U1_n_95,rcReceiver_mul_43bkb_U1_n_96}),
        .p_reg__2_2({rcReceiver_mul_43bkb_U1_n_44,rcReceiver_mul_43bkb_U1_n_45,rcReceiver_mul_43bkb_U1_n_46,rcReceiver_mul_43bkb_U1_n_47}),
        .p_reg__2_3({rcReceiver_mul_43bkb_U1_n_56,rcReceiver_mul_43bkb_U1_n_57,rcReceiver_mul_43bkb_U1_n_58}),
        .p_reg__2_4({rcReceiver_mul_43bkb_U1_n_65,rcReceiver_mul_43bkb_U1_n_66,rcReceiver_mul_43bkb_U1_n_67,rcReceiver_mul_43bkb_U1_n_68}),
        .p_reg__2_5(rcReceiver_mul_43bkb_U1_n_69),
        .p_reg__2_6(rcReceiver_mul_43bkb_U1_n_70),
        .p_reg__2_7(rcReceiver_mul_43bkb_U1_n_71),
        .p_reg__2_8(rcReceiver_mul_43bkb_U1_n_72),
        .p_reg__2_9({rcReceiver_mul_43bkb_U1_n_90,rcReceiver_mul_43bkb_U1_n_91,rcReceiver_mul_43bkb_U1_n_92}),
        .\r_V_reg_94_reg[16] (tmp_product_i_64_n_4),
        .\r_V_reg_94_reg[17] ({tmp_product_i_62_n_4,tmp_product_i_62_n_5,tmp_product_i_62_n_6}),
        .\r_V_reg_94_reg[18] ({tmp_product_i_56_n_4,tmp_product_i_56_n_5,tmp_product_i_56_n_6,tmp_product_i_56_n_7}),
        .\r_V_reg_94_reg[18]_0 ({tmp_product_i_57_n_4,tmp_product_i_57_n_5,tmp_product_i_57_n_6}),
        .\r_V_reg_94_reg[18]_1 ({tmp_product_i_47_n_4,tmp_product_i_47_n_5,tmp_product_i_47_n_6,tmp_product_i_47_n_7}),
        .\r_V_reg_94_reg[19] ({tmp_product_i_63_n_4,tmp_product_i_63_n_5}),
        .\r_V_reg_94_reg[19]_0 ({tmp_product_i_44_n_4,tmp_product_i_44_n_5,tmp_product_i_44_n_6,tmp_product_i_44_n_7}),
        .\r_V_reg_94_reg[20] ({tmp_product_i_60_n_4,tmp_product_i_60_n_5,tmp_product_i_60_n_6,tmp_product_i_60_n_7}),
        .\r_V_reg_94_reg[22] ({tmp_product_i_45_n_4,tmp_product_i_45_n_5,tmp_product_i_45_n_6,tmp_product_i_45_n_7}),
        .\r_V_reg_94_reg[22]_0 ({tmp_product_i_43_n_4,tmp_product_i_43_n_5,tmp_product_i_43_n_6,tmp_product_i_43_n_7}),
        .\r_V_reg_94_reg[23] ({tmp_product_i_58_n_4,tmp_product_i_58_n_5,tmp_product_i_58_n_6,tmp_product_i_58_n_7}),
        .\r_V_reg_94_reg[23]_0 ({tmp_product_i_54_n_4,tmp_product_i_54_n_5,tmp_product_i_54_n_6,tmp_product_i_54_n_7}),
        .\r_V_reg_94_reg[24] ({tmp_product_i_50_n_4,tmp_product_i_50_n_5,tmp_product_i_50_n_6,tmp_product_i_50_n_7}),
        .\r_V_reg_94_reg[26] ({tmp_product__0_i_15_n_4,tmp_product__0_i_15_n_5,tmp_product__0_i_15_n_6,tmp_product__0_i_15_n_7}),
        .\r_V_reg_94_reg[26]_0 ({tmp_product__0_i_14_n_5,tmp_product__0_i_14_n_6,tmp_product__0_i_14_n_7}),
        .\r_V_reg_94_reg[26]_1 (p_Val2_1_fu_51_p0),
        .\r_V_reg_94_reg[26]_2 ({tmp_product_i_42_n_6,tmp_product_i_42_n_7}),
        .\r_V_reg_94_reg[26]_3 ({tmp_product_i_53_n_4,tmp_product_i_53_n_5,tmp_product_i_53_n_6,tmp_product_i_53_n_7}),
        .\r_V_reg_94_reg[26]_4 (tmp_product_i_42_n_1),
        .\r_V_reg_94_reg[26]_5 (tmp_product__0_i_30_n_7),
        .\r_V_reg_94_reg[26]_6 (tmp_product__0_i_14_n_0),
        .tmp_94_reg_2970(tmp_94_reg_2970),
        .\tmp_94_reg_2970_reg[0] (\tmp_94_reg_2970_reg[0] ));
  CARRY4 tmp_product__0_i_1
       (.CI(tmp_product__0_i_2_n_0),
        .CO({NLW_tmp_product__0_i_1_CO_UNCONNECTED[3:1],tmp_product__0_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,rcReceiver_mul_43bkb_U1_n_88}),
        .O({NLW_tmp_product__0_i_1_O_UNCONNECTED[3:2],tmp_product__0_i_1_n_6,tmp_product__0_i_1_n_7}),
        .S({1'b0,1'b0,rcReceiver_mul_43bkb_U1_n_89,tmp_product__0_i_5_n_0}));
  LUT6 #(
    .INIT(64'h9696699669966969)) 
    tmp_product__0_i_10
       (.I0(rcReceiver_mul_43bkb_U1_n_81),
        .I1(rcReceiver_mul_43bkb_U1_n_1),
        .I2(tmp_product_i_42_n_1),
        .I3(tmp_product__0_i_16_n_3),
        .I4(tmp_product__0_i_15_n_6),
        .I5(tmp_product__0_i_14_n_7),
        .O(tmp_product__0_i_10_n_0));
  LUT6 #(
    .INIT(64'h9696966996696969)) 
    tmp_product__0_i_11
       (.I0(rcReceiver_mul_43bkb_U1_n_82),
        .I1(rcReceiver_mul_43bkb_U1_n_0),
        .I2(tmp_product_i_42_n_1),
        .I3(tmp_product_i_53_n_4),
        .I4(tmp_product__0_i_15_n_7),
        .I5(tmp_product_i_54_n_4),
        .O(tmp_product__0_i_11_n_0));
  LUT6 #(
    .INIT(64'h9696966996696969)) 
    tmp_product__0_i_12
       (.I0(rcReceiver_mul_43bkb_U1_n_83),
        .I1(rcReceiver_mul_43bkb_U1_n_87),
        .I2(tmp_product_i_42_n_1),
        .I3(tmp_product_i_53_n_5),
        .I4(tmp_product_i_54_n_5),
        .I5(tmp_product_i_43_n_4),
        .O(tmp_product__0_i_12_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    tmp_product__0_i_13
       (.I0(rcReceiver_mul_43bkb_U1_n_84),
        .I1(tmp_product_i_54_n_5),
        .I2(tmp_product_i_43_n_4),
        .I3(tmp_product_i_53_n_5),
        .I4(tmp_product_i_42_n_1),
        .I5(rcReceiver_mul_43bkb_U1_n_86),
        .O(tmp_product__0_i_13_n_0));
  CARRY4 tmp_product__0_i_14
       (.CI(tmp_product_i_54_n_0),
        .CO({tmp_product__0_i_14_n_0,NLW_tmp_product__0_i_14_CO_UNCONNECTED[2],tmp_product__0_i_14_n_2,tmp_product__0_i_14_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,p_Val2_1_fu_51_p0[26:24]}),
        .O({NLW_tmp_product__0_i_14_O_UNCONNECTED[3],tmp_product__0_i_14_n_5,tmp_product__0_i_14_n_6,tmp_product__0_i_14_n_7}),
        .S({1'b1,rcReceiver_mul_43bkb_U1_n_59,rcReceiver_mul_43bkb_U1_n_60,rcReceiver_mul_43bkb_U1_n_61}));
  CARRY4 tmp_product__0_i_15
       (.CI(tmp_product_i_43_n_0),
        .CO({tmp_product__0_i_15_n_0,tmp_product__0_i_15_n_1,tmp_product__0_i_15_n_2,tmp_product__0_i_15_n_3}),
        .CYINIT(1'b0),
        .DI(p_Val2_1_fu_51_p0[26:23]),
        .O({tmp_product__0_i_15_n_4,tmp_product__0_i_15_n_5,tmp_product__0_i_15_n_6,tmp_product__0_i_15_n_7}),
        .S({tmp_product__0_i_26_n_0,tmp_product__0_i_27_n_0,tmp_product__0_i_28_n_0,tmp_product__0_i_29_n_0}));
  CARRY4 tmp_product__0_i_16
       (.CI(tmp_product_i_53_n_0),
        .CO({NLW_tmp_product__0_i_16_CO_UNCONNECTED[3:1],tmp_product__0_i_16_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_tmp_product__0_i_16_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 tmp_product__0_i_2
       (.CI(tmp_product_i_1_n_0),
        .CO({tmp_product__0_i_2_n_0,tmp_product__0_i_2_n_1,tmp_product__0_i_2_n_2,tmp_product__0_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({rcReceiver_mul_43bkb_U1_n_81,rcReceiver_mul_43bkb_U1_n_82,rcReceiver_mul_43bkb_U1_n_83,rcReceiver_mul_43bkb_U1_n_84}),
        .O({tmp_product__0_i_2_n_4,tmp_product__0_i_2_n_5,tmp_product__0_i_2_n_6,tmp_product__0_i_2_n_7}),
        .S({tmp_product__0_i_10_n_0,tmp_product__0_i_11_n_0,tmp_product__0_i_12_n_0,tmp_product__0_i_13_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__0_i_26
       (.I0(p_Val2_1_fu_51_p0[26]),
        .I1(tmp_product_i_84_n_4),
        .O(tmp_product__0_i_26_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__0_i_27
       (.I0(p_Val2_1_fu_51_p0[25]),
        .I1(tmp_product_i_84_n_4),
        .O(tmp_product__0_i_27_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__0_i_28
       (.I0(p_Val2_1_fu_51_p0[24]),
        .I1(tmp_product_i_84_n_4),
        .O(tmp_product__0_i_28_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__0_i_29
       (.I0(p_Val2_1_fu_51_p0[23]),
        .I1(tmp_product_i_84_n_4),
        .O(tmp_product__0_i_29_n_0));
  CARRY4 tmp_product__0_i_30
       (.CI(tmp_product__0_i_15_n_0),
        .CO(NLW_tmp_product__0_i_30_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_product__0_i_30_O_UNCONNECTED[3:1],tmp_product__0_i_30_n_7}),
        .S({1'b0,1'b0,1'b0,tmp_product_i_84_n_4}));
  LUT6 #(
    .INIT(64'h9696699669966969)) 
    tmp_product__0_i_5
       (.I0(rcReceiver_mul_43bkb_U1_n_88),
        .I1(rcReceiver_mul_43bkb_U1_n_2),
        .I2(tmp_product_i_42_n_1),
        .I3(tmp_product__0_i_16_n_3),
        .I4(tmp_product__0_i_15_n_5),
        .I5(tmp_product__0_i_14_n_6),
        .O(tmp_product__0_i_5_n_0));
  CARRY4 tmp_product__1_i_1
       (.CI(tmp_product__1_i_2_n_0),
        .CO({tmp_product__1_i_1_n_0,tmp_product__1_i_1_n_1,tmp_product__1_i_1_n_2,tmp_product__1_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({A,NLW_tmp_product__1_i_1_O_UNCONNECTED[2:0]}),
        .S({tmp_product__1_i_3_n_0,tmp_product__1_i_4_n_0,tmp_product__1_i_5_n_0,tmp_product__1_i_6_n_0}));
  CARRY4 tmp_product__1_i_2
       (.CI(1'b0),
        .CO({tmp_product__1_i_2_n_0,tmp_product__1_i_2_n_1,tmp_product__1_i_2_n_2,tmp_product__1_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_product_i_62_n_6,1'b0}),
        .O(NLW_tmp_product__1_i_2_O_UNCONNECTED[3:0]),
        .S({tmp_product__1_i_7_n_0,tmp_product__1_i_8_n_0,tmp_product_i_62_n_6,1'b0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_i_3
       (.I0(1'b0),
        .I1(tmp_product_i_62_n_6),
        .O(tmp_product__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_i_4
       (.I0(1'b0),
        .I1(tmp_product_i_62_n_6),
        .O(tmp_product__1_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_i_5
       (.I0(1'b0),
        .I1(tmp_product_i_62_n_6),
        .O(tmp_product__1_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_i_6
       (.I0(1'b0),
        .I1(tmp_product_i_62_n_6),
        .O(tmp_product__1_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_i_7
       (.I0(1'b0),
        .I1(tmp_product_i_62_n_6),
        .O(tmp_product__1_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_i_8
       (.I0(1'b0),
        .I1(tmp_product_i_62_n_6),
        .O(tmp_product__1_i_8_n_0));
  CARRY4 tmp_product_i_1
       (.CI(tmp_product_i_2_n_0),
        .CO({tmp_product_i_1_n_0,tmp_product_i_1_n_1,tmp_product_i_1_n_2,tmp_product_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({rcReceiver_mul_43bkb_U1_n_73,rcReceiver_mul_43bkb_U1_n_74,rcReceiver_mul_43bkb_U1_n_75,rcReceiver_mul_43bkb_U1_n_76}),
        .O({tmp_product_i_1_n_4,tmp_product_i_1_n_5,tmp_product_i_1_n_6,tmp_product_i_1_n_7}),
        .S({tmp_product_i_10_n_0,tmp_product_i_11_n_0,tmp_product_i_12_n_0,tmp_product_i_13_n_0}));
  LUT6 #(
    .INIT(64'h9696966996696969)) 
    tmp_product_i_10
       (.I0(rcReceiver_mul_43bkb_U1_n_73),
        .I1(rcReceiver_mul_43bkb_U1_n_85),
        .I2(tmp_product_i_42_n_1),
        .I3(tmp_product_i_43_n_6),
        .I4(tmp_product_i_53_n_7),
        .I5(tmp_product_i_54_n_7),
        .O(tmp_product_i_10_n_0));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    tmp_product_i_11
       (.I0(rcReceiver_mul_43bkb_U1_n_74),
        .I1(rcReceiver_mul_43bkb_U1_n_80),
        .I2(tmp_product_i_42_n_6),
        .I3(tmp_product_i_45_n_4),
        .I4(tmp_product_i_44_n_4),
        .I5(tmp_product_i_43_n_7),
        .O(tmp_product_i_11_n_0));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    tmp_product_i_12
       (.I0(rcReceiver_mul_43bkb_U1_n_75),
        .I1(rcReceiver_mul_43bkb_U1_n_79),
        .I2(tmp_product_i_42_n_7),
        .I3(tmp_product_i_45_n_5),
        .I4(tmp_product_i_44_n_5),
        .I5(tmp_product_i_47_n_4),
        .O(tmp_product_i_12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_124
       (.I0(p_Val2_1_fu_51_p0[26]),
        .O(tmp_product_i_124_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_125
       (.I0(p_Val2_1_fu_51_p0[25]),
        .O(tmp_product_i_125_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_126
       (.I0(p_Val2_1_fu_51_p0[24]),
        .O(tmp_product_i_126_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    tmp_product_i_13
       (.I0(rcReceiver_mul_43bkb_U1_n_76),
        .I1(tmp_product_i_44_n_5),
        .I2(tmp_product_i_47_n_4),
        .I3(tmp_product_i_45_n_5),
        .I4(tmp_product_i_50_n_4),
        .I5(rcReceiver_mul_43bkb_U1_n_78),
        .O(tmp_product_i_13_n_0));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    tmp_product_i_18
       (.I0(rcReceiver_mul_43bkb_U1_n_65),
        .I1(rcReceiver_mul_43bkb_U1_n_77),
        .I2(tmp_product_i_50_n_5),
        .I3(tmp_product_i_44_n_7),
        .I4(tmp_product_i_45_n_7),
        .I5(tmp_product_i_47_n_6),
        .O(tmp_product_i_18_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    tmp_product_i_19
       (.I0(rcReceiver_mul_43bkb_U1_n_66),
        .I1(tmp_product_i_44_n_7),
        .I2(tmp_product_i_47_n_6),
        .I3(tmp_product_i_45_n_7),
        .I4(tmp_product_i_50_n_6),
        .I5(rcReceiver_mul_43bkb_U1_n_72),
        .O(tmp_product_i_19_n_0));
  CARRY4 tmp_product_i_2
       (.CI(tmp_product_i_3_n_0),
        .CO({tmp_product_i_2_n_0,tmp_product_i_2_n_1,tmp_product_i_2_n_2,tmp_product_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({rcReceiver_mul_43bkb_U1_n_65,rcReceiver_mul_43bkb_U1_n_66,rcReceiver_mul_43bkb_U1_n_67,rcReceiver_mul_43bkb_U1_n_68}),
        .O({tmp_product_i_2_n_4,tmp_product_i_2_n_5,tmp_product_i_2_n_6,tmp_product_i_2_n_7}),
        .S({tmp_product_i_18_n_0,tmp_product_i_19_n_0,tmp_product_i_20_n_0,tmp_product_i_21_n_0}));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    tmp_product_i_20
       (.I0(rcReceiver_mul_43bkb_U1_n_67),
        .I1(rcReceiver_mul_43bkb_U1_n_71),
        .I2(tmp_product_i_50_n_7),
        .I3(tmp_product_i_58_n_4),
        .I4(tmp_product_i_57_n_5),
        .I5(tmp_product_i_56_n_5),
        .O(tmp_product_i_20_n_0));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    tmp_product_i_21
       (.I0(rcReceiver_mul_43bkb_U1_n_68),
        .I1(rcReceiver_mul_43bkb_U1_n_70),
        .I2(tmp_product_i_60_n_4),
        .I3(tmp_product_i_57_n_6),
        .I4(tmp_product_i_58_n_5),
        .I5(tmp_product_i_56_n_6),
        .O(tmp_product_i_21_n_0));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h8EA0)) 
    tmp_product_i_25
       (.I0(tmp_product_i_64_n_5),
        .I1(tmp_product_i_63_n_6),
        .I2(tmp_product_i_63_n_5),
        .I3(tmp_product_i_62_n_6),
        .O(tmp_product_i_25_n_0));
  LUT5 #(
    .INIT(32'h69969696)) 
    tmp_product_i_26
       (.I0(rcReceiver_mul_43bkb_U1_n_62),
        .I1(rcReceiver_mul_43bkb_U1_n_69),
        .I2(tmp_product_i_60_n_5),
        .I3(tmp_product_i_56_n_7),
        .I4(tmp_product_i_58_n_6),
        .O(tmp_product_i_26_n_0));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    tmp_product_i_27
       (.I0(rcReceiver_mul_43bkb_U1_n_63),
        .I1(tmp_product_i_58_n_6),
        .I2(tmp_product_i_56_n_7),
        .I3(tmp_product_i_60_n_6),
        .I4(tmp_product_i_58_n_7),
        .I5(tmp_product_i_62_n_4),
        .O(tmp_product_i_27_n_0));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    tmp_product_i_28
       (.I0(rcReceiver_mul_43bkb_U1_n_64),
        .I1(tmp_product_i_58_n_7),
        .I2(tmp_product_i_62_n_4),
        .I3(tmp_product_i_60_n_7),
        .I4(tmp_product_i_63_n_4),
        .I5(tmp_product_i_62_n_5),
        .O(tmp_product_i_28_n_0));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    tmp_product_i_29
       (.I0(tmp_product_i_25_n_0),
        .I1(tmp_product_i_63_n_4),
        .I2(tmp_product_i_62_n_5),
        .I3(tmp_product_i_64_n_4),
        .I4(tmp_product_i_63_n_5),
        .I5(tmp_product_i_62_n_6),
        .O(tmp_product_i_29_n_0));
  CARRY4 tmp_product_i_3
       (.CI(tmp_product_i_4_n_0),
        .CO({tmp_product_i_3_n_0,tmp_product_i_3_n_1,tmp_product_i_3_n_2,tmp_product_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({rcReceiver_mul_43bkb_U1_n_62,rcReceiver_mul_43bkb_U1_n_63,rcReceiver_mul_43bkb_U1_n_64,tmp_product_i_25_n_0}),
        .O({tmp_product_i_3_n_4,tmp_product_i_3_n_5,tmp_product_i_3_n_6,tmp_product_i_3_n_7}),
        .S({tmp_product_i_26_n_0,tmp_product_i_27_n_0,tmp_product_i_28_n_0,tmp_product_i_29_n_0}));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h8EA0)) 
    tmp_product_i_30
       (.I0(tmp_product_i_64_n_6),
        .I1(tmp_product_i_63_n_7),
        .I2(tmp_product_i_63_n_6),
        .I3(tmp_product_i_62_n_6),
        .O(tmp_product_i_30_n_0));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'h20)) 
    tmp_product_i_31
       (.I0(tmp_product_i_66_n_4),
        .I1(tmp_product_i_63_n_7),
        .I2(tmp_product_i_62_n_6),
        .O(tmp_product_i_31_n_0));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'h40)) 
    tmp_product_i_32
       (.I0(tmp_product_i_66_n_4),
        .I1(tmp_product_i_62_n_6),
        .I2(tmp_product_i_66_n_5),
        .O(tmp_product_i_32_n_0));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'h40)) 
    tmp_product_i_33
       (.I0(tmp_product_i_66_n_5),
        .I1(tmp_product_i_62_n_6),
        .I2(tmp_product_i_66_n_6),
        .O(tmp_product_i_33_n_0));
  (* HLUTNM = "lutpair4" *) 
  LUT5 #(
    .INIT(32'h96A5695A)) 
    tmp_product_i_34
       (.I0(tmp_product_i_64_n_5),
        .I1(tmp_product_i_63_n_6),
        .I2(tmp_product_i_63_n_5),
        .I3(tmp_product_i_62_n_6),
        .I4(tmp_product_i_30_n_0),
        .O(tmp_product_i_34_n_0));
  (* HLUTNM = "lutpair3" *) 
  LUT5 #(
    .INIT(32'h96A5695A)) 
    tmp_product_i_35
       (.I0(tmp_product_i_64_n_6),
        .I1(tmp_product_i_63_n_7),
        .I2(tmp_product_i_63_n_6),
        .I3(tmp_product_i_62_n_6),
        .I4(tmp_product_i_31_n_0),
        .O(tmp_product_i_35_n_0));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h639C)) 
    tmp_product_i_36
       (.I0(tmp_product_i_66_n_4),
        .I1(tmp_product_i_63_n_7),
        .I2(tmp_product_i_62_n_6),
        .I3(tmp_product_i_32_n_0),
        .O(tmp_product_i_36_n_0));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h59A6)) 
    tmp_product_i_37
       (.I0(tmp_product_i_66_n_4),
        .I1(tmp_product_i_62_n_6),
        .I2(tmp_product_i_66_n_5),
        .I3(tmp_product_i_33_n_0),
        .O(tmp_product_i_37_n_0));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hA6)) 
    tmp_product_i_38
       (.I0(tmp_product_i_66_n_5),
        .I1(tmp_product_i_62_n_6),
        .I2(tmp_product_i_66_n_6),
        .O(tmp_product_i_38_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product_i_39
       (.I0(1'b0),
        .I1(tmp_product_i_66_n_6),
        .I2(tmp_product_i_62_n_6),
        .O(tmp_product_i_39_n_0));
  CARRY4 tmp_product_i_4
       (.CI(tmp_product_i_5_n_0),
        .CO({tmp_product_i_4_n_0,tmp_product_i_4_n_1,tmp_product_i_4_n_2,tmp_product_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product_i_30_n_0,tmp_product_i_31_n_0,tmp_product_i_32_n_0,tmp_product_i_33_n_0}),
        .O({tmp_product_i_4_n_4,tmp_product_i_4_n_5,tmp_product_i_4_n_6,tmp_product_i_4_n_7}),
        .S({tmp_product_i_34_n_0,tmp_product_i_35_n_0,tmp_product_i_36_n_0,tmp_product_i_37_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_40
       (.I0(1'b0),
        .I1(tmp_product_i_62_n_6),
        .O(tmp_product_i_40_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_41
       (.I0(1'b0),
        .I1(tmp_product_i_62_n_6),
        .O(tmp_product_i_41_n_0));
  CARRY4 tmp_product_i_42
       (.CI(tmp_product_i_50_n_0),
        .CO({NLW_tmp_product_i_42_CO_UNCONNECTED[3],tmp_product_i_42_n_1,NLW_tmp_product_i_42_CO_UNCONNECTED[1],tmp_product_i_42_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_Val2_1_fu_51_p0[26:25]}),
        .O({NLW_tmp_product_i_42_O_UNCONNECTED[3:2],tmp_product_i_42_n_6,tmp_product_i_42_n_7}),
        .S({1'b0,1'b1,rcReceiver_mul_43bkb_U1_n_93,rcReceiver_mul_43bkb_U1_n_94}));
  CARRY4 tmp_product_i_43
       (.CI(tmp_product_i_47_n_0),
        .CO({tmp_product_i_43_n_0,tmp_product_i_43_n_1,tmp_product_i_43_n_2,tmp_product_i_43_n_3}),
        .CYINIT(1'b0),
        .DI(p_Val2_1_fu_51_p0[22:19]),
        .O({tmp_product_i_43_n_4,tmp_product_i_43_n_5,tmp_product_i_43_n_6,tmp_product_i_43_n_7}),
        .S({tmp_product_i_69_n_0,tmp_product_i_70_n_0,tmp_product_i_71_n_0,tmp_product_i_72_n_0}));
  CARRY4 tmp_product_i_44
       (.CI(tmp_product_i_57_n_0),
        .CO({tmp_product_i_44_n_0,tmp_product_i_44_n_1,tmp_product_i_44_n_2,tmp_product_i_44_n_3}),
        .CYINIT(1'b0),
        .DI(p_Val2_1_fu_51_p0[19:16]),
        .O({tmp_product_i_44_n_4,tmp_product_i_44_n_5,tmp_product_i_44_n_6,tmp_product_i_44_n_7}),
        .S({rcReceiver_mul_43bkb_U1_n_20,rcReceiver_mul_43bkb_U1_n_21,rcReceiver_mul_43bkb_U1_n_22,rcReceiver_mul_43bkb_U1_n_23}));
  CARRY4 tmp_product_i_45
       (.CI(tmp_product_i_56_n_0),
        .CO({tmp_product_i_45_n_0,tmp_product_i_45_n_1,tmp_product_i_45_n_2,tmp_product_i_45_n_3}),
        .CYINIT(1'b0),
        .DI(p_Val2_1_fu_51_p0[22:19]),
        .O({tmp_product_i_45_n_4,tmp_product_i_45_n_5,tmp_product_i_45_n_6,tmp_product_i_45_n_7}),
        .S({rcReceiver_mul_43bkb_U1_n_48,rcReceiver_mul_43bkb_U1_n_49,rcReceiver_mul_43bkb_U1_n_50,rcReceiver_mul_43bkb_U1_n_51}));
  CARRY4 tmp_product_i_47
       (.CI(1'b0),
        .CO({tmp_product_i_47_n_0,tmp_product_i_47_n_1,tmp_product_i_47_n_2,tmp_product_i_47_n_3}),
        .CYINIT(1'b0),
        .DI({p_Val2_1_fu_51_p0[18:16],1'b0}),
        .O({tmp_product_i_47_n_4,tmp_product_i_47_n_5,tmp_product_i_47_n_6,tmp_product_i_47_n_7}),
        .S({tmp_product_i_81_n_0,tmp_product_i_82_n_0,tmp_product_i_83_n_0,tmp_product_i_84_n_7}));
  CARRY4 tmp_product_i_5
       (.CI(tmp_product__1_i_1_n_0),
        .CO({tmp_product_i_5_n_0,tmp_product_i_5_n_1,tmp_product_i_5_n_2,tmp_product_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({tmp_product_i_5_n_4,tmp_product_i_5_n_5,tmp_product_i_5_n_6,tmp_product_i_5_n_7}),
        .S({tmp_product_i_38_n_0,tmp_product_i_39_n_0,tmp_product_i_40_n_0,tmp_product_i_41_n_0}));
  CARRY4 tmp_product_i_50
       (.CI(tmp_product_i_60_n_0),
        .CO({tmp_product_i_50_n_0,tmp_product_i_50_n_1,tmp_product_i_50_n_2,tmp_product_i_50_n_3}),
        .CYINIT(1'b0),
        .DI(p_Val2_1_fu_51_p0[24:21]),
        .O({tmp_product_i_50_n_4,tmp_product_i_50_n_5,tmp_product_i_50_n_6,tmp_product_i_50_n_7}),
        .S({rcReceiver_mul_43bkb_U1_n_32,rcReceiver_mul_43bkb_U1_n_33,rcReceiver_mul_43bkb_U1_n_34,rcReceiver_mul_43bkb_U1_n_35}));
  CARRY4 tmp_product_i_53
       (.CI(tmp_product_i_45_n_0),
        .CO({tmp_product_i_53_n_0,tmp_product_i_53_n_1,tmp_product_i_53_n_2,tmp_product_i_53_n_3}),
        .CYINIT(1'b0),
        .DI(p_Val2_1_fu_51_p0[26:23]),
        .O({tmp_product_i_53_n_4,tmp_product_i_53_n_5,tmp_product_i_53_n_6,tmp_product_i_53_n_7}),
        .S({rcReceiver_mul_43bkb_U1_n_52,rcReceiver_mul_43bkb_U1_n_53,rcReceiver_mul_43bkb_U1_n_54,rcReceiver_mul_43bkb_U1_n_55}));
  CARRY4 tmp_product_i_54
       (.CI(tmp_product_i_44_n_0),
        .CO({tmp_product_i_54_n_0,tmp_product_i_54_n_1,tmp_product_i_54_n_2,tmp_product_i_54_n_3}),
        .CYINIT(1'b0),
        .DI(p_Val2_1_fu_51_p0[23:20]),
        .O({tmp_product_i_54_n_4,tmp_product_i_54_n_5,tmp_product_i_54_n_6,tmp_product_i_54_n_7}),
        .S({rcReceiver_mul_43bkb_U1_n_28,rcReceiver_mul_43bkb_U1_n_29,rcReceiver_mul_43bkb_U1_n_30,rcReceiver_mul_43bkb_U1_n_31}));
  CARRY4 tmp_product_i_56
       (.CI(tmp_product_i_62_n_0),
        .CO({tmp_product_i_56_n_0,tmp_product_i_56_n_1,tmp_product_i_56_n_2,tmp_product_i_56_n_3}),
        .CYINIT(1'b0),
        .DI({p_Val2_1_fu_51_p0[18:16],1'b0}),
        .O({tmp_product_i_56_n_4,tmp_product_i_56_n_5,tmp_product_i_56_n_6,tmp_product_i_56_n_7}),
        .S({rcReceiver_mul_43bkb_U1_n_44,rcReceiver_mul_43bkb_U1_n_45,rcReceiver_mul_43bkb_U1_n_46,rcReceiver_mul_43bkb_U1_n_47}));
  CARRY4 tmp_product_i_57
       (.CI(1'b0),
        .CO({tmp_product_i_57_n_0,tmp_product_i_57_n_1,tmp_product_i_57_n_2,tmp_product_i_57_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({tmp_product_i_57_n_4,tmp_product_i_57_n_5,tmp_product_i_57_n_6,NLW_tmp_product_i_57_O_UNCONNECTED[0]}),
        .S({rcReceiver_mul_43bkb_U1_n_56,rcReceiver_mul_43bkb_U1_n_57,rcReceiver_mul_43bkb_U1_n_58,1'b1}));
  CARRY4 tmp_product_i_58
       (.CI(tmp_product_i_63_n_0),
        .CO({tmp_product_i_58_n_0,tmp_product_i_58_n_1,tmp_product_i_58_n_2,tmp_product_i_58_n_3}),
        .CYINIT(1'b0),
        .DI(p_Val2_1_fu_51_p0[23:20]),
        .O({tmp_product_i_58_n_4,tmp_product_i_58_n_5,tmp_product_i_58_n_6,tmp_product_i_58_n_7}),
        .S({rcReceiver_mul_43bkb_U1_n_40,rcReceiver_mul_43bkb_U1_n_41,rcReceiver_mul_43bkb_U1_n_42,rcReceiver_mul_43bkb_U1_n_43}));
  CARRY4 tmp_product_i_60
       (.CI(tmp_product_i_64_n_0),
        .CO({tmp_product_i_60_n_0,tmp_product_i_60_n_1,tmp_product_i_60_n_2,tmp_product_i_60_n_3}),
        .CYINIT(1'b0),
        .DI(p_Val2_1_fu_51_p0[20:17]),
        .O({tmp_product_i_60_n_4,tmp_product_i_60_n_5,tmp_product_i_60_n_6,tmp_product_i_60_n_7}),
        .S({rcReceiver_mul_43bkb_U1_n_24,rcReceiver_mul_43bkb_U1_n_25,rcReceiver_mul_43bkb_U1_n_26,rcReceiver_mul_43bkb_U1_n_27}));
  CARRY4 tmp_product_i_62
       (.CI(1'b0),
        .CO({tmp_product_i_62_n_0,tmp_product_i_62_n_1,tmp_product_i_62_n_2,tmp_product_i_62_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({tmp_product_i_62_n_4,tmp_product_i_62_n_5,tmp_product_i_62_n_6,NLW_tmp_product_i_62_O_UNCONNECTED[0]}),
        .S({rcReceiver_mul_43bkb_U1_n_95,rcReceiver_mul_43bkb_U1_n_96,1'b1,1'b0}));
  CARRY4 tmp_product_i_63
       (.CI(tmp_product_i_66_n_0),
        .CO({tmp_product_i_63_n_0,tmp_product_i_63_n_1,tmp_product_i_63_n_2,tmp_product_i_63_n_3}),
        .CYINIT(1'b0),
        .DI(p_Val2_1_fu_51_p0[19:16]),
        .O({tmp_product_i_63_n_4,tmp_product_i_63_n_5,tmp_product_i_63_n_6,tmp_product_i_63_n_7}),
        .S({rcReceiver_mul_43bkb_U1_n_36,rcReceiver_mul_43bkb_U1_n_37,rcReceiver_mul_43bkb_U1_n_38,rcReceiver_mul_43bkb_U1_n_39}));
  CARRY4 tmp_product_i_64
       (.CI(1'b0),
        .CO({tmp_product_i_64_n_0,tmp_product_i_64_n_1,tmp_product_i_64_n_2,tmp_product_i_64_n_3}),
        .CYINIT(1'b1),
        .DI({p_Val2_1_fu_51_p0[16],1'b0,1'b0,1'b0}),
        .O({tmp_product_i_64_n_4,tmp_product_i_64_n_5,tmp_product_i_64_n_6,NLW_tmp_product_i_64_O_UNCONNECTED[0]}),
        .S({rcReceiver_mul_43bkb_U1_n_17,rcReceiver_mul_43bkb_U1_n_18,rcReceiver_mul_43bkb_U1_n_19,1'b1}));
  CARRY4 tmp_product_i_66
       (.CI(1'b0),
        .CO({tmp_product_i_66_n_0,tmp_product_i_66_n_1,tmp_product_i_66_n_2,tmp_product_i_66_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({tmp_product_i_66_n_4,tmp_product_i_66_n_5,tmp_product_i_66_n_6,NLW_tmp_product_i_66_O_UNCONNECTED[0]}),
        .S({rcReceiver_mul_43bkb_U1_n_90,rcReceiver_mul_43bkb_U1_n_91,rcReceiver_mul_43bkb_U1_n_92,1'b1}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_69
       (.I0(p_Val2_1_fu_51_p0[22]),
        .I1(tmp_product_i_84_n_4),
        .O(tmp_product_i_69_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_70
       (.I0(p_Val2_1_fu_51_p0[21]),
        .I1(tmp_product_i_84_n_4),
        .O(tmp_product_i_70_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_71
       (.I0(p_Val2_1_fu_51_p0[20]),
        .I1(tmp_product_i_84_n_4),
        .O(tmp_product_i_71_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_72
       (.I0(p_Val2_1_fu_51_p0[19]),
        .I1(tmp_product_i_84_n_4),
        .O(tmp_product_i_72_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_81
       (.I0(p_Val2_1_fu_51_p0[18]),
        .I1(tmp_product_i_84_n_4),
        .O(tmp_product_i_81_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_82
       (.I0(p_Val2_1_fu_51_p0[17]),
        .I1(tmp_product_i_84_n_5),
        .O(tmp_product_i_82_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_83
       (.I0(p_Val2_1_fu_51_p0[16]),
        .I1(tmp_product_i_84_n_6),
        .O(tmp_product_i_83_n_0));
  CARRY4 tmp_product_i_84
       (.CI(tmp_product_i_58_n_0),
        .CO({NLW_tmp_product_i_84_CO_UNCONNECTED[3],tmp_product_i_84_n_1,tmp_product_i_84_n_2,tmp_product_i_84_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,p_Val2_1_fu_51_p0[26:24]}),
        .O({tmp_product_i_84_n_4,tmp_product_i_84_n_5,tmp_product_i_84_n_6,tmp_product_i_84_n_7}),
        .S({1'b1,tmp_product_i_124_n_0,tmp_product_i_125_n_0,tmp_product_i_126_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hFBAA)) 
    \x_int_reg[0]_i_10 
       (.I0(Q[4]),
        .I1(\channels_8_reg[10] [0]),
        .I2(\x_int_reg[5]_i_22_n_0 ),
        .I3(Q[3]),
        .O(\x_int_reg_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \x_int_reg[0]_i_11 
       (.I0(\ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[10] [0]),
        .I1(Q[0]),
        .I2(\x_int_reg[3]_i_18_n_0 ),
        .O(\x_int_reg_reg[0]_2 ));
  LUT5 #(
    .INIT(32'hFEFFF0F0)) 
    \x_int_reg[0]_i_2 
       (.I0(\x_int_reg[7]_i_8__0_n_0 ),
        .I1(\x_int_reg[5]_i_7_n_0 ),
        .I2(Q[10]),
        .I3(\channels_14_reg[10] [0]),
        .I4(Q[9]),
        .O(\x_int_reg_reg[0]_4 ));
  LUT5 #(
    .INIT(32'h40FF4040)) 
    \x_int_reg[0]_i_4 
       (.I0(\x_int_reg[5]_i_12_n_0 ),
        .I1(Q[6]),
        .I2(\channels_11_reg[10] [0]),
        .I3(\x_int_reg[5]_i_13_n_0 ),
        .I4(\channels_10_reg[10] [0]),
        .O(\x_int_reg_reg[0]_6 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4040FF40)) 
    \x_int_reg[0]_i_5 
       (.I0(\x_int_reg[5]_i_14_n_0 ),
        .I1(Q[8]),
        .I2(\channels_13_reg[10] [0]),
        .I3(\channels_12_reg[10] [0]),
        .I4(\x_int_reg[5]_i_15_n_0 ),
        .I5(Q[9]),
        .O(\x_int_reg_reg[0]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \x_int_reg[0]_i_6 
       (.I0(\channels_15_reg[10] [0]),
        .I1(\x_int_reg[5]_i_16_n_0 ),
        .O(\x_int_reg_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \x_int_reg[0]_i_7 
       (.I0(\channels_9_reg[10] [0]),
        .I1(\x_int_reg[3]_i_15_n_0 ),
        .O(\x_int_reg_reg[0]_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4040FF40)) 
    \x_int_reg[0]_i_8 
       (.I0(\x_int_reg[5]_i_17_n_0 ),
        .I1(Q[2]),
        .I2(\channels_7_reg[10] [0]),
        .I3(\channels_6_reg[10] [0]),
        .I4(\x_int_reg[5]_i_18_n_0 ),
        .I5(Q[3]),
        .O(\x_int_reg_reg[0]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hFBAA)) 
    \x_int_reg[1]_i_11 
       (.I0(Q[4]),
        .I1(\channels_8_reg[10] [1]),
        .I2(\x_int_reg[5]_i_22_n_0 ),
        .I3(Q[3]),
        .O(\x_int_reg_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \x_int_reg[1]_i_12 
       (.I0(\ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[10] [1]),
        .I1(Q[0]),
        .I2(\x_int_reg[3]_i_18_n_0 ),
        .O(\x_int_reg_reg[1]_2 ));
  LUT5 #(
    .INIT(32'hFEFFF0F0)) 
    \x_int_reg[1]_i_2 
       (.I0(\x_int_reg[7]_i_8__0_n_0 ),
        .I1(\x_int_reg[5]_i_7_n_0 ),
        .I2(Q[10]),
        .I3(\channels_14_reg[10] [1]),
        .I4(Q[9]),
        .O(\x_int_reg_reg[1]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hFF8A)) 
    \x_int_reg[1]_i_3 
       (.I0(Q[7]),
        .I1(\x_int_reg[3]_i_16_n_0 ),
        .I2(\channels_12_reg[10] [1]),
        .I3(Q[8]),
        .O(\x_int_reg_reg[1]_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4040FF40)) 
    \x_int_reg[1]_i_5 
       (.I0(\x_int_reg[5]_i_12_n_0 ),
        .I1(Q[6]),
        .I2(\channels_11_reg[10] [1]),
        .I3(\channels_10_reg[10] [1]),
        .I4(\x_int_reg[5]_i_13_n_0 ),
        .I5(Q[7]),
        .O(\x_int_reg_reg[1]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hF4F0)) 
    \x_int_reg[1]_i_6 
       (.I0(\x_int_reg[5]_i_14_n_0 ),
        .I1(Q[8]),
        .I2(Q[9]),
        .I3(\channels_13_reg[10] [1]),
        .O(\x_int_reg_reg[1]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \x_int_reg[1]_i_7 
       (.I0(\channels_15_reg[10] [1]),
        .I1(\x_int_reg[5]_i_16_n_0 ),
        .O(\x_int_reg_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \x_int_reg[1]_i_8 
       (.I0(\channels_9_reg[10] [1]),
        .I1(\x_int_reg[3]_i_15_n_0 ),
        .O(\x_int_reg_reg[1]_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4040FF40)) 
    \x_int_reg[1]_i_9 
       (.I0(\x_int_reg[5]_i_17_n_0 ),
        .I1(Q[2]),
        .I2(\channels_7_reg[10] [1]),
        .I3(\channels_6_reg[10] [1]),
        .I4(\x_int_reg[5]_i_18_n_0 ),
        .I5(Q[3]),
        .O(\x_int_reg_reg[1]_8 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hFBAA)) 
    \x_int_reg[2]_i_10 
       (.I0(Q[4]),
        .I1(\channels_8_reg[10] [2]),
        .I2(\x_int_reg[5]_i_22_n_0 ),
        .I3(Q[3]),
        .O(\x_int_reg_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \x_int_reg[2]_i_12 
       (.I0(\ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[10] [2]),
        .I1(Q[0]),
        .I2(\x_int_reg[3]_i_18_n_0 ),
        .O(\x_int_reg_reg[2]_2 ));
  LUT5 #(
    .INIT(32'hFEFFF0F0)) 
    \x_int_reg[2]_i_2 
       (.I0(\x_int_reg[7]_i_8__0_n_0 ),
        .I1(\x_int_reg[5]_i_7_n_0 ),
        .I2(Q[10]),
        .I3(\channels_14_reg[10] [2]),
        .I4(Q[9]),
        .O(\x_int_reg_reg[2]_4 ));
  LUT5 #(
    .INIT(32'h40FF4040)) 
    \x_int_reg[2]_i_4 
       (.I0(\x_int_reg[5]_i_12_n_0 ),
        .I1(Q[6]),
        .I2(\channels_11_reg[10] [2]),
        .I3(\x_int_reg[5]_i_13_n_0 ),
        .I4(\channels_10_reg[10] [2]),
        .O(\x_int_reg_reg[2]_6 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4040FF40)) 
    \x_int_reg[2]_i_5 
       (.I0(\x_int_reg[5]_i_14_n_0 ),
        .I1(Q[8]),
        .I2(\channels_13_reg[10] [2]),
        .I3(\channels_12_reg[10] [2]),
        .I4(\x_int_reg[5]_i_15_n_0 ),
        .I5(Q[9]),
        .O(\x_int_reg_reg[2]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \x_int_reg[2]_i_6 
       (.I0(\channels_15_reg[10] [2]),
        .I1(\x_int_reg[5]_i_16_n_0 ),
        .O(\x_int_reg_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \x_int_reg[2]_i_7 
       (.I0(\channels_9_reg[10] [2]),
        .I1(\x_int_reg[3]_i_15_n_0 ),
        .O(\x_int_reg_reg[2]_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4F440F00)) 
    \x_int_reg[2]_i_8 
       (.I0(\x_int_reg[5]_i_17_n_0 ),
        .I1(Q[2]),
        .I2(\x_int_reg[5]_i_18_n_0 ),
        .I3(\channels_6_reg[10] [2]),
        .I4(\channels_7_reg[10] [2]),
        .I5(Q[3]),
        .O(\x_int_reg_reg[2]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    \x_int_reg[3]_i_10 
       (.I0(Q[7]),
        .I1(\channels_11_reg[10] [3]),
        .I2(\x_int_reg[5]_i_12_n_0 ),
        .I3(Q[6]),
        .O(\x_int_reg[3]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \x_int_reg[3]_i_11 
       (.I0(\channels_8_reg[10] [3]),
        .I1(Q[3]),
        .I2(\x_int_reg[5]_i_22_n_0 ),
        .O(\x_int_reg_reg[3]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'hFFFFFF04)) 
    \x_int_reg[3]_i_12 
       (.I0(\x_int_reg[3]_i_18_n_0 ),
        .I1(Q[0]),
        .I2(\ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[10] [3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(\x_int_reg_reg[3]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'hFFFF00E0)) 
    \x_int_reg[3]_i_14 
       (.I0(\channels_6_reg[10] [3]),
        .I1(\x_int_reg[3]_i_20_n_0 ),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(\x_int_reg[3]_i_21_n_0 ),
        .O(\x_int_reg_reg[3]_1 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBBF)) 
    \x_int_reg[3]_i_15 
       (.I0(\x_int_reg[7]_i_29_n_0 ),
        .I1(Q[4]),
        .I2(\channels_9_reg[10] [10]),
        .I3(\channels_9_reg[10] [8]),
        .I4(\channels_9_reg[10] [9]),
        .I5(\x_int_reg[3]_i_22_n_0 ),
        .O(\x_int_reg[3]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hABFFFFFFAAAAAAAA)) 
    \x_int_reg[3]_i_16 
       (.I0(\x_int_reg[7]_i_16_n_0 ),
        .I1(\x_int_reg[3]_i_23_n_0 ),
        .I2(\channels_12_reg[10] [3]),
        .I3(\channels_12_reg[10] [6]),
        .I4(\channels_12_reg[10] [7]),
        .I5(\x_int_reg[7]_i_17_n_0 ),
        .O(\x_int_reg[3]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \x_int_reg[3]_i_17 
       (.I0(\channels_10_reg[10] [5]),
        .I1(\channels_10_reg[10] [4]),
        .O(\x_int_reg[3]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAEFFFFFFAAAAAAAA)) 
    \x_int_reg[3]_i_18 
       (.I0(\x_int_reg[6]_i_18_n_0 ),
        .I1(\x_int_reg[3]_i_24_n_0 ),
        .I2(\ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[10] [3]),
        .I3(\ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[10] [6]),
        .I4(\ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[10] [7]),
        .I5(\x_int_reg[6]_i_17_n_0 ),
        .O(\x_int_reg[3]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF1FFF0000)) 
    \x_int_reg[3]_i_20 
       (.I0(\x_int_reg[3]_i_25_n_0 ),
        .I1(\channels_6_reg[10] [3]),
        .I2(\channels_6_reg[10] [6]),
        .I3(\channels_6_reg[10] [7]),
        .I4(\x_int_reg[6]_i_15_n_0 ),
        .I5(\x_int_reg[6]_i_14_n_0 ),
        .O(\x_int_reg[3]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    \x_int_reg[3]_i_21 
       (.I0(Q[3]),
        .I1(\channels_7_reg[10] [3]),
        .I2(\x_int_reg[5]_i_17_n_0 ),
        .I3(Q[2]),
        .O(\x_int_reg[3]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'hFE000000)) 
    \x_int_reg[3]_i_22 
       (.I0(\channels_9_reg[10] [5]),
        .I1(\channels_9_reg[10] [4]),
        .I2(\channels_9_reg[10] [3]),
        .I3(\channels_9_reg[10] [6]),
        .I4(\channels_9_reg[10] [7]),
        .O(\x_int_reg[3]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \x_int_reg[3]_i_23 
       (.I0(\channels_12_reg[10] [5]),
        .I1(\channels_12_reg[10] [4]),
        .O(\x_int_reg[3]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \x_int_reg[3]_i_24 
       (.I0(\ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[10] [5]),
        .I1(\ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[10] [4]),
        .O(\x_int_reg[3]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \x_int_reg[3]_i_25 
       (.I0(\channels_6_reg[10] [5]),
        .I1(\channels_6_reg[10] [4]),
        .O(\x_int_reg[3]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \x_int_reg[3]_i_2__1 
       (.I0(\channels_15_reg[10] [3]),
        .I1(\x_int_reg[5]_i_16_n_0 ),
        .O(\x_int_reg_reg[3]_4 ));
  LUT5 #(
    .INIT(32'hFFFF00E0)) 
    \x_int_reg[3]_i_3__1 
       (.I0(\channels_13_reg[10] [3]),
        .I1(\x_int_reg[5]_i_14_n_0 ),
        .I2(Q[8]),
        .I3(Q[9]),
        .I4(\x_int_reg[3]_i_8_n_0 ),
        .O(\x_int_reg_reg[3]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'hFFFF00E0)) 
    \x_int_reg[3]_i_4__1 
       (.I0(\channels_10_reg[10] [3]),
        .I1(\x_int_reg[3]_i_9_n_0 ),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(\x_int_reg[3]_i_10_n_0 ),
        .O(\x_int_reg_reg[3]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hFFF1)) 
    \x_int_reg[3]_i_6 
       (.I0(\x_int_reg[3]_i_15_n_0 ),
        .I1(\channels_9_reg[10] [3]),
        .I2(Q[5]),
        .I3(Q[6]),
        .O(\x_int_reg_reg[3]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'hFFFFFF04)) 
    \x_int_reg[3]_i_7 
       (.I0(\x_int_reg[3]_i_16_n_0 ),
        .I1(Q[7]),
        .I2(\channels_12_reg[10] [3]),
        .I3(Q[9]),
        .I4(Q[8]),
        .O(\x_int_reg_reg[3]_0 ));
  LUT5 #(
    .INIT(32'hFFFEF0F0)) 
    \x_int_reg[3]_i_8 
       (.I0(\x_int_reg[7]_i_8__0_n_0 ),
        .I1(\x_int_reg[5]_i_7_n_0 ),
        .I2(Q[10]),
        .I3(\channels_14_reg[10] [3]),
        .I4(Q[9]),
        .O(\x_int_reg[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF1FFF0000)) 
    \x_int_reg[3]_i_9 
       (.I0(\x_int_reg[3]_i_17_n_0 ),
        .I1(\channels_10_reg[10] [3]),
        .I2(\channels_10_reg[10] [6]),
        .I3(\channels_10_reg[10] [7]),
        .I4(\x_int_reg[7]_i_31_n_0 ),
        .I5(\x_int_reg[7]_i_32_n_0 ),
        .O(\x_int_reg[3]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hFBAA)) 
    \x_int_reg[4]_i_10 
       (.I0(Q[4]),
        .I1(\channels_8_reg[10] [4]),
        .I2(\x_int_reg[5]_i_22_n_0 ),
        .I3(Q[3]),
        .O(\x_int_reg_reg[4]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \x_int_reg[4]_i_11 
       (.I0(\ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[10] [4]),
        .I1(Q[0]),
        .I2(\x_int_reg[3]_i_18_n_0 ),
        .O(\x_int_reg_reg[4]_2 ));
  LUT5 #(
    .INIT(32'hFEFFF0F0)) 
    \x_int_reg[4]_i_2 
       (.I0(\x_int_reg[7]_i_8__0_n_0 ),
        .I1(\x_int_reg[5]_i_7_n_0 ),
        .I2(Q[10]),
        .I3(\channels_14_reg[10] [4]),
        .I4(Q[9]),
        .O(\x_int_reg_reg[4]_4 ));
  LUT5 #(
    .INIT(32'h40FF4040)) 
    \x_int_reg[4]_i_4 
       (.I0(\x_int_reg[5]_i_12_n_0 ),
        .I1(Q[6]),
        .I2(\channels_11_reg[10] [4]),
        .I3(\x_int_reg[5]_i_13_n_0 ),
        .I4(\channels_10_reg[10] [4]),
        .O(\x_int_reg_reg[4]_6 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4040FF40)) 
    \x_int_reg[4]_i_5 
       (.I0(\x_int_reg[5]_i_14_n_0 ),
        .I1(Q[8]),
        .I2(\channels_13_reg[10] [4]),
        .I3(\channels_12_reg[10] [4]),
        .I4(\x_int_reg[5]_i_15_n_0 ),
        .I5(Q[9]),
        .O(\x_int_reg_reg[4]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \x_int_reg[4]_i_6 
       (.I0(\channels_15_reg[10] [4]),
        .I1(\x_int_reg[5]_i_16_n_0 ),
        .O(\x_int_reg_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \x_int_reg[4]_i_7 
       (.I0(\channels_9_reg[10] [4]),
        .I1(\x_int_reg[3]_i_15_n_0 ),
        .O(\x_int_reg_reg[4]_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4F440F00)) 
    \x_int_reg[4]_i_8 
       (.I0(\x_int_reg[5]_i_17_n_0 ),
        .I1(Q[2]),
        .I2(\x_int_reg[5]_i_18_n_0 ),
        .I3(\channels_6_reg[10] [4]),
        .I4(\channels_7_reg[10] [4]),
        .I5(Q[3]),
        .O(\x_int_reg_reg[4]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hFBAA)) 
    \x_int_reg[5]_i_11 
       (.I0(Q[4]),
        .I1(\channels_8_reg[10] [5]),
        .I2(\x_int_reg[5]_i_22_n_0 ),
        .I3(Q[3]),
        .O(\x_int_reg_reg[5]_1 ));
  LUT6 #(
    .INIT(64'hABFFFFFFAAAAAAAA)) 
    \x_int_reg[5]_i_12 
       (.I0(\x_int_reg[7]_i_30_n_0 ),
        .I1(\x_int_reg[5]_i_23_n_0 ),
        .I2(\channels_11_reg[10] [3]),
        .I3(\channels_11_reg[10] [6]),
        .I4(\channels_11_reg[10] [7]),
        .I5(\x_int_reg[5]_i_24_n_0 ),
        .O(\x_int_reg[5]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \x_int_reg[5]_i_13 
       (.I0(\x_int_reg[3]_i_9_n_0 ),
        .I1(Q[6]),
        .I2(Q[5]),
        .O(\x_int_reg[5]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hABFFFFFFAAAAAAAA)) 
    \x_int_reg[5]_i_14 
       (.I0(\x_int_reg[7]_i_35_n_0 ),
        .I1(\x_int_reg[5]_i_25_n_0 ),
        .I2(\channels_13_reg[10] [3]),
        .I3(\channels_13_reg[10] [6]),
        .I4(\channels_13_reg[10] [7]),
        .I5(\x_int_reg[5]_i_26_n_0 ),
        .O(\x_int_reg[5]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \x_int_reg[5]_i_15 
       (.I0(\x_int_reg[3]_i_16_n_0 ),
        .I1(Q[7]),
        .I2(Q[8]),
        .O(\x_int_reg[5]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBBF)) 
    \x_int_reg[5]_i_16 
       (.I0(\x_int_reg[7]_i_19_n_0 ),
        .I1(Q[10]),
        .I2(\channels_15_reg[10] [10]),
        .I3(\channels_15_reg[10] [8]),
        .I4(\channels_15_reg[10] [9]),
        .I5(\x_int_reg[5]_i_27_n_0 ),
        .O(\x_int_reg[5]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hABFFFFFFAAAAAAAA)) 
    \x_int_reg[5]_i_17 
       (.I0(\x_int_reg[5]_i_28_n_0 ),
        .I1(\x_int_reg[5]_i_29_n_0 ),
        .I2(\channels_7_reg[10] [3]),
        .I3(\channels_7_reg[10] [6]),
        .I4(\channels_7_reg[10] [7]),
        .I5(\x_int_reg[5]_i_30_n_0 ),
        .O(\x_int_reg[5]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \x_int_reg[5]_i_18 
       (.I0(\x_int_reg[3]_i_20_n_0 ),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(\x_int_reg[5]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \x_int_reg[5]_i_21 
       (.I0(\ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[10] [5]),
        .I1(Q[0]),
        .I2(\x_int_reg[3]_i_18_n_0 ),
        .O(\x_int_reg_reg[5]_2 ));
  LUT6 #(
    .INIT(64'hABFFFFFFAAAAAAAA)) 
    \x_int_reg[5]_i_22 
       (.I0(\x_int_reg[7]_i_28_n_0 ),
        .I1(\x_int_reg[5]_i_31_n_0 ),
        .I2(\channels_8_reg[10] [3]),
        .I3(\channels_8_reg[10] [6]),
        .I4(\channels_8_reg[10] [7]),
        .I5(\x_int_reg[7]_i_27_n_0 ),
        .O(\x_int_reg[5]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \x_int_reg[5]_i_23 
       (.I0(\channels_11_reg[10] [5]),
        .I1(\channels_11_reg[10] [4]),
        .O(\x_int_reg[5]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \x_int_reg[5]_i_24 
       (.I0(\channels_11_reg[10] [9]),
        .I1(\channels_11_reg[10] [8]),
        .I2(\channels_11_reg[10] [10]),
        .O(\x_int_reg[5]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \x_int_reg[5]_i_25 
       (.I0(\channels_13_reg[10] [5]),
        .I1(\channels_13_reg[10] [4]),
        .O(\x_int_reg[5]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \x_int_reg[5]_i_26 
       (.I0(\channels_13_reg[10] [9]),
        .I1(\channels_13_reg[10] [8]),
        .I2(\channels_13_reg[10] [10]),
        .O(\x_int_reg[5]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'hFE000000)) 
    \x_int_reg[5]_i_27 
       (.I0(\channels_15_reg[10] [5]),
        .I1(\channels_15_reg[10] [4]),
        .I2(\channels_15_reg[10] [3]),
        .I3(\channels_15_reg[10] [6]),
        .I4(\channels_15_reg[10] [7]),
        .O(\x_int_reg[5]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'hE0000000)) 
    \x_int_reg[5]_i_28 
       (.I0(\x_int_reg[5]_i_32_n_0 ),
        .I1(\x_int_reg[5]_i_33_n_0 ),
        .I2(\channels_7_reg[10] [8]),
        .I3(\channels_7_reg[10] [10]),
        .I4(\channels_7_reg[10] [9]),
        .O(\x_int_reg[5]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \x_int_reg[5]_i_29 
       (.I0(\channels_7_reg[10] [5]),
        .I1(\channels_7_reg[10] [4]),
        .O(\x_int_reg[5]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFF0F0)) 
    \x_int_reg[5]_i_2__2 
       (.I0(\x_int_reg[7]_i_8__0_n_0 ),
        .I1(\x_int_reg[5]_i_7_n_0 ),
        .I2(Q[10]),
        .I3(\channels_14_reg[10] [5]),
        .I4(Q[9]),
        .O(\x_int_reg_reg[5]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \x_int_reg[5]_i_30 
       (.I0(\channels_7_reg[10] [9]),
        .I1(\channels_7_reg[10] [8]),
        .I2(\channels_7_reg[10] [10]),
        .O(\x_int_reg[5]_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \x_int_reg[5]_i_31 
       (.I0(\channels_8_reg[10] [5]),
        .I1(\channels_8_reg[10] [4]),
        .O(\x_int_reg[5]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'hAAA8)) 
    \x_int_reg[5]_i_32 
       (.I0(\channels_7_reg[10] [3]),
        .I1(\channels_7_reg[10] [0]),
        .I2(\channels_7_reg[10] [1]),
        .I3(\channels_7_reg[10] [2]),
        .O(\x_int_reg[5]_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \x_int_reg[5]_i_33 
       (.I0(\channels_7_reg[10] [4]),
        .I1(\channels_7_reg[10] [5]),
        .I2(\channels_7_reg[10] [6]),
        .I3(\channels_7_reg[10] [7]),
        .O(\x_int_reg[5]_i_33_n_0 ));
  LUT5 #(
    .INIT(32'h40FF4040)) 
    \x_int_reg[5]_i_4__0 
       (.I0(\x_int_reg[5]_i_12_n_0 ),
        .I1(Q[6]),
        .I2(\channels_11_reg[10] [5]),
        .I3(\x_int_reg[5]_i_13_n_0 ),
        .I4(\channels_10_reg[10] [5]),
        .O(\x_int_reg_reg[5]_6 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4040FF40)) 
    \x_int_reg[5]_i_5__0 
       (.I0(\x_int_reg[5]_i_14_n_0 ),
        .I1(Q[8]),
        .I2(\channels_13_reg[10] [5]),
        .I3(\channels_12_reg[10] [5]),
        .I4(\x_int_reg[5]_i_15_n_0 ),
        .I5(Q[9]),
        .O(\x_int_reg_reg[5]_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \x_int_reg[5]_i_6 
       (.I0(\channels_15_reg[10] [5]),
        .I1(\x_int_reg[5]_i_16_n_0 ),
        .O(\x_int_reg_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \x_int_reg[5]_i_7 
       (.I0(\channels_14_reg[10] [10]),
        .I1(\channels_14_reg[10] [8]),
        .I2(\channels_14_reg[10] [9]),
        .I3(\x_int_reg[7]_i_22_n_0 ),
        .O(\x_int_reg[5]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \x_int_reg[5]_i_8 
       (.I0(\channels_9_reg[10] [5]),
        .I1(\x_int_reg[3]_i_15_n_0 ),
        .O(\x_int_reg_reg[5]_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4F440F00)) 
    \x_int_reg[5]_i_9 
       (.I0(\x_int_reg[5]_i_17_n_0 ),
        .I1(Q[2]),
        .I2(\x_int_reg[5]_i_18_n_0 ),
        .I3(\channels_6_reg[10] [5]),
        .I4(\channels_7_reg[10] [5]),
        .I5(Q[3]),
        .O(\x_int_reg_reg[5]_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF100)) 
    \x_int_reg[6]_i_10 
       (.I0(\x_int_reg[6]_i_17_n_0 ),
        .I1(\ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[10] [6]),
        .I2(\x_int_reg[6]_i_18_n_0 ),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(\x_int_reg_reg[6]_7 ));
  LUT5 #(
    .INIT(32'hFFABAAAA)) 
    \x_int_reg[6]_i_11 
       (.I0(Q[4]),
        .I1(\x_int_reg[7]_i_27_n_0 ),
        .I2(\channels_8_reg[10] [6]),
        .I3(\x_int_reg[7]_i_28_n_0 ),
        .I4(Q[3]),
        .O(\x_int_reg_reg[6]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'hAAAAFFFE)) 
    \x_int_reg[6]_i_12 
       (.I0(\x_int_reg_reg[7]_7 ),
        .I1(\channels_9_reg[10] [9]),
        .I2(\channels_9_reg[10] [8]),
        .I3(\channels_9_reg[10] [10]),
        .I4(\channels_9_reg[10] [6]),
        .O(\x_int_reg_reg[6]_6 ));
  LUT6 #(
    .INIT(64'hAAAAAAAABBBAAAAA)) 
    \x_int_reg[6]_i_13 
       (.I0(Q[7]),
        .I1(\x_int_reg[7]_i_32_n_0 ),
        .I2(\x_int_reg[7]_i_31_n_0 ),
        .I3(\channels_10_reg[10] [6]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\x_int_reg[6]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'hE0000000)) 
    \x_int_reg[6]_i_14 
       (.I0(\x_int_reg[6]_i_19_n_0 ),
        .I1(\x_int_reg[6]_i_20_n_0 ),
        .I2(\channels_6_reg[10] [9]),
        .I3(\channels_6_reg[10] [8]),
        .I4(\channels_6_reg[10] [10]),
        .O(\x_int_reg[6]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \x_int_reg[6]_i_15 
       (.I0(\channels_6_reg[10] [9]),
        .I1(\channels_6_reg[10] [8]),
        .I2(\channels_6_reg[10] [10]),
        .O(\x_int_reg[6]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEFAAAAAAAA)) 
    \x_int_reg[6]_i_16 
       (.I0(Q[3]),
        .I1(\channels_7_reg[10] [6]),
        .I2(\channels_7_reg[10] [10]),
        .I3(\channels_7_reg[10] [8]),
        .I4(\channels_7_reg[10] [9]),
        .I5(\x_int_reg[7]_i_40_n_0 ),
        .O(\x_int_reg[6]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \x_int_reg[6]_i_17 
       (.I0(\ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[10] [9]),
        .I1(\ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[10] [8]),
        .I2(\ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[10] [10]),
        .O(\x_int_reg[6]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'hD0000000)) 
    \x_int_reg[6]_i_18 
       (.I0(\x_int_reg[6]_i_21_n_0 ),
        .I1(\x_int_reg[6]_i_22_n_0 ),
        .I2(\ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[10] [8]),
        .I3(\ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[10] [10]),
        .I4(\ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[10] [9]),
        .O(\x_int_reg[6]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'hAAA8)) 
    \x_int_reg[6]_i_19 
       (.I0(\channels_6_reg[10] [3]),
        .I1(\channels_6_reg[10] [0]),
        .I2(\channels_6_reg[10] [1]),
        .I3(\channels_6_reg[10] [2]),
        .O(\x_int_reg[6]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \x_int_reg[6]_i_20 
       (.I0(\channels_6_reg[10] [4]),
        .I1(\channels_6_reg[10] [5]),
        .I2(\channels_6_reg[10] [6]),
        .I3(\channels_6_reg[10] [7]),
        .O(\x_int_reg[6]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \x_int_reg[6]_i_21 
       (.I0(\ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[10] [4]),
        .I1(\ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[10] [5]),
        .I2(\ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[10] [6]),
        .I3(\ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[10] [7]),
        .O(\x_int_reg[6]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'hAAA8)) 
    \x_int_reg[6]_i_22 
       (.I0(\ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[10] [3]),
        .I1(\ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[10] [0]),
        .I2(\ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[10] [1]),
        .I3(\ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[10] [2]),
        .O(\x_int_reg[6]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hFBBBBBBBAAAAAAAA)) 
    \x_int_reg[6]_i_2__0 
       (.I0(Q[10]),
        .I1(\channels_14_reg[10] [6]),
        .I2(\channels_14_reg[10] [8]),
        .I3(\channels_14_reg[10] [10]),
        .I4(\channels_14_reg[10] [9]),
        .I5(\x_int_reg[7]_i_9__0_n_0 ),
        .O(\x_int_reg_reg[6]_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAB0000)) 
    \x_int_reg[6]_i_4 
       (.I0(\channels_11_reg[10] [6]),
        .I1(\channels_11_reg[10] [10]),
        .I2(\channels_11_reg[10] [8]),
        .I3(\channels_11_reg[10] [9]),
        .I4(\x_int_reg[7]_i_14_n_0 ),
        .I5(\x_int_reg[6]_i_13_n_0 ),
        .O(\x_int_reg_reg[6]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h07070705)) 
    \x_int_reg[6]_i_5 
       (.I0(Q[7]),
        .I1(\x_int_reg[7]_i_16_n_0 ),
        .I2(Q[8]),
        .I3(\x_int_reg[7]_i_17_n_0 ),
        .I4(\channels_12_reg[10] [6]),
        .O(\x_int_reg_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEFAAAAAAAA)) 
    \x_int_reg[6]_i_6 
       (.I0(Q[9]),
        .I1(\channels_13_reg[10] [6]),
        .I2(\channels_13_reg[10] [10]),
        .I3(\channels_13_reg[10] [8]),
        .I4(\channels_13_reg[10] [9]),
        .I5(\x_int_reg[7]_i_18_n_0 ),
        .O(\x_int_reg_reg[6]_4 ));
  LUT6 #(
    .INIT(64'h2222222200000002)) 
    \x_int_reg[6]_i_7 
       (.I0(Q[10]),
        .I1(\x_int_reg[7]_i_19_n_0 ),
        .I2(\channels_15_reg[10] [9]),
        .I3(\channels_15_reg[10] [8]),
        .I4(\channels_15_reg[10] [10]),
        .I5(\channels_15_reg[10] [6]),
        .O(\x_int_reg_reg[6]_8 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00005400)) 
    \x_int_reg[6]_i_8 
       (.I0(\x_int_reg[6]_i_14_n_0 ),
        .I1(\x_int_reg[6]_i_15_n_0 ),
        .I2(\channels_6_reg[10] [6]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(\x_int_reg[6]_i_16_n_0 ),
        .O(\x_int_reg_reg[6]_1 ));
  LUT5 #(
    .INIT(32'hFFABAAAA)) 
    \x_int_reg[7]_i_11 
       (.I0(Q[4]),
        .I1(\x_int_reg[7]_i_27_n_0 ),
        .I2(\channels_8_reg[10] [7]),
        .I3(\x_int_reg[7]_i_28_n_0 ),
        .I4(Q[3]),
        .O(\x_int_reg_reg[7]_5 ));
  LUT2 #(
    .INIT(4'hB)) 
    \x_int_reg[7]_i_12 
       (.I0(\x_int_reg[7]_i_29_n_0 ),
        .I1(Q[4]),
        .O(\x_int_reg_reg[7]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \x_int_reg[7]_i_13 
       (.I0(\channels_9_reg[10] [9]),
        .I1(\channels_9_reg[10] [8]),
        .I2(\channels_9_reg[10] [10]),
        .O(\x_int_reg_reg[7]_8 ));
  LUT2 #(
    .INIT(4'h2)) 
    \x_int_reg[7]_i_14 
       (.I0(Q[6]),
        .I1(\x_int_reg[7]_i_30_n_0 ),
        .O(\x_int_reg[7]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAFEAAAA)) 
    \x_int_reg[7]_i_15 
       (.I0(Q[7]),
        .I1(\x_int_reg[7]_i_31_n_0 ),
        .I2(\channels_10_reg[10] [7]),
        .I3(\x_int_reg[7]_i_32_n_0 ),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\x_int_reg[7]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'hB0000000)) 
    \x_int_reg[7]_i_16 
       (.I0(\x_int_reg[7]_i_33_n_0 ),
        .I1(\x_int_reg[7]_i_34_n_0 ),
        .I2(\channels_12_reg[10] [8]),
        .I3(\channels_12_reg[10] [10]),
        .I4(\channels_12_reg[10] [9]),
        .O(\x_int_reg[7]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \x_int_reg[7]_i_17 
       (.I0(\channels_12_reg[10] [9]),
        .I1(\channels_12_reg[10] [8]),
        .I2(\channels_12_reg[10] [10]),
        .O(\x_int_reg[7]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \x_int_reg[7]_i_18 
       (.I0(Q[8]),
        .I1(\x_int_reg[7]_i_35_n_0 ),
        .O(\x_int_reg[7]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hE0000000)) 
    \x_int_reg[7]_i_19 
       (.I0(\x_int_reg[7]_i_36_n_0 ),
        .I1(\x_int_reg[7]_i_37_n_0 ),
        .I2(\channels_15_reg[10] [8]),
        .I3(\channels_15_reg[10] [10]),
        .I4(\channels_15_reg[10] [9]),
        .O(\x_int_reg[7]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'hAAA8)) 
    \x_int_reg[7]_i_20 
       (.I0(\channels_14_reg[10] [3]),
        .I1(\channels_14_reg[10] [0]),
        .I2(\channels_14_reg[10] [1]),
        .I3(\channels_14_reg[10] [2]),
        .O(\x_int_reg[7]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \x_int_reg[7]_i_21 
       (.I0(\channels_14_reg[10] [9]),
        .I1(\channels_14_reg[10] [10]),
        .I2(\channels_14_reg[10] [8]),
        .O(\x_int_reg[7]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hFE000000)) 
    \x_int_reg[7]_i_22 
       (.I0(\channels_14_reg[10] [5]),
        .I1(\channels_14_reg[10] [4]),
        .I2(\channels_14_reg[10] [3]),
        .I3(\channels_14_reg[10] [6]),
        .I4(\channels_14_reg[10] [7]),
        .O(\x_int_reg[7]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h8A8A8A8A8A8A8A88)) 
    \x_int_reg[7]_i_23 
       (.I0(Q[0]),
        .I1(\x_int_reg[6]_i_18_n_0 ),
        .I2(\ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[10] [7]),
        .I3(\ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[10] [10]),
        .I4(\ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[10] [8]),
        .I5(\ap_phi_reg_pp0_iter0_p_Val2_7_reg_917_reg[10] [9]),
        .O(\x_int_reg_reg[7]_6 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAB0000)) 
    \x_int_reg[7]_i_26 
       (.I0(\channels_7_reg[10] [7]),
        .I1(\channels_7_reg[10] [10]),
        .I2(\channels_7_reg[10] [8]),
        .I3(\channels_7_reg[10] [9]),
        .I4(\x_int_reg[7]_i_40_n_0 ),
        .I5(\x_int_reg[7]_i_41_n_0 ),
        .O(\x_int_reg_reg[7]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \x_int_reg[7]_i_27 
       (.I0(\channels_8_reg[10] [9]),
        .I1(\channels_8_reg[10] [8]),
        .I2(\channels_8_reg[10] [10]),
        .O(\x_int_reg[7]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'hB0000000)) 
    \x_int_reg[7]_i_28 
       (.I0(\x_int_reg[7]_i_42_n_0 ),
        .I1(\x_int_reg[7]_i_43_n_0 ),
        .I2(\channels_8_reg[10] [8]),
        .I3(\channels_8_reg[10] [10]),
        .I4(\channels_8_reg[10] [9]),
        .O(\x_int_reg[7]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hE0000000)) 
    \x_int_reg[7]_i_29 
       (.I0(\x_int_reg[7]_i_44_n_0 ),
        .I1(\x_int_reg[7]_i_45_n_0 ),
        .I2(\channels_9_reg[10] [8]),
        .I3(\channels_9_reg[10] [10]),
        .I4(\channels_9_reg[10] [9]),
        .O(\x_int_reg[7]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'hFBAA)) 
    \x_int_reg[7]_i_2__2 
       (.I0(Q[10]),
        .I1(\channels_14_reg[10] [7]),
        .I2(\x_int_reg[7]_i_8__0_n_0 ),
        .I3(\x_int_reg[7]_i_9__0_n_0 ),
        .O(\x_int_reg_reg[7]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'hE0000000)) 
    \x_int_reg[7]_i_30 
       (.I0(\x_int_reg[7]_i_46_n_0 ),
        .I1(\x_int_reg[7]_i_47_n_0 ),
        .I2(\channels_11_reg[10] [8]),
        .I3(\channels_11_reg[10] [10]),
        .I4(\channels_11_reg[10] [9]),
        .O(\x_int_reg[7]_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \x_int_reg[7]_i_31 
       (.I0(\channels_10_reg[10] [9]),
        .I1(\channels_10_reg[10] [8]),
        .I2(\channels_10_reg[10] [10]),
        .O(\x_int_reg[7]_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'hE0000000)) 
    \x_int_reg[7]_i_32 
       (.I0(\x_int_reg[7]_i_48_n_0 ),
        .I1(\x_int_reg[7]_i_49_n_0 ),
        .I2(\channels_10_reg[10] [9]),
        .I3(\channels_10_reg[10] [8]),
        .I4(\channels_10_reg[10] [10]),
        .O(\x_int_reg[7]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'hAAA8)) 
    \x_int_reg[7]_i_33 
       (.I0(\channels_12_reg[10] [3]),
        .I1(\channels_12_reg[10] [0]),
        .I2(\channels_12_reg[10] [1]),
        .I3(\channels_12_reg[10] [2]),
        .O(\x_int_reg[7]_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \x_int_reg[7]_i_34 
       (.I0(\channels_12_reg[10] [4]),
        .I1(\channels_12_reg[10] [5]),
        .I2(\channels_12_reg[10] [6]),
        .I3(\channels_12_reg[10] [7]),
        .O(\x_int_reg[7]_i_34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'hE0000000)) 
    \x_int_reg[7]_i_35 
       (.I0(\x_int_reg[7]_i_50_n_0 ),
        .I1(\x_int_reg[7]_i_51_n_0 ),
        .I2(\channels_13_reg[10] [8]),
        .I3(\channels_13_reg[10] [10]),
        .I4(\channels_13_reg[10] [9]),
        .O(\x_int_reg[7]_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \x_int_reg[7]_i_36 
       (.I0(\channels_15_reg[10] [3]),
        .I1(\channels_15_reg[10] [0]),
        .I2(\channels_15_reg[10] [1]),
        .I3(\channels_15_reg[10] [2]),
        .O(\x_int_reg[7]_i_36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \x_int_reg[7]_i_37 
       (.I0(\channels_15_reg[10] [4]),
        .I1(\channels_15_reg[10] [5]),
        .I2(\channels_15_reg[10] [6]),
        .I3(\channels_15_reg[10] [7]),
        .O(\x_int_reg[7]_i_37_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \x_int_reg[7]_i_40 
       (.I0(Q[2]),
        .I1(\x_int_reg[5]_i_28_n_0 ),
        .O(\x_int_reg[7]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAFEAAAA)) 
    \x_int_reg[7]_i_41 
       (.I0(Q[3]),
        .I1(\x_int_reg[6]_i_15_n_0 ),
        .I2(\channels_6_reg[10] [7]),
        .I3(\x_int_reg[6]_i_14_n_0 ),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\x_int_reg[7]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'hAAA8)) 
    \x_int_reg[7]_i_42 
       (.I0(\channels_8_reg[10] [3]),
        .I1(\channels_8_reg[10] [0]),
        .I2(\channels_8_reg[10] [1]),
        .I3(\channels_8_reg[10] [2]),
        .O(\x_int_reg[7]_i_42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \x_int_reg[7]_i_43 
       (.I0(\channels_8_reg[10] [4]),
        .I1(\channels_8_reg[10] [5]),
        .I2(\channels_8_reg[10] [6]),
        .I3(\channels_8_reg[10] [7]),
        .O(\x_int_reg[7]_i_43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \x_int_reg[7]_i_44 
       (.I0(\channels_9_reg[10] [3]),
        .I1(\channels_9_reg[10] [0]),
        .I2(\channels_9_reg[10] [1]),
        .I3(\channels_9_reg[10] [2]),
        .O(\x_int_reg[7]_i_44_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \x_int_reg[7]_i_45 
       (.I0(\channels_9_reg[10] [4]),
        .I1(\channels_9_reg[10] [5]),
        .I2(\channels_9_reg[10] [6]),
        .I3(\channels_9_reg[10] [7]),
        .O(\x_int_reg[7]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'hAAA8)) 
    \x_int_reg[7]_i_46 
       (.I0(\channels_11_reg[10] [3]),
        .I1(\channels_11_reg[10] [0]),
        .I2(\channels_11_reg[10] [1]),
        .I3(\channels_11_reg[10] [2]),
        .O(\x_int_reg[7]_i_46_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \x_int_reg[7]_i_47 
       (.I0(\channels_11_reg[10] [4]),
        .I1(\channels_11_reg[10] [5]),
        .I2(\channels_11_reg[10] [6]),
        .I3(\channels_11_reg[10] [7]),
        .O(\x_int_reg[7]_i_47_n_0 ));
  LUT4 #(
    .INIT(16'hAAA8)) 
    \x_int_reg[7]_i_48 
       (.I0(\channels_10_reg[10] [3]),
        .I1(\channels_10_reg[10] [0]),
        .I2(\channels_10_reg[10] [1]),
        .I3(\channels_10_reg[10] [2]),
        .O(\x_int_reg[7]_i_48_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \x_int_reg[7]_i_49 
       (.I0(\channels_10_reg[10] [4]),
        .I1(\channels_10_reg[10] [5]),
        .I2(\channels_10_reg[10] [6]),
        .I3(\channels_10_reg[10] [7]),
        .O(\x_int_reg[7]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAB0000)) 
    \x_int_reg[7]_i_4__1 
       (.I0(\channels_11_reg[10] [7]),
        .I1(\channels_11_reg[10] [10]),
        .I2(\channels_11_reg[10] [8]),
        .I3(\channels_11_reg[10] [9]),
        .I4(\x_int_reg[7]_i_14_n_0 ),
        .I5(\x_int_reg[7]_i_15_n_0 ),
        .O(\x_int_reg_reg[7]_2 ));
  LUT5 #(
    .INIT(32'h07070705)) 
    \x_int_reg[7]_i_5 
       (.I0(Q[7]),
        .I1(\x_int_reg[7]_i_16_n_0 ),
        .I2(Q[8]),
        .I3(\x_int_reg[7]_i_17_n_0 ),
        .I4(\channels_12_reg[10] [7]),
        .O(\x_int_reg_reg[7]_0 ));
  LUT4 #(
    .INIT(16'hAAA8)) 
    \x_int_reg[7]_i_50 
       (.I0(\channels_13_reg[10] [3]),
        .I1(\channels_13_reg[10] [0]),
        .I2(\channels_13_reg[10] [1]),
        .I3(\channels_13_reg[10] [2]),
        .O(\x_int_reg[7]_i_50_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \x_int_reg[7]_i_51 
       (.I0(\channels_13_reg[10] [4]),
        .I1(\channels_13_reg[10] [5]),
        .I2(\channels_13_reg[10] [6]),
        .I3(\channels_13_reg[10] [7]),
        .O(\x_int_reg[7]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEFAAAAAAAA)) 
    \x_int_reg[7]_i_6__0 
       (.I0(Q[9]),
        .I1(\channels_13_reg[10] [7]),
        .I2(\channels_13_reg[10] [10]),
        .I3(\channels_13_reg[10] [8]),
        .I4(\channels_13_reg[10] [9]),
        .I5(\x_int_reg[7]_i_18_n_0 ),
        .O(\x_int_reg_reg[7]_4 ));
  LUT6 #(
    .INIT(64'h2222222200000002)) 
    \x_int_reg[7]_i_7__0 
       (.I0(Q[10]),
        .I1(\x_int_reg[7]_i_19_n_0 ),
        .I2(\channels_15_reg[10] [9]),
        .I3(\channels_15_reg[10] [8]),
        .I4(\channels_15_reg[10] [10]),
        .I5(\channels_15_reg[10] [7]),
        .O(\x_int_reg_reg[7]_9 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFE)) 
    \x_int_reg[7]_i_8__0 
       (.I0(\x_int_reg[7]_i_20_n_0 ),
        .I1(\channels_14_reg[10] [4]),
        .I2(\channels_14_reg[10] [5]),
        .I3(\channels_14_reg[10] [6]),
        .I4(\channels_14_reg[10] [7]),
        .I5(\x_int_reg[7]_i_21_n_0 ),
        .O(\x_int_reg[7]_i_8__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \x_int_reg[7]_i_9__0 
       (.I0(Q[9]),
        .I1(\x_int_reg[7]_i_22_n_0 ),
        .I2(\channels_14_reg[10] [9]),
        .I3(\channels_14_reg[10] [8]),
        .I4(\channels_14_reg[10] [10]),
        .O(\x_int_reg[7]_i_9__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF808)) 
    \x_int_reg[8]_i_6 
       (.I0(Q[1]),
        .I1(\channels_6_reg[10] [8]),
        .I2(Q[2]),
        .I3(\channels_7_reg[10] [8]),
        .I4(Q[3]),
        .O(\x_int_reg_reg[8]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \x_int_reg[9]_i_3 
       (.I0(Q[8]),
        .I1(\channels_13_reg[10] [9]),
        .O(\x_int_reg_reg[9]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \x_int_reg[9]_i_4 
       (.I0(Q[7]),
        .I1(\channels_11_reg[10] [9]),
        .I2(Q[6]),
        .O(\x_int_reg_reg[9]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \x_int_reg[9]_i_6 
       (.I0(\channels_12_reg[10] [9]),
        .I1(Q[7]),
        .I2(Q[8]),
        .O(\x_int_reg_reg[9]_0 ));
  FDRE \x_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(x[0]),
        .Q(x_int_reg[0]),
        .R(1'b0));
  FDRE \x_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(x[10]),
        .Q(x_int_reg[10]),
        .R(1'b0));
  FDRE \x_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(x[1]),
        .Q(x_int_reg[1]),
        .R(1'b0));
  FDRE \x_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(x[2]),
        .Q(x_int_reg[2]),
        .R(1'b0));
  FDRE \x_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(x[3]),
        .Q(x_int_reg[3]),
        .R(1'b0));
  FDRE \x_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(x[4]),
        .Q(x_int_reg[4]),
        .R(1'b0));
  FDRE \x_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(x[5]),
        .Q(x_int_reg[5]),
        .R(1'b0));
  FDRE \x_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(x[6]),
        .Q(x_int_reg[6]),
        .R(1'b0));
  FDRE \x_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(x[7]),
        .Q(x_int_reg[7]),
        .R(1'b0));
  FDRE \x_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(x[8]),
        .Q(x_int_reg[8]),
        .R(1'b0));
  FDRE \x_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(x[9]),
        .Q(x_int_reg[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "scaleRange" *) 
module design_1_rcReceiver_0_0_scaleRange_0
   (\x_int_reg_reg[0]_0 ,
    \x_int_reg_reg[0]_1 ,
    \x_int_reg_reg[6]_0 ,
    \op_V_assign_0_5_reg_2960_reg[11] ,
    \op_V_assign_0_5_reg_2960_reg[12] ,
    \x_int_reg_reg[7]_0 ,
    D,
    Q,
    \ap_CS_iter0_fsm_reg[16] ,
    op_V_assign_0_5_reg_2960,
    \ap_CS_iter0_fsm_reg[12] ,
    E,
    ap_clk,
    x);
  output \x_int_reg_reg[0]_0 ;
  output \x_int_reg_reg[0]_1 ;
  output \x_int_reg_reg[6]_0 ;
  output \op_V_assign_0_5_reg_2960_reg[11] ;
  output \op_V_assign_0_5_reg_2960_reg[12] ;
  output \x_int_reg_reg[7]_0 ;
  output [12:0]D;
  input [10:0]Q;
  input \ap_CS_iter0_fsm_reg[16] ;
  input [1:0]op_V_assign_0_5_reg_2960;
  input [0:0]\ap_CS_iter0_fsm_reg[12] ;
  input [0:0]E;
  input ap_clk;
  input [10:0]x;

  wire [16:16]A;
  wire [12:0]D;
  wire [0:0]E;
  wire [10:0]Q;
  wire [0:0]\ap_CS_iter0_fsm_reg[12] ;
  wire \ap_CS_iter0_fsm_reg[16] ;
  wire ap_ce_reg;
  wire ap_clk;
  wire [12:0]ap_return_int_reg;
  wire [1:0]op_V_assign_0_5_reg_2960;
  wire \op_V_assign_0_5_reg_2960_reg[11] ;
  wire \op_V_assign_0_5_reg_2960_reg[12] ;
  wire [7:3]p_0_in;
  wire [26:16]p_Val2_1_fu_51_p0;
  wire \r_V_reg_94[20]_i_1__0_n_0 ;
  wire \r_V_reg_94[21]_i_1__0_n_0 ;
  wire \r_V_reg_94[24]_i_1__0_n_0 ;
  wire \r_V_reg_94[25]_i_1__0_n_0 ;
  wire \r_V_reg_94[26]_i_1__0_n_0 ;
  wire \r_V_reg_94[26]_i_2_n_0 ;
  wire [85:73]\rcReceiver_mul_43bkb_MulnS_0_U/p_reg__2 ;
  wire rcReceiver_mul_43bkb_U1_n_0;
  wire rcReceiver_mul_43bkb_U1_n_1;
  wire rcReceiver_mul_43bkb_U1_n_18;
  wire rcReceiver_mul_43bkb_U1_n_19;
  wire rcReceiver_mul_43bkb_U1_n_2;
  wire rcReceiver_mul_43bkb_U1_n_20;
  wire rcReceiver_mul_43bkb_U1_n_21;
  wire rcReceiver_mul_43bkb_U1_n_22;
  wire rcReceiver_mul_43bkb_U1_n_23;
  wire rcReceiver_mul_43bkb_U1_n_24;
  wire rcReceiver_mul_43bkb_U1_n_25;
  wire rcReceiver_mul_43bkb_U1_n_26;
  wire rcReceiver_mul_43bkb_U1_n_27;
  wire rcReceiver_mul_43bkb_U1_n_28;
  wire rcReceiver_mul_43bkb_U1_n_29;
  wire rcReceiver_mul_43bkb_U1_n_30;
  wire rcReceiver_mul_43bkb_U1_n_31;
  wire rcReceiver_mul_43bkb_U1_n_32;
  wire rcReceiver_mul_43bkb_U1_n_33;
  wire rcReceiver_mul_43bkb_U1_n_34;
  wire rcReceiver_mul_43bkb_U1_n_35;
  wire rcReceiver_mul_43bkb_U1_n_36;
  wire rcReceiver_mul_43bkb_U1_n_37;
  wire rcReceiver_mul_43bkb_U1_n_38;
  wire rcReceiver_mul_43bkb_U1_n_39;
  wire rcReceiver_mul_43bkb_U1_n_40;
  wire rcReceiver_mul_43bkb_U1_n_41;
  wire rcReceiver_mul_43bkb_U1_n_42;
  wire rcReceiver_mul_43bkb_U1_n_43;
  wire rcReceiver_mul_43bkb_U1_n_44;
  wire rcReceiver_mul_43bkb_U1_n_45;
  wire rcReceiver_mul_43bkb_U1_n_46;
  wire rcReceiver_mul_43bkb_U1_n_47;
  wire rcReceiver_mul_43bkb_U1_n_48;
  wire rcReceiver_mul_43bkb_U1_n_49;
  wire rcReceiver_mul_43bkb_U1_n_50;
  wire rcReceiver_mul_43bkb_U1_n_51;
  wire rcReceiver_mul_43bkb_U1_n_52;
  wire rcReceiver_mul_43bkb_U1_n_53;
  wire rcReceiver_mul_43bkb_U1_n_54;
  wire rcReceiver_mul_43bkb_U1_n_55;
  wire rcReceiver_mul_43bkb_U1_n_56;
  wire rcReceiver_mul_43bkb_U1_n_57;
  wire rcReceiver_mul_43bkb_U1_n_58;
  wire rcReceiver_mul_43bkb_U1_n_59;
  wire rcReceiver_mul_43bkb_U1_n_60;
  wire rcReceiver_mul_43bkb_U1_n_61;
  wire rcReceiver_mul_43bkb_U1_n_62;
  wire rcReceiver_mul_43bkb_U1_n_63;
  wire rcReceiver_mul_43bkb_U1_n_64;
  wire rcReceiver_mul_43bkb_U1_n_65;
  wire rcReceiver_mul_43bkb_U1_n_66;
  wire rcReceiver_mul_43bkb_U1_n_67;
  wire rcReceiver_mul_43bkb_U1_n_68;
  wire rcReceiver_mul_43bkb_U1_n_69;
  wire rcReceiver_mul_43bkb_U1_n_70;
  wire rcReceiver_mul_43bkb_U1_n_71;
  wire rcReceiver_mul_43bkb_U1_n_72;
  wire rcReceiver_mul_43bkb_U1_n_73;
  wire rcReceiver_mul_43bkb_U1_n_74;
  wire rcReceiver_mul_43bkb_U1_n_75;
  wire rcReceiver_mul_43bkb_U1_n_76;
  wire rcReceiver_mul_43bkb_U1_n_77;
  wire rcReceiver_mul_43bkb_U1_n_78;
  wire rcReceiver_mul_43bkb_U1_n_79;
  wire rcReceiver_mul_43bkb_U1_n_80;
  wire rcReceiver_mul_43bkb_U1_n_81;
  wire rcReceiver_mul_43bkb_U1_n_82;
  wire rcReceiver_mul_43bkb_U1_n_83;
  wire rcReceiver_mul_43bkb_U1_n_84;
  wire rcReceiver_mul_43bkb_U1_n_85;
  wire rcReceiver_mul_43bkb_U1_n_86;
  wire rcReceiver_mul_43bkb_U1_n_87;
  wire rcReceiver_mul_43bkb_U1_n_88;
  wire rcReceiver_mul_43bkb_U1_n_89;
  wire rcReceiver_mul_43bkb_U1_n_90;
  wire rcReceiver_mul_43bkb_U1_n_91;
  wire rcReceiver_mul_43bkb_U1_n_92;
  wire rcReceiver_mul_43bkb_U1_n_93;
  wire rcReceiver_mul_43bkb_U1_n_94;
  wire rcReceiver_mul_43bkb_U1_n_95;
  wire rcReceiver_mul_43bkb_U1_n_96;
  wire rcReceiver_mul_43bkb_U1_n_97;
  wire tmp_product__0_i_10_n_0;
  wire tmp_product__0_i_11_n_0;
  wire tmp_product__0_i_12_n_0;
  wire tmp_product__0_i_13_n_0;
  wire tmp_product__0_i_14_n_0;
  wire tmp_product__0_i_14_n_2;
  wire tmp_product__0_i_14_n_3;
  wire tmp_product__0_i_14_n_5;
  wire tmp_product__0_i_14_n_6;
  wire tmp_product__0_i_14_n_7;
  wire tmp_product__0_i_15_n_0;
  wire tmp_product__0_i_15_n_1;
  wire tmp_product__0_i_15_n_2;
  wire tmp_product__0_i_15_n_3;
  wire tmp_product__0_i_15_n_4;
  wire tmp_product__0_i_15_n_5;
  wire tmp_product__0_i_15_n_6;
  wire tmp_product__0_i_15_n_7;
  wire tmp_product__0_i_16_n_3;
  wire tmp_product__0_i_1_n_3;
  wire tmp_product__0_i_1_n_6;
  wire tmp_product__0_i_1_n_7;
  wire tmp_product__0_i_26_n_0;
  wire tmp_product__0_i_27_n_0;
  wire tmp_product__0_i_28_n_0;
  wire tmp_product__0_i_29_n_0;
  wire tmp_product__0_i_2_n_0;
  wire tmp_product__0_i_2_n_1;
  wire tmp_product__0_i_2_n_2;
  wire tmp_product__0_i_2_n_3;
  wire tmp_product__0_i_2_n_4;
  wire tmp_product__0_i_2_n_5;
  wire tmp_product__0_i_2_n_6;
  wire tmp_product__0_i_2_n_7;
  wire tmp_product__0_i_30_n_7;
  wire tmp_product__0_i_5_n_0;
  wire tmp_product__1_i_1_n_0;
  wire tmp_product__1_i_1_n_1;
  wire tmp_product__1_i_1_n_2;
  wire tmp_product__1_i_1_n_3;
  wire tmp_product__1_i_2_n_0;
  wire tmp_product__1_i_2_n_1;
  wire tmp_product__1_i_2_n_2;
  wire tmp_product__1_i_2_n_3;
  wire tmp_product__1_i_3_n_0;
  wire tmp_product__1_i_4_n_0;
  wire tmp_product__1_i_5_n_0;
  wire tmp_product__1_i_6_n_0;
  wire tmp_product__1_i_7_n_0;
  wire tmp_product__1_i_8_n_0;
  wire tmp_product_i_10_n_0;
  wire tmp_product_i_11_n_0;
  wire tmp_product_i_124__0_n_0;
  wire tmp_product_i_125__0_n_0;
  wire tmp_product_i_126__0_n_0;
  wire tmp_product_i_12_n_0;
  wire tmp_product_i_13_n_0;
  wire tmp_product_i_18_n_0;
  wire tmp_product_i_19_n_0;
  wire tmp_product_i_1_n_0;
  wire tmp_product_i_1_n_1;
  wire tmp_product_i_1_n_2;
  wire tmp_product_i_1_n_3;
  wire tmp_product_i_1_n_4;
  wire tmp_product_i_1_n_5;
  wire tmp_product_i_1_n_6;
  wire tmp_product_i_1_n_7;
  wire tmp_product_i_20_n_0;
  wire tmp_product_i_21_n_0;
  wire tmp_product_i_25_n_0;
  wire tmp_product_i_26_n_0;
  wire tmp_product_i_27_n_0;
  wire tmp_product_i_28_n_0;
  wire tmp_product_i_29_n_0;
  wire tmp_product_i_2_n_0;
  wire tmp_product_i_2_n_1;
  wire tmp_product_i_2_n_2;
  wire tmp_product_i_2_n_3;
  wire tmp_product_i_2_n_4;
  wire tmp_product_i_2_n_5;
  wire tmp_product_i_2_n_6;
  wire tmp_product_i_2_n_7;
  wire tmp_product_i_30_n_0;
  wire tmp_product_i_31_n_0;
  wire tmp_product_i_32_n_0;
  wire tmp_product_i_33_n_0;
  wire tmp_product_i_34_n_0;
  wire tmp_product_i_35_n_0;
  wire tmp_product_i_36_n_0;
  wire tmp_product_i_37_n_0;
  wire tmp_product_i_38_n_0;
  wire tmp_product_i_39_n_0;
  wire tmp_product_i_3_n_0;
  wire tmp_product_i_3_n_1;
  wire tmp_product_i_3_n_2;
  wire tmp_product_i_3_n_3;
  wire tmp_product_i_3_n_4;
  wire tmp_product_i_3_n_5;
  wire tmp_product_i_3_n_6;
  wire tmp_product_i_3_n_7;
  wire tmp_product_i_40_n_0;
  wire tmp_product_i_41_n_0;
  wire tmp_product_i_42_n_1;
  wire tmp_product_i_42_n_3;
  wire tmp_product_i_42_n_6;
  wire tmp_product_i_42_n_7;
  wire tmp_product_i_43_n_0;
  wire tmp_product_i_43_n_1;
  wire tmp_product_i_43_n_2;
  wire tmp_product_i_43_n_3;
  wire tmp_product_i_43_n_4;
  wire tmp_product_i_43_n_5;
  wire tmp_product_i_43_n_6;
  wire tmp_product_i_43_n_7;
  wire tmp_product_i_44_n_0;
  wire tmp_product_i_44_n_1;
  wire tmp_product_i_44_n_2;
  wire tmp_product_i_44_n_3;
  wire tmp_product_i_44_n_4;
  wire tmp_product_i_44_n_5;
  wire tmp_product_i_44_n_6;
  wire tmp_product_i_44_n_7;
  wire tmp_product_i_45_n_0;
  wire tmp_product_i_45_n_1;
  wire tmp_product_i_45_n_2;
  wire tmp_product_i_45_n_3;
  wire tmp_product_i_45_n_4;
  wire tmp_product_i_45_n_5;
  wire tmp_product_i_45_n_6;
  wire tmp_product_i_45_n_7;
  wire tmp_product_i_47_n_0;
  wire tmp_product_i_47_n_1;
  wire tmp_product_i_47_n_2;
  wire tmp_product_i_47_n_3;
  wire tmp_product_i_47_n_4;
  wire tmp_product_i_47_n_5;
  wire tmp_product_i_47_n_6;
  wire tmp_product_i_47_n_7;
  wire tmp_product_i_4_n_0;
  wire tmp_product_i_4_n_1;
  wire tmp_product_i_4_n_2;
  wire tmp_product_i_4_n_3;
  wire tmp_product_i_4_n_4;
  wire tmp_product_i_4_n_5;
  wire tmp_product_i_4_n_6;
  wire tmp_product_i_4_n_7;
  wire tmp_product_i_50_n_0;
  wire tmp_product_i_50_n_1;
  wire tmp_product_i_50_n_2;
  wire tmp_product_i_50_n_3;
  wire tmp_product_i_50_n_4;
  wire tmp_product_i_50_n_5;
  wire tmp_product_i_50_n_6;
  wire tmp_product_i_50_n_7;
  wire tmp_product_i_53_n_0;
  wire tmp_product_i_53_n_1;
  wire tmp_product_i_53_n_2;
  wire tmp_product_i_53_n_3;
  wire tmp_product_i_53_n_4;
  wire tmp_product_i_53_n_5;
  wire tmp_product_i_53_n_6;
  wire tmp_product_i_53_n_7;
  wire tmp_product_i_54_n_0;
  wire tmp_product_i_54_n_1;
  wire tmp_product_i_54_n_2;
  wire tmp_product_i_54_n_3;
  wire tmp_product_i_54_n_4;
  wire tmp_product_i_54_n_5;
  wire tmp_product_i_54_n_6;
  wire tmp_product_i_54_n_7;
  wire tmp_product_i_56_n_0;
  wire tmp_product_i_56_n_1;
  wire tmp_product_i_56_n_2;
  wire tmp_product_i_56_n_3;
  wire tmp_product_i_56_n_4;
  wire tmp_product_i_56_n_5;
  wire tmp_product_i_56_n_6;
  wire tmp_product_i_56_n_7;
  wire tmp_product_i_57_n_0;
  wire tmp_product_i_57_n_1;
  wire tmp_product_i_57_n_2;
  wire tmp_product_i_57_n_3;
  wire tmp_product_i_57_n_4;
  wire tmp_product_i_57_n_5;
  wire tmp_product_i_57_n_6;
  wire tmp_product_i_58_n_0;
  wire tmp_product_i_58_n_1;
  wire tmp_product_i_58_n_2;
  wire tmp_product_i_58_n_3;
  wire tmp_product_i_58_n_4;
  wire tmp_product_i_58_n_5;
  wire tmp_product_i_58_n_6;
  wire tmp_product_i_58_n_7;
  wire tmp_product_i_5_n_0;
  wire tmp_product_i_5_n_1;
  wire tmp_product_i_5_n_2;
  wire tmp_product_i_5_n_3;
  wire tmp_product_i_5_n_4;
  wire tmp_product_i_5_n_5;
  wire tmp_product_i_5_n_6;
  wire tmp_product_i_5_n_7;
  wire tmp_product_i_60_n_0;
  wire tmp_product_i_60_n_1;
  wire tmp_product_i_60_n_2;
  wire tmp_product_i_60_n_3;
  wire tmp_product_i_60_n_4;
  wire tmp_product_i_60_n_5;
  wire tmp_product_i_60_n_6;
  wire tmp_product_i_60_n_7;
  wire tmp_product_i_62_n_0;
  wire tmp_product_i_62_n_1;
  wire tmp_product_i_62_n_2;
  wire tmp_product_i_62_n_3;
  wire tmp_product_i_62_n_4;
  wire tmp_product_i_62_n_5;
  wire tmp_product_i_62_n_6;
  wire tmp_product_i_63_n_0;
  wire tmp_product_i_63_n_1;
  wire tmp_product_i_63_n_2;
  wire tmp_product_i_63_n_3;
  wire tmp_product_i_63_n_4;
  wire tmp_product_i_63_n_5;
  wire tmp_product_i_63_n_6;
  wire tmp_product_i_63_n_7;
  wire tmp_product_i_64_n_0;
  wire tmp_product_i_64_n_1;
  wire tmp_product_i_64_n_2;
  wire tmp_product_i_64_n_3;
  wire tmp_product_i_64_n_4;
  wire tmp_product_i_64_n_5;
  wire tmp_product_i_64_n_6;
  wire tmp_product_i_66_n_0;
  wire tmp_product_i_66_n_1;
  wire tmp_product_i_66_n_2;
  wire tmp_product_i_66_n_3;
  wire tmp_product_i_66_n_4;
  wire tmp_product_i_66_n_5;
  wire tmp_product_i_66_n_6;
  wire tmp_product_i_69_n_0;
  wire tmp_product_i_70_n_0;
  wire tmp_product_i_71_n_0;
  wire tmp_product_i_72_n_0;
  wire tmp_product_i_81_n_0;
  wire tmp_product_i_82_n_0;
  wire tmp_product_i_83_n_0;
  wire tmp_product_i_84_n_1;
  wire tmp_product_i_84_n_2;
  wire tmp_product_i_84_n_3;
  wire tmp_product_i_84_n_4;
  wire tmp_product_i_84_n_5;
  wire tmp_product_i_84_n_6;
  wire tmp_product_i_84_n_7;
  wire [10:0]x;
  wire [10:0]x_int_reg;
  wire \x_int_reg[7]_i_7_n_0 ;
  wire \x_int_reg[7]_i_8_n_0 ;
  wire \x_int_reg_reg[0]_0 ;
  wire \x_int_reg_reg[0]_1 ;
  wire \x_int_reg_reg[6]_0 ;
  wire \x_int_reg_reg[7]_0 ;
  wire [3:1]NLW_tmp_product__0_i_1_CO_UNCONNECTED;
  wire [3:2]NLW_tmp_product__0_i_1_O_UNCONNECTED;
  wire [2:2]NLW_tmp_product__0_i_14_CO_UNCONNECTED;
  wire [3:3]NLW_tmp_product__0_i_14_O_UNCONNECTED;
  wire [3:1]NLW_tmp_product__0_i_16_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_i_16_O_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_i_30_CO_UNCONNECTED;
  wire [3:1]NLW_tmp_product__0_i_30_O_UNCONNECTED;
  wire [2:0]NLW_tmp_product__1_i_1_O_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_i_2_O_UNCONNECTED;
  wire [3:1]NLW_tmp_product_i_42_CO_UNCONNECTED;
  wire [3:2]NLW_tmp_product_i_42_O_UNCONNECTED;
  wire [0:0]NLW_tmp_product_i_57_O_UNCONNECTED;
  wire [0:0]NLW_tmp_product_i_62_O_UNCONNECTED;
  wire [0:0]NLW_tmp_product_i_64_O_UNCONNECTED;
  wire [0:0]NLW_tmp_product_i_66_O_UNCONNECTED;
  wire [3:3]NLW_tmp_product_i_84_CO_UNCONNECTED;

  FDRE ap_ce_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(E),
        .Q(ap_ce_reg),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\rcReceiver_mul_43bkb_MulnS_0_U/p_reg__2 [73]),
        .Q(ap_return_int_reg[0]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\rcReceiver_mul_43bkb_MulnS_0_U/p_reg__2 [83]),
        .Q(ap_return_int_reg[10]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\rcReceiver_mul_43bkb_MulnS_0_U/p_reg__2 [84]),
        .Q(ap_return_int_reg[11]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\rcReceiver_mul_43bkb_MulnS_0_U/p_reg__2 [85]),
        .Q(ap_return_int_reg[12]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\rcReceiver_mul_43bkb_MulnS_0_U/p_reg__2 [74]),
        .Q(ap_return_int_reg[1]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\rcReceiver_mul_43bkb_MulnS_0_U/p_reg__2 [75]),
        .Q(ap_return_int_reg[2]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\rcReceiver_mul_43bkb_MulnS_0_U/p_reg__2 [76]),
        .Q(ap_return_int_reg[3]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\rcReceiver_mul_43bkb_MulnS_0_U/p_reg__2 [77]),
        .Q(ap_return_int_reg[4]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\rcReceiver_mul_43bkb_MulnS_0_U/p_reg__2 [78]),
        .Q(ap_return_int_reg[5]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\rcReceiver_mul_43bkb_MulnS_0_U/p_reg__2 [79]),
        .Q(ap_return_int_reg[6]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\rcReceiver_mul_43bkb_MulnS_0_U/p_reg__2 [80]),
        .Q(ap_return_int_reg[7]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\rcReceiver_mul_43bkb_MulnS_0_U/p_reg__2 [81]),
        .Q(ap_return_int_reg[8]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\rcReceiver_mul_43bkb_MulnS_0_U/p_reg__2 [82]),
        .Q(ap_return_int_reg[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_94[19]_i_1 
       (.I0(x_int_reg[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_reg_94[20]_i_1__0 
       (.I0(x_int_reg[3]),
        .I1(x_int_reg[4]),
        .O(\r_V_reg_94[20]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \r_V_reg_94[21]_i_1__0 
       (.I0(x_int_reg[4]),
        .I1(x_int_reg[3]),
        .I2(x_int_reg[5]),
        .O(\r_V_reg_94[21]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \r_V_reg_94[22]_i_1 
       (.I0(x_int_reg[5]),
        .I1(x_int_reg[3]),
        .I2(x_int_reg[4]),
        .I3(x_int_reg[6]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'h01FFFE00)) 
    \r_V_reg_94[23]_i_1 
       (.I0(x_int_reg[4]),
        .I1(x_int_reg[3]),
        .I2(x_int_reg[5]),
        .I3(x_int_reg[6]),
        .I4(x_int_reg[7]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'hAAA800005557FFFF)) 
    \r_V_reg_94[24]_i_1__0 
       (.I0(x_int_reg[6]),
        .I1(x_int_reg[5]),
        .I2(x_int_reg[3]),
        .I3(x_int_reg[4]),
        .I4(x_int_reg[7]),
        .I5(x_int_reg[8]),
        .O(\r_V_reg_94[24]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_reg_94[25]_i_1__0 
       (.I0(\r_V_reg_94[26]_i_2_n_0 ),
        .I1(x_int_reg[9]),
        .O(\r_V_reg_94[25]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \r_V_reg_94[26]_i_1__0 
       (.I0(x_int_reg[9]),
        .I1(\r_V_reg_94[26]_i_2_n_0 ),
        .I2(x_int_reg[10]),
        .O(\r_V_reg_94[26]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAA80000)) 
    \r_V_reg_94[26]_i_2 
       (.I0(x_int_reg[6]),
        .I1(x_int_reg[5]),
        .I2(x_int_reg[3]),
        .I3(x_int_reg[4]),
        .I4(x_int_reg[7]),
        .I5(x_int_reg[8]),
        .O(\r_V_reg_94[26]_i_2_n_0 ));
  FDRE \r_V_reg_94_reg[16] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(x_int_reg[0]),
        .Q(p_Val2_1_fu_51_p0[16]),
        .R(1'b0));
  FDRE \r_V_reg_94_reg[17] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(x_int_reg[1]),
        .Q(p_Val2_1_fu_51_p0[17]),
        .R(1'b0));
  FDRE \r_V_reg_94_reg[18] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(x_int_reg[2]),
        .Q(p_Val2_1_fu_51_p0[18]),
        .R(1'b0));
  FDRE \r_V_reg_94_reg[19] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[3]),
        .Q(p_Val2_1_fu_51_p0[19]),
        .R(1'b0));
  FDRE \r_V_reg_94_reg[20] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\r_V_reg_94[20]_i_1__0_n_0 ),
        .Q(p_Val2_1_fu_51_p0[20]),
        .R(1'b0));
  FDRE \r_V_reg_94_reg[21] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\r_V_reg_94[21]_i_1__0_n_0 ),
        .Q(p_Val2_1_fu_51_p0[21]),
        .R(1'b0));
  FDRE \r_V_reg_94_reg[22] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[6]),
        .Q(p_Val2_1_fu_51_p0[22]),
        .R(1'b0));
  FDRE \r_V_reg_94_reg[23] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[7]),
        .Q(p_Val2_1_fu_51_p0[23]),
        .R(1'b0));
  FDRE \r_V_reg_94_reg[24] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\r_V_reg_94[24]_i_1__0_n_0 ),
        .Q(p_Val2_1_fu_51_p0[24]),
        .R(1'b0));
  FDRE \r_V_reg_94_reg[25] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\r_V_reg_94[25]_i_1__0_n_0 ),
        .Q(p_Val2_1_fu_51_p0[25]),
        .R(1'b0));
  FDRE \r_V_reg_94_reg[26] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\r_V_reg_94[26]_i_1__0_n_0 ),
        .Q(p_Val2_1_fu_51_p0[26]),
        .R(1'b0));
  design_1_rcReceiver_0_0_rcReceiver_mul_43bkb_9 rcReceiver_mul_43bkb_U1
       (.A({tmp_product_i_1_n_7,tmp_product_i_2_n_4,tmp_product_i_2_n_5,tmp_product_i_2_n_6,tmp_product_i_2_n_7,tmp_product_i_3_n_4,tmp_product_i_3_n_5,tmp_product_i_3_n_6,tmp_product_i_3_n_7,tmp_product_i_4_n_4,tmp_product_i_4_n_5,tmp_product_i_4_n_6,tmp_product_i_4_n_7,tmp_product_i_5_n_4,tmp_product_i_5_n_5,tmp_product_i_5_n_6,tmp_product_i_5_n_7}),
        .B({tmp_product__0_i_1_n_6,tmp_product__0_i_1_n_7,tmp_product__0_i_2_n_4,tmp_product__0_i_2_n_5,tmp_product__0_i_2_n_6,tmp_product__0_i_2_n_7,tmp_product_i_1_n_4,tmp_product_i_1_n_5,tmp_product_i_1_n_6}),
        .CO(tmp_product__0_i_16_n_3),
        .D(\rcReceiver_mul_43bkb_MulnS_0_U/p_reg__2 ),
        .DI({rcReceiver_mul_43bkb_U1_n_63,rcReceiver_mul_43bkb_U1_n_64,rcReceiver_mul_43bkb_U1_n_65}),
        .O(A),
        .Q(ap_return_int_reg),
        .S({rcReceiver_mul_43bkb_U1_n_18,rcReceiver_mul_43bkb_U1_n_19,rcReceiver_mul_43bkb_U1_n_20}),
        .\ap_CS_iter0_fsm_reg[16] (\ap_CS_iter0_fsm_reg[16] ),
        .ap_ce_reg(ap_ce_reg),
        .ap_clk(ap_clk),
        .op_V_assign_0_5_reg_2960(op_V_assign_0_5_reg_2960),
        .\op_V_assign_0_5_reg_2960_reg[11] (\op_V_assign_0_5_reg_2960_reg[11] ),
        .\op_V_assign_0_5_reg_2960_reg[12] (\op_V_assign_0_5_reg_2960_reg[12] ),
        .\p_Val2_9_reg_2916_reg[12] (D),
        .p_reg__1(rcReceiver_mul_43bkb_U1_n_0),
        .p_reg__1_0(rcReceiver_mul_43bkb_U1_n_1),
        .p_reg__1_1(rcReceiver_mul_43bkb_U1_n_2),
        .p_reg__1_10(rcReceiver_mul_43bkb_U1_n_79),
        .p_reg__1_11(rcReceiver_mul_43bkb_U1_n_80),
        .p_reg__1_12(rcReceiver_mul_43bkb_U1_n_81),
        .p_reg__1_13({rcReceiver_mul_43bkb_U1_n_82,rcReceiver_mul_43bkb_U1_n_83,rcReceiver_mul_43bkb_U1_n_84,rcReceiver_mul_43bkb_U1_n_85}),
        .p_reg__1_14(rcReceiver_mul_43bkb_U1_n_86),
        .p_reg__1_15(rcReceiver_mul_43bkb_U1_n_87),
        .p_reg__1_16(rcReceiver_mul_43bkb_U1_n_88),
        .p_reg__1_17(rcReceiver_mul_43bkb_U1_n_89),
        .p_reg__1_18(rcReceiver_mul_43bkb_U1_n_90),
        .p_reg__1_19({rcReceiver_mul_43bkb_U1_n_94,rcReceiver_mul_43bkb_U1_n_95}),
        .p_reg__1_2({rcReceiver_mul_43bkb_U1_n_21,rcReceiver_mul_43bkb_U1_n_22,rcReceiver_mul_43bkb_U1_n_23,rcReceiver_mul_43bkb_U1_n_24}),
        .p_reg__1_3({rcReceiver_mul_43bkb_U1_n_29,rcReceiver_mul_43bkb_U1_n_30,rcReceiver_mul_43bkb_U1_n_31,rcReceiver_mul_43bkb_U1_n_32}),
        .p_reg__1_4({rcReceiver_mul_43bkb_U1_n_33,rcReceiver_mul_43bkb_U1_n_34,rcReceiver_mul_43bkb_U1_n_35,rcReceiver_mul_43bkb_U1_n_36}),
        .p_reg__1_5({rcReceiver_mul_43bkb_U1_n_49,rcReceiver_mul_43bkb_U1_n_50,rcReceiver_mul_43bkb_U1_n_51,rcReceiver_mul_43bkb_U1_n_52}),
        .p_reg__1_6({rcReceiver_mul_43bkb_U1_n_53,rcReceiver_mul_43bkb_U1_n_54,rcReceiver_mul_43bkb_U1_n_55,rcReceiver_mul_43bkb_U1_n_56}),
        .p_reg__1_7({rcReceiver_mul_43bkb_U1_n_60,rcReceiver_mul_43bkb_U1_n_61,rcReceiver_mul_43bkb_U1_n_62}),
        .p_reg__1_8({rcReceiver_mul_43bkb_U1_n_74,rcReceiver_mul_43bkb_U1_n_75,rcReceiver_mul_43bkb_U1_n_76,rcReceiver_mul_43bkb_U1_n_77}),
        .p_reg__1_9(rcReceiver_mul_43bkb_U1_n_78),
        .p_reg__2({rcReceiver_mul_43bkb_U1_n_25,rcReceiver_mul_43bkb_U1_n_26,rcReceiver_mul_43bkb_U1_n_27,rcReceiver_mul_43bkb_U1_n_28}),
        .p_reg__2_0({rcReceiver_mul_43bkb_U1_n_37,rcReceiver_mul_43bkb_U1_n_38,rcReceiver_mul_43bkb_U1_n_39,rcReceiver_mul_43bkb_U1_n_40}),
        .p_reg__2_1({rcReceiver_mul_43bkb_U1_n_41,rcReceiver_mul_43bkb_U1_n_42,rcReceiver_mul_43bkb_U1_n_43,rcReceiver_mul_43bkb_U1_n_44}),
        .p_reg__2_10({rcReceiver_mul_43bkb_U1_n_96,rcReceiver_mul_43bkb_U1_n_97}),
        .p_reg__2_2({rcReceiver_mul_43bkb_U1_n_45,rcReceiver_mul_43bkb_U1_n_46,rcReceiver_mul_43bkb_U1_n_47,rcReceiver_mul_43bkb_U1_n_48}),
        .p_reg__2_3({rcReceiver_mul_43bkb_U1_n_57,rcReceiver_mul_43bkb_U1_n_58,rcReceiver_mul_43bkb_U1_n_59}),
        .p_reg__2_4({rcReceiver_mul_43bkb_U1_n_66,rcReceiver_mul_43bkb_U1_n_67,rcReceiver_mul_43bkb_U1_n_68,rcReceiver_mul_43bkb_U1_n_69}),
        .p_reg__2_5(rcReceiver_mul_43bkb_U1_n_70),
        .p_reg__2_6(rcReceiver_mul_43bkb_U1_n_71),
        .p_reg__2_7(rcReceiver_mul_43bkb_U1_n_72),
        .p_reg__2_8(rcReceiver_mul_43bkb_U1_n_73),
        .p_reg__2_9({rcReceiver_mul_43bkb_U1_n_91,rcReceiver_mul_43bkb_U1_n_92,rcReceiver_mul_43bkb_U1_n_93}),
        .\r_V_reg_94_reg[16] (tmp_product_i_64_n_4),
        .\r_V_reg_94_reg[17] ({tmp_product_i_62_n_4,tmp_product_i_62_n_5,tmp_product_i_62_n_6}),
        .\r_V_reg_94_reg[18] ({tmp_product_i_56_n_4,tmp_product_i_56_n_5,tmp_product_i_56_n_6,tmp_product_i_56_n_7}),
        .\r_V_reg_94_reg[18]_0 ({tmp_product_i_57_n_4,tmp_product_i_57_n_5,tmp_product_i_57_n_6}),
        .\r_V_reg_94_reg[18]_1 ({tmp_product_i_47_n_4,tmp_product_i_47_n_5,tmp_product_i_47_n_6,tmp_product_i_47_n_7}),
        .\r_V_reg_94_reg[19] ({tmp_product_i_63_n_4,tmp_product_i_63_n_5}),
        .\r_V_reg_94_reg[19]_0 ({tmp_product_i_44_n_4,tmp_product_i_44_n_5,tmp_product_i_44_n_6,tmp_product_i_44_n_7}),
        .\r_V_reg_94_reg[20] ({tmp_product_i_60_n_4,tmp_product_i_60_n_5,tmp_product_i_60_n_6,tmp_product_i_60_n_7}),
        .\r_V_reg_94_reg[22] ({tmp_product_i_45_n_4,tmp_product_i_45_n_5,tmp_product_i_45_n_6,tmp_product_i_45_n_7}),
        .\r_V_reg_94_reg[22]_0 ({tmp_product_i_43_n_4,tmp_product_i_43_n_5,tmp_product_i_43_n_6,tmp_product_i_43_n_7}),
        .\r_V_reg_94_reg[23] ({tmp_product_i_58_n_4,tmp_product_i_58_n_5,tmp_product_i_58_n_6,tmp_product_i_58_n_7}),
        .\r_V_reg_94_reg[23]_0 ({tmp_product_i_54_n_4,tmp_product_i_54_n_5,tmp_product_i_54_n_6,tmp_product_i_54_n_7}),
        .\r_V_reg_94_reg[24] ({tmp_product_i_50_n_4,tmp_product_i_50_n_5,tmp_product_i_50_n_6,tmp_product_i_50_n_7}),
        .\r_V_reg_94_reg[26] ({tmp_product__0_i_15_n_4,tmp_product__0_i_15_n_5,tmp_product__0_i_15_n_6,tmp_product__0_i_15_n_7}),
        .\r_V_reg_94_reg[26]_0 ({tmp_product__0_i_14_n_5,tmp_product__0_i_14_n_6,tmp_product__0_i_14_n_7}),
        .\r_V_reg_94_reg[26]_1 (p_Val2_1_fu_51_p0),
        .\r_V_reg_94_reg[26]_2 ({tmp_product_i_42_n_6,tmp_product_i_42_n_7}),
        .\r_V_reg_94_reg[26]_3 ({tmp_product_i_53_n_4,tmp_product_i_53_n_5,tmp_product_i_53_n_6,tmp_product_i_53_n_7}),
        .\r_V_reg_94_reg[26]_4 (tmp_product_i_42_n_1),
        .\r_V_reg_94_reg[26]_5 (tmp_product__0_i_30_n_7),
        .\r_V_reg_94_reg[26]_6 (tmp_product__0_i_14_n_0));
  CARRY4 tmp_product__0_i_1
       (.CI(tmp_product__0_i_2_n_0),
        .CO({NLW_tmp_product__0_i_1_CO_UNCONNECTED[3:1],tmp_product__0_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,rcReceiver_mul_43bkb_U1_n_89}),
        .O({NLW_tmp_product__0_i_1_O_UNCONNECTED[3:2],tmp_product__0_i_1_n_6,tmp_product__0_i_1_n_7}),
        .S({1'b0,1'b0,rcReceiver_mul_43bkb_U1_n_90,tmp_product__0_i_5_n_0}));
  LUT6 #(
    .INIT(64'h9696699669966969)) 
    tmp_product__0_i_10
       (.I0(rcReceiver_mul_43bkb_U1_n_82),
        .I1(rcReceiver_mul_43bkb_U1_n_1),
        .I2(tmp_product_i_42_n_1),
        .I3(tmp_product__0_i_16_n_3),
        .I4(tmp_product__0_i_15_n_6),
        .I5(tmp_product__0_i_14_n_7),
        .O(tmp_product__0_i_10_n_0));
  LUT6 #(
    .INIT(64'h9696966996696969)) 
    tmp_product__0_i_11
       (.I0(rcReceiver_mul_43bkb_U1_n_83),
        .I1(rcReceiver_mul_43bkb_U1_n_0),
        .I2(tmp_product_i_42_n_1),
        .I3(tmp_product_i_53_n_4),
        .I4(tmp_product__0_i_15_n_7),
        .I5(tmp_product_i_54_n_4),
        .O(tmp_product__0_i_11_n_0));
  LUT6 #(
    .INIT(64'h9696966996696969)) 
    tmp_product__0_i_12
       (.I0(rcReceiver_mul_43bkb_U1_n_84),
        .I1(rcReceiver_mul_43bkb_U1_n_88),
        .I2(tmp_product_i_42_n_1),
        .I3(tmp_product_i_53_n_5),
        .I4(tmp_product_i_54_n_5),
        .I5(tmp_product_i_43_n_4),
        .O(tmp_product__0_i_12_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    tmp_product__0_i_13
       (.I0(rcReceiver_mul_43bkb_U1_n_85),
        .I1(tmp_product_i_54_n_5),
        .I2(tmp_product_i_43_n_4),
        .I3(tmp_product_i_53_n_5),
        .I4(tmp_product_i_42_n_1),
        .I5(rcReceiver_mul_43bkb_U1_n_87),
        .O(tmp_product__0_i_13_n_0));
  CARRY4 tmp_product__0_i_14
       (.CI(tmp_product_i_54_n_0),
        .CO({tmp_product__0_i_14_n_0,NLW_tmp_product__0_i_14_CO_UNCONNECTED[2],tmp_product__0_i_14_n_2,tmp_product__0_i_14_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,p_Val2_1_fu_51_p0[26:24]}),
        .O({NLW_tmp_product__0_i_14_O_UNCONNECTED[3],tmp_product__0_i_14_n_5,tmp_product__0_i_14_n_6,tmp_product__0_i_14_n_7}),
        .S({1'b1,rcReceiver_mul_43bkb_U1_n_60,rcReceiver_mul_43bkb_U1_n_61,rcReceiver_mul_43bkb_U1_n_62}));
  CARRY4 tmp_product__0_i_15
       (.CI(tmp_product_i_43_n_0),
        .CO({tmp_product__0_i_15_n_0,tmp_product__0_i_15_n_1,tmp_product__0_i_15_n_2,tmp_product__0_i_15_n_3}),
        .CYINIT(1'b0),
        .DI(p_Val2_1_fu_51_p0[26:23]),
        .O({tmp_product__0_i_15_n_4,tmp_product__0_i_15_n_5,tmp_product__0_i_15_n_6,tmp_product__0_i_15_n_7}),
        .S({tmp_product__0_i_26_n_0,tmp_product__0_i_27_n_0,tmp_product__0_i_28_n_0,tmp_product__0_i_29_n_0}));
  CARRY4 tmp_product__0_i_16
       (.CI(tmp_product_i_53_n_0),
        .CO({NLW_tmp_product__0_i_16_CO_UNCONNECTED[3:1],tmp_product__0_i_16_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_tmp_product__0_i_16_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 tmp_product__0_i_2
       (.CI(tmp_product_i_1_n_0),
        .CO({tmp_product__0_i_2_n_0,tmp_product__0_i_2_n_1,tmp_product__0_i_2_n_2,tmp_product__0_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({rcReceiver_mul_43bkb_U1_n_82,rcReceiver_mul_43bkb_U1_n_83,rcReceiver_mul_43bkb_U1_n_84,rcReceiver_mul_43bkb_U1_n_85}),
        .O({tmp_product__0_i_2_n_4,tmp_product__0_i_2_n_5,tmp_product__0_i_2_n_6,tmp_product__0_i_2_n_7}),
        .S({tmp_product__0_i_10_n_0,tmp_product__0_i_11_n_0,tmp_product__0_i_12_n_0,tmp_product__0_i_13_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__0_i_26
       (.I0(p_Val2_1_fu_51_p0[26]),
        .I1(tmp_product_i_84_n_4),
        .O(tmp_product__0_i_26_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__0_i_27
       (.I0(p_Val2_1_fu_51_p0[25]),
        .I1(tmp_product_i_84_n_4),
        .O(tmp_product__0_i_27_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__0_i_28
       (.I0(p_Val2_1_fu_51_p0[24]),
        .I1(tmp_product_i_84_n_4),
        .O(tmp_product__0_i_28_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__0_i_29
       (.I0(p_Val2_1_fu_51_p0[23]),
        .I1(tmp_product_i_84_n_4),
        .O(tmp_product__0_i_29_n_0));
  CARRY4 tmp_product__0_i_30
       (.CI(tmp_product__0_i_15_n_0),
        .CO(NLW_tmp_product__0_i_30_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_product__0_i_30_O_UNCONNECTED[3:1],tmp_product__0_i_30_n_7}),
        .S({1'b0,1'b0,1'b0,tmp_product_i_84_n_4}));
  LUT6 #(
    .INIT(64'h9696699669966969)) 
    tmp_product__0_i_5
       (.I0(rcReceiver_mul_43bkb_U1_n_89),
        .I1(rcReceiver_mul_43bkb_U1_n_2),
        .I2(tmp_product_i_42_n_1),
        .I3(tmp_product__0_i_16_n_3),
        .I4(tmp_product__0_i_15_n_5),
        .I5(tmp_product__0_i_14_n_6),
        .O(tmp_product__0_i_5_n_0));
  CARRY4 tmp_product__1_i_1
       (.CI(tmp_product__1_i_2_n_0),
        .CO({tmp_product__1_i_1_n_0,tmp_product__1_i_1_n_1,tmp_product__1_i_1_n_2,tmp_product__1_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({A,NLW_tmp_product__1_i_1_O_UNCONNECTED[2:0]}),
        .S({tmp_product__1_i_3_n_0,tmp_product__1_i_4_n_0,tmp_product__1_i_5_n_0,tmp_product__1_i_6_n_0}));
  CARRY4 tmp_product__1_i_2
       (.CI(1'b0),
        .CO({tmp_product__1_i_2_n_0,tmp_product__1_i_2_n_1,tmp_product__1_i_2_n_2,tmp_product__1_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_product_i_62_n_6,1'b0}),
        .O(NLW_tmp_product__1_i_2_O_UNCONNECTED[3:0]),
        .S({tmp_product__1_i_7_n_0,tmp_product__1_i_8_n_0,tmp_product_i_62_n_6,1'b0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_i_3
       (.I0(1'b0),
        .I1(tmp_product_i_62_n_6),
        .O(tmp_product__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_i_4
       (.I0(1'b0),
        .I1(tmp_product_i_62_n_6),
        .O(tmp_product__1_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_i_5
       (.I0(1'b0),
        .I1(tmp_product_i_62_n_6),
        .O(tmp_product__1_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_i_6
       (.I0(1'b0),
        .I1(tmp_product_i_62_n_6),
        .O(tmp_product__1_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_i_7
       (.I0(1'b0),
        .I1(tmp_product_i_62_n_6),
        .O(tmp_product__1_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_i_8
       (.I0(1'b0),
        .I1(tmp_product_i_62_n_6),
        .O(tmp_product__1_i_8_n_0));
  CARRY4 tmp_product_i_1
       (.CI(tmp_product_i_2_n_0),
        .CO({tmp_product_i_1_n_0,tmp_product_i_1_n_1,tmp_product_i_1_n_2,tmp_product_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({rcReceiver_mul_43bkb_U1_n_74,rcReceiver_mul_43bkb_U1_n_75,rcReceiver_mul_43bkb_U1_n_76,rcReceiver_mul_43bkb_U1_n_77}),
        .O({tmp_product_i_1_n_4,tmp_product_i_1_n_5,tmp_product_i_1_n_6,tmp_product_i_1_n_7}),
        .S({tmp_product_i_10_n_0,tmp_product_i_11_n_0,tmp_product_i_12_n_0,tmp_product_i_13_n_0}));
  LUT6 #(
    .INIT(64'h9696966996696969)) 
    tmp_product_i_10
       (.I0(rcReceiver_mul_43bkb_U1_n_74),
        .I1(rcReceiver_mul_43bkb_U1_n_86),
        .I2(tmp_product_i_42_n_1),
        .I3(tmp_product_i_43_n_6),
        .I4(tmp_product_i_53_n_7),
        .I5(tmp_product_i_54_n_7),
        .O(tmp_product_i_10_n_0));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    tmp_product_i_11
       (.I0(rcReceiver_mul_43bkb_U1_n_75),
        .I1(rcReceiver_mul_43bkb_U1_n_81),
        .I2(tmp_product_i_42_n_6),
        .I3(tmp_product_i_45_n_4),
        .I4(tmp_product_i_44_n_4),
        .I5(tmp_product_i_43_n_7),
        .O(tmp_product_i_11_n_0));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    tmp_product_i_12
       (.I0(rcReceiver_mul_43bkb_U1_n_76),
        .I1(rcReceiver_mul_43bkb_U1_n_80),
        .I2(tmp_product_i_42_n_7),
        .I3(tmp_product_i_45_n_5),
        .I4(tmp_product_i_44_n_5),
        .I5(tmp_product_i_47_n_4),
        .O(tmp_product_i_12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_124__0
       (.I0(p_Val2_1_fu_51_p0[26]),
        .O(tmp_product_i_124__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_125__0
       (.I0(p_Val2_1_fu_51_p0[25]),
        .O(tmp_product_i_125__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_126__0
       (.I0(p_Val2_1_fu_51_p0[24]),
        .O(tmp_product_i_126__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    tmp_product_i_13
       (.I0(rcReceiver_mul_43bkb_U1_n_77),
        .I1(tmp_product_i_44_n_5),
        .I2(tmp_product_i_47_n_4),
        .I3(tmp_product_i_45_n_5),
        .I4(tmp_product_i_50_n_4),
        .I5(rcReceiver_mul_43bkb_U1_n_79),
        .O(tmp_product_i_13_n_0));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    tmp_product_i_18
       (.I0(rcReceiver_mul_43bkb_U1_n_66),
        .I1(rcReceiver_mul_43bkb_U1_n_78),
        .I2(tmp_product_i_50_n_5),
        .I3(tmp_product_i_44_n_7),
        .I4(tmp_product_i_45_n_7),
        .I5(tmp_product_i_47_n_6),
        .O(tmp_product_i_18_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    tmp_product_i_19
       (.I0(rcReceiver_mul_43bkb_U1_n_67),
        .I1(tmp_product_i_44_n_7),
        .I2(tmp_product_i_47_n_6),
        .I3(tmp_product_i_45_n_7),
        .I4(tmp_product_i_50_n_6),
        .I5(rcReceiver_mul_43bkb_U1_n_73),
        .O(tmp_product_i_19_n_0));
  CARRY4 tmp_product_i_2
       (.CI(tmp_product_i_3_n_0),
        .CO({tmp_product_i_2_n_0,tmp_product_i_2_n_1,tmp_product_i_2_n_2,tmp_product_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({rcReceiver_mul_43bkb_U1_n_66,rcReceiver_mul_43bkb_U1_n_67,rcReceiver_mul_43bkb_U1_n_68,rcReceiver_mul_43bkb_U1_n_69}),
        .O({tmp_product_i_2_n_4,tmp_product_i_2_n_5,tmp_product_i_2_n_6,tmp_product_i_2_n_7}),
        .S({tmp_product_i_18_n_0,tmp_product_i_19_n_0,tmp_product_i_20_n_0,tmp_product_i_21_n_0}));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    tmp_product_i_20
       (.I0(rcReceiver_mul_43bkb_U1_n_68),
        .I1(rcReceiver_mul_43bkb_U1_n_72),
        .I2(tmp_product_i_50_n_7),
        .I3(tmp_product_i_58_n_4),
        .I4(tmp_product_i_57_n_5),
        .I5(tmp_product_i_56_n_5),
        .O(tmp_product_i_20_n_0));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    tmp_product_i_21
       (.I0(rcReceiver_mul_43bkb_U1_n_69),
        .I1(rcReceiver_mul_43bkb_U1_n_71),
        .I2(tmp_product_i_60_n_4),
        .I3(tmp_product_i_57_n_6),
        .I4(tmp_product_i_58_n_5),
        .I5(tmp_product_i_56_n_6),
        .O(tmp_product_i_21_n_0));
  (* HLUTNM = "lutpair20" *) 
  LUT4 #(
    .INIT(16'h8EA0)) 
    tmp_product_i_25
       (.I0(tmp_product_i_64_n_5),
        .I1(tmp_product_i_63_n_6),
        .I2(tmp_product_i_63_n_5),
        .I3(tmp_product_i_62_n_6),
        .O(tmp_product_i_25_n_0));
  LUT5 #(
    .INIT(32'h69969696)) 
    tmp_product_i_26
       (.I0(rcReceiver_mul_43bkb_U1_n_63),
        .I1(rcReceiver_mul_43bkb_U1_n_70),
        .I2(tmp_product_i_60_n_5),
        .I3(tmp_product_i_56_n_7),
        .I4(tmp_product_i_58_n_6),
        .O(tmp_product_i_26_n_0));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    tmp_product_i_27
       (.I0(rcReceiver_mul_43bkb_U1_n_64),
        .I1(tmp_product_i_58_n_6),
        .I2(tmp_product_i_56_n_7),
        .I3(tmp_product_i_60_n_6),
        .I4(tmp_product_i_58_n_7),
        .I5(tmp_product_i_62_n_4),
        .O(tmp_product_i_27_n_0));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    tmp_product_i_28
       (.I0(rcReceiver_mul_43bkb_U1_n_65),
        .I1(tmp_product_i_58_n_7),
        .I2(tmp_product_i_62_n_4),
        .I3(tmp_product_i_60_n_7),
        .I4(tmp_product_i_63_n_4),
        .I5(tmp_product_i_62_n_5),
        .O(tmp_product_i_28_n_0));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    tmp_product_i_29
       (.I0(tmp_product_i_25_n_0),
        .I1(tmp_product_i_63_n_4),
        .I2(tmp_product_i_62_n_5),
        .I3(tmp_product_i_64_n_4),
        .I4(tmp_product_i_63_n_5),
        .I5(tmp_product_i_62_n_6),
        .O(tmp_product_i_29_n_0));
  CARRY4 tmp_product_i_3
       (.CI(tmp_product_i_4_n_0),
        .CO({tmp_product_i_3_n_0,tmp_product_i_3_n_1,tmp_product_i_3_n_2,tmp_product_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({rcReceiver_mul_43bkb_U1_n_63,rcReceiver_mul_43bkb_U1_n_64,rcReceiver_mul_43bkb_U1_n_65,tmp_product_i_25_n_0}),
        .O({tmp_product_i_3_n_4,tmp_product_i_3_n_5,tmp_product_i_3_n_6,tmp_product_i_3_n_7}),
        .S({tmp_product_i_26_n_0,tmp_product_i_27_n_0,tmp_product_i_28_n_0,tmp_product_i_29_n_0}));
  (* HLUTNM = "lutpair19" *) 
  LUT4 #(
    .INIT(16'h8EA0)) 
    tmp_product_i_30
       (.I0(tmp_product_i_64_n_6),
        .I1(tmp_product_i_63_n_7),
        .I2(tmp_product_i_63_n_6),
        .I3(tmp_product_i_62_n_6),
        .O(tmp_product_i_30_n_0));
  (* HLUTNM = "lutpair18" *) 
  LUT3 #(
    .INIT(8'h20)) 
    tmp_product_i_31
       (.I0(tmp_product_i_66_n_4),
        .I1(tmp_product_i_63_n_7),
        .I2(tmp_product_i_62_n_6),
        .O(tmp_product_i_31_n_0));
  (* HLUTNM = "lutpair17" *) 
  LUT3 #(
    .INIT(8'h40)) 
    tmp_product_i_32
       (.I0(tmp_product_i_66_n_4),
        .I1(tmp_product_i_62_n_6),
        .I2(tmp_product_i_66_n_5),
        .O(tmp_product_i_32_n_0));
  (* HLUTNM = "lutpair16" *) 
  LUT3 #(
    .INIT(8'h40)) 
    tmp_product_i_33
       (.I0(tmp_product_i_66_n_5),
        .I1(tmp_product_i_62_n_6),
        .I2(tmp_product_i_66_n_6),
        .O(tmp_product_i_33_n_0));
  (* HLUTNM = "lutpair20" *) 
  LUT5 #(
    .INIT(32'h96A5695A)) 
    tmp_product_i_34
       (.I0(tmp_product_i_64_n_5),
        .I1(tmp_product_i_63_n_6),
        .I2(tmp_product_i_63_n_5),
        .I3(tmp_product_i_62_n_6),
        .I4(tmp_product_i_30_n_0),
        .O(tmp_product_i_34_n_0));
  (* HLUTNM = "lutpair19" *) 
  LUT5 #(
    .INIT(32'h96A5695A)) 
    tmp_product_i_35
       (.I0(tmp_product_i_64_n_6),
        .I1(tmp_product_i_63_n_7),
        .I2(tmp_product_i_63_n_6),
        .I3(tmp_product_i_62_n_6),
        .I4(tmp_product_i_31_n_0),
        .O(tmp_product_i_35_n_0));
  (* HLUTNM = "lutpair18" *) 
  LUT4 #(
    .INIT(16'h639C)) 
    tmp_product_i_36
       (.I0(tmp_product_i_66_n_4),
        .I1(tmp_product_i_63_n_7),
        .I2(tmp_product_i_62_n_6),
        .I3(tmp_product_i_32_n_0),
        .O(tmp_product_i_36_n_0));
  (* HLUTNM = "lutpair17" *) 
  LUT4 #(
    .INIT(16'h59A6)) 
    tmp_product_i_37
       (.I0(tmp_product_i_66_n_4),
        .I1(tmp_product_i_62_n_6),
        .I2(tmp_product_i_66_n_5),
        .I3(tmp_product_i_33_n_0),
        .O(tmp_product_i_37_n_0));
  (* HLUTNM = "lutpair16" *) 
  LUT3 #(
    .INIT(8'hA6)) 
    tmp_product_i_38
       (.I0(tmp_product_i_66_n_5),
        .I1(tmp_product_i_62_n_6),
        .I2(tmp_product_i_66_n_6),
        .O(tmp_product_i_38_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product_i_39
       (.I0(1'b0),
        .I1(tmp_product_i_66_n_6),
        .I2(tmp_product_i_62_n_6),
        .O(tmp_product_i_39_n_0));
  CARRY4 tmp_product_i_4
       (.CI(tmp_product_i_5_n_0),
        .CO({tmp_product_i_4_n_0,tmp_product_i_4_n_1,tmp_product_i_4_n_2,tmp_product_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product_i_30_n_0,tmp_product_i_31_n_0,tmp_product_i_32_n_0,tmp_product_i_33_n_0}),
        .O({tmp_product_i_4_n_4,tmp_product_i_4_n_5,tmp_product_i_4_n_6,tmp_product_i_4_n_7}),
        .S({tmp_product_i_34_n_0,tmp_product_i_35_n_0,tmp_product_i_36_n_0,tmp_product_i_37_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_40
       (.I0(1'b0),
        .I1(tmp_product_i_62_n_6),
        .O(tmp_product_i_40_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_41
       (.I0(1'b0),
        .I1(tmp_product_i_62_n_6),
        .O(tmp_product_i_41_n_0));
  CARRY4 tmp_product_i_42
       (.CI(tmp_product_i_50_n_0),
        .CO({NLW_tmp_product_i_42_CO_UNCONNECTED[3],tmp_product_i_42_n_1,NLW_tmp_product_i_42_CO_UNCONNECTED[1],tmp_product_i_42_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_Val2_1_fu_51_p0[26:25]}),
        .O({NLW_tmp_product_i_42_O_UNCONNECTED[3:2],tmp_product_i_42_n_6,tmp_product_i_42_n_7}),
        .S({1'b0,1'b1,rcReceiver_mul_43bkb_U1_n_94,rcReceiver_mul_43bkb_U1_n_95}));
  CARRY4 tmp_product_i_43
       (.CI(tmp_product_i_47_n_0),
        .CO({tmp_product_i_43_n_0,tmp_product_i_43_n_1,tmp_product_i_43_n_2,tmp_product_i_43_n_3}),
        .CYINIT(1'b0),
        .DI(p_Val2_1_fu_51_p0[22:19]),
        .O({tmp_product_i_43_n_4,tmp_product_i_43_n_5,tmp_product_i_43_n_6,tmp_product_i_43_n_7}),
        .S({tmp_product_i_69_n_0,tmp_product_i_70_n_0,tmp_product_i_71_n_0,tmp_product_i_72_n_0}));
  CARRY4 tmp_product_i_44
       (.CI(tmp_product_i_57_n_0),
        .CO({tmp_product_i_44_n_0,tmp_product_i_44_n_1,tmp_product_i_44_n_2,tmp_product_i_44_n_3}),
        .CYINIT(1'b0),
        .DI(p_Val2_1_fu_51_p0[19:16]),
        .O({tmp_product_i_44_n_4,tmp_product_i_44_n_5,tmp_product_i_44_n_6,tmp_product_i_44_n_7}),
        .S({rcReceiver_mul_43bkb_U1_n_21,rcReceiver_mul_43bkb_U1_n_22,rcReceiver_mul_43bkb_U1_n_23,rcReceiver_mul_43bkb_U1_n_24}));
  CARRY4 tmp_product_i_45
       (.CI(tmp_product_i_56_n_0),
        .CO({tmp_product_i_45_n_0,tmp_product_i_45_n_1,tmp_product_i_45_n_2,tmp_product_i_45_n_3}),
        .CYINIT(1'b0),
        .DI(p_Val2_1_fu_51_p0[22:19]),
        .O({tmp_product_i_45_n_4,tmp_product_i_45_n_5,tmp_product_i_45_n_6,tmp_product_i_45_n_7}),
        .S({rcReceiver_mul_43bkb_U1_n_49,rcReceiver_mul_43bkb_U1_n_50,rcReceiver_mul_43bkb_U1_n_51,rcReceiver_mul_43bkb_U1_n_52}));
  CARRY4 tmp_product_i_47
       (.CI(1'b0),
        .CO({tmp_product_i_47_n_0,tmp_product_i_47_n_1,tmp_product_i_47_n_2,tmp_product_i_47_n_3}),
        .CYINIT(1'b0),
        .DI({p_Val2_1_fu_51_p0[18:16],1'b0}),
        .O({tmp_product_i_47_n_4,tmp_product_i_47_n_5,tmp_product_i_47_n_6,tmp_product_i_47_n_7}),
        .S({tmp_product_i_81_n_0,tmp_product_i_82_n_0,tmp_product_i_83_n_0,tmp_product_i_84_n_7}));
  CARRY4 tmp_product_i_5
       (.CI(tmp_product__1_i_1_n_0),
        .CO({tmp_product_i_5_n_0,tmp_product_i_5_n_1,tmp_product_i_5_n_2,tmp_product_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({tmp_product_i_5_n_4,tmp_product_i_5_n_5,tmp_product_i_5_n_6,tmp_product_i_5_n_7}),
        .S({tmp_product_i_38_n_0,tmp_product_i_39_n_0,tmp_product_i_40_n_0,tmp_product_i_41_n_0}));
  CARRY4 tmp_product_i_50
       (.CI(tmp_product_i_60_n_0),
        .CO({tmp_product_i_50_n_0,tmp_product_i_50_n_1,tmp_product_i_50_n_2,tmp_product_i_50_n_3}),
        .CYINIT(1'b0),
        .DI(p_Val2_1_fu_51_p0[24:21]),
        .O({tmp_product_i_50_n_4,tmp_product_i_50_n_5,tmp_product_i_50_n_6,tmp_product_i_50_n_7}),
        .S({rcReceiver_mul_43bkb_U1_n_33,rcReceiver_mul_43bkb_U1_n_34,rcReceiver_mul_43bkb_U1_n_35,rcReceiver_mul_43bkb_U1_n_36}));
  CARRY4 tmp_product_i_53
       (.CI(tmp_product_i_45_n_0),
        .CO({tmp_product_i_53_n_0,tmp_product_i_53_n_1,tmp_product_i_53_n_2,tmp_product_i_53_n_3}),
        .CYINIT(1'b0),
        .DI(p_Val2_1_fu_51_p0[26:23]),
        .O({tmp_product_i_53_n_4,tmp_product_i_53_n_5,tmp_product_i_53_n_6,tmp_product_i_53_n_7}),
        .S({rcReceiver_mul_43bkb_U1_n_53,rcReceiver_mul_43bkb_U1_n_54,rcReceiver_mul_43bkb_U1_n_55,rcReceiver_mul_43bkb_U1_n_56}));
  CARRY4 tmp_product_i_54
       (.CI(tmp_product_i_44_n_0),
        .CO({tmp_product_i_54_n_0,tmp_product_i_54_n_1,tmp_product_i_54_n_2,tmp_product_i_54_n_3}),
        .CYINIT(1'b0),
        .DI(p_Val2_1_fu_51_p0[23:20]),
        .O({tmp_product_i_54_n_4,tmp_product_i_54_n_5,tmp_product_i_54_n_6,tmp_product_i_54_n_7}),
        .S({rcReceiver_mul_43bkb_U1_n_29,rcReceiver_mul_43bkb_U1_n_30,rcReceiver_mul_43bkb_U1_n_31,rcReceiver_mul_43bkb_U1_n_32}));
  CARRY4 tmp_product_i_56
       (.CI(tmp_product_i_62_n_0),
        .CO({tmp_product_i_56_n_0,tmp_product_i_56_n_1,tmp_product_i_56_n_2,tmp_product_i_56_n_3}),
        .CYINIT(1'b0),
        .DI({p_Val2_1_fu_51_p0[18:16],1'b0}),
        .O({tmp_product_i_56_n_4,tmp_product_i_56_n_5,tmp_product_i_56_n_6,tmp_product_i_56_n_7}),
        .S({rcReceiver_mul_43bkb_U1_n_45,rcReceiver_mul_43bkb_U1_n_46,rcReceiver_mul_43bkb_U1_n_47,rcReceiver_mul_43bkb_U1_n_48}));
  CARRY4 tmp_product_i_57
       (.CI(1'b0),
        .CO({tmp_product_i_57_n_0,tmp_product_i_57_n_1,tmp_product_i_57_n_2,tmp_product_i_57_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({tmp_product_i_57_n_4,tmp_product_i_57_n_5,tmp_product_i_57_n_6,NLW_tmp_product_i_57_O_UNCONNECTED[0]}),
        .S({rcReceiver_mul_43bkb_U1_n_57,rcReceiver_mul_43bkb_U1_n_58,rcReceiver_mul_43bkb_U1_n_59,1'b1}));
  CARRY4 tmp_product_i_58
       (.CI(tmp_product_i_63_n_0),
        .CO({tmp_product_i_58_n_0,tmp_product_i_58_n_1,tmp_product_i_58_n_2,tmp_product_i_58_n_3}),
        .CYINIT(1'b0),
        .DI(p_Val2_1_fu_51_p0[23:20]),
        .O({tmp_product_i_58_n_4,tmp_product_i_58_n_5,tmp_product_i_58_n_6,tmp_product_i_58_n_7}),
        .S({rcReceiver_mul_43bkb_U1_n_41,rcReceiver_mul_43bkb_U1_n_42,rcReceiver_mul_43bkb_U1_n_43,rcReceiver_mul_43bkb_U1_n_44}));
  CARRY4 tmp_product_i_60
       (.CI(tmp_product_i_64_n_0),
        .CO({tmp_product_i_60_n_0,tmp_product_i_60_n_1,tmp_product_i_60_n_2,tmp_product_i_60_n_3}),
        .CYINIT(1'b0),
        .DI(p_Val2_1_fu_51_p0[20:17]),
        .O({tmp_product_i_60_n_4,tmp_product_i_60_n_5,tmp_product_i_60_n_6,tmp_product_i_60_n_7}),
        .S({rcReceiver_mul_43bkb_U1_n_25,rcReceiver_mul_43bkb_U1_n_26,rcReceiver_mul_43bkb_U1_n_27,rcReceiver_mul_43bkb_U1_n_28}));
  CARRY4 tmp_product_i_62
       (.CI(1'b0),
        .CO({tmp_product_i_62_n_0,tmp_product_i_62_n_1,tmp_product_i_62_n_2,tmp_product_i_62_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({tmp_product_i_62_n_4,tmp_product_i_62_n_5,tmp_product_i_62_n_6,NLW_tmp_product_i_62_O_UNCONNECTED[0]}),
        .S({rcReceiver_mul_43bkb_U1_n_96,rcReceiver_mul_43bkb_U1_n_97,1'b1,1'b0}));
  CARRY4 tmp_product_i_63
       (.CI(tmp_product_i_66_n_0),
        .CO({tmp_product_i_63_n_0,tmp_product_i_63_n_1,tmp_product_i_63_n_2,tmp_product_i_63_n_3}),
        .CYINIT(1'b0),
        .DI(p_Val2_1_fu_51_p0[19:16]),
        .O({tmp_product_i_63_n_4,tmp_product_i_63_n_5,tmp_product_i_63_n_6,tmp_product_i_63_n_7}),
        .S({rcReceiver_mul_43bkb_U1_n_37,rcReceiver_mul_43bkb_U1_n_38,rcReceiver_mul_43bkb_U1_n_39,rcReceiver_mul_43bkb_U1_n_40}));
  CARRY4 tmp_product_i_64
       (.CI(1'b0),
        .CO({tmp_product_i_64_n_0,tmp_product_i_64_n_1,tmp_product_i_64_n_2,tmp_product_i_64_n_3}),
        .CYINIT(1'b1),
        .DI({p_Val2_1_fu_51_p0[16],1'b0,1'b0,1'b0}),
        .O({tmp_product_i_64_n_4,tmp_product_i_64_n_5,tmp_product_i_64_n_6,NLW_tmp_product_i_64_O_UNCONNECTED[0]}),
        .S({rcReceiver_mul_43bkb_U1_n_18,rcReceiver_mul_43bkb_U1_n_19,rcReceiver_mul_43bkb_U1_n_20,1'b1}));
  CARRY4 tmp_product_i_66
       (.CI(1'b0),
        .CO({tmp_product_i_66_n_0,tmp_product_i_66_n_1,tmp_product_i_66_n_2,tmp_product_i_66_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({tmp_product_i_66_n_4,tmp_product_i_66_n_5,tmp_product_i_66_n_6,NLW_tmp_product_i_66_O_UNCONNECTED[0]}),
        .S({rcReceiver_mul_43bkb_U1_n_91,rcReceiver_mul_43bkb_U1_n_92,rcReceiver_mul_43bkb_U1_n_93,1'b1}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_69
       (.I0(p_Val2_1_fu_51_p0[22]),
        .I1(tmp_product_i_84_n_4),
        .O(tmp_product_i_69_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_70
       (.I0(p_Val2_1_fu_51_p0[21]),
        .I1(tmp_product_i_84_n_4),
        .O(tmp_product_i_70_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_71
       (.I0(p_Val2_1_fu_51_p0[20]),
        .I1(tmp_product_i_84_n_4),
        .O(tmp_product_i_71_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_72
       (.I0(p_Val2_1_fu_51_p0[19]),
        .I1(tmp_product_i_84_n_4),
        .O(tmp_product_i_72_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_81
       (.I0(p_Val2_1_fu_51_p0[18]),
        .I1(tmp_product_i_84_n_4),
        .O(tmp_product_i_81_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_82
       (.I0(p_Val2_1_fu_51_p0[17]),
        .I1(tmp_product_i_84_n_5),
        .O(tmp_product_i_82_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_83
       (.I0(p_Val2_1_fu_51_p0[16]),
        .I1(tmp_product_i_84_n_6),
        .O(tmp_product_i_83_n_0));
  CARRY4 tmp_product_i_84
       (.CI(tmp_product_i_58_n_0),
        .CO({NLW_tmp_product_i_84_CO_UNCONNECTED[3],tmp_product_i_84_n_1,tmp_product_i_84_n_2,tmp_product_i_84_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,p_Val2_1_fu_51_p0[26:24]}),
        .O({tmp_product_i_84_n_4,tmp_product_i_84_n_5,tmp_product_i_84_n_6,tmp_product_i_84_n_7}),
        .S({1'b1,tmp_product_i_124__0_n_0,tmp_product_i_125__0_n_0,tmp_product_i_126__0_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \x_int_reg[5]_i_2__1 
       (.I0(Q[10]),
        .I1(Q[8]),
        .I2(Q[9]),
        .I3(\x_int_reg[7]_i_7_n_0 ),
        .O(\x_int_reg_reg[0]_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \x_int_reg[6]_i_2 
       (.I0(Q[9]),
        .I1(Q[10]),
        .I2(Q[8]),
        .O(\x_int_reg_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'h0001FFFF)) 
    \x_int_reg[7]_i_4__2 
       (.I0(\x_int_reg[7]_i_7_n_0 ),
        .I1(Q[9]),
        .I2(Q[8]),
        .I3(Q[10]),
        .I4(\ap_CS_iter0_fsm_reg[12] ),
        .O(\x_int_reg_reg[7]_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFE)) 
    \x_int_reg[7]_i_5__0 
       (.I0(\x_int_reg[7]_i_8_n_0 ),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(Q[7]),
        .I5(\x_int_reg_reg[6]_0 ),
        .O(\x_int_reg_reg[0]_1 ));
  LUT5 #(
    .INIT(32'hFE000000)) 
    \x_int_reg[7]_i_7 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[6]),
        .I4(Q[7]),
        .O(\x_int_reg[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hAAA8)) 
    \x_int_reg[7]_i_8 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(\x_int_reg[7]_i_8_n_0 ));
  FDRE \x_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(x[0]),
        .Q(x_int_reg[0]),
        .R(1'b0));
  FDRE \x_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(x[10]),
        .Q(x_int_reg[10]),
        .R(1'b0));
  FDRE \x_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(x[1]),
        .Q(x_int_reg[1]),
        .R(1'b0));
  FDRE \x_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(x[2]),
        .Q(x_int_reg[2]),
        .R(1'b0));
  FDRE \x_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(x[3]),
        .Q(x_int_reg[3]),
        .R(1'b0));
  FDRE \x_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(x[4]),
        .Q(x_int_reg[4]),
        .R(1'b0));
  FDRE \x_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(x[5]),
        .Q(x_int_reg[5]),
        .R(1'b0));
  FDRE \x_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(x[6]),
        .Q(x_int_reg[6]),
        .R(1'b0));
  FDRE \x_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(x[7]),
        .Q(x_int_reg[7]),
        .R(1'b0));
  FDRE \x_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(x[8]),
        .Q(x_int_reg[8]),
        .R(1'b0));
  FDRE \x_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(x[9]),
        .Q(x_int_reg[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "scaleRange" *) 
module design_1_rcReceiver_0_0_scaleRange_1
   (ap_ce_reg,
    \p_Val2_10_reg_2922_reg[12] ,
    grp_scaleRange_fu_947_ap_ce,
    ap_clk,
    D,
    x,
    \ap_CS_iter0_fsm_reg[14] );
  output ap_ce_reg;
  output [12:0]\p_Val2_10_reg_2922_reg[12] ;
  input grp_scaleRange_fu_947_ap_ce;
  input ap_clk;
  input [7:0]D;
  input [2:0]x;
  input \ap_CS_iter0_fsm_reg[14] ;

  wire [16:16]A;
  wire [7:0]D;
  wire \ap_CS_iter0_fsm_reg[14] ;
  wire ap_ce_reg;
  wire ap_clk;
  wire [12:0]ap_return_int_reg;
  wire grp_scaleRange_fu_947_ap_ce;
  wire [7:3]p_0_in;
  wire [12:0]\p_Val2_10_reg_2922_reg[12] ;
  wire [26:16]p_Val2_1_fu_51_p0;
  wire \r_V_reg_94[20]_i_1__1_n_0 ;
  wire \r_V_reg_94[21]_i_1__1_n_0 ;
  wire \r_V_reg_94[24]_i_1__1_n_0 ;
  wire \r_V_reg_94[25]_i_1__1_n_0 ;
  wire \r_V_reg_94[26]_i_1__1_n_0 ;
  wire \r_V_reg_94[26]_i_2_n_0 ;
  wire [85:73]\rcReceiver_mul_43bkb_MulnS_0_U/p_reg__2 ;
  wire rcReceiver_mul_43bkb_U1_n_0;
  wire rcReceiver_mul_43bkb_U1_n_1;
  wire rcReceiver_mul_43bkb_U1_n_10;
  wire rcReceiver_mul_43bkb_U1_n_11;
  wire rcReceiver_mul_43bkb_U1_n_12;
  wire rcReceiver_mul_43bkb_U1_n_13;
  wire rcReceiver_mul_43bkb_U1_n_14;
  wire rcReceiver_mul_43bkb_U1_n_15;
  wire rcReceiver_mul_43bkb_U1_n_16;
  wire rcReceiver_mul_43bkb_U1_n_17;
  wire rcReceiver_mul_43bkb_U1_n_18;
  wire rcReceiver_mul_43bkb_U1_n_19;
  wire rcReceiver_mul_43bkb_U1_n_2;
  wire rcReceiver_mul_43bkb_U1_n_20;
  wire rcReceiver_mul_43bkb_U1_n_21;
  wire rcReceiver_mul_43bkb_U1_n_22;
  wire rcReceiver_mul_43bkb_U1_n_23;
  wire rcReceiver_mul_43bkb_U1_n_24;
  wire rcReceiver_mul_43bkb_U1_n_25;
  wire rcReceiver_mul_43bkb_U1_n_26;
  wire rcReceiver_mul_43bkb_U1_n_27;
  wire rcReceiver_mul_43bkb_U1_n_28;
  wire rcReceiver_mul_43bkb_U1_n_29;
  wire rcReceiver_mul_43bkb_U1_n_3;
  wire rcReceiver_mul_43bkb_U1_n_30;
  wire rcReceiver_mul_43bkb_U1_n_31;
  wire rcReceiver_mul_43bkb_U1_n_32;
  wire rcReceiver_mul_43bkb_U1_n_33;
  wire rcReceiver_mul_43bkb_U1_n_34;
  wire rcReceiver_mul_43bkb_U1_n_35;
  wire rcReceiver_mul_43bkb_U1_n_36;
  wire rcReceiver_mul_43bkb_U1_n_37;
  wire rcReceiver_mul_43bkb_U1_n_38;
  wire rcReceiver_mul_43bkb_U1_n_39;
  wire rcReceiver_mul_43bkb_U1_n_4;
  wire rcReceiver_mul_43bkb_U1_n_40;
  wire rcReceiver_mul_43bkb_U1_n_41;
  wire rcReceiver_mul_43bkb_U1_n_42;
  wire rcReceiver_mul_43bkb_U1_n_43;
  wire rcReceiver_mul_43bkb_U1_n_44;
  wire rcReceiver_mul_43bkb_U1_n_45;
  wire rcReceiver_mul_43bkb_U1_n_46;
  wire rcReceiver_mul_43bkb_U1_n_47;
  wire rcReceiver_mul_43bkb_U1_n_48;
  wire rcReceiver_mul_43bkb_U1_n_49;
  wire rcReceiver_mul_43bkb_U1_n_5;
  wire rcReceiver_mul_43bkb_U1_n_50;
  wire rcReceiver_mul_43bkb_U1_n_51;
  wire rcReceiver_mul_43bkb_U1_n_52;
  wire rcReceiver_mul_43bkb_U1_n_53;
  wire rcReceiver_mul_43bkb_U1_n_54;
  wire rcReceiver_mul_43bkb_U1_n_55;
  wire rcReceiver_mul_43bkb_U1_n_56;
  wire rcReceiver_mul_43bkb_U1_n_57;
  wire rcReceiver_mul_43bkb_U1_n_58;
  wire rcReceiver_mul_43bkb_U1_n_59;
  wire rcReceiver_mul_43bkb_U1_n_6;
  wire rcReceiver_mul_43bkb_U1_n_60;
  wire rcReceiver_mul_43bkb_U1_n_61;
  wire rcReceiver_mul_43bkb_U1_n_62;
  wire rcReceiver_mul_43bkb_U1_n_63;
  wire rcReceiver_mul_43bkb_U1_n_64;
  wire rcReceiver_mul_43bkb_U1_n_65;
  wire rcReceiver_mul_43bkb_U1_n_66;
  wire rcReceiver_mul_43bkb_U1_n_67;
  wire rcReceiver_mul_43bkb_U1_n_68;
  wire rcReceiver_mul_43bkb_U1_n_69;
  wire rcReceiver_mul_43bkb_U1_n_7;
  wire rcReceiver_mul_43bkb_U1_n_70;
  wire rcReceiver_mul_43bkb_U1_n_71;
  wire rcReceiver_mul_43bkb_U1_n_72;
  wire rcReceiver_mul_43bkb_U1_n_73;
  wire rcReceiver_mul_43bkb_U1_n_74;
  wire rcReceiver_mul_43bkb_U1_n_75;
  wire rcReceiver_mul_43bkb_U1_n_76;
  wire rcReceiver_mul_43bkb_U1_n_77;
  wire rcReceiver_mul_43bkb_U1_n_78;
  wire rcReceiver_mul_43bkb_U1_n_79;
  wire rcReceiver_mul_43bkb_U1_n_8;
  wire rcReceiver_mul_43bkb_U1_n_80;
  wire rcReceiver_mul_43bkb_U1_n_81;
  wire rcReceiver_mul_43bkb_U1_n_82;
  wire rcReceiver_mul_43bkb_U1_n_9;
  wire tmp_product__0_i_10_n_0;
  wire tmp_product__0_i_11_n_0;
  wire tmp_product__0_i_12_n_0;
  wire tmp_product__0_i_13_n_0;
  wire tmp_product__0_i_14_n_0;
  wire tmp_product__0_i_14_n_2;
  wire tmp_product__0_i_14_n_3;
  wire tmp_product__0_i_14_n_5;
  wire tmp_product__0_i_14_n_6;
  wire tmp_product__0_i_14_n_7;
  wire tmp_product__0_i_15_n_0;
  wire tmp_product__0_i_15_n_1;
  wire tmp_product__0_i_15_n_2;
  wire tmp_product__0_i_15_n_3;
  wire tmp_product__0_i_15_n_4;
  wire tmp_product__0_i_15_n_5;
  wire tmp_product__0_i_15_n_6;
  wire tmp_product__0_i_15_n_7;
  wire tmp_product__0_i_16_n_3;
  wire tmp_product__0_i_1_n_3;
  wire tmp_product__0_i_1_n_6;
  wire tmp_product__0_i_1_n_7;
  wire tmp_product__0_i_26_n_0;
  wire tmp_product__0_i_27_n_0;
  wire tmp_product__0_i_28_n_0;
  wire tmp_product__0_i_29_n_0;
  wire tmp_product__0_i_2_n_0;
  wire tmp_product__0_i_2_n_1;
  wire tmp_product__0_i_2_n_2;
  wire tmp_product__0_i_2_n_3;
  wire tmp_product__0_i_2_n_4;
  wire tmp_product__0_i_2_n_5;
  wire tmp_product__0_i_2_n_6;
  wire tmp_product__0_i_2_n_7;
  wire tmp_product__0_i_30_n_7;
  wire tmp_product__0_i_5_n_0;
  wire tmp_product__1_i_1_n_0;
  wire tmp_product__1_i_1_n_1;
  wire tmp_product__1_i_1_n_2;
  wire tmp_product__1_i_1_n_3;
  wire tmp_product__1_i_2_n_0;
  wire tmp_product__1_i_2_n_1;
  wire tmp_product__1_i_2_n_2;
  wire tmp_product__1_i_2_n_3;
  wire tmp_product__1_i_3_n_0;
  wire tmp_product__1_i_4_n_0;
  wire tmp_product__1_i_5_n_0;
  wire tmp_product__1_i_6_n_0;
  wire tmp_product__1_i_7_n_0;
  wire tmp_product__1_i_8_n_0;
  wire tmp_product_i_10_n_0;
  wire tmp_product_i_11_n_0;
  wire tmp_product_i_124__1_n_0;
  wire tmp_product_i_125__1_n_0;
  wire tmp_product_i_126__1_n_0;
  wire tmp_product_i_12_n_0;
  wire tmp_product_i_13_n_0;
  wire tmp_product_i_18_n_0;
  wire tmp_product_i_19_n_0;
  wire tmp_product_i_1_n_0;
  wire tmp_product_i_1_n_1;
  wire tmp_product_i_1_n_2;
  wire tmp_product_i_1_n_3;
  wire tmp_product_i_1_n_4;
  wire tmp_product_i_1_n_5;
  wire tmp_product_i_1_n_6;
  wire tmp_product_i_1_n_7;
  wire tmp_product_i_20_n_0;
  wire tmp_product_i_21_n_0;
  wire tmp_product_i_25_n_0;
  wire tmp_product_i_26_n_0;
  wire tmp_product_i_27_n_0;
  wire tmp_product_i_28_n_0;
  wire tmp_product_i_29_n_0;
  wire tmp_product_i_2_n_0;
  wire tmp_product_i_2_n_1;
  wire tmp_product_i_2_n_2;
  wire tmp_product_i_2_n_3;
  wire tmp_product_i_2_n_4;
  wire tmp_product_i_2_n_5;
  wire tmp_product_i_2_n_6;
  wire tmp_product_i_2_n_7;
  wire tmp_product_i_30_n_0;
  wire tmp_product_i_31_n_0;
  wire tmp_product_i_32_n_0;
  wire tmp_product_i_33_n_0;
  wire tmp_product_i_34_n_0;
  wire tmp_product_i_35_n_0;
  wire tmp_product_i_36_n_0;
  wire tmp_product_i_37_n_0;
  wire tmp_product_i_38_n_0;
  wire tmp_product_i_39_n_0;
  wire tmp_product_i_3_n_0;
  wire tmp_product_i_3_n_1;
  wire tmp_product_i_3_n_2;
  wire tmp_product_i_3_n_3;
  wire tmp_product_i_3_n_4;
  wire tmp_product_i_3_n_5;
  wire tmp_product_i_3_n_6;
  wire tmp_product_i_3_n_7;
  wire tmp_product_i_40_n_0;
  wire tmp_product_i_41_n_0;
  wire tmp_product_i_42_n_1;
  wire tmp_product_i_42_n_3;
  wire tmp_product_i_42_n_6;
  wire tmp_product_i_42_n_7;
  wire tmp_product_i_43_n_0;
  wire tmp_product_i_43_n_1;
  wire tmp_product_i_43_n_2;
  wire tmp_product_i_43_n_3;
  wire tmp_product_i_43_n_4;
  wire tmp_product_i_43_n_5;
  wire tmp_product_i_43_n_6;
  wire tmp_product_i_43_n_7;
  wire tmp_product_i_44_n_0;
  wire tmp_product_i_44_n_1;
  wire tmp_product_i_44_n_2;
  wire tmp_product_i_44_n_3;
  wire tmp_product_i_44_n_4;
  wire tmp_product_i_44_n_5;
  wire tmp_product_i_44_n_6;
  wire tmp_product_i_44_n_7;
  wire tmp_product_i_45_n_0;
  wire tmp_product_i_45_n_1;
  wire tmp_product_i_45_n_2;
  wire tmp_product_i_45_n_3;
  wire tmp_product_i_45_n_4;
  wire tmp_product_i_45_n_5;
  wire tmp_product_i_45_n_6;
  wire tmp_product_i_45_n_7;
  wire tmp_product_i_47_n_0;
  wire tmp_product_i_47_n_1;
  wire tmp_product_i_47_n_2;
  wire tmp_product_i_47_n_3;
  wire tmp_product_i_47_n_4;
  wire tmp_product_i_47_n_5;
  wire tmp_product_i_47_n_6;
  wire tmp_product_i_47_n_7;
  wire tmp_product_i_4_n_0;
  wire tmp_product_i_4_n_1;
  wire tmp_product_i_4_n_2;
  wire tmp_product_i_4_n_3;
  wire tmp_product_i_4_n_4;
  wire tmp_product_i_4_n_5;
  wire tmp_product_i_4_n_6;
  wire tmp_product_i_4_n_7;
  wire tmp_product_i_50_n_0;
  wire tmp_product_i_50_n_1;
  wire tmp_product_i_50_n_2;
  wire tmp_product_i_50_n_3;
  wire tmp_product_i_50_n_4;
  wire tmp_product_i_50_n_5;
  wire tmp_product_i_50_n_6;
  wire tmp_product_i_50_n_7;
  wire tmp_product_i_53_n_0;
  wire tmp_product_i_53_n_1;
  wire tmp_product_i_53_n_2;
  wire tmp_product_i_53_n_3;
  wire tmp_product_i_53_n_4;
  wire tmp_product_i_53_n_5;
  wire tmp_product_i_53_n_6;
  wire tmp_product_i_53_n_7;
  wire tmp_product_i_54_n_0;
  wire tmp_product_i_54_n_1;
  wire tmp_product_i_54_n_2;
  wire tmp_product_i_54_n_3;
  wire tmp_product_i_54_n_4;
  wire tmp_product_i_54_n_5;
  wire tmp_product_i_54_n_6;
  wire tmp_product_i_54_n_7;
  wire tmp_product_i_56_n_0;
  wire tmp_product_i_56_n_1;
  wire tmp_product_i_56_n_2;
  wire tmp_product_i_56_n_3;
  wire tmp_product_i_56_n_4;
  wire tmp_product_i_56_n_5;
  wire tmp_product_i_56_n_6;
  wire tmp_product_i_56_n_7;
  wire tmp_product_i_57_n_0;
  wire tmp_product_i_57_n_1;
  wire tmp_product_i_57_n_2;
  wire tmp_product_i_57_n_3;
  wire tmp_product_i_57_n_4;
  wire tmp_product_i_57_n_5;
  wire tmp_product_i_57_n_6;
  wire tmp_product_i_58_n_0;
  wire tmp_product_i_58_n_1;
  wire tmp_product_i_58_n_2;
  wire tmp_product_i_58_n_3;
  wire tmp_product_i_58_n_4;
  wire tmp_product_i_58_n_5;
  wire tmp_product_i_58_n_6;
  wire tmp_product_i_58_n_7;
  wire tmp_product_i_5_n_0;
  wire tmp_product_i_5_n_1;
  wire tmp_product_i_5_n_2;
  wire tmp_product_i_5_n_3;
  wire tmp_product_i_5_n_4;
  wire tmp_product_i_5_n_5;
  wire tmp_product_i_5_n_6;
  wire tmp_product_i_5_n_7;
  wire tmp_product_i_60_n_0;
  wire tmp_product_i_60_n_1;
  wire tmp_product_i_60_n_2;
  wire tmp_product_i_60_n_3;
  wire tmp_product_i_60_n_4;
  wire tmp_product_i_60_n_5;
  wire tmp_product_i_60_n_6;
  wire tmp_product_i_60_n_7;
  wire tmp_product_i_62_n_0;
  wire tmp_product_i_62_n_1;
  wire tmp_product_i_62_n_2;
  wire tmp_product_i_62_n_3;
  wire tmp_product_i_62_n_4;
  wire tmp_product_i_62_n_5;
  wire tmp_product_i_62_n_6;
  wire tmp_product_i_63_n_0;
  wire tmp_product_i_63_n_1;
  wire tmp_product_i_63_n_2;
  wire tmp_product_i_63_n_3;
  wire tmp_product_i_63_n_4;
  wire tmp_product_i_63_n_5;
  wire tmp_product_i_63_n_6;
  wire tmp_product_i_63_n_7;
  wire tmp_product_i_64_n_0;
  wire tmp_product_i_64_n_1;
  wire tmp_product_i_64_n_2;
  wire tmp_product_i_64_n_3;
  wire tmp_product_i_64_n_4;
  wire tmp_product_i_64_n_5;
  wire tmp_product_i_64_n_6;
  wire tmp_product_i_66_n_0;
  wire tmp_product_i_66_n_1;
  wire tmp_product_i_66_n_2;
  wire tmp_product_i_66_n_3;
  wire tmp_product_i_66_n_4;
  wire tmp_product_i_66_n_5;
  wire tmp_product_i_66_n_6;
  wire tmp_product_i_69_n_0;
  wire tmp_product_i_70_n_0;
  wire tmp_product_i_71_n_0;
  wire tmp_product_i_72_n_0;
  wire tmp_product_i_81_n_0;
  wire tmp_product_i_82_n_0;
  wire tmp_product_i_83_n_0;
  wire tmp_product_i_84_n_1;
  wire tmp_product_i_84_n_2;
  wire tmp_product_i_84_n_3;
  wire tmp_product_i_84_n_4;
  wire tmp_product_i_84_n_5;
  wire tmp_product_i_84_n_6;
  wire tmp_product_i_84_n_7;
  wire [2:0]x;
  wire [10:0]x_int_reg;
  wire [3:1]NLW_tmp_product__0_i_1_CO_UNCONNECTED;
  wire [3:2]NLW_tmp_product__0_i_1_O_UNCONNECTED;
  wire [2:2]NLW_tmp_product__0_i_14_CO_UNCONNECTED;
  wire [3:3]NLW_tmp_product__0_i_14_O_UNCONNECTED;
  wire [3:1]NLW_tmp_product__0_i_16_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_i_16_O_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_i_30_CO_UNCONNECTED;
  wire [3:1]NLW_tmp_product__0_i_30_O_UNCONNECTED;
  wire [2:0]NLW_tmp_product__1_i_1_O_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_i_2_O_UNCONNECTED;
  wire [3:1]NLW_tmp_product_i_42_CO_UNCONNECTED;
  wire [3:2]NLW_tmp_product_i_42_O_UNCONNECTED;
  wire [0:0]NLW_tmp_product_i_57_O_UNCONNECTED;
  wire [0:0]NLW_tmp_product_i_62_O_UNCONNECTED;
  wire [0:0]NLW_tmp_product_i_64_O_UNCONNECTED;
  wire [0:0]NLW_tmp_product_i_66_O_UNCONNECTED;
  wire [3:3]NLW_tmp_product_i_84_CO_UNCONNECTED;

  FDRE ap_ce_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_scaleRange_fu_947_ap_ce),
        .Q(ap_ce_reg),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\rcReceiver_mul_43bkb_MulnS_0_U/p_reg__2 [73]),
        .Q(ap_return_int_reg[0]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\rcReceiver_mul_43bkb_MulnS_0_U/p_reg__2 [83]),
        .Q(ap_return_int_reg[10]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\rcReceiver_mul_43bkb_MulnS_0_U/p_reg__2 [84]),
        .Q(ap_return_int_reg[11]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\rcReceiver_mul_43bkb_MulnS_0_U/p_reg__2 [85]),
        .Q(ap_return_int_reg[12]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\rcReceiver_mul_43bkb_MulnS_0_U/p_reg__2 [74]),
        .Q(ap_return_int_reg[1]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\rcReceiver_mul_43bkb_MulnS_0_U/p_reg__2 [75]),
        .Q(ap_return_int_reg[2]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\rcReceiver_mul_43bkb_MulnS_0_U/p_reg__2 [76]),
        .Q(ap_return_int_reg[3]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\rcReceiver_mul_43bkb_MulnS_0_U/p_reg__2 [77]),
        .Q(ap_return_int_reg[4]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\rcReceiver_mul_43bkb_MulnS_0_U/p_reg__2 [78]),
        .Q(ap_return_int_reg[5]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\rcReceiver_mul_43bkb_MulnS_0_U/p_reg__2 [79]),
        .Q(ap_return_int_reg[6]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\rcReceiver_mul_43bkb_MulnS_0_U/p_reg__2 [80]),
        .Q(ap_return_int_reg[7]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\rcReceiver_mul_43bkb_MulnS_0_U/p_reg__2 [81]),
        .Q(ap_return_int_reg[8]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\rcReceiver_mul_43bkb_MulnS_0_U/p_reg__2 [82]),
        .Q(ap_return_int_reg[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_94[19]_i_1 
       (.I0(x_int_reg[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_reg_94[20]_i_1__1 
       (.I0(x_int_reg[3]),
        .I1(x_int_reg[4]),
        .O(\r_V_reg_94[20]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \r_V_reg_94[21]_i_1__1 
       (.I0(x_int_reg[4]),
        .I1(x_int_reg[3]),
        .I2(x_int_reg[5]),
        .O(\r_V_reg_94[21]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \r_V_reg_94[22]_i_1 
       (.I0(x_int_reg[5]),
        .I1(x_int_reg[3]),
        .I2(x_int_reg[4]),
        .I3(x_int_reg[6]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'h01FFFE00)) 
    \r_V_reg_94[23]_i_1 
       (.I0(x_int_reg[4]),
        .I1(x_int_reg[3]),
        .I2(x_int_reg[5]),
        .I3(x_int_reg[6]),
        .I4(x_int_reg[7]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'hAAA800005557FFFF)) 
    \r_V_reg_94[24]_i_1__1 
       (.I0(x_int_reg[6]),
        .I1(x_int_reg[5]),
        .I2(x_int_reg[3]),
        .I3(x_int_reg[4]),
        .I4(x_int_reg[7]),
        .I5(x_int_reg[8]),
        .O(\r_V_reg_94[24]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_reg_94[25]_i_1__1 
       (.I0(\r_V_reg_94[26]_i_2_n_0 ),
        .I1(x_int_reg[9]),
        .O(\r_V_reg_94[25]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \r_V_reg_94[26]_i_1__1 
       (.I0(x_int_reg[9]),
        .I1(\r_V_reg_94[26]_i_2_n_0 ),
        .I2(x_int_reg[10]),
        .O(\r_V_reg_94[26]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAA80000)) 
    \r_V_reg_94[26]_i_2 
       (.I0(x_int_reg[6]),
        .I1(x_int_reg[5]),
        .I2(x_int_reg[3]),
        .I3(x_int_reg[4]),
        .I4(x_int_reg[7]),
        .I5(x_int_reg[8]),
        .O(\r_V_reg_94[26]_i_2_n_0 ));
  FDRE \r_V_reg_94_reg[16] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(x_int_reg[0]),
        .Q(p_Val2_1_fu_51_p0[16]),
        .R(1'b0));
  FDRE \r_V_reg_94_reg[17] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(x_int_reg[1]),
        .Q(p_Val2_1_fu_51_p0[17]),
        .R(1'b0));
  FDRE \r_V_reg_94_reg[18] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(x_int_reg[2]),
        .Q(p_Val2_1_fu_51_p0[18]),
        .R(1'b0));
  FDRE \r_V_reg_94_reg[19] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[3]),
        .Q(p_Val2_1_fu_51_p0[19]),
        .R(1'b0));
  FDRE \r_V_reg_94_reg[20] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\r_V_reg_94[20]_i_1__1_n_0 ),
        .Q(p_Val2_1_fu_51_p0[20]),
        .R(1'b0));
  FDRE \r_V_reg_94_reg[21] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\r_V_reg_94[21]_i_1__1_n_0 ),
        .Q(p_Val2_1_fu_51_p0[21]),
        .R(1'b0));
  FDRE \r_V_reg_94_reg[22] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[6]),
        .Q(p_Val2_1_fu_51_p0[22]),
        .R(1'b0));
  FDRE \r_V_reg_94_reg[23] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[7]),
        .Q(p_Val2_1_fu_51_p0[23]),
        .R(1'b0));
  FDRE \r_V_reg_94_reg[24] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\r_V_reg_94[24]_i_1__1_n_0 ),
        .Q(p_Val2_1_fu_51_p0[24]),
        .R(1'b0));
  FDRE \r_V_reg_94_reg[25] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\r_V_reg_94[25]_i_1__1_n_0 ),
        .Q(p_Val2_1_fu_51_p0[25]),
        .R(1'b0));
  FDRE \r_V_reg_94_reg[26] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\r_V_reg_94[26]_i_1__1_n_0 ),
        .Q(p_Val2_1_fu_51_p0[26]),
        .R(1'b0));
  design_1_rcReceiver_0_0_rcReceiver_mul_43bkb_7 rcReceiver_mul_43bkb_U1
       (.A({tmp_product_i_1_n_7,tmp_product_i_2_n_4,tmp_product_i_2_n_5,tmp_product_i_2_n_6,tmp_product_i_2_n_7,tmp_product_i_3_n_4,tmp_product_i_3_n_5,tmp_product_i_3_n_6,tmp_product_i_3_n_7,tmp_product_i_4_n_4,tmp_product_i_4_n_5,tmp_product_i_4_n_6,tmp_product_i_4_n_7,tmp_product_i_5_n_4,tmp_product_i_5_n_5,tmp_product_i_5_n_6,tmp_product_i_5_n_7}),
        .B({tmp_product__0_i_1_n_6,tmp_product__0_i_1_n_7,tmp_product__0_i_2_n_4,tmp_product__0_i_2_n_5,tmp_product__0_i_2_n_6,tmp_product__0_i_2_n_7,tmp_product_i_1_n_4,tmp_product_i_1_n_5,tmp_product_i_1_n_6}),
        .CO(tmp_product__0_i_16_n_3),
        .D(\rcReceiver_mul_43bkb_MulnS_0_U/p_reg__2 ),
        .DI({rcReceiver_mul_43bkb_U1_n_48,rcReceiver_mul_43bkb_U1_n_49,rcReceiver_mul_43bkb_U1_n_50}),
        .E(ap_ce_reg),
        .O(A),
        .Q(p_Val2_1_fu_51_p0),
        .S({rcReceiver_mul_43bkb_U1_n_3,rcReceiver_mul_43bkb_U1_n_4,rcReceiver_mul_43bkb_U1_n_5}),
        .ap_clk(ap_clk),
        .\ap_return_int_reg_reg[12] (ap_return_int_reg),
        .\p_Val2_10_reg_2922_reg[12] (\p_Val2_10_reg_2922_reg[12] ),
        .p_reg__1__0(rcReceiver_mul_43bkb_U1_n_0),
        .p_reg__1__0_0(rcReceiver_mul_43bkb_U1_n_1),
        .p_reg__1__0_1(rcReceiver_mul_43bkb_U1_n_2),
        .p_reg__1__0_10(rcReceiver_mul_43bkb_U1_n_64),
        .p_reg__1__0_11(rcReceiver_mul_43bkb_U1_n_65),
        .p_reg__1__0_12(rcReceiver_mul_43bkb_U1_n_66),
        .p_reg__1__0_13({rcReceiver_mul_43bkb_U1_n_67,rcReceiver_mul_43bkb_U1_n_68,rcReceiver_mul_43bkb_U1_n_69,rcReceiver_mul_43bkb_U1_n_70}),
        .p_reg__1__0_14(rcReceiver_mul_43bkb_U1_n_71),
        .p_reg__1__0_15(rcReceiver_mul_43bkb_U1_n_72),
        .p_reg__1__0_16(rcReceiver_mul_43bkb_U1_n_73),
        .p_reg__1__0_17(rcReceiver_mul_43bkb_U1_n_74),
        .p_reg__1__0_18(rcReceiver_mul_43bkb_U1_n_75),
        .p_reg__1__0_19({rcReceiver_mul_43bkb_U1_n_79,rcReceiver_mul_43bkb_U1_n_80}),
        .p_reg__1__0_2({rcReceiver_mul_43bkb_U1_n_6,rcReceiver_mul_43bkb_U1_n_7,rcReceiver_mul_43bkb_U1_n_8,rcReceiver_mul_43bkb_U1_n_9}),
        .p_reg__1__0_3({rcReceiver_mul_43bkb_U1_n_14,rcReceiver_mul_43bkb_U1_n_15,rcReceiver_mul_43bkb_U1_n_16,rcReceiver_mul_43bkb_U1_n_17}),
        .p_reg__1__0_4({rcReceiver_mul_43bkb_U1_n_18,rcReceiver_mul_43bkb_U1_n_19,rcReceiver_mul_43bkb_U1_n_20,rcReceiver_mul_43bkb_U1_n_21}),
        .p_reg__1__0_5({rcReceiver_mul_43bkb_U1_n_34,rcReceiver_mul_43bkb_U1_n_35,rcReceiver_mul_43bkb_U1_n_36,rcReceiver_mul_43bkb_U1_n_37}),
        .p_reg__1__0_6({rcReceiver_mul_43bkb_U1_n_38,rcReceiver_mul_43bkb_U1_n_39,rcReceiver_mul_43bkb_U1_n_40,rcReceiver_mul_43bkb_U1_n_41}),
        .p_reg__1__0_7({rcReceiver_mul_43bkb_U1_n_45,rcReceiver_mul_43bkb_U1_n_46,rcReceiver_mul_43bkb_U1_n_47}),
        .p_reg__1__0_8({rcReceiver_mul_43bkb_U1_n_59,rcReceiver_mul_43bkb_U1_n_60,rcReceiver_mul_43bkb_U1_n_61,rcReceiver_mul_43bkb_U1_n_62}),
        .p_reg__1__0_9(rcReceiver_mul_43bkb_U1_n_63),
        .p_reg__2({rcReceiver_mul_43bkb_U1_n_10,rcReceiver_mul_43bkb_U1_n_11,rcReceiver_mul_43bkb_U1_n_12,rcReceiver_mul_43bkb_U1_n_13}),
        .p_reg__2_0({rcReceiver_mul_43bkb_U1_n_22,rcReceiver_mul_43bkb_U1_n_23,rcReceiver_mul_43bkb_U1_n_24,rcReceiver_mul_43bkb_U1_n_25}),
        .p_reg__2_1({rcReceiver_mul_43bkb_U1_n_26,rcReceiver_mul_43bkb_U1_n_27,rcReceiver_mul_43bkb_U1_n_28,rcReceiver_mul_43bkb_U1_n_29}),
        .p_reg__2_10({rcReceiver_mul_43bkb_U1_n_81,rcReceiver_mul_43bkb_U1_n_82}),
        .p_reg__2_2({rcReceiver_mul_43bkb_U1_n_30,rcReceiver_mul_43bkb_U1_n_31,rcReceiver_mul_43bkb_U1_n_32,rcReceiver_mul_43bkb_U1_n_33}),
        .p_reg__2_3({rcReceiver_mul_43bkb_U1_n_42,rcReceiver_mul_43bkb_U1_n_43,rcReceiver_mul_43bkb_U1_n_44}),
        .p_reg__2_4({rcReceiver_mul_43bkb_U1_n_51,rcReceiver_mul_43bkb_U1_n_52,rcReceiver_mul_43bkb_U1_n_53,rcReceiver_mul_43bkb_U1_n_54}),
        .p_reg__2_5(rcReceiver_mul_43bkb_U1_n_55),
        .p_reg__2_6(rcReceiver_mul_43bkb_U1_n_56),
        .p_reg__2_7(rcReceiver_mul_43bkb_U1_n_57),
        .p_reg__2_8(rcReceiver_mul_43bkb_U1_n_58),
        .p_reg__2_9({rcReceiver_mul_43bkb_U1_n_76,rcReceiver_mul_43bkb_U1_n_77,rcReceiver_mul_43bkb_U1_n_78}),
        .\r_V_reg_94_reg[16] (tmp_product_i_64_n_4),
        .\r_V_reg_94_reg[17] ({tmp_product_i_62_n_4,tmp_product_i_62_n_5,tmp_product_i_62_n_6}),
        .\r_V_reg_94_reg[18] ({tmp_product_i_56_n_4,tmp_product_i_56_n_5,tmp_product_i_56_n_6,tmp_product_i_56_n_7}),
        .\r_V_reg_94_reg[18]_0 ({tmp_product_i_57_n_4,tmp_product_i_57_n_5,tmp_product_i_57_n_6}),
        .\r_V_reg_94_reg[18]_1 ({tmp_product_i_47_n_4,tmp_product_i_47_n_5,tmp_product_i_47_n_6,tmp_product_i_47_n_7}),
        .\r_V_reg_94_reg[19] ({tmp_product_i_63_n_4,tmp_product_i_63_n_5}),
        .\r_V_reg_94_reg[19]_0 ({tmp_product_i_44_n_4,tmp_product_i_44_n_5,tmp_product_i_44_n_6,tmp_product_i_44_n_7}),
        .\r_V_reg_94_reg[20] ({tmp_product_i_60_n_4,tmp_product_i_60_n_5,tmp_product_i_60_n_6,tmp_product_i_60_n_7}),
        .\r_V_reg_94_reg[22] ({tmp_product_i_45_n_4,tmp_product_i_45_n_5,tmp_product_i_45_n_6,tmp_product_i_45_n_7}),
        .\r_V_reg_94_reg[22]_0 ({tmp_product_i_43_n_4,tmp_product_i_43_n_5,tmp_product_i_43_n_6,tmp_product_i_43_n_7}),
        .\r_V_reg_94_reg[23] ({tmp_product_i_58_n_4,tmp_product_i_58_n_5,tmp_product_i_58_n_6,tmp_product_i_58_n_7}),
        .\r_V_reg_94_reg[23]_0 ({tmp_product_i_54_n_4,tmp_product_i_54_n_5,tmp_product_i_54_n_6,tmp_product_i_54_n_7}),
        .\r_V_reg_94_reg[24] ({tmp_product_i_50_n_4,tmp_product_i_50_n_5,tmp_product_i_50_n_6,tmp_product_i_50_n_7}),
        .\r_V_reg_94_reg[26] ({tmp_product__0_i_15_n_4,tmp_product__0_i_15_n_5,tmp_product__0_i_15_n_6,tmp_product__0_i_15_n_7}),
        .\r_V_reg_94_reg[26]_0 ({tmp_product__0_i_14_n_5,tmp_product__0_i_14_n_6,tmp_product__0_i_14_n_7}),
        .\r_V_reg_94_reg[26]_1 ({tmp_product_i_42_n_6,tmp_product_i_42_n_7}),
        .\r_V_reg_94_reg[26]_2 ({tmp_product_i_53_n_4,tmp_product_i_53_n_5,tmp_product_i_53_n_6,tmp_product_i_53_n_7}),
        .\r_V_reg_94_reg[26]_3 (tmp_product_i_42_n_1),
        .\r_V_reg_94_reg[26]_4 (tmp_product__0_i_30_n_7),
        .\r_V_reg_94_reg[26]_5 (tmp_product__0_i_14_n_0));
  CARRY4 tmp_product__0_i_1
       (.CI(tmp_product__0_i_2_n_0),
        .CO({NLW_tmp_product__0_i_1_CO_UNCONNECTED[3:1],tmp_product__0_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,rcReceiver_mul_43bkb_U1_n_74}),
        .O({NLW_tmp_product__0_i_1_O_UNCONNECTED[3:2],tmp_product__0_i_1_n_6,tmp_product__0_i_1_n_7}),
        .S({1'b0,1'b0,rcReceiver_mul_43bkb_U1_n_75,tmp_product__0_i_5_n_0}));
  LUT6 #(
    .INIT(64'h9696699669966969)) 
    tmp_product__0_i_10
       (.I0(rcReceiver_mul_43bkb_U1_n_67),
        .I1(rcReceiver_mul_43bkb_U1_n_1),
        .I2(tmp_product_i_42_n_1),
        .I3(tmp_product__0_i_16_n_3),
        .I4(tmp_product__0_i_15_n_6),
        .I5(tmp_product__0_i_14_n_7),
        .O(tmp_product__0_i_10_n_0));
  LUT6 #(
    .INIT(64'h9696966996696969)) 
    tmp_product__0_i_11
       (.I0(rcReceiver_mul_43bkb_U1_n_68),
        .I1(rcReceiver_mul_43bkb_U1_n_0),
        .I2(tmp_product_i_42_n_1),
        .I3(tmp_product_i_53_n_4),
        .I4(tmp_product__0_i_15_n_7),
        .I5(tmp_product_i_54_n_4),
        .O(tmp_product__0_i_11_n_0));
  LUT6 #(
    .INIT(64'h9696966996696969)) 
    tmp_product__0_i_12
       (.I0(rcReceiver_mul_43bkb_U1_n_69),
        .I1(rcReceiver_mul_43bkb_U1_n_73),
        .I2(tmp_product_i_42_n_1),
        .I3(tmp_product_i_53_n_5),
        .I4(tmp_product_i_54_n_5),
        .I5(tmp_product_i_43_n_4),
        .O(tmp_product__0_i_12_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    tmp_product__0_i_13
       (.I0(rcReceiver_mul_43bkb_U1_n_70),
        .I1(tmp_product_i_54_n_5),
        .I2(tmp_product_i_43_n_4),
        .I3(tmp_product_i_53_n_5),
        .I4(tmp_product_i_42_n_1),
        .I5(rcReceiver_mul_43bkb_U1_n_72),
        .O(tmp_product__0_i_13_n_0));
  CARRY4 tmp_product__0_i_14
       (.CI(tmp_product_i_54_n_0),
        .CO({tmp_product__0_i_14_n_0,NLW_tmp_product__0_i_14_CO_UNCONNECTED[2],tmp_product__0_i_14_n_2,tmp_product__0_i_14_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,p_Val2_1_fu_51_p0[26:24]}),
        .O({NLW_tmp_product__0_i_14_O_UNCONNECTED[3],tmp_product__0_i_14_n_5,tmp_product__0_i_14_n_6,tmp_product__0_i_14_n_7}),
        .S({1'b1,rcReceiver_mul_43bkb_U1_n_45,rcReceiver_mul_43bkb_U1_n_46,rcReceiver_mul_43bkb_U1_n_47}));
  CARRY4 tmp_product__0_i_15
       (.CI(tmp_product_i_43_n_0),
        .CO({tmp_product__0_i_15_n_0,tmp_product__0_i_15_n_1,tmp_product__0_i_15_n_2,tmp_product__0_i_15_n_3}),
        .CYINIT(1'b0),
        .DI(p_Val2_1_fu_51_p0[26:23]),
        .O({tmp_product__0_i_15_n_4,tmp_product__0_i_15_n_5,tmp_product__0_i_15_n_6,tmp_product__0_i_15_n_7}),
        .S({tmp_product__0_i_26_n_0,tmp_product__0_i_27_n_0,tmp_product__0_i_28_n_0,tmp_product__0_i_29_n_0}));
  CARRY4 tmp_product__0_i_16
       (.CI(tmp_product_i_53_n_0),
        .CO({NLW_tmp_product__0_i_16_CO_UNCONNECTED[3:1],tmp_product__0_i_16_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_tmp_product__0_i_16_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 tmp_product__0_i_2
       (.CI(tmp_product_i_1_n_0),
        .CO({tmp_product__0_i_2_n_0,tmp_product__0_i_2_n_1,tmp_product__0_i_2_n_2,tmp_product__0_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({rcReceiver_mul_43bkb_U1_n_67,rcReceiver_mul_43bkb_U1_n_68,rcReceiver_mul_43bkb_U1_n_69,rcReceiver_mul_43bkb_U1_n_70}),
        .O({tmp_product__0_i_2_n_4,tmp_product__0_i_2_n_5,tmp_product__0_i_2_n_6,tmp_product__0_i_2_n_7}),
        .S({tmp_product__0_i_10_n_0,tmp_product__0_i_11_n_0,tmp_product__0_i_12_n_0,tmp_product__0_i_13_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__0_i_26
       (.I0(p_Val2_1_fu_51_p0[26]),
        .I1(tmp_product_i_84_n_4),
        .O(tmp_product__0_i_26_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__0_i_27
       (.I0(p_Val2_1_fu_51_p0[25]),
        .I1(tmp_product_i_84_n_4),
        .O(tmp_product__0_i_27_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__0_i_28
       (.I0(p_Val2_1_fu_51_p0[24]),
        .I1(tmp_product_i_84_n_4),
        .O(tmp_product__0_i_28_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__0_i_29
       (.I0(p_Val2_1_fu_51_p0[23]),
        .I1(tmp_product_i_84_n_4),
        .O(tmp_product__0_i_29_n_0));
  CARRY4 tmp_product__0_i_30
       (.CI(tmp_product__0_i_15_n_0),
        .CO(NLW_tmp_product__0_i_30_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_product__0_i_30_O_UNCONNECTED[3:1],tmp_product__0_i_30_n_7}),
        .S({1'b0,1'b0,1'b0,tmp_product_i_84_n_4}));
  LUT6 #(
    .INIT(64'h9696699669966969)) 
    tmp_product__0_i_5
       (.I0(rcReceiver_mul_43bkb_U1_n_74),
        .I1(rcReceiver_mul_43bkb_U1_n_2),
        .I2(tmp_product_i_42_n_1),
        .I3(tmp_product__0_i_16_n_3),
        .I4(tmp_product__0_i_15_n_5),
        .I5(tmp_product__0_i_14_n_6),
        .O(tmp_product__0_i_5_n_0));
  CARRY4 tmp_product__1_i_1
       (.CI(tmp_product__1_i_2_n_0),
        .CO({tmp_product__1_i_1_n_0,tmp_product__1_i_1_n_1,tmp_product__1_i_1_n_2,tmp_product__1_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({A,NLW_tmp_product__1_i_1_O_UNCONNECTED[2:0]}),
        .S({tmp_product__1_i_3_n_0,tmp_product__1_i_4_n_0,tmp_product__1_i_5_n_0,tmp_product__1_i_6_n_0}));
  CARRY4 tmp_product__1_i_2
       (.CI(1'b0),
        .CO({tmp_product__1_i_2_n_0,tmp_product__1_i_2_n_1,tmp_product__1_i_2_n_2,tmp_product__1_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_product_i_62_n_6,1'b0}),
        .O(NLW_tmp_product__1_i_2_O_UNCONNECTED[3:0]),
        .S({tmp_product__1_i_7_n_0,tmp_product__1_i_8_n_0,tmp_product_i_62_n_6,1'b0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_i_3
       (.I0(1'b0),
        .I1(tmp_product_i_62_n_6),
        .O(tmp_product__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_i_4
       (.I0(1'b0),
        .I1(tmp_product_i_62_n_6),
        .O(tmp_product__1_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_i_5
       (.I0(1'b0),
        .I1(tmp_product_i_62_n_6),
        .O(tmp_product__1_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_i_6
       (.I0(1'b0),
        .I1(tmp_product_i_62_n_6),
        .O(tmp_product__1_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_i_7
       (.I0(1'b0),
        .I1(tmp_product_i_62_n_6),
        .O(tmp_product__1_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_i_8
       (.I0(1'b0),
        .I1(tmp_product_i_62_n_6),
        .O(tmp_product__1_i_8_n_0));
  CARRY4 tmp_product_i_1
       (.CI(tmp_product_i_2_n_0),
        .CO({tmp_product_i_1_n_0,tmp_product_i_1_n_1,tmp_product_i_1_n_2,tmp_product_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({rcReceiver_mul_43bkb_U1_n_59,rcReceiver_mul_43bkb_U1_n_60,rcReceiver_mul_43bkb_U1_n_61,rcReceiver_mul_43bkb_U1_n_62}),
        .O({tmp_product_i_1_n_4,tmp_product_i_1_n_5,tmp_product_i_1_n_6,tmp_product_i_1_n_7}),
        .S({tmp_product_i_10_n_0,tmp_product_i_11_n_0,tmp_product_i_12_n_0,tmp_product_i_13_n_0}));
  LUT6 #(
    .INIT(64'h9696966996696969)) 
    tmp_product_i_10
       (.I0(rcReceiver_mul_43bkb_U1_n_59),
        .I1(rcReceiver_mul_43bkb_U1_n_71),
        .I2(tmp_product_i_42_n_1),
        .I3(tmp_product_i_43_n_6),
        .I4(tmp_product_i_53_n_7),
        .I5(tmp_product_i_54_n_7),
        .O(tmp_product_i_10_n_0));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    tmp_product_i_11
       (.I0(rcReceiver_mul_43bkb_U1_n_60),
        .I1(rcReceiver_mul_43bkb_U1_n_66),
        .I2(tmp_product_i_42_n_6),
        .I3(tmp_product_i_45_n_4),
        .I4(tmp_product_i_44_n_4),
        .I5(tmp_product_i_43_n_7),
        .O(tmp_product_i_11_n_0));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    tmp_product_i_12
       (.I0(rcReceiver_mul_43bkb_U1_n_61),
        .I1(rcReceiver_mul_43bkb_U1_n_65),
        .I2(tmp_product_i_42_n_7),
        .I3(tmp_product_i_45_n_5),
        .I4(tmp_product_i_44_n_5),
        .I5(tmp_product_i_47_n_4),
        .O(tmp_product_i_12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_124__1
       (.I0(p_Val2_1_fu_51_p0[26]),
        .O(tmp_product_i_124__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_125__1
       (.I0(p_Val2_1_fu_51_p0[25]),
        .O(tmp_product_i_125__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_126__1
       (.I0(p_Val2_1_fu_51_p0[24]),
        .O(tmp_product_i_126__1_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    tmp_product_i_13
       (.I0(rcReceiver_mul_43bkb_U1_n_62),
        .I1(tmp_product_i_44_n_5),
        .I2(tmp_product_i_47_n_4),
        .I3(tmp_product_i_45_n_5),
        .I4(tmp_product_i_50_n_4),
        .I5(rcReceiver_mul_43bkb_U1_n_64),
        .O(tmp_product_i_13_n_0));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    tmp_product_i_18
       (.I0(rcReceiver_mul_43bkb_U1_n_51),
        .I1(rcReceiver_mul_43bkb_U1_n_63),
        .I2(tmp_product_i_50_n_5),
        .I3(tmp_product_i_44_n_7),
        .I4(tmp_product_i_45_n_7),
        .I5(tmp_product_i_47_n_6),
        .O(tmp_product_i_18_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    tmp_product_i_19
       (.I0(rcReceiver_mul_43bkb_U1_n_52),
        .I1(tmp_product_i_44_n_7),
        .I2(tmp_product_i_47_n_6),
        .I3(tmp_product_i_45_n_7),
        .I4(tmp_product_i_50_n_6),
        .I5(rcReceiver_mul_43bkb_U1_n_58),
        .O(tmp_product_i_19_n_0));
  CARRY4 tmp_product_i_2
       (.CI(tmp_product_i_3_n_0),
        .CO({tmp_product_i_2_n_0,tmp_product_i_2_n_1,tmp_product_i_2_n_2,tmp_product_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({rcReceiver_mul_43bkb_U1_n_51,rcReceiver_mul_43bkb_U1_n_52,rcReceiver_mul_43bkb_U1_n_53,rcReceiver_mul_43bkb_U1_n_54}),
        .O({tmp_product_i_2_n_4,tmp_product_i_2_n_5,tmp_product_i_2_n_6,tmp_product_i_2_n_7}),
        .S({tmp_product_i_18_n_0,tmp_product_i_19_n_0,tmp_product_i_20_n_0,tmp_product_i_21_n_0}));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    tmp_product_i_20
       (.I0(rcReceiver_mul_43bkb_U1_n_53),
        .I1(rcReceiver_mul_43bkb_U1_n_57),
        .I2(tmp_product_i_50_n_7),
        .I3(tmp_product_i_58_n_4),
        .I4(tmp_product_i_57_n_5),
        .I5(tmp_product_i_56_n_5),
        .O(tmp_product_i_20_n_0));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    tmp_product_i_21
       (.I0(rcReceiver_mul_43bkb_U1_n_54),
        .I1(rcReceiver_mul_43bkb_U1_n_56),
        .I2(tmp_product_i_60_n_4),
        .I3(tmp_product_i_57_n_6),
        .I4(tmp_product_i_58_n_5),
        .I5(tmp_product_i_56_n_6),
        .O(tmp_product_i_21_n_0));
  (* HLUTNM = "lutpair36" *) 
  LUT4 #(
    .INIT(16'h8EA0)) 
    tmp_product_i_25
       (.I0(tmp_product_i_64_n_5),
        .I1(tmp_product_i_63_n_6),
        .I2(tmp_product_i_63_n_5),
        .I3(tmp_product_i_62_n_6),
        .O(tmp_product_i_25_n_0));
  LUT5 #(
    .INIT(32'h69969696)) 
    tmp_product_i_26
       (.I0(rcReceiver_mul_43bkb_U1_n_48),
        .I1(rcReceiver_mul_43bkb_U1_n_55),
        .I2(tmp_product_i_60_n_5),
        .I3(tmp_product_i_56_n_7),
        .I4(tmp_product_i_58_n_6),
        .O(tmp_product_i_26_n_0));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    tmp_product_i_27
       (.I0(rcReceiver_mul_43bkb_U1_n_49),
        .I1(tmp_product_i_58_n_6),
        .I2(tmp_product_i_56_n_7),
        .I3(tmp_product_i_60_n_6),
        .I4(tmp_product_i_58_n_7),
        .I5(tmp_product_i_62_n_4),
        .O(tmp_product_i_27_n_0));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    tmp_product_i_28
       (.I0(rcReceiver_mul_43bkb_U1_n_50),
        .I1(tmp_product_i_58_n_7),
        .I2(tmp_product_i_62_n_4),
        .I3(tmp_product_i_60_n_7),
        .I4(tmp_product_i_63_n_4),
        .I5(tmp_product_i_62_n_5),
        .O(tmp_product_i_28_n_0));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    tmp_product_i_29
       (.I0(tmp_product_i_25_n_0),
        .I1(tmp_product_i_63_n_4),
        .I2(tmp_product_i_62_n_5),
        .I3(tmp_product_i_64_n_4),
        .I4(tmp_product_i_63_n_5),
        .I5(tmp_product_i_62_n_6),
        .O(tmp_product_i_29_n_0));
  CARRY4 tmp_product_i_3
       (.CI(tmp_product_i_4_n_0),
        .CO({tmp_product_i_3_n_0,tmp_product_i_3_n_1,tmp_product_i_3_n_2,tmp_product_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({rcReceiver_mul_43bkb_U1_n_48,rcReceiver_mul_43bkb_U1_n_49,rcReceiver_mul_43bkb_U1_n_50,tmp_product_i_25_n_0}),
        .O({tmp_product_i_3_n_4,tmp_product_i_3_n_5,tmp_product_i_3_n_6,tmp_product_i_3_n_7}),
        .S({tmp_product_i_26_n_0,tmp_product_i_27_n_0,tmp_product_i_28_n_0,tmp_product_i_29_n_0}));
  (* HLUTNM = "lutpair35" *) 
  LUT4 #(
    .INIT(16'h8EA0)) 
    tmp_product_i_30
       (.I0(tmp_product_i_64_n_6),
        .I1(tmp_product_i_63_n_7),
        .I2(tmp_product_i_63_n_6),
        .I3(tmp_product_i_62_n_6),
        .O(tmp_product_i_30_n_0));
  (* HLUTNM = "lutpair34" *) 
  LUT3 #(
    .INIT(8'h20)) 
    tmp_product_i_31
       (.I0(tmp_product_i_66_n_4),
        .I1(tmp_product_i_63_n_7),
        .I2(tmp_product_i_62_n_6),
        .O(tmp_product_i_31_n_0));
  (* HLUTNM = "lutpair33" *) 
  LUT3 #(
    .INIT(8'h40)) 
    tmp_product_i_32
       (.I0(tmp_product_i_66_n_4),
        .I1(tmp_product_i_62_n_6),
        .I2(tmp_product_i_66_n_5),
        .O(tmp_product_i_32_n_0));
  (* HLUTNM = "lutpair32" *) 
  LUT3 #(
    .INIT(8'h40)) 
    tmp_product_i_33
       (.I0(tmp_product_i_66_n_5),
        .I1(tmp_product_i_62_n_6),
        .I2(tmp_product_i_66_n_6),
        .O(tmp_product_i_33_n_0));
  (* HLUTNM = "lutpair36" *) 
  LUT5 #(
    .INIT(32'h96A5695A)) 
    tmp_product_i_34
       (.I0(tmp_product_i_64_n_5),
        .I1(tmp_product_i_63_n_6),
        .I2(tmp_product_i_63_n_5),
        .I3(tmp_product_i_62_n_6),
        .I4(tmp_product_i_30_n_0),
        .O(tmp_product_i_34_n_0));
  (* HLUTNM = "lutpair35" *) 
  LUT5 #(
    .INIT(32'h96A5695A)) 
    tmp_product_i_35
       (.I0(tmp_product_i_64_n_6),
        .I1(tmp_product_i_63_n_7),
        .I2(tmp_product_i_63_n_6),
        .I3(tmp_product_i_62_n_6),
        .I4(tmp_product_i_31_n_0),
        .O(tmp_product_i_35_n_0));
  (* HLUTNM = "lutpair34" *) 
  LUT4 #(
    .INIT(16'h639C)) 
    tmp_product_i_36
       (.I0(tmp_product_i_66_n_4),
        .I1(tmp_product_i_63_n_7),
        .I2(tmp_product_i_62_n_6),
        .I3(tmp_product_i_32_n_0),
        .O(tmp_product_i_36_n_0));
  (* HLUTNM = "lutpair33" *) 
  LUT4 #(
    .INIT(16'h59A6)) 
    tmp_product_i_37
       (.I0(tmp_product_i_66_n_4),
        .I1(tmp_product_i_62_n_6),
        .I2(tmp_product_i_66_n_5),
        .I3(tmp_product_i_33_n_0),
        .O(tmp_product_i_37_n_0));
  (* HLUTNM = "lutpair32" *) 
  LUT3 #(
    .INIT(8'hA6)) 
    tmp_product_i_38
       (.I0(tmp_product_i_66_n_5),
        .I1(tmp_product_i_62_n_6),
        .I2(tmp_product_i_66_n_6),
        .O(tmp_product_i_38_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product_i_39
       (.I0(1'b0),
        .I1(tmp_product_i_66_n_6),
        .I2(tmp_product_i_62_n_6),
        .O(tmp_product_i_39_n_0));
  CARRY4 tmp_product_i_4
       (.CI(tmp_product_i_5_n_0),
        .CO({tmp_product_i_4_n_0,tmp_product_i_4_n_1,tmp_product_i_4_n_2,tmp_product_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product_i_30_n_0,tmp_product_i_31_n_0,tmp_product_i_32_n_0,tmp_product_i_33_n_0}),
        .O({tmp_product_i_4_n_4,tmp_product_i_4_n_5,tmp_product_i_4_n_6,tmp_product_i_4_n_7}),
        .S({tmp_product_i_34_n_0,tmp_product_i_35_n_0,tmp_product_i_36_n_0,tmp_product_i_37_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_40
       (.I0(1'b0),
        .I1(tmp_product_i_62_n_6),
        .O(tmp_product_i_40_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_41
       (.I0(1'b0),
        .I1(tmp_product_i_62_n_6),
        .O(tmp_product_i_41_n_0));
  CARRY4 tmp_product_i_42
       (.CI(tmp_product_i_50_n_0),
        .CO({NLW_tmp_product_i_42_CO_UNCONNECTED[3],tmp_product_i_42_n_1,NLW_tmp_product_i_42_CO_UNCONNECTED[1],tmp_product_i_42_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_Val2_1_fu_51_p0[26:25]}),
        .O({NLW_tmp_product_i_42_O_UNCONNECTED[3:2],tmp_product_i_42_n_6,tmp_product_i_42_n_7}),
        .S({1'b0,1'b1,rcReceiver_mul_43bkb_U1_n_79,rcReceiver_mul_43bkb_U1_n_80}));
  CARRY4 tmp_product_i_43
       (.CI(tmp_product_i_47_n_0),
        .CO({tmp_product_i_43_n_0,tmp_product_i_43_n_1,tmp_product_i_43_n_2,tmp_product_i_43_n_3}),
        .CYINIT(1'b0),
        .DI(p_Val2_1_fu_51_p0[22:19]),
        .O({tmp_product_i_43_n_4,tmp_product_i_43_n_5,tmp_product_i_43_n_6,tmp_product_i_43_n_7}),
        .S({tmp_product_i_69_n_0,tmp_product_i_70_n_0,tmp_product_i_71_n_0,tmp_product_i_72_n_0}));
  CARRY4 tmp_product_i_44
       (.CI(tmp_product_i_57_n_0),
        .CO({tmp_product_i_44_n_0,tmp_product_i_44_n_1,tmp_product_i_44_n_2,tmp_product_i_44_n_3}),
        .CYINIT(1'b0),
        .DI(p_Val2_1_fu_51_p0[19:16]),
        .O({tmp_product_i_44_n_4,tmp_product_i_44_n_5,tmp_product_i_44_n_6,tmp_product_i_44_n_7}),
        .S({rcReceiver_mul_43bkb_U1_n_6,rcReceiver_mul_43bkb_U1_n_7,rcReceiver_mul_43bkb_U1_n_8,rcReceiver_mul_43bkb_U1_n_9}));
  CARRY4 tmp_product_i_45
       (.CI(tmp_product_i_56_n_0),
        .CO({tmp_product_i_45_n_0,tmp_product_i_45_n_1,tmp_product_i_45_n_2,tmp_product_i_45_n_3}),
        .CYINIT(1'b0),
        .DI(p_Val2_1_fu_51_p0[22:19]),
        .O({tmp_product_i_45_n_4,tmp_product_i_45_n_5,tmp_product_i_45_n_6,tmp_product_i_45_n_7}),
        .S({rcReceiver_mul_43bkb_U1_n_34,rcReceiver_mul_43bkb_U1_n_35,rcReceiver_mul_43bkb_U1_n_36,rcReceiver_mul_43bkb_U1_n_37}));
  CARRY4 tmp_product_i_47
       (.CI(1'b0),
        .CO({tmp_product_i_47_n_0,tmp_product_i_47_n_1,tmp_product_i_47_n_2,tmp_product_i_47_n_3}),
        .CYINIT(1'b0),
        .DI({p_Val2_1_fu_51_p0[18:16],1'b0}),
        .O({tmp_product_i_47_n_4,tmp_product_i_47_n_5,tmp_product_i_47_n_6,tmp_product_i_47_n_7}),
        .S({tmp_product_i_81_n_0,tmp_product_i_82_n_0,tmp_product_i_83_n_0,tmp_product_i_84_n_7}));
  CARRY4 tmp_product_i_5
       (.CI(tmp_product__1_i_1_n_0),
        .CO({tmp_product_i_5_n_0,tmp_product_i_5_n_1,tmp_product_i_5_n_2,tmp_product_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({tmp_product_i_5_n_4,tmp_product_i_5_n_5,tmp_product_i_5_n_6,tmp_product_i_5_n_7}),
        .S({tmp_product_i_38_n_0,tmp_product_i_39_n_0,tmp_product_i_40_n_0,tmp_product_i_41_n_0}));
  CARRY4 tmp_product_i_50
       (.CI(tmp_product_i_60_n_0),
        .CO({tmp_product_i_50_n_0,tmp_product_i_50_n_1,tmp_product_i_50_n_2,tmp_product_i_50_n_3}),
        .CYINIT(1'b0),
        .DI(p_Val2_1_fu_51_p0[24:21]),
        .O({tmp_product_i_50_n_4,tmp_product_i_50_n_5,tmp_product_i_50_n_6,tmp_product_i_50_n_7}),
        .S({rcReceiver_mul_43bkb_U1_n_18,rcReceiver_mul_43bkb_U1_n_19,rcReceiver_mul_43bkb_U1_n_20,rcReceiver_mul_43bkb_U1_n_21}));
  CARRY4 tmp_product_i_53
       (.CI(tmp_product_i_45_n_0),
        .CO({tmp_product_i_53_n_0,tmp_product_i_53_n_1,tmp_product_i_53_n_2,tmp_product_i_53_n_3}),
        .CYINIT(1'b0),
        .DI(p_Val2_1_fu_51_p0[26:23]),
        .O({tmp_product_i_53_n_4,tmp_product_i_53_n_5,tmp_product_i_53_n_6,tmp_product_i_53_n_7}),
        .S({rcReceiver_mul_43bkb_U1_n_38,rcReceiver_mul_43bkb_U1_n_39,rcReceiver_mul_43bkb_U1_n_40,rcReceiver_mul_43bkb_U1_n_41}));
  CARRY4 tmp_product_i_54
       (.CI(tmp_product_i_44_n_0),
        .CO({tmp_product_i_54_n_0,tmp_product_i_54_n_1,tmp_product_i_54_n_2,tmp_product_i_54_n_3}),
        .CYINIT(1'b0),
        .DI(p_Val2_1_fu_51_p0[23:20]),
        .O({tmp_product_i_54_n_4,tmp_product_i_54_n_5,tmp_product_i_54_n_6,tmp_product_i_54_n_7}),
        .S({rcReceiver_mul_43bkb_U1_n_14,rcReceiver_mul_43bkb_U1_n_15,rcReceiver_mul_43bkb_U1_n_16,rcReceiver_mul_43bkb_U1_n_17}));
  CARRY4 tmp_product_i_56
       (.CI(tmp_product_i_62_n_0),
        .CO({tmp_product_i_56_n_0,tmp_product_i_56_n_1,tmp_product_i_56_n_2,tmp_product_i_56_n_3}),
        .CYINIT(1'b0),
        .DI({p_Val2_1_fu_51_p0[18:16],1'b0}),
        .O({tmp_product_i_56_n_4,tmp_product_i_56_n_5,tmp_product_i_56_n_6,tmp_product_i_56_n_7}),
        .S({rcReceiver_mul_43bkb_U1_n_30,rcReceiver_mul_43bkb_U1_n_31,rcReceiver_mul_43bkb_U1_n_32,rcReceiver_mul_43bkb_U1_n_33}));
  CARRY4 tmp_product_i_57
       (.CI(1'b0),
        .CO({tmp_product_i_57_n_0,tmp_product_i_57_n_1,tmp_product_i_57_n_2,tmp_product_i_57_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({tmp_product_i_57_n_4,tmp_product_i_57_n_5,tmp_product_i_57_n_6,NLW_tmp_product_i_57_O_UNCONNECTED[0]}),
        .S({rcReceiver_mul_43bkb_U1_n_42,rcReceiver_mul_43bkb_U1_n_43,rcReceiver_mul_43bkb_U1_n_44,1'b1}));
  CARRY4 tmp_product_i_58
       (.CI(tmp_product_i_63_n_0),
        .CO({tmp_product_i_58_n_0,tmp_product_i_58_n_1,tmp_product_i_58_n_2,tmp_product_i_58_n_3}),
        .CYINIT(1'b0),
        .DI(p_Val2_1_fu_51_p0[23:20]),
        .O({tmp_product_i_58_n_4,tmp_product_i_58_n_5,tmp_product_i_58_n_6,tmp_product_i_58_n_7}),
        .S({rcReceiver_mul_43bkb_U1_n_26,rcReceiver_mul_43bkb_U1_n_27,rcReceiver_mul_43bkb_U1_n_28,rcReceiver_mul_43bkb_U1_n_29}));
  CARRY4 tmp_product_i_60
       (.CI(tmp_product_i_64_n_0),
        .CO({tmp_product_i_60_n_0,tmp_product_i_60_n_1,tmp_product_i_60_n_2,tmp_product_i_60_n_3}),
        .CYINIT(1'b0),
        .DI(p_Val2_1_fu_51_p0[20:17]),
        .O({tmp_product_i_60_n_4,tmp_product_i_60_n_5,tmp_product_i_60_n_6,tmp_product_i_60_n_7}),
        .S({rcReceiver_mul_43bkb_U1_n_10,rcReceiver_mul_43bkb_U1_n_11,rcReceiver_mul_43bkb_U1_n_12,rcReceiver_mul_43bkb_U1_n_13}));
  CARRY4 tmp_product_i_62
       (.CI(1'b0),
        .CO({tmp_product_i_62_n_0,tmp_product_i_62_n_1,tmp_product_i_62_n_2,tmp_product_i_62_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({tmp_product_i_62_n_4,tmp_product_i_62_n_5,tmp_product_i_62_n_6,NLW_tmp_product_i_62_O_UNCONNECTED[0]}),
        .S({rcReceiver_mul_43bkb_U1_n_81,rcReceiver_mul_43bkb_U1_n_82,1'b1,1'b0}));
  CARRY4 tmp_product_i_63
       (.CI(tmp_product_i_66_n_0),
        .CO({tmp_product_i_63_n_0,tmp_product_i_63_n_1,tmp_product_i_63_n_2,tmp_product_i_63_n_3}),
        .CYINIT(1'b0),
        .DI(p_Val2_1_fu_51_p0[19:16]),
        .O({tmp_product_i_63_n_4,tmp_product_i_63_n_5,tmp_product_i_63_n_6,tmp_product_i_63_n_7}),
        .S({rcReceiver_mul_43bkb_U1_n_22,rcReceiver_mul_43bkb_U1_n_23,rcReceiver_mul_43bkb_U1_n_24,rcReceiver_mul_43bkb_U1_n_25}));
  CARRY4 tmp_product_i_64
       (.CI(1'b0),
        .CO({tmp_product_i_64_n_0,tmp_product_i_64_n_1,tmp_product_i_64_n_2,tmp_product_i_64_n_3}),
        .CYINIT(1'b1),
        .DI({p_Val2_1_fu_51_p0[16],1'b0,1'b0,1'b0}),
        .O({tmp_product_i_64_n_4,tmp_product_i_64_n_5,tmp_product_i_64_n_6,NLW_tmp_product_i_64_O_UNCONNECTED[0]}),
        .S({rcReceiver_mul_43bkb_U1_n_3,rcReceiver_mul_43bkb_U1_n_4,rcReceiver_mul_43bkb_U1_n_5,1'b1}));
  CARRY4 tmp_product_i_66
       (.CI(1'b0),
        .CO({tmp_product_i_66_n_0,tmp_product_i_66_n_1,tmp_product_i_66_n_2,tmp_product_i_66_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({tmp_product_i_66_n_4,tmp_product_i_66_n_5,tmp_product_i_66_n_6,NLW_tmp_product_i_66_O_UNCONNECTED[0]}),
        .S({rcReceiver_mul_43bkb_U1_n_76,rcReceiver_mul_43bkb_U1_n_77,rcReceiver_mul_43bkb_U1_n_78,1'b1}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_69
       (.I0(p_Val2_1_fu_51_p0[22]),
        .I1(tmp_product_i_84_n_4),
        .O(tmp_product_i_69_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_70
       (.I0(p_Val2_1_fu_51_p0[21]),
        .I1(tmp_product_i_84_n_4),
        .O(tmp_product_i_70_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_71
       (.I0(p_Val2_1_fu_51_p0[20]),
        .I1(tmp_product_i_84_n_4),
        .O(tmp_product_i_71_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_72
       (.I0(p_Val2_1_fu_51_p0[19]),
        .I1(tmp_product_i_84_n_4),
        .O(tmp_product_i_72_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_81
       (.I0(p_Val2_1_fu_51_p0[18]),
        .I1(tmp_product_i_84_n_4),
        .O(tmp_product_i_81_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_82
       (.I0(p_Val2_1_fu_51_p0[17]),
        .I1(tmp_product_i_84_n_5),
        .O(tmp_product_i_82_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_83
       (.I0(p_Val2_1_fu_51_p0[16]),
        .I1(tmp_product_i_84_n_6),
        .O(tmp_product_i_83_n_0));
  CARRY4 tmp_product_i_84
       (.CI(tmp_product_i_58_n_0),
        .CO({NLW_tmp_product_i_84_CO_UNCONNECTED[3],tmp_product_i_84_n_1,tmp_product_i_84_n_2,tmp_product_i_84_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,p_Val2_1_fu_51_p0[26:24]}),
        .O({tmp_product_i_84_n_4,tmp_product_i_84_n_5,tmp_product_i_84_n_6,tmp_product_i_84_n_7}),
        .S({1'b1,tmp_product_i_124__1_n_0,tmp_product_i_125__1_n_0,tmp_product_i_126__1_n_0}));
  FDRE \x_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_scaleRange_fu_947_ap_ce),
        .D(D[0]),
        .Q(x_int_reg[0]),
        .R(\ap_CS_iter0_fsm_reg[14] ));
  FDRE \x_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(grp_scaleRange_fu_947_ap_ce),
        .D(D[7]),
        .Q(x_int_reg[10]),
        .R(1'b0));
  FDRE \x_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_scaleRange_fu_947_ap_ce),
        .D(D[1]),
        .Q(x_int_reg[1]),
        .R(\ap_CS_iter0_fsm_reg[14] ));
  FDRE \x_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_scaleRange_fu_947_ap_ce),
        .D(D[2]),
        .Q(x_int_reg[2]),
        .R(\ap_CS_iter0_fsm_reg[14] ));
  FDRE \x_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_scaleRange_fu_947_ap_ce),
        .D(x[0]),
        .Q(x_int_reg[3]),
        .R(1'b0));
  FDRE \x_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_scaleRange_fu_947_ap_ce),
        .D(D[3]),
        .Q(x_int_reg[4]),
        .R(\ap_CS_iter0_fsm_reg[14] ));
  FDRE \x_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_scaleRange_fu_947_ap_ce),
        .D(D[4]),
        .Q(x_int_reg[5]),
        .R(\ap_CS_iter0_fsm_reg[14] ));
  FDRE \x_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_scaleRange_fu_947_ap_ce),
        .D(x[1]),
        .Q(x_int_reg[6]),
        .R(1'b0));
  FDRE \x_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_scaleRange_fu_947_ap_ce),
        .D(x[2]),
        .Q(x_int_reg[7]),
        .R(1'b0));
  FDRE \x_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(grp_scaleRange_fu_947_ap_ce),
        .D(D[5]),
        .Q(x_int_reg[8]),
        .R(1'b0));
  FDRE \x_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(grp_scaleRange_fu_947_ap_ce),
        .D(D[6]),
        .Q(x_int_reg[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "scaleRange" *) 
module design_1_rcReceiver_0_0_scaleRange_2
   (\p_Val2_1_reg_2928_reg[12] ,
    grp_scaleRange_fu_947_ap_ce,
    D,
    ap_clk,
    x,
    \ap_CS_iter0_fsm_reg[14] ,
    ap_ce_reg);
  output [12:0]\p_Val2_1_reg_2928_reg[12] ;
  input grp_scaleRange_fu_947_ap_ce;
  input [7:0]D;
  input ap_clk;
  input [2:0]x;
  input \ap_CS_iter0_fsm_reg[14] ;
  input ap_ce_reg;

  wire [16:16]A;
  wire [7:0]D;
  wire \ap_CS_iter0_fsm_reg[14] ;
  wire ap_ce_reg;
  wire ap_clk;
  wire [12:0]ap_return_int_reg;
  wire grp_scaleRange_fu_947_ap_ce;
  wire [7:3]p_0_in;
  wire [26:16]p_Val2_1_fu_51_p0;
  wire [12:0]\p_Val2_1_reg_2928_reg[12] ;
  wire \r_V_reg_94[20]_i_1__2_n_0 ;
  wire \r_V_reg_94[21]_i_1__2_n_0 ;
  wire \r_V_reg_94[24]_i_1__2_n_0 ;
  wire \r_V_reg_94[25]_i_1__2_n_0 ;
  wire \r_V_reg_94[26]_i_1__2_n_0 ;
  wire \r_V_reg_94[26]_i_2_n_0 ;
  wire [85:73]\rcReceiver_mul_43bkb_MulnS_0_U/p_reg__2 ;
  wire rcReceiver_mul_43bkb_U1_n_0;
  wire rcReceiver_mul_43bkb_U1_n_1;
  wire rcReceiver_mul_43bkb_U1_n_10;
  wire rcReceiver_mul_43bkb_U1_n_11;
  wire rcReceiver_mul_43bkb_U1_n_12;
  wire rcReceiver_mul_43bkb_U1_n_13;
  wire rcReceiver_mul_43bkb_U1_n_14;
  wire rcReceiver_mul_43bkb_U1_n_15;
  wire rcReceiver_mul_43bkb_U1_n_16;
  wire rcReceiver_mul_43bkb_U1_n_17;
  wire rcReceiver_mul_43bkb_U1_n_18;
  wire rcReceiver_mul_43bkb_U1_n_19;
  wire rcReceiver_mul_43bkb_U1_n_2;
  wire rcReceiver_mul_43bkb_U1_n_20;
  wire rcReceiver_mul_43bkb_U1_n_21;
  wire rcReceiver_mul_43bkb_U1_n_22;
  wire rcReceiver_mul_43bkb_U1_n_23;
  wire rcReceiver_mul_43bkb_U1_n_24;
  wire rcReceiver_mul_43bkb_U1_n_25;
  wire rcReceiver_mul_43bkb_U1_n_26;
  wire rcReceiver_mul_43bkb_U1_n_27;
  wire rcReceiver_mul_43bkb_U1_n_28;
  wire rcReceiver_mul_43bkb_U1_n_29;
  wire rcReceiver_mul_43bkb_U1_n_3;
  wire rcReceiver_mul_43bkb_U1_n_30;
  wire rcReceiver_mul_43bkb_U1_n_31;
  wire rcReceiver_mul_43bkb_U1_n_32;
  wire rcReceiver_mul_43bkb_U1_n_33;
  wire rcReceiver_mul_43bkb_U1_n_34;
  wire rcReceiver_mul_43bkb_U1_n_35;
  wire rcReceiver_mul_43bkb_U1_n_36;
  wire rcReceiver_mul_43bkb_U1_n_37;
  wire rcReceiver_mul_43bkb_U1_n_38;
  wire rcReceiver_mul_43bkb_U1_n_39;
  wire rcReceiver_mul_43bkb_U1_n_4;
  wire rcReceiver_mul_43bkb_U1_n_40;
  wire rcReceiver_mul_43bkb_U1_n_41;
  wire rcReceiver_mul_43bkb_U1_n_42;
  wire rcReceiver_mul_43bkb_U1_n_43;
  wire rcReceiver_mul_43bkb_U1_n_44;
  wire rcReceiver_mul_43bkb_U1_n_45;
  wire rcReceiver_mul_43bkb_U1_n_46;
  wire rcReceiver_mul_43bkb_U1_n_47;
  wire rcReceiver_mul_43bkb_U1_n_48;
  wire rcReceiver_mul_43bkb_U1_n_49;
  wire rcReceiver_mul_43bkb_U1_n_5;
  wire rcReceiver_mul_43bkb_U1_n_50;
  wire rcReceiver_mul_43bkb_U1_n_51;
  wire rcReceiver_mul_43bkb_U1_n_52;
  wire rcReceiver_mul_43bkb_U1_n_53;
  wire rcReceiver_mul_43bkb_U1_n_54;
  wire rcReceiver_mul_43bkb_U1_n_55;
  wire rcReceiver_mul_43bkb_U1_n_56;
  wire rcReceiver_mul_43bkb_U1_n_57;
  wire rcReceiver_mul_43bkb_U1_n_58;
  wire rcReceiver_mul_43bkb_U1_n_59;
  wire rcReceiver_mul_43bkb_U1_n_6;
  wire rcReceiver_mul_43bkb_U1_n_60;
  wire rcReceiver_mul_43bkb_U1_n_61;
  wire rcReceiver_mul_43bkb_U1_n_62;
  wire rcReceiver_mul_43bkb_U1_n_63;
  wire rcReceiver_mul_43bkb_U1_n_64;
  wire rcReceiver_mul_43bkb_U1_n_65;
  wire rcReceiver_mul_43bkb_U1_n_66;
  wire rcReceiver_mul_43bkb_U1_n_67;
  wire rcReceiver_mul_43bkb_U1_n_68;
  wire rcReceiver_mul_43bkb_U1_n_69;
  wire rcReceiver_mul_43bkb_U1_n_7;
  wire rcReceiver_mul_43bkb_U1_n_70;
  wire rcReceiver_mul_43bkb_U1_n_71;
  wire rcReceiver_mul_43bkb_U1_n_72;
  wire rcReceiver_mul_43bkb_U1_n_73;
  wire rcReceiver_mul_43bkb_U1_n_74;
  wire rcReceiver_mul_43bkb_U1_n_75;
  wire rcReceiver_mul_43bkb_U1_n_76;
  wire rcReceiver_mul_43bkb_U1_n_77;
  wire rcReceiver_mul_43bkb_U1_n_78;
  wire rcReceiver_mul_43bkb_U1_n_79;
  wire rcReceiver_mul_43bkb_U1_n_8;
  wire rcReceiver_mul_43bkb_U1_n_80;
  wire rcReceiver_mul_43bkb_U1_n_81;
  wire rcReceiver_mul_43bkb_U1_n_82;
  wire rcReceiver_mul_43bkb_U1_n_9;
  wire tmp_product__0_i_10_n_0;
  wire tmp_product__0_i_11_n_0;
  wire tmp_product__0_i_12_n_0;
  wire tmp_product__0_i_13_n_0;
  wire tmp_product__0_i_14_n_0;
  wire tmp_product__0_i_14_n_2;
  wire tmp_product__0_i_14_n_3;
  wire tmp_product__0_i_14_n_5;
  wire tmp_product__0_i_14_n_6;
  wire tmp_product__0_i_14_n_7;
  wire tmp_product__0_i_15_n_0;
  wire tmp_product__0_i_15_n_1;
  wire tmp_product__0_i_15_n_2;
  wire tmp_product__0_i_15_n_3;
  wire tmp_product__0_i_15_n_4;
  wire tmp_product__0_i_15_n_5;
  wire tmp_product__0_i_15_n_6;
  wire tmp_product__0_i_15_n_7;
  wire tmp_product__0_i_16_n_3;
  wire tmp_product__0_i_1_n_3;
  wire tmp_product__0_i_1_n_6;
  wire tmp_product__0_i_1_n_7;
  wire tmp_product__0_i_26_n_0;
  wire tmp_product__0_i_27_n_0;
  wire tmp_product__0_i_28_n_0;
  wire tmp_product__0_i_29_n_0;
  wire tmp_product__0_i_2_n_0;
  wire tmp_product__0_i_2_n_1;
  wire tmp_product__0_i_2_n_2;
  wire tmp_product__0_i_2_n_3;
  wire tmp_product__0_i_2_n_4;
  wire tmp_product__0_i_2_n_5;
  wire tmp_product__0_i_2_n_6;
  wire tmp_product__0_i_2_n_7;
  wire tmp_product__0_i_30_n_7;
  wire tmp_product__0_i_5_n_0;
  wire tmp_product__1_i_1_n_0;
  wire tmp_product__1_i_1_n_1;
  wire tmp_product__1_i_1_n_2;
  wire tmp_product__1_i_1_n_3;
  wire tmp_product__1_i_2_n_0;
  wire tmp_product__1_i_2_n_1;
  wire tmp_product__1_i_2_n_2;
  wire tmp_product__1_i_2_n_3;
  wire tmp_product__1_i_3_n_0;
  wire tmp_product__1_i_4_n_0;
  wire tmp_product__1_i_5_n_0;
  wire tmp_product__1_i_6_n_0;
  wire tmp_product__1_i_7_n_0;
  wire tmp_product__1_i_8_n_0;
  wire tmp_product_i_10_n_0;
  wire tmp_product_i_11_n_0;
  wire tmp_product_i_124__2_n_0;
  wire tmp_product_i_125__2_n_0;
  wire tmp_product_i_126__2_n_0;
  wire tmp_product_i_12_n_0;
  wire tmp_product_i_13_n_0;
  wire tmp_product_i_18_n_0;
  wire tmp_product_i_19_n_0;
  wire tmp_product_i_1_n_0;
  wire tmp_product_i_1_n_1;
  wire tmp_product_i_1_n_2;
  wire tmp_product_i_1_n_3;
  wire tmp_product_i_1_n_4;
  wire tmp_product_i_1_n_5;
  wire tmp_product_i_1_n_6;
  wire tmp_product_i_1_n_7;
  wire tmp_product_i_20_n_0;
  wire tmp_product_i_21_n_0;
  wire tmp_product_i_25_n_0;
  wire tmp_product_i_26_n_0;
  wire tmp_product_i_27_n_0;
  wire tmp_product_i_28_n_0;
  wire tmp_product_i_29_n_0;
  wire tmp_product_i_2_n_0;
  wire tmp_product_i_2_n_1;
  wire tmp_product_i_2_n_2;
  wire tmp_product_i_2_n_3;
  wire tmp_product_i_2_n_4;
  wire tmp_product_i_2_n_5;
  wire tmp_product_i_2_n_6;
  wire tmp_product_i_2_n_7;
  wire tmp_product_i_30_n_0;
  wire tmp_product_i_31_n_0;
  wire tmp_product_i_32_n_0;
  wire tmp_product_i_33_n_0;
  wire tmp_product_i_34_n_0;
  wire tmp_product_i_35_n_0;
  wire tmp_product_i_36_n_0;
  wire tmp_product_i_37_n_0;
  wire tmp_product_i_38_n_0;
  wire tmp_product_i_39_n_0;
  wire tmp_product_i_3_n_0;
  wire tmp_product_i_3_n_1;
  wire tmp_product_i_3_n_2;
  wire tmp_product_i_3_n_3;
  wire tmp_product_i_3_n_4;
  wire tmp_product_i_3_n_5;
  wire tmp_product_i_3_n_6;
  wire tmp_product_i_3_n_7;
  wire tmp_product_i_40_n_0;
  wire tmp_product_i_41_n_0;
  wire tmp_product_i_42_n_1;
  wire tmp_product_i_42_n_3;
  wire tmp_product_i_42_n_6;
  wire tmp_product_i_42_n_7;
  wire tmp_product_i_43_n_0;
  wire tmp_product_i_43_n_1;
  wire tmp_product_i_43_n_2;
  wire tmp_product_i_43_n_3;
  wire tmp_product_i_43_n_4;
  wire tmp_product_i_43_n_5;
  wire tmp_product_i_43_n_6;
  wire tmp_product_i_43_n_7;
  wire tmp_product_i_44_n_0;
  wire tmp_product_i_44_n_1;
  wire tmp_product_i_44_n_2;
  wire tmp_product_i_44_n_3;
  wire tmp_product_i_44_n_4;
  wire tmp_product_i_44_n_5;
  wire tmp_product_i_44_n_6;
  wire tmp_product_i_44_n_7;
  wire tmp_product_i_45_n_0;
  wire tmp_product_i_45_n_1;
  wire tmp_product_i_45_n_2;
  wire tmp_product_i_45_n_3;
  wire tmp_product_i_45_n_4;
  wire tmp_product_i_45_n_5;
  wire tmp_product_i_45_n_6;
  wire tmp_product_i_45_n_7;
  wire tmp_product_i_47_n_0;
  wire tmp_product_i_47_n_1;
  wire tmp_product_i_47_n_2;
  wire tmp_product_i_47_n_3;
  wire tmp_product_i_47_n_4;
  wire tmp_product_i_47_n_5;
  wire tmp_product_i_47_n_6;
  wire tmp_product_i_47_n_7;
  wire tmp_product_i_4_n_0;
  wire tmp_product_i_4_n_1;
  wire tmp_product_i_4_n_2;
  wire tmp_product_i_4_n_3;
  wire tmp_product_i_4_n_4;
  wire tmp_product_i_4_n_5;
  wire tmp_product_i_4_n_6;
  wire tmp_product_i_4_n_7;
  wire tmp_product_i_50_n_0;
  wire tmp_product_i_50_n_1;
  wire tmp_product_i_50_n_2;
  wire tmp_product_i_50_n_3;
  wire tmp_product_i_50_n_4;
  wire tmp_product_i_50_n_5;
  wire tmp_product_i_50_n_6;
  wire tmp_product_i_50_n_7;
  wire tmp_product_i_53_n_0;
  wire tmp_product_i_53_n_1;
  wire tmp_product_i_53_n_2;
  wire tmp_product_i_53_n_3;
  wire tmp_product_i_53_n_4;
  wire tmp_product_i_53_n_5;
  wire tmp_product_i_53_n_6;
  wire tmp_product_i_53_n_7;
  wire tmp_product_i_54_n_0;
  wire tmp_product_i_54_n_1;
  wire tmp_product_i_54_n_2;
  wire tmp_product_i_54_n_3;
  wire tmp_product_i_54_n_4;
  wire tmp_product_i_54_n_5;
  wire tmp_product_i_54_n_6;
  wire tmp_product_i_54_n_7;
  wire tmp_product_i_56_n_0;
  wire tmp_product_i_56_n_1;
  wire tmp_product_i_56_n_2;
  wire tmp_product_i_56_n_3;
  wire tmp_product_i_56_n_4;
  wire tmp_product_i_56_n_5;
  wire tmp_product_i_56_n_6;
  wire tmp_product_i_56_n_7;
  wire tmp_product_i_57_n_0;
  wire tmp_product_i_57_n_1;
  wire tmp_product_i_57_n_2;
  wire tmp_product_i_57_n_3;
  wire tmp_product_i_57_n_4;
  wire tmp_product_i_57_n_5;
  wire tmp_product_i_57_n_6;
  wire tmp_product_i_58_n_0;
  wire tmp_product_i_58_n_1;
  wire tmp_product_i_58_n_2;
  wire tmp_product_i_58_n_3;
  wire tmp_product_i_58_n_4;
  wire tmp_product_i_58_n_5;
  wire tmp_product_i_58_n_6;
  wire tmp_product_i_58_n_7;
  wire tmp_product_i_5_n_0;
  wire tmp_product_i_5_n_1;
  wire tmp_product_i_5_n_2;
  wire tmp_product_i_5_n_3;
  wire tmp_product_i_5_n_4;
  wire tmp_product_i_5_n_5;
  wire tmp_product_i_5_n_6;
  wire tmp_product_i_5_n_7;
  wire tmp_product_i_60_n_0;
  wire tmp_product_i_60_n_1;
  wire tmp_product_i_60_n_2;
  wire tmp_product_i_60_n_3;
  wire tmp_product_i_60_n_4;
  wire tmp_product_i_60_n_5;
  wire tmp_product_i_60_n_6;
  wire tmp_product_i_60_n_7;
  wire tmp_product_i_62_n_0;
  wire tmp_product_i_62_n_1;
  wire tmp_product_i_62_n_2;
  wire tmp_product_i_62_n_3;
  wire tmp_product_i_62_n_4;
  wire tmp_product_i_62_n_5;
  wire tmp_product_i_62_n_6;
  wire tmp_product_i_63_n_0;
  wire tmp_product_i_63_n_1;
  wire tmp_product_i_63_n_2;
  wire tmp_product_i_63_n_3;
  wire tmp_product_i_63_n_4;
  wire tmp_product_i_63_n_5;
  wire tmp_product_i_63_n_6;
  wire tmp_product_i_63_n_7;
  wire tmp_product_i_64_n_0;
  wire tmp_product_i_64_n_1;
  wire tmp_product_i_64_n_2;
  wire tmp_product_i_64_n_3;
  wire tmp_product_i_64_n_4;
  wire tmp_product_i_64_n_5;
  wire tmp_product_i_64_n_6;
  wire tmp_product_i_66_n_0;
  wire tmp_product_i_66_n_1;
  wire tmp_product_i_66_n_2;
  wire tmp_product_i_66_n_3;
  wire tmp_product_i_66_n_4;
  wire tmp_product_i_66_n_5;
  wire tmp_product_i_66_n_6;
  wire tmp_product_i_69_n_0;
  wire tmp_product_i_70_n_0;
  wire tmp_product_i_71_n_0;
  wire tmp_product_i_72_n_0;
  wire tmp_product_i_81_n_0;
  wire tmp_product_i_82_n_0;
  wire tmp_product_i_83_n_0;
  wire tmp_product_i_84_n_1;
  wire tmp_product_i_84_n_2;
  wire tmp_product_i_84_n_3;
  wire tmp_product_i_84_n_4;
  wire tmp_product_i_84_n_5;
  wire tmp_product_i_84_n_6;
  wire tmp_product_i_84_n_7;
  wire [2:0]x;
  wire [10:0]x_int_reg;
  wire [3:1]NLW_tmp_product__0_i_1_CO_UNCONNECTED;
  wire [3:2]NLW_tmp_product__0_i_1_O_UNCONNECTED;
  wire [2:2]NLW_tmp_product__0_i_14_CO_UNCONNECTED;
  wire [3:3]NLW_tmp_product__0_i_14_O_UNCONNECTED;
  wire [3:1]NLW_tmp_product__0_i_16_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_i_16_O_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_i_30_CO_UNCONNECTED;
  wire [3:1]NLW_tmp_product__0_i_30_O_UNCONNECTED;
  wire [2:0]NLW_tmp_product__1_i_1_O_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_i_2_O_UNCONNECTED;
  wire [3:1]NLW_tmp_product_i_42_CO_UNCONNECTED;
  wire [3:2]NLW_tmp_product_i_42_O_UNCONNECTED;
  wire [0:0]NLW_tmp_product_i_57_O_UNCONNECTED;
  wire [0:0]NLW_tmp_product_i_62_O_UNCONNECTED;
  wire [0:0]NLW_tmp_product_i_64_O_UNCONNECTED;
  wire [0:0]NLW_tmp_product_i_66_O_UNCONNECTED;
  wire [3:3]NLW_tmp_product_i_84_CO_UNCONNECTED;

  FDRE \ap_return_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\rcReceiver_mul_43bkb_MulnS_0_U/p_reg__2 [73]),
        .Q(ap_return_int_reg[0]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\rcReceiver_mul_43bkb_MulnS_0_U/p_reg__2 [83]),
        .Q(ap_return_int_reg[10]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\rcReceiver_mul_43bkb_MulnS_0_U/p_reg__2 [84]),
        .Q(ap_return_int_reg[11]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\rcReceiver_mul_43bkb_MulnS_0_U/p_reg__2 [85]),
        .Q(ap_return_int_reg[12]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\rcReceiver_mul_43bkb_MulnS_0_U/p_reg__2 [74]),
        .Q(ap_return_int_reg[1]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\rcReceiver_mul_43bkb_MulnS_0_U/p_reg__2 [75]),
        .Q(ap_return_int_reg[2]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\rcReceiver_mul_43bkb_MulnS_0_U/p_reg__2 [76]),
        .Q(ap_return_int_reg[3]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\rcReceiver_mul_43bkb_MulnS_0_U/p_reg__2 [77]),
        .Q(ap_return_int_reg[4]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\rcReceiver_mul_43bkb_MulnS_0_U/p_reg__2 [78]),
        .Q(ap_return_int_reg[5]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\rcReceiver_mul_43bkb_MulnS_0_U/p_reg__2 [79]),
        .Q(ap_return_int_reg[6]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\rcReceiver_mul_43bkb_MulnS_0_U/p_reg__2 [80]),
        .Q(ap_return_int_reg[7]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\rcReceiver_mul_43bkb_MulnS_0_U/p_reg__2 [81]),
        .Q(ap_return_int_reg[8]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\rcReceiver_mul_43bkb_MulnS_0_U/p_reg__2 [82]),
        .Q(ap_return_int_reg[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_94[19]_i_1 
       (.I0(x_int_reg[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_reg_94[20]_i_1__2 
       (.I0(x_int_reg[3]),
        .I1(x_int_reg[4]),
        .O(\r_V_reg_94[20]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \r_V_reg_94[21]_i_1__2 
       (.I0(x_int_reg[4]),
        .I1(x_int_reg[3]),
        .I2(x_int_reg[5]),
        .O(\r_V_reg_94[21]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \r_V_reg_94[22]_i_1 
       (.I0(x_int_reg[5]),
        .I1(x_int_reg[3]),
        .I2(x_int_reg[4]),
        .I3(x_int_reg[6]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'h01FFFE00)) 
    \r_V_reg_94[23]_i_1 
       (.I0(x_int_reg[4]),
        .I1(x_int_reg[3]),
        .I2(x_int_reg[5]),
        .I3(x_int_reg[6]),
        .I4(x_int_reg[7]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'hAAA800005557FFFF)) 
    \r_V_reg_94[24]_i_1__2 
       (.I0(x_int_reg[6]),
        .I1(x_int_reg[5]),
        .I2(x_int_reg[3]),
        .I3(x_int_reg[4]),
        .I4(x_int_reg[7]),
        .I5(x_int_reg[8]),
        .O(\r_V_reg_94[24]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_reg_94[25]_i_1__2 
       (.I0(\r_V_reg_94[26]_i_2_n_0 ),
        .I1(x_int_reg[9]),
        .O(\r_V_reg_94[25]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \r_V_reg_94[26]_i_1__2 
       (.I0(x_int_reg[9]),
        .I1(\r_V_reg_94[26]_i_2_n_0 ),
        .I2(x_int_reg[10]),
        .O(\r_V_reg_94[26]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAA80000)) 
    \r_V_reg_94[26]_i_2 
       (.I0(x_int_reg[6]),
        .I1(x_int_reg[5]),
        .I2(x_int_reg[3]),
        .I3(x_int_reg[4]),
        .I4(x_int_reg[7]),
        .I5(x_int_reg[8]),
        .O(\r_V_reg_94[26]_i_2_n_0 ));
  FDRE \r_V_reg_94_reg[16] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(x_int_reg[0]),
        .Q(p_Val2_1_fu_51_p0[16]),
        .R(1'b0));
  FDRE \r_V_reg_94_reg[17] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(x_int_reg[1]),
        .Q(p_Val2_1_fu_51_p0[17]),
        .R(1'b0));
  FDRE \r_V_reg_94_reg[18] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(x_int_reg[2]),
        .Q(p_Val2_1_fu_51_p0[18]),
        .R(1'b0));
  FDRE \r_V_reg_94_reg[19] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[3]),
        .Q(p_Val2_1_fu_51_p0[19]),
        .R(1'b0));
  FDRE \r_V_reg_94_reg[20] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\r_V_reg_94[20]_i_1__2_n_0 ),
        .Q(p_Val2_1_fu_51_p0[20]),
        .R(1'b0));
  FDRE \r_V_reg_94_reg[21] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\r_V_reg_94[21]_i_1__2_n_0 ),
        .Q(p_Val2_1_fu_51_p0[21]),
        .R(1'b0));
  FDRE \r_V_reg_94_reg[22] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[6]),
        .Q(p_Val2_1_fu_51_p0[22]),
        .R(1'b0));
  FDRE \r_V_reg_94_reg[23] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[7]),
        .Q(p_Val2_1_fu_51_p0[23]),
        .R(1'b0));
  FDRE \r_V_reg_94_reg[24] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\r_V_reg_94[24]_i_1__2_n_0 ),
        .Q(p_Val2_1_fu_51_p0[24]),
        .R(1'b0));
  FDRE \r_V_reg_94_reg[25] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\r_V_reg_94[25]_i_1__2_n_0 ),
        .Q(p_Val2_1_fu_51_p0[25]),
        .R(1'b0));
  FDRE \r_V_reg_94_reg[26] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\r_V_reg_94[26]_i_1__2_n_0 ),
        .Q(p_Val2_1_fu_51_p0[26]),
        .R(1'b0));
  design_1_rcReceiver_0_0_rcReceiver_mul_43bkb_5 rcReceiver_mul_43bkb_U1
       (.A({tmp_product_i_1_n_7,tmp_product_i_2_n_4,tmp_product_i_2_n_5,tmp_product_i_2_n_6,tmp_product_i_2_n_7,tmp_product_i_3_n_4,tmp_product_i_3_n_5,tmp_product_i_3_n_6,tmp_product_i_3_n_7,tmp_product_i_4_n_4,tmp_product_i_4_n_5,tmp_product_i_4_n_6,tmp_product_i_4_n_7,tmp_product_i_5_n_4,tmp_product_i_5_n_5,tmp_product_i_5_n_6,tmp_product_i_5_n_7}),
        .B({tmp_product__0_i_1_n_6,tmp_product__0_i_1_n_7,tmp_product__0_i_2_n_4,tmp_product__0_i_2_n_5,tmp_product__0_i_2_n_6,tmp_product__0_i_2_n_7,tmp_product_i_1_n_4,tmp_product_i_1_n_5,tmp_product_i_1_n_6}),
        .CO(tmp_product__0_i_16_n_3),
        .D(\rcReceiver_mul_43bkb_MulnS_0_U/p_reg__2 ),
        .DI({rcReceiver_mul_43bkb_U1_n_48,rcReceiver_mul_43bkb_U1_n_49,rcReceiver_mul_43bkb_U1_n_50}),
        .O(A),
        .Q(p_Val2_1_fu_51_p0),
        .S({rcReceiver_mul_43bkb_U1_n_3,rcReceiver_mul_43bkb_U1_n_4,rcReceiver_mul_43bkb_U1_n_5}),
        .ap_ce_reg(ap_ce_reg),
        .ap_clk(ap_clk),
        .\ap_return_int_reg_reg[12] (ap_return_int_reg),
        .\p_Val2_1_reg_2928_reg[12] (\p_Val2_1_reg_2928_reg[12] ),
        .p_reg__1(rcReceiver_mul_43bkb_U1_n_0),
        .p_reg__1_0(rcReceiver_mul_43bkb_U1_n_1),
        .p_reg__1_1(rcReceiver_mul_43bkb_U1_n_2),
        .p_reg__1_10(rcReceiver_mul_43bkb_U1_n_64),
        .p_reg__1_11(rcReceiver_mul_43bkb_U1_n_65),
        .p_reg__1_12(rcReceiver_mul_43bkb_U1_n_66),
        .p_reg__1_13({rcReceiver_mul_43bkb_U1_n_67,rcReceiver_mul_43bkb_U1_n_68,rcReceiver_mul_43bkb_U1_n_69,rcReceiver_mul_43bkb_U1_n_70}),
        .p_reg__1_14(rcReceiver_mul_43bkb_U1_n_71),
        .p_reg__1_15(rcReceiver_mul_43bkb_U1_n_72),
        .p_reg__1_16(rcReceiver_mul_43bkb_U1_n_73),
        .p_reg__1_17(rcReceiver_mul_43bkb_U1_n_74),
        .p_reg__1_18(rcReceiver_mul_43bkb_U1_n_75),
        .p_reg__1_19({rcReceiver_mul_43bkb_U1_n_79,rcReceiver_mul_43bkb_U1_n_80}),
        .p_reg__1_2({rcReceiver_mul_43bkb_U1_n_6,rcReceiver_mul_43bkb_U1_n_7,rcReceiver_mul_43bkb_U1_n_8,rcReceiver_mul_43bkb_U1_n_9}),
        .p_reg__1_3({rcReceiver_mul_43bkb_U1_n_14,rcReceiver_mul_43bkb_U1_n_15,rcReceiver_mul_43bkb_U1_n_16,rcReceiver_mul_43bkb_U1_n_17}),
        .p_reg__1_4({rcReceiver_mul_43bkb_U1_n_18,rcReceiver_mul_43bkb_U1_n_19,rcReceiver_mul_43bkb_U1_n_20,rcReceiver_mul_43bkb_U1_n_21}),
        .p_reg__1_5({rcReceiver_mul_43bkb_U1_n_34,rcReceiver_mul_43bkb_U1_n_35,rcReceiver_mul_43bkb_U1_n_36,rcReceiver_mul_43bkb_U1_n_37}),
        .p_reg__1_6({rcReceiver_mul_43bkb_U1_n_38,rcReceiver_mul_43bkb_U1_n_39,rcReceiver_mul_43bkb_U1_n_40,rcReceiver_mul_43bkb_U1_n_41}),
        .p_reg__1_7({rcReceiver_mul_43bkb_U1_n_45,rcReceiver_mul_43bkb_U1_n_46,rcReceiver_mul_43bkb_U1_n_47}),
        .p_reg__1_8({rcReceiver_mul_43bkb_U1_n_59,rcReceiver_mul_43bkb_U1_n_60,rcReceiver_mul_43bkb_U1_n_61,rcReceiver_mul_43bkb_U1_n_62}),
        .p_reg__1_9(rcReceiver_mul_43bkb_U1_n_63),
        .p_reg__2__0({rcReceiver_mul_43bkb_U1_n_10,rcReceiver_mul_43bkb_U1_n_11,rcReceiver_mul_43bkb_U1_n_12,rcReceiver_mul_43bkb_U1_n_13}),
        .p_reg__2__0_0({rcReceiver_mul_43bkb_U1_n_22,rcReceiver_mul_43bkb_U1_n_23,rcReceiver_mul_43bkb_U1_n_24,rcReceiver_mul_43bkb_U1_n_25}),
        .p_reg__2__0_1({rcReceiver_mul_43bkb_U1_n_26,rcReceiver_mul_43bkb_U1_n_27,rcReceiver_mul_43bkb_U1_n_28,rcReceiver_mul_43bkb_U1_n_29}),
        .p_reg__2__0_10({rcReceiver_mul_43bkb_U1_n_81,rcReceiver_mul_43bkb_U1_n_82}),
        .p_reg__2__0_2({rcReceiver_mul_43bkb_U1_n_30,rcReceiver_mul_43bkb_U1_n_31,rcReceiver_mul_43bkb_U1_n_32,rcReceiver_mul_43bkb_U1_n_33}),
        .p_reg__2__0_3({rcReceiver_mul_43bkb_U1_n_42,rcReceiver_mul_43bkb_U1_n_43,rcReceiver_mul_43bkb_U1_n_44}),
        .p_reg__2__0_4({rcReceiver_mul_43bkb_U1_n_51,rcReceiver_mul_43bkb_U1_n_52,rcReceiver_mul_43bkb_U1_n_53,rcReceiver_mul_43bkb_U1_n_54}),
        .p_reg__2__0_5(rcReceiver_mul_43bkb_U1_n_55),
        .p_reg__2__0_6(rcReceiver_mul_43bkb_U1_n_56),
        .p_reg__2__0_7(rcReceiver_mul_43bkb_U1_n_57),
        .p_reg__2__0_8(rcReceiver_mul_43bkb_U1_n_58),
        .p_reg__2__0_9({rcReceiver_mul_43bkb_U1_n_76,rcReceiver_mul_43bkb_U1_n_77,rcReceiver_mul_43bkb_U1_n_78}),
        .\r_V_reg_94_reg[16] (tmp_product_i_64_n_4),
        .\r_V_reg_94_reg[17] ({tmp_product_i_62_n_4,tmp_product_i_62_n_5,tmp_product_i_62_n_6}),
        .\r_V_reg_94_reg[18] ({tmp_product_i_56_n_4,tmp_product_i_56_n_5,tmp_product_i_56_n_6,tmp_product_i_56_n_7}),
        .\r_V_reg_94_reg[18]_0 ({tmp_product_i_57_n_4,tmp_product_i_57_n_5,tmp_product_i_57_n_6}),
        .\r_V_reg_94_reg[18]_1 ({tmp_product_i_47_n_4,tmp_product_i_47_n_5,tmp_product_i_47_n_6,tmp_product_i_47_n_7}),
        .\r_V_reg_94_reg[19] ({tmp_product_i_63_n_4,tmp_product_i_63_n_5}),
        .\r_V_reg_94_reg[19]_0 ({tmp_product_i_44_n_4,tmp_product_i_44_n_5,tmp_product_i_44_n_6,tmp_product_i_44_n_7}),
        .\r_V_reg_94_reg[20] ({tmp_product_i_60_n_4,tmp_product_i_60_n_5,tmp_product_i_60_n_6,tmp_product_i_60_n_7}),
        .\r_V_reg_94_reg[22] ({tmp_product_i_45_n_4,tmp_product_i_45_n_5,tmp_product_i_45_n_6,tmp_product_i_45_n_7}),
        .\r_V_reg_94_reg[22]_0 ({tmp_product_i_43_n_4,tmp_product_i_43_n_5,tmp_product_i_43_n_6,tmp_product_i_43_n_7}),
        .\r_V_reg_94_reg[23] ({tmp_product_i_58_n_4,tmp_product_i_58_n_5,tmp_product_i_58_n_6,tmp_product_i_58_n_7}),
        .\r_V_reg_94_reg[23]_0 ({tmp_product_i_54_n_4,tmp_product_i_54_n_5,tmp_product_i_54_n_6,tmp_product_i_54_n_7}),
        .\r_V_reg_94_reg[24] ({tmp_product_i_50_n_4,tmp_product_i_50_n_5,tmp_product_i_50_n_6,tmp_product_i_50_n_7}),
        .\r_V_reg_94_reg[26] ({tmp_product__0_i_15_n_4,tmp_product__0_i_15_n_5,tmp_product__0_i_15_n_6,tmp_product__0_i_15_n_7}),
        .\r_V_reg_94_reg[26]_0 ({tmp_product__0_i_14_n_5,tmp_product__0_i_14_n_6,tmp_product__0_i_14_n_7}),
        .\r_V_reg_94_reg[26]_1 ({tmp_product_i_42_n_6,tmp_product_i_42_n_7}),
        .\r_V_reg_94_reg[26]_2 ({tmp_product_i_53_n_4,tmp_product_i_53_n_5,tmp_product_i_53_n_6,tmp_product_i_53_n_7}),
        .\r_V_reg_94_reg[26]_3 (tmp_product_i_42_n_1),
        .\r_V_reg_94_reg[26]_4 (tmp_product__0_i_30_n_7),
        .\r_V_reg_94_reg[26]_5 (tmp_product__0_i_14_n_0));
  CARRY4 tmp_product__0_i_1
       (.CI(tmp_product__0_i_2_n_0),
        .CO({NLW_tmp_product__0_i_1_CO_UNCONNECTED[3:1],tmp_product__0_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,rcReceiver_mul_43bkb_U1_n_74}),
        .O({NLW_tmp_product__0_i_1_O_UNCONNECTED[3:2],tmp_product__0_i_1_n_6,tmp_product__0_i_1_n_7}),
        .S({1'b0,1'b0,rcReceiver_mul_43bkb_U1_n_75,tmp_product__0_i_5_n_0}));
  LUT6 #(
    .INIT(64'h9696699669966969)) 
    tmp_product__0_i_10
       (.I0(rcReceiver_mul_43bkb_U1_n_67),
        .I1(rcReceiver_mul_43bkb_U1_n_1),
        .I2(tmp_product_i_42_n_1),
        .I3(tmp_product__0_i_16_n_3),
        .I4(tmp_product__0_i_15_n_6),
        .I5(tmp_product__0_i_14_n_7),
        .O(tmp_product__0_i_10_n_0));
  LUT6 #(
    .INIT(64'h9696966996696969)) 
    tmp_product__0_i_11
       (.I0(rcReceiver_mul_43bkb_U1_n_68),
        .I1(rcReceiver_mul_43bkb_U1_n_0),
        .I2(tmp_product_i_42_n_1),
        .I3(tmp_product_i_53_n_4),
        .I4(tmp_product__0_i_15_n_7),
        .I5(tmp_product_i_54_n_4),
        .O(tmp_product__0_i_11_n_0));
  LUT6 #(
    .INIT(64'h9696966996696969)) 
    tmp_product__0_i_12
       (.I0(rcReceiver_mul_43bkb_U1_n_69),
        .I1(rcReceiver_mul_43bkb_U1_n_73),
        .I2(tmp_product_i_42_n_1),
        .I3(tmp_product_i_53_n_5),
        .I4(tmp_product_i_54_n_5),
        .I5(tmp_product_i_43_n_4),
        .O(tmp_product__0_i_12_n_0));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    tmp_product__0_i_13
       (.I0(rcReceiver_mul_43bkb_U1_n_70),
        .I1(tmp_product_i_54_n_5),
        .I2(tmp_product_i_43_n_4),
        .I3(tmp_product_i_53_n_5),
        .I4(tmp_product_i_42_n_1),
        .I5(rcReceiver_mul_43bkb_U1_n_72),
        .O(tmp_product__0_i_13_n_0));
  CARRY4 tmp_product__0_i_14
       (.CI(tmp_product_i_54_n_0),
        .CO({tmp_product__0_i_14_n_0,NLW_tmp_product__0_i_14_CO_UNCONNECTED[2],tmp_product__0_i_14_n_2,tmp_product__0_i_14_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,p_Val2_1_fu_51_p0[26:24]}),
        .O({NLW_tmp_product__0_i_14_O_UNCONNECTED[3],tmp_product__0_i_14_n_5,tmp_product__0_i_14_n_6,tmp_product__0_i_14_n_7}),
        .S({1'b1,rcReceiver_mul_43bkb_U1_n_45,rcReceiver_mul_43bkb_U1_n_46,rcReceiver_mul_43bkb_U1_n_47}));
  CARRY4 tmp_product__0_i_15
       (.CI(tmp_product_i_43_n_0),
        .CO({tmp_product__0_i_15_n_0,tmp_product__0_i_15_n_1,tmp_product__0_i_15_n_2,tmp_product__0_i_15_n_3}),
        .CYINIT(1'b0),
        .DI(p_Val2_1_fu_51_p0[26:23]),
        .O({tmp_product__0_i_15_n_4,tmp_product__0_i_15_n_5,tmp_product__0_i_15_n_6,tmp_product__0_i_15_n_7}),
        .S({tmp_product__0_i_26_n_0,tmp_product__0_i_27_n_0,tmp_product__0_i_28_n_0,tmp_product__0_i_29_n_0}));
  CARRY4 tmp_product__0_i_16
       (.CI(tmp_product_i_53_n_0),
        .CO({NLW_tmp_product__0_i_16_CO_UNCONNECTED[3:1],tmp_product__0_i_16_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_tmp_product__0_i_16_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 tmp_product__0_i_2
       (.CI(tmp_product_i_1_n_0),
        .CO({tmp_product__0_i_2_n_0,tmp_product__0_i_2_n_1,tmp_product__0_i_2_n_2,tmp_product__0_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({rcReceiver_mul_43bkb_U1_n_67,rcReceiver_mul_43bkb_U1_n_68,rcReceiver_mul_43bkb_U1_n_69,rcReceiver_mul_43bkb_U1_n_70}),
        .O({tmp_product__0_i_2_n_4,tmp_product__0_i_2_n_5,tmp_product__0_i_2_n_6,tmp_product__0_i_2_n_7}),
        .S({tmp_product__0_i_10_n_0,tmp_product__0_i_11_n_0,tmp_product__0_i_12_n_0,tmp_product__0_i_13_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__0_i_26
       (.I0(p_Val2_1_fu_51_p0[26]),
        .I1(tmp_product_i_84_n_4),
        .O(tmp_product__0_i_26_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__0_i_27
       (.I0(p_Val2_1_fu_51_p0[25]),
        .I1(tmp_product_i_84_n_4),
        .O(tmp_product__0_i_27_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__0_i_28
       (.I0(p_Val2_1_fu_51_p0[24]),
        .I1(tmp_product_i_84_n_4),
        .O(tmp_product__0_i_28_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__0_i_29
       (.I0(p_Val2_1_fu_51_p0[23]),
        .I1(tmp_product_i_84_n_4),
        .O(tmp_product__0_i_29_n_0));
  CARRY4 tmp_product__0_i_30
       (.CI(tmp_product__0_i_15_n_0),
        .CO(NLW_tmp_product__0_i_30_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_product__0_i_30_O_UNCONNECTED[3:1],tmp_product__0_i_30_n_7}),
        .S({1'b0,1'b0,1'b0,tmp_product_i_84_n_4}));
  LUT6 #(
    .INIT(64'h9696699669966969)) 
    tmp_product__0_i_5
       (.I0(rcReceiver_mul_43bkb_U1_n_74),
        .I1(rcReceiver_mul_43bkb_U1_n_2),
        .I2(tmp_product_i_42_n_1),
        .I3(tmp_product__0_i_16_n_3),
        .I4(tmp_product__0_i_15_n_5),
        .I5(tmp_product__0_i_14_n_6),
        .O(tmp_product__0_i_5_n_0));
  CARRY4 tmp_product__1_i_1
       (.CI(tmp_product__1_i_2_n_0),
        .CO({tmp_product__1_i_1_n_0,tmp_product__1_i_1_n_1,tmp_product__1_i_1_n_2,tmp_product__1_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({A,NLW_tmp_product__1_i_1_O_UNCONNECTED[2:0]}),
        .S({tmp_product__1_i_3_n_0,tmp_product__1_i_4_n_0,tmp_product__1_i_5_n_0,tmp_product__1_i_6_n_0}));
  CARRY4 tmp_product__1_i_2
       (.CI(1'b0),
        .CO({tmp_product__1_i_2_n_0,tmp_product__1_i_2_n_1,tmp_product__1_i_2_n_2,tmp_product__1_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_product_i_62_n_6,1'b0}),
        .O(NLW_tmp_product__1_i_2_O_UNCONNECTED[3:0]),
        .S({tmp_product__1_i_7_n_0,tmp_product__1_i_8_n_0,tmp_product_i_62_n_6,1'b0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_i_3
       (.I0(1'b0),
        .I1(tmp_product_i_62_n_6),
        .O(tmp_product__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_i_4
       (.I0(1'b0),
        .I1(tmp_product_i_62_n_6),
        .O(tmp_product__1_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_i_5
       (.I0(1'b0),
        .I1(tmp_product_i_62_n_6),
        .O(tmp_product__1_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_i_6
       (.I0(1'b0),
        .I1(tmp_product_i_62_n_6),
        .O(tmp_product__1_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_i_7
       (.I0(1'b0),
        .I1(tmp_product_i_62_n_6),
        .O(tmp_product__1_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_i_8
       (.I0(1'b0),
        .I1(tmp_product_i_62_n_6),
        .O(tmp_product__1_i_8_n_0));
  CARRY4 tmp_product_i_1
       (.CI(tmp_product_i_2_n_0),
        .CO({tmp_product_i_1_n_0,tmp_product_i_1_n_1,tmp_product_i_1_n_2,tmp_product_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({rcReceiver_mul_43bkb_U1_n_59,rcReceiver_mul_43bkb_U1_n_60,rcReceiver_mul_43bkb_U1_n_61,rcReceiver_mul_43bkb_U1_n_62}),
        .O({tmp_product_i_1_n_4,tmp_product_i_1_n_5,tmp_product_i_1_n_6,tmp_product_i_1_n_7}),
        .S({tmp_product_i_10_n_0,tmp_product_i_11_n_0,tmp_product_i_12_n_0,tmp_product_i_13_n_0}));
  LUT6 #(
    .INIT(64'h9696966996696969)) 
    tmp_product_i_10
       (.I0(rcReceiver_mul_43bkb_U1_n_59),
        .I1(rcReceiver_mul_43bkb_U1_n_71),
        .I2(tmp_product_i_42_n_1),
        .I3(tmp_product_i_43_n_6),
        .I4(tmp_product_i_53_n_7),
        .I5(tmp_product_i_54_n_7),
        .O(tmp_product_i_10_n_0));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    tmp_product_i_11
       (.I0(rcReceiver_mul_43bkb_U1_n_60),
        .I1(rcReceiver_mul_43bkb_U1_n_66),
        .I2(tmp_product_i_42_n_6),
        .I3(tmp_product_i_45_n_4),
        .I4(tmp_product_i_44_n_4),
        .I5(tmp_product_i_43_n_7),
        .O(tmp_product_i_11_n_0));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    tmp_product_i_12
       (.I0(rcReceiver_mul_43bkb_U1_n_61),
        .I1(rcReceiver_mul_43bkb_U1_n_65),
        .I2(tmp_product_i_42_n_7),
        .I3(tmp_product_i_45_n_5),
        .I4(tmp_product_i_44_n_5),
        .I5(tmp_product_i_47_n_4),
        .O(tmp_product_i_12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_124__2
       (.I0(p_Val2_1_fu_51_p0[26]),
        .O(tmp_product_i_124__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_125__2
       (.I0(p_Val2_1_fu_51_p0[25]),
        .O(tmp_product_i_125__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_126__2
       (.I0(p_Val2_1_fu_51_p0[24]),
        .O(tmp_product_i_126__2_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    tmp_product_i_13
       (.I0(rcReceiver_mul_43bkb_U1_n_62),
        .I1(tmp_product_i_44_n_5),
        .I2(tmp_product_i_47_n_4),
        .I3(tmp_product_i_45_n_5),
        .I4(tmp_product_i_50_n_4),
        .I5(rcReceiver_mul_43bkb_U1_n_64),
        .O(tmp_product_i_13_n_0));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    tmp_product_i_18
       (.I0(rcReceiver_mul_43bkb_U1_n_51),
        .I1(rcReceiver_mul_43bkb_U1_n_63),
        .I2(tmp_product_i_50_n_5),
        .I3(tmp_product_i_44_n_7),
        .I4(tmp_product_i_45_n_7),
        .I5(tmp_product_i_47_n_6),
        .O(tmp_product_i_18_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    tmp_product_i_19
       (.I0(rcReceiver_mul_43bkb_U1_n_52),
        .I1(tmp_product_i_44_n_7),
        .I2(tmp_product_i_47_n_6),
        .I3(tmp_product_i_45_n_7),
        .I4(tmp_product_i_50_n_6),
        .I5(rcReceiver_mul_43bkb_U1_n_58),
        .O(tmp_product_i_19_n_0));
  CARRY4 tmp_product_i_2
       (.CI(tmp_product_i_3_n_0),
        .CO({tmp_product_i_2_n_0,tmp_product_i_2_n_1,tmp_product_i_2_n_2,tmp_product_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({rcReceiver_mul_43bkb_U1_n_51,rcReceiver_mul_43bkb_U1_n_52,rcReceiver_mul_43bkb_U1_n_53,rcReceiver_mul_43bkb_U1_n_54}),
        .O({tmp_product_i_2_n_4,tmp_product_i_2_n_5,tmp_product_i_2_n_6,tmp_product_i_2_n_7}),
        .S({tmp_product_i_18_n_0,tmp_product_i_19_n_0,tmp_product_i_20_n_0,tmp_product_i_21_n_0}));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    tmp_product_i_20
       (.I0(rcReceiver_mul_43bkb_U1_n_53),
        .I1(rcReceiver_mul_43bkb_U1_n_57),
        .I2(tmp_product_i_50_n_7),
        .I3(tmp_product_i_58_n_4),
        .I4(tmp_product_i_57_n_5),
        .I5(tmp_product_i_56_n_5),
        .O(tmp_product_i_20_n_0));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    tmp_product_i_21
       (.I0(rcReceiver_mul_43bkb_U1_n_54),
        .I1(rcReceiver_mul_43bkb_U1_n_56),
        .I2(tmp_product_i_60_n_4),
        .I3(tmp_product_i_57_n_6),
        .I4(tmp_product_i_58_n_5),
        .I5(tmp_product_i_56_n_6),
        .O(tmp_product_i_21_n_0));
  (* HLUTNM = "lutpair52" *) 
  LUT4 #(
    .INIT(16'h8EA0)) 
    tmp_product_i_25
       (.I0(tmp_product_i_64_n_5),
        .I1(tmp_product_i_63_n_6),
        .I2(tmp_product_i_63_n_5),
        .I3(tmp_product_i_62_n_6),
        .O(tmp_product_i_25_n_0));
  LUT5 #(
    .INIT(32'h69969696)) 
    tmp_product_i_26
       (.I0(rcReceiver_mul_43bkb_U1_n_48),
        .I1(rcReceiver_mul_43bkb_U1_n_55),
        .I2(tmp_product_i_60_n_5),
        .I3(tmp_product_i_56_n_7),
        .I4(tmp_product_i_58_n_6),
        .O(tmp_product_i_26_n_0));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    tmp_product_i_27
       (.I0(rcReceiver_mul_43bkb_U1_n_49),
        .I1(tmp_product_i_58_n_6),
        .I2(tmp_product_i_56_n_7),
        .I3(tmp_product_i_60_n_6),
        .I4(tmp_product_i_58_n_7),
        .I5(tmp_product_i_62_n_4),
        .O(tmp_product_i_27_n_0));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    tmp_product_i_28
       (.I0(rcReceiver_mul_43bkb_U1_n_50),
        .I1(tmp_product_i_58_n_7),
        .I2(tmp_product_i_62_n_4),
        .I3(tmp_product_i_60_n_7),
        .I4(tmp_product_i_63_n_4),
        .I5(tmp_product_i_62_n_5),
        .O(tmp_product_i_28_n_0));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    tmp_product_i_29
       (.I0(tmp_product_i_25_n_0),
        .I1(tmp_product_i_63_n_4),
        .I2(tmp_product_i_62_n_5),
        .I3(tmp_product_i_64_n_4),
        .I4(tmp_product_i_63_n_5),
        .I5(tmp_product_i_62_n_6),
        .O(tmp_product_i_29_n_0));
  CARRY4 tmp_product_i_3
       (.CI(tmp_product_i_4_n_0),
        .CO({tmp_product_i_3_n_0,tmp_product_i_3_n_1,tmp_product_i_3_n_2,tmp_product_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({rcReceiver_mul_43bkb_U1_n_48,rcReceiver_mul_43bkb_U1_n_49,rcReceiver_mul_43bkb_U1_n_50,tmp_product_i_25_n_0}),
        .O({tmp_product_i_3_n_4,tmp_product_i_3_n_5,tmp_product_i_3_n_6,tmp_product_i_3_n_7}),
        .S({tmp_product_i_26_n_0,tmp_product_i_27_n_0,tmp_product_i_28_n_0,tmp_product_i_29_n_0}));
  (* HLUTNM = "lutpair51" *) 
  LUT4 #(
    .INIT(16'h8EA0)) 
    tmp_product_i_30
       (.I0(tmp_product_i_64_n_6),
        .I1(tmp_product_i_63_n_7),
        .I2(tmp_product_i_63_n_6),
        .I3(tmp_product_i_62_n_6),
        .O(tmp_product_i_30_n_0));
  (* HLUTNM = "lutpair50" *) 
  LUT3 #(
    .INIT(8'h20)) 
    tmp_product_i_31
       (.I0(tmp_product_i_66_n_4),
        .I1(tmp_product_i_63_n_7),
        .I2(tmp_product_i_62_n_6),
        .O(tmp_product_i_31_n_0));
  (* HLUTNM = "lutpair49" *) 
  LUT3 #(
    .INIT(8'h40)) 
    tmp_product_i_32
       (.I0(tmp_product_i_66_n_4),
        .I1(tmp_product_i_62_n_6),
        .I2(tmp_product_i_66_n_5),
        .O(tmp_product_i_32_n_0));
  (* HLUTNM = "lutpair48" *) 
  LUT3 #(
    .INIT(8'h40)) 
    tmp_product_i_33
       (.I0(tmp_product_i_66_n_5),
        .I1(tmp_product_i_62_n_6),
        .I2(tmp_product_i_66_n_6),
        .O(tmp_product_i_33_n_0));
  (* HLUTNM = "lutpair52" *) 
  LUT5 #(
    .INIT(32'h96A5695A)) 
    tmp_product_i_34
       (.I0(tmp_product_i_64_n_5),
        .I1(tmp_product_i_63_n_6),
        .I2(tmp_product_i_63_n_5),
        .I3(tmp_product_i_62_n_6),
        .I4(tmp_product_i_30_n_0),
        .O(tmp_product_i_34_n_0));
  (* HLUTNM = "lutpair51" *) 
  LUT5 #(
    .INIT(32'h96A5695A)) 
    tmp_product_i_35
       (.I0(tmp_product_i_64_n_6),
        .I1(tmp_product_i_63_n_7),
        .I2(tmp_product_i_63_n_6),
        .I3(tmp_product_i_62_n_6),
        .I4(tmp_product_i_31_n_0),
        .O(tmp_product_i_35_n_0));
  (* HLUTNM = "lutpair50" *) 
  LUT4 #(
    .INIT(16'h639C)) 
    tmp_product_i_36
       (.I0(tmp_product_i_66_n_4),
        .I1(tmp_product_i_63_n_7),
        .I2(tmp_product_i_62_n_6),
        .I3(tmp_product_i_32_n_0),
        .O(tmp_product_i_36_n_0));
  (* HLUTNM = "lutpair49" *) 
  LUT4 #(
    .INIT(16'h59A6)) 
    tmp_product_i_37
       (.I0(tmp_product_i_66_n_4),
        .I1(tmp_product_i_62_n_6),
        .I2(tmp_product_i_66_n_5),
        .I3(tmp_product_i_33_n_0),
        .O(tmp_product_i_37_n_0));
  (* HLUTNM = "lutpair48" *) 
  LUT3 #(
    .INIT(8'hA6)) 
    tmp_product_i_38
       (.I0(tmp_product_i_66_n_5),
        .I1(tmp_product_i_62_n_6),
        .I2(tmp_product_i_66_n_6),
        .O(tmp_product_i_38_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product_i_39
       (.I0(1'b0),
        .I1(tmp_product_i_66_n_6),
        .I2(tmp_product_i_62_n_6),
        .O(tmp_product_i_39_n_0));
  CARRY4 tmp_product_i_4
       (.CI(tmp_product_i_5_n_0),
        .CO({tmp_product_i_4_n_0,tmp_product_i_4_n_1,tmp_product_i_4_n_2,tmp_product_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product_i_30_n_0,tmp_product_i_31_n_0,tmp_product_i_32_n_0,tmp_product_i_33_n_0}),
        .O({tmp_product_i_4_n_4,tmp_product_i_4_n_5,tmp_product_i_4_n_6,tmp_product_i_4_n_7}),
        .S({tmp_product_i_34_n_0,tmp_product_i_35_n_0,tmp_product_i_36_n_0,tmp_product_i_37_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_40
       (.I0(1'b0),
        .I1(tmp_product_i_62_n_6),
        .O(tmp_product_i_40_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_41
       (.I0(1'b0),
        .I1(tmp_product_i_62_n_6),
        .O(tmp_product_i_41_n_0));
  CARRY4 tmp_product_i_42
       (.CI(tmp_product_i_50_n_0),
        .CO({NLW_tmp_product_i_42_CO_UNCONNECTED[3],tmp_product_i_42_n_1,NLW_tmp_product_i_42_CO_UNCONNECTED[1],tmp_product_i_42_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_Val2_1_fu_51_p0[26:25]}),
        .O({NLW_tmp_product_i_42_O_UNCONNECTED[3:2],tmp_product_i_42_n_6,tmp_product_i_42_n_7}),
        .S({1'b0,1'b1,rcReceiver_mul_43bkb_U1_n_79,rcReceiver_mul_43bkb_U1_n_80}));
  CARRY4 tmp_product_i_43
       (.CI(tmp_product_i_47_n_0),
        .CO({tmp_product_i_43_n_0,tmp_product_i_43_n_1,tmp_product_i_43_n_2,tmp_product_i_43_n_3}),
        .CYINIT(1'b0),
        .DI(p_Val2_1_fu_51_p0[22:19]),
        .O({tmp_product_i_43_n_4,tmp_product_i_43_n_5,tmp_product_i_43_n_6,tmp_product_i_43_n_7}),
        .S({tmp_product_i_69_n_0,tmp_product_i_70_n_0,tmp_product_i_71_n_0,tmp_product_i_72_n_0}));
  CARRY4 tmp_product_i_44
       (.CI(tmp_product_i_57_n_0),
        .CO({tmp_product_i_44_n_0,tmp_product_i_44_n_1,tmp_product_i_44_n_2,tmp_product_i_44_n_3}),
        .CYINIT(1'b0),
        .DI(p_Val2_1_fu_51_p0[19:16]),
        .O({tmp_product_i_44_n_4,tmp_product_i_44_n_5,tmp_product_i_44_n_6,tmp_product_i_44_n_7}),
        .S({rcReceiver_mul_43bkb_U1_n_6,rcReceiver_mul_43bkb_U1_n_7,rcReceiver_mul_43bkb_U1_n_8,rcReceiver_mul_43bkb_U1_n_9}));
  CARRY4 tmp_product_i_45
       (.CI(tmp_product_i_56_n_0),
        .CO({tmp_product_i_45_n_0,tmp_product_i_45_n_1,tmp_product_i_45_n_2,tmp_product_i_45_n_3}),
        .CYINIT(1'b0),
        .DI(p_Val2_1_fu_51_p0[22:19]),
        .O({tmp_product_i_45_n_4,tmp_product_i_45_n_5,tmp_product_i_45_n_6,tmp_product_i_45_n_7}),
        .S({rcReceiver_mul_43bkb_U1_n_34,rcReceiver_mul_43bkb_U1_n_35,rcReceiver_mul_43bkb_U1_n_36,rcReceiver_mul_43bkb_U1_n_37}));
  CARRY4 tmp_product_i_47
       (.CI(1'b0),
        .CO({tmp_product_i_47_n_0,tmp_product_i_47_n_1,tmp_product_i_47_n_2,tmp_product_i_47_n_3}),
        .CYINIT(1'b0),
        .DI({p_Val2_1_fu_51_p0[18:16],1'b0}),
        .O({tmp_product_i_47_n_4,tmp_product_i_47_n_5,tmp_product_i_47_n_6,tmp_product_i_47_n_7}),
        .S({tmp_product_i_81_n_0,tmp_product_i_82_n_0,tmp_product_i_83_n_0,tmp_product_i_84_n_7}));
  CARRY4 tmp_product_i_5
       (.CI(tmp_product__1_i_1_n_0),
        .CO({tmp_product_i_5_n_0,tmp_product_i_5_n_1,tmp_product_i_5_n_2,tmp_product_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({tmp_product_i_5_n_4,tmp_product_i_5_n_5,tmp_product_i_5_n_6,tmp_product_i_5_n_7}),
        .S({tmp_product_i_38_n_0,tmp_product_i_39_n_0,tmp_product_i_40_n_0,tmp_product_i_41_n_0}));
  CARRY4 tmp_product_i_50
       (.CI(tmp_product_i_60_n_0),
        .CO({tmp_product_i_50_n_0,tmp_product_i_50_n_1,tmp_product_i_50_n_2,tmp_product_i_50_n_3}),
        .CYINIT(1'b0),
        .DI(p_Val2_1_fu_51_p0[24:21]),
        .O({tmp_product_i_50_n_4,tmp_product_i_50_n_5,tmp_product_i_50_n_6,tmp_product_i_50_n_7}),
        .S({rcReceiver_mul_43bkb_U1_n_18,rcReceiver_mul_43bkb_U1_n_19,rcReceiver_mul_43bkb_U1_n_20,rcReceiver_mul_43bkb_U1_n_21}));
  CARRY4 tmp_product_i_53
       (.CI(tmp_product_i_45_n_0),
        .CO({tmp_product_i_53_n_0,tmp_product_i_53_n_1,tmp_product_i_53_n_2,tmp_product_i_53_n_3}),
        .CYINIT(1'b0),
        .DI(p_Val2_1_fu_51_p0[26:23]),
        .O({tmp_product_i_53_n_4,tmp_product_i_53_n_5,tmp_product_i_53_n_6,tmp_product_i_53_n_7}),
        .S({rcReceiver_mul_43bkb_U1_n_38,rcReceiver_mul_43bkb_U1_n_39,rcReceiver_mul_43bkb_U1_n_40,rcReceiver_mul_43bkb_U1_n_41}));
  CARRY4 tmp_product_i_54
       (.CI(tmp_product_i_44_n_0),
        .CO({tmp_product_i_54_n_0,tmp_product_i_54_n_1,tmp_product_i_54_n_2,tmp_product_i_54_n_3}),
        .CYINIT(1'b0),
        .DI(p_Val2_1_fu_51_p0[23:20]),
        .O({tmp_product_i_54_n_4,tmp_product_i_54_n_5,tmp_product_i_54_n_6,tmp_product_i_54_n_7}),
        .S({rcReceiver_mul_43bkb_U1_n_14,rcReceiver_mul_43bkb_U1_n_15,rcReceiver_mul_43bkb_U1_n_16,rcReceiver_mul_43bkb_U1_n_17}));
  CARRY4 tmp_product_i_56
       (.CI(tmp_product_i_62_n_0),
        .CO({tmp_product_i_56_n_0,tmp_product_i_56_n_1,tmp_product_i_56_n_2,tmp_product_i_56_n_3}),
        .CYINIT(1'b0),
        .DI({p_Val2_1_fu_51_p0[18:16],1'b0}),
        .O({tmp_product_i_56_n_4,tmp_product_i_56_n_5,tmp_product_i_56_n_6,tmp_product_i_56_n_7}),
        .S({rcReceiver_mul_43bkb_U1_n_30,rcReceiver_mul_43bkb_U1_n_31,rcReceiver_mul_43bkb_U1_n_32,rcReceiver_mul_43bkb_U1_n_33}));
  CARRY4 tmp_product_i_57
       (.CI(1'b0),
        .CO({tmp_product_i_57_n_0,tmp_product_i_57_n_1,tmp_product_i_57_n_2,tmp_product_i_57_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({tmp_product_i_57_n_4,tmp_product_i_57_n_5,tmp_product_i_57_n_6,NLW_tmp_product_i_57_O_UNCONNECTED[0]}),
        .S({rcReceiver_mul_43bkb_U1_n_42,rcReceiver_mul_43bkb_U1_n_43,rcReceiver_mul_43bkb_U1_n_44,1'b1}));
  CARRY4 tmp_product_i_58
       (.CI(tmp_product_i_63_n_0),
        .CO({tmp_product_i_58_n_0,tmp_product_i_58_n_1,tmp_product_i_58_n_2,tmp_product_i_58_n_3}),
        .CYINIT(1'b0),
        .DI(p_Val2_1_fu_51_p0[23:20]),
        .O({tmp_product_i_58_n_4,tmp_product_i_58_n_5,tmp_product_i_58_n_6,tmp_product_i_58_n_7}),
        .S({rcReceiver_mul_43bkb_U1_n_26,rcReceiver_mul_43bkb_U1_n_27,rcReceiver_mul_43bkb_U1_n_28,rcReceiver_mul_43bkb_U1_n_29}));
  CARRY4 tmp_product_i_60
       (.CI(tmp_product_i_64_n_0),
        .CO({tmp_product_i_60_n_0,tmp_product_i_60_n_1,tmp_product_i_60_n_2,tmp_product_i_60_n_3}),
        .CYINIT(1'b0),
        .DI(p_Val2_1_fu_51_p0[20:17]),
        .O({tmp_product_i_60_n_4,tmp_product_i_60_n_5,tmp_product_i_60_n_6,tmp_product_i_60_n_7}),
        .S({rcReceiver_mul_43bkb_U1_n_10,rcReceiver_mul_43bkb_U1_n_11,rcReceiver_mul_43bkb_U1_n_12,rcReceiver_mul_43bkb_U1_n_13}));
  CARRY4 tmp_product_i_62
       (.CI(1'b0),
        .CO({tmp_product_i_62_n_0,tmp_product_i_62_n_1,tmp_product_i_62_n_2,tmp_product_i_62_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({tmp_product_i_62_n_4,tmp_product_i_62_n_5,tmp_product_i_62_n_6,NLW_tmp_product_i_62_O_UNCONNECTED[0]}),
        .S({rcReceiver_mul_43bkb_U1_n_81,rcReceiver_mul_43bkb_U1_n_82,1'b1,1'b0}));
  CARRY4 tmp_product_i_63
       (.CI(tmp_product_i_66_n_0),
        .CO({tmp_product_i_63_n_0,tmp_product_i_63_n_1,tmp_product_i_63_n_2,tmp_product_i_63_n_3}),
        .CYINIT(1'b0),
        .DI(p_Val2_1_fu_51_p0[19:16]),
        .O({tmp_product_i_63_n_4,tmp_product_i_63_n_5,tmp_product_i_63_n_6,tmp_product_i_63_n_7}),
        .S({rcReceiver_mul_43bkb_U1_n_22,rcReceiver_mul_43bkb_U1_n_23,rcReceiver_mul_43bkb_U1_n_24,rcReceiver_mul_43bkb_U1_n_25}));
  CARRY4 tmp_product_i_64
       (.CI(1'b0),
        .CO({tmp_product_i_64_n_0,tmp_product_i_64_n_1,tmp_product_i_64_n_2,tmp_product_i_64_n_3}),
        .CYINIT(1'b1),
        .DI({p_Val2_1_fu_51_p0[16],1'b0,1'b0,1'b0}),
        .O({tmp_product_i_64_n_4,tmp_product_i_64_n_5,tmp_product_i_64_n_6,NLW_tmp_product_i_64_O_UNCONNECTED[0]}),
        .S({rcReceiver_mul_43bkb_U1_n_3,rcReceiver_mul_43bkb_U1_n_4,rcReceiver_mul_43bkb_U1_n_5,1'b1}));
  CARRY4 tmp_product_i_66
       (.CI(1'b0),
        .CO({tmp_product_i_66_n_0,tmp_product_i_66_n_1,tmp_product_i_66_n_2,tmp_product_i_66_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({tmp_product_i_66_n_4,tmp_product_i_66_n_5,tmp_product_i_66_n_6,NLW_tmp_product_i_66_O_UNCONNECTED[0]}),
        .S({rcReceiver_mul_43bkb_U1_n_76,rcReceiver_mul_43bkb_U1_n_77,rcReceiver_mul_43bkb_U1_n_78,1'b1}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_69
       (.I0(p_Val2_1_fu_51_p0[22]),
        .I1(tmp_product_i_84_n_4),
        .O(tmp_product_i_69_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_70
       (.I0(p_Val2_1_fu_51_p0[21]),
        .I1(tmp_product_i_84_n_4),
        .O(tmp_product_i_70_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_71
       (.I0(p_Val2_1_fu_51_p0[20]),
        .I1(tmp_product_i_84_n_4),
        .O(tmp_product_i_71_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_72
       (.I0(p_Val2_1_fu_51_p0[19]),
        .I1(tmp_product_i_84_n_4),
        .O(tmp_product_i_72_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_81
       (.I0(p_Val2_1_fu_51_p0[18]),
        .I1(tmp_product_i_84_n_4),
        .O(tmp_product_i_81_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_82
       (.I0(p_Val2_1_fu_51_p0[17]),
        .I1(tmp_product_i_84_n_5),
        .O(tmp_product_i_82_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_83
       (.I0(p_Val2_1_fu_51_p0[16]),
        .I1(tmp_product_i_84_n_6),
        .O(tmp_product_i_83_n_0));
  CARRY4 tmp_product_i_84
       (.CI(tmp_product_i_58_n_0),
        .CO({NLW_tmp_product_i_84_CO_UNCONNECTED[3],tmp_product_i_84_n_1,tmp_product_i_84_n_2,tmp_product_i_84_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,p_Val2_1_fu_51_p0[26:24]}),
        .O({tmp_product_i_84_n_4,tmp_product_i_84_n_5,tmp_product_i_84_n_6,tmp_product_i_84_n_7}),
        .S({1'b1,tmp_product_i_124__2_n_0,tmp_product_i_125__2_n_0,tmp_product_i_126__2_n_0}));
  FDRE \x_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_scaleRange_fu_947_ap_ce),
        .D(D[0]),
        .Q(x_int_reg[0]),
        .R(\ap_CS_iter0_fsm_reg[14] ));
  FDRE \x_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(grp_scaleRange_fu_947_ap_ce),
        .D(D[7]),
        .Q(x_int_reg[10]),
        .R(1'b0));
  FDRE \x_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_scaleRange_fu_947_ap_ce),
        .D(D[1]),
        .Q(x_int_reg[1]),
        .R(\ap_CS_iter0_fsm_reg[14] ));
  FDRE \x_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_scaleRange_fu_947_ap_ce),
        .D(D[2]),
        .Q(x_int_reg[2]),
        .R(\ap_CS_iter0_fsm_reg[14] ));
  FDRE \x_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_scaleRange_fu_947_ap_ce),
        .D(x[0]),
        .Q(x_int_reg[3]),
        .R(1'b0));
  FDRE \x_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_scaleRange_fu_947_ap_ce),
        .D(D[3]),
        .Q(x_int_reg[4]),
        .R(\ap_CS_iter0_fsm_reg[14] ));
  FDRE \x_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_scaleRange_fu_947_ap_ce),
        .D(D[4]),
        .Q(x_int_reg[5]),
        .R(\ap_CS_iter0_fsm_reg[14] ));
  FDRE \x_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_scaleRange_fu_947_ap_ce),
        .D(x[1]),
        .Q(x_int_reg[6]),
        .R(1'b0));
  FDRE \x_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_scaleRange_fu_947_ap_ce),
        .D(x[2]),
        .Q(x_int_reg[7]),
        .R(1'b0));
  FDRE \x_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(grp_scaleRange_fu_947_ap_ce),
        .D(D[5]),
        .Q(x_int_reg[8]),
        .R(1'b0));
  FDRE \x_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(grp_scaleRange_fu_947_ap_ce),
        .D(D[6]),
        .Q(x_int_reg[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "scaleRange" *) 
module design_1_rcReceiver_0_0_scaleRange_3
   (x_int_reg,
    D,
    grp_scaleRange_fu_957_ap_ce,
    ap_clk,
    \channels_16_reg[0] ,
    \ap_CS_iter1_fsm_reg[2] );
  output [1:0]x_int_reg;
  output [12:0]D;
  input grp_scaleRange_fu_957_ap_ce;
  input ap_clk;
  input \channels_16_reg[0] ;
  input \ap_CS_iter1_fsm_reg[2] ;

  wire [16:16]A;
  wire [12:0]D;
  wire \ap_CS_iter1_fsm_reg[2] ;
  wire ap_ce_reg;
  wire ap_clk;
  wire [12:0]ap_return_int_reg;
  wire \channels_16_reg[0] ;
  wire grp_scaleRange_fu_957_ap_ce;
  wire [6:6]p_0_in;
  wire [26:22]p_Val2_1_fu_51_p0;
  wire \r_V_reg_94[24]_i_1__3_n_0 ;
  wire \r_V_reg_94[26]_i_1__3_n_0 ;
  wire [85:73]\rcReceiver_mul_43bkb_MulnS_0_U/p_reg__2 ;
  wire rcReceiver_mul_43bkb_U1_n_0;
  wire rcReceiver_mul_43bkb_U1_n_1;
  wire rcReceiver_mul_43bkb_U1_n_10;
  wire rcReceiver_mul_43bkb_U1_n_11;
  wire rcReceiver_mul_43bkb_U1_n_12;
  wire rcReceiver_mul_43bkb_U1_n_13;
  wire rcReceiver_mul_43bkb_U1_n_14;
  wire rcReceiver_mul_43bkb_U1_n_15;
  wire rcReceiver_mul_43bkb_U1_n_16;
  wire rcReceiver_mul_43bkb_U1_n_17;
  wire rcReceiver_mul_43bkb_U1_n_18;
  wire rcReceiver_mul_43bkb_U1_n_19;
  wire rcReceiver_mul_43bkb_U1_n_2;
  wire rcReceiver_mul_43bkb_U1_n_20;
  wire rcReceiver_mul_43bkb_U1_n_21;
  wire rcReceiver_mul_43bkb_U1_n_22;
  wire rcReceiver_mul_43bkb_U1_n_23;
  wire rcReceiver_mul_43bkb_U1_n_24;
  wire rcReceiver_mul_43bkb_U1_n_25;
  wire rcReceiver_mul_43bkb_U1_n_26;
  wire rcReceiver_mul_43bkb_U1_n_27;
  wire rcReceiver_mul_43bkb_U1_n_28;
  wire rcReceiver_mul_43bkb_U1_n_29;
  wire rcReceiver_mul_43bkb_U1_n_3;
  wire rcReceiver_mul_43bkb_U1_n_30;
  wire rcReceiver_mul_43bkb_U1_n_31;
  wire rcReceiver_mul_43bkb_U1_n_32;
  wire rcReceiver_mul_43bkb_U1_n_33;
  wire rcReceiver_mul_43bkb_U1_n_34;
  wire rcReceiver_mul_43bkb_U1_n_35;
  wire rcReceiver_mul_43bkb_U1_n_36;
  wire rcReceiver_mul_43bkb_U1_n_37;
  wire rcReceiver_mul_43bkb_U1_n_38;
  wire rcReceiver_mul_43bkb_U1_n_39;
  wire rcReceiver_mul_43bkb_U1_n_4;
  wire rcReceiver_mul_43bkb_U1_n_40;
  wire rcReceiver_mul_43bkb_U1_n_41;
  wire rcReceiver_mul_43bkb_U1_n_42;
  wire rcReceiver_mul_43bkb_U1_n_5;
  wire rcReceiver_mul_43bkb_U1_n_6;
  wire rcReceiver_mul_43bkb_U1_n_7;
  wire rcReceiver_mul_43bkb_U1_n_8;
  wire rcReceiver_mul_43bkb_U1_n_9;
  wire tmp_product__0_i_10_n_0;
  wire tmp_product__0_i_11_n_0;
  wire tmp_product__0_i_12_n_0;
  wire tmp_product__0_i_13_n_0;
  wire tmp_product__0_i_14_n_0;
  wire tmp_product__0_i_14_n_2;
  wire tmp_product__0_i_14_n_3;
  wire tmp_product__0_i_14_n_5;
  wire tmp_product__0_i_14_n_6;
  wire tmp_product__0_i_14_n_7;
  wire tmp_product__0_i_15_n_2;
  wire tmp_product__0_i_15_n_3;
  wire tmp_product__0_i_15_n_5;
  wire tmp_product__0_i_15_n_6;
  wire tmp_product__0_i_15_n_7;
  wire tmp_product__0_i_16_n_0;
  wire tmp_product__0_i_16_n_2;
  wire tmp_product__0_i_16_n_3;
  wire tmp_product__0_i_16_n_5;
  wire tmp_product__0_i_16_n_6;
  wire tmp_product__0_i_16_n_7;
  wire tmp_product__0_i_19_n_0;
  wire tmp_product__0_i_19_n_1;
  wire tmp_product__0_i_19_n_2;
  wire tmp_product__0_i_19_n_3;
  wire tmp_product__0_i_19_n_4;
  wire tmp_product__0_i_19_n_5;
  wire tmp_product__0_i_19_n_6;
  wire tmp_product__0_i_1_n_3;
  wire tmp_product__0_i_1_n_6;
  wire tmp_product__0_i_1_n_7;
  wire tmp_product__0_i_27_n_0;
  wire tmp_product__0_i_28_n_0;
  wire tmp_product__0_i_2_n_0;
  wire tmp_product__0_i_2_n_1;
  wire tmp_product__0_i_2_n_2;
  wire tmp_product__0_i_2_n_3;
  wire tmp_product__0_i_2_n_4;
  wire tmp_product__0_i_2_n_5;
  wire tmp_product__0_i_2_n_6;
  wire tmp_product__0_i_2_n_7;
  wire tmp_product__0_i_5_n_0;
  wire tmp_product__1_i_1_n_0;
  wire tmp_product__1_i_1_n_1;
  wire tmp_product__1_i_1_n_2;
  wire tmp_product__1_i_1_n_3;
  wire tmp_product__1_i_2_n_0;
  wire tmp_product__1_i_2_n_1;
  wire tmp_product__1_i_2_n_2;
  wire tmp_product__1_i_2_n_3;
  wire tmp_product__1_i_3_n_0;
  wire tmp_product__1_i_4_n_0;
  wire tmp_product__1_i_5_n_0;
  wire tmp_product__1_i_6_n_0;
  wire tmp_product__1_i_7_n_0;
  wire tmp_product__1_i_8_n_0;
  wire tmp_product_i_10_n_0;
  wire tmp_product_i_11_n_0;
  wire tmp_product_i_12_n_0;
  wire tmp_product_i_13_n_0;
  wire tmp_product_i_15_n_0;
  wire tmp_product_i_16_n_0;
  wire tmp_product_i_17_n_0;
  wire tmp_product_i_18_n_0;
  wire tmp_product_i_19_n_0;
  wire tmp_product_i_1_n_0;
  wire tmp_product_i_1_n_1;
  wire tmp_product_i_1_n_2;
  wire tmp_product_i_1_n_3;
  wire tmp_product_i_1_n_4;
  wire tmp_product_i_1_n_5;
  wire tmp_product_i_1_n_6;
  wire tmp_product_i_1_n_7;
  wire tmp_product_i_20_n_0;
  wire tmp_product_i_21_n_0;
  wire tmp_product_i_22_n_0;
  wire tmp_product_i_23_n_0;
  wire tmp_product_i_24_n_0;
  wire tmp_product_i_25_n_0;
  wire tmp_product_i_26_n_0;
  wire tmp_product_i_27_n_0;
  wire tmp_product_i_28_n_0;
  wire tmp_product_i_29_n_0;
  wire tmp_product_i_2_n_0;
  wire tmp_product_i_2_n_1;
  wire tmp_product_i_2_n_2;
  wire tmp_product_i_2_n_3;
  wire tmp_product_i_2_n_4;
  wire tmp_product_i_2_n_5;
  wire tmp_product_i_2_n_6;
  wire tmp_product_i_2_n_7;
  wire tmp_product_i_30_n_0;
  wire tmp_product_i_31_n_0;
  wire tmp_product_i_32_n_0;
  wire tmp_product_i_33_n_0;
  wire tmp_product_i_34_n_0;
  wire tmp_product_i_35_n_0;
  wire tmp_product_i_36_n_1;
  wire tmp_product_i_36_n_3;
  wire tmp_product_i_36_n_6;
  wire tmp_product_i_36_n_7;
  wire tmp_product_i_37_n_1;
  wire tmp_product_i_37_n_3;
  wire tmp_product_i_37_n_6;
  wire tmp_product_i_38_n_0;
  wire tmp_product_i_38_n_1;
  wire tmp_product_i_38_n_2;
  wire tmp_product_i_38_n_3;
  wire tmp_product_i_38_n_4;
  wire tmp_product_i_38_n_5;
  wire tmp_product_i_38_n_6;
  wire tmp_product_i_39_n_1;
  wire tmp_product_i_39_n_2;
  wire tmp_product_i_39_n_3;
  wire tmp_product_i_39_n_4;
  wire tmp_product_i_39_n_5;
  wire tmp_product_i_39_n_6;
  wire tmp_product_i_39_n_7;
  wire tmp_product_i_3_n_0;
  wire tmp_product_i_3_n_1;
  wire tmp_product_i_3_n_2;
  wire tmp_product_i_3_n_3;
  wire tmp_product_i_3_n_4;
  wire tmp_product_i_3_n_5;
  wire tmp_product_i_3_n_6;
  wire tmp_product_i_3_n_7;
  wire tmp_product_i_40_n_0;
  wire tmp_product_i_40_n_1;
  wire tmp_product_i_40_n_2;
  wire tmp_product_i_40_n_3;
  wire tmp_product_i_40_n_4;
  wire tmp_product_i_40_n_5;
  wire tmp_product_i_40_n_6;
  wire tmp_product_i_40_n_7;
  wire tmp_product_i_41_n_0;
  wire tmp_product_i_41_n_2;
  wire tmp_product_i_41_n_3;
  wire tmp_product_i_41_n_5;
  wire tmp_product_i_41_n_6;
  wire tmp_product_i_42_n_0;
  wire tmp_product_i_42_n_1;
  wire tmp_product_i_42_n_2;
  wire tmp_product_i_42_n_3;
  wire tmp_product_i_42_n_4;
  wire tmp_product_i_42_n_5;
  wire tmp_product_i_42_n_6;
  wire tmp_product_i_46_n_1;
  wire tmp_product_i_46_n_3;
  wire tmp_product_i_46_n_6;
  wire tmp_product_i_47_n_0;
  wire tmp_product_i_47_n_1;
  wire tmp_product_i_47_n_2;
  wire tmp_product_i_47_n_3;
  wire tmp_product_i_47_n_4;
  wire tmp_product_i_47_n_5;
  wire tmp_product_i_47_n_6;
  wire tmp_product_i_48_n_1;
  wire tmp_product_i_48_n_3;
  wire tmp_product_i_48_n_6;
  wire tmp_product_i_4_n_0;
  wire tmp_product_i_4_n_1;
  wire tmp_product_i_4_n_2;
  wire tmp_product_i_4_n_3;
  wire tmp_product_i_4_n_4;
  wire tmp_product_i_4_n_5;
  wire tmp_product_i_4_n_6;
  wire tmp_product_i_4_n_7;
  wire tmp_product_i_51__3_n_0;
  wire tmp_product_i_58_n_0;
  wire tmp_product_i_59_n_0;
  wire tmp_product_i_5_n_0;
  wire tmp_product_i_5_n_1;
  wire tmp_product_i_5_n_2;
  wire tmp_product_i_5_n_3;
  wire tmp_product_i_5_n_4;
  wire tmp_product_i_5_n_5;
  wire tmp_product_i_5_n_6;
  wire tmp_product_i_5_n_7;
  wire tmp_product_i_64_n_0;
  wire tmp_product_i_68__3_n_0;
  wire [1:0]x_int_reg;
  wire [3:1]NLW_tmp_product__0_i_1_CO_UNCONNECTED;
  wire [3:2]NLW_tmp_product__0_i_1_O_UNCONNECTED;
  wire [2:2]NLW_tmp_product__0_i_14_CO_UNCONNECTED;
  wire [3:3]NLW_tmp_product__0_i_14_O_UNCONNECTED;
  wire [3:2]NLW_tmp_product__0_i_15_CO_UNCONNECTED;
  wire [3:3]NLW_tmp_product__0_i_15_O_UNCONNECTED;
  wire [2:2]NLW_tmp_product__0_i_16_CO_UNCONNECTED;
  wire [3:3]NLW_tmp_product__0_i_16_O_UNCONNECTED;
  wire [0:0]NLW_tmp_product__0_i_19_O_UNCONNECTED;
  wire [2:0]NLW_tmp_product__1_i_1_O_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_i_2_O_UNCONNECTED;
  wire [3:1]NLW_tmp_product_i_36_CO_UNCONNECTED;
  wire [3:2]NLW_tmp_product_i_36_O_UNCONNECTED;
  wire [3:1]NLW_tmp_product_i_37_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_product_i_37_O_UNCONNECTED;
  wire [0:0]NLW_tmp_product_i_38_O_UNCONNECTED;
  wire [3:3]NLW_tmp_product_i_39_CO_UNCONNECTED;
  wire [2:2]NLW_tmp_product_i_41_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_product_i_41_O_UNCONNECTED;
  wire [0:0]NLW_tmp_product_i_42_O_UNCONNECTED;
  wire [3:1]NLW_tmp_product_i_46_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_product_i_46_O_UNCONNECTED;
  wire [0:0]NLW_tmp_product_i_47_O_UNCONNECTED;
  wire [3:1]NLW_tmp_product_i_48_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_product_i_48_O_UNCONNECTED;

  FDRE ap_ce_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_scaleRange_fu_957_ap_ce),
        .Q(ap_ce_reg),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\rcReceiver_mul_43bkb_MulnS_0_U/p_reg__2 [73]),
        .Q(ap_return_int_reg[0]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\rcReceiver_mul_43bkb_MulnS_0_U/p_reg__2 [83]),
        .Q(ap_return_int_reg[10]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\rcReceiver_mul_43bkb_MulnS_0_U/p_reg__2 [84]),
        .Q(ap_return_int_reg[11]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\rcReceiver_mul_43bkb_MulnS_0_U/p_reg__2 [85]),
        .Q(ap_return_int_reg[12]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\rcReceiver_mul_43bkb_MulnS_0_U/p_reg__2 [74]),
        .Q(ap_return_int_reg[1]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\rcReceiver_mul_43bkb_MulnS_0_U/p_reg__2 [75]),
        .Q(ap_return_int_reg[2]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\rcReceiver_mul_43bkb_MulnS_0_U/p_reg__2 [76]),
        .Q(ap_return_int_reg[3]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\rcReceiver_mul_43bkb_MulnS_0_U/p_reg__2 [77]),
        .Q(ap_return_int_reg[4]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\rcReceiver_mul_43bkb_MulnS_0_U/p_reg__2 [78]),
        .Q(ap_return_int_reg[5]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\rcReceiver_mul_43bkb_MulnS_0_U/p_reg__2 [79]),
        .Q(ap_return_int_reg[6]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\rcReceiver_mul_43bkb_MulnS_0_U/p_reg__2 [80]),
        .Q(ap_return_int_reg[7]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\rcReceiver_mul_43bkb_MulnS_0_U/p_reg__2 [81]),
        .Q(ap_return_int_reg[8]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\rcReceiver_mul_43bkb_MulnS_0_U/p_reg__2 [82]),
        .Q(ap_return_int_reg[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    r_V_fu_42_p2
       (.I0(x_int_reg[0]),
        .O(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_reg_94[24]_i_1__3 
       (.I0(x_int_reg[0]),
        .I1(x_int_reg[1]),
        .O(\r_V_reg_94[24]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'hD)) 
    \r_V_reg_94[26]_i_1__3 
       (.I0(x_int_reg[0]),
        .I1(x_int_reg[1]),
        .O(\r_V_reg_94[26]_i_1__3_n_0 ));
  FDRE \r_V_reg_94_reg[22] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in),
        .Q(p_Val2_1_fu_51_p0[22]),
        .R(1'b0));
  FDRE \r_V_reg_94_reg[24] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\r_V_reg_94[24]_i_1__3_n_0 ),
        .Q(p_Val2_1_fu_51_p0[24]),
        .R(1'b0));
  FDRE \r_V_reg_94_reg[26] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\r_V_reg_94[26]_i_1__3_n_0 ),
        .Q(p_Val2_1_fu_51_p0[26]),
        .R(1'b0));
  design_1_rcReceiver_0_0_rcReceiver_mul_43bkb rcReceiver_mul_43bkb_U1
       (.A({tmp_product_i_1_n_7,tmp_product_i_2_n_4,tmp_product_i_2_n_5,tmp_product_i_2_n_6,tmp_product_i_2_n_7,tmp_product_i_3_n_4,tmp_product_i_3_n_5,tmp_product_i_3_n_6,tmp_product_i_3_n_7,tmp_product_i_4_n_4,tmp_product_i_4_n_5,tmp_product_i_4_n_6,tmp_product_i_4_n_7,tmp_product_i_5_n_4,tmp_product_i_5_n_5,tmp_product_i_5_n_6,tmp_product_i_5_n_7}),
        .B({tmp_product__0_i_1_n_6,tmp_product__0_i_1_n_7,tmp_product__0_i_2_n_4,tmp_product__0_i_2_n_5,tmp_product__0_i_2_n_6,tmp_product__0_i_2_n_7,tmp_product_i_1_n_4,tmp_product_i_1_n_5,tmp_product_i_1_n_6}),
        .CO(tmp_product__0_i_16_n_0),
        .D(D),
        .DI(rcReceiver_mul_43bkb_U1_n_18),
        .O(A),
        .Q({p_Val2_1_fu_51_p0[26],p_Val2_1_fu_51_p0[24],p_Val2_1_fu_51_p0[22]}),
        .S({rcReceiver_mul_43bkb_U1_n_3,rcReceiver_mul_43bkb_U1_n_4,rcReceiver_mul_43bkb_U1_n_5}),
        .ap_ce_reg(ap_ce_reg),
        .ap_clk(ap_clk),
        .\ap_return_int_reg_reg[12] (\rcReceiver_mul_43bkb_MulnS_0_U/p_reg__2 ),
        .\ap_return_int_reg_reg[12]_0 (ap_return_int_reg),
        .p_reg__1(rcReceiver_mul_43bkb_U1_n_0),
        .p_reg__1_0(rcReceiver_mul_43bkb_U1_n_1),
        .p_reg__1_1(rcReceiver_mul_43bkb_U1_n_2),
        .p_reg__1_10(rcReceiver_mul_43bkb_U1_n_30),
        .p_reg__1_11(rcReceiver_mul_43bkb_U1_n_31),
        .p_reg__1_12(rcReceiver_mul_43bkb_U1_n_32),
        .p_reg__1_13(rcReceiver_mul_43bkb_U1_n_33),
        .p_reg__1_14({rcReceiver_mul_43bkb_U1_n_34,rcReceiver_mul_43bkb_U1_n_35,rcReceiver_mul_43bkb_U1_n_36}),
        .p_reg__1_15({rcReceiver_mul_43bkb_U1_n_37,rcReceiver_mul_43bkb_U1_n_38}),
        .p_reg__1_16(rcReceiver_mul_43bkb_U1_n_39),
        .p_reg__1_17({rcReceiver_mul_43bkb_U1_n_40,rcReceiver_mul_43bkb_U1_n_41,rcReceiver_mul_43bkb_U1_n_42}),
        .p_reg__1_2({rcReceiver_mul_43bkb_U1_n_6,rcReceiver_mul_43bkb_U1_n_7,rcReceiver_mul_43bkb_U1_n_8}),
        .p_reg__1_3({rcReceiver_mul_43bkb_U1_n_12,rcReceiver_mul_43bkb_U1_n_13,rcReceiver_mul_43bkb_U1_n_14}),
        .p_reg__1_4({rcReceiver_mul_43bkb_U1_n_15,rcReceiver_mul_43bkb_U1_n_16,rcReceiver_mul_43bkb_U1_n_17}),
        .p_reg__1_5({rcReceiver_mul_43bkb_U1_n_19,rcReceiver_mul_43bkb_U1_n_20,rcReceiver_mul_43bkb_U1_n_21,rcReceiver_mul_43bkb_U1_n_22}),
        .p_reg__1_6(rcReceiver_mul_43bkb_U1_n_23),
        .p_reg__1_7(rcReceiver_mul_43bkb_U1_n_24),
        .p_reg__1_8({rcReceiver_mul_43bkb_U1_n_25,rcReceiver_mul_43bkb_U1_n_26,rcReceiver_mul_43bkb_U1_n_27,rcReceiver_mul_43bkb_U1_n_28}),
        .p_reg__1_9(rcReceiver_mul_43bkb_U1_n_29),
        .p_reg__2({rcReceiver_mul_43bkb_U1_n_9,rcReceiver_mul_43bkb_U1_n_10,rcReceiver_mul_43bkb_U1_n_11}),
        .\r_V_reg_94_reg[22] ({tmp_product_i_41_n_5,tmp_product_i_41_n_6}),
        .\r_V_reg_94_reg[22]_0 (tmp_product_i_41_n_0),
        .\r_V_reg_94_reg[22]_1 ({tmp_product_i_38_n_4,tmp_product_i_38_n_5,tmp_product_i_38_n_6}),
        .\r_V_reg_94_reg[22]_2 (tmp_product_i_37_n_6),
        .\r_V_reg_94_reg[22]_3 (tmp_product_i_37_n_1),
        .\r_V_reg_94_reg[22]_4 ({tmp_product__0_i_19_n_4,tmp_product__0_i_19_n_5,tmp_product__0_i_19_n_6}),
        .\r_V_reg_94_reg[24] ({tmp_product_i_40_n_4,tmp_product_i_40_n_5,tmp_product_i_40_n_6,tmp_product_i_40_n_7}),
        .\r_V_reg_94_reg[24]_0 ({tmp_product_i_42_n_4,tmp_product_i_42_n_5,tmp_product_i_42_n_6}),
        .\r_V_reg_94_reg[26] ({tmp_product__0_i_14_n_5,tmp_product__0_i_14_n_6,tmp_product__0_i_14_n_7}),
        .\r_V_reg_94_reg[26]_0 ({tmp_product__0_i_15_n_5,tmp_product__0_i_15_n_6,tmp_product__0_i_15_n_7}),
        .\r_V_reg_94_reg[26]_1 ({tmp_product_i_39_n_4,tmp_product_i_39_n_5,tmp_product_i_39_n_6,tmp_product_i_39_n_7}),
        .\r_V_reg_94_reg[26]_2 ({tmp_product_i_36_n_6,tmp_product_i_36_n_7}),
        .\r_V_reg_94_reg[26]_3 (tmp_product_i_36_n_1),
        .\r_V_reg_94_reg[26]_4 ({tmp_product__0_i_16_n_5,tmp_product__0_i_16_n_6,tmp_product__0_i_16_n_7}),
        .\r_V_reg_94_reg[26]_5 (tmp_product__0_i_14_n_0));
  CARRY4 tmp_product__0_i_1
       (.CI(tmp_product__0_i_2_n_0),
        .CO({NLW_tmp_product__0_i_1_CO_UNCONNECTED[3:1],tmp_product__0_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,rcReceiver_mul_43bkb_U1_n_32}),
        .O({NLW_tmp_product__0_i_1_O_UNCONNECTED[3:2],tmp_product__0_i_1_n_6,tmp_product__0_i_1_n_7}),
        .S({1'b0,1'b0,rcReceiver_mul_43bkb_U1_n_33,tmp_product__0_i_5_n_0}));
  LUT6 #(
    .INIT(64'h9696699669966969)) 
    tmp_product__0_i_10
       (.I0(rcReceiver_mul_43bkb_U1_n_25),
        .I1(rcReceiver_mul_43bkb_U1_n_1),
        .I2(tmp_product_i_36_n_1),
        .I3(tmp_product__0_i_16_n_0),
        .I4(tmp_product__0_i_14_n_7),
        .I5(tmp_product_i_40_n_4),
        .O(tmp_product__0_i_10_n_0));
  LUT6 #(
    .INIT(64'h9696966996696969)) 
    tmp_product__0_i_11
       (.I0(rcReceiver_mul_43bkb_U1_n_26),
        .I1(rcReceiver_mul_43bkb_U1_n_0),
        .I2(tmp_product_i_36_n_1),
        .I3(tmp_product__0_i_16_n_5),
        .I4(tmp_product_i_40_n_5),
        .I5(tmp_product__0_i_19_n_4),
        .O(tmp_product__0_i_11_n_0));
  LUT6 #(
    .INIT(64'h9696966996696969)) 
    tmp_product__0_i_12
       (.I0(rcReceiver_mul_43bkb_U1_n_27),
        .I1(rcReceiver_mul_43bkb_U1_n_31),
        .I2(tmp_product_i_36_n_1),
        .I3(tmp_product_i_40_n_6),
        .I4(tmp_product__0_i_19_n_5),
        .I5(tmp_product__0_i_16_n_6),
        .O(tmp_product__0_i_12_n_0));
  LUT6 #(
    .INIT(64'h9696966996696969)) 
    tmp_product__0_i_13
       (.I0(rcReceiver_mul_43bkb_U1_n_28),
        .I1(rcReceiver_mul_43bkb_U1_n_30),
        .I2(tmp_product_i_36_n_1),
        .I3(tmp_product__0_i_16_n_7),
        .I4(tmp_product__0_i_19_n_6),
        .I5(tmp_product_i_39_n_4),
        .O(tmp_product__0_i_13_n_0));
  CARRY4 tmp_product__0_i_14
       (.CI(tmp_product__0_i_19_n_0),
        .CO({tmp_product__0_i_14_n_0,NLW_tmp_product__0_i_14_CO_UNCONNECTED[2],tmp_product__0_i_14_n_2,tmp_product__0_i_14_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,p_Val2_1_fu_51_p0[26],p_Val2_1_fu_51_p0[26],p_Val2_1_fu_51_p0[24]}),
        .O({NLW_tmp_product__0_i_14_O_UNCONNECTED[3],tmp_product__0_i_14_n_5,tmp_product__0_i_14_n_6,tmp_product__0_i_14_n_7}),
        .S({1'b1,rcReceiver_mul_43bkb_U1_n_15,rcReceiver_mul_43bkb_U1_n_16,rcReceiver_mul_43bkb_U1_n_17}));
  CARRY4 tmp_product__0_i_15
       (.CI(tmp_product_i_40_n_0),
        .CO({NLW_tmp_product__0_i_15_CO_UNCONNECTED[3:2],tmp_product__0_i_15_n_2,tmp_product__0_i_15_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_Val2_1_fu_51_p0[26],p_Val2_1_fu_51_p0[26]}),
        .O({NLW_tmp_product__0_i_15_O_UNCONNECTED[3],tmp_product__0_i_15_n_5,tmp_product__0_i_15_n_6,tmp_product__0_i_15_n_7}),
        .S({1'b0,tmp_product_i_39_n_4,tmp_product__0_i_27_n_0,tmp_product__0_i_28_n_0}));
  CARRY4 tmp_product__0_i_16
       (.CI(tmp_product_i_38_n_0),
        .CO({tmp_product__0_i_16_n_0,NLW_tmp_product__0_i_16_CO_UNCONNECTED[2],tmp_product__0_i_16_n_2,tmp_product__0_i_16_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,p_Val2_1_fu_51_p0[26],p_Val2_1_fu_51_p0[26],p_Val2_1_fu_51_p0[24]}),
        .O({NLW_tmp_product__0_i_16_O_UNCONNECTED[3],tmp_product__0_i_16_n_5,tmp_product__0_i_16_n_6,tmp_product__0_i_16_n_7}),
        .S({1'b1,rcReceiver_mul_43bkb_U1_n_40,rcReceiver_mul_43bkb_U1_n_41,rcReceiver_mul_43bkb_U1_n_42}));
  CARRY4 tmp_product__0_i_19
       (.CI(1'b0),
        .CO({tmp_product__0_i_19_n_0,tmp_product__0_i_19_n_1,tmp_product__0_i_19_n_2,tmp_product__0_i_19_n_3}),
        .CYINIT(tmp_product_i_37_n_1),
        .DI({1'b0,p_Val2_1_fu_51_p0[22],1'b0,1'b0}),
        .O({tmp_product__0_i_19_n_4,tmp_product__0_i_19_n_5,tmp_product__0_i_19_n_6,NLW_tmp_product__0_i_19_O_UNCONNECTED[0]}),
        .S({rcReceiver_mul_43bkb_U1_n_6,rcReceiver_mul_43bkb_U1_n_7,rcReceiver_mul_43bkb_U1_n_8,1'b1}));
  CARRY4 tmp_product__0_i_2
       (.CI(tmp_product_i_1_n_0),
        .CO({tmp_product__0_i_2_n_0,tmp_product__0_i_2_n_1,tmp_product__0_i_2_n_2,tmp_product__0_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({rcReceiver_mul_43bkb_U1_n_25,rcReceiver_mul_43bkb_U1_n_26,rcReceiver_mul_43bkb_U1_n_27,rcReceiver_mul_43bkb_U1_n_28}),
        .O({tmp_product__0_i_2_n_4,tmp_product__0_i_2_n_5,tmp_product__0_i_2_n_6,tmp_product__0_i_2_n_7}),
        .S({tmp_product__0_i_10_n_0,tmp_product__0_i_11_n_0,tmp_product__0_i_12_n_0,tmp_product__0_i_13_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__0_i_27
       (.I0(p_Val2_1_fu_51_p0[26]),
        .I1(tmp_product_i_39_n_4),
        .O(tmp_product__0_i_27_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__0_i_28
       (.I0(p_Val2_1_fu_51_p0[26]),
        .I1(tmp_product_i_39_n_4),
        .O(tmp_product__0_i_28_n_0));
  LUT6 #(
    .INIT(64'h9696699669966969)) 
    tmp_product__0_i_5
       (.I0(rcReceiver_mul_43bkb_U1_n_32),
        .I1(rcReceiver_mul_43bkb_U1_n_2),
        .I2(tmp_product_i_36_n_1),
        .I3(tmp_product__0_i_16_n_0),
        .I4(tmp_product__0_i_14_n_6),
        .I5(tmp_product__0_i_15_n_7),
        .O(tmp_product__0_i_5_n_0));
  CARRY4 tmp_product__1_i_1
       (.CI(tmp_product__1_i_2_n_0),
        .CO({tmp_product__1_i_1_n_0,tmp_product__1_i_1_n_1,tmp_product__1_i_1_n_2,tmp_product__1_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({A,NLW_tmp_product__1_i_1_O_UNCONNECTED[2:0]}),
        .S({tmp_product__1_i_3_n_0,tmp_product__1_i_4_n_0,tmp_product__1_i_5_n_0,tmp_product__1_i_6_n_0}));
  CARRY4 tmp_product__1_i_2
       (.CI(1'b0),
        .CO({tmp_product__1_i_2_n_0,tmp_product__1_i_2_n_1,tmp_product__1_i_2_n_2,tmp_product__1_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_product_i_41_n_6,1'b0}),
        .O(NLW_tmp_product__1_i_2_O_UNCONNECTED[3:0]),
        .S({tmp_product__1_i_7_n_0,tmp_product__1_i_8_n_0,tmp_product_i_41_n_6,1'b0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_i_3
       (.I0(1'b0),
        .I1(tmp_product_i_41_n_6),
        .O(tmp_product__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_i_4
       (.I0(1'b0),
        .I1(tmp_product_i_41_n_6),
        .O(tmp_product__1_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_i_5
       (.I0(1'b0),
        .I1(tmp_product_i_41_n_6),
        .O(tmp_product__1_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_i_6
       (.I0(1'b0),
        .I1(tmp_product_i_41_n_6),
        .O(tmp_product__1_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_i_7
       (.I0(1'b0),
        .I1(tmp_product_i_41_n_6),
        .O(tmp_product__1_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__1_i_8
       (.I0(1'b0),
        .I1(tmp_product_i_41_n_6),
        .O(tmp_product__1_i_8_n_0));
  CARRY4 tmp_product_i_1
       (.CI(tmp_product_i_2_n_0),
        .CO({tmp_product_i_1_n_0,tmp_product_i_1_n_1,tmp_product_i_1_n_2,tmp_product_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({rcReceiver_mul_43bkb_U1_n_19,rcReceiver_mul_43bkb_U1_n_20,rcReceiver_mul_43bkb_U1_n_21,rcReceiver_mul_43bkb_U1_n_22}),
        .O({tmp_product_i_1_n_4,tmp_product_i_1_n_5,tmp_product_i_1_n_6,tmp_product_i_1_n_7}),
        .S({tmp_product_i_10_n_0,tmp_product_i_11_n_0,tmp_product_i_12_n_0,tmp_product_i_13_n_0}));
  LUT6 #(
    .INIT(64'h9696699669966969)) 
    tmp_product_i_10
       (.I0(rcReceiver_mul_43bkb_U1_n_19),
        .I1(rcReceiver_mul_43bkb_U1_n_29),
        .I2(tmp_product_i_36_n_1),
        .I3(tmp_product_i_37_n_1),
        .I4(tmp_product_i_38_n_4),
        .I5(tmp_product_i_39_n_4),
        .O(tmp_product_i_10_n_0));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    tmp_product_i_11
       (.I0(rcReceiver_mul_43bkb_U1_n_20),
        .I1(rcReceiver_mul_43bkb_U1_n_24),
        .I2(tmp_product_i_36_n_6),
        .I3(tmp_product_i_38_n_5),
        .I4(tmp_product_i_39_n_4),
        .I5(tmp_product_i_37_n_6),
        .O(tmp_product_i_11_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    tmp_product_i_12
       (.I0(rcReceiver_mul_43bkb_U1_n_21),
        .I1(tmp_product_i_37_n_6),
        .I2(tmp_product_i_39_n_4),
        .I3(tmp_product_i_38_n_5),
        .I4(tmp_product_i_36_n_7),
        .I5(rcReceiver_mul_43bkb_U1_n_23),
        .O(tmp_product_i_12_n_0));
  LUT6 #(
    .INIT(64'h6996699696696996)) 
    tmp_product_i_13
       (.I0(rcReceiver_mul_43bkb_U1_n_22),
        .I1(tmp_product_i_40_n_7),
        .I2(tmp_product_i_38_n_6),
        .I3(tmp_product_i_42_n_4),
        .I4(tmp_product_i_39_n_5),
        .I5(tmp_product_i_41_n_0),
        .O(tmp_product_i_13_n_0));
  (* HLUTNM = "lutpair68" *) 
  LUT4 #(
    .INIT(16'h4D50)) 
    tmp_product_i_15
       (.I0(tmp_product_i_46_n_1),
        .I1(tmp_product_i_47_n_4),
        .I2(tmp_product_i_39_n_7),
        .I3(tmp_product_i_41_n_6),
        .O(tmp_product_i_15_n_0));
  (* HLUTNM = "lutpair67" *) 
  LUT4 #(
    .INIT(16'hE620)) 
    tmp_product_i_16
       (.I0(tmp_product_i_41_n_6),
        .I1(tmp_product_i_47_n_4),
        .I2(tmp_product_i_47_n_5),
        .I3(tmp_product_i_46_n_6),
        .O(tmp_product_i_16_n_0));
  (* HLUTNM = "lutpair66" *) 
  LUT3 #(
    .INIT(8'h20)) 
    tmp_product_i_17
       (.I0(tmp_product_i_47_n_6),
        .I1(tmp_product_i_47_n_5),
        .I2(tmp_product_i_41_n_6),
        .O(tmp_product_i_17_n_0));
  LUT6 #(
    .INIT(64'h6996966996699669)) 
    tmp_product_i_18
       (.I0(rcReceiver_mul_43bkb_U1_n_18),
        .I1(tmp_product_i_39_n_5),
        .I2(tmp_product_i_41_n_0),
        .I3(tmp_product_i_42_n_5),
        .I4(tmp_product_i_41_n_5),
        .I5(tmp_product_i_39_n_6),
        .O(tmp_product_i_18_n_0));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    tmp_product_i_19
       (.I0(tmp_product_i_15_n_0),
        .I1(tmp_product_i_39_n_6),
        .I2(tmp_product_i_41_n_5),
        .I3(tmp_product_i_42_n_6),
        .I4(tmp_product_i_39_n_7),
        .I5(tmp_product_i_41_n_6),
        .O(tmp_product_i_19_n_0));
  CARRY4 tmp_product_i_2
       (.CI(tmp_product_i_3_n_0),
        .CO({tmp_product_i_2_n_0,tmp_product_i_2_n_1,tmp_product_i_2_n_2,tmp_product_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({rcReceiver_mul_43bkb_U1_n_18,tmp_product_i_15_n_0,tmp_product_i_16_n_0,tmp_product_i_17_n_0}),
        .O({tmp_product_i_2_n_4,tmp_product_i_2_n_5,tmp_product_i_2_n_6,tmp_product_i_2_n_7}),
        .S({tmp_product_i_18_n_0,tmp_product_i_19_n_0,tmp_product_i_20_n_0,tmp_product_i_21_n_0}));
  (* HLUTNM = "lutpair68" *) 
  LUT5 #(
    .INIT(32'h695A96A5)) 
    tmp_product_i_20
       (.I0(tmp_product_i_46_n_1),
        .I1(tmp_product_i_47_n_4),
        .I2(tmp_product_i_39_n_7),
        .I3(tmp_product_i_41_n_6),
        .I4(tmp_product_i_16_n_0),
        .O(tmp_product_i_20_n_0));
  (* HLUTNM = "lutpair67" *) 
  LUT5 #(
    .INIT(32'hC63939C6)) 
    tmp_product_i_21
       (.I0(tmp_product_i_41_n_6),
        .I1(tmp_product_i_47_n_4),
        .I2(tmp_product_i_47_n_5),
        .I3(tmp_product_i_46_n_6),
        .I4(tmp_product_i_17_n_0),
        .O(tmp_product_i_21_n_0));
  (* HLUTNM = "lutpair65" *) 
  LUT3 #(
    .INIT(8'h10)) 
    tmp_product_i_22
       (.I0(tmp_product_i_48_n_1),
        .I1(tmp_product_i_47_n_6),
        .I2(tmp_product_i_41_n_6),
        .O(tmp_product_i_22_n_0));
  (* HLUTNM = "lutpair64" *) 
  LUT3 #(
    .INIT(8'h80)) 
    tmp_product_i_23
       (.I0(tmp_product_i_48_n_6),
        .I1(tmp_product_i_48_n_1),
        .I2(tmp_product_i_41_n_6),
        .O(tmp_product_i_23_n_0));
  (* HLUTNM = "lutpair66" *) 
  LUT4 #(
    .INIT(16'h639C)) 
    tmp_product_i_24
       (.I0(tmp_product_i_47_n_6),
        .I1(tmp_product_i_47_n_5),
        .I2(tmp_product_i_41_n_6),
        .I3(tmp_product_i_22_n_0),
        .O(tmp_product_i_24_n_0));
  (* HLUTNM = "lutpair65" *) 
  LUT4 #(
    .INIT(16'h936C)) 
    tmp_product_i_25
       (.I0(tmp_product_i_48_n_1),
        .I1(tmp_product_i_47_n_6),
        .I2(tmp_product_i_41_n_6),
        .I3(tmp_product_i_23_n_0),
        .O(tmp_product_i_25_n_0));
  (* HLUTNM = "lutpair64" *) 
  LUT3 #(
    .INIT(8'h63)) 
    tmp_product_i_26
       (.I0(tmp_product_i_48_n_6),
        .I1(tmp_product_i_48_n_1),
        .I2(tmp_product_i_41_n_6),
        .O(tmp_product_i_26_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    tmp_product_i_27
       (.I0(1'b0),
        .I1(tmp_product_i_48_n_6),
        .I2(tmp_product_i_41_n_6),
        .O(tmp_product_i_27_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_28
       (.I0(1'b0),
        .I1(tmp_product_i_41_n_6),
        .O(tmp_product_i_28_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_29
       (.I0(1'b0),
        .I1(tmp_product_i_41_n_6),
        .O(tmp_product_i_29_n_0));
  CARRY4 tmp_product_i_3
       (.CI(tmp_product_i_4_n_0),
        .CO({tmp_product_i_3_n_0,tmp_product_i_3_n_1,tmp_product_i_3_n_2,tmp_product_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product_i_22_n_0,tmp_product_i_23_n_0,1'b0,1'b0}),
        .O({tmp_product_i_3_n_4,tmp_product_i_3_n_5,tmp_product_i_3_n_6,tmp_product_i_3_n_7}),
        .S({tmp_product_i_24_n_0,tmp_product_i_25_n_0,tmp_product_i_26_n_0,tmp_product_i_27_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_30
       (.I0(1'b0),
        .I1(tmp_product_i_41_n_6),
        .O(tmp_product_i_30_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_31
       (.I0(1'b0),
        .I1(tmp_product_i_41_n_6),
        .O(tmp_product_i_31_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_32
       (.I0(1'b0),
        .I1(tmp_product_i_41_n_6),
        .O(tmp_product_i_32_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_33
       (.I0(1'b0),
        .I1(tmp_product_i_41_n_6),
        .O(tmp_product_i_33_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_34
       (.I0(1'b0),
        .I1(tmp_product_i_41_n_6),
        .O(tmp_product_i_34_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_35
       (.I0(1'b0),
        .I1(tmp_product_i_41_n_6),
        .O(tmp_product_i_35_n_0));
  CARRY4 tmp_product_i_36
       (.CI(tmp_product_i_42_n_0),
        .CO({NLW_tmp_product_i_36_CO_UNCONNECTED[3],tmp_product_i_36_n_1,NLW_tmp_product_i_36_CO_UNCONNECTED[1],tmp_product_i_36_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_Val2_1_fu_51_p0[26],p_Val2_1_fu_51_p0[26]}),
        .O({NLW_tmp_product_i_36_O_UNCONNECTED[3:2],tmp_product_i_36_n_6,tmp_product_i_36_n_7}),
        .S({1'b0,1'b1,rcReceiver_mul_43bkb_U1_n_37,rcReceiver_mul_43bkb_U1_n_38}));
  CARRY4 tmp_product_i_37
       (.CI(1'b0),
        .CO({NLW_tmp_product_i_37_CO_UNCONNECTED[3],tmp_product_i_37_n_1,NLW_tmp_product_i_37_CO_UNCONNECTED[1],tmp_product_i_37_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_product_i_37_O_UNCONNECTED[3:2],tmp_product_i_37_n_6,NLW_tmp_product_i_37_O_UNCONNECTED[0]}),
        .S({1'b0,1'b1,tmp_product_i_51__3_n_0,1'b1}));
  CARRY4 tmp_product_i_38
       (.CI(1'b0),
        .CO({tmp_product_i_38_n_0,tmp_product_i_38_n_1,tmp_product_i_38_n_2,tmp_product_i_38_n_3}),
        .CYINIT(tmp_product_i_41_n_0),
        .DI({1'b0,p_Val2_1_fu_51_p0[22],1'b0,1'b0}),
        .O({tmp_product_i_38_n_4,tmp_product_i_38_n_5,tmp_product_i_38_n_6,NLW_tmp_product_i_38_O_UNCONNECTED[0]}),
        .S({rcReceiver_mul_43bkb_U1_n_12,rcReceiver_mul_43bkb_U1_n_13,rcReceiver_mul_43bkb_U1_n_14,1'b1}));
  CARRY4 tmp_product_i_39
       (.CI(tmp_product_i_47_n_0),
        .CO({NLW_tmp_product_i_39_CO_UNCONNECTED[3],tmp_product_i_39_n_1,tmp_product_i_39_n_2,tmp_product_i_39_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,p_Val2_1_fu_51_p0[26],p_Val2_1_fu_51_p0[26],p_Val2_1_fu_51_p0[24]}),
        .O({tmp_product_i_39_n_4,tmp_product_i_39_n_5,tmp_product_i_39_n_6,tmp_product_i_39_n_7}),
        .S({1'b1,rcReceiver_mul_43bkb_U1_n_34,rcReceiver_mul_43bkb_U1_n_35,rcReceiver_mul_43bkb_U1_n_36}));
  CARRY4 tmp_product_i_4
       (.CI(tmp_product_i_5_n_0),
        .CO({tmp_product_i_4_n_0,tmp_product_i_4_n_1,tmp_product_i_4_n_2,tmp_product_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({tmp_product_i_4_n_4,tmp_product_i_4_n_5,tmp_product_i_4_n_6,tmp_product_i_4_n_7}),
        .S({tmp_product_i_28_n_0,tmp_product_i_29_n_0,tmp_product_i_30_n_0,tmp_product_i_31_n_0}));
  CARRY4 tmp_product_i_40
       (.CI(1'b0),
        .CO({tmp_product_i_40_n_0,tmp_product_i_40_n_1,tmp_product_i_40_n_2,tmp_product_i_40_n_3}),
        .CYINIT(1'b0),
        .DI({p_Val2_1_fu_51_p0[24],1'b0,p_Val2_1_fu_51_p0[22],1'b0}),
        .O({tmp_product_i_40_n_4,tmp_product_i_40_n_5,tmp_product_i_40_n_6,tmp_product_i_40_n_7}),
        .S({tmp_product_i_58_n_0,tmp_product_i_39_n_4,tmp_product_i_59_n_0,tmp_product_i_39_n_4}));
  CARRY4 tmp_product_i_41
       (.CI(1'b0),
        .CO({tmp_product_i_41_n_0,NLW_tmp_product_i_41_CO_UNCONNECTED[2],tmp_product_i_41_n_2,tmp_product_i_41_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({NLW_tmp_product_i_41_O_UNCONNECTED[3],tmp_product_i_41_n_5,tmp_product_i_41_n_6,NLW_tmp_product_i_41_O_UNCONNECTED[0]}),
        .S({1'b1,rcReceiver_mul_43bkb_U1_n_39,1'b1,1'b0}));
  CARRY4 tmp_product_i_42
       (.CI(1'b0),
        .CO({tmp_product_i_42_n_0,tmp_product_i_42_n_1,tmp_product_i_42_n_2,tmp_product_i_42_n_3}),
        .CYINIT(tmp_product_i_46_n_1),
        .DI({p_Val2_1_fu_51_p0[24],1'b0,p_Val2_1_fu_51_p0[22],1'b0}),
        .O({tmp_product_i_42_n_4,tmp_product_i_42_n_5,tmp_product_i_42_n_6,NLW_tmp_product_i_42_O_UNCONNECTED[0]}),
        .S({rcReceiver_mul_43bkb_U1_n_3,rcReceiver_mul_43bkb_U1_n_4,rcReceiver_mul_43bkb_U1_n_5,1'b1}));
  CARRY4 tmp_product_i_46
       (.CI(1'b0),
        .CO({NLW_tmp_product_i_46_CO_UNCONNECTED[3],tmp_product_i_46_n_1,NLW_tmp_product_i_46_CO_UNCONNECTED[1],tmp_product_i_46_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_product_i_46_O_UNCONNECTED[3:2],tmp_product_i_46_n_6,NLW_tmp_product_i_46_O_UNCONNECTED[0]}),
        .S({1'b0,1'b1,tmp_product_i_64_n_0,1'b1}));
  CARRY4 tmp_product_i_47
       (.CI(1'b0),
        .CO({tmp_product_i_47_n_0,tmp_product_i_47_n_1,tmp_product_i_47_n_2,tmp_product_i_47_n_3}),
        .CYINIT(tmp_product_i_48_n_1),
        .DI({1'b0,p_Val2_1_fu_51_p0[22],1'b0,1'b0}),
        .O({tmp_product_i_47_n_4,tmp_product_i_47_n_5,tmp_product_i_47_n_6,NLW_tmp_product_i_47_O_UNCONNECTED[0]}),
        .S({rcReceiver_mul_43bkb_U1_n_9,rcReceiver_mul_43bkb_U1_n_10,rcReceiver_mul_43bkb_U1_n_11,1'b1}));
  CARRY4 tmp_product_i_48
       (.CI(1'b0),
        .CO({NLW_tmp_product_i_48_CO_UNCONNECTED[3],tmp_product_i_48_n_1,NLW_tmp_product_i_48_CO_UNCONNECTED[1],tmp_product_i_48_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_product_i_48_O_UNCONNECTED[3:2],tmp_product_i_48_n_6,NLW_tmp_product_i_48_O_UNCONNECTED[0]}),
        .S({1'b0,1'b1,tmp_product_i_68__3_n_0,1'b1}));
  CARRY4 tmp_product_i_5
       (.CI(tmp_product__1_i_1_n_0),
        .CO({tmp_product_i_5_n_0,tmp_product_i_5_n_1,tmp_product_i_5_n_2,tmp_product_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({tmp_product_i_5_n_4,tmp_product_i_5_n_5,tmp_product_i_5_n_6,tmp_product_i_5_n_7}),
        .S({tmp_product_i_32_n_0,tmp_product_i_33_n_0,tmp_product_i_34_n_0,tmp_product_i_35_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_51__3
       (.I0(p_Val2_1_fu_51_p0[22]),
        .O(tmp_product_i_51__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_58
       (.I0(p_Val2_1_fu_51_p0[24]),
        .I1(tmp_product_i_39_n_4),
        .O(tmp_product_i_58_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_59
       (.I0(p_Val2_1_fu_51_p0[22]),
        .I1(tmp_product_i_39_n_4),
        .O(tmp_product_i_59_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_64
       (.I0(p_Val2_1_fu_51_p0[22]),
        .O(tmp_product_i_64_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_68__3
       (.I0(p_Val2_1_fu_51_p0[22]),
        .O(tmp_product_i_68__3_n_0));
  FDRE \x_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\channels_16_reg[0] ),
        .Q(x_int_reg[1]),
        .R(1'b0));
  FDRE \x_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_iter1_fsm_reg[2] ),
        .Q(x_int_reg[0]),
        .R(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
