# Benchmark "control_merge" written by ABC on Sun Jul 13 14:40:33 2025
.model control_merge
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins[14] ins[15] ins[16] \
 ins[17] ins[18] ins[19] ins[20] ins[21] ins[22] ins[23] ins[24] ins[25] \
 ins[26] ins[27] ins[28] ins[29] ins[30] ins[31] ins[32] ins[33] ins[34] \
 ins[35] ins_valid[0] ins_valid[1] ins_valid[2] ins_valid[3] outs_ready \
 index_ready
.outputs ins_ready[0] ins_ready[1] ins_ready[2] ins_ready[3] outs[0] \
 outs[1] outs[2] outs[3] outs[4] outs[5] outs[6] outs[7] outs[8] outs_valid \
 index index_valid

.latch       n122 control.fork_dataless.regBlock[0].regblock.transmitValue  1
.latch       n127 control.fork_dataless.regBlock[1].regblock.transmitValue  1
.latch       n132 control.tehb.dataReg  0
.latch       n137 control.tehb.control.fullReg  0

.names ins_valid[0] control.tehb.control.fullReg ins_ready[0]
10 1
.names ins_valid[0] ins_valid[1] new_n74
01 1
.names control.tehb.control.fullReg new_n74 ins_ready[1]
01 1
.names ins_valid[0] new_n74 new_n76
00 1
.names ins_valid[2] new_n76 new_n77
11 1
.names control.tehb.control.fullReg new_n77 ins_ready[2]
01 1
.names new_n76 new_n77 new_n79
00 1
.names new_n77 new_n79 new_n80
00 1
.names ins_valid[3] new_n80 new_n81
11 1
.names control.tehb.control.fullReg new_n81 ins_ready[3]
01 1
.names control.tehb.dataReg control.tehb.control.fullReg new_n83
11 1
.names new_n74 new_n81 new_n84
00 1
.names control.tehb.control.fullReg new_n84 new_n85
00 1
.names new_n83 new_n85 index
00 0
.names ins[0] index new_n87
10 1
.names ins[9] index new_n88
11 1
.names new_n87 new_n88 outs[0]
00 0
.names ins[1] index new_n90
10 1
.names ins[10] index new_n91
11 1
.names new_n90 new_n91 outs[1]
00 0
.names ins[2] index new_n93
10 1
.names ins[11] index new_n94
11 1
.names new_n93 new_n94 outs[2]
00 0
.names ins[3] index new_n96
10 1
.names ins[12] index new_n97
11 1
.names new_n96 new_n97 outs[3]
00 0
.names ins[4] index new_n99
10 1
.names ins[13] index new_n100
11 1
.names new_n99 new_n100 outs[4]
00 0
.names ins[5] index new_n102
10 1
.names ins[14] index new_n103
11 1
.names new_n102 new_n103 outs[5]
00 0
.names ins[6] index new_n105
10 1
.names ins[15] index new_n106
11 1
.names new_n105 new_n106 outs[6]
00 0
.names ins[7] index new_n108
10 1
.names ins[16] index new_n109
11 1
.names new_n108 new_n109 outs[7]
00 0
.names ins[17] index new_n111
11 1
.names ins[8] index new_n112
10 1
.names new_n111 new_n112 outs[8]
00 0
.names new_n80 new_n81 new_n114
00 1
.names new_n81 new_n114 new_n115
00 1
.names control.tehb.control.fullReg new_n115 new_n116
01 1
.names control.fork_dataless.regBlock[0].regblock.transmitValue new_n116 \
 outs_valid
10 1
.names control.fork_dataless.regBlock[1].regblock.transmitValue new_n116 \
 index_valid
10 1
.names outs_ready control.fork_dataless.regBlock[0].regblock.transmitValue \
 new_n119
01 1
.names index_ready control.fork_dataless.regBlock[1].regblock.transmitValue \
 new_n120
01 1
.names new_n119 new_n120 new_n121
00 1
.names rst new_n121 new_n122_1
00 1
.names new_n116 new_n122_1 n137
01 1
.names new_n119 n137 n122
01 0
.names new_n120 n137 n127
01 0
.names control.tehb.control.fullReg new_n121 new_n126
00 1
.names new_n115 new_n126 new_n127_1
01 1
.names control.tehb.dataReg new_n127_1 new_n128
10 1
.names new_n84 new_n127_1 new_n129
01 1
.names new_n128 new_n129 new_n130
00 1
.names rst new_n130 n132
00 1
.end
