Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Reading design: RS232top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "RS232top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "RS232top"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : RS232top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\FIFO.vhd" into library work
Parsing entity <FIFO>.
Parsing architecture <FIFO_a> of entity <fifo>.
Parsing VHDL file "C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\ShiftRegister.vhd" into library work
Parsing entity <ShiftRegister>.
Parsing architecture <Behavioral> of entity <shiftregister>.
Parsing VHDL file "C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\rs232_tx.vhd" into library work
Parsing entity <rs232_tx>.
Parsing architecture <Behavioral> of entity <rs232_tx>.
Parsing VHDL file "C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\RS232_RX.vhd" into library work
Parsing entity <RS232_RX>.
Parsing architecture <Behavioral> of entity <rs232_rx>.
Parsing VHDL file "C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\RS232top.vhd" into library work
Parsing entity <RS232top>.
Parsing architecture <RTL> of entity <rs232top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <RS232top> (architecture <RTL>) from library <work>.

Elaborating entity <rs232_tx> (architecture <Behavioral>) from library <work>.

Elaborating entity <RS232_RX> (architecture <Behavioral>) from library <work>.

Elaborating entity <ShiftRegister> (architecture <Behavioral>) from library <work>.

Elaborating entity <FIFO> (architecture <FIFO_a>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <RS232top>.
    Related source file is "C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\RS232top.vhd".
    Found 1-bit register for signal <Ack_in>.
    Found 1-bit register for signal <LineRD_in>.
    Found 8-bit register for signal <Data_FF>.
    Found 1-bit register for signal <StartTX>.
    Summary:
	inferred  11 D-type flip-flop(s).
Unit <RS232top> synthesized.

Synthesizing Unit <rs232_tx>.
    Related source file is "C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\rs232_tx.vhd".
    Found 8-bit register for signal <width_count>.
    Found 3-bit register for signal <data_count>.
    Found 2-bit register for signal <CurrentState>.
    Found finite state machine <FSM_0> for signal <CurrentState>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | Reset (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <width_count[7]_GND_5_o_add_16_OUT> created at line 1241.
    Found 3-bit adder for signal <data_count[2]_GND_5_o_add_22_OUT> created at line 1241.
    Found 1-bit 8-to-1 multiplexer for signal <data_count[2]_Data[7]_Mux_6_o> created at line 87.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <rs232_tx> synthesized.

Synthesizing Unit <RS232_RX>.
    Related source file is "C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\RS232_RX.vhd".
    Found 3-bit register for signal <data_count>.
    Found 8-bit register for signal <width_count>.
    Found 2-bit register for signal <CurrentState>.
    Found finite state machine <FSM_1> for signal <CurrentState>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | Reset (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <data_count[2]_GND_6_o_add_18_OUT> created at line 1241.
    Found 8-bit adder for signal <width_count[7]_GND_6_o_add_26_OUT> created at line 1241.
    Found 1-bit 3-to-1 multiplexer for signal <Code_out> created at line 61.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <RS232_RX> synthesized.

Synthesizing Unit <ShiftRegister>.
    Related source file is "C:\Users\rboq\Documents\LCSE\PRACTICAIII\LCSE-PIII\ShiftRegister.vhd".
    Found 3-bit register for signal <i>.
    Found 8-bit register for signal <Q>.
    Found 3-bit adder for signal <i[2]_GND_7_o_mux_4_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <ShiftRegister> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 3-bit adder                                           : 3
 8-bit adder                                           : 2
# Registers                                            : 10
 1-bit register                                        : 3
 3-bit register                                        : 3
 8-bit register                                        : 4
# Multiplexers                                         : 19
 1-bit 2-to-1 multiplexer                              : 11
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 8-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 4
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <FIFO.ngc>.
Loading core <FIFO> for timing and area information for instance <Internal_memory>.

Synthesizing (advanced) Unit <RS232_RX>.
The following registers are absorbed into counter <data_count>: 1 register on signal <data_count>.
Unit <RS232_RX> synthesized (advanced).

Synthesizing (advanced) Unit <ShiftRegister>.
The following registers are absorbed into counter <i>: 1 register on signal <i>.
Unit <ShiftRegister> synthesized (advanced).

Synthesizing (advanced) Unit <rs232_tx>.
The following registers are absorbed into counter <width_count>: 1 register on signal <width_count>.
The following registers are absorbed into counter <data_count>: 1 register on signal <data_count>.
Unit <rs232_tx> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 8-bit adder                                           : 1
# Counters                                             : 4
 3-bit up counter                                      : 3
 8-bit up counter                                      : 1
# Registers                                            : 27
 Flip-Flops                                            : 27
# Multiplexers                                         : 16
 1-bit 2-to-1 multiplexer                              : 11
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 8-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Transmitter/FSM_0> on signal <CurrentState[1:2]> with gray encoding.
----------------------
 State    | Encoding
----------------------
 idle     | 00
 startbit | 01
 senddata | 11
 stopbit  | 10
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Receiver/FSM_1> on signal <CurrentState[1:2]> with gray encoding.
----------------------
 State    | Encoding
----------------------
 idle     | 00
 startbit | 01
 rcvdata  | 11
 stopbit  | 10
----------------------

Optimizing unit <RS232top> ...

Optimizing unit <rs232_tx> ...

Optimizing unit <RS232_RX> ...

Optimizing unit <ShiftRegister> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block RS232top, actual ratio is 1.
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU2> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gl0.rd/grss.rsts/ram_empty_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU2> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gl0.rd/grss.rsts/ram_empty_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <BU2> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gl0.wr/gwss.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/gconvfifo.rf/grf.rf/gl0.rd/grss.rsts/ram_empty_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/gconvfifo.rf/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 48
 Flip-Flops                                            : 48

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : RS232top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 163
#      GND                         : 2
#      INV                         : 3
#      LUT1                        : 3
#      LUT2                        : 16
#      LUT3                        : 15
#      LUT4                        : 29
#      LUT5                        : 22
#      LUT6                        : 36
#      MUXCY                       : 27
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 8
# FlipFlops/Latches                : 103
#      FD                          : 4
#      FDC                         : 12
#      FDCE                        : 71
#      FDE                         : 1
#      FDP                         : 14
#      FDPE                        : 1
# RAMS                             : 1
#      RAMB8BWER                   : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 25
#      IBUF                        : 12
#      OBUF                        : 13

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             103  out of  18224     0%  
 Number of Slice LUTs:                  124  out of   9112     1%  
    Number used as Logic:               124  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    163
   Number with an unused Flip Flop:      60  out of    163    36%  
   Number with an unused LUT:            39  out of    163    23%  
   Number of fully used LUT-FF pairs:    64  out of    163    39%  
   Number of unique control sets:        15

IO Utilization: 
 Number of IOs:                          26
 Number of bonded IOBs:                  26  out of    232    11%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of     32     3%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 104   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.066ns (Maximum Frequency: 197.390MHz)
   Minimum input arrival time before clock: 4.041ns
   Maximum output required time after clock: 5.915ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 5.066ns (frequency: 197.390MHz)
  Total number of paths / destination ports: 1638 / 240
-------------------------------------------------------------------------
Delay:               5.066ns (Levels of Logic = 4)
  Source:            Receiver/width_count_4 (FF)
  Destination:       Internal_memory/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_9 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: Receiver/width_count_4 to Internal_memory/BU2/U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             8   0.447   1.147  Receiver/width_count_4 (Receiver/width_count_4)
     LUT5:I0->O            3   0.203   0.651  Receiver/Madd_width_count[7]_GND_6_o_add_26_OUT_xor<5>131 (Receiver/Madd_width_count[7]_GND_6_o_add_26_OUT_xor<5>13)
     LUT6:I5->O            3   0.205   0.755  Receiver/Mmux_Store_out11 (Fifo_write)
     begin scope: 'Internal_memory:wr_en'
     begin scope: 'Internal_memory/BU2:wr_en'
     LUT2:I0->O           22   0.203   1.133  U0/gconvfifo.rf/grf.rf/gl0.wr/ram_wr_en_i1 (U0/gconvfifo.rf/grf.rf/ram_wr_en)
     FDCE:CE                   0.322          U0/gconvfifo.rf/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_9
    ----------------------------------------
    Total                      5.066ns (1.380ns logic, 3.686ns route)
                                       (27.2% logic, 72.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 97 / 97
-------------------------------------------------------------------------
Offset:              4.041ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       Data_FF_0 (FF)
  Destination Clock: Clk rising

  Data Path: Reset to Data_FF_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.616  Reset_IBUF (Reset_IBUF)
     INV:I->O             53   0.206   1.567  Reset_inv1_INV_0 (Receiver/Reset_inv)
     FDCE:CLR                  0.430          Receiver/width_count_0
    ----------------------------------------
    Total                      4.041ns (1.858ns logic, 2.183ns route)
                                       (46.0% logic, 54.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 28 / 13
-------------------------------------------------------------------------
Offset:              5.915ns (Levels of Logic = 4)
  Source:            Transmitter/data_count_0 (FF)
  Destination:       TD (PAD)
  Source Clock:      Clk rising

  Data Path: Transmitter/data_count_0 to TD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.447   1.089  Transmitter/data_count_0 (Transmitter/data_count_0)
     LUT6:I1->O            1   0.203   0.000  Transmitter/Mmux_data_count[2]_Data[7]_Mux_6_o_3 (Transmitter/Mmux_data_count[2]_Data[7]_Mux_6_o_3)
     MUXF7:I1->O           1   0.140   0.684  Transmitter/Mmux_data_count[2]_Data[7]_Mux_6_o_2_f7 (Transmitter/data_count[2]_Data[7]_Mux_6_o)
     LUT3:I1->O            1   0.203   0.579  Transmitter/TX1 (TD_OBUF)
     OBUF:I->O                 2.571          TD_OBUF (TD)
    ----------------------------------------
    Total                      5.915ns (3.564ns logic, 2.351ns route)
                                       (60.2% logic, 39.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    5.066|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.29 secs
 
--> 

Total memory usage is 291340 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    9 (   0 filtered)

