Efinity Synthesis report for project udp_top
Version: 2023.2.307.5.10
Generated at: Jul 06, 2024 19:00:53
Copyright (C) 2013 - 2023  All rights reserved.

### ### ### ### ### ### ### ### ### ### ### ### ### ### ###
Top-level Entity Name : udp_top

### ### File List (begin) ### ### ###
### ### File List (end) ### ### ###

"MEM|SYN-0677" : ... Zero initialization of uninitialized memory block 'ram'. (C:\FPGA\EFINIX\UDP\UDP\ip\udp_gmii_fifo\udp_gmii_fifo.v:717)

### ### EFX_FF CE enables (begin) ### ### ###
Total number of enable signals: 81
Total number of FFs with enable signals: 936
CE signal <ceg_net0>, number of controlling flip flops: 19
CE signal <ceg_net446>, number of controlling flip flops: 3
CE signal <ceg_net428>, number of controlling flip flops: 3
CE signal <udp_i2c_cnt/n348>, number of controlling flip flops: 1
CE signal <udp_i2c_cnt/n1879>, number of controlling flip flops: 9
CE signal <~ceg_net31>, number of controlling flip flops: 2
CE signal <ceg_net389>, number of controlling flip flops: 9
CE signal <ceg_net194>, number of controlling flip flops: 1
CE signal <udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/n660>, number of controlling flip flops: 8
CE signal <udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_rdflag/n32>, number of controlling flip flops: 1
CE signal <udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sda_spike_cnt[1]>, number of controlling flip flops: 1
CE signal <udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/scl_spike_cnt[1]>, number of controlling flip flops: 1
CE signal <ceg_net44>, number of controlling flip flops: 1
CE signal <ceg_net48>, number of controlling flip flops: 1
CE signal <udp_i2c_cnt/i2c_busy>, number of controlling flip flops: 1
CE signal <udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/n580>, number of controlling flip flops: 4
CE signal <ceg_net52>, number of controlling flip flops: 1
CE signal <udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/n847>, number of controlling flip flops: 8
CE signal <ceg_net97>, number of controlling flip flops: 8
CE signal <udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/n940>, number of controlling flip flops: 8
CE signal <udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/n976>, number of controlling flip flops: 1
CE signal <ceg_net69>, number of controlling flip flops: 1
CE signal <ceg_net73>, number of controlling flip flops: 1
CE signal <ceg_net361>, number of controlling flip flops: 1
CE signal <udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mbcr_wr1>, number of controlling flip flops: 1
CE signal <ceg_net130>, number of controlling flip flops: 4
CE signal <~ceg_net144>, number of controlling flip flops: 1
CE signal <ceg_net208>, number of controlling flip flops: 1
CE signal <ceg_net220>, number of controlling flip flops: 8
CE signal <w_pkt_end>, number of controlling flip flops: 27
CE signal <ceg_net246>, number of controlling flip flops: 32
CE signal <ceg_net321>, number of controlling flip flops: 1
CE signal <udp_gmii_fifo/u_efx_fifo_top/wr_en_int>, number of controlling flip flops: 7
CE signal <udp_gmii_fifo/u_efx_fifo_top/rd_en_int>, number of controlling flip flops: 14
CE signal <edb_top_inst/ceg_net5>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n1105>, number of controlling flip flops: 21
CE signal <edb_top_inst/la0/n8670>, number of controlling flip flops: 64
CE signal <edb_top_inst/la0/n1964>, number of controlling flip flops: 22
CE signal <edb_top_inst/la0/addr_ct_en>, number of controlling flip flops: 31
CE signal <edb_top_inst/la0/op_reg_en>, number of controlling flip flops: 4
CE signal <edb_top_inst/ceg_net26>, number of controlling flip flops: 6
CE signal <edb_top_inst/la0/word_ct_en>, number of controlling flip flops: 16
CE signal <edb_top_inst/ceg_net14>, number of controlling flip flops: 64
CE signal <edb_top_inst/la0/n2873>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n2888>, number of controlling flip flops: 8
CE signal <edb_top_inst/la0/n3086>, number of controlling flip flops: 8
CE signal <edb_top_inst/la0/n3284>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n3299>, number of controlling flip flops: 8
CE signal <edb_top_inst/la0/n3497>, number of controlling flip flops: 8
CE signal <edb_top_inst/la0/n3737>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n3752>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n3950>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n4148>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n4163>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n4361>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n4575>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n4986>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n8722>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/regsel_ld_en>, number of controlling flip flops: 13
CE signal <edb_top_inst/la0/n8152>, number of controlling flip flops: 64
CE signal <edb_top_inst/la0/n8216>, number of controlling flip flops: 64
CE signal <edb_top_inst/la0/n8280>, number of controlling flip flops: 64
CE signal <edb_top_inst/ceg_net221>, number of controlling flip flops: 32
CE signal <edb_top_inst/la0/la_biu_inst/n1168>, number of controlling flip flops: 4
CE signal <edb_top_inst/la0/la_biu_inst/n352>, number of controlling flip flops: 17
CE signal <edb_top_inst/la0/la_biu_inst/n1271>, number of controlling flip flops: 14
CE signal <edb_top_inst/ceg_net345>, number of controlling flip flops: 2
CE signal <edb_top_inst/ceg_net348>, number of controlling flip flops: 1
CE signal <edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/is_last_data>, number of controlling flip flops: 16
CE signal <edb_top_inst/la0/la_biu_inst/fifo_pop>, number of controlling flip flops: 16
CE signal <edb_top_inst/la0/la_biu_inst/fifo_push>, number of controlling flip flops: 16
CE signal <edb_top_inst/ceg_net355>, number of controlling flip flops: 34
CE signal <edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/n829>, number of controlling flip flops: 1
CE signal <edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n159>, number of controlling flip flops: 1
CE signal <edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n208>, number of controlling flip flops: 1
CE signal <edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n257>, number of controlling flip flops: 1
CE signal <edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n306>, number of controlling flip flops: 1
CE signal <edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n355>, number of controlling flip flops: 1
CE signal <edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/n404>, number of controlling flip flops: 1
CE signal <edb_top_inst/debug_hub_inst/n266>, number of controlling flip flops: 4
CE signal <edb_top_inst/debug_hub_inst/n95>, number of controlling flip flops: 82
### ### EFX_FF CE enables (end) ### ### ###

### ### EFX_FF SR set/reset (begin) ### ### ###
Total number of set/reset signals: 26
Total number of FFs with set/reset signals: 1275
SR signal <ARSTN>, number of controlling flip flops: 132
SR signal <LED[6]>, number of controlling flip flops: 220
SR signal <udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/n1009>, number of controlling flip flops: 1
SR signal <udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/n255>, number of controlling flip flops: 4
SR signal <udp_i2c_cnt/r_mst_read>, number of controlling flip flops: 1
SR signal <udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[6]>, number of controlling flip flops: 66
SR signal <udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/n1203>, number of controlling flip flops: 2
SR signal <udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/n1204>, number of controlling flip flops: 11
SR signal <udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/n1216>, number of controlling flip flops: 11
SR signal <udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/n552>, number of controlling flip flops: 8
SR signal <udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/n1223>, number of controlling flip flops: 4
SR signal <udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/n1201>, number of controlling flip flops: 2
SR signal <udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/n969>, number of controlling flip flops: 1
SR signal <udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/n1014>, number of controlling flip flops: 1
SR signal <udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/n7>, number of controlling flip flops: 1
SR signal <udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/n970>, number of controlling flip flops: 1
SR signal <udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/n971>, number of controlling flip flops: 1
SR signal <udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/n972>, number of controlling flip flops: 1
SR signal <udp_gmii_fifo/u_efx_fifo_top/genblk2.rd_rst[1]>, number of controlling flip flops: 29
SR signal <udp_gmii_fifo/u_efx_fifo_top/genblk2.wr_rst[1]>, number of controlling flip flops: 21
SR signal <jtag_inst1_RESET>, number of controlling flip flops: 645
SR signal <edb_top_inst/la0/la_soft_reset_in>, number of controlling flip flops: 2
SR signal <edb_top_inst/la0/la_resetn>, number of controlling flip flops: 27
SR signal <edb_top_inst/la0/la_biu_inst/fifo_rstn>, number of controlling flip flops: 33
SR signal <edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/n967>, number of controlling flip flops: 49
SR signal <edb_top_inst/la0/la_biu_inst/n2013>, number of controlling flip flops: 1
### ### EFX_FF SR set/reset (end) ### ### ###

### ### Memory Trimming Report (begin) ### ### ### 
Memory instance 'udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ram/ram' WE[1] tied off to 0.
### ### Memory Trimming Report (end) ### ### ### 

### ### Sequential Elements Trimming Report (begin) ### ### ### 
FF|OPT : Flip-flop optimization by equivalence checking
@ "C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v (474)" removed instance : udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/dff_13/i3
@ "C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v (474)" representative instance : udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/dff_13/i2
FF|OPT : Flip-flop optimization by equivalence checking
@ "C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v (474)" removed instance : udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/dff_13/i5
@ "C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v (474)" representative instance : udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/dff_13/i2
FF|OPT : Flip-flop optimization by equivalence checking
@ "C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v (474)" removed instance : udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/dff_13/i8
@ "C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v (474)" representative instance : udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/dff_13/i2
FF|OPT : Flip-flop optimization by equivalence checking
@ "C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v (688)" removed instance : udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/dff_143/i8
@ "C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v (688)" representative instance : udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/dff_143/i7
FF|OPT : Flip-flop optimization by equivalence checking
@ "C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.v (183)" removed instance : udp_i2c_cnt/dff_65/i6
@ "C:\FPGA\EFINIX\UDP\RTL\udp_i2c_cnt.v (183)" representative instance : udp_i2c_cnt/dff_65/i5
FF|OPT : Flip-flop optimization by equivalence checking
@ "C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v (613)" removed instance : udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/dff_92/i5
@ "C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v (613)" representative instance : udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/dff_92/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v (613)" removed instance : udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/dff_92/i3
@ "C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v (613)" representative instance : udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/dff_92/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v (613)" removed instance : udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/dff_92/i2
@ "C:\FPGA\EFINIX\UDP\UDP\ip\udp_i2c\udp_i2c.v (613)" representative instance : udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/dff_92/i8
FF Output: udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[0](=0)
FF Output: udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_wrflag/data0(=0)
FF Output: udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MBCR[1](=0)
FF Output: udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/i2c_slave_addr0[3](=0)
FF Output: udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/i2c_slave_addr0[5](=0)
FF Output: udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/i2c_slave_addr0[6](=0)
FF Output: w_data_tmp_dec[6](=0)
FF Output: w_data_tmp_dec[7](=0)
FF Output: udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_wrflag/data1(=0)
FF Output: udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_wrflag/data2(=0)
FF Output: udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_wrflag/data3(=0)
FF Output: udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/u_pgfts_wrflag/data4(=0)
FF Output: udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/write_p(=0)
FF Output: udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MIDR[3](=0)
FF Output: udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MIDR[5](=0)
FF Output: udp_i2c_cnt/udp_i2c/u_i2c_controller/genblk1.master_ctl_inst/MIDR[6](=0)
FF Output: w_data_tmp_dec[15](=0)
FF instance: udp_gmii_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk1.init_set~FF(unreachable)
### ### Sequential Elements Trimming Report (end) ### ### ### 

### ### Module Resource Usage Distribution Estimates (begin) ### ###

**Note: some resources maybe grouped under different hierarchy due to optimization and LUT mapping

Module                                                               FFs        SRLs        ADDs        LUTs    COMB4s      RAMs DSP/MULTs
------------------------------------------------------------         ---        ----        ----        ----      ----      ---- ---------
udp_top:udp_top                                                1397(132)       26(0)    321(126)    1989(29)      0(0)    105(0)      0(0)
 +udp_state:udp_state                                             38(38)        0(0)        0(0)      65(65)      0(0)      0(0)      0(0)
 +udp_i2c_cnt:udp_i2c_cnt                                        184(29)        0(0)       23(3)     297(49)      0(0)      0(0)      0(0)
  +udp_i2c:udp_i2c                                                155(0)        0(0)       20(0)      248(0)      0(0)      0(0)      0(0)
   +u_i2c_controller:i2c_controller_80357bd6890e4bd9aabbb...      155(0)        0(0)       20(0)      248(0)      0(0)      0(0)      0(0)
    +genblk1.master_ctl_inst:i2c_master_ctl_80357bd6890e4...     155(42)        0(0)       20(0)     248(78)      0(0)      0(0)      0(0)
     +u_pgfts_rdflag:pulse_gen_fts_80357bd6890e4bd9aabbb4...        6(6)        0(0)        0(0)        6(6)      0(0)      0(0)      0(0)
     +u_i2c_mstrslv_ctl:i2c_mstrslv_ctl_80357bd6890e4bd9a...    107(107)        0(0)      20(20)    164(164)      0(0)      0(0)      0(0)
 +udp_tx:udp_tx                                                   83(51)        0(0)      21(21)    355(282)      0(0)      0(0)      0(0)
  +udp_crc:udp_crc                                                32(32)        0(0)        0(0)      73(73)      0(0)      0(0)      0(0)
 +udp_gmii_fifo:udp_gmii_fifo                                      54(0)       14(0)       21(0)       40(0)      0(0)      1(0)      0(0)
  +u_efx_fifo_top:efx_fifo_top_b4a0446cb7684fc0844a0dd181...       54(4)       14(0)       21(0)       40(0)      0(0)      1(0)      0(0)
   +xefx_fifo_ram:efx_fifo_ram_b4a0446cb7684fc0844a0dd181...        0(0)        0(0)        0(0)        0(0)      0(0)      1(1)      0(0)
   +xefx_fifo_ctl:efx_fifo_ctl_b4a0446cb7684fc0844a0dd181...      50(50)       14(0)      21(21)      40(16)      0(0)      0(0)      0(0)
    +genblk7.xrd2wr_bin2gray:efx_fifo_bin2gray_b4a0446cb7...        0(0)        0(0)        0(0)        6(6)      0(0)      0(0)      0(0)
    +genblk7.xrd2wr_addr_sync:efx_fifo_datasync_b4a0446cb...        0(0)        7(7)        0(0)        0(0)      0(0)      0(0)      0(0)
    +genblk7.xrd2wr_gray2bin:efx_fifo_gray2bin_b4a0446cb7...        0(0)        0(0)        0(0)        6(1)      0(0)      0(0)      0(0)
     +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_b4a044...        0(0)        0(0)        0(0)        5(1)      0(0)      0(0)      0(0)
      +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_b4a04...        0(0)        0(0)        0(0)        4(1)      0(0)      0(0)      0(0)
       +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_b4a0...        0(0)        0(0)        0(0)        3(1)      0(0)      0(0)      0(0)
        +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_b4a...        0(0)        0(0)        0(0)        2(1)      0(0)      0(0)      0(0)
         +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_b4...        0(0)        0(0)        0(0)        1(1)      0(0)      0(0)      0(0)
    +genblk7.wr2rd_bin2gray:efx_fifo_bin2gray_b4a0446cb76...        0(0)        0(0)        0(0)        6(6)      0(0)      0(0)      0(0)
    +genblk7.wr2rd_addr_sync:efx_fifo_datasync_b4a0446cb7...        0(0)        7(7)        0(0)        0(0)      0(0)      0(0)      0(0)
    +genblk7.wr2rd_gray2bin:efx_fifo_gray2bin_b4a0446cb76...        0(0)        0(0)        0(0)        6(1)      0(0)      0(0)      0(0)
     +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_b4a044...        0(0)        0(0)        0(0)        5(1)      0(0)      0(0)      0(0)
      +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_b4a04...        0(0)        0(0)        0(0)        4(1)      0(0)      0(0)      0(0)
       +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_b4a0...        0(0)        0(0)        0(0)        3(1)      0(0)      0(0)      0(0)
        +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_b4a...        0(0)        0(0)        0(0)        2(1)      0(0)      0(0)      0(0)
         +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_b4...        0(0)        0(0)        0(0)        1(1)      0(0)      0(0)      0(0)
 +udp_gmii_tx:udp_gmii_tx                                         29(29)        0(0)        0(0)      37(37)      0(0)      0(0)      0(0)
 +edb_top_inst:edb_top                                          877(877)      12(12)    130(130)  1166(1166)      0(0)  104(104)      0(0)

### ### Module Resource Usage Distribution Estimates (end) ### ###


### ### Clock Load Distribution Report (begin) ### ###

          Clock     Flip-Flops     Shift-Regs   Memory Ports    Multipliers
          -----     ----------     ----------   ------------    -----------
         RCLK_0             28              0              0              0
  PLL_RCLK_0_90             28              0              0              0
        I2C_CLK            376              7              1              0
     PLL_RCLK_0            320             19            209              0
 jtag_inst1_TCK            645              0              0              0

### ### Clock Load Distribution Report (end) ### ###

### ### Memory Mapping Report (begin) ### ### ###

### ### Memory Mapping Report (end) ### ### ###

### ### EFX Flow Options (begin) ### ### ###

family : Titanium
device : Ti180M484
project : udp_top
root : udp_top
I,include : C:/FPGA/EFINIX/UDP/UDP
I,include : C:/FPGA/EFINIX/UDP/UDP/ip/udp_i2c
I,include : C:/FPGA/EFINIX/UDP/UDP/ip/udp_gmii_fifo
output-dir : C:/FPGA/EFINIX/UDP/UDP/outflow
work-dir : C:/FPGA/EFINIX/UDP/UDP/work_dbg
write-efx-verilog : C:/FPGA/EFINIX/UDP/UDP/work_dbg/UDP.dbg.map.v
binary-db : C:/FPGA/EFINIX/UDP/UDP/work_dbg/UDP.dbg.vdb
insert-ios : 0
insert-gclk : 0
max-carry-cascade : 640
max-dsp-cascade : 32
max_mult : -1
max_ram : -1
mode : speed
num_srl : -1

### ### EFX Flow Options (end) ### ### ###

### ### Resource Summary (begin) ### ### ### 
INPUT  PORTS    : 	19
OUTPUT PORTS    : 	24

EFX_ADD         : 	321
EFX_LUT4        : 	1989
   1-2  Inputs  : 	462
   3    Inputs  : 	564
   4    Inputs  : 	963
EFX_FF          : 	1397
EFX_SRL8        : 	26
EFX_RAM10       : 	105
EFX_GBUFCE      : 	1
### ### Resource Summary (end) ### ### ###

Plain synthesis (without verilog dump and post-map checks) time : 36s
Elapsed synthesis time : 36s
