// Seed: 4256895642
module module_0 (
    input  wor   id_0,
    input  tri0  id_1,
    input  tri   id_2,
    input  tri   id_3,
    input  uwire id_4,
    output tri1  id_5,
    output tri   id_6
);
  assign module_1.id_6 = 0;
  assign id_5 = -1;
  module_2 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input wire id_1,
    input tri1 id_2,
    input wire id_3,
    output supply0 id_4,
    output supply0 id_5,
    output wire id_6
);
  assign id_6 = id_1 == id_1;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_0,
      id_2,
      id_3,
      id_5,
      id_5
  );
endmodule
module module_2;
  logic id_1;
  always_comb @(1'b0) begin : LABEL_0
    id_1 = id_1;
  end
endmodule
