UART
=====

This project is a verilog implementation of the UART protocol
