// Seed: 2318145538
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_3 = 1;
  id_6 :
  assert property (@((id_6)) id_4 / 1)
  else;
  wire id_7;
  assign id_7 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    input wire id_1,
    output supply1 id_2,
    output supply1 id_3,
    input uwire id_4,
    input wand id_5,
    input uwire id_6
);
  assign id_2 = (1'b0);
  tri  id_8 = id_5;
  wire id_9;
  tri1 id_10;
  assign id_10 = 1;
  wire id_11;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_9,
      id_9
  );
  assign modCall_1.id_3 = 0;
endmodule
