<?xml version="1.0" encoding="UTF-8"?>
<module id="CPU_ROM_TABLE" HW_revision="" XML_version="1.0" description="" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="setup_parser.xsd">
   <register acronym="SCS_ENTRY" width="32" description="SCS component" id="SCS_ENTRY" offset="0x0">
      <bitfield range="" begin="31" width="20" end="12" rwaccess="RO" description="Base address for master interface 0. Bit[31] is always 0." id="BASE_ADDR" resetval="0xfff0f">
      </bitfield>
      <bitfield range="" begin="11" width="3" end="9" rwaccess="RO" description="Reserved, RES0" id="RES0_1" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="8" width="5" end="4" rwaccess="RO" description="Indicates the power domain ID of the component. This field is only valid when bit[2] of this register is 0b1. Otherwise this field is 0b1." id="POWER_DOMAIN_ID" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="3" width="1" end="3" rwaccess="RO" description="Reserved, RES0" id="RES0_0" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="2" width="1" end="2" rwaccess="RO" description=" Indicates whether there is a power domain ID specified in the ROM Table entry" id="POWER_DOMAIN_ID_VALID" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="1" width="1" end="1" rwaccess="RO" description="Indicates the ROM table entry format" id="FORMAT" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RO" description="Indicates whether there is a valid ROM entry at this location." id="ENTRY_PRESENT" resetval="0x1">
      </bitfield>
   </register>
   <register acronym="DWT_ENTRY" width="32" description="Data watchpoint unit" id="DWT_ENTRY" offset="0x4">
      <bitfield range="" begin="31" width="20" end="12" rwaccess="RO" description="Base address for master interface 0. Bit[31] is always 0." id="BASE_ADDR" resetval="0xfff02">
      </bitfield>
      <bitfield range="" begin="11" width="3" end="9" rwaccess="RO" description="Reserved, RES0" id="RES0_1" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="8" width="5" end="4" rwaccess="RO" description="Indicates the power domain ID of the component. This field is only valid when bit[2] of this register is 0b1. Otherwise this field is 0b1." id="POWER_DOMAIN_ID" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="3" width="1" end="3" rwaccess="RO" description="Reserved, RES0" id="RES0_0" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="2" width="1" end="2" rwaccess="RO" description=" Indicates whether there is a power domain ID specified in the ROM Table entry" id="POWER_DOMAIN_ID_VALID" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="1" width="1" end="1" rwaccess="RO" description="Indicates the ROM table entry format" id="FORMAT" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RO" description="Indicates whether there is a valid ROM entry at this location." id="ENTRY_PRESENT" resetval="0x1">
      </bitfield>
   </register>
   <register acronym="FPB_ENTRY" width="32" description="Flash Patch and Breakpoint unit" id="FPB_ENTRY" offset="0x8">
      <bitfield range="" begin="31" width="20" end="12" rwaccess="RO" description="Base address for master interface 0. Bit[31] is always 0." id="BASE_ADDR" resetval="0xfff03">
      </bitfield>
      <bitfield range="" begin="11" width="3" end="9" rwaccess="RO" description="Reserved, RES0" id="RES0_1" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="8" width="5" end="4" rwaccess="RO" description="Indicates the power domain ID of the component. This field is only valid when bit[2] of this register is 0b1. Otherwise this field is 0b1." id="POWER_DOMAIN_ID" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="3" width="1" end="3" rwaccess="RO" description="Reserved, RES0" id="RES0_0" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="2" width="1" end="2" rwaccess="RO" description=" Indicates whether there is a power domain ID specified in the ROM Table entry" id="POWER_DOMAIN_ID_VALID" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="1" width="1" end="1" rwaccess="RO" description="Indicates the ROM table entry format" id="FORMAT" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RO" description="Indicates whether there is a valid ROM entry at this location." id="ENTRY_PRESENT" resetval="0x1">
      </bitfield>
   </register>
   <register acronym="ITM_ENTRY" width="32" description="never implemented" id="ITM_ENTRY" offset="0xc">
      <bitfield range="" begin="31" width="20" end="12" rwaccess="RO" description="Base address for master interface 0. Bit[31] is always 0." id="BASE_ADDR" resetval="0xfff01">
      </bitfield>
      <bitfield range="" begin="11" width="3" end="9" rwaccess="RO" description="Reserved, RES0" id="RES0_1" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="8" width="5" end="4" rwaccess="RO" description="Indicates the power domain ID of the component. This field is only valid when bit[2] of this register is 0b1. Otherwise this field is 0b1." id="POWER_DOMAIN_ID" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="3" width="1" end="3" rwaccess="RO" description="Reserved, RES0" id="RES0_0" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="2" width="1" end="2" rwaccess="RO" description=" Indicates whether there is a power domain ID specified in the ROM Table entry" id="POWER_DOMAIN_ID_VALID" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="1" width="1" end="1" rwaccess="RO" description="Indicates the ROM table entry format" id="FORMAT" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RO" description="Indicates whether there is a valid ROM entry at this location." id="ENTRY_PRESENT" resetval="0x1">
      </bitfield>
   </register>
   <register acronym="TPIU_ENTRY" width="32" description="Trace Port Interface unit" id="TPIU_ENTRY" offset="0x10">
      <bitfield range="" begin="31" width="20" end="12" rwaccess="RO" description="Base address for master interface 0. Bit[31] is always 0." id="BASE_ADDR" resetval="0xfff41">
      </bitfield>
      <bitfield range="" begin="11" width="3" end="9" rwaccess="RO" description="Reserved, RES0" id="RES0_1" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="8" width="5" end="4" rwaccess="RO" description="Indicates the power domain ID of the component. This field is only valid when bit[2] of this register is 0b1. Otherwise this field is 0b1." id="POWER_DOMAIN_ID" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="3" width="1" end="3" rwaccess="RO" description="Reserved, RES0" id="RES0_0" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="2" width="1" end="2" rwaccess="RO" description=" Indicates whether there is a power domain ID specified in the ROM Table entry" id="POWER_DOMAIN_ID_VALID" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="1" width="1" end="1" rwaccess="RO" description="Indicates the ROM table entry format" id="FORMAT" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RO" description="Indicates whether there is a valid ROM entry at this location." id="ENTRY_PRESENT" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="ETM_ENTRY" width="32" description="Embedded Trace Macrocell" id="ETM_ENTRY" offset="0x14">
      <bitfield range="" begin="31" width="20" end="12" rwaccess="RO" description="Base address for master interface 0. Bit[31] is always 0." id="BASE_ADDR" resetval="0xfff42">
      </bitfield>
      <bitfield range="" begin="11" width="3" end="9" rwaccess="RO" description="Reserved, RES0" id="RES0_1" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="8" width="5" end="4" rwaccess="RO" description="Indicates the power domain ID of the component. This field is only valid when bit[2] of this register is 0b1. Otherwise this field is 0b1." id="POWER_DOMAIN_ID" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="3" width="1" end="3" rwaccess="RO" description="Reserved, RES0" id="RES0_0" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="2" width="1" end="2" rwaccess="RO" description=" Indicates whether there is a power domain ID specified in the ROM Table entry" id="POWER_DOMAIN_ID_VALID" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="1" width="1" end="1" rwaccess="RO" description="Indicates the ROM table entry format" id="FORMAT" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RO" description="Indicates whether there is a valid ROM entry at this location." id="ENTRY_PRESENT" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="CTI_ENTRY" width="32" description="Cross Trigger Interface" id="CTI_ENTRY" offset="0x18">
      <bitfield range="" begin="31" width="20" end="12" rwaccess="RO" description="Base address for master interface 0. Bit[31] is always 0." id="BASE_ADDR" resetval="0xfff43">
      </bitfield>
      <bitfield range="" begin="11" width="3" end="9" rwaccess="RO" description="Reserved, RES0" id="RES0_1" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="8" width="5" end="4" rwaccess="RO" description="Indicates the power domain ID of the component. This field is only valid when bit[2] of this register is 0b1. Otherwise this field is 0b1." id="POWER_DOMAIN_ID" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="3" width="1" end="3" rwaccess="RO" description="Reserved, RES0" id="RES0_0" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="2" width="1" end="2" rwaccess="RO" description=" Indicates whether there is a power domain ID specified in the ROM Table entry" id="POWER_DOMAIN_ID_VALID" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="1" width="1" end="1" rwaccess="RO" description="Indicates the ROM table entry format" id="FORMAT" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RO" description="Indicates whether there is a valid ROM entry at this location." id="ENTRY_PRESENT" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="MTB_ENTRY" width="32" description="Micro Trace Buffer" id="MTB_ENTRY" offset="0x1c">
      <bitfield range="" begin="31" width="20" end="12" rwaccess="RO" description="Base address for master interface 0. Bit[31] is always 0." id="BASE_ADDR" resetval="0xfff44">
      </bitfield>
      <bitfield range="" begin="11" width="3" end="9" rwaccess="RO" description="Reserved, RES0" id="RES0_1" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="8" width="5" end="4" rwaccess="RO" description="Indicates the power domain ID of the component. This field is only valid when bit[2] of this register is 0b1. Otherwise this field is 0b1." id="POWER_DOMAIN_ID" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="3" width="1" end="3" rwaccess="RO" description="Reserved, RES0" id="RES0_0" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="2" width="1" end="2" rwaccess="RO" description=" Indicates whether there is a power domain ID specified in the ROM Table entry" id="POWER_DOMAIN_ID_VALID" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="1" width="1" end="1" rwaccess="RO" description="Indicates the ROM table entry format" id="FORMAT" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RO" description="Indicates whether there is a valid ROM entry at this location." id="ENTRY_PRESENT" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="END_MARKER" width="32" description="end of the rom for discovery" id="END_MARKER" offset="0x20">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RO" description="Reserved, RES0" id="RES0" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="SYSTEM_ACCESS_ENTRY" width="32" description="SYSTEM ACCESS" id="SYSTEM_ACCESS_ENTRY" offset="0xfcc">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RO" description="Reserved, RES0" id="RES0" resetval="0x1">
      </bitfield>
   </register>
   <register acronym="PIDR4" width="32" description="CoreSight Periperal ID4" id="PIDR4" offset="0xfd0">
      <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Reserved, RES0" id="RES0" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="4" end="4" rwaccess="RO" description="Always 0b0000. Indicates that the device only occupies 4KB of memory" id="SIZE" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="3" width="4" end="0" rwaccess="RO" description="Together, PIDR1.DES_0, PIDR2.DES_1, and PIDR4.DES_2 identify the designer of the component." id="DES_2" resetval="0x4">
      </bitfield>
   </register>
   <register acronym="PIDR5" width="32" description="CoreSight Periperal ID5" id="PIDR5" offset="0xfd4">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RO" description="Reserved, RES0" id="RES0" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="PIDR6" width="32" description="CoreSight Periperal ID6" id="PIDR6" offset="0xfd8">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RO" description="Reserved, RES0" id="RES0" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="PIDR7" width="32" description="CoreSight Periperal ID7" id="PIDR7" offset="0xfdc">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RO" description="Reserved, RES0" id="RES0" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="PIDR0" width="32" description="CoreSight Periperal ID0" id="PIDR0" offset="0xfe0">
      <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Reserved, RES0" id="RES0" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="8" end="0" rwaccess="RO" description="Bits[7:0] of the 12-bit part number of the component. The designer of the component assigns this part number." id="PART_0" resetval="0xc9">
      </bitfield>
   </register>
   <register acronym="PIDR1" width="32" description="CoreSight Periperal ID1" id="PIDR1" offset="0xfe4">
      <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Reserved, RES0" id="RES0" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="4" end="4" rwaccess="RO" description="Together, PIDR1.DES_0, PIDR2.DES_1, and PIDR4.DES_2 identify the designer of the component." id="DES_0" resetval="0xb">
      </bitfield>
      <bitfield range="" begin="3" width="4" end="0" rwaccess="RO" description="Bits[11:8] of the 12-bit part number of the component. The designer of the component assigns this part number." id="PART_1" resetval="0x4">
      </bitfield>
   </register>
   <register acronym="PIDR2" width="32" description="CoreSight Periperal ID2" id="PIDR2" offset="0xfe8">
      <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Reserved, RES0" id="RES0" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="4" end="4" rwaccess="RO" description="This device is at r1p0" id="REVISION" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="3" width="1" end="3" rwaccess="RO" description="Always 1. Indicates that the JEDEC-assigned designer ID is used." id="JEDEC" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="2" width="3" end="0" rwaccess="RO" description="Together, PIDR1.DES_0, PIDR2.DES_1, and PIDR4.DES_2 identify the designer of the component." id="DES_1" resetval="0x3">
      </bitfield>
   </register>
   <register acronym="PIDR3" width="32" description="CoreSight Periperal ID3" id="PIDR3" offset="0xfec">
      <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Reserved, RES0" id="RES0" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="4" end="4" rwaccess="RO" description="Indicates minor errata fixes specific to the revision of the component being used, for example metal fixes after implementation. In most cases, this field is 0b0000. ARM recommends that the component designers ensure that a metal fix can change this field if required, for example, by driving it from registers that reset to 0b0000." id="REVAND" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="3" width="4" end="0" rwaccess="RO" description="Customer Modified. Indicates whether the customer has modified the behavior of the component. In most cases, this field is 0b0000. Customers change this value when they make authorized modifications to this component." id="CMOD" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="CIDR0" width="32" description="CoreSight Component ID0" id="CIDR0" offset="0xff0">
      <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Reserved, RES0" id="RES0" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="8" end="0" rwaccess="RO" description="Preamble[0]. Contains bits[7:0] of the component identification code" id="PRMBL_0" resetval="0xd">
      </bitfield>
   </register>
   <register acronym="CIDR1" width="32" description="CoreSight Component ID1" id="CIDR1" offset="0xff4">
      <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Reserved, RES0" id="RES0" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="4" end="4" rwaccess="RO" description="Class of the component, for example, whether the component is a ROM table or a generic CoreSight component. Contains bits[15:12] of the component identification code." id="CLASS" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="3" width="4" end="0" rwaccess="RO" description="Preamble[1]. Contains bits[11:8] of the component identification code." id="PRMBL_1" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="CIDR2" width="32" description="CoreSight Component ID2" id="CIDR2" offset="0xff8">
      <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Reserved, RES0" id="RES0" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="8" end="0" rwaccess="RO" description="Preamble[2]. Contains bits[23:16] of the component identification code." id="PRMBL_2" resetval="0x5">
      </bitfield>
   </register>
   <register acronym="CIDR3" width="32" description="CoreSight Component ID3" id="CIDR3" offset="0xffc">
      <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Reserved, RES0" id="RES0" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="8" end="0" rwaccess="RO" description="Preamble[3]. Contains bits[31:24] of the component identification code." id="PRMBL_3" resetval="0xb1">
      </bitfield>
   </register>
</module>
