

================================================================
== Vitis HLS Report for 'top_Pipeline_LOOP_DMEM_O'
================================================================
* Date:           Fri Dec 13 13:11:41 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.334 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        2|    65540|  20.000 ns|  0.655 ms|    2|  65540|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- LOOP_DMEM_O  |        0|    65538|         5|          1|          1|  0 ~ 65535|       yes|
        +---------------+---------+---------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%img_idx_V = alloca i32 1"   --->   Operation 8 'alloca' 'img_idx_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%rhs_V = alloca i32 1"   --->   Operation 9 'alloca' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_V = alloca i32 1"   --->   Operation 10 'alloca' 'i_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%words_per_out_V_cast5_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %words_per_out_V_cast5"   --->   Operation 11 'read' 'words_per_out_V_cast5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%brmerge22_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %brmerge22"   --->   Operation 12 'read' 'brmerge22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln1494_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %zext_ln1494"   --->   Operation 13 'read' 'zext_ln1494_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%r_V_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %r_V"   --->   Operation 14 'read' 'r_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%output_words_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %output_words"   --->   Operation 15 'read' 'output_words_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%words_per_out_V_cast5_cast = zext i5 %words_per_out_V_cast5_read"   --->   Operation 16 'zext' 'words_per_out_V_cast5_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln1494_cast = zext i5 %zext_ln1494_read"   --->   Operation 17 'zext' 'zext_ln1494_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dmem_o, void @empty_0, i32 0, i32 0, void @empty_26, i32 4294967295, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %i_V"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln0 = store i10 0, i10 %rhs_V"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%store_ln0 = store i16 0, i16 %img_idx_V"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body191"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.01>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%i_V_3 = load i8 %i_V"   --->   Operation 23 'load' 'i_V_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%i_V_5_cast = zext i8 %i_V_3"   --->   Operation 24 'zext' 'i_V_5_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 25 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.67ns)   --->   "%icmp_ln1027 = icmp_eq  i16 %i_V_5_cast, i16 %output_words_read"   --->   Operation 26 'icmp' 'icmp_ln1027' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 65535, i64 0"   --->   Operation 27 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.70ns)   --->   "%add_ln840 = add i8 %i_V_3, i8 1"   --->   Operation 28 'add' 'add_ln840' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln843 = br i1 %icmp_ln1027, void %for.body191.split_ifconv, void %for.end229.loopexit.exitStub" [Accel.cpp:843]   --->   Operation 29 'br' 'br_ln843' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%img_idx_V_load = load i16 %img_idx_V"   --->   Operation 30 'load' 'img_idx_V_load' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%rhs_V_load = load i10 %rhs_V"   --->   Operation 31 'load' 'rhs_V_load' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%ret_V_5 = trunc i16 %img_idx_V_load"   --->   Operation 32 'trunc' 'ret_V_5' <Predicate = (!icmp_ln1027 & !brmerge22_read)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %img_idx_V_load, i32 1, i32 12"   --->   Operation 33 'partselect' 'trunc_ln5' <Predicate = (!icmp_ln1027 & !brmerge22_read)> <Delay = 0.00>
ST_2 : Operation 34 [3/3] (0.99ns) (grouped into DSP with root node ret_V_4)   --->   "%ret_V_6 = mul i12 %trunc_ln5, i12 %zext_ln1494_cast"   --->   Operation 34 'mul' 'ret_V_6' <Predicate = (!icmp_ln1027 & !brmerge22_read)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 35 [1/1] (0.72ns)   --->   "%img_off_V = add i10 %rhs_V_load, i10 1"   --->   Operation 35 'add' 'img_off_V' <Predicate = (!icmp_ln1027)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.60ns)   --->   "%icmp_ln1019 = icmp_eq  i10 %img_off_V, i10 %words_per_out_V_cast5_cast"   --->   Operation 36 'icmp' 'icmp_ln1019' <Predicate = (!icmp_ln1027)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.78ns)   --->   "%img_idx_V_1 = add i16 %img_idx_V_load, i16 1"   --->   Operation 37 'add' 'img_idx_V_1' <Predicate = (!icmp_ln1027)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.24ns)   --->   "%img_idx_V_2 = select i1 %icmp_ln1019, i16 %img_idx_V_1, i16 %img_idx_V_load" [Accel.cpp:854]   --->   Operation 38 'select' 'img_idx_V_2' <Predicate = (!icmp_ln1027)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.30ns)   --->   "%img_off_V_1 = select i1 %icmp_ln1019, i10 0, i10 %img_off_V" [Accel.cpp:854]   --->   Operation 39 'select' 'img_off_V_1' <Predicate = (!icmp_ln1027)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.38ns)   --->   "%store_ln843 = store i8 %add_ln840, i8 %i_V" [Accel.cpp:843]   --->   Operation 40 'store' 'store_ln843' <Predicate = (!icmp_ln1027)> <Delay = 0.38>
ST_2 : Operation 41 [1/1] (0.38ns)   --->   "%store_ln843 = store i10 %img_off_V_1, i10 %rhs_V" [Accel.cpp:843]   --->   Operation 41 'store' 'store_ln843' <Predicate = (!icmp_ln1027)> <Delay = 0.38>
ST_2 : Operation 42 [1/1] (0.38ns)   --->   "%store_ln843 = store i16 %img_idx_V_2, i16 %img_idx_V" [Accel.cpp:843]   --->   Operation 42 'store' 'store_ln843' <Predicate = (!icmp_ln1027)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 43 [2/3] (0.99ns) (grouped into DSP with root node ret_V_4)   --->   "%ret_V_6 = mul i12 %trunc_ln5, i12 %zext_ln1494_cast"   --->   Operation 43 'mul' 'ret_V_6' <Predicate = (!brmerge22_read)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.64>
ST_4 : Operation 44 [1/3] (0.00ns) (grouped into DSP with root node ret_V_4)   --->   "%ret_V_6 = mul i12 %trunc_ln5, i12 %zext_ln1494_cast"   --->   Operation 44 'mul' 'ret_V_6' <Predicate = (!brmerge22_read)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln1495 = zext i10 %rhs_V_load"   --->   Operation 45 'zext' 'zext_ln1495' <Predicate = (!brmerge22_read)> <Delay = 0.00>
ST_4 : Operation 46 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_4 = add i12 %ret_V_6, i12 %zext_ln1495"   --->   Operation 46 'add' 'ret_V_4' <Predicate = (!brmerge22_read)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 3.33>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%ret_V = trunc i8 %i_V_3"   --->   Operation 47 'trunc' 'ret_V' <Predicate = (brmerge22_read)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%ret_V_1 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %i_V_3, i32 1, i32 7"   --->   Operation 48 'partselect' 'ret_V_1' <Predicate = (brmerge22_read)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln1513 = zext i7 %ret_V_1"   --->   Operation 49 'zext' 'zext_ln1513' <Predicate = (brmerge22_read)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i1.i2.i8, i1 %r_V_read, i1 %ret_V, i2 0, i8 %zext_ln1513" [Accel.cpp:852]   --->   Operation 50 'bitconcatenate' 'tmp_5' <Predicate = (brmerge22_read)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i1.i10, i1 %r_V_read, i1 %ret_V_5, i10 0" [Accel.cpp:849]   --->   Operation 51 'bitconcatenate' 'tmp_6' <Predicate = (!brmerge22_read)> <Delay = 0.00>
ST_5 : Operation 52 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_4 = add i12 %ret_V_6, i12 %zext_ln1495"   --->   Operation 52 'add' 'ret_V_4' <Predicate = (!brmerge22_read)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 53 [1/1] (0.74ns)   --->   "%add_ln849 = add i12 %tmp_6, i12 %ret_V_4" [Accel.cpp:849]   --->   Operation 53 'add' 'add_ln849' <Predicate = (!brmerge22_read)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.29ns)   --->   "%storemerge = select i1 %brmerge22_read, i12 %tmp_5, i12 %add_ln849" [Accel.cpp:852]   --->   Operation 54 'select' 'storemerge' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln852 = zext i12 %storemerge" [Accel.cpp:852]   --->   Operation 55 'zext' 'zext_ln852' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%dmem_V_addr = getelementptr i64 %dmem_V, i64 0, i64 %zext_ln852" [Accel.cpp:852]   --->   Operation 56 'getelementptr' 'dmem_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [2/2] (1.64ns)   --->   "%dmem_V_load = load i12 %dmem_V_addr" [Accel.cpp:852]   --->   Operation 57 'load' 'dmem_V_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 64 'ret' 'ret_ln0' <Predicate = (icmp_ln1027)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.84>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln1514_6_cast = zext i8 %i_V_3"   --->   Operation 58 'zext' 'trunc_ln1514_6_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln752 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [Accel.cpp:752]   --->   Operation 59 'specloopname' 'specloopname_ln752' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%dmem_o_addr = getelementptr i64 %dmem_o, i64 0, i64 %trunc_ln1514_6_cast" [Accel.cpp:849]   --->   Operation 60 'getelementptr' 'dmem_o_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/2] (1.64ns)   --->   "%dmem_V_load = load i12 %dmem_V_addr" [Accel.cpp:852]   --->   Operation 61 'load' 'dmem_V_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_6 : Operation 62 [1/1] (1.20ns)   --->   "%store_ln852 = store i64 %dmem_V_load, i7 %dmem_o_addr" [Accel.cpp:852]   --->   Operation 62 'store' 'store_ln852' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln843 = br void %for.body191" [Accel.cpp:843]   --->   Operation 63 'br' 'br_ln843' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_words]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dmem_o]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ r_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln1494]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ brmerge22]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ words_per_out_V_cast5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dmem_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
img_idx_V                  (alloca           ) [ 0110000]
rhs_V                      (alloca           ) [ 0110000]
i_V                        (alloca           ) [ 0110000]
words_per_out_V_cast5_read (read             ) [ 0000000]
brmerge22_read             (read             ) [ 0111110]
zext_ln1494_read           (read             ) [ 0000000]
r_V_read                   (read             ) [ 0111110]
output_words_read          (read             ) [ 0110000]
words_per_out_V_cast5_cast (zext             ) [ 0110000]
zext_ln1494_cast           (zext             ) [ 0111100]
specinterface_ln0          (specinterface    ) [ 0000000]
store_ln0                  (store            ) [ 0000000]
store_ln0                  (store            ) [ 0000000]
store_ln0                  (store            ) [ 0000000]
br_ln0                     (br               ) [ 0000000]
i_V_3                      (load             ) [ 0101111]
i_V_5_cast                 (zext             ) [ 0000000]
specpipeline_ln0           (specpipeline     ) [ 0000000]
icmp_ln1027                (icmp             ) [ 0111110]
speclooptripcount_ln0      (speclooptripcount) [ 0000000]
add_ln840                  (add              ) [ 0000000]
br_ln843                   (br               ) [ 0000000]
img_idx_V_load             (load             ) [ 0000000]
rhs_V_load                 (load             ) [ 0101100]
ret_V_5                    (trunc            ) [ 0101110]
trunc_ln5                  (partselect       ) [ 0101100]
img_off_V                  (add              ) [ 0000000]
icmp_ln1019                (icmp             ) [ 0000000]
img_idx_V_1                (add              ) [ 0000000]
img_idx_V_2                (select           ) [ 0000000]
img_off_V_1                (select           ) [ 0000000]
store_ln843                (store            ) [ 0000000]
store_ln843                (store            ) [ 0000000]
store_ln843                (store            ) [ 0000000]
ret_V_6                    (mul              ) [ 0100010]
zext_ln1495                (zext             ) [ 0100010]
ret_V                      (trunc            ) [ 0000000]
ret_V_1                    (partselect       ) [ 0000000]
zext_ln1513                (zext             ) [ 0000000]
tmp_5                      (bitconcatenate   ) [ 0000000]
tmp_6                      (bitconcatenate   ) [ 0000000]
ret_V_4                    (add              ) [ 0000000]
add_ln849                  (add              ) [ 0000000]
storemerge                 (select           ) [ 0000000]
zext_ln852                 (zext             ) [ 0000000]
dmem_V_addr                (getelementptr    ) [ 0100001]
trunc_ln1514_6_cast        (zext             ) [ 0000000]
specloopname_ln752         (specloopname     ) [ 0000000]
dmem_o_addr                (getelementptr    ) [ 0000000]
dmem_V_load                (load             ) [ 0000000]
store_ln852                (store            ) [ 0000000]
br_ln843                   (br               ) [ 0000000]
ret_ln0                    (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_words">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_words"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dmem_o">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dmem_o"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="r_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="zext_ln1494">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln1494"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="brmerge22">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="brmerge22"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="words_per_out_V_cast5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="words_per_out_V_cast5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dmem_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dmem_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i1.i1.i2.i8"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i1.i1.i10"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="img_idx_V_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_idx_V/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="rhs_V_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rhs_V/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="i_V_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_V/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="words_per_out_V_cast5_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="5" slack="0"/>
<pin id="86" dir="0" index="1" bw="5" slack="0"/>
<pin id="87" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="words_per_out_V_cast5_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="brmerge22_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="brmerge22_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="zext_ln1494_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="5" slack="0"/>
<pin id="98" dir="0" index="1" bw="5" slack="0"/>
<pin id="99" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln1494_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="r_V_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_V_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="output_words_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="0"/>
<pin id="110" dir="0" index="1" bw="16" slack="0"/>
<pin id="111" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_words_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="dmem_V_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="64" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="12" slack="0"/>
<pin id="118" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_V_addr/5 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_access_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="12" slack="0"/>
<pin id="123" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dmem_V_load/5 "/>
</bind>
</comp>

<comp id="127" class="1004" name="dmem_o_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="64" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="8" slack="0"/>
<pin id="131" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_o_addr/6 "/>
</bind>
</comp>

<comp id="134" class="1004" name="store_ln852_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="7" slack="0"/>
<pin id="136" dir="0" index="1" bw="64" slack="0"/>
<pin id="137" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln852/6 "/>
</bind>
</comp>

<comp id="141" class="1004" name="words_per_out_V_cast5_cast_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="5" slack="0"/>
<pin id="143" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="words_per_out_V_cast5_cast/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="zext_ln1494_cast_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="5" slack="0"/>
<pin id="147" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_cast/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="store_ln0_store_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="0"/>
<pin id="151" dir="0" index="1" bw="8" slack="0"/>
<pin id="152" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="store_ln0_store_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="10" slack="0"/>
<pin id="157" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="store_ln0_store_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="0" index="1" bw="16" slack="0"/>
<pin id="162" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="i_V_3_load_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="1"/>
<pin id="166" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_V_3/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="i_V_5_cast_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="0"/>
<pin id="169" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_V_5_cast/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="icmp_ln1027_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="8" slack="0"/>
<pin id="173" dir="0" index="1" bw="16" slack="1"/>
<pin id="174" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1027/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="add_ln840_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln840/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="img_idx_V_load_load_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="16" slack="1"/>
<pin id="184" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img_idx_V_load/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="rhs_V_load_load_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="10" slack="1"/>
<pin id="187" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rhs_V_load/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="ret_V_5_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="16" slack="0"/>
<pin id="190" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="ret_V_5/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="trunc_ln5_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="12" slack="0"/>
<pin id="194" dir="0" index="1" bw="16" slack="0"/>
<pin id="195" dir="0" index="2" bw="1" slack="0"/>
<pin id="196" dir="0" index="3" bw="5" slack="0"/>
<pin id="197" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="img_off_V_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="10" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="img_off_V/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="icmp_ln1019_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="10" slack="0"/>
<pin id="210" dir="0" index="1" bw="5" slack="1"/>
<pin id="211" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1019/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="img_idx_V_1_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="16" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="img_idx_V_1/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="img_idx_V_2_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="16" slack="0"/>
<pin id="222" dir="0" index="2" bw="16" slack="0"/>
<pin id="223" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="img_idx_V_2/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="img_off_V_1_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="10" slack="0"/>
<pin id="231" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="img_off_V_1/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="store_ln843_store_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="8" slack="0"/>
<pin id="237" dir="0" index="1" bw="8" slack="1"/>
<pin id="238" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln843/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="store_ln843_store_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="10" slack="0"/>
<pin id="242" dir="0" index="1" bw="10" slack="1"/>
<pin id="243" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln843/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="store_ln843_store_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="16" slack="0"/>
<pin id="247" dir="0" index="1" bw="16" slack="1"/>
<pin id="248" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln843/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="zext_ln1495_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="10" slack="2"/>
<pin id="252" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1495/4 "/>
</bind>
</comp>

<comp id="253" class="1004" name="ret_V_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8" slack="3"/>
<pin id="255" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="ret_V/5 "/>
</bind>
</comp>

<comp id="256" class="1004" name="ret_V_1_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="7" slack="0"/>
<pin id="258" dir="0" index="1" bw="8" slack="3"/>
<pin id="259" dir="0" index="2" bw="1" slack="0"/>
<pin id="260" dir="0" index="3" bw="4" slack="0"/>
<pin id="261" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ret_V_1/5 "/>
</bind>
</comp>

<comp id="265" class="1004" name="zext_ln1513_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="7" slack="0"/>
<pin id="267" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1513/5 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_5_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="12" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="4"/>
<pin id="272" dir="0" index="2" bw="1" slack="0"/>
<pin id="273" dir="0" index="3" bw="1" slack="0"/>
<pin id="274" dir="0" index="4" bw="7" slack="0"/>
<pin id="275" dir="1" index="5" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_6_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="12" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="4"/>
<pin id="283" dir="0" index="2" bw="1" slack="3"/>
<pin id="284" dir="0" index="3" bw="1" slack="0"/>
<pin id="285" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="288" class="1004" name="add_ln849_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="12" slack="0"/>
<pin id="290" dir="0" index="1" bw="12" slack="0"/>
<pin id="291" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln849/5 "/>
</bind>
</comp>

<comp id="293" class="1004" name="storemerge_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="4"/>
<pin id="295" dir="0" index="1" bw="12" slack="0"/>
<pin id="296" dir="0" index="2" bw="12" slack="0"/>
<pin id="297" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge/5 "/>
</bind>
</comp>

<comp id="300" class="1004" name="zext_ln852_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="12" slack="0"/>
<pin id="302" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln852/5 "/>
</bind>
</comp>

<comp id="305" class="1004" name="trunc_ln1514_6_cast_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="8" slack="4"/>
<pin id="307" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="trunc_ln1514_6_cast/6 "/>
</bind>
</comp>

<comp id="309" class="1007" name="grp_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="12" slack="0"/>
<pin id="311" dir="0" index="1" bw="5" slack="1"/>
<pin id="312" dir="0" index="2" bw="10" slack="0"/>
<pin id="313" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="ret_V_6/2 ret_V_4/4 "/>
</bind>
</comp>

<comp id="317" class="1005" name="img_idx_V_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="16" slack="0"/>
<pin id="319" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="img_idx_V "/>
</bind>
</comp>

<comp id="324" class="1005" name="rhs_V_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="10" slack="0"/>
<pin id="326" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="rhs_V "/>
</bind>
</comp>

<comp id="331" class="1005" name="i_V_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="8" slack="0"/>
<pin id="333" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="338" class="1005" name="brmerge22_read_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="1"/>
<pin id="340" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="brmerge22_read "/>
</bind>
</comp>

<comp id="343" class="1005" name="r_V_read_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="4"/>
<pin id="345" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="r_V_read "/>
</bind>
</comp>

<comp id="349" class="1005" name="output_words_read_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="16" slack="1"/>
<pin id="351" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="output_words_read "/>
</bind>
</comp>

<comp id="354" class="1005" name="words_per_out_V_cast5_cast_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="10" slack="1"/>
<pin id="356" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="words_per_out_V_cast5_cast "/>
</bind>
</comp>

<comp id="359" class="1005" name="zext_ln1494_cast_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="12" slack="1"/>
<pin id="361" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1494_cast "/>
</bind>
</comp>

<comp id="364" class="1005" name="i_V_3_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="8" slack="3"/>
<pin id="366" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="i_V_3 "/>
</bind>
</comp>

<comp id="371" class="1005" name="icmp_ln1027_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="3"/>
<pin id="373" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1027 "/>
</bind>
</comp>

<comp id="375" class="1005" name="rhs_V_load_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="10" slack="2"/>
<pin id="377" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="rhs_V_load "/>
</bind>
</comp>

<comp id="380" class="1005" name="ret_V_5_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="3"/>
<pin id="382" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="ret_V_5 "/>
</bind>
</comp>

<comp id="385" class="1005" name="trunc_ln5_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="12" slack="1"/>
<pin id="387" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln5 "/>
</bind>
</comp>

<comp id="390" class="1005" name="zext_ln1495_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="12" slack="1"/>
<pin id="392" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1495 "/>
</bind>
</comp>

<comp id="395" class="1005" name="dmem_V_addr_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="12" slack="1"/>
<pin id="397" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="dmem_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="14" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="14" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="14" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="16" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="10" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="18" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="16" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="18" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="20" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="0" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="12" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="44" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="114" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="132"><net_src comp="2" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="44" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="121" pin="3"/><net_sink comp="134" pin=1"/></net>

<net id="140"><net_src comp="127" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="84" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="148"><net_src comp="96" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="153"><net_src comp="32" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="158"><net_src comp="34" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="163"><net_src comp="36" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="170"><net_src comp="164" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="175"><net_src comp="167" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="180"><net_src comp="164" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="48" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="191"><net_src comp="182" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="50" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="182" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="200"><net_src comp="14" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="201"><net_src comp="52" pin="0"/><net_sink comp="192" pin=3"/></net>

<net id="206"><net_src comp="185" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="54" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="202" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="217"><net_src comp="182" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="56" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="224"><net_src comp="208" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="213" pin="2"/><net_sink comp="219" pin=1"/></net>

<net id="226"><net_src comp="182" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="232"><net_src comp="208" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="34" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="234"><net_src comp="202" pin="2"/><net_sink comp="227" pin=2"/></net>

<net id="239"><net_src comp="176" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="244"><net_src comp="227" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="249"><net_src comp="219" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="262"><net_src comp="58" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="14" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="264"><net_src comp="60" pin="0"/><net_sink comp="256" pin=3"/></net>

<net id="268"><net_src comp="256" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="276"><net_src comp="62" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="277"><net_src comp="253" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="278"><net_src comp="64" pin="0"/><net_sink comp="269" pin=3"/></net>

<net id="279"><net_src comp="265" pin="1"/><net_sink comp="269" pin=4"/></net>

<net id="286"><net_src comp="66" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="34" pin="0"/><net_sink comp="280" pin=3"/></net>

<net id="292"><net_src comp="280" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="298"><net_src comp="269" pin="5"/><net_sink comp="293" pin=1"/></net>

<net id="299"><net_src comp="288" pin="2"/><net_sink comp="293" pin=2"/></net>

<net id="303"><net_src comp="293" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="308"><net_src comp="305" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="314"><net_src comp="192" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="250" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="316"><net_src comp="309" pin="3"/><net_sink comp="288" pin=1"/></net>

<net id="320"><net_src comp="72" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="322"><net_src comp="317" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="323"><net_src comp="317" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="327"><net_src comp="76" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="329"><net_src comp="324" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="330"><net_src comp="324" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="334"><net_src comp="80" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="336"><net_src comp="331" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="337"><net_src comp="331" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="341"><net_src comp="90" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="346"><net_src comp="102" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="348"><net_src comp="343" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="352"><net_src comp="108" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="357"><net_src comp="141" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="362"><net_src comp="145" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="367"><net_src comp="164" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="369"><net_src comp="364" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="370"><net_src comp="364" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="374"><net_src comp="171" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="378"><net_src comp="185" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="383"><net_src comp="188" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="388"><net_src comp="192" pin="4"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="393"><net_src comp="250" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="398"><net_src comp="114" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="121" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dmem_o | {6 }
 - Input state : 
	Port: top_Pipeline_LOOP_DMEM_O : output_words | {1 }
	Port: top_Pipeline_LOOP_DMEM_O : r_V | {1 }
	Port: top_Pipeline_LOOP_DMEM_O : zext_ln1494 | {1 }
	Port: top_Pipeline_LOOP_DMEM_O : brmerge22 | {1 }
	Port: top_Pipeline_LOOP_DMEM_O : words_per_out_V_cast5 | {1 }
	Port: top_Pipeline_LOOP_DMEM_O : dmem_V | {5 6 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		i_V_5_cast : 1
		icmp_ln1027 : 2
		add_ln840 : 1
		br_ln843 : 3
		ret_V_5 : 1
		trunc_ln5 : 1
		ret_V_6 : 2
		img_off_V : 1
		icmp_ln1019 : 2
		img_idx_V_1 : 1
		img_idx_V_2 : 3
		img_off_V_1 : 3
		store_ln843 : 2
		store_ln843 : 4
		store_ln843 : 4
	State 3
	State 4
		ret_V_4 : 1
	State 5
		zext_ln1513 : 1
		tmp_5 : 2
		add_ln849 : 1
		storemerge : 3
		zext_ln852 : 4
		dmem_V_addr : 5
		dmem_V_load : 6
	State 6
		dmem_o_addr : 1
		store_ln852 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|---------|
| Operation|            Functional Unit            |   DSP   |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|---------|
|          |            add_ln840_fu_176           |    0    |    0    |    15   |
|    add   |            img_off_V_fu_202           |    0    |    0    |    17   |
|          |           img_idx_V_1_fu_213          |    0    |    0    |    23   |
|          |            add_ln849_fu_288           |    0    |    0    |    19   |
|----------|---------------------------------------|---------|---------|---------|
|          |           img_idx_V_2_fu_219          |    0    |    0    |    16   |
|  select  |           img_off_V_1_fu_227          |    0    |    0    |    10   |
|          |           storemerge_fu_293           |    0    |    0    |    12   |
|----------|---------------------------------------|---------|---------|---------|
|   icmp   |           icmp_ln1027_fu_171          |    0    |    0    |    13   |
|          |           icmp_ln1019_fu_208          |    0    |    0    |    11   |
|----------|---------------------------------------|---------|---------|---------|
|  muladd  |               grp_fu_309              |    1    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          | words_per_out_V_cast5_read_read_fu_84 |    0    |    0    |    0    |
|          |       brmerge22_read_read_fu_90       |    0    |    0    |    0    |
|   read   |      zext_ln1494_read_read_fu_96      |    0    |    0    |    0    |
|          |          r_V_read_read_fu_102         |    0    |    0    |    0    |
|          |     output_words_read_read_fu_108     |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |   words_per_out_V_cast5_cast_fu_141   |    0    |    0    |    0    |
|          |        zext_ln1494_cast_fu_145        |    0    |    0    |    0    |
|          |           i_V_5_cast_fu_167           |    0    |    0    |    0    |
|   zext   |           zext_ln1495_fu_250          |    0    |    0    |    0    |
|          |           zext_ln1513_fu_265          |    0    |    0    |    0    |
|          |           zext_ln852_fu_300           |    0    |    0    |    0    |
|          |       trunc_ln1514_6_cast_fu_305      |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|   trunc  |             ret_V_5_fu_188            |    0    |    0    |    0    |
|          |              ret_V_fu_253             |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|partselect|            trunc_ln5_fu_192           |    0    |    0    |    0    |
|          |             ret_V_1_fu_256            |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|bitconcatenate|              tmp_5_fu_269             |    0    |    0    |    0    |
|          |              tmp_6_fu_280             |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|   Total  |                                       |    1    |    0    |   136   |
|----------|---------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|      brmerge22_read_reg_338      |    1   |
|        dmem_V_addr_reg_395       |   12   |
|           i_V_3_reg_364          |    8   |
|            i_V_reg_331           |    8   |
|        icmp_ln1027_reg_371       |    1   |
|         img_idx_V_reg_317        |   16   |
|     output_words_read_reg_349    |   16   |
|         r_V_read_reg_343         |    1   |
|          ret_V_5_reg_380         |    1   |
|        rhs_V_load_reg_375        |   10   |
|           rhs_V_reg_324          |   10   |
|         trunc_ln5_reg_385        |   12   |
|words_per_out_V_cast5_cast_reg_354|   10   |
|     zext_ln1494_cast_reg_359     |   12   |
|        zext_ln1495_reg_390       |   12   |
+----------------------------------+--------+
|               Total              |   130  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_121 |  p0  |   2  |  12  |   24   ||    9    |
|     grp_fu_309    |  p0  |   2  |  12  |   24   ||    9    |
|     grp_fu_309    |  p1  |   2  |   5  |   10   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   58   ||  1.161  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   136  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   27   |
|  Register |    -   |    -   |   130  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    1   |   130  |   163  |
+-----------+--------+--------+--------+--------+
