// Seed: 3872745840
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  output wire id_23;
  output wire id_22;
  output wire id_21;
  output wire id_20;
  input wire id_19;
  inout wire id_18;
  inout wire id_17;
  inout wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_3  = id_5;
  assign id_13 = id_5 - ^id_6.id_18;
  wire id_24, id_25;
  assign module_1.type_1 = 0;
  parameter id_26 = 1;
  assign id_11 = -1 - 1;
  wire id_27;
endmodule
module module_1 (
    input  tri0 id_0,
    input  tri  id_1,
    output wor  id_2,
    input  tri1 id_3
);
  assign id_2 = id_3;
  assign id_2 = id_1;
  integer id_5 = -1 + id_1;
  wire id_6;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_5,
      id_5,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_5,
      id_5,
      id_6,
      id_5,
      id_6,
      id_5,
      id_5,
      id_5,
      id_6
  );
  generate
    begin : LABEL_0
      wire id_7;
    end
  endgenerate
  tri id_8;
  wire id_9, id_10;
  assign id_8 = -1;
  wire id_11;
endmodule
