<stg><name>fire2_fill_buffer</name>


<trans_list>

<trans id="133" from="1" to="2">
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="2" to="11">
<condition id="152">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="2" to="3">
<condition id="161">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="3" to="4">
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="4" to="5">
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="5" to="6">
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="6" to="7">
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="7" to="8">
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="8" to="9">
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="9" to="10">
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="10" to="2">
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e3x3_i_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str196, [1 x i8]* @p_str197, [1 x i8]* @p_str198, [1 x i8]* @p_str199)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:1  %empty_564 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e3x3_i_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str201, [1 x i8]* @p_str202, [1 x i8]* @p_str203, [1 x i8]* @p_str204)

]]></node>
<StgValue><ssdm name="empty_564"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:2  %empty_565 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e3x3_i_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str206, [1 x i8]* @p_str207, [1 x i8]* @p_str208, [1 x i8]* @p_str209)

]]></node>
<StgValue><ssdm name="empty_565"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:3  %empty_566 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e3x3_i_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str211, [1 x i8]* @p_str212, [1 x i8]* @p_str213, [1 x i8]* @p_str214)

]]></node>
<StgValue><ssdm name="empty_566"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:4  %empty_567 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e3x3_i_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str216, [1 x i8]* @p_str217, [1 x i8]* @p_str218, [1 x i8]* @p_str219)

]]></node>
<StgValue><ssdm name="empty_567"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:5  %empty_568 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e3x3_i_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str221, [1 x i8]* @p_str222, [1 x i8]* @p_str223, [1 x i8]* @p_str224)

]]></node>
<StgValue><ssdm name="empty_568"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:6  %empty_569 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e3x3_i_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str226, [1 x i8]* @p_str227, [1 x i8]* @p_str228, [1 x i8]* @p_str229)

]]></node>
<StgValue><ssdm name="empty_569"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:7  %empty_570 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e3x3_i_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str231, [1 x i8]* @p_str232, [1 x i8]* @p_str233, [1 x i8]* @p_str234)

]]></node>
<StgValue><ssdm name="empty_570"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:8  %empty_571 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e3x3_i_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str236, [1 x i8]* @p_str237, [1 x i8]* @p_str238, [1 x i8]* @p_str239)

]]></node>
<StgValue><ssdm name="empty_571"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:9  %empty_572 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e3x3_i_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str241, [1 x i8]* @p_str242, [1 x i8]* @p_str243, [1 x i8]* @p_str244)

]]></node>
<StgValue><ssdm name="empty_572"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:10  %empty_573 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e3x3_i_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str246, [1 x i8]* @p_str247, [1 x i8]* @p_str248, [1 x i8]* @p_str249)

]]></node>
<StgValue><ssdm name="empty_573"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:11  %empty_574 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e3x3_i_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str251, [1 x i8]* @p_str252, [1 x i8]* @p_str253, [1 x i8]* @p_str254)

]]></node>
<StgValue><ssdm name="empty_574"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:12  %empty_575 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e3x3_i_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str256, [1 x i8]* @p_str257, [1 x i8]* @p_str258, [1 x i8]* @p_str259)

]]></node>
<StgValue><ssdm name="empty_575"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:13  %empty_576 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e3x3_i_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str261, [1 x i8]* @p_str262, [1 x i8]* @p_str263, [1 x i8]* @p_str264)

]]></node>
<StgValue><ssdm name="empty_576"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:14  %empty_577 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e3x3_i_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str266, [1 x i8]* @p_str267, [1 x i8]* @p_str268, [1 x i8]* @p_str269)

]]></node>
<StgValue><ssdm name="empty_577"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:15  %empty_578 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e3x3_i_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str271, [1 x i8]* @p_str272, [1 x i8]* @p_str273, [1 x i8]* @p_str274)

]]></node>
<StgValue><ssdm name="empty_578"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %d = phi i5 [ 0, %0 ], [ %d_1, %.preheader.preheader.031 ]

]]></node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %exitcond2 = icmp eq i5 %d, -16

]]></node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %d_1 = add i5 %d, 1

]]></node>
<StgValue><ssdm name="d_1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond2, label %2, label %.preheader.preheader.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="64" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:3  %tmp = zext i5 %d to i64

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader.0:6  %tmp_67 = xor i5 %d, -16

]]></node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="64" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:7  %tmp_67_cast = zext i5 %tmp_67 to i64

]]></node>
<StgValue><ssdm name="tmp_67_cast"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:8  %window_buffer_addr = getelementptr [144 x i16]* %window_buffer, i64 0, i64 %tmp_67_cast

]]></node>
<StgValue><ssdm name="window_buffer_addr"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="64" op_0_bw="64" op_1_bw="59" op_2_bw="5">
<![CDATA[
.preheader.preheader.0:30  %tmp_74 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 5, i5 %d)

]]></node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:31  %window_buffer_addr_10 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 %tmp_74

]]></node>
<StgValue><ssdm name="window_buffer_addr_10"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:32  %line_buffer_1_54_addr = getelementptr [16 x i16]* %line_buffer_1_54, i64 0, i64 %tmp

]]></node>
<StgValue><ssdm name="line_buffer_1_54_addr"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader.0:33  %line_buffer_1_54_load = load i16* %line_buffer_1_54_addr, align 2

]]></node>
<StgValue><ssdm name="line_buffer_1_54_load"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:36  %line_buffer_0_54_addr = getelementptr [16 x i16]* %line_buffer_0_54, i64 0, i64 %tmp

]]></node>
<StgValue><ssdm name="line_buffer_0_54_addr"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader.0:37  %line_buffer_0_54_load = load i16* %line_buffer_0_54_addr, align 2

]]></node>
<StgValue><ssdm name="line_buffer_0_54_load"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="4" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:40  %tmp_104 = trunc i5 %d to i4

]]></node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
.preheader.preheader.0:41  switch i4 %tmp_104, label %branch15 [
    i4 0, label %branch0
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
    i4 -8, label %branch8
    i4 -7, label %branch9
    i4 -6, label %branch10
    i4 -5, label %branch11
    i4 -4, label %branch12
    i4 -3, label %branch13
    i4 -2, label %branch14
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader.031:3  %window_buffer_load = load i16* %window_buffer_addr, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="153" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader.031:15  %window_buffer_load_1 = load i16* %window_buffer_addr_10, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="7" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:5  %tmp_cast1 = zext i5 %d to i7

]]></node>
<StgValue><ssdm name="tmp_cast1"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader.0:17  %tmp_70 = add i7 -48, %tmp_cast1

]]></node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader.0:33  %line_buffer_1_54_load = load i16* %line_buffer_1_54_addr, align 2

]]></node>
<StgValue><ssdm name="line_buffer_1_54_load"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader.0:37  %line_buffer_0_54_load = load i16* %line_buffer_0_54_addr, align 2

]]></node>
<StgValue><ssdm name="line_buffer_0_54_load"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>FSL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_104" val="14"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch14:0  %tmp_120 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %matrix_e3x3_i_14_V)

]]></node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_104" val="14"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %.preheader.preheader.031

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>FSL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_104" val="13"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch13:0  %tmp_119 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %matrix_e3x3_i_13_V)

]]></node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_104" val="13"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %.preheader.preheader.031

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>FSL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_104" val="12"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch12:0  %tmp_118 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %matrix_e3x3_i_12_V)

]]></node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_104" val="12"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %.preheader.preheader.031

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>FSL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_104" val="11"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch11:0  %tmp_117 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %matrix_e3x3_i_11_V)

]]></node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_104" val="11"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %.preheader.preheader.031

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>FSL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_104" val="10"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch10:0  %tmp_116 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %matrix_e3x3_i_10_V)

]]></node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_104" val="10"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %.preheader.preheader.031

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>FSL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_104" val="9"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch9:0  %tmp_115 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %matrix_e3x3_i_9_V)

]]></node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_104" val="9"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %.preheader.preheader.031

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>FSL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_104" val="8"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch8:0  %tmp_114 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %matrix_e3x3_i_8_V)

]]></node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_104" val="8"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %.preheader.preheader.031

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>FSL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_104" val="7"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch7:0  %tmp_113 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %matrix_e3x3_i_7_V)

]]></node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_104" val="7"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %.preheader.preheader.031

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>FSL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_104" val="6"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch6:0  %tmp_112 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %matrix_e3x3_i_6_V)

]]></node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_104" val="6"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %.preheader.preheader.031

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>FSL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_104" val="5"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch5:0  %tmp_111 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %matrix_e3x3_i_5_V)

]]></node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_104" val="5"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %.preheader.preheader.031

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>FSL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_104" val="4"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch4:0  %tmp_110 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %matrix_e3x3_i_4_V)

]]></node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_104" val="4"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %.preheader.preheader.031

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>FSL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_104" val="3"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch3:0  %tmp_109 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %matrix_e3x3_i_3_V)

]]></node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_104" val="3"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %.preheader.preheader.031

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>FSL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_104" val="2"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch2:0  %tmp_108 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %matrix_e3x3_i_2_V)

]]></node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_104" val="2"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %.preheader.preheader.031

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>FSL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_104" val="1"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch1:0  %tmp_107 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %matrix_e3x3_i_1_V)

]]></node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_104" val="1"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %.preheader.preheader.031

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>FSL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_104" val="0"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch0:0  %tmp_106 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %matrix_e3x3_i_0_V)

]]></node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_104" val="0"/>
</and_exp></or_exp>
</condition>

<node id="133" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %.preheader.preheader.031

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>FSL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_104" val="!14"/>
<literal name="tmp_104" val="!13"/>
<literal name="tmp_104" val="!12"/>
<literal name="tmp_104" val="!11"/>
<literal name="tmp_104" val="!10"/>
<literal name="tmp_104" val="!9"/>
<literal name="tmp_104" val="!8"/>
<literal name="tmp_104" val="!7"/>
<literal name="tmp_104" val="!6"/>
<literal name="tmp_104" val="!5"/>
<literal name="tmp_104" val="!4"/>
<literal name="tmp_104" val="!3"/>
<literal name="tmp_104" val="!2"/>
<literal name="tmp_104" val="!1"/>
<literal name="tmp_104" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="135" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch15:0  %tmp_105 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %matrix_e3x3_i_15_V)

]]></node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp_104" val="!14"/>
<literal name="tmp_104" val="!13"/>
<literal name="tmp_104" val="!12"/>
<literal name="tmp_104" val="!11"/>
<literal name="tmp_104" val="!10"/>
<literal name="tmp_104" val="!9"/>
<literal name="tmp_104" val="!8"/>
<literal name="tmp_104" val="!7"/>
<literal name="tmp_104" val="!6"/>
<literal name="tmp_104" val="!5"/>
<literal name="tmp_104" val="!4"/>
<literal name="tmp_104" val="!3"/>
<literal name="tmp_104" val="!2"/>
<literal name="tmp_104" val="!1"/>
<literal name="tmp_104" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %.preheader.preheader.031

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader.031:3  %window_buffer_load = load i16* %window_buffer_addr, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="153" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader.031:15  %window_buffer_load_1 = load i16* %window_buffer_addr_10, align 2

]]></node>
<StgValue><ssdm name="window_buffer_load_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:9  %window_buffer_addr_1 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 %tmp

]]></node>
<StgValue><ssdm name="window_buffer_addr_1"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="64" op_0_bw="7">
<![CDATA[
.preheader.preheader.0:18  %tmp_71_cast = zext i7 %tmp_70 to i64

]]></node>
<StgValue><ssdm name="tmp_71_cast"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:19  %window_buffer_addr_5 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 %tmp_71_cast

]]></node>
<StgValue><ssdm name="window_buffer_addr_5"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:34  %line_buffer_2_0_addr = getelementptr [16 x i16]* %line_buffer_2_0, i64 0, i64 %tmp

]]></node>
<StgValue><ssdm name="line_buffer_2_0_addr"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.preheader.preheader.0:35  store i16 %line_buffer_1_54_load, i16* %line_buffer_2_0_addr, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:38  %line_buffer_1_0_addr = getelementptr [16 x i16]* %line_buffer_1_0, i64 0, i64 %tmp

]]></node>
<StgValue><ssdm name="line_buffer_1_0_addr"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.preheader.preheader.0:39  store i16 %line_buffer_0_54_load, i16* %line_buffer_1_0_addr, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="138" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0">
<![CDATA[
.preheader.preheader.031:0  %tmp_4 = phi i16 [ %tmp_105, %branch15 ], [ %tmp_120, %branch14 ], [ %tmp_119, %branch13 ], [ %tmp_118, %branch12 ], [ %tmp_117, %branch11 ], [ %tmp_116, %branch10 ], [ %tmp_115, %branch9 ], [ %tmp_114, %branch8 ], [ %tmp_113, %branch7 ], [ %tmp_112, %branch6 ], [ %tmp_111, %branch5 ], [ %tmp_110, %branch4 ], [ %tmp_109, %branch3 ], [ %tmp_108, %branch2 ], [ %tmp_107, %branch1 ], [ %tmp_106, %branch0 ]

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.031:1  %line_buffer_0_0_addr = getelementptr [16 x i16]* %line_buffer_0_0, i64 0, i64 %tmp

]]></node>
<StgValue><ssdm name="line_buffer_0_0_addr"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.preheader.preheader.031:2  store i16 %tmp_4, i16* %line_buffer_0_0_addr, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader.preheader.031:5  store i16 %line_buffer_0_54_load, i16* %window_buffer_addr, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader.preheader.031:9  store i16 %line_buffer_1_54_load, i16* %window_buffer_addr_5, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.031:10  %line_buffer_2_54_addr = getelementptr [16 x i16]* %line_buffer_2_54, i64 0, i64 %tmp

]]></node>
<StgValue><ssdm name="line_buffer_2_54_addr"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader.031:12  %line_buffer_2_54_load = load i16* %line_buffer_2_54_addr, align 2

]]></node>
<StgValue><ssdm name="line_buffer_2_54_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:12  %tmp_69_cast1 = sext i5 %tmp_67 to i6

]]></node>
<StgValue><ssdm name="tmp_69_cast1"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:13  %tmp_69_cast = zext i6 %tmp_69_cast1 to i64

]]></node>
<StgValue><ssdm name="tmp_69_cast"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:14  %window_buffer_addr_3 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 %tmp_69_cast

]]></node>
<StgValue><ssdm name="window_buffer_addr_3"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader.preheader.031:4  store i16 %window_buffer_load, i16* %window_buffer_addr_1, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader.preheader.031:7  store i16 %line_buffer_0_54_load, i16* %window_buffer_addr_3, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="16" op_0_bw="4">
<![CDATA[
.preheader.preheader.031:12  %line_buffer_2_54_load = load i16* %line_buffer_2_54_addr, align 2

]]></node>
<StgValue><ssdm name="line_buffer_2_54_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="64" op_0_bw="64" op_1_bw="59" op_2_bw="5">
<![CDATA[
.preheader.preheader.0:10  %tmp_68 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 1, i5 %d)

]]></node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:11  %window_buffer_addr_2 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 %tmp_68

]]></node>
<StgValue><ssdm name="window_buffer_addr_2"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="64" op_0_bw="64" op_1_bw="59" op_2_bw="5">
<![CDATA[
.preheader.preheader.0:15  %tmp_69 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 2, i5 %d)

]]></node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:16  %window_buffer_addr_4 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 %tmp_69

]]></node>
<StgValue><ssdm name="window_buffer_addr_4"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader.preheader.031:6  store i16 %line_buffer_0_54_load, i16* %window_buffer_addr_2, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader.preheader.031:8  store i16 %line_buffer_1_54_load, i16* %window_buffer_addr_4, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="111" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="8" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:4  %tmp_cast = zext i5 %d to i8

]]></node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="64" op_0_bw="64" op_1_bw="59" op_2_bw="5">
<![CDATA[
.preheader.preheader.0:20  %tmp_71 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 3, i5 %d)

]]></node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:21  %window_buffer_addr_6 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 %tmp_71

]]></node>
<StgValue><ssdm name="window_buffer_addr_6"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="64" op_0_bw="64" op_1_bw="59" op_2_bw="5">
<![CDATA[
.preheader.preheader.0:25  %tmp_72 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 4, i5 %d)

]]></node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:26  %window_buffer_addr_8 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 %tmp_72

]]></node>
<StgValue><ssdm name="window_buffer_addr_8"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.0:27  %tmp_73 = add i8 -112, %tmp_cast

]]></node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader.preheader.031:11  store i16 %line_buffer_1_54_load, i16* %window_buffer_addr_6, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader.preheader.031:14  store i16 %line_buffer_2_54_load, i16* %window_buffer_addr_8, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="64" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:28  %tmp_75_cast = zext i8 %tmp_73 to i64

]]></node>
<StgValue><ssdm name="tmp_75_cast"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:29  %window_buffer_addr_9 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 %tmp_75_cast

]]></node>
<StgValue><ssdm name="window_buffer_addr_9"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader.preheader.031:16  store i16 %window_buffer_load_1, i16* %window_buffer_addr_9, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader.preheader.031:17  store i16 %line_buffer_2_54_load, i16* %window_buffer_addr_10, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">
</state>

<state id="10" st_id="10">

<operation id="123" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.preheader.0:0  %empty_579 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></node>
<StgValue><ssdm name="empty_579"/></StgValue>
</operation>

<operation id="124" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader.preheader.0:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str15)

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="125" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
.preheader.preheader.0:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="7" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:22  %tmp_73_cast1 = sext i5 %tmp_67 to i7

]]></node>
<StgValue><ssdm name="tmp_73_cast1"/></StgValue>
</operation>

<operation id="127" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="64" op_0_bw="7">
<![CDATA[
.preheader.preheader.0:23  %tmp_73_cast = zext i7 %tmp_73_cast1 to i64

]]></node>
<StgValue><ssdm name="tmp_73_cast"/></StgValue>
</operation>

<operation id="128" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:24  %window_buffer_addr_7 = getelementptr [144 x i16]* %window_buffer, i64 0, i64 %tmp_73_cast

]]></node>
<StgValue><ssdm name="window_buffer_addr_7"/></StgValue>
</operation>

<operation id="129" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
.preheader.preheader.031:13  store i16 %line_buffer_2_54_load, i16* %window_buffer_addr_7, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="156" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader.031:18  %empty_580 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str15, i32 %tmp_s)

]]></node>
<StgValue><ssdm name="empty_580"/></StgValue>
</operation>

<operation id="131" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.031:19  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="132" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="159" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
