PHYS_IOBASE	*	&20000000

DMA0_BASE	*	PHYS_IOBASE + &7000
DMA15_BASE	*	PHYS_IOBASE + &E05000
DMA_BASE_OFFSET	*	&100


DMA_CHANNELS	*	16

DMA_REG_CS	*	&0
DMA_REG_CONBLK_AD	*	&4
DMA_REG_TI		*	&8
DMA_REG_SOURCE_AD	*	&C
DMA_REG_DEST_AD		*	&10
DMA_REG_TXFR_LEN	*	&14
DMA_REG_STRIDE		*	&18
DMA_REG_NExTCONBLK	*	&1C
DMA_REG_DEBUG		*	&20

DMA_CS_RESET	* 1:SHL:31

	END
