// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "09/28/2024 21:21:50"

// 
// Device: Altera 5CSXFC6D6F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module vgaTest (
	\matriz_juego[0][0][0] ,
	\matriz_juego[0][0][1] ,
	\matriz_juego[0][1][0] ,
	\matriz_juego[0][1][1] ,
	\matriz_juego[0][2][0] ,
	\matriz_juego[0][2][1] ,
	\matriz_juego[1][0][0] ,
	\matriz_juego[1][0][1] ,
	\matriz_juego[1][1][0] ,
	\matriz_juego[1][1][1] ,
	\matriz_juego[1][2][0] ,
	\matriz_juego[1][2][1] ,
	\matriz_juego[2][0][0] ,
	\matriz_juego[2][0][1] ,
	\matriz_juego[2][1][0] ,
	\matriz_juego[2][1][1] ,
	\matriz_juego[2][2][0] ,
	\matriz_juego[2][2][1] ,
	MAX10_CLK1_50,
	VGA_CLK,
	VGA_B,
	VGA_G,
	VGA_R,
	VGA_HS,
	VGA_VS,
	VGA_BLANK,
	VGA_SYNC);
input 	\matriz_juego[0][0][0] ;
input 	\matriz_juego[0][0][1] ;
input 	\matriz_juego[0][1][0] ;
input 	\matriz_juego[0][1][1] ;
input 	\matriz_juego[0][2][0] ;
input 	\matriz_juego[0][2][1] ;
input 	\matriz_juego[1][0][0] ;
input 	\matriz_juego[1][0][1] ;
input 	\matriz_juego[1][1][0] ;
input 	\matriz_juego[1][1][1] ;
input 	\matriz_juego[1][2][0] ;
input 	\matriz_juego[1][2][1] ;
input 	\matriz_juego[2][0][0] ;
input 	\matriz_juego[2][0][1] ;
input 	\matriz_juego[2][1][0] ;
input 	\matriz_juego[2][1][1] ;
input 	\matriz_juego[2][2][0] ;
input 	\matriz_juego[2][2][1] ;
input 	logic MAX10_CLK1_50 ;
output 	logic VGA_CLK ;
output 	logic [7:0] VGA_B ;
output 	logic [7:0] VGA_G ;
output 	logic [7:0] VGA_R ;
output 	logic VGA_HS ;
output 	logic VGA_VS ;
output 	logic VGA_BLANK ;
output 	logic VGA_SYNC ;

// Design Ports Information
// matriz_juego[0][0][0]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// matriz_juego[0][0][1]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// matriz_juego[0][1][0]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// matriz_juego[0][1][1]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// matriz_juego[0][2][0]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// matriz_juego[0][2][1]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// matriz_juego[1][0][0]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// matriz_juego[1][0][1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// matriz_juego[1][1][0]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// matriz_juego[1][1][1]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// matriz_juego[1][2][0]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// matriz_juego[1][2][1]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// matriz_juego[2][0][0]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// matriz_juego[2][0][1]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// matriz_juego[2][1][0]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// matriz_juego[2][1][1]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// matriz_juego[2][2][0]	=>  Location: PIN_AG2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// matriz_juego[2][2][1]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_AJ20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_AK26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_AJ25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_AK24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_AJ24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_AK23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_AK29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_AK28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_AK27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_AJ27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_AH27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_AJ26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK	=>  Location: PIN_AK22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC	=>  Location: PIN_AJ22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MAX10_CLK1_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \vga_ins|Add10~1_sumout ;
wire \vga_ins|Add10~2 ;
wire \vga_ins|Add10~5_sumout ;
wire \vga_ins|Add10~9_sumout ;
wire \vga_ins|Add10~10 ;
wire \vga_ins|Add10~13_sumout ;
wire \vga_ins|Add10~14 ;
wire \vga_ins|Add10~17_sumout ;
wire \vga_ins|Add10~18 ;
wire \vga_ins|Add10~21_sumout ;
wire \vga_ins|Add10~22 ;
wire \vga_ins|Add10~25_sumout ;
wire \vga_ins|Add10~26 ;
wire \vga_ins|Add10~29_sumout ;
wire \vga_ins|Add10~30 ;
wire \vga_ins|Add10~33_sumout ;
wire \vga_ins|Add10~34 ;
wire \vga_ins|Add10~37_sumout ;
wire \vga_ins|Add10~38 ;
wire \vga_ins|Add10~41_sumout ;
wire \vga_ins|Add10~42 ;
wire \vga_ins|Add10~45_sumout ;
wire \vga_ins|Add10~46 ;
wire \vga_ins|Add10~49_sumout ;
wire \vga_ins|Add10~50 ;
wire \vga_ins|Add10~53_sumout ;
wire \vga_ins|Add10~54 ;
wire \vga_ins|Add10~57_sumout ;
wire \vga_ins|Add10~58 ;
wire \vga_ins|Add10~61_sumout ;
wire \vga_ins|Add10~62 ;
wire \vga_ins|Add10~65_sumout ;
wire \vga_ins|Add10~66 ;
wire \vga_ins|Add10~69_sumout ;
wire \vga_ins|Add10~70 ;
wire \vga_ins|Add10~73_sumout ;
wire \vga_ins|Add10~74 ;
wire \matriz_juego[0][0][0]~input_o ;
wire \matriz_juego[0][0][1]~input_o ;
wire \matriz_juego[0][1][0]~input_o ;
wire \matriz_juego[0][1][1]~input_o ;
wire \matriz_juego[0][2][0]~input_o ;
wire \matriz_juego[0][2][1]~input_o ;
wire \matriz_juego[1][0][0]~input_o ;
wire \matriz_juego[1][0][1]~input_o ;
wire \matriz_juego[1][1][0]~input_o ;
wire \matriz_juego[1][1][1]~input_o ;
wire \matriz_juego[1][2][0]~input_o ;
wire \matriz_juego[1][2][1]~input_o ;
wire \matriz_juego[2][0][0]~input_o ;
wire \matriz_juego[2][0][1]~input_o ;
wire \matriz_juego[2][1][0]~input_o ;
wire \matriz_juego[2][1][1]~input_o ;
wire \matriz_juego[2][2][0]~input_o ;
wire \matriz_juego[2][2][1]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \MAX10_CLK1_50~input_o ;
wire \u1|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \u1|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \u1|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \u1|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \u1|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \u1|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ;
wire \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ;
wire \vga_ins|Add0~73_sumout ;
wire \vga_ins|LTM_ins|Add0~37_sumout ;
wire \vga_ins|LTM_ins|Equal1~0_combout ;
wire \vga_ins|LTM_ins|Equal1~1_combout ;
wire \vga_ins|LTM_ins|Add1~33_sumout ;
wire \vga_ins|LTM_ins|Add1~34 ;
wire \vga_ins|LTM_ins|Add1~29_sumout ;
wire \vga_ins|LTM_ins|Add1~30 ;
wire \vga_ins|LTM_ins|Add1~41_sumout ;
wire \vga_ins|LTM_ins|Add1~42 ;
wire \vga_ins|LTM_ins|Add1~37_sumout ;
wire \vga_ins|LTM_ins|Add1~38 ;
wire \vga_ins|LTM_ins|Add1~25_sumout ;
wire \vga_ins|LTM_ins|Add1~26 ;
wire \vga_ins|LTM_ins|Add1~13_sumout ;
wire \vga_ins|LTM_ins|Add1~14 ;
wire \vga_ins|LTM_ins|Add1~9_sumout ;
wire \vga_ins|LTM_ins|h_cnt[6]~DUPLICATE_q ;
wire \vga_ins|LTM_ins|Add1~10 ;
wire \vga_ins|LTM_ins|Add1~5_sumout ;
wire \vga_ins|LTM_ins|Add1~6 ;
wire \vga_ins|LTM_ins|Add1~21_sumout ;
wire \vga_ins|LTM_ins|h_cnt[8]~DUPLICATE_q ;
wire \vga_ins|LTM_ins|Add1~22 ;
wire \vga_ins|LTM_ins|Add1~17_sumout ;
wire \vga_ins|LTM_ins|Add1~18 ;
wire \vga_ins|LTM_ins|Add1~1_sumout ;
wire \vga_ins|LTM_ins|h_cnt[10]~DUPLICATE_q ;
wire \vga_ins|LTM_ins|Equal0~0_combout ;
wire \vga_ins|LTM_ins|Equal0~1_combout ;
wire \vga_ins|LTM_ins|Equal0~2_combout ;
wire \vga_ins|LTM_ins|Add0~38 ;
wire \vga_ins|LTM_ins|Add0~29_sumout ;
wire \vga_ins|LTM_ins|Add0~30 ;
wire \vga_ins|LTM_ins|Add0~5_sumout ;
wire \vga_ins|LTM_ins|Add0~6 ;
wire \vga_ins|LTM_ins|Add0~1_sumout ;
wire \vga_ins|LTM_ins|Add0~2 ;
wire \vga_ins|LTM_ins|Add0~25_sumout ;
wire \vga_ins|LTM_ins|Add0~26 ;
wire \vga_ins|LTM_ins|Add0~9_sumout ;
wire \vga_ins|LTM_ins|Add0~10 ;
wire \vga_ins|LTM_ins|Add0~21_sumout ;
wire \vga_ins|LTM_ins|Add0~22 ;
wire \vga_ins|LTM_ins|Add0~17_sumout ;
wire \vga_ins|LTM_ins|Add0~18 ;
wire \vga_ins|LTM_ins|Add0~13_sumout ;
wire \vga_ins|LTM_ins|Add0~14 ;
wire \vga_ins|LTM_ins|Add0~33_sumout ;
wire \vga_ins|LTM_ins|LessThan5~1_combout ;
wire \vga_ins|LTM_ins|cDEN~1_combout ;
wire \vga_ins|LTM_ins|cDEN~0_combout ;
wire \vga_ins|LTM_ins|LessThan5~0_combout ;
wire \vga_ins|LTM_ins|cDEN~2_combout ;
wire \vga_ins|LTM_ins|blank_n~q ;
wire \vga_ins|Add0~74 ;
wire \vga_ins|Add0~69_sumout ;
wire \vga_ins|Add0~70 ;
wire \vga_ins|Add0~21_sumout ;
wire \vga_ins|Add0~22 ;
wire \vga_ins|Add0~17_sumout ;
wire \vga_ins|Add0~18 ;
wire \vga_ins|Add0~13_sumout ;
wire \vga_ins|Add0~14 ;
wire \vga_ins|Add0~5_sumout ;
wire \vga_ins|Add0~6 ;
wire \vga_ins|Add0~9_sumout ;
wire \vga_ins|Add0~10 ;
wire \vga_ins|Add0~25_sumout ;
wire \vga_ins|Add0~26 ;
wire \vga_ins|Add0~29_sumout ;
wire \vga_ins|Add0~30 ;
wire \vga_ins|Add0~1_sumout ;
wire \vga_ins|Add0~2 ;
wire \vga_ins|Add0~65_sumout ;
wire \vga_ins|Add0~66 ;
wire \vga_ins|Add0~61_sumout ;
wire \vga_ins|Add0~62 ;
wire \vga_ins|Add0~57_sumout ;
wire \vga_ins|Add0~58 ;
wire \vga_ins|Add0~53_sumout ;
wire \vga_ins|Add0~54 ;
wire \vga_ins|Add0~33_sumout ;
wire \vga_ins|Add0~34 ;
wire \vga_ins|Add0~49_sumout ;
wire \vga_ins|Add0~50 ;
wire \vga_ins|Add0~45_sumout ;
wire \vga_ins|Add0~46 ;
wire \vga_ins|Add0~41_sumout ;
wire \vga_ins|Add0~42 ;
wire \vga_ins|Add0~37_sumout ;
wire \vga_ins|LessThan11~1_combout ;
wire \vga_ins|h_cond1~0_combout ;
wire \vga_ins|LessThan11~2_combout ;
wire \vga_ins|LessThan11~0_combout ;
wire \vga_ins|LessThan11~3_combout ;
wire \vga_ins|h_cond4~q ;
wire \vga_ins|h_cond2~0_combout ;
wire \vga_ins|LessThan10~0_combout ;
wire \vga_ins|h_cond3~q ;
wire \vga_ins|LTM_ins|v_cnt[9]~DUPLICATE_q ;
wire \vga_ins|LTM_ins|LessThan1~0_combout ;
wire \vga_ins|LTM_ins|VS~q ;
wire \vga_ins|ADDR_y[0]~0_combout ;
wire \vga_ins|Add1~21_sumout ;
wire \vga_ins|ADDR_y[1]~DUPLICATE_q ;
wire \vga_ins|Add1~22 ;
wire \vga_ins|Add1~17_sumout ;
wire \vga_ins|ADDR_y[2]~DUPLICATE_q ;
wire \vga_ins|ADDR_y[3]~DUPLICATE_q ;
wire \vga_ins|Add1~18 ;
wire \vga_ins|Add1~13_sumout ;
wire \vga_ins|ADDR_y[6]~DUPLICATE_q ;
wire \vga_ins|Add1~14 ;
wire \vga_ins|Add1~9_sumout ;
wire \vga_ins|ADDR_y[4]~DUPLICATE_q ;
wire \vga_ins|Add1~10 ;
wire \vga_ins|Add1~1_sumout ;
wire \vga_ins|Add1~2 ;
wire \vga_ins|Add1~5_sumout ;
wire \vga_ins|v_cond4~1_combout ;
wire \vga_ins|Add1~6 ;
wire \vga_ins|Add1~69_sumout ;
wire \vga_ins|ADDR_y[8]~DUPLICATE_q ;
wire \vga_ins|Add1~70 ;
wire \vga_ins|Add1~65_sumout ;
wire \vga_ins|v_cond4~2_combout ;
wire \vga_ins|Add1~66 ;
wire \vga_ins|Add1~61_sumout ;
wire \vga_ins|Add1~62 ;
wire \vga_ins|Add1~57_sumout ;
wire \vga_ins|ADDR_y[10]~DUPLICATE_q ;
wire \vga_ins|Add1~58 ;
wire \vga_ins|Add1~53_sumout ;
wire \vga_ins|Add1~54 ;
wire \vga_ins|Add1~49_sumout ;
wire \vga_ins|ADDR_y[12]~DUPLICATE_q ;
wire \vga_ins|Add1~50 ;
wire \vga_ins|Add1~45_sumout ;
wire \vga_ins|Add1~46 ;
wire \vga_ins|Add1~41_sumout ;
wire \vga_ins|ADDR_y[14]~DUPLICATE_q ;
wire \vga_ins|Add1~42 ;
wire \vga_ins|Add1~37_sumout ;
wire \vga_ins|ADDR_y[15]~DUPLICATE_q ;
wire \vga_ins|Add1~38 ;
wire \vga_ins|Add1~33_sumout ;
wire \vga_ins|Add1~34 ;
wire \vga_ins|Add1~29_sumout ;
wire \vga_ins|Add1~30 ;
wire \vga_ins|Add1~25_sumout ;
wire \vga_ins|LessThan5~0_combout ;
wire \vga_ins|v_cond4~0_combout ;
wire \vga_ins|ADDR_y[11]~DUPLICATE_q ;
wire \vga_ins|LessThan5~1_combout ;
wire \vga_ins|v_cond4~3_combout ;
wire \vga_ins|v_cond4~q ;
wire \vga_ins|v_cond3~1_combout ;
wire \vga_ins|v_cond3~0_combout ;
wire \vga_ins|v_cond3~2_combout ;
wire \vga_ins|v_cond3~q ;
wire \vga_ins|print2~0_combout ;
wire \vga_ins|print2~q ;
wire \vga_ins|h_cond1~1_combout ;
wire \vga_ins|h_cond1~2_combout ;
wire \vga_ins|h_cond1~q ;
wire \vga_ins|LessThan5~2_combout ;
wire \vga_ins|LessThan5~3_combout ;
wire \vga_ins|v_cond2~q ;
wire \vga_ins|h_cond2~1_combout ;
wire \vga_ins|h_cond2~2_combout ;
wire \vga_ins|h_cond2~3_combout ;
wire \vga_ins|h_cond2~q ;
wire \vga_ins|LessThan4~0_combout ;
wire \vga_ins|LessThan4~1_combout ;
wire \vga_ins|v_cond1~q ;
wire \vga_ins|print1~0_combout ;
wire \vga_ins|print1~q ;
wire \vga_ins|always2~0_combout ;
wire \vga_ins|bgr_data[2][0]~feeder_combout ;
wire \vga_ins|bgr_data[2][0]~q ;
wire \vga_ins|bgr_data[2][3]~0_combout ;
wire \vga_ins|bgr_data[2][3]~q ;
wire \vga_ins|bgr_data[2][4]~feeder_combout ;
wire \vga_ins|bgr_data[2][4]~q ;
wire \vga_ins|bgr_data[2][7]~1_combout ;
wire \vga_ins|bgr_data[2][7]~q ;
wire \vga_ins|bgr_data[1][0]~2_combout ;
wire \vga_ins|bgr_data[1][0]~q ;
wire \vga_ins|bgr_data[1][2]~3_combout ;
wire \vga_ins|bgr_data[1][2]~q ;
wire \vga_ins|bgr_data[1][3]~4_combout ;
wire \vga_ins|bgr_data[1][3]~q ;
wire \vga_ins|bgr_data[1][4]~5_combout ;
wire \vga_ins|bgr_data[1][4]~q ;
wire \vga_ins|bgr_data[1][6]~6_combout ;
wire \vga_ins|bgr_data[1][6]~q ;
wire \vga_ins|bgr_data[1][7]~7_combout ;
wire \vga_ins|bgr_data[1][7]~q ;
wire \vga_ins|bgr_data[0][0]~8_combout ;
wire \vga_ins|bgr_data[0][0]~q ;
wire \vga_ins|bgr_data[0][1]~9_combout ;
wire \vga_ins|bgr_data[0][1]~q ;
wire \vga_ins|bgr_data[0][2]~10_combout ;
wire \vga_ins|bgr_data[0][2]~q ;
wire \vga_ins|bgr_data[0][3]~11_combout ;
wire \vga_ins|bgr_data[0][3]~q ;
wire \vga_ins|bgr_data[0][4]~12_combout ;
wire \vga_ins|bgr_data[0][4]~q ;
wire \vga_ins|bgr_data[0][5]~13_combout ;
wire \vga_ins|bgr_data[0][5]~q ;
wire \vga_ins|bgr_data[0][6]~14_combout ;
wire \vga_ins|bgr_data[0][6]~q ;
wire \vga_ins|bgr_data[0][7]~15_combout ;
wire \vga_ins|bgr_data[0][7]~q ;
wire \vga_ins|LTM_ins|LessThan0~0_combout ;
wire \vga_ins|LTM_ins|HS~q ;
wire \vga_ins|mHS~q ;
wire \vga_ins|oHS~q ;
wire \vga_ins|mVS~q ;
wire \vga_ins|oVS~q ;
wire \vga_ins|mBLANK_n~feeder_combout ;
wire \vga_ins|mBLANK_n~q ;
wire \vga_ins|oBLANK_n~q ;
wire [0:0] \u1|vga_pll_inst|altera_pll_i|fboutclk_wire ;
wire [18:0] \vga_ins|H_Cont ;
wire [10:0] \vga_ins|LTM_ins|h_cnt ;
wire [18:0] \vga_ins|ADDR_x ;
wire [9:0] \vga_ins|LTM_ins|v_cnt ;
wire [18:0] \vga_ins|ADDR_y ;
wire [0:0] \u1|vga_pll_inst|altera_pll_i|outclk_wire ;

wire [7:0] \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \u1|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \u1|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6  = \u1|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [6];

// Location: FF_X60_Y1_N2
dffeas \vga_ins|H_Cont[0] (
	.clk(\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|Add10~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\vga_ins|mHS~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|H_Cont [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|H_Cont[0] .is_wysiwyg = "true";
defparam \vga_ins|H_Cont[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y1_N56
dffeas \vga_ins|H_Cont[18] (
	.clk(\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|Add10~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\vga_ins|mHS~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|H_Cont [18]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|H_Cont[18] .is_wysiwyg = "true";
defparam \vga_ins|H_Cont[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y1_N53
dffeas \vga_ins|H_Cont[17] (
	.clk(\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|Add10~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\vga_ins|mHS~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|H_Cont [17]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|H_Cont[17] .is_wysiwyg = "true";
defparam \vga_ins|H_Cont[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y1_N50
dffeas \vga_ins|H_Cont[16] (
	.clk(\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|Add10~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\vga_ins|mHS~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|H_Cont [16]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|H_Cont[16] .is_wysiwyg = "true";
defparam \vga_ins|H_Cont[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y1_N47
dffeas \vga_ins|H_Cont[15] (
	.clk(\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|Add10~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\vga_ins|mHS~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|H_Cont [15]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|H_Cont[15] .is_wysiwyg = "true";
defparam \vga_ins|H_Cont[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y1_N44
dffeas \vga_ins|H_Cont[14] (
	.clk(\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|Add10~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\vga_ins|mHS~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|H_Cont [14]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|H_Cont[14] .is_wysiwyg = "true";
defparam \vga_ins|H_Cont[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y1_N41
dffeas \vga_ins|H_Cont[13] (
	.clk(\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|Add10~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\vga_ins|mHS~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|H_Cont [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|H_Cont[13] .is_wysiwyg = "true";
defparam \vga_ins|H_Cont[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y1_N38
dffeas \vga_ins|H_Cont[12] (
	.clk(\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|Add10~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\vga_ins|mHS~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|H_Cont [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|H_Cont[12] .is_wysiwyg = "true";
defparam \vga_ins|H_Cont[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y1_N35
dffeas \vga_ins|H_Cont[11] (
	.clk(\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|Add10~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\vga_ins|mHS~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|H_Cont [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|H_Cont[11] .is_wysiwyg = "true";
defparam \vga_ins|H_Cont[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y1_N32
dffeas \vga_ins|H_Cont[10] (
	.clk(\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|Add10~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\vga_ins|mHS~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|H_Cont [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|H_Cont[10] .is_wysiwyg = "true";
defparam \vga_ins|H_Cont[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y1_N29
dffeas \vga_ins|H_Cont[9] (
	.clk(\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|Add10~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\vga_ins|mHS~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|H_Cont [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|H_Cont[9] .is_wysiwyg = "true";
defparam \vga_ins|H_Cont[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y1_N26
dffeas \vga_ins|H_Cont[8] (
	.clk(\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|Add10~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\vga_ins|mHS~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|H_Cont [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|H_Cont[8] .is_wysiwyg = "true";
defparam \vga_ins|H_Cont[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y1_N23
dffeas \vga_ins|H_Cont[7] (
	.clk(\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|Add10~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\vga_ins|mHS~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|H_Cont [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|H_Cont[7] .is_wysiwyg = "true";
defparam \vga_ins|H_Cont[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y1_N20
dffeas \vga_ins|H_Cont[6] (
	.clk(\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|Add10~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\vga_ins|mHS~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|H_Cont [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|H_Cont[6] .is_wysiwyg = "true";
defparam \vga_ins|H_Cont[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y1_N17
dffeas \vga_ins|H_Cont[5] (
	.clk(\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|Add10~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\vga_ins|mHS~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|H_Cont [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|H_Cont[5] .is_wysiwyg = "true";
defparam \vga_ins|H_Cont[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y1_N14
dffeas \vga_ins|H_Cont[4] (
	.clk(\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|Add10~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\vga_ins|mHS~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|H_Cont [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|H_Cont[4] .is_wysiwyg = "true";
defparam \vga_ins|H_Cont[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y1_N11
dffeas \vga_ins|H_Cont[3] (
	.clk(\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|Add10~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\vga_ins|mHS~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|H_Cont [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|H_Cont[3] .is_wysiwyg = "true";
defparam \vga_ins|H_Cont[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y1_N8
dffeas \vga_ins|H_Cont[2] (
	.clk(\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|Add10~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\vga_ins|mHS~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|H_Cont [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|H_Cont[2] .is_wysiwyg = "true";
defparam \vga_ins|H_Cont[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y1_N5
dffeas \vga_ins|H_Cont[1] (
	.clk(\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|Add10~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\vga_ins|mHS~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|H_Cont [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|H_Cont[1] .is_wysiwyg = "true";
defparam \vga_ins|H_Cont[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N0
cyclonev_lcell_comb \vga_ins|Add10~1 (
// Equation(s):
// \vga_ins|Add10~1_sumout  = SUM(( \vga_ins|H_Cont [0] ) + ( VCC ) + ( !VCC ))
// \vga_ins|Add10~2  = CARRY(( \vga_ins|H_Cont [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_ins|H_Cont [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ins|Add10~1_sumout ),
	.cout(\vga_ins|Add10~2 ),
	.shareout());
// synopsys translate_off
defparam \vga_ins|Add10~1 .extended_lut = "off";
defparam \vga_ins|Add10~1 .lut_mask = 64'h0000000000000F0F;
defparam \vga_ins|Add10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N54
cyclonev_lcell_comb \vga_ins|Add10~5 (
// Equation(s):
// \vga_ins|Add10~5_sumout  = SUM(( \vga_ins|H_Cont [18] ) + ( GND ) + ( \vga_ins|Add10~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_ins|H_Cont [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ins|Add10~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ins|Add10~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ins|Add10~5 .extended_lut = "off";
defparam \vga_ins|Add10~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_ins|Add10~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N51
cyclonev_lcell_comb \vga_ins|Add10~9 (
// Equation(s):
// \vga_ins|Add10~9_sumout  = SUM(( \vga_ins|H_Cont [17] ) + ( GND ) + ( \vga_ins|Add10~14  ))
// \vga_ins|Add10~10  = CARRY(( \vga_ins|H_Cont [17] ) + ( GND ) + ( \vga_ins|Add10~14  ))

	.dataa(!\vga_ins|H_Cont [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ins|Add10~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ins|Add10~9_sumout ),
	.cout(\vga_ins|Add10~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_ins|Add10~9 .extended_lut = "off";
defparam \vga_ins|Add10~9 .lut_mask = 64'h0000FFFF00005555;
defparam \vga_ins|Add10~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N48
cyclonev_lcell_comb \vga_ins|Add10~13 (
// Equation(s):
// \vga_ins|Add10~13_sumout  = SUM(( \vga_ins|H_Cont [16] ) + ( GND ) + ( \vga_ins|Add10~18  ))
// \vga_ins|Add10~14  = CARRY(( \vga_ins|H_Cont [16] ) + ( GND ) + ( \vga_ins|Add10~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_ins|H_Cont [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ins|Add10~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ins|Add10~13_sumout ),
	.cout(\vga_ins|Add10~14 ),
	.shareout());
// synopsys translate_off
defparam \vga_ins|Add10~13 .extended_lut = "off";
defparam \vga_ins|Add10~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_ins|Add10~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N45
cyclonev_lcell_comb \vga_ins|Add10~17 (
// Equation(s):
// \vga_ins|Add10~17_sumout  = SUM(( \vga_ins|H_Cont [15] ) + ( GND ) + ( \vga_ins|Add10~22  ))
// \vga_ins|Add10~18  = CARRY(( \vga_ins|H_Cont [15] ) + ( GND ) + ( \vga_ins|Add10~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_ins|H_Cont [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ins|Add10~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ins|Add10~17_sumout ),
	.cout(\vga_ins|Add10~18 ),
	.shareout());
// synopsys translate_off
defparam \vga_ins|Add10~17 .extended_lut = "off";
defparam \vga_ins|Add10~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_ins|Add10~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N42
cyclonev_lcell_comb \vga_ins|Add10~21 (
// Equation(s):
// \vga_ins|Add10~21_sumout  = SUM(( \vga_ins|H_Cont [14] ) + ( GND ) + ( \vga_ins|Add10~26  ))
// \vga_ins|Add10~22  = CARRY(( \vga_ins|H_Cont [14] ) + ( GND ) + ( \vga_ins|Add10~26  ))

	.dataa(gnd),
	.datab(!\vga_ins|H_Cont [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ins|Add10~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ins|Add10~21_sumout ),
	.cout(\vga_ins|Add10~22 ),
	.shareout());
// synopsys translate_off
defparam \vga_ins|Add10~21 .extended_lut = "off";
defparam \vga_ins|Add10~21 .lut_mask = 64'h0000FFFF00003333;
defparam \vga_ins|Add10~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N39
cyclonev_lcell_comb \vga_ins|Add10~25 (
// Equation(s):
// \vga_ins|Add10~25_sumout  = SUM(( \vga_ins|H_Cont [13] ) + ( GND ) + ( \vga_ins|Add10~30  ))
// \vga_ins|Add10~26  = CARRY(( \vga_ins|H_Cont [13] ) + ( GND ) + ( \vga_ins|Add10~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_ins|H_Cont [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ins|Add10~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ins|Add10~25_sumout ),
	.cout(\vga_ins|Add10~26 ),
	.shareout());
// synopsys translate_off
defparam \vga_ins|Add10~25 .extended_lut = "off";
defparam \vga_ins|Add10~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_ins|Add10~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N36
cyclonev_lcell_comb \vga_ins|Add10~29 (
// Equation(s):
// \vga_ins|Add10~29_sumout  = SUM(( \vga_ins|H_Cont [12] ) + ( GND ) + ( \vga_ins|Add10~34  ))
// \vga_ins|Add10~30  = CARRY(( \vga_ins|H_Cont [12] ) + ( GND ) + ( \vga_ins|Add10~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_ins|H_Cont [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ins|Add10~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ins|Add10~29_sumout ),
	.cout(\vga_ins|Add10~30 ),
	.shareout());
// synopsys translate_off
defparam \vga_ins|Add10~29 .extended_lut = "off";
defparam \vga_ins|Add10~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_ins|Add10~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N33
cyclonev_lcell_comb \vga_ins|Add10~33 (
// Equation(s):
// \vga_ins|Add10~33_sumout  = SUM(( \vga_ins|H_Cont [11] ) + ( GND ) + ( \vga_ins|Add10~38  ))
// \vga_ins|Add10~34  = CARRY(( \vga_ins|H_Cont [11] ) + ( GND ) + ( \vga_ins|Add10~38  ))

	.dataa(!\vga_ins|H_Cont [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ins|Add10~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ins|Add10~33_sumout ),
	.cout(\vga_ins|Add10~34 ),
	.shareout());
// synopsys translate_off
defparam \vga_ins|Add10~33 .extended_lut = "off";
defparam \vga_ins|Add10~33 .lut_mask = 64'h0000FFFF00005555;
defparam \vga_ins|Add10~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N30
cyclonev_lcell_comb \vga_ins|Add10~37 (
// Equation(s):
// \vga_ins|Add10~37_sumout  = SUM(( \vga_ins|H_Cont [10] ) + ( GND ) + ( \vga_ins|Add10~42  ))
// \vga_ins|Add10~38  = CARRY(( \vga_ins|H_Cont [10] ) + ( GND ) + ( \vga_ins|Add10~42  ))

	.dataa(gnd),
	.datab(!\vga_ins|H_Cont [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ins|Add10~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ins|Add10~37_sumout ),
	.cout(\vga_ins|Add10~38 ),
	.shareout());
// synopsys translate_off
defparam \vga_ins|Add10~37 .extended_lut = "off";
defparam \vga_ins|Add10~37 .lut_mask = 64'h0000FFFF00003333;
defparam \vga_ins|Add10~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N27
cyclonev_lcell_comb \vga_ins|Add10~41 (
// Equation(s):
// \vga_ins|Add10~41_sumout  = SUM(( \vga_ins|H_Cont [9] ) + ( GND ) + ( \vga_ins|Add10~46  ))
// \vga_ins|Add10~42  = CARRY(( \vga_ins|H_Cont [9] ) + ( GND ) + ( \vga_ins|Add10~46  ))

	.dataa(!\vga_ins|H_Cont [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ins|Add10~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ins|Add10~41_sumout ),
	.cout(\vga_ins|Add10~42 ),
	.shareout());
// synopsys translate_off
defparam \vga_ins|Add10~41 .extended_lut = "off";
defparam \vga_ins|Add10~41 .lut_mask = 64'h0000FFFF00005555;
defparam \vga_ins|Add10~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N24
cyclonev_lcell_comb \vga_ins|Add10~45 (
// Equation(s):
// \vga_ins|Add10~45_sumout  = SUM(( \vga_ins|H_Cont [8] ) + ( GND ) + ( \vga_ins|Add10~50  ))
// \vga_ins|Add10~46  = CARRY(( \vga_ins|H_Cont [8] ) + ( GND ) + ( \vga_ins|Add10~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_ins|H_Cont [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ins|Add10~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ins|Add10~45_sumout ),
	.cout(\vga_ins|Add10~46 ),
	.shareout());
// synopsys translate_off
defparam \vga_ins|Add10~45 .extended_lut = "off";
defparam \vga_ins|Add10~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_ins|Add10~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N21
cyclonev_lcell_comb \vga_ins|Add10~49 (
// Equation(s):
// \vga_ins|Add10~49_sumout  = SUM(( \vga_ins|H_Cont [7] ) + ( GND ) + ( \vga_ins|Add10~54  ))
// \vga_ins|Add10~50  = CARRY(( \vga_ins|H_Cont [7] ) + ( GND ) + ( \vga_ins|Add10~54  ))

	.dataa(!\vga_ins|H_Cont [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ins|Add10~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ins|Add10~49_sumout ),
	.cout(\vga_ins|Add10~50 ),
	.shareout());
// synopsys translate_off
defparam \vga_ins|Add10~49 .extended_lut = "off";
defparam \vga_ins|Add10~49 .lut_mask = 64'h0000FFFF00005555;
defparam \vga_ins|Add10~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N18
cyclonev_lcell_comb \vga_ins|Add10~53 (
// Equation(s):
// \vga_ins|Add10~53_sumout  = SUM(( \vga_ins|H_Cont [6] ) + ( GND ) + ( \vga_ins|Add10~58  ))
// \vga_ins|Add10~54  = CARRY(( \vga_ins|H_Cont [6] ) + ( GND ) + ( \vga_ins|Add10~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_ins|H_Cont [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ins|Add10~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ins|Add10~53_sumout ),
	.cout(\vga_ins|Add10~54 ),
	.shareout());
// synopsys translate_off
defparam \vga_ins|Add10~53 .extended_lut = "off";
defparam \vga_ins|Add10~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_ins|Add10~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N15
cyclonev_lcell_comb \vga_ins|Add10~57 (
// Equation(s):
// \vga_ins|Add10~57_sumout  = SUM(( \vga_ins|H_Cont [5] ) + ( GND ) + ( \vga_ins|Add10~62  ))
// \vga_ins|Add10~58  = CARRY(( \vga_ins|H_Cont [5] ) + ( GND ) + ( \vga_ins|Add10~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_ins|H_Cont [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ins|Add10~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ins|Add10~57_sumout ),
	.cout(\vga_ins|Add10~58 ),
	.shareout());
// synopsys translate_off
defparam \vga_ins|Add10~57 .extended_lut = "off";
defparam \vga_ins|Add10~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_ins|Add10~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N12
cyclonev_lcell_comb \vga_ins|Add10~61 (
// Equation(s):
// \vga_ins|Add10~61_sumout  = SUM(( \vga_ins|H_Cont [4] ) + ( GND ) + ( \vga_ins|Add10~66  ))
// \vga_ins|Add10~62  = CARRY(( \vga_ins|H_Cont [4] ) + ( GND ) + ( \vga_ins|Add10~66  ))

	.dataa(gnd),
	.datab(!\vga_ins|H_Cont [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ins|Add10~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ins|Add10~61_sumout ),
	.cout(\vga_ins|Add10~62 ),
	.shareout());
// synopsys translate_off
defparam \vga_ins|Add10~61 .extended_lut = "off";
defparam \vga_ins|Add10~61 .lut_mask = 64'h0000FFFF00003333;
defparam \vga_ins|Add10~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N9
cyclonev_lcell_comb \vga_ins|Add10~65 (
// Equation(s):
// \vga_ins|Add10~65_sumout  = SUM(( \vga_ins|H_Cont [3] ) + ( GND ) + ( \vga_ins|Add10~70  ))
// \vga_ins|Add10~66  = CARRY(( \vga_ins|H_Cont [3] ) + ( GND ) + ( \vga_ins|Add10~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_ins|H_Cont [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ins|Add10~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ins|Add10~65_sumout ),
	.cout(\vga_ins|Add10~66 ),
	.shareout());
// synopsys translate_off
defparam \vga_ins|Add10~65 .extended_lut = "off";
defparam \vga_ins|Add10~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_ins|Add10~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N6
cyclonev_lcell_comb \vga_ins|Add10~69 (
// Equation(s):
// \vga_ins|Add10~69_sumout  = SUM(( \vga_ins|H_Cont [2] ) + ( GND ) + ( \vga_ins|Add10~74  ))
// \vga_ins|Add10~70  = CARRY(( \vga_ins|H_Cont [2] ) + ( GND ) + ( \vga_ins|Add10~74  ))

	.dataa(gnd),
	.datab(!\vga_ins|H_Cont [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ins|Add10~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ins|Add10~69_sumout ),
	.cout(\vga_ins|Add10~70 ),
	.shareout());
// synopsys translate_off
defparam \vga_ins|Add10~69 .extended_lut = "off";
defparam \vga_ins|Add10~69 .lut_mask = 64'h0000FFFF00003333;
defparam \vga_ins|Add10~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N3
cyclonev_lcell_comb \vga_ins|Add10~73 (
// Equation(s):
// \vga_ins|Add10~73_sumout  = SUM(( \vga_ins|H_Cont [1] ) + ( GND ) + ( \vga_ins|Add10~2  ))
// \vga_ins|Add10~74  = CARRY(( \vga_ins|H_Cont [1] ) + ( GND ) + ( \vga_ins|Add10~2  ))

	.dataa(!\vga_ins|H_Cont [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ins|Add10~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ins|Add10~73_sumout ),
	.cout(\vga_ins|Add10~74 ),
	.shareout());
// synopsys translate_off
defparam \vga_ins|Add10~73 .extended_lut = "off";
defparam \vga_ins|Add10~73 .lut_mask = 64'h0000FFFF00005555;
defparam \vga_ins|Add10~73 .shared_arith = "off";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(\MAX10_CLK1_50~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \VGA_B[0]~output (
	.i(\vga_ins|bgr_data[2][0]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \VGA_B[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \VGA_B[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \VGA_B[3]~output (
	.i(\vga_ins|bgr_data[2][3]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \VGA_B[4]~output (
	.i(\vga_ins|bgr_data[2][4]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \VGA_B[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \VGA_B[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \VGA_B[7]~output (
	.i(\vga_ins|bgr_data[2][7]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N53
cyclonev_io_obuf \VGA_G[0]~output (
	.i(\vga_ins|bgr_data[1][0]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N93
cyclonev_io_obuf \VGA_G[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N53
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\vga_ins|bgr_data[1][2]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N53
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\vga_ins|bgr_data[1][3]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N76
cyclonev_io_obuf \VGA_G[4]~output (
	.i(\vga_ins|bgr_data[1][4]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \VGA_G[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \VGA_G[6]~output (
	.i(\vga_ins|bgr_data[1][6]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N36
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\vga_ins|bgr_data[1][7]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N93
cyclonev_io_obuf \VGA_R[0]~output (
	.i(\vga_ins|bgr_data[0][0]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N76
cyclonev_io_obuf \VGA_R[1]~output (
	.i(\vga_ins|bgr_data[0][1]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N53
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\vga_ins|bgr_data[0][2]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N36
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\vga_ins|bgr_data[0][3]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N53
cyclonev_io_obuf \VGA_R[4]~output (
	.i(\vga_ins|bgr_data[0][4]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N53
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\vga_ins|bgr_data[0][5]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N36
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\vga_ins|bgr_data[0][6]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N36
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\vga_ins|bgr_data[0][7]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \VGA_HS~output (
	.i(\vga_ins|oHS~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \VGA_VS~output (
	.i(\vga_ins|oVS~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \VGA_BLANK~output (
	.i(\vga_ins|oBLANK_n~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK~output .bus_hold = "false";
defparam \VGA_BLANK~output .open_drain_output = "false";
defparam \VGA_BLANK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N53
cyclonev_io_obuf \VGA_SYNC~output (
	.i(\vga_ins|oBLANK_n~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC~output .bus_hold = "false";
defparam \VGA_SYNC~output .open_drain_output = "false";
defparam \VGA_SYNC~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \MAX10_CLK1_50~input (
	.i(MAX10_CLK1_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\MAX10_CLK1_50~input_o ));
// synopsys translate_off
defparam \MAX10_CLK1_50~input .bus_hold = "false";
defparam \MAX10_CLK1_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y21_N0
cyclonev_pll_refclk_select \u1|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\MAX10_CLK1_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\u1|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\u1|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y15_N0
cyclonev_fractional_pll \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\u1|vga_pll_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\u1|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(gnd),
	.pfden(gnd),
	.refclkin(\u1|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\u1|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\u1|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\u1|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\u1|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\u1|vga_pll_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "none";
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "300.0 mhz";
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 4000;
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "m_cnt";
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 6;
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 6;
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y19_N0
cyclonev_pll_reconfig \u1|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,
\u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,\u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\u1|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\u1|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\u1|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\u1|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y20_N1
cyclonev_pll_output_counter \u1|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\u1|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\u1|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ),
	.tclk0(\u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\u1|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\u1|vga_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\u1|vga_pll_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 6;
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 6;
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "25.0 mhz";
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \u1|vga_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 6;
// synopsys translate_on

// Location: CLKCTRL_G0
cyclonev_clkena \u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 (
	.inclk(\u1|vga_pll_inst|altera_pll_i|outclk_wire [0]),
	.ena(vcc),
	.outclk(\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .clock_type = "global clock";
defparam \u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .disable_mode = "low";
defparam \u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_power_up = "high";
defparam \u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X66_Y1_N0
cyclonev_lcell_comb \vga_ins|Add0~73 (
// Equation(s):
// \vga_ins|Add0~73_sumout  = SUM(( \vga_ins|ADDR_x [0] ) + ( VCC ) + ( !VCC ))
// \vga_ins|Add0~74  = CARRY(( \vga_ins|ADDR_x [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_ins|ADDR_x [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ins|Add0~73_sumout ),
	.cout(\vga_ins|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \vga_ins|Add0~73 .extended_lut = "off";
defparam \vga_ins|Add0~73 .lut_mask = 64'h0000000000000F0F;
defparam \vga_ins|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N30
cyclonev_lcell_comb \vga_ins|LTM_ins|Add0~37 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~37_sumout  = SUM(( \vga_ins|LTM_ins|v_cnt [0] ) + ( VCC ) + ( !VCC ))
// \vga_ins|LTM_ins|Add0~38  = CARRY(( \vga_ins|LTM_ins|v_cnt [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_ins|LTM_ins|v_cnt [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ins|LTM_ins|Add0~37_sumout ),
	.cout(\vga_ins|LTM_ins|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~37 .extended_lut = "off";
defparam \vga_ins|LTM_ins|Add0~37 .lut_mask = 64'h00000000000000FF;
defparam \vga_ins|LTM_ins|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N18
cyclonev_lcell_comb \vga_ins|LTM_ins|Equal1~0 (
// Equation(s):
// \vga_ins|LTM_ins|Equal1~0_combout  = ( !\vga_ins|LTM_ins|v_cnt [8] & ( !\vga_ins|LTM_ins|v_cnt [6] & ( (!\vga_ins|LTM_ins|v_cnt [1] & (!\vga_ins|LTM_ins|v_cnt [4] & (!\vga_ins|LTM_ins|v_cnt [7] & !\vga_ins|LTM_ins|v_cnt [5]))) ) ) )

	.dataa(!\vga_ins|LTM_ins|v_cnt [1]),
	.datab(!\vga_ins|LTM_ins|v_cnt [4]),
	.datac(!\vga_ins|LTM_ins|v_cnt [7]),
	.datad(!\vga_ins|LTM_ins|v_cnt [5]),
	.datae(!\vga_ins|LTM_ins|v_cnt [8]),
	.dataf(!\vga_ins|LTM_ins|v_cnt [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ins|LTM_ins|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Equal1~0 .extended_lut = "off";
defparam \vga_ins|LTM_ins|Equal1~0 .lut_mask = 64'h8000000000000000;
defparam \vga_ins|LTM_ins|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N15
cyclonev_lcell_comb \vga_ins|LTM_ins|Equal1~1 (
// Equation(s):
// \vga_ins|LTM_ins|Equal1~1_combout  = ( \vga_ins|LTM_ins|v_cnt [3] & ( (\vga_ins|LTM_ins|Equal1~0_combout  & (!\vga_ins|LTM_ins|v_cnt [0] & (\vga_ins|LTM_ins|v_cnt [2] & \vga_ins|LTM_ins|v_cnt [9]))) ) )

	.dataa(!\vga_ins|LTM_ins|Equal1~0_combout ),
	.datab(!\vga_ins|LTM_ins|v_cnt [0]),
	.datac(!\vga_ins|LTM_ins|v_cnt [2]),
	.datad(!\vga_ins|LTM_ins|v_cnt [9]),
	.datae(gnd),
	.dataf(!\vga_ins|LTM_ins|v_cnt [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ins|LTM_ins|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Equal1~1 .extended_lut = "off";
defparam \vga_ins|LTM_ins|Equal1~1 .lut_mask = 64'h0000000000040004;
defparam \vga_ins|LTM_ins|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N0
cyclonev_lcell_comb \vga_ins|LTM_ins|Add1~33 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~33_sumout  = SUM(( \vga_ins|LTM_ins|h_cnt [0] ) + ( VCC ) + ( !VCC ))
// \vga_ins|LTM_ins|Add1~34  = CARRY(( \vga_ins|LTM_ins|h_cnt [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_ins|LTM_ins|h_cnt [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ins|LTM_ins|Add1~33_sumout ),
	.cout(\vga_ins|LTM_ins|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~33 .extended_lut = "off";
defparam \vga_ins|LTM_ins|Add1~33 .lut_mask = 64'h0000000000000F0F;
defparam \vga_ins|LTM_ins|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y1_N2
dffeas \vga_ins|LTM_ins|h_cnt[0] (
	.clk(!\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|LTM_ins|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_ins|LTM_ins|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[0] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N3
cyclonev_lcell_comb \vga_ins|LTM_ins|Add1~29 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~29_sumout  = SUM(( \vga_ins|LTM_ins|h_cnt [1] ) + ( GND ) + ( \vga_ins|LTM_ins|Add1~34  ))
// \vga_ins|LTM_ins|Add1~30  = CARRY(( \vga_ins|LTM_ins|h_cnt [1] ) + ( GND ) + ( \vga_ins|LTM_ins|Add1~34  ))

	.dataa(!\vga_ins|LTM_ins|h_cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ins|LTM_ins|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ins|LTM_ins|Add1~29_sumout ),
	.cout(\vga_ins|LTM_ins|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~29 .extended_lut = "off";
defparam \vga_ins|LTM_ins|Add1~29 .lut_mask = 64'h0000FFFF00005555;
defparam \vga_ins|LTM_ins|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y1_N5
dffeas \vga_ins|LTM_ins|h_cnt[1] (
	.clk(!\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|LTM_ins|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_ins|LTM_ins|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[1] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N6
cyclonev_lcell_comb \vga_ins|LTM_ins|Add1~41 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~41_sumout  = SUM(( \vga_ins|LTM_ins|h_cnt [2] ) + ( GND ) + ( \vga_ins|LTM_ins|Add1~30  ))
// \vga_ins|LTM_ins|Add1~42  = CARRY(( \vga_ins|LTM_ins|h_cnt [2] ) + ( GND ) + ( \vga_ins|LTM_ins|Add1~30  ))

	.dataa(gnd),
	.datab(!\vga_ins|LTM_ins|h_cnt [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ins|LTM_ins|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ins|LTM_ins|Add1~41_sumout ),
	.cout(\vga_ins|LTM_ins|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~41 .extended_lut = "off";
defparam \vga_ins|LTM_ins|Add1~41 .lut_mask = 64'h0000FFFF00003333;
defparam \vga_ins|LTM_ins|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y1_N8
dffeas \vga_ins|LTM_ins|h_cnt[2] (
	.clk(!\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|LTM_ins|Add1~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_ins|LTM_ins|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[2] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y1_N32
dffeas \vga_ins|LTM_ins|h_cnt[10] (
	.clk(!\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|LTM_ins|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_ins|LTM_ins|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[10] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N9
cyclonev_lcell_comb \vga_ins|LTM_ins|Add1~37 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~37_sumout  = SUM(( \vga_ins|LTM_ins|h_cnt [3] ) + ( GND ) + ( \vga_ins|LTM_ins|Add1~42  ))
// \vga_ins|LTM_ins|Add1~38  = CARRY(( \vga_ins|LTM_ins|h_cnt [3] ) + ( GND ) + ( \vga_ins|LTM_ins|Add1~42  ))

	.dataa(!\vga_ins|LTM_ins|h_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ins|LTM_ins|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ins|LTM_ins|Add1~37_sumout ),
	.cout(\vga_ins|LTM_ins|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~37 .extended_lut = "off";
defparam \vga_ins|LTM_ins|Add1~37 .lut_mask = 64'h0000FFFF00005555;
defparam \vga_ins|LTM_ins|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y1_N10
dffeas \vga_ins|LTM_ins|h_cnt[3] (
	.clk(!\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|LTM_ins|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_ins|LTM_ins|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[3] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N12
cyclonev_lcell_comb \vga_ins|LTM_ins|Add1~25 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~25_sumout  = SUM(( \vga_ins|LTM_ins|h_cnt [4] ) + ( GND ) + ( \vga_ins|LTM_ins|Add1~38  ))
// \vga_ins|LTM_ins|Add1~26  = CARRY(( \vga_ins|LTM_ins|h_cnt [4] ) + ( GND ) + ( \vga_ins|LTM_ins|Add1~38  ))

	.dataa(gnd),
	.datab(!\vga_ins|LTM_ins|h_cnt [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ins|LTM_ins|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ins|LTM_ins|Add1~25_sumout ),
	.cout(\vga_ins|LTM_ins|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~25 .extended_lut = "off";
defparam \vga_ins|LTM_ins|Add1~25 .lut_mask = 64'h0000FFFF00003333;
defparam \vga_ins|LTM_ins|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y1_N14
dffeas \vga_ins|LTM_ins|h_cnt[4] (
	.clk(!\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|LTM_ins|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_ins|LTM_ins|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[4] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N15
cyclonev_lcell_comb \vga_ins|LTM_ins|Add1~13 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~13_sumout  = SUM(( \vga_ins|LTM_ins|h_cnt [5] ) + ( GND ) + ( \vga_ins|LTM_ins|Add1~26  ))
// \vga_ins|LTM_ins|Add1~14  = CARRY(( \vga_ins|LTM_ins|h_cnt [5] ) + ( GND ) + ( \vga_ins|LTM_ins|Add1~26  ))

	.dataa(!\vga_ins|LTM_ins|h_cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ins|LTM_ins|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ins|LTM_ins|Add1~13_sumout ),
	.cout(\vga_ins|LTM_ins|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~13 .extended_lut = "off";
defparam \vga_ins|LTM_ins|Add1~13 .lut_mask = 64'h0000FFFF00005555;
defparam \vga_ins|LTM_ins|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y1_N16
dffeas \vga_ins|LTM_ins|h_cnt[5] (
	.clk(!\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|LTM_ins|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_ins|LTM_ins|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[5] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N18
cyclonev_lcell_comb \vga_ins|LTM_ins|Add1~9 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~9_sumout  = SUM(( \vga_ins|LTM_ins|h_cnt[6]~DUPLICATE_q  ) + ( GND ) + ( \vga_ins|LTM_ins|Add1~14  ))
// \vga_ins|LTM_ins|Add1~10  = CARRY(( \vga_ins|LTM_ins|h_cnt[6]~DUPLICATE_q  ) + ( GND ) + ( \vga_ins|LTM_ins|Add1~14  ))

	.dataa(gnd),
	.datab(!\vga_ins|LTM_ins|h_cnt[6]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ins|LTM_ins|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ins|LTM_ins|Add1~9_sumout ),
	.cout(\vga_ins|LTM_ins|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~9 .extended_lut = "off";
defparam \vga_ins|LTM_ins|Add1~9 .lut_mask = 64'h0000FFFF00003333;
defparam \vga_ins|LTM_ins|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y1_N19
dffeas \vga_ins|LTM_ins|h_cnt[6]~DUPLICATE (
	.clk(!\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|LTM_ins|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_ins|LTM_ins|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[6]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N21
cyclonev_lcell_comb \vga_ins|LTM_ins|Add1~5 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~5_sumout  = SUM(( \vga_ins|LTM_ins|h_cnt [7] ) + ( GND ) + ( \vga_ins|LTM_ins|Add1~10  ))
// \vga_ins|LTM_ins|Add1~6  = CARRY(( \vga_ins|LTM_ins|h_cnt [7] ) + ( GND ) + ( \vga_ins|LTM_ins|Add1~10  ))

	.dataa(!\vga_ins|LTM_ins|h_cnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ins|LTM_ins|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ins|LTM_ins|Add1~5_sumout ),
	.cout(\vga_ins|LTM_ins|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~5 .extended_lut = "off";
defparam \vga_ins|LTM_ins|Add1~5 .lut_mask = 64'h0000FFFF00005555;
defparam \vga_ins|LTM_ins|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y1_N23
dffeas \vga_ins|LTM_ins|h_cnt[7] (
	.clk(!\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|LTM_ins|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_ins|LTM_ins|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[7] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N24
cyclonev_lcell_comb \vga_ins|LTM_ins|Add1~21 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~21_sumout  = SUM(( \vga_ins|LTM_ins|h_cnt[8]~DUPLICATE_q  ) + ( GND ) + ( \vga_ins|LTM_ins|Add1~6  ))
// \vga_ins|LTM_ins|Add1~22  = CARRY(( \vga_ins|LTM_ins|h_cnt[8]~DUPLICATE_q  ) + ( GND ) + ( \vga_ins|LTM_ins|Add1~6  ))

	.dataa(!\vga_ins|LTM_ins|h_cnt[8]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ins|LTM_ins|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ins|LTM_ins|Add1~21_sumout ),
	.cout(\vga_ins|LTM_ins|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~21 .extended_lut = "off";
defparam \vga_ins|LTM_ins|Add1~21 .lut_mask = 64'h0000FFFF00005555;
defparam \vga_ins|LTM_ins|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y1_N26
dffeas \vga_ins|LTM_ins|h_cnt[8]~DUPLICATE (
	.clk(!\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|LTM_ins|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_ins|LTM_ins|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[8]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N27
cyclonev_lcell_comb \vga_ins|LTM_ins|Add1~17 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~17_sumout  = SUM(( \vga_ins|LTM_ins|h_cnt [9] ) + ( GND ) + ( \vga_ins|LTM_ins|Add1~22  ))
// \vga_ins|LTM_ins|Add1~18  = CARRY(( \vga_ins|LTM_ins|h_cnt [9] ) + ( GND ) + ( \vga_ins|LTM_ins|Add1~22  ))

	.dataa(gnd),
	.datab(!\vga_ins|LTM_ins|h_cnt [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ins|LTM_ins|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ins|LTM_ins|Add1~17_sumout ),
	.cout(\vga_ins|LTM_ins|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~17 .extended_lut = "off";
defparam \vga_ins|LTM_ins|Add1~17 .lut_mask = 64'h0000FFFF00003333;
defparam \vga_ins|LTM_ins|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y1_N28
dffeas \vga_ins|LTM_ins|h_cnt[9] (
	.clk(!\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|LTM_ins|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_ins|LTM_ins|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[9] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N30
cyclonev_lcell_comb \vga_ins|LTM_ins|Add1~1 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~1_sumout  = SUM(( \vga_ins|LTM_ins|h_cnt [10] ) + ( GND ) + ( \vga_ins|LTM_ins|Add1~18  ))

	.dataa(gnd),
	.datab(!\vga_ins|LTM_ins|h_cnt [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ins|LTM_ins|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ins|LTM_ins|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~1 .extended_lut = "off";
defparam \vga_ins|LTM_ins|Add1~1 .lut_mask = 64'h0000FFFF00003333;
defparam \vga_ins|LTM_ins|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y1_N31
dffeas \vga_ins|LTM_ins|h_cnt[10]~DUPLICATE (
	.clk(!\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|LTM_ins|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_ins|LTM_ins|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[10]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N42
cyclonev_lcell_comb \vga_ins|LTM_ins|Equal0~0 (
// Equation(s):
// \vga_ins|LTM_ins|Equal0~0_combout  = ( \vga_ins|LTM_ins|h_cnt [4] & ( (\vga_ins|LTM_ins|h_cnt [2] & (!\vga_ins|LTM_ins|h_cnt[10]~DUPLICATE_q  & \vga_ins|LTM_ins|h_cnt [3])) ) )

	.dataa(gnd),
	.datab(!\vga_ins|LTM_ins|h_cnt [2]),
	.datac(!\vga_ins|LTM_ins|h_cnt[10]~DUPLICATE_q ),
	.datad(!\vga_ins|LTM_ins|h_cnt [3]),
	.datae(gnd),
	.dataf(!\vga_ins|LTM_ins|h_cnt [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ins|LTM_ins|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Equal0~0 .extended_lut = "off";
defparam \vga_ins|LTM_ins|Equal0~0 .lut_mask = 64'h0000000000300030;
defparam \vga_ins|LTM_ins|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N48
cyclonev_lcell_comb \vga_ins|LTM_ins|Equal0~1 (
// Equation(s):
// \vga_ins|LTM_ins|Equal0~1_combout  = ( !\vga_ins|LTM_ins|h_cnt [7] & ( \vga_ins|LTM_ins|h_cnt [9] & ( (\vga_ins|LTM_ins|h_cnt[8]~DUPLICATE_q  & (!\vga_ins|LTM_ins|h_cnt[6]~DUPLICATE_q  & !\vga_ins|LTM_ins|h_cnt [5])) ) ) )

	.dataa(!\vga_ins|LTM_ins|h_cnt[8]~DUPLICATE_q ),
	.datab(!\vga_ins|LTM_ins|h_cnt[6]~DUPLICATE_q ),
	.datac(!\vga_ins|LTM_ins|h_cnt [5]),
	.datad(gnd),
	.datae(!\vga_ins|LTM_ins|h_cnt [7]),
	.dataf(!\vga_ins|LTM_ins|h_cnt [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ins|LTM_ins|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Equal0~1 .extended_lut = "off";
defparam \vga_ins|LTM_ins|Equal0~1 .lut_mask = 64'h0000000040400000;
defparam \vga_ins|LTM_ins|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N45
cyclonev_lcell_comb \vga_ins|LTM_ins|Equal0~2 (
// Equation(s):
// \vga_ins|LTM_ins|Equal0~2_combout  = ( \vga_ins|LTM_ins|Equal0~1_combout  & ( (\vga_ins|LTM_ins|h_cnt [0] & (\vga_ins|LTM_ins|Equal0~0_combout  & \vga_ins|LTM_ins|h_cnt [1])) ) )

	.dataa(!\vga_ins|LTM_ins|h_cnt [0]),
	.datab(gnd),
	.datac(!\vga_ins|LTM_ins|Equal0~0_combout ),
	.datad(!\vga_ins|LTM_ins|h_cnt [1]),
	.datae(gnd),
	.dataf(!\vga_ins|LTM_ins|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ins|LTM_ins|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Equal0~2 .extended_lut = "off";
defparam \vga_ins|LTM_ins|Equal0~2 .lut_mask = 64'h0000000000050005;
defparam \vga_ins|LTM_ins|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N32
dffeas \vga_ins|LTM_ins|v_cnt[0] (
	.clk(!\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|LTM_ins|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_ins|LTM_ins|Equal1~1_combout ),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[0] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N33
cyclonev_lcell_comb \vga_ins|LTM_ins|Add0~29 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~29_sumout  = SUM(( \vga_ins|LTM_ins|v_cnt [1] ) + ( GND ) + ( \vga_ins|LTM_ins|Add0~38  ))
// \vga_ins|LTM_ins|Add0~30  = CARRY(( \vga_ins|LTM_ins|v_cnt [1] ) + ( GND ) + ( \vga_ins|LTM_ins|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_ins|LTM_ins|v_cnt [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ins|LTM_ins|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ins|LTM_ins|Add0~29_sumout ),
	.cout(\vga_ins|LTM_ins|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~29 .extended_lut = "off";
defparam \vga_ins|LTM_ins|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_ins|LTM_ins|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N35
dffeas \vga_ins|LTM_ins|v_cnt[1] (
	.clk(!\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|LTM_ins|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_ins|LTM_ins|Equal1~1_combout ),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[1] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N36
cyclonev_lcell_comb \vga_ins|LTM_ins|Add0~5 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~5_sumout  = SUM(( \vga_ins|LTM_ins|v_cnt [2] ) + ( GND ) + ( \vga_ins|LTM_ins|Add0~30  ))
// \vga_ins|LTM_ins|Add0~6  = CARRY(( \vga_ins|LTM_ins|v_cnt [2] ) + ( GND ) + ( \vga_ins|LTM_ins|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_ins|LTM_ins|v_cnt [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ins|LTM_ins|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ins|LTM_ins|Add0~5_sumout ),
	.cout(\vga_ins|LTM_ins|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~5 .extended_lut = "off";
defparam \vga_ins|LTM_ins|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_ins|LTM_ins|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N37
dffeas \vga_ins|LTM_ins|v_cnt[2] (
	.clk(!\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|LTM_ins|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_ins|LTM_ins|Equal1~1_combout ),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[2] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N39
cyclonev_lcell_comb \vga_ins|LTM_ins|Add0~1 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~1_sumout  = SUM(( \vga_ins|LTM_ins|v_cnt [3] ) + ( GND ) + ( \vga_ins|LTM_ins|Add0~6  ))
// \vga_ins|LTM_ins|Add0~2  = CARRY(( \vga_ins|LTM_ins|v_cnt [3] ) + ( GND ) + ( \vga_ins|LTM_ins|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_ins|LTM_ins|v_cnt [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ins|LTM_ins|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ins|LTM_ins|Add0~1_sumout ),
	.cout(\vga_ins|LTM_ins|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~1 .extended_lut = "off";
defparam \vga_ins|LTM_ins|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_ins|LTM_ins|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N41
dffeas \vga_ins|LTM_ins|v_cnt[3] (
	.clk(!\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|LTM_ins|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_ins|LTM_ins|Equal1~1_combout ),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[3] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N42
cyclonev_lcell_comb \vga_ins|LTM_ins|Add0~25 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~25_sumout  = SUM(( \vga_ins|LTM_ins|v_cnt [4] ) + ( GND ) + ( \vga_ins|LTM_ins|Add0~2  ))
// \vga_ins|LTM_ins|Add0~26  = CARRY(( \vga_ins|LTM_ins|v_cnt [4] ) + ( GND ) + ( \vga_ins|LTM_ins|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_ins|LTM_ins|v_cnt [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ins|LTM_ins|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ins|LTM_ins|Add0~25_sumout ),
	.cout(\vga_ins|LTM_ins|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~25 .extended_lut = "off";
defparam \vga_ins|LTM_ins|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_ins|LTM_ins|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N44
dffeas \vga_ins|LTM_ins|v_cnt[4] (
	.clk(!\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|LTM_ins|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_ins|LTM_ins|Equal1~1_combout ),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[4] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N45
cyclonev_lcell_comb \vga_ins|LTM_ins|Add0~9 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~9_sumout  = SUM(( \vga_ins|LTM_ins|v_cnt [5] ) + ( GND ) + ( \vga_ins|LTM_ins|Add0~26  ))
// \vga_ins|LTM_ins|Add0~10  = CARRY(( \vga_ins|LTM_ins|v_cnt [5] ) + ( GND ) + ( \vga_ins|LTM_ins|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_ins|LTM_ins|v_cnt [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ins|LTM_ins|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ins|LTM_ins|Add0~9_sumout ),
	.cout(\vga_ins|LTM_ins|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~9 .extended_lut = "off";
defparam \vga_ins|LTM_ins|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_ins|LTM_ins|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N47
dffeas \vga_ins|LTM_ins|v_cnt[5] (
	.clk(!\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|LTM_ins|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_ins|LTM_ins|Equal1~1_combout ),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[5] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N48
cyclonev_lcell_comb \vga_ins|LTM_ins|Add0~21 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~21_sumout  = SUM(( \vga_ins|LTM_ins|v_cnt [6] ) + ( GND ) + ( \vga_ins|LTM_ins|Add0~10  ))
// \vga_ins|LTM_ins|Add0~22  = CARRY(( \vga_ins|LTM_ins|v_cnt [6] ) + ( GND ) + ( \vga_ins|LTM_ins|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_ins|LTM_ins|v_cnt [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ins|LTM_ins|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ins|LTM_ins|Add0~21_sumout ),
	.cout(\vga_ins|LTM_ins|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~21 .extended_lut = "off";
defparam \vga_ins|LTM_ins|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_ins|LTM_ins|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N50
dffeas \vga_ins|LTM_ins|v_cnt[6] (
	.clk(!\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|LTM_ins|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_ins|LTM_ins|Equal1~1_combout ),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[6] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N51
cyclonev_lcell_comb \vga_ins|LTM_ins|Add0~17 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~17_sumout  = SUM(( \vga_ins|LTM_ins|v_cnt [7] ) + ( GND ) + ( \vga_ins|LTM_ins|Add0~22  ))
// \vga_ins|LTM_ins|Add0~18  = CARRY(( \vga_ins|LTM_ins|v_cnt [7] ) + ( GND ) + ( \vga_ins|LTM_ins|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_ins|LTM_ins|v_cnt [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ins|LTM_ins|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ins|LTM_ins|Add0~17_sumout ),
	.cout(\vga_ins|LTM_ins|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~17 .extended_lut = "off";
defparam \vga_ins|LTM_ins|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_ins|LTM_ins|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N53
dffeas \vga_ins|LTM_ins|v_cnt[7] (
	.clk(!\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|LTM_ins|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_ins|LTM_ins|Equal1~1_combout ),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[7] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N54
cyclonev_lcell_comb \vga_ins|LTM_ins|Add0~13 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~13_sumout  = SUM(( \vga_ins|LTM_ins|v_cnt [8] ) + ( GND ) + ( \vga_ins|LTM_ins|Add0~18  ))
// \vga_ins|LTM_ins|Add0~14  = CARRY(( \vga_ins|LTM_ins|v_cnt [8] ) + ( GND ) + ( \vga_ins|LTM_ins|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_ins|LTM_ins|v_cnt [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ins|LTM_ins|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ins|LTM_ins|Add0~13_sumout ),
	.cout(\vga_ins|LTM_ins|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~13 .extended_lut = "off";
defparam \vga_ins|LTM_ins|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_ins|LTM_ins|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N56
dffeas \vga_ins|LTM_ins|v_cnt[8] (
	.clk(!\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|LTM_ins|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_ins|LTM_ins|Equal1~1_combout ),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[8] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N57
cyclonev_lcell_comb \vga_ins|LTM_ins|Add0~33 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~33_sumout  = SUM(( \vga_ins|LTM_ins|v_cnt [9] ) + ( GND ) + ( \vga_ins|LTM_ins|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_ins|LTM_ins|v_cnt [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ins|LTM_ins|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ins|LTM_ins|Add0~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~33 .extended_lut = "off";
defparam \vga_ins|LTM_ins|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_ins|LTM_ins|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N59
dffeas \vga_ins|LTM_ins|v_cnt[9] (
	.clk(!\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|LTM_ins|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_ins|LTM_ins|Equal1~1_combout ),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[9] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N6
cyclonev_lcell_comb \vga_ins|LTM_ins|LessThan5~1 (
// Equation(s):
// \vga_ins|LTM_ins|LessThan5~1_combout  = ( !\vga_ins|LTM_ins|v_cnt [6] & ( (!\vga_ins|LTM_ins|v_cnt [9] & (!\vga_ins|LTM_ins|v_cnt [7] & !\vga_ins|LTM_ins|v_cnt [8])) ) )

	.dataa(gnd),
	.datab(!\vga_ins|LTM_ins|v_cnt [9]),
	.datac(!\vga_ins|LTM_ins|v_cnt [7]),
	.datad(!\vga_ins|LTM_ins|v_cnt [8]),
	.datae(gnd),
	.dataf(!\vga_ins|LTM_ins|v_cnt [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ins|LTM_ins|LessThan5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|LessThan5~1 .extended_lut = "off";
defparam \vga_ins|LTM_ins|LessThan5~1 .lut_mask = 64'hC000C00000000000;
defparam \vga_ins|LTM_ins|LessThan5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N36
cyclonev_lcell_comb \vga_ins|LTM_ins|cDEN~1 (
// Equation(s):
// \vga_ins|LTM_ins|cDEN~1_combout  = ( \vga_ins|LTM_ins|h_cnt [7] & ( \vga_ins|LTM_ins|h_cnt [9] & ( \vga_ins|LTM_ins|h_cnt[8]~DUPLICATE_q  ) ) ) # ( !\vga_ins|LTM_ins|h_cnt [7] & ( \vga_ins|LTM_ins|h_cnt [9] & ( (\vga_ins|LTM_ins|h_cnt[8]~DUPLICATE_q  & 
// (((\vga_ins|LTM_ins|h_cnt[6]~DUPLICATE_q ) # (\vga_ins|LTM_ins|h_cnt [5])) # (\vga_ins|LTM_ins|h_cnt [4]))) ) ) ) # ( \vga_ins|LTM_ins|h_cnt [7] & ( !\vga_ins|LTM_ins|h_cnt [9] & ( (!\vga_ins|LTM_ins|h_cnt[8]~DUPLICATE_q  & (!\vga_ins|LTM_ins|h_cnt [4] & 
// (!\vga_ins|LTM_ins|h_cnt [5] & !\vga_ins|LTM_ins|h_cnt[6]~DUPLICATE_q ))) ) ) ) # ( !\vga_ins|LTM_ins|h_cnt [7] & ( !\vga_ins|LTM_ins|h_cnt [9] & ( !\vga_ins|LTM_ins|h_cnt[8]~DUPLICATE_q  ) ) )

	.dataa(!\vga_ins|LTM_ins|h_cnt[8]~DUPLICATE_q ),
	.datab(!\vga_ins|LTM_ins|h_cnt [4]),
	.datac(!\vga_ins|LTM_ins|h_cnt [5]),
	.datad(!\vga_ins|LTM_ins|h_cnt[6]~DUPLICATE_q ),
	.datae(!\vga_ins|LTM_ins|h_cnt [7]),
	.dataf(!\vga_ins|LTM_ins|h_cnt [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ins|LTM_ins|cDEN~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|cDEN~1 .extended_lut = "off";
defparam \vga_ins|LTM_ins|cDEN~1 .lut_mask = 64'hAAAA800015555555;
defparam \vga_ins|LTM_ins|cDEN~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N9
cyclonev_lcell_comb \vga_ins|LTM_ins|cDEN~0 (
// Equation(s):
// \vga_ins|LTM_ins|cDEN~0_combout  = ( \vga_ins|LTM_ins|v_cnt [3] & ( \vga_ins|LTM_ins|v_cnt [9] ) ) # ( !\vga_ins|LTM_ins|v_cnt [3] & ( (\vga_ins|LTM_ins|v_cnt [9] & ((!\vga_ins|LTM_ins|Equal1~0_combout ) # (\vga_ins|LTM_ins|v_cnt [2]))) ) )

	.dataa(!\vga_ins|LTM_ins|Equal1~0_combout ),
	.datab(!\vga_ins|LTM_ins|v_cnt [9]),
	.datac(!\vga_ins|LTM_ins|v_cnt [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_ins|LTM_ins|v_cnt [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ins|LTM_ins|cDEN~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|cDEN~0 .extended_lut = "off";
defparam \vga_ins|LTM_ins|cDEN~0 .lut_mask = 64'h2323232333333333;
defparam \vga_ins|LTM_ins|cDEN~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N0
cyclonev_lcell_comb \vga_ins|LTM_ins|LessThan5~0 (
// Equation(s):
// \vga_ins|LTM_ins|LessThan5~0_combout  = ( \vga_ins|LTM_ins|v_cnt [2] & ( \vga_ins|LTM_ins|v_cnt [3] & ( \vga_ins|LTM_ins|v_cnt [5] ) ) ) # ( !\vga_ins|LTM_ins|v_cnt [2] & ( \vga_ins|LTM_ins|v_cnt [3] & ( \vga_ins|LTM_ins|v_cnt [5] ) ) ) # ( 
// \vga_ins|LTM_ins|v_cnt [2] & ( !\vga_ins|LTM_ins|v_cnt [3] & ( \vga_ins|LTM_ins|v_cnt [5] ) ) ) # ( !\vga_ins|LTM_ins|v_cnt [2] & ( !\vga_ins|LTM_ins|v_cnt [3] & ( (\vga_ins|LTM_ins|v_cnt [5] & ((\vga_ins|LTM_ins|v_cnt [4]) # (\vga_ins|LTM_ins|v_cnt 
// [1]))) ) ) )

	.dataa(gnd),
	.datab(!\vga_ins|LTM_ins|v_cnt [5]),
	.datac(!\vga_ins|LTM_ins|v_cnt [1]),
	.datad(!\vga_ins|LTM_ins|v_cnt [4]),
	.datae(!\vga_ins|LTM_ins|v_cnt [2]),
	.dataf(!\vga_ins|LTM_ins|v_cnt [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ins|LTM_ins|LessThan5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|LessThan5~0 .extended_lut = "off";
defparam \vga_ins|LTM_ins|LessThan5~0 .lut_mask = 64'h0333333333333333;
defparam \vga_ins|LTM_ins|LessThan5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y1_N48
cyclonev_lcell_comb \vga_ins|LTM_ins|cDEN~2 (
// Equation(s):
// \vga_ins|LTM_ins|cDEN~2_combout  = ( \vga_ins|LTM_ins|LessThan5~0_combout  & ( (!\vga_ins|LTM_ins|cDEN~1_combout  & (!\vga_ins|LTM_ins|h_cnt[10]~DUPLICATE_q  & !\vga_ins|LTM_ins|cDEN~0_combout )) ) ) # ( !\vga_ins|LTM_ins|LessThan5~0_combout  & ( 
// (!\vga_ins|LTM_ins|LessThan5~1_combout  & (!\vga_ins|LTM_ins|cDEN~1_combout  & (!\vga_ins|LTM_ins|h_cnt[10]~DUPLICATE_q  & !\vga_ins|LTM_ins|cDEN~0_combout ))) ) )

	.dataa(!\vga_ins|LTM_ins|LessThan5~1_combout ),
	.datab(!\vga_ins|LTM_ins|cDEN~1_combout ),
	.datac(!\vga_ins|LTM_ins|h_cnt[10]~DUPLICATE_q ),
	.datad(!\vga_ins|LTM_ins|cDEN~0_combout ),
	.datae(gnd),
	.dataf(!\vga_ins|LTM_ins|LessThan5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ins|LTM_ins|cDEN~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|cDEN~2 .extended_lut = "off";
defparam \vga_ins|LTM_ins|cDEN~2 .lut_mask = 64'h80008000C000C000;
defparam \vga_ins|LTM_ins|cDEN~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y1_N50
dffeas \vga_ins|LTM_ins|blank_n (
	.clk(!\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|LTM_ins|cDEN~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|blank_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|blank_n .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|blank_n .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y1_N2
dffeas \vga_ins|ADDR_x[0] (
	.clk(\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\vga_ins|LTM_ins|blank_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR_x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR_x[0] .is_wysiwyg = "true";
defparam \vga_ins|ADDR_x[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y1_N3
cyclonev_lcell_comb \vga_ins|Add0~69 (
// Equation(s):
// \vga_ins|Add0~69_sumout  = SUM(( \vga_ins|ADDR_x [1] ) + ( GND ) + ( \vga_ins|Add0~74  ))
// \vga_ins|Add0~70  = CARRY(( \vga_ins|ADDR_x [1] ) + ( GND ) + ( \vga_ins|Add0~74  ))

	.dataa(!\vga_ins|ADDR_x [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ins|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ins|Add0~69_sumout ),
	.cout(\vga_ins|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \vga_ins|Add0~69 .extended_lut = "off";
defparam \vga_ins|Add0~69 .lut_mask = 64'h0000FFFF00005555;
defparam \vga_ins|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y1_N5
dffeas \vga_ins|ADDR_x[1] (
	.clk(\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\vga_ins|LTM_ins|blank_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR_x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR_x[1] .is_wysiwyg = "true";
defparam \vga_ins|ADDR_x[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y1_N6
cyclonev_lcell_comb \vga_ins|Add0~21 (
// Equation(s):
// \vga_ins|Add0~21_sumout  = SUM(( \vga_ins|ADDR_x [2] ) + ( GND ) + ( \vga_ins|Add0~70  ))
// \vga_ins|Add0~22  = CARRY(( \vga_ins|ADDR_x [2] ) + ( GND ) + ( \vga_ins|Add0~70  ))

	.dataa(gnd),
	.datab(!\vga_ins|ADDR_x [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ins|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ins|Add0~21_sumout ),
	.cout(\vga_ins|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \vga_ins|Add0~21 .extended_lut = "off";
defparam \vga_ins|Add0~21 .lut_mask = 64'h0000FFFF00003333;
defparam \vga_ins|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y1_N8
dffeas \vga_ins|ADDR_x[2] (
	.clk(\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\vga_ins|LTM_ins|blank_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR_x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR_x[2] .is_wysiwyg = "true";
defparam \vga_ins|ADDR_x[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y1_N9
cyclonev_lcell_comb \vga_ins|Add0~17 (
// Equation(s):
// \vga_ins|Add0~17_sumout  = SUM(( \vga_ins|ADDR_x [3] ) + ( GND ) + ( \vga_ins|Add0~22  ))
// \vga_ins|Add0~18  = CARRY(( \vga_ins|ADDR_x [3] ) + ( GND ) + ( \vga_ins|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_ins|ADDR_x [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ins|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ins|Add0~17_sumout ),
	.cout(\vga_ins|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \vga_ins|Add0~17 .extended_lut = "off";
defparam \vga_ins|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_ins|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y1_N11
dffeas \vga_ins|ADDR_x[3] (
	.clk(\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\vga_ins|LTM_ins|blank_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR_x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR_x[3] .is_wysiwyg = "true";
defparam \vga_ins|ADDR_x[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y1_N12
cyclonev_lcell_comb \vga_ins|Add0~13 (
// Equation(s):
// \vga_ins|Add0~13_sumout  = SUM(( \vga_ins|ADDR_x [4] ) + ( GND ) + ( \vga_ins|Add0~18  ))
// \vga_ins|Add0~14  = CARRY(( \vga_ins|ADDR_x [4] ) + ( GND ) + ( \vga_ins|Add0~18  ))

	.dataa(gnd),
	.datab(!\vga_ins|ADDR_x [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ins|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ins|Add0~13_sumout ),
	.cout(\vga_ins|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \vga_ins|Add0~13 .extended_lut = "off";
defparam \vga_ins|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \vga_ins|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y1_N14
dffeas \vga_ins|ADDR_x[4] (
	.clk(\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\vga_ins|LTM_ins|blank_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR_x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR_x[4] .is_wysiwyg = "true";
defparam \vga_ins|ADDR_x[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y1_N15
cyclonev_lcell_comb \vga_ins|Add0~5 (
// Equation(s):
// \vga_ins|Add0~5_sumout  = SUM(( \vga_ins|ADDR_x [5] ) + ( GND ) + ( \vga_ins|Add0~14  ))
// \vga_ins|Add0~6  = CARRY(( \vga_ins|ADDR_x [5] ) + ( GND ) + ( \vga_ins|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_ins|ADDR_x [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ins|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ins|Add0~5_sumout ),
	.cout(\vga_ins|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \vga_ins|Add0~5 .extended_lut = "off";
defparam \vga_ins|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_ins|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y1_N17
dffeas \vga_ins|ADDR_x[5] (
	.clk(\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\vga_ins|LTM_ins|blank_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR_x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR_x[5] .is_wysiwyg = "true";
defparam \vga_ins|ADDR_x[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y1_N18
cyclonev_lcell_comb \vga_ins|Add0~9 (
// Equation(s):
// \vga_ins|Add0~9_sumout  = SUM(( \vga_ins|ADDR_x [6] ) + ( GND ) + ( \vga_ins|Add0~6  ))
// \vga_ins|Add0~10  = CARRY(( \vga_ins|ADDR_x [6] ) + ( GND ) + ( \vga_ins|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_ins|ADDR_x [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ins|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ins|Add0~9_sumout ),
	.cout(\vga_ins|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_ins|Add0~9 .extended_lut = "off";
defparam \vga_ins|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_ins|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y1_N20
dffeas \vga_ins|ADDR_x[6] (
	.clk(\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\vga_ins|LTM_ins|blank_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR_x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR_x[6] .is_wysiwyg = "true";
defparam \vga_ins|ADDR_x[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y1_N21
cyclonev_lcell_comb \vga_ins|Add0~25 (
// Equation(s):
// \vga_ins|Add0~25_sumout  = SUM(( \vga_ins|ADDR_x [7] ) + ( GND ) + ( \vga_ins|Add0~10  ))
// \vga_ins|Add0~26  = CARRY(( \vga_ins|ADDR_x [7] ) + ( GND ) + ( \vga_ins|Add0~10  ))

	.dataa(!\vga_ins|ADDR_x [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ins|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ins|Add0~25_sumout ),
	.cout(\vga_ins|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \vga_ins|Add0~25 .extended_lut = "off";
defparam \vga_ins|Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \vga_ins|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y1_N23
dffeas \vga_ins|ADDR_x[7] (
	.clk(\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\vga_ins|LTM_ins|blank_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR_x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR_x[7] .is_wysiwyg = "true";
defparam \vga_ins|ADDR_x[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y1_N24
cyclonev_lcell_comb \vga_ins|Add0~29 (
// Equation(s):
// \vga_ins|Add0~29_sumout  = SUM(( \vga_ins|ADDR_x [8] ) + ( GND ) + ( \vga_ins|Add0~26  ))
// \vga_ins|Add0~30  = CARRY(( \vga_ins|ADDR_x [8] ) + ( GND ) + ( \vga_ins|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_ins|ADDR_x [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ins|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ins|Add0~29_sumout ),
	.cout(\vga_ins|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \vga_ins|Add0~29 .extended_lut = "off";
defparam \vga_ins|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_ins|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y1_N26
dffeas \vga_ins|ADDR_x[8] (
	.clk(\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\vga_ins|LTM_ins|blank_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR_x [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR_x[8] .is_wysiwyg = "true";
defparam \vga_ins|ADDR_x[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y1_N27
cyclonev_lcell_comb \vga_ins|Add0~1 (
// Equation(s):
// \vga_ins|Add0~1_sumout  = SUM(( \vga_ins|ADDR_x [9] ) + ( GND ) + ( \vga_ins|Add0~30  ))
// \vga_ins|Add0~2  = CARRY(( \vga_ins|ADDR_x [9] ) + ( GND ) + ( \vga_ins|Add0~30  ))

	.dataa(!\vga_ins|ADDR_x [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ins|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ins|Add0~1_sumout ),
	.cout(\vga_ins|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \vga_ins|Add0~1 .extended_lut = "off";
defparam \vga_ins|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \vga_ins|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y1_N29
dffeas \vga_ins|ADDR_x[9] (
	.clk(\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\vga_ins|LTM_ins|blank_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR_x [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR_x[9] .is_wysiwyg = "true";
defparam \vga_ins|ADDR_x[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y1_N30
cyclonev_lcell_comb \vga_ins|Add0~65 (
// Equation(s):
// \vga_ins|Add0~65_sumout  = SUM(( \vga_ins|ADDR_x [10] ) + ( GND ) + ( \vga_ins|Add0~2  ))
// \vga_ins|Add0~66  = CARRY(( \vga_ins|ADDR_x [10] ) + ( GND ) + ( \vga_ins|Add0~2  ))

	.dataa(gnd),
	.datab(!\vga_ins|ADDR_x [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ins|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ins|Add0~65_sumout ),
	.cout(\vga_ins|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \vga_ins|Add0~65 .extended_lut = "off";
defparam \vga_ins|Add0~65 .lut_mask = 64'h0000FFFF00003333;
defparam \vga_ins|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y1_N32
dffeas \vga_ins|ADDR_x[10] (
	.clk(\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\vga_ins|LTM_ins|blank_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR_x [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR_x[10] .is_wysiwyg = "true";
defparam \vga_ins|ADDR_x[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y1_N33
cyclonev_lcell_comb \vga_ins|Add0~61 (
// Equation(s):
// \vga_ins|Add0~61_sumout  = SUM(( \vga_ins|ADDR_x [11] ) + ( GND ) + ( \vga_ins|Add0~66  ))
// \vga_ins|Add0~62  = CARRY(( \vga_ins|ADDR_x [11] ) + ( GND ) + ( \vga_ins|Add0~66  ))

	.dataa(!\vga_ins|ADDR_x [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ins|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ins|Add0~61_sumout ),
	.cout(\vga_ins|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \vga_ins|Add0~61 .extended_lut = "off";
defparam \vga_ins|Add0~61 .lut_mask = 64'h0000FFFF00005555;
defparam \vga_ins|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y1_N35
dffeas \vga_ins|ADDR_x[11] (
	.clk(\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\vga_ins|LTM_ins|blank_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR_x [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR_x[11] .is_wysiwyg = "true";
defparam \vga_ins|ADDR_x[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y1_N36
cyclonev_lcell_comb \vga_ins|Add0~57 (
// Equation(s):
// \vga_ins|Add0~57_sumout  = SUM(( \vga_ins|ADDR_x [12] ) + ( GND ) + ( \vga_ins|Add0~62  ))
// \vga_ins|Add0~58  = CARRY(( \vga_ins|ADDR_x [12] ) + ( GND ) + ( \vga_ins|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_ins|ADDR_x [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ins|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ins|Add0~57_sumout ),
	.cout(\vga_ins|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \vga_ins|Add0~57 .extended_lut = "off";
defparam \vga_ins|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_ins|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y1_N38
dffeas \vga_ins|ADDR_x[12] (
	.clk(\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\vga_ins|LTM_ins|blank_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR_x [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR_x[12] .is_wysiwyg = "true";
defparam \vga_ins|ADDR_x[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y1_N39
cyclonev_lcell_comb \vga_ins|Add0~53 (
// Equation(s):
// \vga_ins|Add0~53_sumout  = SUM(( \vga_ins|ADDR_x [13] ) + ( GND ) + ( \vga_ins|Add0~58  ))
// \vga_ins|Add0~54  = CARRY(( \vga_ins|ADDR_x [13] ) + ( GND ) + ( \vga_ins|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_ins|ADDR_x [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ins|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ins|Add0~53_sumout ),
	.cout(\vga_ins|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \vga_ins|Add0~53 .extended_lut = "off";
defparam \vga_ins|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_ins|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y1_N41
dffeas \vga_ins|ADDR_x[13] (
	.clk(\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\vga_ins|LTM_ins|blank_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR_x [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR_x[13] .is_wysiwyg = "true";
defparam \vga_ins|ADDR_x[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y1_N42
cyclonev_lcell_comb \vga_ins|Add0~33 (
// Equation(s):
// \vga_ins|Add0~33_sumout  = SUM(( \vga_ins|ADDR_x [14] ) + ( GND ) + ( \vga_ins|Add0~54  ))
// \vga_ins|Add0~34  = CARRY(( \vga_ins|ADDR_x [14] ) + ( GND ) + ( \vga_ins|Add0~54  ))

	.dataa(gnd),
	.datab(!\vga_ins|ADDR_x [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ins|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ins|Add0~33_sumout ),
	.cout(\vga_ins|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \vga_ins|Add0~33 .extended_lut = "off";
defparam \vga_ins|Add0~33 .lut_mask = 64'h0000FFFF00003333;
defparam \vga_ins|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y1_N44
dffeas \vga_ins|ADDR_x[14] (
	.clk(\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\vga_ins|LTM_ins|blank_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR_x [14]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR_x[14] .is_wysiwyg = "true";
defparam \vga_ins|ADDR_x[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y1_N45
cyclonev_lcell_comb \vga_ins|Add0~49 (
// Equation(s):
// \vga_ins|Add0~49_sumout  = SUM(( \vga_ins|ADDR_x [15] ) + ( GND ) + ( \vga_ins|Add0~34  ))
// \vga_ins|Add0~50  = CARRY(( \vga_ins|ADDR_x [15] ) + ( GND ) + ( \vga_ins|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_ins|ADDR_x [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ins|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ins|Add0~49_sumout ),
	.cout(\vga_ins|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \vga_ins|Add0~49 .extended_lut = "off";
defparam \vga_ins|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_ins|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y1_N47
dffeas \vga_ins|ADDR_x[15] (
	.clk(\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\vga_ins|LTM_ins|blank_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR_x [15]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR_x[15] .is_wysiwyg = "true";
defparam \vga_ins|ADDR_x[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y1_N48
cyclonev_lcell_comb \vga_ins|Add0~45 (
// Equation(s):
// \vga_ins|Add0~45_sumout  = SUM(( \vga_ins|ADDR_x [16] ) + ( GND ) + ( \vga_ins|Add0~50  ))
// \vga_ins|Add0~46  = CARRY(( \vga_ins|ADDR_x [16] ) + ( GND ) + ( \vga_ins|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_ins|ADDR_x [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ins|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ins|Add0~45_sumout ),
	.cout(\vga_ins|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \vga_ins|Add0~45 .extended_lut = "off";
defparam \vga_ins|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_ins|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y1_N50
dffeas \vga_ins|ADDR_x[16] (
	.clk(\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\vga_ins|LTM_ins|blank_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR_x [16]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR_x[16] .is_wysiwyg = "true";
defparam \vga_ins|ADDR_x[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y1_N51
cyclonev_lcell_comb \vga_ins|Add0~41 (
// Equation(s):
// \vga_ins|Add0~41_sumout  = SUM(( \vga_ins|ADDR_x [17] ) + ( GND ) + ( \vga_ins|Add0~46  ))
// \vga_ins|Add0~42  = CARRY(( \vga_ins|ADDR_x [17] ) + ( GND ) + ( \vga_ins|Add0~46  ))

	.dataa(!\vga_ins|ADDR_x [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ins|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ins|Add0~41_sumout ),
	.cout(\vga_ins|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \vga_ins|Add0~41 .extended_lut = "off";
defparam \vga_ins|Add0~41 .lut_mask = 64'h0000FFFF00005555;
defparam \vga_ins|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y1_N53
dffeas \vga_ins|ADDR_x[17] (
	.clk(\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\vga_ins|LTM_ins|blank_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR_x [17]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR_x[17] .is_wysiwyg = "true";
defparam \vga_ins|ADDR_x[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y1_N54
cyclonev_lcell_comb \vga_ins|Add0~37 (
// Equation(s):
// \vga_ins|Add0~37_sumout  = SUM(( \vga_ins|ADDR_x [18] ) + ( GND ) + ( \vga_ins|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_ins|ADDR_x [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ins|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ins|Add0~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ins|Add0~37 .extended_lut = "off";
defparam \vga_ins|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_ins|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y1_N56
dffeas \vga_ins|ADDR_x[18] (
	.clk(\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\vga_ins|LTM_ins|blank_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR_x [18]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR_x[18] .is_wysiwyg = "true";
defparam \vga_ins|ADDR_x[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y1_N12
cyclonev_lcell_comb \vga_ins|LessThan11~1 (
// Equation(s):
// \vga_ins|LessThan11~1_combout  = ( !\vga_ins|ADDR_x [14] & ( !\vga_ins|ADDR_x [13] & ( (!\vga_ins|ADDR_x [17] & (!\vga_ins|ADDR_x [15] & (!\vga_ins|ADDR_x [16] & !\vga_ins|ADDR_x [18]))) ) ) )

	.dataa(!\vga_ins|ADDR_x [17]),
	.datab(!\vga_ins|ADDR_x [15]),
	.datac(!\vga_ins|ADDR_x [16]),
	.datad(!\vga_ins|ADDR_x [18]),
	.datae(!\vga_ins|ADDR_x [14]),
	.dataf(!\vga_ins|ADDR_x [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ins|LessThan11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ins|LessThan11~1 .extended_lut = "off";
defparam \vga_ins|LessThan11~1 .lut_mask = 64'h8000000000000000;
defparam \vga_ins|LessThan11~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y1_N45
cyclonev_lcell_comb \vga_ins|h_cond1~0 (
// Equation(s):
// \vga_ins|h_cond1~0_combout  = ( \vga_ins|ADDR_x [4] & ( \vga_ins|ADDR_x [6] ) ) # ( !\vga_ins|ADDR_x [4] & ( (\vga_ins|ADDR_x [2] & (\vga_ins|ADDR_x [6] & \vga_ins|ADDR_x [3])) ) )

	.dataa(gnd),
	.datab(!\vga_ins|ADDR_x [2]),
	.datac(!\vga_ins|ADDR_x [6]),
	.datad(!\vga_ins|ADDR_x [3]),
	.datae(gnd),
	.dataf(!\vga_ins|ADDR_x [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ins|h_cond1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ins|h_cond1~0 .extended_lut = "off";
defparam \vga_ins|h_cond1~0 .lut_mask = 64'h000300030F0F0F0F;
defparam \vga_ins|h_cond1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y1_N27
cyclonev_lcell_comb \vga_ins|LessThan11~2 (
// Equation(s):
// \vga_ins|LessThan11~2_combout  = ( !\vga_ins|ADDR_x [11] & ( !\vga_ins|ADDR_x [10] & ( !\vga_ins|ADDR_x [12] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_ins|ADDR_x [12]),
	.datad(gnd),
	.datae(!\vga_ins|ADDR_x [11]),
	.dataf(!\vga_ins|ADDR_x [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ins|LessThan11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ins|LessThan11~2 .extended_lut = "off";
defparam \vga_ins|LessThan11~2 .lut_mask = 64'hF0F0000000000000;
defparam \vga_ins|LessThan11~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y1_N51
cyclonev_lcell_comb \vga_ins|LessThan11~0 (
// Equation(s):
// \vga_ins|LessThan11~0_combout  = ( !\vga_ins|ADDR_x [7] & ( !\vga_ins|ADDR_x [8] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_ins|ADDR_x [8]),
	.datad(gnd),
	.datae(!\vga_ins|ADDR_x [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ins|LessThan11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ins|LessThan11~0 .extended_lut = "off";
defparam \vga_ins|LessThan11~0 .lut_mask = 64'hF0F00000F0F00000;
defparam \vga_ins|LessThan11~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y1_N6
cyclonev_lcell_comb \vga_ins|LessThan11~3 (
// Equation(s):
// \vga_ins|LessThan11~3_combout  = ( \vga_ins|LessThan11~2_combout  & ( \vga_ins|LessThan11~0_combout  & ( (\vga_ins|LessThan11~1_combout  & ((!\vga_ins|ADDR_x [9]) # ((!\vga_ins|ADDR_x [5]) # (!\vga_ins|h_cond1~0_combout )))) ) ) ) # ( 
// \vga_ins|LessThan11~2_combout  & ( !\vga_ins|LessThan11~0_combout  & ( (!\vga_ins|ADDR_x [9] & \vga_ins|LessThan11~1_combout ) ) ) )

	.dataa(!\vga_ins|ADDR_x [9]),
	.datab(!\vga_ins|LessThan11~1_combout ),
	.datac(!\vga_ins|ADDR_x [5]),
	.datad(!\vga_ins|h_cond1~0_combout ),
	.datae(!\vga_ins|LessThan11~2_combout ),
	.dataf(!\vga_ins|LessThan11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ins|LessThan11~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ins|LessThan11~3 .extended_lut = "off";
defparam \vga_ins|LessThan11~3 .lut_mask = 64'h0000222200003332;
defparam \vga_ins|LessThan11~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y1_N7
dffeas \vga_ins|h_cond4 (
	.clk(\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|LessThan11~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|h_cond4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|h_cond4 .is_wysiwyg = "true";
defparam \vga_ins|h_cond4 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y1_N54
cyclonev_lcell_comb \vga_ins|h_cond2~0 (
// Equation(s):
// \vga_ins|h_cond2~0_combout  = ( \vga_ins|ADDR_x [0] & ( \vga_ins|ADDR_x [4] & ( (!\vga_ins|ADDR_x [3] & (!\vga_ins|ADDR_x [2] & !\vga_ins|ADDR_x [6])) ) ) ) # ( !\vga_ins|ADDR_x [0] & ( \vga_ins|ADDR_x [4] & ( (!\vga_ins|ADDR_x [3] & (!\vga_ins|ADDR_x [6] 
// & ((!\vga_ins|ADDR_x [2]) # (!\vga_ins|ADDR_x [1])))) ) ) ) # ( \vga_ins|ADDR_x [0] & ( !\vga_ins|ADDR_x [4] & ( !\vga_ins|ADDR_x [6] ) ) ) # ( !\vga_ins|ADDR_x [0] & ( !\vga_ins|ADDR_x [4] & ( !\vga_ins|ADDR_x [6] ) ) )

	.dataa(!\vga_ins|ADDR_x [3]),
	.datab(!\vga_ins|ADDR_x [2]),
	.datac(!\vga_ins|ADDR_x [1]),
	.datad(!\vga_ins|ADDR_x [6]),
	.datae(!\vga_ins|ADDR_x [0]),
	.dataf(!\vga_ins|ADDR_x [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ins|h_cond2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ins|h_cond2~0 .extended_lut = "off";
defparam \vga_ins|h_cond2~0 .lut_mask = 64'hFF00FF00A8008800;
defparam \vga_ins|h_cond2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y1_N30
cyclonev_lcell_comb \vga_ins|LessThan10~0 (
// Equation(s):
// \vga_ins|LessThan10~0_combout  = ( \vga_ins|ADDR_x [9] & ( \vga_ins|LessThan11~1_combout  ) ) # ( !\vga_ins|ADDR_x [9] & ( \vga_ins|LessThan11~1_combout  & ( (!\vga_ins|h_cond2~0_combout ) # ((!\vga_ins|LessThan11~0_combout ) # 
// ((!\vga_ins|LessThan11~2_combout ) # (\vga_ins|ADDR_x [5]))) ) ) ) # ( \vga_ins|ADDR_x [9] & ( !\vga_ins|LessThan11~1_combout  ) ) # ( !\vga_ins|ADDR_x [9] & ( !\vga_ins|LessThan11~1_combout  ) )

	.dataa(!\vga_ins|h_cond2~0_combout ),
	.datab(!\vga_ins|LessThan11~0_combout ),
	.datac(!\vga_ins|ADDR_x [5]),
	.datad(!\vga_ins|LessThan11~2_combout ),
	.datae(!\vga_ins|ADDR_x [9]),
	.dataf(!\vga_ins|LessThan11~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ins|LessThan10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ins|LessThan10~0 .extended_lut = "off";
defparam \vga_ins|LessThan10~0 .lut_mask = 64'hFFFFFFFFFFEFFFFF;
defparam \vga_ins|LessThan10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y1_N31
dffeas \vga_ins|h_cond3 (
	.clk(\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|LessThan10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|h_cond3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|h_cond3 .is_wysiwyg = "true";
defparam \vga_ins|h_cond3 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y1_N58
dffeas \vga_ins|LTM_ins|v_cnt[9]~DUPLICATE (
	.clk(!\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|LTM_ins|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_ins|LTM_ins|Equal1~1_combout ),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[9]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y1_N54
cyclonev_lcell_comb \vga_ins|LTM_ins|LessThan1~0 (
// Equation(s):
// \vga_ins|LTM_ins|LessThan1~0_combout  = ( \vga_ins|LTM_ins|v_cnt [2] ) # ( !\vga_ins|LTM_ins|v_cnt [2] & ( ((!\vga_ins|LTM_ins|Equal1~0_combout ) # (\vga_ins|LTM_ins|v_cnt [3])) # (\vga_ins|LTM_ins|v_cnt[9]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\vga_ins|LTM_ins|v_cnt[9]~DUPLICATE_q ),
	.datac(!\vga_ins|LTM_ins|Equal1~0_combout ),
	.datad(!\vga_ins|LTM_ins|v_cnt [3]),
	.datae(gnd),
	.dataf(!\vga_ins|LTM_ins|v_cnt [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ins|LTM_ins|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|LessThan1~0 .extended_lut = "off";
defparam \vga_ins|LTM_ins|LessThan1~0 .lut_mask = 64'hF3FFF3FFFFFFFFFF;
defparam \vga_ins|LTM_ins|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y1_N56
dffeas \vga_ins|LTM_ins|VS (
	.clk(!\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|LTM_ins|LessThan1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|VS .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|VS .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y1_N1
dffeas \vga_ins|ADDR_y[1] (
	.clk(!\vga_ins|LTM_ins|blank_n~q ),
	.d(\vga_ins|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\vga_ins|LTM_ins|VS~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR_y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR_y[1] .is_wysiwyg = "true";
defparam \vga_ins|ADDR_y[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N12
cyclonev_lcell_comb \vga_ins|ADDR_y[0]~0 (
// Equation(s):
// \vga_ins|ADDR_y[0]~0_combout  = ( !\vga_ins|ADDR_y [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_ins|ADDR_y [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ins|ADDR_y[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ins|ADDR_y[0]~0 .extended_lut = "off";
defparam \vga_ins|ADDR_y[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \vga_ins|ADDR_y[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y1_N32
dffeas \vga_ins|ADDR_y[0] (
	.clk(!\vga_ins|LTM_ins|blank_n~q ),
	.d(gnd),
	.asdata(\vga_ins|ADDR_y[0]~0_combout ),
	.clrn(\vga_ins|LTM_ins|VS~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR_y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR_y[0] .is_wysiwyg = "true";
defparam \vga_ins|ADDR_y[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y1_N0
cyclonev_lcell_comb \vga_ins|Add1~21 (
// Equation(s):
// \vga_ins|Add1~21_sumout  = SUM(( \vga_ins|ADDR_y [0] ) + ( \vga_ins|ADDR_y [1] ) + ( !VCC ))
// \vga_ins|Add1~22  = CARRY(( \vga_ins|ADDR_y [0] ) + ( \vga_ins|ADDR_y [1] ) + ( !VCC ))

	.dataa(!\vga_ins|ADDR_y [1]),
	.datab(!\vga_ins|ADDR_y [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ins|Add1~21_sumout ),
	.cout(\vga_ins|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \vga_ins|Add1~21 .extended_lut = "off";
defparam \vga_ins|Add1~21 .lut_mask = 64'h0000AAAA00003333;
defparam \vga_ins|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y1_N2
dffeas \vga_ins|ADDR_y[1]~DUPLICATE (
	.clk(!\vga_ins|LTM_ins|blank_n~q ),
	.d(\vga_ins|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\vga_ins|LTM_ins|VS~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR_y[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR_y[1]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_ins|ADDR_y[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y1_N3
cyclonev_lcell_comb \vga_ins|Add1~17 (
// Equation(s):
// \vga_ins|Add1~17_sumout  = SUM(( \vga_ins|ADDR_y[2]~DUPLICATE_q  ) + ( GND ) + ( \vga_ins|Add1~22  ))
// \vga_ins|Add1~18  = CARRY(( \vga_ins|ADDR_y[2]~DUPLICATE_q  ) + ( GND ) + ( \vga_ins|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_ins|ADDR_y[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ins|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ins|Add1~17_sumout ),
	.cout(\vga_ins|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \vga_ins|Add1~17 .extended_lut = "off";
defparam \vga_ins|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_ins|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y1_N4
dffeas \vga_ins|ADDR_y[2]~DUPLICATE (
	.clk(!\vga_ins|LTM_ins|blank_n~q ),
	.d(\vga_ins|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\vga_ins|LTM_ins|VS~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR_y[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR_y[2]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_ins|ADDR_y[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y1_N7
dffeas \vga_ins|ADDR_y[3]~DUPLICATE (
	.clk(!\vga_ins|LTM_ins|blank_n~q ),
	.d(\vga_ins|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\vga_ins|LTM_ins|VS~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR_y[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR_y[3]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_ins|ADDR_y[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y1_N6
cyclonev_lcell_comb \vga_ins|Add1~13 (
// Equation(s):
// \vga_ins|Add1~13_sumout  = SUM(( \vga_ins|ADDR_y[3]~DUPLICATE_q  ) + ( GND ) + ( \vga_ins|Add1~18  ))
// \vga_ins|Add1~14  = CARRY(( \vga_ins|ADDR_y[3]~DUPLICATE_q  ) + ( GND ) + ( \vga_ins|Add1~18  ))

	.dataa(gnd),
	.datab(!\vga_ins|ADDR_y[3]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ins|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ins|Add1~13_sumout ),
	.cout(\vga_ins|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \vga_ins|Add1~13 .extended_lut = "off";
defparam \vga_ins|Add1~13 .lut_mask = 64'h0000FFFF00003333;
defparam \vga_ins|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y1_N8
dffeas \vga_ins|ADDR_y[3] (
	.clk(!\vga_ins|LTM_ins|blank_n~q ),
	.d(\vga_ins|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\vga_ins|LTM_ins|VS~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR_y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR_y[3] .is_wysiwyg = "true";
defparam \vga_ins|ADDR_y[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y1_N16
dffeas \vga_ins|ADDR_y[6]~DUPLICATE (
	.clk(!\vga_ins|LTM_ins|blank_n~q ),
	.d(\vga_ins|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\vga_ins|LTM_ins|VS~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR_y[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR_y[6]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_ins|ADDR_y[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y1_N9
cyclonev_lcell_comb \vga_ins|Add1~9 (
// Equation(s):
// \vga_ins|Add1~9_sumout  = SUM(( \vga_ins|ADDR_y[4]~DUPLICATE_q  ) + ( GND ) + ( \vga_ins|Add1~14  ))
// \vga_ins|Add1~10  = CARRY(( \vga_ins|ADDR_y[4]~DUPLICATE_q  ) + ( GND ) + ( \vga_ins|Add1~14  ))

	.dataa(!\vga_ins|ADDR_y[4]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ins|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ins|Add1~9_sumout ),
	.cout(\vga_ins|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_ins|Add1~9 .extended_lut = "off";
defparam \vga_ins|Add1~9 .lut_mask = 64'h0000FFFF00005555;
defparam \vga_ins|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y1_N11
dffeas \vga_ins|ADDR_y[4]~DUPLICATE (
	.clk(!\vga_ins|LTM_ins|blank_n~q ),
	.d(\vga_ins|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\vga_ins|LTM_ins|VS~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR_y[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR_y[4]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_ins|ADDR_y[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y1_N12
cyclonev_lcell_comb \vga_ins|Add1~1 (
// Equation(s):
// \vga_ins|Add1~1_sumout  = SUM(( \vga_ins|ADDR_y [5] ) + ( GND ) + ( \vga_ins|Add1~10  ))
// \vga_ins|Add1~2  = CARRY(( \vga_ins|ADDR_y [5] ) + ( GND ) + ( \vga_ins|Add1~10  ))

	.dataa(gnd),
	.datab(!\vga_ins|ADDR_y [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ins|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ins|Add1~1_sumout ),
	.cout(\vga_ins|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \vga_ins|Add1~1 .extended_lut = "off";
defparam \vga_ins|Add1~1 .lut_mask = 64'h0000FFFF00003333;
defparam \vga_ins|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y1_N13
dffeas \vga_ins|ADDR_y[5] (
	.clk(!\vga_ins|LTM_ins|blank_n~q ),
	.d(\vga_ins|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\vga_ins|LTM_ins|VS~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR_y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR_y[5] .is_wysiwyg = "true";
defparam \vga_ins|ADDR_y[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y1_N15
cyclonev_lcell_comb \vga_ins|Add1~5 (
// Equation(s):
// \vga_ins|Add1~5_sumout  = SUM(( \vga_ins|ADDR_y[6]~DUPLICATE_q  ) + ( GND ) + ( \vga_ins|Add1~2  ))
// \vga_ins|Add1~6  = CARRY(( \vga_ins|ADDR_y[6]~DUPLICATE_q  ) + ( GND ) + ( \vga_ins|Add1~2  ))

	.dataa(!\vga_ins|ADDR_y[6]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ins|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ins|Add1~5_sumout ),
	.cout(\vga_ins|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \vga_ins|Add1~5 .extended_lut = "off";
defparam \vga_ins|Add1~5 .lut_mask = 64'h0000FFFF00005555;
defparam \vga_ins|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y1_N17
dffeas \vga_ins|ADDR_y[6] (
	.clk(!\vga_ins|LTM_ins|blank_n~q ),
	.d(\vga_ins|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\vga_ins|LTM_ins|VS~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR_y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR_y[6] .is_wysiwyg = "true";
defparam \vga_ins|ADDR_y[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y1_N10
dffeas \vga_ins|ADDR_y[4] (
	.clk(!\vga_ins|LTM_ins|blank_n~q ),
	.d(\vga_ins|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\vga_ins|LTM_ins|VS~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR_y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR_y[4] .is_wysiwyg = "true";
defparam \vga_ins|ADDR_y[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N24
cyclonev_lcell_comb \vga_ins|v_cond4~1 (
// Equation(s):
// \vga_ins|v_cond4~1_combout  = ( \vga_ins|ADDR_y [6] & ( !\vga_ins|ADDR_y [4] & ( (!\vga_ins|ADDR_y [3]) # ((!\vga_ins|ADDR_y[2]~DUPLICATE_q  & ((!\vga_ins|ADDR_y[1]~DUPLICATE_q ) # (!\vga_ins|ADDR_y [0])))) ) ) )

	.dataa(!\vga_ins|ADDR_y[1]~DUPLICATE_q ),
	.datab(!\vga_ins|ADDR_y[2]~DUPLICATE_q ),
	.datac(!\vga_ins|ADDR_y [3]),
	.datad(!\vga_ins|ADDR_y [0]),
	.datae(!\vga_ins|ADDR_y [6]),
	.dataf(!\vga_ins|ADDR_y [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ins|v_cond4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ins|v_cond4~1 .extended_lut = "off";
defparam \vga_ins|v_cond4~1 .lut_mask = 64'h0000FCF800000000;
defparam \vga_ins|v_cond4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y1_N18
cyclonev_lcell_comb \vga_ins|Add1~69 (
// Equation(s):
// \vga_ins|Add1~69_sumout  = SUM(( \vga_ins|ADDR_y [7] ) + ( GND ) + ( \vga_ins|Add1~6  ))
// \vga_ins|Add1~70  = CARRY(( \vga_ins|ADDR_y [7] ) + ( GND ) + ( \vga_ins|Add1~6  ))

	.dataa(!\vga_ins|ADDR_y [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ins|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ins|Add1~69_sumout ),
	.cout(\vga_ins|Add1~70 ),
	.shareout());
// synopsys translate_off
defparam \vga_ins|Add1~69 .extended_lut = "off";
defparam \vga_ins|Add1~69 .lut_mask = 64'h0000FFFF00005555;
defparam \vga_ins|Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y1_N20
dffeas \vga_ins|ADDR_y[7] (
	.clk(!\vga_ins|LTM_ins|blank_n~q ),
	.d(\vga_ins|Add1~69_sumout ),
	.asdata(vcc),
	.clrn(\vga_ins|LTM_ins|VS~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR_y [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR_y[7] .is_wysiwyg = "true";
defparam \vga_ins|ADDR_y[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y1_N22
dffeas \vga_ins|ADDR_y[8]~DUPLICATE (
	.clk(!\vga_ins|LTM_ins|blank_n~q ),
	.d(\vga_ins|Add1~65_sumout ),
	.asdata(vcc),
	.clrn(\vga_ins|LTM_ins|VS~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR_y[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR_y[8]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_ins|ADDR_y[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y1_N21
cyclonev_lcell_comb \vga_ins|Add1~65 (
// Equation(s):
// \vga_ins|Add1~65_sumout  = SUM(( \vga_ins|ADDR_y[8]~DUPLICATE_q  ) + ( GND ) + ( \vga_ins|Add1~70  ))
// \vga_ins|Add1~66  = CARRY(( \vga_ins|ADDR_y[8]~DUPLICATE_q  ) + ( GND ) + ( \vga_ins|Add1~70  ))

	.dataa(gnd),
	.datab(!\vga_ins|ADDR_y[8]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ins|Add1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ins|Add1~65_sumout ),
	.cout(\vga_ins|Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \vga_ins|Add1~65 .extended_lut = "off";
defparam \vga_ins|Add1~65 .lut_mask = 64'h0000FFFF00003333;
defparam \vga_ins|Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y1_N23
dffeas \vga_ins|ADDR_y[8] (
	.clk(!\vga_ins|LTM_ins|blank_n~q ),
	.d(\vga_ins|Add1~65_sumout ),
	.asdata(vcc),
	.clrn(\vga_ins|LTM_ins|VS~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR_y [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR_y[8] .is_wysiwyg = "true";
defparam \vga_ins|ADDR_y[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N12
cyclonev_lcell_comb \vga_ins|v_cond4~2 (
// Equation(s):
// \vga_ins|v_cond4~2_combout  = ( \vga_ins|ADDR_y [5] & ( (!\vga_ins|ADDR_y [7] & (!\vga_ins|ADDR_y [6] & \vga_ins|ADDR_y [8])) ) ) # ( !\vga_ins|ADDR_y [5] & ( (!\vga_ins|ADDR_y [7] & \vga_ins|ADDR_y [8]) ) )

	.dataa(gnd),
	.datab(!\vga_ins|ADDR_y [7]),
	.datac(!\vga_ins|ADDR_y [6]),
	.datad(!\vga_ins|ADDR_y [8]),
	.datae(gnd),
	.dataf(!\vga_ins|ADDR_y [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ins|v_cond4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ins|v_cond4~2 .extended_lut = "off";
defparam \vga_ins|v_cond4~2 .lut_mask = 64'h00CC00CC00C000C0;
defparam \vga_ins|v_cond4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y1_N24
cyclonev_lcell_comb \vga_ins|Add1~61 (
// Equation(s):
// \vga_ins|Add1~61_sumout  = SUM(( \vga_ins|ADDR_y [9] ) + ( GND ) + ( \vga_ins|Add1~66  ))
// \vga_ins|Add1~62  = CARRY(( \vga_ins|ADDR_y [9] ) + ( GND ) + ( \vga_ins|Add1~66  ))

	.dataa(gnd),
	.datab(!\vga_ins|ADDR_y [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ins|Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ins|Add1~61_sumout ),
	.cout(\vga_ins|Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \vga_ins|Add1~61 .extended_lut = "off";
defparam \vga_ins|Add1~61 .lut_mask = 64'h0000FFFF00003333;
defparam \vga_ins|Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y1_N25
dffeas \vga_ins|ADDR_y[9] (
	.clk(!\vga_ins|LTM_ins|blank_n~q ),
	.d(\vga_ins|Add1~61_sumout ),
	.asdata(vcc),
	.clrn(\vga_ins|LTM_ins|VS~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR_y [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR_y[9] .is_wysiwyg = "true";
defparam \vga_ins|ADDR_y[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y1_N27
cyclonev_lcell_comb \vga_ins|Add1~57 (
// Equation(s):
// \vga_ins|Add1~57_sumout  = SUM(( \vga_ins|ADDR_y[10]~DUPLICATE_q  ) + ( GND ) + ( \vga_ins|Add1~62  ))
// \vga_ins|Add1~58  = CARRY(( \vga_ins|ADDR_y[10]~DUPLICATE_q  ) + ( GND ) + ( \vga_ins|Add1~62  ))

	.dataa(!\vga_ins|ADDR_y[10]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ins|Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ins|Add1~57_sumout ),
	.cout(\vga_ins|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \vga_ins|Add1~57 .extended_lut = "off";
defparam \vga_ins|Add1~57 .lut_mask = 64'h0000FFFF00005555;
defparam \vga_ins|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y1_N28
dffeas \vga_ins|ADDR_y[10]~DUPLICATE (
	.clk(!\vga_ins|LTM_ins|blank_n~q ),
	.d(\vga_ins|Add1~57_sumout ),
	.asdata(vcc),
	.clrn(\vga_ins|LTM_ins|VS~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR_y[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR_y[10]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_ins|ADDR_y[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y1_N30
cyclonev_lcell_comb \vga_ins|Add1~53 (
// Equation(s):
// \vga_ins|Add1~53_sumout  = SUM(( \vga_ins|ADDR_y [11] ) + ( GND ) + ( \vga_ins|Add1~58  ))
// \vga_ins|Add1~54  = CARRY(( \vga_ins|ADDR_y [11] ) + ( GND ) + ( \vga_ins|Add1~58  ))

	.dataa(gnd),
	.datab(!\vga_ins|ADDR_y [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ins|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ins|Add1~53_sumout ),
	.cout(\vga_ins|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \vga_ins|Add1~53 .extended_lut = "off";
defparam \vga_ins|Add1~53 .lut_mask = 64'h0000FFFF00003333;
defparam \vga_ins|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y1_N32
dffeas \vga_ins|ADDR_y[11] (
	.clk(!\vga_ins|LTM_ins|blank_n~q ),
	.d(\vga_ins|Add1~53_sumout ),
	.asdata(vcc),
	.clrn(\vga_ins|LTM_ins|VS~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR_y [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR_y[11] .is_wysiwyg = "true";
defparam \vga_ins|ADDR_y[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y1_N33
cyclonev_lcell_comb \vga_ins|Add1~49 (
// Equation(s):
// \vga_ins|Add1~49_sumout  = SUM(( \vga_ins|ADDR_y[12]~DUPLICATE_q  ) + ( GND ) + ( \vga_ins|Add1~54  ))
// \vga_ins|Add1~50  = CARRY(( \vga_ins|ADDR_y[12]~DUPLICATE_q  ) + ( GND ) + ( \vga_ins|Add1~54  ))

	.dataa(!\vga_ins|ADDR_y[12]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ins|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ins|Add1~49_sumout ),
	.cout(\vga_ins|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \vga_ins|Add1~49 .extended_lut = "off";
defparam \vga_ins|Add1~49 .lut_mask = 64'h0000FFFF00005555;
defparam \vga_ins|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y1_N34
dffeas \vga_ins|ADDR_y[12]~DUPLICATE (
	.clk(!\vga_ins|LTM_ins|blank_n~q ),
	.d(\vga_ins|Add1~49_sumout ),
	.asdata(vcc),
	.clrn(\vga_ins|LTM_ins|VS~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR_y[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR_y[12]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_ins|ADDR_y[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y1_N36
cyclonev_lcell_comb \vga_ins|Add1~45 (
// Equation(s):
// \vga_ins|Add1~45_sumout  = SUM(( \vga_ins|ADDR_y [13] ) + ( GND ) + ( \vga_ins|Add1~50  ))
// \vga_ins|Add1~46  = CARRY(( \vga_ins|ADDR_y [13] ) + ( GND ) + ( \vga_ins|Add1~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_ins|ADDR_y [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ins|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ins|Add1~45_sumout ),
	.cout(\vga_ins|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \vga_ins|Add1~45 .extended_lut = "off";
defparam \vga_ins|Add1~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_ins|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y1_N37
dffeas \vga_ins|ADDR_y[13] (
	.clk(!\vga_ins|LTM_ins|blank_n~q ),
	.d(\vga_ins|Add1~45_sumout ),
	.asdata(vcc),
	.clrn(\vga_ins|LTM_ins|VS~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR_y [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR_y[13] .is_wysiwyg = "true";
defparam \vga_ins|ADDR_y[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y1_N39
cyclonev_lcell_comb \vga_ins|Add1~41 (
// Equation(s):
// \vga_ins|Add1~41_sumout  = SUM(( \vga_ins|ADDR_y[14]~DUPLICATE_q  ) + ( GND ) + ( \vga_ins|Add1~46  ))
// \vga_ins|Add1~42  = CARRY(( \vga_ins|ADDR_y[14]~DUPLICATE_q  ) + ( GND ) + ( \vga_ins|Add1~46  ))

	.dataa(!\vga_ins|ADDR_y[14]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ins|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ins|Add1~41_sumout ),
	.cout(\vga_ins|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \vga_ins|Add1~41 .extended_lut = "off";
defparam \vga_ins|Add1~41 .lut_mask = 64'h0000FFFF00005555;
defparam \vga_ins|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y1_N40
dffeas \vga_ins|ADDR_y[14]~DUPLICATE (
	.clk(!\vga_ins|LTM_ins|blank_n~q ),
	.d(\vga_ins|Add1~41_sumout ),
	.asdata(vcc),
	.clrn(\vga_ins|LTM_ins|VS~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR_y[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR_y[14]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_ins|ADDR_y[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y1_N42
cyclonev_lcell_comb \vga_ins|Add1~37 (
// Equation(s):
// \vga_ins|Add1~37_sumout  = SUM(( \vga_ins|ADDR_y[15]~DUPLICATE_q  ) + ( GND ) + ( \vga_ins|Add1~42  ))
// \vga_ins|Add1~38  = CARRY(( \vga_ins|ADDR_y[15]~DUPLICATE_q  ) + ( GND ) + ( \vga_ins|Add1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_ins|ADDR_y[15]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ins|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ins|Add1~37_sumout ),
	.cout(\vga_ins|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \vga_ins|Add1~37 .extended_lut = "off";
defparam \vga_ins|Add1~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_ins|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y1_N43
dffeas \vga_ins|ADDR_y[15]~DUPLICATE (
	.clk(!\vga_ins|LTM_ins|blank_n~q ),
	.d(\vga_ins|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(\vga_ins|LTM_ins|VS~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR_y[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR_y[15]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_ins|ADDR_y[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y1_N45
cyclonev_lcell_comb \vga_ins|Add1~33 (
// Equation(s):
// \vga_ins|Add1~33_sumout  = SUM(( \vga_ins|ADDR_y [16] ) + ( GND ) + ( \vga_ins|Add1~38  ))
// \vga_ins|Add1~34  = CARRY(( \vga_ins|ADDR_y [16] ) + ( GND ) + ( \vga_ins|Add1~38  ))

	.dataa(!\vga_ins|ADDR_y [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ins|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ins|Add1~33_sumout ),
	.cout(\vga_ins|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \vga_ins|Add1~33 .extended_lut = "off";
defparam \vga_ins|Add1~33 .lut_mask = 64'h0000FFFF00005555;
defparam \vga_ins|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y1_N47
dffeas \vga_ins|ADDR_y[16] (
	.clk(!\vga_ins|LTM_ins|blank_n~q ),
	.d(\vga_ins|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\vga_ins|LTM_ins|VS~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR_y [16]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR_y[16] .is_wysiwyg = "true";
defparam \vga_ins|ADDR_y[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y1_N48
cyclonev_lcell_comb \vga_ins|Add1~29 (
// Equation(s):
// \vga_ins|Add1~29_sumout  = SUM(( \vga_ins|ADDR_y [17] ) + ( GND ) + ( \vga_ins|Add1~34  ))
// \vga_ins|Add1~30  = CARRY(( \vga_ins|ADDR_y [17] ) + ( GND ) + ( \vga_ins|Add1~34  ))

	.dataa(gnd),
	.datab(!\vga_ins|ADDR_y [17]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ins|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ins|Add1~29_sumout ),
	.cout(\vga_ins|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \vga_ins|Add1~29 .extended_lut = "off";
defparam \vga_ins|Add1~29 .lut_mask = 64'h0000FFFF00003333;
defparam \vga_ins|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y1_N50
dffeas \vga_ins|ADDR_y[17] (
	.clk(!\vga_ins|LTM_ins|blank_n~q ),
	.d(\vga_ins|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\vga_ins|LTM_ins|VS~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR_y [17]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR_y[17] .is_wysiwyg = "true";
defparam \vga_ins|ADDR_y[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y1_N44
dffeas \vga_ins|ADDR_y[15] (
	.clk(!\vga_ins|LTM_ins|blank_n~q ),
	.d(\vga_ins|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(\vga_ins|LTM_ins|VS~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR_y [15]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR_y[15] .is_wysiwyg = "true";
defparam \vga_ins|ADDR_y[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y1_N41
dffeas \vga_ins|ADDR_y[14] (
	.clk(!\vga_ins|LTM_ins|blank_n~q ),
	.d(\vga_ins|Add1~41_sumout ),
	.asdata(vcc),
	.clrn(\vga_ins|LTM_ins|VS~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR_y [14]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR_y[14] .is_wysiwyg = "true";
defparam \vga_ins|ADDR_y[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y1_N51
cyclonev_lcell_comb \vga_ins|Add1~25 (
// Equation(s):
// \vga_ins|Add1~25_sumout  = SUM(( \vga_ins|ADDR_y [18] ) + ( GND ) + ( \vga_ins|Add1~30  ))

	.dataa(!\vga_ins|ADDR_y [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_ins|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_ins|Add1~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ins|Add1~25 .extended_lut = "off";
defparam \vga_ins|Add1~25 .lut_mask = 64'h0000FFFF00005555;
defparam \vga_ins|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y1_N53
dffeas \vga_ins|ADDR_y[18] (
	.clk(!\vga_ins|LTM_ins|blank_n~q ),
	.d(\vga_ins|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\vga_ins|LTM_ins|VS~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR_y [18]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR_y[18] .is_wysiwyg = "true";
defparam \vga_ins|ADDR_y[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N33
cyclonev_lcell_comb \vga_ins|LessThan5~0 (
// Equation(s):
// \vga_ins|LessThan5~0_combout  = ( !\vga_ins|ADDR_y [18] & ( !\vga_ins|ADDR_y [16] & ( (!\vga_ins|ADDR_y [17] & (!\vga_ins|ADDR_y [15] & (!\vga_ins|ADDR_y [13] & !\vga_ins|ADDR_y [14]))) ) ) )

	.dataa(!\vga_ins|ADDR_y [17]),
	.datab(!\vga_ins|ADDR_y [15]),
	.datac(!\vga_ins|ADDR_y [13]),
	.datad(!\vga_ins|ADDR_y [14]),
	.datae(!\vga_ins|ADDR_y [18]),
	.dataf(!\vga_ins|ADDR_y [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ins|LessThan5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ins|LessThan5~0 .extended_lut = "off";
defparam \vga_ins|LessThan5~0 .lut_mask = 64'h8000000000000000;
defparam \vga_ins|LessThan5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N36
cyclonev_lcell_comb \vga_ins|v_cond4~0 (
// Equation(s):
// \vga_ins|v_cond4~0_combout  = ( \vga_ins|ADDR_y [3] & ( \vga_ins|ADDR_y[2]~DUPLICATE_q  & ( (!\vga_ins|ADDR_y [6] & !\vga_ins|ADDR_y [4]) ) ) ) # ( !\vga_ins|ADDR_y [3] & ( \vga_ins|ADDR_y[2]~DUPLICATE_q  & ( (!\vga_ins|ADDR_y [6] & ((!\vga_ins|ADDR_y 
// [4]) # ((!\vga_ins|ADDR_y[1]~DUPLICATE_q ) # (!\vga_ins|ADDR_y [0])))) ) ) ) # ( \vga_ins|ADDR_y [3] & ( !\vga_ins|ADDR_y[2]~DUPLICATE_q  & ( (!\vga_ins|ADDR_y [6] & !\vga_ins|ADDR_y [4]) ) ) ) # ( !\vga_ins|ADDR_y [3] & ( !\vga_ins|ADDR_y[2]~DUPLICATE_q  
// & ( !\vga_ins|ADDR_y [6] ) ) )

	.dataa(!\vga_ins|ADDR_y [6]),
	.datab(!\vga_ins|ADDR_y [4]),
	.datac(!\vga_ins|ADDR_y[1]~DUPLICATE_q ),
	.datad(!\vga_ins|ADDR_y [0]),
	.datae(!\vga_ins|ADDR_y [3]),
	.dataf(!\vga_ins|ADDR_y[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ins|v_cond4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ins|v_cond4~0 .extended_lut = "off";
defparam \vga_ins|v_cond4~0 .lut_mask = 64'hAAAA8888AAA88888;
defparam \vga_ins|v_cond4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y1_N35
dffeas \vga_ins|ADDR_y[12] (
	.clk(!\vga_ins|LTM_ins|blank_n~q ),
	.d(\vga_ins|Add1~49_sumout ),
	.asdata(vcc),
	.clrn(\vga_ins|LTM_ins|VS~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR_y [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR_y[12] .is_wysiwyg = "true";
defparam \vga_ins|ADDR_y[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y1_N29
dffeas \vga_ins|ADDR_y[10] (
	.clk(!\vga_ins|LTM_ins|blank_n~q ),
	.d(\vga_ins|Add1~57_sumout ),
	.asdata(vcc),
	.clrn(\vga_ins|LTM_ins|VS~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR_y [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR_y[10] .is_wysiwyg = "true";
defparam \vga_ins|ADDR_y[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y1_N31
dffeas \vga_ins|ADDR_y[11]~DUPLICATE (
	.clk(!\vga_ins|LTM_ins|blank_n~q ),
	.d(\vga_ins|Add1~53_sumout ),
	.asdata(vcc),
	.clrn(\vga_ins|LTM_ins|VS~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR_y[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR_y[11]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_ins|ADDR_y[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y1_N57
cyclonev_lcell_comb \vga_ins|LessThan5~1 (
// Equation(s):
// \vga_ins|LessThan5~1_combout  = ( !\vga_ins|ADDR_y[11]~DUPLICATE_q  & ( (!\vga_ins|ADDR_y [12] & (!\vga_ins|ADDR_y [9] & !\vga_ins|ADDR_y [10])) ) )

	.dataa(!\vga_ins|ADDR_y [12]),
	.datab(gnd),
	.datac(!\vga_ins|ADDR_y [9]),
	.datad(!\vga_ins|ADDR_y [10]),
	.datae(gnd),
	.dataf(!\vga_ins|ADDR_y[11]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ins|LessThan5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ins|LessThan5~1 .extended_lut = "off";
defparam \vga_ins|LessThan5~1 .lut_mask = 64'hA000A00000000000;
defparam \vga_ins|LessThan5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N48
cyclonev_lcell_comb \vga_ins|v_cond4~3 (
// Equation(s):
// \vga_ins|v_cond4~3_combout  = ( !\vga_ins|v_cond4~0_combout  & ( \vga_ins|LessThan5~1_combout  & ( (\vga_ins|v_cond4~2_combout  & (\vga_ins|LessThan5~0_combout  & ((\vga_ins|ADDR_y [5]) # (\vga_ins|v_cond4~1_combout )))) ) ) )

	.dataa(!\vga_ins|v_cond4~1_combout ),
	.datab(!\vga_ins|v_cond4~2_combout ),
	.datac(!\vga_ins|LessThan5~0_combout ),
	.datad(!\vga_ins|ADDR_y [5]),
	.datae(!\vga_ins|v_cond4~0_combout ),
	.dataf(!\vga_ins|LessThan5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ins|v_cond4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ins|v_cond4~3 .extended_lut = "off";
defparam \vga_ins|v_cond4~3 .lut_mask = 64'h0000000001030000;
defparam \vga_ins|v_cond4~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y1_N50
dffeas \vga_ins|v_cond4 (
	.clk(\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|v_cond4~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|v_cond4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|v_cond4 .is_wysiwyg = "true";
defparam \vga_ins|v_cond4 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y1_N5
dffeas \vga_ins|ADDR_y[2] (
	.clk(!\vga_ins|LTM_ins|blank_n~q ),
	.d(\vga_ins|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\vga_ins|LTM_ins|VS~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR_y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR_y[2] .is_wysiwyg = "true";
defparam \vga_ins|ADDR_y[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N18
cyclonev_lcell_comb \vga_ins|v_cond3~1 (
// Equation(s):
// \vga_ins|v_cond3~1_combout  = ( \vga_ins|ADDR_y [2] & ( \vga_ins|ADDR_y [5] & ( (!\vga_ins|ADDR_y [3] & !\vga_ins|ADDR_y [4]) ) ) ) # ( !\vga_ins|ADDR_y [2] & ( \vga_ins|ADDR_y [5] & ( (!\vga_ins|ADDR_y [4] & ((!\vga_ins|ADDR_y[1]~DUPLICATE_q ) # 
// ((!\vga_ins|ADDR_y [0]) # (!\vga_ins|ADDR_y [3])))) ) ) ) # ( \vga_ins|ADDR_y [2] & ( !\vga_ins|ADDR_y [5] & ( (\vga_ins|ADDR_y [4] & (((\vga_ins|ADDR_y[1]~DUPLICATE_q  & \vga_ins|ADDR_y [0])) # (\vga_ins|ADDR_y [3]))) ) ) ) # ( !\vga_ins|ADDR_y [2] & ( 
// !\vga_ins|ADDR_y [5] & ( (\vga_ins|ADDR_y [3] & \vga_ins|ADDR_y [4]) ) ) )

	.dataa(!\vga_ins|ADDR_y[1]~DUPLICATE_q ),
	.datab(!\vga_ins|ADDR_y [0]),
	.datac(!\vga_ins|ADDR_y [3]),
	.datad(!\vga_ins|ADDR_y [4]),
	.datae(!\vga_ins|ADDR_y [2]),
	.dataf(!\vga_ins|ADDR_y [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ins|v_cond3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ins|v_cond3~1 .extended_lut = "off";
defparam \vga_ins|v_cond3~1 .lut_mask = 64'h000F001FFE00F000;
defparam \vga_ins|v_cond3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N0
cyclonev_lcell_comb \vga_ins|v_cond3~0 (
// Equation(s):
// \vga_ins|v_cond3~0_combout  = (!\vga_ins|ADDR_y [6] & !\vga_ins|ADDR_y [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_ins|ADDR_y [6]),
	.datad(!\vga_ins|ADDR_y [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ins|v_cond3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ins|v_cond3~0 .extended_lut = "off";
defparam \vga_ins|v_cond3~0 .lut_mask = 64'hF000F000F000F000;
defparam \vga_ins|v_cond3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N15
cyclonev_lcell_comb \vga_ins|v_cond3~2 (
// Equation(s):
// \vga_ins|v_cond3~2_combout  = ( \vga_ins|LessThan5~1_combout  & ( (\vga_ins|LessThan5~0_combout  & (\vga_ins|ADDR_y [7] & (\vga_ins|v_cond3~1_combout  & \vga_ins|v_cond3~0_combout ))) ) )

	.dataa(!\vga_ins|LessThan5~0_combout ),
	.datab(!\vga_ins|ADDR_y [7]),
	.datac(!\vga_ins|v_cond3~1_combout ),
	.datad(!\vga_ins|v_cond3~0_combout ),
	.datae(gnd),
	.dataf(!\vga_ins|LessThan5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ins|v_cond3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ins|v_cond3~2 .extended_lut = "off";
defparam \vga_ins|v_cond3~2 .lut_mask = 64'h0000000000010001;
defparam \vga_ins|v_cond3~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y1_N16
dffeas \vga_ins|v_cond3 (
	.clk(\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|v_cond3~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|v_cond3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|v_cond3 .is_wysiwyg = "true";
defparam \vga_ins|v_cond3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y1_N24
cyclonev_lcell_comb \vga_ins|print2~0 (
// Equation(s):
// \vga_ins|print2~0_combout  = ( \vga_ins|v_cond4~q  & ( \vga_ins|v_cond3~q  & ( (\vga_ins|h_cond4~q  & \vga_ins|h_cond3~q ) ) ) ) # ( !\vga_ins|v_cond4~q  & ( \vga_ins|v_cond3~q  & ( (\vga_ins|h_cond4~q  & \vga_ins|h_cond3~q ) ) ) ) # ( \vga_ins|v_cond4~q  
// & ( !\vga_ins|v_cond3~q  & ( (\vga_ins|h_cond4~q  & \vga_ins|h_cond3~q ) ) ) )

	.dataa(gnd),
	.datab(!\vga_ins|h_cond4~q ),
	.datac(!\vga_ins|h_cond3~q ),
	.datad(gnd),
	.datae(!\vga_ins|v_cond4~q ),
	.dataf(!\vga_ins|v_cond3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ins|print2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ins|print2~0 .extended_lut = "off";
defparam \vga_ins|print2~0 .lut_mask = 64'h0000030303030303;
defparam \vga_ins|print2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N25
dffeas \vga_ins|print2 (
	.clk(\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|print2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|print2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|print2 .is_wysiwyg = "true";
defparam \vga_ins|print2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y1_N51
cyclonev_lcell_comb \vga_ins|h_cond1~1 (
// Equation(s):
// \vga_ins|h_cond1~1_combout  = ( \vga_ins|ADDR_x [7] & ( (!\vga_ins|ADDR_x [8] & !\vga_ins|ADDR_x [5]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_ins|ADDR_x [8]),
	.datad(!\vga_ins|ADDR_x [5]),
	.datae(gnd),
	.dataf(!\vga_ins|ADDR_x [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ins|h_cond1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ins|h_cond1~1 .extended_lut = "off";
defparam \vga_ins|h_cond1~1 .lut_mask = 64'h00000000F000F000;
defparam \vga_ins|h_cond1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y1_N21
cyclonev_lcell_comb \vga_ins|h_cond1~2 (
// Equation(s):
// \vga_ins|h_cond1~2_combout  = ( \vga_ins|LessThan11~1_combout  & ( (\vga_ins|LessThan11~2_combout  & (\vga_ins|h_cond1~0_combout  & (\vga_ins|h_cond1~1_combout  & !\vga_ins|ADDR_x [9]))) ) )

	.dataa(!\vga_ins|LessThan11~2_combout ),
	.datab(!\vga_ins|h_cond1~0_combout ),
	.datac(!\vga_ins|h_cond1~1_combout ),
	.datad(!\vga_ins|ADDR_x [9]),
	.datae(gnd),
	.dataf(!\vga_ins|LessThan11~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ins|h_cond1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ins|h_cond1~2 .extended_lut = "off";
defparam \vga_ins|h_cond1~2 .lut_mask = 64'h0000000001000100;
defparam \vga_ins|h_cond1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y1_N22
dffeas \vga_ins|h_cond1 (
	.clk(\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|h_cond1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|h_cond1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|h_cond1 .is_wysiwyg = "true";
defparam \vga_ins|h_cond1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N57
cyclonev_lcell_comb \vga_ins|LessThan5~2 (
// Equation(s):
// \vga_ins|LessThan5~2_combout  = ( !\vga_ins|ADDR_y [5] & ( (!\vga_ins|ADDR_y [4] & ((!\vga_ins|ADDR_y [3]) # (!\vga_ins|ADDR_y [2]))) ) )

	.dataa(!\vga_ins|ADDR_y [3]),
	.datab(gnd),
	.datac(!\vga_ins|ADDR_y [4]),
	.datad(!\vga_ins|ADDR_y [2]),
	.datae(gnd),
	.dataf(!\vga_ins|ADDR_y [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ins|LessThan5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ins|LessThan5~2 .extended_lut = "off";
defparam \vga_ins|LessThan5~2 .lut_mask = 64'hF0A0F0A000000000;
defparam \vga_ins|LessThan5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N6
cyclonev_lcell_comb \vga_ins|LessThan5~3 (
// Equation(s):
// \vga_ins|LessThan5~3_combout  = ( \vga_ins|ADDR_y [8] & ( \vga_ins|LessThan5~1_combout  & ( (\vga_ins|LessThan5~0_combout  & ((!\vga_ins|ADDR_y [6]) # ((!\vga_ins|ADDR_y [7]) # (\vga_ins|LessThan5~2_combout )))) ) ) ) # ( !\vga_ins|ADDR_y [8] & ( 
// \vga_ins|LessThan5~1_combout  & ( \vga_ins|LessThan5~0_combout  ) ) )

	.dataa(!\vga_ins|ADDR_y [6]),
	.datab(!\vga_ins|ADDR_y [7]),
	.datac(!\vga_ins|LessThan5~0_combout ),
	.datad(!\vga_ins|LessThan5~2_combout ),
	.datae(!\vga_ins|ADDR_y [8]),
	.dataf(!\vga_ins|LessThan5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ins|LessThan5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ins|LessThan5~3 .extended_lut = "off";
defparam \vga_ins|LessThan5~3 .lut_mask = 64'h000000000F0F0E0F;
defparam \vga_ins|LessThan5~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y1_N8
dffeas \vga_ins|v_cond2 (
	.clk(\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|LessThan5~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|v_cond2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|v_cond2 .is_wysiwyg = "true";
defparam \vga_ins|v_cond2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y1_N42
cyclonev_lcell_comb \vga_ins|h_cond2~1 (
// Equation(s):
// \vga_ins|h_cond2~1_combout  = ( !\vga_ins|ADDR_x [4] & ( (!\vga_ins|ADDR_x [3] & (!\vga_ins|ADDR_x [2] & (!\vga_ins|ADDR_x [0] & !\vga_ins|ADDR_x [1]))) ) )

	.dataa(!\vga_ins|ADDR_x [3]),
	.datab(!\vga_ins|ADDR_x [2]),
	.datac(!\vga_ins|ADDR_x [0]),
	.datad(!\vga_ins|ADDR_x [1]),
	.datae(gnd),
	.dataf(!\vga_ins|ADDR_x [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ins|h_cond2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ins|h_cond2~1 .extended_lut = "off";
defparam \vga_ins|h_cond2~1 .lut_mask = 64'h8000800000000000;
defparam \vga_ins|h_cond2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y1_N18
cyclonev_lcell_comb \vga_ins|h_cond2~2 (
// Equation(s):
// \vga_ins|h_cond2~2_combout  = ( \vga_ins|ADDR_x [8] & ( (\vga_ins|ADDR_x [5] & \vga_ins|ADDR_x [7]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_ins|ADDR_x [5]),
	.datad(!\vga_ins|ADDR_x [7]),
	.datae(gnd),
	.dataf(!\vga_ins|ADDR_x [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ins|h_cond2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ins|h_cond2~2 .extended_lut = "off";
defparam \vga_ins|h_cond2~2 .lut_mask = 64'h00000000000F000F;
defparam \vga_ins|h_cond2~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y1_N36
cyclonev_lcell_comb \vga_ins|h_cond2~3 (
// Equation(s):
// \vga_ins|h_cond2~3_combout  = ( \vga_ins|h_cond2~0_combout  & ( \vga_ins|LessThan11~1_combout  & ( (!\vga_ins|ADDR_x [9] & (!\vga_ins|h_cond2~1_combout  & (\vga_ins|h_cond2~2_combout  & \vga_ins|LessThan11~2_combout ))) ) ) )

	.dataa(!\vga_ins|ADDR_x [9]),
	.datab(!\vga_ins|h_cond2~1_combout ),
	.datac(!\vga_ins|h_cond2~2_combout ),
	.datad(!\vga_ins|LessThan11~2_combout ),
	.datae(!\vga_ins|h_cond2~0_combout ),
	.dataf(!\vga_ins|LessThan11~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ins|h_cond2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ins|h_cond2~3 .extended_lut = "off";
defparam \vga_ins|h_cond2~3 .lut_mask = 64'h0000000000000008;
defparam \vga_ins|h_cond2~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y1_N37
dffeas \vga_ins|h_cond2 (
	.clk(\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|h_cond2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|h_cond2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|h_cond2 .is_wysiwyg = "true";
defparam \vga_ins|h_cond2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N54
cyclonev_lcell_comb \vga_ins|LessThan4~0 (
// Equation(s):
// \vga_ins|LessThan4~0_combout  = ( \vga_ins|ADDR_y [0] & ( (\vga_ins|ADDR_y [4] & ((\vga_ins|ADDR_y [2]) # (\vga_ins|ADDR_y [3]))) ) ) # ( !\vga_ins|ADDR_y [0] & ( (\vga_ins|ADDR_y [4] & (((\vga_ins|ADDR_y[1]~DUPLICATE_q  & \vga_ins|ADDR_y [2])) # 
// (\vga_ins|ADDR_y [3]))) ) )

	.dataa(!\vga_ins|ADDR_y [3]),
	.datab(!\vga_ins|ADDR_y [4]),
	.datac(!\vga_ins|ADDR_y[1]~DUPLICATE_q ),
	.datad(!\vga_ins|ADDR_y [2]),
	.datae(gnd),
	.dataf(!\vga_ins|ADDR_y [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ins|LessThan4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ins|LessThan4~0 .extended_lut = "off";
defparam \vga_ins|LessThan4~0 .lut_mask = 64'h1113111311331133;
defparam \vga_ins|LessThan4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N42
cyclonev_lcell_comb \vga_ins|LessThan4~1 (
// Equation(s):
// \vga_ins|LessThan4~1_combout  = ( \vga_ins|LessThan4~0_combout  & ( \vga_ins|LessThan5~1_combout  ) ) # ( !\vga_ins|LessThan4~0_combout  & ( \vga_ins|LessThan5~1_combout  & ( (!\vga_ins|v_cond3~0_combout ) # (((!\vga_ins|LessThan5~0_combout ) # 
// (\vga_ins|ADDR_y [5])) # (\vga_ins|ADDR_y [7])) ) ) ) # ( \vga_ins|LessThan4~0_combout  & ( !\vga_ins|LessThan5~1_combout  ) ) # ( !\vga_ins|LessThan4~0_combout  & ( !\vga_ins|LessThan5~1_combout  ) )

	.dataa(!\vga_ins|v_cond3~0_combout ),
	.datab(!\vga_ins|ADDR_y [7]),
	.datac(!\vga_ins|LessThan5~0_combout ),
	.datad(!\vga_ins|ADDR_y [5]),
	.datae(!\vga_ins|LessThan4~0_combout ),
	.dataf(!\vga_ins|LessThan5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ins|LessThan4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ins|LessThan4~1 .extended_lut = "off";
defparam \vga_ins|LessThan4~1 .lut_mask = 64'hFFFFFFFFFBFFFFFF;
defparam \vga_ins|LessThan4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y1_N43
dffeas \vga_ins|v_cond1 (
	.clk(\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|LessThan4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|v_cond1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|v_cond1 .is_wysiwyg = "true";
defparam \vga_ins|v_cond1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N3
cyclonev_lcell_comb \vga_ins|print1~0 (
// Equation(s):
// \vga_ins|print1~0_combout  = ( \vga_ins|v_cond1~q  & ( (\vga_ins|v_cond2~q  & ((\vga_ins|h_cond2~q ) # (\vga_ins|h_cond1~q ))) ) )

	.dataa(!\vga_ins|h_cond1~q ),
	.datab(gnd),
	.datac(!\vga_ins|v_cond2~q ),
	.datad(!\vga_ins|h_cond2~q ),
	.datae(gnd),
	.dataf(!\vga_ins|v_cond1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ins|print1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ins|print1~0 .extended_lut = "off";
defparam \vga_ins|print1~0 .lut_mask = 64'h00000000050F050F;
defparam \vga_ins|print1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y1_N4
dffeas \vga_ins|print1 (
	.clk(\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|print1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|print1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|print1 .is_wysiwyg = "true";
defparam \vga_ins|print1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y1_N39
cyclonev_lcell_comb \vga_ins|always2~0 (
// Equation(s):
// \vga_ins|always2~0_combout  = ( \vga_ins|print1~q  ) # ( !\vga_ins|print1~q  & ( \vga_ins|print2~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_ins|print2~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_ins|print1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ins|always2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ins|always2~0 .extended_lut = "off";
defparam \vga_ins|always2~0 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \vga_ins|always2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y1_N48
cyclonev_lcell_comb \vga_ins|bgr_data[2][0]~feeder (
// Equation(s):
// \vga_ins|bgr_data[2][0]~feeder_combout  = ( \vga_ins|always2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_ins|always2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ins|bgr_data[2][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ins|bgr_data[2][0]~feeder .extended_lut = "off";
defparam \vga_ins|bgr_data[2][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga_ins|bgr_data[2][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y1_N49
dffeas \vga_ins|bgr_data[2][0] (
	.clk(\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|bgr_data[2][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|bgr_data[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|bgr_data[2][0] .is_wysiwyg = "true";
defparam \vga_ins|bgr_data[2][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y1_N30
cyclonev_lcell_comb \vga_ins|bgr_data[2][3]~0 (
// Equation(s):
// \vga_ins|bgr_data[2][3]~0_combout  = ( !\vga_ins|always2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_ins|always2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ins|bgr_data[2][3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ins|bgr_data[2][3]~0 .extended_lut = "off";
defparam \vga_ins|bgr_data[2][3]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \vga_ins|bgr_data[2][3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y1_N32
dffeas \vga_ins|bgr_data[2][3] (
	.clk(\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|bgr_data[2][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|bgr_data[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|bgr_data[2][3] .is_wysiwyg = "true";
defparam \vga_ins|bgr_data[2][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y1_N27
cyclonev_lcell_comb \vga_ins|bgr_data[2][4]~feeder (
// Equation(s):
// \vga_ins|bgr_data[2][4]~feeder_combout  = ( \vga_ins|always2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_ins|always2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ins|bgr_data[2][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ins|bgr_data[2][4]~feeder .extended_lut = "off";
defparam \vga_ins|bgr_data[2][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga_ins|bgr_data[2][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y1_N28
dffeas \vga_ins|bgr_data[2][4] (
	.clk(\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|bgr_data[2][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|bgr_data[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|bgr_data[2][4] .is_wysiwyg = "true";
defparam \vga_ins|bgr_data[2][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y1_N57
cyclonev_lcell_comb \vga_ins|bgr_data[2][7]~1 (
// Equation(s):
// \vga_ins|bgr_data[2][7]~1_combout  = ( !\vga_ins|always2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_ins|always2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ins|bgr_data[2][7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ins|bgr_data[2][7]~1 .extended_lut = "off";
defparam \vga_ins|bgr_data[2][7]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \vga_ins|bgr_data[2][7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y1_N58
dffeas \vga_ins|bgr_data[2][7] (
	.clk(\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|bgr_data[2][7]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|bgr_data[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|bgr_data[2][7] .is_wysiwyg = "true";
defparam \vga_ins|bgr_data[2][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N27
cyclonev_lcell_comb \vga_ins|bgr_data[1][0]~2 (
// Equation(s):
// \vga_ins|bgr_data[1][0]~2_combout  = ( !\vga_ins|always2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_ins|always2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ins|bgr_data[1][0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ins|bgr_data[1][0]~2 .extended_lut = "off";
defparam \vga_ins|bgr_data[1][0]~2 .lut_mask = 64'hFFFFFFFF00000000;
defparam \vga_ins|bgr_data[1][0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y1_N28
dffeas \vga_ins|bgr_data[1][0] (
	.clk(\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|bgr_data[1][0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|bgr_data[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|bgr_data[1][0] .is_wysiwyg = "true";
defparam \vga_ins|bgr_data[1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y1_N27
cyclonev_lcell_comb \vga_ins|bgr_data[1][2]~3 (
// Equation(s):
// \vga_ins|bgr_data[1][2]~3_combout  = ( !\vga_ins|always2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_ins|always2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ins|bgr_data[1][2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ins|bgr_data[1][2]~3 .extended_lut = "off";
defparam \vga_ins|bgr_data[1][2]~3 .lut_mask = 64'hFFFFFFFF00000000;
defparam \vga_ins|bgr_data[1][2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y1_N28
dffeas \vga_ins|bgr_data[1][2] (
	.clk(\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|bgr_data[1][2]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|bgr_data[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|bgr_data[1][2] .is_wysiwyg = "true";
defparam \vga_ins|bgr_data[1][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N18
cyclonev_lcell_comb \vga_ins|bgr_data[1][3]~4 (
// Equation(s):
// \vga_ins|bgr_data[1][3]~4_combout  = ( !\vga_ins|always2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_ins|always2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ins|bgr_data[1][3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ins|bgr_data[1][3]~4 .extended_lut = "off";
defparam \vga_ins|bgr_data[1][3]~4 .lut_mask = 64'hFFFFFFFF00000000;
defparam \vga_ins|bgr_data[1][3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y1_N19
dffeas \vga_ins|bgr_data[1][3] (
	.clk(\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|bgr_data[1][3]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|bgr_data[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|bgr_data[1][3] .is_wysiwyg = "true";
defparam \vga_ins|bgr_data[1][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N15
cyclonev_lcell_comb \vga_ins|bgr_data[1][4]~5 (
// Equation(s):
// \vga_ins|bgr_data[1][4]~5_combout  = ( !\vga_ins|always2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_ins|always2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ins|bgr_data[1][4]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ins|bgr_data[1][4]~5 .extended_lut = "off";
defparam \vga_ins|bgr_data[1][4]~5 .lut_mask = 64'hFFFFFFFF00000000;
defparam \vga_ins|bgr_data[1][4]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y1_N16
dffeas \vga_ins|bgr_data[1][4] (
	.clk(\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|bgr_data[1][4]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|bgr_data[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|bgr_data[1][4] .is_wysiwyg = "true";
defparam \vga_ins|bgr_data[1][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N33
cyclonev_lcell_comb \vga_ins|bgr_data[1][6]~6 (
// Equation(s):
// \vga_ins|bgr_data[1][6]~6_combout  = ( !\vga_ins|always2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_ins|always2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ins|bgr_data[1][6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ins|bgr_data[1][6]~6 .extended_lut = "off";
defparam \vga_ins|bgr_data[1][6]~6 .lut_mask = 64'hFFFFFFFF00000000;
defparam \vga_ins|bgr_data[1][6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y1_N34
dffeas \vga_ins|bgr_data[1][6] (
	.clk(\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|bgr_data[1][6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|bgr_data[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|bgr_data[1][6] .is_wysiwyg = "true";
defparam \vga_ins|bgr_data[1][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N48
cyclonev_lcell_comb \vga_ins|bgr_data[1][7]~7 (
// Equation(s):
// \vga_ins|bgr_data[1][7]~7_combout  = ( !\vga_ins|always2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_ins|always2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ins|bgr_data[1][7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ins|bgr_data[1][7]~7 .extended_lut = "off";
defparam \vga_ins|bgr_data[1][7]~7 .lut_mask = 64'hFFFFFFFF00000000;
defparam \vga_ins|bgr_data[1][7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y1_N49
dffeas \vga_ins|bgr_data[1][7] (
	.clk(\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|bgr_data[1][7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|bgr_data[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|bgr_data[1][7] .is_wysiwyg = "true";
defparam \vga_ins|bgr_data[1][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y1_N42
cyclonev_lcell_comb \vga_ins|bgr_data[0][0]~8 (
// Equation(s):
// \vga_ins|bgr_data[0][0]~8_combout  = ( !\vga_ins|always2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_ins|always2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ins|bgr_data[0][0]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ins|bgr_data[0][0]~8 .extended_lut = "off";
defparam \vga_ins|bgr_data[0][0]~8 .lut_mask = 64'hFFFFFFFF00000000;
defparam \vga_ins|bgr_data[0][0]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y1_N44
dffeas \vga_ins|bgr_data[0][0] (
	.clk(\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|bgr_data[0][0]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|bgr_data[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|bgr_data[0][0] .is_wysiwyg = "true";
defparam \vga_ins|bgr_data[0][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y1_N39
cyclonev_lcell_comb \vga_ins|bgr_data[0][1]~9 (
// Equation(s):
// \vga_ins|bgr_data[0][1]~9_combout  = ( !\vga_ins|always2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_ins|always2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ins|bgr_data[0][1]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ins|bgr_data[0][1]~9 .extended_lut = "off";
defparam \vga_ins|bgr_data[0][1]~9 .lut_mask = 64'hFFFFFFFF00000000;
defparam \vga_ins|bgr_data[0][1]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y1_N40
dffeas \vga_ins|bgr_data[0][1] (
	.clk(\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|bgr_data[0][1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|bgr_data[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|bgr_data[0][1] .is_wysiwyg = "true";
defparam \vga_ins|bgr_data[0][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y1_N30
cyclonev_lcell_comb \vga_ins|bgr_data[0][2]~10 (
// Equation(s):
// \vga_ins|bgr_data[0][2]~10_combout  = ( !\vga_ins|always2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_ins|always2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ins|bgr_data[0][2]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ins|bgr_data[0][2]~10 .extended_lut = "off";
defparam \vga_ins|bgr_data[0][2]~10 .lut_mask = 64'hFFFFFFFF00000000;
defparam \vga_ins|bgr_data[0][2]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y1_N31
dffeas \vga_ins|bgr_data[0][2] (
	.clk(\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|bgr_data[0][2]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|bgr_data[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|bgr_data[0][2] .is_wysiwyg = "true";
defparam \vga_ins|bgr_data[0][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y1_N51
cyclonev_lcell_comb \vga_ins|bgr_data[0][3]~11 (
// Equation(s):
// \vga_ins|bgr_data[0][3]~11_combout  = ( !\vga_ins|always2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_ins|always2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ins|bgr_data[0][3]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ins|bgr_data[0][3]~11 .extended_lut = "off";
defparam \vga_ins|bgr_data[0][3]~11 .lut_mask = 64'hFFFFFFFF00000000;
defparam \vga_ins|bgr_data[0][3]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y1_N52
dffeas \vga_ins|bgr_data[0][3] (
	.clk(\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|bgr_data[0][3]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|bgr_data[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|bgr_data[0][3] .is_wysiwyg = "true";
defparam \vga_ins|bgr_data[0][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y1_N54
cyclonev_lcell_comb \vga_ins|bgr_data[0][4]~12 (
// Equation(s):
// \vga_ins|bgr_data[0][4]~12_combout  = ( !\vga_ins|always2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_ins|always2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ins|bgr_data[0][4]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ins|bgr_data[0][4]~12 .extended_lut = "off";
defparam \vga_ins|bgr_data[0][4]~12 .lut_mask = 64'hFFFFFFFF00000000;
defparam \vga_ins|bgr_data[0][4]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y1_N55
dffeas \vga_ins|bgr_data[0][4] (
	.clk(\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|bgr_data[0][4]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|bgr_data[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|bgr_data[0][4] .is_wysiwyg = "true";
defparam \vga_ins|bgr_data[0][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y1_N15
cyclonev_lcell_comb \vga_ins|bgr_data[0][5]~13 (
// Equation(s):
// \vga_ins|bgr_data[0][5]~13_combout  = ( !\vga_ins|always2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_ins|always2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ins|bgr_data[0][5]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ins|bgr_data[0][5]~13 .extended_lut = "off";
defparam \vga_ins|bgr_data[0][5]~13 .lut_mask = 64'hFFFFFFFF00000000;
defparam \vga_ins|bgr_data[0][5]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y1_N16
dffeas \vga_ins|bgr_data[0][5] (
	.clk(\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|bgr_data[0][5]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|bgr_data[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|bgr_data[0][5] .is_wysiwyg = "true";
defparam \vga_ins|bgr_data[0][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y1_N6
cyclonev_lcell_comb \vga_ins|bgr_data[0][6]~14 (
// Equation(s):
// \vga_ins|bgr_data[0][6]~14_combout  = ( !\vga_ins|always2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_ins|always2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ins|bgr_data[0][6]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ins|bgr_data[0][6]~14 .extended_lut = "off";
defparam \vga_ins|bgr_data[0][6]~14 .lut_mask = 64'hFFFFFFFF00000000;
defparam \vga_ins|bgr_data[0][6]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y1_N7
dffeas \vga_ins|bgr_data[0][6] (
	.clk(\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|bgr_data[0][6]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|bgr_data[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|bgr_data[0][6] .is_wysiwyg = "true";
defparam \vga_ins|bgr_data[0][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N54
cyclonev_lcell_comb \vga_ins|bgr_data[0][7]~15 (
// Equation(s):
// \vga_ins|bgr_data[0][7]~15_combout  = ( !\vga_ins|always2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_ins|always2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ins|bgr_data[0][7]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ins|bgr_data[0][7]~15 .extended_lut = "off";
defparam \vga_ins|bgr_data[0][7]~15 .lut_mask = 64'hFFFFFFFF00000000;
defparam \vga_ins|bgr_data[0][7]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y1_N55
dffeas \vga_ins|bgr_data[0][7] (
	.clk(\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|bgr_data[0][7]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|bgr_data[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|bgr_data[0][7] .is_wysiwyg = "true";
defparam \vga_ins|bgr_data[0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y1_N25
dffeas \vga_ins|LTM_ins|h_cnt[8] (
	.clk(!\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|LTM_ins|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_ins|LTM_ins|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[8] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y1_N20
dffeas \vga_ins|LTM_ins|h_cnt[6] (
	.clk(!\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|LTM_ins|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_ins|LTM_ins|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[6] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y1_N54
cyclonev_lcell_comb \vga_ins|LTM_ins|LessThan0~0 (
// Equation(s):
// \vga_ins|LTM_ins|LessThan0~0_combout  = ( \vga_ins|LTM_ins|h_cnt [5] & ( \vga_ins|LTM_ins|h_cnt [6] ) ) # ( !\vga_ins|LTM_ins|h_cnt [5] & ( \vga_ins|LTM_ins|h_cnt [6] & ( (((\vga_ins|LTM_ins|h_cnt [9]) # (\vga_ins|LTM_ins|h_cnt [8])) # 
// (\vga_ins|LTM_ins|h_cnt [10])) # (\vga_ins|LTM_ins|h_cnt [7]) ) ) ) # ( \vga_ins|LTM_ins|h_cnt [5] & ( !\vga_ins|LTM_ins|h_cnt [6] & ( (((\vga_ins|LTM_ins|h_cnt [9]) # (\vga_ins|LTM_ins|h_cnt [8])) # (\vga_ins|LTM_ins|h_cnt [10])) # 
// (\vga_ins|LTM_ins|h_cnt [7]) ) ) ) # ( !\vga_ins|LTM_ins|h_cnt [5] & ( !\vga_ins|LTM_ins|h_cnt [6] & ( (((\vga_ins|LTM_ins|h_cnt [9]) # (\vga_ins|LTM_ins|h_cnt [8])) # (\vga_ins|LTM_ins|h_cnt [10])) # (\vga_ins|LTM_ins|h_cnt [7]) ) ) )

	.dataa(!\vga_ins|LTM_ins|h_cnt [7]),
	.datab(!\vga_ins|LTM_ins|h_cnt [10]),
	.datac(!\vga_ins|LTM_ins|h_cnt [8]),
	.datad(!\vga_ins|LTM_ins|h_cnt [9]),
	.datae(!\vga_ins|LTM_ins|h_cnt [5]),
	.dataf(!\vga_ins|LTM_ins|h_cnt [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ins|LTM_ins|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|LessThan0~0 .extended_lut = "off";
defparam \vga_ins|LTM_ins|LessThan0~0 .lut_mask = 64'h7FFF7FFF7FFFFFFF;
defparam \vga_ins|LTM_ins|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y1_N56
dffeas \vga_ins|LTM_ins|HS (
	.clk(!\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|LTM_ins|LessThan0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|HS .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|HS .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y1_N53
dffeas \vga_ins|mHS (
	.clk(\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_ins|LTM_ins|HS~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|mHS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|mHS .is_wysiwyg = "true";
defparam \vga_ins|mHS .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y1_N58
dffeas \vga_ins|oHS (
	.clk(\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_ins|mHS~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|oHS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|oHS .is_wysiwyg = "true";
defparam \vga_ins|oHS .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y1_N40
dffeas \vga_ins|mVS (
	.clk(\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_ins|LTM_ins|VS~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|mVS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|mVS .is_wysiwyg = "true";
defparam \vga_ins|mVS .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y1_N28
dffeas \vga_ins|oVS (
	.clk(\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_ins|mVS~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|oVS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|oVS .is_wysiwyg = "true";
defparam \vga_ins|oVS .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y1_N0
cyclonev_lcell_comb \vga_ins|mBLANK_n~feeder (
// Equation(s):
// \vga_ins|mBLANK_n~feeder_combout  = ( \vga_ins|LTM_ins|blank_n~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_ins|LTM_ins|blank_n~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_ins|mBLANK_n~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_ins|mBLANK_n~feeder .extended_lut = "off";
defparam \vga_ins|mBLANK_n~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga_ins|mBLANK_n~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y1_N2
dffeas \vga_ins|mBLANK_n (
	.clk(\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_ins|mBLANK_n~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|mBLANK_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|mBLANK_n .is_wysiwyg = "true";
defparam \vga_ins|mBLANK_n .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y1_N5
dffeas \vga_ins|oBLANK_n (
	.clk(\u1|vga_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_ins|mBLANK_n~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|oBLANK_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|oBLANK_n .is_wysiwyg = "true";
defparam \vga_ins|oBLANK_n .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N18
cyclonev_io_ibuf \matriz_juego[0][0][0]~input (
	.i(\matriz_juego[0][0][0] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\matriz_juego[0][0][0]~input_o ));
// synopsys translate_off
defparam \matriz_juego[0][0][0]~input .bus_hold = "false";
defparam \matriz_juego[0][0][0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y16_N38
cyclonev_io_ibuf \matriz_juego[0][0][1]~input (
	.i(\matriz_juego[0][0][1] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\matriz_juego[0][0][1]~input_o ));
// synopsys translate_off
defparam \matriz_juego[0][0][1]~input .bus_hold = "false";
defparam \matriz_juego[0][0][1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N18
cyclonev_io_ibuf \matriz_juego[0][1][0]~input (
	.i(\matriz_juego[0][1][0] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\matriz_juego[0][1][0]~input_o ));
// synopsys translate_off
defparam \matriz_juego[0][1][0]~input .bus_hold = "false";
defparam \matriz_juego[0][1][0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N41
cyclonev_io_ibuf \matriz_juego[0][1][1]~input (
	.i(\matriz_juego[0][1][1] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\matriz_juego[0][1][1]~input_o ));
// synopsys translate_off
defparam \matriz_juego[0][1][1]~input .bus_hold = "false";
defparam \matriz_juego[0][1][1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N1
cyclonev_io_ibuf \matriz_juego[0][2][0]~input (
	.i(\matriz_juego[0][2][0] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\matriz_juego[0][2][0]~input_o ));
// synopsys translate_off
defparam \matriz_juego[0][2][0]~input .bus_hold = "false";
defparam \matriz_juego[0][2][0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y81_N52
cyclonev_io_ibuf \matriz_juego[0][2][1]~input (
	.i(\matriz_juego[0][2][1] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\matriz_juego[0][2][1]~input_o ));
// synopsys translate_off
defparam \matriz_juego[0][2][1]~input .bus_hold = "false";
defparam \matriz_juego[0][2][1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y81_N1
cyclonev_io_ibuf \matriz_juego[1][0][0]~input (
	.i(\matriz_juego[1][0][0] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\matriz_juego[1][0][0]~input_o ));
// synopsys translate_off
defparam \matriz_juego[1][0][0]~input .bus_hold = "false";
defparam \matriz_juego[1][0][0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y23_N4
cyclonev_io_ibuf \matriz_juego[1][0][1]~input (
	.i(\matriz_juego[1][0][1] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\matriz_juego[1][0][1]~input_o ));
// synopsys translate_off
defparam \matriz_juego[1][0][1]~input .bus_hold = "false";
defparam \matriz_juego[1][0][1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N1
cyclonev_io_ibuf \matriz_juego[1][1][0]~input (
	.i(\matriz_juego[1][1][0] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\matriz_juego[1][1][0]~input_o ));
// synopsys translate_off
defparam \matriz_juego[1][1][0]~input .bus_hold = "false";
defparam \matriz_juego[1][1][0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N38
cyclonev_io_ibuf \matriz_juego[1][1][1]~input (
	.i(\matriz_juego[1][1][1] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\matriz_juego[1][1][1]~input_o ));
// synopsys translate_off
defparam \matriz_juego[1][1][1]~input .bus_hold = "false";
defparam \matriz_juego[1][1][1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y81_N1
cyclonev_io_ibuf \matriz_juego[1][2][0]~input (
	.i(\matriz_juego[1][2][0] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\matriz_juego[1][2][0]~input_o ));
// synopsys translate_off
defparam \matriz_juego[1][2][0]~input .bus_hold = "false";
defparam \matriz_juego[1][2][0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N52
cyclonev_io_ibuf \matriz_juego[1][2][1]~input (
	.i(\matriz_juego[1][2][1] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\matriz_juego[1][2][1]~input_o ));
// synopsys translate_off
defparam \matriz_juego[1][2][1]~input .bus_hold = "false";
defparam \matriz_juego[1][2][1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y81_N18
cyclonev_io_ibuf \matriz_juego[2][0][0]~input (
	.i(\matriz_juego[2][0][0] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\matriz_juego[2][0][0]~input_o ));
// synopsys translate_off
defparam \matriz_juego[2][0][0]~input .bus_hold = "false";
defparam \matriz_juego[2][0][0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N75
cyclonev_io_ibuf \matriz_juego[2][0][1]~input (
	.i(\matriz_juego[2][0][1] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\matriz_juego[2][0][1]~input_o ));
// synopsys translate_off
defparam \matriz_juego[2][0][1]~input .bus_hold = "false";
defparam \matriz_juego[2][0][1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y81_N18
cyclonev_io_ibuf \matriz_juego[2][1][0]~input (
	.i(\matriz_juego[2][1][0] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\matriz_juego[2][1][0]~input_o ));
// synopsys translate_off
defparam \matriz_juego[2][1][0]~input .bus_hold = "false";
defparam \matriz_juego[2][1][0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N55
cyclonev_io_ibuf \matriz_juego[2][1][1]~input (
	.i(\matriz_juego[2][1][1] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\matriz_juego[2][1][1]~input_o ));
// synopsys translate_off
defparam \matriz_juego[2][1][1]~input .bus_hold = "false";
defparam \matriz_juego[2][1][1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N35
cyclonev_io_ibuf \matriz_juego[2][2][0]~input (
	.i(\matriz_juego[2][2][0] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\matriz_juego[2][2][0]~input_o ));
// synopsys translate_off
defparam \matriz_juego[2][2][0]~input .bus_hold = "false";
defparam \matriz_juego[2][2][0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N4
cyclonev_io_ibuf \matriz_juego[2][2][1]~input (
	.i(\matriz_juego[2][2][1] ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\matriz_juego[2][2][1]~input_o ));
// synopsys translate_off
defparam \matriz_juego[2][2][1]~input .bus_hold = "false";
defparam \matriz_juego[2][2][1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X8_Y12_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
