Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2d37c7a8a9f140aa95d04ccdc1d312a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot light_counter_v1_0_behav xil_defaultlib.light_counter_v1_0 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture arch_imp of entity xil_defaultlib.light_counter_v1_0_LIGHT_REG_AXI [light_counter_v1_0_light_reg_axi...]
Compiling architecture arch_imp of entity xil_defaultlib.light_counter_v1_0
Built simulation snapshot light_counter_v1_0_behav
