{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1448400479211 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1448400479218 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 24 16:27:59 2015 " "Processing started: Tue Nov 24 16:27:59 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1448400479218 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1448400479218 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off multicycle -c multicycle " "Command: quartus_map --read_settings_files=on --write_settings_files=off multicycle -c multicycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1448400479218 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1448400479783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/Users/Joel/Workspaces/ece352_final_project/processor_v3_verilog/memory.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448400489908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448400489908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file register_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_8bit " "Found entity 1: register_8bit" {  } { { "register_8bit.v" "" { Text "C:/Users/Joel/Workspaces/ece352_final_project/processor_v3_verilog/register_8bit.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448400489911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448400489911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_8bit " "Found entity 1: mux2to1_8bit" {  } { { "mux2to1_8bit.v" "" { Text "C:/Users/Joel/Workspaces/ece352_final_project/processor_v3_verilog/mux2to1_8bit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448400489914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448400489914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_2bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1_2bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_2bit " "Found entity 1: mux2to1_2bit" {  } { { "mux2to1_2bit.v" "" { Text "C:/Users/Joel/Workspaces/ece352_final_project/processor_v3_verilog/mux2to1_2bit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448400489917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448400489917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5to1_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux5to1_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux5to1_8bit " "Found entity 1: mux5to1_8bit" {  } { { "mux5to1_8bit.v" "" { Text "C:/Users/Joel/Workspaces/ece352_final_project/processor_v3_verilog/mux5to1_8bit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448400489920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448400489920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicycle.v 1 1 " "Found 1 design units, including 1 entities, in source file multicycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicycle " "Found entity 1: multicycle" {  } { { "multicycle.v" "" { Text "C:/Users/Joel/Workspaces/ece352_final_project/processor_v3_verilog/multicycle.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448400489924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448400489924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/Joel/Workspaces/ece352_final_project/processor_v3_verilog/ALU.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448400489927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448400489927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf.v 1 1 " "Found 1 design units, including 1 entities, in source file rf.v" { { "Info" "ISGN_ENTITY_NAME" "1 RF " "Found entity 1: RF" {  } { { "RF.v" "" { Text "C:/Users/Joel/Workspaces/ece352_final_project/processor_v3_verilog/RF.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448400489930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448400489930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.v 2 2 " "Found 2 design units, including 2 entities, in source file extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 zExtend " "Found entity 1: zExtend" {  } { { "extend.v" "" { Text "C:/Users/Joel/Workspaces/ece352_final_project/processor_v3_verilog/extend.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448400489932 ""} { "Info" "ISGN_ENTITY_NAME" "2 sExtend " "Found entity 2: sExtend" {  } { { "extend.v" "" { Text "C:/Users/Joel/Workspaces/ece352_final_project/processor_v3_verilog/extend.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448400489932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448400489932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex.v 3 3 " "Found 3 design units, including 3 entities, in source file hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 chooseHEXs " "Found entity 1: chooseHEXs" {  } { { "HEX.v" "" { Text "C:/Users/Joel/Workspaces/ece352_final_project/processor_v3_verilog/HEX.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448400489936 ""} { "Info" "ISGN_ENTITY_NAME" "2 HEXs " "Found entity 2: HEXs" {  } { { "HEX.v" "" { Text "C:/Users/Joel/Workspaces/ece352_final_project/processor_v3_verilog/HEX.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448400489936 ""} { "Info" "ISGN_ENTITY_NAME" "3 HEX " "Found entity 3: HEX" {  } { { "HEX.v" "" { Text "C:/Users/Joel/Workspaces/ece352_final_project/processor_v3_verilog/HEX.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448400489936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448400489936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.v" "" { Text "C:/Users/Joel/Workspaces/ece352_final_project/processor_v3_verilog/FSM.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448400489939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448400489939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dualmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dualmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 DualMem " "Found entity 1: DualMem" {  } { { "DualMem.v" "" { Text "C:/Users/Joel/Workspaces/ece352_final_project/processor_v3_verilog/DualMem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448400489942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448400489942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelinecontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file pipelinecontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 PipelineControl " "Found entity 1: PipelineControl" {  } { { "PipelineControl.v" "" { Text "C:/Users/Joel/Workspaces/ece352_final_project/processor_v3_verilog/PipelineControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448400489944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448400489944 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RWSel multicycle.v(84) " "Verilog HDL Implicit Net warning at multicycle.v(84): created implicit net for \"RWSel\"" {  } { { "multicycle.v" "" { Text "C:/Users/Joel/Workspaces/ece352_final_project/processor_v3_verilog/multicycle.v" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448400489944 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RW_in multicycle.v(103) " "Verilog HDL Implicit Net warning at multicycle.v(103): created implicit net for \"RW_in\"" {  } { { "multicycle.v" "" { Text "C:/Users/Joel/Workspaces/ece352_final_project/processor_v3_verilog/multicycle.v" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448400489944 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCWire multicycle.v(133) " "Verilog HDL Implicit Net warning at multicycle.v(133): created implicit net for \"PCWire\"" {  } { { "multicycle.v" "" { Text "C:/Users/Joel/Workspaces/ece352_final_project/processor_v3_verilog/multicycle.v" 133 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448400489944 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "instr FSM.v(22) " "Verilog HDL error at FSM.v(22): object \"instr\" is not declared" {  } { { "FSM.v" "" { Text "C:/Users/Joel/Workspaces/ece352_final_project/processor_v3_verilog/FSM.v" 22 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1448400489944 ""}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "IRload FSM.v(25) " "Verilog HDL Module Declaration error at FSM.v(25): port \"IRload\" is not declared as port" {  } { { "FSM.v" "" { Text "C:/Users/Joel/Workspaces/ece352_final_project/processor_v3_verilog/FSM.v" 25 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "Quartus II" 0 -1 1448400489944 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "instr1 FSM.v(30) " "Verilog HDL Module Declaration error at FSM.v(30): top module port \"instr1\" is not found in the port list" {  } { { "FSM.v" "" { Text "C:/Users/Joel/Workspaces/ece352_final_project/processor_v3_verilog/FSM.v" 30 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Quartus II" 0 -1 1448400489944 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "instr2 FSM.v(30) " "Verilog HDL Module Declaration error at FSM.v(30): top module port \"instr2\" is not found in the port list" {  } { { "FSM.v" "" { Text "C:/Users/Joel/Workspaces/ece352_final_project/processor_v3_verilog/FSM.v" 30 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Quartus II" 0 -1 1448400489944 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "instr3 FSM.v(30) " "Verilog HDL Module Declaration error at FSM.v(30): top module port \"instr3\" is not found in the port list" {  } { { "FSM.v" "" { Text "C:/Users/Joel/Workspaces/ece352_final_project/processor_v3_verilog/FSM.v" 30 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Quartus II" 0 -1 1448400489944 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "instr4 FSM.v(30) " "Verilog HDL Module Declaration error at FSM.v(30): top module port \"instr4\" is not found in the port list" {  } { { "FSM.v" "" { Text "C:/Users/Joel/Workspaces/ece352_final_project/processor_v3_verilog/FSM.v" 30 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Quartus II" 0 -1 1448400489944 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "instr5 FSM.v(30) " "Verilog HDL Module Declaration error at FSM.v(30): top module port \"instr5\" is not found in the port list" {  } { { "FSM.v" "" { Text "C:/Users/Joel/Workspaces/ece352_final_project/processor_v3_verilog/FSM.v" 30 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Quartus II" 0 -1 1448400489944 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "IR1load FSM.v(38) " "Verilog HDL Module Declaration error at FSM.v(38): top module port \"IR1load\" is not found in the port list" {  } { { "FSM.v" "" { Text "C:/Users/Joel/Workspaces/ece352_final_project/processor_v3_verilog/FSM.v" 38 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Quartus II" 0 -1 1448400489944 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "IR2load FSM.v(38) " "Verilog HDL Module Declaration error at FSM.v(38): top module port \"IR2load\" is not found in the port list" {  } { { "FSM.v" "" { Text "C:/Users/Joel/Workspaces/ece352_final_project/processor_v3_verilog/FSM.v" 38 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Quartus II" 0 -1 1448400489944 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "IR3load FSM.v(38) " "Verilog HDL Module Declaration error at FSM.v(38): top module port \"IR3load\" is not found in the port list" {  } { { "FSM.v" "" { Text "C:/Users/Joel/Workspaces/ece352_final_project/processor_v3_verilog/FSM.v" 38 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Quartus II" 0 -1 1448400489944 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "IR4load FSM.v(38) " "Verilog HDL Module Declaration error at FSM.v(38): top module port \"IR4load\" is not found in the port list" {  } { { "FSM.v" "" { Text "C:/Users/Joel/Workspaces/ece352_final_project/processor_v3_verilog/FSM.v" 38 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Quartus II" 0 -1 1448400489944 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "IR5load FSM.v(38) " "Verilog HDL Module Declaration error at FSM.v(38): top module port \"IR5load\" is not found in the port list" {  } { { "FSM.v" "" { Text "C:/Users/Joel/Workspaces/ece352_final_project/processor_v3_verilog/FSM.v" 38 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Quartus II" 0 -1 1448400489944 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "instr FSM.v(65) " "Verilog HDL error at FSM.v(65): object \"instr\" is not declared" {  } { { "FSM.v" "" { Text "C:/Users/Joel/Workspaces/ece352_final_project/processor_v3_verilog/FSM.v" 65 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1448400489944 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "instr FSM.v(66) " "Verilog HDL error at FSM.v(66): object \"instr\" is not declared" {  } { { "FSM.v" "" { Text "C:/Users/Joel/Workspaces/ece352_final_project/processor_v3_verilog/FSM.v" 66 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1448400489944 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "instr FSM.v(67) " "Verilog HDL error at FSM.v(67): object \"instr\" is not declared" {  } { { "FSM.v" "" { Text "C:/Users/Joel/Workspaces/ece352_final_project/processor_v3_verilog/FSM.v" 67 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1448400489944 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "instr FSM.v(68) " "Verilog HDL error at FSM.v(68): object \"instr\" is not declared" {  } { { "FSM.v" "" { Text "C:/Users/Joel/Workspaces/ece352_final_project/processor_v3_verilog/FSM.v" 68 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1448400489944 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "instr FSM.v(69) " "Verilog HDL error at FSM.v(69): object \"instr\" is not declared" {  } { { "FSM.v" "" { Text "C:/Users/Joel/Workspaces/ece352_final_project/processor_v3_verilog/FSM.v" 69 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1448400489944 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "instr FSM.v(70) " "Verilog HDL error at FSM.v(70): object \"instr\" is not declared" {  } { { "FSM.v" "" { Text "C:/Users/Joel/Workspaces/ece352_final_project/processor_v3_verilog/FSM.v" 70 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1448400489944 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "instr FSM.v(71) " "Verilog HDL error at FSM.v(71): object \"instr\" is not declared" {  } { { "FSM.v" "" { Text "C:/Users/Joel/Workspaces/ece352_final_project/processor_v3_verilog/FSM.v" 71 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1448400489944 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 19 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "679 " "Peak virtual memory: 679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1448400490035 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 24 16:28:10 2015 " "Processing ended: Tue Nov 24 16:28:10 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1448400490035 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1448400490035 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1448400490035 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1448400490035 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 21 s 4 s " "Quartus II Full Compilation was unsuccessful. 21 errors, 4 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1448400490615 ""}
