

================================================================
== Vitis HLS Report for 'fp2mul503_mont_88_91_1_Pipeline_VITIS_LOOP_349_1'
================================================================
* Date:           Tue May 20 14:38:03 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       20|       20|  0.200 us|  0.200 us|   18|   18|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_349_1  |       18|       18|         4|          2|          1|     8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    684|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     77|    -|
|Register         |        -|    -|     276|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     276|    761|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln349_fu_172_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln350_fu_213_p2       |         +|   0|  0|  71|          64|          64|
    |tempReg_fu_208_p2         |         +|   0|  0|  71|          64|          64|
    |and_ln350_fu_260_p2       |       and|   0|  0|  64|          64|          64|
    |icmp_ln349_fu_136_p2      |      icmp|   0|  0|  13|           4|           5|
    |or_ln350_22_fu_270_p2     |        or|   0|  0|  64|          64|          64|
    |or_ln350_fu_230_p2        |        or|   0|  0|  64|          64|          64|
    |select_ln350_2_fu_191_p3  |    select|   0|  0|  64|           1|          64|
    |select_ln350_fu_183_p3    |    select|   0|  0|  64|           1|          64|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    |xor_ln350_50_fu_226_p2    |       xor|   0|  0|  64|          64|          64|
    |xor_ln350_52_fu_265_p2    |       xor|   0|  0|  64|          64|          64|
    |xor_ln350_61_fu_243_p2    |       xor|   0|  0|   2|           1|           2|
    |xor_ln350_fu_222_p2       |       xor|   0|  0|  64|          64|          64|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 684|         524|         650|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  14|          3|    1|          3|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_247            |   9|          2|    4|          8|
    |carry_reg_117                     |   9|          2|    1|          2|
    |i_fu_50                           |   9|          2|    4|          8|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  77|         17|   14|         29|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln350_reg_347                 |  64|   0|   64|          0|
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |carry_reg_117                     |   1|   0|    1|          0|
    |i_247_reg_291                     |   4|   0|    4|          0|
    |i_fu_50                           |   4|   0|    4|          0|
    |icmp_ln349_reg_298                |   1|   0|    1|          0|
    |icmp_ln349_reg_298_pp0_iter1_reg  |   1|   0|    1|          0|
    |select_ln350_2_reg_333            |  64|   0|   64|          0|
    |select_ln350_reg_327              |  64|   0|   64|          0|
    |tempReg_reg_339                   |  64|   0|   64|          0|
    |trunc_ln349_3_reg_322             |   3|   0|    3|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 276|   0|  276|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+--------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  fp2mul503_mont.88.91.1_Pipeline_VITIS_LOOP_349_1|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  fp2mul503_mont.88.91.1_Pipeline_VITIS_LOOP_349_1|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  fp2mul503_mont.88.91.1_Pipeline_VITIS_LOOP_349_1|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  fp2mul503_mont.88.91.1_Pipeline_VITIS_LOOP_349_1|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  fp2mul503_mont.88.91.1_Pipeline_VITIS_LOOP_349_1|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  fp2mul503_mont.88.91.1_Pipeline_VITIS_LOOP_349_1|  return value|
|a_0_address0  |  out|    3|   ap_memory|                                               a_0|         array|
|a_0_ce0       |  out|    1|   ap_memory|                                               a_0|         array|
|a_0_q0        |   in|   64|   ap_memory|                                               a_0|         array|
|a_0_address1  |  out|    3|   ap_memory|                                               a_0|         array|
|a_0_ce1       |  out|    1|   ap_memory|                                               a_0|         array|
|a_0_q1        |   in|   64|   ap_memory|                                               a_0|         array|
|a_1_address0  |  out|    3|   ap_memory|                                               a_1|         array|
|a_1_ce0       |  out|    1|   ap_memory|                                               a_1|         array|
|a_1_q0        |   in|   64|   ap_memory|                                               a_1|         array|
|a_1_address1  |  out|    3|   ap_memory|                                               a_1|         array|
|a_1_ce1       |  out|    1|   ap_memory|                                               a_1|         array|
|a_1_q1        |   in|   64|   ap_memory|                                               a_1|         array|
|t1_address0   |  out|    3|   ap_memory|                                                t1|         array|
|t1_ce0        |  out|    1|   ap_memory|                                                t1|         array|
|t1_we0        |  out|    1|   ap_memory|                                                t1|         array|
|t1_d0         |  out|   64|   ap_memory|                                                t1|         array|
+--------------+-----+-----+------------+--------------------------------------------------+--------------+

