

================================================================
== Vivado HLS Report for 'Loop_BRAM_LOOP_proc1'
================================================================
* Date:           Tue Aug 18 20:49:56 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Cache_Plate
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 11.10 ns | 3.634 ns |   1.39 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    25201|    25201| 0.280 ms | 0.280 ms |  25201|  25201|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- BRAM_LOOP     |    25200|    25200|         7|          -|          -|  3600|    no    |
        | + BRAM_LOOP.1  |        4|        4|         2|          1|          1|     4|    yes   |
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 5 4 
4 --> 3 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%store_V_1 = alloca i32"   --->   Operation 6 'alloca' 'store_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([3600 x i32]* %buffer_V, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %gray_plate_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str230, i32 0, i32 0, [1 x i8]* @p_str231, [1 x i8]* @p_str232, [1 x i8]* @p_str233, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str234, [1 x i8]* @p_str235)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.76ns)   --->   "br label %0" [top.cpp:46]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%i_0 = phi i13 [ 3599, %newFuncRoot ], [ %i, %BRAM_LOOP_end ]"   --->   Operation 10 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %i_0, i32 12)" [top.cpp:46]   --->   Operation 11 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3600, i64 3600, i64 3600)"   --->   Operation 12 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %tmp, label %.exitStub, label %BRAM_LOOP_begin" [top.cpp:46]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str5) nounwind" [top.cpp:46]   --->   Operation 14 'specloopname' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str5)" [top.cpp:46]   --->   Operation 15 'specregionbegin' 'tmp_s' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.76ns)   --->   "br label %1" [top.cpp:47]   --->   Operation 16 'br' <Predicate = (!tmp)> <Delay = 1.76>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 17 'ret' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.65>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%j_0 = phi i3 [ 0, %BRAM_LOOP_begin ], [ %j, %hls_label_0_begin ]"   --->   Operation 18 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (1.13ns)   --->   "%icmp_ln47 = icmp eq i3 %j_0, -4" [top.cpp:47]   --->   Operation 19 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 20 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (1.65ns)   --->   "%j = add i3 %j_0, 1" [top.cpp:47]   --->   Operation 21 'add' 'j' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %icmp_ln47, label %BRAM_LOOP_end, label %hls_label_0_begin" [top.cpp:47]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.63>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%store_V_1_load_1 = load i32* %store_V_1" [top.cpp:51]   --->   Operation 23 'load' 'store_V_1_load_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)" [top.cpp:47]   --->   Operation 24 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [top.cpp:48]   --->   Operation 25 'specpipeline' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str24)" [D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:672->D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711->top.cpp:49]   --->   Operation 26 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1) nounwind" [D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:676->D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711->top.cpp:49]   --->   Operation 27 'specprotocol' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (3.63ns)   --->   "%tmp_38 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %gray_plate_data_stream_0_V)" [D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:679->D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711->top.cpp:49]   --->   Operation 28 'read' 'tmp_38' <Predicate = (!icmp_ln47)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%empty_128 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str24, i32 %tmp_2)" [D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:681->D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711->top.cpp:49]   --->   Operation 29 'specregionend' 'empty_128' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln700 = trunc i32 %store_V_1_load_1 to i24" [top.cpp:51]   --->   Operation 30 'trunc' 'trunc_ln700' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%store_V = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %trunc_ln700, i8 %tmp_38)" [top.cpp:51]   --->   Operation 31 'bitconcatenate' 'store_V' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%empty_129 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_1)" [top.cpp:52]   --->   Operation 32 'specregionend' 'empty_129' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "store i32 %store_V, i32* %store_V_1" [top.cpp:47]   --->   Operation 33 'store' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "br label %1" [top.cpp:47]   --->   Operation 34 'br' <Predicate = (!icmp_ln47)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 3.25>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%store_V_1_load = load i32* %store_V_1" [top.cpp:53]   --->   Operation 35 'load' 'store_V_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i13 %i_0 to i64" [top.cpp:53]   --->   Operation 36 'zext' 'zext_ln53' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%buffer_V_addr = getelementptr [3600 x i32]* %buffer_V, i64 0, i64 %zext_ln53" [top.cpp:53]   --->   Operation 37 'getelementptr' 'buffer_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (3.25ns)   --->   "store i32 %store_V_1_load, i32* %buffer_V_addr, align 4" [top.cpp:53]   --->   Operation 38 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3600> <RAM>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str5, i32 %tmp_s)" [top.cpp:54]   --->   Operation 39 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (1.67ns)   --->   "%i = add i13 %i_0, -1" [top.cpp:46]   --->   Operation 40 'add' 'i' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "br label %0" [top.cpp:46]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 11.1ns, clock uncertainty: 1.39ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', top.cpp:46) [8]  (1.77 ns)

 <State 2>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j') with incoming values : ('j', top.cpp:47) [17]  (1.77 ns)

 <State 3>: 1.65ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', top.cpp:47) [17]  (0 ns)
	'add' operation ('j', top.cpp:47) [20]  (1.65 ns)

 <State 4>: 3.63ns
The critical path consists of the following:
	fifo read on port 'gray_plate_data_stream_0_V' (D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:679->D:/Program_Files/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711->top.cpp:49) [28]  (3.63 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'load' operation ('store_V_1_load', top.cpp:53) on local variable 'store.V' [36]  (0 ns)
	'store' operation ('store_ln53', top.cpp:53) of variable 'store_V_1_load', top.cpp:53 on array 'buffer_V' [39]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
