#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Feb  4 21:13:18 2018
# Process ID: 13937
# Current directory: /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado
# Command line: vivado
# Log file: /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vivado.log
# Journal file: /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
create_project vga_out /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out -part xc7a35tcpg236-1
set_property board_part digilentinc.com:basys3:part0:1.1 [current_project]
import_files -fileset constrs_1 -force -norecurse /home/trevor/mylab/Basys3/Basys3_Master.xdc
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:5.4 clk_wiz_0
apply_board_connection -board_interface "sys_clock" -ip_intf "clk_wiz_0/clock_CLK_IN1" -diagram "design_1" 
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "reset ( Reset Signal (BTNC) ) " }  [get_bd_pins clk_wiz_0/reset]
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {40} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT0_DIVIDE_F {25.000} CONFIG.CLKOUT1_JITTER {159.371}] [get_bd_cells clk_wiz_0]
endgroup
startgroup
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_tc:6.1 v_tc_0
endgroup
set_property -dict [list CONFIG.HAS_AXI4_LITE {false} CONFIG.enable_detection {false} CONFIG.vertical_blank_generation {false} CONFIG.horizontal_blank_generation {false}] [get_bd_cells v_tc_0]
set_property -dict [list CONFIG.VIDEO_MODE {800x600p} CONFIG.GEN_F0_VSYNC_VSTART {600} CONFIG.GEN_F1_VSYNC_VSTART {600} CONFIG.GEN_HACTIVE_SIZE {800} CONFIG.GEN_HSYNC_END {968} CONFIG.GEN_HFRAME_SIZE {1056} CONFIG.GEN_F0_VSYNC_HSTART {800} CONFIG.GEN_F1_VSYNC_HSTART {800} CONFIG.GEN_F0_VSYNC_HEND {800} CONFIG.GEN_F1_VSYNC_HEND {800} CONFIG.GEN_F0_VFRAME_SIZE {628} CONFIG.GEN_F1_VFRAME_SIZE {628} CONFIG.GEN_F0_VSYNC_VEND {604} CONFIG.GEN_F1_VSYNC_VEND {604} CONFIG.GEN_F0_VBLANK_HEND {800} CONFIG.GEN_F1_VBLANK_HEND {800} CONFIG.GEN_HSYNC_START {840} CONFIG.GEN_VACTIVE_SIZE {600} CONFIG.GEN_F0_VBLANK_HSTART {800} CONFIG.GEN_F1_VBLANK_HSTART {800}] [get_bd_cells v_tc_0]
set_property location {2.5 469 55} [get_bd_cells v_tc_0]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins v_tc_0/clk]
connect_bd_net [get_bd_pins clk_wiz_0/locked] [get_bd_pins v_tc_0/gen_clken]
startgroup
make_bd_pins_external  [get_bd_pins v_tc_0/fsync_out]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins v_tc_0/active_video_out]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins v_tc_0/hsync_out]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins v_tc_0/vsync_out]
endgroup
set_property name Hsync [get_bd_ports hsync_out_0]
set_property name Vsync [get_bd_ports vsync_out_0]
delete_bd_objs [get_bd_nets v_tc_0_fsync_out] [get_bd_ports fsync_out_0]
save_bd_design
validate_bd_design
delete_bd_objs [get_bd_nets clk_wiz_0_locked]
make_wrapper -files [get_files /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
generate_target all [get_files  /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_clk_wiz_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_v_tc_0_0] }
export_ip_user_files -of_objects [get_files /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 {design_1_clk_wiz_0_0_synth_1 design_1_v_tc_0_0_synth_1}
export_simulation -of_objects [get_files /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.ip_user_files/sim_scripts -ip_user_files_dir /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.ip_user_files -ipstatic_source_dir /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.cache/compile_simlib/modelsim} {questa=/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.cache/compile_simlib/questa} {ies=/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.cache/compile_simlib/ies} {vcs=/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.cache/compile_simlib/vcs} {riviera=/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
connect_bd_net [get_bd_pins clk_wiz_0/locked] [get_bd_pins v_tc_0/gen_clken]
save_bd_design
make_wrapper -files [get_files /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.srcs/sources_1/bd/design_1/design_1.bd] -top
generate_target all [get_files  /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.ip_user_files/sim_scripts -ip_user_files_dir /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.ip_user_files -ipstatic_source_dir /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.cache/compile_simlib/modelsim} {questa=/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.cache/compile_simlib/questa} {ies=/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.cache/compile_simlib/ies} {vcs=/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.cache/compile_simlib/vcs} {riviera=/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_bd_design {/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.srcs/sources_1/bd/design_1/design_1.bd}
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw
open_bd_design {/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.VIDEO_MODE {1024x768p} CONFIG.GEN_F0_VSYNC_VSTART {770} CONFIG.GEN_F1_VSYNC_VSTART {770} CONFIG.GEN_HACTIVE_SIZE {1024} CONFIG.GEN_HSYNC_END {1184} CONFIG.GEN_HFRAME_SIZE {1344} CONFIG.GEN_F0_VSYNC_HSTART {1024} CONFIG.GEN_F1_VSYNC_HSTART {1024} CONFIG.GEN_F0_VSYNC_HEND {1024} CONFIG.GEN_F1_VSYNC_HEND {1024} CONFIG.GEN_F0_VFRAME_SIZE {806} CONFIG.GEN_F1_VFRAME_SIZE {806} CONFIG.GEN_F0_VSYNC_VEND {776} CONFIG.GEN_F1_VSYNC_VEND {776} CONFIG.GEN_F0_VBLANK_HEND {1024} CONFIG.GEN_F1_VBLANK_HEND {1024} CONFIG.GEN_HSYNC_START {1048} CONFIG.GEN_VACTIVE_SIZE {768} CONFIG.GEN_F0_VBLANK_HSTART {1024} CONFIG.GEN_F1_VBLANK_HSTART {1024}] [get_bd_cells v_tc_0]
endgroup
startgroup
endgroup
save_bd_design
reset_run design_1_v_tc_0_0_synth_1
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
close_bd_design [get_bd_designs design_1]
open_bd_design {/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.srcs/sources_1/bd/design_1/design_1.bd}
close_bd_design [get_bd_designs design_1]
open_run impl_1
make_wrapper -files [get_files /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.srcs/sources_1/bd/design_1/design_1.bd] -top
import_files -force -norecurse /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
generate_target all [get_files  /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.ip_user_files/sim_scripts -ip_user_files_dir /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.ip_user_files -ipstatic_source_dir /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.cache/compile_simlib/modelsim} {questa=/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.cache/compile_simlib/questa} {ies=/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.cache/compile_simlib/ies} {vcs=/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.cache/compile_simlib/vcs} {riviera=/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
open_bd_design {/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
endgroup
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {78} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {9.750} CONFIG.MMCM_CLKOUT0_DIVIDE_F {12.500} CONFIG.CLKOUT1_JITTER {136.923} CONFIG.CLKOUT1_PHASE_ERROR {99.281}] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
close_bd_design [get_bd_designs design_1]
close_hw
reset_run design_1_clk_wiz_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_project
create_project filter /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/filter -part xc7a35tcpg236-1
set_property board_part digilentinc.com:basys3:part0:1.1 [current_project]
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:fir_compiler:7.2 fir_compiler_0
endgroup
