Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Tue Jun  4 02:39:30 2024
| Host              : lagos running 64-bit Ubuntu 22.04.4 LTS
| Command           : report_timing_summary -file ./synth_timing_summary.rpt
| Design            : design_1
| Device            : xczu9eg-ffvb1156
| Speed File        : -2  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There is 1 pin that is not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.632        0.000                      0                85640       -0.097    -1637.257                  47131                85640        3.500        0.000                       0                 51112  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
clk_pl_0  {0.000 5.000}        10.000          100.000         
clk_pl_1  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            4.632        0.000                      0                85352       -0.097    -1637.257                  47131                85352        3.500        0.000                       0                 51112  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 9.069        0.000                      0                  288        0.140        0.000                      0                  288  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        4.632ns,  Total Violation        0.000ns
Hold  :        47131  Failing Endpoints,  Worst Slack       -0.097ns,  Total Violation    -1637.257ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.632ns  (required time - arrival time)
  Source:                 SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/StreamControllerLoad/cmd/enqCounter/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/StreamControllerLoad/cmd/SRAM/SRAMVerilogAWS/rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.118ns  (logic 1.471ns (28.742%)  route 3.647ns (71.258%))
  Logic Levels:           18  (CARRY8=4 LUT1=1 LUT2=2 LUT4=5 LUT5=2 LUT6=3 RAMD64E=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.569ns = ( 12.569 - 10.000 ) 
    Source Clock Delay      (SCD):    2.747ns
    Clock Pessimism Removal (CPR):    0.033ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.135     0.135    zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=51302, unplaced)     2.584     2.747    SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/StreamControllerLoad/cmd/enqCounter/pl_clk0
                         FDRE                                         r  SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/StreamControllerLoad/cmd/enqCounter/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.079     2.826 r  SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/StreamControllerLoad/cmd/enqCounter/count_reg[0]/Q
                         net (fo=98, unplaced)        0.264     3.090    SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/StreamControllerLoad/cmd/deqCounter/Q[0]
                         LUT4 (Prop_LUT4_I3_O)        0.069     3.159 r  SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/StreamControllerLoad/cmd/deqCounter/i___227_i_4/O
                         net (fo=1, unplaced)         0.225     3.384    SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/StreamControllerLoad/cmd/deqCounter/i___227_i_4_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.035     3.419 r  SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/StreamControllerLoad/cmd/deqCounter/i___227_i_1/O
                         net (fo=9, unplaced)         0.256     3.675    SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/StreamControllerLoad/cmd/deqCounter/count_reg[5]_0
                         LUT4 (Prop_LUT4_I2_O)        0.035     3.710 r  SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/StreamControllerLoad/cmd/deqCounter/i___87_i_1/O
                         net (fo=81, unplaced)        0.306     4.016    SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/StreamControllerLoad/cmd/SRAM/SRAMVerilogAWS/count_reg[5]_0
                         LUT5 (Prop_LUT5_I3_O)        0.035     4.051 f  SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/StreamControllerLoad/cmd/SRAM/SRAMVerilogAWS/_T_199_carry_i_8/O
                         net (fo=4, unplaced)         0.238     4.289    SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/StreamControllerLoad/cmd/SRAM/SRAMVerilogAWS/StreamArbiter_io_dram_cmd_bits_size[0]
                         LUT1 (Prop_LUT1_I0_O)        0.035     4.324 r  SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/StreamControllerLoad/cmd/SRAM/SRAMVerilogAWS/_T_199_carry_i_16/O
                         net (fo=1, unplaced)         0.016     4.340    SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/AXICmdSplit/S[0]
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.197     4.537 r  SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/AXICmdSplit/_T_199_carry/CO[7]
                         net (fo=1, unplaced)         0.005     4.542    SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/AXICmdSplit/_T_199_carry_n_0
                         CARRY8 (Prop_CARRY8_CI_O[5])
                                                      0.116     4.658 f  SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/AXICmdSplit/_T_199_carry__0/O[5]
                         net (fo=1, unplaced)         0.187     4.845    SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/StreamControllerLoad/cmd/SRAM/SRAMVerilogAWS/i___180_i_1_5[13]
                         LUT4 (Prop_LUT4_I0_O)        0.098     4.943 f  SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/StreamControllerLoad/cmd/SRAM/SRAMVerilogAWS/count[5]_i_10/O
                         net (fo=2, unplaced)         0.225     5.168    SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/StreamControllerLoad/cmd/SRAM/SRAMVerilogAWS/count[5]_i_10_n_0
                         LUT4 (Prop_LUT4_I0_O)        0.069     5.237 f  SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/StreamControllerLoad/cmd/SRAM/SRAMVerilogAWS/i___180_i_2/O
                         net (fo=1, unplaced)         0.179     5.416    SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/StreamControllerLoad/cmd/SRAM/SRAMVerilogAWS/i___180_i_2_n_0
                         LUT4 (Prop_LUT4_I1_O)        0.090     5.506 r  SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/StreamControllerLoad/cmd/SRAM/SRAMVerilogAWS/i___180_i_1/O
                         net (fo=15, unplaced)        0.268     5.774    SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/StreamControllerLoad/cmd/SRAM/SRAMVerilogAWS/i___180_i_4
                         LUT2 (Prop_LUT2_I1_O)        0.035     5.809 r  SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/StreamControllerLoad/cmd/SRAM/SRAMVerilogAWS/_T_2073[1]_i_1/O
                         net (fo=8, unplaced)         0.253     6.062    SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/AXICmdIssue/wdataCounter/D[1]
                         LUT6 (Prop_LUT6_I4_O)        0.035     6.097 r  SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/AXICmdIssue/wdataCounter/_T_201_carry_i_8/O
                         net (fo=1, unplaced)         0.016     6.113    SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/AXICmdIssue/wdataCounter_n_7
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.197     6.310 r  SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/AXICmdIssue/_T_201_carry/CO[7]
                         net (fo=1, unplaced)         0.005     6.315    SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/AXICmdIssue/_T_201_carry_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[2])
                                                      0.057     6.372 r  SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/AXICmdIssue/_T_201_carry__0/CO[2]
                         net (fo=3, unplaced)         0.231     6.603    SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/StreamControllerLoad/cmd/deqCounter/CO[0]
                         LUT6 (Prop_LUT6_I3_O)        0.035     6.638 r  SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/StreamControllerLoad/cmd/deqCounter/count[8]_i_1/O
                         net (fo=29, unplaced)        0.283     6.921    SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/StreamControllerLoad/cmd/deqCounter/maybeFull_reg
                         LUT5 (Prop_LUT5_I1_O)        0.035     6.956 r  SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/StreamControllerLoad/cmd/deqCounter/count[5]_i_1__0/O
                         net (fo=16, unplaced)        0.269     7.225    SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/StreamControllerLoad/cmd/deqCounter/sr_reg[0][0]_2
                         LUT2 (Prop_LUT2_I1_O)        0.069     7.294 r  SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/StreamControllerLoad/cmd/deqCounter/mem_reg_0_63_0_6_i_6/O
                         net (fo=70, unplaced)        0.186     7.480    SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/StreamControllerLoad/cmd/SRAM/SRAMVerilogAWS/mem_reg_0_63_7_13/ADDRG0
                         RAMD64E (Prop_RAMD64E_RADR0_O)
                                                      0.150     7.630 r  SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/StreamControllerLoad/cmd/SRAM/SRAMVerilogAWS/mem_reg_0_63_7_13/RAMG/O
                         net (fo=1, unplaced)         0.235     7.865    SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/StreamControllerLoad/cmd/SRAM/SRAMVerilogAWS/rdata0[13]
                         FDRE                                         r  SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/StreamControllerLoad/cmd/SRAM/SRAMVerilogAWS/rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
                         PS8                          0.000    10.000 r  zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.105    10.105    zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=51302, unplaced)     2.439    12.569    SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/StreamControllerLoad/cmd/SRAM/SRAMVerilogAWS/pl_clk0
                         FDRE                                         r  SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/StreamControllerLoad/cmd/SRAM/SRAMVerilogAWS/rdata_reg[13]/C
                         clock pessimism              0.033    12.602    
                         clock uncertainty           -0.130    12.472    
                         FDRE (Setup_FDRE_C_D)        0.025    12.497    SpatialIP_0/FringeZynq/fringeCommon/dramArbs_0/StreamControllerLoad/cmd/SRAM/SRAMVerilogAWS/rdata_reg[13]
  -------------------------------------------------------------------
                         required time                         12.497    
                         arrival time                          -7.865    
  -------------------------------------------------------------------
                         slack                                  4.632    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.097ns  (arrival time - required time)
  Source:                 axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.039ns (35.455%)  route 0.071ns (64.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.375ns
    Source Clock Delay      (SCD):    1.207ns
    Clock Pessimism Removal (CPR):    0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.076     0.076    zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=51302, unplaced)     1.114     1.207    axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
                         FDCE                                         r  axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.039     1.246 r  axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=18, unplaced)        0.071     1.317    axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/ADDRH3
                         RAMD32                                       r  axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.098     0.098    zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=51302, unplaced)     1.259     1.375    axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/WCLK
                         RAMD32                                       r  axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMA/CLK
                         clock pessimism             -0.023     1.352    
                         RAMD32 (Hold_RAMD32_CLK_WADR3)
                                                      0.062     1.414    axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMA
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                 -0.097    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     PS8/MAXIGP0ACLK  n/a            3.000         10.000      7.000                zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500                zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500                zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        9.069ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.069ns  (required time - arrival time)
  Source:                 axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.169ns (28.644%)  route 0.421ns (71.356%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.569ns = ( 12.569 - 10.000 ) 
    Source Clock Delay      (SCD):    2.747ns
    Clock Pessimism Removal (CPR):    0.033ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.135     0.135    zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=51302, unplaced)     2.584     2.747    axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                         FDRE                                         r  axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.079     2.826 f  axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, unplaced)         0.131     2.957    axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
                         LUT3 (Prop_LUT3_I0_O)        0.090     3.047 f  axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, unplaced)        0.290     3.337    axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
                         FDPE                                         f  axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
                         PS8                          0.000    10.000 r  zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.105    10.105    zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=51302, unplaced)     2.439    12.569    axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
                         FDPE                                         r  axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.033    12.602    
                         clock uncertainty           -0.130    12.472    
                         FDPE (Recov_FDPE_C_PRE)     -0.066    12.406    axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         12.406    
                         arrival time                          -3.337    
  -------------------------------------------------------------------
                         slack                                  9.069    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.061ns (23.019%)  route 0.204ns (76.981%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.375ns
    Source Clock Delay      (SCD):    1.207ns
    Clock Pessimism Removal (CPR):    0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.076     0.076    zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=51302, unplaced)     1.114     1.207    axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                         FDRE                                         r  axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.039     1.246 f  axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, unplaced)         0.072     1.318    axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
                         LUT3 (Prop_LUT3_I1_O)        0.022     1.340 f  axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, unplaced)        0.132     1.472    axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
                         FDPE                                         f  axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
                         PS8                          0.000     0.000 r  zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, unplaced)         0.098     0.098    zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
                         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=51302, unplaced)     1.259     1.375    axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
                         FDPE                                         r  axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.023     1.352    
                         FDPE (Remov_FDPE_C_PRE)     -0.020     1.332    axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.332    
                         arrival time                           1.472    
  -------------------------------------------------------------------
                         slack                                  0.140    





