<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>rt2860reg.h source code [netbsd/sys/dev/ic/rt2860reg.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="rt2860_rate,rt2860_rxd,rt2860_rxwi,rt2860_txd,rt2860_txwi,rt2870_rxd,rt2870_txd "/>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/ic/rt2860reg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>ic</a>/<a href='rt2860reg.h.html'>rt2860reg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: rt2860reg.h,v 1.7 2016/10/08 15:57:11 christos Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td><i>/*	$OpenBSD: rt2860reg.h,v 1.33 2016/08/17 11:50:52 stsp Exp $	*/</i></td></tr>
<tr><th id="3">3</th><td><i>/*	$FreeBSD: head/sys/dev/ral/rt2860reg.h 301575 2016-06-08 02:37:23Z kevlo */</i></td></tr>
<tr><th id="4">4</th><td></td></tr>
<tr><th id="5">5</th><td><i>/*-</i></td></tr>
<tr><th id="6">6</th><td><i> * Copyright (c) 2007</i></td></tr>
<tr><th id="7">7</th><td><i> *	Damien Bergamini &lt;damien.bergamini@free.fr&gt;</i></td></tr>
<tr><th id="8">8</th><td><i> *</i></td></tr>
<tr><th id="9">9</th><td><i> * Permission to use, copy, modify, and distribute this software for any</i></td></tr>
<tr><th id="10">10</th><td><i> * purpose with or without fee is hereby granted, provided that the above</i></td></tr>
<tr><th id="11">11</th><td><i> * copyright notice and this permission notice appear in all copies.</i></td></tr>
<tr><th id="12">12</th><td><i> *</i></td></tr>
<tr><th id="13">13</th><td><i> * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES</i></td></tr>
<tr><th id="14">14</th><td><i> * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF</i></td></tr>
<tr><th id="15">15</th><td><i> * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR</i></td></tr>
<tr><th id="16">16</th><td><i> * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES</i></td></tr>
<tr><th id="17">17</th><td><i> * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN</i></td></tr>
<tr><th id="18">18</th><td><i> * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF</i></td></tr>
<tr><th id="19">19</th><td><i> * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.</i></td></tr>
<tr><th id="20">20</th><td><i> */</i></td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><u>#define <dfn class="macro" id="_M/RT2860_NOISE_FLOOR" data-ref="_M/RT2860_NOISE_FLOOR">RT2860_NOISE_FLOOR</dfn>		-95</u></td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><i>/* PCI registers */</i></td></tr>
<tr><th id="25">25</th><td><u>#define <dfn class="macro" id="_M/RT2860_PCI_CFG" data-ref="_M/RT2860_PCI_CFG">RT2860_PCI_CFG</dfn>			0x0000</u></td></tr>
<tr><th id="26">26</th><td><u>#define <dfn class="macro" id="_M/RT2860_PCI_EECTRL" data-ref="_M/RT2860_PCI_EECTRL">RT2860_PCI_EECTRL</dfn>		0x0004</u></td></tr>
<tr><th id="27">27</th><td><u>#define <dfn class="macro" id="_M/RT2860_PCI_MCUCTRL" data-ref="_M/RT2860_PCI_MCUCTRL">RT2860_PCI_MCUCTRL</dfn>		0x0008</u></td></tr>
<tr><th id="28">28</th><td><u>#define <dfn class="macro" id="_M/RT2860_PCI_SYSCTRL" data-ref="_M/RT2860_PCI_SYSCTRL">RT2860_PCI_SYSCTRL</dfn>		0x000c</u></td></tr>
<tr><th id="29">29</th><td><u>#define <dfn class="macro" id="_M/RT2860_PCIE_JTAG" data-ref="_M/RT2860_PCIE_JTAG">RT2860_PCIE_JTAG</dfn>		0x0010</u></td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><u>#define <dfn class="macro" id="_M/RT3090_AUX_CTRL" data-ref="_M/RT3090_AUX_CTRL">RT3090_AUX_CTRL</dfn>			0x010c</u></td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/RT3070_OPT_14" data-ref="_M/RT3070_OPT_14">RT3070_OPT_14</dfn>			0x0114</u></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><i>/* SCH/DMA registers */</i></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/RT2860_INT_STATUS" data-ref="_M/RT2860_INT_STATUS">RT2860_INT_STATUS</dfn>		0x0200</u></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/RT2860_INT_MASK" data-ref="_M/RT2860_INT_MASK">RT2860_INT_MASK</dfn>			0x0204</u></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/RT2860_WPDMA_GLO_CFG" data-ref="_M/RT2860_WPDMA_GLO_CFG">RT2860_WPDMA_GLO_CFG</dfn>		0x0208</u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/RT2860_WPDMA_RST_IDX" data-ref="_M/RT2860_WPDMA_RST_IDX">RT2860_WPDMA_RST_IDX</dfn>		0x020c</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/RT2860_DELAY_INT_CFG" data-ref="_M/RT2860_DELAY_INT_CFG">RT2860_DELAY_INT_CFG</dfn>		0x0210</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/RT2860_WMM_AIFSN_CFG" data-ref="_M/RT2860_WMM_AIFSN_CFG">RT2860_WMM_AIFSN_CFG</dfn>		0x0214</u></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/RT2860_WMM_CWMIN_CFG" data-ref="_M/RT2860_WMM_CWMIN_CFG">RT2860_WMM_CWMIN_CFG</dfn>		0x0218</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/RT2860_WMM_CWMAX_CFG" data-ref="_M/RT2860_WMM_CWMAX_CFG">RT2860_WMM_CWMAX_CFG</dfn>		0x021c</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/RT2860_WMM_TXOP0_CFG" data-ref="_M/RT2860_WMM_TXOP0_CFG">RT2860_WMM_TXOP0_CFG</dfn>		0x0220</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/RT2860_WMM_TXOP1_CFG" data-ref="_M/RT2860_WMM_TXOP1_CFG">RT2860_WMM_TXOP1_CFG</dfn>		0x0224</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/RT2860_GPIO_CTRL" data-ref="_M/RT2860_GPIO_CTRL">RT2860_GPIO_CTRL</dfn>		0x0228</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/RT2860_MCU_CMD_REG" data-ref="_M/RT2860_MCU_CMD_REG">RT2860_MCU_CMD_REG</dfn>		0x022c</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/RT2860_TX_BASE_PTR" data-ref="_M/RT2860_TX_BASE_PTR">RT2860_TX_BASE_PTR</dfn>(qid)		(0x0230 + (qid) * 16)</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/RT2860_TX_MAX_CNT" data-ref="_M/RT2860_TX_MAX_CNT">RT2860_TX_MAX_CNT</dfn>(qid)		(0x0234 + (qid) * 16)</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/RT2860_TX_CTX_IDX" data-ref="_M/RT2860_TX_CTX_IDX">RT2860_TX_CTX_IDX</dfn>(qid)		(0x0238 + (qid) * 16)</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/RT2860_TX_DTX_IDX" data-ref="_M/RT2860_TX_DTX_IDX">RT2860_TX_DTX_IDX</dfn>(qid)		(0x023c + (qid) * 16)</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/RT2860_RX_BASE_PTR" data-ref="_M/RT2860_RX_BASE_PTR">RT2860_RX_BASE_PTR</dfn>		0x0290</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/RT2860_RX_MAX_CNT" data-ref="_M/RT2860_RX_MAX_CNT">RT2860_RX_MAX_CNT</dfn>		0x0294</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/RT2860_RX_CALC_IDX" data-ref="_M/RT2860_RX_CALC_IDX">RT2860_RX_CALC_IDX</dfn>		0x0298</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/RT2860_FS_DRX_IDX" data-ref="_M/RT2860_FS_DRX_IDX">RT2860_FS_DRX_IDX</dfn>		0x029c</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/RT2860_USB_DMA_CFG" data-ref="_M/RT2860_USB_DMA_CFG">RT2860_USB_DMA_CFG</dfn>		0x02a0	/* RT2870 only */</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/RT2860_US_CYC_CNT" data-ref="_M/RT2860_US_CYC_CNT">RT2860_US_CYC_CNT</dfn>		0x02a4</u></td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td><i>/* PBF registers */</i></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/RT2860_SYS_CTRL" data-ref="_M/RT2860_SYS_CTRL">RT2860_SYS_CTRL</dfn>			0x0400</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/RT2860_HOST_CMD" data-ref="_M/RT2860_HOST_CMD">RT2860_HOST_CMD</dfn>			0x0404</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/RT2860_PBF_CFG" data-ref="_M/RT2860_PBF_CFG">RT2860_PBF_CFG</dfn>			0x0408</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/RT2860_MAX_PCNT" data-ref="_M/RT2860_MAX_PCNT">RT2860_MAX_PCNT</dfn>			0x040c</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/RT2860_BUF_CTRL" data-ref="_M/RT2860_BUF_CTRL">RT2860_BUF_CTRL</dfn>			0x0410</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/RT2860_MCU_INT_STA" data-ref="_M/RT2860_MCU_INT_STA">RT2860_MCU_INT_STA</dfn>		0x0414</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/RT2860_MCU_INT_ENA" data-ref="_M/RT2860_MCU_INT_ENA">RT2860_MCU_INT_ENA</dfn>		0x0418</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/RT2860_TXQ_IO" data-ref="_M/RT2860_TXQ_IO">RT2860_TXQ_IO</dfn>(qid)		(0x041c + (qid) * 4)</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/RT2860_RX0Q_IO" data-ref="_M/RT2860_RX0Q_IO">RT2860_RX0Q_IO</dfn>			0x0424</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/RT2860_BCN_OFFSET0" data-ref="_M/RT2860_BCN_OFFSET0">RT2860_BCN_OFFSET0</dfn>		0x042c</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/RT2860_BCN_OFFSET1" data-ref="_M/RT2860_BCN_OFFSET1">RT2860_BCN_OFFSET1</dfn>		0x0430</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/RT2860_TXRXQ_STA" data-ref="_M/RT2860_TXRXQ_STA">RT2860_TXRXQ_STA</dfn>		0x0434</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/RT2860_TXRXQ_PCNT" data-ref="_M/RT2860_TXRXQ_PCNT">RT2860_TXRXQ_PCNT</dfn>		0x0438</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/RT2860_PBF_DBG" data-ref="_M/RT2860_PBF_DBG">RT2860_PBF_DBG</dfn>			0x043c</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/RT2860_CAP_CTRL" data-ref="_M/RT2860_CAP_CTRL">RT2860_CAP_CTRL</dfn>			0x0440</u></td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td><i>/* RT3070 registers */</i></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/RT3070_RF_CSR_CFG" data-ref="_M/RT3070_RF_CSR_CFG">RT3070_RF_CSR_CFG</dfn>		0x0500</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/RT3070_EFUSE_CTRL" data-ref="_M/RT3070_EFUSE_CTRL">RT3070_EFUSE_CTRL</dfn>		0x0580</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/RT3070_EFUSE_DATA0" data-ref="_M/RT3070_EFUSE_DATA0">RT3070_EFUSE_DATA0</dfn>		0x0590</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/RT3070_EFUSE_DATA1" data-ref="_M/RT3070_EFUSE_DATA1">RT3070_EFUSE_DATA1</dfn>		0x0594</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/RT3070_EFUSE_DATA2" data-ref="_M/RT3070_EFUSE_DATA2">RT3070_EFUSE_DATA2</dfn>		0x0598</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/RT3070_EFUSE_DATA3" data-ref="_M/RT3070_EFUSE_DATA3">RT3070_EFUSE_DATA3</dfn>		0x059c</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/RT3090_OSC_CTRL" data-ref="_M/RT3090_OSC_CTRL">RT3090_OSC_CTRL</dfn>			0x05a4</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/RT3070_LDO_CFG0" data-ref="_M/RT3070_LDO_CFG0">RT3070_LDO_CFG0</dfn>			0x05d4</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/RT3070_GPIO_SWITCH" data-ref="_M/RT3070_GPIO_SWITCH">RT3070_GPIO_SWITCH</dfn>		0x05dc</u></td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td><i>/* RT5592 registers */</i></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/RT5592_DEBUG_INDEX" data-ref="_M/RT5592_DEBUG_INDEX">RT5592_DEBUG_INDEX</dfn>		0x05e8</u></td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td><i>/* MAC registers */</i></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/RT2860_ASIC_VER_ID" data-ref="_M/RT2860_ASIC_VER_ID">RT2860_ASIC_VER_ID</dfn>		0x1000</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/RT2860_MAC_SYS_CTRL" data-ref="_M/RT2860_MAC_SYS_CTRL">RT2860_MAC_SYS_CTRL</dfn>		0x1004</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/RT2860_MAC_ADDR_DW0" data-ref="_M/RT2860_MAC_ADDR_DW0">RT2860_MAC_ADDR_DW0</dfn>		0x1008</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/RT2860_MAC_ADDR_DW1" data-ref="_M/RT2860_MAC_ADDR_DW1">RT2860_MAC_ADDR_DW1</dfn>		0x100c</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/RT2860_MAC_BSSID_DW0" data-ref="_M/RT2860_MAC_BSSID_DW0">RT2860_MAC_BSSID_DW0</dfn>		0x1010</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/RT2860_MAC_BSSID_DW1" data-ref="_M/RT2860_MAC_BSSID_DW1">RT2860_MAC_BSSID_DW1</dfn>		0x1014</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/RT2860_MAX_LEN_CFG" data-ref="_M/RT2860_MAX_LEN_CFG">RT2860_MAX_LEN_CFG</dfn>		0x1018</u></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/RT2860_BBP_CSR_CFG" data-ref="_M/RT2860_BBP_CSR_CFG">RT2860_BBP_CSR_CFG</dfn>		0x101c</u></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/RT2860_RF_CSR_CFG0" data-ref="_M/RT2860_RF_CSR_CFG0">RT2860_RF_CSR_CFG0</dfn>		0x1020</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/RT2860_RF_CSR_CFG1" data-ref="_M/RT2860_RF_CSR_CFG1">RT2860_RF_CSR_CFG1</dfn>		0x1024</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/RT2860_RF_CSR_CFG2" data-ref="_M/RT2860_RF_CSR_CFG2">RT2860_RF_CSR_CFG2</dfn>		0x1028</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/RT2860_LED_CFG" data-ref="_M/RT2860_LED_CFG">RT2860_LED_CFG</dfn>			0x102c</u></td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td><i>/* undocumented registers */</i></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/RT2860_DEBUG" data-ref="_M/RT2860_DEBUG">RT2860_DEBUG</dfn>			0x10f4</u></td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td><i>/* MAC Timing control registers */</i></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/RT2860_XIFS_TIME_CFG" data-ref="_M/RT2860_XIFS_TIME_CFG">RT2860_XIFS_TIME_CFG</dfn>		0x1100</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/RT2860_BKOFF_SLOT_CFG" data-ref="_M/RT2860_BKOFF_SLOT_CFG">RT2860_BKOFF_SLOT_CFG</dfn>		0x1104</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/RT2860_NAV_TIME_CFG" data-ref="_M/RT2860_NAV_TIME_CFG">RT2860_NAV_TIME_CFG</dfn>		0x1108</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/RT2860_CH_TIME_CFG" data-ref="_M/RT2860_CH_TIME_CFG">RT2860_CH_TIME_CFG</dfn>		0x110c</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/RT2860_PBF_LIFE_TIMER" data-ref="_M/RT2860_PBF_LIFE_TIMER">RT2860_PBF_LIFE_TIMER</dfn>		0x1110</u></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/RT2860_BCN_TIME_CFG" data-ref="_M/RT2860_BCN_TIME_CFG">RT2860_BCN_TIME_CFG</dfn>		0x1114</u></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/RT2860_TBTT_SYNC_CFG" data-ref="_M/RT2860_TBTT_SYNC_CFG">RT2860_TBTT_SYNC_CFG</dfn>		0x1118</u></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/RT2860_TSF_TIMER_DW0" data-ref="_M/RT2860_TSF_TIMER_DW0">RT2860_TSF_TIMER_DW0</dfn>		0x111c</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/RT2860_TSF_TIMER_DW1" data-ref="_M/RT2860_TSF_TIMER_DW1">RT2860_TSF_TIMER_DW1</dfn>		0x1120</u></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/RT2860_TBTT_TIMER" data-ref="_M/RT2860_TBTT_TIMER">RT2860_TBTT_TIMER</dfn>		0x1124</u></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/RT2860_INT_TIMER_CFG" data-ref="_M/RT2860_INT_TIMER_CFG">RT2860_INT_TIMER_CFG</dfn>		0x1128</u></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/RT2860_INT_TIMER_EN" data-ref="_M/RT2860_INT_TIMER_EN">RT2860_INT_TIMER_EN</dfn>		0x112c</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/RT2860_CH_IDLE_TIME" data-ref="_M/RT2860_CH_IDLE_TIME">RT2860_CH_IDLE_TIME</dfn>		0x1130</u></td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td><i>/* MAC Power Save configuration registers */</i></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/RT2860_MAC_STATUS_REG" data-ref="_M/RT2860_MAC_STATUS_REG">RT2860_MAC_STATUS_REG</dfn>		0x1200</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/RT2860_PWR_PIN_CFG" data-ref="_M/RT2860_PWR_PIN_CFG">RT2860_PWR_PIN_CFG</dfn>		0x1204</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/RT2860_AUTO_WAKEUP_CFG" data-ref="_M/RT2860_AUTO_WAKEUP_CFG">RT2860_AUTO_WAKEUP_CFG</dfn>		0x1208</u></td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td><i>/* MAC TX configuration registers */</i></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/RT2860_EDCA_AC_CFG" data-ref="_M/RT2860_EDCA_AC_CFG">RT2860_EDCA_AC_CFG</dfn>(aci)		(0x1300 + (aci) * 4)</u></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/RT2860_EDCA_TID_AC_MAP" data-ref="_M/RT2860_EDCA_TID_AC_MAP">RT2860_EDCA_TID_AC_MAP</dfn>		0x1310</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/RT2860_TX_PWR_CFG" data-ref="_M/RT2860_TX_PWR_CFG">RT2860_TX_PWR_CFG</dfn>(ridx)		(0x1314 + (ridx) * 4)</u></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/RT2860_TX_PIN_CFG" data-ref="_M/RT2860_TX_PIN_CFG">RT2860_TX_PIN_CFG</dfn>		0x1328</u></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/RT2860_TX_BAND_CFG" data-ref="_M/RT2860_TX_BAND_CFG">RT2860_TX_BAND_CFG</dfn>		0x132c</u></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/RT2860_TX_SW_CFG0" data-ref="_M/RT2860_TX_SW_CFG0">RT2860_TX_SW_CFG0</dfn>		0x1330</u></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/RT2860_TX_SW_CFG1" data-ref="_M/RT2860_TX_SW_CFG1">RT2860_TX_SW_CFG1</dfn>		0x1334</u></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/RT2860_TX_SW_CFG2" data-ref="_M/RT2860_TX_SW_CFG2">RT2860_TX_SW_CFG2</dfn>		0x1338</u></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/RT2860_TXOP_THRES_CFG" data-ref="_M/RT2860_TXOP_THRES_CFG">RT2860_TXOP_THRES_CFG</dfn>		0x133c</u></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/RT2860_TXOP_CTRL_CFG" data-ref="_M/RT2860_TXOP_CTRL_CFG">RT2860_TXOP_CTRL_CFG</dfn>		0x1340</u></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/RT2860_TX_RTS_CFG" data-ref="_M/RT2860_TX_RTS_CFG">RT2860_TX_RTS_CFG</dfn>		0x1344</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/RT2860_TX_TIMEOUT_CFG" data-ref="_M/RT2860_TX_TIMEOUT_CFG">RT2860_TX_TIMEOUT_CFG</dfn>		0x1348</u></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/RT2860_TX_RTY_CFG" data-ref="_M/RT2860_TX_RTY_CFG">RT2860_TX_RTY_CFG</dfn>		0x134c</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/RT2860_TX_LINK_CFG" data-ref="_M/RT2860_TX_LINK_CFG">RT2860_TX_LINK_CFG</dfn>		0x1350</u></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/RT2860_HT_FBK_CFG0" data-ref="_M/RT2860_HT_FBK_CFG0">RT2860_HT_FBK_CFG0</dfn>		0x1354</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/RT2860_HT_FBK_CFG1" data-ref="_M/RT2860_HT_FBK_CFG1">RT2860_HT_FBK_CFG1</dfn>		0x1358</u></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/RT2860_LG_FBK_CFG0" data-ref="_M/RT2860_LG_FBK_CFG0">RT2860_LG_FBK_CFG0</dfn>		0x135c</u></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/RT2860_LG_FBK_CFG1" data-ref="_M/RT2860_LG_FBK_CFG1">RT2860_LG_FBK_CFG1</dfn>		0x1360</u></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/RT2860_CCK_PROT_CFG" data-ref="_M/RT2860_CCK_PROT_CFG">RT2860_CCK_PROT_CFG</dfn>		0x1364</u></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/RT2860_OFDM_PROT_CFG" data-ref="_M/RT2860_OFDM_PROT_CFG">RT2860_OFDM_PROT_CFG</dfn>		0x1368</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/RT2860_MM20_PROT_CFG" data-ref="_M/RT2860_MM20_PROT_CFG">RT2860_MM20_PROT_CFG</dfn>		0x136c</u></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/RT2860_MM40_PROT_CFG" data-ref="_M/RT2860_MM40_PROT_CFG">RT2860_MM40_PROT_CFG</dfn>		0x1370</u></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/RT2860_GF20_PROT_CFG" data-ref="_M/RT2860_GF20_PROT_CFG">RT2860_GF20_PROT_CFG</dfn>		0x1374</u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/RT2860_GF40_PROT_CFG" data-ref="_M/RT2860_GF40_PROT_CFG">RT2860_GF40_PROT_CFG</dfn>		0x1378</u></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/RT2860_EXP_CTS_TIME" data-ref="_M/RT2860_EXP_CTS_TIME">RT2860_EXP_CTS_TIME</dfn>		0x137c</u></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/RT2860_EXP_ACK_TIME" data-ref="_M/RT2860_EXP_ACK_TIME">RT2860_EXP_ACK_TIME</dfn>		0x1380</u></td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td><i>/* MAC RX configuration registers */</i></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/RT2860_RX_FILTR_CFG" data-ref="_M/RT2860_RX_FILTR_CFG">RT2860_RX_FILTR_CFG</dfn>		0x1400</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/RT2860_AUTO_RSP_CFG" data-ref="_M/RT2860_AUTO_RSP_CFG">RT2860_AUTO_RSP_CFG</dfn>		0x1404</u></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/RT2860_LEGACY_BASIC_RATE" data-ref="_M/RT2860_LEGACY_BASIC_RATE">RT2860_LEGACY_BASIC_RATE</dfn>	0x1408</u></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/RT2860_HT_BASIC_RATE" data-ref="_M/RT2860_HT_BASIC_RATE">RT2860_HT_BASIC_RATE</dfn>		0x140c</u></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/RT2860_HT_CTRL_CFG" data-ref="_M/RT2860_HT_CTRL_CFG">RT2860_HT_CTRL_CFG</dfn>		0x1410</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/RT2860_SIFS_COST_CFG" data-ref="_M/RT2860_SIFS_COST_CFG">RT2860_SIFS_COST_CFG</dfn>		0x1414</u></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/RT2860_RX_PARSER_CFG" data-ref="_M/RT2860_RX_PARSER_CFG">RT2860_RX_PARSER_CFG</dfn>		0x1418</u></td></tr>
<tr><th id="163">163</th><td></td></tr>
<tr><th id="164">164</th><td><i>/* MAC Security configuration registers */</i></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/RT2860_TX_SEC_CNT0" data-ref="_M/RT2860_TX_SEC_CNT0">RT2860_TX_SEC_CNT0</dfn>		0x1500</u></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/RT2860_RX_SEC_CNT0" data-ref="_M/RT2860_RX_SEC_CNT0">RT2860_RX_SEC_CNT0</dfn>		0x1504</u></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/RT2860_CCMP_FC_MUTE" data-ref="_M/RT2860_CCMP_FC_MUTE">RT2860_CCMP_FC_MUTE</dfn>		0x1508</u></td></tr>
<tr><th id="168">168</th><td></td></tr>
<tr><th id="169">169</th><td><i>/* MAC HCCA/PSMP configuration registers */</i></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/RT2860_TXOP_HLDR_ADDR0" data-ref="_M/RT2860_TXOP_HLDR_ADDR0">RT2860_TXOP_HLDR_ADDR0</dfn>		0x1600</u></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/RT2860_TXOP_HLDR_ADDR1" data-ref="_M/RT2860_TXOP_HLDR_ADDR1">RT2860_TXOP_HLDR_ADDR1</dfn>		0x1604</u></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/RT2860_TXOP_HLDR_ET" data-ref="_M/RT2860_TXOP_HLDR_ET">RT2860_TXOP_HLDR_ET</dfn>		0x1608</u></td></tr>
<tr><th id="173">173</th><td><u>#define <dfn class="macro" id="_M/RT2860_QOS_CFPOLL_RA_DW0" data-ref="_M/RT2860_QOS_CFPOLL_RA_DW0">RT2860_QOS_CFPOLL_RA_DW0</dfn>	0x160c</u></td></tr>
<tr><th id="174">174</th><td><u>#define <dfn class="macro" id="_M/RT2860_QOS_CFPOLL_A1_DW1" data-ref="_M/RT2860_QOS_CFPOLL_A1_DW1">RT2860_QOS_CFPOLL_A1_DW1</dfn>	0x1610</u></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/RT2860_QOS_CFPOLL_QC" data-ref="_M/RT2860_QOS_CFPOLL_QC">RT2860_QOS_CFPOLL_QC</dfn>		0x1614</u></td></tr>
<tr><th id="176">176</th><td></td></tr>
<tr><th id="177">177</th><td><i>/* MAC Statistics Counters */</i></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/RT2860_RX_STA_CNT0" data-ref="_M/RT2860_RX_STA_CNT0">RT2860_RX_STA_CNT0</dfn>		0x1700</u></td></tr>
<tr><th id="179">179</th><td><u>#define <dfn class="macro" id="_M/RT2860_RX_STA_CNT1" data-ref="_M/RT2860_RX_STA_CNT1">RT2860_RX_STA_CNT1</dfn>		0x1704</u></td></tr>
<tr><th id="180">180</th><td><u>#define <dfn class="macro" id="_M/RT2860_RX_STA_CNT2" data-ref="_M/RT2860_RX_STA_CNT2">RT2860_RX_STA_CNT2</dfn>		0x1708</u></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/RT2860_TX_STA_CNT0" data-ref="_M/RT2860_TX_STA_CNT0">RT2860_TX_STA_CNT0</dfn>		0x170c</u></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/RT2860_TX_STA_CNT1" data-ref="_M/RT2860_TX_STA_CNT1">RT2860_TX_STA_CNT1</dfn>		0x1710</u></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/RT2860_TX_STA_CNT2" data-ref="_M/RT2860_TX_STA_CNT2">RT2860_TX_STA_CNT2</dfn>		0x1714</u></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/RT2860_TX_STAT_FIFO" data-ref="_M/RT2860_TX_STAT_FIFO">RT2860_TX_STAT_FIFO</dfn>		0x1718</u></td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td><i>/* RX WCID search table */</i></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/RT2860_WCID_ENTRY" data-ref="_M/RT2860_WCID_ENTRY">RT2860_WCID_ENTRY</dfn>(wcid)		(0x1800 + (wcid) * 8)</u></td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td><u>#define <dfn class="macro" id="_M/RT2860_FW_BASE" data-ref="_M/RT2860_FW_BASE">RT2860_FW_BASE</dfn>			0x2000</u></td></tr>
<tr><th id="190">190</th><td><u>#define <dfn class="macro" id="_M/RT2870_FW_BASE" data-ref="_M/RT2870_FW_BASE">RT2870_FW_BASE</dfn>			0x3000</u></td></tr>
<tr><th id="191">191</th><td></td></tr>
<tr><th id="192">192</th><td><i>/* Pair-wise key table */</i></td></tr>
<tr><th id="193">193</th><td><u>#define <dfn class="macro" id="_M/RT2860_PKEY" data-ref="_M/RT2860_PKEY">RT2860_PKEY</dfn>(wcid)		(0x4000 + (wcid) * 32)</u></td></tr>
<tr><th id="194">194</th><td></td></tr>
<tr><th id="195">195</th><td><i>/* IV/EIV table */</i></td></tr>
<tr><th id="196">196</th><td><u>#define <dfn class="macro" id="_M/RT2860_IVEIV" data-ref="_M/RT2860_IVEIV">RT2860_IVEIV</dfn>(wcid)		(0x6000 + (wcid) * 8)</u></td></tr>
<tr><th id="197">197</th><td></td></tr>
<tr><th id="198">198</th><td><i>/* WCID attribute table */</i></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/RT2860_WCID_ATTR" data-ref="_M/RT2860_WCID_ATTR">RT2860_WCID_ATTR</dfn>(wcid)		(0x6800 + (wcid) * 4)</u></td></tr>
<tr><th id="200">200</th><td></td></tr>
<tr><th id="201">201</th><td><i>/* Shared Key Table */</i></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/RT2860_SKEY" data-ref="_M/RT2860_SKEY">RT2860_SKEY</dfn>(vap, kidx)		(0x6c00 + (vap) * 128 + (kidx) * 32)</u></td></tr>
<tr><th id="203">203</th><td></td></tr>
<tr><th id="204">204</th><td><i>/* Shared Key Mode */</i></td></tr>
<tr><th id="205">205</th><td><u>#define <dfn class="macro" id="_M/RT2860_SKEY_MODE_0_7" data-ref="_M/RT2860_SKEY_MODE_0_7">RT2860_SKEY_MODE_0_7</dfn>		0x7000</u></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/RT2860_SKEY_MODE_8_15" data-ref="_M/RT2860_SKEY_MODE_8_15">RT2860_SKEY_MODE_8_15</dfn>		0x7004</u></td></tr>
<tr><th id="207">207</th><td><u>#define <dfn class="macro" id="_M/RT2860_SKEY_MODE_16_23" data-ref="_M/RT2860_SKEY_MODE_16_23">RT2860_SKEY_MODE_16_23</dfn>		0x7008</u></td></tr>
<tr><th id="208">208</th><td><u>#define <dfn class="macro" id="_M/RT2860_SKEY_MODE_24_31" data-ref="_M/RT2860_SKEY_MODE_24_31">RT2860_SKEY_MODE_24_31</dfn>		0x700c</u></td></tr>
<tr><th id="209">209</th><td></td></tr>
<tr><th id="210">210</th><td><i>/* Shared Memory between MCU and host */</i></td></tr>
<tr><th id="211">211</th><td><u>#define <dfn class="macro" id="_M/RT2860_H2M_MAILBOX" data-ref="_M/RT2860_H2M_MAILBOX">RT2860_H2M_MAILBOX</dfn>		0x7010</u></td></tr>
<tr><th id="212">212</th><td><u>#define <dfn class="macro" id="_M/RT2860_H2M_MAILBOX_CID" data-ref="_M/RT2860_H2M_MAILBOX_CID">RT2860_H2M_MAILBOX_CID</dfn>		0x7014</u></td></tr>
<tr><th id="213">213</th><td><u>#define <dfn class="macro" id="_M/RT2860_H2M_MAILBOX_STATUS" data-ref="_M/RT2860_H2M_MAILBOX_STATUS">RT2860_H2M_MAILBOX_STATUS</dfn>	0x701c</u></td></tr>
<tr><th id="214">214</th><td><u>#define <dfn class="macro" id="_M/RT2860_H2M_INTSRC" data-ref="_M/RT2860_H2M_INTSRC">RT2860_H2M_INTSRC</dfn>		0x7024</u></td></tr>
<tr><th id="215">215</th><td><u>#define <dfn class="macro" id="_M/RT2860_H2M_BBPAGENT" data-ref="_M/RT2860_H2M_BBPAGENT">RT2860_H2M_BBPAGENT</dfn>		0x7028</u></td></tr>
<tr><th id="216">216</th><td><u>#define <dfn class="macro" id="_M/RT2860_BCN_BASE" data-ref="_M/RT2860_BCN_BASE">RT2860_BCN_BASE</dfn>(vap)		(0x7800 + (vap) * 512)</u></td></tr>
<tr><th id="217">217</th><td></td></tr>
<tr><th id="218">218</th><td></td></tr>
<tr><th id="219">219</th><td><i>/* possible flags for RT2860_PCI_CFG */</i></td></tr>
<tr><th id="220">220</th><td><u>#define <dfn class="macro" id="_M/RT2860_PCI_CFG_USB" data-ref="_M/RT2860_PCI_CFG_USB">RT2860_PCI_CFG_USB</dfn>	(1U &lt;&lt; 17)</u></td></tr>
<tr><th id="221">221</th><td><u>#define <dfn class="macro" id="_M/RT2860_PCI_CFG_PCI" data-ref="_M/RT2860_PCI_CFG_PCI">RT2860_PCI_CFG_PCI</dfn>	(1U &lt;&lt; 16)</u></td></tr>
<tr><th id="222">222</th><td></td></tr>
<tr><th id="223">223</th><td><i>/* possible flags for register RT2860_PCI_EECTRL */</i></td></tr>
<tr><th id="224">224</th><td><u>#define <dfn class="macro" id="_M/RT2860_C" data-ref="_M/RT2860_C">RT2860_C</dfn>	(1U &lt;&lt; 0)</u></td></tr>
<tr><th id="225">225</th><td><u>#define <dfn class="macro" id="_M/RT2860_S" data-ref="_M/RT2860_S">RT2860_S</dfn>	(1U &lt;&lt; 1)</u></td></tr>
<tr><th id="226">226</th><td><u>#define <dfn class="macro" id="_M/RT2860_D" data-ref="_M/RT2860_D">RT2860_D</dfn>	(1U &lt;&lt; 2)</u></td></tr>
<tr><th id="227">227</th><td><u>#define <dfn class="macro" id="_M/RT2860_SHIFT_D" data-ref="_M/RT2860_SHIFT_D">RT2860_SHIFT_D</dfn>	2</u></td></tr>
<tr><th id="228">228</th><td><u>#define <dfn class="macro" id="_M/RT2860_Q" data-ref="_M/RT2860_Q">RT2860_Q</dfn>	(1U &lt;&lt; 3)</u></td></tr>
<tr><th id="229">229</th><td><u>#define <dfn class="macro" id="_M/RT2860_SHIFT_Q" data-ref="_M/RT2860_SHIFT_Q">RT2860_SHIFT_Q</dfn>	3</u></td></tr>
<tr><th id="230">230</th><td></td></tr>
<tr><th id="231">231</th><td><i>/* possible flags for registers INT_STATUS/INT_MASK */</i></td></tr>
<tr><th id="232">232</th><td><u>#define <dfn class="macro" id="_M/RT2860_TX_COHERENT" data-ref="_M/RT2860_TX_COHERENT">RT2860_TX_COHERENT</dfn>	(1U &lt;&lt; 17)</u></td></tr>
<tr><th id="233">233</th><td><u>#define <dfn class="macro" id="_M/RT2860_RX_COHERENT" data-ref="_M/RT2860_RX_COHERENT">RT2860_RX_COHERENT</dfn>	(1U &lt;&lt; 16)</u></td></tr>
<tr><th id="234">234</th><td><u>#define <dfn class="macro" id="_M/RT2860_MAC_INT_4" data-ref="_M/RT2860_MAC_INT_4">RT2860_MAC_INT_4</dfn>	(1U &lt;&lt; 15)</u></td></tr>
<tr><th id="235">235</th><td><u>#define <dfn class="macro" id="_M/RT2860_MAC_INT_3" data-ref="_M/RT2860_MAC_INT_3">RT2860_MAC_INT_3</dfn>	(1U &lt;&lt; 14)</u></td></tr>
<tr><th id="236">236</th><td><u>#define <dfn class="macro" id="_M/RT2860_MAC_INT_2" data-ref="_M/RT2860_MAC_INT_2">RT2860_MAC_INT_2</dfn>	(1U &lt;&lt; 13)</u></td></tr>
<tr><th id="237">237</th><td><u>#define <dfn class="macro" id="_M/RT2860_MAC_INT_1" data-ref="_M/RT2860_MAC_INT_1">RT2860_MAC_INT_1</dfn>	(1U &lt;&lt; 12)</u></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/RT2860_MAC_INT_0" data-ref="_M/RT2860_MAC_INT_0">RT2860_MAC_INT_0</dfn>	(1U &lt;&lt; 11)</u></td></tr>
<tr><th id="239">239</th><td><u>#define <dfn class="macro" id="_M/RT2860_TX_RX_COHERENT" data-ref="_M/RT2860_TX_RX_COHERENT">RT2860_TX_RX_COHERENT</dfn>	(1U &lt;&lt; 10)</u></td></tr>
<tr><th id="240">240</th><td><u>#define <dfn class="macro" id="_M/RT2860_MCU_CMD_INT" data-ref="_M/RT2860_MCU_CMD_INT">RT2860_MCU_CMD_INT</dfn>	(1U &lt;&lt;  9)</u></td></tr>
<tr><th id="241">241</th><td><u>#define <dfn class="macro" id="_M/RT2860_TX_DONE_INT5" data-ref="_M/RT2860_TX_DONE_INT5">RT2860_TX_DONE_INT5</dfn>	(1U &lt;&lt;  8)</u></td></tr>
<tr><th id="242">242</th><td><u>#define <dfn class="macro" id="_M/RT2860_TX_DONE_INT4" data-ref="_M/RT2860_TX_DONE_INT4">RT2860_TX_DONE_INT4</dfn>	(1U &lt;&lt;  7)</u></td></tr>
<tr><th id="243">243</th><td><u>#define <dfn class="macro" id="_M/RT2860_TX_DONE_INT3" data-ref="_M/RT2860_TX_DONE_INT3">RT2860_TX_DONE_INT3</dfn>	(1U &lt;&lt;  6)</u></td></tr>
<tr><th id="244">244</th><td><u>#define <dfn class="macro" id="_M/RT2860_TX_DONE_INT2" data-ref="_M/RT2860_TX_DONE_INT2">RT2860_TX_DONE_INT2</dfn>	(1U &lt;&lt;  5)</u></td></tr>
<tr><th id="245">245</th><td><u>#define <dfn class="macro" id="_M/RT2860_TX_DONE_INT1" data-ref="_M/RT2860_TX_DONE_INT1">RT2860_TX_DONE_INT1</dfn>	(1U &lt;&lt;  4)</u></td></tr>
<tr><th id="246">246</th><td><u>#define <dfn class="macro" id="_M/RT2860_TX_DONE_INT0" data-ref="_M/RT2860_TX_DONE_INT0">RT2860_TX_DONE_INT0</dfn>	(1U &lt;&lt;  3)</u></td></tr>
<tr><th id="247">247</th><td><u>#define <dfn class="macro" id="_M/RT2860_RX_DONE_INT" data-ref="_M/RT2860_RX_DONE_INT">RT2860_RX_DONE_INT</dfn>	(1U &lt;&lt;  2)</u></td></tr>
<tr><th id="248">248</th><td><u>#define <dfn class="macro" id="_M/RT2860_TX_DLY_INT" data-ref="_M/RT2860_TX_DLY_INT">RT2860_TX_DLY_INT</dfn>	(1U &lt;&lt;  1)</u></td></tr>
<tr><th id="249">249</th><td><u>#define <dfn class="macro" id="_M/RT2860_RX_DLY_INT" data-ref="_M/RT2860_RX_DLY_INT">RT2860_RX_DLY_INT</dfn>	(1U &lt;&lt;  0)</u></td></tr>
<tr><th id="250">250</th><td></td></tr>
<tr><th id="251">251</th><td><i>/* possible flags for register WPDMA_GLO_CFG */</i></td></tr>
<tr><th id="252">252</th><td><u>#define <dfn class="macro" id="_M/RT2860_HDR_SEG_LEN_SHIFT" data-ref="_M/RT2860_HDR_SEG_LEN_SHIFT">RT2860_HDR_SEG_LEN_SHIFT</dfn>	8</u></td></tr>
<tr><th id="253">253</th><td><u>#define <dfn class="macro" id="_M/RT2860_BIG_ENDIAN" data-ref="_M/RT2860_BIG_ENDIAN">RT2860_BIG_ENDIAN</dfn>		(1U &lt;&lt; 7)</u></td></tr>
<tr><th id="254">254</th><td><u>#define <dfn class="macro" id="_M/RT2860_TX_WB_DDONE" data-ref="_M/RT2860_TX_WB_DDONE">RT2860_TX_WB_DDONE</dfn>		(1U &lt;&lt; 6)</u></td></tr>
<tr><th id="255">255</th><td><u>#define <dfn class="macro" id="_M/RT2860_WPDMA_BT_SIZE_SHIFT" data-ref="_M/RT2860_WPDMA_BT_SIZE_SHIFT">RT2860_WPDMA_BT_SIZE_SHIFT</dfn>	4</u></td></tr>
<tr><th id="256">256</th><td><u>#define <dfn class="macro" id="_M/RT2860_WPDMA_BT_SIZE16" data-ref="_M/RT2860_WPDMA_BT_SIZE16">RT2860_WPDMA_BT_SIZE16</dfn>		0</u></td></tr>
<tr><th id="257">257</th><td><u>#define <dfn class="macro" id="_M/RT2860_WPDMA_BT_SIZE32" data-ref="_M/RT2860_WPDMA_BT_SIZE32">RT2860_WPDMA_BT_SIZE32</dfn>		1</u></td></tr>
<tr><th id="258">258</th><td><u>#define <dfn class="macro" id="_M/RT2860_WPDMA_BT_SIZE64" data-ref="_M/RT2860_WPDMA_BT_SIZE64">RT2860_WPDMA_BT_SIZE64</dfn>		2</u></td></tr>
<tr><th id="259">259</th><td><u>#define <dfn class="macro" id="_M/RT2860_WPDMA_BT_SIZE128" data-ref="_M/RT2860_WPDMA_BT_SIZE128">RT2860_WPDMA_BT_SIZE128</dfn>		3</u></td></tr>
<tr><th id="260">260</th><td><u>#define <dfn class="macro" id="_M/RT2860_RX_DMA_BUSY" data-ref="_M/RT2860_RX_DMA_BUSY">RT2860_RX_DMA_BUSY</dfn>		(1U &lt;&lt; 3)</u></td></tr>
<tr><th id="261">261</th><td><u>#define <dfn class="macro" id="_M/RT2860_RX_DMA_EN" data-ref="_M/RT2860_RX_DMA_EN">RT2860_RX_DMA_EN</dfn>		(1U &lt;&lt; 2)</u></td></tr>
<tr><th id="262">262</th><td><u>#define <dfn class="macro" id="_M/RT2860_TX_DMA_BUSY" data-ref="_M/RT2860_TX_DMA_BUSY">RT2860_TX_DMA_BUSY</dfn>		(1U &lt;&lt; 1)</u></td></tr>
<tr><th id="263">263</th><td><u>#define <dfn class="macro" id="_M/RT2860_TX_DMA_EN" data-ref="_M/RT2860_TX_DMA_EN">RT2860_TX_DMA_EN</dfn>		(1U &lt;&lt; 0)</u></td></tr>
<tr><th id="264">264</th><td></td></tr>
<tr><th id="265">265</th><td><i>/* flags for register WPDMA_RST_IDX */</i></td></tr>
<tr><th id="266">266</th><td><u>#define <dfn class="macro" id="_M/RT2860_RST_DRX_IDX0" data-ref="_M/RT2860_RST_DRX_IDX0">RT2860_RST_DRX_IDX0</dfn>		(1U &lt;&lt; 16)</u></td></tr>
<tr><th id="267">267</th><td><u>#define <dfn class="macro" id="_M/RT2860_RST_DTX_IDX5" data-ref="_M/RT2860_RST_DTX_IDX5">RT2860_RST_DTX_IDX5</dfn>		(1U &lt;&lt;  5)</u></td></tr>
<tr><th id="268">268</th><td><u>#define <dfn class="macro" id="_M/RT2860_RST_DTX_IDX4" data-ref="_M/RT2860_RST_DTX_IDX4">RT2860_RST_DTX_IDX4</dfn>		(1U &lt;&lt;  4)</u></td></tr>
<tr><th id="269">269</th><td><u>#define <dfn class="macro" id="_M/RT2860_RST_DTX_IDX3" data-ref="_M/RT2860_RST_DTX_IDX3">RT2860_RST_DTX_IDX3</dfn>		(1U &lt;&lt;  3)</u></td></tr>
<tr><th id="270">270</th><td><u>#define <dfn class="macro" id="_M/RT2860_RST_DTX_IDX2" data-ref="_M/RT2860_RST_DTX_IDX2">RT2860_RST_DTX_IDX2</dfn>		(1U &lt;&lt;  2)</u></td></tr>
<tr><th id="271">271</th><td><u>#define <dfn class="macro" id="_M/RT2860_RST_DTX_IDX1" data-ref="_M/RT2860_RST_DTX_IDX1">RT2860_RST_DTX_IDX1</dfn>		(1U &lt;&lt;  1)</u></td></tr>
<tr><th id="272">272</th><td><u>#define <dfn class="macro" id="_M/RT2860_RST_DTX_IDX0" data-ref="_M/RT2860_RST_DTX_IDX0">RT2860_RST_DTX_IDX0</dfn>		(1U &lt;&lt;  0)</u></td></tr>
<tr><th id="273">273</th><td></td></tr>
<tr><th id="274">274</th><td><i>/* possible flags for register DELAY_INT_CFG */</i></td></tr>
<tr><th id="275">275</th><td><u>#define <dfn class="macro" id="_M/RT2860_TXDLY_INT_EN" data-ref="_M/RT2860_TXDLY_INT_EN">RT2860_TXDLY_INT_EN</dfn>		(1U &lt;&lt; 31)</u></td></tr>
<tr><th id="276">276</th><td><u>#define <dfn class="macro" id="_M/RT2860_TXMAX_PINT_SHIFT" data-ref="_M/RT2860_TXMAX_PINT_SHIFT">RT2860_TXMAX_PINT_SHIFT</dfn>		24</u></td></tr>
<tr><th id="277">277</th><td><u>#define <dfn class="macro" id="_M/RT2860_TXMAX_PTIME_SHIFT" data-ref="_M/RT2860_TXMAX_PTIME_SHIFT">RT2860_TXMAX_PTIME_SHIFT</dfn>	16</u></td></tr>
<tr><th id="278">278</th><td><u>#define <dfn class="macro" id="_M/RT2860_RXDLY_INT_EN" data-ref="_M/RT2860_RXDLY_INT_EN">RT2860_RXDLY_INT_EN</dfn>		(1U &lt;&lt; 15)</u></td></tr>
<tr><th id="279">279</th><td><u>#define <dfn class="macro" id="_M/RT2860_RXMAX_PINT_SHIFT" data-ref="_M/RT2860_RXMAX_PINT_SHIFT">RT2860_RXMAX_PINT_SHIFT</dfn>		8</u></td></tr>
<tr><th id="280">280</th><td><u>#define <dfn class="macro" id="_M/RT2860_RXMAX_PTIME_SHIFT" data-ref="_M/RT2860_RXMAX_PTIME_SHIFT">RT2860_RXMAX_PTIME_SHIFT</dfn>	0</u></td></tr>
<tr><th id="281">281</th><td></td></tr>
<tr><th id="282">282</th><td><i>/* possible flags for register GPIO_CTRL */</i></td></tr>
<tr><th id="283">283</th><td><u>#define <dfn class="macro" id="_M/RT2860_GPIO_D_SHIFT" data-ref="_M/RT2860_GPIO_D_SHIFT">RT2860_GPIO_D_SHIFT</dfn>	8</u></td></tr>
<tr><th id="284">284</th><td><u>#define <dfn class="macro" id="_M/RT2860_GPIO_O_SHIFT" data-ref="_M/RT2860_GPIO_O_SHIFT">RT2860_GPIO_O_SHIFT</dfn>	0</u></td></tr>
<tr><th id="285">285</th><td></td></tr>
<tr><th id="286">286</th><td><i>/* possible flags for register USB_DMA_CFG */</i></td></tr>
<tr><th id="287">287</th><td><u>#define <dfn class="macro" id="_M/RT2860_USB_TX_BUSY" data-ref="_M/RT2860_USB_TX_BUSY">RT2860_USB_TX_BUSY</dfn>		(1U &lt;&lt; 31)</u></td></tr>
<tr><th id="288">288</th><td><u>#define <dfn class="macro" id="_M/RT2860_USB_RX_BUSY" data-ref="_M/RT2860_USB_RX_BUSY">RT2860_USB_RX_BUSY</dfn>		(1U &lt;&lt; 30)</u></td></tr>
<tr><th id="289">289</th><td><u>#define <dfn class="macro" id="_M/RT2860_USB_EPOUT_VLD_SHIFT" data-ref="_M/RT2860_USB_EPOUT_VLD_SHIFT">RT2860_USB_EPOUT_VLD_SHIFT</dfn>	24</u></td></tr>
<tr><th id="290">290</th><td><u>#define <dfn class="macro" id="_M/RT2860_USB_TX_EN" data-ref="_M/RT2860_USB_TX_EN">RT2860_USB_TX_EN</dfn>		(1U &lt;&lt; 23)</u></td></tr>
<tr><th id="291">291</th><td><u>#define <dfn class="macro" id="_M/RT2860_USB_RX_EN" data-ref="_M/RT2860_USB_RX_EN">RT2860_USB_RX_EN</dfn>		(1U &lt;&lt; 22)</u></td></tr>
<tr><th id="292">292</th><td><u>#define <dfn class="macro" id="_M/RT2860_USB_RX_AGG_EN" data-ref="_M/RT2860_USB_RX_AGG_EN">RT2860_USB_RX_AGG_EN</dfn>		(1U &lt;&lt; 21)</u></td></tr>
<tr><th id="293">293</th><td><u>#define <dfn class="macro" id="_M/RT2860_USB_TXOP_HALT" data-ref="_M/RT2860_USB_TXOP_HALT">RT2860_USB_TXOP_HALT</dfn>		(1U &lt;&lt; 20)</u></td></tr>
<tr><th id="294">294</th><td><u>#define <dfn class="macro" id="_M/RT2860_USB_TX_CLEAR" data-ref="_M/RT2860_USB_TX_CLEAR">RT2860_USB_TX_CLEAR</dfn>		(1U &lt;&lt; 19)</u></td></tr>
<tr><th id="295">295</th><td><u>#define <dfn class="macro" id="_M/RT2860_USB_PHY_WD_EN" data-ref="_M/RT2860_USB_PHY_WD_EN">RT2860_USB_PHY_WD_EN</dfn>		(1U &lt;&lt; 16)</u></td></tr>
<tr><th id="296">296</th><td><u>#define <dfn class="macro" id="_M/RT2860_USB_PHY_MAN_RST" data-ref="_M/RT2860_USB_PHY_MAN_RST">RT2860_USB_PHY_MAN_RST</dfn>		(1U &lt;&lt; 15)</u></td></tr>
<tr><th id="297">297</th><td><u>#define <dfn class="macro" id="_M/RT2860_USB_RX_AGG_LMT" data-ref="_M/RT2860_USB_RX_AGG_LMT">RT2860_USB_RX_AGG_LMT</dfn>(x)	((x) &lt;&lt; 8)	/* in unit of 1KB */</u></td></tr>
<tr><th id="298">298</th><td><u>#define <dfn class="macro" id="_M/RT2860_USB_RX_AGG_TO" data-ref="_M/RT2860_USB_RX_AGG_TO">RT2860_USB_RX_AGG_TO</dfn>(x)		((x) &amp; 0xff)	/* in unit of 33ns */</u></td></tr>
<tr><th id="299">299</th><td></td></tr>
<tr><th id="300">300</th><td><i>/* possible flags for register US_CYC_CNT */</i></td></tr>
<tr><th id="301">301</th><td><u>#define <dfn class="macro" id="_M/RT2860_TEST_EN" data-ref="_M/RT2860_TEST_EN">RT2860_TEST_EN</dfn>		(1U &lt;&lt; 24)</u></td></tr>
<tr><th id="302">302</th><td><u>#define <dfn class="macro" id="_M/RT2860_TEST_SEL_SHIFT" data-ref="_M/RT2860_TEST_SEL_SHIFT">RT2860_TEST_SEL_SHIFT</dfn>	16</u></td></tr>
<tr><th id="303">303</th><td><u>#define <dfn class="macro" id="_M/RT2860_BT_MODE_EN" data-ref="_M/RT2860_BT_MODE_EN">RT2860_BT_MODE_EN</dfn>	(1U &lt;&lt;  8)</u></td></tr>
<tr><th id="304">304</th><td><u>#define <dfn class="macro" id="_M/RT2860_US_CYC_CNT_SHIFT" data-ref="_M/RT2860_US_CYC_CNT_SHIFT">RT2860_US_CYC_CNT_SHIFT</dfn>	0</u></td></tr>
<tr><th id="305">305</th><td></td></tr>
<tr><th id="306">306</th><td><i>/* possible flags for register SYS_CTRL */</i></td></tr>
<tr><th id="307">307</th><td><u>#define <dfn class="macro" id="_M/RT2860_HST_PM_SEL" data-ref="_M/RT2860_HST_PM_SEL">RT2860_HST_PM_SEL</dfn>	(1U &lt;&lt; 16)</u></td></tr>
<tr><th id="308">308</th><td><u>#define <dfn class="macro" id="_M/RT2860_CAP_MODE" data-ref="_M/RT2860_CAP_MODE">RT2860_CAP_MODE</dfn>		(1U &lt;&lt; 14)</u></td></tr>
<tr><th id="309">309</th><td><u>#define <dfn class="macro" id="_M/RT2860_PME_OEN" data-ref="_M/RT2860_PME_OEN">RT2860_PME_OEN</dfn>		(1U &lt;&lt; 13)</u></td></tr>
<tr><th id="310">310</th><td><u>#define <dfn class="macro" id="_M/RT2860_CLKSELECT" data-ref="_M/RT2860_CLKSELECT">RT2860_CLKSELECT</dfn>	(1U &lt;&lt; 12)</u></td></tr>
<tr><th id="311">311</th><td><u>#define <dfn class="macro" id="_M/RT2860_PBF_CLK_EN" data-ref="_M/RT2860_PBF_CLK_EN">RT2860_PBF_CLK_EN</dfn>	(1U &lt;&lt; 11)</u></td></tr>
<tr><th id="312">312</th><td><u>#define <dfn class="macro" id="_M/RT2860_MAC_CLK_EN" data-ref="_M/RT2860_MAC_CLK_EN">RT2860_MAC_CLK_EN</dfn>	(1U &lt;&lt; 10)</u></td></tr>
<tr><th id="313">313</th><td><u>#define <dfn class="macro" id="_M/RT2860_DMA_CLK_EN" data-ref="_M/RT2860_DMA_CLK_EN">RT2860_DMA_CLK_EN</dfn>	(1U &lt;&lt;  9)</u></td></tr>
<tr><th id="314">314</th><td><u>#define <dfn class="macro" id="_M/RT2860_MCU_READY" data-ref="_M/RT2860_MCU_READY">RT2860_MCU_READY</dfn>	(1U &lt;&lt;  7)</u></td></tr>
<tr><th id="315">315</th><td><u>#define <dfn class="macro" id="_M/RT2860_ASY_RESET" data-ref="_M/RT2860_ASY_RESET">RT2860_ASY_RESET</dfn>	(1U &lt;&lt;  4)</u></td></tr>
<tr><th id="316">316</th><td><u>#define <dfn class="macro" id="_M/RT2860_PBF_RESET" data-ref="_M/RT2860_PBF_RESET">RT2860_PBF_RESET</dfn>	(1U &lt;&lt;  3)</u></td></tr>
<tr><th id="317">317</th><td><u>#define <dfn class="macro" id="_M/RT2860_MAC_RESET" data-ref="_M/RT2860_MAC_RESET">RT2860_MAC_RESET</dfn>	(1U &lt;&lt;  2)</u></td></tr>
<tr><th id="318">318</th><td><u>#define <dfn class="macro" id="_M/RT2860_DMA_RESET" data-ref="_M/RT2860_DMA_RESET">RT2860_DMA_RESET</dfn>	(1U &lt;&lt;  1)</u></td></tr>
<tr><th id="319">319</th><td><u>#define <dfn class="macro" id="_M/RT2860_MCU_RESET" data-ref="_M/RT2860_MCU_RESET">RT2860_MCU_RESET</dfn>	(1U &lt;&lt;  0)</u></td></tr>
<tr><th id="320">320</th><td></td></tr>
<tr><th id="321">321</th><td><i>/* possible values for register HOST_CMD */</i></td></tr>
<tr><th id="322">322</th><td><u>#define <dfn class="macro" id="_M/RT2860_MCU_CMD_SLEEP" data-ref="_M/RT2860_MCU_CMD_SLEEP">RT2860_MCU_CMD_SLEEP</dfn>	0x30</u></td></tr>
<tr><th id="323">323</th><td><u>#define <dfn class="macro" id="_M/RT2860_MCU_CMD_WAKEUP" data-ref="_M/RT2860_MCU_CMD_WAKEUP">RT2860_MCU_CMD_WAKEUP</dfn>	0x31</u></td></tr>
<tr><th id="324">324</th><td><u>#define <dfn class="macro" id="_M/RT2860_MCU_CMD_LEDS" data-ref="_M/RT2860_MCU_CMD_LEDS">RT2860_MCU_CMD_LEDS</dfn>	0x50</u></td></tr>
<tr><th id="325">325</th><td><u>#define <dfn class="macro" id="_M/RT2860_MCU_CMD_LED_RSSI" data-ref="_M/RT2860_MCU_CMD_LED_RSSI">RT2860_MCU_CMD_LED_RSSI</dfn>	0x51</u></td></tr>
<tr><th id="326">326</th><td><u>#define <dfn class="macro" id="_M/RT2860_MCU_CMD_LED1" data-ref="_M/RT2860_MCU_CMD_LED1">RT2860_MCU_CMD_LED1</dfn>	0x52</u></td></tr>
<tr><th id="327">327</th><td><u>#define <dfn class="macro" id="_M/RT2860_MCU_CMD_LED2" data-ref="_M/RT2860_MCU_CMD_LED2">RT2860_MCU_CMD_LED2</dfn>	0x53</u></td></tr>
<tr><th id="328">328</th><td><u>#define <dfn class="macro" id="_M/RT2860_MCU_CMD_LED3" data-ref="_M/RT2860_MCU_CMD_LED3">RT2860_MCU_CMD_LED3</dfn>	0x54</u></td></tr>
<tr><th id="329">329</th><td><u>#define <dfn class="macro" id="_M/RT2860_MCU_CMD_RFRESET" data-ref="_M/RT2860_MCU_CMD_RFRESET">RT2860_MCU_CMD_RFRESET</dfn>	0x72</u></td></tr>
<tr><th id="330">330</th><td><u>#define <dfn class="macro" id="_M/RT2860_MCU_CMD_ANTSEL" data-ref="_M/RT2860_MCU_CMD_ANTSEL">RT2860_MCU_CMD_ANTSEL</dfn>	0x73</u></td></tr>
<tr><th id="331">331</th><td><u>#define <dfn class="macro" id="_M/RT2860_MCU_CMD_BBP" data-ref="_M/RT2860_MCU_CMD_BBP">RT2860_MCU_CMD_BBP</dfn>	0x80</u></td></tr>
<tr><th id="332">332</th><td><u>#define <dfn class="macro" id="_M/RT2860_MCU_CMD_PSLEVEL" data-ref="_M/RT2860_MCU_CMD_PSLEVEL">RT2860_MCU_CMD_PSLEVEL</dfn>	0x83</u></td></tr>
<tr><th id="333">333</th><td></td></tr>
<tr><th id="334">334</th><td><i>/* possible flags for register PBF_CFG */</i></td></tr>
<tr><th id="335">335</th><td><u>#define <dfn class="macro" id="_M/RT2860_TX1Q_NUM_SHIFT" data-ref="_M/RT2860_TX1Q_NUM_SHIFT">RT2860_TX1Q_NUM_SHIFT</dfn>	21</u></td></tr>
<tr><th id="336">336</th><td><u>#define <dfn class="macro" id="_M/RT2860_TX2Q_NUM_SHIFT" data-ref="_M/RT2860_TX2Q_NUM_SHIFT">RT2860_TX2Q_NUM_SHIFT</dfn>	16</u></td></tr>
<tr><th id="337">337</th><td><u>#define <dfn class="macro" id="_M/RT2860_NULL0_MODE" data-ref="_M/RT2860_NULL0_MODE">RT2860_NULL0_MODE</dfn>	(1U &lt;&lt; 15)</u></td></tr>
<tr><th id="338">338</th><td><u>#define <dfn class="macro" id="_M/RT2860_NULL1_MODE" data-ref="_M/RT2860_NULL1_MODE">RT2860_NULL1_MODE</dfn>	(1U &lt;&lt; 14)</u></td></tr>
<tr><th id="339">339</th><td><u>#define <dfn class="macro" id="_M/RT2860_RX_DROP_MODE" data-ref="_M/RT2860_RX_DROP_MODE">RT2860_RX_DROP_MODE</dfn>	(1U &lt;&lt; 13)</u></td></tr>
<tr><th id="340">340</th><td><u>#define <dfn class="macro" id="_M/RT2860_TX0Q_MANUAL" data-ref="_M/RT2860_TX0Q_MANUAL">RT2860_TX0Q_MANUAL</dfn>	(1U &lt;&lt; 12)</u></td></tr>
<tr><th id="341">341</th><td><u>#define <dfn class="macro" id="_M/RT2860_TX1Q_MANUAL" data-ref="_M/RT2860_TX1Q_MANUAL">RT2860_TX1Q_MANUAL</dfn>	(1U &lt;&lt; 11)</u></td></tr>
<tr><th id="342">342</th><td><u>#define <dfn class="macro" id="_M/RT2860_TX2Q_MANUAL" data-ref="_M/RT2860_TX2Q_MANUAL">RT2860_TX2Q_MANUAL</dfn>	(1U &lt;&lt; 10)</u></td></tr>
<tr><th id="343">343</th><td><u>#define <dfn class="macro" id="_M/RT2860_RX0Q_MANUAL" data-ref="_M/RT2860_RX0Q_MANUAL">RT2860_RX0Q_MANUAL</dfn>	(1U &lt;&lt;  9)</u></td></tr>
<tr><th id="344">344</th><td><u>#define <dfn class="macro" id="_M/RT2860_HCCA_EN" data-ref="_M/RT2860_HCCA_EN">RT2860_HCCA_EN</dfn>		(1U &lt;&lt;  8)</u></td></tr>
<tr><th id="345">345</th><td><u>#define <dfn class="macro" id="_M/RT2860_TX0Q_EN" data-ref="_M/RT2860_TX0Q_EN">RT2860_TX0Q_EN</dfn>		(1U &lt;&lt;  4)</u></td></tr>
<tr><th id="346">346</th><td><u>#define <dfn class="macro" id="_M/RT2860_TX1Q_EN" data-ref="_M/RT2860_TX1Q_EN">RT2860_TX1Q_EN</dfn>		(1U &lt;&lt;  3)</u></td></tr>
<tr><th id="347">347</th><td><u>#define <dfn class="macro" id="_M/RT2860_TX2Q_EN" data-ref="_M/RT2860_TX2Q_EN">RT2860_TX2Q_EN</dfn>		(1U &lt;&lt;  2)</u></td></tr>
<tr><th id="348">348</th><td><u>#define <dfn class="macro" id="_M/RT2860_RX0Q_EN" data-ref="_M/RT2860_RX0Q_EN">RT2860_RX0Q_EN</dfn>		(1U &lt;&lt;  1)</u></td></tr>
<tr><th id="349">349</th><td></td></tr>
<tr><th id="350">350</th><td><i>/* possible flags for register BUF_CTRL */</i></td></tr>
<tr><th id="351">351</th><td><u>#define <dfn class="macro" id="_M/RT2860_WRITE_TXQ" data-ref="_M/RT2860_WRITE_TXQ">RT2860_WRITE_TXQ</dfn>(qid)	(1U &lt;&lt; (11 - (qid)))</u></td></tr>
<tr><th id="352">352</th><td><u>#define <dfn class="macro" id="_M/RT2860_NULL0_KICK" data-ref="_M/RT2860_NULL0_KICK">RT2860_NULL0_KICK</dfn>	(1U &lt;&lt; 7)</u></td></tr>
<tr><th id="353">353</th><td><u>#define <dfn class="macro" id="_M/RT2860_NULL1_KICK" data-ref="_M/RT2860_NULL1_KICK">RT2860_NULL1_KICK</dfn>	(1U &lt;&lt; 6)</u></td></tr>
<tr><th id="354">354</th><td><u>#define <dfn class="macro" id="_M/RT2860_BUF_RESET" data-ref="_M/RT2860_BUF_RESET">RT2860_BUF_RESET</dfn>	(1U &lt;&lt; 5)</u></td></tr>
<tr><th id="355">355</th><td><u>#define <dfn class="macro" id="_M/RT2860_READ_TXQ" data-ref="_M/RT2860_READ_TXQ">RT2860_READ_TXQ</dfn>(qid)	(1U &lt;&lt; (3 - (qid))</u></td></tr>
<tr><th id="356">356</th><td><u>#define <dfn class="macro" id="_M/RT2860_READ_RX0Q" data-ref="_M/RT2860_READ_RX0Q">RT2860_READ_RX0Q</dfn>	(1U &lt;&lt; 0)</u></td></tr>
<tr><th id="357">357</th><td></td></tr>
<tr><th id="358">358</th><td><i>/* possible flags for registers MCU_INT_STA/MCU_INT_ENA */</i></td></tr>
<tr><th id="359">359</th><td><u>#define <dfn class="macro" id="_M/RT2860_MCU_MAC_INT_8" data-ref="_M/RT2860_MCU_MAC_INT_8">RT2860_MCU_MAC_INT_8</dfn>	(1U &lt;&lt; 24)</u></td></tr>
<tr><th id="360">360</th><td><u>#define <dfn class="macro" id="_M/RT2860_MCU_MAC_INT_7" data-ref="_M/RT2860_MCU_MAC_INT_7">RT2860_MCU_MAC_INT_7</dfn>	(1U &lt;&lt; 23)</u></td></tr>
<tr><th id="361">361</th><td><u>#define <dfn class="macro" id="_M/RT2860_MCU_MAC_INT_6" data-ref="_M/RT2860_MCU_MAC_INT_6">RT2860_MCU_MAC_INT_6</dfn>	(1U &lt;&lt; 22)</u></td></tr>
<tr><th id="362">362</th><td><u>#define <dfn class="macro" id="_M/RT2860_MCU_MAC_INT_4" data-ref="_M/RT2860_MCU_MAC_INT_4">RT2860_MCU_MAC_INT_4</dfn>	(1U &lt;&lt; 20)</u></td></tr>
<tr><th id="363">363</th><td><u>#define <dfn class="macro" id="_M/RT2860_MCU_MAC_INT_3" data-ref="_M/RT2860_MCU_MAC_INT_3">RT2860_MCU_MAC_INT_3</dfn>	(1U &lt;&lt; 19)</u></td></tr>
<tr><th id="364">364</th><td><u>#define <dfn class="macro" id="_M/RT2860_MCU_MAC_INT_2" data-ref="_M/RT2860_MCU_MAC_INT_2">RT2860_MCU_MAC_INT_2</dfn>	(1U &lt;&lt; 18)</u></td></tr>
<tr><th id="365">365</th><td><u>#define <dfn class="macro" id="_M/RT2860_MCU_MAC_INT_1" data-ref="_M/RT2860_MCU_MAC_INT_1">RT2860_MCU_MAC_INT_1</dfn>	(1U &lt;&lt; 17)</u></td></tr>
<tr><th id="366">366</th><td><u>#define <dfn class="macro" id="_M/RT2860_MCU_MAC_INT_0" data-ref="_M/RT2860_MCU_MAC_INT_0">RT2860_MCU_MAC_INT_0</dfn>	(1U &lt;&lt; 16)</u></td></tr>
<tr><th id="367">367</th><td><u>#define <dfn class="macro" id="_M/RT2860_DTX0_INT" data-ref="_M/RT2860_DTX0_INT">RT2860_DTX0_INT</dfn>		(1U &lt;&lt; 11)</u></td></tr>
<tr><th id="368">368</th><td><u>#define <dfn class="macro" id="_M/RT2860_DTX1_INT" data-ref="_M/RT2860_DTX1_INT">RT2860_DTX1_INT</dfn>		(1U &lt;&lt; 10)</u></td></tr>
<tr><th id="369">369</th><td><u>#define <dfn class="macro" id="_M/RT2860_DTX2_INT" data-ref="_M/RT2860_DTX2_INT">RT2860_DTX2_INT</dfn>		(1U &lt;&lt;  9)</u></td></tr>
<tr><th id="370">370</th><td><u>#define <dfn class="macro" id="_M/RT2860_DRX0_INT" data-ref="_M/RT2860_DRX0_INT">RT2860_DRX0_INT</dfn>		(1U &lt;&lt;  8)</u></td></tr>
<tr><th id="371">371</th><td><u>#define <dfn class="macro" id="_M/RT2860_HCMD_INT" data-ref="_M/RT2860_HCMD_INT">RT2860_HCMD_INT</dfn>		(1U &lt;&lt;  7)</u></td></tr>
<tr><th id="372">372</th><td><u>#define <dfn class="macro" id="_M/RT2860_N0TX_INT" data-ref="_M/RT2860_N0TX_INT">RT2860_N0TX_INT</dfn>		(1U &lt;&lt;  6)</u></td></tr>
<tr><th id="373">373</th><td><u>#define <dfn class="macro" id="_M/RT2860_N1TX_INT" data-ref="_M/RT2860_N1TX_INT">RT2860_N1TX_INT</dfn>		(1U &lt;&lt;  5)</u></td></tr>
<tr><th id="374">374</th><td><u>#define <dfn class="macro" id="_M/RT2860_BCNTX_INT" data-ref="_M/RT2860_BCNTX_INT">RT2860_BCNTX_INT</dfn>	(1U &lt;&lt;  4)</u></td></tr>
<tr><th id="375">375</th><td><u>#define <dfn class="macro" id="_M/RT2860_MTX0_INT" data-ref="_M/RT2860_MTX0_INT">RT2860_MTX0_INT</dfn>		(1U &lt;&lt;  3)</u></td></tr>
<tr><th id="376">376</th><td><u>#define <dfn class="macro" id="_M/RT2860_MTX1_INT" data-ref="_M/RT2860_MTX1_INT">RT2860_MTX1_INT</dfn>		(1U &lt;&lt;  2)</u></td></tr>
<tr><th id="377">377</th><td><u>#define <dfn class="macro" id="_M/RT2860_MTX2_INT" data-ref="_M/RT2860_MTX2_INT">RT2860_MTX2_INT</dfn>		(1U &lt;&lt;  1)</u></td></tr>
<tr><th id="378">378</th><td><u>#define <dfn class="macro" id="_M/RT2860_MRX0_INT" data-ref="_M/RT2860_MRX0_INT">RT2860_MRX0_INT</dfn>		(1U &lt;&lt;  0)</u></td></tr>
<tr><th id="379">379</th><td></td></tr>
<tr><th id="380">380</th><td><i>/* possible flags for register TXRXQ_PCNT */</i></td></tr>
<tr><th id="381">381</th><td><u>#define <dfn class="macro" id="_M/RT2860_RX0Q_PCNT_MASK" data-ref="_M/RT2860_RX0Q_PCNT_MASK">RT2860_RX0Q_PCNT_MASK</dfn>	0xff000000</u></td></tr>
<tr><th id="382">382</th><td><u>#define <dfn class="macro" id="_M/RT2860_TX2Q_PCNT_MASK" data-ref="_M/RT2860_TX2Q_PCNT_MASK">RT2860_TX2Q_PCNT_MASK</dfn>	0x00ff0000</u></td></tr>
<tr><th id="383">383</th><td><u>#define <dfn class="macro" id="_M/RT2860_TX1Q_PCNT_MASK" data-ref="_M/RT2860_TX1Q_PCNT_MASK">RT2860_TX1Q_PCNT_MASK</dfn>	0x0000ff00</u></td></tr>
<tr><th id="384">384</th><td><u>#define <dfn class="macro" id="_M/RT2860_TX0Q_PCNT_MASK" data-ref="_M/RT2860_TX0Q_PCNT_MASK">RT2860_TX0Q_PCNT_MASK</dfn>	0x000000ff</u></td></tr>
<tr><th id="385">385</th><td></td></tr>
<tr><th id="386">386</th><td><i>/* possible flags for register CAP_CTRL */</i></td></tr>
<tr><th id="387">387</th><td><u>#define <dfn class="macro" id="_M/RT2860_CAP_ADC_FEQ" data-ref="_M/RT2860_CAP_ADC_FEQ">RT2860_CAP_ADC_FEQ</dfn>		(1U &lt;&lt; 31)</u></td></tr>
<tr><th id="388">388</th><td><u>#define <dfn class="macro" id="_M/RT2860_CAP_START" data-ref="_M/RT2860_CAP_START">RT2860_CAP_START</dfn>		(1U &lt;&lt; 30)</u></td></tr>
<tr><th id="389">389</th><td><u>#define <dfn class="macro" id="_M/RT2860_MAN_TRIG" data-ref="_M/RT2860_MAN_TRIG">RT2860_MAN_TRIG</dfn>			(1U &lt;&lt; 29)</u></td></tr>
<tr><th id="390">390</th><td><u>#define <dfn class="macro" id="_M/RT2860_TRIG_OFFSET_SHIFT" data-ref="_M/RT2860_TRIG_OFFSET_SHIFT">RT2860_TRIG_OFFSET_SHIFT</dfn>	16</u></td></tr>
<tr><th id="391">391</th><td><u>#define <dfn class="macro" id="_M/RT2860_START_ADDR_SHIFT" data-ref="_M/RT2860_START_ADDR_SHIFT">RT2860_START_ADDR_SHIFT</dfn>		0</u></td></tr>
<tr><th id="392">392</th><td></td></tr>
<tr><th id="393">393</th><td><i>/* possible flags for register RF_CSR_CFG */</i></td></tr>
<tr><th id="394">394</th><td><u>#define <dfn class="macro" id="_M/RT3070_RF_KICK" data-ref="_M/RT3070_RF_KICK">RT3070_RF_KICK</dfn>		(1U &lt;&lt; 17)</u></td></tr>
<tr><th id="395">395</th><td><u>#define <dfn class="macro" id="_M/RT3070_RF_WRITE" data-ref="_M/RT3070_RF_WRITE">RT3070_RF_WRITE</dfn>		(1U &lt;&lt; 16)</u></td></tr>
<tr><th id="396">396</th><td></td></tr>
<tr><th id="397">397</th><td><i>/* possible flags for register EFUSE_CTRL */</i></td></tr>
<tr><th id="398">398</th><td><u>#define <dfn class="macro" id="_M/RT3070_SEL_EFUSE" data-ref="_M/RT3070_SEL_EFUSE">RT3070_SEL_EFUSE</dfn>	(1U &lt;&lt; 31)</u></td></tr>
<tr><th id="399">399</th><td><u>#define <dfn class="macro" id="_M/RT3070_EFSROM_KICK" data-ref="_M/RT3070_EFSROM_KICK">RT3070_EFSROM_KICK</dfn>	(1U &lt;&lt; 30)</u></td></tr>
<tr><th id="400">400</th><td><u>#define <dfn class="macro" id="_M/RT3070_EFSROM_AIN_MASK" data-ref="_M/RT3070_EFSROM_AIN_MASK">RT3070_EFSROM_AIN_MASK</dfn>	0x03ff0000</u></td></tr>
<tr><th id="401">401</th><td><u>#define <dfn class="macro" id="_M/RT3070_EFSROM_AIN_SHIFT" data-ref="_M/RT3070_EFSROM_AIN_SHIFT">RT3070_EFSROM_AIN_SHIFT</dfn>	16</u></td></tr>
<tr><th id="402">402</th><td><u>#define <dfn class="macro" id="_M/RT3070_EFSROM_MODE_MASK" data-ref="_M/RT3070_EFSROM_MODE_MASK">RT3070_EFSROM_MODE_MASK</dfn>	0x000000c0</u></td></tr>
<tr><th id="403">403</th><td><u>#define <dfn class="macro" id="_M/RT3070_EFUSE_AOUT_MASK" data-ref="_M/RT3070_EFUSE_AOUT_MASK">RT3070_EFUSE_AOUT_MASK</dfn>	0x0000003f</u></td></tr>
<tr><th id="404">404</th><td></td></tr>
<tr><th id="405">405</th><td><i>/* possible flag for register DEBUG_INDEX */</i></td></tr>
<tr><th id="406">406</th><td><u>#define <dfn class="macro" id="_M/RT5592_SEL_XTAL" data-ref="_M/RT5592_SEL_XTAL">RT5592_SEL_XTAL</dfn>		(1U &lt;&lt; 31)</u></td></tr>
<tr><th id="407">407</th><td></td></tr>
<tr><th id="408">408</th><td><i>/* possible flags for register MAC_SYS_CTRL */</i></td></tr>
<tr><th id="409">409</th><td><u>#define <dfn class="macro" id="_M/RT2860_RX_TS_EN" data-ref="_M/RT2860_RX_TS_EN">RT2860_RX_TS_EN</dfn>		(1U &lt;&lt; 7)</u></td></tr>
<tr><th id="410">410</th><td><u>#define <dfn class="macro" id="_M/RT2860_WLAN_HALT_EN" data-ref="_M/RT2860_WLAN_HALT_EN">RT2860_WLAN_HALT_EN</dfn>	(1U &lt;&lt; 6)</u></td></tr>
<tr><th id="411">411</th><td><u>#define <dfn class="macro" id="_M/RT2860_PBF_LOOP_EN" data-ref="_M/RT2860_PBF_LOOP_EN">RT2860_PBF_LOOP_EN</dfn>	(1U &lt;&lt; 5)</u></td></tr>
<tr><th id="412">412</th><td><u>#define <dfn class="macro" id="_M/RT2860_CONT_TX_TEST" data-ref="_M/RT2860_CONT_TX_TEST">RT2860_CONT_TX_TEST</dfn>	(1U &lt;&lt; 4)</u></td></tr>
<tr><th id="413">413</th><td><u>#define <dfn class="macro" id="_M/RT2860_MAC_RX_EN" data-ref="_M/RT2860_MAC_RX_EN">RT2860_MAC_RX_EN</dfn>	(1U &lt;&lt; 3)</u></td></tr>
<tr><th id="414">414</th><td><u>#define <dfn class="macro" id="_M/RT2860_MAC_TX_EN" data-ref="_M/RT2860_MAC_TX_EN">RT2860_MAC_TX_EN</dfn>	(1U &lt;&lt; 2)</u></td></tr>
<tr><th id="415">415</th><td><u>#define <dfn class="macro" id="_M/RT2860_BBP_HRST" data-ref="_M/RT2860_BBP_HRST">RT2860_BBP_HRST</dfn>		(1U &lt;&lt; 1)</u></td></tr>
<tr><th id="416">416</th><td><u>#define <dfn class="macro" id="_M/RT2860_MAC_SRST" data-ref="_M/RT2860_MAC_SRST">RT2860_MAC_SRST</dfn>		(1U &lt;&lt; 0)</u></td></tr>
<tr><th id="417">417</th><td></td></tr>
<tr><th id="418">418</th><td><i>/* possible flags for register MAC_BSSID_DW1 */</i></td></tr>
<tr><th id="419">419</th><td><u>#define <dfn class="macro" id="_M/RT2860_MULTI_BCN_NUM_SHIFT" data-ref="_M/RT2860_MULTI_BCN_NUM_SHIFT">RT2860_MULTI_BCN_NUM_SHIFT</dfn>	18</u></td></tr>
<tr><th id="420">420</th><td><u>#define <dfn class="macro" id="_M/RT2860_MULTI_BSSID_MODE_SHIFT" data-ref="_M/RT2860_MULTI_BSSID_MODE_SHIFT">RT2860_MULTI_BSSID_MODE_SHIFT</dfn>	16</u></td></tr>
<tr><th id="421">421</th><td></td></tr>
<tr><th id="422">422</th><td><i>/* possible flags for register MAX_LEN_CFG */</i></td></tr>
<tr><th id="423">423</th><td><u>#define <dfn class="macro" id="_M/RT2860_MIN_MPDU_LEN_SHIFT" data-ref="_M/RT2860_MIN_MPDU_LEN_SHIFT">RT2860_MIN_MPDU_LEN_SHIFT</dfn>	16</u></td></tr>
<tr><th id="424">424</th><td><u>#define <dfn class="macro" id="_M/RT2860_MAX_PSDU_LEN_SHIFT" data-ref="_M/RT2860_MAX_PSDU_LEN_SHIFT">RT2860_MAX_PSDU_LEN_SHIFT</dfn>	12</u></td></tr>
<tr><th id="425">425</th><td><u>#define <dfn class="macro" id="_M/RT2860_MAX_PSDU_LEN8K" data-ref="_M/RT2860_MAX_PSDU_LEN8K">RT2860_MAX_PSDU_LEN8K</dfn>		0</u></td></tr>
<tr><th id="426">426</th><td><u>#define <dfn class="macro" id="_M/RT2860_MAX_PSDU_LEN16K" data-ref="_M/RT2860_MAX_PSDU_LEN16K">RT2860_MAX_PSDU_LEN16K</dfn>		1</u></td></tr>
<tr><th id="427">427</th><td><u>#define <dfn class="macro" id="_M/RT2860_MAX_PSDU_LEN32K" data-ref="_M/RT2860_MAX_PSDU_LEN32K">RT2860_MAX_PSDU_LEN32K</dfn>		2</u></td></tr>
<tr><th id="428">428</th><td><u>#define <dfn class="macro" id="_M/RT2860_MAX_PSDU_LEN64K" data-ref="_M/RT2860_MAX_PSDU_LEN64K">RT2860_MAX_PSDU_LEN64K</dfn>		3</u></td></tr>
<tr><th id="429">429</th><td><u>#define <dfn class="macro" id="_M/RT2860_MAX_MPDU_LEN_SHIFT" data-ref="_M/RT2860_MAX_MPDU_LEN_SHIFT">RT2860_MAX_MPDU_LEN_SHIFT</dfn>	0</u></td></tr>
<tr><th id="430">430</th><td></td></tr>
<tr><th id="431">431</th><td><i>/* possible flags for registers BBP_CSR_CFG/H2M_BBPAGENT */</i></td></tr>
<tr><th id="432">432</th><td><u>#define <dfn class="macro" id="_M/RT2860_BBP_RW_PARALLEL" data-ref="_M/RT2860_BBP_RW_PARALLEL">RT2860_BBP_RW_PARALLEL</dfn>		(1U &lt;&lt; 19)</u></td></tr>
<tr><th id="433">433</th><td><u>#define <dfn class="macro" id="_M/RT2860_BBP_PAR_DUR_112_5" data-ref="_M/RT2860_BBP_PAR_DUR_112_5">RT2860_BBP_PAR_DUR_112_5</dfn>	(1U &lt;&lt; 18)</u></td></tr>
<tr><th id="434">434</th><td><u>#define <dfn class="macro" id="_M/RT2860_BBP_CSR_KICK" data-ref="_M/RT2860_BBP_CSR_KICK">RT2860_BBP_CSR_KICK</dfn>		(1U &lt;&lt; 17)</u></td></tr>
<tr><th id="435">435</th><td><u>#define <dfn class="macro" id="_M/RT2860_BBP_CSR_READ" data-ref="_M/RT2860_BBP_CSR_READ">RT2860_BBP_CSR_READ</dfn>		(1U &lt;&lt; 16)</u></td></tr>
<tr><th id="436">436</th><td><u>#define <dfn class="macro" id="_M/RT2860_BBP_ADDR_SHIFT" data-ref="_M/RT2860_BBP_ADDR_SHIFT">RT2860_BBP_ADDR_SHIFT</dfn>		8</u></td></tr>
<tr><th id="437">437</th><td><u>#define <dfn class="macro" id="_M/RT2860_BBP_DATA_SHIFT" data-ref="_M/RT2860_BBP_DATA_SHIFT">RT2860_BBP_DATA_SHIFT</dfn>		0</u></td></tr>
<tr><th id="438">438</th><td></td></tr>
<tr><th id="439">439</th><td><i>/* possible flags for register RF_CSR_CFG0 */</i></td></tr>
<tr><th id="440">440</th><td><u>#define <dfn class="macro" id="_M/RT2860_RF_REG_CTRL" data-ref="_M/RT2860_RF_REG_CTRL">RT2860_RF_REG_CTRL</dfn>		(1U &lt;&lt; 31)</u></td></tr>
<tr><th id="441">441</th><td><u>#define <dfn class="macro" id="_M/RT2860_RF_LE_SEL1" data-ref="_M/RT2860_RF_LE_SEL1">RT2860_RF_LE_SEL1</dfn>		(1U &lt;&lt; 30)</u></td></tr>
<tr><th id="442">442</th><td><u>#define <dfn class="macro" id="_M/RT2860_RF_LE_STBY" data-ref="_M/RT2860_RF_LE_STBY">RT2860_RF_LE_STBY</dfn>		(1U &lt;&lt; 29)</u></td></tr>
<tr><th id="443">443</th><td><u>#define <dfn class="macro" id="_M/RT2860_RF_REG_WIDTH_SHIFT" data-ref="_M/RT2860_RF_REG_WIDTH_SHIFT">RT2860_RF_REG_WIDTH_SHIFT</dfn>	24</u></td></tr>
<tr><th id="444">444</th><td><u>#define <dfn class="macro" id="_M/RT2860_RF_REG_0_SHIFT" data-ref="_M/RT2860_RF_REG_0_SHIFT">RT2860_RF_REG_0_SHIFT</dfn>		0</u></td></tr>
<tr><th id="445">445</th><td></td></tr>
<tr><th id="446">446</th><td><i>/* possible flags for register RF_CSR_CFG1 */</i></td></tr>
<tr><th id="447">447</th><td><u>#define <dfn class="macro" id="_M/RT2860_RF_DUR_5" data-ref="_M/RT2860_RF_DUR_5">RT2860_RF_DUR_5</dfn>		(1U &lt;&lt; 24)</u></td></tr>
<tr><th id="448">448</th><td><u>#define <dfn class="macro" id="_M/RT2860_RF_REG_1_SHIFT" data-ref="_M/RT2860_RF_REG_1_SHIFT">RT2860_RF_REG_1_SHIFT</dfn>	0</u></td></tr>
<tr><th id="449">449</th><td></td></tr>
<tr><th id="450">450</th><td><i>/* possible flags for register LED_CFG */</i></td></tr>
<tr><th id="451">451</th><td><u>#define <dfn class="macro" id="_M/RT2860_LED_POL" data-ref="_M/RT2860_LED_POL">RT2860_LED_POL</dfn>			(1U &lt;&lt; 30)</u></td></tr>
<tr><th id="452">452</th><td><u>#define <dfn class="macro" id="_M/RT2860_Y_LED_MODE_SHIFT" data-ref="_M/RT2860_Y_LED_MODE_SHIFT">RT2860_Y_LED_MODE_SHIFT</dfn>		28</u></td></tr>
<tr><th id="453">453</th><td><u>#define <dfn class="macro" id="_M/RT2860_G_LED_MODE_SHIFT" data-ref="_M/RT2860_G_LED_MODE_SHIFT">RT2860_G_LED_MODE_SHIFT</dfn>		26</u></td></tr>
<tr><th id="454">454</th><td><u>#define <dfn class="macro" id="_M/RT2860_R_LED_MODE_SHIFT" data-ref="_M/RT2860_R_LED_MODE_SHIFT">RT2860_R_LED_MODE_SHIFT</dfn>		24</u></td></tr>
<tr><th id="455">455</th><td><u>#define <dfn class="macro" id="_M/RT2860_LED_MODE_OFF" data-ref="_M/RT2860_LED_MODE_OFF">RT2860_LED_MODE_OFF</dfn>		0</u></td></tr>
<tr><th id="456">456</th><td><u>#define <dfn class="macro" id="_M/RT2860_LED_MODE_BLINK_TX" data-ref="_M/RT2860_LED_MODE_BLINK_TX">RT2860_LED_MODE_BLINK_TX</dfn>	1</u></td></tr>
<tr><th id="457">457</th><td><u>#define <dfn class="macro" id="_M/RT2860_LED_MODE_SLOW_BLINK" data-ref="_M/RT2860_LED_MODE_SLOW_BLINK">RT2860_LED_MODE_SLOW_BLINK</dfn>	2</u></td></tr>
<tr><th id="458">458</th><td><u>#define <dfn class="macro" id="_M/RT2860_LED_MODE_ON" data-ref="_M/RT2860_LED_MODE_ON">RT2860_LED_MODE_ON</dfn>		3</u></td></tr>
<tr><th id="459">459</th><td><u>#define <dfn class="macro" id="_M/RT2860_SLOW_BLK_TIME_SHIFT" data-ref="_M/RT2860_SLOW_BLK_TIME_SHIFT">RT2860_SLOW_BLK_TIME_SHIFT</dfn>	16</u></td></tr>
<tr><th id="460">460</th><td><u>#define <dfn class="macro" id="_M/RT2860_LED_OFF_TIME_SHIFT" data-ref="_M/RT2860_LED_OFF_TIME_SHIFT">RT2860_LED_OFF_TIME_SHIFT</dfn>	8</u></td></tr>
<tr><th id="461">461</th><td><u>#define <dfn class="macro" id="_M/RT2860_LED_ON_TIME_SHIFT" data-ref="_M/RT2860_LED_ON_TIME_SHIFT">RT2860_LED_ON_TIME_SHIFT</dfn>	0</u></td></tr>
<tr><th id="462">462</th><td></td></tr>
<tr><th id="463">463</th><td><i>/* possible flags for register XIFS_TIME_CFG */</i></td></tr>
<tr><th id="464">464</th><td><u>#define <dfn class="macro" id="_M/RT2860_BB_RXEND_EN" data-ref="_M/RT2860_BB_RXEND_EN">RT2860_BB_RXEND_EN</dfn>		(1U &lt;&lt; 29)</u></td></tr>
<tr><th id="465">465</th><td><u>#define <dfn class="macro" id="_M/RT2860_EIFS_TIME_SHIFT" data-ref="_M/RT2860_EIFS_TIME_SHIFT">RT2860_EIFS_TIME_SHIFT</dfn>		20</u></td></tr>
<tr><th id="466">466</th><td><u>#define <dfn class="macro" id="_M/RT2860_OFDM_XIFS_TIME_SHIFT" data-ref="_M/RT2860_OFDM_XIFS_TIME_SHIFT">RT2860_OFDM_XIFS_TIME_SHIFT</dfn>	16</u></td></tr>
<tr><th id="467">467</th><td><u>#define <dfn class="macro" id="_M/RT2860_OFDM_SIFS_TIME_SHIFT" data-ref="_M/RT2860_OFDM_SIFS_TIME_SHIFT">RT2860_OFDM_SIFS_TIME_SHIFT</dfn>	8</u></td></tr>
<tr><th id="468">468</th><td><u>#define <dfn class="macro" id="_M/RT2860_CCK_SIFS_TIME_SHIFT" data-ref="_M/RT2860_CCK_SIFS_TIME_SHIFT">RT2860_CCK_SIFS_TIME_SHIFT</dfn>	0</u></td></tr>
<tr><th id="469">469</th><td></td></tr>
<tr><th id="470">470</th><td><i>/* possible flags for register BKOFF_SLOT_CFG */</i></td></tr>
<tr><th id="471">471</th><td><u>#define <dfn class="macro" id="_M/RT2860_CC_DELAY_TIME_SHIFT" data-ref="_M/RT2860_CC_DELAY_TIME_SHIFT">RT2860_CC_DELAY_TIME_SHIFT</dfn>	8</u></td></tr>
<tr><th id="472">472</th><td><u>#define <dfn class="macro" id="_M/RT2860_SLOT_TIME" data-ref="_M/RT2860_SLOT_TIME">RT2860_SLOT_TIME</dfn>		0</u></td></tr>
<tr><th id="473">473</th><td></td></tr>
<tr><th id="474">474</th><td><i>/* possible flags for register NAV_TIME_CFG */</i></td></tr>
<tr><th id="475">475</th><td><u>#define <dfn class="macro" id="_M/RT2860_NAV_UPD" data-ref="_M/RT2860_NAV_UPD">RT2860_NAV_UPD</dfn>			(1U &lt;&lt; 31)</u></td></tr>
<tr><th id="476">476</th><td><u>#define <dfn class="macro" id="_M/RT2860_NAV_UPD_VAL_SHIFT" data-ref="_M/RT2860_NAV_UPD_VAL_SHIFT">RT2860_NAV_UPD_VAL_SHIFT</dfn>	16</u></td></tr>
<tr><th id="477">477</th><td><u>#define <dfn class="macro" id="_M/RT2860_NAV_CLR_EN" data-ref="_M/RT2860_NAV_CLR_EN">RT2860_NAV_CLR_EN</dfn>		(1U &lt;&lt; 15)</u></td></tr>
<tr><th id="478">478</th><td><u>#define <dfn class="macro" id="_M/RT2860_NAV_TIMER_SHIFT" data-ref="_M/RT2860_NAV_TIMER_SHIFT">RT2860_NAV_TIMER_SHIFT</dfn>		0</u></td></tr>
<tr><th id="479">479</th><td></td></tr>
<tr><th id="480">480</th><td><i>/* possible flags for register CH_TIME_CFG */</i></td></tr>
<tr><th id="481">481</th><td><u>#define <dfn class="macro" id="_M/RT2860_EIFS_AS_CH_BUSY" data-ref="_M/RT2860_EIFS_AS_CH_BUSY">RT2860_EIFS_AS_CH_BUSY</dfn>	(1U &lt;&lt; 4)</u></td></tr>
<tr><th id="482">482</th><td><u>#define <dfn class="macro" id="_M/RT2860_NAV_AS_CH_BUSY" data-ref="_M/RT2860_NAV_AS_CH_BUSY">RT2860_NAV_AS_CH_BUSY</dfn>	(1U &lt;&lt; 3)</u></td></tr>
<tr><th id="483">483</th><td><u>#define <dfn class="macro" id="_M/RT2860_RX_AS_CH_BUSY" data-ref="_M/RT2860_RX_AS_CH_BUSY">RT2860_RX_AS_CH_BUSY</dfn>	(1U &lt;&lt; 2)</u></td></tr>
<tr><th id="484">484</th><td><u>#define <dfn class="macro" id="_M/RT2860_TX_AS_CH_BUSY" data-ref="_M/RT2860_TX_AS_CH_BUSY">RT2860_TX_AS_CH_BUSY</dfn>	(1U &lt;&lt; 1)</u></td></tr>
<tr><th id="485">485</th><td><u>#define <dfn class="macro" id="_M/RT2860_CH_STA_TIMER_EN" data-ref="_M/RT2860_CH_STA_TIMER_EN">RT2860_CH_STA_TIMER_EN</dfn>	(1U &lt;&lt; 0)</u></td></tr>
<tr><th id="486">486</th><td></td></tr>
<tr><th id="487">487</th><td><i>/* possible values for register BCN_TIME_CFG */</i></td></tr>
<tr><th id="488">488</th><td><u>#define <dfn class="macro" id="_M/RT2860_TSF_INS_COMP_SHIFT" data-ref="_M/RT2860_TSF_INS_COMP_SHIFT">RT2860_TSF_INS_COMP_SHIFT</dfn>	24</u></td></tr>
<tr><th id="489">489</th><td><u>#define <dfn class="macro" id="_M/RT2860_BCN_TX_EN" data-ref="_M/RT2860_BCN_TX_EN">RT2860_BCN_TX_EN</dfn>		(1U &lt;&lt; 20)</u></td></tr>
<tr><th id="490">490</th><td><u>#define <dfn class="macro" id="_M/RT2860_TBTT_TIMER_EN" data-ref="_M/RT2860_TBTT_TIMER_EN">RT2860_TBTT_TIMER_EN</dfn>		(1U &lt;&lt; 19)</u></td></tr>
<tr><th id="491">491</th><td><u>#define <dfn class="macro" id="_M/RT2860_TSF_SYNC_MODE_SHIFT" data-ref="_M/RT2860_TSF_SYNC_MODE_SHIFT">RT2860_TSF_SYNC_MODE_SHIFT</dfn>	17</u></td></tr>
<tr><th id="492">492</th><td><u>#define <dfn class="macro" id="_M/RT2860_TSF_SYNC_MODE_DIS" data-ref="_M/RT2860_TSF_SYNC_MODE_DIS">RT2860_TSF_SYNC_MODE_DIS</dfn>	0</u></td></tr>
<tr><th id="493">493</th><td><u>#define <dfn class="macro" id="_M/RT2860_TSF_SYNC_MODE_STA" data-ref="_M/RT2860_TSF_SYNC_MODE_STA">RT2860_TSF_SYNC_MODE_STA</dfn>	1</u></td></tr>
<tr><th id="494">494</th><td><u>#define <dfn class="macro" id="_M/RT2860_TSF_SYNC_MODE_IBSS" data-ref="_M/RT2860_TSF_SYNC_MODE_IBSS">RT2860_TSF_SYNC_MODE_IBSS</dfn>	2</u></td></tr>
<tr><th id="495">495</th><td><u>#define <dfn class="macro" id="_M/RT2860_TSF_SYNC_MODE_HOSTAP" data-ref="_M/RT2860_TSF_SYNC_MODE_HOSTAP">RT2860_TSF_SYNC_MODE_HOSTAP</dfn>	3</u></td></tr>
<tr><th id="496">496</th><td><u>#define <dfn class="macro" id="_M/RT2860_TSF_TIMER_EN" data-ref="_M/RT2860_TSF_TIMER_EN">RT2860_TSF_TIMER_EN</dfn>		(1U &lt;&lt; 16)</u></td></tr>
<tr><th id="497">497</th><td><u>#define <dfn class="macro" id="_M/RT2860_BCN_INTVAL_SHIFT" data-ref="_M/RT2860_BCN_INTVAL_SHIFT">RT2860_BCN_INTVAL_SHIFT</dfn>		0</u></td></tr>
<tr><th id="498">498</th><td></td></tr>
<tr><th id="499">499</th><td><i>/* possible flags for register TBTT_SYNC_CFG */</i></td></tr>
<tr><th id="500">500</th><td><u>#define <dfn class="macro" id="_M/RT2860_BCN_CWMIN_SHIFT" data-ref="_M/RT2860_BCN_CWMIN_SHIFT">RT2860_BCN_CWMIN_SHIFT</dfn>		20</u></td></tr>
<tr><th id="501">501</th><td><u>#define <dfn class="macro" id="_M/RT2860_BCN_AIFSN_SHIFT" data-ref="_M/RT2860_BCN_AIFSN_SHIFT">RT2860_BCN_AIFSN_SHIFT</dfn>		16</u></td></tr>
<tr><th id="502">502</th><td><u>#define <dfn class="macro" id="_M/RT2860_BCN_EXP_WIN_SHIFT" data-ref="_M/RT2860_BCN_EXP_WIN_SHIFT">RT2860_BCN_EXP_WIN_SHIFT</dfn>	8</u></td></tr>
<tr><th id="503">503</th><td><u>#define <dfn class="macro" id="_M/RT2860_TBTT_ADJUST_SHIFT" data-ref="_M/RT2860_TBTT_ADJUST_SHIFT">RT2860_TBTT_ADJUST_SHIFT</dfn>	0</u></td></tr>
<tr><th id="504">504</th><td></td></tr>
<tr><th id="505">505</th><td><i>/* possible flags for register INT_TIMER_CFG */</i></td></tr>
<tr><th id="506">506</th><td><u>#define <dfn class="macro" id="_M/RT2860_GP_TIMER_SHIFT" data-ref="_M/RT2860_GP_TIMER_SHIFT">RT2860_GP_TIMER_SHIFT</dfn>		16</u></td></tr>
<tr><th id="507">507</th><td><u>#define <dfn class="macro" id="_M/RT2860_PRE_TBTT_TIMER_SHIFT" data-ref="_M/RT2860_PRE_TBTT_TIMER_SHIFT">RT2860_PRE_TBTT_TIMER_SHIFT</dfn>	0</u></td></tr>
<tr><th id="508">508</th><td></td></tr>
<tr><th id="509">509</th><td><i>/* possible flags for register INT_TIMER_EN */</i></td></tr>
<tr><th id="510">510</th><td><u>#define <dfn class="macro" id="_M/RT2860_GP_TIMER_EN" data-ref="_M/RT2860_GP_TIMER_EN">RT2860_GP_TIMER_EN</dfn>	(1U &lt;&lt; 1)</u></td></tr>
<tr><th id="511">511</th><td><u>#define <dfn class="macro" id="_M/RT2860_PRE_TBTT_INT_EN" data-ref="_M/RT2860_PRE_TBTT_INT_EN">RT2860_PRE_TBTT_INT_EN</dfn>	(1U &lt;&lt; 0)</u></td></tr>
<tr><th id="512">512</th><td></td></tr>
<tr><th id="513">513</th><td><i>/* possible flags for register MAC_STATUS_REG */</i></td></tr>
<tr><th id="514">514</th><td><u>#define <dfn class="macro" id="_M/RT2860_RX_STATUS_BUSY" data-ref="_M/RT2860_RX_STATUS_BUSY">RT2860_RX_STATUS_BUSY</dfn>	(1U &lt;&lt; 1)</u></td></tr>
<tr><th id="515">515</th><td><u>#define <dfn class="macro" id="_M/RT2860_TX_STATUS_BUSY" data-ref="_M/RT2860_TX_STATUS_BUSY">RT2860_TX_STATUS_BUSY</dfn>	(1U &lt;&lt; 0)</u></td></tr>
<tr><th id="516">516</th><td></td></tr>
<tr><th id="517">517</th><td><i>/* possible flags for register PWR_PIN_CFG */</i></td></tr>
<tr><th id="518">518</th><td><u>#define <dfn class="macro" id="_M/RT2860_IO_ADDA_PD" data-ref="_M/RT2860_IO_ADDA_PD">RT2860_IO_ADDA_PD</dfn>	(1U &lt;&lt; 3)</u></td></tr>
<tr><th id="519">519</th><td><u>#define <dfn class="macro" id="_M/RT2860_IO_PLL_PD" data-ref="_M/RT2860_IO_PLL_PD">RT2860_IO_PLL_PD</dfn>	(1U &lt;&lt; 2)</u></td></tr>
<tr><th id="520">520</th><td><u>#define <dfn class="macro" id="_M/RT2860_IO_RA_PE" data-ref="_M/RT2860_IO_RA_PE">RT2860_IO_RA_PE</dfn>		(1U &lt;&lt; 1)</u></td></tr>
<tr><th id="521">521</th><td><u>#define <dfn class="macro" id="_M/RT2860_IO_RF_PE" data-ref="_M/RT2860_IO_RF_PE">RT2860_IO_RF_PE</dfn>		(1U &lt;&lt; 0)</u></td></tr>
<tr><th id="522">522</th><td></td></tr>
<tr><th id="523">523</th><td><i>/* possible flags for register AUTO_WAKEUP_CFG */</i></td></tr>
<tr><th id="524">524</th><td><u>#define <dfn class="macro" id="_M/RT2860_AUTO_WAKEUP_EN" data-ref="_M/RT2860_AUTO_WAKEUP_EN">RT2860_AUTO_WAKEUP_EN</dfn>		(1U &lt;&lt; 15)</u></td></tr>
<tr><th id="525">525</th><td><u>#define <dfn class="macro" id="_M/RT2860_SLEEP_TBTT_NUM_SHIFT" data-ref="_M/RT2860_SLEEP_TBTT_NUM_SHIFT">RT2860_SLEEP_TBTT_NUM_SHIFT</dfn>	8</u></td></tr>
<tr><th id="526">526</th><td><u>#define <dfn class="macro" id="_M/RT2860_WAKEUP_LEAD_TIME_SHIFT" data-ref="_M/RT2860_WAKEUP_LEAD_TIME_SHIFT">RT2860_WAKEUP_LEAD_TIME_SHIFT</dfn>	0</u></td></tr>
<tr><th id="527">527</th><td></td></tr>
<tr><th id="528">528</th><td><i>/* possible flags for register TX_PIN_CFG */</i></td></tr>
<tr><th id="529">529</th><td><u>#define <dfn class="macro" id="_M/RT3593_LNA_PE_G2_POL" data-ref="_M/RT3593_LNA_PE_G2_POL">RT3593_LNA_PE_G2_POL</dfn>	(1U &lt;&lt; 31)</u></td></tr>
<tr><th id="530">530</th><td><u>#define <dfn class="macro" id="_M/RT3593_LNA_PE_A2_POL" data-ref="_M/RT3593_LNA_PE_A2_POL">RT3593_LNA_PE_A2_POL</dfn>	(1U &lt;&lt; 30)</u></td></tr>
<tr><th id="531">531</th><td><u>#define <dfn class="macro" id="_M/RT3593_LNA_PE_G2_EN" data-ref="_M/RT3593_LNA_PE_G2_EN">RT3593_LNA_PE_G2_EN</dfn>	(1U &lt;&lt; 29)</u></td></tr>
<tr><th id="532">532</th><td><u>#define <dfn class="macro" id="_M/RT3593_LNA_PE_A2_EN" data-ref="_M/RT3593_LNA_PE_A2_EN">RT3593_LNA_PE_A2_EN</dfn>	(1U &lt;&lt; 28)</u></td></tr>
<tr><th id="533">533</th><td><u>#define <dfn class="macro" id="_M/RT3593_LNA_PE2_EN" data-ref="_M/RT3593_LNA_PE2_EN">RT3593_LNA_PE2_EN</dfn>	(RT3593_LNA_PE_A2_EN | RT3593_LNA_PE_G2_EN)</u></td></tr>
<tr><th id="534">534</th><td><u>#define <dfn class="macro" id="_M/RT3593_PA_PE_G2_POL" data-ref="_M/RT3593_PA_PE_G2_POL">RT3593_PA_PE_G2_POL</dfn>	(1U &lt;&lt; 27)</u></td></tr>
<tr><th id="535">535</th><td><u>#define <dfn class="macro" id="_M/RT3593_PA_PE_A2_POL" data-ref="_M/RT3593_PA_PE_A2_POL">RT3593_PA_PE_A2_POL</dfn>	(1U &lt;&lt; 26)</u></td></tr>
<tr><th id="536">536</th><td><u>#define <dfn class="macro" id="_M/RT3593_PA_PE_G2_EN" data-ref="_M/RT3593_PA_PE_G2_EN">RT3593_PA_PE_G2_EN</dfn>	(1U &lt;&lt; 25)</u></td></tr>
<tr><th id="537">537</th><td><u>#define <dfn class="macro" id="_M/RT3593_PA_PE_A2_EN" data-ref="_M/RT3593_PA_PE_A2_EN">RT3593_PA_PE_A2_EN</dfn>	(1U &lt;&lt; 24)</u></td></tr>
<tr><th id="538">538</th><td><u>#define <dfn class="macro" id="_M/RT2860_TRSW_POL" data-ref="_M/RT2860_TRSW_POL">RT2860_TRSW_POL</dfn>		(1U &lt;&lt; 19)</u></td></tr>
<tr><th id="539">539</th><td><u>#define <dfn class="macro" id="_M/RT2860_TRSW_EN" data-ref="_M/RT2860_TRSW_EN">RT2860_TRSW_EN</dfn>		(1U &lt;&lt; 18)</u></td></tr>
<tr><th id="540">540</th><td><u>#define <dfn class="macro" id="_M/RT2860_RFTR_POL" data-ref="_M/RT2860_RFTR_POL">RT2860_RFTR_POL</dfn>		(1U &lt;&lt; 17)</u></td></tr>
<tr><th id="541">541</th><td><u>#define <dfn class="macro" id="_M/RT2860_RFTR_EN" data-ref="_M/RT2860_RFTR_EN">RT2860_RFTR_EN</dfn>		(1U &lt;&lt; 16)</u></td></tr>
<tr><th id="542">542</th><td><u>#define <dfn class="macro" id="_M/RT2860_LNA_PE_G1_POL" data-ref="_M/RT2860_LNA_PE_G1_POL">RT2860_LNA_PE_G1_POL</dfn>	(1U &lt;&lt; 15)</u></td></tr>
<tr><th id="543">543</th><td><u>#define <dfn class="macro" id="_M/RT2860_LNA_PE_A1_POL" data-ref="_M/RT2860_LNA_PE_A1_POL">RT2860_LNA_PE_A1_POL</dfn>	(1U &lt;&lt; 14)</u></td></tr>
<tr><th id="544">544</th><td><u>#define <dfn class="macro" id="_M/RT2860_LNA_PE_G0_POL" data-ref="_M/RT2860_LNA_PE_G0_POL">RT2860_LNA_PE_G0_POL</dfn>	(1U &lt;&lt; 13)</u></td></tr>
<tr><th id="545">545</th><td><u>#define <dfn class="macro" id="_M/RT2860_LNA_PE_A0_POL" data-ref="_M/RT2860_LNA_PE_A0_POL">RT2860_LNA_PE_A0_POL</dfn>	(1U &lt;&lt; 12)</u></td></tr>
<tr><th id="546">546</th><td><u>#define <dfn class="macro" id="_M/RT2860_LNA_PE_G1_EN" data-ref="_M/RT2860_LNA_PE_G1_EN">RT2860_LNA_PE_G1_EN</dfn>	(1U &lt;&lt; 11)</u></td></tr>
<tr><th id="547">547</th><td><u>#define <dfn class="macro" id="_M/RT2860_LNA_PE_A1_EN" data-ref="_M/RT2860_LNA_PE_A1_EN">RT2860_LNA_PE_A1_EN</dfn>	(1U &lt;&lt; 10)</u></td></tr>
<tr><th id="548">548</th><td><u>#define <dfn class="macro" id="_M/RT2860_LNA_PE1_EN" data-ref="_M/RT2860_LNA_PE1_EN">RT2860_LNA_PE1_EN</dfn>	(RT2860_LNA_PE_A1_EN | RT2860_LNA_PE_G1_EN)</u></td></tr>
<tr><th id="549">549</th><td><u>#define <dfn class="macro" id="_M/RT2860_LNA_PE_G0_EN" data-ref="_M/RT2860_LNA_PE_G0_EN">RT2860_LNA_PE_G0_EN</dfn>	(1U &lt;&lt;  9)</u></td></tr>
<tr><th id="550">550</th><td><u>#define <dfn class="macro" id="_M/RT2860_LNA_PE_A0_EN" data-ref="_M/RT2860_LNA_PE_A0_EN">RT2860_LNA_PE_A0_EN</dfn>	(1U &lt;&lt;  8)</u></td></tr>
<tr><th id="551">551</th><td><u>#define <dfn class="macro" id="_M/RT2860_LNA_PE0_EN" data-ref="_M/RT2860_LNA_PE0_EN">RT2860_LNA_PE0_EN</dfn>	(RT2860_LNA_PE_A0_EN | RT2860_LNA_PE_G0_EN)</u></td></tr>
<tr><th id="552">552</th><td><u>#define <dfn class="macro" id="_M/RT2860_PA_PE_G1_POL" data-ref="_M/RT2860_PA_PE_G1_POL">RT2860_PA_PE_G1_POL</dfn>	(1U &lt;&lt;  7)</u></td></tr>
<tr><th id="553">553</th><td><u>#define <dfn class="macro" id="_M/RT2860_PA_PE_A1_POL" data-ref="_M/RT2860_PA_PE_A1_POL">RT2860_PA_PE_A1_POL</dfn>	(1U &lt;&lt;  6)</u></td></tr>
<tr><th id="554">554</th><td><u>#define <dfn class="macro" id="_M/RT2860_PA_PE_G0_POL" data-ref="_M/RT2860_PA_PE_G0_POL">RT2860_PA_PE_G0_POL</dfn>	(1U &lt;&lt;  5)</u></td></tr>
<tr><th id="555">555</th><td><u>#define <dfn class="macro" id="_M/RT2860_PA_PE_A0_POL" data-ref="_M/RT2860_PA_PE_A0_POL">RT2860_PA_PE_A0_POL</dfn>	(1U &lt;&lt;  4)</u></td></tr>
<tr><th id="556">556</th><td><u>#define <dfn class="macro" id="_M/RT2860_PA_PE_G1_EN" data-ref="_M/RT2860_PA_PE_G1_EN">RT2860_PA_PE_G1_EN</dfn>	(1U &lt;&lt;  3)</u></td></tr>
<tr><th id="557">557</th><td><u>#define <dfn class="macro" id="_M/RT2860_PA_PE_A1_EN" data-ref="_M/RT2860_PA_PE_A1_EN">RT2860_PA_PE_A1_EN</dfn>	(1U &lt;&lt;  2)</u></td></tr>
<tr><th id="558">558</th><td><u>#define <dfn class="macro" id="_M/RT2860_PA_PE_G0_EN" data-ref="_M/RT2860_PA_PE_G0_EN">RT2860_PA_PE_G0_EN</dfn>	(1U &lt;&lt;  1)</u></td></tr>
<tr><th id="559">559</th><td><u>#define <dfn class="macro" id="_M/RT2860_PA_PE_A0_EN" data-ref="_M/RT2860_PA_PE_A0_EN">RT2860_PA_PE_A0_EN</dfn>	(1U &lt;&lt;  0)</u></td></tr>
<tr><th id="560">560</th><td></td></tr>
<tr><th id="561">561</th><td><i>/* possible flags for register TX_BAND_CFG */</i></td></tr>
<tr><th id="562">562</th><td><u>#define <dfn class="macro" id="_M/RT2860_5G_BAND_SEL_N" data-ref="_M/RT2860_5G_BAND_SEL_N">RT2860_5G_BAND_SEL_N</dfn>	(1U &lt;&lt; 2)</u></td></tr>
<tr><th id="563">563</th><td><u>#define <dfn class="macro" id="_M/RT2860_5G_BAND_SEL_P" data-ref="_M/RT2860_5G_BAND_SEL_P">RT2860_5G_BAND_SEL_P</dfn>	(1U &lt;&lt; 1)</u></td></tr>
<tr><th id="564">564</th><td><u>#define <dfn class="macro" id="_M/RT2860_TX_BAND_SEL" data-ref="_M/RT2860_TX_BAND_SEL">RT2860_TX_BAND_SEL</dfn>	(1U &lt;&lt; 0)</u></td></tr>
<tr><th id="565">565</th><td></td></tr>
<tr><th id="566">566</th><td><i>/* possible flags for register TX_SW_CFG0 */</i></td></tr>
<tr><th id="567">567</th><td><u>#define <dfn class="macro" id="_M/RT2860_DLY_RFTR_EN_SHIFT" data-ref="_M/RT2860_DLY_RFTR_EN_SHIFT">RT2860_DLY_RFTR_EN_SHIFT</dfn>	24</u></td></tr>
<tr><th id="568">568</th><td><u>#define <dfn class="macro" id="_M/RT2860_DLY_TRSW_EN_SHIFT" data-ref="_M/RT2860_DLY_TRSW_EN_SHIFT">RT2860_DLY_TRSW_EN_SHIFT</dfn>	16</u></td></tr>
<tr><th id="569">569</th><td><u>#define <dfn class="macro" id="_M/RT2860_DLY_PAPE_EN_SHIFT" data-ref="_M/RT2860_DLY_PAPE_EN_SHIFT">RT2860_DLY_PAPE_EN_SHIFT</dfn>	8</u></td></tr>
<tr><th id="570">570</th><td><u>#define <dfn class="macro" id="_M/RT2860_DLY_TXPE_EN_SHIFT" data-ref="_M/RT2860_DLY_TXPE_EN_SHIFT">RT2860_DLY_TXPE_EN_SHIFT</dfn>	0</u></td></tr>
<tr><th id="571">571</th><td></td></tr>
<tr><th id="572">572</th><td><i>/* possible flags for register TX_SW_CFG1 */</i></td></tr>
<tr><th id="573">573</th><td><u>#define <dfn class="macro" id="_M/RT2860_DLY_RFTR_DIS_SHIFT" data-ref="_M/RT2860_DLY_RFTR_DIS_SHIFT">RT2860_DLY_RFTR_DIS_SHIFT</dfn>	16</u></td></tr>
<tr><th id="574">574</th><td><u>#define <dfn class="macro" id="_M/RT2860_DLY_TRSW_DIS_SHIFT" data-ref="_M/RT2860_DLY_TRSW_DIS_SHIFT">RT2860_DLY_TRSW_DIS_SHIFT</dfn>	8</u></td></tr>
<tr><th id="575">575</th><td><u>#define <dfn class="macro" id="_M/RT2860_DLY_PAPE_DIS" data-ref="_M/RT2860_DLY_PAPE_DIS">RT2860_DLY_PAPE_DIS</dfn> SHIFT	0</u></td></tr>
<tr><th id="576">576</th><td></td></tr>
<tr><th id="577">577</th><td><i>/* possible flags for register TX_SW_CFG2 */</i></td></tr>
<tr><th id="578">578</th><td><u>#define <dfn class="macro" id="_M/RT2860_DLY_LNA_EN_SHIFT" data-ref="_M/RT2860_DLY_LNA_EN_SHIFT">RT2860_DLY_LNA_EN_SHIFT</dfn>		24</u></td></tr>
<tr><th id="579">579</th><td><u>#define <dfn class="macro" id="_M/RT2860_DLY_LNA_DIS_SHIFT" data-ref="_M/RT2860_DLY_LNA_DIS_SHIFT">RT2860_DLY_LNA_DIS_SHIFT</dfn>	16</u></td></tr>
<tr><th id="580">580</th><td><u>#define <dfn class="macro" id="_M/RT2860_DLY_DAC_EN_SHIFT" data-ref="_M/RT2860_DLY_DAC_EN_SHIFT">RT2860_DLY_DAC_EN_SHIFT</dfn>		8</u></td></tr>
<tr><th id="581">581</th><td><u>#define <dfn class="macro" id="_M/RT2860_DLY_DAC_DIS_SHIFT" data-ref="_M/RT2860_DLY_DAC_DIS_SHIFT">RT2860_DLY_DAC_DIS_SHIFT</dfn>	0</u></td></tr>
<tr><th id="582">582</th><td></td></tr>
<tr><th id="583">583</th><td><i>/* possible flags for register TXOP_THRES_CFG */</i></td></tr>
<tr><th id="584">584</th><td><u>#define <dfn class="macro" id="_M/RT2860_TXOP_REM_THRES_SHIFT" data-ref="_M/RT2860_TXOP_REM_THRES_SHIFT">RT2860_TXOP_REM_THRES_SHIFT</dfn>	24</u></td></tr>
<tr><th id="585">585</th><td><u>#define <dfn class="macro" id="_M/RT2860_CF_END_THRES_SHIFT" data-ref="_M/RT2860_CF_END_THRES_SHIFT">RT2860_CF_END_THRES_SHIFT</dfn>	16</u></td></tr>
<tr><th id="586">586</th><td><u>#define <dfn class="macro" id="_M/RT2860_RDG_IN_THRES" data-ref="_M/RT2860_RDG_IN_THRES">RT2860_RDG_IN_THRES</dfn>		8</u></td></tr>
<tr><th id="587">587</th><td><u>#define <dfn class="macro" id="_M/RT2860_RDG_OUT_THRES" data-ref="_M/RT2860_RDG_OUT_THRES">RT2860_RDG_OUT_THRES</dfn>		0</u></td></tr>
<tr><th id="588">588</th><td></td></tr>
<tr><th id="589">589</th><td><i>/* possible flags for register TXOP_CTRL_CFG */</i></td></tr>
<tr><th id="590">590</th><td><u>#define <dfn class="macro" id="_M/RT2860_EXT_CW_MIN_SHIFT" data-ref="_M/RT2860_EXT_CW_MIN_SHIFT">RT2860_EXT_CW_MIN_SHIFT</dfn>		16</u></td></tr>
<tr><th id="591">591</th><td><u>#define <dfn class="macro" id="_M/RT2860_EXT_CCA_DLY_SHIFT" data-ref="_M/RT2860_EXT_CCA_DLY_SHIFT">RT2860_EXT_CCA_DLY_SHIFT</dfn>	8</u></td></tr>
<tr><th id="592">592</th><td><u>#define <dfn class="macro" id="_M/RT2860_EXT_CCA_EN" data-ref="_M/RT2860_EXT_CCA_EN">RT2860_EXT_CCA_EN</dfn>		(1U &lt;&lt; 7)</u></td></tr>
<tr><th id="593">593</th><td><u>#define <dfn class="macro" id="_M/RT2860_LSIG_TXOP_EN" data-ref="_M/RT2860_LSIG_TXOP_EN">RT2860_LSIG_TXOP_EN</dfn>		(1U &lt;&lt; 6)</u></td></tr>
<tr><th id="594">594</th><td><u>#define <dfn class="macro" id="_M/RT2860_TXOP_TRUN_EN_MIMOPS" data-ref="_M/RT2860_TXOP_TRUN_EN_MIMOPS">RT2860_TXOP_TRUN_EN_MIMOPS</dfn>	(1U &lt;&lt; 4)</u></td></tr>
<tr><th id="595">595</th><td><u>#define <dfn class="macro" id="_M/RT2860_TXOP_TRUN_EN_TXOP" data-ref="_M/RT2860_TXOP_TRUN_EN_TXOP">RT2860_TXOP_TRUN_EN_TXOP</dfn>	(1U &lt;&lt; 3)</u></td></tr>
<tr><th id="596">596</th><td><u>#define <dfn class="macro" id="_M/RT2860_TXOP_TRUN_EN_RATE" data-ref="_M/RT2860_TXOP_TRUN_EN_RATE">RT2860_TXOP_TRUN_EN_RATE</dfn>	(1U &lt;&lt; 2)</u></td></tr>
<tr><th id="597">597</th><td><u>#define <dfn class="macro" id="_M/RT2860_TXOP_TRUN_EN_AC" data-ref="_M/RT2860_TXOP_TRUN_EN_AC">RT2860_TXOP_TRUN_EN_AC</dfn>		(1U &lt;&lt; 1)</u></td></tr>
<tr><th id="598">598</th><td><u>#define <dfn class="macro" id="_M/RT2860_TXOP_TRUN_EN_TIMEOUT" data-ref="_M/RT2860_TXOP_TRUN_EN_TIMEOUT">RT2860_TXOP_TRUN_EN_TIMEOUT</dfn>	(1U &lt;&lt; 0)</u></td></tr>
<tr><th id="599">599</th><td></td></tr>
<tr><th id="600">600</th><td><i>/* possible flags for register TX_RTS_CFG */</i></td></tr>
<tr><th id="601">601</th><td><u>#define <dfn class="macro" id="_M/RT2860_RTS_FBK_EN" data-ref="_M/RT2860_RTS_FBK_EN">RT2860_RTS_FBK_EN</dfn>		(1U &lt;&lt; 24)</u></td></tr>
<tr><th id="602">602</th><td><u>#define <dfn class="macro" id="_M/RT2860_RTS_THRES_SHIFT" data-ref="_M/RT2860_RTS_THRES_SHIFT">RT2860_RTS_THRES_SHIFT</dfn>		8</u></td></tr>
<tr><th id="603">603</th><td><u>#define <dfn class="macro" id="_M/RT2860_RTS_RTY_LIMIT_SHIFT" data-ref="_M/RT2860_RTS_RTY_LIMIT_SHIFT">RT2860_RTS_RTY_LIMIT_SHIFT</dfn>	0</u></td></tr>
<tr><th id="604">604</th><td></td></tr>
<tr><th id="605">605</th><td><i>/* possible flags for register TX_TIMEOUT_CFG */</i></td></tr>
<tr><th id="606">606</th><td><u>#define <dfn class="macro" id="_M/RT2860_TXOP_TIMEOUT_SHIFT" data-ref="_M/RT2860_TXOP_TIMEOUT_SHIFT">RT2860_TXOP_TIMEOUT_SHIFT</dfn>	16</u></td></tr>
<tr><th id="607">607</th><td><u>#define <dfn class="macro" id="_M/RT2860_RX_ACK_TIMEOUT_SHIFT" data-ref="_M/RT2860_RX_ACK_TIMEOUT_SHIFT">RT2860_RX_ACK_TIMEOUT_SHIFT</dfn>	8</u></td></tr>
<tr><th id="608">608</th><td><u>#define <dfn class="macro" id="_M/RT2860_MPDU_LIFE_TIME_SHIFT" data-ref="_M/RT2860_MPDU_LIFE_TIME_SHIFT">RT2860_MPDU_LIFE_TIME_SHIFT</dfn>	4</u></td></tr>
<tr><th id="609">609</th><td></td></tr>
<tr><th id="610">610</th><td><i>/* possible flags for register TX_RTY_CFG */</i></td></tr>
<tr><th id="611">611</th><td><u>#define <dfn class="macro" id="_M/RT2860_TX_AUTOFB_EN" data-ref="_M/RT2860_TX_AUTOFB_EN">RT2860_TX_AUTOFB_EN</dfn>		(1U &lt;&lt; 30)</u></td></tr>
<tr><th id="612">612</th><td><u>#define <dfn class="macro" id="_M/RT2860_AGG_RTY_MODE_TIMER" data-ref="_M/RT2860_AGG_RTY_MODE_TIMER">RT2860_AGG_RTY_MODE_TIMER</dfn>	(1U &lt;&lt; 29)</u></td></tr>
<tr><th id="613">613</th><td><u>#define <dfn class="macro" id="_M/RT2860_NAG_RTY_MODE_TIMER" data-ref="_M/RT2860_NAG_RTY_MODE_TIMER">RT2860_NAG_RTY_MODE_TIMER</dfn>	(1U &lt;&lt; 28)</u></td></tr>
<tr><th id="614">614</th><td><u>#define <dfn class="macro" id="_M/RT2860_LONG_RTY_THRES_SHIFT" data-ref="_M/RT2860_LONG_RTY_THRES_SHIFT">RT2860_LONG_RTY_THRES_SHIFT</dfn>	16</u></td></tr>
<tr><th id="615">615</th><td><u>#define <dfn class="macro" id="_M/RT2860_LONG_RTY_LIMIT_SHIFT" data-ref="_M/RT2860_LONG_RTY_LIMIT_SHIFT">RT2860_LONG_RTY_LIMIT_SHIFT</dfn>	8</u></td></tr>
<tr><th id="616">616</th><td><u>#define <dfn class="macro" id="_M/RT2860_SHORT_RTY_LIMIT_SHIFT" data-ref="_M/RT2860_SHORT_RTY_LIMIT_SHIFT">RT2860_SHORT_RTY_LIMIT_SHIFT</dfn>	0</u></td></tr>
<tr><th id="617">617</th><td></td></tr>
<tr><th id="618">618</th><td><i>/* possible flags for register TX_LINK_CFG */</i></td></tr>
<tr><th id="619">619</th><td><u>#define <dfn class="macro" id="_M/RT2860_REMOTE_MFS_SHIFT" data-ref="_M/RT2860_REMOTE_MFS_SHIFT">RT2860_REMOTE_MFS_SHIFT</dfn>		24</u></td></tr>
<tr><th id="620">620</th><td><u>#define <dfn class="macro" id="_M/RT2860_REMOTE_MFB_SHIFT" data-ref="_M/RT2860_REMOTE_MFB_SHIFT">RT2860_REMOTE_MFB_SHIFT</dfn>		16</u></td></tr>
<tr><th id="621">621</th><td><u>#define <dfn class="macro" id="_M/RT2860_TX_CFACK_EN" data-ref="_M/RT2860_TX_CFACK_EN">RT2860_TX_CFACK_EN</dfn>		(1U &lt;&lt; 12)</u></td></tr>
<tr><th id="622">622</th><td><u>#define <dfn class="macro" id="_M/RT2860_TX_RDG_EN" data-ref="_M/RT2860_TX_RDG_EN">RT2860_TX_RDG_EN</dfn>		(1U &lt;&lt; 11)</u></td></tr>
<tr><th id="623">623</th><td><u>#define <dfn class="macro" id="_M/RT2860_TX_MRQ_EN" data-ref="_M/RT2860_TX_MRQ_EN">RT2860_TX_MRQ_EN</dfn>		(1U &lt;&lt; 10)</u></td></tr>
<tr><th id="624">624</th><td><u>#define <dfn class="macro" id="_M/RT2860_REMOTE_UMFS_EN" data-ref="_M/RT2860_REMOTE_UMFS_EN">RT2860_REMOTE_UMFS_EN</dfn>		(1U &lt;&lt;  9)</u></td></tr>
<tr><th id="625">625</th><td><u>#define <dfn class="macro" id="_M/RT2860_TX_MFB_EN" data-ref="_M/RT2860_TX_MFB_EN">RT2860_TX_MFB_EN</dfn>		(1U &lt;&lt;  8)</u></td></tr>
<tr><th id="626">626</th><td><u>#define <dfn class="macro" id="_M/RT2860_REMOTE_MFB_LT_SHIFT" data-ref="_M/RT2860_REMOTE_MFB_LT_SHIFT">RT2860_REMOTE_MFB_LT_SHIFT</dfn>	0</u></td></tr>
<tr><th id="627">627</th><td></td></tr>
<tr><th id="628">628</th><td><i>/* possible flags for registers *_PROT_CFG */</i></td></tr>
<tr><th id="629">629</th><td><u>#define <dfn class="macro" id="_M/RT2860_RTSTH_EN" data-ref="_M/RT2860_RTSTH_EN">RT2860_RTSTH_EN</dfn>			(1U &lt;&lt; 26)</u></td></tr>
<tr><th id="630">630</th><td><u>#define <dfn class="macro" id="_M/RT2860_TXOP_ALLOW_GF40" data-ref="_M/RT2860_TXOP_ALLOW_GF40">RT2860_TXOP_ALLOW_GF40</dfn>		(1U &lt;&lt; 25)</u></td></tr>
<tr><th id="631">631</th><td><u>#define <dfn class="macro" id="_M/RT2860_TXOP_ALLOW_GF20" data-ref="_M/RT2860_TXOP_ALLOW_GF20">RT2860_TXOP_ALLOW_GF20</dfn>		(1U &lt;&lt; 24)</u></td></tr>
<tr><th id="632">632</th><td><u>#define <dfn class="macro" id="_M/RT2860_TXOP_ALLOW_MM40" data-ref="_M/RT2860_TXOP_ALLOW_MM40">RT2860_TXOP_ALLOW_MM40</dfn>		(1U &lt;&lt; 23)</u></td></tr>
<tr><th id="633">633</th><td><u>#define <dfn class="macro" id="_M/RT2860_TXOP_ALLOW_MM20" data-ref="_M/RT2860_TXOP_ALLOW_MM20">RT2860_TXOP_ALLOW_MM20</dfn>		(1U &lt;&lt; 22)</u></td></tr>
<tr><th id="634">634</th><td><u>#define <dfn class="macro" id="_M/RT2860_TXOP_ALLOW_OFDM" data-ref="_M/RT2860_TXOP_ALLOW_OFDM">RT2860_TXOP_ALLOW_OFDM</dfn>		(1U &lt;&lt; 21)</u></td></tr>
<tr><th id="635">635</th><td><u>#define <dfn class="macro" id="_M/RT2860_TXOP_ALLOW_CCK" data-ref="_M/RT2860_TXOP_ALLOW_CCK">RT2860_TXOP_ALLOW_CCK</dfn>		(1U &lt;&lt; 20)</u></td></tr>
<tr><th id="636">636</th><td><u>#define <dfn class="macro" id="_M/RT2860_TXOP_ALLOW_ALL" data-ref="_M/RT2860_TXOP_ALLOW_ALL">RT2860_TXOP_ALLOW_ALL</dfn>		(0x3f &lt;&lt; 20)</u></td></tr>
<tr><th id="637">637</th><td><u>#define <dfn class="macro" id="_M/RT2860_PROT_NAV_SHORT" data-ref="_M/RT2860_PROT_NAV_SHORT">RT2860_PROT_NAV_SHORT</dfn>		(1U &lt;&lt; 18)</u></td></tr>
<tr><th id="638">638</th><td><u>#define <dfn class="macro" id="_M/RT2860_PROT_NAV_LONG" data-ref="_M/RT2860_PROT_NAV_LONG">RT2860_PROT_NAV_LONG</dfn>		(2 &lt;&lt; 18)</u></td></tr>
<tr><th id="639">639</th><td><u>#define <dfn class="macro" id="_M/RT2860_PROT_CTRL_RTS_CTS" data-ref="_M/RT2860_PROT_CTRL_RTS_CTS">RT2860_PROT_CTRL_RTS_CTS</dfn>	(1U &lt;&lt; 16)</u></td></tr>
<tr><th id="640">640</th><td><u>#define <dfn class="macro" id="_M/RT2860_PROT_CTRL_CTS" data-ref="_M/RT2860_PROT_CTRL_CTS">RT2860_PROT_CTRL_CTS</dfn>		(2 &lt;&lt; 16)</u></td></tr>
<tr><th id="641">641</th><td></td></tr>
<tr><th id="642">642</th><td><i>/* possible flags for registers EXP_{CTS,ACK}_TIME */</i></td></tr>
<tr><th id="643">643</th><td><u>#define <dfn class="macro" id="_M/RT2860_EXP_OFDM_TIME_SHIFT" data-ref="_M/RT2860_EXP_OFDM_TIME_SHIFT">RT2860_EXP_OFDM_TIME_SHIFT</dfn>	16</u></td></tr>
<tr><th id="644">644</th><td><u>#define <dfn class="macro" id="_M/RT2860_EXP_CCK_TIME_SHIFT" data-ref="_M/RT2860_EXP_CCK_TIME_SHIFT">RT2860_EXP_CCK_TIME_SHIFT</dfn>	0</u></td></tr>
<tr><th id="645">645</th><td></td></tr>
<tr><th id="646">646</th><td><i>/* possible flags for register RX_FILTR_CFG */</i></td></tr>
<tr><th id="647">647</th><td><u>#define <dfn class="macro" id="_M/RT2860_DROP_CTRL_RSV" data-ref="_M/RT2860_DROP_CTRL_RSV">RT2860_DROP_CTRL_RSV</dfn>	(1U &lt;&lt; 16)</u></td></tr>
<tr><th id="648">648</th><td><u>#define <dfn class="macro" id="_M/RT2860_DROP_BAR" data-ref="_M/RT2860_DROP_BAR">RT2860_DROP_BAR</dfn>		(1U &lt;&lt; 15)</u></td></tr>
<tr><th id="649">649</th><td><u>#define <dfn class="macro" id="_M/RT2860_DROP_BA" data-ref="_M/RT2860_DROP_BA">RT2860_DROP_BA</dfn>		(1U &lt;&lt; 14)</u></td></tr>
<tr><th id="650">650</th><td><u>#define <dfn class="macro" id="_M/RT2860_DROP_PSPOLL" data-ref="_M/RT2860_DROP_PSPOLL">RT2860_DROP_PSPOLL</dfn>	(1U &lt;&lt; 13)</u></td></tr>
<tr><th id="651">651</th><td><u>#define <dfn class="macro" id="_M/RT2860_DROP_RTS" data-ref="_M/RT2860_DROP_RTS">RT2860_DROP_RTS</dfn>		(1U &lt;&lt; 12)</u></td></tr>
<tr><th id="652">652</th><td><u>#define <dfn class="macro" id="_M/RT2860_DROP_CTS" data-ref="_M/RT2860_DROP_CTS">RT2860_DROP_CTS</dfn>		(1U &lt;&lt; 11)</u></td></tr>
<tr><th id="653">653</th><td><u>#define <dfn class="macro" id="_M/RT2860_DROP_ACK" data-ref="_M/RT2860_DROP_ACK">RT2860_DROP_ACK</dfn>		(1U &lt;&lt; 10)</u></td></tr>
<tr><th id="654">654</th><td><u>#define <dfn class="macro" id="_M/RT2860_DROP_CFEND" data-ref="_M/RT2860_DROP_CFEND">RT2860_DROP_CFEND</dfn>	(1U &lt;&lt;  9)</u></td></tr>
<tr><th id="655">655</th><td><u>#define <dfn class="macro" id="_M/RT2860_DROP_CFACK" data-ref="_M/RT2860_DROP_CFACK">RT2860_DROP_CFACK</dfn>	(1U &lt;&lt;  8)</u></td></tr>
<tr><th id="656">656</th><td><u>#define <dfn class="macro" id="_M/RT2860_DROP_DUPL" data-ref="_M/RT2860_DROP_DUPL">RT2860_DROP_DUPL</dfn>	(1U &lt;&lt;  7)</u></td></tr>
<tr><th id="657">657</th><td><u>#define <dfn class="macro" id="_M/RT2860_DROP_BC" data-ref="_M/RT2860_DROP_BC">RT2860_DROP_BC</dfn>		(1U &lt;&lt;  6)</u></td></tr>
<tr><th id="658">658</th><td><u>#define <dfn class="macro" id="_M/RT2860_DROP_MC" data-ref="_M/RT2860_DROP_MC">RT2860_DROP_MC</dfn>		(1U &lt;&lt;  5)</u></td></tr>
<tr><th id="659">659</th><td><u>#define <dfn class="macro" id="_M/RT2860_DROP_VER_ERR" data-ref="_M/RT2860_DROP_VER_ERR">RT2860_DROP_VER_ERR</dfn>	(1U &lt;&lt;  4)</u></td></tr>
<tr><th id="660">660</th><td><u>#define <dfn class="macro" id="_M/RT2860_DROP_NOT_MYBSS" data-ref="_M/RT2860_DROP_NOT_MYBSS">RT2860_DROP_NOT_MYBSS</dfn>	(1U &lt;&lt;  3)</u></td></tr>
<tr><th id="661">661</th><td><u>#define <dfn class="macro" id="_M/RT2860_DROP_UC_NOME" data-ref="_M/RT2860_DROP_UC_NOME">RT2860_DROP_UC_NOME</dfn>	(1U &lt;&lt;  2)</u></td></tr>
<tr><th id="662">662</th><td><u>#define <dfn class="macro" id="_M/RT2860_DROP_PHY_ERR" data-ref="_M/RT2860_DROP_PHY_ERR">RT2860_DROP_PHY_ERR</dfn>	(1U &lt;&lt;  1)</u></td></tr>
<tr><th id="663">663</th><td><u>#define <dfn class="macro" id="_M/RT2860_DROP_CRC_ERR" data-ref="_M/RT2860_DROP_CRC_ERR">RT2860_DROP_CRC_ERR</dfn>	(1U &lt;&lt;  0)</u></td></tr>
<tr><th id="664">664</th><td></td></tr>
<tr><th id="665">665</th><td><i>/* possible flags for register AUTO_RSP_CFG */</i></td></tr>
<tr><th id="666">666</th><td><u>#define <dfn class="macro" id="_M/RT2860_CTRL_PWR_BIT" data-ref="_M/RT2860_CTRL_PWR_BIT">RT2860_CTRL_PWR_BIT</dfn>	(1U &lt;&lt; 7)</u></td></tr>
<tr><th id="667">667</th><td><u>#define <dfn class="macro" id="_M/RT2860_BAC_ACK_POLICY" data-ref="_M/RT2860_BAC_ACK_POLICY">RT2860_BAC_ACK_POLICY</dfn>	(1U &lt;&lt; 6)</u></td></tr>
<tr><th id="668">668</th><td><u>#define <dfn class="macro" id="_M/RT2860_CCK_SHORT_EN" data-ref="_M/RT2860_CCK_SHORT_EN">RT2860_CCK_SHORT_EN</dfn>	(1U &lt;&lt; 4)</u></td></tr>
<tr><th id="669">669</th><td><u>#define <dfn class="macro" id="_M/RT2860_CTS_40M_REF_EN" data-ref="_M/RT2860_CTS_40M_REF_EN">RT2860_CTS_40M_REF_EN</dfn>	(1U &lt;&lt; 3)</u></td></tr>
<tr><th id="670">670</th><td><u>#define <dfn class="macro" id="_M/RT2860_CTS_40M_MODE_EN" data-ref="_M/RT2860_CTS_40M_MODE_EN">RT2860_CTS_40M_MODE_EN</dfn>	(1U &lt;&lt; 2)</u></td></tr>
<tr><th id="671">671</th><td><u>#define <dfn class="macro" id="_M/RT2860_BAC_ACKPOLICY_EN" data-ref="_M/RT2860_BAC_ACKPOLICY_EN">RT2860_BAC_ACKPOLICY_EN</dfn>	(1U &lt;&lt; 1)</u></td></tr>
<tr><th id="672">672</th><td><u>#define <dfn class="macro" id="_M/RT2860_AUTO_RSP_EN" data-ref="_M/RT2860_AUTO_RSP_EN">RT2860_AUTO_RSP_EN</dfn>	(1U &lt;&lt; 0)</u></td></tr>
<tr><th id="673">673</th><td></td></tr>
<tr><th id="674">674</th><td><i>/* possible flags for register SIFS_COST_CFG */</i></td></tr>
<tr><th id="675">675</th><td><u>#define <dfn class="macro" id="_M/RT2860_OFDM_SIFS_COST_SHIFT" data-ref="_M/RT2860_OFDM_SIFS_COST_SHIFT">RT2860_OFDM_SIFS_COST_SHIFT</dfn>	8</u></td></tr>
<tr><th id="676">676</th><td><u>#define <dfn class="macro" id="_M/RT2860_CCK_SIFS_COST_SHIFT" data-ref="_M/RT2860_CCK_SIFS_COST_SHIFT">RT2860_CCK_SIFS_COST_SHIFT</dfn>	0</u></td></tr>
<tr><th id="677">677</th><td></td></tr>
<tr><th id="678">678</th><td><i>/* possible flags for register TXOP_HLDR_ET */</i></td></tr>
<tr><th id="679">679</th><td><u>#define <dfn class="macro" id="_M/RT2860_TXOP_ETM1_EN" data-ref="_M/RT2860_TXOP_ETM1_EN">RT2860_TXOP_ETM1_EN</dfn>		(1U &lt;&lt; 25)</u></td></tr>
<tr><th id="680">680</th><td><u>#define <dfn class="macro" id="_M/RT2860_TXOP_ETM0_EN" data-ref="_M/RT2860_TXOP_ETM0_EN">RT2860_TXOP_ETM0_EN</dfn>		(1U &lt;&lt; 24)</u></td></tr>
<tr><th id="681">681</th><td><u>#define <dfn class="macro" id="_M/RT2860_TXOP_ETM_THRES_SHIFT" data-ref="_M/RT2860_TXOP_ETM_THRES_SHIFT">RT2860_TXOP_ETM_THRES_SHIFT</dfn>	16</u></td></tr>
<tr><th id="682">682</th><td><u>#define <dfn class="macro" id="_M/RT2860_TXOP_ETO_EN" data-ref="_M/RT2860_TXOP_ETO_EN">RT2860_TXOP_ETO_EN</dfn>		(1U &lt;&lt;  8)</u></td></tr>
<tr><th id="683">683</th><td><u>#define <dfn class="macro" id="_M/RT2860_TXOP_ETO_THRES_SHIFT" data-ref="_M/RT2860_TXOP_ETO_THRES_SHIFT">RT2860_TXOP_ETO_THRES_SHIFT</dfn>	1</u></td></tr>
<tr><th id="684">684</th><td><u>#define <dfn class="macro" id="_M/RT2860_PER_RX_RST_EN" data-ref="_M/RT2860_PER_RX_RST_EN">RT2860_PER_RX_RST_EN</dfn>		(1U &lt;&lt;  0)</u></td></tr>
<tr><th id="685">685</th><td></td></tr>
<tr><th id="686">686</th><td><i>/* possible flags for register TX_STAT_FIFO */</i></td></tr>
<tr><th id="687">687</th><td><u>#define <dfn class="macro" id="_M/RT2860_TXQ_MCS_SHIFT" data-ref="_M/RT2860_TXQ_MCS_SHIFT">RT2860_TXQ_MCS_SHIFT</dfn>	16</u></td></tr>
<tr><th id="688">688</th><td><u>#define <dfn class="macro" id="_M/RT2860_TXQ_WCID_SHIFT" data-ref="_M/RT2860_TXQ_WCID_SHIFT">RT2860_TXQ_WCID_SHIFT</dfn>	8</u></td></tr>
<tr><th id="689">689</th><td><u>#define <dfn class="macro" id="_M/RT2860_TXQ_ACKREQ" data-ref="_M/RT2860_TXQ_ACKREQ">RT2860_TXQ_ACKREQ</dfn>	(1U &lt;&lt; 7)</u></td></tr>
<tr><th id="690">690</th><td><u>#define <dfn class="macro" id="_M/RT2860_TXQ_AGG" data-ref="_M/RT2860_TXQ_AGG">RT2860_TXQ_AGG</dfn>		(1U &lt;&lt; 6)</u></td></tr>
<tr><th id="691">691</th><td><u>#define <dfn class="macro" id="_M/RT2860_TXQ_OK" data-ref="_M/RT2860_TXQ_OK">RT2860_TXQ_OK</dfn>		(1U &lt;&lt; 5)</u></td></tr>
<tr><th id="692">692</th><td><u>#define <dfn class="macro" id="_M/RT2860_TXQ_PID_SHIFT" data-ref="_M/RT2860_TXQ_PID_SHIFT">RT2860_TXQ_PID_SHIFT</dfn>	1</u></td></tr>
<tr><th id="693">693</th><td><u>#define <dfn class="macro" id="_M/RT2860_TXQ_VLD" data-ref="_M/RT2860_TXQ_VLD">RT2860_TXQ_VLD</dfn>		(1U &lt;&lt; 0)</u></td></tr>
<tr><th id="694">694</th><td></td></tr>
<tr><th id="695">695</th><td><i>/* possible flags for register WCID_ATTR */</i></td></tr>
<tr><th id="696">696</th><td><u>#define <dfn class="macro" id="_M/RT2860_MODE_NOSEC" data-ref="_M/RT2860_MODE_NOSEC">RT2860_MODE_NOSEC</dfn>	0</u></td></tr>
<tr><th id="697">697</th><td><u>#define <dfn class="macro" id="_M/RT2860_MODE_WEP40" data-ref="_M/RT2860_MODE_WEP40">RT2860_MODE_WEP40</dfn>	1</u></td></tr>
<tr><th id="698">698</th><td><u>#define <dfn class="macro" id="_M/RT2860_MODE_WEP104" data-ref="_M/RT2860_MODE_WEP104">RT2860_MODE_WEP104</dfn>	2</u></td></tr>
<tr><th id="699">699</th><td><u>#define <dfn class="macro" id="_M/RT2860_MODE_TKIP" data-ref="_M/RT2860_MODE_TKIP">RT2860_MODE_TKIP</dfn>	3</u></td></tr>
<tr><th id="700">700</th><td><u>#define <dfn class="macro" id="_M/RT2860_MODE_AES_CCMP" data-ref="_M/RT2860_MODE_AES_CCMP">RT2860_MODE_AES_CCMP</dfn>	4</u></td></tr>
<tr><th id="701">701</th><td><u>#define <dfn class="macro" id="_M/RT2860_MODE_CKIP40" data-ref="_M/RT2860_MODE_CKIP40">RT2860_MODE_CKIP40</dfn>	5</u></td></tr>
<tr><th id="702">702</th><td><u>#define <dfn class="macro" id="_M/RT2860_MODE_CKIP104" data-ref="_M/RT2860_MODE_CKIP104">RT2860_MODE_CKIP104</dfn>	6</u></td></tr>
<tr><th id="703">703</th><td><u>#define <dfn class="macro" id="_M/RT2860_MODE_CKIP128" data-ref="_M/RT2860_MODE_CKIP128">RT2860_MODE_CKIP128</dfn>	7</u></td></tr>
<tr><th id="704">704</th><td><u>#define <dfn class="macro" id="_M/RT2860_RX_PKEY_EN" data-ref="_M/RT2860_RX_PKEY_EN">RT2860_RX_PKEY_EN</dfn>	(1U &lt;&lt; 0)</u></td></tr>
<tr><th id="705">705</th><td></td></tr>
<tr><th id="706">706</th><td><i>/* possible flags for register H2M_MAILBOX */</i></td></tr>
<tr><th id="707">707</th><td><u>#define <dfn class="macro" id="_M/RT2860_H2M_BUSY" data-ref="_M/RT2860_H2M_BUSY">RT2860_H2M_BUSY</dfn>		(1U &lt;&lt; 24)</u></td></tr>
<tr><th id="708">708</th><td><u>#define <dfn class="macro" id="_M/RT2860_TOKEN_NO_INTR" data-ref="_M/RT2860_TOKEN_NO_INTR">RT2860_TOKEN_NO_INTR</dfn>	0xff</u></td></tr>
<tr><th id="709">709</th><td></td></tr>
<tr><th id="710">710</th><td></td></tr>
<tr><th id="711">711</th><td><i>/* possible flags for MCU command RT2860_MCU_CMD_LEDS */</i></td></tr>
<tr><th id="712">712</th><td><u>#define <dfn class="macro" id="_M/RT2860_LED_RADIO" data-ref="_M/RT2860_LED_RADIO">RT2860_LED_RADIO</dfn>	(1U &lt;&lt; 13)</u></td></tr>
<tr><th id="713">713</th><td><u>#define <dfn class="macro" id="_M/RT2860_LED_LINK_2GHZ" data-ref="_M/RT2860_LED_LINK_2GHZ">RT2860_LED_LINK_2GHZ</dfn>	(1U &lt;&lt; 14)</u></td></tr>
<tr><th id="714">714</th><td><u>#define <dfn class="macro" id="_M/RT2860_LED_LINK_5GHZ" data-ref="_M/RT2860_LED_LINK_5GHZ">RT2860_LED_LINK_5GHZ</dfn>	(1U &lt;&lt; 15)</u></td></tr>
<tr><th id="715">715</th><td></td></tr>
<tr><th id="716">716</th><td></td></tr>
<tr><th id="717">717</th><td><i>/* possible flags for RT3020 RF register 1 */</i></td></tr>
<tr><th id="718">718</th><td><u>#define <dfn class="macro" id="_M/RT3070_RF_BLOCK" data-ref="_M/RT3070_RF_BLOCK">RT3070_RF_BLOCK</dfn>	(1U &lt;&lt; 0)</u></td></tr>
<tr><th id="719">719</th><td><u>#define <dfn class="macro" id="_M/RT3070_PLL_PD" data-ref="_M/RT3070_PLL_PD">RT3070_PLL_PD</dfn>	(1U &lt;&lt; 1)</u></td></tr>
<tr><th id="720">720</th><td><u>#define <dfn class="macro" id="_M/RT3070_RX0_PD" data-ref="_M/RT3070_RX0_PD">RT3070_RX0_PD</dfn>	(1U &lt;&lt; 2)</u></td></tr>
<tr><th id="721">721</th><td><u>#define <dfn class="macro" id="_M/RT3070_TX0_PD" data-ref="_M/RT3070_TX0_PD">RT3070_TX0_PD</dfn>	(1U &lt;&lt; 3)</u></td></tr>
<tr><th id="722">722</th><td><u>#define <dfn class="macro" id="_M/RT3070_RX1_PD" data-ref="_M/RT3070_RX1_PD">RT3070_RX1_PD</dfn>	(1U &lt;&lt; 4)</u></td></tr>
<tr><th id="723">723</th><td><u>#define <dfn class="macro" id="_M/RT3070_TX1_PD" data-ref="_M/RT3070_TX1_PD">RT3070_TX1_PD</dfn>	(1U &lt;&lt; 5)</u></td></tr>
<tr><th id="724">724</th><td><u>#define <dfn class="macro" id="_M/RT3070_RX2_PD" data-ref="_M/RT3070_RX2_PD">RT3070_RX2_PD</dfn>	(1U &lt;&lt; 6)</u></td></tr>
<tr><th id="725">725</th><td><u>#define <dfn class="macro" id="_M/RT3070_TX2_PD" data-ref="_M/RT3070_TX2_PD">RT3070_TX2_PD</dfn>	(1U &lt;&lt; 7)</u></td></tr>
<tr><th id="726">726</th><td></td></tr>
<tr><th id="727">727</th><td><i>/* possible flags for RT3020 RF register 7 */</i></td></tr>
<tr><th id="728">728</th><td><u>#define <dfn class="macro" id="_M/RT3070_TUNE" data-ref="_M/RT3070_TUNE">RT3070_TUNE</dfn>	(1U &lt;&lt; 0)</u></td></tr>
<tr><th id="729">729</th><td></td></tr>
<tr><th id="730">730</th><td><i>/* possible flags for RT3020 RF register 15 */</i></td></tr>
<tr><th id="731">731</th><td><u>#define <dfn class="macro" id="_M/RT3070_TX_LO2" data-ref="_M/RT3070_TX_LO2">RT3070_TX_LO2</dfn>	(1U &lt;&lt; 3)</u></td></tr>
<tr><th id="732">732</th><td></td></tr>
<tr><th id="733">733</th><td><i>/* possible flags for RT3020 RF register 17 */</i></td></tr>
<tr><th id="734">734</th><td><u>#define <dfn class="macro" id="_M/RT3070_TX_LO1" data-ref="_M/RT3070_TX_LO1">RT3070_TX_LO1</dfn>	(1U &lt;&lt; 3)</u></td></tr>
<tr><th id="735">735</th><td></td></tr>
<tr><th id="736">736</th><td><i>/* possible flags for RT3020 RF register 20 */</i></td></tr>
<tr><th id="737">737</th><td><u>#define <dfn class="macro" id="_M/RT3070_RX_LO1" data-ref="_M/RT3070_RX_LO1">RT3070_RX_LO1</dfn>	(1U &lt;&lt; 3)</u></td></tr>
<tr><th id="738">738</th><td></td></tr>
<tr><th id="739">739</th><td><i>/* possible flags for RT3020 RF register 21 */</i></td></tr>
<tr><th id="740">740</th><td><u>#define <dfn class="macro" id="_M/RT3070_RX_LO2" data-ref="_M/RT3070_RX_LO2">RT3070_RX_LO2</dfn>	(1U &lt;&lt; 3)</u></td></tr>
<tr><th id="741">741</th><td><u>#define <dfn class="macro" id="_M/RT3070_RX_CTB" data-ref="_M/RT3070_RX_CTB">RT3070_RX_CTB</dfn>	(1U &lt;&lt; 7)</u></td></tr>
<tr><th id="742">742</th><td></td></tr>
<tr><th id="743">743</th><td><i>/* possible flags for RT3020 RF register 22 */</i></td></tr>
<tr><th id="744">744</th><td><u>#define <dfn class="macro" id="_M/RT3070_BB_LOOPBACK" data-ref="_M/RT3070_BB_LOOPBACK">RT3070_BB_LOOPBACK</dfn>	(1U &lt;&lt; 0)</u></td></tr>
<tr><th id="745">745</th><td></td></tr>
<tr><th id="746">746</th><td><i>/* possible flags for RT3053 RF register 1 */</i></td></tr>
<tr><th id="747">747</th><td><u>#define <dfn class="macro" id="_M/RT3593_VCO" data-ref="_M/RT3593_VCO">RT3593_VCO</dfn>	(1U &lt;&lt; 0)</u></td></tr>
<tr><th id="748">748</th><td></td></tr>
<tr><th id="749">749</th><td><i>/* possible flags for RT3053 RF register 2 */</i></td></tr>
<tr><th id="750">750</th><td><u>#define <dfn class="macro" id="_M/RT3593_RESCAL" data-ref="_M/RT3593_RESCAL">RT3593_RESCAL</dfn>	(1U &lt;&lt; 7)</u></td></tr>
<tr><th id="751">751</th><td></td></tr>
<tr><th id="752">752</th><td><i>/* possible flags for RT3053 RF register 3 */</i></td></tr>
<tr><th id="753">753</th><td><u>#define <dfn class="macro" id="_M/RT3593_VCOCAL" data-ref="_M/RT3593_VCOCAL">RT3593_VCOCAL</dfn>	(1U &lt;&lt; 7)</u></td></tr>
<tr><th id="754">754</th><td></td></tr>
<tr><th id="755">755</th><td><i>/* possible flags for RT3053 RF register 6 */</i></td></tr>
<tr><th id="756">756</th><td><u>#define <dfn class="macro" id="_M/RT3593_VCO_IC" data-ref="_M/RT3593_VCO_IC">RT3593_VCO_IC</dfn>	(1U &lt;&lt; 6)</u></td></tr>
<tr><th id="757">757</th><td></td></tr>
<tr><th id="758">758</th><td><i>/* possible flags for RT3053 RF register 18 */</i></td></tr>
<tr><th id="759">759</th><td><u>#define <dfn class="macro" id="_M/RT3593_AUTOTUNE_BYPASS" data-ref="_M/RT3593_AUTOTUNE_BYPASS">RT3593_AUTOTUNE_BYPASS</dfn>	(1U &lt;&lt; 6)</u></td></tr>
<tr><th id="760">760</th><td></td></tr>
<tr><th id="761">761</th><td><i>/* possible flags for RT3053 RF register 20 */</i></td></tr>
<tr><th id="762">762</th><td><u>#define <dfn class="macro" id="_M/RT3593_LDO_PLL_VC_MASK" data-ref="_M/RT3593_LDO_PLL_VC_MASK">RT3593_LDO_PLL_VC_MASK</dfn>	0x0e</u></td></tr>
<tr><th id="763">763</th><td><u>#define <dfn class="macro" id="_M/RT3593_LDO_RF_VC_MASK" data-ref="_M/RT3593_LDO_RF_VC_MASK">RT3593_LDO_RF_VC_MASK</dfn>	0xe0</u></td></tr>
<tr><th id="764">764</th><td></td></tr>
<tr><th id="765">765</th><td><i>/* possible flags for RT3053 RF register 22 */</i></td></tr>
<tr><th id="766">766</th><td><u>#define <dfn class="macro" id="_M/RT3593_CP_IC_MASK" data-ref="_M/RT3593_CP_IC_MASK">RT3593_CP_IC_MASK</dfn>	0xe0</u></td></tr>
<tr><th id="767">767</th><td><u>#define <dfn class="macro" id="_M/RT3593_CP_IC_SHIFT" data-ref="_M/RT3593_CP_IC_SHIFT">RT3593_CP_IC_SHIFT</dfn>	5</u></td></tr>
<tr><th id="768">768</th><td></td></tr>
<tr><th id="769">769</th><td><i>/* possible flags for RT3053 RF register 46 */</i></td></tr>
<tr><th id="770">770</th><td><u>#define <dfn class="macro" id="_M/RT3593_RX_CTB" data-ref="_M/RT3593_RX_CTB">RT3593_RX_CTB</dfn>	(1U &lt;&lt; 5)</u></td></tr>
<tr><th id="771">771</th><td></td></tr>
<tr><th id="772">772</th><td><u>#define <dfn class="macro" id="_M/RT3090_DEF_LNA" data-ref="_M/RT3090_DEF_LNA">RT3090_DEF_LNA</dfn>	10</u></td></tr>
<tr><th id="773">773</th><td></td></tr>
<tr><th id="774">774</th><td><i>/* possible flags for RT5390 RF register 38. */</i></td></tr>
<tr><th id="775">775</th><td><u>#define <dfn class="macro" id="_M/RT5390_RX_LO1" data-ref="_M/RT5390_RX_LO1">RT5390_RX_LO1</dfn>	(1U &lt;&lt; 5)</u></td></tr>
<tr><th id="776">776</th><td></td></tr>
<tr><th id="777">777</th><td><i>/* possible flags for RT5390 RF register 39. */</i></td></tr>
<tr><th id="778">778</th><td><u>#define <dfn class="macro" id="_M/RT5390_RX_LO2" data-ref="_M/RT5390_RX_LO2">RT5390_RX_LO2</dfn>	(1U &lt;&lt; 7)</u></td></tr>
<tr><th id="779">779</th><td></td></tr>
<tr><th id="780">780</th><td><i>/* possible flags for RT5390 RF register 42 */</i></td></tr>
<tr><th id="781">781</th><td><u>#define <dfn class="macro" id="_M/RT5390_RX_CTB" data-ref="_M/RT5390_RX_CTB">RT5390_RX_CTB</dfn>	(1U &lt;&lt; 6)</u></td></tr>
<tr><th id="782">782</th><td></td></tr>
<tr><th id="783">783</th><td><i>/* possible flags for RT3053 RF register 46 */</i></td></tr>
<tr><th id="784">784</th><td><u>#define <dfn class="macro" id="_M/RT3593_RX_CTB" data-ref="_M/RT3593_RX_CTB">RT3593_RX_CTB</dfn>	(1U &lt;&lt; 5)</u></td></tr>
<tr><th id="785">785</th><td></td></tr>
<tr><th id="786">786</th><td><i>/* possible flags for RT3053 RF register 50 */</i></td></tr>
<tr><th id="787">787</th><td><u>#define <dfn class="macro" id="_M/RT3593_TX_LO2" data-ref="_M/RT3593_TX_LO2">RT3593_TX_LO2</dfn>	(1U &lt;&lt; 4)</u></td></tr>
<tr><th id="788">788</th><td></td></tr>
<tr><th id="789">789</th><td><i>/* possible flags for RT3053 RF register 51 */</i></td></tr>
<tr><th id="790">790</th><td><u>#define <dfn class="macro" id="_M/RT3593_TX_LO1" data-ref="_M/RT3593_TX_LO1">RT3593_TX_LO1</dfn>	(1U &lt;&lt; 4)</u></td></tr>
<tr><th id="791">791</th><td></td></tr>
<tr><th id="792">792</th><td><i>/* Possible flags for RT5390 RF register 2. */</i></td></tr>
<tr><th id="793">793</th><td><u>#define <dfn class="macro" id="_M/RT5390_RESCAL" data-ref="_M/RT5390_RESCAL">RT5390_RESCAL</dfn>	(1 &lt;&lt; 7)</u></td></tr>
<tr><th id="794">794</th><td></td></tr>
<tr><th id="795">795</th><td><i>/* Possible flags for RT5390 RF register 3. */</i></td></tr>
<tr><th id="796">796</th><td><u>#define <dfn class="macro" id="_M/RT5390_VCOCAL" data-ref="_M/RT5390_VCOCAL">RT5390_VCOCAL</dfn>	(1 &lt;&lt; 7)</u></td></tr>
<tr><th id="797">797</th><td></td></tr>
<tr><th id="798">798</th><td><i>/* Possible flags for RT5390 BBP register 4. */</i></td></tr>
<tr><th id="799">799</th><td><u>#define <dfn class="macro" id="_M/RT5390_MAC_IF_CTRL" data-ref="_M/RT5390_MAC_IF_CTRL">RT5390_MAC_IF_CTRL</dfn>	(1U &lt;&lt; 6)</u></td></tr>
<tr><th id="800">800</th><td></td></tr>
<tr><th id="801">801</th><td><i>/* possible flags for RT5390 BBP register 105. */</i></td></tr>
<tr><th id="802">802</th><td><u>#define <dfn class="macro" id="_M/RT5390_MLD" data-ref="_M/RT5390_MLD">RT5390_MLD</dfn>			(1U &lt;&lt; 2)</u></td></tr>
<tr><th id="803">803</th><td><u>#define <dfn class="macro" id="_M/RT5390_EN_SIG_MODULATION" data-ref="_M/RT5390_EN_SIG_MODULATION">RT5390_EN_SIG_MODULATION</dfn>	(1U &lt;&lt; 3)</u></td></tr>
<tr><th id="804">804</th><td></td></tr>
<tr><th id="805">805</th><td><u>#define <dfn class="macro" id="_M/RT3090_DEF_LNA" data-ref="_M/RT3090_DEF_LNA">RT3090_DEF_LNA</dfn>	10</u></td></tr>
<tr><th id="806">806</th><td></td></tr>
<tr><th id="807">807</th><td><i>/* RT2860 TX descriptor */</i></td></tr>
<tr><th id="808">808</th><td><b>struct</b> <dfn class="type def" id="rt2860_txd" title='rt2860_txd' data-ref="rt2860_txd" data-ref-filename="rt2860_txd">rt2860_txd</dfn> {</td></tr>
<tr><th id="809">809</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="rt2860_txd::sdp0" title='rt2860_txd::sdp0' data-ref="rt2860_txd::sdp0" data-ref-filename="rt2860_txd..sdp0">sdp0</dfn>;		<i>/* Segment Data Pointer 0 */</i></td></tr>
<tr><th id="810">810</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="rt2860_txd::sdl1" title='rt2860_txd::sdl1' data-ref="rt2860_txd::sdl1" data-ref-filename="rt2860_txd..sdl1">sdl1</dfn>;		<i>/* Segment Data Length 1 */</i></td></tr>
<tr><th id="811">811</th><td><u>#define <dfn class="macro" id="_M/RT2860_TX_BURST" data-ref="_M/RT2860_TX_BURST">RT2860_TX_BURST</dfn>	(1U &lt;&lt; 15)</u></td></tr>
<tr><th id="812">812</th><td><u>#define <dfn class="macro" id="_M/RT2860_TX_LS1" data-ref="_M/RT2860_TX_LS1">RT2860_TX_LS1</dfn>	(1U &lt;&lt; 14)	/* SDP1 is the last segment */</u></td></tr>
<tr><th id="813">813</th><td></td></tr>
<tr><th id="814">814</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="rt2860_txd::sdl0" title='rt2860_txd::sdl0' data-ref="rt2860_txd::sdl0" data-ref-filename="rt2860_txd..sdl0">sdl0</dfn>;		<i>/* Segment Data Length 0 */</i></td></tr>
<tr><th id="815">815</th><td><u>#define <dfn class="macro" id="_M/RT2860_TX_DDONE" data-ref="_M/RT2860_TX_DDONE">RT2860_TX_DDONE</dfn>	(1U &lt;&lt; 15)</u></td></tr>
<tr><th id="816">816</th><td><u>#define <dfn class="macro" id="_M/RT2860_TX_LS0" data-ref="_M/RT2860_TX_LS0">RT2860_TX_LS0</dfn>	(1U &lt;&lt; 14)	/* SDP0 is the last segment */</u></td></tr>
<tr><th id="817">817</th><td></td></tr>
<tr><th id="818">818</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="rt2860_txd::sdp1" title='rt2860_txd::sdp1' data-ref="rt2860_txd::sdp1" data-ref-filename="rt2860_txd..sdp1">sdp1</dfn>;		<i>/* Segment Data Pointer 1 */</i></td></tr>
<tr><th id="819">819</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="rt2860_txd::reserved" title='rt2860_txd::reserved' data-ref="rt2860_txd::reserved" data-ref-filename="rt2860_txd..reserved">reserved</dfn>[<var>3</var>];</td></tr>
<tr><th id="820">820</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="rt2860_txd::flags" title='rt2860_txd::flags' data-ref="rt2860_txd::flags" data-ref-filename="rt2860_txd..flags">flags</dfn>;</td></tr>
<tr><th id="821">821</th><td><u>#define <dfn class="macro" id="_M/RT2860_TX_QSEL_SHIFT" data-ref="_M/RT2860_TX_QSEL_SHIFT">RT2860_TX_QSEL_SHIFT</dfn>	1</u></td></tr>
<tr><th id="822">822</th><td><u>#define <dfn class="macro" id="_M/RT2860_TX_QSEL_MGMT" data-ref="_M/RT2860_TX_QSEL_MGMT">RT2860_TX_QSEL_MGMT</dfn>	(0 &lt;&lt; 1)</u></td></tr>
<tr><th id="823">823</th><td><u>#define <dfn class="macro" id="_M/RT2860_TX_QSEL_HCCA" data-ref="_M/RT2860_TX_QSEL_HCCA">RT2860_TX_QSEL_HCCA</dfn>	(1U &lt;&lt; 1)</u></td></tr>
<tr><th id="824">824</th><td><u>#define <dfn class="macro" id="_M/RT2860_TX_QSEL_EDCA" data-ref="_M/RT2860_TX_QSEL_EDCA">RT2860_TX_QSEL_EDCA</dfn>	(2 &lt;&lt; 1)</u></td></tr>
<tr><th id="825">825</th><td><u>#define <dfn class="macro" id="_M/RT2860_TX_WIV" data-ref="_M/RT2860_TX_WIV">RT2860_TX_WIV</dfn>		(1U &lt;&lt; 0)</u></td></tr>
<tr><th id="826">826</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="827">827</th><td></td></tr>
<tr><th id="828">828</th><td><i>/* RT2870 TX descriptor */</i></td></tr>
<tr><th id="829">829</th><td><b>struct</b> <dfn class="type def" id="rt2870_txd" title='rt2870_txd' data-ref="rt2870_txd" data-ref-filename="rt2870_txd">rt2870_txd</dfn> {</td></tr>
<tr><th id="830">830</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="rt2870_txd::len" title='rt2870_txd::len' data-ref="rt2870_txd::len" data-ref-filename="rt2870_txd..len">len</dfn>;</td></tr>
<tr><th id="831">831</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="rt2870_txd::pad" title='rt2870_txd::pad' data-ref="rt2870_txd::pad" data-ref-filename="rt2870_txd..pad">pad</dfn>;</td></tr>
<tr><th id="832">832</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="rt2870_txd::flags" title='rt2870_txd::flags' data-ref="rt2870_txd::flags" data-ref-filename="rt2870_txd..flags">flags</dfn>;</td></tr>
<tr><th id="833">833</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="834">834</th><td></td></tr>
<tr><th id="835">835</th><td><i>/* TX Wireless Information */</i></td></tr>
<tr><th id="836">836</th><td><b>struct</b> <dfn class="type def" id="rt2860_txwi" title='rt2860_txwi' data-ref="rt2860_txwi" data-ref-filename="rt2860_txwi">rt2860_txwi</dfn> {</td></tr>
<tr><th id="837">837</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="rt2860_txwi::flags" title='rt2860_txwi::flags' data-ref="rt2860_txwi::flags" data-ref-filename="rt2860_txwi..flags">flags</dfn>;</td></tr>
<tr><th id="838">838</th><td><u>#define <dfn class="macro" id="_M/RT2860_TX_MPDU_DSITY_SHIFT" data-ref="_M/RT2860_TX_MPDU_DSITY_SHIFT">RT2860_TX_MPDU_DSITY_SHIFT</dfn>	5</u></td></tr>
<tr><th id="839">839</th><td><u>#define <dfn class="macro" id="_M/RT2860_TX_AMPDU" data-ref="_M/RT2860_TX_AMPDU">RT2860_TX_AMPDU</dfn>			(1U &lt;&lt; 4)</u></td></tr>
<tr><th id="840">840</th><td><u>#define <dfn class="macro" id="_M/RT2860_TX_TS" data-ref="_M/RT2860_TX_TS">RT2860_TX_TS</dfn>			(1U &lt;&lt; 3)</u></td></tr>
<tr><th id="841">841</th><td><u>#define <dfn class="macro" id="_M/RT2860_TX_CFACK" data-ref="_M/RT2860_TX_CFACK">RT2860_TX_CFACK</dfn>			(1U &lt;&lt; 2)</u></td></tr>
<tr><th id="842">842</th><td><u>#define <dfn class="macro" id="_M/RT2860_TX_MMPS" data-ref="_M/RT2860_TX_MMPS">RT2860_TX_MMPS</dfn>			(1U &lt;&lt; 1)</u></td></tr>
<tr><th id="843">843</th><td><u>#define <dfn class="macro" id="_M/RT2860_TX_FRAG" data-ref="_M/RT2860_TX_FRAG">RT2860_TX_FRAG</dfn>			(1U &lt;&lt; 0)</u></td></tr>
<tr><th id="844">844</th><td></td></tr>
<tr><th id="845">845</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="rt2860_txwi::txop" title='rt2860_txwi::txop' data-ref="rt2860_txwi::txop" data-ref-filename="rt2860_txwi..txop">txop</dfn>;</td></tr>
<tr><th id="846">846</th><td><u>#define <dfn class="macro" id="_M/RT2860_TX_TXOP_HT" data-ref="_M/RT2860_TX_TXOP_HT">RT2860_TX_TXOP_HT</dfn>	0</u></td></tr>
<tr><th id="847">847</th><td><u>#define <dfn class="macro" id="_M/RT2860_TX_TXOP_PIFS" data-ref="_M/RT2860_TX_TXOP_PIFS">RT2860_TX_TXOP_PIFS</dfn>	1</u></td></tr>
<tr><th id="848">848</th><td><u>#define <dfn class="macro" id="_M/RT2860_TX_TXOP_SIFS" data-ref="_M/RT2860_TX_TXOP_SIFS">RT2860_TX_TXOP_SIFS</dfn>	2</u></td></tr>
<tr><th id="849">849</th><td><u>#define <dfn class="macro" id="_M/RT2860_TX_TXOP_BACKOFF" data-ref="_M/RT2860_TX_TXOP_BACKOFF">RT2860_TX_TXOP_BACKOFF</dfn>	3</u></td></tr>
<tr><th id="850">850</th><td></td></tr>
<tr><th id="851">851</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="rt2860_txwi::phy" title='rt2860_txwi::phy' data-ref="rt2860_txwi::phy" data-ref-filename="rt2860_txwi..phy">phy</dfn>;</td></tr>
<tr><th id="852">852</th><td><u>#define <dfn class="macro" id="_M/RT2860_PHY_MODE" data-ref="_M/RT2860_PHY_MODE">RT2860_PHY_MODE</dfn>		0xc000</u></td></tr>
<tr><th id="853">853</th><td><u>#define <dfn class="macro" id="_M/RT2860_PHY_CCK" data-ref="_M/RT2860_PHY_CCK">RT2860_PHY_CCK</dfn>		(0 &lt;&lt; 14)</u></td></tr>
<tr><th id="854">854</th><td><u>#define <dfn class="macro" id="_M/RT2860_PHY_OFDM" data-ref="_M/RT2860_PHY_OFDM">RT2860_PHY_OFDM</dfn>		(1U &lt;&lt; 14)</u></td></tr>
<tr><th id="855">855</th><td><u>#define <dfn class="macro" id="_M/RT2860_PHY_HT" data-ref="_M/RT2860_PHY_HT">RT2860_PHY_HT</dfn>		(2 &lt;&lt; 14)</u></td></tr>
<tr><th id="856">856</th><td><u>#define <dfn class="macro" id="_M/RT2860_PHY_HT_GF" data-ref="_M/RT2860_PHY_HT_GF">RT2860_PHY_HT_GF</dfn>	(3 &lt;&lt; 14)</u></td></tr>
<tr><th id="857">857</th><td><u>#define <dfn class="macro" id="_M/RT2860_PHY_SGI" data-ref="_M/RT2860_PHY_SGI">RT2860_PHY_SGI</dfn>		(1U &lt;&lt; 8)</u></td></tr>
<tr><th id="858">858</th><td><u>#define <dfn class="macro" id="_M/RT2860_PHY_BW40" data-ref="_M/RT2860_PHY_BW40">RT2860_PHY_BW40</dfn>		(1U &lt;&lt; 7)</u></td></tr>
<tr><th id="859">859</th><td><u>#define <dfn class="macro" id="_M/RT2860_PHY_MCS" data-ref="_M/RT2860_PHY_MCS">RT2860_PHY_MCS</dfn>		0x7f</u></td></tr>
<tr><th id="860">860</th><td><u>#define <dfn class="macro" id="_M/RT2860_PHY_SHPRE" data-ref="_M/RT2860_PHY_SHPRE">RT2860_PHY_SHPRE</dfn>	(1U &lt;&lt; 3)</u></td></tr>
<tr><th id="861">861</th><td></td></tr>
<tr><th id="862">862</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="rt2860_txwi::xflags" title='rt2860_txwi::xflags' data-ref="rt2860_txwi::xflags" data-ref-filename="rt2860_txwi..xflags">xflags</dfn>;</td></tr>
<tr><th id="863">863</th><td><u>#define <dfn class="macro" id="_M/RT2860_TX_BAWINSIZE_SHIFT" data-ref="_M/RT2860_TX_BAWINSIZE_SHIFT">RT2860_TX_BAWINSIZE_SHIFT</dfn>	2</u></td></tr>
<tr><th id="864">864</th><td><u>#define <dfn class="macro" id="_M/RT2860_TX_NSEQ" data-ref="_M/RT2860_TX_NSEQ">RT2860_TX_NSEQ</dfn>			(1U &lt;&lt; 1)</u></td></tr>
<tr><th id="865">865</th><td><u>#define <dfn class="macro" id="_M/RT2860_TX_ACK" data-ref="_M/RT2860_TX_ACK">RT2860_TX_ACK</dfn>			(1U &lt;&lt; 0)</u></td></tr>
<tr><th id="866">866</th><td></td></tr>
<tr><th id="867">867</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="rt2860_txwi::wcid" title='rt2860_txwi::wcid' data-ref="rt2860_txwi::wcid" data-ref-filename="rt2860_txwi..wcid">wcid</dfn>;	<i>/* Wireless Client ID */</i></td></tr>
<tr><th id="868">868</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="rt2860_txwi::len" title='rt2860_txwi::len' data-ref="rt2860_txwi::len" data-ref-filename="rt2860_txwi..len">len</dfn>;</td></tr>
<tr><th id="869">869</th><td><u>#define <dfn class="macro" id="_M/RT2860_TX_PID_SHIFT" data-ref="_M/RT2860_TX_PID_SHIFT">RT2860_TX_PID_SHIFT</dfn>	12</u></td></tr>
<tr><th id="870">870</th><td></td></tr>
<tr><th id="871">871</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="rt2860_txwi::iv" title='rt2860_txwi::iv' data-ref="rt2860_txwi::iv" data-ref-filename="rt2860_txwi..iv">iv</dfn>;</td></tr>
<tr><th id="872">872</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="rt2860_txwi::eiv" title='rt2860_txwi::eiv' data-ref="rt2860_txwi::eiv" data-ref-filename="rt2860_txwi..eiv">eiv</dfn>;</td></tr>
<tr><th id="873">873</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="874">874</th><td></td></tr>
<tr><th id="875">875</th><td><i>/* RT2860 RX descriptor */</i></td></tr>
<tr><th id="876">876</th><td><b>struct</b> <dfn class="type def" id="rt2860_rxd" title='rt2860_rxd' data-ref="rt2860_rxd" data-ref-filename="rt2860_rxd">rt2860_rxd</dfn> {</td></tr>
<tr><th id="877">877</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="rt2860_rxd::sdp0" title='rt2860_rxd::sdp0' data-ref="rt2860_rxd::sdp0" data-ref-filename="rt2860_rxd..sdp0">sdp0</dfn>;</td></tr>
<tr><th id="878">878</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="rt2860_rxd::sdl1" title='rt2860_rxd::sdl1' data-ref="rt2860_rxd::sdl1" data-ref-filename="rt2860_rxd..sdl1">sdl1</dfn>;	<i>/* unused */</i></td></tr>
<tr><th id="879">879</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="rt2860_rxd::sdl0" title='rt2860_rxd::sdl0' data-ref="rt2860_rxd::sdl0" data-ref-filename="rt2860_rxd..sdl0">sdl0</dfn>;</td></tr>
<tr><th id="880">880</th><td><u>#define <dfn class="macro" id="_M/RT2860_RX_DDONE" data-ref="_M/RT2860_RX_DDONE">RT2860_RX_DDONE</dfn>	(1U &lt;&lt; 15)</u></td></tr>
<tr><th id="881">881</th><td><u>#define <dfn class="macro" id="_M/RT2860_RX_LS0" data-ref="_M/RT2860_RX_LS0">RT2860_RX_LS0</dfn>	(1U &lt;&lt; 14)</u></td></tr>
<tr><th id="882">882</th><td></td></tr>
<tr><th id="883">883</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="rt2860_rxd::sdp1" title='rt2860_rxd::sdp1' data-ref="rt2860_rxd::sdp1" data-ref-filename="rt2860_rxd..sdp1">sdp1</dfn>;	<i>/* unused */</i></td></tr>
<tr><th id="884">884</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="rt2860_rxd::flags" title='rt2860_rxd::flags' data-ref="rt2860_rxd::flags" data-ref-filename="rt2860_rxd..flags">flags</dfn>;</td></tr>
<tr><th id="885">885</th><td><u>#define <dfn class="macro" id="_M/RT2860_RX_DEC" data-ref="_M/RT2860_RX_DEC">RT2860_RX_DEC</dfn>		(1U &lt;&lt; 16)</u></td></tr>
<tr><th id="886">886</th><td><u>#define <dfn class="macro" id="_M/RT2860_RX_AMPDU" data-ref="_M/RT2860_RX_AMPDU">RT2860_RX_AMPDU</dfn>		(1U &lt;&lt; 15)</u></td></tr>
<tr><th id="887">887</th><td><u>#define <dfn class="macro" id="_M/RT2860_RX_L2PAD" data-ref="_M/RT2860_RX_L2PAD">RT2860_RX_L2PAD</dfn>		(1U &lt;&lt; 14)</u></td></tr>
<tr><th id="888">888</th><td><u>#define <dfn class="macro" id="_M/RT2860_RX_RSSI" data-ref="_M/RT2860_RX_RSSI">RT2860_RX_RSSI</dfn>		(1U &lt;&lt; 13)</u></td></tr>
<tr><th id="889">889</th><td><u>#define <dfn class="macro" id="_M/RT2860_RX_HTC" data-ref="_M/RT2860_RX_HTC">RT2860_RX_HTC</dfn>		(1U &lt;&lt; 12)</u></td></tr>
<tr><th id="890">890</th><td><u>#define <dfn class="macro" id="_M/RT2860_RX_AMSDU" data-ref="_M/RT2860_RX_AMSDU">RT2860_RX_AMSDU</dfn>		(1U &lt;&lt; 11)</u></td></tr>
<tr><th id="891">891</th><td><u>#define <dfn class="macro" id="_M/RT2860_RX_MICERR" data-ref="_M/RT2860_RX_MICERR">RT2860_RX_MICERR</dfn>	(1U &lt;&lt; 10)</u></td></tr>
<tr><th id="892">892</th><td><u>#define <dfn class="macro" id="_M/RT2860_RX_ICVERR" data-ref="_M/RT2860_RX_ICVERR">RT2860_RX_ICVERR</dfn>	(1U &lt;&lt;  9)</u></td></tr>
<tr><th id="893">893</th><td><u>#define <dfn class="macro" id="_M/RT2860_RX_CRCERR" data-ref="_M/RT2860_RX_CRCERR">RT2860_RX_CRCERR</dfn>	(1U &lt;&lt;  8)</u></td></tr>
<tr><th id="894">894</th><td><u>#define <dfn class="macro" id="_M/RT2860_RX_MYBSS" data-ref="_M/RT2860_RX_MYBSS">RT2860_RX_MYBSS</dfn>		(1U &lt;&lt;  7)</u></td></tr>
<tr><th id="895">895</th><td><u>#define <dfn class="macro" id="_M/RT2860_RX_BC" data-ref="_M/RT2860_RX_BC">RT2860_RX_BC</dfn>		(1U &lt;&lt;  6)</u></td></tr>
<tr><th id="896">896</th><td><u>#define <dfn class="macro" id="_M/RT2860_RX_MC" data-ref="_M/RT2860_RX_MC">RT2860_RX_MC</dfn>		(1U &lt;&lt;  5)</u></td></tr>
<tr><th id="897">897</th><td><u>#define <dfn class="macro" id="_M/RT2860_RX_UC2ME" data-ref="_M/RT2860_RX_UC2ME">RT2860_RX_UC2ME</dfn>		(1U &lt;&lt;  4)</u></td></tr>
<tr><th id="898">898</th><td><u>#define <dfn class="macro" id="_M/RT2860_RX_FRAG" data-ref="_M/RT2860_RX_FRAG">RT2860_RX_FRAG</dfn>		(1U &lt;&lt;  3)</u></td></tr>
<tr><th id="899">899</th><td><u>#define <dfn class="macro" id="_M/RT2860_RX_NULL" data-ref="_M/RT2860_RX_NULL">RT2860_RX_NULL</dfn>		(1U &lt;&lt;  2)</u></td></tr>
<tr><th id="900">900</th><td><u>#define <dfn class="macro" id="_M/RT2860_RX_DATA" data-ref="_M/RT2860_RX_DATA">RT2860_RX_DATA</dfn>		(1U &lt;&lt;  1)</u></td></tr>
<tr><th id="901">901</th><td><u>#define <dfn class="macro" id="_M/RT2860_RX_BA" data-ref="_M/RT2860_RX_BA">RT2860_RX_BA</dfn>		(1U &lt;&lt;  0)</u></td></tr>
<tr><th id="902">902</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="903">903</th><td></td></tr>
<tr><th id="904">904</th><td><i>/* RT2870 RX descriptor */</i></td></tr>
<tr><th id="905">905</th><td><b>struct</b> <dfn class="type def" id="rt2870_rxd" title='rt2870_rxd' data-ref="rt2870_rxd" data-ref-filename="rt2870_rxd">rt2870_rxd</dfn> {</td></tr>
<tr><th id="906">906</th><td>	<i>/* single 32-bit field */</i></td></tr>
<tr><th id="907">907</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="rt2870_rxd::flags" title='rt2870_rxd::flags' data-ref="rt2870_rxd::flags" data-ref-filename="rt2870_rxd..flags">flags</dfn>;</td></tr>
<tr><th id="908">908</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="909">909</th><td></td></tr>
<tr><th id="910">910</th><td><i>/* RX Wireless Information */</i></td></tr>
<tr><th id="911">911</th><td><b>struct</b> <dfn class="type def" id="rt2860_rxwi" title='rt2860_rxwi' data-ref="rt2860_rxwi" data-ref-filename="rt2860_rxwi">rt2860_rxwi</dfn> {</td></tr>
<tr><th id="912">912</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="rt2860_rxwi::wcid" title='rt2860_rxwi::wcid' data-ref="rt2860_rxwi::wcid" data-ref-filename="rt2860_rxwi..wcid">wcid</dfn>;</td></tr>
<tr><th id="913">913</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="rt2860_rxwi::keyidx" title='rt2860_rxwi::keyidx' data-ref="rt2860_rxwi::keyidx" data-ref-filename="rt2860_rxwi..keyidx">keyidx</dfn>;</td></tr>
<tr><th id="914">914</th><td><u>#define <dfn class="macro" id="_M/RT2860_RX_UDF_SHIFT" data-ref="_M/RT2860_RX_UDF_SHIFT">RT2860_RX_UDF_SHIFT</dfn>	5</u></td></tr>
<tr><th id="915">915</th><td><u>#define <dfn class="macro" id="_M/RT2860_RX_BSS_IDX_SHIFT" data-ref="_M/RT2860_RX_BSS_IDX_SHIFT">RT2860_RX_BSS_IDX_SHIFT</dfn>	2</u></td></tr>
<tr><th id="916">916</th><td></td></tr>
<tr><th id="917">917</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="rt2860_rxwi::len" title='rt2860_rxwi::len' data-ref="rt2860_rxwi::len" data-ref-filename="rt2860_rxwi..len">len</dfn>;</td></tr>
<tr><th id="918">918</th><td><u>#define <dfn class="macro" id="_M/RT2860_RX_TID_SHIFT" data-ref="_M/RT2860_RX_TID_SHIFT">RT2860_RX_TID_SHIFT</dfn>	12</u></td></tr>
<tr><th id="919">919</th><td></td></tr>
<tr><th id="920">920</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="rt2860_rxwi::seq" title='rt2860_rxwi::seq' data-ref="rt2860_rxwi::seq" data-ref-filename="rt2860_rxwi..seq">seq</dfn>;</td></tr>
<tr><th id="921">921</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="rt2860_rxwi::phy" title='rt2860_rxwi::phy' data-ref="rt2860_rxwi::phy" data-ref-filename="rt2860_rxwi..phy">phy</dfn>;</td></tr>
<tr><th id="922">922</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="rt2860_rxwi::rssi" title='rt2860_rxwi::rssi' data-ref="rt2860_rxwi::rssi" data-ref-filename="rt2860_rxwi..rssi">rssi</dfn>[<var>3</var>];</td></tr>
<tr><th id="923">923</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="rt2860_rxwi::reserved1" title='rt2860_rxwi::reserved1' data-ref="rt2860_rxwi::reserved1" data-ref-filename="rt2860_rxwi..reserved1">reserved1</dfn>;</td></tr>
<tr><th id="924">924</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="rt2860_rxwi::snr" title='rt2860_rxwi::snr' data-ref="rt2860_rxwi::snr" data-ref-filename="rt2860_rxwi..snr">snr</dfn>[<var>2</var>];</td></tr>
<tr><th id="925">925</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="rt2860_rxwi::reserved2" title='rt2860_rxwi::reserved2' data-ref="rt2860_rxwi::reserved2" data-ref-filename="rt2860_rxwi..reserved2">reserved2</dfn>;</td></tr>
<tr><th id="926">926</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="927">927</th><td></td></tr>
<tr><th id="928">928</th><td></td></tr>
<tr><th id="929">929</th><td><i>/* first DMA segment contains TXWI + 802.11 header + 32-bit padding */</i></td></tr>
<tr><th id="930">930</th><td><u>#define <dfn class="macro" id="_M/RT2860_TXWI_DMASZ" data-ref="_M/RT2860_TXWI_DMASZ">RT2860_TXWI_DMASZ</dfn>			\</u></td></tr>
<tr><th id="931">931</th><td><u>	(sizeof (struct rt2860_txwi) +		\</u></td></tr>
<tr><th id="932">932</th><td><u>	 sizeof (struct ieee80211_htframe) +	\</u></td></tr>
<tr><th id="933">933</th><td><u>	 sizeof (uint16_t))</u></td></tr>
<tr><th id="934">934</th><td></td></tr>
<tr><th id="935">935</th><td><u>#define <dfn class="macro" id="_M/RT2860_RF1" data-ref="_M/RT2860_RF1">RT2860_RF1</dfn>	0</u></td></tr>
<tr><th id="936">936</th><td><u>#define <dfn class="macro" id="_M/RT2860_RF2" data-ref="_M/RT2860_RF2">RT2860_RF2</dfn>	2</u></td></tr>
<tr><th id="937">937</th><td><u>#define <dfn class="macro" id="_M/RT2860_RF3" data-ref="_M/RT2860_RF3">RT2860_RF3</dfn>	1</u></td></tr>
<tr><th id="938">938</th><td><u>#define <dfn class="macro" id="_M/RT2860_RF4" data-ref="_M/RT2860_RF4">RT2860_RF4</dfn>	3</u></td></tr>
<tr><th id="939">939</th><td></td></tr>
<tr><th id="940">940</th><td><u>#define <dfn class="macro" id="_M/RT2860_RF_2820" data-ref="_M/RT2860_RF_2820">RT2860_RF_2820</dfn>	0x0001	/* 2T3R */</u></td></tr>
<tr><th id="941">941</th><td><u>#define <dfn class="macro" id="_M/RT2860_RF_2850" data-ref="_M/RT2860_RF_2850">RT2860_RF_2850</dfn>	0x0002	/* dual-band 2T3R */</u></td></tr>
<tr><th id="942">942</th><td><u>#define <dfn class="macro" id="_M/RT2860_RF_2720" data-ref="_M/RT2860_RF_2720">RT2860_RF_2720</dfn>	0x0003	/* 1T2R */</u></td></tr>
<tr><th id="943">943</th><td><u>#define <dfn class="macro" id="_M/RT2860_RF_2750" data-ref="_M/RT2860_RF_2750">RT2860_RF_2750</dfn>	0x0004	/* dual-band 1T2R */</u></td></tr>
<tr><th id="944">944</th><td><u>#define <dfn class="macro" id="_M/RT3070_RF_3020" data-ref="_M/RT3070_RF_3020">RT3070_RF_3020</dfn>	0x0005	/* 1T1R */</u></td></tr>
<tr><th id="945">945</th><td><u>#define <dfn class="macro" id="_M/RT3070_RF_2020" data-ref="_M/RT3070_RF_2020">RT3070_RF_2020</dfn>	0x0006	/* b/g */</u></td></tr>
<tr><th id="946">946</th><td><u>#define <dfn class="macro" id="_M/RT3070_RF_3021" data-ref="_M/RT3070_RF_3021">RT3070_RF_3021</dfn>	0x0007	/* 1T2R */</u></td></tr>
<tr><th id="947">947</th><td><u>#define <dfn class="macro" id="_M/RT3070_RF_3022" data-ref="_M/RT3070_RF_3022">RT3070_RF_3022</dfn>	0x0008	/* 2T2R */</u></td></tr>
<tr><th id="948">948</th><td><u>#define <dfn class="macro" id="_M/RT3070_RF_3052" data-ref="_M/RT3070_RF_3052">RT3070_RF_3052</dfn>	0x0009	/* dual-band 2T2R */</u></td></tr>
<tr><th id="949">949</th><td><u>#define <dfn class="macro" id="_M/RT3070_RF_3320" data-ref="_M/RT3070_RF_3320">RT3070_RF_3320</dfn>	0x000b	/* 1T1R */</u></td></tr>
<tr><th id="950">950</th><td><u>#define <dfn class="macro" id="_M/RT3070_RF_3053" data-ref="_M/RT3070_RF_3053">RT3070_RF_3053</dfn>	0x000d	/* dual-band 3T3R */</u></td></tr>
<tr><th id="951">951</th><td><u>#define <dfn class="macro" id="_M/RT5592_RF_5592" data-ref="_M/RT5592_RF_5592">RT5592_RF_5592</dfn>	0x000f	/* dual-band 2T2R */</u></td></tr>
<tr><th id="952">952</th><td><u>#define <dfn class="macro" id="_M/RT5390_RF_5360" data-ref="_M/RT5390_RF_5360">RT5390_RF_5360</dfn>	0x5360	/* 1T1R */</u></td></tr>
<tr><th id="953">953</th><td><u>#define <dfn class="macro" id="_M/RT5390_RF_5370" data-ref="_M/RT5390_RF_5370">RT5390_RF_5370</dfn>	0x5370	/* 1T1R */</u></td></tr>
<tr><th id="954">954</th><td><u>#define <dfn class="macro" id="_M/RT5390_RF_5372" data-ref="_M/RT5390_RF_5372">RT5390_RF_5372</dfn>	0x5372	/* 2T2R */</u></td></tr>
<tr><th id="955">955</th><td><u>#define <dfn class="macro" id="_M/RT5390_RF_5390" data-ref="_M/RT5390_RF_5390">RT5390_RF_5390</dfn>	0x5390	/* 1T1R */</u></td></tr>
<tr><th id="956">956</th><td><u>#define <dfn class="macro" id="_M/RT5390_RF_5392" data-ref="_M/RT5390_RF_5392">RT5390_RF_5392</dfn>	0x5392	/* 2T2R */</u></td></tr>
<tr><th id="957">957</th><td></td></tr>
<tr><th id="958">958</th><td><i>/* USB commands for RT2870 only */</i></td></tr>
<tr><th id="959">959</th><td><u>#define <dfn class="macro" id="_M/RT2870_RESET" data-ref="_M/RT2870_RESET">RT2870_RESET</dfn>		1</u></td></tr>
<tr><th id="960">960</th><td><u>#define <dfn class="macro" id="_M/RT2870_WRITE_2" data-ref="_M/RT2870_WRITE_2">RT2870_WRITE_2</dfn>		2</u></td></tr>
<tr><th id="961">961</th><td><u>#define <dfn class="macro" id="_M/RT2870_WRITE_REGION_1" data-ref="_M/RT2870_WRITE_REGION_1">RT2870_WRITE_REGION_1</dfn>	6</u></td></tr>
<tr><th id="962">962</th><td><u>#define <dfn class="macro" id="_M/RT2870_READ_REGION_1" data-ref="_M/RT2870_READ_REGION_1">RT2870_READ_REGION_1</dfn>	7</u></td></tr>
<tr><th id="963">963</th><td><u>#define <dfn class="macro" id="_M/RT2870_EEPROM_READ" data-ref="_M/RT2870_EEPROM_READ">RT2870_EEPROM_READ</dfn>	9</u></td></tr>
<tr><th id="964">964</th><td></td></tr>
<tr><th id="965">965</th><td><u>#define <dfn class="macro" id="_M/RT2860_EEPROM_DELAY" data-ref="_M/RT2860_EEPROM_DELAY">RT2860_EEPROM_DELAY</dfn>	1	/* minimum hold time (microsecond) */</u></td></tr>
<tr><th id="966">966</th><td></td></tr>
<tr><th id="967">967</th><td><u>#define <dfn class="macro" id="_M/RT2860_EEPROM_CHIPID" data-ref="_M/RT2860_EEPROM_CHIPID">RT2860_EEPROM_CHIPID</dfn>		0x00</u></td></tr>
<tr><th id="968">968</th><td><u>#define <dfn class="macro" id="_M/RT2860_EEPROM_VERSION" data-ref="_M/RT2860_EEPROM_VERSION">RT2860_EEPROM_VERSION</dfn>		0x01</u></td></tr>
<tr><th id="969">969</th><td><u>#define <dfn class="macro" id="_M/RT2860_EEPROM_MAC01" data-ref="_M/RT2860_EEPROM_MAC01">RT2860_EEPROM_MAC01</dfn>		0x02</u></td></tr>
<tr><th id="970">970</th><td><u>#define <dfn class="macro" id="_M/RT2860_EEPROM_MAC23" data-ref="_M/RT2860_EEPROM_MAC23">RT2860_EEPROM_MAC23</dfn>		0x03</u></td></tr>
<tr><th id="971">971</th><td><u>#define <dfn class="macro" id="_M/RT2860_EEPROM_MAC45" data-ref="_M/RT2860_EEPROM_MAC45">RT2860_EEPROM_MAC45</dfn>		0x04</u></td></tr>
<tr><th id="972">972</th><td><u>#define <dfn class="macro" id="_M/RT2860_EEPROM_PCIE_PSLEVEL" data-ref="_M/RT2860_EEPROM_PCIE_PSLEVEL">RT2860_EEPROM_PCIE_PSLEVEL</dfn>	0x11</u></td></tr>
<tr><th id="973">973</th><td><u>#define <dfn class="macro" id="_M/RT2860_EEPROM_REV" data-ref="_M/RT2860_EEPROM_REV">RT2860_EEPROM_REV</dfn>		0x12</u></td></tr>
<tr><th id="974">974</th><td><u>#define <dfn class="macro" id="_M/RT2860_EEPROM_ANTENNA" data-ref="_M/RT2860_EEPROM_ANTENNA">RT2860_EEPROM_ANTENNA</dfn>		0x1a</u></td></tr>
<tr><th id="975">975</th><td><u>#define <dfn class="macro" id="_M/RT2860_EEPROM_CONFIG" data-ref="_M/RT2860_EEPROM_CONFIG">RT2860_EEPROM_CONFIG</dfn>		0x1b</u></td></tr>
<tr><th id="976">976</th><td><u>#define <dfn class="macro" id="_M/RT2860_EEPROM_COUNTRY" data-ref="_M/RT2860_EEPROM_COUNTRY">RT2860_EEPROM_COUNTRY</dfn>		0x1c</u></td></tr>
<tr><th id="977">977</th><td><u>#define <dfn class="macro" id="_M/RT2860_EEPROM_FREQ_LEDS" data-ref="_M/RT2860_EEPROM_FREQ_LEDS">RT2860_EEPROM_FREQ_LEDS</dfn>		0x1d</u></td></tr>
<tr><th id="978">978</th><td><u>#define <dfn class="macro" id="_M/RT2860_EEPROM_LED1" data-ref="_M/RT2860_EEPROM_LED1">RT2860_EEPROM_LED1</dfn>		0x1e</u></td></tr>
<tr><th id="979">979</th><td><u>#define <dfn class="macro" id="_M/RT2860_EEPROM_LED2" data-ref="_M/RT2860_EEPROM_LED2">RT2860_EEPROM_LED2</dfn>		0x1f</u></td></tr>
<tr><th id="980">980</th><td><u>#define <dfn class="macro" id="_M/RT2860_EEPROM_LED3" data-ref="_M/RT2860_EEPROM_LED3">RT2860_EEPROM_LED3</dfn>		0x20</u></td></tr>
<tr><th id="981">981</th><td><u>#define <dfn class="macro" id="_M/RT2860_EEPROM_LNA" data-ref="_M/RT2860_EEPROM_LNA">RT2860_EEPROM_LNA</dfn>		0x22</u></td></tr>
<tr><th id="982">982</th><td><u>#define <dfn class="macro" id="_M/RT2860_EEPROM_RSSI1_2GHZ" data-ref="_M/RT2860_EEPROM_RSSI1_2GHZ">RT2860_EEPROM_RSSI1_2GHZ</dfn>	0x23</u></td></tr>
<tr><th id="983">983</th><td><u>#define <dfn class="macro" id="_M/RT2860_EEPROM_RSSI2_2GHZ" data-ref="_M/RT2860_EEPROM_RSSI2_2GHZ">RT2860_EEPROM_RSSI2_2GHZ</dfn>	0x24</u></td></tr>
<tr><th id="984">984</th><td><u>#define <dfn class="macro" id="_M/RT2860_EEPROM_RSSI1_5GHZ" data-ref="_M/RT2860_EEPROM_RSSI1_5GHZ">RT2860_EEPROM_RSSI1_5GHZ</dfn>	0x25</u></td></tr>
<tr><th id="985">985</th><td><u>#define <dfn class="macro" id="_M/RT2860_EEPROM_RSSI2_5GHZ" data-ref="_M/RT2860_EEPROM_RSSI2_5GHZ">RT2860_EEPROM_RSSI2_5GHZ</dfn>	0x26</u></td></tr>
<tr><th id="986">986</th><td><u>#define <dfn class="macro" id="_M/RT2860_EEPROM_DELTAPWR" data-ref="_M/RT2860_EEPROM_DELTAPWR">RT2860_EEPROM_DELTAPWR</dfn>		0x28</u></td></tr>
<tr><th id="987">987</th><td><u>#define <dfn class="macro" id="_M/RT2860_EEPROM_PWR2GHZ_BASE1" data-ref="_M/RT2860_EEPROM_PWR2GHZ_BASE1">RT2860_EEPROM_PWR2GHZ_BASE1</dfn>	0x29</u></td></tr>
<tr><th id="988">988</th><td><u>#define <dfn class="macro" id="_M/RT2860_EEPROM_PWR2GHZ_BASE2" data-ref="_M/RT2860_EEPROM_PWR2GHZ_BASE2">RT2860_EEPROM_PWR2GHZ_BASE2</dfn>	0x30</u></td></tr>
<tr><th id="989">989</th><td><u>#define <dfn class="macro" id="_M/RT2860_EEPROM_TSSI1_2GHZ" data-ref="_M/RT2860_EEPROM_TSSI1_2GHZ">RT2860_EEPROM_TSSI1_2GHZ</dfn>	0x37</u></td></tr>
<tr><th id="990">990</th><td><u>#define <dfn class="macro" id="_M/RT2860_EEPROM_TSSI2_2GHZ" data-ref="_M/RT2860_EEPROM_TSSI2_2GHZ">RT2860_EEPROM_TSSI2_2GHZ</dfn>	0x38</u></td></tr>
<tr><th id="991">991</th><td><u>#define <dfn class="macro" id="_M/RT2860_EEPROM_TSSI3_2GHZ" data-ref="_M/RT2860_EEPROM_TSSI3_2GHZ">RT2860_EEPROM_TSSI3_2GHZ</dfn>	0x39</u></td></tr>
<tr><th id="992">992</th><td><u>#define <dfn class="macro" id="_M/RT2860_EEPROM_TSSI4_2GHZ" data-ref="_M/RT2860_EEPROM_TSSI4_2GHZ">RT2860_EEPROM_TSSI4_2GHZ</dfn>	0x3a</u></td></tr>
<tr><th id="993">993</th><td><u>#define <dfn class="macro" id="_M/RT2860_EEPROM_TSSI5_2GHZ" data-ref="_M/RT2860_EEPROM_TSSI5_2GHZ">RT2860_EEPROM_TSSI5_2GHZ</dfn>	0x3b</u></td></tr>
<tr><th id="994">994</th><td><u>#define <dfn class="macro" id="_M/RT2860_EEPROM_PWR5GHZ_BASE1" data-ref="_M/RT2860_EEPROM_PWR5GHZ_BASE1">RT2860_EEPROM_PWR5GHZ_BASE1</dfn>	0x3c</u></td></tr>
<tr><th id="995">995</th><td><u>#define <dfn class="macro" id="_M/RT2860_EEPROM_PWR5GHZ_BASE2" data-ref="_M/RT2860_EEPROM_PWR5GHZ_BASE2">RT2860_EEPROM_PWR5GHZ_BASE2</dfn>	0x53</u></td></tr>
<tr><th id="996">996</th><td><u>#define <dfn class="macro" id="_M/RT2860_EEPROM_TSSI1_5GHZ" data-ref="_M/RT2860_EEPROM_TSSI1_5GHZ">RT2860_EEPROM_TSSI1_5GHZ</dfn>	0x6a</u></td></tr>
<tr><th id="997">997</th><td><u>#define <dfn class="macro" id="_M/RT2860_EEPROM_TSSI2_5GHZ" data-ref="_M/RT2860_EEPROM_TSSI2_5GHZ">RT2860_EEPROM_TSSI2_5GHZ</dfn>	0x6b</u></td></tr>
<tr><th id="998">998</th><td><u>#define <dfn class="macro" id="_M/RT2860_EEPROM_TSSI3_5GHZ" data-ref="_M/RT2860_EEPROM_TSSI3_5GHZ">RT2860_EEPROM_TSSI3_5GHZ</dfn>	0x6c</u></td></tr>
<tr><th id="999">999</th><td><u>#define <dfn class="macro" id="_M/RT2860_EEPROM_TSSI4_5GHZ" data-ref="_M/RT2860_EEPROM_TSSI4_5GHZ">RT2860_EEPROM_TSSI4_5GHZ</dfn>	0x6d</u></td></tr>
<tr><th id="1000">1000</th><td><u>#define <dfn class="macro" id="_M/RT2860_EEPROM_TSSI5_5GHZ" data-ref="_M/RT2860_EEPROM_TSSI5_5GHZ">RT2860_EEPROM_TSSI5_5GHZ</dfn>	0x6e</u></td></tr>
<tr><th id="1001">1001</th><td><u>#define <dfn class="macro" id="_M/RT2860_EEPROM_RPWR" data-ref="_M/RT2860_EEPROM_RPWR">RT2860_EEPROM_RPWR</dfn>		0x6f</u></td></tr>
<tr><th id="1002">1002</th><td><u>#define <dfn class="macro" id="_M/RT2860_EEPROM_BBP_BASE" data-ref="_M/RT2860_EEPROM_BBP_BASE">RT2860_EEPROM_BBP_BASE</dfn>		0x78</u></td></tr>
<tr><th id="1003">1003</th><td><u>#define <dfn class="macro" id="_M/RT3071_EEPROM_RF_BASE" data-ref="_M/RT3071_EEPROM_RF_BASE">RT3071_EEPROM_RF_BASE</dfn>		0x82</u></td></tr>
<tr><th id="1004">1004</th><td></td></tr>
<tr><th id="1005">1005</th><td><i>/* EEPROM registers for RT3593. */</i></td></tr>
<tr><th id="1006">1006</th><td><u>#define <dfn class="macro" id="_M/RT3593_EEPROM_FREQ_LEDS" data-ref="_M/RT3593_EEPROM_FREQ_LEDS">RT3593_EEPROM_FREQ_LEDS</dfn>		0x21</u></td></tr>
<tr><th id="1007">1007</th><td><u>#define <dfn class="macro" id="_M/RT3593_EEPROM_FREQ" data-ref="_M/RT3593_EEPROM_FREQ">RT3593_EEPROM_FREQ</dfn>		0x22</u></td></tr>
<tr><th id="1008">1008</th><td><u>#define <dfn class="macro" id="_M/RT3593_EEPROM_LED1" data-ref="_M/RT3593_EEPROM_LED1">RT3593_EEPROM_LED1</dfn>		0x22</u></td></tr>
<tr><th id="1009">1009</th><td><u>#define <dfn class="macro" id="_M/RT3593_EEPROM_LED2" data-ref="_M/RT3593_EEPROM_LED2">RT3593_EEPROM_LED2</dfn>		0x23</u></td></tr>
<tr><th id="1010">1010</th><td><u>#define <dfn class="macro" id="_M/RT3593_EEPROM_LED3" data-ref="_M/RT3593_EEPROM_LED3">RT3593_EEPROM_LED3</dfn>		0x24</u></td></tr>
<tr><th id="1011">1011</th><td><u>#define <dfn class="macro" id="_M/RT3593_EEPROM_LNA" data-ref="_M/RT3593_EEPROM_LNA">RT3593_EEPROM_LNA</dfn>		0x26</u></td></tr>
<tr><th id="1012">1012</th><td><u>#define <dfn class="macro" id="_M/RT3593_EEPROM_LNA_5GHZ" data-ref="_M/RT3593_EEPROM_LNA_5GHZ">RT3593_EEPROM_LNA_5GHZ</dfn>		0x27</u></td></tr>
<tr><th id="1013">1013</th><td><u>#define <dfn class="macro" id="_M/RT3593_EEPROM_RSSI1_2GHZ" data-ref="_M/RT3593_EEPROM_RSSI1_2GHZ">RT3593_EEPROM_RSSI1_2GHZ</dfn>	0x28</u></td></tr>
<tr><th id="1014">1014</th><td><u>#define <dfn class="macro" id="_M/RT3593_EEPROM_RSSI2_2GHZ" data-ref="_M/RT3593_EEPROM_RSSI2_2GHZ">RT3593_EEPROM_RSSI2_2GHZ</dfn>	0x29</u></td></tr>
<tr><th id="1015">1015</th><td><u>#define <dfn class="macro" id="_M/RT3593_EEPROM_RSSI1_5GHZ" data-ref="_M/RT3593_EEPROM_RSSI1_5GHZ">RT3593_EEPROM_RSSI1_5GHZ</dfn>	0x2a</u></td></tr>
<tr><th id="1016">1016</th><td><u>#define <dfn class="macro" id="_M/RT3593_EEPROM_RSSI2_5GHZ" data-ref="_M/RT3593_EEPROM_RSSI2_5GHZ">RT3593_EEPROM_RSSI2_5GHZ</dfn>	0x2b</u></td></tr>
<tr><th id="1017">1017</th><td><u>#define <dfn class="macro" id="_M/RT3593_EEPROM_PWR2GHZ_BASE1" data-ref="_M/RT3593_EEPROM_PWR2GHZ_BASE1">RT3593_EEPROM_PWR2GHZ_BASE1</dfn>	0x30</u></td></tr>
<tr><th id="1018">1018</th><td><u>#define <dfn class="macro" id="_M/RT3593_EEPROM_PWR2GHZ_BASE2" data-ref="_M/RT3593_EEPROM_PWR2GHZ_BASE2">RT3593_EEPROM_PWR2GHZ_BASE2</dfn>	0x37</u></td></tr>
<tr><th id="1019">1019</th><td><u>#define <dfn class="macro" id="_M/RT3593_EEPROM_PWR2GHZ_BASE3" data-ref="_M/RT3593_EEPROM_PWR2GHZ_BASE3">RT3593_EEPROM_PWR2GHZ_BASE3</dfn>	0x3e</u></td></tr>
<tr><th id="1020">1020</th><td><u>#define <dfn class="macro" id="_M/RT3593_EEPROM_PWR5GHZ_BASE1" data-ref="_M/RT3593_EEPROM_PWR5GHZ_BASE1">RT3593_EEPROM_PWR5GHZ_BASE1</dfn>	0x4b</u></td></tr>
<tr><th id="1021">1021</th><td><u>#define <dfn class="macro" id="_M/RT3593_EEPROM_PWR5GHZ_BASE2" data-ref="_M/RT3593_EEPROM_PWR5GHZ_BASE2">RT3593_EEPROM_PWR5GHZ_BASE2</dfn>	0x65</u></td></tr>
<tr><th id="1022">1022</th><td><u>#define <dfn class="macro" id="_M/RT3593_EEPROM_PWR5GHZ_BASE3" data-ref="_M/RT3593_EEPROM_PWR5GHZ_BASE3">RT3593_EEPROM_PWR5GHZ_BASE3</dfn>	0x7f</u></td></tr>
<tr><th id="1023">1023</th><td></td></tr>
<tr><th id="1024">1024</th><td><i>/*</i></td></tr>
<tr><th id="1025">1025</th><td><i> * EEPROM IQ calibration.</i></td></tr>
<tr><th id="1026">1026</th><td><i> */</i></td></tr>
<tr><th id="1027">1027</th><td><u>#define <dfn class="macro" id="_M/RT5390_EEPROM_IQ_GAIN_CAL_TX0_2GHZ" data-ref="_M/RT5390_EEPROM_IQ_GAIN_CAL_TX0_2GHZ">RT5390_EEPROM_IQ_GAIN_CAL_TX0_2GHZ</dfn>			0x130</u></td></tr>
<tr><th id="1028">1028</th><td><u>#define <dfn class="macro" id="_M/RT5390_EEPROM_IQ_PHASE_CAL_TX0_2GHZ" data-ref="_M/RT5390_EEPROM_IQ_PHASE_CAL_TX0_2GHZ">RT5390_EEPROM_IQ_PHASE_CAL_TX0_2GHZ</dfn>			0x131</u></td></tr>
<tr><th id="1029">1029</th><td><u>#define <dfn class="macro" id="_M/RT5390_EEPROM_IQ_GAIN_CAL_TX1_2GHZ" data-ref="_M/RT5390_EEPROM_IQ_GAIN_CAL_TX1_2GHZ">RT5390_EEPROM_IQ_GAIN_CAL_TX1_2GHZ</dfn>			0x133</u></td></tr>
<tr><th id="1030">1030</th><td><u>#define <dfn class="macro" id="_M/RT5390_EEPROM_IQ_PHASE_CAL_TX1_2GHZ" data-ref="_M/RT5390_EEPROM_IQ_PHASE_CAL_TX1_2GHZ">RT5390_EEPROM_IQ_PHASE_CAL_TX1_2GHZ</dfn>			0x134</u></td></tr>
<tr><th id="1031">1031</th><td><u>#define <dfn class="macro" id="_M/RT5390_EEPROM_RF_IQ_COMPENSATION_CTL" data-ref="_M/RT5390_EEPROM_RF_IQ_COMPENSATION_CTL">RT5390_EEPROM_RF_IQ_COMPENSATION_CTL</dfn>			0x13c</u></td></tr>
<tr><th id="1032">1032</th><td><u>#define <dfn class="macro" id="_M/RT5390_EEPROM_RF_IQ_IMBALANCE_COMPENSATION_CTL" data-ref="_M/RT5390_EEPROM_RF_IQ_IMBALANCE_COMPENSATION_CTL">RT5390_EEPROM_RF_IQ_IMBALANCE_COMPENSATION_CTL</dfn>		0x13d</u></td></tr>
<tr><th id="1033">1033</th><td><u>#define <dfn class="macro" id="_M/RT5390_EEPROM_IQ_GAIN_CAL_TX0_CH36_TO_CH64_5GHZ" data-ref="_M/RT5390_EEPROM_IQ_GAIN_CAL_TX0_CH36_TO_CH64_5GHZ">RT5390_EEPROM_IQ_GAIN_CAL_TX0_CH36_TO_CH64_5GHZ</dfn>		0x144</u></td></tr>
<tr><th id="1034">1034</th><td><u>#define <dfn class="macro" id="_M/RT5390_EEPROM_IQ_PHASE_CAL_TX0_CH36_TO_CH64_5GHZ" data-ref="_M/RT5390_EEPROM_IQ_PHASE_CAL_TX0_CH36_TO_CH64_5GHZ">RT5390_EEPROM_IQ_PHASE_CAL_TX0_CH36_TO_CH64_5GHZ</dfn>	0x145</u></td></tr>
<tr><th id="1035">1035</th><td><u>#define <dfn class="macro" id="_M/RT5390_EEPROM_IQ_GAIN_CAL_TX0_CH100_TO_CH138_5GHZ" data-ref="_M/RT5390_EEPROM_IQ_GAIN_CAL_TX0_CH100_TO_CH138_5GHZ">RT5390_EEPROM_IQ_GAIN_CAL_TX0_CH100_TO_CH138_5GHZ</dfn>	0x146</u></td></tr>
<tr><th id="1036">1036</th><td><u>#define <dfn class="macro" id="_M/RT5390_EEPROM_IQ_PHASE_CAL_TX0_CH100_TO_CH138_5GHZ" data-ref="_M/RT5390_EEPROM_IQ_PHASE_CAL_TX0_CH100_TO_CH138_5GHZ">RT5390_EEPROM_IQ_PHASE_CAL_TX0_CH100_TO_CH138_5GHZ</dfn>	0x147</u></td></tr>
<tr><th id="1037">1037</th><td><u>#define <dfn class="macro" id="_M/RT5390_EEPROM_IQ_GAIN_CAL_TX0_CH140_TO_CH165_5GHZ" data-ref="_M/RT5390_EEPROM_IQ_GAIN_CAL_TX0_CH140_TO_CH165_5GHZ">RT5390_EEPROM_IQ_GAIN_CAL_TX0_CH140_TO_CH165_5GHZ</dfn>	0x148</u></td></tr>
<tr><th id="1038">1038</th><td><u>#define <dfn class="macro" id="_M/RT5390_EEPROM_IQ_PHASE_CAL_TX0_CH140_TO_CH165_5GHZ" data-ref="_M/RT5390_EEPROM_IQ_PHASE_CAL_TX0_CH140_TO_CH165_5GHZ">RT5390_EEPROM_IQ_PHASE_CAL_TX0_CH140_TO_CH165_5GHZ</dfn>	0x149</u></td></tr>
<tr><th id="1039">1039</th><td><u>#define <dfn class="macro" id="_M/RT5390_EEPROM_IQ_GAIN_CAL_TX1_CH36_TO_CH64_5GHZ" data-ref="_M/RT5390_EEPROM_IQ_GAIN_CAL_TX1_CH36_TO_CH64_5GHZ">RT5390_EEPROM_IQ_GAIN_CAL_TX1_CH36_TO_CH64_5GHZ</dfn>		0x14a</u></td></tr>
<tr><th id="1040">1040</th><td><u>#define <dfn class="macro" id="_M/RT5390_EEPROM_IQ_PHASE_CAL_TX1_CH36_TO_CH64_5GHZ" data-ref="_M/RT5390_EEPROM_IQ_PHASE_CAL_TX1_CH36_TO_CH64_5GHZ">RT5390_EEPROM_IQ_PHASE_CAL_TX1_CH36_TO_CH64_5GHZ</dfn>	0x14b</u></td></tr>
<tr><th id="1041">1041</th><td><u>#define <dfn class="macro" id="_M/RT5390_EEPROM_IQ_GAIN_CAL_TX1_CH100_TO_CH138_5GHZ" data-ref="_M/RT5390_EEPROM_IQ_GAIN_CAL_TX1_CH100_TO_CH138_5GHZ">RT5390_EEPROM_IQ_GAIN_CAL_TX1_CH100_TO_CH138_5GHZ</dfn>	0x14c</u></td></tr>
<tr><th id="1042">1042</th><td><u>#define <dfn class="macro" id="_M/RT5390_EEPROM_IQ_PHASE_CAL_TX1_CH100_TO_CH138_5GHZ" data-ref="_M/RT5390_EEPROM_IQ_PHASE_CAL_TX1_CH100_TO_CH138_5GHZ">RT5390_EEPROM_IQ_PHASE_CAL_TX1_CH100_TO_CH138_5GHZ</dfn>	0x14d</u></td></tr>
<tr><th id="1043">1043</th><td><u>#define <dfn class="macro" id="_M/RT5390_EEPROM_IQ_GAIN_CAL_TX1_CH140_TO_CH165_5GHZ" data-ref="_M/RT5390_EEPROM_IQ_GAIN_CAL_TX1_CH140_TO_CH165_5GHZ">RT5390_EEPROM_IQ_GAIN_CAL_TX1_CH140_TO_CH165_5GHZ</dfn>	0x14e</u></td></tr>
<tr><th id="1044">1044</th><td><u>#define <dfn class="macro" id="_M/RT5390_EEPROM_IQ_PHASE_CAL_TX1_CH140_TO_CH165_5GHZ" data-ref="_M/RT5390_EEPROM_IQ_PHASE_CAL_TX1_CH140_TO_CH165_5GHZ">RT5390_EEPROM_IQ_PHASE_CAL_TX1_CH140_TO_CH165_5GHZ</dfn>	0x14f</u></td></tr>
<tr><th id="1045">1045</th><td></td></tr>
<tr><th id="1046">1046</th><td><u>#define <dfn class="macro" id="_M/RT2860_RIDX_CCK1" data-ref="_M/RT2860_RIDX_CCK1">RT2860_RIDX_CCK1</dfn>	 0</u></td></tr>
<tr><th id="1047">1047</th><td><u>#define <dfn class="macro" id="_M/RT2860_RIDX_CCK11" data-ref="_M/RT2860_RIDX_CCK11">RT2860_RIDX_CCK11</dfn>	 3</u></td></tr>
<tr><th id="1048">1048</th><td><u>#define <dfn class="macro" id="_M/RT2860_RIDX_OFDM6" data-ref="_M/RT2860_RIDX_OFDM6">RT2860_RIDX_OFDM6</dfn>	 4</u></td></tr>
<tr><th id="1049">1049</th><td><u>#define <dfn class="macro" id="_M/RT2860_RIDX_MAX" data-ref="_M/RT2860_RIDX_MAX">RT2860_RIDX_MAX</dfn>		11</u></td></tr>
<tr><th id="1050">1050</th><td><em>static</em> <em>const</em> <b>struct</b> <dfn class="type def" id="rt2860_rate" title='rt2860_rate' data-ref="rt2860_rate" data-ref-filename="rt2860_rate"><a class="type" href="#rt2860_rate" title='rt2860_rate' data-ref="rt2860_rate" data-ref-filename="rt2860_rate">rt2860_rate</a></dfn> {</td></tr>
<tr><th id="1051">1051</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="rt2860_rate::rate" title='rt2860_rate::rate' data-ref="rt2860_rate::rate" data-ref-filename="rt2860_rate..rate">rate</dfn>;</td></tr>
<tr><th id="1052">1052</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="rt2860_rate::mcs" title='rt2860_rate::mcs' data-ref="rt2860_rate::mcs" data-ref-filename="rt2860_rate..mcs">mcs</dfn>;</td></tr>
<tr><th id="1053">1053</th><td>	<b>enum</b>		<a class="type" href="../../net80211/_ieee80211.h.html#ieee80211_phytype" title='ieee80211_phytype' data-ref="ieee80211_phytype" data-ref-filename="ieee80211_phytype">ieee80211_phytype</a> <dfn class="decl field" id="rt2860_rate::phy" title='rt2860_rate::phy' data-ref="rt2860_rate::phy" data-ref-filename="rt2860_rate..phy">phy</dfn>;</td></tr>
<tr><th id="1054">1054</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="rt2860_rate::ctl_ridx" title='rt2860_rate::ctl_ridx' data-ref="rt2860_rate::ctl_ridx" data-ref-filename="rt2860_rate..ctl_ridx">ctl_ridx</dfn>;</td></tr>
<tr><th id="1055">1055</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="rt2860_rate::sp_ack_dur" title='rt2860_rate::sp_ack_dur' data-ref="rt2860_rate::sp_ack_dur" data-ref-filename="rt2860_rate..sp_ack_dur">sp_ack_dur</dfn>;</td></tr>
<tr><th id="1056">1056</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="rt2860_rate::lp_ack_dur" title='rt2860_rate::lp_ack_dur' data-ref="rt2860_rate::lp_ack_dur" data-ref-filename="rt2860_rate..lp_ack_dur">lp_ack_dur</dfn>;</td></tr>
<tr><th id="1057">1057</th><td>} <dfn class="decl def" id="rt2860_rates" title='rt2860_rates' data-ref="rt2860_rates" data-ref-filename="rt2860_rates">rt2860_rates</dfn>[] = {</td></tr>
<tr><th id="1058">1058</th><td>	{   <var>2</var>, <var>0</var>, <a class="enum" href="../../net80211/_ieee80211.h.html#IEEE80211_T_DS" title='IEEE80211_T_DS' data-ref="IEEE80211_T_DS" data-ref-filename="IEEE80211_T_DS">IEEE80211_T_DS</a>,   <var>0</var>, <var>314</var>, <var>314</var> },</td></tr>
<tr><th id="1059">1059</th><td>	{   <var>4</var>, <var>1</var>, <a class="enum" href="../../net80211/_ieee80211.h.html#IEEE80211_T_DS" title='IEEE80211_T_DS' data-ref="IEEE80211_T_DS" data-ref-filename="IEEE80211_T_DS">IEEE80211_T_DS</a>,   <var>1</var>, <var>258</var>, <var>162</var> },</td></tr>
<tr><th id="1060">1060</th><td>	{  <var>11</var>, <var>2</var>, <a class="enum" href="../../net80211/_ieee80211.h.html#IEEE80211_T_DS" title='IEEE80211_T_DS' data-ref="IEEE80211_T_DS" data-ref-filename="IEEE80211_T_DS">IEEE80211_T_DS</a>,   <var>2</var>, <var>223</var>, <var>127</var> },</td></tr>
<tr><th id="1061">1061</th><td>	{  <var>22</var>, <var>3</var>, <a class="enum" href="../../net80211/_ieee80211.h.html#IEEE80211_T_DS" title='IEEE80211_T_DS' data-ref="IEEE80211_T_DS" data-ref-filename="IEEE80211_T_DS">IEEE80211_T_DS</a>,   <var>3</var>, <var>213</var>, <var>117</var> },</td></tr>
<tr><th id="1062">1062</th><td>	{  <var>12</var>, <var>0</var>, <a class="enum" href="../../net80211/_ieee80211.h.html#IEEE80211_T_OFDM" title='IEEE80211_T_OFDM' data-ref="IEEE80211_T_OFDM" data-ref-filename="IEEE80211_T_OFDM">IEEE80211_T_OFDM</a>, <var>4</var>,  <var>60</var>,  <var>60</var> },</td></tr>
<tr><th id="1063">1063</th><td>	{  <var>18</var>, <var>1</var>, <a class="enum" href="../../net80211/_ieee80211.h.html#IEEE80211_T_OFDM" title='IEEE80211_T_OFDM' data-ref="IEEE80211_T_OFDM" data-ref-filename="IEEE80211_T_OFDM">IEEE80211_T_OFDM</a>, <var>4</var>,  <var>52</var>,  <var>52</var> },</td></tr>
<tr><th id="1064">1064</th><td>	{  <var>24</var>, <var>2</var>, <a class="enum" href="../../net80211/_ieee80211.h.html#IEEE80211_T_OFDM" title='IEEE80211_T_OFDM' data-ref="IEEE80211_T_OFDM" data-ref-filename="IEEE80211_T_OFDM">IEEE80211_T_OFDM</a>, <var>6</var>,  <var>48</var>,  <var>48</var> },</td></tr>
<tr><th id="1065">1065</th><td>	{  <var>36</var>, <var>3</var>, <a class="enum" href="../../net80211/_ieee80211.h.html#IEEE80211_T_OFDM" title='IEEE80211_T_OFDM' data-ref="IEEE80211_T_OFDM" data-ref-filename="IEEE80211_T_OFDM">IEEE80211_T_OFDM</a>, <var>6</var>,  <var>44</var>,  <var>44</var> },</td></tr>
<tr><th id="1066">1066</th><td>	{  <var>48</var>, <var>4</var>, <a class="enum" href="../../net80211/_ieee80211.h.html#IEEE80211_T_OFDM" title='IEEE80211_T_OFDM' data-ref="IEEE80211_T_OFDM" data-ref-filename="IEEE80211_T_OFDM">IEEE80211_T_OFDM</a>, <var>8</var>,  <var>44</var>,  <var>44</var> },</td></tr>
<tr><th id="1067">1067</th><td>	{  <var>72</var>, <var>5</var>, <a class="enum" href="../../net80211/_ieee80211.h.html#IEEE80211_T_OFDM" title='IEEE80211_T_OFDM' data-ref="IEEE80211_T_OFDM" data-ref-filename="IEEE80211_T_OFDM">IEEE80211_T_OFDM</a>, <var>8</var>,  <var>40</var>,  <var>40</var> },</td></tr>
<tr><th id="1068">1068</th><td>	{  <var>96</var>, <var>6</var>, <a class="enum" href="../../net80211/_ieee80211.h.html#IEEE80211_T_OFDM" title='IEEE80211_T_OFDM' data-ref="IEEE80211_T_OFDM" data-ref-filename="IEEE80211_T_OFDM">IEEE80211_T_OFDM</a>, <var>8</var>,  <var>40</var>,  <var>40</var> },</td></tr>
<tr><th id="1069">1069</th><td>	{ <var>108</var>, <var>7</var>, <a class="enum" href="../../net80211/_ieee80211.h.html#IEEE80211_T_OFDM" title='IEEE80211_T_OFDM' data-ref="IEEE80211_T_OFDM" data-ref-filename="IEEE80211_T_OFDM">IEEE80211_T_OFDM</a>, <var>8</var>,  <var>40</var>,  <var>40</var> }</td></tr>
<tr><th id="1070">1070</th><td>};</td></tr>
<tr><th id="1071">1071</th><td></td></tr>
<tr><th id="1072">1072</th><td><i>/*</i></td></tr>
<tr><th id="1073">1073</th><td><i> * Control and status registers access macros.</i></td></tr>
<tr><th id="1074">1074</th><td><i> */</i></td></tr>
<tr><th id="1075">1075</th><td><u>#define <dfn class="macro" id="_M/RAL_READ" data-ref="_M/RAL_READ">RAL_READ</dfn>(sc, reg)						\</u></td></tr>
<tr><th id="1076">1076</th><td><u>	bus_space_read_4((sc)-&gt;sc_st, (sc)-&gt;sc_sh, (reg))</u></td></tr>
<tr><th id="1077">1077</th><td></td></tr>
<tr><th id="1078">1078</th><td><u>#define <dfn class="macro" id="_M/RAL_WRITE" data-ref="_M/RAL_WRITE">RAL_WRITE</dfn>(sc, reg, val)						\</u></td></tr>
<tr><th id="1079">1079</th><td><u>	bus_space_write_4((sc)-&gt;sc_st, (sc)-&gt;sc_sh, (reg), (val))</u></td></tr>
<tr><th id="1080">1080</th><td></td></tr>
<tr><th id="1081">1081</th><td><u>#define <dfn class="macro" id="_M/RAL_BARRIER_WRITE" data-ref="_M/RAL_BARRIER_WRITE">RAL_BARRIER_WRITE</dfn>(sc)						\</u></td></tr>
<tr><th id="1082">1082</th><td><u>	bus_space_barrier((sc)-&gt;sc_st, (sc)-&gt;sc_sh, 0, 0x1800,		\</u></td></tr>
<tr><th id="1083">1083</th><td><u>	    BUS_SPACE_BARRIER_WRITE)</u></td></tr>
<tr><th id="1084">1084</th><td></td></tr>
<tr><th id="1085">1085</th><td><u>#define <dfn class="macro" id="_M/RAL_BARRIER_READ_WRITE" data-ref="_M/RAL_BARRIER_READ_WRITE">RAL_BARRIER_READ_WRITE</dfn>(sc)					\</u></td></tr>
<tr><th id="1086">1086</th><td><u>	bus_space_barrier((sc)-&gt;sc_st, (sc)-&gt;sc_sh, 0, 0x1800,		\</u></td></tr>
<tr><th id="1087">1087</th><td><u>	    BUS_SPACE_BARRIER_READ | BUS_SPACE_BARRIER_WRITE)</u></td></tr>
<tr><th id="1088">1088</th><td></td></tr>
<tr><th id="1089">1089</th><td><u>#define <dfn class="macro" id="_M/RAL_WRITE_REGION_1" data-ref="_M/RAL_WRITE_REGION_1">RAL_WRITE_REGION_1</dfn>(sc, offset, datap, count)			\</u></td></tr>
<tr><th id="1090">1090</th><td><u>	bus_space_write_region_1((sc)-&gt;sc_st, (sc)-&gt;sc_sh, (offset),	\</u></td></tr>
<tr><th id="1091">1091</th><td><u>	    (datap), (count))</u></td></tr>
<tr><th id="1092">1092</th><td></td></tr>
<tr><th id="1093">1093</th><td><u>#define <dfn class="macro" id="_M/RAL_SET_REGION_4" data-ref="_M/RAL_SET_REGION_4">RAL_SET_REGION_4</dfn>(sc, offset, val, count)			\</u></td></tr>
<tr><th id="1094">1094</th><td><u>	bus_space_set_region_4((sc)-&gt;sc_st, (sc)-&gt;sc_sh, (offset),	\</u></td></tr>
<tr><th id="1095">1095</th><td><u>	    (val), (count))</u></td></tr>
<tr><th id="1096">1096</th><td></td></tr>
<tr><th id="1097">1097</th><td><i>/*</i></td></tr>
<tr><th id="1098">1098</th><td><i> * EEPROM access macro.</i></td></tr>
<tr><th id="1099">1099</th><td><i> */</i></td></tr>
<tr><th id="1100">1100</th><td><u>#define <dfn class="macro" id="_M/RT2860_EEPROM_CTL" data-ref="_M/RT2860_EEPROM_CTL">RT2860_EEPROM_CTL</dfn>(sc, val) do {					\</u></td></tr>
<tr><th id="1101">1101</th><td><u>	RAL_WRITE((sc), RT2860_PCI_EECTRL, (val));			\</u></td></tr>
<tr><th id="1102">1102</th><td><u>	RAL_BARRIER_READ_WRITE((sc));					\</u></td></tr>
<tr><th id="1103">1103</th><td><u>	DELAY(RT2860_EEPROM_DELAY);					\</u></td></tr>
<tr><th id="1104">1104</th><td><u>} while (/* CONSTCOND */0)</u></td></tr>
<tr><th id="1105">1105</th><td></td></tr>
<tr><th id="1106">1106</th><td><i>/*</i></td></tr>
<tr><th id="1107">1107</th><td><i> * Default values for MAC registers; values taken from the reference driver.</i></td></tr>
<tr><th id="1108">1108</th><td><i> */</i></td></tr>
<tr><th id="1109">1109</th><td><u>#define <dfn class="macro" id="_M/RT2860_DEF_MAC" data-ref="_M/RT2860_DEF_MAC">RT2860_DEF_MAC</dfn>					\</u></td></tr>
<tr><th id="1110">1110</th><td><u>	{ RT2860_BCN_OFFSET0,		0xf8f0e8e0 },	\</u></td></tr>
<tr><th id="1111">1111</th><td><u>	{ RT2860_BCN_OFFSET1,		0x6f77d0c8 },	\</u></td></tr>
<tr><th id="1112">1112</th><td><u>	{ RT2860_LEGACY_BASIC_RATE,	0x0000013f },	\</u></td></tr>
<tr><th id="1113">1113</th><td><u>	{ RT2860_HT_BASIC_RATE,		0x00008003 },	\</u></td></tr>
<tr><th id="1114">1114</th><td><u>	{ RT2860_MAC_SYS_CTRL,		0x00000000 },	\</u></td></tr>
<tr><th id="1115">1115</th><td><u>	{ RT2860_RX_FILTR_CFG,		0x00017f97 },	\</u></td></tr>
<tr><th id="1116">1116</th><td><u>	{ RT2860_BKOFF_SLOT_CFG,	0x00000209 },	\</u></td></tr>
<tr><th id="1117">1117</th><td><u>	{ RT2860_TX_SW_CFG0,		0x00000000 },	\</u></td></tr>
<tr><th id="1118">1118</th><td><u>	{ RT2860_TX_SW_CFG1,		0x00080606 },	\</u></td></tr>
<tr><th id="1119">1119</th><td><u>	{ RT2860_TX_LINK_CFG,		0x00001020 },	\</u></td></tr>
<tr><th id="1120">1120</th><td><u>	{ RT2860_TX_TIMEOUT_CFG,	0x000a2090 },	\</u></td></tr>
<tr><th id="1121">1121</th><td><u>	{ RT2860_MAX_LEN_CFG,		0x00001f00 },	\</u></td></tr>
<tr><th id="1122">1122</th><td><u>	{ RT2860_LED_CFG,		0x7f031e46 },	\</u></td></tr>
<tr><th id="1123">1123</th><td><u>	{ RT2860_WMM_AIFSN_CFG,		0x00002273 },	\</u></td></tr>
<tr><th id="1124">1124</th><td><u>	{ RT2860_WMM_CWMIN_CFG,		0x00002344 },	\</u></td></tr>
<tr><th id="1125">1125</th><td><u>	{ RT2860_WMM_CWMAX_CFG,		0x000034aa },	\</u></td></tr>
<tr><th id="1126">1126</th><td><u>	{ RT2860_MAX_PCNT,		0x1f3fbf9f },	\</u></td></tr>
<tr><th id="1127">1127</th><td><u>	{ RT2860_TX_RTY_CFG,		0x47d01f0f },	\</u></td></tr>
<tr><th id="1128">1128</th><td><u>	{ RT2860_AUTO_RSP_CFG,		0x00000013 },	\</u></td></tr>
<tr><th id="1129">1129</th><td><u>	{ RT2860_CCK_PROT_CFG,		0x05740003 },	\</u></td></tr>
<tr><th id="1130">1130</th><td><u>	{ RT2860_OFDM_PROT_CFG,		0x05740003 },	\</u></td></tr>
<tr><th id="1131">1131</th><td><u>	{ RT2860_GF20_PROT_CFG,		0x01744004 },	\</u></td></tr>
<tr><th id="1132">1132</th><td><u>	{ RT2860_GF40_PROT_CFG,		0x03f44084 },	\</u></td></tr>
<tr><th id="1133">1133</th><td><u>	{ RT2860_MM20_PROT_CFG,		0x01744004 },	\</u></td></tr>
<tr><th id="1134">1134</th><td><u>	{ RT2860_MM40_PROT_CFG,		0x03f54084 },	\</u></td></tr>
<tr><th id="1135">1135</th><td><u>	{ RT2860_TXOP_CTRL_CFG,		0x0000583f },	\</u></td></tr>
<tr><th id="1136">1136</th><td><u>	{ RT2860_TXOP_HLDR_ET,		0x00000002 },	\</u></td></tr>
<tr><th id="1137">1137</th><td><u>	{ RT2860_TX_RTS_CFG,		0x00092b20 },	\</u></td></tr>
<tr><th id="1138">1138</th><td><u>	{ RT2860_EXP_ACK_TIME,		0x002400ca },	\</u></td></tr>
<tr><th id="1139">1139</th><td><u>	{ RT2860_XIFS_TIME_CFG,		0x33a41010 },	\</u></td></tr>
<tr><th id="1140">1140</th><td><u>	{ RT2860_PWR_PIN_CFG,		0x00000003 }</u></td></tr>
<tr><th id="1141">1141</th><td></td></tr>
<tr><th id="1142">1142</th><td><i>/* XXX only a few registers differ from above, try to merge? */</i></td></tr>
<tr><th id="1143">1143</th><td><u>#define <dfn class="macro" id="_M/RT2870_DEF_MAC" data-ref="_M/RT2870_DEF_MAC">RT2870_DEF_MAC</dfn>					\</u></td></tr>
<tr><th id="1144">1144</th><td><u>	{ RT2860_BCN_OFFSET0,		0xf8f0e8e0 },	\</u></td></tr>
<tr><th id="1145">1145</th><td><u>	{ RT2860_LEGACY_BASIC_RATE,	0x0000013f },	\</u></td></tr>
<tr><th id="1146">1146</th><td><u>	{ RT2860_HT_BASIC_RATE,		0x00008003 },	\</u></td></tr>
<tr><th id="1147">1147</th><td><u>	{ RT2860_MAC_SYS_CTRL,		0x00000000 },	\</u></td></tr>
<tr><th id="1148">1148</th><td><u>	{ RT2860_BKOFF_SLOT_CFG,	0x00000209 },	\</u></td></tr>
<tr><th id="1149">1149</th><td><u>	{ RT2860_TX_SW_CFG0,		0x00000000 },	\</u></td></tr>
<tr><th id="1150">1150</th><td><u>	{ RT2860_TX_SW_CFG1,		0x00080606 },	\</u></td></tr>
<tr><th id="1151">1151</th><td><u>	{ RT2860_TX_LINK_CFG,		0x00001020 },	\</u></td></tr>
<tr><th id="1152">1152</th><td><u>	{ RT2860_TX_TIMEOUT_CFG,	0x000a2090 },	\</u></td></tr>
<tr><th id="1153">1153</th><td><u>	{ RT2860_LED_CFG,		0x7f031e46 },	\</u></td></tr>
<tr><th id="1154">1154</th><td><u>	{ RT2860_WMM_AIFSN_CFG,		0x00002273 },	\</u></td></tr>
<tr><th id="1155">1155</th><td><u>	{ RT2860_WMM_CWMIN_CFG,		0x00002344 },	\</u></td></tr>
<tr><th id="1156">1156</th><td><u>	{ RT2860_WMM_CWMAX_CFG,		0x000034aa },	\</u></td></tr>
<tr><th id="1157">1157</th><td><u>	{ RT2860_MAX_PCNT,		0x1f3fbf9f },	\</u></td></tr>
<tr><th id="1158">1158</th><td><u>	{ RT2860_TX_RTY_CFG,		0x47d01f0f },	\</u></td></tr>
<tr><th id="1159">1159</th><td><u>	{ RT2860_AUTO_RSP_CFG,		0x00000013 },	\</u></td></tr>
<tr><th id="1160">1160</th><td><u>	{ RT2860_CCK_PROT_CFG,		0x05740003 },	\</u></td></tr>
<tr><th id="1161">1161</th><td><u>	{ RT2860_OFDM_PROT_CFG,		0x05740003 },	\</u></td></tr>
<tr><th id="1162">1162</th><td><u>	{ RT2860_PBF_CFG,		0x00f40006 },	\</u></td></tr>
<tr><th id="1163">1163</th><td><u>	{ RT2860_WPDMA_GLO_CFG,		0x00000030 },	\</u></td></tr>
<tr><th id="1164">1164</th><td><u>	{ RT2860_GF20_PROT_CFG,		0x01744004 },	\</u></td></tr>
<tr><th id="1165">1165</th><td><u>	{ RT2860_GF40_PROT_CFG,		0x03f44084 },	\</u></td></tr>
<tr><th id="1166">1166</th><td><u>	{ RT2860_MM20_PROT_CFG,		0x01744004 },	\</u></td></tr>
<tr><th id="1167">1167</th><td><u>	{ RT2860_MM40_PROT_CFG,		0x03f44084 },	\</u></td></tr>
<tr><th id="1168">1168</th><td><u>	{ RT2860_TXOP_CTRL_CFG,		0x0000583f },	\</u></td></tr>
<tr><th id="1169">1169</th><td><u>	{ RT2860_TXOP_HLDR_ET,		0x00000002 },	\</u></td></tr>
<tr><th id="1170">1170</th><td><u>	{ RT2860_TX_RTS_CFG,		0x00092b20 },	\</u></td></tr>
<tr><th id="1171">1171</th><td><u>	{ RT2860_EXP_ACK_TIME,		0x002400ca },	\</u></td></tr>
<tr><th id="1172">1172</th><td><u>	{ RT2860_XIFS_TIME_CFG,		0x33a41010 },	\</u></td></tr>
<tr><th id="1173">1173</th><td><u>	{ RT2860_PWR_PIN_CFG,		0x00000003 }</u></td></tr>
<tr><th id="1174">1174</th><td></td></tr>
<tr><th id="1175">1175</th><td><i>/*</i></td></tr>
<tr><th id="1176">1176</th><td><i> * Default values for BBP registers; values taken from the reference driver.</i></td></tr>
<tr><th id="1177">1177</th><td><i> */</i></td></tr>
<tr><th id="1178">1178</th><td><u>#define <dfn class="macro" id="_M/RT2860_DEF_BBP" data-ref="_M/RT2860_DEF_BBP">RT2860_DEF_BBP</dfn>	\</u></td></tr>
<tr><th id="1179">1179</th><td><u>	{  65, 0x2c },	\</u></td></tr>
<tr><th id="1180">1180</th><td><u>	{  66, 0x38 },	\</u></td></tr>
<tr><th id="1181">1181</th><td><u>	{  68, 0x0b },	\</u></td></tr>
<tr><th id="1182">1182</th><td><u>	{  69, 0x12 },	\</u></td></tr>
<tr><th id="1183">1183</th><td><u>	{  70, 0x0a },	\</u></td></tr>
<tr><th id="1184">1184</th><td><u>	{  73, 0x10 },	\</u></td></tr>
<tr><th id="1185">1185</th><td><u>	{  81, 0x37 },	\</u></td></tr>
<tr><th id="1186">1186</th><td><u>	{  82, 0x62 },	\</u></td></tr>
<tr><th id="1187">1187</th><td><u>	{  83, 0x6a },	\</u></td></tr>
<tr><th id="1188">1188</th><td><u>	{  84, 0x99 },	\</u></td></tr>
<tr><th id="1189">1189</th><td><u>	{  86, 0x00 },	\</u></td></tr>
<tr><th id="1190">1190</th><td><u>	{  91, 0x04 },	\</u></td></tr>
<tr><th id="1191">1191</th><td><u>	{  92, 0x00 },	\</u></td></tr>
<tr><th id="1192">1192</th><td><u>	{ 103, 0x00 },	\</u></td></tr>
<tr><th id="1193">1193</th><td><u>	{ 105, 0x05 },	\</u></td></tr>
<tr><th id="1194">1194</th><td><u>	{ 106, 0x35 }</u></td></tr>
<tr><th id="1195">1195</th><td></td></tr>
<tr><th id="1196">1196</th><td><u>#define <dfn class="macro" id="_M/RT5390_DEF_BBP" data-ref="_M/RT5390_DEF_BBP">RT5390_DEF_BBP</dfn>	\</u></td></tr>
<tr><th id="1197">1197</th><td><u>	{  31, 0x08 },	\</u></td></tr>
<tr><th id="1198">1198</th><td><u>	{  65, 0x2c },	\</u></td></tr>
<tr><th id="1199">1199</th><td><u>	{  66, 0x38 },	\</u></td></tr>
<tr><th id="1200">1200</th><td><u>	{  68, 0x0b },	\</u></td></tr>
<tr><th id="1201">1201</th><td><u>	{  69, 0x0d },	\</u></td></tr>
<tr><th id="1202">1202</th><td><u>	{  70, 0x06 },	\</u></td></tr>
<tr><th id="1203">1203</th><td><u>	{  73, 0x13 },	\</u></td></tr>
<tr><th id="1204">1204</th><td><u>	{  75, 0x46 },	\</u></td></tr>
<tr><th id="1205">1205</th><td><u>	{  76, 0x28 },	\</u></td></tr>
<tr><th id="1206">1206</th><td><u>	{  77, 0x59 },	\</u></td></tr>
<tr><th id="1207">1207</th><td><u>	{  81, 0x37 },	\</u></td></tr>
<tr><th id="1208">1208</th><td><u>	{  82, 0x62 },	\</u></td></tr>
<tr><th id="1209">1209</th><td><u>	{  83, 0x7a },	\</u></td></tr>
<tr><th id="1210">1210</th><td><u>	{  84, 0x9a },	\</u></td></tr>
<tr><th id="1211">1211</th><td><u>	{  86, 0x38 },	\</u></td></tr>
<tr><th id="1212">1212</th><td><u>	{  91, 0x04 },	\</u></td></tr>
<tr><th id="1213">1213</th><td><u>	{  92, 0x02 },	\</u></td></tr>
<tr><th id="1214">1214</th><td><u>	{ 103, 0xc0 },	\</u></td></tr>
<tr><th id="1215">1215</th><td><u>	{ 104, 0x92 },	\</u></td></tr>
<tr><th id="1216">1216</th><td><u>	{ 105, 0x3c },	\</u></td></tr>
<tr><th id="1217">1217</th><td><u>	{ 106, 0x03 },	\</u></td></tr>
<tr><th id="1218">1218</th><td><u>	{ 128, 0x12 }</u></td></tr>
<tr><th id="1219">1219</th><td></td></tr>
<tr><th id="1220">1220</th><td><u>#define <dfn class="macro" id="_M/RT5592_DEF_BBP" data-ref="_M/RT5592_DEF_BBP">RT5592_DEF_BBP</dfn>	\</u></td></tr>
<tr><th id="1221">1221</th><td><u>	{  20, 0x06 },	\</u></td></tr>
<tr><th id="1222">1222</th><td><u>	{  31, 0x08 },	\</u></td></tr>
<tr><th id="1223">1223</th><td><u>	{  65, 0x2c },	\</u></td></tr>
<tr><th id="1224">1224</th><td><u>	{  66, 0x38 },	\</u></td></tr>
<tr><th id="1225">1225</th><td><u>	{  68, 0xdd },	\</u></td></tr>
<tr><th id="1226">1226</th><td><u>	{  69, 0x1a },	\</u></td></tr>
<tr><th id="1227">1227</th><td><u>	{  70, 0x05 },	\</u></td></tr>
<tr><th id="1228">1228</th><td><u>	{  73, 0x13 },	\</u></td></tr>
<tr><th id="1229">1229</th><td><u>	{  74, 0x0f },	\</u></td></tr>
<tr><th id="1230">1230</th><td><u>	{  75, 0x4f },	\</u></td></tr>
<tr><th id="1231">1231</th><td><u>	{  76, 0x28 },	\</u></td></tr>
<tr><th id="1232">1232</th><td><u>	{  77, 0x59 },	\</u></td></tr>
<tr><th id="1233">1233</th><td><u>	{  81, 0x37 },	\</u></td></tr>
<tr><th id="1234">1234</th><td><u>	{  82, 0x62 },	\</u></td></tr>
<tr><th id="1235">1235</th><td><u>	{  83, 0x6a },	\</u></td></tr>
<tr><th id="1236">1236</th><td><u>	{  84, 0x9a },	\</u></td></tr>
<tr><th id="1237">1237</th><td><u>	{  86, 0x38 },	\</u></td></tr>
<tr><th id="1238">1238</th><td><u>	{  88, 0x90 },	\</u></td></tr>
<tr><th id="1239">1239</th><td><u>	{  91, 0x04 },	\</u></td></tr>
<tr><th id="1240">1240</th><td><u>	{  92, 0x02 },	\</u></td></tr>
<tr><th id="1241">1241</th><td><u>	{  95, 0x9a },	\</u></td></tr>
<tr><th id="1242">1242</th><td><u>	{  98, 0x12 },	\</u></td></tr>
<tr><th id="1243">1243</th><td><u>	{ 103, 0xc0 },	\</u></td></tr>
<tr><th id="1244">1244</th><td><u>	{ 104, 0x92 },	\</u></td></tr>
<tr><th id="1245">1245</th><td><u>	{ 105, 0x3c },	\</u></td></tr>
<tr><th id="1246">1246</th><td><u>	{ 106, 0x35 },	\</u></td></tr>
<tr><th id="1247">1247</th><td><u>	{ 128, 0x12 },	\</u></td></tr>
<tr><th id="1248">1248</th><td><u>	{ 134, 0xd0 },	\</u></td></tr>
<tr><th id="1249">1249</th><td><u>	{ 135, 0xf6 },	\</u></td></tr>
<tr><th id="1250">1250</th><td><u>	{ 137, 0x0f }</u></td></tr>
<tr><th id="1251">1251</th><td></td></tr>
<tr><th id="1252">1252</th><td><i>/*</i></td></tr>
<tr><th id="1253">1253</th><td><i> * Default settings for RF registers; values derived from the reference driver.</i></td></tr>
<tr><th id="1254">1254</th><td><i> */</i></td></tr>
<tr><th id="1255">1255</th><td><u>#define <dfn class="macro" id="_M/RT2860_RF2850" data-ref="_M/RT2860_RF2850">RT2860_RF2850</dfn>						\</u></td></tr>
<tr><th id="1256">1256</th><td><u>	{   1, 0x100bb3, 0x1301e1, 0x05a014, 0x001402 },	\</u></td></tr>
<tr><th id="1257">1257</th><td><u>	{   2, 0x100bb3, 0x1301e1, 0x05a014, 0x001407 },	\</u></td></tr>
<tr><th id="1258">1258</th><td><u>	{   3, 0x100bb3, 0x1301e2, 0x05a014, 0x001402 },	\</u></td></tr>
<tr><th id="1259">1259</th><td><u>	{   4, 0x100bb3, 0x1301e2, 0x05a014, 0x001407 },	\</u></td></tr>
<tr><th id="1260">1260</th><td><u>	{   5, 0x100bb3, 0x1301e3, 0x05a014, 0x001402 },	\</u></td></tr>
<tr><th id="1261">1261</th><td><u>	{   6, 0x100bb3, 0x1301e3, 0x05a014, 0x001407 },	\</u></td></tr>
<tr><th id="1262">1262</th><td><u>	{   7, 0x100bb3, 0x1301e4, 0x05a014, 0x001402 },	\</u></td></tr>
<tr><th id="1263">1263</th><td><u>	{   8, 0x100bb3, 0x1301e4, 0x05a014, 0x001407 },	\</u></td></tr>
<tr><th id="1264">1264</th><td><u>	{   9, 0x100bb3, 0x1301e5, 0x05a014, 0x001402 },	\</u></td></tr>
<tr><th id="1265">1265</th><td><u>	{  10, 0x100bb3, 0x1301e5, 0x05a014, 0x001407 },	\</u></td></tr>
<tr><th id="1266">1266</th><td><u>	{  11, 0x100bb3, 0x1301e6, 0x05a014, 0x001402 },	\</u></td></tr>
<tr><th id="1267">1267</th><td><u>	{  12, 0x100bb3, 0x1301e6, 0x05a014, 0x001407 },	\</u></td></tr>
<tr><th id="1268">1268</th><td><u>	{  13, 0x100bb3, 0x1301e7, 0x05a014, 0x001402 },	\</u></td></tr>
<tr><th id="1269">1269</th><td><u>	{  14, 0x100bb3, 0x1301e8, 0x05a014, 0x001404 },	\</u></td></tr>
<tr><th id="1270">1270</th><td><u>	{  36, 0x100bb3, 0x130266, 0x056014, 0x001408 },	\</u></td></tr>
<tr><th id="1271">1271</th><td><u>	{  38, 0x100bb3, 0x130267, 0x056014, 0x001404 },	\</u></td></tr>
<tr><th id="1272">1272</th><td><u>	{  40, 0x100bb2, 0x1301a0, 0x056014, 0x001400 },	\</u></td></tr>
<tr><th id="1273">1273</th><td><u>	{  44, 0x100bb2, 0x1301a0, 0x056014, 0x001408 },	\</u></td></tr>
<tr><th id="1274">1274</th><td><u>	{  46, 0x100bb2, 0x1301a1, 0x056014, 0x001402 },	\</u></td></tr>
<tr><th id="1275">1275</th><td><u>	{  48, 0x100bb2, 0x1301a1, 0x056014, 0x001406 },	\</u></td></tr>
<tr><th id="1276">1276</th><td><u>	{  52, 0x100bb2, 0x1301a2, 0x056014, 0x001404 },	\</u></td></tr>
<tr><th id="1277">1277</th><td><u>	{  54, 0x100bb2, 0x1301a2, 0x056014, 0x001408 },	\</u></td></tr>
<tr><th id="1278">1278</th><td><u>	{  56, 0x100bb2, 0x1301a3, 0x056014, 0x001402 },	\</u></td></tr>
<tr><th id="1279">1279</th><td><u>	{  60, 0x100bb2, 0x1301a4, 0x056014, 0x001400 },	\</u></td></tr>
<tr><th id="1280">1280</th><td><u>	{  62, 0x100bb2, 0x1301a4, 0x056014, 0x001404 },	\</u></td></tr>
<tr><th id="1281">1281</th><td><u>	{  64, 0x100bb2, 0x1301a4, 0x056014, 0x001408 },	\</u></td></tr>
<tr><th id="1282">1282</th><td><u>	{ 100, 0x100bb2, 0x1301ac, 0x05e014, 0x001400 },	\</u></td></tr>
<tr><th id="1283">1283</th><td><u>	{ 102, 0x100bb2, 0x1701ac, 0x15e014, 0x001404 },	\</u></td></tr>
<tr><th id="1284">1284</th><td><u>	{ 104, 0x100bb2, 0x1701ac, 0x15e014, 0x001408 },	\</u></td></tr>
<tr><th id="1285">1285</th><td><u>	{ 108, 0x100bb3, 0x17028c, 0x15e014, 0x001404 },	\</u></td></tr>
<tr><th id="1286">1286</th><td><u>	{ 110, 0x100bb3, 0x13028d, 0x05e014, 0x001400 },	\</u></td></tr>
<tr><th id="1287">1287</th><td><u>	{ 112, 0x100bb3, 0x13028d, 0x05e014, 0x001406 },	\</u></td></tr>
<tr><th id="1288">1288</th><td><u>	{ 116, 0x100bb3, 0x13028e, 0x05e014, 0x001408 },	\</u></td></tr>
<tr><th id="1289">1289</th><td><u>	{ 118, 0x100bb3, 0x13028f, 0x05e014, 0x001404 },	\</u></td></tr>
<tr><th id="1290">1290</th><td><u>	{ 120, 0x100bb1, 0x1300e0, 0x05e014, 0x001400 },	\</u></td></tr>
<tr><th id="1291">1291</th><td><u>	{ 124, 0x100bb1, 0x1300e0, 0x05e014, 0x001404 },	\</u></td></tr>
<tr><th id="1292">1292</th><td><u>	{ 126, 0x100bb1, 0x1300e0, 0x05e014, 0x001406 },	\</u></td></tr>
<tr><th id="1293">1293</th><td><u>	{ 128, 0x100bb1, 0x1300e0, 0x05e014, 0x001408 },	\</u></td></tr>
<tr><th id="1294">1294</th><td><u>	{ 132, 0x100bb1, 0x1300e1, 0x05e014, 0x001402 },	\</u></td></tr>
<tr><th id="1295">1295</th><td><u>	{ 134, 0x100bb1, 0x1300e1, 0x05e014, 0x001404 },	\</u></td></tr>
<tr><th id="1296">1296</th><td><u>	{ 136, 0x100bb1, 0x1300e1, 0x05e014, 0x001406 },	\</u></td></tr>
<tr><th id="1297">1297</th><td><u>	{ 140, 0x100bb1, 0x1300e2, 0x05e014, 0x001400 },	\</u></td></tr>
<tr><th id="1298">1298</th><td><u>	{ 149, 0x100bb1, 0x1300e2, 0x05e014, 0x001409 },	\</u></td></tr>
<tr><th id="1299">1299</th><td><u>	{ 151, 0x100bb1, 0x1300e3, 0x05e014, 0x001401 },	\</u></td></tr>
<tr><th id="1300">1300</th><td><u>	{ 153, 0x100bb1, 0x1300e3, 0x05e014, 0x001403 },	\</u></td></tr>
<tr><th id="1301">1301</th><td><u>	{ 157, 0x100bb1, 0x1300e3, 0x05e014, 0x001407 },	\</u></td></tr>
<tr><th id="1302">1302</th><td><u>	{ 159, 0x100bb1, 0x1300e3, 0x05e014, 0x001409 },	\</u></td></tr>
<tr><th id="1303">1303</th><td><u>	{ 161, 0x100bb1, 0x1300e4, 0x05e014, 0x001401 },	\</u></td></tr>
<tr><th id="1304">1304</th><td><u>	{ 165, 0x100bb1, 0x1300e4, 0x05e014, 0x001405 },	\</u></td></tr>
<tr><th id="1305">1305</th><td><u>	{ 167, 0x100bb1, 0x1300f4, 0x05e014, 0x001407 },	\</u></td></tr>
<tr><th id="1306">1306</th><td><u>	{ 169, 0x100bb1, 0x1300f4, 0x05e014, 0x001409 },	\</u></td></tr>
<tr><th id="1307">1307</th><td><u>	{ 171, 0x100bb1, 0x1300f5, 0x05e014, 0x001401 },	\</u></td></tr>
<tr><th id="1308">1308</th><td><u>	{ 173, 0x100bb1, 0x1300f5, 0x05e014, 0x001403 }</u></td></tr>
<tr><th id="1309">1309</th><td></td></tr>
<tr><th id="1310">1310</th><td><u>#define <dfn class="macro" id="_M/RT3070_RF3052" data-ref="_M/RT3070_RF3052">RT3070_RF3052</dfn>		\</u></td></tr>
<tr><th id="1311">1311</th><td><u>	{ 0xf1, 2,  2 },	\</u></td></tr>
<tr><th id="1312">1312</th><td><u>	{ 0xf1, 2,  7 },	\</u></td></tr>
<tr><th id="1313">1313</th><td><u>	{ 0xf2, 2,  2 },	\</u></td></tr>
<tr><th id="1314">1314</th><td><u>	{ 0xf2, 2,  7 },	\</u></td></tr>
<tr><th id="1315">1315</th><td><u>	{ 0xf3, 2,  2 },	\</u></td></tr>
<tr><th id="1316">1316</th><td><u>	{ 0xf3, 2,  7 },	\</u></td></tr>
<tr><th id="1317">1317</th><td><u>	{ 0xf4, 2,  2 },	\</u></td></tr>
<tr><th id="1318">1318</th><td><u>	{ 0xf4, 2,  7 },	\</u></td></tr>
<tr><th id="1319">1319</th><td><u>	{ 0xf5, 2,  2 },	\</u></td></tr>
<tr><th id="1320">1320</th><td><u>	{ 0xf5, 2,  7 },	\</u></td></tr>
<tr><th id="1321">1321</th><td><u>	{ 0xf6, 2,  2 },	\</u></td></tr>
<tr><th id="1322">1322</th><td><u>	{ 0xf6, 2,  7 },	\</u></td></tr>
<tr><th id="1323">1323</th><td><u>	{ 0xf7, 2,  2 },	\</u></td></tr>
<tr><th id="1324">1324</th><td><u>	{ 0xf8, 2,  4 },	\</u></td></tr>
<tr><th id="1325">1325</th><td><u>	{ 0x56, 0,  4 },	\</u></td></tr>
<tr><th id="1326">1326</th><td><u>	{ 0x56, 0,  6 },	\</u></td></tr>
<tr><th id="1327">1327</th><td><u>	{ 0x56, 0,  8 },	\</u></td></tr>
<tr><th id="1328">1328</th><td><u>	{ 0x57, 0,  0 },	\</u></td></tr>
<tr><th id="1329">1329</th><td><u>	{ 0x57, 0,  2 },	\</u></td></tr>
<tr><th id="1330">1330</th><td><u>	{ 0x57, 0,  4 },	\</u></td></tr>
<tr><th id="1331">1331</th><td><u>	{ 0x57, 0,  8 },	\</u></td></tr>
<tr><th id="1332">1332</th><td><u>	{ 0x57, 0, 10 },	\</u></td></tr>
<tr><th id="1333">1333</th><td><u>	{ 0x58, 0,  0 },	\</u></td></tr>
<tr><th id="1334">1334</th><td><u>	{ 0x58, 0,  4 },	\</u></td></tr>
<tr><th id="1335">1335</th><td><u>	{ 0x58, 0,  6 },	\</u></td></tr>
<tr><th id="1336">1336</th><td><u>	{ 0x58, 0,  8 },	\</u></td></tr>
<tr><th id="1337">1337</th><td><u>	{ 0x5b, 0,  8 },	\</u></td></tr>
<tr><th id="1338">1338</th><td><u>	{ 0x5b, 0, 10 },	\</u></td></tr>
<tr><th id="1339">1339</th><td><u>	{ 0x5c, 0,  0 },	\</u></td></tr>
<tr><th id="1340">1340</th><td><u>	{ 0x5c, 0,  4 },	\</u></td></tr>
<tr><th id="1341">1341</th><td><u>	{ 0x5c, 0,  6 },	\</u></td></tr>
<tr><th id="1342">1342</th><td><u>	{ 0x5c, 0,  8 },	\</u></td></tr>
<tr><th id="1343">1343</th><td><u>	{ 0x5d, 0,  0 },	\</u></td></tr>
<tr><th id="1344">1344</th><td><u>	{ 0x5d, 0,  2 },	\</u></td></tr>
<tr><th id="1345">1345</th><td><u>	{ 0x5d, 0,  4 },	\</u></td></tr>
<tr><th id="1346">1346</th><td><u>	{ 0x5d, 0,  8 },	\</u></td></tr>
<tr><th id="1347">1347</th><td><u>	{ 0x5d, 0, 10 },	\</u></td></tr>
<tr><th id="1348">1348</th><td><u>	{ 0x5e, 0,  0 },	\</u></td></tr>
<tr><th id="1349">1349</th><td><u>	{ 0x5e, 0,  4 },	\</u></td></tr>
<tr><th id="1350">1350</th><td><u>	{ 0x5e, 0,  6 },	\</u></td></tr>
<tr><th id="1351">1351</th><td><u>	{ 0x5e, 0,  8 },	\</u></td></tr>
<tr><th id="1352">1352</th><td><u>	{ 0x5f, 0,  0 },	\</u></td></tr>
<tr><th id="1353">1353</th><td><u>	{ 0x5f, 0,  9 },	\</u></td></tr>
<tr><th id="1354">1354</th><td><u>	{ 0x5f, 0, 11 },	\</u></td></tr>
<tr><th id="1355">1355</th><td><u>	{ 0x60, 0,  1 },	\</u></td></tr>
<tr><th id="1356">1356</th><td><u>	{ 0x60, 0,  5 },	\</u></td></tr>
<tr><th id="1357">1357</th><td><u>	{ 0x60, 0,  7 },	\</u></td></tr>
<tr><th id="1358">1358</th><td><u>	{ 0x60, 0,  9 },	\</u></td></tr>
<tr><th id="1359">1359</th><td><u>	{ 0x61, 0,  1 },	\</u></td></tr>
<tr><th id="1360">1360</th><td><u>	{ 0x61, 0,  3 },	\</u></td></tr>
<tr><th id="1361">1361</th><td><u>	{ 0x61, 0,  5 },	\</u></td></tr>
<tr><th id="1362">1362</th><td><u>	{ 0x61, 0,  7 },	\</u></td></tr>
<tr><th id="1363">1363</th><td><u>	{ 0x61, 0,  9 }</u></td></tr>
<tr><th id="1364">1364</th><td></td></tr>
<tr><th id="1365">1365</th><td><u>#define <dfn class="macro" id="_M/RT5592_RF5592_20MHZ" data-ref="_M/RT5592_RF5592_20MHZ">RT5592_RF5592_20MHZ</dfn>	\</u></td></tr>
<tr><th id="1366">1366</th><td><u>	{ 0x1e2,  4, 10, 3 },	\</u></td></tr>
<tr><th id="1367">1367</th><td><u>	{ 0x1e3,  4, 10, 3 },	\</u></td></tr>
<tr><th id="1368">1368</th><td><u>	{ 0x1e4,  4, 10, 3 },	\</u></td></tr>
<tr><th id="1369">1369</th><td><u>	{ 0x1e5,  4, 10, 3 },	\</u></td></tr>
<tr><th id="1370">1370</th><td><u>	{ 0x1e6,  4, 10, 3 },	\</u></td></tr>
<tr><th id="1371">1371</th><td><u>	{ 0x1e7,  4, 10, 3 },	\</u></td></tr>
<tr><th id="1372">1372</th><td><u>	{ 0x1e8,  4, 10, 3 },	\</u></td></tr>
<tr><th id="1373">1373</th><td><u>	{ 0x1e9,  4, 10, 3 },	\</u></td></tr>
<tr><th id="1374">1374</th><td><u>	{ 0x1ea,  4, 10, 3 },	\</u></td></tr>
<tr><th id="1375">1375</th><td><u>	{ 0x1eb,  4, 10, 3 },	\</u></td></tr>
<tr><th id="1376">1376</th><td><u>	{ 0x1ec,  4, 10, 3 },	\</u></td></tr>
<tr><th id="1377">1377</th><td><u>	{ 0x1ed,  4, 10, 3 },	\</u></td></tr>
<tr><th id="1378">1378</th><td><u>	{ 0x1ee,  4, 10, 3 },	\</u></td></tr>
<tr><th id="1379">1379</th><td><u>	{ 0x1f0,  8, 10, 3 },	\</u></td></tr>
<tr><th id="1380">1380</th><td><u>	{  0xac,  8, 12, 1 },	\</u></td></tr>
<tr><th id="1381">1381</th><td><u>	{  0xad,  0, 12, 1 },	\</u></td></tr>
<tr><th id="1382">1382</th><td><u>	{  0xad,  4, 12, 1 },	\</u></td></tr>
<tr><th id="1383">1383</th><td><u>	{  0xae,  0, 12, 1 },	\</u></td></tr>
<tr><th id="1384">1384</th><td><u>	{  0xae,  4, 12, 1 },	\</u></td></tr>
<tr><th id="1385">1385</th><td><u>	{  0xae,  8, 12, 1 },	\</u></td></tr>
<tr><th id="1386">1386</th><td><u>	{  0xaf,  4, 12, 1 },	\</u></td></tr>
<tr><th id="1387">1387</th><td><u>	{  0xaf,  8, 12, 1 },	\</u></td></tr>
<tr><th id="1388">1388</th><td><u>	{  0xb0,  0, 12, 1 },	\</u></td></tr>
<tr><th id="1389">1389</th><td><u>	{  0xb0,  8, 12, 1 },	\</u></td></tr>
<tr><th id="1390">1390</th><td><u>	{  0xb1,  0, 12, 1 },	\</u></td></tr>
<tr><th id="1391">1391</th><td><u>	{  0xb1,  4, 12, 1 },	\</u></td></tr>
<tr><th id="1392">1392</th><td><u>	{  0xb7,  4, 12, 1 },	\</u></td></tr>
<tr><th id="1393">1393</th><td><u>	{  0xb7,  8, 12, 1 },	\</u></td></tr>
<tr><th id="1394">1394</th><td><u>	{  0xb8,  0, 12, 1 },	\</u></td></tr>
<tr><th id="1395">1395</th><td><u>	{  0xb8,  8, 12, 1 },	\</u></td></tr>
<tr><th id="1396">1396</th><td><u>	{  0xb9,  0, 12, 1 },	\</u></td></tr>
<tr><th id="1397">1397</th><td><u>	{  0xb9,  4, 12, 1 },	\</u></td></tr>
<tr><th id="1398">1398</th><td><u>	{  0xba,  0, 12, 1 },	\</u></td></tr>
<tr><th id="1399">1399</th><td><u>	{  0xba,  4, 12, 1 },	\</u></td></tr>
<tr><th id="1400">1400</th><td><u>	{  0xba,  8, 12, 1 },	\</u></td></tr>
<tr><th id="1401">1401</th><td><u>	{  0xbb,  4, 12, 1 },	\</u></td></tr>
<tr><th id="1402">1402</th><td><u>	{  0xbb,  8, 12, 1 },	\</u></td></tr>
<tr><th id="1403">1403</th><td><u>	{  0xbc,  0, 12, 1 },	\</u></td></tr>
<tr><th id="1404">1404</th><td><u>	{  0xbc,  8, 12, 1 },	\</u></td></tr>
<tr><th id="1405">1405</th><td><u>	{  0xbd,  0, 12, 1 },	\</u></td></tr>
<tr><th id="1406">1406</th><td><u>	{  0xbd,  4, 12, 1 },	\</u></td></tr>
<tr><th id="1407">1407</th><td><u>	{  0xbe,  0, 12, 1 },	\</u></td></tr>
<tr><th id="1408">1408</th><td><u>	{  0xbf,  6, 12, 1 },	\</u></td></tr>
<tr><th id="1409">1409</th><td><u>	{  0xbf, 10, 12, 1 },	\</u></td></tr>
<tr><th id="1410">1410</th><td><u>	{  0xc0,  2, 12, 1 },	\</u></td></tr>
<tr><th id="1411">1411</th><td><u>	{  0xc0, 10, 12, 1 },	\</u></td></tr>
<tr><th id="1412">1412</th><td><u>	{  0xc1,  2, 12, 1 },	\</u></td></tr>
<tr><th id="1413">1413</th><td><u>	{  0xc1,  6, 12, 1 },	\</u></td></tr>
<tr><th id="1414">1414</th><td><u>	{  0xc2,  2, 12, 1 },	\</u></td></tr>
<tr><th id="1415">1415</th><td><u>	{  0xa4,  0, 12, 1 },	\</u></td></tr>
<tr><th id="1416">1416</th><td><u>	{  0xa4,  4, 12, 1 },	\</u></td></tr>
<tr><th id="1417">1417</th><td><u>	{  0xa5,  8, 12, 1 },	\</u></td></tr>
<tr><th id="1418">1418</th><td><u>	{  0xa6,  0, 12, 1 }</u></td></tr>
<tr><th id="1419">1419</th><td></td></tr>
<tr><th id="1420">1420</th><td><u>#define <dfn class="macro" id="_M/RT5592_RF5592_40MHZ" data-ref="_M/RT5592_RF5592_40MHZ">RT5592_RF5592_40MHZ</dfn>	\</u></td></tr>
<tr><th id="1421">1421</th><td><u>	{ 0xf1,  2, 10, 3 },	\</u></td></tr>
<tr><th id="1422">1422</th><td><u>	{ 0xf1,  7, 10, 3 },	\</u></td></tr>
<tr><th id="1423">1423</th><td><u>	{ 0xf2,  2, 10, 3 },	\</u></td></tr>
<tr><th id="1424">1424</th><td><u>	{ 0xf2,  7, 10, 3 },	\</u></td></tr>
<tr><th id="1425">1425</th><td><u>	{ 0xf3,  2, 10, 3 },	\</u></td></tr>
<tr><th id="1426">1426</th><td><u>	{ 0xf3,  7, 10, 3 },	\</u></td></tr>
<tr><th id="1427">1427</th><td><u>	{ 0xf4,  2, 10, 3 },	\</u></td></tr>
<tr><th id="1428">1428</th><td><u>	{ 0xf4,  7, 10, 3 },	\</u></td></tr>
<tr><th id="1429">1429</th><td><u>	{ 0xf5,  2, 10, 3 },	\</u></td></tr>
<tr><th id="1430">1430</th><td><u>	{ 0xf5,  7, 10, 3 },	\</u></td></tr>
<tr><th id="1431">1431</th><td><u>	{ 0xf6,  2, 10, 3 },	\</u></td></tr>
<tr><th id="1432">1432</th><td><u>	{ 0xf6,  7, 10, 3 },	\</u></td></tr>
<tr><th id="1433">1433</th><td><u>	{ 0xf7,  2, 10, 3 },	\</u></td></tr>
<tr><th id="1434">1434</th><td><u>	{ 0xf8,  4, 10, 3 },	\</u></td></tr>
<tr><th id="1435">1435</th><td><u>	{ 0x56,  4, 12, 1 },	\</u></td></tr>
<tr><th id="1436">1436</th><td><u>	{ 0x56,  6, 12, 1 },	\</u></td></tr>
<tr><th id="1437">1437</th><td><u>	{ 0x56,  8, 12, 1 },	\</u></td></tr>
<tr><th id="1438">1438</th><td><u>	{ 0x57,  0, 12, 1 },	\</u></td></tr>
<tr><th id="1439">1439</th><td><u>	{ 0x57,  2, 12, 1 },	\</u></td></tr>
<tr><th id="1440">1440</th><td><u>	{ 0x57,  4, 12, 1 },	\</u></td></tr>
<tr><th id="1441">1441</th><td><u>	{ 0x57,  8, 12, 1 },	\</u></td></tr>
<tr><th id="1442">1442</th><td><u>	{ 0x57, 10, 12, 1 },	\</u></td></tr>
<tr><th id="1443">1443</th><td><u>	{ 0x58,  0, 12, 1 },	\</u></td></tr>
<tr><th id="1444">1444</th><td><u>	{ 0x58,  4, 12, 1 },	\</u></td></tr>
<tr><th id="1445">1445</th><td><u>	{ 0x58,  6, 12, 1 },	\</u></td></tr>
<tr><th id="1446">1446</th><td><u>	{ 0x58,  8, 12, 1 },	\</u></td></tr>
<tr><th id="1447">1447</th><td><u>	{ 0x5b,  8, 12, 1 },	\</u></td></tr>
<tr><th id="1448">1448</th><td><u>	{ 0x5b, 10, 12, 1 },	\</u></td></tr>
<tr><th id="1449">1449</th><td><u>	{ 0x5c,  0, 12, 1 },	\</u></td></tr>
<tr><th id="1450">1450</th><td><u>	{ 0x5c,  4, 12, 1 },	\</u></td></tr>
<tr><th id="1451">1451</th><td><u>	{ 0x5c,  6, 12, 1 },	\</u></td></tr>
<tr><th id="1452">1452</th><td><u>	{ 0x5c,  8, 12, 1 },	\</u></td></tr>
<tr><th id="1453">1453</th><td><u>	{ 0x5d,  0, 12, 1 },	\</u></td></tr>
<tr><th id="1454">1454</th><td><u>	{ 0x5d,  2, 12, 1 },	\</u></td></tr>
<tr><th id="1455">1455</th><td><u>	{ 0x5d,  4, 12, 1 },	\</u></td></tr>
<tr><th id="1456">1456</th><td><u>	{ 0x5d,  8, 12, 1 },	\</u></td></tr>
<tr><th id="1457">1457</th><td><u>	{ 0x5d, 10, 12, 1 },	\</u></td></tr>
<tr><th id="1458">1458</th><td><u>	{ 0x5e,  0, 12, 1 },	\</u></td></tr>
<tr><th id="1459">1459</th><td><u>	{ 0x5e,  4, 12, 1 },	\</u></td></tr>
<tr><th id="1460">1460</th><td><u>	{ 0x5e,  6, 12, 1 },	\</u></td></tr>
<tr><th id="1461">1461</th><td><u>	{ 0x5e,  8, 12, 1 },	\</u></td></tr>
<tr><th id="1462">1462</th><td><u>	{ 0x5f,  0, 12, 1 },	\</u></td></tr>
<tr><th id="1463">1463</th><td><u>	{ 0x5f,  9, 12, 1 },	\</u></td></tr>
<tr><th id="1464">1464</th><td><u>	{ 0x5f, 11, 12, 1 },	\</u></td></tr>
<tr><th id="1465">1465</th><td><u>	{ 0x60,  1, 12, 1 },	\</u></td></tr>
<tr><th id="1466">1466</th><td><u>	{ 0x60,  5, 12, 1 },	\</u></td></tr>
<tr><th id="1467">1467</th><td><u>	{ 0x60,  7, 12, 1 },	\</u></td></tr>
<tr><th id="1468">1468</th><td><u>	{ 0x60,  9, 12, 1 },	\</u></td></tr>
<tr><th id="1469">1469</th><td><u>	{ 0x61,  1, 12, 1 },	\</u></td></tr>
<tr><th id="1470">1470</th><td><u>	{ 0x52,  0, 12, 1 },	\</u></td></tr>
<tr><th id="1471">1471</th><td><u>	{ 0x52,  4, 12, 1 },	\</u></td></tr>
<tr><th id="1472">1472</th><td><u>	{ 0x52,  8, 12, 1 },	\</u></td></tr>
<tr><th id="1473">1473</th><td><u>	{ 0x53,  0, 12, 1 }</u></td></tr>
<tr><th id="1474">1474</th><td></td></tr>
<tr><th id="1475">1475</th><td><u>#define <dfn class="macro" id="_M/RT3070_DEF_RF" data-ref="_M/RT3070_DEF_RF">RT3070_DEF_RF</dfn>	\</u></td></tr>
<tr><th id="1476">1476</th><td><u>	{  4, 0x40 },	\</u></td></tr>
<tr><th id="1477">1477</th><td><u>	{  5, 0x03 },	\</u></td></tr>
<tr><th id="1478">1478</th><td><u>	{  6, 0x02 },	\</u></td></tr>
<tr><th id="1479">1479</th><td><u>	{  7, 0x60 },	\</u></td></tr>
<tr><th id="1480">1480</th><td><u>	{  9, 0x0f },	\</u></td></tr>
<tr><th id="1481">1481</th><td><u>	{ 10, 0x41 },	\</u></td></tr>
<tr><th id="1482">1482</th><td><u>	{ 11, 0x21 },	\</u></td></tr>
<tr><th id="1483">1483</th><td><u>	{ 12, 0x7b },	\</u></td></tr>
<tr><th id="1484">1484</th><td><u>	{ 14, 0x90 },	\</u></td></tr>
<tr><th id="1485">1485</th><td><u>	{ 15, 0x58 },	\</u></td></tr>
<tr><th id="1486">1486</th><td><u>	{ 16, 0xb3 },	\</u></td></tr>
<tr><th id="1487">1487</th><td><u>	{ 17, 0x92 },	\</u></td></tr>
<tr><th id="1488">1488</th><td><u>	{ 18, 0x2c },	\</u></td></tr>
<tr><th id="1489">1489</th><td><u>	{ 19, 0x02 },	\</u></td></tr>
<tr><th id="1490">1490</th><td><u>	{ 20, 0xba },	\</u></td></tr>
<tr><th id="1491">1491</th><td><u>	{ 21, 0xdb },	\</u></td></tr>
<tr><th id="1492">1492</th><td><u>	{ 24, 0x16 },	\</u></td></tr>
<tr><th id="1493">1493</th><td><u>	{ 25, 0x01 },	\</u></td></tr>
<tr><th id="1494">1494</th><td><u>	{ 29, 0x1f }</u></td></tr>
<tr><th id="1495">1495</th><td></td></tr>
<tr><th id="1496">1496</th><td><u>#define <dfn class="macro" id="_M/RT3572_DEF_RF" data-ref="_M/RT3572_DEF_RF">RT3572_DEF_RF</dfn>	\</u></td></tr>
<tr><th id="1497">1497</th><td><u>	{  0, 0x70 },	\</u></td></tr>
<tr><th id="1498">1498</th><td><u>	{  1, 0x81 },	\</u></td></tr>
<tr><th id="1499">1499</th><td><u>	{  2, 0xf1 },	\</u></td></tr>
<tr><th id="1500">1500</th><td><u>	{  3, 0x02 },	\</u></td></tr>
<tr><th id="1501">1501</th><td><u>	{  4, 0x4c },	\</u></td></tr>
<tr><th id="1502">1502</th><td><u>	{  5, 0x05 },	\</u></td></tr>
<tr><th id="1503">1503</th><td><u>	{  6, 0x4a },	\</u></td></tr>
<tr><th id="1504">1504</th><td><u>	{  7, 0xd8 },	\</u></td></tr>
<tr><th id="1505">1505</th><td><u>	{  9, 0xc3 },	\</u></td></tr>
<tr><th id="1506">1506</th><td><u>	{ 10, 0xf1 },	\</u></td></tr>
<tr><th id="1507">1507</th><td><u>	{ 11, 0xb9 },	\</u></td></tr>
<tr><th id="1508">1508</th><td><u>	{ 12, 0x70 },	\</u></td></tr>
<tr><th id="1509">1509</th><td><u>	{ 13, 0x65 },	\</u></td></tr>
<tr><th id="1510">1510</th><td><u>	{ 14, 0xa0 },	\</u></td></tr>
<tr><th id="1511">1511</th><td><u>	{ 15, 0x53 },	\</u></td></tr>
<tr><th id="1512">1512</th><td><u>	{ 16, 0x4c },	\</u></td></tr>
<tr><th id="1513">1513</th><td><u>	{ 17, 0x23 },	\</u></td></tr>
<tr><th id="1514">1514</th><td><u>	{ 18, 0xac },	\</u></td></tr>
<tr><th id="1515">1515</th><td><u>	{ 19, 0x93 },	\</u></td></tr>
<tr><th id="1516">1516</th><td><u>	{ 20, 0xb3 },	\</u></td></tr>
<tr><th id="1517">1517</th><td><u>	{ 21, 0xd0 },	\</u></td></tr>
<tr><th id="1518">1518</th><td><u>	{ 22, 0x00 },  	\</u></td></tr>
<tr><th id="1519">1519</th><td><u>	{ 23, 0x3c },	\</u></td></tr>
<tr><th id="1520">1520</th><td><u>	{ 24, 0x16 },	\</u></td></tr>
<tr><th id="1521">1521</th><td><u>	{ 25, 0x15 },	\</u></td></tr>
<tr><th id="1522">1522</th><td><u>	{ 26, 0x85 },	\</u></td></tr>
<tr><th id="1523">1523</th><td><u>	{ 27, 0x00 },	\</u></td></tr>
<tr><th id="1524">1524</th><td><u>	{ 28, 0x00 },	\</u></td></tr>
<tr><th id="1525">1525</th><td><u>	{ 29, 0x9b },	\</u></td></tr>
<tr><th id="1526">1526</th><td><u>	{ 30, 0x09 },	\</u></td></tr>
<tr><th id="1527">1527</th><td><u>	{ 31, 0x10 }</u></td></tr>
<tr><th id="1528">1528</th><td></td></tr>
<tr><th id="1529">1529</th><td><u>#define <dfn class="macro" id="_M/RT3593_DEF_RF" data-ref="_M/RT3593_DEF_RF">RT3593_DEF_RF</dfn>	\</u></td></tr>
<tr><th id="1530">1530</th><td><u>	{  1, 0x03 },	\</u></td></tr>
<tr><th id="1531">1531</th><td><u>	{  3, 0x80 },	\</u></td></tr>
<tr><th id="1532">1532</th><td><u>	{  5, 0x00 },	\</u></td></tr>
<tr><th id="1533">1533</th><td><u>	{  6, 0x40 },	\</u></td></tr>
<tr><th id="1534">1534</th><td><u>	{  8, 0xf1 },	\</u></td></tr>
<tr><th id="1535">1535</th><td><u>	{  9, 0x02 },	\</u></td></tr>
<tr><th id="1536">1536</th><td><u>	{ 10, 0xd3 },	\</u></td></tr>
<tr><th id="1537">1537</th><td><u>	{ 11, 0x40 },	\</u></td></tr>
<tr><th id="1538">1538</th><td><u>	{ 12, 0x4e },	\</u></td></tr>
<tr><th id="1539">1539</th><td><u>	{ 13, 0x12 },	\</u></td></tr>
<tr><th id="1540">1540</th><td><u>	{ 18, 0x40 },	\</u></td></tr>
<tr><th id="1541">1541</th><td><u>	{ 22, 0x20 },	\</u></td></tr>
<tr><th id="1542">1542</th><td><u>	{ 30, 0x10 },	\</u></td></tr>
<tr><th id="1543">1543</th><td><u>	{ 31, 0x80 },	\</u></td></tr>
<tr><th id="1544">1544</th><td><u>	{ 32, 0x78 },	\</u></td></tr>
<tr><th id="1545">1545</th><td><u>	{ 33, 0x3b },	\</u></td></tr>
<tr><th id="1546">1546</th><td><u>	{ 34, 0x3c },	\</u></td></tr>
<tr><th id="1547">1547</th><td><u>	{ 35, 0xe0 },	\</u></td></tr>
<tr><th id="1548">1548</th><td><u>	{ 38, 0x86 },	\</u></td></tr>
<tr><th id="1549">1549</th><td><u>	{ 39, 0x23 },	\</u></td></tr>
<tr><th id="1550">1550</th><td><u>	{ 44, 0xd3 },	\</u></td></tr>
<tr><th id="1551">1551</th><td><u>	{ 45, 0xbb },	\</u></td></tr>
<tr><th id="1552">1552</th><td><u>	{ 46, 0x60 },	\</u></td></tr>
<tr><th id="1553">1553</th><td><u>	{ 49, 0x81 },	\</u></td></tr>
<tr><th id="1554">1554</th><td><u>	{ 50, 0x86 },	\</u></td></tr>
<tr><th id="1555">1555</th><td><u>	{ 51, 0x75 },	\</u></td></tr>
<tr><th id="1556">1556</th><td><u>	{ 52, 0x45 },	\</u></td></tr>
<tr><th id="1557">1557</th><td><u>	{ 53, 0x18 },	\</u></td></tr>
<tr><th id="1558">1558</th><td><u>	{ 54, 0x18 },	\</u></td></tr>
<tr><th id="1559">1559</th><td><u>	{ 55, 0x18 },	\</u></td></tr>
<tr><th id="1560">1560</th><td><u>	{ 56, 0xdb },	\</u></td></tr>
<tr><th id="1561">1561</th><td><u>	{ 57, 0x6e }</u></td></tr>
<tr><th id="1562">1562</th><td></td></tr>
<tr><th id="1563">1563</th><td><u>#define <dfn class="macro" id="_M/RT5390_DEF_RF" data-ref="_M/RT5390_DEF_RF">RT5390_DEF_RF</dfn>	\</u></td></tr>
<tr><th id="1564">1564</th><td><u>	{  1, 0x0f },	\</u></td></tr>
<tr><th id="1565">1565</th><td><u>	{  2, 0x80 },	\</u></td></tr>
<tr><th id="1566">1566</th><td><u>	{  3, 0x88 },	\</u></td></tr>
<tr><th id="1567">1567</th><td><u>	{  5, 0x10 },	\</u></td></tr>
<tr><th id="1568">1568</th><td><u>	{  6, 0xa0 },	\</u></td></tr>
<tr><th id="1569">1569</th><td><u>	{  7, 0x00 },	\</u></td></tr>
<tr><th id="1570">1570</th><td><u>	{ 10, 0x53 },	\</u></td></tr>
<tr><th id="1571">1571</th><td><u>	{ 11, 0x4a },	\</u></td></tr>
<tr><th id="1572">1572</th><td><u>	{ 12, 0x46 },	\</u></td></tr>
<tr><th id="1573">1573</th><td><u>	{ 13, 0x9f },	\</u></td></tr>
<tr><th id="1574">1574</th><td><u>	{ 14, 0x00 },	\</u></td></tr>
<tr><th id="1575">1575</th><td><u>	{ 15, 0x00 },	\</u></td></tr>
<tr><th id="1576">1576</th><td><u>	{ 16, 0x00 },	\</u></td></tr>
<tr><th id="1577">1577</th><td><u>	{ 18, 0x03 },	\</u></td></tr>
<tr><th id="1578">1578</th><td><u>	{ 19, 0x00 },	\</u></td></tr>
<tr><th id="1579">1579</th><td><u>	{ 20, 0x00 },	\</u></td></tr>
<tr><th id="1580">1580</th><td><u>	{ 21, 0x00 },	\</u></td></tr>
<tr><th id="1581">1581</th><td><u>	{ 22, 0x20 },	\</u></td></tr>
<tr><th id="1582">1582</th><td><u>	{ 23, 0x00 },	\</u></td></tr>
<tr><th id="1583">1583</th><td><u>	{ 24, 0x00 },	\</u></td></tr>
<tr><th id="1584">1584</th><td><u>	{ 25, 0xc0 },	\</u></td></tr>
<tr><th id="1585">1585</th><td><u>	{ 26, 0x00 },	\</u></td></tr>
<tr><th id="1586">1586</th><td><u>	{ 27, 0x09 },	\</u></td></tr>
<tr><th id="1587">1587</th><td><u>	{ 28, 0x00 },	\</u></td></tr>
<tr><th id="1588">1588</th><td><u>	{ 29, 0x10 },	\</u></td></tr>
<tr><th id="1589">1589</th><td><u>	{ 30, 0x10 },	\</u></td></tr>
<tr><th id="1590">1590</th><td><u>	{ 31, 0x80 },	\</u></td></tr>
<tr><th id="1591">1591</th><td><u>	{ 32, 0x80 },	\</u></td></tr>
<tr><th id="1592">1592</th><td><u>	{ 33, 0x00 },	\</u></td></tr>
<tr><th id="1593">1593</th><td><u>	{ 34, 0x07 },	\</u></td></tr>
<tr><th id="1594">1594</th><td><u>	{ 35, 0x12 },	\</u></td></tr>
<tr><th id="1595">1595</th><td><u>	{ 36, 0x00 },	\</u></td></tr>
<tr><th id="1596">1596</th><td><u>	{ 37, 0x08 },	\</u></td></tr>
<tr><th id="1597">1597</th><td><u>	{ 38, 0x85 },	\</u></td></tr>
<tr><th id="1598">1598</th><td><u>	{ 39, 0x1b },	\</u></td></tr>
<tr><th id="1599">1599</th><td><u>	{ 40, 0x0b },	\</u></td></tr>
<tr><th id="1600">1600</th><td><u>	{ 41, 0xbb },	\</u></td></tr>
<tr><th id="1601">1601</th><td><u>	{ 42, 0xd2 },	\</u></td></tr>
<tr><th id="1602">1602</th><td><u>	{ 43, 0x9a },	\</u></td></tr>
<tr><th id="1603">1603</th><td><u>	{ 44, 0x0e },	\</u></td></tr>
<tr><th id="1604">1604</th><td><u>	{ 45, 0xa2 },	\</u></td></tr>
<tr><th id="1605">1605</th><td><u>	{ 46, 0x7b },	\</u></td></tr>
<tr><th id="1606">1606</th><td><u>	{ 47, 0x00 },	\</u></td></tr>
<tr><th id="1607">1607</th><td><u>	{ 48, 0x10 },	\</u></td></tr>
<tr><th id="1608">1608</th><td><u>	{ 49, 0x94 },	\</u></td></tr>
<tr><th id="1609">1609</th><td><u>	{ 52, 0x38 },	\</u></td></tr>
<tr><th id="1610">1610</th><td><u>	{ 53, 0x84 },	\</u></td></tr>
<tr><th id="1611">1611</th><td><u>	{ 54, 0x78 },	\</u></td></tr>
<tr><th id="1612">1612</th><td><u>	{ 55, 0x44 },	\</u></td></tr>
<tr><th id="1613">1613</th><td><u>	{ 56, 0x22 },	\</u></td></tr>
<tr><th id="1614">1614</th><td><u>	{ 57, 0x80 },	\</u></td></tr>
<tr><th id="1615">1615</th><td><u>	{ 58, 0x7f },	\</u></td></tr>
<tr><th id="1616">1616</th><td><u>	{ 59, 0x8f },	\</u></td></tr>
<tr><th id="1617">1617</th><td><u>	{ 60, 0x45 },	\</u></td></tr>
<tr><th id="1618">1618</th><td><u>	{ 61, 0xdd },	\</u></td></tr>
<tr><th id="1619">1619</th><td><u>	{ 62, 0x00 },	\</u></td></tr>
<tr><th id="1620">1620</th><td><u>	{ 63, 0x00 }</u></td></tr>
<tr><th id="1621">1621</th><td></td></tr>
<tr><th id="1622">1622</th><td><u>#define <dfn class="macro" id="_M/RT5392_DEF_RF" data-ref="_M/RT5392_DEF_RF">RT5392_DEF_RF</dfn>	\</u></td></tr>
<tr><th id="1623">1623</th><td><u>	{  1, 0x17 },	\</u></td></tr>
<tr><th id="1624">1624</th><td><u>	{  3, 0x88 },	\</u></td></tr>
<tr><th id="1625">1625</th><td><u>	{  5, 0x10 },	\</u></td></tr>
<tr><th id="1626">1626</th><td><u>	{  6, 0xe0 },	\</u></td></tr>
<tr><th id="1627">1627</th><td><u>	{  7, 0x00 },	\</u></td></tr>
<tr><th id="1628">1628</th><td><u>	{ 10, 0x53 },	\</u></td></tr>
<tr><th id="1629">1629</th><td><u>	{ 11, 0x4a },	\</u></td></tr>
<tr><th id="1630">1630</th><td><u>	{ 12, 0x46 },	\</u></td></tr>
<tr><th id="1631">1631</th><td><u>	{ 13, 0x9f },	\</u></td></tr>
<tr><th id="1632">1632</th><td><u>	{ 14, 0x00 },	\</u></td></tr>
<tr><th id="1633">1633</th><td><u>	{ 15, 0x00 },	\</u></td></tr>
<tr><th id="1634">1634</th><td><u>	{ 16, 0x00 },	\</u></td></tr>
<tr><th id="1635">1635</th><td><u>	{ 18, 0x03 },	\</u></td></tr>
<tr><th id="1636">1636</th><td><u>	{ 19, 0x4d },	\</u></td></tr>
<tr><th id="1637">1637</th><td><u>	{ 20, 0x00 },	\</u></td></tr>
<tr><th id="1638">1638</th><td><u>	{ 21, 0x8d },	\</u></td></tr>
<tr><th id="1639">1639</th><td><u>	{ 22, 0x20 },	\</u></td></tr>
<tr><th id="1640">1640</th><td><u>	{ 23, 0x0b },	\</u></td></tr>
<tr><th id="1641">1641</th><td><u>	{ 24, 0x44 },	\</u></td></tr>
<tr><th id="1642">1642</th><td><u>	{ 25, 0x80 },	\</u></td></tr>
<tr><th id="1643">1643</th><td><u>	{ 26, 0x82 },	\</u></td></tr>
<tr><th id="1644">1644</th><td><u>	{ 27, 0x09 },	\</u></td></tr>
<tr><th id="1645">1645</th><td><u>	{ 28, 0x00 },	\</u></td></tr>
<tr><th id="1646">1646</th><td><u>	{ 29, 0x10 },	\</u></td></tr>
<tr><th id="1647">1647</th><td><u>	{ 30, 0x10 },	\</u></td></tr>
<tr><th id="1648">1648</th><td><u>	{ 31, 0x80 },	\</u></td></tr>
<tr><th id="1649">1649</th><td><u>	{ 32, 0x20 },	\</u></td></tr>
<tr><th id="1650">1650</th><td><u>	{ 33, 0xc0 },	\</u></td></tr>
<tr><th id="1651">1651</th><td><u>	{ 34, 0x07 },	\</u></td></tr>
<tr><th id="1652">1652</th><td><u>	{ 35, 0x12 },	\</u></td></tr>
<tr><th id="1653">1653</th><td><u>	{ 36, 0x00 },	\</u></td></tr>
<tr><th id="1654">1654</th><td><u>	{ 37, 0x08 },	\</u></td></tr>
<tr><th id="1655">1655</th><td><u>	{ 38, 0x89 },	\</u></td></tr>
<tr><th id="1656">1656</th><td><u>	{ 39, 0x1b },	\</u></td></tr>
<tr><th id="1657">1657</th><td><u>	{ 40, 0x0f },	\</u></td></tr>
<tr><th id="1658">1658</th><td><u>	{ 41, 0xbb },	\</u></td></tr>
<tr><th id="1659">1659</th><td><u>	{ 42, 0xd5 },	\</u></td></tr>
<tr><th id="1660">1660</th><td><u>	{ 43, 0x9b },	\</u></td></tr>
<tr><th id="1661">1661</th><td><u>	{ 44, 0x0e },	\</u></td></tr>
<tr><th id="1662">1662</th><td><u>	{ 45, 0xa2 },	\</u></td></tr>
<tr><th id="1663">1663</th><td><u>	{ 46, 0x73 },	\</u></td></tr>
<tr><th id="1664">1664</th><td><u>	{ 47, 0x0c },	\</u></td></tr>
<tr><th id="1665">1665</th><td><u>	{ 48, 0x10 },	\</u></td></tr>
<tr><th id="1666">1666</th><td><u>	{ 49, 0x94 },	\</u></td></tr>
<tr><th id="1667">1667</th><td><u>	{ 50, 0x94 },	\</u></td></tr>
<tr><th id="1668">1668</th><td><u>	{ 51, 0x3a },	\</u></td></tr>
<tr><th id="1669">1669</th><td><u>	{ 52, 0x48 },	\</u></td></tr>
<tr><th id="1670">1670</th><td><u>	{ 53, 0x44 },	\</u></td></tr>
<tr><th id="1671">1671</th><td><u>	{ 54, 0x38 },	\</u></td></tr>
<tr><th id="1672">1672</th><td><u>	{ 55, 0x43 },	\</u></td></tr>
<tr><th id="1673">1673</th><td><u>	{ 56, 0xa1 },	\</u></td></tr>
<tr><th id="1674">1674</th><td><u>	{ 57, 0x00 },	\</u></td></tr>
<tr><th id="1675">1675</th><td><u>	{ 58, 0x39 },	\</u></td></tr>
<tr><th id="1676">1676</th><td><u>	{ 59, 0x07 },	\</u></td></tr>
<tr><th id="1677">1677</th><td><u>	{ 60, 0x45 },	\</u></td></tr>
<tr><th id="1678">1678</th><td><u>	{ 61, 0x91 },	\</u></td></tr>
<tr><th id="1679">1679</th><td><u>	{ 62, 0x39 },	\</u></td></tr>
<tr><th id="1680">1680</th><td><u>	{ 63, 0x07 }</u></td></tr>
<tr><th id="1681">1681</th><td></td></tr>
<tr><th id="1682">1682</th><td><u>#define <dfn class="macro" id="_M/RT5592_DEF_RF" data-ref="_M/RT5592_DEF_RF">RT5592_DEF_RF</dfn>	\</u></td></tr>
<tr><th id="1683">1683</th><td><u>	{  1, 0x3f },	\</u></td></tr>
<tr><th id="1684">1684</th><td><u>	{  3, 0x08 },	\</u></td></tr>
<tr><th id="1685">1685</th><td><u>	{  5, 0x10 },	\</u></td></tr>
<tr><th id="1686">1686</th><td><u>	{  6, 0xe4 },	\</u></td></tr>
<tr><th id="1687">1687</th><td><u>	{  7, 0x00 },	\</u></td></tr>
<tr><th id="1688">1688</th><td><u>	{ 14, 0x00 },	\</u></td></tr>
<tr><th id="1689">1689</th><td><u>	{ 15, 0x00 },	\</u></td></tr>
<tr><th id="1690">1690</th><td><u>	{ 16, 0x00 },	\</u></td></tr>
<tr><th id="1691">1691</th><td><u>	{ 18, 0x03 },	\</u></td></tr>
<tr><th id="1692">1692</th><td><u>	{ 19, 0x4d },	\</u></td></tr>
<tr><th id="1693">1693</th><td><u>	{ 20, 0x10 },	\</u></td></tr>
<tr><th id="1694">1694</th><td><u>	{ 21, 0x8d },	\</u></td></tr>
<tr><th id="1695">1695</th><td><u>	{ 26, 0x82 },	\</u></td></tr>
<tr><th id="1696">1696</th><td><u>	{ 28, 0x00 },	\</u></td></tr>
<tr><th id="1697">1697</th><td><u>	{ 29, 0x10 },	\</u></td></tr>
<tr><th id="1698">1698</th><td><u>	{ 33, 0xc0 },	\</u></td></tr>
<tr><th id="1699">1699</th><td><u>	{ 34, 0x07 },	\</u></td></tr>
<tr><th id="1700">1700</th><td><u>	{ 35, 0x12 },	\</u></td></tr>
<tr><th id="1701">1701</th><td><u>	{ 47, 0x0c },	\</u></td></tr>
<tr><th id="1702">1702</th><td><u>	{ 53, 0x22 },	\</u></td></tr>
<tr><th id="1703">1703</th><td><u>	{ 63, 0x07 }</u></td></tr>
<tr><th id="1704">1704</th><td></td></tr>
<tr><th id="1705">1705</th><td><u>#define <dfn class="macro" id="_M/RT5592_2GHZ_DEF_RF" data-ref="_M/RT5592_2GHZ_DEF_RF">RT5592_2GHZ_DEF_RF</dfn>	\</u></td></tr>
<tr><th id="1706">1706</th><td><u>	{ 10, 0x90 },		\</u></td></tr>
<tr><th id="1707">1707</th><td><u>	{ 11, 0x4a },		\</u></td></tr>
<tr><th id="1708">1708</th><td><u>	{ 12, 0x52 },		\</u></td></tr>
<tr><th id="1709">1709</th><td><u>	{ 13, 0x42 },		\</u></td></tr>
<tr><th id="1710">1710</th><td><u>	{ 22, 0x40 },		\</u></td></tr>
<tr><th id="1711">1711</th><td><u>	{ 24, 0x4a },		\</u></td></tr>
<tr><th id="1712">1712</th><td><u>	{ 25, 0x80 },		\</u></td></tr>
<tr><th id="1713">1713</th><td><u>	{ 27, 0x42 },		\</u></td></tr>
<tr><th id="1714">1714</th><td><u>	{ 36, 0x80 },		\</u></td></tr>
<tr><th id="1715">1715</th><td><u>	{ 37, 0x08 },		\</u></td></tr>
<tr><th id="1716">1716</th><td><u>	{ 38, 0x89 },		\</u></td></tr>
<tr><th id="1717">1717</th><td><u>	{ 39, 0x1b },		\</u></td></tr>
<tr><th id="1718">1718</th><td><u>	{ 40, 0x0d },		\</u></td></tr>
<tr><th id="1719">1719</th><td><u>	{ 41, 0x9b },		\</u></td></tr>
<tr><th id="1720">1720</th><td><u>	{ 42, 0xd5 },		\</u></td></tr>
<tr><th id="1721">1721</th><td><u>	{ 43, 0x72 },		\</u></td></tr>
<tr><th id="1722">1722</th><td><u>	{ 44, 0x0e },		\</u></td></tr>
<tr><th id="1723">1723</th><td><u>	{ 45, 0xa2 },		\</u></td></tr>
<tr><th id="1724">1724</th><td><u>	{ 46, 0x6b },		\</u></td></tr>
<tr><th id="1725">1725</th><td><u>	{ 48, 0x10 },		\</u></td></tr>
<tr><th id="1726">1726</th><td><u>	{ 51, 0x3e },		\</u></td></tr>
<tr><th id="1727">1727</th><td><u>	{ 52, 0x48 },		\</u></td></tr>
<tr><th id="1728">1728</th><td><u>	{ 54, 0x38 },		\</u></td></tr>
<tr><th id="1729">1729</th><td><u>	{ 56, 0xa1 },		\</u></td></tr>
<tr><th id="1730">1730</th><td><u>	{ 57, 0x00 },		\</u></td></tr>
<tr><th id="1731">1731</th><td><u>	{ 58, 0x39 },		\</u></td></tr>
<tr><th id="1732">1732</th><td><u>	{ 60, 0x45 },		\</u></td></tr>
<tr><th id="1733">1733</th><td><u>	{ 61, 0x91 },		\</u></td></tr>
<tr><th id="1734">1734</th><td><u>	{ 62, 0x39 }</u></td></tr>
<tr><th id="1735">1735</th><td></td></tr>
<tr><th id="1736">1736</th><td><u>#define <dfn class="macro" id="_M/RT5592_5GHZ_DEF_RF" data-ref="_M/RT5592_5GHZ_DEF_RF">RT5592_5GHZ_DEF_RF</dfn>	\</u></td></tr>
<tr><th id="1737">1737</th><td><u>	{ 10, 0x97 },		\</u></td></tr>
<tr><th id="1738">1738</th><td><u>	{ 11, 0x40 },		\</u></td></tr>
<tr><th id="1739">1739</th><td><u>	{ 25, 0xbf },		\</u></td></tr>
<tr><th id="1740">1740</th><td><u>	{ 27, 0x42 },		\</u></td></tr>
<tr><th id="1741">1741</th><td><u>	{ 36, 0x00 },		\</u></td></tr>
<tr><th id="1742">1742</th><td><u>	{ 37, 0x04 },		\</u></td></tr>
<tr><th id="1743">1743</th><td><u>	{ 38, 0x85 },		\</u></td></tr>
<tr><th id="1744">1744</th><td><u>	{ 40, 0x42 },		\</u></td></tr>
<tr><th id="1745">1745</th><td><u>	{ 41, 0xbb },		\</u></td></tr>
<tr><th id="1746">1746</th><td><u>	{ 42, 0xd7 },		\</u></td></tr>
<tr><th id="1747">1747</th><td><u>	{ 45, 0x41 },		\</u></td></tr>
<tr><th id="1748">1748</th><td><u>	{ 48, 0x00 },		\</u></td></tr>
<tr><th id="1749">1749</th><td><u>	{ 57, 0x77 },		\</u></td></tr>
<tr><th id="1750">1750</th><td><u>	{ 60, 0x05 },		\</u></td></tr>
<tr><th id="1751">1751</th><td><u>	{ 61, 0x01 }</u></td></tr>
<tr><th id="1752">1752</th><td></td></tr>
<tr><th id="1753">1753</th><td><u>#define <dfn class="macro" id="_M/RT5592_CHAN_5GHZ" data-ref="_M/RT5592_CHAN_5GHZ">RT5592_CHAN_5GHZ</dfn>	\</u></td></tr>
<tr><th id="1754">1754</th><td><u>	{  36,  64, 12, 0x2e },	\</u></td></tr>
<tr><th id="1755">1755</th><td><u>	{ 100, 165, 12, 0x0e },	\</u></td></tr>
<tr><th id="1756">1756</th><td><u>	{  36,  64, 13, 0x22 },	\</u></td></tr>
<tr><th id="1757">1757</th><td><u>	{ 100, 165, 13, 0x42 },	\</u></td></tr>
<tr><th id="1758">1758</th><td><u>	{  36,  64, 22, 0x60 },	\</u></td></tr>
<tr><th id="1759">1759</th><td><u>	{ 100, 165, 22, 0x40 },	\</u></td></tr>
<tr><th id="1760">1760</th><td><u>	{  36,  64, 23, 0x7f },	\</u></td></tr>
<tr><th id="1761">1761</th><td><u>	{ 100, 153, 23, 0x3c },	\</u></td></tr>
<tr><th id="1762">1762</th><td><u>	{ 155, 165, 23, 0x38 },	\</u></td></tr>
<tr><th id="1763">1763</th><td><u>	{  36,  50, 24, 0x09 },	\</u></td></tr>
<tr><th id="1764">1764</th><td><u>	{  52,  64, 24, 0x07 },	\</u></td></tr>
<tr><th id="1765">1765</th><td><u>	{ 100, 153, 24, 0x06 },	\</u></td></tr>
<tr><th id="1766">1766</th><td><u>	{ 155, 165, 24, 0x05 },	\</u></td></tr>
<tr><th id="1767">1767</th><td><u>	{  36,  64, 39, 0x1c },	\</u></td></tr>
<tr><th id="1768">1768</th><td><u>	{ 100, 138, 39, 0x1a },	\</u></td></tr>
<tr><th id="1769">1769</th><td><u>	{ 140, 165, 39, 0x18 },	\</u></td></tr>
<tr><th id="1770">1770</th><td><u>	{  36,  64, 43, 0x5b },	\</u></td></tr>
<tr><th id="1771">1771</th><td><u>	{ 100, 138, 43, 0x3b },	\</u></td></tr>
<tr><th id="1772">1772</th><td><u>	{ 140, 165, 43, 0x1b },	\</u></td></tr>
<tr><th id="1773">1773</th><td><u>	{  36,  64, 44, 0x40 },	\</u></td></tr>
<tr><th id="1774">1774</th><td><u>	{ 100, 138, 44, 0x20 },	\</u></td></tr>
<tr><th id="1775">1775</th><td><u>	{ 140, 165, 44, 0x10 },	\</u></td></tr>
<tr><th id="1776">1776</th><td><u>	{  36,  64, 46, 0x00 },	\</u></td></tr>
<tr><th id="1777">1777</th><td><u>	{ 100, 138, 46, 0x18 },	\</u></td></tr>
<tr><th id="1778">1778</th><td><u>	{ 140, 165, 46, 0x08 },	\</u></td></tr>
<tr><th id="1779">1779</th><td><u>	{  36,  64, 51, 0xfe },	\</u></td></tr>
<tr><th id="1780">1780</th><td><u>	{ 100, 124, 51, 0xfc },	\</u></td></tr>
<tr><th id="1781">1781</th><td><u>	{ 126, 165, 51, 0xec },	\</u></td></tr>
<tr><th id="1782">1782</th><td><u>	{  36,  64, 52, 0x0c },	\</u></td></tr>
<tr><th id="1783">1783</th><td><u>	{ 100, 138, 52, 0x06 },	\</u></td></tr>
<tr><th id="1784">1784</th><td><u>	{ 140, 165, 52, 0x06 },	\</u></td></tr>
<tr><th id="1785">1785</th><td><u>	{  36,  64, 54, 0xf8 },	\</u></td></tr>
<tr><th id="1786">1786</th><td><u>	{ 100, 165, 54, 0xeb },	\</u></td></tr>
<tr><th id="1787">1787</th><td><u>	{ 36,   50, 55, 0x06 },	\</u></td></tr>
<tr><th id="1788">1788</th><td><u>	{ 52,   64, 55, 0x04 },	\</u></td></tr>
<tr><th id="1789">1789</th><td><u>	{ 100, 138, 55, 0x01 },	\</u></td></tr>
<tr><th id="1790">1790</th><td><u>	{ 140, 165, 55, 0x00 },	\</u></td></tr>
<tr><th id="1791">1791</th><td><u>	{  36,  50, 56, 0xd3 },	\</u></td></tr>
<tr><th id="1792">1792</th><td><u>	{  52, 128, 56, 0xbb },	\</u></td></tr>
<tr><th id="1793">1793</th><td><u>	{ 130, 165, 56, 0xab },	\</u></td></tr>
<tr><th id="1794">1794</th><td><u>	{  36,  64, 58, 0x15 },	\</u></td></tr>
<tr><th id="1795">1795</th><td><u>	{ 100, 116, 58, 0x1d },	\</u></td></tr>
<tr><th id="1796">1796</th><td><u>	{ 118, 165, 58, 0x15 },	\</u></td></tr>
<tr><th id="1797">1797</th><td><u>	{  36,  64, 59, 0x7f },	\</u></td></tr>
<tr><th id="1798">1798</th><td><u>	{ 100, 138, 59, 0x3f },	\</u></td></tr>
<tr><th id="1799">1799</th><td><u>	{ 140, 165, 59, 0x7c },	\</u></td></tr>
<tr><th id="1800">1800</th><td><u>	{  36,  64, 62, 0x15 },	\</u></td></tr>
<tr><th id="1801">1801</th><td><u>	{ 100, 116, 62, 0x1d },	\</u></td></tr>
<tr><th id="1802">1802</th><td><u>	{ 118, 165, 62, 0x15 }</u></td></tr>
<tr><th id="1803">1803</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='rt2860.c.html'>netbsd/sys/dev/ic/rt2860.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
