#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fd619d4a840 .scope module, "top" "top" 2 2;
 .timescale 0 0;
v0x7fd619e0dcb0_0 .var "clk", 0 0;
v0x7fd619e0dd90_0 .var/s "data", 15 0;
v0x7fd619e0de30_0 .net "done", 0 0, v0x7fd619e0cf20_0;  1 drivers
v0x7fd619e0df00_0 .var "input_adr1", 4 0;
v0x7fd619e0dfd0_0 .var "input_adr2", 4 0;
v0x7fd619e0e0e0_0 .net/s "read1", 15 0, L_0x7fd619e1a400;  1 drivers
v0x7fd619e0e170_0 .net/s "read2", 15 0, L_0x7fd619e1a4f0;  1 drivers
v0x7fd619e0e200_0 .var "valid", 2 0;
v0x7fd619e0e290_0 .var "write_adr", 4 0;
o0x7fd61b035fc8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7fd619e0e3a0_0 .net/s "write_out", 15 0, o0x7fd61b035fc8;  0 drivers
E_0x7fd619d4a9b0 .event posedge, v0x7fd619e0cf20_0;
S_0x7fd619d47480 .scope module, "P" "process" 2 18, 3 1 0, S_0x7fd619d4a840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 3 "valid";
    .port_info 2 /INPUT 5 "read_adr1";
    .port_info 3 /INPUT 5 "read_adr2";
    .port_info 4 /INPUT 5 "write_adr";
    .port_info 5 /INPUT 16 "data";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /OUTPUT 16 "read1";
    .port_info 8 /OUTPUT 16 "read2";
    .port_info 9 /OUTPUT 16 "write_out";
L_0x7fd619e1a400 .functor BUFZ 16, v0x7fd619e0c520_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fd619e1a4f0 .functor BUFZ 16, v0x7fd619e0c6b0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fd619e0cca0_0 .net "carry_out", 0 0, L_0x7fd619e1a110;  1 drivers
v0x7fd619e0cd70_0 .net "clk", 0 0, v0x7fd619e0dcb0_0;  1 drivers
v0x7fd619e0ce00_0 .var "counter", 5 0;
v0x7fd619e0ce90_0 .net/s "data", 15 0, v0x7fd619e0dd90_0;  1 drivers
v0x7fd619e0cf20_0 .var "done", 0 0;
v0x7fd619e0cfc0_0 .var "opcode", 0 0;
v0x7fd619e0d050_0 .net/s "read1", 15 0, L_0x7fd619e1a400;  alias, 1 drivers
v0x7fd619e0d100_0 .net/s "read1_from_reg", 15 0, v0x7fd619e0c520_0;  1 drivers
v0x7fd619e0d1a0_0 .var "read1_valid", 0 0;
v0x7fd619e0d2d0_0 .net/s "read2", 15 0, L_0x7fd619e1a4f0;  alias, 1 drivers
v0x7fd619e0d360_0 .net/s "read2_from_reg", 15 0, v0x7fd619e0c6b0_0;  1 drivers
v0x7fd619e0d3f0_0 .var "read2_valid", 0 0;
v0x7fd619e0d4a0_0 .net "read_adr1", 4 0, v0x7fd619e0df00_0;  1 drivers
v0x7fd619e0d550_0 .net "read_adr2", 4 0, v0x7fd619e0dfd0_0;  1 drivers
v0x7fd619e0d600_0 .var/s "reg_input_data", 15 0;
v0x7fd619e0d6b0_0 .net/s "res", 15 0, L_0x7fd619e14e40;  1 drivers
v0x7fd619e0d760_0 .net "valid", 2 0, v0x7fd619e0e200_0;  1 drivers
v0x7fd619e0d8f0_0 .net "write_adr", 4 0, v0x7fd619e0e290_0;  1 drivers
v0x7fd619e0d9a0_0 .net/s "write_out", 15 0, o0x7fd61b035fc8;  alias, 0 drivers
v0x7fd619e0da30_0 .var "write_valid", 0 0;
v0x7fd619e0dac0_0 .var/s "x_to_adder", 15 0;
v0x7fd619e0db50_0 .var/s "y_to_adder", 15 0;
E_0x7fd619d475f0 .event edge, v0x7fd619e0ce00_0;
E_0x7fd619d5d1f0/0 .event edge, v0x7fd619e0ce90_0, v0x7fd619e0ca60_0, v0x7fd619e0c8b0_0, v0x7fd619e0c800_0;
E_0x7fd619d5d1f0/1 .event edge, v0x7fd619e0d760_0;
E_0x7fd619d5d1f0 .event/or E_0x7fd619d5d1f0/0, E_0x7fd619d5d1f0/1;
S_0x7fd619d2d680 .scope module, "A" "full_adder" 3 42, 4 1 0, S_0x7fd619d47480;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "x";
    .port_info 1 /INPUT 16 "y";
    .port_info 2 /INPUT 1 "opcode";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
v0x7fd619e0bb20_0 .net "carry_out", 0 0, L_0x7fd619e1a110;  alias, 1 drivers
v0x7fd619e0bbb0_0 .net "intermediate_carry", 14 0, L_0x7fd619e188a0;  1 drivers
v0x7fd619e0bc40_0 .net "opcode", 0 0, v0x7fd619e0cfc0_0;  1 drivers
v0x7fd619e0bcd0_0 .net/s "sum", 15 0, L_0x7fd619e14e40;  alias, 1 drivers
v0x7fd619e0bd60_0 .net/s "x", 15 0, v0x7fd619e0dac0_0;  1 drivers
v0x7fd619e0be50_0 .net/s "y", 15 0, v0x7fd619e0db50_0;  1 drivers
L_0x7fd619e0ed30 .part v0x7fd619e0dac0_0, 0, 1;
L_0x7fd619e0ee50 .part v0x7fd619e0db50_0, 0, 1;
L_0x7fd619e0f830 .part v0x7fd619e0dac0_0, 1, 1;
L_0x7fd619e0f950 .part v0x7fd619e0db50_0, 1, 1;
L_0x7fd619e0fa70 .part L_0x7fd619e188a0, 0, 1;
L_0x7fd619e10430 .part v0x7fd619e0dac0_0, 2, 1;
L_0x7fd619e105d0 .part v0x7fd619e0db50_0, 2, 1;
L_0x7fd619e10770 .part L_0x7fd619e188a0, 1, 1;
L_0x7fd619e10e80 .part v0x7fd619e0dac0_0, 3, 1;
L_0x7fd619e10ff0 .part v0x7fd619e0db50_0, 3, 1;
L_0x7fd619e11110 .part L_0x7fd619e188a0, 2, 1;
L_0x7fd619e11a40 .part v0x7fd619e0dac0_0, 4, 1;
L_0x7fd619e11b60 .part v0x7fd619e0db50_0, 4, 1;
L_0x7fd619e11cf0 .part L_0x7fd619e188a0, 3, 1;
L_0x7fd619e12630 .part v0x7fd619e0dac0_0, 5, 1;
L_0x7fd619e127d0 .part v0x7fd619e0db50_0, 5, 1;
L_0x7fd619e128f0 .part L_0x7fd619e188a0, 4, 1;
L_0x7fd619e13200 .part v0x7fd619e0dac0_0, 6, 1;
L_0x7fd619e13420 .part v0x7fd619e0db50_0, 6, 1;
L_0x7fd619e13660 .part L_0x7fd619e188a0, 5, 1;
L_0x7fd619e13e80 .part v0x7fd619e0dac0_0, 7, 1;
L_0x7fd619e135c0 .part v0x7fd619e0db50_0, 7, 1;
L_0x7fd619e140d0 .part L_0x7fd619e188a0, 6, 1;
L_0x7fd619e14a10 .part v0x7fd619e0dac0_0, 8, 1;
L_0x7fd619e14b30 .part v0x7fd619e0db50_0, 8, 1;
L_0x7fd619e14d20 .part L_0x7fd619e188a0, 7, 1;
L_0x7fd619e15630 .part v0x7fd619e0dac0_0, 9, 1;
L_0x7fd619e15830 .part v0x7fd619e0db50_0, 9, 1;
L_0x7fd619e14c50 .part L_0x7fd619e188a0, 8, 1;
L_0x7fd619e161e0 .part v0x7fd619e0dac0_0, 10, 1;
L_0x7fd619e16300 .part v0x7fd619e0db50_0, 10, 1;
L_0x7fd619e16520 .part L_0x7fd619e188a0, 9, 1;
L_0x7fd619e16d80 .part v0x7fd619e0dac0_0, 11, 1;
L_0x7fd619e16420 .part v0x7fd619e0db50_0, 11, 1;
L_0x7fd619e17030 .part L_0x7fd619e188a0, 10, 1;
L_0x7fd619e17920 .part v0x7fd619e0dac0_0, 12, 1;
L_0x7fd619e17a40 .part v0x7fd619e0db50_0, 12, 1;
L_0x7fd619e17150 .part L_0x7fd619e188a0, 11, 1;
L_0x7fd619e184a0 .part v0x7fd619e0dac0_0, 13, 1;
L_0x7fd619e17b60 .part v0x7fd619e0db50_0, 13, 1;
L_0x7fd619e18700 .part L_0x7fd619e188a0, 12, 1;
L_0x7fd619e19040 .part v0x7fd619e0dac0_0, 14, 1;
L_0x7fd619e13320 .part v0x7fd619e0db50_0, 14, 1;
L_0x7fd619e134c0 .part L_0x7fd619e188a0, 13, 1;
LS_0x7fd619e188a0_0_0 .concat8 [ 1 1 1 1], L_0x7fd619e0ec40, L_0x7fd619e0f760, L_0x7fd619e10360, L_0x7fd619e10dd0;
LS_0x7fd619e188a0_0_4 .concat8 [ 1 1 1 1], L_0x7fd619e11950, L_0x7fd619e12560, L_0x7fd619e13130, L_0x7fd619e13d90;
LS_0x7fd619e188a0_0_8 .concat8 [ 1 1 1 1], L_0x7fd619e14920, L_0x7fd619e15540, L_0x7fd619e16110, L_0x7fd619e16cb0;
LS_0x7fd619e188a0_0_12 .concat8 [ 1 1 1 0], L_0x7fd619e17830, L_0x7fd619e183b0, L_0x7fd619e18f50;
L_0x7fd619e188a0 .concat8 [ 4 4 4 3], LS_0x7fd619e188a0_0_0, LS_0x7fd619e188a0_0_4, LS_0x7fd619e188a0_0_8, LS_0x7fd619e188a0_0_12;
L_0x7fd619e1a1c0 .part v0x7fd619e0dac0_0, 15, 1;
L_0x7fd619e1a2e0 .part v0x7fd619e0db50_0, 15, 1;
L_0x7fd619e19a40 .part L_0x7fd619e188a0, 14, 1;
LS_0x7fd619e14e40_0_0 .concat8 [ 1 1 1 1], L_0x7fd619e0e620, L_0x7fd619e0f0f0, L_0x7fd619e0fcd0, L_0x7fd619e10970;
LS_0x7fd619e14e40_0_4 .concat8 [ 1 1 1 1], L_0x7fd619e11350, L_0x7fd619e11f70, L_0x7fd619e12aa0, L_0x7fd619e13770;
LS_0x7fd619e14e40_0_8 .concat8 [ 1 1 1 1], L_0x7fd619e14320, L_0x7fd619e14f40, L_0x7fd619e157c0, L_0x7fd619e16640;
LS_0x7fd619e14e40_0_12 .concat8 [ 1 1 1 1], L_0x7fd619e17270, L_0x7fd619e17d70, L_0x7fd619e18970, L_0x7fd619e19bb0;
L_0x7fd619e14e40 .concat8 [ 4 4 4 4], LS_0x7fd619e14e40_0_0, LS_0x7fd619e14e40_0_4, LS_0x7fd619e14e40_0_8, LS_0x7fd619e14e40_0_12;
S_0x7fd619d440c0 .scope module, "FA0" "one_bit_full_adder" 4 12, 5 1 0, S_0x7fd619d2d680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "opcode";
    .port_info 4 /OUTPUT 1 "sum";
    .port_info 5 /OUTPUT 1 "carry";
L_0x7fd619e0e440 .functor XOR 1, L_0x7fd619e0ee50, v0x7fd619e0cfc0_0, C4<0>, C4<0>;
L_0x7fd619e0e510 .functor XOR 1, L_0x7fd619e0ed30, L_0x7fd619e0e440, C4<0>, C4<0>;
L_0x7fd619e0e620 .functor XOR 1, v0x7fd619e0cfc0_0, L_0x7fd619e0e510, C4<0>, C4<0>;
L_0x7fd619e0e6f0 .functor XOR 1, L_0x7fd619e0ee50, v0x7fd619e0cfc0_0, C4<0>, C4<0>;
L_0x7fd619e0e7e0 .functor AND 1, L_0x7fd619e0ed30, L_0x7fd619e0e6f0, C4<1>, C4<1>;
L_0x7fd619e0e8f0 .functor XOR 1, L_0x7fd619e0ee50, v0x7fd619e0cfc0_0, C4<0>, C4<0>;
L_0x7fd619e0e980 .functor AND 1, L_0x7fd619e0e8f0, v0x7fd619e0cfc0_0, C4<1>, C4<1>;
L_0x7fd619e0ea70 .functor OR 1, L_0x7fd619e0e7e0, L_0x7fd619e0e980, C4<0>, C4<0>;
L_0x7fd619e0eb80 .functor AND 1, v0x7fd619e0cfc0_0, L_0x7fd619e0ed30, C4<1>, C4<1>;
L_0x7fd619e0ec40 .functor OR 1, L_0x7fd619e0ea70, L_0x7fd619e0eb80, C4<0>, C4<0>;
v0x7fd619d5d610_0 .net *"_ivl_0", 0 0, L_0x7fd619e0e440;  1 drivers
v0x7fd619d67090_0 .net *"_ivl_10", 0 0, L_0x7fd619e0e8f0;  1 drivers
v0x7fd619d67130_0 .net *"_ivl_12", 0 0, L_0x7fd619e0e980;  1 drivers
v0x7fd619d671e0_0 .net *"_ivl_14", 0 0, L_0x7fd619e0ea70;  1 drivers
v0x7fd619d67290_0 .net *"_ivl_16", 0 0, L_0x7fd619e0eb80;  1 drivers
v0x7fd619d67380_0 .net *"_ivl_2", 0 0, L_0x7fd619e0e510;  1 drivers
v0x7fd619d67430_0 .net *"_ivl_6", 0 0, L_0x7fd619e0e6f0;  1 drivers
v0x7fd619d674e0_0 .net *"_ivl_8", 0 0, L_0x7fd619e0e7e0;  1 drivers
v0x7fd619d67590_0 .net "a", 0 0, L_0x7fd619e0ed30;  1 drivers
v0x7fd619d676a0_0 .net "b", 0 0, L_0x7fd619e0ee50;  1 drivers
v0x7fd619d67730_0 .net "carry", 0 0, L_0x7fd619e0ec40;  1 drivers
v0x7fd619d677d0_0 .net "cin", 0 0, v0x7fd619e0cfc0_0;  alias, 1 drivers
v0x7fd619d67870_0 .net "opcode", 0 0, v0x7fd619e0cfc0_0;  alias, 1 drivers
v0x7fd619d67920_0 .net "sum", 0 0, L_0x7fd619e0e620;  1 drivers
S_0x7fd619d67a00 .scope module, "FA1" "one_bit_full_adder" 4 13, 5 1 0, S_0x7fd619d2d680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "opcode";
    .port_info 4 /OUTPUT 1 "sum";
    .port_info 5 /OUTPUT 1 "carry";
L_0x7fd619e0ef70 .functor XOR 1, L_0x7fd619e0f950, v0x7fd619e0cfc0_0, C4<0>, C4<0>;
L_0x7fd619e0efe0 .functor XOR 1, L_0x7fd619e0f830, L_0x7fd619e0ef70, C4<0>, C4<0>;
L_0x7fd619e0f0f0 .functor XOR 1, L_0x7fd619e0fa70, L_0x7fd619e0efe0, C4<0>, C4<0>;
L_0x7fd619e0f1e0 .functor XOR 1, L_0x7fd619e0f950, v0x7fd619e0cfc0_0, C4<0>, C4<0>;
L_0x7fd619e0f2b0 .functor AND 1, L_0x7fd619e0f830, L_0x7fd619e0f1e0, C4<1>, C4<1>;
L_0x7fd619e0f3f0 .functor XOR 1, L_0x7fd619e0f950, v0x7fd619e0cfc0_0, C4<0>, C4<0>;
L_0x7fd619e0f460 .functor AND 1, L_0x7fd619e0f3f0, L_0x7fd619e0fa70, C4<1>, C4<1>;
L_0x7fd619e0f5b0 .functor OR 1, L_0x7fd619e0f2b0, L_0x7fd619e0f460, C4<0>, C4<0>;
L_0x7fd619e0f6a0 .functor AND 1, L_0x7fd619e0fa70, L_0x7fd619e0f830, C4<1>, C4<1>;
L_0x7fd619e0f760 .functor OR 1, L_0x7fd619e0f5b0, L_0x7fd619e0f6a0, C4<0>, C4<0>;
v0x7fd619d67c60_0 .net *"_ivl_0", 0 0, L_0x7fd619e0ef70;  1 drivers
v0x7fd619d67d10_0 .net *"_ivl_10", 0 0, L_0x7fd619e0f3f0;  1 drivers
v0x7fd619d67dc0_0 .net *"_ivl_12", 0 0, L_0x7fd619e0f460;  1 drivers
v0x7fd619d67e80_0 .net *"_ivl_14", 0 0, L_0x7fd619e0f5b0;  1 drivers
v0x7fd619d67f30_0 .net *"_ivl_16", 0 0, L_0x7fd619e0f6a0;  1 drivers
v0x7fd619d68020_0 .net *"_ivl_2", 0 0, L_0x7fd619e0efe0;  1 drivers
v0x7fd619d680d0_0 .net *"_ivl_6", 0 0, L_0x7fd619e0f1e0;  1 drivers
v0x7fd619d68180_0 .net *"_ivl_8", 0 0, L_0x7fd619e0f2b0;  1 drivers
v0x7fd619d68230_0 .net "a", 0 0, L_0x7fd619e0f830;  1 drivers
v0x7fd619d68340_0 .net "b", 0 0, L_0x7fd619e0f950;  1 drivers
v0x7fd619d683d0_0 .net "carry", 0 0, L_0x7fd619e0f760;  1 drivers
v0x7fd619d68470_0 .net "cin", 0 0, L_0x7fd619e0fa70;  1 drivers
v0x7fd619d68510_0 .net "opcode", 0 0, v0x7fd619e0cfc0_0;  alias, 1 drivers
v0x7fd619d685a0_0 .net "sum", 0 0, L_0x7fd619e0f0f0;  1 drivers
S_0x7fd619d686d0 .scope module, "FA2" "one_bit_full_adder" 4 14, 5 1 0, S_0x7fd619d2d680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "opcode";
    .port_info 4 /OUTPUT 1 "sum";
    .port_info 5 /OUTPUT 1 "carry";
L_0x7fd619e0fb90 .functor XOR 1, L_0x7fd619e105d0, v0x7fd619e0cfc0_0, C4<0>, C4<0>;
L_0x7fd619e0fc00 .functor XOR 1, L_0x7fd619e10430, L_0x7fd619e0fb90, C4<0>, C4<0>;
L_0x7fd619e0fcd0 .functor XOR 1, L_0x7fd619e10770, L_0x7fd619e0fc00, C4<0>, C4<0>;
L_0x7fd619e0fdc0 .functor XOR 1, L_0x7fd619e105d0, v0x7fd619e0cfc0_0, C4<0>, C4<0>;
L_0x7fd619e0feb0 .functor AND 1, L_0x7fd619e10430, L_0x7fd619e0fdc0, C4<1>, C4<1>;
L_0x7fd619e0fff0 .functor XOR 1, L_0x7fd619e105d0, v0x7fd619e0cfc0_0, C4<0>, C4<0>;
L_0x7fd619e10060 .functor AND 1, L_0x7fd619e0fff0, L_0x7fd619e10770, C4<1>, C4<1>;
L_0x7fd619e101b0 .functor OR 1, L_0x7fd619e0feb0, L_0x7fd619e10060, C4<0>, C4<0>;
L_0x7fd619e102a0 .functor AND 1, L_0x7fd619e10770, L_0x7fd619e10430, C4<1>, C4<1>;
L_0x7fd619e10360 .functor OR 1, L_0x7fd619e101b0, L_0x7fd619e102a0, C4<0>, C4<0>;
v0x7fd619d68920_0 .net *"_ivl_0", 0 0, L_0x7fd619e0fb90;  1 drivers
v0x7fd619d689d0_0 .net *"_ivl_10", 0 0, L_0x7fd619e0fff0;  1 drivers
v0x7fd619d68a80_0 .net *"_ivl_12", 0 0, L_0x7fd619e10060;  1 drivers
v0x7fd619d68b40_0 .net *"_ivl_14", 0 0, L_0x7fd619e101b0;  1 drivers
v0x7fd619d68bf0_0 .net *"_ivl_16", 0 0, L_0x7fd619e102a0;  1 drivers
v0x7fd619d68ce0_0 .net *"_ivl_2", 0 0, L_0x7fd619e0fc00;  1 drivers
v0x7fd619d68d90_0 .net *"_ivl_6", 0 0, L_0x7fd619e0fdc0;  1 drivers
v0x7fd619d68e40_0 .net *"_ivl_8", 0 0, L_0x7fd619e0feb0;  1 drivers
v0x7fd619d68ef0_0 .net "a", 0 0, L_0x7fd619e10430;  1 drivers
v0x7fd619d69000_0 .net "b", 0 0, L_0x7fd619e105d0;  1 drivers
v0x7fd619d69090_0 .net "carry", 0 0, L_0x7fd619e10360;  1 drivers
v0x7fd619d69130_0 .net "cin", 0 0, L_0x7fd619e10770;  1 drivers
v0x7fd619d691d0_0 .net "opcode", 0 0, v0x7fd619e0cfc0_0;  alias, 1 drivers
v0x7fd619d69260_0 .net "sum", 0 0, L_0x7fd619e0fcd0;  1 drivers
S_0x7fd619d69390 .scope module, "FA3" "one_bit_full_adder" 4 15, 5 1 0, S_0x7fd619d2d680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "opcode";
    .port_info 4 /OUTPUT 1 "sum";
    .port_info 5 /OUTPUT 1 "carry";
L_0x7fd619e10890 .functor XOR 1, L_0x7fd619e10ff0, v0x7fd619e0cfc0_0, C4<0>, C4<0>;
L_0x7fd619e10900 .functor XOR 1, L_0x7fd619e10e80, L_0x7fd619e10890, C4<0>, C4<0>;
L_0x7fd619e10970 .functor XOR 1, L_0x7fd619e11110, L_0x7fd619e10900, C4<0>, C4<0>;
L_0x7fd619e10a20 .functor XOR 1, L_0x7fd619e10ff0, v0x7fd619e0cfc0_0, C4<0>, C4<0>;
L_0x7fd619e0b8f0 .functor AND 1, L_0x7fd619e10e80, L_0x7fd619e10a20, C4<1>, C4<1>;
L_0x7fd619e0ba30 .functor XOR 1, L_0x7fd619e10ff0, v0x7fd619e0cfc0_0, C4<0>, C4<0>;
L_0x7fd619e10af0 .functor AND 1, L_0x7fd619e0ba30, L_0x7fd619e11110, C4<1>, C4<1>;
L_0x7fd619e10c20 .functor OR 1, L_0x7fd619e0b8f0, L_0x7fd619e10af0, C4<0>, C4<0>;
L_0x7fd619e10d10 .functor AND 1, L_0x7fd619e11110, L_0x7fd619e10e80, C4<1>, C4<1>;
L_0x7fd619e10dd0 .functor OR 1, L_0x7fd619e10c20, L_0x7fd619e10d10, C4<0>, C4<0>;
v0x7fd619d695e0_0 .net *"_ivl_0", 0 0, L_0x7fd619e10890;  1 drivers
v0x7fd619d69670_0 .net *"_ivl_10", 0 0, L_0x7fd619e0ba30;  1 drivers
v0x7fd619d69710_0 .net *"_ivl_12", 0 0, L_0x7fd619e10af0;  1 drivers
v0x7fd619d697d0_0 .net *"_ivl_14", 0 0, L_0x7fd619e10c20;  1 drivers
v0x7fd619d69880_0 .net *"_ivl_16", 0 0, L_0x7fd619e10d10;  1 drivers
v0x7fd619d69970_0 .net *"_ivl_2", 0 0, L_0x7fd619e10900;  1 drivers
v0x7fd619d69a20_0 .net *"_ivl_6", 0 0, L_0x7fd619e10a20;  1 drivers
v0x7fd619d69ad0_0 .net *"_ivl_8", 0 0, L_0x7fd619e0b8f0;  1 drivers
v0x7fd619d69b80_0 .net "a", 0 0, L_0x7fd619e10e80;  1 drivers
v0x7fd619d69c90_0 .net "b", 0 0, L_0x7fd619e10ff0;  1 drivers
v0x7fd619d69d20_0 .net "carry", 0 0, L_0x7fd619e10dd0;  1 drivers
v0x7fd619d69dc0_0 .net "cin", 0 0, L_0x7fd619e11110;  1 drivers
v0x7fd619d69e60_0 .net "opcode", 0 0, v0x7fd619e0cfc0_0;  alias, 1 drivers
v0x7fd619d69f70_0 .net "sum", 0 0, L_0x7fd619e10970;  1 drivers
S_0x7fd619d6a060 .scope module, "FA4" "one_bit_full_adder" 4 16, 5 1 0, S_0x7fd619d2d680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "opcode";
    .port_info 4 /OUTPUT 1 "sum";
    .port_info 5 /OUTPUT 1 "carry";
L_0x7fd619e11230 .functor XOR 1, L_0x7fd619e11b60, v0x7fd619e0cfc0_0, C4<0>, C4<0>;
L_0x7fd619e112a0 .functor XOR 1, L_0x7fd619e11a40, L_0x7fd619e11230, C4<0>, C4<0>;
L_0x7fd619e11350 .functor XOR 1, L_0x7fd619e11cf0, L_0x7fd619e112a0, C4<0>, C4<0>;
L_0x7fd619e11400 .functor XOR 1, L_0x7fd619e11b60, v0x7fd619e0cfc0_0, C4<0>, C4<0>;
L_0x7fd619e114d0 .functor AND 1, L_0x7fd619e11a40, L_0x7fd619e11400, C4<1>, C4<1>;
L_0x7fd619e115e0 .functor XOR 1, L_0x7fd619e11b60, v0x7fd619e0cfc0_0, C4<0>, C4<0>;
L_0x7fd619e11670 .functor AND 1, L_0x7fd619e115e0, L_0x7fd619e11cf0, C4<1>, C4<1>;
L_0x7fd619e117a0 .functor OR 1, L_0x7fd619e114d0, L_0x7fd619e11670, C4<0>, C4<0>;
L_0x7fd619e11890 .functor AND 1, L_0x7fd619e11cf0, L_0x7fd619e11a40, C4<1>, C4<1>;
L_0x7fd619e11950 .functor OR 1, L_0x7fd619e117a0, L_0x7fd619e11890, C4<0>, C4<0>;
v0x7fd619d6a2b0_0 .net *"_ivl_0", 0 0, L_0x7fd619e11230;  1 drivers
v0x7fd619d6a370_0 .net *"_ivl_10", 0 0, L_0x7fd619e115e0;  1 drivers
v0x7fd619d6a410_0 .net *"_ivl_12", 0 0, L_0x7fd619e11670;  1 drivers
v0x7fd619d6a4c0_0 .net *"_ivl_14", 0 0, L_0x7fd619e117a0;  1 drivers
v0x7fd619d6a570_0 .net *"_ivl_16", 0 0, L_0x7fd619e11890;  1 drivers
v0x7fd619d6a660_0 .net *"_ivl_2", 0 0, L_0x7fd619e112a0;  1 drivers
v0x7fd619d6a710_0 .net *"_ivl_6", 0 0, L_0x7fd619e11400;  1 drivers
v0x7fd619d6a7c0_0 .net *"_ivl_8", 0 0, L_0x7fd619e114d0;  1 drivers
v0x7fd619d6a870_0 .net "a", 0 0, L_0x7fd619e11a40;  1 drivers
v0x7fd619d6a980_0 .net "b", 0 0, L_0x7fd619e11b60;  1 drivers
v0x7fd619d6aa10_0 .net "carry", 0 0, L_0x7fd619e11950;  1 drivers
v0x7fd619d6aab0_0 .net "cin", 0 0, L_0x7fd619e11cf0;  1 drivers
v0x7fd619d6ab50_0 .net "opcode", 0 0, v0x7fd619e0cfc0_0;  alias, 1 drivers
v0x7fd619d6abe0_0 .net "sum", 0 0, L_0x7fd619e11350;  1 drivers
S_0x7fd619d6ad10 .scope module, "FA5" "one_bit_full_adder" 4 17, 5 1 0, S_0x7fd619d2d680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "opcode";
    .port_info 4 /OUTPUT 1 "sum";
    .port_info 5 /OUTPUT 1 "carry";
L_0x7fd619e11e90 .functor XOR 1, L_0x7fd619e127d0, v0x7fd619e0cfc0_0, C4<0>, C4<0>;
L_0x7fd619e11f00 .functor XOR 1, L_0x7fd619e12630, L_0x7fd619e11e90, C4<0>, C4<0>;
L_0x7fd619e11f70 .functor XOR 1, L_0x7fd619e128f0, L_0x7fd619e11f00, C4<0>, C4<0>;
L_0x7fd619e11fe0 .functor XOR 1, L_0x7fd619e127d0, v0x7fd619e0cfc0_0, C4<0>, C4<0>;
L_0x7fd619e120b0 .functor AND 1, L_0x7fd619e12630, L_0x7fd619e11fe0, C4<1>, C4<1>;
L_0x7fd619e121f0 .functor XOR 1, L_0x7fd619e127d0, v0x7fd619e0cfc0_0, C4<0>, C4<0>;
L_0x7fd619e12260 .functor AND 1, L_0x7fd619e121f0, L_0x7fd619e128f0, C4<1>, C4<1>;
L_0x7fd619e123b0 .functor OR 1, L_0x7fd619e120b0, L_0x7fd619e12260, C4<0>, C4<0>;
L_0x7fd619e124a0 .functor AND 1, L_0x7fd619e128f0, L_0x7fd619e12630, C4<1>, C4<1>;
L_0x7fd619e12560 .functor OR 1, L_0x7fd619e123b0, L_0x7fd619e124a0, C4<0>, C4<0>;
v0x7fd619d6af60_0 .net *"_ivl_0", 0 0, L_0x7fd619e11e90;  1 drivers
v0x7fd619d6aff0_0 .net *"_ivl_10", 0 0, L_0x7fd619e121f0;  1 drivers
v0x7fd619d6b090_0 .net *"_ivl_12", 0 0, L_0x7fd619e12260;  1 drivers
v0x7fd619d6b150_0 .net *"_ivl_14", 0 0, L_0x7fd619e123b0;  1 drivers
v0x7fd619d6b200_0 .net *"_ivl_16", 0 0, L_0x7fd619e124a0;  1 drivers
v0x7fd619d6b2f0_0 .net *"_ivl_2", 0 0, L_0x7fd619e11f00;  1 drivers
v0x7fd619d6b3a0_0 .net *"_ivl_6", 0 0, L_0x7fd619e11fe0;  1 drivers
v0x7fd619d6b450_0 .net *"_ivl_8", 0 0, L_0x7fd619e120b0;  1 drivers
v0x7fd619d6b500_0 .net "a", 0 0, L_0x7fd619e12630;  1 drivers
v0x7fd619d6b610_0 .net "b", 0 0, L_0x7fd619e127d0;  1 drivers
v0x7fd619d6b6a0_0 .net "carry", 0 0, L_0x7fd619e12560;  1 drivers
v0x7fd619d6b740_0 .net "cin", 0 0, L_0x7fd619e128f0;  1 drivers
v0x7fd619d6b7e0_0 .net "opcode", 0 0, v0x7fd619e0cfc0_0;  alias, 1 drivers
v0x7fd619d6b870_0 .net "sum", 0 0, L_0x7fd619e11f70;  1 drivers
S_0x7fd619d6b9a0 .scope module, "FA6" "one_bit_full_adder" 4 18, 5 1 0, S_0x7fd619d2d680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "opcode";
    .port_info 4 /OUTPUT 1 "sum";
    .port_info 5 /OUTPUT 1 "carry";
L_0x7fd619e11c80 .functor XOR 1, L_0x7fd619e13420, v0x7fd619e0cfc0_0, C4<0>, C4<0>;
L_0x7fd619e12750 .functor XOR 1, L_0x7fd619e13200, L_0x7fd619e11c80, C4<0>, C4<0>;
L_0x7fd619e12aa0 .functor XOR 1, L_0x7fd619e13660, L_0x7fd619e12750, C4<0>, C4<0>;
L_0x7fd619e12b90 .functor XOR 1, L_0x7fd619e13420, v0x7fd619e0cfc0_0, C4<0>, C4<0>;
L_0x7fd619e12c80 .functor AND 1, L_0x7fd619e13200, L_0x7fd619e12b90, C4<1>, C4<1>;
L_0x7fd619e12dc0 .functor XOR 1, L_0x7fd619e13420, v0x7fd619e0cfc0_0, C4<0>, C4<0>;
L_0x7fd619e12e30 .functor AND 1, L_0x7fd619e12dc0, L_0x7fd619e13660, C4<1>, C4<1>;
L_0x7fd619e12f80 .functor OR 1, L_0x7fd619e12c80, L_0x7fd619e12e30, C4<0>, C4<0>;
L_0x7fd619e13070 .functor AND 1, L_0x7fd619e13660, L_0x7fd619e13200, C4<1>, C4<1>;
L_0x7fd619e13130 .functor OR 1, L_0x7fd619e12f80, L_0x7fd619e13070, C4<0>, C4<0>;
v0x7fd619d6bbf0_0 .net *"_ivl_0", 0 0, L_0x7fd619e11c80;  1 drivers
v0x7fd619d6bc80_0 .net *"_ivl_10", 0 0, L_0x7fd619e12dc0;  1 drivers
v0x7fd619d6bd20_0 .net *"_ivl_12", 0 0, L_0x7fd619e12e30;  1 drivers
v0x7fd619d6bde0_0 .net *"_ivl_14", 0 0, L_0x7fd619e12f80;  1 drivers
v0x7fd619d6be90_0 .net *"_ivl_16", 0 0, L_0x7fd619e13070;  1 drivers
v0x7fd619d6bf80_0 .net *"_ivl_2", 0 0, L_0x7fd619e12750;  1 drivers
v0x7fd619d6c030_0 .net *"_ivl_6", 0 0, L_0x7fd619e12b90;  1 drivers
v0x7fd619e041b0_0 .net *"_ivl_8", 0 0, L_0x7fd619e12c80;  1 drivers
v0x7fd619e04260_0 .net "a", 0 0, L_0x7fd619e13200;  1 drivers
v0x7fd619e04380_0 .net "b", 0 0, L_0x7fd619e13420;  1 drivers
v0x7fd619e04420_0 .net "carry", 0 0, L_0x7fd619e13130;  1 drivers
v0x7fd619e044c0_0 .net "cin", 0 0, L_0x7fd619e13660;  1 drivers
v0x7fd619e04560_0 .net "opcode", 0 0, v0x7fd619e0cfc0_0;  alias, 1 drivers
v0x7fd619e045f0_0 .net "sum", 0 0, L_0x7fd619e12aa0;  1 drivers
S_0x7fd619e04720 .scope module, "FA7" "one_bit_full_adder" 4 19, 5 1 0, S_0x7fd619d2d680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "opcode";
    .port_info 4 /OUTPUT 1 "sum";
    .port_info 5 /OUTPUT 1 "carry";
L_0x7fd619e12a10 .functor XOR 1, L_0x7fd619e135c0, v0x7fd619e0cfc0_0, C4<0>, C4<0>;
L_0x7fd619e13700 .functor XOR 1, L_0x7fd619e13e80, L_0x7fd619e12a10, C4<0>, C4<0>;
L_0x7fd619e13770 .functor XOR 1, L_0x7fd619e140d0, L_0x7fd619e13700, C4<0>, C4<0>;
L_0x7fd619e13840 .functor XOR 1, L_0x7fd619e135c0, v0x7fd619e0cfc0_0, C4<0>, C4<0>;
L_0x7fd619e13930 .functor AND 1, L_0x7fd619e13e80, L_0x7fd619e13840, C4<1>, C4<1>;
L_0x7fd619e13a20 .functor XOR 1, L_0x7fd619e135c0, v0x7fd619e0cfc0_0, C4<0>, C4<0>;
L_0x7fd619e13ab0 .functor AND 1, L_0x7fd619e13a20, L_0x7fd619e140d0, C4<1>, C4<1>;
L_0x7fd619e13be0 .functor OR 1, L_0x7fd619e13930, L_0x7fd619e13ab0, C4<0>, C4<0>;
L_0x7fd619e13cd0 .functor AND 1, L_0x7fd619e140d0, L_0x7fd619e13e80, C4<1>, C4<1>;
L_0x7fd619e13d90 .functor OR 1, L_0x7fd619e13be0, L_0x7fd619e13cd0, C4<0>, C4<0>;
v0x7fd619e049a0_0 .net *"_ivl_0", 0 0, L_0x7fd619e12a10;  1 drivers
v0x7fd619e04a60_0 .net *"_ivl_10", 0 0, L_0x7fd619e13a20;  1 drivers
v0x7fd619e04b10_0 .net *"_ivl_12", 0 0, L_0x7fd619e13ab0;  1 drivers
v0x7fd619e04bd0_0 .net *"_ivl_14", 0 0, L_0x7fd619e13be0;  1 drivers
v0x7fd619e04c80_0 .net *"_ivl_16", 0 0, L_0x7fd619e13cd0;  1 drivers
v0x7fd619e04d70_0 .net *"_ivl_2", 0 0, L_0x7fd619e13700;  1 drivers
v0x7fd619e04e20_0 .net *"_ivl_6", 0 0, L_0x7fd619e13840;  1 drivers
v0x7fd619e04ed0_0 .net *"_ivl_8", 0 0, L_0x7fd619e13930;  1 drivers
v0x7fd619e04f80_0 .net "a", 0 0, L_0x7fd619e13e80;  1 drivers
v0x7fd619e05090_0 .net "b", 0 0, L_0x7fd619e135c0;  1 drivers
v0x7fd619e05120_0 .net "carry", 0 0, L_0x7fd619e13d90;  1 drivers
v0x7fd619e051c0_0 .net "cin", 0 0, L_0x7fd619e140d0;  1 drivers
v0x7fd619e05260_0 .net "opcode", 0 0, v0x7fd619e0cfc0_0;  alias, 1 drivers
v0x7fd619e053f0_0 .net "sum", 0 0, L_0x7fd619e13770;  1 drivers
S_0x7fd619e05520 .scope module, "FA8" "one_bit_full_adder" 4 20, 5 1 0, S_0x7fd619d2d680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "opcode";
    .port_info 4 /OUTPUT 1 "sum";
    .port_info 5 /OUTPUT 1 "carry";
L_0x7fd619e142b0 .functor XOR 1, L_0x7fd619e14b30, v0x7fd619e0cfc0_0, C4<0>, C4<0>;
L_0x7fd619e13fa0 .functor XOR 1, L_0x7fd619e14a10, L_0x7fd619e142b0, C4<0>, C4<0>;
L_0x7fd619e14320 .functor XOR 1, L_0x7fd619e14d20, L_0x7fd619e13fa0, C4<0>, C4<0>;
L_0x7fd619e143d0 .functor XOR 1, L_0x7fd619e14b30, v0x7fd619e0cfc0_0, C4<0>, C4<0>;
L_0x7fd619e144c0 .functor AND 1, L_0x7fd619e14a10, L_0x7fd619e143d0, C4<1>, C4<1>;
L_0x7fd619e145b0 .functor XOR 1, L_0x7fd619e14b30, v0x7fd619e0cfc0_0, C4<0>, C4<0>;
L_0x7fd619e14640 .functor AND 1, L_0x7fd619e145b0, L_0x7fd619e14d20, C4<1>, C4<1>;
L_0x7fd619e14770 .functor OR 1, L_0x7fd619e144c0, L_0x7fd619e14640, C4<0>, C4<0>;
L_0x7fd619e14860 .functor AND 1, L_0x7fd619e14d20, L_0x7fd619e14a10, C4<1>, C4<1>;
L_0x7fd619e14920 .functor OR 1, L_0x7fd619e14770, L_0x7fd619e14860, C4<0>, C4<0>;
v0x7fd619e057f0_0 .net *"_ivl_0", 0 0, L_0x7fd619e142b0;  1 drivers
v0x7fd619e05880_0 .net *"_ivl_10", 0 0, L_0x7fd619e145b0;  1 drivers
v0x7fd619e05920_0 .net *"_ivl_12", 0 0, L_0x7fd619e14640;  1 drivers
v0x7fd619e059e0_0 .net *"_ivl_14", 0 0, L_0x7fd619e14770;  1 drivers
v0x7fd619e05a90_0 .net *"_ivl_16", 0 0, L_0x7fd619e14860;  1 drivers
v0x7fd619e05b80_0 .net *"_ivl_2", 0 0, L_0x7fd619e13fa0;  1 drivers
v0x7fd619e05c30_0 .net *"_ivl_6", 0 0, L_0x7fd619e143d0;  1 drivers
v0x7fd619e05ce0_0 .net *"_ivl_8", 0 0, L_0x7fd619e144c0;  1 drivers
v0x7fd619e05d90_0 .net "a", 0 0, L_0x7fd619e14a10;  1 drivers
v0x7fd619e05ea0_0 .net "b", 0 0, L_0x7fd619e14b30;  1 drivers
v0x7fd619e05f30_0 .net "carry", 0 0, L_0x7fd619e14920;  1 drivers
v0x7fd619e05fd0_0 .net "cin", 0 0, L_0x7fd619e14d20;  1 drivers
v0x7fd619e06070_0 .net "opcode", 0 0, v0x7fd619e0cfc0_0;  alias, 1 drivers
v0x7fd619e06100_0 .net "sum", 0 0, L_0x7fd619e14320;  1 drivers
S_0x7fd619e06230 .scope module, "FA9" "one_bit_full_adder" 4 21, 5 1 0, S_0x7fd619d2d680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "opcode";
    .port_info 4 /OUTPUT 1 "sum";
    .port_info 5 /OUTPUT 1 "carry";
L_0x7fd619e141f0 .functor XOR 1, L_0x7fd619e15830, v0x7fd619e0cfc0_0, C4<0>, C4<0>;
L_0x7fd619e11e10 .functor XOR 1, L_0x7fd619e15630, L_0x7fd619e141f0, C4<0>, C4<0>;
L_0x7fd619e14f40 .functor XOR 1, L_0x7fd619e14c50, L_0x7fd619e11e10, C4<0>, C4<0>;
L_0x7fd619e14ff0 .functor XOR 1, L_0x7fd619e15830, v0x7fd619e0cfc0_0, C4<0>, C4<0>;
L_0x7fd619e150e0 .functor AND 1, L_0x7fd619e15630, L_0x7fd619e14ff0, C4<1>, C4<1>;
L_0x7fd619e151d0 .functor XOR 1, L_0x7fd619e15830, v0x7fd619e0cfc0_0, C4<0>, C4<0>;
L_0x7fd619e15260 .functor AND 1, L_0x7fd619e151d0, L_0x7fd619e14c50, C4<1>, C4<1>;
L_0x7fd619e15390 .functor OR 1, L_0x7fd619e150e0, L_0x7fd619e15260, C4<0>, C4<0>;
L_0x7fd619e15480 .functor AND 1, L_0x7fd619e14c50, L_0x7fd619e15630, C4<1>, C4<1>;
L_0x7fd619e15540 .functor OR 1, L_0x7fd619e15390, L_0x7fd619e15480, C4<0>, C4<0>;
v0x7fd619e06480_0 .net *"_ivl_0", 0 0, L_0x7fd619e141f0;  1 drivers
v0x7fd619e06510_0 .net *"_ivl_10", 0 0, L_0x7fd619e151d0;  1 drivers
v0x7fd619e065b0_0 .net *"_ivl_12", 0 0, L_0x7fd619e15260;  1 drivers
v0x7fd619e06670_0 .net *"_ivl_14", 0 0, L_0x7fd619e15390;  1 drivers
v0x7fd619e06720_0 .net *"_ivl_16", 0 0, L_0x7fd619e15480;  1 drivers
v0x7fd619e06810_0 .net *"_ivl_2", 0 0, L_0x7fd619e11e10;  1 drivers
v0x7fd619e068c0_0 .net *"_ivl_6", 0 0, L_0x7fd619e14ff0;  1 drivers
v0x7fd619e06970_0 .net *"_ivl_8", 0 0, L_0x7fd619e150e0;  1 drivers
v0x7fd619e06a20_0 .net "a", 0 0, L_0x7fd619e15630;  1 drivers
v0x7fd619e06b30_0 .net "b", 0 0, L_0x7fd619e15830;  1 drivers
v0x7fd619e06bc0_0 .net "carry", 0 0, L_0x7fd619e15540;  1 drivers
v0x7fd619e06c60_0 .net "cin", 0 0, L_0x7fd619e14c50;  1 drivers
v0x7fd619e06d00_0 .net "opcode", 0 0, v0x7fd619e0cfc0_0;  alias, 1 drivers
v0x7fd619e06d90_0 .net "sum", 0 0, L_0x7fd619e14f40;  1 drivers
S_0x7fd619e06ec0 .scope module, "FAa" "one_bit_full_adder" 4 22, 5 1 0, S_0x7fd619d2d680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "opcode";
    .port_info 4 /OUTPUT 1 "sum";
    .port_info 5 /OUTPUT 1 "carry";
L_0x7fd619e15ac0 .functor XOR 1, L_0x7fd619e16300, v0x7fd619e0cfc0_0, C4<0>, C4<0>;
L_0x7fd619e15750 .functor XOR 1, L_0x7fd619e161e0, L_0x7fd619e15ac0, C4<0>, C4<0>;
L_0x7fd619e157c0 .functor XOR 1, L_0x7fd619e16520, L_0x7fd619e15750, C4<0>, C4<0>;
L_0x7fd619e15b90 .functor XOR 1, L_0x7fd619e16300, v0x7fd619e0cfc0_0, C4<0>, C4<0>;
L_0x7fd619e15c80 .functor AND 1, L_0x7fd619e161e0, L_0x7fd619e15b90, C4<1>, C4<1>;
L_0x7fd619e15da0 .functor XOR 1, L_0x7fd619e16300, v0x7fd619e0cfc0_0, C4<0>, C4<0>;
L_0x7fd619e15e10 .functor AND 1, L_0x7fd619e15da0, L_0x7fd619e16520, C4<1>, C4<1>;
L_0x7fd619e15f60 .functor OR 1, L_0x7fd619e15c80, L_0x7fd619e15e10, C4<0>, C4<0>;
L_0x7fd619e16050 .functor AND 1, L_0x7fd619e16520, L_0x7fd619e161e0, C4<1>, C4<1>;
L_0x7fd619e16110 .functor OR 1, L_0x7fd619e15f60, L_0x7fd619e16050, C4<0>, C4<0>;
v0x7fd619e07110_0 .net *"_ivl_0", 0 0, L_0x7fd619e15ac0;  1 drivers
v0x7fd619e071a0_0 .net *"_ivl_10", 0 0, L_0x7fd619e15da0;  1 drivers
v0x7fd619e07240_0 .net *"_ivl_12", 0 0, L_0x7fd619e15e10;  1 drivers
v0x7fd619e07300_0 .net *"_ivl_14", 0 0, L_0x7fd619e15f60;  1 drivers
v0x7fd619e073b0_0 .net *"_ivl_16", 0 0, L_0x7fd619e16050;  1 drivers
v0x7fd619e074a0_0 .net *"_ivl_2", 0 0, L_0x7fd619e15750;  1 drivers
v0x7fd619e07550_0 .net *"_ivl_6", 0 0, L_0x7fd619e15b90;  1 drivers
v0x7fd619e07600_0 .net *"_ivl_8", 0 0, L_0x7fd619e15c80;  1 drivers
v0x7fd619e076b0_0 .net "a", 0 0, L_0x7fd619e161e0;  1 drivers
v0x7fd619e077c0_0 .net "b", 0 0, L_0x7fd619e16300;  1 drivers
v0x7fd619e07850_0 .net "carry", 0 0, L_0x7fd619e16110;  1 drivers
v0x7fd619e078f0_0 .net "cin", 0 0, L_0x7fd619e16520;  1 drivers
v0x7fd619e07990_0 .net "opcode", 0 0, v0x7fd619e0cfc0_0;  alias, 1 drivers
v0x7fd619e07a20_0 .net "sum", 0 0, L_0x7fd619e157c0;  1 drivers
S_0x7fd619e07b50 .scope module, "FAb" "one_bit_full_adder" 4 23, 5 1 0, S_0x7fd619d2d680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "opcode";
    .port_info 4 /OUTPUT 1 "sum";
    .port_info 5 /OUTPUT 1 "carry";
L_0x7fd619e159d0 .functor XOR 1, L_0x7fd619e16420, v0x7fd619e0cfc0_0, C4<0>, C4<0>;
L_0x7fd619e15a40 .functor XOR 1, L_0x7fd619e16d80, L_0x7fd619e159d0, C4<0>, C4<0>;
L_0x7fd619e16640 .functor XOR 1, L_0x7fd619e17030, L_0x7fd619e15a40, C4<0>, C4<0>;
L_0x7fd619e16730 .functor XOR 1, L_0x7fd619e16420, v0x7fd619e0cfc0_0, C4<0>, C4<0>;
L_0x7fd619e16820 .functor AND 1, L_0x7fd619e16d80, L_0x7fd619e16730, C4<1>, C4<1>;
L_0x7fd619e16940 .functor XOR 1, L_0x7fd619e16420, v0x7fd619e0cfc0_0, C4<0>, C4<0>;
L_0x7fd619e169b0 .functor AND 1, L_0x7fd619e16940, L_0x7fd619e17030, C4<1>, C4<1>;
L_0x7fd619e16b00 .functor OR 1, L_0x7fd619e16820, L_0x7fd619e169b0, C4<0>, C4<0>;
L_0x7fd619e16bf0 .functor AND 1, L_0x7fd619e17030, L_0x7fd619e16d80, C4<1>, C4<1>;
L_0x7fd619e16cb0 .functor OR 1, L_0x7fd619e16b00, L_0x7fd619e16bf0, C4<0>, C4<0>;
v0x7fd619e07da0_0 .net *"_ivl_0", 0 0, L_0x7fd619e159d0;  1 drivers
v0x7fd619e07e30_0 .net *"_ivl_10", 0 0, L_0x7fd619e16940;  1 drivers
v0x7fd619e07ed0_0 .net *"_ivl_12", 0 0, L_0x7fd619e169b0;  1 drivers
v0x7fd619e07f90_0 .net *"_ivl_14", 0 0, L_0x7fd619e16b00;  1 drivers
v0x7fd619e08040_0 .net *"_ivl_16", 0 0, L_0x7fd619e16bf0;  1 drivers
v0x7fd619e08130_0 .net *"_ivl_2", 0 0, L_0x7fd619e15a40;  1 drivers
v0x7fd619e081e0_0 .net *"_ivl_6", 0 0, L_0x7fd619e16730;  1 drivers
v0x7fd619e08290_0 .net *"_ivl_8", 0 0, L_0x7fd619e16820;  1 drivers
v0x7fd619e08340_0 .net "a", 0 0, L_0x7fd619e16d80;  1 drivers
v0x7fd619e08450_0 .net "b", 0 0, L_0x7fd619e16420;  1 drivers
v0x7fd619e084e0_0 .net "carry", 0 0, L_0x7fd619e16cb0;  1 drivers
v0x7fd619e08580_0 .net "cin", 0 0, L_0x7fd619e17030;  1 drivers
v0x7fd619e08620_0 .net "opcode", 0 0, v0x7fd619e0cfc0_0;  alias, 1 drivers
v0x7fd619e086b0_0 .net "sum", 0 0, L_0x7fd619e16640;  1 drivers
S_0x7fd619e087e0 .scope module, "FAc" "one_bit_full_adder" 4 24, 5 1 0, S_0x7fd619d2d680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "opcode";
    .port_info 4 /OUTPUT 1 "sum";
    .port_info 5 /OUTPUT 1 "carry";
L_0x7fd619e16ea0 .functor XOR 1, L_0x7fd619e17a40, v0x7fd619e0cfc0_0, C4<0>, C4<0>;
L_0x7fd619e16f10 .functor XOR 1, L_0x7fd619e17920, L_0x7fd619e16ea0, C4<0>, C4<0>;
L_0x7fd619e17270 .functor XOR 1, L_0x7fd619e17150, L_0x7fd619e16f10, C4<0>, C4<0>;
L_0x7fd619e172e0 .functor XOR 1, L_0x7fd619e17a40, v0x7fd619e0cfc0_0, C4<0>, C4<0>;
L_0x7fd619e173d0 .functor AND 1, L_0x7fd619e17920, L_0x7fd619e172e0, C4<1>, C4<1>;
L_0x7fd619e174c0 .functor XOR 1, L_0x7fd619e17a40, v0x7fd619e0cfc0_0, C4<0>, C4<0>;
L_0x7fd619e17550 .functor AND 1, L_0x7fd619e174c0, L_0x7fd619e17150, C4<1>, C4<1>;
L_0x7fd619e17680 .functor OR 1, L_0x7fd619e173d0, L_0x7fd619e17550, C4<0>, C4<0>;
L_0x7fd619e17770 .functor AND 1, L_0x7fd619e17150, L_0x7fd619e17920, C4<1>, C4<1>;
L_0x7fd619e17830 .functor OR 1, L_0x7fd619e17680, L_0x7fd619e17770, C4<0>, C4<0>;
v0x7fd619e08a30_0 .net *"_ivl_0", 0 0, L_0x7fd619e16ea0;  1 drivers
v0x7fd619e08ac0_0 .net *"_ivl_10", 0 0, L_0x7fd619e174c0;  1 drivers
v0x7fd619e08b60_0 .net *"_ivl_12", 0 0, L_0x7fd619e17550;  1 drivers
v0x7fd619e08c20_0 .net *"_ivl_14", 0 0, L_0x7fd619e17680;  1 drivers
v0x7fd619e08cd0_0 .net *"_ivl_16", 0 0, L_0x7fd619e17770;  1 drivers
v0x7fd619e08dc0_0 .net *"_ivl_2", 0 0, L_0x7fd619e16f10;  1 drivers
v0x7fd619e08e70_0 .net *"_ivl_6", 0 0, L_0x7fd619e172e0;  1 drivers
v0x7fd619e08f20_0 .net *"_ivl_8", 0 0, L_0x7fd619e173d0;  1 drivers
v0x7fd619e08fd0_0 .net "a", 0 0, L_0x7fd619e17920;  1 drivers
v0x7fd619e090e0_0 .net "b", 0 0, L_0x7fd619e17a40;  1 drivers
v0x7fd619e09170_0 .net "carry", 0 0, L_0x7fd619e17830;  1 drivers
v0x7fd619e09210_0 .net "cin", 0 0, L_0x7fd619e17150;  1 drivers
v0x7fd619e092b0_0 .net "opcode", 0 0, v0x7fd619e0cfc0_0;  alias, 1 drivers
v0x7fd619e09340_0 .net "sum", 0 0, L_0x7fd619e17270;  1 drivers
S_0x7fd619e09470 .scope module, "FAd" "one_bit_full_adder" 4 25, 5 1 0, S_0x7fd619d2d680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "opcode";
    .port_info 4 /OUTPUT 1 "sum";
    .port_info 5 /OUTPUT 1 "carry";
L_0x7fd619e17c90 .functor XOR 1, L_0x7fd619e17b60, v0x7fd619e0cfc0_0, C4<0>, C4<0>;
L_0x7fd619e17d00 .functor XOR 1, L_0x7fd619e184a0, L_0x7fd619e17c90, C4<0>, C4<0>;
L_0x7fd619e17d70 .functor XOR 1, L_0x7fd619e18700, L_0x7fd619e17d00, C4<0>, C4<0>;
L_0x7fd619e17e60 .functor XOR 1, L_0x7fd619e17b60, v0x7fd619e0cfc0_0, C4<0>, C4<0>;
L_0x7fd619e17f50 .functor AND 1, L_0x7fd619e184a0, L_0x7fd619e17e60, C4<1>, C4<1>;
L_0x7fd619e18040 .functor XOR 1, L_0x7fd619e17b60, v0x7fd619e0cfc0_0, C4<0>, C4<0>;
L_0x7fd619e180d0 .functor AND 1, L_0x7fd619e18040, L_0x7fd619e18700, C4<1>, C4<1>;
L_0x7fd619e18200 .functor OR 1, L_0x7fd619e17f50, L_0x7fd619e180d0, C4<0>, C4<0>;
L_0x7fd619e182f0 .functor AND 1, L_0x7fd619e18700, L_0x7fd619e184a0, C4<1>, C4<1>;
L_0x7fd619e183b0 .functor OR 1, L_0x7fd619e18200, L_0x7fd619e182f0, C4<0>, C4<0>;
v0x7fd619e096c0_0 .net *"_ivl_0", 0 0, L_0x7fd619e17c90;  1 drivers
v0x7fd619e09750_0 .net *"_ivl_10", 0 0, L_0x7fd619e18040;  1 drivers
v0x7fd619e097f0_0 .net *"_ivl_12", 0 0, L_0x7fd619e180d0;  1 drivers
v0x7fd619e098b0_0 .net *"_ivl_14", 0 0, L_0x7fd619e18200;  1 drivers
v0x7fd619e09960_0 .net *"_ivl_16", 0 0, L_0x7fd619e182f0;  1 drivers
v0x7fd619e09a50_0 .net *"_ivl_2", 0 0, L_0x7fd619e17d00;  1 drivers
v0x7fd619e09b00_0 .net *"_ivl_6", 0 0, L_0x7fd619e17e60;  1 drivers
v0x7fd619e09bb0_0 .net *"_ivl_8", 0 0, L_0x7fd619e17f50;  1 drivers
v0x7fd619e09c60_0 .net "a", 0 0, L_0x7fd619e184a0;  1 drivers
v0x7fd619e09d70_0 .net "b", 0 0, L_0x7fd619e17b60;  1 drivers
v0x7fd619e09e00_0 .net "carry", 0 0, L_0x7fd619e183b0;  1 drivers
v0x7fd619e09ea0_0 .net "cin", 0 0, L_0x7fd619e18700;  1 drivers
v0x7fd619e09f40_0 .net "opcode", 0 0, v0x7fd619e0cfc0_0;  alias, 1 drivers
v0x7fd619e09fd0_0 .net "sum", 0 0, L_0x7fd619e17d70;  1 drivers
S_0x7fd619e0a100 .scope module, "FAe" "one_bit_full_adder" 4 26, 5 1 0, S_0x7fd619d2d680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "opcode";
    .port_info 4 /OUTPUT 1 "sum";
    .port_info 5 /OUTPUT 1 "carry";
L_0x7fd619e185c0 .functor XOR 1, L_0x7fd619e13320, v0x7fd619e0cfc0_0, C4<0>, C4<0>;
L_0x7fd619e18630 .functor XOR 1, L_0x7fd619e19040, L_0x7fd619e185c0, C4<0>, C4<0>;
L_0x7fd619e18970 .functor XOR 1, L_0x7fd619e134c0, L_0x7fd619e18630, C4<0>, C4<0>;
L_0x7fd619e18a20 .functor XOR 1, L_0x7fd619e13320, v0x7fd619e0cfc0_0, C4<0>, C4<0>;
L_0x7fd619e18af0 .functor AND 1, L_0x7fd619e19040, L_0x7fd619e18a20, C4<1>, C4<1>;
L_0x7fd619e18be0 .functor XOR 1, L_0x7fd619e13320, v0x7fd619e0cfc0_0, C4<0>, C4<0>;
L_0x7fd619e18c70 .functor AND 1, L_0x7fd619e18be0, L_0x7fd619e134c0, C4<1>, C4<1>;
L_0x7fd619e18da0 .functor OR 1, L_0x7fd619e18af0, L_0x7fd619e18c70, C4<0>, C4<0>;
L_0x7fd619e18e90 .functor AND 1, L_0x7fd619e134c0, L_0x7fd619e19040, C4<1>, C4<1>;
L_0x7fd619e18f50 .functor OR 1, L_0x7fd619e18da0, L_0x7fd619e18e90, C4<0>, C4<0>;
v0x7fd619e0a350_0 .net *"_ivl_0", 0 0, L_0x7fd619e185c0;  1 drivers
v0x7fd619e0a3e0_0 .net *"_ivl_10", 0 0, L_0x7fd619e18be0;  1 drivers
v0x7fd619e0a480_0 .net *"_ivl_12", 0 0, L_0x7fd619e18c70;  1 drivers
v0x7fd619e0a540_0 .net *"_ivl_14", 0 0, L_0x7fd619e18da0;  1 drivers
v0x7fd619e0a5f0_0 .net *"_ivl_16", 0 0, L_0x7fd619e18e90;  1 drivers
v0x7fd619e0a6e0_0 .net *"_ivl_2", 0 0, L_0x7fd619e18630;  1 drivers
v0x7fd619e0a790_0 .net *"_ivl_6", 0 0, L_0x7fd619e18a20;  1 drivers
v0x7fd619e0a840_0 .net *"_ivl_8", 0 0, L_0x7fd619e18af0;  1 drivers
v0x7fd619e0a8f0_0 .net "a", 0 0, L_0x7fd619e19040;  1 drivers
v0x7fd619e0aa00_0 .net "b", 0 0, L_0x7fd619e13320;  1 drivers
v0x7fd619e0aa90_0 .net "carry", 0 0, L_0x7fd619e18f50;  1 drivers
v0x7fd619e0ab30_0 .net "cin", 0 0, L_0x7fd619e134c0;  1 drivers
v0x7fd619e0abd0_0 .net "opcode", 0 0, v0x7fd619e0cfc0_0;  alias, 1 drivers
v0x7fd619e0ac60_0 .net "sum", 0 0, L_0x7fd619e18970;  1 drivers
S_0x7fd619e0ad90 .scope module, "FAf" "one_bit_full_adder" 4 27, 5 1 0, S_0x7fd619d2d680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "opcode";
    .port_info 4 /OUTPUT 1 "sum";
    .port_info 5 /OUTPUT 1 "carry";
L_0x7fd619e195e0 .functor XOR 1, L_0x7fd619e1a2e0, v0x7fd619e0cfc0_0, C4<0>, C4<0>;
L_0x7fd619e19650 .functor XOR 1, L_0x7fd619e1a1c0, L_0x7fd619e195e0, C4<0>, C4<0>;
L_0x7fd619e19bb0 .functor XOR 1, L_0x7fd619e19a40, L_0x7fd619e19650, C4<0>, C4<0>;
L_0x7fd619e19c20 .functor XOR 1, L_0x7fd619e1a2e0, v0x7fd619e0cfc0_0, C4<0>, C4<0>;
L_0x7fd619e19cd0 .functor AND 1, L_0x7fd619e1a1c0, L_0x7fd619e19c20, C4<1>, C4<1>;
L_0x7fd619e19dc0 .functor XOR 1, L_0x7fd619e1a2e0, v0x7fd619e0cfc0_0, C4<0>, C4<0>;
L_0x7fd619e19e30 .functor AND 1, L_0x7fd619e19dc0, L_0x7fd619e19a40, C4<1>, C4<1>;
L_0x7fd619e19f60 .functor OR 1, L_0x7fd619e19cd0, L_0x7fd619e19e30, C4<0>, C4<0>;
L_0x7fd619e1a050 .functor AND 1, L_0x7fd619e19a40, L_0x7fd619e1a1c0, C4<1>, C4<1>;
L_0x7fd619e1a110 .functor OR 1, L_0x7fd619e19f60, L_0x7fd619e1a050, C4<0>, C4<0>;
v0x7fd619e0afe0_0 .net *"_ivl_0", 0 0, L_0x7fd619e195e0;  1 drivers
v0x7fd619e0b070_0 .net *"_ivl_10", 0 0, L_0x7fd619e19dc0;  1 drivers
v0x7fd619e0b110_0 .net *"_ivl_12", 0 0, L_0x7fd619e19e30;  1 drivers
v0x7fd619e0b1d0_0 .net *"_ivl_14", 0 0, L_0x7fd619e19f60;  1 drivers
v0x7fd619e0b280_0 .net *"_ivl_16", 0 0, L_0x7fd619e1a050;  1 drivers
v0x7fd619e0b370_0 .net *"_ivl_2", 0 0, L_0x7fd619e19650;  1 drivers
v0x7fd619e0b420_0 .net *"_ivl_6", 0 0, L_0x7fd619e19c20;  1 drivers
v0x7fd619e0b4d0_0 .net *"_ivl_8", 0 0, L_0x7fd619e19cd0;  1 drivers
v0x7fd619e0b580_0 .net "a", 0 0, L_0x7fd619e1a1c0;  1 drivers
v0x7fd619e0b690_0 .net "b", 0 0, L_0x7fd619e1a2e0;  1 drivers
v0x7fd619e0b720_0 .net "carry", 0 0, L_0x7fd619e1a110;  alias, 1 drivers
v0x7fd619e0b7c0_0 .net "cin", 0 0, L_0x7fd619e19a40;  1 drivers
v0x7fd619e0b860_0 .net "opcode", 0 0, v0x7fd619e0cfc0_0;  alias, 1 drivers
v0x7fd619e052f0_0 .net "sum", 0 0, L_0x7fd619e19bb0;  1 drivers
S_0x7fd619e0bf80 .scope module, "M" "registerfile" 3 40, 6 2 0, S_0x7fd619d47480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "read_adr1";
    .port_info 2 /INPUT 5 "read_adr2";
    .port_info 3 /INPUT 5 "write_adr";
    .port_info 4 /INPUT 16 "data";
    .port_info 5 /INPUT 1 "read1_valid";
    .port_info 6 /INPUT 1 "read2_valid";
    .port_info 7 /INPUT 1 "write_valid";
    .port_info 8 /OUTPUT 16 "read1";
    .port_info 9 /OUTPUT 16 "read2";
v0x7fd619e0c320_0 .net "clk", 0 0, v0x7fd619e0dcb0_0;  alias, 1 drivers
v0x7fd619e0c3d0_0 .net/s "data", 15 0, v0x7fd619e0d600_0;  1 drivers
v0x7fd619e0c470_0 .var "i", 5 0;
v0x7fd619e0c520_0 .var/s "read1", 15 0;
v0x7fd619e0c5d0_0 .net "read1_valid", 0 0, v0x7fd619e0d1a0_0;  1 drivers
v0x7fd619e0c6b0_0 .var/s "read2", 15 0;
v0x7fd619e0c760_0 .net "read2_valid", 0 0, v0x7fd619e0d3f0_0;  1 drivers
v0x7fd619e0c800_0 .net "read_adr1", 4 0, v0x7fd619e0df00_0;  alias, 1 drivers
v0x7fd619e0c8b0_0 .net "read_adr2", 4 0, v0x7fd619e0dfd0_0;  alias, 1 drivers
v0x7fd619e0c9c0 .array/s "regfile", 0 31, 15 0;
v0x7fd619e0ca60_0 .net "write_adr", 4 0, v0x7fd619e0e290_0;  alias, 1 drivers
v0x7fd619e0cb10_0 .net "write_valid", 0 0, v0x7fd619e0da30_0;  1 drivers
E_0x7fd619e0c290 .event edge, v0x7fd619e0c6b0_0, v0x7fd619e0c520_0;
E_0x7fd619e0c2e0 .event posedge, v0x7fd619e0c320_0;
    .scope S_0x7fd619e0bf80;
T_0 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x7fd619e0c470_0, 0, 6;
T_0.0 ;
    %load/vec4 v0x7fd619e0c470_0;
    %pad/u 32;
    %cmpi/u 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x7fd619e0c470_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7fd619e0c9c0, 4, 0;
    %load/vec4 v0x7fd619e0c470_0;
    %addi 1, 0, 6;
    %store/vec4 v0x7fd619e0c470_0, 0, 6;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0x7fd619e0bf80;
T_1 ;
    %wait E_0x7fd619e0c2e0;
    %load/vec4 v0x7fd619e0c5d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x7fd619e0c800_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fd619e0c9c0, 4;
    %assign/vec4 v0x7fd619e0c520_0, 0;
T_1.0 ;
    %load/vec4 v0x7fd619e0c760_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x7fd619e0c8b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fd619e0c9c0, 4;
    %assign/vec4 v0x7fd619e0c6b0_0, 0;
T_1.2 ;
    %load/vec4 v0x7fd619e0cb10_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v0x7fd619e0c3d0_0;
    %load/vec4 v0x7fd619e0ca60_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 2, 0; Constant delay
    %assign/vec4/a/d v0x7fd619e0c9c0, 0, 4;
T_1.4 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fd619e0bf80;
T_2 ;
    %wait E_0x7fd619e0c290;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fd619d47480;
T_3 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x7fd619e0ce00_0, 0, 6;
    %end;
    .thread T_3;
    .scope S_0x7fd619d47480;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd619e0d1a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd619e0d3f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd619e0da30_0, 0;
    %end;
    .thread T_4;
    .scope S_0x7fd619d47480;
T_5 ;
    %wait E_0x7fd619d5d1f0;
    %load/vec4 v0x7fd619e0d760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %jmp T_5.8;
T_5.0 ;
    %pushi/vec4 2, 0, 6;
    %assign/vec4 v0x7fd619e0ce00_0, 0;
    %load/vec4 v0x7fd619e0ce90_0;
    %assign/vec4 v0x7fd619e0d600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd619e0d1a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd619e0d3f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd619e0da30_0, 0;
    %jmp T_5.8;
T_5.1 ;
    %pushi/vec4 2, 0, 6;
    %assign/vec4 v0x7fd619e0ce00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd619e0d1a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd619e0d3f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd619e0da30_0, 0;
    %jmp T_5.8;
T_5.2 ;
    %pushi/vec4 2, 0, 6;
    %assign/vec4 v0x7fd619e0ce00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd619e0d1a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd619e0d3f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd619e0da30_0, 0;
    %jmp T_5.8;
T_5.3 ;
    %pushi/vec4 2, 0, 6;
    %assign/vec4 v0x7fd619e0ce00_0, 0;
    %load/vec4 v0x7fd619e0ce90_0;
    %assign/vec4 v0x7fd619e0d600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd619e0d1a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd619e0d3f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd619e0da30_0, 0;
    %jmp T_5.8;
T_5.4 ;
    %pushi/vec4 2, 0, 6;
    %assign/vec4 v0x7fd619e0ce00_0, 0;
    %load/vec4 v0x7fd619e0ce90_0;
    %assign/vec4 v0x7fd619e0d600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd619e0d1a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd619e0d3f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd619e0da30_0, 0;
    %jmp T_5.8;
T_5.5 ;
    %pushi/vec4 20, 0, 6;
    %assign/vec4 v0x7fd619e0ce00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd619e0d1a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd619e0d3f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd619e0da30_0, 0;
    %jmp T_5.8;
T_5.6 ;
    %pushi/vec4 20, 0, 6;
    %assign/vec4 v0x7fd619e0ce00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd619e0d1a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd619e0d3f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd619e0da30_0, 0;
    %jmp T_5.8;
T_5.7 ;
    %jmp T_5.8;
T_5.8 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fd619d47480;
T_6 ;
    %wait E_0x7fd619e0c2e0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd619e0cf20_0, 0;
    %load/vec4 v0x7fd619e0ce00_0;
    %subi 1, 0, 6;
    %assign/vec4 v0x7fd619e0ce00_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fd619d47480;
T_7 ;
    %wait E_0x7fd619d475f0;
    %load/vec4 v0x7fd619e0ce00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd619e0cf20_0, 8;
T_7.0 ;
    %load/vec4 v0x7fd619e0ce00_0;
    %pad/u 32;
    %cmpi/e 17, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x7fd619e0d760_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_7.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd619e0cfc0_0, 0;
    %load/vec4 v0x7fd619e0d100_0;
    %assign/vec4 v0x7fd619e0dac0_0, 0;
    %load/vec4 v0x7fd619e0d360_0;
    %assign/vec4 v0x7fd619e0db50_0, 0;
T_7.4 ;
    %load/vec4 v0x7fd619e0d760_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_7.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd619e0cfc0_0, 0;
    %load/vec4 v0x7fd619e0d100_0;
    %assign/vec4 v0x7fd619e0dac0_0, 0;
    %load/vec4 v0x7fd619e0d360_0;
    %assign/vec4 v0x7fd619e0db50_0, 0;
T_7.6 ;
T_7.2 ;
    %load/vec4 v0x7fd619e0ce00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.8, 4;
    %load/vec4 v0x7fd619e0d760_0;
    %cmpi/e 5, 0, 3;
    %flag_mov 8, 4;
    %load/vec4 v0x7fd619e0d760_0;
    %cmpi/e 6, 0, 3;
    %flag_or 4, 8;
    %jmp/0xz  T_7.10, 4;
    %load/vec4 v0x7fd619e0d6b0_0;
    %assign/vec4 v0x7fd619e0d600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd619e0d1a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd619e0d3f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd619e0da30_0, 0;
T_7.10 ;
T_7.8 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fd619d4a840;
T_8 ;
    %wait E_0x7fd619d4a9b0;
    %vpi_call 2 22 "$display", "time=%d: read_adr1 = (%d,%d) read = (%d,%d)--- write_out => %b", $time, v0x7fd619e0df00_0, v0x7fd619e0dfd0_0, v0x7fd619e0e0e0_0, v0x7fd619e0e170_0, v0x7fd619e0e200_0 {0 0 0};
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fd619d4a840;
T_9 ;
    %delay 1000, 0;
    %vpi_call 2 28 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x7fd619d4a840;
T_10 ;
T_10.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd619e0dcb0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd619e0dcb0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd619e0dcb0_0, 0, 1;
    %jmp T_10.0;
    %end;
    .thread T_10;
    .scope S_0x7fd619d4a840;
T_11 ;
    %delay 4, 0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fd619e0df00_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fd619e0dfd0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fd619e0e290_0, 0, 5;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x7fd619e0dd90_0, 0, 16;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fd619e0e200_0, 0, 3;
    %delay 20, 0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fd619e0df00_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fd619e0dfd0_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fd619e0e290_0, 0, 5;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x7fd619e0dd90_0, 0, 16;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fd619e0e200_0, 0, 3;
    %delay 20, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fd619e0df00_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7fd619e0dfd0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7fd619e0e290_0, 0, 5;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v0x7fd619e0dd90_0, 0, 16;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fd619e0e200_0, 0, 3;
    %delay 20, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7fd619e0df00_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x7fd619e0dfd0_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x7fd619e0e290_0, 0, 5;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v0x7fd619e0dd90_0, 0, 16;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fd619e0e200_0, 0, 3;
    %delay 20, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x7fd619e0df00_0, 0, 5;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x7fd619e0dfd0_0, 0, 5;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x7fd619e0e290_0, 0, 5;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v0x7fd619e0dd90_0, 0, 16;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fd619e0e200_0, 0, 3;
    %delay 20, 0;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x7fd619e0df00_0, 0, 5;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x7fd619e0dfd0_0, 0, 5;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x7fd619e0e290_0, 0, 5;
    %pushi/vec4 5, 0, 16;
    %store/vec4 v0x7fd619e0dd90_0, 0, 16;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fd619e0e200_0, 0, 3;
    %delay 20, 0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fd619e0df00_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fd619e0dfd0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fd619e0e290_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fd619e0dd90_0, 0, 16;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fd619e0e200_0, 0, 3;
    %delay 20, 0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fd619e0df00_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fd619e0dfd0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fd619e0e290_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fd619e0dd90_0, 0, 16;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fd619e0e200_0, 0, 3;
    %delay 20, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7fd619e0df00_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x7fd619e0dfd0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fd619e0e290_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fd619e0dd90_0, 0, 16;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fd619e0e200_0, 0, 3;
    %delay 20, 0;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x7fd619e0df00_0, 0, 5;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x7fd619e0dfd0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fd619e0e290_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fd619e0dd90_0, 0, 16;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fd619e0e200_0, 0, 3;
    %delay 20, 0;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x7fd619e0df00_0, 0, 5;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x7fd619e0dfd0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fd619e0e290_0, 0, 5;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fd619e0e200_0, 0, 3;
    %delay 200, 0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fd619e0df00_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fd619e0dfd0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fd619e0e290_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fd619e0dd90_0, 0, 16;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fd619e0e200_0, 0, 3;
    %delay 30, 0;
    %vpi_call 2 68 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "top.v";
    "process.v";
    "16_bit_adder.v";
    "1_bit_adder.v";
    "module.v";
