$date
	Mon Oct 21 11:23:41 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module stimuli $end
$scope module uut $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # c $end
$var wire 1 $ d $end
$var wire 1 % e $end
$var wire 1 & v $end
$var wire 1 ' w $end
$var wire 1 ( x $end
$var wire 1 ) y $end
$var wire 1 * z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1*
1)
1(
1'
1&
0%
0$
0#
0"
0!
$end
#50
0&
1!
#100
0'
1"
#150
0(
1#
#200
0)
1$
#250
0*
1%
#350
