

================================================================
== Vitis HLS Report for 'SpMV'
================================================================
* Date:           Tue Jan  7 13:53:08 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 31
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 4 
2 --> 3 
3 --> 4 
4 --> 5 7 
5 --> 6 
6 --> 7 
7 --> 8 10 
8 --> 9 
9 --> 10 
10 --> 11 13 
11 --> 12 
12 --> 13 
13 --> 14 16 
14 --> 15 
15 --> 16 
16 --> 17 19 
17 --> 18 
18 --> 19 
19 --> 20 22 
20 --> 21 
21 --> 22 
22 --> 23 25 
23 --> 24 
24 --> 25 
25 --> 26 28 
26 --> 27 
27 --> 28 
28 --> 29 31 
29 --> 30 
30 --> 31 
31 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.36>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%numOfRows_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %numOfRows"   --->   Operation 32 'read' 'numOfRows_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sum_27_loc = alloca i64 1"   --->   Operation 33 'alloca' 'sum_27_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%sum_24_loc = alloca i64 1"   --->   Operation 34 'alloca' 'sum_24_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sum_21_loc = alloca i64 1"   --->   Operation 35 'alloca' 'sum_21_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%sum_18_loc = alloca i64 1"   --->   Operation 36 'alloca' 'sum_18_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%sum_15_loc = alloca i64 1"   --->   Operation 37 'alloca' 'sum_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%sum_12_loc = alloca i64 1"   --->   Operation 38 'alloca' 'sum_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sum_9_loc = alloca i64 1"   --->   Operation 39 'alloca' 'sum_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sum_6_loc = alloca i64 1"   --->   Operation 40 'alloca' 'sum_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%sum_3_loc = alloca i64 1"   --->   Operation 41 'alloca' 'sum_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%sum_loc = alloca i64 1"   --->   Operation 42 'alloca' 'sum_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [SpMV.cpp:3]   --->   Operation 43 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %values, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %values"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i5 %columnIndexes, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %columnIndexes"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %rowPointers, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i9 %rowPointers"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %numOfRows"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i5 %numOfRows, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %numOfCols"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i5 %numOfCols, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vector, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %vector"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_r"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (1.78ns)   --->   "%icmp_ln20 = icmp_eq  i5 %numOfRows_read, i5 0" [SpMV.cpp:20]   --->   Operation 58 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (1.58ns)   --->   "%br_ln20 = br i1 %icmp_ln20, void %spmv_loop_internal, void %for.inc20" [SpMV.cpp:20]   --->   Operation 59 'br' 'br_ln20' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%rowPointers_addr = getelementptr i9 %rowPointers, i64 0, i64 0" [SpMV.cpp:22]   --->   Operation 60 'getelementptr' 'rowPointers_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 61 [2/2] (2.32ns)   --->   "%j = load i4 %rowPointers_addr" [SpMV.cpp:22]   --->   Operation 61 'load' 'j' <Predicate = (!icmp_ln20)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 11> <RAM>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%rowPointers_addr_1 = getelementptr i9 %rowPointers, i64 0, i64 1"   --->   Operation 62 'getelementptr' 'rowPointers_addr_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 63 [2/2] (2.32ns)   --->   "%rowPointers_load = load i4 %rowPointers_addr_1"   --->   Operation 63 'load' 'rowPointers_load' <Predicate = (!icmp_ln20)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 11> <RAM>

State 2 <SV = 1> <Delay = 3.91>
ST_2 : Operation 64 [1/2] (2.32ns)   --->   "%j = load i4 %rowPointers_addr" [SpMV.cpp:22]   --->   Operation 64 'load' 'j' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 11> <RAM>
ST_2 : Operation 65 [1/2] (2.32ns)   --->   "%rowPointers_load = load i4 %rowPointers_addr_1"   --->   Operation 65 'load' 'rowPointers_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 11> <RAM>
ST_2 : Operation 66 [2/2] (1.58ns)   --->   "%call_ln22 = call void @SpMV_Pipeline_spmv_loop_internal, i9 %j, i9 %rowPointers_load, i32 %values, i5 %columnIndexes, i32 %vector, i32 %sum_loc" [SpMV.cpp:22]   --->   Operation 66 'call' 'call_ln22' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 67 [1/2] (0.00ns)   --->   "%call_ln22 = call void @SpMV_Pipeline_spmv_loop_internal, i9 %j, i9 %rowPointers_load, i32 %values, i5 %columnIndexes, i32 %vector, i32 %sum_loc" [SpMV.cpp:22]   --->   Operation 67 'call' 'call_ln22' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 3.91>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%sum_loc_load = load i32 %sum_loc"   --->   Operation 68 'load' 'sum_loc_load' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc20"   --->   Operation 69 'br' 'br_ln0' <Predicate = (!icmp_ln20)> <Delay = 1.58>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%sum_1 = phi i32 %sum_loc_load, void %spmv_loop_internal, i32 0, void %entry"   --->   Operation 70 'phi' 'sum_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%output_r_addr = getelementptr i32 %output_r, i64 0, i64 0" [SpMV.cpp:37]   --->   Operation 71 'getelementptr' 'output_r_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (2.32ns)   --->   "%store_ln37 = store i32 %sum_1, i4 %output_r_addr" [SpMV.cpp:37]   --->   Operation 72 'store' 'store_ln37' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%tmp = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %numOfRows_read, i32 1, i32 4" [SpMV.cpp:20]   --->   Operation 73 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (1.73ns)   --->   "%icmp_ln20_1 = icmp_eq  i4 %tmp, i4 0" [SpMV.cpp:20]   --->   Operation 74 'icmp' 'icmp_ln20_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (1.58ns)   --->   "%br_ln20 = br i1 %icmp_ln20_1, void %spmv_loop_internal.1, void %for.inc20.1" [SpMV.cpp:20]   --->   Operation 75 'br' 'br_ln20' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%rowPointers_addr_2 = getelementptr i9 %rowPointers, i64 0, i64 1" [SpMV.cpp:22]   --->   Operation 76 'getelementptr' 'rowPointers_addr_2' <Predicate = (!icmp_ln20 & !icmp_ln20_1)> <Delay = 0.00>
ST_4 : Operation 77 [2/2] (2.32ns)   --->   "%j_9 = load i4 %rowPointers_addr_2" [SpMV.cpp:22]   --->   Operation 77 'load' 'j_9' <Predicate = (!icmp_ln20 & !icmp_ln20_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 11> <RAM>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%rowPointers_addr_3 = getelementptr i9 %rowPointers, i64 0, i64 2"   --->   Operation 78 'getelementptr' 'rowPointers_addr_3' <Predicate = (!icmp_ln20 & !icmp_ln20_1)> <Delay = 0.00>
ST_4 : Operation 79 [2/2] (2.32ns)   --->   "%rowPointers_load_2 = load i4 %rowPointers_addr_3"   --->   Operation 79 'load' 'rowPointers_load_2' <Predicate = (!icmp_ln20 & !icmp_ln20_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 11> <RAM>

State 5 <SV = 4> <Delay = 3.91>
ST_5 : Operation 80 [1/2] (2.32ns)   --->   "%j_9 = load i4 %rowPointers_addr_2" [SpMV.cpp:22]   --->   Operation 80 'load' 'j_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 11> <RAM>
ST_5 : Operation 81 [1/2] (2.32ns)   --->   "%rowPointers_load_2 = load i4 %rowPointers_addr_3"   --->   Operation 81 'load' 'rowPointers_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 11> <RAM>
ST_5 : Operation 82 [2/2] (1.58ns)   --->   "%call_ln22 = call void @SpMV_Pipeline_spmv_loop_internal1, i9 %j_9, i9 %rowPointers_load_2, i32 %values, i5 %columnIndexes, i32 %vector, i32 %sum_3_loc" [SpMV.cpp:22]   --->   Operation 82 'call' 'call_ln22' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 83 [1/2] (0.00ns)   --->   "%call_ln22 = call void @SpMV_Pipeline_spmv_loop_internal1, i9 %j_9, i9 %rowPointers_load_2, i32 %values, i5 %columnIndexes, i32 %vector, i32 %sum_3_loc" [SpMV.cpp:22]   --->   Operation 83 'call' 'call_ln22' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 3.91>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%sum_3_loc_load = load i32 %sum_3_loc"   --->   Operation 84 'load' 'sum_3_loc_load' <Predicate = (!icmp_ln20_1)> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc20.1"   --->   Operation 85 'br' 'br_ln0' <Predicate = (!icmp_ln20_1)> <Delay = 1.58>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%sum_5 = phi i32 %sum_3_loc_load, void %spmv_loop_internal.1, i32 0, void %for.inc20"   --->   Operation 86 'phi' 'sum_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%output_r_addr_1 = getelementptr i32 %output_r, i64 0, i64 1" [SpMV.cpp:37]   --->   Operation 87 'getelementptr' 'output_r_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (2.32ns)   --->   "%store_ln37 = store i32 %sum_5, i4 %output_r_addr_1" [SpMV.cpp:37]   --->   Operation 88 'store' 'store_ln37' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_7 : Operation 89 [1/1] (1.78ns)   --->   "%icmp_ln20_2 = icmp_ugt  i5 %numOfRows_read, i5 2" [SpMV.cpp:20]   --->   Operation 89 'icmp' 'icmp_ln20_2' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (1.58ns)   --->   "%br_ln20 = br i1 %icmp_ln20_2, void %for.inc20.2, void %spmv_loop_internal.2" [SpMV.cpp:20]   --->   Operation 90 'br' 'br_ln20' <Predicate = true> <Delay = 1.58>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%rowPointers_addr_4 = getelementptr i9 %rowPointers, i64 0, i64 2" [SpMV.cpp:22]   --->   Operation 91 'getelementptr' 'rowPointers_addr_4' <Predicate = (!icmp_ln20_1 & icmp_ln20_2)> <Delay = 0.00>
ST_7 : Operation 92 [2/2] (2.32ns)   --->   "%j_11 = load i4 %rowPointers_addr_4" [SpMV.cpp:22]   --->   Operation 92 'load' 'j_11' <Predicate = (!icmp_ln20_1 & icmp_ln20_2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 11> <RAM>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%rowPointers_addr_5 = getelementptr i9 %rowPointers, i64 0, i64 3"   --->   Operation 93 'getelementptr' 'rowPointers_addr_5' <Predicate = (!icmp_ln20_1 & icmp_ln20_2)> <Delay = 0.00>
ST_7 : Operation 94 [2/2] (2.32ns)   --->   "%rowPointers_load_4 = load i4 %rowPointers_addr_5"   --->   Operation 94 'load' 'rowPointers_load_4' <Predicate = (!icmp_ln20_1 & icmp_ln20_2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 11> <RAM>

State 8 <SV = 7> <Delay = 3.91>
ST_8 : Operation 95 [1/2] (2.32ns)   --->   "%j_11 = load i4 %rowPointers_addr_4" [SpMV.cpp:22]   --->   Operation 95 'load' 'j_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 11> <RAM>
ST_8 : Operation 96 [1/2] (2.32ns)   --->   "%rowPointers_load_4 = load i4 %rowPointers_addr_5"   --->   Operation 96 'load' 'rowPointers_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 11> <RAM>
ST_8 : Operation 97 [2/2] (1.58ns)   --->   "%call_ln22 = call void @SpMV_Pipeline_spmv_loop_internal2, i9 %j_11, i9 %rowPointers_load_4, i32 %values, i5 %columnIndexes, i32 %vector, i32 %sum_6_loc" [SpMV.cpp:22]   --->   Operation 97 'call' 'call_ln22' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 98 [1/2] (0.00ns)   --->   "%call_ln22 = call void @SpMV_Pipeline_spmv_loop_internal2, i9 %j_11, i9 %rowPointers_load_4, i32 %values, i5 %columnIndexes, i32 %vector, i32 %sum_6_loc" [SpMV.cpp:22]   --->   Operation 98 'call' 'call_ln22' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 3.91>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%sum_6_loc_load = load i32 %sum_6_loc"   --->   Operation 99 'load' 'sum_6_loc_load' <Predicate = (icmp_ln20_2)> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc20.2"   --->   Operation 100 'br' 'br_ln0' <Predicate = (icmp_ln20_2)> <Delay = 1.58>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%sum_8 = phi i32 %sum_6_loc_load, void %spmv_loop_internal.2, i32 0, void %for.inc20.1"   --->   Operation 101 'phi' 'sum_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%output_r_addr_2 = getelementptr i32 %output_r, i64 0, i64 2" [SpMV.cpp:37]   --->   Operation 102 'getelementptr' 'output_r_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (2.32ns)   --->   "%store_ln37 = store i32 %sum_8, i4 %output_r_addr_2" [SpMV.cpp:37]   --->   Operation 103 'store' 'store_ln37' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %numOfRows_read, i32 2, i32 4" [SpMV.cpp:20]   --->   Operation 104 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (1.65ns)   --->   "%icmp_ln20_3 = icmp_eq  i3 %tmp_1, i3 0" [SpMV.cpp:20]   --->   Operation 105 'icmp' 'icmp_ln20_3' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 106 [1/1] (1.58ns)   --->   "%br_ln20 = br i1 %icmp_ln20_3, void %spmv_loop_internal.3, void %for.inc20.3" [SpMV.cpp:20]   --->   Operation 106 'br' 'br_ln20' <Predicate = true> <Delay = 1.58>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%rowPointers_addr_6 = getelementptr i9 %rowPointers, i64 0, i64 3" [SpMV.cpp:22]   --->   Operation 107 'getelementptr' 'rowPointers_addr_6' <Predicate = (icmp_ln20_2 & !icmp_ln20_3)> <Delay = 0.00>
ST_10 : Operation 108 [2/2] (2.32ns)   --->   "%j_13 = load i4 %rowPointers_addr_6" [SpMV.cpp:22]   --->   Operation 108 'load' 'j_13' <Predicate = (icmp_ln20_2 & !icmp_ln20_3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 11> <RAM>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "%rowPointers_addr_7 = getelementptr i9 %rowPointers, i64 0, i64 4"   --->   Operation 109 'getelementptr' 'rowPointers_addr_7' <Predicate = (icmp_ln20_2 & !icmp_ln20_3)> <Delay = 0.00>
ST_10 : Operation 110 [2/2] (2.32ns)   --->   "%rowPointers_load_6 = load i4 %rowPointers_addr_7"   --->   Operation 110 'load' 'rowPointers_load_6' <Predicate = (icmp_ln20_2 & !icmp_ln20_3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 11> <RAM>

State 11 <SV = 10> <Delay = 3.91>
ST_11 : Operation 111 [1/2] (2.32ns)   --->   "%j_13 = load i4 %rowPointers_addr_6" [SpMV.cpp:22]   --->   Operation 111 'load' 'j_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 11> <RAM>
ST_11 : Operation 112 [1/2] (2.32ns)   --->   "%rowPointers_load_6 = load i4 %rowPointers_addr_7"   --->   Operation 112 'load' 'rowPointers_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 11> <RAM>
ST_11 : Operation 113 [2/2] (1.58ns)   --->   "%call_ln22 = call void @SpMV_Pipeline_spmv_loop_internal3, i9 %j_13, i9 %rowPointers_load_6, i32 %values, i5 %columnIndexes, i32 %vector, i32 %sum_9_loc" [SpMV.cpp:22]   --->   Operation 113 'call' 'call_ln22' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 114 [1/2] (0.00ns)   --->   "%call_ln22 = call void @SpMV_Pipeline_spmv_loop_internal3, i9 %j_13, i9 %rowPointers_load_6, i32 %values, i5 %columnIndexes, i32 %vector, i32 %sum_9_loc" [SpMV.cpp:22]   --->   Operation 114 'call' 'call_ln22' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 3.91>
ST_13 : Operation 115 [1/1] (0.00ns)   --->   "%sum_9_loc_load = load i32 %sum_9_loc"   --->   Operation 115 'load' 'sum_9_loc_load' <Predicate = (!icmp_ln20_3)> <Delay = 0.00>
ST_13 : Operation 116 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc20.3"   --->   Operation 116 'br' 'br_ln0' <Predicate = (!icmp_ln20_3)> <Delay = 1.58>
ST_13 : Operation 117 [1/1] (0.00ns)   --->   "%sum = phi i32 %sum_9_loc_load, void %spmv_loop_internal.3, i32 0, void %for.inc20.2"   --->   Operation 117 'phi' 'sum' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 118 [1/1] (0.00ns)   --->   "%output_r_addr_3 = getelementptr i32 %output_r, i64 0, i64 3" [SpMV.cpp:37]   --->   Operation 118 'getelementptr' 'output_r_addr_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 119 [1/1] (2.32ns)   --->   "%store_ln37 = store i32 %sum, i4 %output_r_addr_3" [SpMV.cpp:37]   --->   Operation 119 'store' 'store_ln37' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_13 : Operation 120 [1/1] (1.78ns)   --->   "%icmp_ln20_4 = icmp_ugt  i5 %numOfRows_read, i5 4" [SpMV.cpp:20]   --->   Operation 120 'icmp' 'icmp_ln20_4' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 121 [1/1] (1.58ns)   --->   "%br_ln20 = br i1 %icmp_ln20_4, void %for.inc20.4, void %spmv_loop_internal.4" [SpMV.cpp:20]   --->   Operation 121 'br' 'br_ln20' <Predicate = true> <Delay = 1.58>
ST_13 : Operation 122 [1/1] (0.00ns)   --->   "%rowPointers_addr_8 = getelementptr i9 %rowPointers, i64 0, i64 4" [SpMV.cpp:22]   --->   Operation 122 'getelementptr' 'rowPointers_addr_8' <Predicate = (!icmp_ln20_3 & icmp_ln20_4)> <Delay = 0.00>
ST_13 : Operation 123 [2/2] (2.32ns)   --->   "%j_15 = load i4 %rowPointers_addr_8" [SpMV.cpp:22]   --->   Operation 123 'load' 'j_15' <Predicate = (!icmp_ln20_3 & icmp_ln20_4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 11> <RAM>
ST_13 : Operation 124 [1/1] (0.00ns)   --->   "%rowPointers_addr_9 = getelementptr i9 %rowPointers, i64 0, i64 5"   --->   Operation 124 'getelementptr' 'rowPointers_addr_9' <Predicate = (!icmp_ln20_3 & icmp_ln20_4)> <Delay = 0.00>
ST_13 : Operation 125 [2/2] (2.32ns)   --->   "%rowPointers_load_8 = load i4 %rowPointers_addr_9"   --->   Operation 125 'load' 'rowPointers_load_8' <Predicate = (!icmp_ln20_3 & icmp_ln20_4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 11> <RAM>

State 14 <SV = 13> <Delay = 3.91>
ST_14 : Operation 126 [1/2] (2.32ns)   --->   "%j_15 = load i4 %rowPointers_addr_8" [SpMV.cpp:22]   --->   Operation 126 'load' 'j_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 11> <RAM>
ST_14 : Operation 127 [1/2] (2.32ns)   --->   "%rowPointers_load_8 = load i4 %rowPointers_addr_9"   --->   Operation 127 'load' 'rowPointers_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 11> <RAM>
ST_14 : Operation 128 [2/2] (1.58ns)   --->   "%call_ln22 = call void @SpMV_Pipeline_spmv_loop_internal4, i9 %j_15, i9 %rowPointers_load_8, i32 %values, i5 %columnIndexes, i32 %vector, i32 %sum_12_loc" [SpMV.cpp:22]   --->   Operation 128 'call' 'call_ln22' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 129 [1/2] (0.00ns)   --->   "%call_ln22 = call void @SpMV_Pipeline_spmv_loop_internal4, i9 %j_15, i9 %rowPointers_load_8, i32 %values, i5 %columnIndexes, i32 %vector, i32 %sum_12_loc" [SpMV.cpp:22]   --->   Operation 129 'call' 'call_ln22' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 3.91>
ST_16 : Operation 130 [1/1] (0.00ns)   --->   "%sum_12_loc_load = load i32 %sum_12_loc"   --->   Operation 130 'load' 'sum_12_loc_load' <Predicate = (icmp_ln20_4)> <Delay = 0.00>
ST_16 : Operation 131 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc20.4"   --->   Operation 131 'br' 'br_ln0' <Predicate = (icmp_ln20_4)> <Delay = 1.58>
ST_16 : Operation 132 [1/1] (0.00ns)   --->   "%sum_9 = phi i32 %sum_12_loc_load, void %spmv_loop_internal.4, i32 0, void %for.inc20.3"   --->   Operation 132 'phi' 'sum_9' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 133 [1/1] (0.00ns)   --->   "%output_r_addr_4 = getelementptr i32 %output_r, i64 0, i64 4" [SpMV.cpp:37]   --->   Operation 133 'getelementptr' 'output_r_addr_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 134 [1/1] (2.32ns)   --->   "%store_ln37 = store i32 %sum_9, i4 %output_r_addr_4" [SpMV.cpp:37]   --->   Operation 134 'store' 'store_ln37' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_16 : Operation 135 [1/1] (1.78ns)   --->   "%icmp_ln20_5 = icmp_ugt  i5 %numOfRows_read, i5 5" [SpMV.cpp:20]   --->   Operation 135 'icmp' 'icmp_ln20_5' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 136 [1/1] (1.58ns)   --->   "%br_ln20 = br i1 %icmp_ln20_5, void %for.inc20.5, void %spmv_loop_internal.5" [SpMV.cpp:20]   --->   Operation 136 'br' 'br_ln20' <Predicate = true> <Delay = 1.58>
ST_16 : Operation 137 [1/1] (0.00ns)   --->   "%rowPointers_addr_10 = getelementptr i9 %rowPointers, i64 0, i64 5" [SpMV.cpp:22]   --->   Operation 137 'getelementptr' 'rowPointers_addr_10' <Predicate = (icmp_ln20_4 & icmp_ln20_5)> <Delay = 0.00>
ST_16 : Operation 138 [2/2] (2.32ns)   --->   "%j_17 = load i4 %rowPointers_addr_10" [SpMV.cpp:22]   --->   Operation 138 'load' 'j_17' <Predicate = (icmp_ln20_4 & icmp_ln20_5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 11> <RAM>
ST_16 : Operation 139 [1/1] (0.00ns)   --->   "%rowPointers_addr_11 = getelementptr i9 %rowPointers, i64 0, i64 6"   --->   Operation 139 'getelementptr' 'rowPointers_addr_11' <Predicate = (icmp_ln20_4 & icmp_ln20_5)> <Delay = 0.00>
ST_16 : Operation 140 [2/2] (2.32ns)   --->   "%rowPointers_load_10 = load i4 %rowPointers_addr_11"   --->   Operation 140 'load' 'rowPointers_load_10' <Predicate = (icmp_ln20_4 & icmp_ln20_5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 11> <RAM>

State 17 <SV = 16> <Delay = 3.91>
ST_17 : Operation 141 [1/2] (2.32ns)   --->   "%j_17 = load i4 %rowPointers_addr_10" [SpMV.cpp:22]   --->   Operation 141 'load' 'j_17' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 11> <RAM>
ST_17 : Operation 142 [1/2] (2.32ns)   --->   "%rowPointers_load_10 = load i4 %rowPointers_addr_11"   --->   Operation 142 'load' 'rowPointers_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 11> <RAM>
ST_17 : Operation 143 [2/2] (1.58ns)   --->   "%call_ln22 = call void @SpMV_Pipeline_spmv_loop_internal5, i9 %j_17, i9 %rowPointers_load_10, i32 %values, i5 %columnIndexes, i32 %vector, i32 %sum_15_loc" [SpMV.cpp:22]   --->   Operation 143 'call' 'call_ln22' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 144 [1/2] (0.00ns)   --->   "%call_ln22 = call void @SpMV_Pipeline_spmv_loop_internal5, i9 %j_17, i9 %rowPointers_load_10, i32 %values, i5 %columnIndexes, i32 %vector, i32 %sum_15_loc" [SpMV.cpp:22]   --->   Operation 144 'call' 'call_ln22' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 3.91>
ST_19 : Operation 145 [1/1] (0.00ns)   --->   "%sum_15_loc_load = load i32 %sum_15_loc"   --->   Operation 145 'load' 'sum_15_loc_load' <Predicate = (icmp_ln20_5)> <Delay = 0.00>
ST_19 : Operation 146 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc20.5"   --->   Operation 146 'br' 'br_ln0' <Predicate = (icmp_ln20_5)> <Delay = 1.58>
ST_19 : Operation 147 [1/1] (0.00ns)   --->   "%sum_10 = phi i32 %sum_15_loc_load, void %spmv_loop_internal.5, i32 0, void %for.inc20.4"   --->   Operation 147 'phi' 'sum_10' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 148 [1/1] (0.00ns)   --->   "%output_r_addr_5 = getelementptr i32 %output_r, i64 0, i64 5" [SpMV.cpp:37]   --->   Operation 148 'getelementptr' 'output_r_addr_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 149 [1/1] (2.32ns)   --->   "%store_ln37 = store i32 %sum_10, i4 %output_r_addr_5" [SpMV.cpp:37]   --->   Operation 149 'store' 'store_ln37' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_19 : Operation 150 [1/1] (1.78ns)   --->   "%icmp_ln20_6 = icmp_ugt  i5 %numOfRows_read, i5 6" [SpMV.cpp:20]   --->   Operation 150 'icmp' 'icmp_ln20_6' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 151 [1/1] (1.58ns)   --->   "%br_ln20 = br i1 %icmp_ln20_6, void %for.inc20.6, void %spmv_loop_internal.6" [SpMV.cpp:20]   --->   Operation 151 'br' 'br_ln20' <Predicate = true> <Delay = 1.58>
ST_19 : Operation 152 [1/1] (0.00ns)   --->   "%rowPointers_addr_12 = getelementptr i9 %rowPointers, i64 0, i64 6" [SpMV.cpp:22]   --->   Operation 152 'getelementptr' 'rowPointers_addr_12' <Predicate = (icmp_ln20_5 & icmp_ln20_6)> <Delay = 0.00>
ST_19 : Operation 153 [2/2] (2.32ns)   --->   "%j_19 = load i4 %rowPointers_addr_12" [SpMV.cpp:22]   --->   Operation 153 'load' 'j_19' <Predicate = (icmp_ln20_5 & icmp_ln20_6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 11> <RAM>
ST_19 : Operation 154 [1/1] (0.00ns)   --->   "%rowPointers_addr_13 = getelementptr i9 %rowPointers, i64 0, i64 7"   --->   Operation 154 'getelementptr' 'rowPointers_addr_13' <Predicate = (icmp_ln20_5 & icmp_ln20_6)> <Delay = 0.00>
ST_19 : Operation 155 [2/2] (2.32ns)   --->   "%rowPointers_load_12 = load i4 %rowPointers_addr_13"   --->   Operation 155 'load' 'rowPointers_load_12' <Predicate = (icmp_ln20_5 & icmp_ln20_6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 11> <RAM>

State 20 <SV = 19> <Delay = 3.91>
ST_20 : Operation 156 [1/2] (2.32ns)   --->   "%j_19 = load i4 %rowPointers_addr_12" [SpMV.cpp:22]   --->   Operation 156 'load' 'j_19' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 11> <RAM>
ST_20 : Operation 157 [1/2] (2.32ns)   --->   "%rowPointers_load_12 = load i4 %rowPointers_addr_13"   --->   Operation 157 'load' 'rowPointers_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 11> <RAM>
ST_20 : Operation 158 [2/2] (1.58ns)   --->   "%call_ln22 = call void @SpMV_Pipeline_spmv_loop_internal6, i9 %j_19, i9 %rowPointers_load_12, i32 %values, i5 %columnIndexes, i32 %vector, i32 %sum_18_loc" [SpMV.cpp:22]   --->   Operation 158 'call' 'call_ln22' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 159 [1/2] (0.00ns)   --->   "%call_ln22 = call void @SpMV_Pipeline_spmv_loop_internal6, i9 %j_19, i9 %rowPointers_load_12, i32 %values, i5 %columnIndexes, i32 %vector, i32 %sum_18_loc" [SpMV.cpp:22]   --->   Operation 159 'call' 'call_ln22' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 3.91>
ST_22 : Operation 160 [1/1] (0.00ns)   --->   "%sum_18_loc_load = load i32 %sum_18_loc"   --->   Operation 160 'load' 'sum_18_loc_load' <Predicate = (icmp_ln20_6)> <Delay = 0.00>
ST_22 : Operation 161 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc20.6"   --->   Operation 161 'br' 'br_ln0' <Predicate = (icmp_ln20_6)> <Delay = 1.58>
ST_22 : Operation 162 [1/1] (0.00ns)   --->   "%sum_11 = phi i32 %sum_18_loc_load, void %spmv_loop_internal.6, i32 0, void %for.inc20.5"   --->   Operation 162 'phi' 'sum_11' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 163 [1/1] (0.00ns)   --->   "%output_r_addr_6 = getelementptr i32 %output_r, i64 0, i64 6" [SpMV.cpp:37]   --->   Operation 163 'getelementptr' 'output_r_addr_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 164 [1/1] (2.32ns)   --->   "%store_ln37 = store i32 %sum_11, i4 %output_r_addr_6" [SpMV.cpp:37]   --->   Operation 164 'store' 'store_ln37' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_22 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %numOfRows_read, i32 3, i32 4" [SpMV.cpp:20]   --->   Operation 165 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 166 [1/1] (1.56ns)   --->   "%icmp_ln20_7 = icmp_eq  i2 %tmp_2, i2 0" [SpMV.cpp:20]   --->   Operation 166 'icmp' 'icmp_ln20_7' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 167 [1/1] (1.58ns)   --->   "%br_ln20 = br i1 %icmp_ln20_7, void %spmv_loop_internal.7, void %for.inc20.7" [SpMV.cpp:20]   --->   Operation 167 'br' 'br_ln20' <Predicate = true> <Delay = 1.58>
ST_22 : Operation 168 [1/1] (0.00ns)   --->   "%rowPointers_addr_14 = getelementptr i9 %rowPointers, i64 0, i64 7" [SpMV.cpp:22]   --->   Operation 168 'getelementptr' 'rowPointers_addr_14' <Predicate = (icmp_ln20_6 & !icmp_ln20_7)> <Delay = 0.00>
ST_22 : Operation 169 [2/2] (2.32ns)   --->   "%j_20 = load i4 %rowPointers_addr_14" [SpMV.cpp:22]   --->   Operation 169 'load' 'j_20' <Predicate = (icmp_ln20_6 & !icmp_ln20_7)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 11> <RAM>
ST_22 : Operation 170 [1/1] (0.00ns)   --->   "%rowPointers_addr_15 = getelementptr i9 %rowPointers, i64 0, i64 8"   --->   Operation 170 'getelementptr' 'rowPointers_addr_15' <Predicate = (icmp_ln20_6 & !icmp_ln20_7)> <Delay = 0.00>
ST_22 : Operation 171 [2/2] (2.32ns)   --->   "%rowPointers_load_14 = load i4 %rowPointers_addr_15"   --->   Operation 171 'load' 'rowPointers_load_14' <Predicate = (icmp_ln20_6 & !icmp_ln20_7)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 11> <RAM>

State 23 <SV = 22> <Delay = 3.91>
ST_23 : Operation 172 [1/2] (2.32ns)   --->   "%j_20 = load i4 %rowPointers_addr_14" [SpMV.cpp:22]   --->   Operation 172 'load' 'j_20' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 11> <RAM>
ST_23 : Operation 173 [1/2] (2.32ns)   --->   "%rowPointers_load_14 = load i4 %rowPointers_addr_15"   --->   Operation 173 'load' 'rowPointers_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 11> <RAM>
ST_23 : Operation 174 [2/2] (1.58ns)   --->   "%call_ln22 = call void @SpMV_Pipeline_spmv_loop_internal7, i9 %j_20, i9 %rowPointers_load_14, i32 %values, i5 %columnIndexes, i32 %vector, i32 %sum_21_loc" [SpMV.cpp:22]   --->   Operation 174 'call' 'call_ln22' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 0.00>
ST_24 : Operation 175 [1/2] (0.00ns)   --->   "%call_ln22 = call void @SpMV_Pipeline_spmv_loop_internal7, i9 %j_20, i9 %rowPointers_load_14, i32 %values, i5 %columnIndexes, i32 %vector, i32 %sum_21_loc" [SpMV.cpp:22]   --->   Operation 175 'call' 'call_ln22' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 3.91>
ST_25 : Operation 176 [1/1] (0.00ns)   --->   "%sum_21_loc_load = load i32 %sum_21_loc"   --->   Operation 176 'load' 'sum_21_loc_load' <Predicate = (!icmp_ln20_7)> <Delay = 0.00>
ST_25 : Operation 177 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc20.7"   --->   Operation 177 'br' 'br_ln0' <Predicate = (!icmp_ln20_7)> <Delay = 1.58>
ST_25 : Operation 178 [1/1] (0.00ns)   --->   "%sum_12 = phi i32 %sum_21_loc_load, void %spmv_loop_internal.7, i32 0, void %for.inc20.6"   --->   Operation 178 'phi' 'sum_12' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 179 [1/1] (0.00ns)   --->   "%output_r_addr_7 = getelementptr i32 %output_r, i64 0, i64 7" [SpMV.cpp:37]   --->   Operation 179 'getelementptr' 'output_r_addr_7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 180 [1/1] (2.32ns)   --->   "%store_ln37 = store i32 %sum_12, i4 %output_r_addr_7" [SpMV.cpp:37]   --->   Operation 180 'store' 'store_ln37' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_25 : Operation 181 [1/1] (1.78ns)   --->   "%icmp_ln20_8 = icmp_ugt  i5 %numOfRows_read, i5 8" [SpMV.cpp:20]   --->   Operation 181 'icmp' 'icmp_ln20_8' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 182 [1/1] (1.58ns)   --->   "%br_ln20 = br i1 %icmp_ln20_8, void %for.inc20.8, void %spmv_loop_internal.8" [SpMV.cpp:20]   --->   Operation 182 'br' 'br_ln20' <Predicate = true> <Delay = 1.58>
ST_25 : Operation 183 [1/1] (0.00ns)   --->   "%rowPointers_addr_16 = getelementptr i9 %rowPointers, i64 0, i64 8" [SpMV.cpp:22]   --->   Operation 183 'getelementptr' 'rowPointers_addr_16' <Predicate = (!icmp_ln20_7 & icmp_ln20_8)> <Delay = 0.00>
ST_25 : Operation 184 [2/2] (2.32ns)   --->   "%j_21 = load i4 %rowPointers_addr_16" [SpMV.cpp:22]   --->   Operation 184 'load' 'j_21' <Predicate = (!icmp_ln20_7 & icmp_ln20_8)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 11> <RAM>
ST_25 : Operation 185 [1/1] (0.00ns)   --->   "%rowPointers_addr_17 = getelementptr i9 %rowPointers, i64 0, i64 9"   --->   Operation 185 'getelementptr' 'rowPointers_addr_17' <Predicate = (!icmp_ln20_7 & icmp_ln20_8)> <Delay = 0.00>
ST_25 : Operation 186 [2/2] (2.32ns)   --->   "%rowPointers_load_16 = load i4 %rowPointers_addr_17"   --->   Operation 186 'load' 'rowPointers_load_16' <Predicate = (!icmp_ln20_7 & icmp_ln20_8)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 11> <RAM>

State 26 <SV = 25> <Delay = 3.91>
ST_26 : Operation 187 [1/2] (2.32ns)   --->   "%j_21 = load i4 %rowPointers_addr_16" [SpMV.cpp:22]   --->   Operation 187 'load' 'j_21' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 11> <RAM>
ST_26 : Operation 188 [1/2] (2.32ns)   --->   "%rowPointers_load_16 = load i4 %rowPointers_addr_17"   --->   Operation 188 'load' 'rowPointers_load_16' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 11> <RAM>
ST_26 : Operation 189 [2/2] (1.58ns)   --->   "%call_ln22 = call void @SpMV_Pipeline_spmv_loop_internal8, i9 %j_21, i9 %rowPointers_load_16, i32 %values, i5 %columnIndexes, i32 %vector, i32 %sum_24_loc" [SpMV.cpp:22]   --->   Operation 189 'call' 'call_ln22' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 0.00>
ST_27 : Operation 190 [1/2] (0.00ns)   --->   "%call_ln22 = call void @SpMV_Pipeline_spmv_loop_internal8, i9 %j_21, i9 %rowPointers_load_16, i32 %values, i5 %columnIndexes, i32 %vector, i32 %sum_24_loc" [SpMV.cpp:22]   --->   Operation 190 'call' 'call_ln22' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 3.91>
ST_28 : Operation 191 [1/1] (0.00ns)   --->   "%sum_24_loc_load = load i32 %sum_24_loc"   --->   Operation 191 'load' 'sum_24_loc_load' <Predicate = (icmp_ln20_8)> <Delay = 0.00>
ST_28 : Operation 192 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc20.8"   --->   Operation 192 'br' 'br_ln0' <Predicate = (icmp_ln20_8)> <Delay = 1.58>
ST_28 : Operation 193 [1/1] (0.00ns)   --->   "%sum_13 = phi i32 %sum_24_loc_load, void %spmv_loop_internal.8, i32 0, void %for.inc20.7"   --->   Operation 193 'phi' 'sum_13' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 194 [1/1] (0.00ns)   --->   "%output_r_addr_8 = getelementptr i32 %output_r, i64 0, i64 8" [SpMV.cpp:37]   --->   Operation 194 'getelementptr' 'output_r_addr_8' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 195 [1/1] (2.32ns)   --->   "%store_ln37 = store i32 %sum_13, i4 %output_r_addr_8" [SpMV.cpp:37]   --->   Operation 195 'store' 'store_ln37' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_28 : Operation 196 [1/1] (1.78ns)   --->   "%icmp_ln20_9 = icmp_ugt  i5 %numOfRows_read, i5 9" [SpMV.cpp:20]   --->   Operation 196 'icmp' 'icmp_ln20_9' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 197 [1/1] (1.58ns)   --->   "%br_ln20 = br i1 %icmp_ln20_9, void %for.inc20.9, void %spmv_loop_internal.9" [SpMV.cpp:20]   --->   Operation 197 'br' 'br_ln20' <Predicate = true> <Delay = 1.58>
ST_28 : Operation 198 [1/1] (0.00ns)   --->   "%rowPointers_addr_18 = getelementptr i9 %rowPointers, i64 0, i64 9" [SpMV.cpp:22]   --->   Operation 198 'getelementptr' 'rowPointers_addr_18' <Predicate = (icmp_ln20_8 & icmp_ln20_9)> <Delay = 0.00>
ST_28 : Operation 199 [2/2] (2.32ns)   --->   "%j_22 = load i4 %rowPointers_addr_18" [SpMV.cpp:22]   --->   Operation 199 'load' 'j_22' <Predicate = (icmp_ln20_8 & icmp_ln20_9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 11> <RAM>
ST_28 : Operation 200 [1/1] (0.00ns)   --->   "%rowPointers_addr_19 = getelementptr i9 %rowPointers, i64 0, i64 10"   --->   Operation 200 'getelementptr' 'rowPointers_addr_19' <Predicate = (icmp_ln20_8 & icmp_ln20_9)> <Delay = 0.00>
ST_28 : Operation 201 [2/2] (2.32ns)   --->   "%rowPointers_load_18 = load i4 %rowPointers_addr_19"   --->   Operation 201 'load' 'rowPointers_load_18' <Predicate = (icmp_ln20_8 & icmp_ln20_9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 11> <RAM>

State 29 <SV = 28> <Delay = 3.91>
ST_29 : Operation 202 [1/2] (2.32ns)   --->   "%j_22 = load i4 %rowPointers_addr_18" [SpMV.cpp:22]   --->   Operation 202 'load' 'j_22' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 11> <RAM>
ST_29 : Operation 203 [1/2] (2.32ns)   --->   "%rowPointers_load_18 = load i4 %rowPointers_addr_19"   --->   Operation 203 'load' 'rowPointers_load_18' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 11> <RAM>
ST_29 : Operation 204 [2/2] (1.58ns)   --->   "%call_ln22 = call void @SpMV_Pipeline_spmv_loop_internal9, i9 %j_22, i9 %rowPointers_load_18, i32 %values, i5 %columnIndexes, i32 %vector, i32 %sum_27_loc" [SpMV.cpp:22]   --->   Operation 204 'call' 'call_ln22' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 0.00>
ST_30 : Operation 205 [1/2] (0.00ns)   --->   "%call_ln22 = call void @SpMV_Pipeline_spmv_loop_internal9, i9 %j_22, i9 %rowPointers_load_18, i32 %values, i5 %columnIndexes, i32 %vector, i32 %sum_27_loc" [SpMV.cpp:22]   --->   Operation 205 'call' 'call_ln22' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 3.91>
ST_31 : Operation 206 [1/1] (0.00ns)   --->   "%sum_27_loc_load = load i32 %sum_27_loc"   --->   Operation 206 'load' 'sum_27_loc_load' <Predicate = (icmp_ln20_9)> <Delay = 0.00>
ST_31 : Operation 207 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc20.9"   --->   Operation 207 'br' 'br_ln0' <Predicate = (icmp_ln20_9)> <Delay = 1.58>
ST_31 : Operation 208 [1/1] (0.00ns)   --->   "%sum_14 = phi i32 %sum_27_loc_load, void %spmv_loop_internal.9, i32 0, void %for.inc20.8"   --->   Operation 208 'phi' 'sum_14' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 209 [1/1] (0.00ns)   --->   "%output_r_addr_9 = getelementptr i32 %output_r, i64 0, i64 9" [SpMV.cpp:37]   --->   Operation 209 'getelementptr' 'output_r_addr_9' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 210 [1/1] (2.32ns)   --->   "%store_ln37 = store i32 %sum_14, i4 %output_r_addr_9" [SpMV.cpp:37]   --->   Operation 210 'store' 'store_ln37' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_31 : Operation 211 [1/1] (0.00ns)   --->   "%ret_ln39 = ret" [SpMV.cpp:39]   --->   Operation 211 'ret' 'ret_ln39' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.368ns
The critical path consists of the following:
	wire read operation ('numOfRows_read') on port 'numOfRows' [8]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln20', SpMV.cpp:20) [34]  (1.780 ns)
	multiplexor before 'phi' operation 32 bit ('sum') with incoming values : ('sum_loc_load') [45]  (1.588 ns)

 <State 2>: 3.910ns
The critical path consists of the following:
	'load' operation 9 bit ('j', SpMV.cpp:22) on array 'rowPointers' [38]  (2.322 ns)
	'call' operation 0 bit ('call_ln22', SpMV.cpp:22) to 'SpMV_Pipeline_spmv_loop_internal' [41]  (1.588 ns)

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 3.910ns
The critical path consists of the following:
	'load' operation 32 bit ('sum_loc_load') on local variable 'sum_loc' [42]  (0.000 ns)
	multiplexor before 'phi' operation 32 bit ('sum') with incoming values : ('sum_loc_load') [45]  (1.588 ns)
	'phi' operation 32 bit ('sum') with incoming values : ('sum_loc_load') [45]  (0.000 ns)
	'store' operation 0 bit ('store_ln37', SpMV.cpp:37) of variable 'sum' on array 'output_r' [47]  (2.322 ns)

 <State 5>: 3.910ns
The critical path consists of the following:
	'load' operation 9 bit ('j', SpMV.cpp:22) on array 'rowPointers' [53]  (2.322 ns)
	'call' operation 0 bit ('call_ln22', SpMV.cpp:22) to 'SpMV_Pipeline_spmv_loop_internal1' [56]  (1.588 ns)

 <State 6>: 0.000ns
The critical path consists of the following:

 <State 7>: 3.910ns
The critical path consists of the following:
	'load' operation 32 bit ('sum_3_loc_load') on local variable 'sum_3_loc' [57]  (0.000 ns)
	multiplexor before 'phi' operation 32 bit ('sum') with incoming values : ('sum_3_loc_load') [60]  (1.588 ns)
	'phi' operation 32 bit ('sum') with incoming values : ('sum_3_loc_load') [60]  (0.000 ns)
	'store' operation 0 bit ('store_ln37', SpMV.cpp:37) of variable 'sum' on array 'output_r' [62]  (2.322 ns)

 <State 8>: 3.910ns
The critical path consists of the following:
	'load' operation 9 bit ('j', SpMV.cpp:22) on array 'rowPointers' [67]  (2.322 ns)
	'call' operation 0 bit ('call_ln22', SpMV.cpp:22) to 'SpMV_Pipeline_spmv_loop_internal2' [70]  (1.588 ns)

 <State 9>: 0.000ns
The critical path consists of the following:

 <State 10>: 3.910ns
The critical path consists of the following:
	'load' operation 32 bit ('sum_6_loc_load') on local variable 'sum_6_loc' [71]  (0.000 ns)
	multiplexor before 'phi' operation 32 bit ('sum') with incoming values : ('sum_6_loc_load') [74]  (1.588 ns)
	'phi' operation 32 bit ('sum') with incoming values : ('sum_6_loc_load') [74]  (0.000 ns)
	'store' operation 0 bit ('store_ln37', SpMV.cpp:37) of variable 'sum' on array 'output_r' [76]  (2.322 ns)

 <State 11>: 3.910ns
The critical path consists of the following:
	'load' operation 9 bit ('j', SpMV.cpp:22) on array 'rowPointers' [82]  (2.322 ns)
	'call' operation 0 bit ('call_ln22', SpMV.cpp:22) to 'SpMV_Pipeline_spmv_loop_internal3' [85]  (1.588 ns)

 <State 12>: 0.000ns
The critical path consists of the following:

 <State 13>: 3.910ns
The critical path consists of the following:
	'load' operation 32 bit ('sum_9_loc_load') on local variable 'sum_9_loc' [86]  (0.000 ns)
	multiplexor before 'phi' operation 32 bit ('sum') with incoming values : ('sum_9_loc_load') [89]  (1.588 ns)
	'phi' operation 32 bit ('sum') with incoming values : ('sum_9_loc_load') [89]  (0.000 ns)
	'store' operation 0 bit ('store_ln37', SpMV.cpp:37) of variable 'sum' on array 'output_r' [91]  (2.322 ns)

 <State 14>: 3.910ns
The critical path consists of the following:
	'load' operation 9 bit ('j', SpMV.cpp:22) on array 'rowPointers' [96]  (2.322 ns)
	'call' operation 0 bit ('call_ln22', SpMV.cpp:22) to 'SpMV_Pipeline_spmv_loop_internal4' [99]  (1.588 ns)

 <State 15>: 0.000ns
The critical path consists of the following:

 <State 16>: 3.910ns
The critical path consists of the following:
	'load' operation 32 bit ('sum_12_loc_load') on local variable 'sum_12_loc' [100]  (0.000 ns)
	multiplexor before 'phi' operation 32 bit ('sum') with incoming values : ('sum_12_loc_load') [103]  (1.588 ns)
	'phi' operation 32 bit ('sum') with incoming values : ('sum_12_loc_load') [103]  (0.000 ns)
	'store' operation 0 bit ('store_ln37', SpMV.cpp:37) of variable 'sum' on array 'output_r' [105]  (2.322 ns)

 <State 17>: 3.910ns
The critical path consists of the following:
	'load' operation 9 bit ('j', SpMV.cpp:22) on array 'rowPointers' [110]  (2.322 ns)
	'call' operation 0 bit ('call_ln22', SpMV.cpp:22) to 'SpMV_Pipeline_spmv_loop_internal5' [113]  (1.588 ns)

 <State 18>: 0.000ns
The critical path consists of the following:

 <State 19>: 3.910ns
The critical path consists of the following:
	'load' operation 32 bit ('sum_15_loc_load') on local variable 'sum_15_loc' [114]  (0.000 ns)
	multiplexor before 'phi' operation 32 bit ('sum') with incoming values : ('sum_15_loc_load') [117]  (1.588 ns)
	'phi' operation 32 bit ('sum') with incoming values : ('sum_15_loc_load') [117]  (0.000 ns)
	'store' operation 0 bit ('store_ln37', SpMV.cpp:37) of variable 'sum' on array 'output_r' [119]  (2.322 ns)

 <State 20>: 3.910ns
The critical path consists of the following:
	'load' operation 9 bit ('j', SpMV.cpp:22) on array 'rowPointers' [124]  (2.322 ns)
	'call' operation 0 bit ('call_ln22', SpMV.cpp:22) to 'SpMV_Pipeline_spmv_loop_internal6' [127]  (1.588 ns)

 <State 21>: 0.000ns
The critical path consists of the following:

 <State 22>: 3.910ns
The critical path consists of the following:
	'load' operation 32 bit ('sum_18_loc_load') on local variable 'sum_18_loc' [128]  (0.000 ns)
	multiplexor before 'phi' operation 32 bit ('sum') with incoming values : ('sum_18_loc_load') [131]  (1.588 ns)
	'phi' operation 32 bit ('sum') with incoming values : ('sum_18_loc_load') [131]  (0.000 ns)
	'store' operation 0 bit ('store_ln37', SpMV.cpp:37) of variable 'sum' on array 'output_r' [133]  (2.322 ns)

 <State 23>: 3.910ns
The critical path consists of the following:
	'load' operation 9 bit ('j', SpMV.cpp:22) on array 'rowPointers' [139]  (2.322 ns)
	'call' operation 0 bit ('call_ln22', SpMV.cpp:22) to 'SpMV_Pipeline_spmv_loop_internal7' [142]  (1.588 ns)

 <State 24>: 0.000ns
The critical path consists of the following:

 <State 25>: 3.910ns
The critical path consists of the following:
	'load' operation 32 bit ('sum_21_loc_load') on local variable 'sum_21_loc' [143]  (0.000 ns)
	multiplexor before 'phi' operation 32 bit ('sum') with incoming values : ('sum_21_loc_load') [146]  (1.588 ns)
	'phi' operation 32 bit ('sum') with incoming values : ('sum_21_loc_load') [146]  (0.000 ns)
	'store' operation 0 bit ('store_ln37', SpMV.cpp:37) of variable 'sum' on array 'output_r' [148]  (2.322 ns)

 <State 26>: 3.910ns
The critical path consists of the following:
	'load' operation 9 bit ('j', SpMV.cpp:22) on array 'rowPointers' [153]  (2.322 ns)
	'call' operation 0 bit ('call_ln22', SpMV.cpp:22) to 'SpMV_Pipeline_spmv_loop_internal8' [156]  (1.588 ns)

 <State 27>: 0.000ns
The critical path consists of the following:

 <State 28>: 3.910ns
The critical path consists of the following:
	'load' operation 32 bit ('sum_24_loc_load') on local variable 'sum_24_loc' [157]  (0.000 ns)
	multiplexor before 'phi' operation 32 bit ('sum') with incoming values : ('sum_24_loc_load') [160]  (1.588 ns)
	'phi' operation 32 bit ('sum') with incoming values : ('sum_24_loc_load') [160]  (0.000 ns)
	'store' operation 0 bit ('store_ln37', SpMV.cpp:37) of variable 'sum' on array 'output_r' [162]  (2.322 ns)

 <State 29>: 3.910ns
The critical path consists of the following:
	'load' operation 9 bit ('j', SpMV.cpp:22) on array 'rowPointers' [167]  (2.322 ns)
	'call' operation 0 bit ('call_ln22', SpMV.cpp:22) to 'SpMV_Pipeline_spmv_loop_internal9' [170]  (1.588 ns)

 <State 30>: 0.000ns
The critical path consists of the following:

 <State 31>: 3.910ns
The critical path consists of the following:
	'load' operation 32 bit ('sum_27_loc_load') on local variable 'sum_27_loc' [171]  (0.000 ns)
	multiplexor before 'phi' operation 32 bit ('sum') with incoming values : ('sum_27_loc_load') [174]  (1.588 ns)
	'phi' operation 32 bit ('sum') with incoming values : ('sum_27_loc_load') [174]  (0.000 ns)
	'store' operation 0 bit ('store_ln37', SpMV.cpp:37) of variable 'sum' on array 'output_r' [176]  (2.322 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
