[
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Wire4|Wire4>io_w",
    "sources":[
      "~Wire4|Wire4>io_a"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Wire4|Wire4>io_z",
    "sources":[
      "~Wire4|Wire4>io_c"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Wire4|Wire4>io_y",
    "sources":[
      "~Wire4|Wire4>io_b"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Wire4|Wire4>io_x",
    "sources":[
      "~Wire4|Wire4>io_b"
    ]
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"vout"
  }
]