*******************************************************
 i++ debug log file                                    
 This file contains diagnostic information. Any errors 
 or unexpected behavior encountered when running i++   
 should be reported as bugs. Thank you.                
*******************************************************

Compiler Command: i++ -march=Arria10 --simulator modelsim bench_ready/Fir/Fir.cpp

***************************************************************
Quartus is a registered trademark of Intel Corporation in the
US and other countries.  Portions of the Quartus Prime software
code, and other portions of the code included in this download
or on this DVD, are licensed to Intel Corporation and are the
copyrighted property of third parties. For license details,
refer to the End User License Agreement at
http://fpgasoftware.intel.com/eula.
***************************************************************

2020.04.27.09:47:04 Info: Doing: qsys-script --script=fir.tcl --quartus-project=none
2020.04.27.09:47:07 Info: create_system fir
2020.04.27.09:47:07 Info: set_project_property HIDE_FROM_IP_CATALOG false
2020.04.27.09:47:07 Info: set_project_property DEVICE_FAMILY Arria10
2020.04.27.09:47:07 Info: set_project_property DEVICE 10AX115U1F45I1SG
2020.04.27.09:47:07 Info: add_instance fir_internal_inst fir_internal
2020.04.27.09:47:07 Info: set_instance_property fir_internal_inst AUTO_EXPORT true
2020.04.27.09:47:07 Info: save_system fir.ip
***************************************************************
Quartus is a registered trademark of Intel Corporation in the
US and other countries.  Portions of the Quartus Prime software
code, and other portions of the code included in this download
or on this DVD, are licensed to Intel Corporation and are the
copyrighted property of third parties. For license details,
refer to the End User License Agreement at
http://fpgasoftware.intel.com/eula.
***************************************************************

2020.04.27.09:47:13 Info: Saving generation log to /home/canesche/HLStools/intel/a.prj/components/fir/fir/fir_generation.rpt
2020.04.27.09:47:13 Info: Generated by version: 19.4 build 64
2020.04.27.09:47:13 Info: Starting: Create HDL design files for synthesis
2020.04.27.09:47:13 Info: qsys-generate /home/canesche/HLStools/intel/a.prj/components/fir/fir.ip --synthesis=VERILOG --output-directory=/home/canesche/HLStools/intel/a.prj/components/fir/fir --family="Arria 10" --part=10AX115U1F45I1SG
2020.04.27.09:47:13 Info: fir: "Transforming system: fir"
2020.04.27.09:47:13 Info: fir: "Naming system components in system: fir"
2020.04.27.09:47:13 Info: fir: "Processing generation queue"
2020.04.27.09:47:13 Info: fir: "Generating: fir"
2020.04.27.09:47:13 Info: fir: "Generating: fir_internal"
2020.04.27.09:47:13 Info: fir: Done "fir" with 2 modules, 284 files
2020.04.27.09:47:13 Info: qsys-generate succeeded.
2020.04.27.09:47:13 Info: Finished: Create HDL design files for synthesis
2020.04.27.09:47:13 Info: Starting: IP-XACT
2020.04.27.09:47:13 Info: qsys-generate /home/canesche/HLStools/intel/a.prj/components/fir/fir.ip --synthesis=VERILOG --ipxact --output-directory=/home/canesche/HLStools/intel/a.prj/components/fir/fir --family="Arria 10" --part=10AX115U1F45I1SG
2020.04.27.09:47:13 Info: Finished: IP-XACT
Generating qsys simulation system: tb
***************************************************************
Quartus is a registered trademark of Intel Corporation in the
US and other countries.  Portions of the Quartus Prime software
code, and other portions of the code included in this download
or on this DVD, are licensed to Intel Corporation and are the
copyrighted property of third parties. For license details,
refer to the End User License Agreement at
http://fpgasoftware.intel.com/eula.
***************************************************************

2020.04.27.09:47:16 Info: Doing: qsys-script --quartus-project=none --search-path=/opt/altera_pro/19.4/hls/ip/,.,../components/**/*,$ --script=/opt/altera_pro/19.4/hls/share/lib/tcl/hls_sim_generate_qsys.tcl --cmd=set quartus_pro 1; set num_reset_cycles 4; set sim_qsys tb; set component_list fir; set component_call_count_filename .
2020.04.27.09:47:19 Info: create_system tb
2020.04.27.09:47:19 Info: add_component clock_reset_inst clock_reset.ip hls_sim_clock_reset clock_reset
2020.04.27.09:47:20 Info: clock_reset_inst: Generic Component instance footprint reloaded.
2020.04.27.09:47:20 Info: load_component clock_reset_inst
2020.04.27.09:47:20 Info: set_component_parameter_value RESET_CYCLE_HOLD 4
2020.04.27.09:47:20 Info: save_component 
2020.04.27.09:47:20 Info: add_instance fir_inst altera_generic_component
2020.04.27.09:47:20 Info: load_instantiation fir_inst
2020.04.27.09:47:20 Info: set_instantiation_property IP_FILE ../components/fir/fir.ip
2020.04.27.09:47:20 Info: set_instantiation_property HDL_ENTITY_NAME fir
2020.04.27.09:47:20 Info: set_instantiation_property HDL_COMPILATION_LIBRARY fir
2020.04.27.09:47:20 Info: save_instantiation 
2020.04.27.09:47:20 Info: reload_component_footprint fir_inst
2020.04.27.09:47:20 Info: fir_inst: Generic Component instance footprint reloaded.
2020.04.27.09:47:20 Info: load_component fir_inst
2020.04.27.09:47:21 Info: get_component_assignment hls.compressed.name
2020.04.27.09:47:21 Info: add_component main_dpi_controller_inst main_dpi_controller.ip hls_sim_main_dpi_controller main_dpi_controller
2020.04.27.09:47:21 Info: main_dpi_controller_inst: Generic Component instance footprint reloaded.
2020.04.27.09:47:21 Info: load_component main_dpi_controller_inst
2020.04.27.09:47:21 Info: set_component_parameter_value NUM_COMPONENTS 1
2020.04.27.09:47:21 Info: set_component_parameter_value COMPONENT_NAMES_STR fir
2020.04.27.09:47:21 Info: save_component 
2020.04.27.09:47:21 Info: add_connection clock_reset_inst.clock main_dpi_controller_inst.clock
2020.04.27.09:47:21 Info: add_connection clock_reset_inst.clock2x main_dpi_controller_inst.clock2x
2020.04.27.09:47:21 Info: add_connection clock_reset_inst.reset main_dpi_controller_inst.reset
2020.04.27.09:47:21 Info: add_connection main_dpi_controller_inst.reset_ctrl clock_reset_inst.reset_ctrl
2020.04.27.09:47:21 Info: add_connection clock_reset_inst.clock fir_inst.clock
2020.04.27.09:47:21 Info: add_connection clock_reset_inst.reset fir_inst.reset
2020.04.27.09:47:21 Info: get_instance_interfaces fir_inst
2020.04.27.09:47:21 Info: get_instance_interface_property fir_inst clock DESCRIPTION
2020.04.27.09:47:21 Info: get_instance_interface_property fir_inst clock CLASS_NAME
2020.04.27.09:47:21 Info: get_instance_interface_ports fir_inst clock
2020.04.27.09:47:21 Info: get_instance_interface_property fir_inst reset DESCRIPTION
2020.04.27.09:47:21 Info: get_instance_interface_property fir_inst reset CLASS_NAME
2020.04.27.09:47:21 Info: get_instance_interface_ports fir_inst reset
2020.04.27.09:47:21 Info: get_instance_interface_property fir_inst call DESCRIPTION
2020.04.27.09:47:21 Info: get_instance_interface_property fir_inst call CLASS_NAME
2020.04.27.09:47:21 Info: get_instance_interface_ports fir_inst call
2020.04.27.09:47:21 Info: get_instance_interface_property fir_inst return DESCRIPTION
2020.04.27.09:47:21 Info: get_instance_interface_property fir_inst return CLASS_NAME
2020.04.27.09:47:21 Info: get_instance_interface_ports fir_inst return
2020.04.27.09:47:21 Info: get_instance_interface_property fir_inst returndata DESCRIPTION
2020.04.27.09:47:21 Info: get_instance_interface_property fir_inst returndata CLASS_NAME
2020.04.27.09:47:21 Info: get_instance_interface_ports fir_inst returndata
2020.04.27.09:47:21 Info: get_instance_interface_property fir_inst idx DESCRIPTION
2020.04.27.09:47:21 Info: get_instance_interface_property fir_inst idx CLASS_NAME
2020.04.27.09:47:21 Info: get_instance_interface_ports fir_inst idx
2020.04.27.09:47:21 Info: load_component fir_inst
2020.04.27.09:47:21 Info: get_component_assignment hls.compressed.name
2020.04.27.09:47:21 Info: get_instance_interface_assignment fir_inst idx hls.cosim.name
2020.04.27.09:47:21 Info: add_component stream_source_dpi_bfm_fir_idx_inst sso_fir_idx.ip hls_sim_stream_source_dpi_bfm sso_fir_idx
2020.04.27.09:47:21 Info: stream_source_dpi_bfm_fir_idx_inst: Generic Component instance footprint reloaded.
2020.04.27.09:47:21 Info: add_connection clock_reset_inst.clock stream_source_dpi_bfm_fir_idx_inst.clock
2020.04.27.09:47:21 Info: add_connection clock_reset_inst.clock2x stream_source_dpi_bfm_fir_idx_inst.clock2x
2020.04.27.09:47:21 Info: add_connection clock_reset_inst.reset stream_source_dpi_bfm_fir_idx_inst.reset
2020.04.27.09:47:21 Info: get_instance_interface_port_property fir_inst idx idx WIDTH
2020.04.27.09:47:21 Info: load_component stream_source_dpi_bfm_fir_idx_inst
2020.04.27.09:47:21 Info: set_component_parameter_value FORCE_STREAM_CONDUIT 1
2020.04.27.09:47:21 Info: set_component_parameter_value STREAM_DATAWIDTH 32
2020.04.27.09:47:21 Info: set_component_parameter_value INTERFACE_NAME idx
2020.04.27.09:47:21 Info: set_component_parameter_value COMPONENT_NAME fir
2020.04.27.09:47:21 Info: save_component 
2020.04.27.09:47:21 Info: add_connection stream_source_dpi_bfm_fir_idx_inst.source_data fir_inst.idx
2020.04.27.09:47:21 Info: get_instance_interface_property fir_inst taps DESCRIPTION
2020.04.27.09:47:21 Info: get_instance_interface_property fir_inst taps CLASS_NAME
2020.04.27.09:47:21 Info: get_instance_interface_ports fir_inst taps
2020.04.27.09:47:21 Info: load_component fir_inst
2020.04.27.09:47:21 Info: get_component_assignment hls.compressed.name
2020.04.27.09:47:21 Info: get_instance_interface_assignment fir_inst taps hls.cosim.name
2020.04.27.09:47:21 Info: add_component stream_source_dpi_bfm_fir_taps_inst sso_fir_taps.ip hls_sim_stream_source_dpi_bfm sso_fir_taps
2020.04.27.09:47:21 Info: stream_source_dpi_bfm_fir_taps_inst: Generic Component instance footprint reloaded.
2020.04.27.09:47:21 Info: add_connection clock_reset_inst.clock stream_source_dpi_bfm_fir_taps_inst.clock
2020.04.27.09:47:21 Info: add_connection clock_reset_inst.clock2x stream_source_dpi_bfm_fir_taps_inst.clock2x
2020.04.27.09:47:21 Info: add_connection clock_reset_inst.reset stream_source_dpi_bfm_fir_taps_inst.reset
2020.04.27.09:47:21 Info: get_instance_interface_port_property fir_inst taps taps WIDTH
2020.04.27.09:47:21 Info: load_component stream_source_dpi_bfm_fir_taps_inst
2020.04.27.09:47:21 Info: set_component_parameter_value FORCE_STREAM_CONDUIT 1
2020.04.27.09:47:21 Info: set_component_parameter_value STREAM_DATAWIDTH 32
2020.04.27.09:47:21 Info: set_component_parameter_value INTERFACE_NAME taps
2020.04.27.09:47:21 Info: set_component_parameter_value COMPONENT_NAME fir
2020.04.27.09:47:21 Info: save_component 
2020.04.27.09:47:21 Info: add_connection stream_source_dpi_bfm_fir_taps_inst.source_data fir_inst.taps
2020.04.27.09:47:21 Info: load_component fir_inst
2020.04.27.09:47:21 Info: get_component_assignment hls.cosim.name
2020.04.27.09:47:21 Info: load_component fir_inst
2020.04.27.09:47:21 Info: get_component_assignment hls.compressed.name
2020.04.27.09:47:21 Info: add_component component_dpi_controller_fir_inst dpic_fir.ip hls_sim_component_dpi_controller dpic_fir
2020.04.27.09:47:21 Info: component_dpi_controller_fir_inst: Generic Component instance footprint reloaded.
2020.04.27.09:47:21 Info: add_connection clock_reset_inst.clock component_dpi_controller_fir_inst.clock
2020.04.27.09:47:21 Info: add_connection clock_reset_inst.clock2x component_dpi_controller_fir_inst.clock2x
2020.04.27.09:47:21 Info: add_connection clock_reset_inst.reset component_dpi_controller_fir_inst.reset
2020.04.27.09:47:21 Info: add_connection component_dpi_controller_fir_inst.component_call fir_inst.call
2020.04.27.09:47:21 Info: add_connection fir_inst.return component_dpi_controller_fir_inst.component_return
2020.04.27.09:47:21 Info: get_instance_interfaces fir_inst
2020.04.27.09:47:21 Info: get_instance_interface_port_property fir_inst returndata returndata WIDTH
2020.04.27.09:47:21 Info: load_component component_dpi_controller_fir_inst
2020.04.27.09:47:21 Info: set_component_parameter_value RETURN_DATAWIDTH 32
2020.04.27.09:47:21 Info: save_component 
2020.04.27.09:47:21 Info: add_connection fir_inst.returndata component_dpi_controller_fir_inst.returndata
2020.04.27.09:47:21 Info: load_component component_dpi_controller_fir_inst
2020.04.27.09:47:21 Info: set_component_parameter_value COMPONENT_NAME fir
2020.04.27.09:47:21 Info: save_component 
2020.04.27.09:47:21 Info: load_component component_dpi_controller_fir_inst
2020.04.27.09:47:21 Info: set_component_parameter_value COMPONENT_MANGLED_NAME _Z3firii
2020.04.27.09:47:21 Info: save_component 
2020.04.27.09:47:21 Info: add_component fir_component_dpi_controller_bind_conduit_fanout_inst fir_cfan.ip avalon_conduit_fanout fir_cfan
2020.04.27.09:47:22 Info: fir_component_dpi_controller_bind_conduit_fanout_inst: Generic Component instance footprint reloaded.
2020.04.27.09:47:22 Info: load_component fir_component_dpi_controller_bind_conduit_fanout_inst
2020.04.27.09:47:22 Info: set_component_parameter_value numFanOut 2
2020.04.27.09:47:22 Info: save_component 
2020.04.27.09:47:22 Info: add_component fir_component_dpi_controller_enable_conduit_fanout_inst fir_en_cfan.ip avalon_conduit_fanout fir_en_cfan
2020.04.27.09:47:22 Info: fir_component_dpi_controller_enable_conduit_fanout_inst: Generic Component instance footprint reloaded.
2020.04.27.09:47:22 Info: load_component fir_component_dpi_controller_enable_conduit_fanout_inst
2020.04.27.09:47:22 Info: set_component_parameter_value numFanOut 2
2020.04.27.09:47:22 Info: save_component 
2020.04.27.09:47:22 Info: add_component fir_component_dpi_controller_implicit_ready_conduit_fanout_inst fir_ir_cfan.ip avalon_conduit_fanout fir_ir_cfan
2020.04.27.09:47:22 Info: fir_component_dpi_controller_implicit_ready_conduit_fanout_inst: Generic Component instance footprint reloaded.
2020.04.27.09:47:22 Info: load_component fir_component_dpi_controller_implicit_ready_conduit_fanout_inst
2020.04.27.09:47:22 Info: set_component_parameter_value numFanOut 2
2020.04.27.09:47:22 Info: save_component 
2020.04.27.09:47:22 Info: add_connection component_dpi_controller_fir_inst.read_implicit_streams fir_component_dpi_controller_implicit_ready_conduit_fanout_inst.in_conduit
2020.04.27.09:47:22 Info: add_connection component_dpi_controller_fir_inst.dpi_control_bind fir_component_dpi_controller_bind_conduit_fanout_inst.in_conduit
2020.04.27.09:47:22 Info: add_connection component_dpi_controller_fir_inst.dpi_control_enable fir_component_dpi_controller_enable_conduit_fanout_inst.in_conduit
2020.04.27.09:47:22 Info: get_instance_interfaces fir_inst
2020.04.27.09:47:22 Info: get_instance_interface_ports fir_inst clock
2020.04.27.09:47:22 Info: get_instance_interface_ports fir_inst reset
2020.04.27.09:47:22 Info: get_instance_interface_ports fir_inst call
2020.04.27.09:47:22 Info: get_instance_interface_ports fir_inst return
2020.04.27.09:47:22 Info: get_instance_interface_ports fir_inst returndata
2020.04.27.09:47:22 Info: get_instance_interface_ports fir_inst idx
2020.04.27.09:47:22 Info: get_instance_interface_property fir_inst idx CLASS_NAME
2020.04.27.09:47:22 Info: add_connection fir_component_dpi_controller_bind_conduit_fanout_inst.out_conduit_0 stream_source_dpi_bfm_fir_idx_inst.dpi_control_bind
2020.04.27.09:47:22 Info: add_connection fir_component_dpi_controller_enable_conduit_fanout_inst.out_conduit_0 stream_source_dpi_bfm_fir_idx_inst.dpi_control_enable
2020.04.27.09:47:22 Info: add_connection fir_component_dpi_controller_implicit_ready_conduit_fanout_inst.out_conduit_0 stream_source_dpi_bfm_fir_idx_inst.source_ready
2020.04.27.09:47:22 Info: get_instance_interface_ports fir_inst taps
2020.04.27.09:47:22 Info: get_instance_interface_property fir_inst taps CLASS_NAME
2020.04.27.09:47:22 Info: add_connection fir_component_dpi_controller_bind_conduit_fanout_inst.out_conduit_1 stream_source_dpi_bfm_fir_taps_inst.dpi_control_bind
2020.04.27.09:47:22 Info: add_connection fir_component_dpi_controller_enable_conduit_fanout_inst.out_conduit_1 stream_source_dpi_bfm_fir_taps_inst.dpi_control_enable
2020.04.27.09:47:22 Info: add_connection fir_component_dpi_controller_implicit_ready_conduit_fanout_inst.out_conduit_1 stream_source_dpi_bfm_fir_taps_inst.source_ready
2020.04.27.09:47:22 Info: add_component split_component_start_inst sp_cstart.ip avalon_split_multibit_conduit sp_cstart
2020.04.27.09:47:22 Info: split_component_start_inst: Generic Component instance footprint reloaded.
2020.04.27.09:47:22 Info: load_component split_component_start_inst
2020.04.27.09:47:22 Info: set_component_parameter_value multibit_width 1
2020.04.27.09:47:22 Info: save_component 
2020.04.27.09:47:22 Info: add_connection main_dpi_controller_inst.component_enabled split_component_start_inst.in_conduit
2020.04.27.09:47:22 Info: add_connection split_component_start_inst.out_conduit_0 component_dpi_controller_fir_inst.component_enabled
2020.04.27.09:47:22 Info: add_component concatenate_component_done_inst cat_done.ip avalon_concatenate_singlebit_conduits cat_done
2020.04.27.09:47:22 Info: concatenate_component_done_inst: Generic Component instance footprint reloaded.
2020.04.27.09:47:22 Info: load_component concatenate_component_done_inst
2020.04.27.09:47:22 Info: set_component_parameter_value multibit_width 1
2020.04.27.09:47:22 Info: save_component 
2020.04.27.09:47:22 Info: add_connection concatenate_component_done_inst.out_conduit main_dpi_controller_inst.component_done
2020.04.27.09:47:22 Info: add_component concatenate_component_wait_for_stream_writes_inst cat_cwfsw.ip avalon_concatenate_singlebit_conduits cat_cwfsw
2020.04.27.09:47:22 Info: concatenate_component_wait_for_stream_writes_inst: Generic Component instance footprint reloaded.
2020.04.27.09:47:22 Info: load_component concatenate_component_wait_for_stream_writes_inst
2020.04.27.09:47:22 Info: set_component_parameter_value multibit_width 1
2020.04.27.09:47:22 Info: save_component 
2020.04.27.09:47:22 Info: add_connection concatenate_component_wait_for_stream_writes_inst.out_conduit main_dpi_controller_inst.component_wait_for_stream_writes
2020.04.27.09:47:22 Info: add_connection component_dpi_controller_fir_inst.component_done concatenate_component_done_inst.in_conduit_0
2020.04.27.09:47:22 Info: add_connection component_dpi_controller_fir_inst.component_wait_for_stream_writes concatenate_component_wait_for_stream_writes_inst.in_conduit_0
2020.04.27.09:47:22 Info: save_system tb.qsys
2020.04.27.09:47:22 Info: Info: All modules have been converted to Generic Components.
***************************************************************
Quartus is a registered trademark of Intel Corporation in the
US and other countries.  Portions of the Quartus Prime software
code, and other portions of the code included in this download
or on this DVD, are licensed to Intel Corporation and are the
copyrighted property of third parties. For license details,
refer to the End User License Agreement at
http://fpgasoftware.intel.com/eula.
***************************************************************

2020.04.27.09:47:23 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2020.04.27.09:47:27 Info: Parallel IP Generation is enabled. 
2020.04.27.09:47:27 Info: Platform Designer will attempt to use 6 processors for parallel IP generation based on available number of processors and the total number of IP to be generated.
2020.04.27.09:47:27 Info: 
2020.04.27.09:47:27 Info: Starting: Platform Designer system generation
2020.04.27.09:47:41 Info: 
2020.04.27.09:47:41 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2020.04.27.09:47:41 Info: Saving generation log to /home/canesche/HLStools/intel/a.prj/verification/ip/tb/cat_done/cat_done_generation.rpt
2020.04.27.09:47:41 Info: Generated by version: 19.4 build 64
2020.04.27.09:47:41 Info: Starting: Create simulation model
2020.04.27.09:47:41 Info: qsys-generate /home/canesche/HLStools/intel/a.prj/verification/ip/tb/cat_done.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/canesche/HLStools/intel/a.prj/verification/ip/tb/cat_done --family="Arria 10" --part=10AX115U1F45I1SG
2020.04.27.09:47:41 Info: cat_done: "Transforming system: cat_done"
2020.04.27.09:47:41 Info: cat_done: "Naming system components in system: cat_done"
2020.04.27.09:47:41 Info: cat_done: "Processing generation queue"
2020.04.27.09:47:41 Info: cat_done: "Generating: cat_done"
2020.04.27.09:47:41 Info: cat_done: "Generating: cat_done_avalon_concatenate_singlebit_conduits_10_bjzeuhq"
2020.04.27.09:47:41 Info: cat_done: Done "cat_done" with 2 modules, 2 files
2020.04.27.09:47:41 Info: Generating the following file(s) for MODELSIM simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/cat_done/sim/ directory:
2020.04.27.09:47:41 Info: common/modelsim_files.tcl
2020.04.27.09:47:41 Info: Generating the following file(s) for VCSMX simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/cat_done/sim/ directory:
2020.04.27.09:47:41 Info: common/vcsmx_files.tcl
2020.04.27.09:47:41 Info: Generating the following file(s) for VCS simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/cat_done/sim/ directory:
2020.04.27.09:47:41 Info: common/vcs_files.tcl
2020.04.27.09:47:41 Info: Generating the following file(s) for RIVIERA simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/cat_done/sim/ directory:
2020.04.27.09:47:41 Info: common/riviera_files.tcl
2020.04.27.09:47:41 Info: Generating the following file(s) for NCSIM simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/cat_done/sim/ directory:
2020.04.27.09:47:41 Info: common/ncsim_files.tcl
2020.04.27.09:47:41 Info: Generating the following file(s) for XCELIUM simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/cat_done/sim/ directory:
2020.04.27.09:47:41 Info: common/xcelium_files.tcl
2020.04.27.09:47:41 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/canesche/HLStools/intel/a.prj/verification/ip/tb/cat_done/sim/.
2020.04.27.09:47:41 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2020.04.27.09:47:41 Info: qsys-generate succeeded.
2020.04.27.09:47:41 Info: Finished: Create simulation model
2020.04.27.09:47:41 Info: Starting: Create Modelsim Project.
2020.04.27.09:47:41 Info: sim-script-gen --system-file=/home/canesche/HLStools/intel/a.prj/verification/ip/tb/cat_done.ip --output-directory=/home/canesche/HLStools/intel/a.prj/verification/ip/tb/cat_done/sim/ --use-relative-paths=true
2020.04.27.09:47:41 Info: Generating the following file(s) for MODELSIM simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/cat_done/sim/ directory:
2020.04.27.09:47:41 Info: mentor/msim_setup.tcl
2020.04.27.09:47:41 Info: Generating the following file(s) for VCSMX simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/cat_done/sim/ directory:
2020.04.27.09:47:41 Info: synopsys/vcsmx/synopsys_sim.setup
2020.04.27.09:47:41 Info: synopsys/vcsmx/vcsmx_setup.sh
2020.04.27.09:47:41 Info: Generating the following file(s) for VCS simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/cat_done/sim/ directory:
2020.04.27.09:47:41 Info: synopsys/vcs/vcs_setup.sh
2020.04.27.09:47:41 Info: Generating the following file(s) for RIVIERA simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/cat_done/sim/ directory:
2020.04.27.09:47:41 Info: aldec/rivierapro_setup.tcl
2020.04.27.09:47:41 Info: Generating the following file(s) for NCSIM simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/cat_done/sim/ directory:
2020.04.27.09:47:41 Info: cadence/cds.lib
2020.04.27.09:47:41 Info: cadence/hdl.var
2020.04.27.09:47:41 Info: cadence/ncsim_setup.sh
2020.04.27.09:47:41 Info: 2 .cds.lib files in cadence/cds_libs/ directory
2020.04.27.09:47:41 Info: Generating the following file(s) for XCELIUM simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/cat_done/sim/ directory:
2020.04.27.09:47:41 Info: xcelium/cds.lib
2020.04.27.09:47:41 Info: xcelium/hdl.var
2020.04.27.09:47:41 Info: xcelium/xcelium_setup.sh
2020.04.27.09:47:41 Info: 2 .cds.lib files in xcelium/cds_libs/ directory
2020.04.27.09:47:41 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/canesche/HLStools/intel/a.prj/verification/ip/tb/cat_done/sim/.
2020.04.27.09:47:41 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2020.04.27.09:47:41 Info: Finished: Create Modelsim Project.
2020.04.27.09:47:41 Info: 
2020.04.27.09:47:41 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2020.04.27.09:47:41 Info: Saving generation log to /home/canesche/HLStools/intel/a.prj/verification/ip/tb/sp_cstart/sp_cstart_generation.rpt
2020.04.27.09:47:41 Info: Generated by version: 19.4 build 64
2020.04.27.09:47:41 Info: Starting: Create simulation model
2020.04.27.09:47:41 Info: qsys-generate /home/canesche/HLStools/intel/a.prj/verification/ip/tb/sp_cstart.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/canesche/HLStools/intel/a.prj/verification/ip/tb/sp_cstart --family="Arria 10" --part=10AX115U1F45I1SG
2020.04.27.09:47:41 Info: sp_cstart: "Transforming system: sp_cstart"
2020.04.27.09:47:41 Info: sp_cstart: "Naming system components in system: sp_cstart"
2020.04.27.09:47:41 Info: sp_cstart: "Processing generation queue"
2020.04.27.09:47:41 Info: sp_cstart: "Generating: sp_cstart"
2020.04.27.09:47:41 Info: sp_cstart: "Generating: sp_cstart_avalon_split_multibit_conduit_10_dlmo3na"
2020.04.27.09:47:41 Info: sp_cstart: Done "sp_cstart" with 2 modules, 2 files
2020.04.27.09:47:41 Info: Generating the following file(s) for MODELSIM simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/sp_cstart/sim/ directory:
2020.04.27.09:47:41 Info: common/modelsim_files.tcl
2020.04.27.09:47:41 Info: Generating the following file(s) for VCSMX simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/sp_cstart/sim/ directory:
2020.04.27.09:47:41 Info: common/vcsmx_files.tcl
2020.04.27.09:47:41 Info: Generating the following file(s) for VCS simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/sp_cstart/sim/ directory:
2020.04.27.09:47:41 Info: common/vcs_files.tcl
2020.04.27.09:47:41 Info: Generating the following file(s) for RIVIERA simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/sp_cstart/sim/ directory:
2020.04.27.09:47:41 Info: common/riviera_files.tcl
2020.04.27.09:47:41 Info: Generating the following file(s) for NCSIM simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/sp_cstart/sim/ directory:
2020.04.27.09:47:41 Info: common/ncsim_files.tcl
2020.04.27.09:47:41 Info: Generating the following file(s) for XCELIUM simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/sp_cstart/sim/ directory:
2020.04.27.09:47:41 Info: common/xcelium_files.tcl
2020.04.27.09:47:41 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/canesche/HLStools/intel/a.prj/verification/ip/tb/sp_cstart/sim/.
2020.04.27.09:47:41 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2020.04.27.09:47:41 Info: qsys-generate succeeded.
2020.04.27.09:47:41 Info: Finished: Create simulation model
2020.04.27.09:47:41 Info: Starting: Create Modelsim Project.
2020.04.27.09:47:41 Info: sim-script-gen --system-file=/home/canesche/HLStools/intel/a.prj/verification/ip/tb/sp_cstart.ip --output-directory=/home/canesche/HLStools/intel/a.prj/verification/ip/tb/sp_cstart/sim/ --use-relative-paths=true
2020.04.27.09:47:41 Info: Generating the following file(s) for MODELSIM simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/sp_cstart/sim/ directory:
2020.04.27.09:47:41 Info: mentor/msim_setup.tcl
2020.04.27.09:47:41 Info: Generating the following file(s) for VCSMX simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/sp_cstart/sim/ directory:
2020.04.27.09:47:41 Info: synopsys/vcsmx/synopsys_sim.setup
2020.04.27.09:47:41 Info: synopsys/vcsmx/vcsmx_setup.sh
2020.04.27.09:47:41 Info: Generating the following file(s) for VCS simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/sp_cstart/sim/ directory:
2020.04.27.09:47:41 Info: synopsys/vcs/vcs_setup.sh
2020.04.27.09:47:41 Info: Generating the following file(s) for RIVIERA simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/sp_cstart/sim/ directory:
2020.04.27.09:47:41 Info: aldec/rivierapro_setup.tcl
2020.04.27.09:47:41 Info: Generating the following file(s) for NCSIM simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/sp_cstart/sim/ directory:
2020.04.27.09:47:41 Info: cadence/cds.lib
2020.04.27.09:47:41 Info: cadence/hdl.var
2020.04.27.09:47:41 Info: cadence/ncsim_setup.sh
2020.04.27.09:47:41 Info: 2 .cds.lib files in cadence/cds_libs/ directory
2020.04.27.09:47:41 Info: Generating the following file(s) for XCELIUM simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/sp_cstart/sim/ directory:
2020.04.27.09:47:41 Info: xcelium/cds.lib
2020.04.27.09:47:41 Info: xcelium/hdl.var
2020.04.27.09:47:41 Info: xcelium/xcelium_setup.sh
2020.04.27.09:47:41 Info: 2 .cds.lib files in xcelium/cds_libs/ directory
2020.04.27.09:47:41 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/canesche/HLStools/intel/a.prj/verification/ip/tb/sp_cstart/sim/.
2020.04.27.09:47:41 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2020.04.27.09:47:41 Info: Finished: Create Modelsim Project.
2020.04.27.09:47:42 Info: 
2020.04.27.09:47:42 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2020.04.27.09:47:42 Info: Saving generation log to /home/canesche/HLStools/intel/a.prj/verification/ip/tb/clock_reset/clock_reset_generation.rpt
2020.04.27.09:47:42 Info: Generated by version: 19.4 build 64
2020.04.27.09:47:42 Info: Starting: Create simulation model
2020.04.27.09:47:42 Info: qsys-generate /home/canesche/HLStools/intel/a.prj/verification/ip/tb/clock_reset.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/canesche/HLStools/intel/a.prj/verification/ip/tb/clock_reset --family="Arria 10" --part=10AX115U1F45I1SG
2020.04.27.09:47:42 Info: clock_reset: "Transforming system: clock_reset"
2020.04.27.09:47:42 Info: clock_reset: "Naming system components in system: clock_reset"
2020.04.27.09:47:42 Info: clock_reset: "Processing generation queue"
2020.04.27.09:47:42 Info: clock_reset: "Generating: clock_reset"
2020.04.27.09:47:42 Info: clock_reset: "Generating: hls_sim_clock_reset"
2020.04.27.09:47:42 Info: clock_reset: Done "clock_reset" with 2 modules, 2 files
2020.04.27.09:47:42 Info: Generating the following file(s) for MODELSIM simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/clock_reset/sim/ directory:
2020.04.27.09:47:42 Info: common/modelsim_files.tcl
2020.04.27.09:47:42 Info: Generating the following file(s) for VCSMX simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/clock_reset/sim/ directory:
2020.04.27.09:47:42 Info: common/vcsmx_files.tcl
2020.04.27.09:47:42 Info: Generating the following file(s) for VCS simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/clock_reset/sim/ directory:
2020.04.27.09:47:42 Info: common/vcs_files.tcl
2020.04.27.09:47:42 Info: Generating the following file(s) for RIVIERA simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/clock_reset/sim/ directory:
2020.04.27.09:47:42 Info: common/riviera_files.tcl
2020.04.27.09:47:42 Info: Generating the following file(s) for NCSIM simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/clock_reset/sim/ directory:
2020.04.27.09:47:42 Info: common/ncsim_files.tcl
2020.04.27.09:47:42 Info: Generating the following file(s) for XCELIUM simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/clock_reset/sim/ directory:
2020.04.27.09:47:42 Info: common/xcelium_files.tcl
2020.04.27.09:47:42 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/canesche/HLStools/intel/a.prj/verification/ip/tb/clock_reset/sim/.
2020.04.27.09:47:42 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2020.04.27.09:47:42 Info: qsys-generate succeeded.
2020.04.27.09:47:42 Info: Finished: Create simulation model
2020.04.27.09:47:42 Info: Starting: Create Modelsim Project.
2020.04.27.09:47:42 Info: sim-script-gen --system-file=/home/canesche/HLStools/intel/a.prj/verification/ip/tb/clock_reset.ip --output-directory=/home/canesche/HLStools/intel/a.prj/verification/ip/tb/clock_reset/sim/ --use-relative-paths=true
2020.04.27.09:47:42 Info: Generating the following file(s) for MODELSIM simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/clock_reset/sim/ directory:
2020.04.27.09:47:42 Info: mentor/msim_setup.tcl
2020.04.27.09:47:42 Info: Generating the following file(s) for VCSMX simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/clock_reset/sim/ directory:
2020.04.27.09:47:42 Info: synopsys/vcsmx/synopsys_sim.setup
2020.04.27.09:47:42 Info: synopsys/vcsmx/vcsmx_setup.sh
2020.04.27.09:47:42 Info: Generating the following file(s) for VCS simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/clock_reset/sim/ directory:
2020.04.27.09:47:42 Info: synopsys/vcs/vcs_setup.sh
2020.04.27.09:47:42 Info: Generating the following file(s) for RIVIERA simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/clock_reset/sim/ directory:
2020.04.27.09:47:42 Info: aldec/rivierapro_setup.tcl
2020.04.27.09:47:42 Info: Generating the following file(s) for NCSIM simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/clock_reset/sim/ directory:
2020.04.27.09:47:42 Info: cadence/cds.lib
2020.04.27.09:47:42 Info: cadence/hdl.var
2020.04.27.09:47:42 Info: cadence/ncsim_setup.sh
2020.04.27.09:47:42 Info: 2 .cds.lib files in cadence/cds_libs/ directory
2020.04.27.09:47:42 Info: Generating the following file(s) for XCELIUM simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/clock_reset/sim/ directory:
2020.04.27.09:47:42 Info: xcelium/cds.lib
2020.04.27.09:47:42 Info: xcelium/hdl.var
2020.04.27.09:47:42 Info: xcelium/xcelium_setup.sh
2020.04.27.09:47:42 Info: 2 .cds.lib files in xcelium/cds_libs/ directory
2020.04.27.09:47:42 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/canesche/HLStools/intel/a.prj/verification/ip/tb/clock_reset/sim/.
2020.04.27.09:47:42 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2020.04.27.09:47:42 Info: Finished: Create Modelsim Project.
2020.04.27.09:47:42 Info: 
2020.04.27.09:47:42 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2020.04.27.09:47:42 Info: Saving generation log to /home/canesche/HLStools/intel/a.prj/verification/ip/tb/sso_fir_idx/sso_fir_idx_generation.rpt
2020.04.27.09:47:42 Info: Generated by version: 19.4 build 64
2020.04.27.09:47:42 Info: Starting: Create simulation model
2020.04.27.09:47:42 Info: qsys-generate /home/canesche/HLStools/intel/a.prj/verification/ip/tb/sso_fir_idx.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/canesche/HLStools/intel/a.prj/verification/ip/tb/sso_fir_idx --family="Arria 10" --part=10AX115U1F45I1SG
2020.04.27.09:47:42 Info: sso_fir_idx: "Transforming system: sso_fir_idx"
2020.04.27.09:47:42 Info: sso_fir_idx: "Naming system components in system: sso_fir_idx"
2020.04.27.09:47:42 Info: sso_fir_idx: "Processing generation queue"
2020.04.27.09:47:42 Info: sso_fir_idx: "Generating: sso_fir_idx"
2020.04.27.09:47:42 Info: sso_fir_idx: "Generating: hls_sim_stream_source_dpi_bfm"
2020.04.27.09:47:42 Info: sso_fir_idx: Done "sso_fir_idx" with 2 modules, 2 files
2020.04.27.09:47:42 Info: Generating the following file(s) for MODELSIM simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/sso_fir_idx/sim/ directory:
2020.04.27.09:47:42 Info: common/modelsim_files.tcl
2020.04.27.09:47:42 Info: Generating the following file(s) for VCSMX simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/sso_fir_idx/sim/ directory:
2020.04.27.09:47:42 Info: common/vcsmx_files.tcl
2020.04.27.09:47:42 Info: Generating the following file(s) for VCS simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/sso_fir_idx/sim/ directory:
2020.04.27.09:47:42 Info: common/vcs_files.tcl
2020.04.27.09:47:42 Info: Generating the following file(s) for RIVIERA simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/sso_fir_idx/sim/ directory:
2020.04.27.09:47:42 Info: common/riviera_files.tcl
2020.04.27.09:47:42 Info: Generating the following file(s) for NCSIM simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/sso_fir_idx/sim/ directory:
2020.04.27.09:47:42 Info: common/ncsim_files.tcl
2020.04.27.09:47:42 Info: Generating the following file(s) for XCELIUM simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/sso_fir_idx/sim/ directory:
2020.04.27.09:47:42 Info: common/xcelium_files.tcl
2020.04.27.09:47:42 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/canesche/HLStools/intel/a.prj/verification/ip/tb/sso_fir_idx/sim/.
2020.04.27.09:47:42 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2020.04.27.09:47:42 Info: qsys-generate succeeded.
2020.04.27.09:47:42 Info: Finished: Create simulation model
2020.04.27.09:47:42 Info: Starting: Create Modelsim Project.
2020.04.27.09:47:42 Info: sim-script-gen --system-file=/home/canesche/HLStools/intel/a.prj/verification/ip/tb/sso_fir_idx.ip --output-directory=/home/canesche/HLStools/intel/a.prj/verification/ip/tb/sso_fir_idx/sim/ --use-relative-paths=true
2020.04.27.09:47:42 Info: Generating the following file(s) for MODELSIM simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/sso_fir_idx/sim/ directory:
2020.04.27.09:47:42 Info: mentor/msim_setup.tcl
2020.04.27.09:47:42 Info: Generating the following file(s) for VCSMX simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/sso_fir_idx/sim/ directory:
2020.04.27.09:47:42 Info: synopsys/vcsmx/synopsys_sim.setup
2020.04.27.09:47:42 Info: synopsys/vcsmx/vcsmx_setup.sh
2020.04.27.09:47:42 Info: Generating the following file(s) for VCS simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/sso_fir_idx/sim/ directory:
2020.04.27.09:47:42 Info: synopsys/vcs/vcs_setup.sh
2020.04.27.09:47:42 Info: Generating the following file(s) for RIVIERA simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/sso_fir_idx/sim/ directory:
2020.04.27.09:47:42 Info: aldec/rivierapro_setup.tcl
2020.04.27.09:47:42 Info: Generating the following file(s) for NCSIM simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/sso_fir_idx/sim/ directory:
2020.04.27.09:47:42 Info: cadence/cds.lib
2020.04.27.09:47:42 Info: cadence/hdl.var
2020.04.27.09:47:42 Info: cadence/ncsim_setup.sh
2020.04.27.09:47:42 Info: 2 .cds.lib files in cadence/cds_libs/ directory
2020.04.27.09:47:42 Info: Generating the following file(s) for XCELIUM simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/sso_fir_idx/sim/ directory:
2020.04.27.09:47:42 Info: xcelium/cds.lib
2020.04.27.09:47:42 Info: xcelium/hdl.var
2020.04.27.09:47:42 Info: xcelium/xcelium_setup.sh
2020.04.27.09:47:42 Info: 2 .cds.lib files in xcelium/cds_libs/ directory
2020.04.27.09:47:42 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/canesche/HLStools/intel/a.prj/verification/ip/tb/sso_fir_idx/sim/.
2020.04.27.09:47:42 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2020.04.27.09:47:42 Info: Finished: Create Modelsim Project.
2020.04.27.09:47:42 Info: 
2020.04.27.09:47:42 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2020.04.27.09:47:42 Info: Saving generation log to /home/canesche/HLStools/intel/a.prj/verification/ip/tb/fir_cfan/fir_cfan_generation.rpt
2020.04.27.09:47:42 Info: Generated by version: 19.4 build 64
2020.04.27.09:47:42 Info: Starting: Create simulation model
2020.04.27.09:47:42 Info: qsys-generate /home/canesche/HLStools/intel/a.prj/verification/ip/tb/fir_cfan.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/canesche/HLStools/intel/a.prj/verification/ip/tb/fir_cfan --family="Arria 10" --part=10AX115U1F45I1SG
2020.04.27.09:47:42 Info: fir_cfan: "Transforming system: fir_cfan"
2020.04.27.09:47:42 Info: fir_cfan: "Naming system components in system: fir_cfan"
2020.04.27.09:47:42 Info: fir_cfan: "Processing generation queue"
2020.04.27.09:47:42 Info: fir_cfan: "Generating: fir_cfan"
2020.04.27.09:47:42 Info: fir_cfan: "Generating: fir_cfan_avalon_conduit_fanout_10_kcgql6q"
2020.04.27.09:47:42 Info: fir_cfan: Done "fir_cfan" with 2 modules, 2 files
2020.04.27.09:47:42 Info: Generating the following file(s) for MODELSIM simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/fir_cfan/sim/ directory:
2020.04.27.09:47:42 Info: common/modelsim_files.tcl
2020.04.27.09:47:42 Info: Generating the following file(s) for VCSMX simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/fir_cfan/sim/ directory:
2020.04.27.09:47:42 Info: common/vcsmx_files.tcl
2020.04.27.09:47:42 Info: Generating the following file(s) for VCS simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/fir_cfan/sim/ directory:
2020.04.27.09:47:42 Info: common/vcs_files.tcl
2020.04.27.09:47:42 Info: Generating the following file(s) for RIVIERA simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/fir_cfan/sim/ directory:
2020.04.27.09:47:42 Info: common/riviera_files.tcl
2020.04.27.09:47:42 Info: Generating the following file(s) for NCSIM simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/fir_cfan/sim/ directory:
2020.04.27.09:47:42 Info: common/ncsim_files.tcl
2020.04.27.09:47:42 Info: Generating the following file(s) for XCELIUM simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/fir_cfan/sim/ directory:
2020.04.27.09:47:42 Info: common/xcelium_files.tcl
2020.04.27.09:47:42 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/canesche/HLStools/intel/a.prj/verification/ip/tb/fir_cfan/sim/.
2020.04.27.09:47:42 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2020.04.27.09:47:42 Info: qsys-generate succeeded.
2020.04.27.09:47:42 Info: Finished: Create simulation model
2020.04.27.09:47:42 Info: Starting: Create Modelsim Project.
2020.04.27.09:47:42 Info: sim-script-gen --system-file=/home/canesche/HLStools/intel/a.prj/verification/ip/tb/fir_cfan.ip --output-directory=/home/canesche/HLStools/intel/a.prj/verification/ip/tb/fir_cfan/sim/ --use-relative-paths=true
2020.04.27.09:47:42 Info: Generating the following file(s) for MODELSIM simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/fir_cfan/sim/ directory:
2020.04.27.09:47:42 Info: mentor/msim_setup.tcl
2020.04.27.09:47:42 Info: Generating the following file(s) for VCSMX simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/fir_cfan/sim/ directory:
2020.04.27.09:47:42 Info: synopsys/vcsmx/synopsys_sim.setup
2020.04.27.09:47:42 Info: synopsys/vcsmx/vcsmx_setup.sh
2020.04.27.09:47:42 Info: Generating the following file(s) for VCS simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/fir_cfan/sim/ directory:
2020.04.27.09:47:42 Info: synopsys/vcs/vcs_setup.sh
2020.04.27.09:47:42 Info: Generating the following file(s) for RIVIERA simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/fir_cfan/sim/ directory:
2020.04.27.09:47:42 Info: aldec/rivierapro_setup.tcl
2020.04.27.09:47:42 Info: Generating the following file(s) for NCSIM simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/fir_cfan/sim/ directory:
2020.04.27.09:47:42 Info: cadence/cds.lib
2020.04.27.09:47:42 Info: cadence/hdl.var
2020.04.27.09:47:42 Info: cadence/ncsim_setup.sh
2020.04.27.09:47:42 Info: 2 .cds.lib files in cadence/cds_libs/ directory
2020.04.27.09:47:42 Info: Generating the following file(s) for XCELIUM simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/fir_cfan/sim/ directory:
2020.04.27.09:47:42 Info: xcelium/cds.lib
2020.04.27.09:47:42 Info: xcelium/hdl.var
2020.04.27.09:47:42 Info: xcelium/xcelium_setup.sh
2020.04.27.09:47:42 Info: 2 .cds.lib files in xcelium/cds_libs/ directory
2020.04.27.09:47:42 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/canesche/HLStools/intel/a.prj/verification/ip/tb/fir_cfan/sim/.
2020.04.27.09:47:42 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2020.04.27.09:47:42 Info: Finished: Create Modelsim Project.
2020.04.27.09:47:42 Info: 
2020.04.27.09:47:42 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2020.04.27.09:47:42 Info: Saving generation log to /home/canesche/HLStools/intel/a.prj/components/fir/fir/fir_generation.rpt
2020.04.27.09:47:42 Info: Generated by version: 19.4 build 64
2020.04.27.09:47:42 Info: Starting: Create simulation model
2020.04.27.09:47:42 Info: qsys-generate /home/canesche/HLStools/intel/a.prj/components/fir/fir.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/canesche/HLStools/intel/a.prj/components/fir/fir --family="Arria 10" --part=10AX115U1F45I1SG
2020.04.27.09:47:42 Info: fir: "Transforming system: fir"
2020.04.27.09:47:42 Info: fir: "Naming system components in system: fir"
2020.04.27.09:47:42 Info: fir: "Processing generation queue"
2020.04.27.09:47:42 Info: fir: "Generating: fir"
2020.04.27.09:47:42 Info: fir: "Generating: fir_internal"
2020.04.27.09:47:42 Info: fir: Done "fir" with 2 modules, 284 files
2020.04.27.09:47:42 Info: Generating the following file(s) for MODELSIM simulator in /home/canesche/HLStools/intel/a.prj/components/fir/fir/sim/ directory:
2020.04.27.09:47:42 Info: common/modelsim_files.tcl
2020.04.27.09:47:42 Info: Generating the following file(s) for VCSMX simulator in /home/canesche/HLStools/intel/a.prj/components/fir/fir/sim/ directory:
2020.04.27.09:47:42 Info: common/vcsmx_files.tcl
2020.04.27.09:47:42 Info: Generating the following file(s) for VCS simulator in /home/canesche/HLStools/intel/a.prj/components/fir/fir/sim/ directory:
2020.04.27.09:47:42 Info: common/vcs_files.tcl
2020.04.27.09:47:42 Info: Generating the following file(s) for RIVIERA simulator in /home/canesche/HLStools/intel/a.prj/components/fir/fir/sim/ directory:
2020.04.27.09:47:42 Info: common/riviera_files.tcl
2020.04.27.09:47:42 Info: Generating the following file(s) for NCSIM simulator in /home/canesche/HLStools/intel/a.prj/components/fir/fir/sim/ directory:
2020.04.27.09:47:42 Info: common/ncsim_files.tcl
2020.04.27.09:47:42 Info: Generating the following file(s) for XCELIUM simulator in /home/canesche/HLStools/intel/a.prj/components/fir/fir/sim/ directory:
2020.04.27.09:47:42 Info: common/xcelium_files.tcl
2020.04.27.09:47:42 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/canesche/HLStools/intel/a.prj/components/fir/fir/sim/.
2020.04.27.09:47:42 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2020.04.27.09:47:42 Info: qsys-generate succeeded.
2020.04.27.09:47:42 Info: Finished: Create simulation model
2020.04.27.09:47:42 Info: Starting: Create Modelsim Project.
2020.04.27.09:47:42 Info: sim-script-gen --system-file=/home/canesche/HLStools/intel/a.prj/components/fir/fir.ip --output-directory=/home/canesche/HLStools/intel/a.prj/components/fir/fir/sim/ --use-relative-paths=true
2020.04.27.09:47:42 Info: Generating the following file(s) for MODELSIM simulator in /home/canesche/HLStools/intel/a.prj/components/fir/fir/sim/ directory:
2020.04.27.09:47:42 Info: mentor/msim_setup.tcl
2020.04.27.09:47:42 Info: Generating the following file(s) for VCSMX simulator in /home/canesche/HLStools/intel/a.prj/components/fir/fir/sim/ directory:
2020.04.27.09:47:42 Info: synopsys/vcsmx/synopsys_sim.setup
2020.04.27.09:47:42 Info: synopsys/vcsmx/vcsmx_setup.sh
2020.04.27.09:47:42 Info: Generating the following file(s) for VCS simulator in /home/canesche/HLStools/intel/a.prj/components/fir/fir/sim/ directory:
2020.04.27.09:47:42 Info: synopsys/vcs/vcs_setup.sh
2020.04.27.09:47:42 Info: Generating the following file(s) for RIVIERA simulator in /home/canesche/HLStools/intel/a.prj/components/fir/fir/sim/ directory:
2020.04.27.09:47:42 Info: aldec/rivierapro_setup.tcl
2020.04.27.09:47:42 Info: Generating the following file(s) for NCSIM simulator in /home/canesche/HLStools/intel/a.prj/components/fir/fir/sim/ directory:
2020.04.27.09:47:42 Info: cadence/cds.lib
2020.04.27.09:47:42 Info: cadence/hdl.var
2020.04.27.09:47:42 Info: cadence/ncsim_setup.sh
2020.04.27.09:47:42 Info: 2 .cds.lib files in cadence/cds_libs/ directory
2020.04.27.09:47:42 Info: Generating the following file(s) for XCELIUM simulator in /home/canesche/HLStools/intel/a.prj/components/fir/fir/sim/ directory:
2020.04.27.09:47:42 Info: xcelium/cds.lib
2020.04.27.09:47:42 Info: xcelium/hdl.var
2020.04.27.09:47:42 Info: xcelium/xcelium_setup.sh
2020.04.27.09:47:42 Info: 2 .cds.lib files in xcelium/cds_libs/ directory
2020.04.27.09:47:42 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/canesche/HLStools/intel/a.prj/components/fir/fir/sim/.
2020.04.27.09:47:42 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2020.04.27.09:47:42 Info: Finished: Create Modelsim Project.
2020.04.27.09:47:45 Info: 
2020.04.27.09:47:45 Info: 
2020.04.27.09:47:45 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2020.04.27.09:47:45 Info: Saving generation log to /home/canesche/HLStools/intel/a.prj/verification/ip/tb/fir_en_cfan/fir_en_cfan_generation.rpt
2020.04.27.09:47:45 Info: Generated by version: 19.4 build 64
2020.04.27.09:47:45 Info: Starting: Create simulation model
2020.04.27.09:47:45 Info: qsys-generate /home/canesche/HLStools/intel/a.prj/verification/ip/tb/fir_en_cfan.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/canesche/HLStools/intel/a.prj/verification/ip/tb/fir_en_cfan --family="Arria 10" --part=10AX115U1F45I1SG
2020.04.27.09:47:45 Info: fir_en_cfan: "Transforming system: fir_en_cfan"
2020.04.27.09:47:45 Info: fir_en_cfan: "Naming system components in system: fir_en_cfan"
2020.04.27.09:47:45 Info: fir_en_cfan: "Processing generation queue"
2020.04.27.09:47:45 Info: fir_en_cfan: "Generating: fir_en_cfan"
2020.04.27.09:47:45 Info: fir_en_cfan: "Generating: fir_en_cfan_avalon_conduit_fanout_10_kcgql6q"
2020.04.27.09:47:45 Info: fir_en_cfan: Done "fir_en_cfan" with 2 modules, 2 files
2020.04.27.09:47:45 Info: Generating the following file(s) for MODELSIM simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/fir_en_cfan/sim/ directory:
2020.04.27.09:47:45 Info: common/modelsim_files.tcl
2020.04.27.09:47:45 Info: Generating the following file(s) for VCSMX simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/fir_en_cfan/sim/ directory:
2020.04.27.09:47:45 Info: common/vcsmx_files.tcl
2020.04.27.09:47:45 Info: Generating the following file(s) for VCS simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/fir_en_cfan/sim/ directory:
2020.04.27.09:47:45 Info: common/vcs_files.tcl
2020.04.27.09:47:45 Info: Generating the following file(s) for RIVIERA simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/fir_en_cfan/sim/ directory:
2020.04.27.09:47:45 Info: common/riviera_files.tcl
2020.04.27.09:47:45 Info: Generating the following file(s) for NCSIM simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/fir_en_cfan/sim/ directory:
2020.04.27.09:47:45 Info: common/ncsim_files.tcl
2020.04.27.09:47:45 Info: Generating the following file(s) for XCELIUM simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/fir_en_cfan/sim/ directory:
2020.04.27.09:47:45 Info: common/xcelium_files.tcl
2020.04.27.09:47:45 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/canesche/HLStools/intel/a.prj/verification/ip/tb/fir_en_cfan/sim/.
2020.04.27.09:47:45 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2020.04.27.09:47:45 Info: qsys-generate succeeded.
2020.04.27.09:47:45 Info: Finished: Create simulation model
2020.04.27.09:47:45 Info: Starting: Create Modelsim Project.
2020.04.27.09:47:45 Info: sim-script-gen --system-file=/home/canesche/HLStools/intel/a.prj/verification/ip/tb/fir_en_cfan.ip --output-directory=/home/canesche/HLStools/intel/a.prj/verification/ip/tb/fir_en_cfan/sim/ --use-relative-paths=true
2020.04.27.09:47:45 Info: Generating the following file(s) for MODELSIM simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/fir_en_cfan/sim/ directory:
2020.04.27.09:47:45 Info: mentor/msim_setup.tcl
2020.04.27.09:47:45 Info: Generating the following file(s) for VCSMX simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/fir_en_cfan/sim/ directory:
2020.04.27.09:47:45 Info: synopsys/vcsmx/synopsys_sim.setup
2020.04.27.09:47:45 Info: synopsys/vcsmx/vcsmx_setup.sh
2020.04.27.09:47:45 Info: Generating the following file(s) for VCS simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/fir_en_cfan/sim/ directory:
2020.04.27.09:47:45 Info: synopsys/vcs/vcs_setup.sh
2020.04.27.09:47:45 Info: Generating the following file(s) for RIVIERA simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/fir_en_cfan/sim/ directory:
2020.04.27.09:47:45 Info: aldec/rivierapro_setup.tcl
2020.04.27.09:47:45 Info: Generating the following file(s) for NCSIM simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/fir_en_cfan/sim/ directory:
2020.04.27.09:47:45 Info: cadence/cds.lib
2020.04.27.09:47:45 Info: cadence/hdl.var
2020.04.27.09:47:45 Info: cadence/ncsim_setup.sh
2020.04.27.09:47:45 Info: 2 .cds.lib files in cadence/cds_libs/ directory
2020.04.27.09:47:45 Info: Generating the following file(s) for XCELIUM simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/fir_en_cfan/sim/ directory:
2020.04.27.09:47:45 Info: xcelium/cds.lib
2020.04.27.09:47:45 Info: xcelium/hdl.var
2020.04.27.09:47:45 Info: xcelium/xcelium_setup.sh
2020.04.27.09:47:45 Info: 2 .cds.lib files in xcelium/cds_libs/ directory
2020.04.27.09:47:45 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/canesche/HLStools/intel/a.prj/verification/ip/tb/fir_en_cfan/sim/.
2020.04.27.09:47:45 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2020.04.27.09:47:45 Info: Finished: Create Modelsim Project.
2020.04.27.09:47:45 Info: 
2020.04.27.09:47:45 Info: 
2020.04.27.09:47:45 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2020.04.27.09:47:45 Info: Saving generation log to /home/canesche/HLStools/intel/a.prj/verification/ip/tb/main_dpi_controller/main_dpi_controller_generation.rpt
2020.04.27.09:47:45 Info: Generated by version: 19.4 build 64
2020.04.27.09:47:45 Info: Starting: Create simulation model
2020.04.27.09:47:45 Info: qsys-generate /home/canesche/HLStools/intel/a.prj/verification/ip/tb/main_dpi_controller.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/canesche/HLStools/intel/a.prj/verification/ip/tb/main_dpi_controller --family="Arria 10" --part=10AX115U1F45I1SG
2020.04.27.09:47:45 Info: main_dpi_controller: "Transforming system: main_dpi_controller"
2020.04.27.09:47:45 Info: main_dpi_controller: "Naming system components in system: main_dpi_controller"
2020.04.27.09:47:45 Info: main_dpi_controller: "Processing generation queue"
2020.04.27.09:47:45 Info: main_dpi_controller: "Generating: main_dpi_controller"
2020.04.27.09:47:45 Info: main_dpi_controller: "Generating: hls_sim_main_dpi_controller"
2020.04.27.09:47:45 Info: main_dpi_controller: Done "main_dpi_controller" with 2 modules, 2 files
2020.04.27.09:47:45 Info: Generating the following file(s) for MODELSIM simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/main_dpi_controller/sim/ directory:
2020.04.27.09:47:45 Info: common/modelsim_files.tcl
2020.04.27.09:47:45 Info: Generating the following file(s) for VCSMX simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/main_dpi_controller/sim/ directory:
2020.04.27.09:47:45 Info: common/vcsmx_files.tcl
2020.04.27.09:47:45 Info: Generating the following file(s) for VCS simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/main_dpi_controller/sim/ directory:
2020.04.27.09:47:45 Info: common/vcs_files.tcl
2020.04.27.09:47:45 Info: Generating the following file(s) for RIVIERA simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/main_dpi_controller/sim/ directory:
2020.04.27.09:47:45 Info: common/riviera_files.tcl
2020.04.27.09:47:45 Info: Generating the following file(s) for NCSIM simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/main_dpi_controller/sim/ directory:
2020.04.27.09:47:45 Info: common/ncsim_files.tcl
2020.04.27.09:47:45 Info: Generating the following file(s) for XCELIUM simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/main_dpi_controller/sim/ directory:
2020.04.27.09:47:45 Info: common/xcelium_files.tcl
2020.04.27.09:47:45 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/canesche/HLStools/intel/a.prj/verification/ip/tb/main_dpi_controller/sim/.
2020.04.27.09:47:45 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2020.04.27.09:47:45 Info: qsys-generate succeeded.
2020.04.27.09:47:45 Info: Finished: Create simulation model
2020.04.27.09:47:45 Info: Starting: Create Modelsim Project.
2020.04.27.09:47:45 Info: sim-script-gen --system-file=/home/canesche/HLStools/intel/a.prj/verification/ip/tb/main_dpi_controller.ip --output-directory=/home/canesche/HLStools/intel/a.prj/verification/ip/tb/main_dpi_controller/sim/ --use-relative-paths=true
2020.04.27.09:47:45 Info: Generating the following file(s) for MODELSIM simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/main_dpi_controller/sim/ directory:
2020.04.27.09:47:45 Info: mentor/msim_setup.tcl
2020.04.27.09:47:45 Info: Generating the following file(s) for VCSMX simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/main_dpi_controller/sim/ directory:
2020.04.27.09:47:45 Info: synopsys/vcsmx/synopsys_sim.setup
2020.04.27.09:47:45 Info: synopsys/vcsmx/vcsmx_setup.sh
2020.04.27.09:47:45 Info: Generating the following file(s) for VCS simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/main_dpi_controller/sim/ directory:
2020.04.27.09:47:45 Info: synopsys/vcs/vcs_setup.sh
2020.04.27.09:47:45 Info: Generating the following file(s) for RIVIERA simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/main_dpi_controller/sim/ directory:
2020.04.27.09:47:45 Info: aldec/rivierapro_setup.tcl
2020.04.27.09:47:45 Info: Generating the following file(s) for NCSIM simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/main_dpi_controller/sim/ directory:
2020.04.27.09:47:45 Info: cadence/cds.lib
2020.04.27.09:47:45 Info: cadence/hdl.var
2020.04.27.09:47:45 Info: cadence/ncsim_setup.sh
2020.04.27.09:47:45 Info: 2 .cds.lib files in cadence/cds_libs/ directory
2020.04.27.09:47:45 Info: Generating the following file(s) for XCELIUM simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/main_dpi_controller/sim/ directory:
2020.04.27.09:47:45 Info: xcelium/cds.lib
2020.04.27.09:47:45 Info: xcelium/hdl.var
2020.04.27.09:47:45 Info: xcelium/xcelium_setup.sh
2020.04.27.09:47:45 Info: 2 .cds.lib files in xcelium/cds_libs/ directory
2020.04.27.09:47:45 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/canesche/HLStools/intel/a.prj/verification/ip/tb/main_dpi_controller/sim/.
2020.04.27.09:47:45 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2020.04.27.09:47:45 Info: Finished: Create Modelsim Project.
2020.04.27.09:47:45 Info: 
2020.04.27.09:47:45 Info: 
2020.04.27.09:47:45 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2020.04.27.09:47:45 Info: Saving generation log to /home/canesche/HLStools/intel/a.prj/verification/ip/tb/sso_fir_taps/sso_fir_taps_generation.rpt
2020.04.27.09:47:45 Info: Generated by version: 19.4 build 64
2020.04.27.09:47:45 Info: Starting: Create simulation model
2020.04.27.09:47:45 Info: qsys-generate /home/canesche/HLStools/intel/a.prj/verification/ip/tb/sso_fir_taps.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/canesche/HLStools/intel/a.prj/verification/ip/tb/sso_fir_taps --family="Arria 10" --part=10AX115U1F45I1SG
2020.04.27.09:47:45 Info: sso_fir_taps: "Transforming system: sso_fir_taps"
2020.04.27.09:47:45 Info: sso_fir_taps: "Naming system components in system: sso_fir_taps"
2020.04.27.09:47:45 Info: sso_fir_taps: "Processing generation queue"
2020.04.27.09:47:45 Info: sso_fir_taps: "Generating: sso_fir_taps"
2020.04.27.09:47:45 Info: sso_fir_taps: "Generating: hls_sim_stream_source_dpi_bfm"
2020.04.27.09:47:45 Info: sso_fir_taps: Done "sso_fir_taps" with 2 modules, 2 files
2020.04.27.09:47:45 Info: Generating the following file(s) for MODELSIM simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/sso_fir_taps/sim/ directory:
2020.04.27.09:47:45 Info: common/modelsim_files.tcl
2020.04.27.09:47:45 Info: Generating the following file(s) for VCSMX simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/sso_fir_taps/sim/ directory:
2020.04.27.09:47:45 Info: common/vcsmx_files.tcl
2020.04.27.09:47:45 Info: Generating the following file(s) for VCS simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/sso_fir_taps/sim/ directory:
2020.04.27.09:47:45 Info: common/vcs_files.tcl
2020.04.27.09:47:45 Info: Generating the following file(s) for RIVIERA simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/sso_fir_taps/sim/ directory:
2020.04.27.09:47:45 Info: common/riviera_files.tcl
2020.04.27.09:47:45 Info: Generating the following file(s) for NCSIM simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/sso_fir_taps/sim/ directory:
2020.04.27.09:47:45 Info: common/ncsim_files.tcl
2020.04.27.09:47:45 Info: Generating the following file(s) for XCELIUM simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/sso_fir_taps/sim/ directory:
2020.04.27.09:47:45 Info: common/xcelium_files.tcl
2020.04.27.09:47:45 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/canesche/HLStools/intel/a.prj/verification/ip/tb/sso_fir_taps/sim/.
2020.04.27.09:47:45 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2020.04.27.09:47:45 Info: qsys-generate succeeded.
2020.04.27.09:47:45 Info: Finished: Create simulation model
2020.04.27.09:47:45 Info: Starting: Create Modelsim Project.
2020.04.27.09:47:45 Info: sim-script-gen --system-file=/home/canesche/HLStools/intel/a.prj/verification/ip/tb/sso_fir_taps.ip --output-directory=/home/canesche/HLStools/intel/a.prj/verification/ip/tb/sso_fir_taps/sim/ --use-relative-paths=true
2020.04.27.09:47:45 Info: Generating the following file(s) for MODELSIM simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/sso_fir_taps/sim/ directory:
2020.04.27.09:47:45 Info: mentor/msim_setup.tcl
2020.04.27.09:47:45 Info: Generating the following file(s) for VCSMX simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/sso_fir_taps/sim/ directory:
2020.04.27.09:47:45 Info: synopsys/vcsmx/synopsys_sim.setup
2020.04.27.09:47:45 Info: synopsys/vcsmx/vcsmx_setup.sh
2020.04.27.09:47:45 Info: Generating the following file(s) for VCS simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/sso_fir_taps/sim/ directory:
2020.04.27.09:47:45 Info: synopsys/vcs/vcs_setup.sh
2020.04.27.09:47:45 Info: Generating the following file(s) for RIVIERA simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/sso_fir_taps/sim/ directory:
2020.04.27.09:47:45 Info: aldec/rivierapro_setup.tcl
2020.04.27.09:47:45 Info: Generating the following file(s) for NCSIM simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/sso_fir_taps/sim/ directory:
2020.04.27.09:47:45 Info: cadence/cds.lib
2020.04.27.09:47:45 Info: cadence/hdl.var
2020.04.27.09:47:45 Info: cadence/ncsim_setup.sh
2020.04.27.09:47:45 Info: 2 .cds.lib files in cadence/cds_libs/ directory
2020.04.27.09:47:45 Info: Generating the following file(s) for XCELIUM simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/sso_fir_taps/sim/ directory:
2020.04.27.09:47:45 Info: xcelium/cds.lib
2020.04.27.09:47:45 Info: xcelium/hdl.var
2020.04.27.09:47:45 Info: xcelium/xcelium_setup.sh
2020.04.27.09:47:45 Info: 2 .cds.lib files in xcelium/cds_libs/ directory
2020.04.27.09:47:45 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/canesche/HLStools/intel/a.prj/verification/ip/tb/sso_fir_taps/sim/.
2020.04.27.09:47:45 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2020.04.27.09:47:45 Info: Finished: Create Modelsim Project.
2020.04.27.09:47:45 Info: 
2020.04.27.09:47:45 Info: 
2020.04.27.09:47:45 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2020.04.27.09:47:45 Info: Saving generation log to /home/canesche/HLStools/intel/a.prj/verification/ip/tb/cat_cwfsw/cat_cwfsw_generation.rpt
2020.04.27.09:47:45 Info: Generated by version: 19.4 build 64
2020.04.27.09:47:45 Info: Starting: Create simulation model
2020.04.27.09:47:45 Info: qsys-generate /home/canesche/HLStools/intel/a.prj/verification/ip/tb/cat_cwfsw.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/canesche/HLStools/intel/a.prj/verification/ip/tb/cat_cwfsw --family="Arria 10" --part=10AX115U1F45I1SG
2020.04.27.09:47:45 Info: cat_cwfsw: "Transforming system: cat_cwfsw"
2020.04.27.09:47:45 Info: cat_cwfsw: "Naming system components in system: cat_cwfsw"
2020.04.27.09:47:45 Info: cat_cwfsw: "Processing generation queue"
2020.04.27.09:47:45 Info: cat_cwfsw: "Generating: cat_cwfsw"
2020.04.27.09:47:45 Info: cat_cwfsw: "Generating: cat_cwfsw_avalon_concatenate_singlebit_conduits_10_bjzeuhq"
2020.04.27.09:47:45 Info: cat_cwfsw: Done "cat_cwfsw" with 2 modules, 2 files
2020.04.27.09:47:45 Info: Generating the following file(s) for MODELSIM simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/cat_cwfsw/sim/ directory:
2020.04.27.09:47:45 Info: common/modelsim_files.tcl
2020.04.27.09:47:45 Info: Generating the following file(s) for VCSMX simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/cat_cwfsw/sim/ directory:
2020.04.27.09:47:45 Info: common/vcsmx_files.tcl
2020.04.27.09:47:45 Info: Generating the following file(s) for VCS simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/cat_cwfsw/sim/ directory:
2020.04.27.09:47:45 Info: common/vcs_files.tcl
2020.04.27.09:47:45 Info: Generating the following file(s) for RIVIERA simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/cat_cwfsw/sim/ directory:
2020.04.27.09:47:45 Info: common/riviera_files.tcl
2020.04.27.09:47:45 Info: Generating the following file(s) for NCSIM simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/cat_cwfsw/sim/ directory:
2020.04.27.09:47:45 Info: common/ncsim_files.tcl
2020.04.27.09:47:45 Info: Generating the following file(s) for XCELIUM simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/cat_cwfsw/sim/ directory:
2020.04.27.09:47:45 Info: common/xcelium_files.tcl
2020.04.27.09:47:45 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/canesche/HLStools/intel/a.prj/verification/ip/tb/cat_cwfsw/sim/.
2020.04.27.09:47:45 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2020.04.27.09:47:45 Info: qsys-generate succeeded.
2020.04.27.09:47:45 Info: Finished: Create simulation model
2020.04.27.09:47:45 Info: Starting: Create Modelsim Project.
2020.04.27.09:47:45 Info: sim-script-gen --system-file=/home/canesche/HLStools/intel/a.prj/verification/ip/tb/cat_cwfsw.ip --output-directory=/home/canesche/HLStools/intel/a.prj/verification/ip/tb/cat_cwfsw/sim/ --use-relative-paths=true
2020.04.27.09:47:45 Info: Generating the following file(s) for MODELSIM simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/cat_cwfsw/sim/ directory:
2020.04.27.09:47:45 Info: mentor/msim_setup.tcl
2020.04.27.09:47:45 Info: Generating the following file(s) for VCSMX simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/cat_cwfsw/sim/ directory:
2020.04.27.09:47:45 Info: synopsys/vcsmx/synopsys_sim.setup
2020.04.27.09:47:45 Info: synopsys/vcsmx/vcsmx_setup.sh
2020.04.27.09:47:45 Info: Generating the following file(s) for VCS simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/cat_cwfsw/sim/ directory:
2020.04.27.09:47:45 Info: synopsys/vcs/vcs_setup.sh
2020.04.27.09:47:45 Info: Generating the following file(s) for RIVIERA simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/cat_cwfsw/sim/ directory:
2020.04.27.09:47:45 Info: aldec/rivierapro_setup.tcl
2020.04.27.09:47:45 Info: Generating the following file(s) for NCSIM simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/cat_cwfsw/sim/ directory:
2020.04.27.09:47:45 Info: cadence/cds.lib
2020.04.27.09:47:45 Info: cadence/hdl.var
2020.04.27.09:47:45 Info: cadence/ncsim_setup.sh
2020.04.27.09:47:45 Info: 2 .cds.lib files in cadence/cds_libs/ directory
2020.04.27.09:47:45 Info: Generating the following file(s) for XCELIUM simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/cat_cwfsw/sim/ directory:
2020.04.27.09:47:45 Info: xcelium/cds.lib
2020.04.27.09:47:45 Info: xcelium/hdl.var
2020.04.27.09:47:45 Info: xcelium/xcelium_setup.sh
2020.04.27.09:47:45 Info: 2 .cds.lib files in xcelium/cds_libs/ directory
2020.04.27.09:47:45 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/canesche/HLStools/intel/a.prj/verification/ip/tb/cat_cwfsw/sim/.
2020.04.27.09:47:45 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2020.04.27.09:47:45 Info: Finished: Create Modelsim Project.
2020.04.27.09:47:45 Info: 
2020.04.27.09:47:45 Info: 
2020.04.27.09:47:45 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2020.04.27.09:47:45 Info: Saving generation log to /home/canesche/HLStools/intel/a.prj/verification/ip/tb/dpic_fir/dpic_fir_generation.rpt
2020.04.27.09:47:45 Info: Generated by version: 19.4 build 64
2020.04.27.09:47:45 Info: Starting: Create simulation model
2020.04.27.09:47:45 Info: qsys-generate /home/canesche/HLStools/intel/a.prj/verification/ip/tb/dpic_fir.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/canesche/HLStools/intel/a.prj/verification/ip/tb/dpic_fir --family="Arria 10" --part=10AX115U1F45I1SG
2020.04.27.09:47:45 Warning: dpic_fir.dpic_fir.dpi_control_slaves_ready: Interface has no signals
2020.04.27.09:47:45 Warning: dpic_fir.dpic_fir.dpi_control_slaves_done: Interface has no signals
2020.04.27.09:47:45 Warning: dpic_fir.dpic_fir.dpi_control_stream_writes_active: Interface has no signals
2020.04.27.09:47:45 Info: dpic_fir: "Transforming system: dpic_fir"
2020.04.27.09:47:45 Info: dpic_fir: "Naming system components in system: dpic_fir"
2020.04.27.09:47:45 Info: dpic_fir: "Processing generation queue"
2020.04.27.09:47:45 Info: dpic_fir: "Generating: dpic_fir"
2020.04.27.09:47:45 Info: dpic_fir: "Generating: hls_sim_component_dpi_controller"
2020.04.27.09:47:45 Info: dpic_fir: Done "dpic_fir" with 2 modules, 4 files
2020.04.27.09:47:45 Info: Generating the following file(s) for MODELSIM simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/dpic_fir/sim/ directory:
2020.04.27.09:47:45 Info: common/modelsim_files.tcl
2020.04.27.09:47:45 Info: Generating the following file(s) for VCSMX simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/dpic_fir/sim/ directory:
2020.04.27.09:47:45 Info: common/vcsmx_files.tcl
2020.04.27.09:47:45 Info: Generating the following file(s) for VCS simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/dpic_fir/sim/ directory:
2020.04.27.09:47:45 Info: common/vcs_files.tcl
2020.04.27.09:47:45 Info: Generating the following file(s) for RIVIERA simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/dpic_fir/sim/ directory:
2020.04.27.09:47:45 Info: common/riviera_files.tcl
2020.04.27.09:47:45 Info: Generating the following file(s) for NCSIM simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/dpic_fir/sim/ directory:
2020.04.27.09:47:45 Info: common/ncsim_files.tcl
2020.04.27.09:47:45 Info: Generating the following file(s) for XCELIUM simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/dpic_fir/sim/ directory:
2020.04.27.09:47:45 Info: common/xcelium_files.tcl
2020.04.27.09:47:45 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/canesche/HLStools/intel/a.prj/verification/ip/tb/dpic_fir/sim/.
2020.04.27.09:47:45 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2020.04.27.09:47:45 Info: qsys-generate succeeded.
2020.04.27.09:47:45 Info: Finished: Create simulation model
2020.04.27.09:47:45 Info: Starting: Create Modelsim Project.
2020.04.27.09:47:45 Info: sim-script-gen --system-file=/home/canesche/HLStools/intel/a.prj/verification/ip/tb/dpic_fir.ip --output-directory=/home/canesche/HLStools/intel/a.prj/verification/ip/tb/dpic_fir/sim/ --use-relative-paths=true
2020.04.27.09:47:45 Info: Generating the following file(s) for MODELSIM simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/dpic_fir/sim/ directory:
2020.04.27.09:47:45 Info: mentor/msim_setup.tcl
2020.04.27.09:47:45 Info: Generating the following file(s) for VCSMX simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/dpic_fir/sim/ directory:
2020.04.27.09:47:45 Info: synopsys/vcsmx/synopsys_sim.setup
2020.04.27.09:47:45 Info: synopsys/vcsmx/vcsmx_setup.sh
2020.04.27.09:47:45 Info: Generating the following file(s) for VCS simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/dpic_fir/sim/ directory:
2020.04.27.09:47:45 Info: synopsys/vcs/vcs_setup.sh
2020.04.27.09:47:45 Info: Generating the following file(s) for RIVIERA simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/dpic_fir/sim/ directory:
2020.04.27.09:47:45 Info: aldec/rivierapro_setup.tcl
2020.04.27.09:47:45 Info: Generating the following file(s) for NCSIM simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/dpic_fir/sim/ directory:
2020.04.27.09:47:45 Info: cadence/cds.lib
2020.04.27.09:47:45 Info: cadence/hdl.var
2020.04.27.09:47:45 Info: cadence/ncsim_setup.sh
2020.04.27.09:47:45 Info: 2 .cds.lib files in cadence/cds_libs/ directory
2020.04.27.09:47:45 Info: Generating the following file(s) for XCELIUM simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/dpic_fir/sim/ directory:
2020.04.27.09:47:45 Info: xcelium/cds.lib
2020.04.27.09:47:45 Info: xcelium/hdl.var
2020.04.27.09:47:45 Info: xcelium/xcelium_setup.sh
2020.04.27.09:47:45 Info: 2 .cds.lib files in xcelium/cds_libs/ directory
2020.04.27.09:47:45 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/canesche/HLStools/intel/a.prj/verification/ip/tb/dpic_fir/sim/.
2020.04.27.09:47:45 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2020.04.27.09:47:45 Info: Finished: Create Modelsim Project.
2020.04.27.09:47:45 Info: 
2020.04.27.09:47:45 Info: 
2020.04.27.09:47:45 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2020.04.27.09:47:45 Info: Saving generation log to /home/canesche/HLStools/intel/a.prj/verification/ip/tb/fir_ir_cfan/fir_ir_cfan_generation.rpt
2020.04.27.09:47:45 Info: Generated by version: 19.4 build 64
2020.04.27.09:47:45 Info: Starting: Create simulation model
2020.04.27.09:47:45 Info: qsys-generate /home/canesche/HLStools/intel/a.prj/verification/ip/tb/fir_ir_cfan.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/canesche/HLStools/intel/a.prj/verification/ip/tb/fir_ir_cfan --family="Arria 10" --part=10AX115U1F45I1SG
2020.04.27.09:47:45 Info: fir_ir_cfan: "Transforming system: fir_ir_cfan"
2020.04.27.09:47:45 Info: fir_ir_cfan: "Naming system components in system: fir_ir_cfan"
2020.04.27.09:47:45 Info: fir_ir_cfan: "Processing generation queue"
2020.04.27.09:47:45 Info: fir_ir_cfan: "Generating: fir_ir_cfan"
2020.04.27.09:47:45 Info: fir_ir_cfan: "Generating: fir_ir_cfan_avalon_conduit_fanout_10_kcgql6q"
2020.04.27.09:47:45 Info: fir_ir_cfan: Done "fir_ir_cfan" with 2 modules, 2 files
2020.04.27.09:47:45 Info: Generating the following file(s) for MODELSIM simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/fir_ir_cfan/sim/ directory:
2020.04.27.09:47:45 Info: common/modelsim_files.tcl
2020.04.27.09:47:45 Info: Generating the following file(s) for VCSMX simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/fir_ir_cfan/sim/ directory:
2020.04.27.09:47:45 Info: common/vcsmx_files.tcl
2020.04.27.09:47:45 Info: Generating the following file(s) for VCS simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/fir_ir_cfan/sim/ directory:
2020.04.27.09:47:45 Info: common/vcs_files.tcl
2020.04.27.09:47:45 Info: Generating the following file(s) for RIVIERA simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/fir_ir_cfan/sim/ directory:
2020.04.27.09:47:45 Info: common/riviera_files.tcl
2020.04.27.09:47:45 Info: Generating the following file(s) for NCSIM simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/fir_ir_cfan/sim/ directory:
2020.04.27.09:47:45 Info: common/ncsim_files.tcl
2020.04.27.09:47:45 Info: Generating the following file(s) for XCELIUM simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/fir_ir_cfan/sim/ directory:
2020.04.27.09:47:45 Info: common/xcelium_files.tcl
2020.04.27.09:47:45 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/canesche/HLStools/intel/a.prj/verification/ip/tb/fir_ir_cfan/sim/.
2020.04.27.09:47:45 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2020.04.27.09:47:45 Info: qsys-generate succeeded.
2020.04.27.09:47:45 Info: Finished: Create simulation model
2020.04.27.09:47:45 Info: Starting: Create Modelsim Project.
2020.04.27.09:47:45 Info: sim-script-gen --system-file=/home/canesche/HLStools/intel/a.prj/verification/ip/tb/fir_ir_cfan.ip --output-directory=/home/canesche/HLStools/intel/a.prj/verification/ip/tb/fir_ir_cfan/sim/ --use-relative-paths=true
2020.04.27.09:47:45 Info: Generating the following file(s) for MODELSIM simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/fir_ir_cfan/sim/ directory:
2020.04.27.09:47:45 Info: mentor/msim_setup.tcl
2020.04.27.09:47:45 Info: Generating the following file(s) for VCSMX simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/fir_ir_cfan/sim/ directory:
2020.04.27.09:47:45 Info: synopsys/vcsmx/synopsys_sim.setup
2020.04.27.09:47:45 Info: synopsys/vcsmx/vcsmx_setup.sh
2020.04.27.09:47:45 Info: Generating the following file(s) for VCS simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/fir_ir_cfan/sim/ directory:
2020.04.27.09:47:45 Info: synopsys/vcs/vcs_setup.sh
2020.04.27.09:47:45 Info: Generating the following file(s) for RIVIERA simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/fir_ir_cfan/sim/ directory:
2020.04.27.09:47:45 Info: aldec/rivierapro_setup.tcl
2020.04.27.09:47:45 Info: Generating the following file(s) for NCSIM simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/fir_ir_cfan/sim/ directory:
2020.04.27.09:47:45 Info: cadence/cds.lib
2020.04.27.09:47:45 Info: cadence/hdl.var
2020.04.27.09:47:45 Info: cadence/ncsim_setup.sh
2020.04.27.09:47:45 Info: 2 .cds.lib files in cadence/cds_libs/ directory
2020.04.27.09:47:45 Info: Generating the following file(s) for XCELIUM simulator in /home/canesche/HLStools/intel/a.prj/verification/ip/tb/fir_ir_cfan/sim/ directory:
2020.04.27.09:47:45 Info: xcelium/cds.lib
2020.04.27.09:47:45 Info: xcelium/hdl.var
2020.04.27.09:47:45 Info: xcelium/xcelium_setup.sh
2020.04.27.09:47:45 Info: 2 .cds.lib files in xcelium/cds_libs/ directory
2020.04.27.09:47:45 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/canesche/HLStools/intel/a.prj/verification/ip/tb/fir_ir_cfan/sim/.
2020.04.27.09:47:45 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2020.04.27.09:47:45 Info: Finished: Create Modelsim Project.
2020.04.27.09:47:49 Info: 
2020.04.27.09:47:49 Info: 
2020.04.27.09:47:49 Warning: Quartus project not specified. Use --quartus-project and --rev to specify a Quartus project and revision.
2020.04.27.09:47:49 Info: tb: All Generic Component instances match their respective ip files.
2020.04.27.09:47:49 Info: Saving generation log to /home/canesche/HLStools/intel/a.prj/verification/tb/tb_generation.rpt
2020.04.27.09:47:49 Info: Generated by version: 19.4 build 64
2020.04.27.09:47:49 Info: Starting: Create simulation model
2020.04.27.09:47:49 Info: qsys-generate /home/canesche/HLStools/intel/a.prj/verification/tb.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/canesche/HLStools/intel/a.prj/verification/tb --family="Arria 10" --part=10AX115U1F45I1SG
2020.04.27.09:47:49 Info: Loading verification/tb.qsys
2020.04.27.09:47:49 Info: Reading input file
2020.04.27.09:47:49 Info: Adding clock_reset_inst [altera_generic_component 1.0]
2020.04.27.09:47:49 Info: Parameterizing module clock_reset_inst
2020.04.27.09:47:49 Info: Adding component_dpi_controller_fir_inst [altera_generic_component 1.0]
2020.04.27.09:47:49 Info: Parameterizing module component_dpi_controller_fir_inst
2020.04.27.09:47:49 Info: Adding concatenate_component_done_inst [altera_generic_component 1.0]
2020.04.27.09:47:49 Info: Parameterizing module concatenate_component_done_inst
2020.04.27.09:47:49 Info: Adding concatenate_component_wait_for_stream_writes_inst [altera_generic_component 1.0]
2020.04.27.09:47:49 Info: Parameterizing module concatenate_component_wait_for_stream_writes_inst
2020.04.27.09:47:49 Info: Adding fir_component_dpi_controller_bind_conduit_fanout_inst [altera_generic_component 1.0]
2020.04.27.09:47:49 Info: Parameterizing module fir_component_dpi_controller_bind_conduit_fanout_inst
2020.04.27.09:47:49 Info: Adding fir_component_dpi_controller_enable_conduit_fanout_inst [altera_generic_component 1.0]
2020.04.27.09:47:49 Info: Parameterizing module fir_component_dpi_controller_enable_conduit_fanout_inst
2020.04.27.09:47:49 Info: Adding fir_component_dpi_controller_implicit_ready_conduit_fanout_inst [altera_generic_component 1.0]
2020.04.27.09:47:49 Info: Parameterizing module fir_component_dpi_controller_implicit_ready_conduit_fanout_inst
2020.04.27.09:47:49 Info: Adding fir_inst [altera_generic_component 1.0]
2020.04.27.09:47:49 Info: Parameterizing module fir_inst
2020.04.27.09:47:49 Info: Adding main_dpi_controller_inst [altera_generic_component 1.0]
2020.04.27.09:47:49 Info: Parameterizing module main_dpi_controller_inst
2020.04.27.09:47:49 Info: Adding split_component_start_inst [altera_generic_component 1.0]
2020.04.27.09:47:49 Info: Parameterizing module split_component_start_inst
2020.04.27.09:47:49 Info: Adding stream_source_dpi_bfm_fir_idx_inst [altera_generic_component 1.0]
2020.04.27.09:47:49 Info: Parameterizing module stream_source_dpi_bfm_fir_idx_inst
2020.04.27.09:47:49 Info: Adding stream_source_dpi_bfm_fir_taps_inst [altera_generic_component 1.0]
2020.04.27.09:47:49 Info: Parameterizing module stream_source_dpi_bfm_fir_taps_inst
2020.04.27.09:47:49 Info: Building connections
2020.04.27.09:47:49 Info: Parameterizing connections
2020.04.27.09:47:49 Info: Validating
2020.04.27.09:47:49 Info: Done reading input file
2020.04.27.09:47:49 Warning: tb.clock_reset_inst: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2020.04.27.09:47:49 Warning: tb.component_dpi_controller_fir_inst: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2020.04.27.09:47:49 Warning: tb.component_dpi_controller_fir_inst: Warnings found in IP parameterization.
2020.04.27.09:47:49 Warning: tb.component_dpi_controller_fir_inst.dpi_control_slaves_ready: Interface has no signals
2020.04.27.09:47:49 Warning: tb.component_dpi_controller_fir_inst.dpi_control_slaves_done: Interface has no signals
2020.04.27.09:47:49 Warning: tb.component_dpi_controller_fir_inst.dpi_control_stream_writes_active: Interface has no signals
2020.04.27.09:47:49 Warning: tb.concatenate_component_done_inst: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2020.04.27.09:47:49 Warning: tb.concatenate_component_wait_for_stream_writes_inst: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2020.04.27.09:47:49 Warning: tb.fir_component_dpi_controller_bind_conduit_fanout_inst: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2020.04.27.09:47:49 Warning: tb.fir_component_dpi_controller_enable_conduit_fanout_inst: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2020.04.27.09:47:49 Warning: tb.fir_component_dpi_controller_implicit_ready_conduit_fanout_inst: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2020.04.27.09:47:49 Warning: tb.main_dpi_controller_inst: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2020.04.27.09:47:49 Warning: tb.split_component_start_inst: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2020.04.27.09:47:49 Warning: tb.stream_source_dpi_bfm_fir_idx_inst: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2020.04.27.09:47:49 Warning: tb.stream_source_dpi_bfm_fir_taps_inst: Project Setting information doesn't match IP Variant file. Double-click to open System Info tab.
2020.04.27.09:47:49 Warning: tb.component_dpi_controller_fir_inst: component_dpi_controller_fir_inst.slave_busy must be exported, or connected to a matching conduit as it has unconnected inputs.
2020.04.27.09:47:49 Info: tb: "Transforming system: tb"
2020.04.27.09:47:49 Info: tb: "Naming system components in system: tb"
2020.04.27.09:47:49 Info: tb: "Processing generation queue"
2020.04.27.09:47:49 Info: tb: "Generating: tb"
2020.04.27.09:47:49 Info: tb: "Generating: clock_reset"
2020.04.27.09:47:49 Info: tb: "Generating: dpic_fir"
2020.04.27.09:47:49 Info: tb: "Generating: cat_done"
2020.04.27.09:47:49 Info: tb: "Generating: cat_cwfsw"
2020.04.27.09:47:49 Info: tb: "Generating: fir_cfan"
2020.04.27.09:47:49 Info: tb: "Generating: fir_en_cfan"
2020.04.27.09:47:49 Info: tb: "Generating: fir_ir_cfan"
2020.04.27.09:47:49 Info: tb: "Generating: fir"
2020.04.27.09:47:49 Info: tb: "Generating: main_dpi_controller"
2020.04.27.09:47:49 Info: tb: "Generating: sp_cstart"
2020.04.27.09:47:49 Info: tb: "Generating: sso_fir_idx"
2020.04.27.09:47:49 Info: tb: "Generating: sso_fir_taps"
2020.04.27.09:47:49 Info: tb: "Generating: tb_altera_irq_mapper_191_u6o76qa"
2020.04.27.09:47:49 Info: tb: Done "tb" with 14 modules, 2 files
2020.04.27.09:47:49 Info: Generating the following file(s) for MODELSIM simulator in /home/canesche/HLStools/intel/a.prj/verification/tb/sim/ directory:
2020.04.27.09:47:49 Info: common/modelsim_files.tcl
2020.04.27.09:47:49 Info: Generating the following file(s) for VCSMX simulator in /home/canesche/HLStools/intel/a.prj/verification/tb/sim/ directory:
2020.04.27.09:47:49 Info: common/vcsmx_files.tcl
2020.04.27.09:47:49 Info: Generating the following file(s) for VCS simulator in /home/canesche/HLStools/intel/a.prj/verification/tb/sim/ directory:
2020.04.27.09:47:49 Info: common/vcs_files.tcl
2020.04.27.09:47:49 Info: Generating the following file(s) for RIVIERA simulator in /home/canesche/HLStools/intel/a.prj/verification/tb/sim/ directory:
2020.04.27.09:47:49 Info: common/riviera_files.tcl
2020.04.27.09:47:49 Info: Generating the following file(s) for NCSIM simulator in /home/canesche/HLStools/intel/a.prj/verification/tb/sim/ directory:
2020.04.27.09:47:49 Info: common/ncsim_files.tcl
2020.04.27.09:47:49 Info: Generating the following file(s) for XCELIUM simulator in /home/canesche/HLStools/intel/a.prj/verification/tb/sim/ directory:
2020.04.27.09:47:49 Info: common/xcelium_files.tcl
2020.04.27.09:47:49 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/canesche/HLStools/intel/a.prj/verification/tb/sim/.
2020.04.27.09:47:49 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2020.04.27.09:47:49 Info: qsys-generate succeeded.
2020.04.27.09:47:49 Info: Finished: Create simulation model
2020.04.27.09:47:49 Info: Starting: Create Modelsim Project.
2020.04.27.09:47:49 Info: sim-script-gen --system-file=/home/canesche/HLStools/intel/a.prj/verification/tb.qsys --output-directory=/home/canesche/HLStools/intel/a.prj/verification/tb/sim/ --use-relative-paths=true
2020.04.27.09:47:49 Info: Generating the following file(s) for MODELSIM simulator in /home/canesche/HLStools/intel/a.prj/verification/tb/sim/ directory:
2020.04.27.09:47:49 Info: mentor/msim_setup.tcl
2020.04.27.09:47:49 Info: Generating the following file(s) for VCSMX simulator in /home/canesche/HLStools/intel/a.prj/verification/tb/sim/ directory:
2020.04.27.09:47:49 Info: synopsys/vcsmx/synopsys_sim.setup
2020.04.27.09:47:49 Info: synopsys/vcsmx/vcsmx_setup.sh
2020.04.27.09:47:49 Info: Generating the following file(s) for VCS simulator in /home/canesche/HLStools/intel/a.prj/verification/tb/sim/ directory:
2020.04.27.09:47:49 Info: synopsys/vcs/vcs_setup.sh
2020.04.27.09:47:49 Info: Generating the following file(s) for RIVIERA simulator in /home/canesche/HLStools/intel/a.prj/verification/tb/sim/ directory:
2020.04.27.09:47:49 Info: aldec/rivierapro_setup.tcl
2020.04.27.09:47:49 Info: Generating the following file(s) for NCSIM simulator in /home/canesche/HLStools/intel/a.prj/verification/tb/sim/ directory:
2020.04.27.09:47:49 Info: cadence/cds.lib
2020.04.27.09:47:49 Info: cadence/hdl.var
2020.04.27.09:47:49 Info: cadence/ncsim_setup.sh
2020.04.27.09:47:49 Info: 1 .cds.lib files in cadence/cds_libs/ directory
2020.04.27.09:47:49 Info: Generating the following file(s) for XCELIUM simulator in /home/canesche/HLStools/intel/a.prj/verification/tb/sim/ directory:
2020.04.27.09:47:49 Info: xcelium/cds.lib
2020.04.27.09:47:49 Info: xcelium/hdl.var
2020.04.27.09:47:49 Info: xcelium/xcelium_setup.sh
2020.04.27.09:47:49 Info: 1 .cds.lib files in xcelium/cds_libs/ directory
2020.04.27.09:47:49 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/canesche/HLStools/intel/a.prj/verification/tb/sim/.
2020.04.27.09:47:49 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
2020.04.27.09:47:49 Info: Finished: Create Modelsim Project.
2020.04.27.09:47:49 Info: Finished: Platform Designer system generation
Unable to checkout a license. Make sure your license file environment variable (e.g., LM_LICENSE_FILE)
is set correctly and then run 'lmutil lmdiag' to diagnose the problem.
Unable to checkout a license.  Vsim is closing.
** Fatal: Invalid license environment. Application closing.
FATAL ERROR in license manager 0
** Fatal: vsimk is exiting with code 43.
Exit codes are defined in the "Error and Warning Messages"
appendix of the ModelSim User's Manual.
