// Seed: 2407446754
module module_0 (
    input supply0 id_0,
    input supply1 id_1,
    output tri0 id_2
);
  logic id_4 = id_1 | id_0;
  logic id_5;
  assign module_1.id_2 = 0;
  wire id_6, id_7, id_8, id_9, id_10, id_11;
  assign id_7 = id_6;
endmodule
module module_1 #(
    parameter id_3 = 32'd86,
    parameter id_8 = 32'd94
) (
    input tri id_0,
    input tri id_1,
    output wire id_2,
    input tri0 _id_3,
    input tri0 id_4,
    output uwire id_5,
    input tri1 id_6,
    output supply1 id_7,
    output tri0 _id_8,
    input wor id_9,
    input wire id_10,
    input wand id_11,
    output tri0 id_12
);
  wand id_14;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_7
  );
  assign id_14 = 1;
  assign id_14#(
      .id_11(1 ^ {1{(1)}}),
      .id_14({-1, 1}),
      .id_0 ((1))
  ) = -1;
  logic [id_8 : (  id_3  )] id_15, id_16;
endmodule
