# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../RV32IM_Vivado.srcs/sources_1/new/SRT2.sv" \
"../../../../RV32IM_Vivado.srcs/sources_1/new/DIV_REM_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
