#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x124ebb0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x124ed40 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x12465d0 .functor NOT 1, L_0x127f0c0, C4<0>, C4<0>, C4<0>;
L_0x127ee50 .functor XOR 1, L_0x127ed10, L_0x127edb0, C4<0>, C4<0>;
L_0x127efb0 .functor XOR 1, L_0x127ee50, L_0x127ef10, C4<0>, C4<0>;
v0x127c460_0 .net *"_ivl_10", 0 0, L_0x127ef10;  1 drivers
v0x127c560_0 .net *"_ivl_12", 0 0, L_0x127efb0;  1 drivers
v0x127c640_0 .net *"_ivl_2", 0 0, L_0x127ec70;  1 drivers
v0x127c700_0 .net *"_ivl_4", 0 0, L_0x127ed10;  1 drivers
v0x127c7e0_0 .net *"_ivl_6", 0 0, L_0x127edb0;  1 drivers
v0x127c910_0 .net *"_ivl_8", 0 0, L_0x127ee50;  1 drivers
v0x127c9f0_0 .net "a", 0 0, v0x127aa70_0;  1 drivers
v0x127ca90_0 .net "b", 0 0, v0x127ab10_0;  1 drivers
v0x127cb30_0 .net "c", 0 0, v0x127abb0_0;  1 drivers
v0x127cbd0_0 .var "clk", 0 0;
v0x127cc70_0 .net "d", 0 0, v0x127ad20_0;  1 drivers
v0x127cd10_0 .net "out_dut", 0 0, L_0x127eb10;  1 drivers
v0x127cdb0_0 .net "out_ref", 0 0, L_0x127dd80;  1 drivers
v0x127ce50_0 .var/2u "stats1", 159 0;
v0x127cef0_0 .var/2u "strobe", 0 0;
v0x127cf90_0 .net "tb_match", 0 0, L_0x127f0c0;  1 drivers
v0x127d050_0 .net "tb_mismatch", 0 0, L_0x12465d0;  1 drivers
v0x127d220_0 .net "wavedrom_enable", 0 0, v0x127ae10_0;  1 drivers
v0x127d2c0_0 .net "wavedrom_title", 511 0, v0x127aeb0_0;  1 drivers
L_0x127ec70 .concat [ 1 0 0 0], L_0x127dd80;
L_0x127ed10 .concat [ 1 0 0 0], L_0x127dd80;
L_0x127edb0 .concat [ 1 0 0 0], L_0x127eb10;
L_0x127ef10 .concat [ 1 0 0 0], L_0x127dd80;
L_0x127f0c0 .cmp/eeq 1, L_0x127ec70, L_0x127efb0;
S_0x124eed0 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x124ed40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x124f650 .functor NOT 1, v0x127abb0_0, C4<0>, C4<0>, C4<0>;
L_0x1246e90 .functor NOT 1, v0x127ab10_0, C4<0>, C4<0>, C4<0>;
L_0x127d4d0 .functor AND 1, L_0x124f650, L_0x1246e90, C4<1>, C4<1>;
L_0x127d570 .functor NOT 1, v0x127ad20_0, C4<0>, C4<0>, C4<0>;
L_0x127d6a0 .functor NOT 1, v0x127aa70_0, C4<0>, C4<0>, C4<0>;
L_0x127d7a0 .functor AND 1, L_0x127d570, L_0x127d6a0, C4<1>, C4<1>;
L_0x127d880 .functor OR 1, L_0x127d4d0, L_0x127d7a0, C4<0>, C4<0>;
L_0x127d940 .functor AND 1, v0x127aa70_0, v0x127abb0_0, C4<1>, C4<1>;
L_0x127da00 .functor AND 1, L_0x127d940, v0x127ad20_0, C4<1>, C4<1>;
L_0x127dac0 .functor OR 1, L_0x127d880, L_0x127da00, C4<0>, C4<0>;
L_0x127dc30 .functor AND 1, v0x127ab10_0, v0x127abb0_0, C4<1>, C4<1>;
L_0x127dca0 .functor AND 1, L_0x127dc30, v0x127ad20_0, C4<1>, C4<1>;
L_0x127dd80 .functor OR 1, L_0x127dac0, L_0x127dca0, C4<0>, C4<0>;
v0x1246840_0 .net *"_ivl_0", 0 0, L_0x124f650;  1 drivers
v0x12468e0_0 .net *"_ivl_10", 0 0, L_0x127d7a0;  1 drivers
v0x1279260_0 .net *"_ivl_12", 0 0, L_0x127d880;  1 drivers
v0x1279320_0 .net *"_ivl_14", 0 0, L_0x127d940;  1 drivers
v0x1279400_0 .net *"_ivl_16", 0 0, L_0x127da00;  1 drivers
v0x1279530_0 .net *"_ivl_18", 0 0, L_0x127dac0;  1 drivers
v0x1279610_0 .net *"_ivl_2", 0 0, L_0x1246e90;  1 drivers
v0x12796f0_0 .net *"_ivl_20", 0 0, L_0x127dc30;  1 drivers
v0x12797d0_0 .net *"_ivl_22", 0 0, L_0x127dca0;  1 drivers
v0x12798b0_0 .net *"_ivl_4", 0 0, L_0x127d4d0;  1 drivers
v0x1279990_0 .net *"_ivl_6", 0 0, L_0x127d570;  1 drivers
v0x1279a70_0 .net *"_ivl_8", 0 0, L_0x127d6a0;  1 drivers
v0x1279b50_0 .net "a", 0 0, v0x127aa70_0;  alias, 1 drivers
v0x1279c10_0 .net "b", 0 0, v0x127ab10_0;  alias, 1 drivers
v0x1279cd0_0 .net "c", 0 0, v0x127abb0_0;  alias, 1 drivers
v0x1279d90_0 .net "d", 0 0, v0x127ad20_0;  alias, 1 drivers
v0x1279e50_0 .net "out", 0 0, L_0x127dd80;  alias, 1 drivers
S_0x1279fb0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x124ed40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x127aa70_0 .var "a", 0 0;
v0x127ab10_0 .var "b", 0 0;
v0x127abb0_0 .var "c", 0 0;
v0x127ac80_0 .net "clk", 0 0, v0x127cbd0_0;  1 drivers
v0x127ad20_0 .var "d", 0 0;
v0x127ae10_0 .var "wavedrom_enable", 0 0;
v0x127aeb0_0 .var "wavedrom_title", 511 0;
S_0x127a250 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x1279fb0;
 .timescale -12 -12;
v0x127a4b0_0 .var/2s "count", 31 0;
E_0x1249b00/0 .event negedge, v0x127ac80_0;
E_0x1249b00/1 .event posedge, v0x127ac80_0;
E_0x1249b00 .event/or E_0x1249b00/0, E_0x1249b00/1;
E_0x1249d50 .event negedge, v0x127ac80_0;
E_0x12349f0 .event posedge, v0x127ac80_0;
S_0x127a5b0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1279fb0;
 .timescale -12 -12;
v0x127a7b0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x127a890 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1279fb0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x127b010 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x124ed40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x127e020 .functor AND 1, L_0x127dee0, L_0x127df80, C4<1>, C4<1>;
L_0x127e2a0 .functor AND 1, L_0x127e130, L_0x127e1d0, C4<1>, C4<1>;
L_0x127e3b0 .functor OR 1, L_0x127e020, L_0x127e2a0, C4<0>, C4<0>;
L_0x127e4c0 .functor AND 1, v0x127aa70_0, v0x127abb0_0, C4<1>, C4<1>;
L_0x127e670 .functor AND 1, L_0x127e4c0, v0x127ad20_0, C4<1>, C4<1>;
L_0x127e840 .functor OR 1, L_0x127e3b0, L_0x127e670, C4<0>, C4<0>;
L_0x127e990 .functor AND 1, v0x127ab10_0, v0x127abb0_0, C4<1>, C4<1>;
L_0x127ea00 .functor AND 1, L_0x127e990, v0x127ad20_0, C4<1>, C4<1>;
L_0x127eb10 .functor OR 1, L_0x127e840, L_0x127ea00, C4<0>, C4<0>;
v0x127b300_0 .net *"_ivl_1", 0 0, L_0x127dee0;  1 drivers
v0x127b3c0_0 .net *"_ivl_11", 0 0, L_0x127e2a0;  1 drivers
v0x127b480_0 .net *"_ivl_13", 0 0, L_0x127e3b0;  1 drivers
v0x127b550_0 .net *"_ivl_15", 0 0, L_0x127e4c0;  1 drivers
v0x127b610_0 .net *"_ivl_17", 0 0, L_0x127e670;  1 drivers
v0x127b720_0 .net *"_ivl_19", 0 0, L_0x127e840;  1 drivers
v0x127b7e0_0 .net *"_ivl_21", 0 0, L_0x127e990;  1 drivers
v0x127b8a0_0 .net *"_ivl_23", 0 0, L_0x127ea00;  1 drivers
v0x127b960_0 .net *"_ivl_3", 0 0, L_0x127df80;  1 drivers
v0x127ba20_0 .net *"_ivl_5", 0 0, L_0x127e020;  1 drivers
v0x127bae0_0 .net *"_ivl_7", 0 0, L_0x127e130;  1 drivers
v0x127bba0_0 .net *"_ivl_9", 0 0, L_0x127e1d0;  1 drivers
v0x127bc60_0 .net "a", 0 0, v0x127aa70_0;  alias, 1 drivers
v0x127bd00_0 .net "b", 0 0, v0x127ab10_0;  alias, 1 drivers
v0x127bdf0_0 .net "c", 0 0, v0x127abb0_0;  alias, 1 drivers
v0x127bee0_0 .net "d", 0 0, v0x127ad20_0;  alias, 1 drivers
v0x127bfd0_0 .net "out", 0 0, L_0x127eb10;  alias, 1 drivers
L_0x127dee0 .reduce/nor v0x127abb0_0;
L_0x127df80 .reduce/nor v0x127ab10_0;
L_0x127e130 .reduce/nor v0x127ad20_0;
L_0x127e1d0 .reduce/nor v0x127aa70_0;
S_0x127c240 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x124ed40;
 .timescale -12 -12;
E_0x12498a0 .event anyedge, v0x127cef0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x127cef0_0;
    %nor/r;
    %assign/vec4 v0x127cef0_0, 0;
    %wait E_0x12498a0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1279fb0;
T_3 ;
    %fork t_1, S_0x127a250;
    %jmp t_0;
    .scope S_0x127a250;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x127a4b0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x127ad20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x127abb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x127ab10_0, 0;
    %assign/vec4 v0x127aa70_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12349f0;
    %load/vec4 v0x127a4b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x127a4b0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x127ad20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x127abb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x127ab10_0, 0;
    %assign/vec4 v0x127aa70_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1249d50;
    %fork TD_tb.stim1.wavedrom_stop, S_0x127a890;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1249b00;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x127aa70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x127ab10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x127abb0_0, 0;
    %assign/vec4 v0x127ad20_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x1279fb0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x124ed40;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127cbd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127cef0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x124ed40;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x127cbd0_0;
    %inv;
    %store/vec4 v0x127cbd0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x124ed40;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x127ac80_0, v0x127d050_0, v0x127c9f0_0, v0x127ca90_0, v0x127cb30_0, v0x127cc70_0, v0x127cdb0_0, v0x127cd10_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x124ed40;
T_7 ;
    %load/vec4 v0x127ce50_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x127ce50_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x127ce50_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x127ce50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x127ce50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x127ce50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x127ce50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x124ed40;
T_8 ;
    %wait E_0x1249b00;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x127ce50_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127ce50_0, 4, 32;
    %load/vec4 v0x127cf90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x127ce50_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127ce50_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x127ce50_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127ce50_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x127cdb0_0;
    %load/vec4 v0x127cdb0_0;
    %load/vec4 v0x127cd10_0;
    %xor;
    %load/vec4 v0x127cdb0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x127ce50_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127ce50_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x127ce50_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127ce50_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can1_depth5/machine/kmap2/iter0/response0/top_module.sv";
