#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x121b280 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x121b410 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1212930 .functor NOT 1, L_0x1249db0, C4<0>, C4<0>, C4<0>;
L_0x1249b60 .functor XOR 1, L_0x1249a00, L_0x1249ac0, C4<0>, C4<0>;
L_0x1249ca0 .functor XOR 1, L_0x1249b60, L_0x1249bd0, C4<0>, C4<0>;
v0x1247220_0 .net *"_ivl_10", 0 0, L_0x1249bd0;  1 drivers
v0x1247320_0 .net *"_ivl_12", 0 0, L_0x1249ca0;  1 drivers
v0x1247400_0 .net *"_ivl_2", 0 0, L_0x1249960;  1 drivers
v0x12474c0_0 .net *"_ivl_4", 0 0, L_0x1249a00;  1 drivers
v0x12475a0_0 .net *"_ivl_6", 0 0, L_0x1249ac0;  1 drivers
v0x12476d0_0 .net *"_ivl_8", 0 0, L_0x1249b60;  1 drivers
v0x12477b0_0 .var "clk", 0 0;
v0x1247850_0 .net "f_dut", 0 0, L_0x12497a0;  1 drivers
v0x12478f0_0 .net "f_ref", 0 0, L_0x1248a60;  1 drivers
v0x1247a20_0 .var/2u "stats1", 159 0;
v0x1247ac0_0 .var/2u "strobe", 0 0;
v0x1247b60_0 .net "tb_match", 0 0, L_0x1249db0;  1 drivers
v0x1247c20_0 .net "tb_mismatch", 0 0, L_0x1212930;  1 drivers
v0x1247ce0_0 .net "wavedrom_enable", 0 0, v0x1245d50_0;  1 drivers
v0x1247d80_0 .net "wavedrom_title", 511 0, v0x1245e10_0;  1 drivers
v0x1247e50_0 .net "x1", 0 0, v0x1245ed0_0;  1 drivers
v0x1247ef0_0 .net "x2", 0 0, v0x1245f70_0;  1 drivers
v0x12480a0_0 .net "x3", 0 0, v0x1246060_0;  1 drivers
L_0x1249960 .concat [ 1 0 0 0], L_0x1248a60;
L_0x1249a00 .concat [ 1 0 0 0], L_0x1248a60;
L_0x1249ac0 .concat [ 1 0 0 0], L_0x12497a0;
L_0x1249bd0 .concat [ 1 0 0 0], L_0x1248a60;
L_0x1249db0 .cmp/eeq 1, L_0x1249960, L_0x1249ca0;
S_0x121b5a0 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0x121b410;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x1207e70 .functor NOT 1, v0x1246060_0, C4<0>, C4<0>, C4<0>;
L_0x121bcc0 .functor AND 1, L_0x1207e70, v0x1245f70_0, C4<1>, C4<1>;
L_0x12129a0 .functor NOT 1, v0x1245ed0_0, C4<0>, C4<0>, C4<0>;
L_0x1248340 .functor AND 1, L_0x121bcc0, L_0x12129a0, C4<1>, C4<1>;
L_0x1248410 .functor NOT 1, v0x1246060_0, C4<0>, C4<0>, C4<0>;
L_0x1248480 .functor AND 1, L_0x1248410, v0x1245f70_0, C4<1>, C4<1>;
L_0x1248530 .functor AND 1, L_0x1248480, v0x1245ed0_0, C4<1>, C4<1>;
L_0x12485f0 .functor OR 1, L_0x1248340, L_0x1248530, C4<0>, C4<0>;
L_0x1248750 .functor NOT 1, v0x1245f70_0, C4<0>, C4<0>, C4<0>;
L_0x12487c0 .functor AND 1, v0x1246060_0, L_0x1248750, C4<1>, C4<1>;
L_0x12488e0 .functor AND 1, L_0x12487c0, v0x1245ed0_0, C4<1>, C4<1>;
L_0x1248950 .functor OR 1, L_0x12485f0, L_0x12488e0, C4<0>, C4<0>;
L_0x1248ad0 .functor AND 1, v0x1246060_0, v0x1245f70_0, C4<1>, C4<1>;
L_0x1248b40 .functor AND 1, L_0x1248ad0, v0x1245ed0_0, C4<1>, C4<1>;
L_0x1248a60 .functor OR 1, L_0x1248950, L_0x1248b40, C4<0>, C4<0>;
v0x1212ba0_0 .net *"_ivl_0", 0 0, L_0x1207e70;  1 drivers
v0x1212c40_0 .net *"_ivl_10", 0 0, L_0x1248480;  1 drivers
v0x1207ee0_0 .net *"_ivl_12", 0 0, L_0x1248530;  1 drivers
v0x12446b0_0 .net *"_ivl_14", 0 0, L_0x12485f0;  1 drivers
v0x1244790_0 .net *"_ivl_16", 0 0, L_0x1248750;  1 drivers
v0x12448c0_0 .net *"_ivl_18", 0 0, L_0x12487c0;  1 drivers
v0x12449a0_0 .net *"_ivl_2", 0 0, L_0x121bcc0;  1 drivers
v0x1244a80_0 .net *"_ivl_20", 0 0, L_0x12488e0;  1 drivers
v0x1244b60_0 .net *"_ivl_22", 0 0, L_0x1248950;  1 drivers
v0x1244cd0_0 .net *"_ivl_24", 0 0, L_0x1248ad0;  1 drivers
v0x1244db0_0 .net *"_ivl_26", 0 0, L_0x1248b40;  1 drivers
v0x1244e90_0 .net *"_ivl_4", 0 0, L_0x12129a0;  1 drivers
v0x1244f70_0 .net *"_ivl_6", 0 0, L_0x1248340;  1 drivers
v0x1245050_0 .net *"_ivl_8", 0 0, L_0x1248410;  1 drivers
v0x1245130_0 .net "f", 0 0, L_0x1248a60;  alias, 1 drivers
v0x12451f0_0 .net "x1", 0 0, v0x1245ed0_0;  alias, 1 drivers
v0x12452b0_0 .net "x2", 0 0, v0x1245f70_0;  alias, 1 drivers
v0x1245370_0 .net "x3", 0 0, v0x1246060_0;  alias, 1 drivers
S_0x12454b0 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0x121b410;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x1245c90_0 .net "clk", 0 0, v0x12477b0_0;  1 drivers
v0x1245d50_0 .var "wavedrom_enable", 0 0;
v0x1245e10_0 .var "wavedrom_title", 511 0;
v0x1245ed0_0 .var "x1", 0 0;
v0x1245f70_0 .var "x2", 0 0;
v0x1246060_0 .var "x3", 0 0;
E_0x1216160/0 .event negedge, v0x1245c90_0;
E_0x1216160/1 .event posedge, v0x1245c90_0;
E_0x1216160 .event/or E_0x1216160/0, E_0x1216160/1;
E_0x1215ef0 .event negedge, v0x1245c90_0;
E_0x12019f0 .event posedge, v0x1245c90_0;
S_0x1245790 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x12454b0;
 .timescale -12 -12;
v0x1245990_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1245a90 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x12454b0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1246160 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x121b410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x1248d70 .functor NOT 1, v0x1245ed0_0, C4<0>, C4<0>, C4<0>;
L_0x1248ef0 .functor AND 1, v0x1245f70_0, L_0x1248d70, C4<1>, C4<1>;
L_0x12490e0 .functor NOT 1, v0x1246060_0, C4<0>, C4<0>, C4<0>;
L_0x1249260 .functor AND 1, L_0x12490e0, v0x1245f70_0, C4<1>, C4<1>;
L_0x1249350 .functor AND 1, L_0x1249260, v0x1245ed0_0, C4<1>, C4<1>;
L_0x1249410 .functor OR 1, L_0x1248ef0, L_0x1249350, C4<0>, C4<0>;
L_0x1249560 .functor NOT 1, v0x1245f70_0, C4<0>, C4<0>, C4<0>;
L_0x12495d0 .functor AND 1, v0x1246060_0, L_0x1249560, C4<1>, C4<1>;
L_0x12496e0 .functor AND 1, L_0x12495d0, v0x1245ed0_0, C4<1>, C4<1>;
L_0x12497a0 .functor OR 1, L_0x1249410, L_0x12496e0, C4<0>, C4<0>;
v0x1246370_0 .net *"_ivl_0", 0 0, L_0x1248d70;  1 drivers
v0x1246450_0 .net *"_ivl_10", 0 0, L_0x1249410;  1 drivers
v0x1246530_0 .net *"_ivl_12", 0 0, L_0x1249560;  1 drivers
v0x1246620_0 .net *"_ivl_14", 0 0, L_0x12495d0;  1 drivers
v0x1246700_0 .net *"_ivl_16", 0 0, L_0x12496e0;  1 drivers
v0x1246830_0 .net *"_ivl_2", 0 0, L_0x1248ef0;  1 drivers
v0x1246910_0 .net *"_ivl_4", 0 0, L_0x12490e0;  1 drivers
v0x12469f0_0 .net *"_ivl_6", 0 0, L_0x1249260;  1 drivers
v0x1246ad0_0 .net *"_ivl_8", 0 0, L_0x1249350;  1 drivers
v0x1246c40_0 .net "f", 0 0, L_0x12497a0;  alias, 1 drivers
v0x1246d00_0 .net "x1", 0 0, v0x1245ed0_0;  alias, 1 drivers
v0x1246da0_0 .net "x2", 0 0, v0x1245f70_0;  alias, 1 drivers
v0x1246e90_0 .net "x3", 0 0, v0x1246060_0;  alias, 1 drivers
S_0x1247000 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0x121b410;
 .timescale -12 -12;
E_0x12163b0 .event anyedge, v0x1247ac0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1247ac0_0;
    %nor/r;
    %assign/vec4 v0x1247ac0_0, 0;
    %wait E_0x12163b0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x12454b0;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1245ed0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1245f70_0, 0;
    %assign/vec4 v0x1246060_0, 0;
    %wait E_0x1215ef0;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12019f0;
    %load/vec4 v0x1246060_0;
    %load/vec4 v0x1245f70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1245ed0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1245ed0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1245f70_0, 0;
    %assign/vec4 v0x1246060_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1215ef0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1245a90;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1216160;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x1245ed0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1245f70_0, 0;
    %assign/vec4 v0x1246060_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x121b410;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12477b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1247ac0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x121b410;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x12477b0_0;
    %inv;
    %store/vec4 v0x12477b0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x121b410;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1245c90_0, v0x1247c20_0, v0x12480a0_0, v0x1247ef0_0, v0x1247e50_0, v0x12478f0_0, v0x1247850_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x121b410;
T_7 ;
    %load/vec4 v0x1247a20_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1247a20_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1247a20_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1247a20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1247a20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1247a20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1247a20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x121b410;
T_8 ;
    %wait E_0x1216160;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1247a20_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1247a20_0, 4, 32;
    %load/vec4 v0x1247b60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1247a20_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1247a20_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1247a20_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1247a20_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x12478f0_0;
    %load/vec4 v0x12478f0_0;
    %load/vec4 v0x1247850_0;
    %xor;
    %load/vec4 v0x12478f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1247a20_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1247a20_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1247a20_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1247a20_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/truthtable1/iter0/response17/top_module.sv";
