{"sha": "6cbd0ef53a491294c7c503b0bb4579f8a212b1f2", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NmNiZDBlZjUzYTQ5MTI5NGM3YzUwM2IwYmI0NTc5ZjhhMjEyYjFmMg==", "commit": {"author": {"name": "H.J. Lu", "email": "hongjiu.lu@intel.com", "date": "2019-05-15T15:23:49Z"}, "committer": {"name": "H.J. Lu", "email": "hjl@gcc.gnu.org", "date": "2019-05-15T15:23:49Z"}, "message": "i386: Emulate MMX ssse3_pmaddubsw with SSE\n\nEmulate MMX ssse3_pmaddubsw with SSE.  Only SSE register source operand\nis allowed.\n\n\tPR target/89021\n\t* config/i386/sse.md (ssse3_pmaddubsw): Add SSE emulation.\n\nFrom-SVN: r271243", "tree": {"sha": "a3adeba80748ef2cf43f3717022f2313b1907045", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/a3adeba80748ef2cf43f3717022f2313b1907045"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/6cbd0ef53a491294c7c503b0bb4579f8a212b1f2", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/6cbd0ef53a491294c7c503b0bb4579f8a212b1f2", "html_url": "https://github.com/Rust-GCC/gccrs/commit/6cbd0ef53a491294c7c503b0bb4579f8a212b1f2", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/6cbd0ef53a491294c7c503b0bb4579f8a212b1f2/comments", "author": {"login": "hjl-tools", "id": 1072356, "node_id": "MDQ6VXNlcjEwNzIzNTY=", "avatar_url": "https://avatars.githubusercontent.com/u/1072356?v=4", "gravatar_id": "", "url": "https://api.github.com/users/hjl-tools", "html_url": "https://github.com/hjl-tools", "followers_url": "https://api.github.com/users/hjl-tools/followers", "following_url": "https://api.github.com/users/hjl-tools/following{/other_user}", "gists_url": "https://api.github.com/users/hjl-tools/gists{/gist_id}", "starred_url": "https://api.github.com/users/hjl-tools/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/hjl-tools/subscriptions", "organizations_url": "https://api.github.com/users/hjl-tools/orgs", "repos_url": "https://api.github.com/users/hjl-tools/repos", "events_url": "https://api.github.com/users/hjl-tools/events{/privacy}", "received_events_url": "https://api.github.com/users/hjl-tools/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "ea25b8487030ad75dedbbffdbb0836a3b637e74c", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/ea25b8487030ad75dedbbffdbb0836a3b637e74c", "html_url": "https://github.com/Rust-GCC/gccrs/commit/ea25b8487030ad75dedbbffdbb0836a3b637e74c"}], "stats": {"total": 23, "additions": 16, "deletions": 7}, "files": [{"sha": "9cad0f4c8b2aae10ba0634eb14c3e645e0da8d87", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/6cbd0ef53a491294c7c503b0bb4579f8a212b1f2/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/6cbd0ef53a491294c7c503b0bb4579f8a212b1f2/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=6cbd0ef53a491294c7c503b0bb4579f8a212b1f2", "patch": "@@ -1,3 +1,8 @@\n+2019-05-15  H.J. Lu  <hongjiu.lu@intel.com>\n+\n+\tPR target/89021\n+\t* config/i386/sse.md (ssse3_pmaddubsw): Add SSE emulation.\n+\n 2019-05-15  H.J. Lu  <hongjiu.lu@intel.com>\n \n \tPR target/89021"}, {"sha": "bd3bbbe94a4f1c5e549e521067ef681716f5c304", "filename": "gcc/config/i386/sse.md", "status": "modified", "additions": 11, "deletions": 7, "changes": 18, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/6cbd0ef53a491294c7c503b0bb4579f8a212b1f2/gcc%2Fconfig%2Fi386%2Fsse.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/6cbd0ef53a491294c7c503b0bb4579f8a212b1f2/gcc%2Fconfig%2Fi386%2Fsse.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fsse.md?ref=6cbd0ef53a491294c7c503b0bb4579f8a212b1f2", "patch": "@@ -16002,17 +16002,17 @@\n    (set_attr \"mode\" \"TI\")])\n \n (define_insn \"ssse3_pmaddubsw\"\n-  [(set (match_operand:V4HI 0 \"register_operand\" \"=y\")\n+  [(set (match_operand:V4HI 0 \"register_operand\" \"=y,x,Yv\")\n \t(ss_plus:V4HI\n \t  (mult:V4HI\n \t    (zero_extend:V4HI\n \t      (vec_select:V4QI\n-\t\t(match_operand:V8QI 1 \"register_operand\" \"0\")\n+\t\t(match_operand:V8QI 1 \"register_operand\" \"0,0,Yv\")\n \t\t(parallel [(const_int 0) (const_int 2)\n \t\t\t   (const_int 4) (const_int 6)])))\n \t    (sign_extend:V4HI\n \t      (vec_select:V4QI\n-\t\t(match_operand:V8QI 2 \"nonimmediate_operand\" \"ym\")\n+\t\t(match_operand:V8QI 2 \"register_mmxmem_operand\" \"ym,x,Yv\")\n \t\t(parallel [(const_int 0) (const_int 2)\n \t\t\t   (const_int 4) (const_int 6)]))))\n \t  (mult:V4HI\n@@ -16024,13 +16024,17 @@\n \t      (vec_select:V4QI (match_dup 2)\n \t\t(parallel [(const_int 1) (const_int 3)\n \t\t\t   (const_int 5) (const_int 7)]))))))]\n-  \"TARGET_SSSE3\"\n-  \"pmaddubsw\\t{%2, %0|%0, %2}\"\n-  [(set_attr \"type\" \"sseiadd\")\n+  \"(TARGET_MMX || TARGET_MMX_WITH_SSE) && TARGET_SSSE3\"\n+  \"@\n+   pmaddubsw\\t{%2, %0|%0, %2}\n+   pmaddubsw\\t{%2, %0|%0, %2}\n+   vpmaddubsw\\t{%2, %1, %0|%0, %1, %2}\"\n+  [(set_attr \"mmx_isa\" \"native,x64_noavx,x64_avx\")\n+   (set_attr \"type\" \"sseiadd\")\n    (set_attr \"atom_unit\" \"simul\")\n    (set_attr \"prefix_extra\" \"1\")\n    (set (attr \"prefix_rex\") (symbol_ref \"x86_extended_reg_mentioned_p (insn)\"))\n-   (set_attr \"mode\" \"DI\")])\n+   (set_attr \"mode\" \"DI,TI,TI\")])\n \n (define_mode_iterator PMULHRSW\n   [V8HI (V16HI \"TARGET_AVX2\")])"}]}