Release 13.4 - xst O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.66 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.66 secs
 
--> Reading design: mainVGA.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mainVGA.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mainVGA"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : mainVGA
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================

INFO:Xst - Part-select index evaluated to out of bound value may lead to incorrect synthesis results; it is recommended not to use them in RTL

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Fernando\Desktop\SimulacionesX\PrimerVGA\ipcore_dir\ram240x160.v" into library work
Parsing module <ram240x160>.
Analyzing Verilog file "C:\Users\Fernando\Desktop\SimulacionesX\PrimerVGA\DivisorFrecuencia.v" into library work
Parsing module <DivisorFrecuencia>.
Analyzing Verilog file "C:\Users\Fernando\Desktop\SimulacionesX\PrimerVGA\controlador.v" into library work
Parsing module <controlador>.
Analyzing Verilog file "C:\Users\Fernando\Desktop\SimulacionesX\PrimerVGA\colorpixel.v" into library work
Parsing module <colorpixel>.
Analyzing Verilog file "C:\Users\Fernando\Desktop\SimulacionesX\PrimerVGA\mainVGA.v" into library work
Parsing module <mainVGA>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mainVGA>.

Elaborating module <DivisorFrecuencia>.
WARNING:HDLCompiler:1127 - "C:\Users\Fernando\Desktop\SimulacionesX\PrimerVGA\mainVGA.v" Line 38: Assignment to clockPix ignored, since the identifier is never used

Elaborating module <controlador>.
WARNING:HDLCompiler:413 - "C:\Users\Fernando\Desktop\SimulacionesX\PrimerVGA\controlador.v" Line 42: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Fernando\Desktop\SimulacionesX\PrimerVGA\controlador.v" Line 45: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Fernando\Desktop\SimulacionesX\PrimerVGA\controlador.v" Line 50: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Fernando\Desktop\SimulacionesX\PrimerVGA\controlador.v" Line 53: Result of 11-bit expression is truncated to fit in 10-bit target.

Elaborating module <colorpixel>.

Elaborating module <ram240x160>.
WARNING:HDLCompiler:1499 - "C:\Users\Fernando\Desktop\SimulacionesX\PrimerVGA\ipcore_dir\ram240x160.v" Line 39: Empty module <ram240x160> remains a black box.
WARNING:HDLCompiler:413 - "C:\Users\Fernando\Desktop\SimulacionesX\PrimerVGA\colorpixel.v" Line 48: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:Xst:2972 - "c:/users/fernando/desktop/simulacionesx/primervga/mainvga.v" line 38. All outputs of instance <reloj2> of block <DivisorFrecuencia> are unconnected in block <mainVGA>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mainVGA>.
    Related source file is "c:/users/fernando/desktop/simulacionesx/primervga/mainvga.v".
INFO:Xst:3210 - "c:/users/fernando/desktop/simulacionesx/primervga/mainvga.v" line 38: Output port <salida> of the instance <reloj2> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <mainVGA> synthesized.

Synthesizing Unit <DivisorFrecuencia>.
    Related source file is "c:/users/fernando/desktop/simulacionesx/primervga/divisorfrecuencia.v".
    Found 1-bit register for signal <freq>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <DivisorFrecuencia> synthesized.

Synthesizing Unit <controlador>.
    Related source file is "c:/users/fernando/desktop/simulacionesx/primervga/controlador.v".
    Found 1-bit register for signal <hs>.
    Found 10-bit register for signal <x>.
    Found 10-bit register for signal <conty>.
    Found 1-bit register for signal <vs>.
    Found 10-bit register for signal <y>.
    Found 10-bit register for signal <contx>.
    Found 10-bit adder for signal <_n0067> created at line 42.
    Found 10-bit adder for signal <x[9]_GND_3_o_add_5_OUT> created at line 45.
    Found 10-bit adder for signal <_n0064> created at line 50.
    Found 10-bit adder for signal <y[9]_GND_3_o_add_12_OUT> created at line 53.
    Found 10-bit comparator greater for signal <contx[9]_INV_2_o> created at line 43
    Found 10-bit comparator lessequal for signal <n0005> created at line 45
    Found 10-bit comparator lessequal for signal <n0007> created at line 45
    Found 10-bit comparator greater for signal <conty[9]_INV_4_o> created at line 51
    Found 10-bit comparator lessequal for signal <n0017> created at line 53
    Found 10-bit comparator lessequal for signal <n0019> created at line 53
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  42 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <controlador> synthesized.

Synthesizing Unit <colorpixel>.
    Related source file is "c:/users/fernando/desktop/simulacionesx/primervga/colorpixel.v".
    Found 8-bit register for signal <coloresreg>.
    Found 16-bit register for signal <addrareg>.
    Found 11-bit subtractor for signal <GND_4_o_GND_4_o_sub_8_OUT> created at line 48.
    Found 11-bit subtractor for signal <GND_4_o_GND_4_o_sub_10_OUT> created at line 48.
    Found 32-bit adder for signal <n0027> created at line 48.
    Found 32x8-bit multiplier for signal <n0025> created at line 48.
    Found 10-bit comparator greater for signal <vcount[9]_GND_4_o_LessThan_4_o> created at line 47
    Found 10-bit comparator greater for signal <GND_4_o_vcount[9]_LessThan_5_o> created at line 47
    Found 10-bit comparator greater for signal <GND_4_o_hcount[9]_LessThan_6_o> created at line 47
    Found 10-bit comparator greater for signal <hcount[9]_GND_4_o_LessThan_7_o> created at line 47
    Summary:
	inferred   1 Multiplier(s).
	inferred   3 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <colorpixel> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 32x8-bit multiplier                                   : 1
# Adders/Subtractors                                   : 7
 10-bit adder                                          : 4
 11-bit subtractor                                     : 2
 32-bit adder                                          : 1
# Registers                                            : 10
 1-bit register                                        : 4
 10-bit register                                       : 4
 16-bit register                                       : 1
 8-bit register                                        : 1
# Comparators                                          : 10
 10-bit comparator greater                             : 6
 10-bit comparator lessequal                           : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/ram240x160.ngc>.
Loading core <ram240x160> for timing and area information for instance <rom1>.

Synthesizing (advanced) Unit <controlador>.
The following registers are absorbed into counter <contx>: 1 register on signal <contx>.
The following registers are absorbed into counter <conty>: 1 register on signal <conty>.
The following registers are absorbed into counter <x>: 1 register on signal <x>.
The following registers are absorbed into counter <y>: 1 register on signal <y>.
Unit <controlador> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 32x8-bit multiplier                                   : 1
# Adders/Subtractors                                   : 5
 10-bit adder                                          : 2
 11-bit subtractor                                     : 2
 16-bit adder                                          : 1
# Counters                                             : 4
 10-bit up counter                                     : 4
# Registers                                            : 28
 Flip-Flops                                            : 28
# Comparators                                          : 10
 10-bit comparator greater                             : 6
 10-bit comparator lessequal                           : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <Mmult_n00251> of sequential type is unconnected in block <colorpixel>.

Optimizing unit <mainVGA> ...

Optimizing unit <colorpixel> ...

Optimizing unit <controlador> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mainVGA, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 68
 Flip-Flops                                            : 68

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mainVGA.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 281
#      GND                         : 2
#      INV                         : 7
#      LUT1                        : 36
#      LUT2                        : 24
#      LUT3                        : 16
#      LUT4                        : 47
#      LUT5                        : 7
#      LUT6                        : 33
#      MUXCY                       : 51
#      VCC                         : 2
#      XORCY                       : 56
# FlipFlops/Latches                : 73
#      FD                          : 43
#      FDE                         : 21
#      FDR                         : 9
# RAMS                             : 19
#      RAMB16BWER                  : 19
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 11
#      OBUF                        : 11
# DSPs                             : 1
#      DSP48A1                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              73  out of  18224     0%  
 Number of Slice LUTs:                  170  out of   9112     1%  
    Number used as Logic:               170  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    191
   Number with an unused Flip Flop:     118  out of    191    61%  
   Number with an unused LUT:            21  out of    191    10%  
   Number of fully used LUT-FF pairs:    52  out of    191    27%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                          12
 Number of bonded IOBs:                  12  out of    232     5%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               19  out of     32    59%  
    Number using Block RAM only:         19
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  
 Number of DSP48A1s:                      1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                                                     | Load  |
-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------+
reloj/freq                         | NONE(reloj1/freq)                                                                                                                         | 1     |
clock                              | BUFGP                                                                                                                                     | 49    |
reloj1/freq                        | BUFG                                                                                                                                      | 42    |
coloreador/rom1/N1                 | NONE(coloreador/rom1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram)| 19    |
-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.048ns (Maximum Frequency: 247.051MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 4.887ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'reloj/freq'
  Clock period: 1.913ns (frequency: 522.821MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.913ns (Levels of Logic = 1)
  Source:            reloj1/freq (FF)
  Destination:       reloj1/freq (FF)
  Source Clock:      reloj/freq rising
  Destination Clock: reloj/freq rising

  Data Path: reloj1/freq to reloj1/freq
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  reloj1/freq (reloj1/freq)
     INV:I->O              1   0.206   0.579  reloj1/freq_INV_1_o1_INV_0 (reloj1/freq_INV_1_o)
     FD:D                      0.102          reloj1/freq
    ----------------------------------------
    Total                      1.913ns (0.755ns logic, 1.158ns route)
                                       (39.5% logic, 60.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 3.978ns (frequency: 251.402MHz)
  Total number of paths / destination ports: 382 / 292
-------------------------------------------------------------------------
Delay:               3.978ns (Levels of Logic = 3)
  Source:            coloreador/rom1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination:       coloreador/coloresreg_7 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: coloreador/rom1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram to coloreador/coloresreg_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKA->DOA3    1   1.850   0.808  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_douta<3>)
     LUT4:I1->O            1   0.205   0.808  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux81 (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux8)
     LUT6:I3->O            1   0.205   0.000  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux82 (douta<7>)
     end scope: 'coloreador/rom1:douta<7>'
     FDR:D                     0.102          coloreador/coloresreg_7
    ----------------------------------------
    Total                      3.978ns (2.362ns logic, 1.616ns route)
                                       (59.4% logic, 40.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reloj1/freq'
  Clock period: 4.048ns (frequency: 247.051MHz)
  Total number of paths / destination ports: 1358 / 43
-------------------------------------------------------------------------
Delay:               4.048ns (Levels of Logic = 2)
  Source:            sincronizador/conty_6 (FF)
  Destination:       sincronizador/conty_0 (FF)
  Source Clock:      reloj1/freq rising
  Destination Clock: reloj1/freq rising

  Data Path: sincronizador/conty_6 to sincronizador/conty_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.447   1.089  sincronizador/conty_6 (sincronizador/conty_6)
     LUT6:I1->O            2   0.203   0.845  sincronizador/_n0070_SW0_SW0 (N8)
     LUT6:I3->O            9   0.205   0.829  sincronizador/_n0070_1 (sincronizador/_n00702)
     FDR:R                     0.430          sincronizador/conty_0
    ----------------------------------------
    Total                      4.048ns (1.285ns logic, 2.763ns route)
                                       (31.7% logic, 68.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reloj1/freq'
  Total number of paths / destination ports: 20 / 11
-------------------------------------------------------------------------
Offset:              4.887ns (Levels of Logic = 2)
  Source:            sincronizador/hs (FF)
  Destination:       colores<7> (PAD)
  Source Clock:      reloj1/freq rising

  Data Path: sincronizador/hs to colores<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              10   0.447   1.085  sincronizador/hs (sincronizador/hs)
     LUT3:I0->O            1   0.205   0.579  colores<0>1 (colores_0_OBUF)
     OBUF:I->O                 2.571          colores_0_OBUF (colores<0>)
    ----------------------------------------
    Total                      4.887ns (3.223ns logic, 1.664ns route)
                                       (66.0% logic, 34.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.382ns (Levels of Logic = 2)
  Source:            coloreador/coloresreg_7 (FF)
  Destination:       colores<7> (PAD)
  Source Clock:      clock rising

  Data Path: coloreador/coloresreg_7 to colores<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.447   0.580  coloreador/coloresreg_7 (coloreador/coloresreg_7)
     LUT3:I2->O            1   0.205   0.579  colores<7>1 (colores_7_OBUF)
     OBUF:I->O                 2.571          colores_7_OBUF (colores<7>)
    ----------------------------------------
    Total                      4.382ns (3.223ns logic, 1.159ns route)
                                       (73.6% logic, 26.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    3.978|         |         |         |
reloj1/freq    |    8.513|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock reloj/freq
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
reloj/freq     |    1.913|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock reloj1/freq
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
reloj1/freq    |    4.048|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 18.00 secs
Total CPU time to Xst completion: 18.48 secs
 
--> 

Total memory usage is 186360 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    9 (   0 filtered)
Number of infos    :    3 (   0 filtered)

