
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035312                       # Number of seconds simulated
sim_ticks                                 35312011611                       # Number of ticks simulated
final_tick                               563228268270                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  76192                       # Simulator instruction rate (inst/s)
host_op_rate                                    96202                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2445903                       # Simulator tick rate (ticks/s)
host_mem_usage                               16878872                       # Number of bytes of host memory used
host_seconds                                 14437.21                       # Real time elapsed on the host
sim_insts                                  1100000000                       # Number of instructions simulated
sim_ops                                    1388882552                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst         1536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data       837376                       # Number of bytes read from this memory
system.physmem.bytes_read::total               838912                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst         1536                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            1536                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       587264                       # Number of bytes written to this memory
system.physmem.bytes_written::total            587264                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst           12                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data         6542                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  6554                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            4588                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.inst                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.data                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 4588                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst        43498                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data     23713631                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                23757129                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst        43498                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              43498                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          16630715                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               16630715                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          16630715                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst        43498                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data     23713631                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               40387844                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.switch_cpus.numCycles                 84681084                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups         31080679                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted     25282132                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect      2076055                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups      13099304                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits         12235683                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS          3185683                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect        91266                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles     34361719                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts              169746869                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            31080679                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     15421366                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles              35645546                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        10665220                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles        5164783                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.PendingTrapStallCycles           42                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines          16788879                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes        821286                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples     83725959                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.497871                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.302196                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         48080413     57.43%     57.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          1912042      2.28%     59.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          2485863      2.97%     62.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          3775593      4.51%     67.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          3669965      4.38%     71.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          2793597      3.34%     74.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1646132      1.97%     76.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          2497388      2.98%     79.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         16864966     20.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     83725959                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.367032                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.004543                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles         35505618                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       5050717                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles          34347454                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles        268533                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        8553631                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved      5270917                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred           261                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts      203038278                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          1326                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        8553631                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles         37374355                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         1007055                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles      1308071                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles          32703568                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles       2779274                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts      197147289                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents           842                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        1198538                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents        874432                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.FullRegisterEvents           29                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands    274672174                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups     918122776                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    918122776                       # Number of integer rename lookups
system.switch_cpus.rename.CommittedMaps     170749012                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        103923086                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        41951                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts        23664                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           7876000                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads     18279531                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      9690259                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads       188128                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      3009391                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded          183266360                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        39803                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued         147588430                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       275674                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     59655009                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    181412386                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved         6467                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples     83725959                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.762756                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.898821                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     28960481     34.59%     34.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     18437788     22.02%     56.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     11867723     14.17%     70.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      8141218      9.72%     80.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      7622723      9.10%     89.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      4063718      4.85%     94.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2990164      3.57%     98.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       896076      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       746068      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     83725959                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          727514     69.00%     69.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              5      0.00%     69.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     69.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     69.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     69.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     69.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     69.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     69.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     69.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     69.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     69.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     69.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     69.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     69.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     69.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     69.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     69.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     69.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     69.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     69.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     69.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     69.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     69.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     69.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     69.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     69.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     69.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     69.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         151501     14.37%     83.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        175370     16.63%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     122811514     83.21%     83.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      2084538      1.41%     84.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     84.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc        16669      0.01%     84.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     14553713      9.86%     94.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      8121996      5.50%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      147588430                       # Type of FU issued
system.switch_cpus.iq.rate                   1.742874                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt             1054390                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.007144                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads    380232875                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    242962000                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    143434290                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      148642820                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads       500374                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads      7011600                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses         2193                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          868                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      2467810                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked          117                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        8553631                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          584727                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         97404                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts    183306168                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      1186941                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts      18279531                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts      9690259                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        23135                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          73981                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          868                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      1268702                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      1174730                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      2443432                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts     144744382                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts      13701882                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      2844040                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     5                       # number of nop insts executed
system.switch_cpus.iew.exec_refs             21634424                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         20272561                       # Number of branches executed
system.switch_cpus.iew.exec_stores            7932542                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.709288                       # Inst execution rate
system.switch_cpus.iew.wb_sent              143472209                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count             143434290                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers          92150122                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         258805089                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.693817                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.356060                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus.commit.commitCommittedOps    122904423                       # The number of committed instructions
system.switch_cpus.commit.commitSquashedInsts     60401914                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls        33336                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      2110390                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples     75172328                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.634969                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.155500                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     28835364     38.36%     38.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     21661457     28.82%     67.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      7989851     10.63%     77.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      4571369      6.08%     83.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      3810894      5.07%     88.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      1852169      2.46%     91.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      1882507      2.50%     93.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       800042      1.06%     94.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      3768675      5.01%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     75172328                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps      122904423                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs               18490372                       # Number of memory references committed
system.switch_cpus.commit.loads              11267928                       # Number of loads committed
system.switch_cpus.commit.membars               16668                       # Number of memory barriers committed
system.switch_cpus.commit.branches           17627285                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         110781810                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      2507803                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events       3768675                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads            254709990                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           375170909                       # The number of ROB writes
system.switch_cpus.timesIdled                   31302                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  955125                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts           100000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps             122904423                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total     100000000                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.846811                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.846811                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.180901                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.180901                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        651331742                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       198098901                       # number of integer regfile writes
system.switch_cpus.misc_regfile_reads       187563153                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          33336                       # number of misc regfile writes
system.l2.replacements                           6554                       # number of replacements
system.l2.tagsinuse                      16383.979322                       # Cycle average of tags in use
system.l2.total_refs                           647274                       # Total number of references to valid blocks.
system.l2.sampled_refs                          22938                       # Sample count of references to valid blocks.
system.l2.avg_refs                          28.218415                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          2179.978793                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst      11.997000                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data    3269.287300                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data           10922.716229                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.133055                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.000732                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.199541                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.666670                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data        45687                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   45687                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            26437                       # number of Writeback hits
system.l2.Writeback_hits::total                 26437                       # number of Writeback hits
system.l2.demand_hits::switch_cpus.data         45687                       # number of demand (read+write) hits
system.l2.demand_hits::total                    45687                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data        45687                       # number of overall hits
system.l2.overall_hits::total                   45687                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           12                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         6538                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  6550                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data            4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   4                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst           12                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         6542                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6554                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           12                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         6542                       # number of overall misses
system.l2.overall_misses::total                  6554                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst       742839                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    369358478                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       370101317                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data       265737                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        265737                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst       742839                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    369624215                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        370367054                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst       742839                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    369624215                       # number of overall miss cycles
system.l2.overall_miss_latency::total       370367054                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        52225                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               52237                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        26437                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             26437                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 4                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           12                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        52229                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                52241                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           12                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        52229                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               52241                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.125189                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.125390                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.125256                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.125457                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.125256                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.125457                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 61903.250000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 56494.107984                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 56504.017863                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 66434.250000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 66434.250000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 61903.250000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 56500.185723                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 56510.078425                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 61903.250000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 56500.185723                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 56510.078425                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 4588                       # number of writebacks
system.l2.writebacks::total                      4588                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           12                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         6538                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             6550                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              4                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         6542                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6554                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         6542                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6554                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst       671849                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    330053040                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    330724889                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data       243285                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       243285                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst       671849                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    330296325                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    330968174                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst       671849                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    330296325                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    330968174                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.125189                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.125390                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.125256                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.125457                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.125256                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.125457                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 55987.416667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 50482.263689                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 50492.349466                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 60821.250000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 60821.250000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 55987.416667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 50488.585295                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 50498.653341                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 55987.416667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 50488.585295                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 50498.653341                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                494.996997                       # Cycle average of tags in use
system.cpu.icache.total_refs               1016796481                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    495                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               2054134.305051                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst    11.996997                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst            483                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.019226                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.774038                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.793264                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst     16788864                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        16788864                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst     16788864                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         16788864                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst     16788864                       # number of overall hits
system.cpu.icache.overall_hits::total        16788864                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           15                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            15                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           15                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             15                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           15                       # number of overall misses
system.cpu.icache.overall_misses::total            15                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst      1016490                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1016490                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst      1016490                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1016490                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst      1016490                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1016490                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst     16788879                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     16788879                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst     16788879                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     16788879                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst     16788879                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     16788879                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst        67766                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        67766                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst        67766                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        67766                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst        67766                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        67766                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst            3                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst            3                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst            3                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           12                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           12                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           12                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           12                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           12                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           12                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst       780849                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       780849                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst       780849                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       780849                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst       780849                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       780849                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 65070.750000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 65070.750000                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 65070.750000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 65070.750000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 65070.750000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 65070.750000                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                  52229                       # number of replacements
system.cpu.dcache.tagsinuse                       256                       # Cycle average of tags in use
system.cpu.dcache.total_refs                173615179                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                  52485                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                3307.900905                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data   233.270916                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data      22.729084                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.911215                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.088785                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total                1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data     10422809                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10422809                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data      7184908                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7184908                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data        17624                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        17624                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data        16668                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        16668                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data     17607717                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         17607717                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data     17607717                       # number of overall hits
system.cpu.dcache.overall_hits::total        17607717                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data       132191                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        132191                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data         3194                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3194                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data       135385                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         135385                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data       135385                       # number of overall misses
system.cpu.dcache.overall_misses::total        135385                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   4046427346                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4046427346                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data    201632974                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    201632974                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   4248060320                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4248060320                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   4248060320                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4248060320                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data     10555000                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     10555000                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data        17624                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        17624                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data     17743102                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     17743102                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data     17743102                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     17743102                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.012524                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012524                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.000444                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000444                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.007630                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007630                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.007630                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007630                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 30610.460213                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 30610.460213                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 63128.670632                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63128.670632                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 31377.629132                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 31377.629132                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 31377.629132                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 31377.629132                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       460548                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              12                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets        38379                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        26437                       # number of writebacks
system.cpu.dcache.writebacks::total             26437                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        79966                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        79966                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data         3190                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         3190                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        83156                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        83156                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        83156                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        83156                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        52225                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        52225                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data            4                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        52229                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        52229                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        52229                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        52229                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    752464013                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    752464013                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data       269737                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       269737                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data    752733750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    752733750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data    752733750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    752733750                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.004948                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004948                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.002944                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002944                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.002944                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002944                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 14408.118966                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14408.118966                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 67434.250000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67434.250000                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 14412.180015                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14412.180015                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 14412.180015                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14412.180015                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
