[0m[[0m[0minfo[0m] [0m[0mPackaging /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/fpgashells_2.12-0.1.0-SNAPSHOT.jar ...[0m
[0m[[0m[0mdebug[0m] [0m[0mInput file mappings:[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/Shell$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/Shell$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/microsemi/polarfiretxpll[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/microsemi/polarfiretxpll[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/ClockOutputOverlayParams.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/ClockOutputOverlayParams.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/microsemi/polarfire_oscillator[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/microsemi/polarfire_oscillator[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/clocks/ClockGroupAdapterNode$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/clocks/ClockGroupAdapterNode$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/microsemi/polarfirepcierootport/PolarFirePCIeX4$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/microsemi/polarfirepcierootport/PolarFirePCIeX4$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/xilinx/xilinxvcu118mig/XilinxVCU118MIG.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/xilinx/xilinxvcu118mig/XilinxVCU118MIG.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/SDIOOverlayKey$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/SDIOOverlayKey$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/microsemi/polarfireclockdivider/PolarFireClockDividerIOPads.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/microsemi/polarfireclockdivider/PolarFireClockDividerIOPads.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/xilinx/ChipLinkVC707Overlay.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/xilinx/ChipLinkVC707Overlay.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/xdma/XDMAClocks.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/xdma/XDMAClocks.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/microsemi/polarfireevalkitpciex4/HasSystemPolarFireEvalKitPCIeX4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/microsemi/polarfireevalkitpciex4/HasSystemPolarFireEvalKitPCIeX4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/IDELAYCTRL.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/IDELAYCTRL.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/xilinx/xilinxvc707mig/HasMemoryXilinxVC707MIG.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/xilinx/xilinxvc707mig/HasMemoryXilinxVC707MIG.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/clocks/ClockSourceNode$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/clocks/ClockSourceNode$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/IDELAYE2$$anon$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/IDELAYE2$$anon$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/xilinx/xilinxvc707mig/XilinxVC707MIGIsland$$anon$4$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/xilinx/xilinxvc707mig/XilinxVC707MIGIsland$$anon$4$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/xilinx/XDMATopPads.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/xilinx/XDMATopPads.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/microsemi/polarfireddr4/PolarFireEvalKitDDR4$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/microsemi/polarfireddr4/PolarFireEvalKitDDR4$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/microsemi/polarfireddr3/PolarFireEvalKitDDR3$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/microsemi/polarfireddr3/PolarFireEvalKitDDR3$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/xilinx[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/xilinx[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/xilinx/VC707PCIeShell$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/xilinx/VC707PCIeShell$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/xilinx/xilinxvc707mig/XilinxVC707MIGParams.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/xilinx/xilinxvc707mig/XilinxVC707MIGParams.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/xilinx/SwitchVC707Overlay.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/xilinx/SwitchVC707Overlay.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/IOTiming$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/IOTiming$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/Series7MMCM$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/Series7MMCM$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/microsemi/CLKINT$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/microsemi/CLKINT$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/clocks/ClockGroupBundleParameters.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/clocks/ClockGroupBundleParameters.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/ClockInputOverlayParams.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/ClockInputOverlayParams.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/xilinx/xilinxvc707pciex1/XilinxVC707PCIeX1$$anon$2$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/xilinx/xilinxvc707pciex1/XilinxVC707PCIeX1$$anon$2$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/SDIOOverlayParams$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/SDIOOverlayParams$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/clocks/PLLFactoryKey.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/clocks/PLLFactoryKey.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/Overlay.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/Overlay.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/microsemi[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/microsemi[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/xilinx/VC707BaseShell$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/xilinx/VC707BaseShell$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/ChipLinkOverlayKey.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/ChipLinkOverlayKey.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/xilinx/LVDSClockInputXilinxOverlay.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/xilinx/LVDSClockInputXilinxOverlay.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/vcu118mig/VCU118MIGIOClocksReset.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/vcu118mig/VCU118MIGIOClocksReset.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/microsemi/polarfirexcvrrefclk[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/microsemi/polarfirexcvrrefclk[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/microsemi/polarfire_oscillator/PolarFireOscillatorIOPads.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/microsemi/polarfire_oscillator/PolarFireOscillatorIOPads.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/microsemi/polarfireddr3/PolarFireEvalKitDDR3Island$$anon$1$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/microsemi/polarfireddr3/PolarFireEvalKitDDR3Island$$anon$1$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/microsemi/verashell/HasPFEvalKitChipLink.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/microsemi/verashell/HasPFEvalKitChipLink.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/microsemi/polarfiretxpll/PolarFireTxPLL$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/microsemi/polarfiretxpll/PolarFireTxPLL$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/vc707axi_to_pcie_x1/VC707AXIToPCIeX1$$anon$2$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/vc707axi_to_pcie_x1/VC707AXIToPCIeX1$$anon$2$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/microsemi/polarfireddr3/PolarFireEvalKitDDR3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/microsemi/polarfireddr3/PolarFireEvalKitDDR3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/xilinx/xilinxvcu118mig/XilinxVCU118MIGParams.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/xilinx/xilinxvcu118mig/XilinxVCU118MIGParams.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/vcu118mig[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/vcu118mig[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/microsemi/polarfireinitmonitor/PolarFireInitMonitor$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/microsemi/polarfireinitmonitor/PolarFireInitMonitor$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/vc707axi_to_pcie_x1/vc707axi_to_pcie_x1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/vc707axi_to_pcie_x1/vc707axi_to_pcie_x1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/clocks/ClockSourceParameters$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/clocks/ClockSourceParameters$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/xdma/DiplomaticXDMA.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/xdma/DiplomaticXDMA.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/vcu118_sys_clock_mmcm1$$anon$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/vcu118_sys_clock_mmcm1$$anon$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/LEDOverlay.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/LEDOverlay.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/microsemi/polarfirepcierootport/PolarFirePCIeIODebug.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/microsemi/polarfirepcierootport/PolarFirePCIeIODebug.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/xilinx/VCU118Shell$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/xilinx/VCU118Shell$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/microsemi/corejtagdebug/CoreJtagDebugIOJTAGPads.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/microsemi/corejtagdebug/CoreJtagDebugIOJTAGPads.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/xilinx/xilinxvcu118mig/XilinxVCU118MIGIO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/xilinx/xilinxvcu118mig/XilinxVCU118MIGIO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/xilinx/JTAGDebugVCU118Overlay.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/xilinx/JTAGDebugVCU118Overlay.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/IOPin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/IOPin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/ibufds_gte2/IBUFDS_GTE2$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/ibufds_gte2/IBUFDS_GTE2$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/KEEPER.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/KEEPER.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/xilinx/vcu118shell/VCU118Shell.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/xilinx/vcu118shell/VCU118Shell.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/ibufds_gte2[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/ibufds_gte2[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/IBUFDS.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/IBUFDS.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/microsemi/polarfireddr3/PolarFireEvalKitDDR3Island$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/microsemi/polarfireddr3/PolarFireEvalKitDDR3Island$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/microsemi/polarfiredll[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/microsemi/polarfiredll[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/clocks/PLLNode.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/clocks/PLLNode.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/microsemi/polarfirepcierootport/PolarFirePCIeX4$$anon$2$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/microsemi/polarfirepcierootport/PolarFirePCIeX4$$anon$2$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/microsemi/polarfireglitchlessmux[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/microsemi/polarfireglitchlessmux[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/microsemi/polarfireclockdivider/PolarFireClockDivider.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/microsemi/polarfireclockdivider/PolarFireClockDivider.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/microsemi/polarfireddr3[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/microsemi/polarfireddr3[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/vc707mig/VC707MIGIOClocksReset.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/vc707mig/VC707MIGIOClocksReset.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/microsemi/polarfireddr3/HasMemoryPolarFireEvalKitDDR3Bundle.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/microsemi/polarfireddr3/HasMemoryPolarFireEvalKitDDR3Bundle.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/IOShell.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/IOShell.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/microsemi/polarfireddr4/PolarFireEvalKitDDR4$$anon$3$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/microsemi/polarfireddr4/PolarFireEvalKitDDR4$$anon$3$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/xilinx/xilinxvc707pciex1/HasSystemXilinxVC707PCIeX1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/xilinx/xilinxvc707pciex1/HasSystemXilinxVC707PCIeX1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/PowerOnResetFPGAOnly$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/PowerOnResetFPGAOnly$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/clocks/ClockGroupAdapterNode.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/clocks/ClockGroupAdapterNode.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/clocks/ClockBundleParameters.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/clocks/ClockBundleParameters.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/JTAGDebugOverlayKey.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/JTAGDebugOverlayKey.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/microsemi/polarfireccc/PolarFireCCCIOPads.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/microsemi/polarfireccc/PolarFireCCCIOPads.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/clocks/ClockGroupEdgeParameters$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/clocks/ClockGroupEdgeParameters$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/xilinx/VC707BaseShell.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/xilinx/VC707BaseShell.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/xilinx/xilinxvc707mig/XilinxVC707MIGParams$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/xilinx/xilinxvc707mig/XilinxVC707MIGParams$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/xilinx/SDIOXilinxOverlay.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/xilinx/SDIOXilinxOverlay.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/microsemi/polarfireevalkitshell[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/microsemi/polarfireevalkitshell[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/LVDSClockInputOverlay.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/LVDSClockInputOverlay.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/xdma/HasXDMAClocks.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/xdma/HasXDMAClocks.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/clocks/ClockImp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/clocks/ClockImp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/xilinx/xilinxvc707mig/XilinxVC707MIGIO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/xilinx/xilinxvc707mig/XilinxVC707MIGIO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/vcu118mig/vcu118mig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/vcu118mig/vcu118mig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/microsemi/polarfireddr3/PolarFireEvalKitDDR3IOClocksReset.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/microsemi/polarfireddr3/PolarFireEvalKitDDR3IOClocksReset.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/microsemi/ICB_CLKINT$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/microsemi/ICB_CLKINT$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/xilinx/VC707DDRSize.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/xilinx/VC707DDRSize.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/xilinx/xilinxvc707mig/XilinxVC707MIGPads.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/xilinx/xilinxvc707mig/XilinxVC707MIGPads.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/microsemi/verashell/HasDDR3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/microsemi/verashell/HasDDR3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/xilinx/xilinxvc707mig/XilinxVC707MIG$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/xilinx/xilinxvc707mig/XilinxVC707MIG$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/sdio_spi_bridge.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/sdio_spi_bridge.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/xdma/XDMABlackBoxIO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/xdma/XDMABlackBoxIO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/LEDOverlayKey$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/LEDOverlayKey$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/microsemi/polarfireddr4/PolarFireEvalKitDDR4IOClocksReset.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/microsemi/polarfireddr4/PolarFireEvalKitDDR4IOClocksReset.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/IBUF.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/IBUF.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/microsemi/polarfireinitmonitor[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/microsemi/polarfireinitmonitor[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/xilinx/xilinxvcu118mig/XilinxVCU118MIGIsland$$anon$1$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/xilinx/xilinxvcu118mig/XilinxVCU118MIGIsland$$anon$1$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/clocks/ClockAdapterNode$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/clocks/ClockAdapterNode$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/microsemi/polarfireddr3/PolarFireEvalKitDDR3Pads.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/microsemi/polarfireddr3/PolarFireEvalKitDDR3Pads.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/LEDOverlayParams.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/LEDOverlayParams.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/clocks/ClockGroupSourceParameters.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/clocks/ClockGroupSourceParameters.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/microsemi/polarfireddr3/DDR3_Subsys.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/microsemi/polarfireddr3/DDR3_Subsys.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/clocks/ClockIdentityNode.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/clocks/ClockIdentityNode.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/vcu118mig/vcu118mig$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/vcu118mig/vcu118mig$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/microsemi/polarfireddr4[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/microsemi/polarfireddr4[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/xdma/XDMAParams.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/xdma/XDMAParams.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/Shell$$anonfun$$nestedInanonfun$Overlay$1$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/Shell$$anonfun$$nestedInanonfun$Overlay$1$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/microsemi/polarfire_oscillator/PolarFireOscillator.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/microsemi/polarfire_oscillator/PolarFireOscillator.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/PCIeOverlayKey$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/PCIeOverlayKey$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/vc707reset$$anon$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/vc707reset$$anon$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/clocks/ClockSinkParameters.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/clocks/ClockSinkParameters.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/vc707mig[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/vc707mig[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/clocks/PLLNode$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/clocks/PLLNode$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/xilinx/Series7Shell$$anonfun$designParameters$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/xilinx/Series7Shell$$anonfun$designParameters$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/xilinx/VC707PCIeShell.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/xilinx/VC707PCIeShell.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/ChipLinkOverlay.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/ChipLinkOverlay.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/xilinx/PCIeVCU118FMCOverlay.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/xilinx/PCIeVCU118FMCOverlay.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/xilinx/xilinxvc707pciex1/HasSystemXilinxVC707PCIeX1ModuleImp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/xilinx/xilinxvc707pciex1/HasSystemXilinxVC707PCIeX1ModuleImp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/xilinx/UltraScaleShell$$anonfun$designParameters$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/xilinx/UltraScaleShell$$anonfun$designParameters$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/PCIeOverlay.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/PCIeOverlay.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/microsemi/polarfirereset/PolarFireReset.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/microsemi/polarfirereset/PolarFireReset.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/clocks/PLLNode$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/clocks/PLLNode$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/microsemi/polarfireddr4/PolarFireEvalKitDDR4Params.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/microsemi/polarfireddr4/PolarFireEvalKitDDR4Params.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/clocks/ClockBundle.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/clocks/ClockBundle.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/xilinx/xdma/XDMA.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/xilinx/xdma/XDMA.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/xdma/HasXDMABus.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/xdma/HasXDMABus.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/microsemi/polarfiretxpll/PolarFireTxPLLIOPads.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/microsemi/polarfiretxpll/PolarFireTxPLLIOPads.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/xilinx/xilinxvc707pciex1/VC707AXIToPCIeRefClk.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/xilinx/xilinxvc707pciex1/VC707AXIToPCIeRefClk.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/clocks/ClockImp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/clocks/ClockImp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/xilinx/xdma/XDMA$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/xilinx/xdma/XDMA$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/microsemi/polarfireddr4/PolarFireEvalKitDDR4Island$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/microsemi/polarfireddr4/PolarFireEvalKitDDR4Island$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/FPGASDIOPortIO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/FPGASDIOPortIO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/clocks/ClockGroup$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/clocks/ClockGroup$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/JTAGDebugOverlayParams$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/JTAGDebugOverlayParams$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/clocks/ClockGroupIdentityNode$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/clocks/ClockGroupIdentityNode$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/xilinx/DDRVCU118Overlay.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/xilinx/DDRVCU118Overlay.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/ChipLinkOverlayParams.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/ChipLinkOverlayParams.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/IOBUF$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/IOBUF$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/xilinx/SDIOVCU118Overlay.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/xilinx/SDIOVCU118Overlay.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/microsemi/polarfirereset/PolarFireResetIOPads.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/microsemi/polarfirereset/PolarFireResetIOPads.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/xilinx/XilinxShell.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/xilinx/XilinxShell.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/xdma[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/xdma[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/xilinx/UltraScaleShell.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/xilinx/UltraScaleShell.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/xilinx/XDMABridge.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/xilinx/XDMABridge.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/SDIOOverlay.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/SDIOOverlay.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/microsemi/polarfireglitchlessmux/PolarFireGlitchlessMuxIOPads.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/microsemi/polarfireglitchlessmux/PolarFireGlitchlessMuxIOPads.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/clocks/ResetWrangler$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/clocks/ResetWrangler$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/xilinx/xilinxvc707mig/XilinxVC707MIGIsland$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/xilinx/xilinxvc707mig/XilinxVC707MIGIsland$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/xilinx/xilinxvc707mig/XilinxVC707MIGIsland$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/xilinx/xilinxvc707mig/XilinxVC707MIGIsland$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/microsemi/polarfiredll/PolarFireDLLIOPads.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/microsemi/polarfiredll/PolarFireDLLIOPads.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/microsemi/polarfirexcvrrefclk/PolarFireTransceiverRefClk$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/microsemi/polarfirexcvrrefclk/PolarFireTransceiverRefClk$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/ClockInputOverlayKey$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/ClockInputOverlayKey$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/xilinx/xilinxvc707mig/XilinxVC707MIG.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/xilinx/xilinxvc707mig/XilinxVC707MIG.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/LEDOverlayParams$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/LEDOverlayParams$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/xilinx/xilinxvc707mig[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/xilinx/xilinxvc707mig[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/microsemi/verashell/HasPCIe.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/microsemi/verashell/HasPCIe.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/SDC.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/SDC.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/xilinx/vc707shell/HasDDR3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/xilinx/vc707shell/HasDDR3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/microsemi/verashell/VeraShell.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/microsemi/verashell/VeraShell.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/microsemi/polarfireddr4/DDR4_Subsys.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/microsemi/polarfireddr4/DDR4_Subsys.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/microsemi/polarfireevalkitshell/HasDDR3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/microsemi/polarfireevalkitshell/HasDDR3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/microsemi/polarfirereset[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/microsemi/polarfirereset[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/clocks/ClockGroupBundle.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/clocks/ClockGroupBundle.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/microsemi/polarfireevalkitpciex4[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/microsemi/polarfireevalkitpciex4[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/PCIeOverlayKey.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/PCIeOverlayKey.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/vc707reset.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/vc707reset.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/microsemi/ICB_CLKINT.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/microsemi/ICB_CLKINT.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/microsemi/polarfirepcierootport/PolarFirePCIeIOSerial.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/microsemi/polarfirepcierootport/PolarFirePCIeIOSerial.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/clocks/ClockGroupEdgeParameters.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/clocks/ClockGroupEdgeParameters.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/xilinx/xdma/XDMA$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/xilinx/xdma/XDMA$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/clocks/ClockParameters.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/clocks/ClockParameters.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/xdma/DiplomaticXDMA$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/xdma/DiplomaticXDMA$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/microsemi/polarfireddr4/HasMemoryPolarFireEvalKitDDR4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/microsemi/polarfireddr4/HasMemoryPolarFireEvalKitDDR4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/microsemi/polarfirepcierootport/polarfire_pcie_rp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/microsemi/polarfirepcierootport/polarfire_pcie_rp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/IOBUF.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/IOBUF.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/microsemi/polarfireddr3/MemoryMicrosemiDDR3Key$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/microsemi/polarfireddr3/MemoryMicrosemiDDR3Key$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/xilinx/artyshell/ArtyShell.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/xilinx/artyshell/ArtyShell.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/FPGAUARTPortIO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/FPGAUARTPortIO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/xdma/DiplomaticXDMA$$anon$2$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/xdma/DiplomaticXDMA$$anon$2$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/vc707axi_to_pcie_x1/VC707AXIToPCIeX1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/vc707axi_to_pcie_x1/VC707AXIToPCIeX1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/microsemi[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/microsemi[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/microsemi/CLKINT.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/microsemi/CLKINT.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/IBUFDS_GTE4$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/IBUFDS_GTE4$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/microsemi/verashell/HasDDR4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/microsemi/verashell/HasDDR4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/microsemi/polarfireddr3/HasMemoryPolarFireEvalKitDDR3ModuleImp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/microsemi/polarfireddr3/HasMemoryPolarFireEvalKitDDR3ModuleImp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/xilinx/SwitchXilinxOverlay$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/xilinx/SwitchXilinxOverlay$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/microsemi/polarfireddr4/PolarFireEvalKitDDR4IODDR.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/microsemi/polarfireddr4/PolarFireEvalKitDDR4IODDR.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/microsemi/polarfirepcierootport/PolarFirePCIeX4$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/microsemi/polarfirepcierootport/PolarFirePCIeX4$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/clocks/ClockGroup.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/clocks/ClockGroup.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/xilinx/xilinxvc707mig/MemoryXilinxDDRKey.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/xilinx/xilinxvc707mig/MemoryXilinxDDRKey.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/vc707axi_to_pcie_x1/VC707AXIToPCIeX1IOClocksReset.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/vc707axi_to_pcie_x1/VC707AXIToPCIeX1IOClocksReset.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/microsemi[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/microsemi[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/IDELAYE2$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/IDELAYE2$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/LEDOverlayKey.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/LEDOverlayKey.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/clocks/ClockEdgeParameters$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/clocks/ClockEdgeParameters$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/clocks/ClockGroupImp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/clocks/ClockGroupImp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/clocks/ClockSinkParameters$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/clocks/ClockSinkParameters$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/xilinx/UARTVC707Overlay.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/xilinx/UARTVC707Overlay.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/ODDR$$anon$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/ODDR$$anon$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/clocks/ClockEdgeParameters.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/clocks/ClockEdgeParameters.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/microsemi/polarfirepcierootport/PolarFirePCIeX4$$anon$2$PolarFirePCIeX4IOBundle.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/microsemi/polarfirepcierootport/PolarFirePCIeX4$$anon$2$PolarFirePCIeX4IOBundle.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/xilinx/xilinxvcu118mig/XilinxVCU118MIGPads.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/xilinx/xilinxvcu118mig/XilinxVCU118MIGPads.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/vcu118_sys_clock_mmcm0$$anon$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/vcu118_sys_clock_mmcm0$$anon$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/xilinx/XDC.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/xilinx/XDC.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/microsemi/polarfireevalkitpciex4/PolarFireEvalKitPCIeX4$$anon$1$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/microsemi/polarfireevalkitpciex4/PolarFireEvalKitPCIeX4$$anon$1$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/xilinx/SysClockVC707Overlay.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/xilinx/SysClockVC707Overlay.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/xilinx/xilinxvcu118mig/XilinxVCU118MIGIsland$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/xilinx/xilinxvcu118mig/XilinxVCU118MIGIsland$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/xdma/HasXDMAJunk.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/xdma/HasXDMAJunk.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/xilinx/xilinxvc707pciex1/XilinxVC707PCIeX1$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/xilinx/xilinxvc707pciex1/XilinxVC707PCIeX1$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/ODDR.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/ODDR.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/mmcm$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/mmcm$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/reset_mig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/reset_mig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/SDIOOverlayKey.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/SDIOOverlayKey.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/IBUFDS$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/IBUFDS$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/microsemi/polarfireddr4/HasMemoryPolarFireEvalKitDDR4ModuleImp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/microsemi/polarfireddr4/HasMemoryPolarFireEvalKitDDR4ModuleImp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/xilinx/PCIeVC707Overlay.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/xilinx/PCIeVC707Overlay.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/microsemi/polarfireddr3/PolarFireEvalKitDDR3Island.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/microsemi/polarfireddr3/PolarFireEvalKitDDR3Island.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/clocks/PLLOutClockParameters$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/clocks/PLLOutClockParameters$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/xilinx/vcu118shell/HasDDR3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/xilinx/vcu118shell/HasDDR3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/Series7MMCM.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/Series7MMCM.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/KEEPER$$anon$13.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/KEEPER$$anon$13.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/microsemi/polarfireglitchlessmux/PolarFireGlitchlessMux.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/microsemi/polarfireglitchlessmux/PolarFireGlitchlessMux.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/booleanToVerilogVectorParam$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/booleanToVerilogVectorParam$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/xilinx/ChipLinkXilinxOverlay.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/xilinx/ChipLinkXilinxOverlay.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/xilinx/xilinxvc707pciex1/XilinxVC707PCIeX1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/xilinx/xilinxvc707pciex1/XilinxVC707PCIeX1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/clocks/ClockParameters$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/clocks/ClockParameters$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/IBUF$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/IBUF$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/xilinx/xdma/XDMA$$anon$1$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/xilinx/xdma/XDMA$$anon$1$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/clocks/PLLInstance.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/clocks/PLLInstance.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/xilinx/LEDVC707Overlay$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/xilinx/LEDVC707Overlay$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/microsemi/polarfireddr4[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/microsemi/polarfireddr4[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/microsemi/polarfireclockdivider[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/microsemi/polarfireclockdivider[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/vcu118reset.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/vcu118reset.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/IBUFG.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/IBUFG.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/xilinx/VCU118Shell.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/xilinx/VCU118Shell.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/microsemi/polarfireddr4/PolarFireEvalKitDDR4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/microsemi/polarfireddr4/PolarFireEvalKitDDR4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/xilinx/UARTXilinxOverlay.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/xilinx/UARTXilinxOverlay.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/clocks/ClockIdentityNode$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/clocks/ClockIdentityNode$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/xilinx/VCU118DDRSize$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/xilinx/VCU118DDRSize$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/microsemi/polarfireddr4/PolarFireEvalKitDDR4IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/microsemi/polarfireddr4/PolarFireEvalKitDDR4IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/clocks/ResetWrangler$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/clocks/ResetWrangler$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/microsemi/polarfireddr3[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/microsemi/polarfireddr3[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/xilinx/xilinxvcu118mig/HasMemoryXilinxVCU118MIGBundle.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/xilinx/xilinxvcu118mig/HasMemoryXilinxVCU118MIGBundle.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/ClockOutputOverlayParams$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/ClockOutputOverlayParams$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/PULLUP.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/PULLUP.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/IBUFG$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/IBUFG$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/microsemi/polarfireddr3/PolarFireEvalKitDDR3IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/microsemi/polarfireddr3/PolarFireEvalKitDDR3IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/IOTiming.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/IOTiming.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/microsemi/polarfireevalkitshell/HasPCIe.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/microsemi/polarfireevalkitshell/HasPCIe.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/clocks/PLLFactory.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/clocks/PLLFactory.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/microsemi/polarfireddr4/PolarFireEvalKitDDR4Island$$anon$1$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/microsemi/polarfireddr4/PolarFireEvalKitDDR4Island$$anon$1$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/xilinx/SwitchVCU118Overlay.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/xilinx/SwitchVCU118Overlay.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/microsemi/polarfireddr3/MemoryMicrosemiDDR3Key.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/microsemi/polarfireddr3/MemoryMicrosemiDDR3Key.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/vc707mig/vc707mig$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/vc707mig/vc707mig$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/JTAGDebugOverlayParams.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/JTAGDebugOverlayParams.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/vc707mig/vc707mig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/vc707mig/vc707mig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/clocks/ClockGroup$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/clocks/ClockGroup$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/xdma/DiplomaticXDMA$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/xdma/DiplomaticXDMA$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/xilinx/VC707Shell.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/xilinx/VC707Shell.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/UARTOverlayParams$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/UARTOverlayParams$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/clocks/ClockSourceParameters.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/clocks/ClockSourceParameters.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/xdma/XDMABusParams.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/xdma/XDMABusParams.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/UARTOverlayKey.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/UARTOverlayKey.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/xilinx/JTAGDebugXilinxOverlay.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/xilinx/JTAGDebugXilinxOverlay.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/xilinx/xilinxvc707mig/MemoryXilinxDDRKey$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/xilinx/xilinxvc707mig/MemoryXilinxDDRKey$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/ODELAYE2$$anon$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/ODELAYE2$$anon$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/UARTOverlay.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/UARTOverlay.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/microsemi/polarfirexcvrrefclk/PolarFireTransceiverRefClk.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/microsemi/polarfirexcvrrefclk/PolarFireTransceiverRefClk.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/clocks/ClockGroupSourceParameters$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/clocks/ClockGroupSourceParameters$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/xilinx/JTAGDebugVC707Overlay.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/xilinx/JTAGDebugVC707Overlay.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/ChipLinkOverlayKey$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/ChipLinkOverlayKey$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/xilinx/LEDVC707Overlay.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/xilinx/LEDVC707Overlay.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/IDELAYE2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/IDELAYE2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/xdma/XDMAPads.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/xdma/XDMAPads.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/xilinx/xilinxvcu118mig/HasMemoryXilinxVCU118MIGModuleImp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/xilinx/xilinxvcu118mig/HasMemoryXilinxVCU118MIGModuleImp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/vc707axi_to_pcie_x1/VC707AXIToPCIeX1$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/vc707axi_to_pcie_x1/VC707AXIToPCIeX1$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/DDROverlay.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/DDROverlay.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/microsemi/polarfiredll/PolarFireDLL.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/microsemi/polarfiredll/PolarFireDLL.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/JTAGDebugOverlayKey$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/JTAGDebugOverlayKey$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/xilinx[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/xilinx[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/DesignKey$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/DesignKey$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/UARTOverlayParams.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/UARTOverlayParams.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/clocks/ClockSinkNode.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/clocks/ClockSinkNode.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/xilinx/xilinxvc707pciex1[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/xilinx/xilinxvc707pciex1[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/microsemi/polarfireddr3/PolarFireEvalKitDDR3Params.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/microsemi/polarfireddr3/PolarFireEvalKitDDR3Params.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/xilinx/xilinxvc707pciex1/HasSystemXilinxVC707PCIeX1Bundle.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/xilinx/xilinxvc707pciex1/HasSystemXilinxVC707PCIeX1Bundle.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/clocks/ClockGroupSinkParameters.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/clocks/ClockGroupSinkParameters.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/xilinx/xilinxvc707pciex1/XilinxVC707PCIeX1Pads.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/xilinx/xilinxvc707pciex1/XilinxVC707PCIeX1Pads.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/PowerOnResetFPGAOnly$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/PowerOnResetFPGAOnly$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/clocks/ClockGroupNode$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/clocks/ClockGroupNode$$anonfun$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/DesignKey.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/DesignKey.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/xilinx/SwitchXilinxOverlay.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/xilinx/SwitchXilinxOverlay.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/clocks/PLLNode$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/clocks/PLLNode$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/xdma/HasXDMAPads.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/xdma/HasXDMAPads.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/reset_sys.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/reset_sys.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/xilinx/xilinxvc707mig/XilinxVC707MIG$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/xilinx/xilinxvc707mig/XilinxVC707MIG$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/clocks/ClockGroupNode$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/clocks/ClockGroupNode$$anonfun$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/IBUFDS_GTE2$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/IBUFDS_GTE2$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/xilinx/xilinxvc707mig/HasMemoryXilinxVC707MIGModuleImp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/xilinx/xilinxvc707mig/HasMemoryXilinxVC707MIGModuleImp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/xilinx/UARTVCU118Overlay.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/xilinx/UARTVCU118Overlay.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/clocks/ClockGroupIdentityNode.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/clocks/ClockGroupIdentityNode.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/ClockInputOverlayParams$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/ClockInputOverlayParams$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/microsemi/polarfireddr3/PolarFireEvalKitDDR3Params$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/microsemi/polarfireddr3/PolarFireEvalKitDDR3Params$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/DDROverlayParams.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/DDROverlayParams.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/xilinx/DDRVC707Overlay.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/xilinx/DDRVC707Overlay.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/clocks/ClockBundleParameters$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/clocks/ClockBundleParameters$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/xilinx/VC707DDRSize$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/xilinx/VC707DDRSize$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/DDROverlayParams$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/DDROverlayParams$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/KEEPER$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/KEEPER$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/xilinx/xilinxvc707mig/HasMemoryXilinxVC707MIGBundle.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/xilinx/xilinxvc707mig/HasMemoryXilinxVC707MIGBundle.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/IBUFDS_GTE4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/IBUFDS_GTE4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/xilinx/vc707shell/VC707Shell.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/xilinx/vc707shell/VC707Shell.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/DesignOverlay.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/DesignOverlay.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/xilinx/vc707shell/HasVC707ChipLink.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/xilinx/vc707shell/HasVC707ChipLink.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/IDELAYCTRL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/IDELAYCTRL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/xilinx/xilinxvcu118mig/XilinxVCU118MIG$$anon$3$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/xilinx/xilinxvcu118mig/XilinxVCU118MIG$$anon$3$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/IDDR$$anon$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/IDDR$$anon$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/IDELAYCTRL$$anon$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/IDELAYCTRL$$anon$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/IDDR.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/IDDR.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/vcu118mig/VCU118MIGIODDR.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/vcu118mig/VCU118MIGIODDR.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/clocks/ClockGroupSinkParameters$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/clocks/ClockGroupSinkParameters$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/microsemi/polarfireclockdivider/PolarFireClockDivider$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/microsemi/polarfireclockdivider/PolarFireClockDivider$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/clocks/PLLFactoryKey$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/clocks/PLLFactoryKey$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/microsemi/polarfireddr4/PolarFireEvalKitDDR4Params$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/microsemi/polarfireddr4/PolarFireEvalKitDDR4Params$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/package$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/package$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/PULLUP$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/PULLUP$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/PowerOnResetFPGAOnly.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/PowerOnResetFPGAOnly.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/xilinx/xilinxvcu118mig/MemoryXilinxDDRKey$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/xilinx/xilinxvcu118mig/MemoryXilinxDDRKey$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/xilinx/VCU118DDRSize.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/xilinx/VCU118DDRSize.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/microsemi/corejtagdebug/CoreJtagDebugBlock$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/microsemi/corejtagdebug/CoreJtagDebugBlock$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/xilinx/xilinxvc707pciex1/XilinxVC707PCIeX1IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/xilinx/xilinxvc707pciex1/XilinxVC707PCIeX1IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/booleanToVerilogVectorParam.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/booleanToVerilogVectorParam.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/JTAGDebugOverlay.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/JTAGDebugOverlay.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/microsemi/polarfireccc[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/microsemi/polarfireccc[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/xilinx/xilinxvcu118mig/MemoryXilinxDDRKey.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/xilinx/xilinxvcu118mig/MemoryXilinxDDRKey.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/PCIeOverlayParams$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/PCIeOverlayParams$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/microsemi/polarfireevalkitpciex4/HasSystemPolarFireEvalKitPCIeX4Bundle.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/microsemi/polarfireevalkitpciex4/HasSystemPolarFireEvalKitPCIeX4Bundle.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/xilinx/artyshell[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/xilinx/artyshell[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/xilinx/xilinxvc707mig/XilinxVC707MIG$$anon$2$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/xilinx/xilinxvc707mig/XilinxVC707MIG$$anon$2$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/microsemi/polarfireddr4/MemoryMicrosemiDDR4Key.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/microsemi/polarfireddr4/MemoryMicrosemiDDR4Key.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/clocks/ClockAdapterNode.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/clocks/ClockAdapterNode.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/xilinx/LEDVCU118Overlay.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/xilinx/LEDVCU118Overlay.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/xilinx/Series7Shell.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/xilinx/Series7Shell.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/IBUFDS_GTE4$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/IBUFDS_GTE4$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/xilinx/LEDXilinxOverlay$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/xilinx/LEDXilinxOverlay$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/clocks/PLLInClockParameters.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/clocks/PLLInClockParameters.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/microsemi/polarfireddr4/PolarFireEvalKitDDR4Pads.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/microsemi/polarfireddr4/PolarFireEvalKitDDR4Pads.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/xilinx/vc707shell/HasDebugJTAG.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/xilinx/vc707shell/HasDebugJTAG.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/xilinx/SDIOVC707Overlay.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/xilinx/SDIOVC707Overlay.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/microsemi/polarfireinitmonitor/PolarFireInitMonitor.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/microsemi/polarfireinitmonitor/PolarFireInitMonitor.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/ClockOutputOverlayKey.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/ClockOutputOverlayKey.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/microsemi/polarfireddr4/MemoryMicrosemiDDR4Key$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/microsemi/polarfireddr4/MemoryMicrosemiDDR4Key$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/UARTOverlayKey$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/UARTOverlayKey$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/vc707axi_to_pcie_x1/VC707AXIToPCIeX1IOSerial.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/vc707axi_to_pcie_x1/VC707AXIToPCIeX1IOSerial.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/xilinx/PCIeVCU118EdgeOverlay.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/xilinx/PCIeVCU118EdgeOverlay.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/xilinx/SwitchVC707Overlay$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/xilinx/SwitchVC707Overlay$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/xilinx/xilinxvc707pciex1/XilinxVC707PCIeX1$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/xilinx/xilinxvc707pciex1/XilinxVC707PCIeX1$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/IBUFDS$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/IBUFDS$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/xilinx/PCIeUltraScaleOverlay.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/xilinx/PCIeUltraScaleOverlay.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/SwitchOverlayParams.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/SwitchOverlayParams.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/microsemi/polarfirepcierootport[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/microsemi/polarfirepcierootport[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/ODDR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/ODDR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/PCIeOverlayParams.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/PCIeOverlayParams.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/IBUFDS_GTE2$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/IBUFDS_GTE2$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/clocks/PLLInClockParameters$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/clocks/PLLInClockParameters$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/microsemi/polarfirepcierootport/polarfire_pcie_rp$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/microsemi/polarfirepcierootport/polarfire_pcie_rp$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/microsemi/polarfiretxpll/PolarFireTxPLL.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/microsemi/polarfiretxpll/PolarFireTxPLL.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/vcu118reset$$anon$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/vcu118reset$$anon$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/ODELAYE2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/ODELAYE2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/clocks[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/clocks[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/ClockInputOverlayKey.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/ClockInputOverlayKey.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/microsemi/polarfireevalkitpciex4/PolarFireEvalKitPCIeRefClk.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/microsemi/polarfireevalkitpciex4/PolarFireEvalKitPCIeRefClk.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/PULLUP$$anon$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/PULLUP$$anon$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/microsemi/polarfireddr3/PolarFireEvalKitDDR3$$anon$3$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/microsemi/polarfireddr3/PolarFireEvalKitDDR3$$anon$3$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/microsemi/polarfireddr4/DDR4_Subsys$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/microsemi/polarfireddr4/DDR4_Subsys$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/microsemi/polarfireddr3/HasMemoryPolarFireEvalKitDDR3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/microsemi/polarfireddr3/HasMemoryPolarFireEvalKitDDR3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/xdma/XDMAParams$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/xdma/XDMAParams$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/xilinx/SysClockVCU118Overlay.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/xilinx/SysClockVCU118Overlay.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/microsemi/polarfireddr3/DDR3_Subsys$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/microsemi/polarfireddr3/DDR3_Subsys$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/microsemi/polarfirepcierootport/PolarFirePCIeIOClocksReset.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/microsemi/polarfirepcierootport/PolarFirePCIeIOClocksReset.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/booleanToVerilogStringParam.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/booleanToVerilogStringParam.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/xilinx/xilinxvc707mig/XilinxVC707MIGIsland.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/xilinx/xilinxvc707mig/XilinxVC707MIGIsland.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/xilinx/xilinxvcu118mig/XilinxVCU118MIG$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/xilinx/xilinxvcu118mig/XilinxVCU118MIG$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/xilinx/ChipLinkVCU118Overlay.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/xilinx/ChipLinkVCU118Overlay.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/microsemi/polarfireddr4/PolarFireEvalKitDDR4Island.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/microsemi/polarfireddr4/PolarFireEvalKitDDR4Island.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/ODELAYE2$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/ODELAYE2$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/SwitchOverlayKey$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/SwitchOverlayKey$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/microsemi/corejtagdebug[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/microsemi/corejtagdebug[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/xilinx/xdma/package$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/xilinx/xdma/package$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/DDROverlayKey$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/DDROverlayKey$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/clocks/PLLParameters$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/clocks/PLLParameters$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/clocks/ClockSinkNode$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/clocks/ClockSinkNode$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/IBUFG$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/IBUFG$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/IOBUF$$anon$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/IOBUF$$anon$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/IBUF$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/IBUF$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/microsemi/polarfireevalkitpciex4/PolarFireEvalKitPCIeX4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/microsemi/polarfireevalkitpciex4/PolarFireEvalKitPCIeX4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/microsemi/polarfireevalkitpciex4/PolarFireEvalKitPCIeX4Pads.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/microsemi/polarfireevalkitpciex4/PolarFireEvalKitPCIeX4Pads.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/vcu118_sys_clock_mmcm0.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/vcu118_sys_clock_mmcm0.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/microsemi/polarfireddr4/HasMemoryPolarFireEvalKitDDR4Bundle.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/microsemi/polarfireddr4/HasMemoryPolarFireEvalKitDDR4Bundle.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/xilinx/xilinxvcu118mig[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/xilinx/xilinxvcu118mig[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/microsemi/polarfirepcierootport/PolarFirePCIeX4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/microsemi/polarfirepcierootport/PolarFirePCIeX4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/microsemi/polarfireevalkitshell/PolarFireEvalKitShell.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/microsemi/polarfireevalkitshell/PolarFireEvalKitShell.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/SDIOOverlayParams.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/SDIOOverlayParams.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/vc707axi_to_pcie_x1/vc707axi_to_pcie_x1$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/vc707axi_to_pcie_x1/vc707axi_to_pcie_x1$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/vc707mig/VC707MIGIODDR.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/vc707mig/VC707MIGIODDR.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/xilinx/LEDXilinxOverlay.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/xilinx/LEDXilinxOverlay.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/microsemi/polarfireevalkitshell/HasDDR4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/microsemi/polarfireevalkitshell/HasDDR4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/IDDR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/IDDR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/DDROverlayKey.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/DDROverlayKey.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/Shell.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/Shell.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/xilinx/xilinxvcu118mig/XilinxVCU118MIGParams$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/xilinx/xilinxvcu118mig/XilinxVCU118MIGParams$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/microsemi/polarfireevalkitshell/HasPFEvalKitChipLink.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/microsemi/polarfireevalkitshell/HasPFEvalKitChipLink.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/clocks/ClockGroupNode.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/clocks/ClockGroupNode.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/microsemi/corejtagdebug/CoreJtagDebugIOTarget.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/microsemi/corejtagdebug/CoreJtagDebugIOTarget.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/IOPin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/IOPin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/reset_mig$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/reset_mig$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/clocks/ClockSourceNode.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/clocks/ClockSourceNode.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/vc707axi_to_pcie_x1/VC707AXIToPCIeX1$$anon$2$VC707AXIToPCIeX1IOBundle.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/vc707axi_to_pcie_x1/VC707AXIToPCIeX1$$anon$2$VC707AXIToPCIeX1IOBundle.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/xilinx/vcu118shell[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/xilinx/vcu118shell[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/microsemi/polarfireccc/PolarFireCCC.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/microsemi/polarfireccc/PolarFireCCC.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/clocks/ResetWrangler.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/clocks/ResetWrangler.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/microsemi/polarfireglitchlessmux/PolarFireGlitchlessMux$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/microsemi/polarfireglitchlessmux/PolarFireGlitchlessMux$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/clocks/PLLOutClockParameters.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/clocks/PLLOutClockParameters.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/microsemi/corejtagdebug/CoreJtagDebugBlock.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/microsemi/corejtagdebug/CoreJtagDebugBlock.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/LVDSClock.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/LVDSClock.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/xilinx/xdma/package.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/xilinx/xdma/package.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/xdma/XDMABusParams$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/xdma/XDMABusParams$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/SwitchOverlay.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/SwitchOverlay.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/xilinx/xilinxvcu118mig/XilinxVCU118MIGIsland.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/xilinx/xilinxvcu118mig/XilinxVCU118MIGIsland.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/IOOverlay.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/IOOverlay.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/clocks/ClockGroupImp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/clocks/ClockGroupImp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/booleanToVerilogStringParam$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/booleanToVerilogStringParam$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/xilinx/xdma[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/xilinx/xdma[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/sdio_spi_bridge$$anon$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/sdio_spi_bridge$$anon$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/microsemi/polarfireevalkitpciex4/PolarFireEvalKitPCIeX4$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/microsemi/polarfireevalkitpciex4/PolarFireEvalKitPCIeX4$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/xilinx/vc707shell[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/xilinx/vc707shell[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/microsemi/polarfirexcvrrefclk/PolarFireTransceiverRefClkIOPads.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/microsemi/polarfirexcvrrefclk/PolarFireTransceiverRefClkIOPads.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/clocks/PLLParameters.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/clocks/PLLParameters.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/mmcm.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/mmcm.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/microsemi/polarfireinitmonitor/PolarFireInitMonitorIOPads.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/microsemi/polarfireinitmonitor/PolarFireInitMonitorIOPads.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/microsemi/verashell[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/microsemi/verashell[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/xilinx/xilinxvcu118mig/HasMemoryXilinxVCU118MIG.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/xilinx/xilinxvcu118mig/HasMemoryXilinxVCU118MIG.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/microsemi/polarfireevalkitpciex4/PolarFireEvalKitPCIeX4$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/microsemi/polarfireevalkitpciex4/PolarFireEvalKitPCIeX4$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/IBUFDS_GTE2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/IBUFDS_GTE2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/microsemi/polarfireevalkitpciex4/HasSystemPolarFireEvalKitPCIeX4ModuleImp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/microsemi/polarfireevalkitpciex4/HasSystemPolarFireEvalKitPCIeX4ModuleImp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/SwitchOverlayParams$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/SwitchOverlayParams$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/ChipLinkOverlayParams$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/ChipLinkOverlayParams$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/devices/microsemi/polarfireevalkitpciex4/PolarFireEvalKitPCIeX4IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/devices/microsemi/polarfireevalkitpciex4/PolarFireEvalKitPCIeX4IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/package.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/package.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/vc707axi_to_pcie_x1[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/vc707axi_to_pcie_x1[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/SwitchOverlayKey.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/SwitchOverlayKey.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/xdma/XDMABlackBox.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/xdma/XDMABlackBox.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/reset_sys$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/reset_sys$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/clocks/ClockGroupNode$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/clocks/ClockGroupNode$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/xilinx/vc707shell/HasPCIe.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/xilinx/vc707shell/HasPCIe.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/microsemi/polarfireddr3/PolarFireEvalKitDDR3IODDR.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/microsemi/polarfireddr3/PolarFireEvalKitDDR3IODDR.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/ibufds_gte2/IBUFDS_GTE2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/ibufds_gte2/IBUFDS_GTE2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/FPGAJTAGIO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/FPGAJTAGIO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/clocks/ClockGroupBundleParameters$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/clocks/ClockGroupBundleParameters$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/vcu118_sys_clock_mmcm1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/vcu118_sys_clock_mmcm1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/microsemi/polarfirereset/PolarFireReset$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/microsemi/polarfirereset/PolarFireReset$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/shell/ClockOutputOverlayKey$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/shell/ClockOutputOverlayKey$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/microsemi/polarfire_oscillator/PolarFireOscillator$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/microsemi/polarfire_oscillator/PolarFireOscillator$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	sifive/fpgashells/ip/xilinx/vc707axi_to_pcie_x1/VC707AXIToPCIeX1$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/imaginemiracle/Downloads/freedom/fpga-shells/target/scala-2.12/classes/sifive/fpgashells/ip/xilinx/vc707axi_to_pcie_x1/VC707AXIToPCIeX1$$anon$2.class[0m
[0m[[0m[0minfo[0m] [0m[0mDone packaging.[0m
