emu compiled at Apr  3 2024, 19:04:49
Using simulated 32768B flash
Using simulated 8192MB RAM
The image is /nfs/home/xuezhen/pro/xiangshan/nexus-am/apps/coremark/build/coremark-riscv64-xs.bin
The reference model is ready-to-run/riscv64-nemu-interpreter-so
The first instruction of core 0 has commited. Difftest enabled. 
Running CoreMark for 3 iterations
[WARNING] difftest store queue overflow
2K performance run parameters for coremark.
CoreMark Size    : 666
Total time (ms)  : 5702
Iterations       : 3
Compiler version : GCC12.2.0
seedcrc          : 0xe9f5
[0]crclist       : 0xe714
[0]crcmatrix     : 0x1fd7
[0]crcstate      : 0x8e3a
[0]crcfinal      : 0x2e87
Finised in 5702 ms.
==================================================
CoreMark Iterations/Sec 526
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_1_1.directory: selfdir_A_req,                   58
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_1_1.directory: selfdir_A_hit,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_1_1.directory: selfdir_B_req,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_1_1.directory: selfdir_B_hit,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_1_1.directory: selfdir_C_req,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_1_1.directory: selfdir_C_hit,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_1_1.directory: selfdir_dirty,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_1_1.directory: selfdir_TIP,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_1_1.directory: selfdir_BRANCH,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_1_1.directory: selfdir_TRUNK,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_1_1.directory: selfdir_INVALID,                   58
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_2_1.directory: selfdir_A_req,                   59
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_2_1.directory: selfdir_A_hit,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_2_1.directory: selfdir_B_req,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_2_1.directory: selfdir_B_hit,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_2_1.directory: selfdir_C_req,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_2_1.directory: selfdir_C_hit,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_2_1.directory: selfdir_dirty,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_2_1.directory: selfdir_TIP,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_2_1.directory: selfdir_BRANCH,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_2_1.directory: selfdir_TRUNK,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_2_1.directory: selfdir_INVALID,                   59
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.vectorPermutationBlock.vprs.vectorBusyTable: busy_count,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.waittable: wait_table_bit_set,              1840677
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_0_0: wrbypass_hit,                  315
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_0_0: wrbypass_miss,                  551
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: entryPenalty1,                 8416
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: entryReq1,                  127
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb: access0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb: miss0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb: access1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb: miss1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb: access2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb: miss2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb: access3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb: miss3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb: access4,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb: miss4,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb: access5,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb: miss5,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb: ptw_resp_count,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.writebackNetwork.redirectGen: total_redirect_num,                11625
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb: ptw_resp_pf_count,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.writebackNetwork.redirectGen: miss_pred_redirect_num,                11349
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb: ptw_resp_sp_count,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.writebackNetwork.redirectGen: bad_taken_redirect_num,                 5226
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: access,               236472
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.writebackNetwork.redirectGen: bad_not_taken_redirect_num,                 6123
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.writebackNetwork.redirectGen: load_store_redirect_num,                  276
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: hit,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.writebackNetwork.redirectGen: load_load_redirect_num,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: accessPorts0,               563998
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.writebackNetwork.redirectGen: exception_redirect_num,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: hitPorts0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.writebackNetwork.redirectGen: flush_redirect_num,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: hitspPorts0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: accessPorts1,               327526
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.bankedDataArray: data_array_multi_read,                25632
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: hitPorts1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.bankedDataArray: data_array_rr_bank_conflict,                 5373
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: hitspPorts1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.bankedDataArray: data_array_rrl_bank_conflict(0),                   62
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: accessPorts2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.bankedDataArray: data_array_rrl_bank_conflict(1),                   65
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: hitPorts2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.bankedDataArray: data_array_rw_bank_conflict_0,                  794
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: hitspPorts2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.bankedDataArray: data_array_rw_bank_conflict_1,                  804
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: accessPorts3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.bankedDataArray: data_array_access_total,               191089
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: hitPorts3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.bankedDataArray: data_array_read_0,                95061
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: hitspPorts3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.bankedDataArray: data_array_read_1,                96028
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: accessPorts4,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.bankedDataArray: data_array_read_line,                  458
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: hitPorts4,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: hitspPorts4,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.bankedDataArray: data_array_write,                 4123
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: accessPorts5,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: hitPorts5,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.mainPipe: fake_tag_write_intend,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: hitspPorts5,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.mainPipe: mainpipe_tag_write,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: access0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: access1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: access2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: access3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: refill0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: refill1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: refill2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: refill3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache: fake_tag_read_conflict,               191089
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache: num_loads,               191089
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache: access_early_replace,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_1.load_s2: in_valid,                91850
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_1.load_s2: in_fire,                91850
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_1.load_s2: in_fire_first_issue,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_1.load_s2: dcache_miss,                  351
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_1.load_s2: dcache_miss_first_issue,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_1.load_s2: full_forward,                28125
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_1.load_s2: dcache_miss_full_forward,                   26
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_1.load_s2: replay,                 4163
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_1.load_s2: replay_tlb_miss,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_1.load_s2: replay_cache,                    1
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_1.load_s2: stall_out,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_1.load_s2: replay_from_fetch_forward,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_1.load_s2: replay_from_fetch_load_vio,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_0.load_s2: in_valid,                90896
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_0.load_s2: in_fire,                90896
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_0.load_s2: in_fire_first_issue,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_0.load_s2: dcache_miss,                  372
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_0.load_s2: dcache_miss_first_issue,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_0.load_s2: full_forward,                27936
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_0.load_s2: dcache_miss_full_forward,                   19
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_0.load_s2: replay,                 3974
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_3_0: wrbypass_hit,                  508
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_0.load_s2: replay_tlb_miss,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_0.load_s2: replay_cache,                    3
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_3_0: wrbypass_miss,                  508
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_0.load_s2: stall_out,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_4_0: wrbypass_hit,                  476
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_0.load_s2: replay_from_fetch_forward,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_4_0: wrbypass_miss,                  489
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_0.load_s2: replay_from_fetch_load_vio,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_5_0: wrbypass_hit,                  332
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.sbuffer: do_uarch_drain,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_5_0: wrbypass_miss,                  435
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.sbuffer: vaddr_match_failed,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_2_1.mshrAlloc: nrWorkingABCmshr,                 2731
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.sbuffer: util_0_1,                 4592
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_6_0: wrbypass_hit,                  971
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.sbuffer: util_1_2,                  245
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_2_1.mshrAlloc: nrWorkingBmshr,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.sbuffer: util_2_3,                    7
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_6_0: wrbypass_miss,                  472
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_2_1.mshrAlloc: nrWorkingCmshr,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater2: req_count,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.sbuffer: util_3_4,                  114
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_2_1.mshrAlloc: conflictA,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.sbuffer: util_4_5,                  188
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater2: tlb_req_cycle,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_7_0: wrbypass_hit,                  587
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_2_1.mshrAlloc: conflictByPrefetch,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_7_0: wrbypass_miss,                  518
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.sbuffer: util_5_6,               125995
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_2_1.mshrAlloc: conflictB,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater2: ptw_req_cycle,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.sbuffer: util_6_7,               179538
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater1: req_count,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_1.wrbypasses_0: wrbypass_hit,                 8524
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.sbuffer: util_7_8,               311855
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_1.wrbypasses_0: wrbypass_miss,                 4701
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_2_1.mshrAlloc: conflictC,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater1: tlb_req_cycle,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.sbuffer: util_8_9,                 8195
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_3_1.mshrAlloc: nrWorkingABCmshr,                 2687
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater1: ptw_req_cycle,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.sbuffer: util_9_10,                  532
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_3_1.mshrAlloc: nrWorkingBmshr,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.sbuffer: util_10_11,                   17
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_3_1.mshrAlloc: nrWorkingCmshr,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation.lduSelectNetwork: sel_0_oldest,                 8269
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_3_1.mshrAlloc: conflictA,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation.lduSelectNetwork: sel_0_regular,                94388
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.sbuffer: util_11_12,                    1
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_3_1.mshrAlloc: conflictByPrefetch,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation.lduSelectNetwork: sel_1_oldest,                 8702
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation.staSelectNetwork: sel_0_oldest,                 9660
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation.lduSelectNetwork: sel_1_regular,                94800
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_3_1.mshrAlloc: conflictB,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_0.wrbypasses_0: wrbypass_hit,                12087
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_3_1.mshrAlloc: conflictC,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_0.wrbypasses_0: wrbypass_miss,                 1138
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher: prefetch_req_fromL1,                    5
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.sbuffer: util_12_13,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: entryPenalty0,                 3858
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.sbuffer: util_13_14,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: entryReq0,                   30
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.sbuffer: util_14_15,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: entryPenalty1,                 8416
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation.staSelectNetwork: sel_0_regular,                26427
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt: sms_pf_gen_conflict,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher: prefetch_req_fromL2,                   61
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation.lduSelectNetwork: sel_0_lpv_sel,                46558
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt: sms_pht_disabled,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation.staSelectNetwork: sel_1_oldest,                 9776
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode: utilization,              1920912
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher: prefetch_req_L1L2_overlapped,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt: sms_agt_disabled,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.sbuffer: util_15_16,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: entryReq1,                  127
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.sbuffer: sbuffer_req_valid,                47368
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_0_refill_way_0,                   25
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.sbuffer: sbuffer_req_fire,                47089
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_1_refill_way_0,                   62
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.sbuffer: sbuffer_merge,                42968
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_0_refill_way_1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.sbuffer: sbuffer_newline,                 4121
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_1_refill_way_1,                   12
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.sbuffer: dcache_req_valid,                 4088
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_0_refill_way_2,                    4
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher: bop_send2_queue,                   61
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode: waitInstr,               517429
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher: sms_send2_queue,                    5
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode: stall_cycle,               131243
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher: prefetch_train,                   67
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation.lduSelectNetwork: sel_0_cancelled,                  993
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt: sms_pf_real_issued,                    5
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation.lduSelectNetwork: sel_1_lpv_sel,                46558
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation.staSelectNetwork: sel_1_regular,                26390
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_0_1.probeHelperOpt: client_dir_conflict,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_1_refill_way_2,                   42
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation.lduSelectNetwork: sel_1_cancelled,                 1025
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_1_1.probeHelperOpt: client_dir_conflict,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher: prefetch_train_on_miss,                   37
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation.staSelectNetwork: sel_0_lpv_sel,                12934
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pht: sms_pht_lookup_in,                  212
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_0_refill_way_3,                    1
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pht: sms_pht_lookup_out,                  212
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher: prefetch_train_on_pf_hit,                    1
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pht: sms_pht_evict_in,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_1_refill_way_3,                   11
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation.staSelectNetwork: sel_0_cancelled,                  139
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pht: sms_pht_evict_out,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher: prefetch_train_on_cache_hit,                   29
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.sbuffer: dcache_req_fire,                 4085
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pht: sms_pht_update,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher: prefetch_send2_pfq,                   66
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation.aluSelectNetwork: sel_0_oldest,                32954
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_3_1.a_req_buffer: req_buffer_merge,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.sbuffer: sbuffer_idle,               628524
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation.staSelectNetwork: sel_1_lpv_sel,                12930
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: icache_bubble_s0_tlb_miss,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation.aluSelectNetwork: sel_0_regular,               170819
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_3_1.a_req_buffer: req_buffer_flow,                   58
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_hit_way_0,               154728
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation.staSelectNetwork: sel_1_cancelled,                  128
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.sbuffer: sbuffer_flush,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_5_0: wrbypass_hit,                 1787
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_3_1.a_req_buffer: req_buffer_alloc,                   21
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.sbuffer: sbuffer_replace,                 2756
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_3_1.a_req_buffer: req_buffer_full,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.sbuffer: evenCanInsert,               631263
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_3_1.a_req_buffer: req_buffer_util_0,               631259
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation.aluSelectNetwork: sel_1_oldest,                33864
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_hit_way_1,                78377
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation.aluSelectNetwork: sel_1_regular,               170383
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_hit_way_2,               117145
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_conflict,                  498
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_hit_way_3,                51570
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pht: sms_pht_update_hit,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_5_0: wrbypass_miss,                  358
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_victim_way_0,                   84
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_3_1.a_req_buffer: req_buffer_util_1,                   21
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.sbuffer: oddCanInsert,               631263
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_3_1.a_req_buffer: req_buffer_util_2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.sbuffer: mainpipe_resp_valid,                 4056
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_3_1.a_req_buffer: req_buffer_util_3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.sbuffer: refill_resp_valid,                   28
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_3_1.a_req_buffer: recv_prefetch,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.sbuffer: replay_resp_valid,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_3_1.a_req_buffer: recv_normal,                   59
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.sbuffer: coh_timeout,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.ptw: fsm_count,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pht: sms_pht_lookup,                  212
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_0_0: wrbypass_hit,                 5329
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pht: sms_pht_lookup_hit,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_0_0: wrbypass_miss,                  574
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pht: sms_pht_write_way_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: entryPenalty0,                 3858
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pht: sms_pht_write_way_1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: entryReq0,                   30
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_0_wrbypass_enq_0,                  574
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_victim_way_1,                    7
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pht: sms_pht_write_set_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.ptw: fsm_count_source0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_0_wrbypass_hit_0,                 5329
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pht: sms_pht_write_set_1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_0: ittage_table_bank_conflict,                   69
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation.aluSelectNetwork: sel_2_oldest,                21186
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.ptw: fsm_count_source1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_victim_way_2,                   28
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_1_wrbypass_enq_0,                  440
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.ptw: fsm_busy,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: waittable_load_wait,                27620
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.ptw: fsm_idle,               631280
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_1_wrbypass_hit_0,                 7037
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_victim_way_3,                    4
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_0: ittage_table_updates,                  122
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pht: sms_pht_write_set_2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_0: ittage_table_hits,                 1109
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pht: sms_pht_write_set_3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_2: ittage_table_bank_conflict,                   24
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pht: sms_pht_write_set_4,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_2: ittage_table_updates,                   45
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation.aluSelectNetwork: sel_2_regular,               172394
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_2_wrbypass_enq_0,                  596
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_hit_way_0,               112183
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation.aluSelectNetwork: sel_3_oldest,                21015
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_hit_way_1,                61263
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_2_wrbypass_hit_0,                 1459
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation.aluSelectNetwork: sel_3_regular,               172822
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_3_wrbypass_enq_0,                  513
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation.aluSelectNetwork: sel_0_lpv_sel,                39556
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_3_wrbypass_hit_0,                 4645
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation.aluSelectNetwork: sel_0_cancelled,                  789
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_hit_way_2,                34283
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.ptw: resp_blocked,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: storeset_load_wait,                18121
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.ptw: mem_count,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: storeset_load_strict_wait,                 3850
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.ptw: mem_cycle,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: storeset_store_wait,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.ptw: mem_blocked,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_2: ittage_table_hits,                  104
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pht: sms_pht_write_set_5,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_3: ittage_table_bank_conflict,                   14
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: in,              1270418
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_4_wrbypass_enq_0,                  475
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_hit_way_3,                13297
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_3: ittage_table_updates,                   24
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pht: sms_pht_write_set_6,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_victim_way_0,                   64
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_4_wrbypass_hit_0,                  527
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: empty,               181499
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_victim_way_1,                   14
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation.aluSelectNetwork: sel_1_lpv_sel,                39344
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_victim_way_2,                   47
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: utilization,              1687869
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation.aluSelectNetwork: sel_1_cancelled,                  797
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: waitInstr,               418225
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pht: sms_pht_write_set_7,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_victim_way_3,                   15
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: stall_cycle_rob,                12475
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_5_wrbypass_enq_0,                  383
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: icache_bubble_s2_miss,                12010
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: stall_cycle_int_dq,                17759
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pht: sms_pht_write_set_8,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_3: ittage_table_hits,                   36
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pht: sms_pht_write_set_9,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_4: ittage_table_bank_conflict,                    6
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation.aluSelectNetwork: sel_2_lpv_sel,                39234
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: stall_cycle_fp_dq,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_5_wrbypass_hit_0,                  435
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb: wb_req,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: stall_cycle_ls_dq,                74706
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pht: sms_pht_write_set_10,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_4: ittage_table_updates,                    8
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pht: sms_pht_write_set_11,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_4: ittage_table_hits,                    2
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation.aluSelectNetwork: sel_2_cancelled,                  775
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_6_wrbypass_enq_0,                  475
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_0: wb_req,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_6_wrbypass_hit_0,                  297
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation.aluSelectNetwork: sel_3_lpv_sel,                39612
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_7_wrbypass_enq_0,                  389
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.fpFreeList: utilization,             60602378
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_0: wb_release,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pht: sms_pht_write_set_12,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation.aluSelectNetwork: sel_3_cancelled,                  780
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_0: wb_probe_resp,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pht: sms_pht_write_set_13,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.pftQueue: prefetch_queue_enq,                   66
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pht: sms_pht_write_set_14,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.pftQueue: prefetch_queue_fromL1_enq,                   61
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pht: sms_pht_write_set_15,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.pftQueue: prefetch_queue_fromL2_enq,                   61
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.fpFreeList: allocation_blocked,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_0: wb_probe_ttob_fix,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.pftQueue: prefetch_queue_deq,                   66
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_7_wrbypass_hit_0,                  360
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.fpFreeList: can_alloc_wrong,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.pftQueue: prefetch_queue_fromL1_deq,                   61
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pht: sms_pht_write_set_16,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.pftQueue: prefetch_queue_fromL2_deq,                   61
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.vCtrlBlock.dispatch.renameQueue: valid_entries_num_0_2,               631279
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_0: penalty_blocked_by_channel_C,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.vCtrlBlock.dispatch.renameQueue: valid_entries_num_2_4,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_0_real_updates,                  574
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.pftQueue: prefetch_queue_entry_0_1,               631279
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pht: sms_pht_write_set_17,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_0: penalty_waiting_for_channel_D,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_0_silent_updates_eliminated,                 5329
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.pftQueue: prefetch_queue_entry_1_2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pht: sms_pht_write_set_18,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.pftQueue: prefetch_queue_entry_2_3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pht: sms_pht_write_set_19,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.pftQueue: prefetch_queue_entry_3_4,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pht: sms_pht_write_set_20,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.pftQueue: prefetch_queue_entry_4_5,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pht: sms_pht_write_set_21,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.pftQueue: prefetch_queue_entry_5_6,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pht: sms_pht_write_set_22,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.pftQueue: prefetch_queue_entry_6_7,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pht: sms_pht_write_set_23,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_1_real_updates,                  481
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.vCtrlBlock.dispatch.renameQueue: valid_entries_num_4_6,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pht: sms_pht_write_set_24,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.pftQueue: prefetch_queue_entry_7_8,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_17: wb_req,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.pftQueue: prefetch_queue_entry_8_9,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pht: sms_pht_write_set_25,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.vCtrlBlock.dispatch.renameQueue: valid_entries_num_6_8,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_1_silent_updates_eliminated,                 6996
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_17: wb_release,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pht: sms_pht_write_set_26,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_2_real_updates,                  584
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pht: sms_pht_write_set_27,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_17: wb_probe_resp,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_2_silent_updates_eliminated,                 1471
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_17: wb_probe_ttob_fix,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_3_real_updates,                  505
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pht: sms_pht_write_set_28,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.pftQueue: prefetch_queue_entry_9_10,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pht: sms_pht_write_set_29,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_3_silent_updates_eliminated,                 4653
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_17: penalty_blocked_by_channel_C,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.pftQueue: prefetch_queue_entry_10_11,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_17: penalty_waiting_for_channel_D,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_4_real_updates,                  513
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_16: wb_req,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_4_silent_updates_eliminated,                  489
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.pftQueue: prefetch_queue_entry_11_12,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pht: sms_pht_write_set_30,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_5_real_updates,                  440
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.pftQueue: prefetch_queue_entry_12_13,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pht: sms_pht_write_set_31,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_16: wb_release,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_5_silent_updates_eliminated,                  378
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.pftQueue: prefetch_queue_entry_13_14,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pht: sms_pht_pf_gen,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_16: wb_probe_resp,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_6_real_updates,                  530
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_16: wb_probe_ttob_fix,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.pftQueue: prefetch_queue_entry_14_15,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_6_silent_updates_eliminated,                  242
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_16: penalty_blocked_by_channel_C,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_7_real_updates,                  387
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_16: penalty_waiting_for_channel_D,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.pftQueue: prefetch_queue_entry_15_16,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_15: wb_req,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.active_gen_table: sms_agt_in,                  217
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.pftQueue: prefetch_queue_entry_16_17,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_7_silent_updates_eliminated,                  362
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_15: wb_release,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.pftQueue: prefetch_queue_entry_17_18,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.active_gen_table: sms_agt_alloc,                    8
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.pftQueue: prefetch_queue_entry_18_19,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_hits,                77083
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.active_gen_table: sms_agt_update,                  209
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_15: wb_probe_resp,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_0_update_req,                 5903
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.pftQueue: prefetch_queue_entry_19_20,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.active_gen_table: sms_agt_pf_gen,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_15: wb_probe_ttob_fix,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_1_update_req,                 7477
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.pftQueue: prefetch_queue_entry_20_21,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.active_gen_table: sms_agt_pf_gen_paddr_valid,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.pftQueue: prefetch_queue_entry_21_22,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.active_gen_table: sms_agt_pf_gen_decr_mode,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_2_update_req,                 2055
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_15: penalty_blocked_by_channel_C,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_3_update_req,                 5158
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.pftQueue: prefetch_queue_entry_22_23,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_0,                    9
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.pftQueue: prefetch_queue_entry_23_24,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_4_update_req,                 1002
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_15: penalty_waiting_for_channel_D,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_5_update_req,                  818
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation: iss_0_AluMulComplex_conflict,                10493
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.pftQueue: prefetch_queue_entry_24_25,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation: iss_0_AluMulComplex_issue,               200490
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_14: wb_req,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.pftQueue: prefetch_queue_entry_25_26,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.pftQueue: prefetch_queue_entry_26_27,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_14: wb_release,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_6_update_req,                  772
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_14: wb_probe_resp,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: valid_entries_num_0_4,               376014
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_14: wb_probe_ttob_fix,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_4,                    4
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.pftQueue: prefetch_queue_entry_27_28,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_5,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_14: penalty_blocked_by_channel_C,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: valid_entries_num_4_8,               174432
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_7_update_req,                  749
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_6,                  153
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_14: penalty_waiting_for_channel_D,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: valid_entries_num_8_12,                55534
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_reset_u,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: valid_entries_num_12_16,                25299
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.pftQueue: prefetch_queue_entry_28_29,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_7,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.pftQueue: prefetch_queue_entry_29_30,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_8,                   14
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.pftQueue: prefetch_queue_entry_30_31,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_9,                    9
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.pftQueue: prefetch_queue_entry_31_32,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_10,                    1
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: valid_entries_num_0_4,               631279
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_0_1.a_req_buffer: req_buffer_merge,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation: iss_1_AluMulComplex_conflict,                10814
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_write_blocks_read,                  222
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: valid_entries_num_4_8,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation: iss_1_AluMulComplex_issue,               200592
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_0_final_provided_at_pred,                  656
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_11,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_0_1.a_req_buffer: req_buffer_flow,                   55
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_12,                   12
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_0_1.a_req_buffer: req_buffer_alloc,                   20
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_13,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_0_final_provided_at_commit,                  104
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: valid_entries_num_8_12,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_13: wb_req,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_0_provided_not_used_at_pred,                    7
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_13: wb_release,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation: iss_2_AluDivComplex_conflict,                   39
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_0_provided_not_used_at_commit,                    3
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: valid_entries_num_12_16,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation: iss_2_AluDivComplex_issue,               186484
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_0_alt_provider_as_final_pred_at_pred,                    4
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_13: wb_probe_resp,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: valid_entries_num_0_4,               501380
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_0_1.a_req_buffer: req_buffer_full,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation: iss_3_AluMiscComplex_conflict,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_0_alt_provider_as_final_pred_at_commit,                    3
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: valid_entries_num_4_8,                11583
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_0_1.a_req_buffer: req_buffer_util_0,               631260
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_14,                   15
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_13: wb_probe_ttob_fix,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: valid_entries_num_8_12,                27897
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_0_alt_provider_not_used_at_pred,                  736
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_13: penalty_blocked_by_channel_C,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: valid_entries_num_12_16,                90419
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_15,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_13: penalty_waiting_for_channel_D,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_0_alt_provider_not_used_at_commit,                  149
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_0_1.a_req_buffer: req_buffer_util_1,                   20
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_because_target_diff,                34499
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_1_final_provided_at_pred,                   74
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_12: wb_req,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_1_final_provided_at_commit,                   43
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_because_branch_num_diff,                 9801
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_1_provided_not_used_at_pred,                    4
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation: iss_3_AluMiscComplex_issue,               186662
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_1_provided_not_used_at_commit,                    3
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_because_direction_diff,                53411
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_0_1.a_req_buffer: req_buffer_util_2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation: iss_4_JmpComplex_issue,                36833
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_1_alt_provider_as_final_pred_at_pred,                    1
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_12: wb_release,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_1_alt_provider_as_final_pred_at_commit,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation: issue_num_1_2,               387875
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_12: wb_probe_resp,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_1_alt_provider_not_used_at_pred,                   82
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation: issue_num_2_3,                89083
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_1_alt_provider_not_used_at_commit,                   35
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation: issue_num_3_4,                99819
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_0_1.a_req_buffer: req_buffer_util_3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_because_cfi_idx_diff,                53113
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_0_1.a_req_buffer: recv_prefetch,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_because_fallThroughError,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_0_1.a_req_buffer: recv_normal,                   56
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_when_taken,                31687
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: utilization,              9625878
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_when_not_taken,                26801
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_0_1,               127550
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_when_not_hit,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_1_2,                17752
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s3_redirect_on_br_taken,                 9037
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_2_3,                15314
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation: issue_num_4_5,                54502
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_12: wb_probe_ttob_fix,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_2_final_provided_at_pred,                   76
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_12: penalty_blocked_by_channel_C,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_2_final_provided_at_commit,                   31
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_3_4,                10124
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s3_redirect_on_jalr_target,                   79
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation: valid_entries_num_0_4,               169774
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_12: penalty_waiting_for_channel_D,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_2_provided_not_used_at_pred,                    1
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_11: wb_req,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_4_5,                25653
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_2_provided_not_used_at_commit,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_11: wb_release,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_5_6,                 8706
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s3_redirect_on_others,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation: valid_entries_num_4_8,                58866
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_2_alt_provider_as_final_pred_at_pred,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_11: wb_probe_resp,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_6_7,                24454
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect,                58488
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_7_8,                22767
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s3_redirect,                 9116
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_2_alt_provider_as_final_pred_at_commit,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_11: wb_probe_ttob_fix,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation: valid_entries_num_8_12,                57438
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_11: penalty_blocked_by_channel_C,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_2_alt_provider_not_used_at_pred,                   19
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_11: penalty_waiting_for_channel_D,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation: valid_entries_num_12_16,                61404
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s1_not_valid,                20158
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation: valid_entries_num_16_20,                62027
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_2_alt_provider_not_used_at_commit,                    7
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation: valid_entries_num_20_24,                78382
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_8_9,                11839
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_3_final_provided_at_pred,                   30
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation: valid_entries_num_24_28,               100820
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_9_10,                28476
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_3_final_provided_at_commit,                   12
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_10_11,                 8832
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_10: wb_req,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation: valid_entries_num_28_32,                42568
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_11_12,                10521
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: access,                47180
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_12_13,                 8899
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_3_provided_not_used_at_pred,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_10: wb_release,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_conflict,                 1386
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_10: wb_probe_resp,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_3_provided_not_used_at_commit,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_13_14,                 8286
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: hit,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_14_15,                 5771
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: accessPorts0,                26078
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_15_16,                 6292
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: hitPorts0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_16_17,                 6777
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: hitspPorts0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_17_18,                 7128
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: accessPorts1,                26068
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_18_19,                 7364
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_3_alt_provider_as_final_pred_at_pred,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_10: wb_probe_ttob_fix,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_19_20,                 8546
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: hitPorts1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_20_21,                 8179
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: hitspPorts1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_21_22,                 9055
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: access0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_22_23,                10480
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: access1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_10: penalty_blocked_by_channel_C,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_3_alt_provider_as_final_pred_at_commit,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: access2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_23_24,                12057
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: access3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_24_25,                12204
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_3_alt_provider_not_used_at_pred,                    1
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_0_wrbypass_enq_0,                 1061
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_10: penalty_waiting_for_channel_D,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_25_26,                11905
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: access4,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_26_27,                14692
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: access5,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_27_28,                13168
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: access6,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_28_29,                13390
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: access7,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_3_alt_provider_not_used_at_commit,                    1
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_9: wb_req,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_0_wrbypass_hit_0,                 1846
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_9: wb_release,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_4_final_provided_at_pred,                    2
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: refill0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_9: wb_probe_resp,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_1_wrbypass_enq_0,                 1310
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_9: wb_probe_ttob_fix,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_29_30,                20617
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: refill1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_30_31,                19473
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: refill2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_31_32,                17982
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: refill3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_32_33,                16038
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_4_final_provided_at_commit,                    2
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_1_wrbypass_hit_0,                16921
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: refill4,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_2_wrbypass_enq_0,                 1196
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_4_provided_not_used_at_pred,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_33_34,                28550
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: refill5,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_34_35,                15762
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: refill6,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_35_36,                15511
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: refill7,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_36_37,                10615
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: access,               139830
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_37_38,                 6002
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_4_provided_not_used_at_commit,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_2_wrbypass_hit_0,                 1238
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_4_alt_provider_as_final_pred_at_pred,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_3_wrbypass_enq_0,                 1985
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_38_39,                  989
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_3_wrbypass_hit_0,                 2248
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_4_alt_provider_as_final_pred_at_commit,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_4_wrbypass_enq_0,                  326
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_4_alt_provider_not_used_at_pred,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_39_40,                 1221
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: hit,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_40_41,                  619
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: accessPorts0,                95065
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_4_alt_provider_not_used_at_commit,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_4_wrbypass_hit_0,                  546
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_provided_at_pred,                  850
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_5_wrbypass_enq_0,                  358
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_provided_at_commit,                  198
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_5_wrbypass_hit_0,                 1787
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_provider_at_pred,                  838
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_6_wrbypass_enq_0,                  602
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_provider_at_commit,                  192
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_6_wrbypass_hit_0,                 2564
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: hitPorts0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_altpred_at_pred,                   12
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_7_wrbypass_enq_0,                  523
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_altpred_at_commit,                    6
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: hitspPorts0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_41_42,                  865
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: accessPorts1,                96029
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_42_43,                  186
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: hitPorts1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_43_44,                  111
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: hitspPorts1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_44_45,                  162
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: accessPorts2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_45_46,                  243
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: hitPorts2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_46_47,                   86
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: hitspPorts2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_47_48,                   66
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_ht_as_altpred_at_pred,                    5
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: access0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: full,               131469
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: access1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: exHalf,               208254
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: access2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: empty,               127550
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_7_wrbypass_hit_0,                 1441
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: flush,                11625
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_ht_as_altpred_at_commit,                    3
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: access3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: hungry,                49099
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: access4,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_0_real_updates,                 1143
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: access5,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_bim_when_no_provider_at_pred,               401558
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: access6,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_0_silent_updates_eliminated,                 1764
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_bim_when_no_provider_at_commit,                 1308
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_1_real_updates,                 1309
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_bim_as_alt_provider_at_pred,                    7
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_1_silent_updates_eliminated,                16922
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_bim_as_alt_provider_at_commit,                    3
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_2_real_updates,                 1217
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: updated,                 1506
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_2_silent_updates_eliminated,                 1217
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_3_real_updates,                 1667
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_3_silent_updates_eliminated,                 2566
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_4_real_updates,                  368
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_4_silent_updates_eliminated,                  504
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_5_real_updates,                  368
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_5_silent_updates_eliminated,                 1777
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_6_real_updates,                  677
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_6_silent_updates_eliminated,                 2489
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_7_real_updates,                  658
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_7_silent_updates_eliminated,                 1306
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_hits,               120605
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_0_update_req,                 2907
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_1_update_req,                18231
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_2_update_req,                 2434
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb: ftb_read_hits,               399736
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_3_update_req,                 4233
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb: ftb_read_misses,                93133
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.StoreUnit_1.store_s1: in_valid,                25785
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_4_update_req,                  872
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.StoreUnit_1.store_s1: in_fire,                25785
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_5_update_req,                 2145
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb: ftb_commit_hits,               193950
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.StoreUnit_1.store_s1: in_fire_first_issue,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_6_update_req,                 3166
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb: ftb_commit_misses,                  632
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_7_update_req,                 1964
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb: ftb_update_req,               194582
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_conflict,                 2066
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb: ftb_update_ignored_old_entry,               192603
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_0_wrbypass_enq_0,                 1722
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb: ftb_update_ignored_fauftb_hit,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_0_wrbypass_hit_0,                 5262
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.StoreUnit_1.store_s1: tlb_miss,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_1_wrbypass_enq_0,                  920
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb: ftb_updated,                 1979
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: access7,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.StoreUnit_1.store_s1: tlb_miss_first_issue,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue: miss_req,                  773
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: refill0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue: miss_req_allocate,                  740
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.StoreUnit_0.store_s1: in_valid,                25822
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: refill1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue: miss_req_merge_load,                   33
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.StoreUnit_0.store_s1: in_fire,                25822
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue: miss_req_reject_load,                    8
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_1_wrbypass_hit_0,                 4618
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.StoreUnit_0.store_s1: in_fire_first_issue,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue: probe_blocked_by_miss,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: refill2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_2_wrbypass_enq_0,                 1577
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_2_1.probeHelperOpt: client_dir_conflict,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: refill3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue: max_inflight,              2502563
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: refill4,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue: utilization,                 2676
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: refill5,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue: util_0_1,               629223
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: refill6,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue: util_1_2,                 1605
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: refill7,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue: util_2_3,                  319
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_3_1.probeHelperOpt: client_dir_conflict,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue: util_3_4,                   95
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.StoreUnit_0.store_s1: tlb_miss,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue: util_4_5,                   37
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_0_1.directory: selfdir_A_req,                   56
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_2_wrbypass_hit_0,                 3875
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue: util_5_6,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_0_1.directory: selfdir_A_hit,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_3_wrbypass_enq_0,                  957
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_0_1.directory: selfdir_B_req,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue: util_6_7,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.StoreUnit_0.store_s1: tlb_miss_first_issue,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_0_1.directory: selfdir_B_hit,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.probeQueue.entries_7: probe_req,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_3_wrbypass_hit_0,                 2425
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.probeQueue.entries_7: probe_penalty,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue: util_7_8,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_0_1.directory: selfdir_C_req,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.probeQueue.entries_7: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_0_1.directory: selfdir_C_hit,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_4_wrbypass_enq_0,                  580
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.probeQueue.entries_7: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue: util_8_9,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.probeQueue.entries_6: probe_req,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue: util_9_10,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_4_wrbypass_hit_0,                 2257
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue: util_10_11,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_0_1.directory: selfdir_dirty,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue: util_11_12,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_5_wrbypass_enq_0,                  366
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue: util_12_13,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.probeQueue.entries_6: probe_penalty,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_0_1.directory: selfdir_TIP,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.probeQueue.entries_6: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_0_1.directory: selfdir_BRANCH,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue: util_13_14,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.probeQueue.entries_6: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_5_wrbypass_hit_0,                 1599
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue: util_14_15,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_0_1.directory: selfdir_TRUNK,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_6_wrbypass_enq_0,                  732
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_0_1.directory: selfdir_INVALID,                   56
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.probeQueue.entries_5: probe_req,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_3_1.directory: selfdir_A_req,                   59
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_6_wrbypass_hit_0,                 1846
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_3_1.directory: selfdir_A_hit,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.probeQueue.entries_5: probe_penalty,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_7_wrbypass_enq_0,                  530
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.probeQueue.entries_5: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_7_wrbypass_hit_0,                 4374
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.probeQueue.entries_5: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_0_real_updates,                 1813
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue: util_15_16,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_3_1.directory: selfdir_B_req,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue: full,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.probeQueue.entries_4: probe_req,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue: exHalf,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_0_silent_updates_eliminated,                 5171
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue: empty,               629224
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_3_1.directory: selfdir_B_hit,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_1_real_updates,                 1264
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue: num_valids_0_1,               629223
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.probeQueue.entries_4: probe_penalty,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue: num_valids_1_2,                 1605
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_3_1.directory: selfdir_C_req,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_9: penalty_blocked_by_channel_C,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_3_1.directory: selfdir_C_hit,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_1_silent_updates_eliminated,                 4274
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue: num_valids_2_3,                  319
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_2_real_updates,                 2012
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.probeQueue.entries_4: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_2_silent_updates_eliminated,                 3440
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue: num_valids_3_4,                   95
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.probeQueue.entries_4: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_9: penalty_waiting_for_channel_D,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.probeQueue.entries_3: probe_req,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_3_1.directory: selfdir_dirty,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_8: wb_req,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_3_1.directory: selfdir_TIP,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_8: wb_release,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_3_1.directory: selfdir_BRANCH,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue: num_valids_4_5,                   37
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.probeQueue.entries_3: probe_penalty,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_8: wb_probe_resp,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_3_1.directory: selfdir_TRUNK,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_8: wb_probe_ttob_fix,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_3_1.directory: selfdir_INVALID,                   59
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue: num_valids_5_6,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.probeQueue.entries_3: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue: num_valids_6_7,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.probeQueue.entries_3: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue: num_valids_7_8,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_3_real_updates,                 1322
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue: num_valids_8_9,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.probeQueue.entries_2: probe_req,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_3_silent_updates_eliminated,                 2060
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue: num_valids_9_10,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.probeQueue.entries_2: probe_penalty,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_8: penalty_blocked_by_channel_C,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.probeQueue.entries_2: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue: num_valids_10_11,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_8: penalty_waiting_for_channel_D,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.probeQueue.entries_2: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_7: wb_req,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.probeQueue.entries_1: probe_req,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_4_real_updates,                  720
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.probeQueue.entries_1: probe_penalty,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue: num_valids_11_12,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_7: wb_release,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: access,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.probeQueue.entries_1: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue: num_valids_12_13,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_4_silent_updates_eliminated,                 2117
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue: num_valids_13_14,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_7: wb_probe_resp,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: hit,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_7: wb_probe_ttob_fix,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: accessPorts0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_7: penalty_blocked_by_channel_C,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: hitPorts0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_7: penalty_waiting_for_channel_D,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: hitspPorts0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_6: wb_req,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: accessPorts1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_6: wb_release,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: hitPorts1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_6: wb_probe_resp,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: hitspPorts1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue: num_valids_14_15,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.probeQueue.entries_1: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: accessPorts2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_6: wb_probe_ttob_fix,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: hitPorts2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.probeQueue.entries_0: probe_req,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue: num_valids_15_16,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_6: penalty_blocked_by_channel_C,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: hitspPorts2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_6: penalty_waiting_for_channel_D,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: accessPorts3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_5: wb_req,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: vaddr_match_failed,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_5_real_updates,                  552
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.probeQueue.entries_0: probe_penalty,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_5_silent_updates_eliminated,                 1413
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.probeQueue.entries_0: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_6_real_updates,                  895
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: vaddr_match_really_failed,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_6_silent_updates_eliminated,                 1683
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: vaddr_match_failed,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_5: wb_release,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: hitPorts3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_5: wb_probe_resp,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: hitspPorts3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: vaddr_match_really_failed,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.probeQueue.entries_0: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_7_real_updates,                  694
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.ldu_1: dcache_read_bank_conflict,                 3483
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_7_silent_updates_eliminated,                 4210
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.ldu_1: load_req,                96028
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: accessPorts4,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_5: wb_probe_ttob_fix,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: hitPorts4,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_5: penalty_blocked_by_channel_C,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: hitspPorts4,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_hits,               184156
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_5: penalty_waiting_for_channel_D,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_0_update_req,                 6984
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: utilization,              2562477
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.ldu_1: load_s1_kill,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: access0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_4: wb_req,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: access1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_0_1,               305455
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.ldu_1: load_hit_way,                95641
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: access2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_4: wb_release,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: access3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_4: wb_probe_resp,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: access4,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_4: wb_probe_ttob_fix,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: access5,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_4: penalty_blocked_by_channel_C,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: access6,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_1_update_req,                 5538
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_1_2,                72131
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_2_update_req,                 5452
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.ldu_1: load_replay,                 3511
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_4: penalty_waiting_for_channel_D,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.ldu_1: load_replay_for_data_nack,                  804
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_2_3,                22441
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_3: wb_req,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: access7,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_3: wb_release,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: access8,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_3_update_req,                 3382
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.ldu_1: load_replay_for_no_mshr,                   29
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_3_4,                21565
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.ldu_1: load_replay_for_conflict,                 3483
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_4_5,                25337
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: access9,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_3: wb_probe_resp,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: access10,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_3: wb_probe_ttob_fix,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: access11,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_5_6,                21384
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.ldu_1: load_hit,                95641
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_3: penalty_blocked_by_channel_C,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: access12,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_3: penalty_waiting_for_channel_D,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: access13,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_2: wb_req,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: access14,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_2: wb_release,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: access15,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_2: wb_probe_resp,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: refill0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_2: wb_probe_ttob_fix,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: refill1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_6_7,                18081
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.ldu_1: load_miss,                  387
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: refill2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_4_update_req,                 2837
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_7_8,                17654
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: refill3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_5_update_req,                 1965
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: refill4,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.ldu_1: load_succeed,                92167
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_8_9,                29767
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: refill5,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_2: penalty_blocked_by_channel_C,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: refill6,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_2: penalty_waiting_for_channel_D,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: refill7,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_1: wb_req,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: refill8,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_1: wb_release,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: refill9,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_1: wb_probe_resp,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: refill10,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_9_10,                10689
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.ldu_1: load_miss_or_conflict,                 3861
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: refill11,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_1: wb_probe_ttob_fix,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_10_11,                 7934
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.ldu_1: actual_ld_fast_wakeup,                92167
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_11_12,                 6408
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_1: penalty_blocked_by_channel_C,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: refill12,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.wb.entries_1: penalty_waiting_for_channel_D,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: refill13,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_12_13,                 7697
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.ldu_1: ideal_ld_fast_wakeup,                94840
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: refill14,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_13_14,                 7675
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.superPage_tlb_super_fa: refill15,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_6_update_req,                 2578
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_14_15,                 5782
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.ldu_0: dcache_read_bank_conflict,                 3551
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_15_16,                 4165
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st: first_access0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_16_17,                 3510
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.ldu_0: load_req,                95061
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_7_update_req,                 4904
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.ldu_0: load_s1_kill,                    1
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_17_18,                 3090
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.ldu_0: load_hit_way,                94664
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_18_19,                 2815
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st: access0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.vCtrlBlock.dispatch.dqPermu: valid_entries_num_0_3,               631279
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st: first_access1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_19_20,                 3235
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.ldu_0: load_replay,                 3556
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_20_21,                 2961
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st: access1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.vCtrlBlock.dispatch.dqPermu: valid_entries_num_3_6,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.ldu_0: load_replay_for_data_nack,                  794
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.vCtrlBlock.dispatch.dqPermu: valid_entries_num_6_9,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_21_22,                 2663
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st: first_miss0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.ldu_0: load_replay_for_no_mshr,                    5
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_22_23,                 2455
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st: miss0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.vCtrlBlock.dispatch.dqPermu: valid_entries_num_9_12,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.ldu_0: load_replay_for_conflict,                 3551
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st: first_miss1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_23_24,                 2276
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.ldu_0: load_hit,                94664
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_24_25,                 1669
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st: miss1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_25_26,                 1710
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st: ptw_resp_count,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_26_27,                 2184
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st: ptw_resp_pf_count,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.ldu_0: load_miss,                  396
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st: ptw_resp_sp_count,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_27_28,                 3031
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.ldu_0: load_succeed,                91115
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: req_count0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.ldu_0: load_miss_or_conflict,                 3945
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: req_blocked_count_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.ldu_0: actual_ld_fast_wakeup,                91115
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_28_29,                 2887
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: req_count1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.ldu_0: ideal_ld_fast_wakeup,                93871
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_29_30,                 3319
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: req_blocked_count_1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_30_31,                 9035
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_1.load_s1: in_valid,                96029
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: req_blocked_by_mq,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_31_32,                  129
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_1.load_s1: in_fire,                96029
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_32_33,                   61
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_1.load_s1: in_fire_first_issue,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util0,               631280
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_33_34,                   44
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_1.load_s1: replay,                 3484
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_34_35,                   14
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_1.load_s1: replay_bankconflict,                 3483
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_1.load_s1: tlb_miss,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_35_36,                    9
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_1.load_s1: tlb_miss_first_issue,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_1.load_s1: stall_out,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_36_37,                   11
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_37_38,                    4
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_0.load_s1: in_valid,                95065
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util4,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation.vectorBusyTable: busy_count,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util5,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_0.load_s1: in_fire,                95065
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_38_39,                    2
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_0.load_s1: in_fire_first_issue,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.vectorReservationStation.vectorBusyTable: busy_count,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util6,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_0.load_s1: replay,                 3555
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_39_40,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation.integerBusyTable: busy_count,             20926497
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util7,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_0.load_s1: replay_bankconflict,                 3551
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_40_41,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_0.load_s1: tlb_miss,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.floatingReservationStation.floatingBusyTable: busy_count,                  368
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_0.load_s1: tlb_miss_first_issue,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_41_42,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_cycle,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation.floatingBusyTable: busy_count,                  304
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_count,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_0.load_s1: stall_out,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_42_43,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation.integerBusyTable: busy_count,             19640304
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.floatingReservationStation: iss_0_FmacComplex_issue,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.vectorReservationStation.integerBusyTable: busy_count,             25613291
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_43_44,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.floatingReservationStation: iss_1_FmacComplex_issue,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_44_45,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.vectorReservationStation.floatingBusyTable: busy_count,                  368
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.floatingReservationStation: iss_2_FmaDivComplex_conflict,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.vectorPermutationBlock.vprs.integerBusyTable: busy_count,             25613291
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_45_46,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.floatingReservationStation: iss_2_FmaDivComplex_issue,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.vectorPermutationBlock.vprs.floatingBusyTable: busy_count,                  368
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_46_47,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.floatingReservationStation: iss_3_FmaMiscComplex_conflict,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend: FrontendBubble,               583749
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_47_48,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.floatingReservationStation: iss_3_FmaMiscComplex_issue,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_0_1.dataStorage: DS_1_stacks_used,                  108
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_48_49,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.floatingReservationStation: issue_num_1_2,               631279
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_49_50,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.floatingReservationStation: issue_num_2_3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_0_1.dataStorage: DS_2_stacks_used,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_50_51,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.floatingReservationStation: issue_num_3_4,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_1_1.dataStorage: DS_1_stacks_used,                  114
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.floatingReservationStation: valid_entries_num_0_4,               631279
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_51_52,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_1_1.dataStorage: DS_2_stacks_used,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.floatingReservationStation: valid_entries_num_4_8,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_52_53,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_2_1.dataStorage: DS_1_stacks_used,                  116
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.floatingReservationStation: valid_entries_num_8_12,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_2_1.dataStorage: DS_2_stacks_used,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_53_54,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_3_1.dataStorage: DS_1_stacks_used,                  112
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.floatingReservationStation: valid_entries_num_12_16,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_54_55,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_3_1.dataStorage: DS_2_stacks_used,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.floatingReservationStation: valid_entries_num_16_20,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_4_0: wrbypass_hit,                  546
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.floatingReservationStation: valid_entries_num_20_24,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_4_0: wrbypass_miss,                  326
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_4.wrbypass: wrbypass_hit,                    1
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.floatingReservationStation: valid_entries_num_24_28,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_3_0: wrbypass_hit,                 4645
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.floatingReservationStation: valid_entries_num_28_32,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_3_0: wrbypass_miss,                  513
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: llptw_in_count,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_1_0: wrbypass_hit,                  146
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_4.wrbypass: wrbypass_miss,                    7
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: llptw_in_block,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_1_0: wrbypass_miss,                  454
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: enq_state0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_2_0: wrbypass_hit,                  443
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: enq_state1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_2_0: wrbypass_miss,                  473
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_1: ittage_table_bank_conflict,                   36
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: enq_state2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: miss_req_primary,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_1: ittage_table_updates,                   57
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_55_56,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_1.load_s0: in_valid,                96029
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: enq_state3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_1.load_s0: in_fire,                96029
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: enq_state4,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_1.load_s0: in_fire_first_issue,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: miss_req_merged,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_56_57,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_1.load_s0: stall_out,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: enq_state5,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_1.load_s0: stall_dcache,                    1
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: enq_state6,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_1.load_s0: addr_spec_success,                96010
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: util0,               631280
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_1.load_s0: addr_spec_failed,                   19
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_1: ittage_table_hits,                  196
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_57_58,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ras: ras_s3_recover,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_58_59,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ras: ras_redirect_recover,                13078
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: main_pipe_penalty,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: mem_util0,               631280
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_1.load_s0: addr_spec_success_once,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: waiting_util0,               631280
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_1.load_s0: addr_spec_failed_once,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: penalty_blocked_by_channel_A,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_1_1.a_req_buffer: req_buffer_merge,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ras: ras_s3_and_redirect_recover_at_the_same_time,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_59_60,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: penalty_waiting_for_channel_D,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_60_61,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_1_1.a_req_buffer: req_buffer_flow,                   56
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: util1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_1_1.a_req_buffer: req_buffer_alloc,                   26
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: mem_util1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename: in,              1271313
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: penalty_waiting_for_channel_E,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_61_62,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: penalty_from_grant_to_refill,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_1_1.a_req_buffer: req_buffer_full,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: waiting_util1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_1_1.a_req_buffer: req_buffer_util_0,               631254
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: util2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_1_1.a_req_buffer: req_buffer_util_1,                   26
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: mem_util2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename: utilization,              1706944
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_62_63,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: soft_prefetch_number,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: waiting_util2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: util_63_64,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename: waitInstr,               436522
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: miss_penalty_0_1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: full,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_1_1.a_req_buffer: req_buffer_util_2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: util3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_1_1.a_req_buffer: req_buffer_util_3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: mem_util3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_1_1.a_req_buffer: recv_prefetch,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename: stall_cycle_dispatch,               105788
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: exHalf,                   84
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_1_1.a_req_buffer: recv_normal,                   58
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: waiting_util3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename: stall_cycle_fp,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: empty,               305455
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: util4,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: fall_through_error_to_ifu,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: mem_util4,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: entry,             22108952
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: mmioCycle,                15922
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: waiting_util4,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_to_ftq_stall,               132968
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: util5,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: miss_penalty_1_2,               631279
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: mispredictRedirect,                11349
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename: stall_cycle_int,                 3362
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: mem_util5,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: replayRedirect,                  276
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: waiting_util5,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: miss_penalty_2_3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: mmioCnt,                  419
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: predecodeRedirect,                 1453
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: util6,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: to_ifu_bubble,                66199
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: mem_util6,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename: stall_cycle_walk,                 1743
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: mmio_wb_success,                  419
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: miss_penalty_3_4,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: mmio_wb_blocked,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: miss_penalty_4_5,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: to_ifu_stall,               147291
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: waiting_util6,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: from_bpu_real_bubble,                17905
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: validEntryCnt,              2562477
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: mem_count,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_to_ifu_bubble,                67281
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: mem_cycle,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_4,                  238
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: cmtEntryCnt,               144149
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: blocked_in,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_30,                 3050
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: access,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpRWrong,                   48
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l1_hit,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.storeQueue: nCmtEntryCnt,              2418328
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename: recovery_bubbles,                 5372
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_3,                15020
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l2_hit,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_55,                 2337
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l3_hit,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_52,                 1839
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: miss_penalty_5_6,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: utilization,              6686418
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: sp_hit,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_44,                 1717
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pte_hit,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_6,                16946
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l1_hit_pre,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: miss_penalty_6_7,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_13,                   27
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l2_hit_pre,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_11,                15962
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l3_hit_pre,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_17,                 8635
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_0_1,               231982
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: miss_penalty_7_8,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_22,                 4216
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_1_2,                14481
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename: move_instr_count,                97252
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: miss_penalty_8_9,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: sp_hit_pre,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_new_entry_only_jmp,                  425
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pte_hit_pre,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename: fused_lui_load_instr_count,                  428
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_2_3,                16343
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: miss_penalty_9_10,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_access,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpRRight,                 6016
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l1_hit,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli32_srli32_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry,                 1347
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: miss_penalty_10_11,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli48_srli48_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_3_4,                21044
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: miss_penalty_11_12,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_11,                 2105
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l2_hit,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_4,                   31
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l3_hit,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_33,                 3092
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_sp_hit,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_41,                 1807
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_4_5,                18854
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slliw16_srliw16_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_5_6,                16509
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slliw16_sraiw16_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: miss_penalty_12_13,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_pte_hit,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli1_add_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_6_7,                24076
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_correct_stage_2,                 1067
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l1_hit_pre,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_13,                  880
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l2_hit_pre,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpInstr,               223523
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l3_hit_pre,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_8,                 5488
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_sp_hit_pre,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_27,                 2951
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_pte_hit_pre,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: miss_penalty_13_14,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_7_8,                16254
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_12,                60640
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: access_first,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_49,                 1779
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l1_hit_first,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: mispredict_stage_2,                 3271
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l2_hit_first,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli2_add_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_8_9,                19828
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli3_add_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_9_10,                18889
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: miss_penalty_14_15,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_10,                12053
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l3_hit_first,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_38,                 2105
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: sp_hit_first,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_correct_stage_1,                 6395
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pte_hit_first,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_10_11,                20099
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: miss_penalty_15_16,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_3,                   31
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l1_hit_pre_first,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_13,                   21
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l2_hit_pre_first,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_11_12,                12292
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: miss_penalty_16_17,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_3,                18522
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l3_hit_pre_first,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: miss_penalty_17_18,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_12_13,                 8765
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: miss_penalty_18_19,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: sp_hit_pre_first,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_8,                   22
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pte_hit_pre_first,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_mispredict_stage_3,                  985
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: miss_penalty_19_20,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_access_first,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: miss_penalty_20_30,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli32_srli31_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: miss_penalty_30_40,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_13_14,                 6641
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: miss_penalty_40_50,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_14_15,                 6436
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_9,                15295
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_15_16,                15235
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli32_srli30_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_16_17,                11000
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli32_srli29_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l1_hit_first,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: miss_penalty_50_60,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_srli8_andi255_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: miss_penalty_60_70,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l2_hit_first,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_8,                   66
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l3_hit_first,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpIRight,                 7463
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli4_add_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: miss_penalty_70_80,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_17_18,                 3211
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_srli29_add_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: miss_penalty_80_90,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_8,                 3847
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_sp_hit_first,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_63,                15308
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: miss_penalty_90_100,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_pte_hit_first,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_16,                59377
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_srli30_add_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_18_19,                 3735
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_srli31_add_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_19_20,                 3522
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l1_hit_pre_first,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpIWrong,                  107
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l2_hit_pre_first,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_4,                27652
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_20_21,                 2292
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l3_hit_pre_first,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_34,                 2810
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_sp_hit_pre_first,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_17,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_pte_hit_pre_first,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: correct_stage_2,                24276
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_srli32_add_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: rwHarzad,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_14,                12820
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: out_blocked,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_5,                32556
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1AccessIndex0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_14,                   61
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1AccessIndex1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_21_22,                 1413
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_4,                22277
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1AccessIndex2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_12,                15731
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1AccessIndex3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_40,                 1888
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1AccessIndex4,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_22_23,                 1330
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_23_24,                 2557
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_2,                   52
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_andi1_add_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_24_25,                 4164
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_25_26,                 4942
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_43,                 1645
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1AccessIndex5,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_new_br,                  212
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1AccessIndex6,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_5,                   33
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1AccessIndex7,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_16,                 9772
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1AccessIndex8,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_correct_stage_3,                 1024
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1AccessIndex9,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: mispredict_stage_3,                 1014
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_26_27,                 5977
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1AccessIndex10,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_mispredict_stage_1,                   46
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1AccessIndex11,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_andi1_addw_0,                  148
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_27_28,                 5600
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_28_29,                 6409
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1AccessIndex12,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: correct_stage_3,                 1025
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1AccessIndex13,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_2,                16480
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_andi_f00_or_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_andi127_mulw_0,                 2516
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1AccessIndex14,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_9,                   37
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1AccessIndex15,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_29_30,                 7014
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_30_31,                 8041
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_addw_andi255_0,                 3046
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_31_32,                 9327
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L2AccessIndex0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_7,                   21
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L2AccessIndex1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_32_33,                 9995
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_51,                 1885
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3AccessIndex0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_17,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3AccessIndex1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_33_34,                10354
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_34_35,                10018
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_addw_andi1_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_35_36,                 9174
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_old_entry,               192603
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3AccessIndex2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_60,                 3763
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_36_37,                 8883
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_14,                   16
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3AccessIndex3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_10,                   21
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPAccessIndex0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_62,                 6245
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_37_38,                 7933
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_addw_zexth_0,                  213
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_38_39,                 6341
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_addw_sexth_0,                   75
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPAccessIndex1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_1,                53910
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPAccessIndex2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpCRight,                 6017
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPAccessIndex3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_13,                30960
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_logic_andi1_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPAccessIndex4,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_39_40,                 5088
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_14,                   21
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPAccessIndex5,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_10,                   25
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPAccessIndex6,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_28,                 3081
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPAccessIndex7,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_9,                 9501
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_40_41,                 4172
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPAccessIndex8,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_1,                  460
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPAccessIndex9,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_39,                 2020
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_logic_zexth_0,                 3677
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPAccessIndex10,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: conflict_fusion_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPAccessIndex11,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_41_42,                 3408
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli32_srli32_1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_42_43,                 3293
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_46,                 1811
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPAccessIndex12,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_mispredict_stage_2,                   32
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPAccessIndex13,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_50,                 1784
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_43_44,                 1964
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPAccessIndex14,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_35,                 2578
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPAccessIndex15,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_9,                25603
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli48_srli48_1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_1,                   52
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1RefillIndex0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpBRight,               181867
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1RefillIndex1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_44_45,                 1160
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_15,                11591
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1RefillIndex2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slliw16_srliw16_1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_45_46,                  651
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_24,                 3258
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_46_47,                  249
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_57,                 2533
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slliw16_sraiw16_1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_47_48,                   87
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1RefillIndex3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpBWrong,                10568
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1RefillIndex4,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_5,                32420
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1RefillIndex5,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_false_hit,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli1_add_1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_48_49,                   93
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_49_50,                   53
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli2_add_1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_50_51,                   57
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_29,                 2959
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1RefillIndex6,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_1,                22663
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1RefillIndex7,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_always_taken,                  311
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1RefillIndex8,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli3_add_1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_51_52,                   43
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_bubble_ftq_not_valid,                66199
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_flush_backend_redirect,                11625
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli32_srli31_1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_52_53,                    1
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_flush_wb_redirect,                 1522
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_flush_bpu_f1_flush,                 4890
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli32_srli30_1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_53_54,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1RefillIndex9,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_6,                   30
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1RefillIndex10,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_2,                15263
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_54_55,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_flush_bpu_f0_flush,                51397
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_bubble_icache_not_resp,               142339
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_bubble_ibuffer_not_ready,               129890
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: predecode_flush_jalFault,                 1065
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: predecode_flush_retFault,                  588
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1RefillIndex11,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_hit,               193950
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1RefillIndex12,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_br_full,                  212
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1RefillIndex13,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_11,                   15
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1RefillIndex14,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_11,                   13
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1RefillIndex15,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_correct_stage_2,                22205
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L2RefillIndex0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_mispredict_stage_1,                 6344
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L2RefillIndex1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_1,                38621
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3RefillIndex0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_55_56,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: predecode_flush_targetFault,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3RefillIndex1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli32_srli29_1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_56_57,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: predecode_flush_notCFIFault,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: predecode_flush_incalidTakenFault,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_req,               328501
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_miss,                   53
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_req_cacheline_0,               328501
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_57_58,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_6,                   78
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3RefillIndex2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpRight,               212848
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3RefillIndex3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_correct_stage_1,               158638
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPRefillIndex0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_jalr_target_modified,                  944
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPRefillIndex1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_req_cacheline_1,               183757
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_req_cacheline_0_hit,               183767
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_0_1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_req_cacheline_1_hit,               183731
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_1_2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: frontendFlush,                 1522
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_2_3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_58_59,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPRefillIndex2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpJWrong,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPRefillIndex3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: only_0_hit,               144719
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_3_4,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: only_0_miss,                   22
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_4_5,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: hit_0_hit_1,               183729
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_5_6,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_21,                 4759
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_srli8_andi255_1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_6_7,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli4_add_1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_7_8,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPRefillIndex4,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_32,                 3098
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPRefillIndex5,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_15,                   64
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_srli29_add_1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_59_60,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_srli30_add_1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_15,                   27
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_60_61,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: hit_0_miss_1,                   16
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_srli31_add_1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_61_62,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_srli32_add_1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_8_9,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: miss_0_hit_1,                    2
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_9_10,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: miss_0_miss_1,                   10
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_10_11,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: hit_0_except_1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_11_12,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: miss_0_except_1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_12_13,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: except_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_13_14,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access,                47181
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_14_15,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_15_16,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill0_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_16_17,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill1_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_17_18,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill2_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_18_19,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill3_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_19_20,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill4_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_20_30,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill5_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_30_40,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill6_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_40_50,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill7_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_50_60,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill8_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_15,                   15
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPRefillIndex6,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_58,                 2550
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPRefillIndex7,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_andi1_add_1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_62_63,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_60_70,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill9_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_63_64,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_6,                 3283
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill10_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_70_80,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_andi1_addw_1,                  111
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPRefillIndex8,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_64_65,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_80_90,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill11_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_90_100,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill12_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: miss_req_primary,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill13_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: miss_req_merged,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill14_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill15_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: main_pipe_penalty,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill16_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: penalty_blocked_by_channel_A,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_andi_f00_or_1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill17_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: penalty_waiting_for_channel_D,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill18_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: penalty_waiting_for_channel_E,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill19_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_2,                20193
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPRefillIndex9,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_10,                 1493
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPRefillIndex10,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: penalty_from_grant_to_refill,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill20_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: soft_prefetch_number,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill21_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: miss_penalty_0_1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_42,                 1848
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPRefillIndex11,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_correct_stage_3,                    1
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPRefillIndex12,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_19,                 6480
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPRefillIndex13,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpWrong,                10675
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_andi127_mulw_1,                 1856
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_65_66,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill22_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: miss_penalty_1_2,               631279
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill23_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: miss_penalty_2_3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill24_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: miss_penalty_3_4,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_66_67,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPRefillIndex14,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: miss_penalty_4_5,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill25_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: miss_penalty_5_6,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill26_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: miss_penalty_6_7,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill27_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_addw_andi255_1,                 3446
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_67_68,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_25,                 3037
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPRefillIndex15,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_36,                 2411
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l1Refill,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_addw_andi1_1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: miss_penalty_7_8,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill28_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_addw_zexth_1,                  268
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_new_entry_has_br_and_jmp,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l2Refill,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_7,                14822
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill29_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: miss_penalty_8_9,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill30_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: miss_penalty_9_10,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill31_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: miss_penalty_10_11,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l3Refill,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_54,                 2089
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: spRefill,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_14,                 1625
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l1Refill_pre,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_47,                 1717
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l2Refill_pre,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_53,                 1924
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: miss_penalty_11_12,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill32_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: miss_penalty_12_13,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill33_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: miss_penalty_13_14,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill34_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_mispredict_stage_2,                 3239
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_addw_sexth_1,                  113
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: miss_penalty_14_15,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill35_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: miss_penalty_15_16,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill36_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: miss_penalty_16_17,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill37_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: miss_penalty_17_18,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill38_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: miss_penalty_18_19,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill39_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: miss_penalty_19_20,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill40_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: miss_penalty_20_30,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill41_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: miss_penalty_30_40,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_3,                  108
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l3Refill_pre,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_3,                17577
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: spRefill_pre,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpJRight,                23518
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: miss_penalty_40_50,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_68_69,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_logic_andi1_1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_69_70,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_5,                16465
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill42_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_70_71,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_logic_zexth_1,                 3871
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_23,                 3718
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: conflict_fusion_1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_71_72,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli32_srli32_2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_72_73,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill43_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: miss_penalty_50_60,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_73_74,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli48_srli48_2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill44_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: miss_penalty_60_70,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slliw16_srliw16_2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_74_75,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_12,                   50
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_12,                  889
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill0_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_mispredict_stage_3,                   29
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slliw16_sraiw16_2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill1_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_10,                16674
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill2_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_64,               219829
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill3_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpCWrong,                   48
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill4_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_31,                 2959
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill5_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_61,                 5025
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill6_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_56,                 2256
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill7_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_75_76,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli1_add_2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_76_77,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill8_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli2_add_2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_77_78,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli3_add_2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_45,                 1816
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill9_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_0,                 2059
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill10_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: miss_penalty_70_80,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill45_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: miss_penalty_80_90,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill46_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: miss_penalty_90_100,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill47_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill48_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill49_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill50_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_78_79,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_5,                   35
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill11_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_17,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill12_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_7,                14495
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli32_srli31_2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: util_79_80,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli32_srli30_2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill13_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_12,                   20
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill14_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: full,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill51_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill52_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill53_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli32_srli29_2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill54_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill55_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: exHalf,                11059
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill56_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill57_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill58_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill15_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_20,                 5601
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill16_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_16,                   39
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill17_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_new_entry,                  632
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill18_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_2,                   40
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_srli8_andi255_2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill59_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill60_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill61_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: empty,               231983
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill19_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_4,                18644
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill20_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_9,                   28
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill21_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill62_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: rollback,                  373
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill22_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpBInstr,               192435
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill23_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli4_add_2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: mmioCycle,                16859
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill63_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill64_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill65_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_srli29_add_2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: mmioCnt,                  422
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill24_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_26,                 3032
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill25_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_srli30_add_2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: refill,                   78
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill26_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_16,                  232
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill27_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: mispredict_stage_1,                 6390
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: writeback_success,                  494
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill28_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_18,                 7262
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill29_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_59,                 2806
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill30_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill66_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: writeback_blocked,                    7
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill67_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill31_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_new_entry_only_br,                  207
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill32_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.lsq.loadQueue: utilization_miss,                  929
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill33_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill68_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill69_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill70_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill71_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: correct_stage_1,               187547
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill34_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_srli31_add_2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill72_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill35_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_7,                12587
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill36_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_8,                16390
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill37_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_11,                 2640
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill38_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_37,                 2354
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_srli32_add_2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_7,                   29
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill39_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_6,                26309
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill40_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_15,                 5754
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill41_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_13,                15018
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill42_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_48,                 1759
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill43_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_16,                   85
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill44_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_andi1_add_2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill73_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_andi1_addw_2,                  118
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill45_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill74_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill75_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill76_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill77_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_0_1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill78_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_1_2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill79_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_2_3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill80_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_3_4,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill46_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill81_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_4_5,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill47_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill82_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_5_6,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill83_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_6_7,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill84_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_7_8,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill48_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill85_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_andi_f00_or_2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill49_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_andi127_mulw_2,                 2610
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill86_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_8_9,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill87_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_9_10,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill88_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_addw_andi255_2,                 3346
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_10_11,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_addw_andi1_2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill50_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_addw_zexth_2,                  239
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill51_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill89_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_11_12,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill90_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_12_13,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill91_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill52_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_addw_sexth_2,                  103
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_13_14,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill92_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_14_15,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill93_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_15_16,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill94_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_16_17,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill95_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_17_18,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill96_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_logic_andi1_2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill97_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_18_19,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill53_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill98_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_19_20,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill99_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_20_30,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill100_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_30_40,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill101_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_40_50,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill102_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_50_60,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill103_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_60_70,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_logic_zexth_2,                  928
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill54_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill104_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_70_80,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill55_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: conflict_fusion_2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill56_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill105_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_80_90,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill106_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_90_100,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill107_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: miss_req_primary,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill108_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: fused_instr,                30544
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: miss_req_merged,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill109_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill57_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: main_pipe_penalty,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill58_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill110_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill59_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: penalty_blocked_by_channel_A,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill111_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill60_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill112_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill61_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: penalty_waiting_for_channel_D,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill113_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill62_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill114_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: refill63_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: penalty_waiting_for_channel_E,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit0_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: penalty_from_grant_to_refill,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit1_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill115_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: soft_prefetch_number,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill116_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit2_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: miss_penalty_0_1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit3_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: miss_penalty_1_2,               631279
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill117_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: miss_penalty_2_3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill118_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: miss_penalty_3_4,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill119_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: miss_penalty_4_5,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit4_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill120_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: miss_penalty_5_6,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit5_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill121_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: miss_penalty_6_7,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit6_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: miss_penalty_7_8,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill122_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: miss_penalty_8_9,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill123_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit7_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: miss_penalty_9_10,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill124_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit8_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill125_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: miss_penalty_10_11,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit9_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill126_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: miss_penalty_11_12,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit10_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: miss_penalty_12_13,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill127_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit11_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit0_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: miss_penalty_13_14,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit1_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit12_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit2_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: miss_penalty_14_15,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit13_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit3_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit14_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: miss_penalty_15_16,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit4_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: miss_penalty_16_17,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit15_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit5_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: miss_penalty_17_18,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit16_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit6_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: miss_penalty_18_19,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit17_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: miss_penalty_19_20,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit18_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit7_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: miss_penalty_20_30,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit19_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit8_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: miss_penalty_30_40,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit9_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: miss_penalty_40_50,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit10_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit20_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: miss_penalty_50_60,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit11_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit21_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit12_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: miss_penalty_60_70,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit13_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: miss_penalty_70_80,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit22_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: miss_penalty_80_90,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit14_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit23_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: miss_penalty_90_100,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit24_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit15_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit25_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit16_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit17_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit26_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit18_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit19_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit27_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit20_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit28_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit21_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit29_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit22_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit30_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit23_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit31_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit24_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit32_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit25_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit33_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit26_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit27_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit28_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit34_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit29_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit35_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation.jmpSelectNetwork: sel_0_oldest,                  967
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit36_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_0_0: wrbypass_hit,                 5262
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation.jmpSelectNetwork: sel_0_regular,                36532
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit30_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit31_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit32_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit33_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation.jmpSelectNetwork: sel_0_lpv_sel,                 1410
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit37_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_0_0: wrbypass_miss,                 1722
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation.jmpSelectNetwork: sel_0_cancelled,                   15
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit38_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_2_1.a_req_buffer: req_buffer_merge,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit39_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit34_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_3_0: wrbypass_hit,                 2425
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_2_1.a_req_buffer: req_buffer_flow,                   58
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit35_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit36_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit37_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_3_0: wrbypass_miss,                  957
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_2_1.a_req_buffer: req_buffer_alloc,                   25
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_4_0: wrbypass_hit,                 2257
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit40_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit38_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit39_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_4_0: wrbypass_miss,                  580
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit41_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_2_1.a_req_buffer: req_buffer_full,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit42_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_2_1.a_req_buffer: req_buffer_util_0,               631255
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit40_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit41_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit42_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_2_1.a_req_buffer: req_buffer_util_1,                   25
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit43_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_5_0: wrbypass_hit,                 1599
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit43_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit44_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit45_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit46_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit47_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_0_1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit48_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit44_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit49_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_1_2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit50_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit45_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_5_0: wrbypass_miss,                  366
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_2_3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit46_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_6_0: wrbypass_hit,                 1846
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_3_4,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_6_0: wrbypass_miss,                  732
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit47_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit51_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_4_5,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit52_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_5_6,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit53_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_6_7,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit54_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit48_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_7_0: wrbypass_hit,                 4374
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit49_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_7_0: wrbypass_miss,                  530
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_7_8,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit55_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_8_9,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit56_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_9_10,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit57_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_10_11,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit58_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_0_0: wrbypass_hit,                 1846
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit59_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_11_12,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_0_0: wrbypass_miss,                 1061
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit50_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit60_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_12_13,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_1_0: wrbypass_hit,                16921
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_13_14,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit61_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_1_0: wrbypass_miss,                 1310
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit51_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_14_15,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit62_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_15_16,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit63_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_16_17,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit64_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_17_18,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit65_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_18_19,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit66_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_19_20,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit67_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_2_0: wrbypass_hit,                 1238
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_20_30,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_2_0: wrbypass_miss,                 1196
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_30_40,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit68_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_40_50,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit69_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_50_60,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit70_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit52_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_3_0: wrbypass_hit,                 2248
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit53_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_60_70,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit54_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_3_0: wrbypass_miss,                 1985
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_70_80,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit71_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_80_90,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit72_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit55_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_90_100,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit73_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit56_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_6_0: wrbypass_hit,                 2564
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: miss_req_primary,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit57_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: miss_req_merged,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit58_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_6_0: wrbypass_miss,                  602
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: main_pipe_penalty,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_7_0: wrbypass_hit,                 1441
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit59_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: penalty_blocked_by_channel_A,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_7_0: wrbypass_miss,                  523
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: penalty_waiting_for_channel_D,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_1_0: wrbypass_hit,                 7037
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: penalty_waiting_for_channel_E,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit60_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: penalty_from_grant_to_refill,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit61_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: soft_prefetch_number,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit62_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_1_0: wrbypass_miss,                  440
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: miss_penalty_0_1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: hit63_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: miss_penalty_1_2,               631279
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_2_0: wrbypass_hit,                 1459
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: miss_penalty_2_3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: miss_penalty_3_4,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_2_0: wrbypass_miss,                  596
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: miss_penalty_4_5,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: miss_penalty_5_6,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_4_0: wrbypass_hit,                  527
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: miss_penalty_6_7,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access4,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_4_0: wrbypass_miss,                  475
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access5,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_5_0: wrbypass_hit,                  435
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access6,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_5_0: wrbypass_miss,                  383
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: miss_penalty_7_8,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_6_0: wrbypass_hit,                  297
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access7,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit74_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: miss_penalty_8_9,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit75_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: miss_penalty_9_10,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_6_0: wrbypass_miss,                  475
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access8,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit76_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: miss_penalty_10_11,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access9,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_7_0: wrbypass_hit,                  360
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: miss_penalty_11_12,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit77_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access10,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_7_0: wrbypass_miss,                  389
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit78_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: miss_penalty_12_13,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit79_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: miss_penalty_13_14,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit80_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: miss_penalty_14_15,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit81_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: miss_penalty_15_16,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit82_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: miss_penalty_16_17,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit83_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: miss_penalty_17_18,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_0.wrbypass: wrbypass_hit,                  107
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access11,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_0.wrbypass: wrbypass_miss,                   15
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit84_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: miss_penalty_18_19,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit85_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: miss_penalty_19_20,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit86_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: miss_penalty_20_30,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit87_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: miss_penalty_30_40,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access12,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit88_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: miss_penalty_40_50,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit89_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access13,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_1.wrbypass: wrbypass_hit,                   38
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit90_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: miss_penalty_50_60,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit91_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: miss_penalty_60_70,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit92_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: miss_penalty_70_80,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit93_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: miss_penalty_80_90,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit94_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: miss_penalty_90_100,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit95_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit96_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit97_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_1.wrbypass: wrbypass_miss,                   19
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit98_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_2.wrbypass: wrbypass_hit,                   29
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit99_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access14,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_2.wrbypass: wrbypass_miss,                   16
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit100_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit101_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit102_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit103_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit104_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit105_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit106_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit107_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit108_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit109_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit110_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit111_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access15,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_3.wrbypass: wrbypass_hit,                    8
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit112_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access16,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_3.wrbypass: wrbypass_miss,                   16
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit113_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit114_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit115_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit116_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit117_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit118_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access17,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_0.load_s0: in_valid,                95065
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit119_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access18,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_0.load_s0: in_fire,                95065
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access19,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_0.load_s0: in_fire_first_issue,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access20,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit120_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access21,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_0.load_s0: stall_out,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit121_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit122_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit123_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit124_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit125_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit126_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access22,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit127_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_0_1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access0,                  534
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_1_2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_0.load_s0: stall_dcache,                    4
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access23,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_0.load_s0: addr_spec_success,                95048
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access3,                28473
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_2_3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access4,                  436
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_0.load_s0: addr_spec_failed,                   17
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access24,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_3_4,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access5,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access25,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_0.load_s0: addr_spec_success_once,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access26,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.LoadUnit_0.load_s0: addr_spec_failed_once,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_4_5,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access6,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_5_6,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation: sldu_0_issue,               100760
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access27,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_6_7,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access7,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_7_8,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access8,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_8_9,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access28,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access9,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_9_10,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access10,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_10_11,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access11,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access29,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation: sldu_1_issue,               101573
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_11_12,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access12,                17979
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_12_13,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access13,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_13_14,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access14,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation: iss_0_MemComplex_conflict,                 8630
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access15,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access30,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation: iss_0_MemComplex_issue,               133023
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access16,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_14_15,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access31,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation: iss_1_MemComplex_conflict,                 8749
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_15_16,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access17,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_16_17,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access18,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_17_18,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation: iss_1_MemComplex_issue,               133755
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access32,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_18_19,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access19,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_19_20,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access20,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access33,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation: issue_num_1_2,               631279
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access34,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_20_30,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access21,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_30_40,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access22,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_40_50,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access23,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_50_60,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access35,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation: valid_entries_num_0_4,               323555
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access24,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access36,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation: valid_entries_num_4_8,                74847
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access37,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation: valid_entries_num_8_12,                64344
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access38,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access25,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_60_70,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access26,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_70_80,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access27,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_80_90,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation: valid_entries_num_12_16,                22838
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access28,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation: valid_entries_num_16_20,                 6046
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access39,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation: valid_entries_num_20_24,                 3928
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_90_100,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access29,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation: valid_entries_num_24_28,                 5143
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: miss_req_primary,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation: valid_entries_num_28_32,                18313
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access30,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: miss_req_merged,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access31,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access32,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: main_pipe_penalty,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access33,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: penalty_blocked_by_channel_A,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access34,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: penalty_waiting_for_channel_D,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access35,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: penalty_waiting_for_channel_E,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access36,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: penalty_from_grant_to_refill,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation: valid_entries_num_32_36,                31780
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access40,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access37,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: soft_prefetch_number,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access38,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: miss_penalty_0_1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access39,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: miss_penalty_1_2,               631279
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access40,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: miss_penalty_2_3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access41,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: miss_penalty_3_4,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access42,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: miss_penalty_4_5,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access43,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: miss_penalty_5_6,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access44,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: miss_penalty_6_7,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access41,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation: valid_entries_num_36_40,                40582
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access45,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation: valid_entries_num_40_44,                33334
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access42,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation: valid_entries_num_44_48,                 6569
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: miss_penalty_7_8,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock: load_rs_deq_count,               152827
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access43,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access46,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: miss_penalty_8_9,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access44,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access47,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: miss_penalty_9_10,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access48,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access45,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock: load_rs_deq_count_1_2,               631279
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access46,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: miss_penalty_10_11,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access49,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: miss_penalty_11_12,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access50,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: miss_penalty_12_13,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access47,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock: store_rs_deq_count,                52147
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: miss_penalty_13_14,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access48,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: miss_penalty_14_15,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock: store_rs_deq_count_1_2,               631279
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access49,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock: ls_rs_deq_count,               204974
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access50,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: miss_penalty_15_16,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access51,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: miss_penalty_16_17,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access52,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: miss_penalty_17_18,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access53,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: miss_penalty_18_19,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access54,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: miss_penalty_19_20,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access55,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.vCtrlBlock.dispatch.dqCommon: valid_entries_num_0_3,               631279
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access51,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access56,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access52,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access57,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access53,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.vCtrlBlock.dispatch.dqCommon: valid_entries_num_3_6,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: miss_penalty_20_30,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access58,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: miss_penalty_30_40,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access59,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: miss_penalty_40_50,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access60,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: miss_penalty_50_60,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access61,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: miss_penalty_60_70,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access62,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: miss_penalty_70_80,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access63,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.vCtrlBlock.dispatch.dqCommon: valid_entries_num_6_9,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: miss_penalty_80_90,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access64,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access54,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.vCtrlBlock.dispatch.dqCommon: valid_entries_num_9_12,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access55,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access65,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: miss_penalty_90_100,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access66,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access67,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access68,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.vCtrlBlock.dispatch.dqMem: valid_entries_num_0_3,               631279
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access69,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access70,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access71,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access56,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.vCtrlBlock.dispatch.dqMem: valid_entries_num_3_6,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access72,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access57,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access73,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access74,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access75,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access76,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access58,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.vCtrlBlock.dispatch.dqMem: valid_entries_num_6_9,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access77,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access78,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access59,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.vCtrlBlock.dispatch.dqMem: valid_entries_num_9_12,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access60,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access79,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access61,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access62,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access80,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb.normalPage_tlb_normal_sa: access63,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access81,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access82,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access83,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access84,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access85,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access86,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access87,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access88,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access89,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access90,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation.mulSelectNetwork: sel_0_oldest,                  357
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access91,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access92,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation.mulSelectNetwork: sel_0_regular,                14030
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access93,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access94,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation.mulSelectNetwork: sel_1_oldest,                  349
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access95,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation.mulSelectNetwork: sel_1_regular,                14149
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access96,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation.mulSelectNetwork: sel_0_lpv_sel,                 9893
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access97,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation.mulSelectNetwork: sel_0_cancelled,                   69
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access98,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation.mulSelectNetwork: sel_1_lpv_sel,                10035
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access99,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_0_1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.integerReservationStation.mulSelectNetwork: sel_1_cancelled,                   73
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access100,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_1_2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access101,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: miss_req_primary,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_2_3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access102,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: miss_req_merged,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_3_4,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access103,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_4_5,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access104,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_5_6,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: main_pipe_penalty,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access105,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_6_7,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access106,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_7_8,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access107,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: penalty_blocked_by_channel_A,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access108,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: penalty_waiting_for_channel_D,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access109,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: penalty_waiting_for_channel_E,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access110,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: penalty_from_grant_to_refill,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access111,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: soft_prefetch_number,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_8_9,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access112,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: miss_penalty_0_1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_9_10,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access113,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_10_11,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: miss_penalty_1_2,               631279
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access114,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_11_12,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: miss_penalty_2_3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access115,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: miss_penalty_3_4,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_12_13,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access116,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: miss_penalty_4_5,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_13_14,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: miss_penalty_5_6,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access117,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: miss_penalty_6_7,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_14_15,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access118,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: miss_penalty_7_8,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_15_16,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access119,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: miss_penalty_8_9,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_16_17,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access120,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: miss_penalty_9_10,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_17_18,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access121,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: miss_penalty_10_11,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access122,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_18_19,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: miss_penalty_11_12,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access123,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_19_20,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access124,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: miss_penalty_12_13,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_20_30,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: miss_penalty_13_14,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access125,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_30_40,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: miss_penalty_14_15,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access126,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: miss_penalty_15_16,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_40_50,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access127,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_50_60,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: miss_penalty_16_17,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_60_70,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: miss_penalty_17_18,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_70_80,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: miss_penalty_18_19,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_80_90,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: miss_penalty_19_20,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_90_100,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: miss_penalty_20_30,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: miss_penalty_30_40,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: miss_penalty_40_50,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: miss_penalty_50_60,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: miss_penalty_60_70,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: miss_penalty_70_80,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: miss_penalty_80_90,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: miss_penalty_90_100,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: miss_req_primary,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: miss_req_merged,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: main_pipe_penalty,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: penalty_blocked_by_channel_A,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: penalty_waiting_for_channel_D,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: penalty_waiting_for_channel_E,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: penalty_from_grant_to_refill,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: soft_prefetch_number,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: miss_penalty_0_1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: tlb_req_count,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: tlb_req_count_filtered,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: miss_penalty_1_2,               631279
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: ptw_req_count,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: miss_penalty_2_3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_2_1.a_req_buffer: req_buffer_util_2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: ptw_req_cycle,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: tlb_resp_count,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_2_1.a_req_buffer: req_buffer_util_3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_2_1.a_req_buffer: recv_prefetch,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: miss_penalty_3_4,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_2_1.a_req_buffer: recv_normal,                   59
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: ptw_resp_count,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: miss_penalty_4_5,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_0_1.mshrAlloc: nrWorkingABCmshr,                 2564
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: miss_penalty_5_6,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: miss_penalty_6_7,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_0_1.mshrAlloc: nrWorkingBmshr,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: inflight_cycle,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_0_1.mshrAlloc: nrWorkingCmshr,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter0,               631280
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_0_1.mshrAlloc: conflictA,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: miss_penalty_7_8,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: miss_penalty_8_9,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: miss_penalty_9_10,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter4,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_0_1.mshrAlloc: conflictByPrefetch,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter5,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: miss_penalty_10_11,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_0_1.mshrAlloc: conflictB,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter6,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: miss_penalty_11_12,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter7,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter8,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_0_1.mshrAlloc: conflictC,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld: first_access0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_0_1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld: access0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: miss_penalty_12_13,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_1_2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: miss_penalty_13_14,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld: first_access1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_2_3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: miss_penalty_14_15,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld: access1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_3_4,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: miss_penalty_15_16,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_4_5,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld: first_access2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: miss_penalty_16_17,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_5_6,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: miss_penalty_17_18,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_6_7,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: miss_penalty_18_19,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld: access2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: miss_penalty_19_20,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_7_8,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld: first_miss0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_8_9,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: miss_penalty_20_30,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld: miss0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: miss_penalty_30_40,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld: first_miss1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_9_10,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld: miss1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: miss_penalty_40_50,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_10_11,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: miss_penalty_50_60,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_11_12,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld: first_miss2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: miss_penalty_60_70,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_12_13,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld: miss2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: miss_penalty_70_80,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_13_14,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: miss_penalty_80_90,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld: ptw_resp_count,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_14_15,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: miss_penalty_90_100,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_15_16,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_16_17,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld: ptw_resp_pf_count,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_17_18,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_18_19,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld: ptw_resp_sp_count,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_19_20,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.StoreUnit_1.store_s0: in_valid,                26068
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.StoreUnit_1.store_s0: in_fire,                26068
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_20_30,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.StoreUnit_1.store_s0: in_fire_first_issue,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.StoreUnit_1.store_s0: addr_spec_success,                26065
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_30_40,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.StoreUnit_1.store_s0: addr_spec_failed,                    3
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_40_50,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.StoreUnit_1.store_s0: addr_spec_success_once,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_50_60,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.StoreUnit_1.store_s0: addr_spec_failed_once,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_60_70,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.StoreUnit_0.store_s0: in_valid,                26079
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_70_80,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.StoreUnit_0.store_s0: in_fire,                26079
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_80_90,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_90_100,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.StoreUnit_0.store_s0: in_fire_first_issue,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: miss_req_primary,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: miss_req_merged,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.StoreUnit_0.store_s0: addr_spec_success,                26078
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.StoreUnit_0.store_s0: addr_spec_failed,                    1
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: main_pipe_penalty,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.StoreUnit_0.store_s0: addr_spec_success_once,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: penalty_blocked_by_channel_A,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.StoreUnit_0.store_s0: addr_spec_failed_once,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: penalty_waiting_for_channel_D,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: penalty_waiting_for_channel_E,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: penalty_from_grant_to_refill,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: soft_prefetch_number,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: miss_penalty_0_1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: miss_penalty_1_2,               631279
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: miss_penalty_2_3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: miss_penalty_3_4,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: miss_penalty_4_5,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: miss_penalty_5_6,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: miss_penalty_6_7,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: miss_penalty_7_8,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_0_1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: miss_penalty_8_9,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_1_2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: miss_penalty_9_10,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_2_3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: miss_penalty_10_11,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_3_4,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: miss_penalty_11_12,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_4_5,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: miss_penalty_12_13,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_5_6,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: miss_penalty_13_14,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.bt.wrbypass: wrbypass_hit,                56823
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_6_7,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: miss_penalty_14_15,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_7_8,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.ssit: reset_timeout,                   10
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: miss_penalty_15_16,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.ssit: ssit_update_lxsx,                   45
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.bt.wrbypass: wrbypass_miss,                 9616
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_8_9,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.ssit: ssit_update_lysx,                   19
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater2: req,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_9_10,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: miss_penalty_16_17,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.ssit: ssit_update_lxsy,                   36
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater2: resp,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_10_11,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: miss_penalty_17_18,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater2: req_blank,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: miss_penalty_18_19,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.ssit: ssit_update_lysy,                  193
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_11_12,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.ssit: ssit_update_should_strict,                  112
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater2: resp_blank,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: miss_penalty_19_20,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_12_13,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: miss_penalty_20_30,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.ssit: ssit_update_strict_failed,                   98
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_13_14,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: miss_penalty_30_40,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_0,             41033111
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_14_15,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_1,             36904016
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater2: req_blank_ignore_ready,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_15_16,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_2,              1227574
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater2: resp_blank_ignore_ready,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: miss_penalty_40_50,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_16_17,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_3,              1412505
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_use_alt_pred,                66439
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: miss_penalty_50_60,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_alt_correct,                61116
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: miss_penalty_60_70,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_17_18,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: miss_penalty_70_80,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_alt_wrong,                 5323
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_18_19,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_alt_differs,                52802
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_4,               119833
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: miss_penalty_80_90,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_use_alt_on_na_ctr_updated,                 3973
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_19_20,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_5,                22780
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: miss_penalty_90_100,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_use_alt_on_na_ctr_inc,                 1885
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_20_30,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_6,                19159
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_30_40,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_use_alt_on_na_ctr_dec,                 2088
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_7,                 8110
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_40_50,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_na,                 7679
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_8,                 9294
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_9,                10017
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_50_60,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_use_na_correct,                 2717
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_10,                34823
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_60_70,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_use_na_wrong,                 1443
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_11,                  643
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_70_80,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_use_alt_on_na,                 7274
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_12,                 1975
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_80_90,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_update_allocate_failure,                  197
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_90_100,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_13,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_update_allocate_success,                 9213
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: miss_req_primary,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_mispred,                10042
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_14,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_reset_u,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: miss_req_merged,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_15,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_inc_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_16,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_17,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_dec_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: main_pipe_penalty,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_18,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: penalty_blocked_by_channel_A,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_inc_1,                   43
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: penalty_waiting_for_channel_D,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_dec_1,                  640
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_19,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_inc_2,                   26
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: penalty_waiting_for_channel_E,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_20,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: penalty_from_grant_to_refill,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_dec_2,                 2806
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_21,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: soft_prefetch_number,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_inc_3,                    1
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: miss_penalty_0_1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_22,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_dec_3,                 2667
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: miss_penalty_1_2,               631279
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_23,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_inc_4,                    1
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_24,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: miss_penalty_2_3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_dec_4,                 2699
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_25,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_write_blocks_read,                 2048
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_26,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: miss_penalty_3_4,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_table_0_provided_at_pred,               109177
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: miss_penalty_4_5,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_table_0_provided_at_commit,                32072
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_27,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: miss_penalty_5_6,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_table_1_provided_at_pred,                86317
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_28,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_table_1_provided_at_commit,                33380
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: miss_penalty_6_7,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_29,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_table_2_provided_at_pred,                58227
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: miss_penalty_7_8,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_table_2_provided_at_commit,                21494
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: miss_penalty_8_9,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_30,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: miss_penalty_9_10,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_table_3_provided_at_pred,                 6776
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: miss_penalty_10_11,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: miss_penalty_11_12,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_31,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: miss_penalty_12_13,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_table_3_provided_at_commit,                 5045
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_32,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_use_bim_at_pred,               370783
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: miss_penalty_13_14,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_use_bim_at_commit,                62920
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_33,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_use_altpred_at_pred,                42599
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_34,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: miss_penalty_14_15,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_0_1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_35,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_1_2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_36,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: miss_penalty_15_16,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_37,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_use_altpred_at_commit,                 7679
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_2_3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: miss_penalty_16_17,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_provided_at_pred,               260497
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_3_4,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_provided_at_commit,                91991
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: miss_penalty_17_18,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_4_5,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: miss_penalty_18_19,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_5_6,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_conf_at_pred,               246590
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_6_7,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_conf_at_commit,                80456
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_7_8,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_unconf_at_pred,                13907
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: miss_penalty_19_20,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_8_9,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_unconf_at_commit,                11535
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: miss_penalty_20_30,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_9_10,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_agree_at_pred,               233887
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: miss_penalty_30_40,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_10_11,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: miss_penalty_40_50,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_agree_at_commit,                88990
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_11_12,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: miss_penalty_50_60,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_disagree_at_pred,                12703
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_12_13,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: miss_penalty_60_70,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_13_14,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_disagree_at_commit,                 3001
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: miss_penalty_70_80,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_14_15,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: miss_penalty_80_90,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_used_at_pred,               260497
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_15_16,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: miss_penalty_90_100,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_16_17,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_used_at_commit,                91991
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_17_18,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_update_on_mispred,                 6065
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_update_on_unconf,                 7160
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_18_19,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_19_20,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_mispred_but_tage_correct,                   11
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_correct_and_tage_wrong,                   15
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_20_30,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_30_40,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_40_50,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_50_60,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_60_70,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_70_80,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_80_90,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_90_100,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: miss_req_primary,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: miss_req_merged,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: main_pipe_penalty,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: penalty_blocked_by_channel_A,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_pred_1_way_hit,               429392
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: penalty_waiting_for_channel_D,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: penalty_waiting_for_channel_E,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_update_1_way_hit,                   93
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_pred_2_way_hit,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: penalty_from_grant_to_refill,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_update_2_way_hit,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_pred_3_way_hit,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: soft_prefetch_number,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: miss_penalty_0_1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_update_3_way_hit,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_pred_4_way_hit,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: miss_penalty_1_2,               631279
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: miss_penalty_2_3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_update_4_way_hit,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: miss_penalty_3_4,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: miss_penalty_4_5,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_replace_way0,                  347
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: miss_penalty_5_6,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_replace_way0_has_empty,                  341
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: miss_penalty_6_7,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_hit_way0,               248844
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: miss_penalty_7_8,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: miss_penalty_8_9,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_replace_way1,                  140
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_0_1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: miss_penalty_9_10,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_replace_way1_has_empty,                  139
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: miss_penalty_10_11,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_hit_way1,               138077
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: miss_penalty_11_12,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_1_2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: miss_penalty_12_13,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_replace_way2,                   44
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_2_3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: miss_penalty_13_14,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_replace_way2_has_empty,                   44
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: miss_penalty_14_15,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_hit_way2,                41304
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: miss_penalty_15_16,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_3_4,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: miss_penalty_16_17,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_replace_way3,                    7
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_4_5,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: miss_penalty_17_18,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_replace_way3_has_empty,                    6
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: miss_penalty_18_19,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_5_6,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: miss_penalty_19_20,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_6_7,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_hit_way3,                  955
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: miss_penalty_20_30,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_7_8,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_read_hits,               423819
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: miss_penalty_30_40,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_8_9,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: miss_penalty_40_50,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_read_misses,                69050
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_9_10,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hits,               188144
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: miss_penalty_50_60,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_misses,                 6438
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: miss_penalty_60_70,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_10_11,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_read_hit_pred_miss,                 3017
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_11_12,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: miss_penalty_70_80,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_0,                 8912
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_12_13,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: miss_penalty_80_90,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_13_14,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_0,                 4581
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: miss_penalty_90_100,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_14_15,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_0,                 2409
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_1,                 7257
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_15_16,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_1,                 2143
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_16_17,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_1,                  361
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_2,                 5080
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_2,                 2090
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_17_18,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_2,                  348
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_18_19,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_3,                15970
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_19_20,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_3,                 6846
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_20_30,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_3,                  207
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_30_40,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_4,                 4473
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_40_50,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_4,                 2215
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_50_60,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_4,                  402
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_60_70,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_5,                 3420
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_70_80,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_5,                 1755
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_80_90,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_5,                  363
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_90_100,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_6,                 6286
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: miss_req_primary,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_6,                 3368
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: miss_req_merged,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_6,                  538
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_7,                 9094
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: main_pipe_penalty,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_7,                 2868
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: penalty_blocked_by_channel_A,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_7,                  393
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: penalty_waiting_for_channel_D,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_8,                 4943
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: penalty_waiting_for_channel_E,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_8,                 1986
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: penalty_from_grant_to_refill,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_8,                  383
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_9,                 4149
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: soft_prefetch_number,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_9,                 1899
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_9,                  466
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: miss_penalty_0_1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_10,                 4432
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: miss_penalty_1_2,               631279
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_10,                 1779
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: miss_penalty_2_3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_10,                  219
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: miss_penalty_3_4,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_11,                 4289
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: miss_penalty_4_5,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: miss_penalty_5_6,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_11,                 2253
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: miss_penalty_6_7,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_11,                  371
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: miss_penalty_7_8,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_0_1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_12,                 4330
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: miss_penalty_8_9,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_12,                 2396
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: miss_penalty_9_10,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_1_2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_12,                  401
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: miss_penalty_10_11,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_13,                 9485
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: miss_penalty_11_12,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_2_3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_13,                 3325
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: miss_penalty_12_13,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_13,                  585
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: miss_penalty_13_14,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_3_4,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_14,                 5704
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_4_5,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_14,                 2193
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: miss_penalty_14_15,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_5_6,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: miss_penalty_15_16,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_14,                  365
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_6_7,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: miss_penalty_16_17,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_7_8,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_15,                 7121
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: miss_penalty_17_18,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_15,                 3511
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_8_9,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: miss_penalty_18_19,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_9_10,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: miss_penalty_19_20,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_10_11,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: miss_penalty_20_30,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_11_12,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: miss_penalty_30_40,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_12_13,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: miss_penalty_40_50,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_13_14,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: miss_penalty_50_60,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_14_15,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: miss_penalty_60_70,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_15_16,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: miss_penalty_70_80,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_16_17,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: miss_penalty_80_90,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_17_18,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: miss_penalty_90_100,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_18_19,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_15,                  434
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_19_20,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_16,                 3982
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_16,                 1681
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_20_30,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_16,                  330
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_30_40,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_17,                11323
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_40_50,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_38,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_50_60,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_39,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_17,                 6861
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_60_70,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_40,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_17,                  629
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_70_80,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_41,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_18,                 4013
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_80_90,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_18,                 1526
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_90_100,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_42,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_18,                  433
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: miss_req_primary,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_19,                 7070
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_43,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: miss_req_merged,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_44,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_19,                 3928
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_45,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: main_pipe_penalty,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_46,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: penalty_blocked_by_channel_A,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: penalty_waiting_for_channel_D,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_19,                  379
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_47,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: penalty_waiting_for_channel_E,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_48,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: penalty_from_grant_to_refill,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_20,                 3052
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_49,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: soft_prefetch_number,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_20,                 1208
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_50,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_20,                  329
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: miss_penalty_0_1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_21,                 8957
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_51,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: miss_penalty_1_2,               631279
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_21,                 5226
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_52,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: miss_penalty_2_3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_21,                  292
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_53,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: miss_penalty_3_4,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_22,                 3323
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_54,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_22,                 1828
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: miss_penalty_4_5,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_22,                  337
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: miss_penalty_5_6,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_23,                10949
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_23,                 5364
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_55,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: miss_penalty_6_7,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_23,                  444
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_56,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: miss_penalty_7_8,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_24,                 4235
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_57,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: miss_penalty_8_9,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_58,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_24,                 1753
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_59,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_60,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: miss_penalty_9_10,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_24,                  442
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_61,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: miss_penalty_10_11,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_25,                 9825
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: miss_penalty_11_12,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_62,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: miss_penalty_12_13,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_25,                 7133
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_63,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: miss_penalty_13_14,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_25,                  433
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_0_1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_64,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: miss_penalty_14_15,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_26,                 4159
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: miss_penalty_15_16,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_65,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_26,                 1338
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_1_2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: miss_penalty_16_17,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_66,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_26,                  265
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_2_3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_27,                16230
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: miss_penalty_17_18,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_3_4,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_67,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: miss_penalty_18_19,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_27,                 5855
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_4_5,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_68,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: miss_penalty_19_20,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_69,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_5_6,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: miss_penalty_20_30,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_70,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_6_7,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: miss_penalty_30_40,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_27,                  387
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_71,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_28,                 6470
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: miss_penalty_40_50,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_72,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_7_8,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_28,                 4223
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: miss_penalty_50_60,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_28,                  518
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_8_9,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_73,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: miss_penalty_60_70,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_74,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_29,                 5657
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_9_10,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_75,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_29,                 2569
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_10_11,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: miss_penalty_70_80,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_29,                  272
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_76,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_11_12,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: miss_penalty_80_90,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_77,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_30,                 2908
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_12_13,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: miss_penalty_90_100,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_78,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_30,                 1196
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_13_14,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_79,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_30,                  311
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_14_15,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_80,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_15_16,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_81,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_31,                 4675
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_82,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_31,                 1725
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_83,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_16_17,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_31,                  315
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_84,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_17_18,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_85,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_18_19,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_32,                 8127
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_86,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_19_20,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_32,                 5420
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_20_30,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_87,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_32,                 2630
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_33,                 9870
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_30_40,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_88,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_33,                 3346
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_40_50,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_89,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_33,                  692
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_50_60,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_90,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_60_70,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_34,                 6605
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_70_80,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_91,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_34,                 4279
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_92,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_80_90,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_34,                  373
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_93,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_90_100,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_35,                11259
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: miss_req_primary,                   12
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_94,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_35,                 5270
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_95,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: miss_req_merged,                    2
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_96,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_35,                  281
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_36,                 5407
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use,                  121
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_97,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: main_pipe_penalty,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_36,                 1825
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_98,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: penalty_blocked_by_channel_A,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_99,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_36,                  512
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: penalty_waiting_for_channel_D,                  458
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_37,                 7802
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_100,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_37,                 4413
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: penalty_waiting_for_channel_E,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_101,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: penalty_from_grant_to_refill,                   24
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_102,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: soft_prefetch_number,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_37,                  203
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_103,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: miss_penalty_0_1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_38,                 9280
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: miss_penalty_1_2,               630754
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_38,                 2281
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_104,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: miss_penalty_2_3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_38,                  588
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_105,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_106,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: miss_penalty_3_4,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_39,                 4229
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_39,                 1463
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_0_1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_39,                  305
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: miss_penalty_4_5,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_1_2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_107,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: miss_penalty_5_6,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_40,                 5033
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_2_3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_108,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: miss_penalty_6_7,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_40,                 1833
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_3_4,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_109,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: miss_penalty_7_8,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_40,                  404
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_4_5,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_110,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: miss_penalty_8_9,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_5_6,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_41,                10777
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: miss_penalty_9_10,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_6_7,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_41,                 2632
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_7_8,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_41,                  435
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_8_9,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: miss_penalty_10_11,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_9_10,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_42,                 9175
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_10_11,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_42,                 5772
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_11_12,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: miss_penalty_11_12,                    3
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_12_13,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_42,                  604
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_111,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_13_14,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_43,                 3260
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: miss_penalty_12_13,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_112,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: miss_penalty_13_14,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_43,                 1453
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_113,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_14_15,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_114,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: miss_penalty_14_15,                    1
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_15_16,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_43,                  384
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: miss_penalty_15_16,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_115,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: miss_penalty_16_17,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_44,                 3924
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_16_17,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: miss_penalty_17_18,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_44,                 2875
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: miss_penalty_18_19,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_17_18,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_116,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_44,                  340
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_117,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_18_19,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_45,                 7098
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: miss_penalty_19_20,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_118,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_19_20,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_45,                 4382
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_119,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_20_30,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: miss_penalty_20_30,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_30_40,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: miss_penalty_30_40,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_45,                  398
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_120,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_40_50,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: miss_penalty_40_50,                    2
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_46,                 5987
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_121,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_50_60,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: miss_penalty_50_60,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_46,                 2418
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_60_70,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_122,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_70_80,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_46,                  275
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: miss_penalty_60_70,                    6
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_123,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_47,                 6612
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_80_90,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: miss_penalty_70_80,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_47,                 2022
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_124,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: miss_penalty_80_90,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_90_100,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: miss_penalty_90_100,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_47,                  470
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_125,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_48,                 4792
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_conflict,                  500
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_126,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_0_wrbypass_enq_0,                  551
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_127,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_0_wrbypass_hit_0,                  315
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_1_wrbypass_enq_0,                  454
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_48,                 1947
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_1_wrbypass_hit_0,                  146
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_48,                  418
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_128,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_2_wrbypass_enq_0,                  473
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_129,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_2_wrbypass_hit_0,                  443
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_49,                 4084
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_3_wrbypass_enq_0,                  508
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_49,                 1497
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_130,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_3_wrbypass_hit_0,                  508
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_4_wrbypass_enq_0,                  489
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_49,                  353
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_4_wrbypass_hit_0,                  476
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_50,                 5093
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_131,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_5_wrbypass_enq_0,                  435
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_50,                 2943
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_132,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_50,                  358
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_5_wrbypass_hit_0,                  332
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_133,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_51,                 4083
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_6_wrbypass_enq_0,                  472
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_134,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_51,                 1935
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_6_wrbypass_hit_0,                  971
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_135,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_51,                  366
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_7_wrbypass_enq_0,                  518
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_52,                 5063
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_136,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_52,                 2276
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_7_wrbypass_hit_0,                  587
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_137,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_52,                  400
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_0_real_updates,                  567
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_138,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_53,                12405
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_139,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_140,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_53,                 2867
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_0_silent_updates_eliminated,                  299
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_53,                  368
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_141,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_54,                 5833
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_54,                 2512
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_1_real_updates,                  449
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_54,                  297
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_1_silent_updates_eliminated,                  151
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_55,                 5333
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_2_real_updates,                  473
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_2_silent_updates_eliminated,                  443
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_3_real_updates,                  508
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_55,                 1780
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_3_silent_updates_eliminated,                  508
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_142,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_60_70,                    2
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_143,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_55,                  337
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_4_real_updates,                  502
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_144,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_56,                 9707
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_145,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_56,                 2126
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_4_silent_updates_eliminated,                  463
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_146,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_5_real_updates,                  465
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_0_1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_56,                  605
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_147,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_1_2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_57,                 4148
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_5_silent_updates_eliminated,                  302
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_148,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_6_real_updates,                  525
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_2_3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_57,                 1734
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_149,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_6_silent_updates_eliminated,                  918
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_150,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_57,                  396
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_151,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_3_4,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_7_real_updates,                  529
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_58,                 9605
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_152,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_4_5,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_7_silent_updates_eliminated,                  576
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_58,                 4332
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_hits,                14167
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_153,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_0_update_req,                  866
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_5_6,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_58,                  534
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_154,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_1_update_req,                  600
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_59,                11029
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_2_update_req,                  916
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_155,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_59,                 4861
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_6_7,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_3_update_req,                 1016
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_156,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_4_update_req,                  965
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_157,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_59,                  440
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_7_8,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_60,                 3716
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_158,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_8_9,                    3
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_60,                 1471
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_159,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_9_10,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_160,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_10_11,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_161,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_60,                  505
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_11_12,                    1
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_61,                 3731
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_162,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_12_13,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_163,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_13_14,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_61,                 1695
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_164,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_61,                  297
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_165,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_14_15,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_166,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_62,                 4351
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_15_16,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_167,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_62,                 2066
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_16_17,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_168,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_62,                  474
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_169,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_17_18,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_63,                 4628
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_170,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_63,                 1796
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_18_19,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_171,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_63,                  195
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_19_20,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_172,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_20_30,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_173,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_30_40,                    1
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_174,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_40_50,                    1
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_175,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_50_60,                    3
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_176,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_60_70,                    3
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_177,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_70_80,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_178,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_80_90,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_179,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_90_100,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_180,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: miss_req_primary,                   47
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_181,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: miss_req_merged,                   29
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_182,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use,                 1264
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_183,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: main_pipe_penalty,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_184,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: penalty_blocked_by_channel_A,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_185,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: penalty_waiting_for_channel_D,                 1489
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_186,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: penalty_waiting_for_channel_E,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_187,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: penalty_from_grant_to_refill,                   94
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_188,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: soft_prefetch_number,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_189,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: miss_penalty_0_1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_190,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: miss_penalty_1_2,               629515
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_191,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: miss_penalty_2_3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: miss_penalty_3_4,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_1,                 6770
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: miss_penalty_4_5,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_2,                 7050
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: miss_penalty_5_6,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_3,                 6699
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: miss_penalty_6_7,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_4,                 6476
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: miss_penalty_7_8,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_5,                 6464
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: miss_penalty_8_9,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_6,                 5099
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: miss_penalty_9_10,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_7,                 6902
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: miss_penalty_10_11,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_8,                 7020
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: miss_penalty_11_12,                    4
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_9,                 6983
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: miss_penalty_12_13,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_10,                 6347
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_11,                 6906
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_12,                 6570
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_13,                 6938
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_14,                 6871
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_15,                 5223
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_16,                 7109
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: miss_penalty_13_14,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_17,                 6396
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: miss_penalty_14_15,                   20
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_18,                 5713
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: miss_penalty_15_16,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_19,                 6881
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: miss_penalty_16_17,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_20,                 7381
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: miss_penalty_17_18,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_21,                 6674
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: miss_penalty_18_19,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_22,                 6494
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: miss_penalty_19_20,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_23,                 6749
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: miss_penalty_20_30,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_24,                 7315
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: miss_penalty_30_40,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_25,                 7379
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: miss_penalty_40_50,                    3
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_26,                 6338
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: miss_penalty_50_60,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_27,                 7146
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: miss_penalty_60_70,                   20
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_28,                 6858
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: miss_penalty_70_80,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_29,                 7024
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: miss_penalty_80_90,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_30,                 5678
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: miss_penalty_90_100,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_31,                 6757
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_32,                 6778
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_33,                 6820
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_34,                 5477
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_35,                 6652
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_36,                 6434
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_37,                 7025
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_38,                 6168
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_39,                 5723
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_40,                 5697
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_41,                 6715
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_42,                 6902
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_43,                 6845
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_44,                 7028
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_13_14,                   19
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_45,                 6964
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_46,                 6390
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_47,                 7103
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_48,                 5789
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_49,                 6443
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_50,                 6519
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_51,                 7089
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_52,                 6569
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_53,                 6227
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_54,                 6291
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_55,                 6908
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_60_70,                   17
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_56,                 5754
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_57,                 6603
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_58,                 6792
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_59,                 5693
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_60,                 6748
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_61,                 6136
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_62,                 6691
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_63,                  159
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_0_1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_64,                 6891
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_1_2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_65,                 7025
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_2_3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_66,                 6800
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_3_4,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_67,                 6700
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_4_5,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_68,                 6904
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_5_6,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_69,                 5646
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_6_7,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_70,                 6948
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_7_8,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_71,                 5995
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_8_9,                    4
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_72,                 6951
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_9_10,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_73,                 6908
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_10_11,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_74,                 6158
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_11_12,                   20
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_75,                 6371
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_12_13,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_76,                 6927
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_13_14,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_77,                 6402
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_14_15,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_78,                 6726
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_15_16,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_79,                 6339
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_16_17,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_80,                 5593
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_17_18,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_81,                 6699
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_18_19,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_82,                 6031
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_19_20,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_83,                 6841
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_20_30,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_84,                 7140
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_30_40,                    1
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_85,                 6772
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_40_50,                    2
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_86,                 7194
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_50_60,                    6
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_87,                 6754
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_60_70,                   14
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_88,                 6988
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_70_80,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_89,                 6739
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_80_90,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_90,                 7148
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_90_100,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_91,                 7216
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: s_idle_to_idle,               557377
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_92,                 6608
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: s_idle_to_walk,                 1396
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_93,                 6851
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: s_idle_to_extrawalk,                 9720
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_94,                 5199
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: s_walk_to_idle,                11110
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_95,                 5425
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: s_walk_to_walk,                41957
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_96,                 6896
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: s_walk_to_extrawalk,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_97,                 6506
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: s_extrawalk_to_idle,                    6
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_98,                 6078
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: s_extrawalk_to_walk,                 9714
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_99,                 6945
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: s_extrawalk_to_extrawalk,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_100,                 6393
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: redirect_bypass_to_idle,                  509
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_101,                 6674
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: extra_walk_bypass_to_idle,                    6
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_102,                 6034
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: clock_cycle,               631280
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_103,                 6225
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: utilization,             39432346
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_104,                 6924
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_0_1,                62899
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_105,                 6452
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_1_2,                11912
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_106,                 7134
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_2_3,                 8379
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_107,                 6683
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_3_4,                 3433
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_108,                 7179
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_4_5,                 6360
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_109,                 6554
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_5_6,                 5577
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_110,                 7265
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_6_7,                 6529
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_111,                 6014
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_7_8,                 2889
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_112,                 6581
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_8_9,                 5527
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_113,                 5888
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_9_10,                 6188
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_114,                 7139
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_10_11,                 7139
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_115,                 6764
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_11_12,                 3936
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_116,                 5593
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_12_13,                 6399
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_117,                   66
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_13_14,                 4775
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_118,                 4924
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_14_15,                 6013
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_15_16,                 3846
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_16_17,                 6679
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_17_18,                 4996
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_18_19,                 7106
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_19_20,                 4147
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_20_21,                 8156
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_21_22,                 4164
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_22_23,                 6907
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_23_24,                 3754
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_119,                 7039
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_24_25,                 7923
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_120,                 6193
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_25_26,                 3995
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_121,                 6868
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_26_27,                 6904
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_122,                 7059
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_27_28,                 4996
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_123,                 6649
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_28_29,                 6343
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_124,                 7298
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_29_30,                 4198
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_125,                 6976
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_30_31,                 5182
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_126,                 7294
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_31_32,                 3781
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_127,                 6768
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_32_33,                 4411
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_33_34,                 3016
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_34_35,                 4133
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_35_36,                 3136
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_36_37,                 3471
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_37_38,                 2579
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_38_39,                 3177
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_39_40,                 2516
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_40_41,                 2554
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_41_42,                 1978
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_42_43,                 2151
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_43_44,                 2178
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_44_45,                 2052
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_45_46,                 1751
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_46_47,                 1908
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_47_48,                 2104
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_48_49,                 1851
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_49_50,                 1753
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_50_51,                 1986
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_51_52,                 1888
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_52_53,                 1727
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_53_54,                 1388
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_54_55,                 1677
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_55_56,                 1640
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_56_57,                 1881
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_57_58,                 1874
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_58_59,                 1901
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_59_60,                 2036
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_60_61,                 2019
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_61_62,                 2412
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_62_63,                 2179
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_63_64,                 2432
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_64_65,                 2634
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_65_66,                 2781
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_66_67,                 2727
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_67_68,                 3032
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_68_69,                 3383
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_69_70,                 3573
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_70_71,                 3668
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_71_72,                 4012
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_72_73,                 4492
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_73_74,                 4950
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_74_75,                 4668
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_75_76,                 5494
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_76_77,                 6205
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_77_78,                 6310
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_78_79,                 6433
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_79_80,                 6516
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_80_81,                 6712
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_81_82,                 7443
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_82_83,                 7017
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_83_84,                 7298
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_84_85,                 7155
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_85_86,                 6687
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_86_87,                 6934
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_87_88,                 6494
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_88_89,                 7281
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_89_90,                 6099
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_90_91,                 6092
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_91_92,                 5954
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_92_93,                 5598
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_93_94,                 4994
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_94_95,                 5052
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_95_96,                 4823
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_96_97,                 4451
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_97_98,                 3919
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_98_99,                 4048
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_99_100,                 3694
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_100_101,                 3273
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_101_102,                 2933
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_102_103,                 3200
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_103_104,                 3055
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_104_105,                 2446
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_105_106,                 2759
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_106_107,                 2463
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_107_108,                 2655
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_108_109,                 2331
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_109_110,                 2425
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_110_111,                 2259
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_111_112,                 2140
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_112_113,                 1988
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_113_114,                 2131
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_114_115,                 2016
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_115_116,                 1795
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_116_117,                 1770
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_117_118,                 1959
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_118_119,                 1722
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_119_120,                 1522
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_120_121,                 1673
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_121_122,                 1442
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_122_123,                 1486
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_123_124,                 1382
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_124_125,                 1338
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_125_126,                 1295
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_126_127,                 1210
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_127_128,                 1197
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_128_129,                 1166
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_129_130,                 1025
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_130_131,                  959
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_131_132,                  892
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_132_133,                  910
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_133_134,                  771
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_134_135,                  764
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_135_136,                  770
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_136_137,                  633
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_137_138,                 2058
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_138_139,                  613
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_139_140,                  551
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_140_141,                  538
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_141_142,                  685
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_142_143,                  787
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_143_144,                  594
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_144_145,                  509
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_145_146,                  736
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_146_147,                  522
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_147_148,                  515
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_148_149,                  988
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_149_150,                  916
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_150_151,                  478
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_151_152,                  499
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_152_153,                  549
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_153_154,                  692
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_154_155,                 9278
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_155_156,                  847
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_156_157,                 1419
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_157_158,                 6459
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_158_159,                  510
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_159_160,                  516
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_160_161,                  452
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_161_162,                  523
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_162_163,                  511
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_163_164,                  456
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_164_165,                  612
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_165_166,                  464
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_166_167,                  441
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_167_168,                  507
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_168_169,                  535
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_169_170,                  512
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_170_171,                  540
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_171_172,                  581
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_172_173,                  579
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_173_174,                  915
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_174_175,                  822
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_175_176,                  887
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_176_177,                  716
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_177_178,                  730
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_178_179,                  889
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_179_180,                  686
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_180_181,                  839
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_181_182,                  476
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_182_183,                  649
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_183_184,                  730
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_184_185,                  468
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_185_186,                  772
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_186_187,                  872
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_187_188,                  704
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_188_189,                  910
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_189_190,                 4048
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_190_191,                 3137
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_191_192,                 4888
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: full,                13254
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: exHalf,               139526
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: empty,                62899
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: commitUop,               946227
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: commitInstr,               966831
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: commitInstrMove,                80537
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: commitInstrMoveElim,                80537
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: commitInstrFused,                20605
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: commitInstrLoad,               167927
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: commitInstrBranch,               223637
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: commitInstrLoadWait,                15170
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: commitInstrStore,                47508
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: writeback,             16670525
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: walkInstr,               324161
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: walkCycle,                62787
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: waitNormalCycle,                38863
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: waitBranchCycle,                35865
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: waitLoadCycle,               127566
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: waitStoreCycle,                23420
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: jmp_instr_cnt,                31202
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: jmp_latency_dispatch,                 42917
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: jmp_latency_enq_rs,                114943
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: jmp_latency_select,                 70493
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: jmp_latency_issue,                 31202
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: jmp_latency_execute,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: jmp_latency_enq_rs_execute,                101695
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: jmp_latency_commit,               1662960
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: div_instr_cnt,                   84
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: div_latency_dispatch,                   464
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: div_latency_enq_rs,                   168
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: div_latency_select,                   124
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: div_latency_issue,                    84
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: div_latency_execute,                   515
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: div_latency_enq_rs_execute,                   723
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: div_latency_commit,                 25499
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: f2f_instr_cnt,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: f2f_latency_dispatch,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: f2f_latency_enq_rs,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: f2f_latency_select,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: f2f_latency_issue,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: f2f_latency_execute,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: f2f_latency_enq_rs_execute,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: f2f_latency_commit,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: store_instr_cnt,                47508
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: store_latency_dispatch,                 62933
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: store_latency_enq_rs,                241608
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: store_latency_select,                838281
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: store_latency_issue,                 47508
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: store_latency_execute,                401224
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: store_latency_enq_rs_execute,               1287013
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: store_latency_commit,                833389
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: vmask_instr_cnt,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: vmask_latency_dispatch,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: vmask_latency_enq_rs,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: vmask_latency_select,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: vmask_latency_issue,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: vmask_latency_execute,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: vmask_latency_enq_rs_execute,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: vmask_latency_commit,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: int_to_float_instr_cnt,                   32
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: int_to_float_latency_dispatch,                    80
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: int_to_float_latency_enq_rs,                    64
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: int_to_float_latency_select,                    96
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: int_to_float_latency_issue,                    32
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: int_to_float_latency_execute,                    64
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: int_to_float_latency_enq_rs_execute,                   192
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: int_to_float_latency_commit,                   134
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: alu_instr_cnt,               671187
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: alu_latency_dispatch,                864364
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: alu_latency_enq_rs,               2113990
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: alu_latency_select,               6897844
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: alu_latency_issue,                590650
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: alu_latency_execute,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: alu_latency_enq_rs_execute,               7488494
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: alu_latency_commit,              12983314
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: vreduc_instr_cnt,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: vreduc_latency_dispatch,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: vreduc_latency_enq_rs,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: vreduc_latency_select,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: vreduc_latency_issue,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: vreduc_latency_execute,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: vreduc_latency_enq_rs_execute,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: vreduc_latency_commit,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_instr_cnt,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_latency_dispatch,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_latency_enq_rs,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_latency_select,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_latency_issue,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_latency_execute,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_latency_enq_rs_execute,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_latency_commit,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_instr_cnt_fma,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_latency_enq_rs_execute_fma,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_latency_execute_fma,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: load_instr_cnt,               167927
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: load_latency_dispatch,                325990
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: load_latency_enq_rs,               1523407
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: load_latency_select,               4209988
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: load_latency_issue,                167927
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: load_latency_execute,                744205
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: load_latency_enq_rs_execute,               5122120
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: load_latency_commit,               1963800
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: csr_instr_cnt,                    2
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: csr_latency_dispatch,                    89
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: csr_latency_enq_rs,                     4
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: csr_latency_select,                     2
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: csr_latency_issue,                     2
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: csr_latency_execute,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: csr_latency_enq_rs_execute,                     4
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: csr_latency_commit,                     6
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: valu_instr_cnt,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: valu_latency_dispatch,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: valu_latency_enq_rs,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: valu_latency_select,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: valu_latency_issue,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: valu_latency_execute,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: valu_latency_enq_rs_execute,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: valu_latency_commit,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: vpermu_instr_cnt,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: vpermu_latency_dispatch,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: vpermu_latency_enq_rs,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: vpermu_latency_select,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: vpermu_latency_issue,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: vpermu_latency_execute,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: vpermu_latency_enq_rs_execute,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: vpermu_latency_commit,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fdiv/fsqrt_instr_cnt,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fdiv/fsqrt_latency_dispatch,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fdiv/fsqrt_latency_enq_rs,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fdiv/fsqrt_latency_select,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fdiv/fsqrt_latency_issue,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fdiv/fsqrt_latency_execute,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fdiv/fsqrt_latency_enq_rs_execute,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fdiv/fsqrt_latency_commit,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: bku_instr_cnt,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: bku_latency_dispatch,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: bku_latency_enq_rs,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: bku_latency_select,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: bku_latency_issue,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: bku_latency_execute,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: bku_latency_enq_rs_execute,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: bku_latency_commit,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fence_instr_cnt,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fence_latency_dispatch,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fence_latency_enq_rs,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fence_latency_select,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fence_latency_issue,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fence_latency_execute,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fence_latency_enq_rs_execute,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fence_latency_commit,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: vfp_instr_cnt,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: vfp_latency_dispatch,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: vfp_latency_enq_rs,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: vfp_latency_select,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: vfp_latency_issue,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: vfp_latency_execute,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: vfp_latency_enq_rs_execute,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: vfp_latency_commit,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: vmac_instr_cnt,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: vmac_latency_dispatch,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: vmac_latency_enq_rs,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: vmac_latency_select,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: vmac_latency_issue,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: vmac_latency_execute,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: vmac_latency_enq_rs_execute,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: vmac_latency_commit,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: f2i_instr_cnt,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: f2i_latency_dispatch,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: f2i_latency_enq_rs,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: f2i_latency_select,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: f2i_latency_issue,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: f2i_latency_execute,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: f2i_latency_enq_rs_execute,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: f2i_latency_commit,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: s2v_instr_cnt,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: s2v_latency_dispatch,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: s2v_latency_enq_rs,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: s2v_latency_select,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: s2v_latency_issue,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: s2v_latency_execute,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: s2v_latency_enq_rs_execute,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: s2v_latency_commit,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mou_instr_cnt,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mou_latency_dispatch,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mou_latency_enq_rs,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mou_latency_select,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mou_latency_issue,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mou_latency_execute,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mou_latency_enq_rs_execute,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mou_latency_commit,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mul_instr_cnt,                28285
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mul_latency_dispatch,                 29325
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mul_latency_enq_rs,                 84726
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mul_latency_select,                311491
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mul_latency_issue,                 28285
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mul_latency_execute,                 56570
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mul_latency_enq_rs_execute,                396346
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mul_latency_commit,                187296
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: std_instr_cnt,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: std_latency_dispatch,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: std_latency_enq_rs,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: std_latency_select,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: std_latency_issue,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: std_latency_execute,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: std_latency_enq_rs_execute,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: std_latency_commit,                     0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_5_update_req,                  767
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_6_update_req,                 1443
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_7_update_req,                 1105
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_1_1.mshrAlloc: nrWorkingABCmshr,                 2671
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_1_1.mshrAlloc: nrWorkingBmshr,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_1_1.mshrAlloc: nrWorkingCmshr,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_1_1.mshrAlloc: conflictA,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_1_1.mshrAlloc: conflictByPrefetch,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_1_1.mshrAlloc: conflictB,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.l3cacheOpt.slicesWithPipelines_1_1.mshrAlloc: conflictC,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: miss_req_primary,                    1
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: miss_req_merged,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb: first_access0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: main_pipe_penalty,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb: access0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: penalty_blocked_by_channel_A,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb: first_access1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: penalty_waiting_for_channel_D,                   63
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb: access1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: penalty_waiting_for_channel_E,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb: first_access2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: penalty_from_grant_to_refill,                    2
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb: access2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: soft_prefetch_number,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb: first_access3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb: access3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: miss_penalty_0_1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb: first_access4,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb: access4,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: miss_penalty_1_2,               631210
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb: first_miss0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: miss_penalty_2_3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb: miss0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb: first_miss1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: miss_penalty_3_4,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb: miss1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: miss_penalty_4_5,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb: first_miss2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb: miss2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: miss_penalty_5_6,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb: first_miss3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: miss_penalty_6_7,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb: miss3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: miss_penalty_7_8,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb: first_miss4,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: miss_penalty_8_9,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb: miss4,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: miss_penalty_9_10,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb: ptw_resp_count,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: miss_penalty_10_11,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb: ptw_resp_pf_count,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_st_dtlb: ptw_resp_sp_count,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: miss_penalty_11_12,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.prefetch: l2tlb_prefetch_input_count,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: miss_penalty_12_13,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.prefetch: l2tlb_prefetch_output_count,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: miss_penalty_13_14,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_1_0: wrbypass_hit,                 4618
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: miss_penalty_14_15,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_1_0: wrbypass_miss,                  920
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: miss_penalty_15_16,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_2_0: wrbypass_hit,                 3875
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: miss_penalty_16_17,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_2_0: wrbypass_miss,                 1577
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: miss_penalty_17_18,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_2.wrbypasses_0: wrbypass_hit,                 3005
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: miss_penalty_18_19,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_2.wrbypasses_0: wrbypass_miss,                10220
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: miss_penalty_19_20,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_3.wrbypasses_0: wrbypass_hit,                 2243
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: miss_penalty_20_30,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_3.wrbypasses_0: wrbypass_miss,                10982
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: miss_penalty_30_40,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: miss_penalty_40_50,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: miss_penalty_50_60,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: miss_penalty_60_70,                    1
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: miss_penalty_70_80,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: miss_penalty_80_90,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: miss_penalty_90_100,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_0_1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_1_2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_2_3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_3_4,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_4_5,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_5_6,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_6_7,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_7_8,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_8_9,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_9_10,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_10_11,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_11_12,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_12_13,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_13_14,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_14_15,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_15_16,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_16_17,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_17_18,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_18_19,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_19_20,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_20_30,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_30_40,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_40_50,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_50_60,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_60_70,                    1
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_70_80,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_80_90,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_90_100,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: miss_req_primary,                    7
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: miss_req_merged,                    2
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use,                   62
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: main_pipe_penalty,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: penalty_blocked_by_channel_A,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: penalty_waiting_for_channel_D,                  279
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: penalty_waiting_for_channel_E,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: penalty_from_grant_to_refill,                   14
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: soft_prefetch_number,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: miss_penalty_0_1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: miss_penalty_1_2,               630961
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: miss_penalty_2_3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: miss_penalty_3_4,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: miss_penalty_4_5,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: miss_penalty_5_6,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: miss_penalty_6_7,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: miss_penalty_7_8,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: miss_penalty_8_9,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: miss_penalty_9_10,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: miss_penalty_10_11,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: miss_penalty_11_12,                    1
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: miss_penalty_12_13,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: miss_penalty_13_14,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: miss_penalty_14_15,                    1
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: miss_penalty_15_16,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: miss_penalty_16_17,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: miss_penalty_17_18,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: miss_penalty_18_19,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: miss_penalty_19_20,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: miss_penalty_20_30,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: miss_penalty_30_40,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: miss_penalty_40_50,                    2
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: miss_penalty_50_60,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: miss_penalty_60_70,                    2
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: miss_penalty_70_80,                    1
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: miss_penalty_80_90,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: miss_penalty_90_100,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_60_70,                    1
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_0_1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_1_2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_2_3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_3_4,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_4_5,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_5_6,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_6_7,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_7_8,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_8_9,                    1
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_9_10,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_10_11,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_11_12,                    1
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_12_13,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_13_14,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_14_15,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_15_16,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_16_17,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_17_18,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_18_19,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_19_20,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_20_30,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_30_40,                    1
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_40_50,                    1
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_50_60,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_60_70,                    3
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_70_80,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_80_90,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_90_100,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation.stdSelectNetwork: sel_0_oldest,                  682
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation.stdSelectNetwork: sel_0_regular,                26556
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation.stdSelectNetwork: sel_1_oldest,                  728
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation.stdSelectNetwork: sel_1_regular,                26558
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation.stdSelectNetwork: sel_0_lpv_sel,                10784
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation.stdSelectNetwork: sel_0_cancelled,                   88
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation.stdSelectNetwork: sel_1_lpv_sel,                10891
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryReservationStation.stdSelectNetwork: sel_1_cancelled,                  105
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access,               236472
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: hit,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: accessPorts0,               563998
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: hitPorts0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: hitspPorts0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: accessPorts1,               327526
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: hitPorts1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: hitspPorts1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: accessPorts2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: hitPorts2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: hitspPorts2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: accessPorts3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: hitPorts3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: hitspPorts3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: accessPorts4,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: hitPorts4,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: hitspPorts4,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: accessPorts5,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: hitPorts5,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: hitspPorts5,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access4,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access5,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access6,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access7,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access8,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access9,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access10,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access11,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access12,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access13,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access14,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access15,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access16,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access17,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access18,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access19,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access20,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access21,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access22,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access23,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access24,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access25,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access26,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access27,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access28,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access29,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access30,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access31,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill4,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill5,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill6,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill7,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill8,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill9,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill10,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill11,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill12,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill13,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill14,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill15,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill16,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill17,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill18,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill19,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill20,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill21,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill22,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill23,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill24,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill25,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill26,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill27,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill28,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill29,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill30,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill31,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pf_filter: sms_pf_filter_recv_req,                    5
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pf_filter: sms_pf_filter_hit,                    2
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pf_filter: sms_pf_filter_tlb_req,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pf_filter: sms_pf_filter_tlb_resp_miss,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_0,                    1
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_4,                    3
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_5,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_6,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_7,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_8,                    1
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_9,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_10,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_11,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_12,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_13,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_14,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_15,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.prefetcherOpt.pf_filter: sms_pf_filter_l2_req,                    5
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access,               139830
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill0_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill1_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill2_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill3_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill4_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill5_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill6_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill7_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill8_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill9_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill10_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill11_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill12_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill13_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill14_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill15_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill16_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill17_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill18_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill19_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill20_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill21_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill22_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill23_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel fire,                   67
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill24_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill25_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel PutFullData fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill26_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel PutFullData stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill27_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel PutPartialData fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill28_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel PutPartialData stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill29_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel ArithmeticData fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill30_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel ArithmeticData stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill31_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel LogicalData fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill32_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel LogicalData stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill33_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel Get fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill34_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel fire,                   56
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill35_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel Get stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill36_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel Hint fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel PutFullData fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill37_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel PutFullData stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill38_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel Hint stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel PutPartialData fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill39_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel PutPartialData stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill40_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel AcquireBlock fire,                   52
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill41_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel ArithmeticData fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill42_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel AcquireBlock stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill43_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel ArithmeticData stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel AcquirePerm fire,                   15
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel LogicalData fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill44_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel AcquirePerm stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel LogicalData stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill45_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel Get fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel fire,                  119
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel Get stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill46_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel Hint fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill47_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel Hint stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill48_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel AcquireBlock fire,                   54
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel AccessAck fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill49_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel AccessAck stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel AcquireBlock stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill50_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel AcquirePerm fire,                    2
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel AccessAckData fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill51_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel AcquirePerm stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel AccessAckData stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'D' channel fire,                  110
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill52_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel HintAck fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill53_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'D' channel stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill54_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'D' channel AccessAck fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill55_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel HintAck stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'D' channel AccessAck stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill56_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel Invalid Opcode fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'D' channel AccessAckData fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill57_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'D' channel AccessAckData stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill58_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'D' channel HintAck fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel Invalid Opcode stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill59_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'D' channel HintAck stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel Grant fire,                   15
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill60_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel Grant stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill61_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'D' channel Invalid Opcode fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill62_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel GrantData fire,                  104
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill63_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'D' channel Invalid Opcode stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel GrantData stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill64_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'D' channel Grant fire,                    2
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel ReleaseAck fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill65_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'D' channel Grant stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel ReleaseAck stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill66_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'D' channel GrantData fire,                  108
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill67_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'D' channel GrantData stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill68_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'D' channel ReleaseAck fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel PutFullData fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill69_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel PutFullData stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'D' channel ReleaseAck stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel PutPartialData fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill70_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'B' channel fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill71_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'B' channel stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill72_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'B' channel PutFullData fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel PutPartialData stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill73_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'B' channel PutFullData stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel ArithmeticData fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill74_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'B' channel PutPartialData fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill75_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel ArithmeticData stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'B' channel PutPartialData stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill76_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'B' channel ArithmeticData fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill77_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'B' channel ArithmeticData stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel LogicalData fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill78_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel LogicalData stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'B' channel LogicalData fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill79_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'B' channel LogicalData stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill80_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'B' channel Get fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill81_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'B' channel Get stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel Get fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'B' channel Hint fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill82_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'B' channel Hint stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill83_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel Get stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'B' channel Probe fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill84_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel Hint fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'B' channel Probe stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill85_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel Hint stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill86_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel Probe fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill87_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel Probe stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill88_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel AccessAck fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill89_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel AccessAck stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill90_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel AccessAckData fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill91_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel AccessAck fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel AccessAckData stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill92_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel HintAck fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel AccessAck stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill93_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel AccessAckData fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel HintAck stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill94_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel Invalid Opcode fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill95_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel Invalid Opcode stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill96_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel ProbeAck fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill97_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel ProbeAck stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill98_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel AccessAckData stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill99_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel HintAck fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel ProbeAckData fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill100_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel HintAck stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel ProbeAckData stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill101_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel Invalid Opcode fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill102_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel Release fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel Invalid Opcode stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill103_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel Release stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel ProbeAck fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill104_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel ProbeAck stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill105_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel ReleaseData fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel ReleaseData stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'E' channel fire,                   56
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill106_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'E' channel stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel fire,                   58
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill107_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill108_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel PutFullData fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel PutFullData stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill109_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel PutPartialData fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill110_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel PutPartialData stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel ProbeAckData fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel ArithmeticData fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill111_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel ArithmeticData stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel ProbeAckData stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel LogicalData fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill112_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel Release fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel LogicalData stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill113_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel Get fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel Release stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel Get stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill114_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel Hint fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel ReleaseData fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel Hint stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill115_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel AcquireBlock fire,                   57
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel ReleaseData stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill116_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel AcquireBlock stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'E' channel fire,                   67
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill117_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel AcquirePerm fire,                    1
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill118_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'E' channel stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel AcquirePerm stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill119_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'D' channel fire,                  115
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel fire,                  157
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill120_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'D' channel stall,                    1
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'D' channel AccessAck fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill121_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'D' channel AccessAck stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel PutFullData fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill122_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'D' channel AccessAckData fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel PutFullData stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill123_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'D' channel AccessAckData stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel PutPartialData fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill124_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'D' channel HintAck fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel PutPartialData stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'D' channel HintAck stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill125_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'D' channel Invalid Opcode fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill126_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'D' channel Invalid Opcode stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel ArithmeticData fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill127_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'D' channel Grant fire,                    1
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel ArithmeticData stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit0_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'D' channel Grant stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel LogicalData fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'D' channel GrantData fire,                  114
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit1_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel LogicalData stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'D' channel GrantData stall,                    1
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit2_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'D' channel ReleaseAck fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel Get fire,                  157
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit3_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'D' channel ReleaseAck stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit4_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'B' channel fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel Get stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'B' channel stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit5_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel Hint fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'B' channel PutFullData fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit6_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel Hint stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'B' channel PutFullData stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit7_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel AcquireBlock fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit8_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'B' channel PutPartialData fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel AcquireBlock stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit9_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'B' channel PutPartialData stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel AcquirePerm fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit10_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'B' channel ArithmeticData fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel AcquirePerm stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'B' channel ArithmeticData stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit11_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel fire,                  314
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'B' channel LogicalData fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit12_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'B' channel LogicalData stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit13_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'B' channel Get fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit14_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel AccessAck fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'B' channel Get stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit15_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'B' channel Hint fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel AccessAck stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'B' channel Hint stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit16_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'B' channel Probe fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit17_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'B' channel Probe stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel AccessAckData fire,                  314
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit18_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel AccessAckData stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit19_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel HintAck fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit20_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel HintAck stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit21_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel Invalid Opcode fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit22_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel Invalid Opcode stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit23_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel Grant fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit24_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel Grant stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit25_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel GrantData fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel GrantData stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit26_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit27_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel ReleaseAck fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit28_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel AccessAck fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit29_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel ReleaseAck stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel AccessAck stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit30_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel AccessAckData fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit31_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel AccessAckData stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit32_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel HintAck fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel PutFullData fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit33_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel HintAck stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel PutFullData stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit34_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel PutPartialData fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel Invalid Opcode fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel PutPartialData stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit35_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel Invalid Opcode stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel ArithmeticData fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel ProbeAck fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit36_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel ArithmeticData stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel ProbeAck stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit37_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel LogicalData fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel ProbeAckData fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit38_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel LogicalData stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit39_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel Get fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel ProbeAckData stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit40_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel Release fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel Get stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel Release stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit41_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel ReleaseData fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel Hint fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel ReleaseData stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit42_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'E' channel fire,                   58
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel Hint stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit43_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'E' channel stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel AcquireBlock fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit44_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel AcquireBlock stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit45_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel fire,                   59
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel AcquirePerm fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit46_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit47_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel AcquirePerm stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel PutFullData fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit48_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel PutFullData stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit49_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel PutPartialData fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit50_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel AccessAck fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel PutPartialData stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit51_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel ArithmeticData fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel AccessAck stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit52_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel ArithmeticData stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel AccessAckData fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit53_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel LogicalData fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit54_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel AccessAckData stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel LogicalData stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit55_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel HintAck fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel Get fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit56_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel HintAck stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel Get stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit57_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel Invalid Opcode fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel Hint fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit58_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel Invalid Opcode stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel Hint stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit59_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel Grant fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel AcquireBlock fire,                   58
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit60_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel Grant stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit61_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel GrantData fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel AcquireBlock stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit62_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel AcquirePerm fire,                    1
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit63_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel GrantData stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel AcquirePerm stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit64_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'D' channel fire,                  117
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel ReleaseAck fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit65_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'D' channel stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel ReleaseAck stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'D' channel AccessAck fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit66_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'D' channel AccessAck stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit67_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'D' channel AccessAckData fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit68_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'D' channel AccessAckData stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit69_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'D' channel HintAck fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit70_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'D' channel HintAck stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit71_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'D' channel Invalid Opcode fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit72_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'D' channel Invalid Opcode stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit73_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'D' channel Grant fire,                    1
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit74_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'D' channel Grant stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit75_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'D' channel GrantData fire,                  116
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit76_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'D' channel GrantData stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit77_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'D' channel ReleaseAck fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit78_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'D' channel ReleaseAck stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'B' channel fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit79_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'B' channel stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit80_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'B' channel PutFullData fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit81_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'B' channel PutFullData stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit82_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'B' channel PutPartialData fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'B' channel PutPartialData stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit83_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'B' channel ArithmeticData fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit84_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'B' channel ArithmeticData stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'B' channel LogicalData fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit85_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'B' channel LogicalData stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'B' channel Get fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit86_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'B' channel Get stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit87_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'B' channel Hint fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'B' channel Hint stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit88_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'B' channel Probe fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit89_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'B' channel Probe stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit90_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit91_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit92_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel AccessAck fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit93_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel AccessAck stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit94_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel AccessAckData fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit95_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel AccessAckData stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit96_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel HintAck fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit97_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel HintAck stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit98_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel Invalid Opcode fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit99_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel Invalid Opcode stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit100_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel ProbeAck fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit101_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel ProbeAck stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit102_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel ProbeAckData fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit103_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel ProbeAckData stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit104_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel Release fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit105_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel Release stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit106_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel ReleaseData fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit107_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit108_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel ReleaseData stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit109_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'E' channel fire,                   59
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'E' channel stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit110_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit111_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel fire,                   59
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit112_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit113_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel PutFullData fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit114_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel PutFullData stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit115_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel PutPartialData fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit116_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel PutPartialData stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit117_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel ArithmeticData fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit118_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel ArithmeticData stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit119_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel LogicalData fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit120_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel LogicalData stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit121_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel Get fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit122_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel Get stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit123_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel Hint fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit124_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel Hint stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit125_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel AcquireBlock fire,                   56
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit126_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel AcquireBlock stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit127_0,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel AcquirePerm fire,                    3
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access0,                  651
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel AcquirePerm stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access1,                    1
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'D' channel fire,                  115
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access2,                  702
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'D' channel stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access3,               110548
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'D' channel AccessAck fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access4,                 7872
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'D' channel AccessAck stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access5,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'D' channel AccessAckData fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access6,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'D' channel AccessAckData stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access7,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'D' channel HintAck fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access8,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'D' channel HintAck stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access9,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'D' channel Invalid Opcode fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access10,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'D' channel Invalid Opcode stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access11,                    3
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'D' channel Grant fire,                    3
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access12,                24511
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'D' channel Grant stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access13,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'D' channel GrantData fire,                  112
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access14,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'D' channel GrantData stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access15,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'D' channel ReleaseAck fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access16,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'D' channel ReleaseAck stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access17,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'B' channel fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'B' channel stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access18,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'B' channel PutFullData fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'B' channel PutFullData stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access19,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'B' channel PutPartialData fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access20,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'B' channel PutPartialData stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'B' channel ArithmeticData fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access21,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'B' channel ArithmeticData stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access22,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'B' channel LogicalData fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'B' channel LogicalData stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access23,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'B' channel Get fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access24,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'B' channel Get stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'B' channel Hint fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access25,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'B' channel Hint stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'B' channel Probe fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access26,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'B' channel Probe stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access27,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access28,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access29,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel AccessAck fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access30,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel AccessAck stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access31,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel AccessAckData fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access32,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel AccessAckData stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access33,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel HintAck fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access34,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel HintAck stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access35,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel Invalid Opcode fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access36,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel Invalid Opcode stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access37,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel ProbeAck fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access38,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel ProbeAck stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access39,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel ProbeAckData fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access40,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel ProbeAckData stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access41,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel Release fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access42,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel Release stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access43,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel ReleaseData fire,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access44,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel ReleaseData stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access45,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'E' channel fire,                   59
[PERF ][time=              631281] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'E' channel stall,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access46,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access47,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access48,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access49,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access50,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access51,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access52,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access53,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access54,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access55,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access56,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access57,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access58,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access59,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access60,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access61,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access62,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access63,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access64,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access65,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access66,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access67,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access68,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access69,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access70,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access71,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access72,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access73,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access74,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access75,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access76,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access77,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access78,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access79,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access80,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access81,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access82,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access83,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access84,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access85,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access86,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access87,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access88,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access89,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access90,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access91,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access92,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access93,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access94,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access95,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access96,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access97,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access98,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access99,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access100,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access101,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access102,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access103,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access104,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access105,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access106,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access107,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access108,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access109,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access110,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access111,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access112,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access113,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access114,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access115,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access116,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access117,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access118,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access119,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access120,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access121,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access122,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access123,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access124,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access125,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access126,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.core.exuBlock.memoryBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access127,                    4
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop.scoreTable: bop_test_hit,                   34
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop.scoreTable: best_offset_neg_32_learning_phases,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop.scoreTable: best_offset_neg_30_learning_phases,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop.scoreTable: best_offset_neg_27_learning_phases,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop.scoreTable: best_offset_neg_25_learning_phases,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop.scoreTable: best_offset_neg_24_learning_phases,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop.scoreTable: best_offset_neg_20_learning_phases,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop.scoreTable: best_offset_neg_18_learning_phases,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop.scoreTable: best_offset_neg_16_learning_phases,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop.scoreTable: best_offset_neg_15_learning_phases,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop.scoreTable: best_offset_neg_12_learning_phases,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop.scoreTable: best_offset_neg_10_learning_phases,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop.scoreTable: best_offset_neg_9_learning_phases,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop.scoreTable: best_offset_neg_8_learning_phases,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop.scoreTable: best_offset_neg_6_learning_phases,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop.scoreTable: best_offset_neg_5_learning_phases,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop.scoreTable: best_offset_neg_4_learning_phases,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop.scoreTable: best_offset_neg_3_learning_phases,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop.scoreTable: best_offset_neg_2_learning_phases,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop.scoreTable: best_offset_neg_1_learning_phases,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop.scoreTable: best_offset_pos_1_learning_phases,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop.scoreTable: best_offset_pos_2_learning_phases,                    1
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop.scoreTable: best_offset_pos_3_learning_phases,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop.scoreTable: best_offset_pos_4_learning_phases,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop.scoreTable: best_offset_pos_5_learning_phases,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop.scoreTable: best_offset_pos_6_learning_phases,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop.scoreTable: best_offset_pos_8_learning_phases,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop.scoreTable: best_offset_pos_9_learning_phases,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop.scoreTable: best_offset_pos_10_learning_phases,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop.scoreTable: best_offset_pos_12_learning_phases,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop.scoreTable: best_offset_pos_15_learning_phases,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop.scoreTable: best_offset_pos_16_learning_phases,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop.scoreTable: best_offset_pos_18_learning_phases,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop.scoreTable: best_offset_pos_20_learning_phases,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop.scoreTable: best_offset_pos_24_learning_phases,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop.scoreTable: best_offset_pos_25_learning_phases,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop.scoreTable: best_offset_pos_27_learning_phases,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop.scoreTable: best_offset_pos_30_learning_phases,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop: best_offset_neg_32,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop: best_offset_neg_30,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop: best_offset_neg_27,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop: best_offset_neg_25,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop: best_offset_neg_24,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop: best_offset_neg_20,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop: best_offset_neg_18,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop: best_offset_neg_16,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop: best_offset_neg_15,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop: best_offset_neg_12,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop: best_offset_neg_10,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop: best_offset_neg_9,                    0
[PERF ][time=              631281] TOP.SimTopCore 0: [32mHIT GOOD TRAP at pc = 0x80001cb0
[0m[35minstrCnt = 966,830, cycleCnt = 631,278, IPC = 1.531544
[0m[34mSeed=0 Guest cycle spent: 631,282 (this will be different from cycleCnt if emu loads a snapshot)
[0m[34mHost time spent: 286,743ms
[0m.l_soc.core_with_l2.l2cache.prefetcher.bop: best_offset_neg_8,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop: best_offset_neg_6,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop: best_offset_neg_5,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop: best_offset_neg_4,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop: best_offset_neg_3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop: best_offset_neg_2,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop: best_offset_neg_1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop: best_offset_pos_1,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop: best_offset_pos_2,               631279
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop: best_offset_pos_3,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop: best_offset_pos_4,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop: best_offset_pos_5,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop: best_offset_pos_6,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop: best_offset_pos_8,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop: best_offset_pos_9,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop: best_offset_pos_10,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop: best_offset_pos_12,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop: best_offset_pos_15,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop: best_offset_pos_16,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop: best_offset_pos_18,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop: best_offset_pos_20,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop: best_offset_pos_24,                    1
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop: best_offset_pos_25,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop: best_offset_pos_27,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop: best_offset_pos_30,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop: bop_req,                   61
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop: bop_train,                   67
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop: bop_train_stall_for_st_not_ready,                    0
[PERF ][time=              631281] TOP.SimTop.l_soc.core_with_l2.l2cache.prefetcher.bop: bop_cross_page,                    6
