strict digraph "" {
	node [label="\N"];
	"73:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f8dacb0ac10>",
		fillcolor=springgreen,
		label="73:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"73:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f8dacaeb610>",
		fillcolor=turquoise,
		label="73:BL
z1 <= z1_next;
z2 <= z2_next;
z3 <= z3_next;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8dacaeb690>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f8dacaeb810>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8dacaeb950>]",
		style=filled,
		typ=Block];
	"73:IF" -> "73:BL"	 [cond="['ce']",
		label=ce,
		lineno=73];
	"67:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f8dacaebad0>",
		clk_sens=True,
		fillcolor=gold,
		label="67:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['z2_next', 'rstn', 'z3_next', 'z1_next', 'ce']"];
	"67:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f8dacaebbd0>",
		fillcolor=turquoise,
		label="67:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"67:AL" -> "67:BL"	 [cond="[]",
		lineno=None];
	"68:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f8dacaebc10>",
		fillcolor=springgreen,
		label="68:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"67:BL" -> "68:IF"	 [cond="[]",
		lineno=None];
	"68:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f8dacaebc50>",
		fillcolor=turquoise,
		label="68:BL
z1 <= INIT_Z1;
z2 <= INIT_Z2;
z3 <= INIT_Z3;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8dacaebc90>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f8dacaebdd0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8dacaebf10>]",
		style=filled,
		typ=Block];
	"Leaf_67:AL"	 [def_var="['z1', 'z2', 'z3']",
		label="Leaf_67:AL"];
	"68:BL" -> "Leaf_67:AL"	 [cond="[]",
		lineno=None];
	"73:BL" -> "Leaf_67:AL"	 [cond="[]",
		lineno=None];
	"68:IF" -> "73:IF"	 [cond="['rstn']",
		label="!((!rstn))",
		lineno=68];
	"68:IF" -> "68:BL"	 [cond="['rstn']",
		label="(!rstn)",
		lineno=68];
}
