{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 11 18:41:15 2010 " "Info: Processing started: Tue May 11 18:41:15 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off 8259A -c 8259A --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off 8259A -c 8259A --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "ocw3\[6\] " "Warning: Node \"ocw3\[6\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 91 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ocw3\[5\] " "Warning: Node \"ocw3\[5\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 91 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "icw1\[1\] " "Warning: Node \"icw1\[1\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 85 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "icw1\[0\] " "Warning: Node \"icw1\[0\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 85 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ocw3\[0\] " "Warning: Node \"ocw3\[0\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 91 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ocw3\[1\] " "Warning: Node \"ocw3\[1\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 91 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "flag1.01_775 " "Warning: Node \"flag1.01_775\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 127 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "flag1.00_785 " "Warning: Node \"flag1.00_785\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 127 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "icw2\[3\] " "Warning: Node \"icw2\[3\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 86 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "icw2\[4\] " "Warning: Node \"icw2\[4\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 86 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "icw2\[5\] " "Warning: Node \"icw2\[5\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 86 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "icw2\[6\] " "Warning: Node \"icw2\[6\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 86 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "icw2\[7\] " "Warning: Node \"icw2\[7\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 86 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ocw1\[0\] " "Warning: Node \"ocw1\[0\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 89 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ocw1\[1\] " "Warning: Node \"ocw1\[1\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 89 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ocw1\[2\] " "Warning: Node \"ocw1\[2\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 89 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ocw1\[3\] " "Warning: Node \"ocw1\[3\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 89 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ocw1\[4\] " "Warning: Node \"ocw1\[4\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 89 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ocw1\[5\] " "Warning: Node \"ocw1\[5\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 89 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ocw1\[6\] " "Warning: Node \"ocw1\[6\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 89 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ocw1\[7\] " "Warning: Node \"ocw1\[7\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 89 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "icw4\[1\] " "Warning: Node \"icw4\[1\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 88 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ocw2\[6\] " "Warning: Node \"ocw2\[6\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ocw2\[2\] " "Warning: Node \"ocw2\[2\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ocw2\[1\] " "Warning: Node \"ocw2\[1\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ocw2\[0\] " "Warning: Node \"ocw2\[0\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ocw2\[5\] " "Warning: Node \"ocw2\[5\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "er\[7\] " "Warning: Node \"er\[7\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "er\[5\] " "Warning: Node \"er\[5\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "er\[2\] " "Warning: Node \"er\[2\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "er\[0\] " "Warning: Node \"er\[0\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "er\[6\] " "Warning: Node \"er\[6\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "er\[4\] " "Warning: Node \"er\[4\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "er\[1\] " "Warning: Node \"er\[1\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "er\[3\] " "Warning: Node \"er\[3\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 150 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ocw2\[7\] " "Warning: Node \"ocw2\[7\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 90 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "icw1\[3\] " "Warning: Node \"icw1\[3\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 85 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "pri\[0\] " "Warning: Node \"pri\[0\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 206 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "pri\[1\] " "Warning: Node \"pri\[1\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 206 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "pri\[2\] " "Warning: Node \"pri\[2\]\" is a latch" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 206 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "flag2\[0\]~13 " "Warning: Node \"flag2\[0\]~13\"" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 127 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0}  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 127 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "a0 " "Info: Assuming node \"a0\" is an undefined clock" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 5 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "a0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "cs " "Info: Assuming node \"cs\" is an undefined clock" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 2 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "cs" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "wr " "Info: Assuming node \"wr\" is an undefined clock" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 3 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "wr" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "rd " "Info: Assuming node \"rd\" is an undefined clock" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 3 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "rd" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "datain\[4\] " "Info: Assuming node \"datain\[4\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "datain\[3\] " "Info: Assuming node \"datain\[3\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "reset " "Info: Assuming node \"reset\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "inta " "Info: Assuming node \"inta\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 4 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "34 " "Warning: Found 34 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "ocw2\[7\] " "Info: Detected ripple clock \"ocw2\[7\]\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 90 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "ocw2\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "er\[3\] " "Info: Detected ripple clock \"er\[3\]\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 150 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "er\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "er\[1\] " "Info: Detected ripple clock \"er\[1\]\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 150 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "er\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "er\[4\] " "Info: Detected ripple clock \"er\[4\]\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 150 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "er\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "er\[6\] " "Info: Detected ripple clock \"er\[6\]\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 150 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "er\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "er\[0\] " "Info: Detected ripple clock \"er\[0\]\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 150 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "er\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "er\[2\] " "Info: Detected ripple clock \"er\[2\]\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 150 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "er\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "er\[5\] " "Info: Detected ripple clock \"er\[5\]\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 150 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "er\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "er\[7\] " "Info: Detected ripple clock \"er\[7\]\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 150 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "er\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "ocw2\[5\] " "Info: Detected ripple clock \"ocw2\[5\]\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 90 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "ocw2\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "icw4\[1\] " "Info: Detected ripple clock \"icw4\[1\]\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 88 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "icw4\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "flag1.00_785 " "Info: Detected ripple clock \"flag1.00_785\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 127 0 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "flag1.00_785" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "flag1.01_775 " "Info: Detected ripple clock \"flag1.01_775\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 127 0 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "flag1.01_775" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "pri\[0\]~516 " "Info: Detected gated clock \"pri\[0\]~516\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 206 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "pri\[0\]~516" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "pri\[0\]~515 " "Info: Detected gated clock \"pri\[0\]~515\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 206 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "pri\[0\]~515" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "WideOr1~561 " "Info: Detected gated clock \"WideOr1~561\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 213 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideOr1~561" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "pri\[0\]~514 " "Info: Detected gated clock \"pri\[0\]~514\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 206 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "pri\[0\]~514" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "pri\[0\]~513 " "Info: Detected gated clock \"pri\[0\]~513\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 206 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "pri\[0\]~513" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "pri\[0\]~512 " "Info: Detected gated clock \"pri\[0\]~512\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 206 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "pri\[0\]~512" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "er\[7\]~482 " "Info: Detected gated clock \"er\[7\]~482\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 150 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "er\[7\]~482" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "o2~18 " "Info: Detected gated clock \"o2~18\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 118 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "o2~18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "icw4~0 " "Info: Detected gated clock \"icw4~0\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 27 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "icw4~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "icw2~0 " "Info: Detected gated clock \"icw2~0\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 27 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "icw2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "flag1.01~80 " "Info: Detected gated clock \"flag1.01~80\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 34 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "flag1.01~80" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "flag2\[0\]~13 " "Info: Detected gated clock \"flag2\[0\]~13\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 127 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "flag2\[0\]~13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "o1~0 " "Info: Detected gated clock \"o1~0\" as buffer" {  } { { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "o1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "icw1~0 " "Info: Detected gated clock \"icw1~0\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 27 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "icw1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "state.0100 " "Info: Detected ripple clock \"state.0100\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "state.0100" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "state.0010 " "Info: Detected ripple clock \"state.0010\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "state.0010" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "state.0001 " "Info: Detected ripple clock \"state.0001\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "state.0001" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "write2~0 " "Info: Detected gated clock \"write2~0\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 23 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "write2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "write1~25 " "Info: Detected gated clock \"write1~25\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 22 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "write1~25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "state.0101 " "Info: Detected ripple clock \"state.0101\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "state.0101" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "ocw3~18 " "Info: Detected gated clock \"ocw3~18\" as buffer" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 28 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "ocw3~18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "a0 register icw1\[1\] register state.0100 80.03 MHz 12.496 ns Internal " "Info: Clock \"a0\" has Internal fmax of 80.03 MHz between source register \"icw1\[1\]\" and destination register \"state.0100\" (period= 12.496 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.882 ns + Longest register register " "Info: + Longest register to register delay is 1.882 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns icw1\[1\] 1 REG LCCOMB_X18_Y21_N22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X18_Y21_N22; Fanout = 1; REG Node = 'icw1\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { icw1[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.149 ns) 0.418 ns Selector4~448 2 COMB LCCOMB_X18_Y21_N4 2 " "Info: 2: + IC(0.269 ns) + CELL(0.149 ns) = 0.418 ns; Loc. = LCCOMB_X18_Y21_N4; Fanout = 2; COMB Node = 'Selector4~448'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.418 ns" { icw1[1] Selector4~448 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.275 ns) 0.955 ns Selector4~450 3 COMB LCCOMB_X18_Y21_N10 2 " "Info: 3: + IC(0.262 ns) + CELL(0.275 ns) = 0.955 ns; Loc. = LCCOMB_X18_Y21_N10; Fanout = 2; COMB Node = 'Selector4~450'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { Selector4~448 Selector4~450 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.150 ns) 1.367 ns Selector4~452 4 COMB LCCOMB_X18_Y21_N2 5 " "Info: 4: + IC(0.262 ns) + CELL(0.150 ns) = 1.367 ns; Loc. = LCCOMB_X18_Y21_N2; Fanout = 5; COMB Node = 'Selector4~452'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.412 ns" { Selector4~450 Selector4~452 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.281 ns) + CELL(0.150 ns) 1.798 ns Selector3~52 5 COMB LCCOMB_X18_Y21_N16 1 " "Info: 5: + IC(0.281 ns) + CELL(0.150 ns) = 1.798 ns; Loc. = LCCOMB_X18_Y21_N16; Fanout = 1; COMB Node = 'Selector3~52'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.431 ns" { Selector4~452 Selector3~52 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.882 ns state.0100 6 REG LCFF_X18_Y21_N17 3 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 1.882 ns; Loc. = LCFF_X18_Y21_N17; Fanout = 3; REG Node = 'state.0100'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Selector3~52 state.0100 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.808 ns ( 42.93 % ) " "Info: Total cell delay = 0.808 ns ( 42.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.074 ns ( 57.07 % ) " "Info: Total interconnect delay = 1.074 ns ( 57.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.882 ns" { icw1[1] Selector4~448 Selector4~450 Selector4~452 Selector3~52 state.0100 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.882 ns" { icw1[1] {} Selector4~448 {} Selector4~450 {} Selector4~452 {} Selector3~52 {} state.0100 {} } { 0.000ns 0.269ns 0.262ns 0.262ns 0.281ns 0.000ns } { 0.000ns 0.149ns 0.275ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.402 ns - Smallest " "Info: - Smallest clock skew is -4.402 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "a0 destination 4.081 ns + Shortest register " "Info: + Shortest clock path from clock \"a0\" to destination register is 4.081 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns a0 1 CLK PIN_L6 6 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_L6; Fanout = 6; CLK Node = 'a0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { a0 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.462 ns) + CELL(0.150 ns) 2.444 ns write1~25 2 COMB LCCOMB_X19_Y21_N0 5 " "Info: 2: + IC(1.462 ns) + CELL(0.150 ns) = 2.444 ns; Loc. = LCCOMB_X19_Y21_N0; Fanout = 5; COMB Node = 'write1~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.612 ns" { a0 write1~25 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.420 ns) 3.316 ns clk 3 COMB LCCOMB_X18_Y21_N30 5 " "Info: 3: + IC(0.452 ns) + CELL(0.420 ns) = 3.316 ns; Loc. = LCCOMB_X18_Y21_N30; Fanout = 5; COMB Node = 'clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.872 ns" { write1~25 clk } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.228 ns) + CELL(0.537 ns) 4.081 ns state.0100 4 REG LCFF_X18_Y21_N17 3 " "Info: 4: + IC(0.228 ns) + CELL(0.537 ns) = 4.081 ns; Loc. = LCFF_X18_Y21_N17; Fanout = 3; REG Node = 'state.0100'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.765 ns" { clk state.0100 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.939 ns ( 47.51 % ) " "Info: Total cell delay = 1.939 ns ( 47.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.142 ns ( 52.49 % ) " "Info: Total interconnect delay = 2.142 ns ( 52.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.081 ns" { a0 write1~25 clk state.0100 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.081 ns" { a0 {} a0~combout {} write1~25 {} clk {} state.0100 {} } { 0.000ns 0.000ns 1.462ns 0.452ns 0.228ns } { 0.000ns 0.832ns 0.150ns 0.420ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "a0 source 8.483 ns - Longest register " "Info: - Longest clock path from clock \"a0\" to source register is 8.483 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns a0 1 CLK PIN_L6 6 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_L6; Fanout = 6; CLK Node = 'a0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { a0 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.463 ns) + CELL(0.150 ns) 2.445 ns write2~0 2 COMB LCCOMB_X19_Y21_N14 15 " "Info: 2: + IC(1.463 ns) + CELL(0.150 ns) = 2.445 ns; Loc. = LCCOMB_X19_Y21_N14; Fanout = 15; COMB Node = 'write2~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.613 ns" { a0 write2~0 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.725 ns) + CELL(0.275 ns) 3.445 ns clk 3 COMB LCCOMB_X18_Y21_N30 5 " "Info: 3: + IC(0.725 ns) + CELL(0.275 ns) = 3.445 ns; Loc. = LCCOMB_X18_Y21_N30; Fanout = 5; COMB Node = 'clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { write2~0 clk } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.228 ns) + CELL(0.787 ns) 4.460 ns state.0001 4 REG LCFF_X18_Y21_N25 4 " "Info: 4: + IC(0.228 ns) + CELL(0.787 ns) = 4.460 ns; Loc. = LCFF_X18_Y21_N25; Fanout = 4; REG Node = 'state.0001'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.015 ns" { clk state.0001 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.150 ns) 5.108 ns icw1~0 5 COMB LCCOMB_X19_Y21_N26 1 " "Info: 5: + IC(0.498 ns) + CELL(0.150 ns) = 5.108 ns; Loc. = LCCOMB_X19_Y21_N26; Fanout = 1; COMB Node = 'icw1~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.648 ns" { state.0001 icw1~0 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.878 ns) + CELL(0.000 ns) 6.986 ns icw1~0clkctrl 6 COMB CLKCTRL_G9 3 " "Info: 6: + IC(1.878 ns) + CELL(0.000 ns) = 6.986 ns; Loc. = CLKCTRL_G9; Fanout = 3; COMB Node = 'icw1~0clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.878 ns" { icw1~0 icw1~0clkctrl } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.347 ns) + CELL(0.150 ns) 8.483 ns icw1\[1\] 7 REG LCCOMB_X18_Y21_N22 1 " "Info: 7: + IC(1.347 ns) + CELL(0.150 ns) = 8.483 ns; Loc. = LCCOMB_X18_Y21_N22; Fanout = 1; REG Node = 'icw1\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.497 ns" { icw1~0clkctrl icw1[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.344 ns ( 27.63 % ) " "Info: Total cell delay = 2.344 ns ( 27.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.139 ns ( 72.37 % ) " "Info: Total interconnect delay = 6.139 ns ( 72.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.483 ns" { a0 write2~0 clk state.0001 icw1~0 icw1~0clkctrl icw1[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.483 ns" { a0 {} a0~combout {} write2~0 {} clk {} state.0001 {} icw1~0 {} icw1~0clkctrl {} icw1[1] {} } { 0.000ns 0.000ns 1.463ns 0.725ns 0.228ns 0.498ns 1.878ns 1.347ns } { 0.000ns 0.832ns 0.150ns 0.275ns 0.787ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.081 ns" { a0 write1~25 clk state.0100 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.081 ns" { a0 {} a0~combout {} write1~25 {} clk {} state.0100 {} } { 0.000ns 0.000ns 1.462ns 0.452ns 0.228ns } { 0.000ns 0.832ns 0.150ns 0.420ns 0.537ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.483 ns" { a0 write2~0 clk state.0001 icw1~0 icw1~0clkctrl icw1[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.483 ns" { a0 {} a0~combout {} write2~0 {} clk {} state.0001 {} icw1~0 {} icw1~0clkctrl {} icw1[1] {} } { 0.000ns 0.000ns 1.463ns 0.725ns 0.228ns 0.498ns 1.878ns 1.347ns } { 0.000ns 0.832ns 0.150ns 0.275ns 0.787ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 85 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 85 -1 0 } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.882 ns" { icw1[1] Selector4~448 Selector4~450 Selector4~452 Selector3~52 state.0100 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.882 ns" { icw1[1] {} Selector4~448 {} Selector4~450 {} Selector4~452 {} Selector3~52 {} state.0100 {} } { 0.000ns 0.269ns 0.262ns 0.262ns 0.281ns 0.000ns } { 0.000ns 0.149ns 0.275ns 0.150ns 0.150ns 0.084ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.081 ns" { a0 write1~25 clk state.0100 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.081 ns" { a0 {} a0~combout {} write1~25 {} clk {} state.0100 {} } { 0.000ns 0.000ns 1.462ns 0.452ns 0.228ns } { 0.000ns 0.832ns 0.150ns 0.420ns 0.537ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.483 ns" { a0 write2~0 clk state.0001 icw1~0 icw1~0clkctrl icw1[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.483 ns" { a0 {} a0~combout {} write2~0 {} clk {} state.0001 {} icw1~0 {} icw1~0clkctrl {} icw1[1] {} } { 0.000ns 0.000ns 1.463ns 0.725ns 0.228ns 0.498ns 1.878ns 1.347ns } { 0.000ns 0.832ns 0.150ns 0.275ns 0.787ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "cs register icw1\[1\] register state.0100 80.46 MHz 12.428 ns Internal " "Info: Clock \"cs\" has Internal fmax of 80.46 MHz between source register \"icw1\[1\]\" and destination register \"state.0100\" (period= 12.428 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.882 ns + Longest register register " "Info: + Longest register to register delay is 1.882 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns icw1\[1\] 1 REG LCCOMB_X18_Y21_N22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X18_Y21_N22; Fanout = 1; REG Node = 'icw1\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { icw1[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.149 ns) 0.418 ns Selector4~448 2 COMB LCCOMB_X18_Y21_N4 2 " "Info: 2: + IC(0.269 ns) + CELL(0.149 ns) = 0.418 ns; Loc. = LCCOMB_X18_Y21_N4; Fanout = 2; COMB Node = 'Selector4~448'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.418 ns" { icw1[1] Selector4~448 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.275 ns) 0.955 ns Selector4~450 3 COMB LCCOMB_X18_Y21_N10 2 " "Info: 3: + IC(0.262 ns) + CELL(0.275 ns) = 0.955 ns; Loc. = LCCOMB_X18_Y21_N10; Fanout = 2; COMB Node = 'Selector4~450'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { Selector4~448 Selector4~450 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.150 ns) 1.367 ns Selector4~452 4 COMB LCCOMB_X18_Y21_N2 5 " "Info: 4: + IC(0.262 ns) + CELL(0.150 ns) = 1.367 ns; Loc. = LCCOMB_X18_Y21_N2; Fanout = 5; COMB Node = 'Selector4~452'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.412 ns" { Selector4~450 Selector4~452 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.281 ns) + CELL(0.150 ns) 1.798 ns Selector3~52 5 COMB LCCOMB_X18_Y21_N16 1 " "Info: 5: + IC(0.281 ns) + CELL(0.150 ns) = 1.798 ns; Loc. = LCCOMB_X18_Y21_N16; Fanout = 1; COMB Node = 'Selector3~52'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.431 ns" { Selector4~452 Selector3~52 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.882 ns state.0100 6 REG LCFF_X18_Y21_N17 3 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 1.882 ns; Loc. = LCFF_X18_Y21_N17; Fanout = 3; REG Node = 'state.0100'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Selector3~52 state.0100 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.808 ns ( 42.93 % ) " "Info: Total cell delay = 0.808 ns ( 42.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.074 ns ( 57.07 % ) " "Info: Total interconnect delay = 1.074 ns ( 57.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.882 ns" { icw1[1] Selector4~448 Selector4~450 Selector4~452 Selector3~52 state.0100 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.882 ns" { icw1[1] {} Selector4~448 {} Selector4~450 {} Selector4~452 {} Selector3~52 {} state.0100 {} } { 0.000ns 0.269ns 0.262ns 0.262ns 0.281ns 0.000ns } { 0.000ns 0.149ns 0.275ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.368 ns - Smallest " "Info: - Smallest clock skew is -4.368 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cs destination 4.193 ns + Shortest register " "Info: + Shortest clock path from clock \"cs\" to destination register is 4.193 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns cs 1 CLK PIN_M4 4 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_M4; Fanout = 4; CLK Node = 'cs'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { cs } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.449 ns) + CELL(0.275 ns) 2.556 ns write1~25 2 COMB LCCOMB_X19_Y21_N0 5 " "Info: 2: + IC(1.449 ns) + CELL(0.275 ns) = 2.556 ns; Loc. = LCCOMB_X19_Y21_N0; Fanout = 5; COMB Node = 'write1~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.724 ns" { cs write1~25 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.420 ns) 3.428 ns clk 3 COMB LCCOMB_X18_Y21_N30 5 " "Info: 3: + IC(0.452 ns) + CELL(0.420 ns) = 3.428 ns; Loc. = LCCOMB_X18_Y21_N30; Fanout = 5; COMB Node = 'clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.872 ns" { write1~25 clk } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.228 ns) + CELL(0.537 ns) 4.193 ns state.0100 4 REG LCFF_X18_Y21_N17 3 " "Info: 4: + IC(0.228 ns) + CELL(0.537 ns) = 4.193 ns; Loc. = LCFF_X18_Y21_N17; Fanout = 3; REG Node = 'state.0100'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.765 ns" { clk state.0100 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.064 ns ( 49.22 % ) " "Info: Total cell delay = 2.064 ns ( 49.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.129 ns ( 50.78 % ) " "Info: Total interconnect delay = 2.129 ns ( 50.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.193 ns" { cs write1~25 clk state.0100 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.193 ns" { cs {} cs~combout {} write1~25 {} clk {} state.0100 {} } { 0.000ns 0.000ns 1.449ns 0.452ns 0.228ns } { 0.000ns 0.832ns 0.275ns 0.420ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cs source 8.561 ns - Longest register " "Info: - Longest clock path from clock \"cs\" to source register is 8.561 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns cs 1 CLK PIN_M4 4 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_M4; Fanout = 4; CLK Node = 'cs'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { cs } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.446 ns) + CELL(0.245 ns) 2.523 ns write2~0 2 COMB LCCOMB_X19_Y21_N14 15 " "Info: 2: + IC(1.446 ns) + CELL(0.245 ns) = 2.523 ns; Loc. = LCCOMB_X19_Y21_N14; Fanout = 15; COMB Node = 'write2~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.691 ns" { cs write2~0 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.725 ns) + CELL(0.275 ns) 3.523 ns clk 3 COMB LCCOMB_X18_Y21_N30 5 " "Info: 3: + IC(0.725 ns) + CELL(0.275 ns) = 3.523 ns; Loc. = LCCOMB_X18_Y21_N30; Fanout = 5; COMB Node = 'clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { write2~0 clk } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.228 ns) + CELL(0.787 ns) 4.538 ns state.0001 4 REG LCFF_X18_Y21_N25 4 " "Info: 4: + IC(0.228 ns) + CELL(0.787 ns) = 4.538 ns; Loc. = LCFF_X18_Y21_N25; Fanout = 4; REG Node = 'state.0001'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.015 ns" { clk state.0001 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.150 ns) 5.186 ns icw1~0 5 COMB LCCOMB_X19_Y21_N26 1 " "Info: 5: + IC(0.498 ns) + CELL(0.150 ns) = 5.186 ns; Loc. = LCCOMB_X19_Y21_N26; Fanout = 1; COMB Node = 'icw1~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.648 ns" { state.0001 icw1~0 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.878 ns) + CELL(0.000 ns) 7.064 ns icw1~0clkctrl 6 COMB CLKCTRL_G9 3 " "Info: 6: + IC(1.878 ns) + CELL(0.000 ns) = 7.064 ns; Loc. = CLKCTRL_G9; Fanout = 3; COMB Node = 'icw1~0clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.878 ns" { icw1~0 icw1~0clkctrl } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.347 ns) + CELL(0.150 ns) 8.561 ns icw1\[1\] 7 REG LCCOMB_X18_Y21_N22 1 " "Info: 7: + IC(1.347 ns) + CELL(0.150 ns) = 8.561 ns; Loc. = LCCOMB_X18_Y21_N22; Fanout = 1; REG Node = 'icw1\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.497 ns" { icw1~0clkctrl icw1[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.439 ns ( 28.49 % ) " "Info: Total cell delay = 2.439 ns ( 28.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.122 ns ( 71.51 % ) " "Info: Total interconnect delay = 6.122 ns ( 71.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.561 ns" { cs write2~0 clk state.0001 icw1~0 icw1~0clkctrl icw1[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.561 ns" { cs {} cs~combout {} write2~0 {} clk {} state.0001 {} icw1~0 {} icw1~0clkctrl {} icw1[1] {} } { 0.000ns 0.000ns 1.446ns 0.725ns 0.228ns 0.498ns 1.878ns 1.347ns } { 0.000ns 0.832ns 0.245ns 0.275ns 0.787ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.193 ns" { cs write1~25 clk state.0100 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.193 ns" { cs {} cs~combout {} write1~25 {} clk {} state.0100 {} } { 0.000ns 0.000ns 1.449ns 0.452ns 0.228ns } { 0.000ns 0.832ns 0.275ns 0.420ns 0.537ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.561 ns" { cs write2~0 clk state.0001 icw1~0 icw1~0clkctrl icw1[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.561 ns" { cs {} cs~combout {} write2~0 {} clk {} state.0001 {} icw1~0 {} icw1~0clkctrl {} icw1[1] {} } { 0.000ns 0.000ns 1.446ns 0.725ns 0.228ns 0.498ns 1.878ns 1.347ns } { 0.000ns 0.832ns 0.245ns 0.275ns 0.787ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 85 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 85 -1 0 } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.882 ns" { icw1[1] Selector4~448 Selector4~450 Selector4~452 Selector3~52 state.0100 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.882 ns" { icw1[1] {} Selector4~448 {} Selector4~450 {} Selector4~452 {} Selector3~52 {} state.0100 {} } { 0.000ns 0.269ns 0.262ns 0.262ns 0.281ns 0.000ns } { 0.000ns 0.149ns 0.275ns 0.150ns 0.150ns 0.084ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.193 ns" { cs write1~25 clk state.0100 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.193 ns" { cs {} cs~combout {} write1~25 {} clk {} state.0100 {} } { 0.000ns 0.000ns 1.449ns 0.452ns 0.228ns } { 0.000ns 0.832ns 0.275ns 0.420ns 0.537ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.561 ns" { cs write2~0 clk state.0001 icw1~0 icw1~0clkctrl icw1[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.561 ns" { cs {} cs~combout {} write2~0 {} clk {} state.0001 {} icw1~0 {} icw1~0clkctrl {} icw1[1] {} } { 0.000ns 0.000ns 1.446ns 0.725ns 0.228ns 0.498ns 1.878ns 1.347ns } { 0.000ns 0.832ns 0.245ns 0.275ns 0.787ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "wr register icw1\[1\] register state.0100 79.45 MHz 12.586 ns Internal " "Info: Clock \"wr\" has Internal fmax of 79.45 MHz between source register \"icw1\[1\]\" and destination register \"state.0100\" (period= 12.586 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.882 ns + Longest register register " "Info: + Longest register to register delay is 1.882 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns icw1\[1\] 1 REG LCCOMB_X18_Y21_N22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X18_Y21_N22; Fanout = 1; REG Node = 'icw1\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { icw1[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.149 ns) 0.418 ns Selector4~448 2 COMB LCCOMB_X18_Y21_N4 2 " "Info: 2: + IC(0.269 ns) + CELL(0.149 ns) = 0.418 ns; Loc. = LCCOMB_X18_Y21_N4; Fanout = 2; COMB Node = 'Selector4~448'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.418 ns" { icw1[1] Selector4~448 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.275 ns) 0.955 ns Selector4~450 3 COMB LCCOMB_X18_Y21_N10 2 " "Info: 3: + IC(0.262 ns) + CELL(0.275 ns) = 0.955 ns; Loc. = LCCOMB_X18_Y21_N10; Fanout = 2; COMB Node = 'Selector4~450'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { Selector4~448 Selector4~450 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.150 ns) 1.367 ns Selector4~452 4 COMB LCCOMB_X18_Y21_N2 5 " "Info: 4: + IC(0.262 ns) + CELL(0.150 ns) = 1.367 ns; Loc. = LCCOMB_X18_Y21_N2; Fanout = 5; COMB Node = 'Selector4~452'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.412 ns" { Selector4~450 Selector4~452 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.281 ns) + CELL(0.150 ns) 1.798 ns Selector3~52 5 COMB LCCOMB_X18_Y21_N16 1 " "Info: 5: + IC(0.281 ns) + CELL(0.150 ns) = 1.798 ns; Loc. = LCCOMB_X18_Y21_N16; Fanout = 1; COMB Node = 'Selector3~52'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.431 ns" { Selector4~452 Selector3~52 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.882 ns state.0100 6 REG LCFF_X18_Y21_N17 3 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 1.882 ns; Loc. = LCFF_X18_Y21_N17; Fanout = 3; REG Node = 'state.0100'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Selector3~52 state.0100 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.808 ns ( 42.93 % ) " "Info: Total cell delay = 0.808 ns ( 42.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.074 ns ( 57.07 % ) " "Info: Total interconnect delay = 1.074 ns ( 57.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.882 ns" { icw1[1] Selector4~448 Selector4~450 Selector4~452 Selector3~52 state.0100 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.882 ns" { icw1[1] {} Selector4~448 {} Selector4~450 {} Selector4~452 {} Selector3~52 {} state.0100 {} } { 0.000ns 0.269ns 0.262ns 0.262ns 0.281ns 0.000ns } { 0.000ns 0.149ns 0.275ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.447 ns - Smallest " "Info: - Smallest clock skew is -4.447 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "wr destination 4.317 ns + Shortest register " "Info: + Shortest clock path from clock \"wr\" to destination register is 4.317 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns wr 1 CLK PIN_M2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_M2; Fanout = 4; CLK Node = 'wr'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { wr } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.452 ns) + CELL(0.376 ns) 2.680 ns write1~25 2 COMB LCCOMB_X19_Y21_N0 5 " "Info: 2: + IC(1.452 ns) + CELL(0.376 ns) = 2.680 ns; Loc. = LCCOMB_X19_Y21_N0; Fanout = 5; COMB Node = 'write1~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.828 ns" { wr write1~25 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.420 ns) 3.552 ns clk 3 COMB LCCOMB_X18_Y21_N30 5 " "Info: 3: + IC(0.452 ns) + CELL(0.420 ns) = 3.552 ns; Loc. = LCCOMB_X18_Y21_N30; Fanout = 5; COMB Node = 'clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.872 ns" { write1~25 clk } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.228 ns) + CELL(0.537 ns) 4.317 ns state.0100 4 REG LCFF_X18_Y21_N17 3 " "Info: 4: + IC(0.228 ns) + CELL(0.537 ns) = 4.317 ns; Loc. = LCFF_X18_Y21_N17; Fanout = 3; REG Node = 'state.0100'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.765 ns" { clk state.0100 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.185 ns ( 50.61 % ) " "Info: Total cell delay = 2.185 ns ( 50.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.132 ns ( 49.39 % ) " "Info: Total interconnect delay = 2.132 ns ( 49.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.317 ns" { wr write1~25 clk state.0100 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.317 ns" { wr {} wr~combout {} write1~25 {} clk {} state.0100 {} } { 0.000ns 0.000ns 1.452ns 0.452ns 0.228ns } { 0.000ns 0.852ns 0.376ns 0.420ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "wr source 8.764 ns - Longest register " "Info: - Longest clock path from clock \"wr\" to source register is 8.764 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns wr 1 CLK PIN_M2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_M2; Fanout = 4; CLK Node = 'wr'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { wr } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.454 ns) + CELL(0.420 ns) 2.726 ns write2~0 2 COMB LCCOMB_X19_Y21_N14 15 " "Info: 2: + IC(1.454 ns) + CELL(0.420 ns) = 2.726 ns; Loc. = LCCOMB_X19_Y21_N14; Fanout = 15; COMB Node = 'write2~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.874 ns" { wr write2~0 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.725 ns) + CELL(0.275 ns) 3.726 ns clk 3 COMB LCCOMB_X18_Y21_N30 5 " "Info: 3: + IC(0.725 ns) + CELL(0.275 ns) = 3.726 ns; Loc. = LCCOMB_X18_Y21_N30; Fanout = 5; COMB Node = 'clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { write2~0 clk } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.228 ns) + CELL(0.787 ns) 4.741 ns state.0001 4 REG LCFF_X18_Y21_N25 4 " "Info: 4: + IC(0.228 ns) + CELL(0.787 ns) = 4.741 ns; Loc. = LCFF_X18_Y21_N25; Fanout = 4; REG Node = 'state.0001'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.015 ns" { clk state.0001 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.150 ns) 5.389 ns icw1~0 5 COMB LCCOMB_X19_Y21_N26 1 " "Info: 5: + IC(0.498 ns) + CELL(0.150 ns) = 5.389 ns; Loc. = LCCOMB_X19_Y21_N26; Fanout = 1; COMB Node = 'icw1~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.648 ns" { state.0001 icw1~0 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.878 ns) + CELL(0.000 ns) 7.267 ns icw1~0clkctrl 6 COMB CLKCTRL_G9 3 " "Info: 6: + IC(1.878 ns) + CELL(0.000 ns) = 7.267 ns; Loc. = CLKCTRL_G9; Fanout = 3; COMB Node = 'icw1~0clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.878 ns" { icw1~0 icw1~0clkctrl } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.347 ns) + CELL(0.150 ns) 8.764 ns icw1\[1\] 7 REG LCCOMB_X18_Y21_N22 1 " "Info: 7: + IC(1.347 ns) + CELL(0.150 ns) = 8.764 ns; Loc. = LCCOMB_X18_Y21_N22; Fanout = 1; REG Node = 'icw1\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.497 ns" { icw1~0clkctrl icw1[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.634 ns ( 30.05 % ) " "Info: Total cell delay = 2.634 ns ( 30.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.130 ns ( 69.95 % ) " "Info: Total interconnect delay = 6.130 ns ( 69.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.764 ns" { wr write2~0 clk state.0001 icw1~0 icw1~0clkctrl icw1[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.764 ns" { wr {} wr~combout {} write2~0 {} clk {} state.0001 {} icw1~0 {} icw1~0clkctrl {} icw1[1] {} } { 0.000ns 0.000ns 1.454ns 0.725ns 0.228ns 0.498ns 1.878ns 1.347ns } { 0.000ns 0.852ns 0.420ns 0.275ns 0.787ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.317 ns" { wr write1~25 clk state.0100 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.317 ns" { wr {} wr~combout {} write1~25 {} clk {} state.0100 {} } { 0.000ns 0.000ns 1.452ns 0.452ns 0.228ns } { 0.000ns 0.852ns 0.376ns 0.420ns 0.537ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.764 ns" { wr write2~0 clk state.0001 icw1~0 icw1~0clkctrl icw1[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.764 ns" { wr {} wr~combout {} write2~0 {} clk {} state.0001 {} icw1~0 {} icw1~0clkctrl {} icw1[1] {} } { 0.000ns 0.000ns 1.454ns 0.725ns 0.228ns 0.498ns 1.878ns 1.347ns } { 0.000ns 0.852ns 0.420ns 0.275ns 0.787ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 85 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 85 -1 0 } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.882 ns" { icw1[1] Selector4~448 Selector4~450 Selector4~452 Selector3~52 state.0100 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.882 ns" { icw1[1] {} Selector4~448 {} Selector4~450 {} Selector4~452 {} Selector3~52 {} state.0100 {} } { 0.000ns 0.269ns 0.262ns 0.262ns 0.281ns 0.000ns } { 0.000ns 0.149ns 0.275ns 0.150ns 0.150ns 0.084ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.317 ns" { wr write1~25 clk state.0100 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.317 ns" { wr {} wr~combout {} write1~25 {} clk {} state.0100 {} } { 0.000ns 0.000ns 1.452ns 0.452ns 0.228ns } { 0.000ns 0.852ns 0.376ns 0.420ns 0.537ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.764 ns" { wr write2~0 clk state.0001 icw1~0 icw1~0clkctrl icw1[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.764 ns" { wr {} wr~combout {} write2~0 {} clk {} state.0001 {} icw1~0 {} icw1~0clkctrl {} icw1[1] {} } { 0.000ns 0.000ns 1.454ns 0.725ns 0.228ns 0.498ns 1.878ns 1.347ns } { 0.000ns 0.852ns 0.420ns 0.275ns 0.787ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "rd register icw1\[1\] register state.0100 80.05 MHz 12.492 ns Internal " "Info: Clock \"rd\" has Internal fmax of 80.05 MHz between source register \"icw1\[1\]\" and destination register \"state.0100\" (period= 12.492 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.882 ns + Longest register register " "Info: + Longest register to register delay is 1.882 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns icw1\[1\] 1 REG LCCOMB_X18_Y21_N22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X18_Y21_N22; Fanout = 1; REG Node = 'icw1\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { icw1[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.149 ns) 0.418 ns Selector4~448 2 COMB LCCOMB_X18_Y21_N4 2 " "Info: 2: + IC(0.269 ns) + CELL(0.149 ns) = 0.418 ns; Loc. = LCCOMB_X18_Y21_N4; Fanout = 2; COMB Node = 'Selector4~448'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.418 ns" { icw1[1] Selector4~448 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.275 ns) 0.955 ns Selector4~450 3 COMB LCCOMB_X18_Y21_N10 2 " "Info: 3: + IC(0.262 ns) + CELL(0.275 ns) = 0.955 ns; Loc. = LCCOMB_X18_Y21_N10; Fanout = 2; COMB Node = 'Selector4~450'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { Selector4~448 Selector4~450 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.150 ns) 1.367 ns Selector4~452 4 COMB LCCOMB_X18_Y21_N2 5 " "Info: 4: + IC(0.262 ns) + CELL(0.150 ns) = 1.367 ns; Loc. = LCCOMB_X18_Y21_N2; Fanout = 5; COMB Node = 'Selector4~452'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.412 ns" { Selector4~450 Selector4~452 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.281 ns) + CELL(0.150 ns) 1.798 ns Selector3~52 5 COMB LCCOMB_X18_Y21_N16 1 " "Info: 5: + IC(0.281 ns) + CELL(0.150 ns) = 1.798 ns; Loc. = LCCOMB_X18_Y21_N16; Fanout = 1; COMB Node = 'Selector3~52'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.431 ns" { Selector4~452 Selector3~52 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.882 ns state.0100 6 REG LCFF_X18_Y21_N17 3 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 1.882 ns; Loc. = LCFF_X18_Y21_N17; Fanout = 3; REG Node = 'state.0100'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Selector3~52 state.0100 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.808 ns ( 42.93 % ) " "Info: Total cell delay = 0.808 ns ( 42.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.074 ns ( 57.07 % ) " "Info: Total interconnect delay = 1.074 ns ( 57.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.882 ns" { icw1[1] Selector4~448 Selector4~450 Selector4~452 Selector3~52 state.0100 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.882 ns" { icw1[1] {} Selector4~448 {} Selector4~450 {} Selector4~452 {} Selector3~52 {} state.0100 {} } { 0.000ns 0.269ns 0.262ns 0.262ns 0.281ns 0.000ns } { 0.000ns 0.149ns 0.275ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.400 ns - Smallest " "Info: - Smallest clock skew is -4.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rd destination 4.366 ns + Shortest register " "Info: + Shortest clock path from clock \"rd\" to destination register is 4.366 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns rd 1 CLK PIN_L7 4 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_L7; Fanout = 4; CLK Node = 'rd'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.459 ns) + CELL(0.438 ns) 2.729 ns write1~25 2 COMB LCCOMB_X19_Y21_N0 5 " "Info: 2: + IC(1.459 ns) + CELL(0.438 ns) = 2.729 ns; Loc. = LCCOMB_X19_Y21_N0; Fanout = 5; COMB Node = 'write1~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.897 ns" { rd write1~25 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.420 ns) 3.601 ns clk 3 COMB LCCOMB_X18_Y21_N30 5 " "Info: 3: + IC(0.452 ns) + CELL(0.420 ns) = 3.601 ns; Loc. = LCCOMB_X18_Y21_N30; Fanout = 5; COMB Node = 'clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.872 ns" { write1~25 clk } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.228 ns) + CELL(0.537 ns) 4.366 ns state.0100 4 REG LCFF_X18_Y21_N17 3 " "Info: 4: + IC(0.228 ns) + CELL(0.537 ns) = 4.366 ns; Loc. = LCFF_X18_Y21_N17; Fanout = 3; REG Node = 'state.0100'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.765 ns" { clk state.0100 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.227 ns ( 51.01 % ) " "Info: Total cell delay = 2.227 ns ( 51.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.139 ns ( 48.99 % ) " "Info: Total interconnect delay = 2.139 ns ( 48.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.366 ns" { rd write1~25 clk state.0100 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.366 ns" { rd {} rd~combout {} write1~25 {} clk {} state.0100 {} } { 0.000ns 0.000ns 1.459ns 0.452ns 0.228ns } { 0.000ns 0.832ns 0.438ns 0.420ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rd source 8.766 ns - Longest register " "Info: - Longest clock path from clock \"rd\" to source register is 8.766 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns rd 1 CLK PIN_L7 4 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_L7; Fanout = 4; CLK Node = 'rd'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.458 ns) + CELL(0.438 ns) 2.728 ns write2~0 2 COMB LCCOMB_X19_Y21_N14 15 " "Info: 2: + IC(1.458 ns) + CELL(0.438 ns) = 2.728 ns; Loc. = LCCOMB_X19_Y21_N14; Fanout = 15; COMB Node = 'write2~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.896 ns" { rd write2~0 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.725 ns) + CELL(0.275 ns) 3.728 ns clk 3 COMB LCCOMB_X18_Y21_N30 5 " "Info: 3: + IC(0.725 ns) + CELL(0.275 ns) = 3.728 ns; Loc. = LCCOMB_X18_Y21_N30; Fanout = 5; COMB Node = 'clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { write2~0 clk } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.228 ns) + CELL(0.787 ns) 4.743 ns state.0001 4 REG LCFF_X18_Y21_N25 4 " "Info: 4: + IC(0.228 ns) + CELL(0.787 ns) = 4.743 ns; Loc. = LCFF_X18_Y21_N25; Fanout = 4; REG Node = 'state.0001'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.015 ns" { clk state.0001 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.150 ns) 5.391 ns icw1~0 5 COMB LCCOMB_X19_Y21_N26 1 " "Info: 5: + IC(0.498 ns) + CELL(0.150 ns) = 5.391 ns; Loc. = LCCOMB_X19_Y21_N26; Fanout = 1; COMB Node = 'icw1~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.648 ns" { state.0001 icw1~0 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.878 ns) + CELL(0.000 ns) 7.269 ns icw1~0clkctrl 6 COMB CLKCTRL_G9 3 " "Info: 6: + IC(1.878 ns) + CELL(0.000 ns) = 7.269 ns; Loc. = CLKCTRL_G9; Fanout = 3; COMB Node = 'icw1~0clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.878 ns" { icw1~0 icw1~0clkctrl } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.347 ns) + CELL(0.150 ns) 8.766 ns icw1\[1\] 7 REG LCCOMB_X18_Y21_N22 1 " "Info: 7: + IC(1.347 ns) + CELL(0.150 ns) = 8.766 ns; Loc. = LCCOMB_X18_Y21_N22; Fanout = 1; REG Node = 'icw1\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.497 ns" { icw1~0clkctrl icw1[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.632 ns ( 30.03 % ) " "Info: Total cell delay = 2.632 ns ( 30.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.134 ns ( 69.97 % ) " "Info: Total interconnect delay = 6.134 ns ( 69.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.766 ns" { rd write2~0 clk state.0001 icw1~0 icw1~0clkctrl icw1[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.766 ns" { rd {} rd~combout {} write2~0 {} clk {} state.0001 {} icw1~0 {} icw1~0clkctrl {} icw1[1] {} } { 0.000ns 0.000ns 1.458ns 0.725ns 0.228ns 0.498ns 1.878ns 1.347ns } { 0.000ns 0.832ns 0.438ns 0.275ns 0.787ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.366 ns" { rd write1~25 clk state.0100 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.366 ns" { rd {} rd~combout {} write1~25 {} clk {} state.0100 {} } { 0.000ns 0.000ns 1.459ns 0.452ns 0.228ns } { 0.000ns 0.832ns 0.438ns 0.420ns 0.537ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.766 ns" { rd write2~0 clk state.0001 icw1~0 icw1~0clkctrl icw1[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.766 ns" { rd {} rd~combout {} write2~0 {} clk {} state.0001 {} icw1~0 {} icw1~0clkctrl {} icw1[1] {} } { 0.000ns 0.000ns 1.458ns 0.725ns 0.228ns 0.498ns 1.878ns 1.347ns } { 0.000ns 0.832ns 0.438ns 0.275ns 0.787ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 85 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 85 -1 0 } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.882 ns" { icw1[1] Selector4~448 Selector4~450 Selector4~452 Selector3~52 state.0100 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.882 ns" { icw1[1] {} Selector4~448 {} Selector4~450 {} Selector4~452 {} Selector3~52 {} state.0100 {} } { 0.000ns 0.269ns 0.262ns 0.262ns 0.281ns 0.000ns } { 0.000ns 0.149ns 0.275ns 0.150ns 0.150ns 0.084ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.366 ns" { rd write1~25 clk state.0100 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.366 ns" { rd {} rd~combout {} write1~25 {} clk {} state.0100 {} } { 0.000ns 0.000ns 1.459ns 0.452ns 0.228ns } { 0.000ns 0.832ns 0.438ns 0.420ns 0.537ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.766 ns" { rd write2~0 clk state.0001 icw1~0 icw1~0clkctrl icw1[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.766 ns" { rd {} rd~combout {} write2~0 {} clk {} state.0001 {} icw1~0 {} icw1~0clkctrl {} icw1[1] {} } { 0.000ns 0.000ns 1.458ns 0.725ns 0.228ns 0.498ns 1.878ns 1.347ns } { 0.000ns 0.832ns 0.438ns 0.275ns 0.787ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "datain\[4\] register ocw2\[2\] register er\[6\] 182.45 MHz 5.481 ns Internal " "Info: Clock \"datain\[4\]\" has Internal fmax of 182.45 MHz between source register \"ocw2\[2\]\" and destination register \"er\[6\]\" (period= 5.481 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.843 ns + Longest register register " "Info: + Longest register to register delay is 2.843 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ocw2\[2\] 1 REG LCCOMB_X20_Y22_N22 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X20_Y22_N22; Fanout = 4; REG Node = 'ocw2\[2\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ocw2[2] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.054 ns) + CELL(0.385 ns) 1.439 ns er\[6\]~490 2 COMB LCCOMB_X21_Y22_N20 2 " "Info: 2: + IC(1.054 ns) + CELL(0.385 ns) = 1.439 ns; Loc. = LCCOMB_X21_Y22_N20; Fanout = 2; COMB Node = 'er\[6\]~490'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.439 ns" { ocw2[2] er[6]~490 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.150 ns) 2.248 ns er\[6\]~494 3 COMB LCCOMB_X21_Y22_N16 1 " "Info: 3: + IC(0.659 ns) + CELL(0.150 ns) = 2.248 ns; Loc. = LCCOMB_X21_Y22_N16; Fanout = 1; COMB Node = 'er\[6\]~494'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.809 ns" { er[6]~490 er[6]~494 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.150 ns) 2.843 ns er\[6\] 4 REG LCCOMB_X21_Y22_N10 7 " "Info: 4: + IC(0.445 ns) + CELL(0.150 ns) = 2.843 ns; Loc. = LCCOMB_X21_Y22_N10; Fanout = 7; REG Node = 'er\[6\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { er[6]~494 er[6] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.685 ns ( 24.09 % ) " "Info: Total cell delay = 0.685 ns ( 24.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.158 ns ( 75.91 % ) " "Info: Total interconnect delay = 2.158 ns ( 75.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { ocw2[2] er[6]~490 er[6]~494 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { ocw2[2] {} er[6]~490 {} er[6]~494 {} er[6] {} } { 0.000ns 1.054ns 0.659ns 0.445ns } { 0.000ns 0.385ns 0.150ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.641 ns - Smallest " "Info: - Smallest clock skew is -1.641 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "datain\[4\] destination 4.296 ns + Shortest register " "Info: + Shortest clock path from clock \"datain\[4\]\" to destination register is 4.296 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns datain\[4\] 1 CLK PIN_M3 5 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_M3; Fanout = 5; CLK Node = 'datain\[4\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { datain[4] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.806 ns) + CELL(0.150 ns) 2.808 ns o2~18 2 COMB LCCOMB_X22_Y22_N2 4 " "Info: 2: + IC(1.806 ns) + CELL(0.150 ns) = 2.808 ns; Loc. = LCCOMB_X22_Y22_N2; Fanout = 4; COMB Node = 'o2~18'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.956 ns" { datain[4] o2~18 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.456 ns) + CELL(0.275 ns) 3.539 ns er\[7\]~482 3 COMB LCCOMB_X22_Y22_N8 8 " "Info: 3: + IC(0.456 ns) + CELL(0.275 ns) = 3.539 ns; Loc. = LCCOMB_X22_Y22_N8; Fanout = 8; COMB Node = 'er\[7\]~482'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.731 ns" { o2~18 er[7]~482 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.486 ns) + CELL(0.271 ns) 4.296 ns er\[6\] 4 REG LCCOMB_X21_Y22_N10 7 " "Info: 4: + IC(0.486 ns) + CELL(0.271 ns) = 4.296 ns; Loc. = LCCOMB_X21_Y22_N10; Fanout = 7; REG Node = 'er\[6\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.757 ns" { er[7]~482 er[6] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.548 ns ( 36.03 % ) " "Info: Total cell delay = 1.548 ns ( 36.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.748 ns ( 63.97 % ) " "Info: Total interconnect delay = 2.748 ns ( 63.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.296 ns" { datain[4] o2~18 er[7]~482 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.296 ns" { datain[4] {} datain[4]~combout {} o2~18 {} er[7]~482 {} er[6] {} } { 0.000ns 0.000ns 1.806ns 0.456ns 0.486ns } { 0.000ns 0.852ns 0.150ns 0.275ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "datain\[4\] source 5.937 ns - Longest register " "Info: - Longest clock path from clock \"datain\[4\]\" to source register is 5.937 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns datain\[4\] 1 CLK PIN_M3 5 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_M3; Fanout = 5; CLK Node = 'datain\[4\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { datain[4] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.806 ns) + CELL(0.150 ns) 2.808 ns o2~18 2 COMB LCCOMB_X22_Y22_N2 4 " "Info: 2: + IC(1.806 ns) + CELL(0.150 ns) = 2.808 ns; Loc. = LCCOMB_X22_Y22_N2; Fanout = 4; COMB Node = 'o2~18'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.956 ns" { datain[4] o2~18 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.589 ns) + CELL(0.000 ns) 4.397 ns o2~18clkctrl 3 COMB CLKCTRL_G1 4 " "Info: 3: + IC(1.589 ns) + CELL(0.000 ns) = 4.397 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'o2~18clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { o2~18 o2~18clkctrl } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.390 ns) + CELL(0.150 ns) 5.937 ns ocw2\[2\] 4 REG LCCOMB_X20_Y22_N22 4 " "Info: 4: + IC(1.390 ns) + CELL(0.150 ns) = 5.937 ns; Loc. = LCCOMB_X20_Y22_N22; Fanout = 4; REG Node = 'ocw2\[2\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.540 ns" { o2~18clkctrl ocw2[2] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.152 ns ( 19.40 % ) " "Info: Total cell delay = 1.152 ns ( 19.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.785 ns ( 80.60 % ) " "Info: Total interconnect delay = 4.785 ns ( 80.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.937 ns" { datain[4] o2~18 o2~18clkctrl ocw2[2] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.937 ns" { datain[4] {} datain[4]~combout {} o2~18 {} o2~18clkctrl {} ocw2[2] {} } { 0.000ns 0.000ns 1.806ns 1.589ns 1.390ns } { 0.000ns 0.852ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.296 ns" { datain[4] o2~18 er[7]~482 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.296 ns" { datain[4] {} datain[4]~combout {} o2~18 {} er[7]~482 {} er[6] {} } { 0.000ns 0.000ns 1.806ns 0.456ns 0.486ns } { 0.000ns 0.852ns 0.150ns 0.275ns 0.271ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.937 ns" { datain[4] o2~18 o2~18clkctrl ocw2[2] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.937 ns" { datain[4] {} datain[4]~combout {} o2~18 {} o2~18clkctrl {} ocw2[2] {} } { 0.000ns 0.000ns 1.806ns 1.589ns 1.390ns } { 0.000ns 0.852ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 90 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.997 ns + " "Info: + Micro setup delay of destination is 0.997 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 150 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { ocw2[2] er[6]~490 er[6]~494 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { ocw2[2] {} er[6]~490 {} er[6]~494 {} er[6] {} } { 0.000ns 1.054ns 0.659ns 0.445ns } { 0.000ns 0.385ns 0.150ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.296 ns" { datain[4] o2~18 er[7]~482 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.296 ns" { datain[4] {} datain[4]~combout {} o2~18 {} er[7]~482 {} er[6] {} } { 0.000ns 0.000ns 1.806ns 0.456ns 0.486ns } { 0.000ns 0.852ns 0.150ns 0.275ns 0.271ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.937 ns" { datain[4] o2~18 o2~18clkctrl ocw2[2] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.937 ns" { datain[4] {} datain[4]~combout {} o2~18 {} o2~18clkctrl {} ocw2[2] {} } { 0.000ns 0.000ns 1.806ns 1.589ns 1.390ns } { 0.000ns 0.852ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "datain\[3\] register ocw2\[2\] register er\[6\] 182.45 MHz 5.481 ns Internal " "Info: Clock \"datain\[3\]\" has Internal fmax of 182.45 MHz between source register \"ocw2\[2\]\" and destination register \"er\[6\]\" (period= 5.481 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.843 ns + Longest register register " "Info: + Longest register to register delay is 2.843 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ocw2\[2\] 1 REG LCCOMB_X20_Y22_N22 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X20_Y22_N22; Fanout = 4; REG Node = 'ocw2\[2\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ocw2[2] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.054 ns) + CELL(0.385 ns) 1.439 ns er\[6\]~490 2 COMB LCCOMB_X21_Y22_N20 2 " "Info: 2: + IC(1.054 ns) + CELL(0.385 ns) = 1.439 ns; Loc. = LCCOMB_X21_Y22_N20; Fanout = 2; COMB Node = 'er\[6\]~490'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.439 ns" { ocw2[2] er[6]~490 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.150 ns) 2.248 ns er\[6\]~494 3 COMB LCCOMB_X21_Y22_N16 1 " "Info: 3: + IC(0.659 ns) + CELL(0.150 ns) = 2.248 ns; Loc. = LCCOMB_X21_Y22_N16; Fanout = 1; COMB Node = 'er\[6\]~494'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.809 ns" { er[6]~490 er[6]~494 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.150 ns) 2.843 ns er\[6\] 4 REG LCCOMB_X21_Y22_N10 7 " "Info: 4: + IC(0.445 ns) + CELL(0.150 ns) = 2.843 ns; Loc. = LCCOMB_X21_Y22_N10; Fanout = 7; REG Node = 'er\[6\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { er[6]~494 er[6] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.685 ns ( 24.09 % ) " "Info: Total cell delay = 0.685 ns ( 24.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.158 ns ( 75.91 % ) " "Info: Total interconnect delay = 2.158 ns ( 75.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { ocw2[2] er[6]~490 er[6]~494 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { ocw2[2] {} er[6]~490 {} er[6]~494 {} er[6] {} } { 0.000ns 1.054ns 0.659ns 0.445ns } { 0.000ns 0.385ns 0.150ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.641 ns - Smallest " "Info: - Smallest clock skew is -1.641 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "datain\[3\] destination 4.043 ns + Shortest register " "Info: + Shortest clock path from clock \"datain\[3\]\" to destination register is 4.043 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns datain\[3\] 1 CLK PIN_M5 5 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_M5; Fanout = 5; CLK Node = 'datain\[3\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { datain[3] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.448 ns) + CELL(0.275 ns) 2.555 ns o2~18 2 COMB LCCOMB_X22_Y22_N2 4 " "Info: 2: + IC(1.448 ns) + CELL(0.275 ns) = 2.555 ns; Loc. = LCCOMB_X22_Y22_N2; Fanout = 4; COMB Node = 'o2~18'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.723 ns" { datain[3] o2~18 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.456 ns) + CELL(0.275 ns) 3.286 ns er\[7\]~482 3 COMB LCCOMB_X22_Y22_N8 8 " "Info: 3: + IC(0.456 ns) + CELL(0.275 ns) = 3.286 ns; Loc. = LCCOMB_X22_Y22_N8; Fanout = 8; COMB Node = 'er\[7\]~482'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.731 ns" { o2~18 er[7]~482 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.486 ns) + CELL(0.271 ns) 4.043 ns er\[6\] 4 REG LCCOMB_X21_Y22_N10 7 " "Info: 4: + IC(0.486 ns) + CELL(0.271 ns) = 4.043 ns; Loc. = LCCOMB_X21_Y22_N10; Fanout = 7; REG Node = 'er\[6\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.757 ns" { er[7]~482 er[6] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.653 ns ( 40.89 % ) " "Info: Total cell delay = 1.653 ns ( 40.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.390 ns ( 59.11 % ) " "Info: Total interconnect delay = 2.390 ns ( 59.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.043 ns" { datain[3] o2~18 er[7]~482 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.043 ns" { datain[3] {} datain[3]~combout {} o2~18 {} er[7]~482 {} er[6] {} } { 0.000ns 0.000ns 1.448ns 0.456ns 0.486ns } { 0.000ns 0.832ns 0.275ns 0.275ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "datain\[3\] source 5.684 ns - Longest register " "Info: - Longest clock path from clock \"datain\[3\]\" to source register is 5.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns datain\[3\] 1 CLK PIN_M5 5 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_M5; Fanout = 5; CLK Node = 'datain\[3\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { datain[3] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.448 ns) + CELL(0.275 ns) 2.555 ns o2~18 2 COMB LCCOMB_X22_Y22_N2 4 " "Info: 2: + IC(1.448 ns) + CELL(0.275 ns) = 2.555 ns; Loc. = LCCOMB_X22_Y22_N2; Fanout = 4; COMB Node = 'o2~18'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.723 ns" { datain[3] o2~18 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.589 ns) + CELL(0.000 ns) 4.144 ns o2~18clkctrl 3 COMB CLKCTRL_G1 4 " "Info: 3: + IC(1.589 ns) + CELL(0.000 ns) = 4.144 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'o2~18clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { o2~18 o2~18clkctrl } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.390 ns) + CELL(0.150 ns) 5.684 ns ocw2\[2\] 4 REG LCCOMB_X20_Y22_N22 4 " "Info: 4: + IC(1.390 ns) + CELL(0.150 ns) = 5.684 ns; Loc. = LCCOMB_X20_Y22_N22; Fanout = 4; REG Node = 'ocw2\[2\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.540 ns" { o2~18clkctrl ocw2[2] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.257 ns ( 22.11 % ) " "Info: Total cell delay = 1.257 ns ( 22.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.427 ns ( 77.89 % ) " "Info: Total interconnect delay = 4.427 ns ( 77.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.684 ns" { datain[3] o2~18 o2~18clkctrl ocw2[2] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.684 ns" { datain[3] {} datain[3]~combout {} o2~18 {} o2~18clkctrl {} ocw2[2] {} } { 0.000ns 0.000ns 1.448ns 1.589ns 1.390ns } { 0.000ns 0.832ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.043 ns" { datain[3] o2~18 er[7]~482 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.043 ns" { datain[3] {} datain[3]~combout {} o2~18 {} er[7]~482 {} er[6] {} } { 0.000ns 0.000ns 1.448ns 0.456ns 0.486ns } { 0.000ns 0.832ns 0.275ns 0.275ns 0.271ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.684 ns" { datain[3] o2~18 o2~18clkctrl ocw2[2] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.684 ns" { datain[3] {} datain[3]~combout {} o2~18 {} o2~18clkctrl {} ocw2[2] {} } { 0.000ns 0.000ns 1.448ns 1.589ns 1.390ns } { 0.000ns 0.832ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 90 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.997 ns + " "Info: + Micro setup delay of destination is 0.997 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 150 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { ocw2[2] er[6]~490 er[6]~494 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { ocw2[2] {} er[6]~490 {} er[6]~494 {} er[6] {} } { 0.000ns 1.054ns 0.659ns 0.445ns } { 0.000ns 0.385ns 0.150ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.043 ns" { datain[3] o2~18 er[7]~482 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.043 ns" { datain[3] {} datain[3]~combout {} o2~18 {} er[7]~482 {} er[6] {} } { 0.000ns 0.000ns 1.448ns 0.456ns 0.486ns } { 0.000ns 0.832ns 0.275ns 0.275ns 0.271ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.684 ns" { datain[3] o2~18 o2~18clkctrl ocw2[2] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.684 ns" { datain[3] {} datain[3]~combout {} o2~18 {} o2~18clkctrl {} ocw2[2] {} } { 0.000ns 0.000ns 1.448ns 1.589ns 1.390ns } { 0.000ns 0.832ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "reset register register flag1.00_785 flag1.01_775 420.17 MHz Internal " "Info: Clock \"reset\" Internal fmax is restricted to 420.17 MHz between source register \"flag1.00_785\" and destination register \"flag1.01_775\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.38 ns " "Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.541 ns + Longest register register " "Info: + Longest register to register delay is 1.541 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns flag1.00_785 1 REG LCCOMB_X21_Y23_N12 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X21_Y23_N12; Fanout = 2; REG Node = 'flag1.00_785'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag1.00_785 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 127 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.458 ns) + CELL(0.419 ns) 0.877 ns flag1.01~79 2 COMB LCCOMB_X21_Y23_N22 1 " "Info: 2: + IC(0.458 ns) + CELL(0.419 ns) = 0.877 ns; Loc. = LCCOMB_X21_Y23_N22; Fanout = 1; COMB Node = 'flag1.01~79'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.877 ns" { flag1.00_785 flag1.01~79 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.415 ns) 1.541 ns flag1.01_775 3 REG LCCOMB_X21_Y23_N14 2 " "Info: 3: + IC(0.249 ns) + CELL(0.415 ns) = 1.541 ns; Loc. = LCCOMB_X21_Y23_N14; Fanout = 2; REG Node = 'flag1.01_775'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.664 ns" { flag1.01~79 flag1.01_775 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 127 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.834 ns ( 54.12 % ) " "Info: Total cell delay = 0.834 ns ( 54.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.707 ns ( 45.88 % ) " "Info: Total interconnect delay = 0.707 ns ( 45.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { flag1.00_785 flag1.01~79 flag1.01_775 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.541 ns" { flag1.00_785 {} flag1.01~79 {} flag1.01_775 {} } { 0.000ns 0.458ns 0.249ns } { 0.000ns 0.419ns 0.415ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "reset destination 6.989 ns + Shortest register " "Info: + Shortest clock path from clock \"reset\" to destination register is 6.989 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns reset 1 CLK PIN_P2 44 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 44; CLK Node = 'reset'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.472 ns) 2.471 ns flag2\[0\]~13 2 COMB LOOP LCCOMB_X22_Y22_N12 4 " "Info: 2: + IC(0.000 ns) + CELL(1.472 ns) = 2.471 ns; Loc. = LCCOMB_X22_Y22_N12; Fanout = 4; COMB LOOP Node = 'flag2\[0\]~13'" { { "Info" "ITDB_PART_OF_SCC" "flag2\[0\]~13 LCCOMB_X22_Y22_N12 " "Info: Loc. = LCCOMB_X22_Y22_N12; Node \"flag2\[0\]~13\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag2[0]~13 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag2[0]~13 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 127 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.472 ns" { reset flag2[0]~13 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.965 ns) + CELL(0.150 ns) 3.586 ns flag1.01~80 3 COMB LCCOMB_X21_Y23_N8 1 " "Info: 3: + IC(0.965 ns) + CELL(0.150 ns) = 3.586 ns; Loc. = LCCOMB_X21_Y23_N8; Fanout = 1; COMB Node = 'flag1.01~80'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.115 ns" { flag2[0]~13 flag1.01~80 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.877 ns) + CELL(0.000 ns) 5.463 ns flag1.01~80clkctrl 4 COMB CLKCTRL_G8 2 " "Info: 4: + IC(1.877 ns) + CELL(0.000 ns) = 5.463 ns; Loc. = CLKCTRL_G8; Fanout = 2; COMB Node = 'flag1.01~80clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.877 ns" { flag1.01~80 flag1.01~80clkctrl } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.376 ns) + CELL(0.150 ns) 6.989 ns flag1.01_775 5 REG LCCOMB_X21_Y23_N14 2 " "Info: 5: + IC(1.376 ns) + CELL(0.150 ns) = 6.989 ns; Loc. = LCCOMB_X21_Y23_N14; Fanout = 2; REG Node = 'flag1.01_775'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.526 ns" { flag1.01~80clkctrl flag1.01_775 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 127 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.771 ns ( 39.65 % ) " "Info: Total cell delay = 2.771 ns ( 39.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.218 ns ( 60.35 % ) " "Info: Total interconnect delay = 4.218 ns ( 60.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.989 ns" { reset flag2[0]~13 flag1.01~80 flag1.01~80clkctrl flag1.01_775 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.989 ns" { reset {} reset~combout {} flag2[0]~13 {} flag1.01~80 {} flag1.01~80clkctrl {} flag1.01_775 {} } { 0.000ns 0.000ns 0.000ns 0.965ns 1.877ns 1.376ns } { 0.000ns 0.999ns 1.472ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "reset source 6.989 ns - Longest register " "Info: - Longest clock path from clock \"reset\" to source register is 6.989 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns reset 1 CLK PIN_P2 44 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 44; CLK Node = 'reset'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.472 ns) 2.471 ns flag2\[0\]~13 2 COMB LOOP LCCOMB_X22_Y22_N12 4 " "Info: 2: + IC(0.000 ns) + CELL(1.472 ns) = 2.471 ns; Loc. = LCCOMB_X22_Y22_N12; Fanout = 4; COMB LOOP Node = 'flag2\[0\]~13'" { { "Info" "ITDB_PART_OF_SCC" "flag2\[0\]~13 LCCOMB_X22_Y22_N12 " "Info: Loc. = LCCOMB_X22_Y22_N12; Node \"flag2\[0\]~13\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag2[0]~13 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag2[0]~13 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 127 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.472 ns" { reset flag2[0]~13 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.965 ns) + CELL(0.150 ns) 3.586 ns flag1.01~80 3 COMB LCCOMB_X21_Y23_N8 1 " "Info: 3: + IC(0.965 ns) + CELL(0.150 ns) = 3.586 ns; Loc. = LCCOMB_X21_Y23_N8; Fanout = 1; COMB Node = 'flag1.01~80'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.115 ns" { flag2[0]~13 flag1.01~80 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.877 ns) + CELL(0.000 ns) 5.463 ns flag1.01~80clkctrl 4 COMB CLKCTRL_G8 2 " "Info: 4: + IC(1.877 ns) + CELL(0.000 ns) = 5.463 ns; Loc. = CLKCTRL_G8; Fanout = 2; COMB Node = 'flag1.01~80clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.877 ns" { flag1.01~80 flag1.01~80clkctrl } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.376 ns) + CELL(0.150 ns) 6.989 ns flag1.00_785 5 REG LCCOMB_X21_Y23_N12 2 " "Info: 5: + IC(1.376 ns) + CELL(0.150 ns) = 6.989 ns; Loc. = LCCOMB_X21_Y23_N12; Fanout = 2; REG Node = 'flag1.00_785'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.526 ns" { flag1.01~80clkctrl flag1.00_785 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 127 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.771 ns ( 39.65 % ) " "Info: Total cell delay = 2.771 ns ( 39.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.218 ns ( 60.35 % ) " "Info: Total interconnect delay = 4.218 ns ( 60.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.989 ns" { reset flag2[0]~13 flag1.01~80 flag1.01~80clkctrl flag1.00_785 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.989 ns" { reset {} reset~combout {} flag2[0]~13 {} flag1.01~80 {} flag1.01~80clkctrl {} flag1.00_785 {} } { 0.000ns 0.000ns 0.000ns 0.965ns 1.877ns 1.376ns } { 0.000ns 0.999ns 1.472ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.989 ns" { reset flag2[0]~13 flag1.01~80 flag1.01~80clkctrl flag1.01_775 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.989 ns" { reset {} reset~combout {} flag2[0]~13 {} flag1.01~80 {} flag1.01~80clkctrl {} flag1.01_775 {} } { 0.000ns 0.000ns 0.000ns 0.965ns 1.877ns 1.376ns } { 0.000ns 0.999ns 1.472ns 0.150ns 0.000ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.989 ns" { reset flag2[0]~13 flag1.01~80 flag1.01~80clkctrl flag1.00_785 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.989 ns" { reset {} reset~combout {} flag2[0]~13 {} flag1.01~80 {} flag1.01~80clkctrl {} flag1.00_785 {} } { 0.000ns 0.000ns 0.000ns 0.965ns 1.877ns 1.376ns } { 0.000ns 0.999ns 1.472ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 127 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.686 ns + " "Info: + Micro setup delay of destination is 0.686 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 127 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { flag1.00_785 flag1.01~79 flag1.01_775 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.541 ns" { flag1.00_785 {} flag1.01~79 {} flag1.01_775 {} } { 0.000ns 0.458ns 0.249ns } { 0.000ns 0.419ns 0.415ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.989 ns" { reset flag2[0]~13 flag1.01~80 flag1.01~80clkctrl flag1.01_775 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.989 ns" { reset {} reset~combout {} flag2[0]~13 {} flag1.01~80 {} flag1.01~80clkctrl {} flag1.01_775 {} } { 0.000ns 0.000ns 0.000ns 0.965ns 1.877ns 1.376ns } { 0.000ns 0.999ns 1.472ns 0.150ns 0.000ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.989 ns" { reset flag2[0]~13 flag1.01~80 flag1.01~80clkctrl flag1.00_785 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.989 ns" { reset {} reset~combout {} flag2[0]~13 {} flag1.01~80 {} flag1.01~80clkctrl {} flag1.00_785 {} } { 0.000ns 0.000ns 0.000ns 0.965ns 1.877ns 1.376ns } { 0.000ns 0.999ns 1.472ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag1.01_775 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { flag1.01_775 {} } {  } {  } "" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 127 0 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "inta register flag1.00_785 register flag1.01_775 271.15 MHz 3.688 ns Internal " "Info: Clock \"inta\" has Internal fmax of 271.15 MHz between source register \"flag1.00_785\" and destination register \"flag1.01_775\" (period= 3.688 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.541 ns + Longest register register " "Info: + Longest register to register delay is 1.541 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns flag1.00_785 1 REG LCCOMB_X21_Y23_N12 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X21_Y23_N12; Fanout = 2; REG Node = 'flag1.00_785'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag1.00_785 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 127 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.458 ns) + CELL(0.419 ns) 0.877 ns flag1.01~79 2 COMB LCCOMB_X21_Y23_N22 1 " "Info: 2: + IC(0.458 ns) + CELL(0.419 ns) = 0.877 ns; Loc. = LCCOMB_X21_Y23_N22; Fanout = 1; COMB Node = 'flag1.01~79'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.877 ns" { flag1.00_785 flag1.01~79 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.415 ns) 1.541 ns flag1.01_775 3 REG LCCOMB_X21_Y23_N14 2 " "Info: 3: + IC(0.249 ns) + CELL(0.415 ns) = 1.541 ns; Loc. = LCCOMB_X21_Y23_N14; Fanout = 2; REG Node = 'flag1.01_775'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.664 ns" { flag1.01~79 flag1.01_775 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 127 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.834 ns ( 54.12 % ) " "Info: Total cell delay = 0.834 ns ( 54.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.707 ns ( 45.88 % ) " "Info: Total interconnect delay = 0.707 ns ( 45.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { flag1.00_785 flag1.01~79 flag1.01_775 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.541 ns" { flag1.00_785 {} flag1.01~79 {} flag1.01_775 {} } { 0.000ns 0.458ns 0.249ns } { 0.000ns 0.419ns 0.415ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.461 ns - Smallest " "Info: - Smallest clock skew is -1.461 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "inta destination 6.090 ns + Shortest register " "Info: + Shortest clock path from clock \"inta\" to destination register is 6.090 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns inta 1 CLK PIN_L10 5 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_L10; Fanout = 5; CLK Node = 'inta'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { inta } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.580 ns) + CELL(0.275 ns) 2.687 ns flag1.01~80 2 COMB LCCOMB_X21_Y23_N8 1 " "Info: 2: + IC(1.580 ns) + CELL(0.275 ns) = 2.687 ns; Loc. = LCCOMB_X21_Y23_N8; Fanout = 1; COMB Node = 'flag1.01~80'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.855 ns" { inta flag1.01~80 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.877 ns) + CELL(0.000 ns) 4.564 ns flag1.01~80clkctrl 3 COMB CLKCTRL_G8 2 " "Info: 3: + IC(1.877 ns) + CELL(0.000 ns) = 4.564 ns; Loc. = CLKCTRL_G8; Fanout = 2; COMB Node = 'flag1.01~80clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.877 ns" { flag1.01~80 flag1.01~80clkctrl } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.376 ns) + CELL(0.150 ns) 6.090 ns flag1.01_775 4 REG LCCOMB_X21_Y23_N14 2 " "Info: 4: + IC(1.376 ns) + CELL(0.150 ns) = 6.090 ns; Loc. = LCCOMB_X21_Y23_N14; Fanout = 2; REG Node = 'flag1.01_775'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.526 ns" { flag1.01~80clkctrl flag1.01_775 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 127 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.257 ns ( 20.64 % ) " "Info: Total cell delay = 1.257 ns ( 20.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.833 ns ( 79.36 % ) " "Info: Total interconnect delay = 4.833 ns ( 79.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.090 ns" { inta flag1.01~80 flag1.01~80clkctrl flag1.01_775 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.090 ns" { inta {} inta~combout {} flag1.01~80 {} flag1.01~80clkctrl {} flag1.01_775 {} } { 0.000ns 0.000ns 1.580ns 1.877ns 1.376ns } { 0.000ns 0.832ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "inta source 7.551 ns - Longest register " "Info: - Longest clock path from clock \"inta\" to source register is 7.551 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns inta 1 CLK PIN_L10 5 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_L10; Fanout = 5; CLK Node = 'inta'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { inta } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.201 ns) 3.033 ns flag2\[0\]~13 2 COMB LOOP LCCOMB_X22_Y22_N12 4 " "Info: 2: + IC(0.000 ns) + CELL(2.201 ns) = 3.033 ns; Loc. = LCCOMB_X22_Y22_N12; Fanout = 4; COMB LOOP Node = 'flag2\[0\]~13'" { { "Info" "ITDB_PART_OF_SCC" "flag2\[0\]~13 LCCOMB_X22_Y22_N12 " "Info: Loc. = LCCOMB_X22_Y22_N12; Node \"flag2\[0\]~13\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag2[0]~13 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag2[0]~13 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 127 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.201 ns" { inta flag2[0]~13 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.965 ns) + CELL(0.150 ns) 4.148 ns flag1.01~80 3 COMB LCCOMB_X21_Y23_N8 1 " "Info: 3: + IC(0.965 ns) + CELL(0.150 ns) = 4.148 ns; Loc. = LCCOMB_X21_Y23_N8; Fanout = 1; COMB Node = 'flag1.01~80'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.115 ns" { flag2[0]~13 flag1.01~80 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.877 ns) + CELL(0.000 ns) 6.025 ns flag1.01~80clkctrl 4 COMB CLKCTRL_G8 2 " "Info: 4: + IC(1.877 ns) + CELL(0.000 ns) = 6.025 ns; Loc. = CLKCTRL_G8; Fanout = 2; COMB Node = 'flag1.01~80clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.877 ns" { flag1.01~80 flag1.01~80clkctrl } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.376 ns) + CELL(0.150 ns) 7.551 ns flag1.00_785 5 REG LCCOMB_X21_Y23_N12 2 " "Info: 5: + IC(1.376 ns) + CELL(0.150 ns) = 7.551 ns; Loc. = LCCOMB_X21_Y23_N12; Fanout = 2; REG Node = 'flag1.00_785'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.526 ns" { flag1.01~80clkctrl flag1.00_785 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 127 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.333 ns ( 44.14 % ) " "Info: Total cell delay = 3.333 ns ( 44.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.218 ns ( 55.86 % ) " "Info: Total interconnect delay = 4.218 ns ( 55.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.551 ns" { inta flag2[0]~13 flag1.01~80 flag1.01~80clkctrl flag1.00_785 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.551 ns" { inta {} inta~combout {} flag2[0]~13 {} flag1.01~80 {} flag1.01~80clkctrl {} flag1.00_785 {} } { 0.000ns 0.000ns 0.000ns 0.965ns 1.877ns 1.376ns } { 0.000ns 0.832ns 2.201ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.090 ns" { inta flag1.01~80 flag1.01~80clkctrl flag1.01_775 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.090 ns" { inta {} inta~combout {} flag1.01~80 {} flag1.01~80clkctrl {} flag1.01_775 {} } { 0.000ns 0.000ns 1.580ns 1.877ns 1.376ns } { 0.000ns 0.832ns 0.275ns 0.000ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.551 ns" { inta flag2[0]~13 flag1.01~80 flag1.01~80clkctrl flag1.00_785 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.551 ns" { inta {} inta~combout {} flag2[0]~13 {} flag1.01~80 {} flag1.01~80clkctrl {} flag1.00_785 {} } { 0.000ns 0.000ns 0.000ns 0.965ns 1.877ns 1.376ns } { 0.000ns 0.832ns 2.201ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 127 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.686 ns + " "Info: + Micro setup delay of destination is 0.686 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 127 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { flag1.00_785 flag1.01~79 flag1.01_775 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.541 ns" { flag1.00_785 {} flag1.01~79 {} flag1.01_775 {} } { 0.000ns 0.458ns 0.249ns } { 0.000ns 0.419ns 0.415ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.090 ns" { inta flag1.01~80 flag1.01~80clkctrl flag1.01_775 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.090 ns" { inta {} inta~combout {} flag1.01~80 {} flag1.01~80clkctrl {} flag1.01_775 {} } { 0.000ns 0.000ns 1.580ns 1.877ns 1.376ns } { 0.000ns 0.832ns 0.275ns 0.000ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.551 ns" { inta flag2[0]~13 flag1.01~80 flag1.01~80clkctrl flag1.00_785 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.551 ns" { inta {} inta~combout {} flag2[0]~13 {} flag1.01~80 {} flag1.01~80clkctrl {} flag1.00_785 {} } { 0.000ns 0.000ns 0.000ns 0.965ns 1.877ns 1.376ns } { 0.000ns 0.832ns 2.201ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "a0 36 " "Warning: Circuit may not operate. Detected 36 non-operational path(s) clocked by clock \"a0\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "er\[6\] pri\[1\] a0 7.934 ns " "Info: Found hold time violation between source  pin or register \"er\[6\]\" and destination pin or register \"pri\[1\]\" for clock \"a0\" (Hold time is 7.934 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "9.037 ns + Largest " "Info: + Largest clock skew is 9.037 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "a0 destination 14.085 ns + Longest register " "Info: + Longest clock path from clock \"a0\" to destination register is 14.085 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns a0 1 CLK PIN_L6 6 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_L6; Fanout = 6; CLK Node = 'a0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { a0 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.463 ns) + CELL(0.150 ns) 2.445 ns write2~0 2 COMB LCCOMB_X19_Y21_N14 15 " "Info: 2: + IC(1.463 ns) + CELL(0.150 ns) = 2.445 ns; Loc. = LCCOMB_X19_Y21_N14; Fanout = 15; COMB Node = 'write2~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.613 ns" { a0 write2~0 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.725 ns) + CELL(0.275 ns) 3.445 ns clk 3 COMB LCCOMB_X18_Y21_N30 5 " "Info: 3: + IC(0.725 ns) + CELL(0.275 ns) = 3.445 ns; Loc. = LCCOMB_X18_Y21_N30; Fanout = 5; COMB Node = 'clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { write2~0 clk } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.228 ns) + CELL(0.787 ns) 4.460 ns state.0100 4 REG LCFF_X18_Y21_N17 3 " "Info: 4: + IC(0.228 ns) + CELL(0.787 ns) = 4.460 ns; Loc. = LCFF_X18_Y21_N17; Fanout = 3; REG Node = 'state.0100'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.015 ns" { clk state.0100 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.501 ns) + CELL(0.420 ns) 5.381 ns icw4~0 5 COMB LCCOMB_X19_Y21_N4 1 " "Info: 5: + IC(0.501 ns) + CELL(0.420 ns) = 5.381 ns; Loc. = LCCOMB_X19_Y21_N4; Fanout = 1; COMB Node = 'icw4~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.921 ns" { state.0100 icw4~0 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.947 ns) + CELL(0.150 ns) 6.478 ns icw4\[1\] 6 REG LCCOMB_X22_Y22_N18 11 " "Info: 6: + IC(0.947 ns) + CELL(0.150 ns) = 6.478 ns; Loc. = LCCOMB_X22_Y22_N18; Fanout = 11; REG Node = 'icw4\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.097 ns" { icw4~0 icw4[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.420 ns) 7.171 ns er\[7\]~482 7 COMB LCCOMB_X22_Y22_N8 8 " "Info: 7: + IC(0.273 ns) + CELL(0.420 ns) = 7.171 ns; Loc. = LCCOMB_X22_Y22_N8; Fanout = 8; COMB Node = 'er\[7\]~482'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.693 ns" { icw4[1] er[7]~482 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.488 ns) + CELL(0.271 ns) 7.930 ns er\[4\] 8 REG LCCOMB_X21_Y22_N28 7 " "Info: 8: + IC(0.488 ns) + CELL(0.271 ns) = 7.930 ns; Loc. = LCCOMB_X21_Y22_N28; Fanout = 7; REG Node = 'er\[4\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.759 ns" { er[7]~482 er[4] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.689 ns) + CELL(0.438 ns) 9.057 ns pri\[0\]~512 9 COMB LCCOMB_X19_Y22_N4 1 " "Info: 9: + IC(0.689 ns) + CELL(0.438 ns) = 9.057 ns; Loc. = LCCOMB_X19_Y22_N4; Fanout = 1; COMB Node = 'pri\[0\]~512'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.127 ns" { er[4] pri[0]~512 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.150 ns) 9.872 ns pri\[0\]~514 10 COMB LCCOMB_X22_Y22_N16 1 " "Info: 10: + IC(0.665 ns) + CELL(0.150 ns) = 9.872 ns; Loc. = LCCOMB_X22_Y22_N16; Fanout = 1; COMB Node = 'pri\[0\]~514'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { pri[0]~512 pri[0]~514 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.438 ns) 10.581 ns pri\[0\]~517 11 COMB LCCOMB_X22_Y22_N0 1 " "Info: 11: + IC(0.271 ns) + CELL(0.438 ns) = 10.581 ns; Loc. = LCCOMB_X22_Y22_N0; Fanout = 1; COMB Node = 'pri\[0\]~517'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.709 ns" { pri[0]~514 pri[0]~517 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.882 ns) + CELL(0.000 ns) 12.463 ns pri\[0\]~517clkctrl 12 COMB CLKCTRL_G10 3 " "Info: 12: + IC(1.882 ns) + CELL(0.000 ns) = 12.463 ns; Loc. = CLKCTRL_G10; Fanout = 3; COMB Node = 'pri\[0\]~517clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.882 ns" { pri[0]~517 pri[0]~517clkctrl } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.347 ns) + CELL(0.275 ns) 14.085 ns pri\[1\] 13 REG LCCOMB_X21_Y22_N22 1 " "Info: 13: + IC(1.347 ns) + CELL(0.275 ns) = 14.085 ns; Loc. = LCCOMB_X21_Y22_N22; Fanout = 1; REG Node = 'pri\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.622 ns" { pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.606 ns ( 32.70 % ) " "Info: Total cell delay = 4.606 ns ( 32.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.479 ns ( 67.30 % ) " "Info: Total interconnect delay = 9.479 ns ( 67.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "14.085 ns" { a0 write2~0 clk state.0100 icw4~0 icw4[1] er[7]~482 er[4] pri[0]~512 pri[0]~514 pri[0]~517 pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "14.085 ns" { a0 {} a0~combout {} write2~0 {} clk {} state.0100 {} icw4~0 {} icw4[1] {} er[7]~482 {} er[4] {} pri[0]~512 {} pri[0]~514 {} pri[0]~517 {} pri[0]~517clkctrl {} pri[1] {} } { 0.000ns 0.000ns 1.463ns 0.725ns 0.228ns 0.501ns 0.947ns 0.273ns 0.488ns 0.689ns 0.665ns 0.271ns 1.882ns 1.347ns } { 0.000ns 0.832ns 0.150ns 0.275ns 0.787ns 0.420ns 0.150ns 0.420ns 0.271ns 0.438ns 0.150ns 0.438ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "a0 source 5.048 ns - Shortest register " "Info: - Shortest clock path from clock \"a0\" to source register is 5.048 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns a0 1 CLK PIN_L6 6 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_L6; Fanout = 6; CLK Node = 'a0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { a0 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.462 ns) + CELL(0.150 ns) 2.444 ns write1~25 2 COMB LCCOMB_X19_Y21_N0 5 " "Info: 2: + IC(1.462 ns) + CELL(0.150 ns) = 2.444 ns; Loc. = LCCOMB_X19_Y21_N0; Fanout = 5; COMB Node = 'write1~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.612 ns" { a0 write1~25 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.696 ns) + CELL(0.420 ns) 3.560 ns o2~18 3 COMB LCCOMB_X22_Y22_N2 4 " "Info: 3: + IC(0.696 ns) + CELL(0.420 ns) = 3.560 ns; Loc. = LCCOMB_X22_Y22_N2; Fanout = 4; COMB Node = 'o2~18'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.116 ns" { write1~25 o2~18 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.456 ns) + CELL(0.275 ns) 4.291 ns er\[7\]~482 4 COMB LCCOMB_X22_Y22_N8 8 " "Info: 4: + IC(0.456 ns) + CELL(0.275 ns) = 4.291 ns; Loc. = LCCOMB_X22_Y22_N8; Fanout = 8; COMB Node = 'er\[7\]~482'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.731 ns" { o2~18 er[7]~482 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.486 ns) + CELL(0.271 ns) 5.048 ns er\[6\] 5 REG LCCOMB_X21_Y22_N10 7 " "Info: 5: + IC(0.486 ns) + CELL(0.271 ns) = 5.048 ns; Loc. = LCCOMB_X21_Y22_N10; Fanout = 7; REG Node = 'er\[6\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.757 ns" { er[7]~482 er[6] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.948 ns ( 38.59 % ) " "Info: Total cell delay = 1.948 ns ( 38.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.100 ns ( 61.41 % ) " "Info: Total interconnect delay = 3.100 ns ( 61.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.048 ns" { a0 write1~25 o2~18 er[7]~482 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.048 ns" { a0 {} a0~combout {} write1~25 {} o2~18 {} er[7]~482 {} er[6] {} } { 0.000ns 0.000ns 1.462ns 0.696ns 0.456ns 0.486ns } { 0.000ns 0.832ns 0.150ns 0.420ns 0.275ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "14.085 ns" { a0 write2~0 clk state.0100 icw4~0 icw4[1] er[7]~482 er[4] pri[0]~512 pri[0]~514 pri[0]~517 pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "14.085 ns" { a0 {} a0~combout {} write2~0 {} clk {} state.0100 {} icw4~0 {} icw4[1] {} er[7]~482 {} er[4] {} pri[0]~512 {} pri[0]~514 {} pri[0]~517 {} pri[0]~517clkctrl {} pri[1] {} } { 0.000ns 0.000ns 1.463ns 0.725ns 0.228ns 0.501ns 0.947ns 0.273ns 0.488ns 0.689ns 0.665ns 0.271ns 1.882ns 1.347ns } { 0.000ns 0.832ns 0.150ns 0.275ns 0.787ns 0.420ns 0.150ns 0.420ns 0.271ns 0.438ns 0.150ns 0.438ns 0.000ns 0.275ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.048 ns" { a0 write1~25 o2~18 er[7]~482 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.048 ns" { a0 {} a0~combout {} write1~25 {} o2~18 {} er[7]~482 {} er[6] {} } { 0.000ns 0.000ns 1.462ns 0.696ns 0.456ns 0.486ns } { 0.000ns 0.832ns 0.150ns 0.420ns 0.275ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 150 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.103 ns - Shortest register register " "Info: - Shortest register to register delay is 1.103 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns er\[6\] 1 REG LCCOMB_X21_Y22_N10 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X21_Y22_N10; Fanout = 7; REG Node = 'er\[6\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { er[6] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.149 ns) 0.418 ns WideOr5~567 2 COMB LCCOMB_X21_Y22_N8 1 " "Info: 2: + IC(0.269 ns) + CELL(0.149 ns) = 0.418 ns; Loc. = LCCOMB_X21_Y22_N8; Fanout = 1; COMB Node = 'WideOr5~567'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.418 ns" { er[6] WideOr5~567 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.420 ns) 1.103 ns pri\[1\] 3 REG LCCOMB_X21_Y22_N22 1 " "Info: 3: + IC(0.265 ns) + CELL(0.420 ns) = 1.103 ns; Loc. = LCCOMB_X21_Y22_N22; Fanout = 1; REG Node = 'pri\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.685 ns" { WideOr5~567 pri[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.569 ns ( 51.59 % ) " "Info: Total cell delay = 0.569 ns ( 51.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.534 ns ( 48.41 % ) " "Info: Total interconnect delay = 0.534 ns ( 48.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.103 ns" { er[6] WideOr5~567 pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.103 ns" { er[6] {} WideOr5~567 {} pri[1] {} } { 0.000ns 0.269ns 0.265ns } { 0.000ns 0.149ns 0.420ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 206 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "14.085 ns" { a0 write2~0 clk state.0100 icw4~0 icw4[1] er[7]~482 er[4] pri[0]~512 pri[0]~514 pri[0]~517 pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "14.085 ns" { a0 {} a0~combout {} write2~0 {} clk {} state.0100 {} icw4~0 {} icw4[1] {} er[7]~482 {} er[4] {} pri[0]~512 {} pri[0]~514 {} pri[0]~517 {} pri[0]~517clkctrl {} pri[1] {} } { 0.000ns 0.000ns 1.463ns 0.725ns 0.228ns 0.501ns 0.947ns 0.273ns 0.488ns 0.689ns 0.665ns 0.271ns 1.882ns 1.347ns } { 0.000ns 0.832ns 0.150ns 0.275ns 0.787ns 0.420ns 0.150ns 0.420ns 0.271ns 0.438ns 0.150ns 0.438ns 0.000ns 0.275ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.048 ns" { a0 write1~25 o2~18 er[7]~482 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.048 ns" { a0 {} a0~combout {} write1~25 {} o2~18 {} er[7]~482 {} er[6] {} } { 0.000ns 0.000ns 1.462ns 0.696ns 0.456ns 0.486ns } { 0.000ns 0.832ns 0.150ns 0.420ns 0.275ns 0.271ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.103 ns" { er[6] WideOr5~567 pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.103 ns" { er[6] {} WideOr5~567 {} pri[1] {} } { 0.000ns 0.269ns 0.265ns } { 0.000ns 0.149ns 0.420ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "cs 35 " "Warning: Circuit may not operate. Detected 35 non-operational path(s) clocked by clock \"cs\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "er\[6\] pri\[1\] cs 7.9 ns " "Info: Found hold time violation between source  pin or register \"er\[6\]\" and destination pin or register \"pri\[1\]\" for clock \"cs\" (Hold time is 7.9 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "9.003 ns + Largest " "Info: + Largest clock skew is 9.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cs destination 14.163 ns + Longest register " "Info: + Longest clock path from clock \"cs\" to destination register is 14.163 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns cs 1 CLK PIN_M4 4 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_M4; Fanout = 4; CLK Node = 'cs'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { cs } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.446 ns) + CELL(0.245 ns) 2.523 ns write2~0 2 COMB LCCOMB_X19_Y21_N14 15 " "Info: 2: + IC(1.446 ns) + CELL(0.245 ns) = 2.523 ns; Loc. = LCCOMB_X19_Y21_N14; Fanout = 15; COMB Node = 'write2~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.691 ns" { cs write2~0 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.725 ns) + CELL(0.275 ns) 3.523 ns clk 3 COMB LCCOMB_X18_Y21_N30 5 " "Info: 3: + IC(0.725 ns) + CELL(0.275 ns) = 3.523 ns; Loc. = LCCOMB_X18_Y21_N30; Fanout = 5; COMB Node = 'clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { write2~0 clk } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.228 ns) + CELL(0.787 ns) 4.538 ns state.0100 4 REG LCFF_X18_Y21_N17 3 " "Info: 4: + IC(0.228 ns) + CELL(0.787 ns) = 4.538 ns; Loc. = LCFF_X18_Y21_N17; Fanout = 3; REG Node = 'state.0100'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.015 ns" { clk state.0100 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.501 ns) + CELL(0.420 ns) 5.459 ns icw4~0 5 COMB LCCOMB_X19_Y21_N4 1 " "Info: 5: + IC(0.501 ns) + CELL(0.420 ns) = 5.459 ns; Loc. = LCCOMB_X19_Y21_N4; Fanout = 1; COMB Node = 'icw4~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.921 ns" { state.0100 icw4~0 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.947 ns) + CELL(0.150 ns) 6.556 ns icw4\[1\] 6 REG LCCOMB_X22_Y22_N18 11 " "Info: 6: + IC(0.947 ns) + CELL(0.150 ns) = 6.556 ns; Loc. = LCCOMB_X22_Y22_N18; Fanout = 11; REG Node = 'icw4\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.097 ns" { icw4~0 icw4[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.420 ns) 7.249 ns er\[7\]~482 7 COMB LCCOMB_X22_Y22_N8 8 " "Info: 7: + IC(0.273 ns) + CELL(0.420 ns) = 7.249 ns; Loc. = LCCOMB_X22_Y22_N8; Fanout = 8; COMB Node = 'er\[7\]~482'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.693 ns" { icw4[1] er[7]~482 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.488 ns) + CELL(0.271 ns) 8.008 ns er\[4\] 8 REG LCCOMB_X21_Y22_N28 7 " "Info: 8: + IC(0.488 ns) + CELL(0.271 ns) = 8.008 ns; Loc. = LCCOMB_X21_Y22_N28; Fanout = 7; REG Node = 'er\[4\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.759 ns" { er[7]~482 er[4] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.689 ns) + CELL(0.438 ns) 9.135 ns pri\[0\]~512 9 COMB LCCOMB_X19_Y22_N4 1 " "Info: 9: + IC(0.689 ns) + CELL(0.438 ns) = 9.135 ns; Loc. = LCCOMB_X19_Y22_N4; Fanout = 1; COMB Node = 'pri\[0\]~512'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.127 ns" { er[4] pri[0]~512 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.150 ns) 9.950 ns pri\[0\]~514 10 COMB LCCOMB_X22_Y22_N16 1 " "Info: 10: + IC(0.665 ns) + CELL(0.150 ns) = 9.950 ns; Loc. = LCCOMB_X22_Y22_N16; Fanout = 1; COMB Node = 'pri\[0\]~514'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { pri[0]~512 pri[0]~514 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.438 ns) 10.659 ns pri\[0\]~517 11 COMB LCCOMB_X22_Y22_N0 1 " "Info: 11: + IC(0.271 ns) + CELL(0.438 ns) = 10.659 ns; Loc. = LCCOMB_X22_Y22_N0; Fanout = 1; COMB Node = 'pri\[0\]~517'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.709 ns" { pri[0]~514 pri[0]~517 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.882 ns) + CELL(0.000 ns) 12.541 ns pri\[0\]~517clkctrl 12 COMB CLKCTRL_G10 3 " "Info: 12: + IC(1.882 ns) + CELL(0.000 ns) = 12.541 ns; Loc. = CLKCTRL_G10; Fanout = 3; COMB Node = 'pri\[0\]~517clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.882 ns" { pri[0]~517 pri[0]~517clkctrl } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.347 ns) + CELL(0.275 ns) 14.163 ns pri\[1\] 13 REG LCCOMB_X21_Y22_N22 1 " "Info: 13: + IC(1.347 ns) + CELL(0.275 ns) = 14.163 ns; Loc. = LCCOMB_X21_Y22_N22; Fanout = 1; REG Node = 'pri\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.622 ns" { pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.701 ns ( 33.19 % ) " "Info: Total cell delay = 4.701 ns ( 33.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.462 ns ( 66.81 % ) " "Info: Total interconnect delay = 9.462 ns ( 66.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "14.163 ns" { cs write2~0 clk state.0100 icw4~0 icw4[1] er[7]~482 er[4] pri[0]~512 pri[0]~514 pri[0]~517 pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "14.163 ns" { cs {} cs~combout {} write2~0 {} clk {} state.0100 {} icw4~0 {} icw4[1] {} er[7]~482 {} er[4] {} pri[0]~512 {} pri[0]~514 {} pri[0]~517 {} pri[0]~517clkctrl {} pri[1] {} } { 0.000ns 0.000ns 1.446ns 0.725ns 0.228ns 0.501ns 0.947ns 0.273ns 0.488ns 0.689ns 0.665ns 0.271ns 1.882ns 1.347ns } { 0.000ns 0.832ns 0.245ns 0.275ns 0.787ns 0.420ns 0.150ns 0.420ns 0.271ns 0.438ns 0.150ns 0.438ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cs source 5.160 ns - Shortest register " "Info: - Shortest clock path from clock \"cs\" to source register is 5.160 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns cs 1 CLK PIN_M4 4 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_M4; Fanout = 4; CLK Node = 'cs'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { cs } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.449 ns) + CELL(0.275 ns) 2.556 ns write1~25 2 COMB LCCOMB_X19_Y21_N0 5 " "Info: 2: + IC(1.449 ns) + CELL(0.275 ns) = 2.556 ns; Loc. = LCCOMB_X19_Y21_N0; Fanout = 5; COMB Node = 'write1~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.724 ns" { cs write1~25 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.696 ns) + CELL(0.420 ns) 3.672 ns o2~18 3 COMB LCCOMB_X22_Y22_N2 4 " "Info: 3: + IC(0.696 ns) + CELL(0.420 ns) = 3.672 ns; Loc. = LCCOMB_X22_Y22_N2; Fanout = 4; COMB Node = 'o2~18'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.116 ns" { write1~25 o2~18 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.456 ns) + CELL(0.275 ns) 4.403 ns er\[7\]~482 4 COMB LCCOMB_X22_Y22_N8 8 " "Info: 4: + IC(0.456 ns) + CELL(0.275 ns) = 4.403 ns; Loc. = LCCOMB_X22_Y22_N8; Fanout = 8; COMB Node = 'er\[7\]~482'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.731 ns" { o2~18 er[7]~482 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.486 ns) + CELL(0.271 ns) 5.160 ns er\[6\] 5 REG LCCOMB_X21_Y22_N10 7 " "Info: 5: + IC(0.486 ns) + CELL(0.271 ns) = 5.160 ns; Loc. = LCCOMB_X21_Y22_N10; Fanout = 7; REG Node = 'er\[6\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.757 ns" { er[7]~482 er[6] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.073 ns ( 40.17 % ) " "Info: Total cell delay = 2.073 ns ( 40.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.087 ns ( 59.83 % ) " "Info: Total interconnect delay = 3.087 ns ( 59.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.160 ns" { cs write1~25 o2~18 er[7]~482 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.160 ns" { cs {} cs~combout {} write1~25 {} o2~18 {} er[7]~482 {} er[6] {} } { 0.000ns 0.000ns 1.449ns 0.696ns 0.456ns 0.486ns } { 0.000ns 0.832ns 0.275ns 0.420ns 0.275ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "14.163 ns" { cs write2~0 clk state.0100 icw4~0 icw4[1] er[7]~482 er[4] pri[0]~512 pri[0]~514 pri[0]~517 pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "14.163 ns" { cs {} cs~combout {} write2~0 {} clk {} state.0100 {} icw4~0 {} icw4[1] {} er[7]~482 {} er[4] {} pri[0]~512 {} pri[0]~514 {} pri[0]~517 {} pri[0]~517clkctrl {} pri[1] {} } { 0.000ns 0.000ns 1.446ns 0.725ns 0.228ns 0.501ns 0.947ns 0.273ns 0.488ns 0.689ns 0.665ns 0.271ns 1.882ns 1.347ns } { 0.000ns 0.832ns 0.245ns 0.275ns 0.787ns 0.420ns 0.150ns 0.420ns 0.271ns 0.438ns 0.150ns 0.438ns 0.000ns 0.275ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.160 ns" { cs write1~25 o2~18 er[7]~482 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.160 ns" { cs {} cs~combout {} write1~25 {} o2~18 {} er[7]~482 {} er[6] {} } { 0.000ns 0.000ns 1.449ns 0.696ns 0.456ns 0.486ns } { 0.000ns 0.832ns 0.275ns 0.420ns 0.275ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 150 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.103 ns - Shortest register register " "Info: - Shortest register to register delay is 1.103 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns er\[6\] 1 REG LCCOMB_X21_Y22_N10 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X21_Y22_N10; Fanout = 7; REG Node = 'er\[6\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { er[6] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.149 ns) 0.418 ns WideOr5~567 2 COMB LCCOMB_X21_Y22_N8 1 " "Info: 2: + IC(0.269 ns) + CELL(0.149 ns) = 0.418 ns; Loc. = LCCOMB_X21_Y22_N8; Fanout = 1; COMB Node = 'WideOr5~567'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.418 ns" { er[6] WideOr5~567 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.420 ns) 1.103 ns pri\[1\] 3 REG LCCOMB_X21_Y22_N22 1 " "Info: 3: + IC(0.265 ns) + CELL(0.420 ns) = 1.103 ns; Loc. = LCCOMB_X21_Y22_N22; Fanout = 1; REG Node = 'pri\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.685 ns" { WideOr5~567 pri[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.569 ns ( 51.59 % ) " "Info: Total cell delay = 0.569 ns ( 51.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.534 ns ( 48.41 % ) " "Info: Total interconnect delay = 0.534 ns ( 48.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.103 ns" { er[6] WideOr5~567 pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.103 ns" { er[6] {} WideOr5~567 {} pri[1] {} } { 0.000ns 0.269ns 0.265ns } { 0.000ns 0.149ns 0.420ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 206 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "14.163 ns" { cs write2~0 clk state.0100 icw4~0 icw4[1] er[7]~482 er[4] pri[0]~512 pri[0]~514 pri[0]~517 pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "14.163 ns" { cs {} cs~combout {} write2~0 {} clk {} state.0100 {} icw4~0 {} icw4[1] {} er[7]~482 {} er[4] {} pri[0]~512 {} pri[0]~514 {} pri[0]~517 {} pri[0]~517clkctrl {} pri[1] {} } { 0.000ns 0.000ns 1.446ns 0.725ns 0.228ns 0.501ns 0.947ns 0.273ns 0.488ns 0.689ns 0.665ns 0.271ns 1.882ns 1.347ns } { 0.000ns 0.832ns 0.245ns 0.275ns 0.787ns 0.420ns 0.150ns 0.420ns 0.271ns 0.438ns 0.150ns 0.438ns 0.000ns 0.275ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.160 ns" { cs write1~25 o2~18 er[7]~482 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.160 ns" { cs {} cs~combout {} write1~25 {} o2~18 {} er[7]~482 {} er[6] {} } { 0.000ns 0.000ns 1.449ns 0.696ns 0.456ns 0.486ns } { 0.000ns 0.832ns 0.275ns 0.420ns 0.275ns 0.271ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.103 ns" { er[6] WideOr5~567 pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.103 ns" { er[6] {} WideOr5~567 {} pri[1] {} } { 0.000ns 0.269ns 0.265ns } { 0.000ns 0.149ns 0.420ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "wr 36 " "Warning: Circuit may not operate. Detected 36 non-operational path(s) clocked by clock \"wr\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "er\[6\] pri\[1\] wr 7.979 ns " "Info: Found hold time violation between source  pin or register \"er\[6\]\" and destination pin or register \"pri\[1\]\" for clock \"wr\" (Hold time is 7.979 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "9.082 ns + Largest " "Info: + Largest clock skew is 9.082 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "wr destination 14.366 ns + Longest register " "Info: + Longest clock path from clock \"wr\" to destination register is 14.366 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns wr 1 CLK PIN_M2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_M2; Fanout = 4; CLK Node = 'wr'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { wr } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.454 ns) + CELL(0.420 ns) 2.726 ns write2~0 2 COMB LCCOMB_X19_Y21_N14 15 " "Info: 2: + IC(1.454 ns) + CELL(0.420 ns) = 2.726 ns; Loc. = LCCOMB_X19_Y21_N14; Fanout = 15; COMB Node = 'write2~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.874 ns" { wr write2~0 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.725 ns) + CELL(0.275 ns) 3.726 ns clk 3 COMB LCCOMB_X18_Y21_N30 5 " "Info: 3: + IC(0.725 ns) + CELL(0.275 ns) = 3.726 ns; Loc. = LCCOMB_X18_Y21_N30; Fanout = 5; COMB Node = 'clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { write2~0 clk } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.228 ns) + CELL(0.787 ns) 4.741 ns state.0100 4 REG LCFF_X18_Y21_N17 3 " "Info: 4: + IC(0.228 ns) + CELL(0.787 ns) = 4.741 ns; Loc. = LCFF_X18_Y21_N17; Fanout = 3; REG Node = 'state.0100'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.015 ns" { clk state.0100 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.501 ns) + CELL(0.420 ns) 5.662 ns icw4~0 5 COMB LCCOMB_X19_Y21_N4 1 " "Info: 5: + IC(0.501 ns) + CELL(0.420 ns) = 5.662 ns; Loc. = LCCOMB_X19_Y21_N4; Fanout = 1; COMB Node = 'icw4~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.921 ns" { state.0100 icw4~0 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.947 ns) + CELL(0.150 ns) 6.759 ns icw4\[1\] 6 REG LCCOMB_X22_Y22_N18 11 " "Info: 6: + IC(0.947 ns) + CELL(0.150 ns) = 6.759 ns; Loc. = LCCOMB_X22_Y22_N18; Fanout = 11; REG Node = 'icw4\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.097 ns" { icw4~0 icw4[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.420 ns) 7.452 ns er\[7\]~482 7 COMB LCCOMB_X22_Y22_N8 8 " "Info: 7: + IC(0.273 ns) + CELL(0.420 ns) = 7.452 ns; Loc. = LCCOMB_X22_Y22_N8; Fanout = 8; COMB Node = 'er\[7\]~482'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.693 ns" { icw4[1] er[7]~482 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.488 ns) + CELL(0.271 ns) 8.211 ns er\[4\] 8 REG LCCOMB_X21_Y22_N28 7 " "Info: 8: + IC(0.488 ns) + CELL(0.271 ns) = 8.211 ns; Loc. = LCCOMB_X21_Y22_N28; Fanout = 7; REG Node = 'er\[4\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.759 ns" { er[7]~482 er[4] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.689 ns) + CELL(0.438 ns) 9.338 ns pri\[0\]~512 9 COMB LCCOMB_X19_Y22_N4 1 " "Info: 9: + IC(0.689 ns) + CELL(0.438 ns) = 9.338 ns; Loc. = LCCOMB_X19_Y22_N4; Fanout = 1; COMB Node = 'pri\[0\]~512'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.127 ns" { er[4] pri[0]~512 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.150 ns) 10.153 ns pri\[0\]~514 10 COMB LCCOMB_X22_Y22_N16 1 " "Info: 10: + IC(0.665 ns) + CELL(0.150 ns) = 10.153 ns; Loc. = LCCOMB_X22_Y22_N16; Fanout = 1; COMB Node = 'pri\[0\]~514'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { pri[0]~512 pri[0]~514 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.438 ns) 10.862 ns pri\[0\]~517 11 COMB LCCOMB_X22_Y22_N0 1 " "Info: 11: + IC(0.271 ns) + CELL(0.438 ns) = 10.862 ns; Loc. = LCCOMB_X22_Y22_N0; Fanout = 1; COMB Node = 'pri\[0\]~517'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.709 ns" { pri[0]~514 pri[0]~517 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.882 ns) + CELL(0.000 ns) 12.744 ns pri\[0\]~517clkctrl 12 COMB CLKCTRL_G10 3 " "Info: 12: + IC(1.882 ns) + CELL(0.000 ns) = 12.744 ns; Loc. = CLKCTRL_G10; Fanout = 3; COMB Node = 'pri\[0\]~517clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.882 ns" { pri[0]~517 pri[0]~517clkctrl } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.347 ns) + CELL(0.275 ns) 14.366 ns pri\[1\] 13 REG LCCOMB_X21_Y22_N22 1 " "Info: 13: + IC(1.347 ns) + CELL(0.275 ns) = 14.366 ns; Loc. = LCCOMB_X21_Y22_N22; Fanout = 1; REG Node = 'pri\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.622 ns" { pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.896 ns ( 34.08 % ) " "Info: Total cell delay = 4.896 ns ( 34.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.470 ns ( 65.92 % ) " "Info: Total interconnect delay = 9.470 ns ( 65.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "14.366 ns" { wr write2~0 clk state.0100 icw4~0 icw4[1] er[7]~482 er[4] pri[0]~512 pri[0]~514 pri[0]~517 pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "14.366 ns" { wr {} wr~combout {} write2~0 {} clk {} state.0100 {} icw4~0 {} icw4[1] {} er[7]~482 {} er[4] {} pri[0]~512 {} pri[0]~514 {} pri[0]~517 {} pri[0]~517clkctrl {} pri[1] {} } { 0.000ns 0.000ns 1.454ns 0.725ns 0.228ns 0.501ns 0.947ns 0.273ns 0.488ns 0.689ns 0.665ns 0.271ns 1.882ns 1.347ns } { 0.000ns 0.852ns 0.420ns 0.275ns 0.787ns 0.420ns 0.150ns 0.420ns 0.271ns 0.438ns 0.150ns 0.438ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "wr source 5.284 ns - Shortest register " "Info: - Shortest clock path from clock \"wr\" to source register is 5.284 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns wr 1 CLK PIN_M2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_M2; Fanout = 4; CLK Node = 'wr'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { wr } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.452 ns) + CELL(0.376 ns) 2.680 ns write1~25 2 COMB LCCOMB_X19_Y21_N0 5 " "Info: 2: + IC(1.452 ns) + CELL(0.376 ns) = 2.680 ns; Loc. = LCCOMB_X19_Y21_N0; Fanout = 5; COMB Node = 'write1~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.828 ns" { wr write1~25 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.696 ns) + CELL(0.420 ns) 3.796 ns o2~18 3 COMB LCCOMB_X22_Y22_N2 4 " "Info: 3: + IC(0.696 ns) + CELL(0.420 ns) = 3.796 ns; Loc. = LCCOMB_X22_Y22_N2; Fanout = 4; COMB Node = 'o2~18'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.116 ns" { write1~25 o2~18 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.456 ns) + CELL(0.275 ns) 4.527 ns er\[7\]~482 4 COMB LCCOMB_X22_Y22_N8 8 " "Info: 4: + IC(0.456 ns) + CELL(0.275 ns) = 4.527 ns; Loc. = LCCOMB_X22_Y22_N8; Fanout = 8; COMB Node = 'er\[7\]~482'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.731 ns" { o2~18 er[7]~482 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.486 ns) + CELL(0.271 ns) 5.284 ns er\[6\] 5 REG LCCOMB_X21_Y22_N10 7 " "Info: 5: + IC(0.486 ns) + CELL(0.271 ns) = 5.284 ns; Loc. = LCCOMB_X21_Y22_N10; Fanout = 7; REG Node = 'er\[6\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.757 ns" { er[7]~482 er[6] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.194 ns ( 41.52 % ) " "Info: Total cell delay = 2.194 ns ( 41.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.090 ns ( 58.48 % ) " "Info: Total interconnect delay = 3.090 ns ( 58.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.284 ns" { wr write1~25 o2~18 er[7]~482 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.284 ns" { wr {} wr~combout {} write1~25 {} o2~18 {} er[7]~482 {} er[6] {} } { 0.000ns 0.000ns 1.452ns 0.696ns 0.456ns 0.486ns } { 0.000ns 0.852ns 0.376ns 0.420ns 0.275ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "14.366 ns" { wr write2~0 clk state.0100 icw4~0 icw4[1] er[7]~482 er[4] pri[0]~512 pri[0]~514 pri[0]~517 pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "14.366 ns" { wr {} wr~combout {} write2~0 {} clk {} state.0100 {} icw4~0 {} icw4[1] {} er[7]~482 {} er[4] {} pri[0]~512 {} pri[0]~514 {} pri[0]~517 {} pri[0]~517clkctrl {} pri[1] {} } { 0.000ns 0.000ns 1.454ns 0.725ns 0.228ns 0.501ns 0.947ns 0.273ns 0.488ns 0.689ns 0.665ns 0.271ns 1.882ns 1.347ns } { 0.000ns 0.852ns 0.420ns 0.275ns 0.787ns 0.420ns 0.150ns 0.420ns 0.271ns 0.438ns 0.150ns 0.438ns 0.000ns 0.275ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.284 ns" { wr write1~25 o2~18 er[7]~482 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.284 ns" { wr {} wr~combout {} write1~25 {} o2~18 {} er[7]~482 {} er[6] {} } { 0.000ns 0.000ns 1.452ns 0.696ns 0.456ns 0.486ns } { 0.000ns 0.852ns 0.376ns 0.420ns 0.275ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 150 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.103 ns - Shortest register register " "Info: - Shortest register to register delay is 1.103 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns er\[6\] 1 REG LCCOMB_X21_Y22_N10 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X21_Y22_N10; Fanout = 7; REG Node = 'er\[6\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { er[6] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.149 ns) 0.418 ns WideOr5~567 2 COMB LCCOMB_X21_Y22_N8 1 " "Info: 2: + IC(0.269 ns) + CELL(0.149 ns) = 0.418 ns; Loc. = LCCOMB_X21_Y22_N8; Fanout = 1; COMB Node = 'WideOr5~567'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.418 ns" { er[6] WideOr5~567 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.420 ns) 1.103 ns pri\[1\] 3 REG LCCOMB_X21_Y22_N22 1 " "Info: 3: + IC(0.265 ns) + CELL(0.420 ns) = 1.103 ns; Loc. = LCCOMB_X21_Y22_N22; Fanout = 1; REG Node = 'pri\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.685 ns" { WideOr5~567 pri[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.569 ns ( 51.59 % ) " "Info: Total cell delay = 0.569 ns ( 51.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.534 ns ( 48.41 % ) " "Info: Total interconnect delay = 0.534 ns ( 48.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.103 ns" { er[6] WideOr5~567 pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.103 ns" { er[6] {} WideOr5~567 {} pri[1] {} } { 0.000ns 0.269ns 0.265ns } { 0.000ns 0.149ns 0.420ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 206 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "14.366 ns" { wr write2~0 clk state.0100 icw4~0 icw4[1] er[7]~482 er[4] pri[0]~512 pri[0]~514 pri[0]~517 pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "14.366 ns" { wr {} wr~combout {} write2~0 {} clk {} state.0100 {} icw4~0 {} icw4[1] {} er[7]~482 {} er[4] {} pri[0]~512 {} pri[0]~514 {} pri[0]~517 {} pri[0]~517clkctrl {} pri[1] {} } { 0.000ns 0.000ns 1.454ns 0.725ns 0.228ns 0.501ns 0.947ns 0.273ns 0.488ns 0.689ns 0.665ns 0.271ns 1.882ns 1.347ns } { 0.000ns 0.852ns 0.420ns 0.275ns 0.787ns 0.420ns 0.150ns 0.420ns 0.271ns 0.438ns 0.150ns 0.438ns 0.000ns 0.275ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.284 ns" { wr write1~25 o2~18 er[7]~482 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.284 ns" { wr {} wr~combout {} write1~25 {} o2~18 {} er[7]~482 {} er[6] {} } { 0.000ns 0.000ns 1.452ns 0.696ns 0.456ns 0.486ns } { 0.000ns 0.852ns 0.376ns 0.420ns 0.275ns 0.271ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.103 ns" { er[6] WideOr5~567 pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.103 ns" { er[6] {} WideOr5~567 {} pri[1] {} } { 0.000ns 0.269ns 0.265ns } { 0.000ns 0.149ns 0.420ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "rd 36 " "Warning: Circuit may not operate. Detected 36 non-operational path(s) clocked by clock \"rd\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "er\[6\] pri\[1\] rd 7.932 ns " "Info: Found hold time violation between source  pin or register \"er\[6\]\" and destination pin or register \"pri\[1\]\" for clock \"rd\" (Hold time is 7.932 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "9.035 ns + Largest " "Info: + Largest clock skew is 9.035 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rd destination 14.368 ns + Longest register " "Info: + Longest clock path from clock \"rd\" to destination register is 14.368 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns rd 1 CLK PIN_L7 4 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_L7; Fanout = 4; CLK Node = 'rd'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.458 ns) + CELL(0.438 ns) 2.728 ns write2~0 2 COMB LCCOMB_X19_Y21_N14 15 " "Info: 2: + IC(1.458 ns) + CELL(0.438 ns) = 2.728 ns; Loc. = LCCOMB_X19_Y21_N14; Fanout = 15; COMB Node = 'write2~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.896 ns" { rd write2~0 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.725 ns) + CELL(0.275 ns) 3.728 ns clk 3 COMB LCCOMB_X18_Y21_N30 5 " "Info: 3: + IC(0.725 ns) + CELL(0.275 ns) = 3.728 ns; Loc. = LCCOMB_X18_Y21_N30; Fanout = 5; COMB Node = 'clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { write2~0 clk } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.228 ns) + CELL(0.787 ns) 4.743 ns state.0100 4 REG LCFF_X18_Y21_N17 3 " "Info: 4: + IC(0.228 ns) + CELL(0.787 ns) = 4.743 ns; Loc. = LCFF_X18_Y21_N17; Fanout = 3; REG Node = 'state.0100'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.015 ns" { clk state.0100 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.501 ns) + CELL(0.420 ns) 5.664 ns icw4~0 5 COMB LCCOMB_X19_Y21_N4 1 " "Info: 5: + IC(0.501 ns) + CELL(0.420 ns) = 5.664 ns; Loc. = LCCOMB_X19_Y21_N4; Fanout = 1; COMB Node = 'icw4~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.921 ns" { state.0100 icw4~0 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.947 ns) + CELL(0.150 ns) 6.761 ns icw4\[1\] 6 REG LCCOMB_X22_Y22_N18 11 " "Info: 6: + IC(0.947 ns) + CELL(0.150 ns) = 6.761 ns; Loc. = LCCOMB_X22_Y22_N18; Fanout = 11; REG Node = 'icw4\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.097 ns" { icw4~0 icw4[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.420 ns) 7.454 ns er\[7\]~482 7 COMB LCCOMB_X22_Y22_N8 8 " "Info: 7: + IC(0.273 ns) + CELL(0.420 ns) = 7.454 ns; Loc. = LCCOMB_X22_Y22_N8; Fanout = 8; COMB Node = 'er\[7\]~482'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.693 ns" { icw4[1] er[7]~482 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.488 ns) + CELL(0.271 ns) 8.213 ns er\[4\] 8 REG LCCOMB_X21_Y22_N28 7 " "Info: 8: + IC(0.488 ns) + CELL(0.271 ns) = 8.213 ns; Loc. = LCCOMB_X21_Y22_N28; Fanout = 7; REG Node = 'er\[4\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.759 ns" { er[7]~482 er[4] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.689 ns) + CELL(0.438 ns) 9.340 ns pri\[0\]~512 9 COMB LCCOMB_X19_Y22_N4 1 " "Info: 9: + IC(0.689 ns) + CELL(0.438 ns) = 9.340 ns; Loc. = LCCOMB_X19_Y22_N4; Fanout = 1; COMB Node = 'pri\[0\]~512'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.127 ns" { er[4] pri[0]~512 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.150 ns) 10.155 ns pri\[0\]~514 10 COMB LCCOMB_X22_Y22_N16 1 " "Info: 10: + IC(0.665 ns) + CELL(0.150 ns) = 10.155 ns; Loc. = LCCOMB_X22_Y22_N16; Fanout = 1; COMB Node = 'pri\[0\]~514'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { pri[0]~512 pri[0]~514 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.438 ns) 10.864 ns pri\[0\]~517 11 COMB LCCOMB_X22_Y22_N0 1 " "Info: 11: + IC(0.271 ns) + CELL(0.438 ns) = 10.864 ns; Loc. = LCCOMB_X22_Y22_N0; Fanout = 1; COMB Node = 'pri\[0\]~517'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.709 ns" { pri[0]~514 pri[0]~517 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.882 ns) + CELL(0.000 ns) 12.746 ns pri\[0\]~517clkctrl 12 COMB CLKCTRL_G10 3 " "Info: 12: + IC(1.882 ns) + CELL(0.000 ns) = 12.746 ns; Loc. = CLKCTRL_G10; Fanout = 3; COMB Node = 'pri\[0\]~517clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.882 ns" { pri[0]~517 pri[0]~517clkctrl } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.347 ns) + CELL(0.275 ns) 14.368 ns pri\[1\] 13 REG LCCOMB_X21_Y22_N22 1 " "Info: 13: + IC(1.347 ns) + CELL(0.275 ns) = 14.368 ns; Loc. = LCCOMB_X21_Y22_N22; Fanout = 1; REG Node = 'pri\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.622 ns" { pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.894 ns ( 34.06 % ) " "Info: Total cell delay = 4.894 ns ( 34.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.474 ns ( 65.94 % ) " "Info: Total interconnect delay = 9.474 ns ( 65.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "14.368 ns" { rd write2~0 clk state.0100 icw4~0 icw4[1] er[7]~482 er[4] pri[0]~512 pri[0]~514 pri[0]~517 pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "14.368 ns" { rd {} rd~combout {} write2~0 {} clk {} state.0100 {} icw4~0 {} icw4[1] {} er[7]~482 {} er[4] {} pri[0]~512 {} pri[0]~514 {} pri[0]~517 {} pri[0]~517clkctrl {} pri[1] {} } { 0.000ns 0.000ns 1.458ns 0.725ns 0.228ns 0.501ns 0.947ns 0.273ns 0.488ns 0.689ns 0.665ns 0.271ns 1.882ns 1.347ns } { 0.000ns 0.832ns 0.438ns 0.275ns 0.787ns 0.420ns 0.150ns 0.420ns 0.271ns 0.438ns 0.150ns 0.438ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rd source 5.333 ns - Shortest register " "Info: - Shortest clock path from clock \"rd\" to source register is 5.333 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns rd 1 CLK PIN_L7 4 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_L7; Fanout = 4; CLK Node = 'rd'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.459 ns) + CELL(0.438 ns) 2.729 ns write1~25 2 COMB LCCOMB_X19_Y21_N0 5 " "Info: 2: + IC(1.459 ns) + CELL(0.438 ns) = 2.729 ns; Loc. = LCCOMB_X19_Y21_N0; Fanout = 5; COMB Node = 'write1~25'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.897 ns" { rd write1~25 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.696 ns) + CELL(0.420 ns) 3.845 ns o2~18 3 COMB LCCOMB_X22_Y22_N2 4 " "Info: 3: + IC(0.696 ns) + CELL(0.420 ns) = 3.845 ns; Loc. = LCCOMB_X22_Y22_N2; Fanout = 4; COMB Node = 'o2~18'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.116 ns" { write1~25 o2~18 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.456 ns) + CELL(0.275 ns) 4.576 ns er\[7\]~482 4 COMB LCCOMB_X22_Y22_N8 8 " "Info: 4: + IC(0.456 ns) + CELL(0.275 ns) = 4.576 ns; Loc. = LCCOMB_X22_Y22_N8; Fanout = 8; COMB Node = 'er\[7\]~482'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.731 ns" { o2~18 er[7]~482 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.486 ns) + CELL(0.271 ns) 5.333 ns er\[6\] 5 REG LCCOMB_X21_Y22_N10 7 " "Info: 5: + IC(0.486 ns) + CELL(0.271 ns) = 5.333 ns; Loc. = LCCOMB_X21_Y22_N10; Fanout = 7; REG Node = 'er\[6\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.757 ns" { er[7]~482 er[6] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.236 ns ( 41.93 % ) " "Info: Total cell delay = 2.236 ns ( 41.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.097 ns ( 58.07 % ) " "Info: Total interconnect delay = 3.097 ns ( 58.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.333 ns" { rd write1~25 o2~18 er[7]~482 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.333 ns" { rd {} rd~combout {} write1~25 {} o2~18 {} er[7]~482 {} er[6] {} } { 0.000ns 0.000ns 1.459ns 0.696ns 0.456ns 0.486ns } { 0.000ns 0.832ns 0.438ns 0.420ns 0.275ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "14.368 ns" { rd write2~0 clk state.0100 icw4~0 icw4[1] er[7]~482 er[4] pri[0]~512 pri[0]~514 pri[0]~517 pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "14.368 ns" { rd {} rd~combout {} write2~0 {} clk {} state.0100 {} icw4~0 {} icw4[1] {} er[7]~482 {} er[4] {} pri[0]~512 {} pri[0]~514 {} pri[0]~517 {} pri[0]~517clkctrl {} pri[1] {} } { 0.000ns 0.000ns 1.458ns 0.725ns 0.228ns 0.501ns 0.947ns 0.273ns 0.488ns 0.689ns 0.665ns 0.271ns 1.882ns 1.347ns } { 0.000ns 0.832ns 0.438ns 0.275ns 0.787ns 0.420ns 0.150ns 0.420ns 0.271ns 0.438ns 0.150ns 0.438ns 0.000ns 0.275ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.333 ns" { rd write1~25 o2~18 er[7]~482 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.333 ns" { rd {} rd~combout {} write1~25 {} o2~18 {} er[7]~482 {} er[6] {} } { 0.000ns 0.000ns 1.459ns 0.696ns 0.456ns 0.486ns } { 0.000ns 0.832ns 0.438ns 0.420ns 0.275ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 150 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.103 ns - Shortest register register " "Info: - Shortest register to register delay is 1.103 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns er\[6\] 1 REG LCCOMB_X21_Y22_N10 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X21_Y22_N10; Fanout = 7; REG Node = 'er\[6\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { er[6] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.149 ns) 0.418 ns WideOr5~567 2 COMB LCCOMB_X21_Y22_N8 1 " "Info: 2: + IC(0.269 ns) + CELL(0.149 ns) = 0.418 ns; Loc. = LCCOMB_X21_Y22_N8; Fanout = 1; COMB Node = 'WideOr5~567'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.418 ns" { er[6] WideOr5~567 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.420 ns) 1.103 ns pri\[1\] 3 REG LCCOMB_X21_Y22_N22 1 " "Info: 3: + IC(0.265 ns) + CELL(0.420 ns) = 1.103 ns; Loc. = LCCOMB_X21_Y22_N22; Fanout = 1; REG Node = 'pri\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.685 ns" { WideOr5~567 pri[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.569 ns ( 51.59 % ) " "Info: Total cell delay = 0.569 ns ( 51.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.534 ns ( 48.41 % ) " "Info: Total interconnect delay = 0.534 ns ( 48.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.103 ns" { er[6] WideOr5~567 pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.103 ns" { er[6] {} WideOr5~567 {} pri[1] {} } { 0.000ns 0.269ns 0.265ns } { 0.000ns 0.149ns 0.420ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 206 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "14.368 ns" { rd write2~0 clk state.0100 icw4~0 icw4[1] er[7]~482 er[4] pri[0]~512 pri[0]~514 pri[0]~517 pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "14.368 ns" { rd {} rd~combout {} write2~0 {} clk {} state.0100 {} icw4~0 {} icw4[1] {} er[7]~482 {} er[4] {} pri[0]~512 {} pri[0]~514 {} pri[0]~517 {} pri[0]~517clkctrl {} pri[1] {} } { 0.000ns 0.000ns 1.458ns 0.725ns 0.228ns 0.501ns 0.947ns 0.273ns 0.488ns 0.689ns 0.665ns 0.271ns 1.882ns 1.347ns } { 0.000ns 0.832ns 0.438ns 0.275ns 0.787ns 0.420ns 0.150ns 0.420ns 0.271ns 0.438ns 0.150ns 0.438ns 0.000ns 0.275ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.333 ns" { rd write1~25 o2~18 er[7]~482 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.333 ns" { rd {} rd~combout {} write1~25 {} o2~18 {} er[7]~482 {} er[6] {} } { 0.000ns 0.000ns 1.459ns 0.696ns 0.456ns 0.486ns } { 0.000ns 0.832ns 0.438ns 0.420ns 0.275ns 0.271ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.103 ns" { er[6] WideOr5~567 pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.103 ns" { er[6] {} WideOr5~567 {} pri[1] {} } { 0.000ns 0.269ns 0.265ns } { 0.000ns 0.149ns 0.420ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "datain\[4\] 24 " "Warning: Circuit may not operate. Detected 24 non-operational path(s) clocked by clock \"datain\[4\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "er\[6\] pri\[1\] datain\[4\] 5.151 ns " "Info: Found hold time violation between source  pin or register \"er\[6\]\" and destination pin or register \"pri\[1\]\" for clock \"datain\[4\]\" (Hold time is 5.151 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.254 ns + Largest " "Info: + Largest clock skew is 6.254 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "datain\[4\] destination 10.550 ns + Longest register " "Info: + Longest clock path from clock \"datain\[4\]\" to destination register is 10.550 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns datain\[4\] 1 CLK PIN_M3 5 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_M3; Fanout = 5; CLK Node = 'datain\[4\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { datain[4] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.806 ns) + CELL(0.150 ns) 2.808 ns o2~18 2 COMB LCCOMB_X22_Y22_N2 4 " "Info: 2: + IC(1.806 ns) + CELL(0.150 ns) = 2.808 ns; Loc. = LCCOMB_X22_Y22_N2; Fanout = 4; COMB Node = 'o2~18'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.956 ns" { datain[4] o2~18 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.150 ns) 3.235 ns ocw2\[5\] 3 REG LCCOMB_X22_Y22_N26 1 " "Info: 3: + IC(0.277 ns) + CELL(0.150 ns) = 3.235 ns; Loc. = LCCOMB_X22_Y22_N26; Fanout = 1; REG Node = 'ocw2\[5\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.427 ns" { o2~18 ocw2[5] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 3.636 ns er\[7\]~482 4 COMB LCCOMB_X22_Y22_N8 8 " "Info: 4: + IC(0.251 ns) + CELL(0.150 ns) = 3.636 ns; Loc. = LCCOMB_X22_Y22_N8; Fanout = 8; COMB Node = 'er\[7\]~482'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { ocw2[5] er[7]~482 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.488 ns) + CELL(0.271 ns) 4.395 ns er\[4\] 5 REG LCCOMB_X21_Y22_N28 7 " "Info: 5: + IC(0.488 ns) + CELL(0.271 ns) = 4.395 ns; Loc. = LCCOMB_X21_Y22_N28; Fanout = 7; REG Node = 'er\[4\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.759 ns" { er[7]~482 er[4] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.689 ns) + CELL(0.438 ns) 5.522 ns pri\[0\]~512 6 COMB LCCOMB_X19_Y22_N4 1 " "Info: 6: + IC(0.689 ns) + CELL(0.438 ns) = 5.522 ns; Loc. = LCCOMB_X19_Y22_N4; Fanout = 1; COMB Node = 'pri\[0\]~512'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.127 ns" { er[4] pri[0]~512 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.150 ns) 6.337 ns pri\[0\]~514 7 COMB LCCOMB_X22_Y22_N16 1 " "Info: 7: + IC(0.665 ns) + CELL(0.150 ns) = 6.337 ns; Loc. = LCCOMB_X22_Y22_N16; Fanout = 1; COMB Node = 'pri\[0\]~514'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { pri[0]~512 pri[0]~514 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.438 ns) 7.046 ns pri\[0\]~517 8 COMB LCCOMB_X22_Y22_N0 1 " "Info: 8: + IC(0.271 ns) + CELL(0.438 ns) = 7.046 ns; Loc. = LCCOMB_X22_Y22_N0; Fanout = 1; COMB Node = 'pri\[0\]~517'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.709 ns" { pri[0]~514 pri[0]~517 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.882 ns) + CELL(0.000 ns) 8.928 ns pri\[0\]~517clkctrl 9 COMB CLKCTRL_G10 3 " "Info: 9: + IC(1.882 ns) + CELL(0.000 ns) = 8.928 ns; Loc. = CLKCTRL_G10; Fanout = 3; COMB Node = 'pri\[0\]~517clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.882 ns" { pri[0]~517 pri[0]~517clkctrl } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.347 ns) + CELL(0.275 ns) 10.550 ns pri\[1\] 10 REG LCCOMB_X21_Y22_N22 1 " "Info: 10: + IC(1.347 ns) + CELL(0.275 ns) = 10.550 ns; Loc. = LCCOMB_X21_Y22_N22; Fanout = 1; REG Node = 'pri\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.622 ns" { pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.874 ns ( 27.24 % ) " "Info: Total cell delay = 2.874 ns ( 27.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.676 ns ( 72.76 % ) " "Info: Total interconnect delay = 7.676 ns ( 72.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "10.550 ns" { datain[4] o2~18 ocw2[5] er[7]~482 er[4] pri[0]~512 pri[0]~514 pri[0]~517 pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "10.550 ns" { datain[4] {} datain[4]~combout {} o2~18 {} ocw2[5] {} er[7]~482 {} er[4] {} pri[0]~512 {} pri[0]~514 {} pri[0]~517 {} pri[0]~517clkctrl {} pri[1] {} } { 0.000ns 0.000ns 1.806ns 0.277ns 0.251ns 0.488ns 0.689ns 0.665ns 0.271ns 1.882ns 1.347ns } { 0.000ns 0.852ns 0.150ns 0.150ns 0.150ns 0.271ns 0.438ns 0.150ns 0.438ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "datain\[4\] source 4.296 ns - Shortest register " "Info: - Shortest clock path from clock \"datain\[4\]\" to source register is 4.296 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns datain\[4\] 1 CLK PIN_M3 5 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_M3; Fanout = 5; CLK Node = 'datain\[4\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { datain[4] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.806 ns) + CELL(0.150 ns) 2.808 ns o2~18 2 COMB LCCOMB_X22_Y22_N2 4 " "Info: 2: + IC(1.806 ns) + CELL(0.150 ns) = 2.808 ns; Loc. = LCCOMB_X22_Y22_N2; Fanout = 4; COMB Node = 'o2~18'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.956 ns" { datain[4] o2~18 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.456 ns) + CELL(0.275 ns) 3.539 ns er\[7\]~482 3 COMB LCCOMB_X22_Y22_N8 8 " "Info: 3: + IC(0.456 ns) + CELL(0.275 ns) = 3.539 ns; Loc. = LCCOMB_X22_Y22_N8; Fanout = 8; COMB Node = 'er\[7\]~482'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.731 ns" { o2~18 er[7]~482 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.486 ns) + CELL(0.271 ns) 4.296 ns er\[6\] 4 REG LCCOMB_X21_Y22_N10 7 " "Info: 4: + IC(0.486 ns) + CELL(0.271 ns) = 4.296 ns; Loc. = LCCOMB_X21_Y22_N10; Fanout = 7; REG Node = 'er\[6\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.757 ns" { er[7]~482 er[6] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.548 ns ( 36.03 % ) " "Info: Total cell delay = 1.548 ns ( 36.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.748 ns ( 63.97 % ) " "Info: Total interconnect delay = 2.748 ns ( 63.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.296 ns" { datain[4] o2~18 er[7]~482 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.296 ns" { datain[4] {} datain[4]~combout {} o2~18 {} er[7]~482 {} er[6] {} } { 0.000ns 0.000ns 1.806ns 0.456ns 0.486ns } { 0.000ns 0.852ns 0.150ns 0.275ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "10.550 ns" { datain[4] o2~18 ocw2[5] er[7]~482 er[4] pri[0]~512 pri[0]~514 pri[0]~517 pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "10.550 ns" { datain[4] {} datain[4]~combout {} o2~18 {} ocw2[5] {} er[7]~482 {} er[4] {} pri[0]~512 {} pri[0]~514 {} pri[0]~517 {} pri[0]~517clkctrl {} pri[1] {} } { 0.000ns 0.000ns 1.806ns 0.277ns 0.251ns 0.488ns 0.689ns 0.665ns 0.271ns 1.882ns 1.347ns } { 0.000ns 0.852ns 0.150ns 0.150ns 0.150ns 0.271ns 0.438ns 0.150ns 0.438ns 0.000ns 0.275ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.296 ns" { datain[4] o2~18 er[7]~482 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.296 ns" { datain[4] {} datain[4]~combout {} o2~18 {} er[7]~482 {} er[6] {} } { 0.000ns 0.000ns 1.806ns 0.456ns 0.486ns } { 0.000ns 0.852ns 0.150ns 0.275ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 150 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.103 ns - Shortest register register " "Info: - Shortest register to register delay is 1.103 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns er\[6\] 1 REG LCCOMB_X21_Y22_N10 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X21_Y22_N10; Fanout = 7; REG Node = 'er\[6\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { er[6] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.149 ns) 0.418 ns WideOr5~567 2 COMB LCCOMB_X21_Y22_N8 1 " "Info: 2: + IC(0.269 ns) + CELL(0.149 ns) = 0.418 ns; Loc. = LCCOMB_X21_Y22_N8; Fanout = 1; COMB Node = 'WideOr5~567'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.418 ns" { er[6] WideOr5~567 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.420 ns) 1.103 ns pri\[1\] 3 REG LCCOMB_X21_Y22_N22 1 " "Info: 3: + IC(0.265 ns) + CELL(0.420 ns) = 1.103 ns; Loc. = LCCOMB_X21_Y22_N22; Fanout = 1; REG Node = 'pri\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.685 ns" { WideOr5~567 pri[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.569 ns ( 51.59 % ) " "Info: Total cell delay = 0.569 ns ( 51.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.534 ns ( 48.41 % ) " "Info: Total interconnect delay = 0.534 ns ( 48.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.103 ns" { er[6] WideOr5~567 pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.103 ns" { er[6] {} WideOr5~567 {} pri[1] {} } { 0.000ns 0.269ns 0.265ns } { 0.000ns 0.149ns 0.420ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 206 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "10.550 ns" { datain[4] o2~18 ocw2[5] er[7]~482 er[4] pri[0]~512 pri[0]~514 pri[0]~517 pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "10.550 ns" { datain[4] {} datain[4]~combout {} o2~18 {} ocw2[5] {} er[7]~482 {} er[4] {} pri[0]~512 {} pri[0]~514 {} pri[0]~517 {} pri[0]~517clkctrl {} pri[1] {} } { 0.000ns 0.000ns 1.806ns 0.277ns 0.251ns 0.488ns 0.689ns 0.665ns 0.271ns 1.882ns 1.347ns } { 0.000ns 0.852ns 0.150ns 0.150ns 0.150ns 0.271ns 0.438ns 0.150ns 0.438ns 0.000ns 0.275ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.296 ns" { datain[4] o2~18 er[7]~482 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.296 ns" { datain[4] {} datain[4]~combout {} o2~18 {} er[7]~482 {} er[6] {} } { 0.000ns 0.000ns 1.806ns 0.456ns 0.486ns } { 0.000ns 0.852ns 0.150ns 0.275ns 0.271ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.103 ns" { er[6] WideOr5~567 pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.103 ns" { er[6] {} WideOr5~567 {} pri[1] {} } { 0.000ns 0.269ns 0.265ns } { 0.000ns 0.149ns 0.420ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "datain\[3\] 24 " "Warning: Circuit may not operate. Detected 24 non-operational path(s) clocked by clock \"datain\[3\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "er\[6\] pri\[1\] datain\[3\] 5.151 ns " "Info: Found hold time violation between source  pin or register \"er\[6\]\" and destination pin or register \"pri\[1\]\" for clock \"datain\[3\]\" (Hold time is 5.151 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.254 ns + Largest " "Info: + Largest clock skew is 6.254 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "datain\[3\] destination 10.297 ns + Longest register " "Info: + Longest clock path from clock \"datain\[3\]\" to destination register is 10.297 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns datain\[3\] 1 CLK PIN_M5 5 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_M5; Fanout = 5; CLK Node = 'datain\[3\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { datain[3] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.448 ns) + CELL(0.275 ns) 2.555 ns o2~18 2 COMB LCCOMB_X22_Y22_N2 4 " "Info: 2: + IC(1.448 ns) + CELL(0.275 ns) = 2.555 ns; Loc. = LCCOMB_X22_Y22_N2; Fanout = 4; COMB Node = 'o2~18'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.723 ns" { datain[3] o2~18 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.150 ns) 2.982 ns ocw2\[5\] 3 REG LCCOMB_X22_Y22_N26 1 " "Info: 3: + IC(0.277 ns) + CELL(0.150 ns) = 2.982 ns; Loc. = LCCOMB_X22_Y22_N26; Fanout = 1; REG Node = 'ocw2\[5\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.427 ns" { o2~18 ocw2[5] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 3.383 ns er\[7\]~482 4 COMB LCCOMB_X22_Y22_N8 8 " "Info: 4: + IC(0.251 ns) + CELL(0.150 ns) = 3.383 ns; Loc. = LCCOMB_X22_Y22_N8; Fanout = 8; COMB Node = 'er\[7\]~482'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { ocw2[5] er[7]~482 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.488 ns) + CELL(0.271 ns) 4.142 ns er\[4\] 5 REG LCCOMB_X21_Y22_N28 7 " "Info: 5: + IC(0.488 ns) + CELL(0.271 ns) = 4.142 ns; Loc. = LCCOMB_X21_Y22_N28; Fanout = 7; REG Node = 'er\[4\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.759 ns" { er[7]~482 er[4] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.689 ns) + CELL(0.438 ns) 5.269 ns pri\[0\]~512 6 COMB LCCOMB_X19_Y22_N4 1 " "Info: 6: + IC(0.689 ns) + CELL(0.438 ns) = 5.269 ns; Loc. = LCCOMB_X19_Y22_N4; Fanout = 1; COMB Node = 'pri\[0\]~512'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.127 ns" { er[4] pri[0]~512 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.150 ns) 6.084 ns pri\[0\]~514 7 COMB LCCOMB_X22_Y22_N16 1 " "Info: 7: + IC(0.665 ns) + CELL(0.150 ns) = 6.084 ns; Loc. = LCCOMB_X22_Y22_N16; Fanout = 1; COMB Node = 'pri\[0\]~514'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { pri[0]~512 pri[0]~514 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.438 ns) 6.793 ns pri\[0\]~517 8 COMB LCCOMB_X22_Y22_N0 1 " "Info: 8: + IC(0.271 ns) + CELL(0.438 ns) = 6.793 ns; Loc. = LCCOMB_X22_Y22_N0; Fanout = 1; COMB Node = 'pri\[0\]~517'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.709 ns" { pri[0]~514 pri[0]~517 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.882 ns) + CELL(0.000 ns) 8.675 ns pri\[0\]~517clkctrl 9 COMB CLKCTRL_G10 3 " "Info: 9: + IC(1.882 ns) + CELL(0.000 ns) = 8.675 ns; Loc. = CLKCTRL_G10; Fanout = 3; COMB Node = 'pri\[0\]~517clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.882 ns" { pri[0]~517 pri[0]~517clkctrl } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.347 ns) + CELL(0.275 ns) 10.297 ns pri\[1\] 10 REG LCCOMB_X21_Y22_N22 1 " "Info: 10: + IC(1.347 ns) + CELL(0.275 ns) = 10.297 ns; Loc. = LCCOMB_X21_Y22_N22; Fanout = 1; REG Node = 'pri\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.622 ns" { pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.979 ns ( 28.93 % ) " "Info: Total cell delay = 2.979 ns ( 28.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.318 ns ( 71.07 % ) " "Info: Total interconnect delay = 7.318 ns ( 71.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "10.297 ns" { datain[3] o2~18 ocw2[5] er[7]~482 er[4] pri[0]~512 pri[0]~514 pri[0]~517 pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "10.297 ns" { datain[3] {} datain[3]~combout {} o2~18 {} ocw2[5] {} er[7]~482 {} er[4] {} pri[0]~512 {} pri[0]~514 {} pri[0]~517 {} pri[0]~517clkctrl {} pri[1] {} } { 0.000ns 0.000ns 1.448ns 0.277ns 0.251ns 0.488ns 0.689ns 0.665ns 0.271ns 1.882ns 1.347ns } { 0.000ns 0.832ns 0.275ns 0.150ns 0.150ns 0.271ns 0.438ns 0.150ns 0.438ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "datain\[3\] source 4.043 ns - Shortest register " "Info: - Shortest clock path from clock \"datain\[3\]\" to source register is 4.043 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns datain\[3\] 1 CLK PIN_M5 5 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_M5; Fanout = 5; CLK Node = 'datain\[3\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { datain[3] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.448 ns) + CELL(0.275 ns) 2.555 ns o2~18 2 COMB LCCOMB_X22_Y22_N2 4 " "Info: 2: + IC(1.448 ns) + CELL(0.275 ns) = 2.555 ns; Loc. = LCCOMB_X22_Y22_N2; Fanout = 4; COMB Node = 'o2~18'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.723 ns" { datain[3] o2~18 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.456 ns) + CELL(0.275 ns) 3.286 ns er\[7\]~482 3 COMB LCCOMB_X22_Y22_N8 8 " "Info: 3: + IC(0.456 ns) + CELL(0.275 ns) = 3.286 ns; Loc. = LCCOMB_X22_Y22_N8; Fanout = 8; COMB Node = 'er\[7\]~482'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.731 ns" { o2~18 er[7]~482 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.486 ns) + CELL(0.271 ns) 4.043 ns er\[6\] 4 REG LCCOMB_X21_Y22_N10 7 " "Info: 4: + IC(0.486 ns) + CELL(0.271 ns) = 4.043 ns; Loc. = LCCOMB_X21_Y22_N10; Fanout = 7; REG Node = 'er\[6\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.757 ns" { er[7]~482 er[6] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.653 ns ( 40.89 % ) " "Info: Total cell delay = 1.653 ns ( 40.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.390 ns ( 59.11 % ) " "Info: Total interconnect delay = 2.390 ns ( 59.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.043 ns" { datain[3] o2~18 er[7]~482 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.043 ns" { datain[3] {} datain[3]~combout {} o2~18 {} er[7]~482 {} er[6] {} } { 0.000ns 0.000ns 1.448ns 0.456ns 0.486ns } { 0.000ns 0.832ns 0.275ns 0.275ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "10.297 ns" { datain[3] o2~18 ocw2[5] er[7]~482 er[4] pri[0]~512 pri[0]~514 pri[0]~517 pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "10.297 ns" { datain[3] {} datain[3]~combout {} o2~18 {} ocw2[5] {} er[7]~482 {} er[4] {} pri[0]~512 {} pri[0]~514 {} pri[0]~517 {} pri[0]~517clkctrl {} pri[1] {} } { 0.000ns 0.000ns 1.448ns 0.277ns 0.251ns 0.488ns 0.689ns 0.665ns 0.271ns 1.882ns 1.347ns } { 0.000ns 0.832ns 0.275ns 0.150ns 0.150ns 0.271ns 0.438ns 0.150ns 0.438ns 0.000ns 0.275ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.043 ns" { datain[3] o2~18 er[7]~482 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.043 ns" { datain[3] {} datain[3]~combout {} o2~18 {} er[7]~482 {} er[6] {} } { 0.000ns 0.000ns 1.448ns 0.456ns 0.486ns } { 0.000ns 0.832ns 0.275ns 0.275ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 150 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.103 ns - Shortest register register " "Info: - Shortest register to register delay is 1.103 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns er\[6\] 1 REG LCCOMB_X21_Y22_N10 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X21_Y22_N10; Fanout = 7; REG Node = 'er\[6\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { er[6] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.149 ns) 0.418 ns WideOr5~567 2 COMB LCCOMB_X21_Y22_N8 1 " "Info: 2: + IC(0.269 ns) + CELL(0.149 ns) = 0.418 ns; Loc. = LCCOMB_X21_Y22_N8; Fanout = 1; COMB Node = 'WideOr5~567'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.418 ns" { er[6] WideOr5~567 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.420 ns) 1.103 ns pri\[1\] 3 REG LCCOMB_X21_Y22_N22 1 " "Info: 3: + IC(0.265 ns) + CELL(0.420 ns) = 1.103 ns; Loc. = LCCOMB_X21_Y22_N22; Fanout = 1; REG Node = 'pri\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.685 ns" { WideOr5~567 pri[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.569 ns ( 51.59 % ) " "Info: Total cell delay = 0.569 ns ( 51.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.534 ns ( 48.41 % ) " "Info: Total interconnect delay = 0.534 ns ( 48.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.103 ns" { er[6] WideOr5~567 pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.103 ns" { er[6] {} WideOr5~567 {} pri[1] {} } { 0.000ns 0.269ns 0.265ns } { 0.000ns 0.149ns 0.420ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 206 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "10.297 ns" { datain[3] o2~18 ocw2[5] er[7]~482 er[4] pri[0]~512 pri[0]~514 pri[0]~517 pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "10.297 ns" { datain[3] {} datain[3]~combout {} o2~18 {} ocw2[5] {} er[7]~482 {} er[4] {} pri[0]~512 {} pri[0]~514 {} pri[0]~517 {} pri[0]~517clkctrl {} pri[1] {} } { 0.000ns 0.000ns 1.448ns 0.277ns 0.251ns 0.488ns 0.689ns 0.665ns 0.271ns 1.882ns 1.347ns } { 0.000ns 0.832ns 0.275ns 0.150ns 0.150ns 0.271ns 0.438ns 0.150ns 0.438ns 0.000ns 0.275ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.043 ns" { datain[3] o2~18 er[7]~482 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.043 ns" { datain[3] {} datain[3]~combout {} o2~18 {} er[7]~482 {} er[6] {} } { 0.000ns 0.000ns 1.448ns 0.456ns 0.486ns } { 0.000ns 0.832ns 0.275ns 0.275ns 0.271ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.103 ns" { er[6] WideOr5~567 pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.103 ns" { er[6] {} WideOr5~567 {} pri[1] {} } { 0.000ns 0.269ns 0.265ns } { 0.000ns 0.149ns 0.420ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "reset 24 " "Warning: Circuit may not operate. Detected 24 non-operational path(s) clocked by clock \"reset\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "er\[6\] pri\[1\] reset 5.054 ns " "Info: Found hold time violation between source  pin or register \"er\[6\]\" and destination pin or register \"pri\[1\]\" for clock \"reset\" (Hold time is 5.054 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.157 ns + Largest " "Info: + Largest clock skew is 6.157 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "reset destination 10.092 ns + Longest register " "Info: + Longest clock path from clock \"reset\" to destination register is 10.092 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns reset 1 CLK PIN_P2 44 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 44; CLK Node = 'reset'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.472 ns) 2.471 ns flag2\[0\]~13 2 COMB LOOP LCCOMB_X22_Y22_N12 4 " "Info: 2: + IC(0.000 ns) + CELL(1.472 ns) = 2.471 ns; Loc. = LCCOMB_X22_Y22_N12; Fanout = 4; COMB LOOP Node = 'flag2\[0\]~13'" { { "Info" "ITDB_PART_OF_SCC" "flag2\[0\]~13 LCCOMB_X22_Y22_N12 " "Info: Loc. = LCCOMB_X22_Y22_N12; Node \"flag2\[0\]~13\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag2[0]~13 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag2[0]~13 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 127 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.472 ns" { reset flag2[0]~13 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.437 ns) 3.178 ns er\[7\]~482 3 COMB LCCOMB_X22_Y22_N8 8 " "Info: 3: + IC(0.270 ns) + CELL(0.437 ns) = 3.178 ns; Loc. = LCCOMB_X22_Y22_N8; Fanout = 8; COMB Node = 'er\[7\]~482'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.707 ns" { flag2[0]~13 er[7]~482 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.488 ns) + CELL(0.271 ns) 3.937 ns er\[4\] 4 REG LCCOMB_X21_Y22_N28 7 " "Info: 4: + IC(0.488 ns) + CELL(0.271 ns) = 3.937 ns; Loc. = LCCOMB_X21_Y22_N28; Fanout = 7; REG Node = 'er\[4\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.759 ns" { er[7]~482 er[4] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.689 ns) + CELL(0.438 ns) 5.064 ns pri\[0\]~512 5 COMB LCCOMB_X19_Y22_N4 1 " "Info: 5: + IC(0.689 ns) + CELL(0.438 ns) = 5.064 ns; Loc. = LCCOMB_X19_Y22_N4; Fanout = 1; COMB Node = 'pri\[0\]~512'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.127 ns" { er[4] pri[0]~512 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.150 ns) 5.879 ns pri\[0\]~514 6 COMB LCCOMB_X22_Y22_N16 1 " "Info: 6: + IC(0.665 ns) + CELL(0.150 ns) = 5.879 ns; Loc. = LCCOMB_X22_Y22_N16; Fanout = 1; COMB Node = 'pri\[0\]~514'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { pri[0]~512 pri[0]~514 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.438 ns) 6.588 ns pri\[0\]~517 7 COMB LCCOMB_X22_Y22_N0 1 " "Info: 7: + IC(0.271 ns) + CELL(0.438 ns) = 6.588 ns; Loc. = LCCOMB_X22_Y22_N0; Fanout = 1; COMB Node = 'pri\[0\]~517'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.709 ns" { pri[0]~514 pri[0]~517 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.882 ns) + CELL(0.000 ns) 8.470 ns pri\[0\]~517clkctrl 8 COMB CLKCTRL_G10 3 " "Info: 8: + IC(1.882 ns) + CELL(0.000 ns) = 8.470 ns; Loc. = CLKCTRL_G10; Fanout = 3; COMB Node = 'pri\[0\]~517clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.882 ns" { pri[0]~517 pri[0]~517clkctrl } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.347 ns) + CELL(0.275 ns) 10.092 ns pri\[1\] 9 REG LCCOMB_X21_Y22_N22 1 " "Info: 9: + IC(1.347 ns) + CELL(0.275 ns) = 10.092 ns; Loc. = LCCOMB_X21_Y22_N22; Fanout = 1; REG Node = 'pri\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.622 ns" { pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.480 ns ( 44.39 % ) " "Info: Total cell delay = 4.480 ns ( 44.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.612 ns ( 55.61 % ) " "Info: Total interconnect delay = 5.612 ns ( 55.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "10.092 ns" { reset flag2[0]~13 er[7]~482 er[4] pri[0]~512 pri[0]~514 pri[0]~517 pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "10.092 ns" { reset {} reset~combout {} flag2[0]~13 {} er[7]~482 {} er[4] {} pri[0]~512 {} pri[0]~514 {} pri[0]~517 {} pri[0]~517clkctrl {} pri[1] {} } { 0.000ns 0.000ns 0.000ns 0.270ns 0.488ns 0.689ns 0.665ns 0.271ns 1.882ns 1.347ns } { 0.000ns 0.999ns 1.472ns 0.437ns 0.271ns 0.438ns 0.150ns 0.438ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "reset source 3.935 ns - Shortest register " "Info: - Shortest clock path from clock \"reset\" to source register is 3.935 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns reset 1 CLK PIN_P2 44 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 44; CLK Node = 'reset'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.472 ns) 2.471 ns flag2\[0\]~13 2 COMB LOOP LCCOMB_X22_Y22_N12 4 " "Info: 2: + IC(0.000 ns) + CELL(1.472 ns) = 2.471 ns; Loc. = LCCOMB_X22_Y22_N12; Fanout = 4; COMB LOOP Node = 'flag2\[0\]~13'" { { "Info" "ITDB_PART_OF_SCC" "flag2\[0\]~13 LCCOMB_X22_Y22_N12 " "Info: Loc. = LCCOMB_X22_Y22_N12; Node \"flag2\[0\]~13\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag2[0]~13 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag2[0]~13 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 127 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.472 ns" { reset flag2[0]~13 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.437 ns) 3.178 ns er\[7\]~482 3 COMB LCCOMB_X22_Y22_N8 8 " "Info: 3: + IC(0.270 ns) + CELL(0.437 ns) = 3.178 ns; Loc. = LCCOMB_X22_Y22_N8; Fanout = 8; COMB Node = 'er\[7\]~482'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.707 ns" { flag2[0]~13 er[7]~482 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.486 ns) + CELL(0.271 ns) 3.935 ns er\[6\] 4 REG LCCOMB_X21_Y22_N10 7 " "Info: 4: + IC(0.486 ns) + CELL(0.271 ns) = 3.935 ns; Loc. = LCCOMB_X21_Y22_N10; Fanout = 7; REG Node = 'er\[6\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.757 ns" { er[7]~482 er[6] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.179 ns ( 80.79 % ) " "Info: Total cell delay = 3.179 ns ( 80.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.756 ns ( 19.21 % ) " "Info: Total interconnect delay = 0.756 ns ( 19.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.935 ns" { reset flag2[0]~13 er[7]~482 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.935 ns" { reset {} reset~combout {} flag2[0]~13 {} er[7]~482 {} er[6] {} } { 0.000ns 0.000ns 0.000ns 0.270ns 0.486ns } { 0.000ns 0.999ns 1.472ns 0.437ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "10.092 ns" { reset flag2[0]~13 er[7]~482 er[4] pri[0]~512 pri[0]~514 pri[0]~517 pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "10.092 ns" { reset {} reset~combout {} flag2[0]~13 {} er[7]~482 {} er[4] {} pri[0]~512 {} pri[0]~514 {} pri[0]~517 {} pri[0]~517clkctrl {} pri[1] {} } { 0.000ns 0.000ns 0.000ns 0.270ns 0.488ns 0.689ns 0.665ns 0.271ns 1.882ns 1.347ns } { 0.000ns 0.999ns 1.472ns 0.437ns 0.271ns 0.438ns 0.150ns 0.438ns 0.000ns 0.275ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.935 ns" { reset flag2[0]~13 er[7]~482 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.935 ns" { reset {} reset~combout {} flag2[0]~13 {} er[7]~482 {} er[6] {} } { 0.000ns 0.000ns 0.000ns 0.270ns 0.486ns } { 0.000ns 0.999ns 1.472ns 0.437ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 150 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.103 ns - Shortest register register " "Info: - Shortest register to register delay is 1.103 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns er\[6\] 1 REG LCCOMB_X21_Y22_N10 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X21_Y22_N10; Fanout = 7; REG Node = 'er\[6\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { er[6] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.149 ns) 0.418 ns WideOr5~567 2 COMB LCCOMB_X21_Y22_N8 1 " "Info: 2: + IC(0.269 ns) + CELL(0.149 ns) = 0.418 ns; Loc. = LCCOMB_X21_Y22_N8; Fanout = 1; COMB Node = 'WideOr5~567'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.418 ns" { er[6] WideOr5~567 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.420 ns) 1.103 ns pri\[1\] 3 REG LCCOMB_X21_Y22_N22 1 " "Info: 3: + IC(0.265 ns) + CELL(0.420 ns) = 1.103 ns; Loc. = LCCOMB_X21_Y22_N22; Fanout = 1; REG Node = 'pri\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.685 ns" { WideOr5~567 pri[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.569 ns ( 51.59 % ) " "Info: Total cell delay = 0.569 ns ( 51.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.534 ns ( 48.41 % ) " "Info: Total interconnect delay = 0.534 ns ( 48.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.103 ns" { er[6] WideOr5~567 pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.103 ns" { er[6] {} WideOr5~567 {} pri[1] {} } { 0.000ns 0.269ns 0.265ns } { 0.000ns 0.149ns 0.420ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 206 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "10.092 ns" { reset flag2[0]~13 er[7]~482 er[4] pri[0]~512 pri[0]~514 pri[0]~517 pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "10.092 ns" { reset {} reset~combout {} flag2[0]~13 {} er[7]~482 {} er[4] {} pri[0]~512 {} pri[0]~514 {} pri[0]~517 {} pri[0]~517clkctrl {} pri[1] {} } { 0.000ns 0.000ns 0.000ns 0.270ns 0.488ns 0.689ns 0.665ns 0.271ns 1.882ns 1.347ns } { 0.000ns 0.999ns 1.472ns 0.437ns 0.271ns 0.438ns 0.150ns 0.438ns 0.000ns 0.275ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.935 ns" { reset flag2[0]~13 er[7]~482 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.935 ns" { reset {} reset~combout {} flag2[0]~13 {} er[7]~482 {} er[6] {} } { 0.000ns 0.000ns 0.000ns 0.270ns 0.486ns } { 0.000ns 0.999ns 1.472ns 0.437ns 0.271ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.103 ns" { er[6] WideOr5~567 pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.103 ns" { er[6] {} WideOr5~567 {} pri[1] {} } { 0.000ns 0.269ns 0.265ns } { 0.000ns 0.149ns 0.420ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "inta 24 " "Warning: Circuit may not operate. Detected 24 non-operational path(s) clocked by clock \"inta\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "er\[6\] pri\[1\] inta 5.054 ns " "Info: Found hold time violation between source  pin or register \"er\[6\]\" and destination pin or register \"pri\[1\]\" for clock \"inta\" (Hold time is 5.054 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.157 ns + Largest " "Info: + Largest clock skew is 6.157 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "inta destination 10.654 ns + Longest register " "Info: + Longest clock path from clock \"inta\" to destination register is 10.654 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns inta 1 CLK PIN_L10 5 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_L10; Fanout = 5; CLK Node = 'inta'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { inta } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.201 ns) 3.033 ns flag2\[0\]~13 2 COMB LOOP LCCOMB_X22_Y22_N12 4 " "Info: 2: + IC(0.000 ns) + CELL(2.201 ns) = 3.033 ns; Loc. = LCCOMB_X22_Y22_N12; Fanout = 4; COMB LOOP Node = 'flag2\[0\]~13'" { { "Info" "ITDB_PART_OF_SCC" "flag2\[0\]~13 LCCOMB_X22_Y22_N12 " "Info: Loc. = LCCOMB_X22_Y22_N12; Node \"flag2\[0\]~13\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag2[0]~13 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag2[0]~13 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 127 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.201 ns" { inta flag2[0]~13 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.437 ns) 3.740 ns er\[7\]~482 3 COMB LCCOMB_X22_Y22_N8 8 " "Info: 3: + IC(0.270 ns) + CELL(0.437 ns) = 3.740 ns; Loc. = LCCOMB_X22_Y22_N8; Fanout = 8; COMB Node = 'er\[7\]~482'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.707 ns" { flag2[0]~13 er[7]~482 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.488 ns) + CELL(0.271 ns) 4.499 ns er\[4\] 4 REG LCCOMB_X21_Y22_N28 7 " "Info: 4: + IC(0.488 ns) + CELL(0.271 ns) = 4.499 ns; Loc. = LCCOMB_X21_Y22_N28; Fanout = 7; REG Node = 'er\[4\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.759 ns" { er[7]~482 er[4] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.689 ns) + CELL(0.438 ns) 5.626 ns pri\[0\]~512 5 COMB LCCOMB_X19_Y22_N4 1 " "Info: 5: + IC(0.689 ns) + CELL(0.438 ns) = 5.626 ns; Loc. = LCCOMB_X19_Y22_N4; Fanout = 1; COMB Node = 'pri\[0\]~512'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.127 ns" { er[4] pri[0]~512 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.150 ns) 6.441 ns pri\[0\]~514 6 COMB LCCOMB_X22_Y22_N16 1 " "Info: 6: + IC(0.665 ns) + CELL(0.150 ns) = 6.441 ns; Loc. = LCCOMB_X22_Y22_N16; Fanout = 1; COMB Node = 'pri\[0\]~514'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { pri[0]~512 pri[0]~514 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.438 ns) 7.150 ns pri\[0\]~517 7 COMB LCCOMB_X22_Y22_N0 1 " "Info: 7: + IC(0.271 ns) + CELL(0.438 ns) = 7.150 ns; Loc. = LCCOMB_X22_Y22_N0; Fanout = 1; COMB Node = 'pri\[0\]~517'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.709 ns" { pri[0]~514 pri[0]~517 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.882 ns) + CELL(0.000 ns) 9.032 ns pri\[0\]~517clkctrl 8 COMB CLKCTRL_G10 3 " "Info: 8: + IC(1.882 ns) + CELL(0.000 ns) = 9.032 ns; Loc. = CLKCTRL_G10; Fanout = 3; COMB Node = 'pri\[0\]~517clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.882 ns" { pri[0]~517 pri[0]~517clkctrl } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.347 ns) + CELL(0.275 ns) 10.654 ns pri\[1\] 9 REG LCCOMB_X21_Y22_N22 1 " "Info: 9: + IC(1.347 ns) + CELL(0.275 ns) = 10.654 ns; Loc. = LCCOMB_X21_Y22_N22; Fanout = 1; REG Node = 'pri\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.622 ns" { pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.042 ns ( 47.32 % ) " "Info: Total cell delay = 5.042 ns ( 47.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.612 ns ( 52.68 % ) " "Info: Total interconnect delay = 5.612 ns ( 52.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "10.654 ns" { inta flag2[0]~13 er[7]~482 er[4] pri[0]~512 pri[0]~514 pri[0]~517 pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "10.654 ns" { inta {} inta~combout {} flag2[0]~13 {} er[7]~482 {} er[4] {} pri[0]~512 {} pri[0]~514 {} pri[0]~517 {} pri[0]~517clkctrl {} pri[1] {} } { 0.000ns 0.000ns 0.000ns 0.270ns 0.488ns 0.689ns 0.665ns 0.271ns 1.882ns 1.347ns } { 0.000ns 0.832ns 2.201ns 0.437ns 0.271ns 0.438ns 0.150ns 0.438ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "inta source 4.497 ns - Shortest register " "Info: - Shortest clock path from clock \"inta\" to source register is 4.497 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns inta 1 CLK PIN_L10 5 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_L10; Fanout = 5; CLK Node = 'inta'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { inta } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.201 ns) 3.033 ns flag2\[0\]~13 2 COMB LOOP LCCOMB_X22_Y22_N12 4 " "Info: 2: + IC(0.000 ns) + CELL(2.201 ns) = 3.033 ns; Loc. = LCCOMB_X22_Y22_N12; Fanout = 4; COMB LOOP Node = 'flag2\[0\]~13'" { { "Info" "ITDB_PART_OF_SCC" "flag2\[0\]~13 LCCOMB_X22_Y22_N12 " "Info: Loc. = LCCOMB_X22_Y22_N12; Node \"flag2\[0\]~13\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag2[0]~13 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag2[0]~13 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 127 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.201 ns" { inta flag2[0]~13 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.437 ns) 3.740 ns er\[7\]~482 3 COMB LCCOMB_X22_Y22_N8 8 " "Info: 3: + IC(0.270 ns) + CELL(0.437 ns) = 3.740 ns; Loc. = LCCOMB_X22_Y22_N8; Fanout = 8; COMB Node = 'er\[7\]~482'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.707 ns" { flag2[0]~13 er[7]~482 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.486 ns) + CELL(0.271 ns) 4.497 ns er\[6\] 4 REG LCCOMB_X21_Y22_N10 7 " "Info: 4: + IC(0.486 ns) + CELL(0.271 ns) = 4.497 ns; Loc. = LCCOMB_X21_Y22_N10; Fanout = 7; REG Node = 'er\[6\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.757 ns" { er[7]~482 er[6] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.741 ns ( 83.19 % ) " "Info: Total cell delay = 3.741 ns ( 83.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.756 ns ( 16.81 % ) " "Info: Total interconnect delay = 0.756 ns ( 16.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.497 ns" { inta flag2[0]~13 er[7]~482 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.497 ns" { inta {} inta~combout {} flag2[0]~13 {} er[7]~482 {} er[6] {} } { 0.000ns 0.000ns 0.000ns 0.270ns 0.486ns } { 0.000ns 0.832ns 2.201ns 0.437ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "10.654 ns" { inta flag2[0]~13 er[7]~482 er[4] pri[0]~512 pri[0]~514 pri[0]~517 pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "10.654 ns" { inta {} inta~combout {} flag2[0]~13 {} er[7]~482 {} er[4] {} pri[0]~512 {} pri[0]~514 {} pri[0]~517 {} pri[0]~517clkctrl {} pri[1] {} } { 0.000ns 0.000ns 0.000ns 0.270ns 0.488ns 0.689ns 0.665ns 0.271ns 1.882ns 1.347ns } { 0.000ns 0.832ns 2.201ns 0.437ns 0.271ns 0.438ns 0.150ns 0.438ns 0.000ns 0.275ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.497 ns" { inta flag2[0]~13 er[7]~482 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.497 ns" { inta {} inta~combout {} flag2[0]~13 {} er[7]~482 {} er[6] {} } { 0.000ns 0.000ns 0.000ns 0.270ns 0.486ns } { 0.000ns 0.832ns 2.201ns 0.437ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 150 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.103 ns - Shortest register register " "Info: - Shortest register to register delay is 1.103 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns er\[6\] 1 REG LCCOMB_X21_Y22_N10 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X21_Y22_N10; Fanout = 7; REG Node = 'er\[6\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { er[6] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.149 ns) 0.418 ns WideOr5~567 2 COMB LCCOMB_X21_Y22_N8 1 " "Info: 2: + IC(0.269 ns) + CELL(0.149 ns) = 0.418 ns; Loc. = LCCOMB_X21_Y22_N8; Fanout = 1; COMB Node = 'WideOr5~567'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.418 ns" { er[6] WideOr5~567 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.420 ns) 1.103 ns pri\[1\] 3 REG LCCOMB_X21_Y22_N22 1 " "Info: 3: + IC(0.265 ns) + CELL(0.420 ns) = 1.103 ns; Loc. = LCCOMB_X21_Y22_N22; Fanout = 1; REG Node = 'pri\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.685 ns" { WideOr5~567 pri[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.569 ns ( 51.59 % ) " "Info: Total cell delay = 0.569 ns ( 51.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.534 ns ( 48.41 % ) " "Info: Total interconnect delay = 0.534 ns ( 48.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.103 ns" { er[6] WideOr5~567 pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.103 ns" { er[6] {} WideOr5~567 {} pri[1] {} } { 0.000ns 0.269ns 0.265ns } { 0.000ns 0.149ns 0.420ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 206 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "10.654 ns" { inta flag2[0]~13 er[7]~482 er[4] pri[0]~512 pri[0]~514 pri[0]~517 pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "10.654 ns" { inta {} inta~combout {} flag2[0]~13 {} er[7]~482 {} er[4] {} pri[0]~512 {} pri[0]~514 {} pri[0]~517 {} pri[0]~517clkctrl {} pri[1] {} } { 0.000ns 0.000ns 0.000ns 0.270ns 0.488ns 0.689ns 0.665ns 0.271ns 1.882ns 1.347ns } { 0.000ns 0.832ns 2.201ns 0.437ns 0.271ns 0.438ns 0.150ns 0.438ns 0.000ns 0.275ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.497 ns" { inta flag2[0]~13 er[7]~482 er[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.497 ns" { inta {} inta~combout {} flag2[0]~13 {} er[7]~482 {} er[6] {} } { 0.000ns 0.000ns 0.000ns 0.270ns 0.486ns } { 0.000ns 0.832ns 2.201ns 0.437ns 0.271ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.103 ns" { er[6] WideOr5~567 pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.103 ns" { er[6] {} WideOr5~567 {} pri[1] {} } { 0.000ns 0.269ns 0.265ns } { 0.000ns 0.149ns 0.420ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "er\[3\] code\[0\] reset 5.442 ns register " "Info: tsu for register \"er\[3\]\" (data pin = \"code\[0\]\", clock pin = \"reset\") is 5.442 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.978 ns + Longest pin register " "Info: + Longest pin to register delay is 7.978 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns code\[0\] 1 PIN PIN_C10 7 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_C10; Fanout = 7; PIN Node = 'code\[0\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { code[0] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.786 ns) + CELL(0.419 ns) 7.045 ns er\[7\]~487 2 COMB LCCOMB_X22_Y22_N24 2 " "Info: 2: + IC(5.786 ns) + CELL(0.419 ns) = 7.045 ns; Loc. = LCCOMB_X22_Y22_N24; Fanout = 2; COMB Node = 'er\[7\]~487'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.205 ns" { code[0] er[7]~487 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.275 ns) 7.584 ns er\[3\]~488 3 COMB LCCOMB_X22_Y22_N10 1 " "Info: 3: + IC(0.264 ns) + CELL(0.275 ns) = 7.584 ns; Loc. = LCCOMB_X22_Y22_N10; Fanout = 1; COMB Node = 'er\[3\]~488'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.539 ns" { er[7]~487 er[3]~488 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 7.978 ns er\[3\] 4 REG LCCOMB_X22_Y22_N28 6 " "Info: 4: + IC(0.244 ns) + CELL(0.150 ns) = 7.978 ns; Loc. = LCCOMB_X22_Y22_N28; Fanout = 6; REG Node = 'er\[3\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { er[3]~488 er[3] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.684 ns ( 21.11 % ) " "Info: Total cell delay = 1.684 ns ( 21.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.294 ns ( 78.89 % ) " "Info: Total interconnect delay = 6.294 ns ( 78.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.978 ns" { code[0] er[7]~487 er[3]~488 er[3] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.978 ns" { code[0] {} code[0]~combout {} er[7]~487 {} er[3]~488 {} er[3] {} } { 0.000ns 0.000ns 5.786ns 0.264ns 0.244ns } { 0.000ns 0.840ns 0.419ns 0.275ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.184 ns + " "Info: + Micro setup delay of destination is 1.184 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 150 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "reset destination 3.720 ns - Shortest register " "Info: - Shortest clock path from clock \"reset\" to destination register is 3.720 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns reset 1 CLK PIN_P2 44 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 44; CLK Node = 'reset'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.472 ns) 2.471 ns flag2\[0\]~13 2 COMB LOOP LCCOMB_X22_Y22_N12 4 " "Info: 2: + IC(0.000 ns) + CELL(1.472 ns) = 2.471 ns; Loc. = LCCOMB_X22_Y22_N12; Fanout = 4; COMB LOOP Node = 'flag2\[0\]~13'" { { "Info" "ITDB_PART_OF_SCC" "flag2\[0\]~13 LCCOMB_X22_Y22_N12 " "Info: Loc. = LCCOMB_X22_Y22_N12; Node \"flag2\[0\]~13\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag2[0]~13 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag2[0]~13 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 127 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.472 ns" { reset flag2[0]~13 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.437 ns) 3.178 ns er\[7\]~482 3 COMB LCCOMB_X22_Y22_N8 8 " "Info: 3: + IC(0.270 ns) + CELL(0.437 ns) = 3.178 ns; Loc. = LCCOMB_X22_Y22_N8; Fanout = 8; COMB Node = 'er\[7\]~482'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.707 ns" { flag2[0]~13 er[7]~482 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.271 ns) 3.720 ns er\[3\] 4 REG LCCOMB_X22_Y22_N28 6 " "Info: 4: + IC(0.271 ns) + CELL(0.271 ns) = 3.720 ns; Loc. = LCCOMB_X22_Y22_N28; Fanout = 6; REG Node = 'er\[3\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.542 ns" { er[7]~482 er[3] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.179 ns ( 85.46 % ) " "Info: Total cell delay = 3.179 ns ( 85.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.541 ns ( 14.54 % ) " "Info: Total interconnect delay = 0.541 ns ( 14.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.720 ns" { reset flag2[0]~13 er[7]~482 er[3] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.720 ns" { reset {} reset~combout {} flag2[0]~13 {} er[7]~482 {} er[3] {} } { 0.000ns 0.000ns 0.000ns 0.270ns 0.271ns } { 0.000ns 0.999ns 1.472ns 0.437ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.978 ns" { code[0] er[7]~487 er[3]~488 er[3] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.978 ns" { code[0] {} code[0]~combout {} er[7]~487 {} er[3]~488 {} er[3] {} } { 0.000ns 0.000ns 5.786ns 0.264ns 0.244ns } { 0.000ns 0.840ns 0.419ns 0.275ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.720 ns" { reset flag2[0]~13 er[7]~482 er[3] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.720 ns" { reset {} reset~combout {} flag2[0]~13 {} er[7]~482 {} er[3] {} } { 0.000ns 0.000ns 0.000ns 0.270ns 0.271ns } { 0.000ns 0.999ns 1.472ns 0.437ns 0.271ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "rd sp\[1\] pri\[1\] 19.673 ns register " "Info: tco from clock \"rd\" to destination pin \"sp\[1\]\" through register \"pri\[1\]\" is 19.673 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rd source 14.368 ns + Longest register " "Info: + Longest clock path from clock \"rd\" to source register is 14.368 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns rd 1 CLK PIN_L7 4 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_L7; Fanout = 4; CLK Node = 'rd'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.458 ns) + CELL(0.438 ns) 2.728 ns write2~0 2 COMB LCCOMB_X19_Y21_N14 15 " "Info: 2: + IC(1.458 ns) + CELL(0.438 ns) = 2.728 ns; Loc. = LCCOMB_X19_Y21_N14; Fanout = 15; COMB Node = 'write2~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.896 ns" { rd write2~0 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.725 ns) + CELL(0.275 ns) 3.728 ns clk 3 COMB LCCOMB_X18_Y21_N30 5 " "Info: 3: + IC(0.725 ns) + CELL(0.275 ns) = 3.728 ns; Loc. = LCCOMB_X18_Y21_N30; Fanout = 5; COMB Node = 'clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { write2~0 clk } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.228 ns) + CELL(0.787 ns) 4.743 ns state.0100 4 REG LCFF_X18_Y21_N17 3 " "Info: 4: + IC(0.228 ns) + CELL(0.787 ns) = 4.743 ns; Loc. = LCFF_X18_Y21_N17; Fanout = 3; REG Node = 'state.0100'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.015 ns" { clk state.0100 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.501 ns) + CELL(0.420 ns) 5.664 ns icw4~0 5 COMB LCCOMB_X19_Y21_N4 1 " "Info: 5: + IC(0.501 ns) + CELL(0.420 ns) = 5.664 ns; Loc. = LCCOMB_X19_Y21_N4; Fanout = 1; COMB Node = 'icw4~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.921 ns" { state.0100 icw4~0 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.947 ns) + CELL(0.150 ns) 6.761 ns icw4\[1\] 6 REG LCCOMB_X22_Y22_N18 11 " "Info: 6: + IC(0.947 ns) + CELL(0.150 ns) = 6.761 ns; Loc. = LCCOMB_X22_Y22_N18; Fanout = 11; REG Node = 'icw4\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.097 ns" { icw4~0 icw4[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.420 ns) 7.454 ns er\[7\]~482 7 COMB LCCOMB_X22_Y22_N8 8 " "Info: 7: + IC(0.273 ns) + CELL(0.420 ns) = 7.454 ns; Loc. = LCCOMB_X22_Y22_N8; Fanout = 8; COMB Node = 'er\[7\]~482'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.693 ns" { icw4[1] er[7]~482 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.488 ns) + CELL(0.271 ns) 8.213 ns er\[4\] 8 REG LCCOMB_X21_Y22_N28 7 " "Info: 8: + IC(0.488 ns) + CELL(0.271 ns) = 8.213 ns; Loc. = LCCOMB_X21_Y22_N28; Fanout = 7; REG Node = 'er\[4\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.759 ns" { er[7]~482 er[4] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.689 ns) + CELL(0.438 ns) 9.340 ns pri\[0\]~512 9 COMB LCCOMB_X19_Y22_N4 1 " "Info: 9: + IC(0.689 ns) + CELL(0.438 ns) = 9.340 ns; Loc. = LCCOMB_X19_Y22_N4; Fanout = 1; COMB Node = 'pri\[0\]~512'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.127 ns" { er[4] pri[0]~512 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.150 ns) 10.155 ns pri\[0\]~514 10 COMB LCCOMB_X22_Y22_N16 1 " "Info: 10: + IC(0.665 ns) + CELL(0.150 ns) = 10.155 ns; Loc. = LCCOMB_X22_Y22_N16; Fanout = 1; COMB Node = 'pri\[0\]~514'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { pri[0]~512 pri[0]~514 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.438 ns) 10.864 ns pri\[0\]~517 11 COMB LCCOMB_X22_Y22_N0 1 " "Info: 11: + IC(0.271 ns) + CELL(0.438 ns) = 10.864 ns; Loc. = LCCOMB_X22_Y22_N0; Fanout = 1; COMB Node = 'pri\[0\]~517'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.709 ns" { pri[0]~514 pri[0]~517 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.882 ns) + CELL(0.000 ns) 12.746 ns pri\[0\]~517clkctrl 12 COMB CLKCTRL_G10 3 " "Info: 12: + IC(1.882 ns) + CELL(0.000 ns) = 12.746 ns; Loc. = CLKCTRL_G10; Fanout = 3; COMB Node = 'pri\[0\]~517clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.882 ns" { pri[0]~517 pri[0]~517clkctrl } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.347 ns) + CELL(0.275 ns) 14.368 ns pri\[1\] 13 REG LCCOMB_X21_Y22_N22 1 " "Info: 13: + IC(1.347 ns) + CELL(0.275 ns) = 14.368 ns; Loc. = LCCOMB_X21_Y22_N22; Fanout = 1; REG Node = 'pri\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.622 ns" { pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.894 ns ( 34.06 % ) " "Info: Total cell delay = 4.894 ns ( 34.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.474 ns ( 65.94 % ) " "Info: Total interconnect delay = 9.474 ns ( 65.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "14.368 ns" { rd write2~0 clk state.0100 icw4~0 icw4[1] er[7]~482 er[4] pri[0]~512 pri[0]~514 pri[0]~517 pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "14.368 ns" { rd {} rd~combout {} write2~0 {} clk {} state.0100 {} icw4~0 {} icw4[1] {} er[7]~482 {} er[4] {} pri[0]~512 {} pri[0]~514 {} pri[0]~517 {} pri[0]~517clkctrl {} pri[1] {} } { 0.000ns 0.000ns 1.458ns 0.725ns 0.228ns 0.501ns 0.947ns 0.273ns 0.488ns 0.689ns 0.665ns 0.271ns 1.882ns 1.347ns } { 0.000ns 0.832ns 0.438ns 0.275ns 0.787ns 0.420ns 0.150ns 0.420ns 0.271ns 0.438ns 0.150ns 0.438ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 206 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.305 ns + Longest register pin " "Info: + Longest register to pin delay is 5.305 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pri\[1\] 1 REG LCCOMB_X21_Y22_N22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X21_Y22_N22; Fanout = 1; REG Node = 'pri\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { pri[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.497 ns) + CELL(2.808 ns) 5.305 ns sp\[1\] 2 PIN PIN_AE8 0 " "Info: 2: + IC(2.497 ns) + CELL(2.808 ns) = 5.305 ns; Loc. = PIN_AE8; Fanout = 0; PIN Node = 'sp\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.305 ns" { pri[1] sp[1] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.808 ns ( 52.93 % ) " "Info: Total cell delay = 2.808 ns ( 52.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.497 ns ( 47.07 % ) " "Info: Total interconnect delay = 2.497 ns ( 47.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.305 ns" { pri[1] sp[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.305 ns" { pri[1] {} sp[1] {} } { 0.000ns 2.497ns } { 0.000ns 2.808ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "14.368 ns" { rd write2~0 clk state.0100 icw4~0 icw4[1] er[7]~482 er[4] pri[0]~512 pri[0]~514 pri[0]~517 pri[0]~517clkctrl pri[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "14.368 ns" { rd {} rd~combout {} write2~0 {} clk {} state.0100 {} icw4~0 {} icw4[1] {} er[7]~482 {} er[4] {} pri[0]~512 {} pri[0]~514 {} pri[0]~517 {} pri[0]~517clkctrl {} pri[1] {} } { 0.000ns 0.000ns 1.458ns 0.725ns 0.228ns 0.501ns 0.947ns 0.273ns 0.488ns 0.689ns 0.665ns 0.271ns 1.882ns 1.347ns } { 0.000ns 0.832ns 0.438ns 0.275ns 0.787ns 0.420ns 0.150ns 0.420ns 0.271ns 0.438ns 0.150ns 0.438ns 0.000ns 0.275ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.305 ns" { pri[1] sp[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.305 ns" { pri[1] {} sp[1] {} } { 0.000ns 2.497ns } { 0.000ns 2.808ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "wr dataout\[0\] 14.855 ns Longest " "Info: Longest tpd from source pin \"wr\" to destination pin \"dataout\[0\]\" is 14.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns wr 1 CLK PIN_M2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_M2; Fanout = 4; CLK Node = 'wr'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { wr } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.778 ns) + CELL(0.150 ns) 7.780 ns read2~24 2 COMB LCCOMB_X19_Y21_N30 3 " "Info: 2: + IC(6.778 ns) + CELL(0.150 ns) = 7.780 ns; Loc. = LCCOMB_X19_Y21_N30; Fanout = 3; COMB Node = 'read2~24'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.928 ns" { wr read2~24 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 8.184 ns dataout~649 3 COMB LCCOMB_X19_Y21_N2 8 " "Info: 3: + IC(0.254 ns) + CELL(0.150 ns) = 8.184 ns; Loc. = LCCOMB_X19_Y21_N2; Fanout = 8; COMB Node = 'dataout~649'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { read2~24 dataout~649 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.438 ns) 9.651 ns dataout~650 4 COMB LCCOMB_X21_Y23_N24 1 " "Info: 4: + IC(1.029 ns) + CELL(0.438 ns) = 9.651 ns; Loc. = LCCOMB_X21_Y23_N24; Fanout = 1; COMB Node = 'dataout~650'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.467 ns" { dataout~649 dataout~650 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.406 ns) + CELL(2.798 ns) 14.855 ns dataout\[0\] 5 PIN PIN_AF10 0 " "Info: 5: + IC(2.406 ns) + CELL(2.798 ns) = 14.855 ns; Loc. = PIN_AF10; Fanout = 0; PIN Node = 'dataout\[0\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.204 ns" { dataout~650 dataout[0] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.388 ns ( 29.54 % ) " "Info: Total cell delay = 4.388 ns ( 29.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.467 ns ( 70.46 % ) " "Info: Total interconnect delay = 10.467 ns ( 70.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "14.855 ns" { wr read2~24 dataout~649 dataout~650 dataout[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "14.855 ns" { wr {} wr~combout {} read2~24 {} dataout~649 {} dataout~650 {} dataout[0] {} } { 0.000ns 0.000ns 6.778ns 0.254ns 1.029ns 2.406ns } { 0.000ns 0.852ns 0.150ns 0.150ns 0.438ns 2.798ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "icw2\[5\] datain\[5\] rd 3.075 ns register " "Info: th for register \"icw2\[5\]\" (data pin = \"datain\[5\]\", clock pin = \"rd\") is 3.075 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rd destination 9.588 ns + Longest register " "Info: + Longest clock path from clock \"rd\" to destination register is 9.588 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns rd 1 CLK PIN_L7 4 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_L7; Fanout = 4; CLK Node = 'rd'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.458 ns) + CELL(0.438 ns) 2.728 ns write2~0 2 COMB LCCOMB_X19_Y21_N14 15 " "Info: 2: + IC(1.458 ns) + CELL(0.438 ns) = 2.728 ns; Loc. = LCCOMB_X19_Y21_N14; Fanout = 15; COMB Node = 'write2~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.896 ns" { rd write2~0 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.725 ns) + CELL(0.275 ns) 3.728 ns clk 3 COMB LCCOMB_X18_Y21_N30 5 " "Info: 3: + IC(0.725 ns) + CELL(0.275 ns) = 3.728 ns; Loc. = LCCOMB_X18_Y21_N30; Fanout = 5; COMB Node = 'clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { write2~0 clk } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.228 ns) + CELL(0.787 ns) 4.743 ns state.0010 4 REG LCFF_X18_Y21_N29 3 " "Info: 4: + IC(0.228 ns) + CELL(0.787 ns) = 4.743 ns; Loc. = LCFF_X18_Y21_N29; Fanout = 3; REG Node = 'state.0010'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.015 ns" { clk state.0010 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.511 ns) + CELL(0.420 ns) 5.674 ns icw2~0 5 COMB LCCOMB_X19_Y21_N20 1 " "Info: 5: + IC(0.511 ns) + CELL(0.420 ns) = 5.674 ns; Loc. = LCCOMB_X19_Y21_N20; Fanout = 1; COMB Node = 'icw2~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.931 ns" { state.0010 icw2~0 } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.275 ns) + CELL(0.000 ns) 7.949 ns icw2~0clkctrl 6 COMB CLKCTRL_G13 5 " "Info: 6: + IC(2.275 ns) + CELL(0.000 ns) = 7.949 ns; Loc. = CLKCTRL_G13; Fanout = 5; COMB Node = 'icw2~0clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.275 ns" { icw2~0 icw2~0clkctrl } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.364 ns) + CELL(0.275 ns) 9.588 ns icw2\[5\] 7 REG LCCOMB_X21_Y23_N30 1 " "Info: 7: + IC(1.364 ns) + CELL(0.275 ns) = 9.588 ns; Loc. = LCCOMB_X21_Y23_N30; Fanout = 1; REG Node = 'icw2\[5\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.639 ns" { icw2~0clkctrl icw2[5] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.027 ns ( 31.57 % ) " "Info: Total cell delay = 3.027 ns ( 31.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.561 ns ( 68.43 % ) " "Info: Total interconnect delay = 6.561 ns ( 68.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "9.588 ns" { rd write2~0 clk state.0010 icw2~0 icw2~0clkctrl icw2[5] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "9.588 ns" { rd {} rd~combout {} write2~0 {} clk {} state.0010 {} icw2~0 {} icw2~0clkctrl {} icw2[5] {} } { 0.000ns 0.000ns 1.458ns 0.725ns 0.228ns 0.511ns 2.275ns 1.364ns } { 0.000ns 0.832ns 0.438ns 0.275ns 0.787ns 0.420ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 86 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.513 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.513 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns datain\[5\] 1 PIN PIN_J1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_J1; Fanout = 4; PIN Node = 'datain\[5\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { datain[5] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.246 ns) + CELL(0.415 ns) 6.513 ns icw2\[5\] 2 REG LCCOMB_X21_Y23_N30 1 " "Info: 2: + IC(5.246 ns) + CELL(0.415 ns) = 6.513 ns; Loc. = LCCOMB_X21_Y23_N30; Fanout = 1; REG Node = 'icw2\[5\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.661 ns" { datain[5] icw2[5] } "NODE_NAME" } } { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 19.45 % ) " "Info: Total cell delay = 1.267 ns ( 19.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.246 ns ( 80.55 % ) " "Info: Total interconnect delay = 5.246 ns ( 80.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.513 ns" { datain[5] icw2[5] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.513 ns" { datain[5] {} datain[5]~combout {} icw2[5] {} } { 0.000ns 0.000ns 5.246ns } { 0.000ns 0.852ns 0.415ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "9.588 ns" { rd write2~0 clk state.0010 icw2~0 icw2~0clkctrl icw2[5] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "9.588 ns" { rd {} rd~combout {} write2~0 {} clk {} state.0010 {} icw2~0 {} icw2~0clkctrl {} icw2[5] {} } { 0.000ns 0.000ns 1.458ns 0.725ns 0.228ns 0.511ns 2.275ns 1.364ns } { 0.000ns 0.832ns 0.438ns 0.275ns 0.787ns 0.420ns 0.000ns 0.275ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.513 ns" { datain[5] icw2[5] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.513 ns" { datain[5] {} datain[5]~combout {} icw2[5] {} } { 0.000ns 0.000ns 5.246ns } { 0.000ns 0.852ns 0.415ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 53 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "150 " "Info: Allocated 150 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 11 18:41:17 2010 " "Info: Processing ended: Tue May 11 18:41:17 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
