\chapter{The RISC-V processor}\label{Chapter:5}\unsure{Chapter sections are subject to change in name and order}

This chapter aims to introduce the reader to the basics of machine language. Based on chapter 4 in \cite{riscVbook} 

\section{Single Cycle RISC-V Units} \improvement{make a better title}

    \subsection{Program Counter}
    
    \subsection{Instruction Memory}
    
    \subsection{incrementor?} \unsure{figure out a name for this subsection}
    
    \subsection{Register}
    
    \subsection{Arithmetic Logic Unit (ALU)}
    
    \subsection{Immediate generator}
    
    \subsection{Data Memory}
    \improvement{Need to figure out more sections to explain whole datapath}
    
\section{Designing the Control}
    
\section{Single Cycle RISC-V datapath}

\section{Improving the datapath} \improvement{figure out better naming for sections}

    \subsection{RV64I Base Instructions Support}

    \subsection{Supporting R-Format}
    
    \subsection{Supporting I-Format}
    
    \subsection{Supporting S-Format}
    
    \subsection{Supporting B-Format}
    
    \subsection{Supporting U-Format}
    
    \subsection{Supporting J-Format}
    
\section{Debugging the instructions}

    \subsection{Writing assembly to test instructions}
    
    \subsection{Writing simple C code to run on RISC-V}
    
    
    

    