// Seed: 514403747
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_8 = id_10;
endmodule
module module_1 (
    input  tri1  id_0,
    input  wire  id_1,
    output wire  id_2,
    input  wire  id_3,
    output uwire id_4
);
  tri0 id_6, id_7, id_8;
  module_0(
      id_8, id_6, id_6, id_6, id_7, id_7, id_6, id_7, id_7, id_6, id_7, id_8, id_6, id_8
  );
  wire id_9;
  assign id_7 = 1'b0;
endmodule
