LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
USE ieee.std_logic_unsigned.all;

LIBRARY simpleLogic;
USE simpleLogic.all;

ENTITY contMem IS
  PORT (cicle:  IN STD_LOGIC_VECTOR (2 DOWNTO 0);
        dOut: OUT STD_LOGIC_VECTOR (10 DOWNTO 0));
END contMem; 

ARCHITECTURE behavior OF contMem IS
BEGIN
  PROCESS (cicle)
    TYPE CMem IS ARRAY(0 TO 7) OF STD_LOGIC_VECTOR (10 DOWNTO 0);
    VARIABLE prog: CMem := ("01010101111", -- nRst = 1   nSetO = 1   nEnClk = 1   00
                            "00110011111", -- nRst = 1   nSetO = 1   nEnClk = 1   01
                            "00001111111", -- nRst = 1   nSetO = 1   nEnClk = 1   02
                            "11111111110", -- nRst = 1   nSetO = 1   nEnClk = 0   03
                            "11111111011", -- nRst = 0   nSetO = 1   nEnClk = 1   04
                            "11111111111",
                            "11111111111",
									 "11111111111");
    VARIABLE pos: INTEGER;
  BEGIN
    pos := CONV_INTEGER(cicle);
    dOut <= prog(pos);
  END PROCESS;
END behavior;