Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jan 21 19:58:09 2022
| Host         : LAPTOP-M107SEOD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file pll_test_timing_summary_routed.rpt -pb pll_test_timing_summary_routed.pb -rpx pll_test_timing_summary_routed.rpx -warn_on_violation
| Design       : pll_test
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.667        0.000                      0                   87        0.262        0.000                      0                   87        4.500        0.000                       0                    97  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)       Period(ns)      Frequency(MHz)
-----             ------------       ----------      --------------
sys_clk           {0.000 10.000}     20.000          50.000          
  clk_out1_clock  {0.000 20.000}     40.000          25.000          
  clk_out2_clock  {0.000 10.000}     20.000          50.000          
  clk_out3_clock  {2.500 7.500}      10.000          100.000         
  clkfbout_clock  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                             7.000        0.000                       0                     1  
  clk_out1_clock       36.616        0.000                      0                   29        0.262        0.000                      0                   29       19.500        0.000                       0                    31  
  clk_out2_clock       16.831        0.000                      0                   29        0.273        0.000                      0                   29        9.500        0.000                       0                    31  
  clk_out3_clock        6.667        0.000                      0                   29        0.263        0.000                      0                   29        4.500        0.000                       0                    31  
  clkfbout_clock                                                                                                                                                   18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  inst_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  inst_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  inst_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  inst_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  inst_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  inst_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clock
  To Clock:  clk_out1_clock

Setup :            0  Failing Endpoints,  Worst Slack       36.616ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.616ns  (required time - arrival time)
  Source:                 timer1_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timer1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock rise@40.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        3.263ns  (logic 0.694ns (21.270%)  route 2.569ns (78.730%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.846ns = ( 39.154 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.382     1.382 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.492    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.075 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.191    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.106 r  inst_clock/inst/clkout1_buf/O
                         net (fo=29, routed)          1.746    -0.360    clk_out1
    SLICE_X113Y147       FDCE                                         r  timer1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y147       FDCE (Prop_fdce_C_Q)         0.379     0.019 f  timer1_reg[25]/Q
                         net (fo=2, routed)           1.395     1.414    timer1_reg_n_0_[25]
    SLICE_X113Y144       LUT4 (Prop_lut4_I0_O)        0.105     1.519 r  timer1[27]_i_7/O
                         net (fo=1, routed)           0.204     1.723    timer1[27]_i_7_n_0
    SLICE_X113Y144       LUT5 (Prop_lut5_I4_O)        0.105     1.828 r  timer1[27]_i_4/O
                         net (fo=28, routed)          0.969     2.797    timer1[27]_i_4_n_0
    SLICE_X111Y142       LUT5 (Prop_lut5_I1_O)        0.105     2.902 r  timer1[6]_i_1/O
                         net (fo=1, routed)           0.000     2.902    timer1[6]_i_1_n_0
    SLICE_X111Y142       FDCE                                         r  timer1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.316    41.316 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.320    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    35.793 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    37.507    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    37.584 r  inst_clock/inst/clkout1_buf/O
                         net (fo=29, routed)          1.570    39.154    clk_out1
    SLICE_X111Y142       FDCE                                         r  timer1_reg[6]/C
                         clock pessimism              0.458    39.612    
                         clock uncertainty           -0.123    39.488    
    SLICE_X111Y142       FDCE (Setup_fdce_C_D)        0.030    39.518    timer1_reg[6]
  -------------------------------------------------------------------
                         required time                         39.518    
                         arrival time                          -2.902    
  -------------------------------------------------------------------
                         slack                                 36.616    

Slack (MET) :             36.691ns  (required time - arrival time)
  Source:                 timer1_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timer1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock rise@40.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        3.190ns  (logic 0.694ns (21.758%)  route 2.496ns (78.242%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.846ns = ( 39.154 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.382     1.382 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.492    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.075 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.191    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.106 r  inst_clock/inst/clkout1_buf/O
                         net (fo=29, routed)          1.746    -0.360    clk_out1
    SLICE_X113Y147       FDCE                                         r  timer1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y147       FDCE (Prop_fdce_C_Q)         0.379     0.019 f  timer1_reg[25]/Q
                         net (fo=2, routed)           1.395     1.414    timer1_reg_n_0_[25]
    SLICE_X113Y144       LUT4 (Prop_lut4_I0_O)        0.105     1.519 r  timer1[27]_i_7/O
                         net (fo=1, routed)           0.204     1.723    timer1[27]_i_7_n_0
    SLICE_X113Y144       LUT5 (Prop_lut5_I4_O)        0.105     1.828 r  timer1[27]_i_4/O
                         net (fo=28, routed)          0.896     2.724    timer1[27]_i_4_n_0
    SLICE_X111Y143       LUT5 (Prop_lut5_I1_O)        0.105     2.829 r  timer1[9]_i_1/O
                         net (fo=1, routed)           0.000     2.829    timer1[9]_i_1_n_0
    SLICE_X111Y143       FDCE                                         r  timer1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.316    41.316 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.320    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    35.793 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    37.507    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    37.584 r  inst_clock/inst/clkout1_buf/O
                         net (fo=29, routed)          1.570    39.154    clk_out1
    SLICE_X111Y143       FDCE                                         r  timer1_reg[9]/C
                         clock pessimism              0.458    39.612    
                         clock uncertainty           -0.123    39.488    
    SLICE_X111Y143       FDCE (Setup_fdce_C_D)        0.032    39.520    timer1_reg[9]
  -------------------------------------------------------------------
                         required time                         39.520    
                         arrival time                          -2.829    
  -------------------------------------------------------------------
                         slack                                 36.691    

Slack (MET) :             36.711ns  (required time - arrival time)
  Source:                 timer1_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timer1_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock rise@40.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        3.170ns  (logic 0.694ns (21.892%)  route 2.476ns (78.108%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.846ns = ( 39.154 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.382     1.382 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.492    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.075 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.191    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.106 r  inst_clock/inst/clkout1_buf/O
                         net (fo=29, routed)          1.746    -0.360    clk_out1
    SLICE_X113Y147       FDCE                                         r  timer1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y147       FDCE (Prop_fdce_C_Q)         0.379     0.019 f  timer1_reg[25]/Q
                         net (fo=2, routed)           1.395     1.414    timer1_reg_n_0_[25]
    SLICE_X113Y144       LUT4 (Prop_lut4_I0_O)        0.105     1.519 r  timer1[27]_i_7/O
                         net (fo=1, routed)           0.204     1.723    timer1[27]_i_7_n_0
    SLICE_X113Y144       LUT5 (Prop_lut5_I4_O)        0.105     1.828 r  timer1[27]_i_4/O
                         net (fo=28, routed)          0.877     2.705    timer1[27]_i_4_n_0
    SLICE_X113Y146       LUT5 (Prop_lut5_I1_O)        0.105     2.810 r  timer1[22]_i_1/O
                         net (fo=1, routed)           0.000     2.810    timer1[22]_i_1_n_0
    SLICE_X113Y146       FDCE                                         r  timer1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.316    41.316 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.320    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    35.793 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    37.507    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    37.584 r  inst_clock/inst/clkout1_buf/O
                         net (fo=29, routed)          1.570    39.154    clk_out1
    SLICE_X113Y146       FDCE                                         r  timer1_reg[22]/C
                         clock pessimism              0.458    39.612    
                         clock uncertainty           -0.123    39.488    
    SLICE_X113Y146       FDCE (Setup_fdce_C_D)        0.032    39.520    timer1_reg[22]
  -------------------------------------------------------------------
                         required time                         39.520    
                         arrival time                          -2.810    
  -------------------------------------------------------------------
                         slack                                 36.711    

Slack (MET) :             36.719ns  (required time - arrival time)
  Source:                 timer1_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timer1_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock rise@40.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        3.160ns  (logic 0.694ns (21.965%)  route 2.466ns (78.035%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.846ns = ( 39.154 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.382     1.382 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.492    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.075 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.191    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.106 r  inst_clock/inst/clkout1_buf/O
                         net (fo=29, routed)          1.746    -0.360    clk_out1
    SLICE_X113Y147       FDCE                                         r  timer1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y147       FDCE (Prop_fdce_C_Q)         0.379     0.019 f  timer1_reg[25]/Q
                         net (fo=2, routed)           1.395     1.414    timer1_reg_n_0_[25]
    SLICE_X113Y144       LUT4 (Prop_lut4_I0_O)        0.105     1.519 r  timer1[27]_i_7/O
                         net (fo=1, routed)           0.204     1.723    timer1[27]_i_7_n_0
    SLICE_X113Y144       LUT5 (Prop_lut5_I4_O)        0.105     1.828 r  timer1[27]_i_4/O
                         net (fo=28, routed)          0.866     2.694    timer1[27]_i_4_n_0
    SLICE_X113Y143       LUT5 (Prop_lut5_I1_O)        0.105     2.799 r  timer1[11]_i_1/O
                         net (fo=1, routed)           0.000     2.799    timer1[11]_i_1_n_0
    SLICE_X113Y143       FDCE                                         r  timer1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.316    41.316 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.320    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    35.793 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    37.507    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    37.584 r  inst_clock/inst/clkout1_buf/O
                         net (fo=29, routed)          1.570    39.154    clk_out1
    SLICE_X113Y143       FDCE                                         r  timer1_reg[11]/C
                         clock pessimism              0.458    39.612    
                         clock uncertainty           -0.123    39.488    
    SLICE_X113Y143       FDCE (Setup_fdce_C_D)        0.030    39.518    timer1_reg[11]
  -------------------------------------------------------------------
                         required time                         39.518    
                         arrival time                          -2.799    
  -------------------------------------------------------------------
                         slack                                 36.719    

Slack (MET) :             36.747ns  (required time - arrival time)
  Source:                 timer1_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timer1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock rise@40.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        3.133ns  (logic 0.694ns (22.149%)  route 2.439ns (77.851%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.846ns = ( 39.154 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.382     1.382 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.492    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.075 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.191    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.106 r  inst_clock/inst/clkout1_buf/O
                         net (fo=29, routed)          1.746    -0.360    clk_out1
    SLICE_X113Y147       FDCE                                         r  timer1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y147       FDCE (Prop_fdce_C_Q)         0.379     0.019 r  timer1_reg[27]/Q
                         net (fo=2, routed)           0.692     0.710    timer1_reg_n_0_[27]
    SLICE_X113Y142       LUT4 (Prop_lut4_I1_O)        0.105     0.815 r  timer1[27]_i_9/O
                         net (fo=1, routed)           0.509     1.324    timer1[27]_i_9_n_0
    SLICE_X113Y143       LUT6 (Prop_lut6_I5_O)        0.105     1.429 f  timer1[27]_i_5/O
                         net (fo=28, routed)          1.238     2.668    timer1[27]_i_5_n_0
    SLICE_X111Y143       LUT5 (Prop_lut5_I2_O)        0.105     2.773 r  timer1[10]_i_1/O
                         net (fo=1, routed)           0.000     2.773    timer1[10]_i_1_n_0
    SLICE_X111Y143       FDCE                                         r  timer1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.316    41.316 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.320    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    35.793 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    37.507    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    37.584 r  inst_clock/inst/clkout1_buf/O
                         net (fo=29, routed)          1.570    39.154    clk_out1
    SLICE_X111Y143       FDCE                                         r  timer1_reg[10]/C
                         clock pessimism              0.458    39.612    
                         clock uncertainty           -0.123    39.488    
    SLICE_X111Y143       FDCE (Setup_fdce_C_D)        0.032    39.520    timer1_reg[10]
  -------------------------------------------------------------------
                         required time                         39.520    
                         arrival time                          -2.773    
  -------------------------------------------------------------------
                         slack                                 36.747    

Slack (MET) :             36.753ns  (required time - arrival time)
  Source:                 timer1_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timer1_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock rise@40.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        3.125ns  (logic 0.694ns (22.206%)  route 2.431ns (77.794%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.846ns = ( 39.154 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.382     1.382 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.492    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.075 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.191    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.106 r  inst_clock/inst/clkout1_buf/O
                         net (fo=29, routed)          1.746    -0.360    clk_out1
    SLICE_X113Y147       FDCE                                         r  timer1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y147       FDCE (Prop_fdce_C_Q)         0.379     0.019 r  timer1_reg[27]/Q
                         net (fo=2, routed)           0.692     0.710    timer1_reg_n_0_[27]
    SLICE_X113Y142       LUT4 (Prop_lut4_I1_O)        0.105     0.815 r  timer1[27]_i_9/O
                         net (fo=1, routed)           0.509     1.324    timer1[27]_i_9_n_0
    SLICE_X113Y143       LUT6 (Prop_lut6_I5_O)        0.105     1.429 f  timer1[27]_i_5/O
                         net (fo=28, routed)          1.230     2.660    timer1[27]_i_5_n_0
    SLICE_X111Y143       LUT5 (Prop_lut5_I2_O)        0.105     2.765 r  timer1[12]_i_1/O
                         net (fo=1, routed)           0.000     2.765    timer1[12]_i_1_n_0
    SLICE_X111Y143       FDCE                                         r  timer1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.316    41.316 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.320    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    35.793 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    37.507    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    37.584 r  inst_clock/inst/clkout1_buf/O
                         net (fo=29, routed)          1.570    39.154    clk_out1
    SLICE_X111Y143       FDCE                                         r  timer1_reg[12]/C
                         clock pessimism              0.458    39.612    
                         clock uncertainty           -0.123    39.488    
    SLICE_X111Y143       FDCE (Setup_fdce_C_D)        0.030    39.518    timer1_reg[12]
  -------------------------------------------------------------------
                         required time                         39.518    
                         arrival time                          -2.765    
  -------------------------------------------------------------------
                         slack                                 36.753    

Slack (MET) :             36.765ns  (required time - arrival time)
  Source:                 timer1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timer1_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock rise@40.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        3.117ns  (logic 1.544ns (49.532%)  route 1.573ns (50.468%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.846ns = ( 39.154 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.382     1.382 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.492    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.075 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.191    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.106 r  inst_clock/inst/clkout1_buf/O
                         net (fo=29, routed)          1.744    -0.362    clk_out1
    SLICE_X113Y141       FDCE                                         r  timer1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y141       FDCE (Prop_fdce_C_Q)         0.379     0.017 r  timer1_reg[2]/Q
                         net (fo=2, routed)           0.639     0.656    timer1_reg_n_0_[2]
    SLICE_X112Y141       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.549     1.205 r  timer1_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.205    timer1_reg[4]_i_2_n_0
    SLICE_X112Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.305 r  timer1_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.305    timer1_reg[8]_i_2_n_0
    SLICE_X112Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.405 r  timer1_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.405    timer1_reg[12]_i_2_n_0
    SLICE_X112Y144       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     1.583 r  timer1_reg[16]_i_2/O[0]
                         net (fo=1, routed)           0.934     2.517    data0[13]
    SLICE_X113Y143       LUT5 (Prop_lut5_I4_O)        0.238     2.755 r  timer1[13]_i_1/O
                         net (fo=1, routed)           0.000     2.755    timer1[13]_i_1_n_0
    SLICE_X113Y143       FDCE                                         r  timer1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.316    41.316 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.320    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    35.793 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    37.507    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    37.584 r  inst_clock/inst/clkout1_buf/O
                         net (fo=29, routed)          1.570    39.154    clk_out1
    SLICE_X113Y143       FDCE                                         r  timer1_reg[13]/C
                         clock pessimism              0.458    39.612    
                         clock uncertainty           -0.123    39.488    
    SLICE_X113Y143       FDCE (Setup_fdce_C_D)        0.032    39.520    timer1_reg[13]
  -------------------------------------------------------------------
                         required time                         39.520    
                         arrival time                          -2.755    
  -------------------------------------------------------------------
                         slack                                 36.765    

Slack (MET) :             36.791ns  (required time - arrival time)
  Source:                 timer1_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timer1_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock rise@40.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        3.087ns  (logic 0.694ns (22.480%)  route 2.393ns (77.520%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.846ns = ( 39.154 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.382     1.382 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.492    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.075 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.191    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.106 r  inst_clock/inst/clkout1_buf/O
                         net (fo=29, routed)          1.746    -0.360    clk_out1
    SLICE_X113Y147       FDCE                                         r  timer1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y147       FDCE (Prop_fdce_C_Q)         0.379     0.019 r  timer1_reg[27]/Q
                         net (fo=2, routed)           0.692     0.710    timer1_reg_n_0_[27]
    SLICE_X113Y142       LUT4 (Prop_lut4_I1_O)        0.105     0.815 r  timer1[27]_i_9/O
                         net (fo=1, routed)           0.509     1.324    timer1[27]_i_9_n_0
    SLICE_X113Y143       LUT6 (Prop_lut6_I5_O)        0.105     1.429 f  timer1[27]_i_5/O
                         net (fo=28, routed)          1.192     2.622    timer1[27]_i_5_n_0
    SLICE_X111Y144       LUT5 (Prop_lut5_I2_O)        0.105     2.727 r  timer1[16]_i_1/O
                         net (fo=1, routed)           0.000     2.727    timer1[16]_i_1_n_0
    SLICE_X111Y144       FDCE                                         r  timer1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.316    41.316 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.320    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    35.793 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    37.507    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    37.584 r  inst_clock/inst/clkout1_buf/O
                         net (fo=29, routed)          1.570    39.154    clk_out1
    SLICE_X111Y144       FDCE                                         r  timer1_reg[16]/C
                         clock pessimism              0.458    39.612    
                         clock uncertainty           -0.123    39.488    
    SLICE_X111Y144       FDCE (Setup_fdce_C_D)        0.030    39.518    timer1_reg[16]
  -------------------------------------------------------------------
                         required time                         39.518    
                         arrival time                          -2.727    
  -------------------------------------------------------------------
                         slack                                 36.791    

Slack (MET) :             36.798ns  (required time - arrival time)
  Source:                 timer1_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timer1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock rise@40.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        3.083ns  (logic 0.694ns (22.511%)  route 2.389ns (77.489%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.847ns = ( 39.153 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.382     1.382 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.492    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.075 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.191    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.106 r  inst_clock/inst/clkout1_buf/O
                         net (fo=29, routed)          1.746    -0.360    clk_out1
    SLICE_X113Y147       FDCE                                         r  timer1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y147       FDCE (Prop_fdce_C_Q)         0.379     0.019 f  timer1_reg[25]/Q
                         net (fo=2, routed)           1.395     1.414    timer1_reg_n_0_[25]
    SLICE_X113Y144       LUT4 (Prop_lut4_I0_O)        0.105     1.519 r  timer1[27]_i_7/O
                         net (fo=1, routed)           0.204     1.723    timer1[27]_i_7_n_0
    SLICE_X113Y144       LUT5 (Prop_lut5_I4_O)        0.105     1.828 r  timer1[27]_i_4/O
                         net (fo=28, routed)          0.789     2.618    timer1[27]_i_4_n_0
    SLICE_X113Y141       LUT5 (Prop_lut5_I1_O)        0.105     2.723 r  timer1[4]_i_1/O
                         net (fo=1, routed)           0.000     2.723    timer1[4]_i_1_n_0
    SLICE_X113Y141       FDCE                                         r  timer1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.316    41.316 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.320    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    35.793 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    37.507    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    37.584 r  inst_clock/inst/clkout1_buf/O
                         net (fo=29, routed)          1.569    39.153    clk_out1
    SLICE_X113Y141       FDCE                                         r  timer1_reg[4]/C
                         clock pessimism              0.458    39.611    
                         clock uncertainty           -0.123    39.487    
    SLICE_X113Y141       FDCE (Setup_fdce_C_D)        0.033    39.520    timer1_reg[4]
  -------------------------------------------------------------------
                         required time                         39.520    
                         arrival time                          -2.723    
  -------------------------------------------------------------------
                         slack                                 36.798    

Slack (MET) :             36.799ns  (required time - arrival time)
  Source:                 timer1_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock rise@40.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        3.108ns  (logic 0.694ns (22.330%)  route 2.414ns (77.670%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.846ns = ( 39.154 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.486ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.382     1.382 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.492    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.075 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.191    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.106 r  inst_clock/inst/clkout1_buf/O
                         net (fo=29, routed)          1.746    -0.360    clk_out1
    SLICE_X113Y147       FDCE                                         r  timer1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y147       FDCE (Prop_fdce_C_Q)         0.379     0.019 f  timer1_reg[25]/Q
                         net (fo=2, routed)           1.395     1.414    timer1_reg_n_0_[25]
    SLICE_X113Y144       LUT4 (Prop_lut4_I0_O)        0.105     1.519 r  timer1[27]_i_7/O
                         net (fo=1, routed)           0.204     1.723    timer1[27]_i_7_n_0
    SLICE_X113Y144       LUT5 (Prop_lut5_I4_O)        0.105     1.828 r  timer1[27]_i_4/O
                         net (fo=28, routed)          0.815     2.643    timer1[27]_i_4_n_0
    SLICE_X113Y147       LUT4 (Prop_lut4_I1_O)        0.105     2.748 r  led[0]_i_1/O
                         net (fo=1, routed)           0.000     2.748    led[0]_i_1_n_0
    SLICE_X113Y147       FDPE                                         r  led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.316    41.316 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.320    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527    35.793 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714    37.507    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    37.584 r  inst_clock/inst/clkout1_buf/O
                         net (fo=29, routed)          1.570    39.154    clk_out1
    SLICE_X113Y147       FDPE                                         r  led_reg[0]/C
                         clock pessimism              0.486    39.640    
                         clock uncertainty           -0.123    39.516    
    SLICE_X113Y147       FDPE (Setup_fdpe_C_D)        0.030    39.546    led_reg[0]
  -------------------------------------------------------------------
                         required time                         39.546    
                         arrival time                          -2.748    
  -------------------------------------------------------------------
                         slack                                 36.799    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.687%)  route 0.167ns (47.313%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  inst_clock/inst/clkout1_buf/O
                         net (fo=29, routed)          0.719    -0.512    clk_out1
    SLICE_X113Y147       FDPE                                         r  led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y147       FDPE (Prop_fdpe_C_Q)         0.141    -0.371 r  led_reg[0]/Q
                         net (fo=2, routed)           0.167    -0.204    led_OBUF[0]
    SLICE_X113Y147       LUT4 (Prop_lut4_I3_O)        0.045    -0.159 r  led[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.159    led[0]_i_1_n_0
    SLICE_X113Y147       FDPE                                         r  led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  inst_clock/inst/clkout1_buf/O
                         net (fo=29, routed)          0.995    -0.745    clk_out1
    SLICE_X113Y147       FDPE                                         r  led_reg[0]/C
                         clock pessimism              0.233    -0.512    
    SLICE_X113Y147       FDPE (Hold_fdpe_C_D)         0.091    -0.421    led_reg[0]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 timer1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timer1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.186ns (43.622%)  route 0.240ns (56.378%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  inst_clock/inst/clkout1_buf/O
                         net (fo=29, routed)          0.718    -0.513    clk_out1
    SLICE_X111Y144       FDCE                                         r  timer1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y144       FDCE (Prop_fdce_C_Q)         0.141    -0.372 f  timer1_reg[0]/Q
                         net (fo=3, routed)           0.240    -0.132    timer1_reg_n_0_[0]
    SLICE_X111Y144       LUT2 (Prop_lut2_I1_O)        0.045    -0.087 r  timer1[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.087    p_0_in[0]
    SLICE_X111Y144       FDCE                                         r  timer1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  inst_clock/inst/clkout1_buf/O
                         net (fo=29, routed)          0.994    -0.746    clk_out1
    SLICE_X111Y144       FDCE                                         r  timer1_reg[0]/C
                         clock pessimism              0.233    -0.513    
    SLICE_X111Y144       FDCE (Hold_fdce_C_D)         0.092    -0.421    timer1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 timer1_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timer1_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.231ns (50.737%)  route 0.224ns (49.263%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  inst_clock/inst/clkout1_buf/O
                         net (fo=29, routed)          0.718    -0.513    clk_out1
    SLICE_X113Y146       FDCE                                         r  timer1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y146       FDCE (Prop_fdce_C_Q)         0.141    -0.372 f  timer1_reg[22]/Q
                         net (fo=2, routed)           0.153    -0.219    timer1_reg_n_0_[22]
    SLICE_X111Y144       LUT5 (Prop_lut5_I1_O)        0.045    -0.174 r  timer1[27]_i_3/O
                         net (fo=28, routed)          0.071    -0.103    timer1[27]_i_3_n_0
    SLICE_X111Y144       LUT5 (Prop_lut5_I0_O)        0.045    -0.058 r  timer1[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.058    timer1[16]_i_1_n_0
    SLICE_X111Y144       FDCE                                         r  timer1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  inst_clock/inst/clkout1_buf/O
                         net (fo=29, routed)          0.994    -0.746    clk_out1
    SLICE_X111Y144       FDCE                                         r  timer1_reg[16]/C
                         clock pessimism              0.249    -0.497    
    SLICE_X111Y144       FDCE (Hold_fdce_C_D)         0.091    -0.406    timer1_reg[16]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 timer1_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timer1_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.231ns (49.828%)  route 0.233ns (50.172%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  inst_clock/inst/clkout1_buf/O
                         net (fo=29, routed)          0.718    -0.513    clk_out1
    SLICE_X113Y145       FDCE                                         r  timer1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y145       FDCE (Prop_fdce_C_Q)         0.141    -0.372 f  timer1_reg[20]/Q
                         net (fo=2, routed)           0.150    -0.222    timer1_reg_n_0_[20]
    SLICE_X113Y143       LUT6 (Prop_lut6_I1_O)        0.045    -0.177 f  timer1[27]_i_5/O
                         net (fo=28, routed)          0.082    -0.094    timer1[27]_i_5_n_0
    SLICE_X113Y143       LUT5 (Prop_lut5_I2_O)        0.045    -0.049 r  timer1[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.049    timer1[11]_i_1_n_0
    SLICE_X113Y143       FDCE                                         r  timer1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  inst_clock/inst/clkout1_buf/O
                         net (fo=29, routed)          0.994    -0.746    clk_out1
    SLICE_X113Y143       FDCE                                         r  timer1_reg[11]/C
                         clock pessimism              0.249    -0.497    
    SLICE_X113Y143       FDCE (Hold_fdce_C_D)         0.091    -0.406    timer1_reg[11]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 timer1_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timer1_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.276ns (48.956%)  route 0.288ns (51.044%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  inst_clock/inst/clkout1_buf/O
                         net (fo=29, routed)          0.718    -0.513    clk_out1
    SLICE_X111Y143       FDCE                                         r  timer1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y143       FDCE (Prop_fdce_C_Q)         0.141    -0.372 r  timer1_reg[9]/Q
                         net (fo=2, routed)           0.106    -0.266    timer1_reg_n_0_[9]
    SLICE_X113Y144       LUT4 (Prop_lut4_I3_O)        0.045    -0.221 r  timer1[27]_i_7/O
                         net (fo=1, routed)           0.080    -0.141    timer1[27]_i_7_n_0
    SLICE_X113Y144       LUT5 (Prop_lut5_I4_O)        0.045    -0.096 r  timer1[27]_i_4/O
                         net (fo=28, routed)          0.102     0.006    timer1[27]_i_4_n_0
    SLICE_X113Y144       LUT5 (Prop_lut5_I1_O)        0.045     0.051 r  timer1[15]_i_1/O
                         net (fo=1, routed)           0.000     0.051    timer1[15]_i_1_n_0
    SLICE_X113Y144       FDCE                                         r  timer1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  inst_clock/inst/clkout1_buf/O
                         net (fo=29, routed)          0.994    -0.746    clk_out1
    SLICE_X113Y144       FDCE                                         r  timer1_reg[15]/C
                         clock pessimism              0.249    -0.497    
    SLICE_X113Y144       FDCE (Hold_fdce_C_D)         0.092    -0.405    timer1_reg[15]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                           0.051    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 timer1_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timer1_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.276ns (48.869%)  route 0.289ns (51.131%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  inst_clock/inst/clkout1_buf/O
                         net (fo=29, routed)          0.718    -0.513    clk_out1
    SLICE_X111Y143       FDCE                                         r  timer1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y143       FDCE (Prop_fdce_C_Q)         0.141    -0.372 r  timer1_reg[9]/Q
                         net (fo=2, routed)           0.106    -0.266    timer1_reg_n_0_[9]
    SLICE_X113Y144       LUT4 (Prop_lut4_I3_O)        0.045    -0.221 r  timer1[27]_i_7/O
                         net (fo=1, routed)           0.080    -0.141    timer1[27]_i_7_n_0
    SLICE_X113Y144       LUT5 (Prop_lut5_I4_O)        0.045    -0.096 r  timer1[27]_i_4/O
                         net (fo=28, routed)          0.103     0.007    timer1[27]_i_4_n_0
    SLICE_X113Y144       LUT5 (Prop_lut5_I1_O)        0.045     0.052 r  timer1[14]_i_1/O
                         net (fo=1, routed)           0.000     0.052    timer1[14]_i_1_n_0
    SLICE_X113Y144       FDCE                                         r  timer1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  inst_clock/inst/clkout1_buf/O
                         net (fo=29, routed)          0.994    -0.746    clk_out1
    SLICE_X113Y144       FDCE                                         r  timer1_reg[14]/C
                         clock pessimism              0.249    -0.497    
    SLICE_X113Y144       FDCE (Hold_fdce_C_D)         0.091    -0.406    timer1_reg[14]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 timer1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timer1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.360ns (63.595%)  route 0.206ns (36.405%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  inst_clock/inst/clkout1_buf/O
                         net (fo=29, routed)          0.717    -0.514    clk_out1
    SLICE_X111Y142       FDCE                                         r  timer1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y142       FDCE (Prop_fdce_C_Q)         0.141    -0.373 r  timer1_reg[6]/Q
                         net (fo=2, routed)           0.110    -0.263    timer1_reg_n_0_[6]
    SLICE_X112Y142       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111    -0.152 r  timer1_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.096    -0.056    data0[6]
    SLICE_X111Y142       LUT5 (Prop_lut5_I4_O)        0.108     0.052 r  timer1[6]_i_1/O
                         net (fo=1, routed)           0.000     0.052    timer1[6]_i_1_n_0
    SLICE_X111Y142       FDCE                                         r  timer1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  inst_clock/inst/clkout1_buf/O
                         net (fo=29, routed)          0.993    -0.747    clk_out1
    SLICE_X111Y142       FDCE                                         r  timer1_reg[6]/C
                         clock pessimism              0.233    -0.514    
    SLICE_X111Y142       FDCE (Hold_fdce_C_D)         0.091    -0.423    timer1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 timer1_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timer1_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.231ns (40.333%)  route 0.342ns (59.667%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  inst_clock/inst/clkout1_buf/O
                         net (fo=29, routed)          0.718    -0.513    clk_out1
    SLICE_X113Y145       FDCE                                         r  timer1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y145       FDCE (Prop_fdce_C_Q)         0.141    -0.372 f  timer1_reg[20]/Q
                         net (fo=2, routed)           0.150    -0.222    timer1_reg_n_0_[20]
    SLICE_X113Y143       LUT6 (Prop_lut6_I1_O)        0.045    -0.177 f  timer1[27]_i_5/O
                         net (fo=28, routed)          0.192     0.015    timer1[27]_i_5_n_0
    SLICE_X113Y145       LUT5 (Prop_lut5_I2_O)        0.045     0.060 r  timer1[18]_i_1/O
                         net (fo=1, routed)           0.000     0.060    timer1[18]_i_1_n_0
    SLICE_X113Y145       FDCE                                         r  timer1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  inst_clock/inst/clkout1_buf/O
                         net (fo=29, routed)          0.994    -0.746    clk_out1
    SLICE_X113Y145       FDCE                                         r  timer1_reg[18]/C
                         clock pessimism              0.233    -0.513    
    SLICE_X113Y145       FDCE (Hold_fdce_C_D)         0.092    -0.421    timer1_reg[18]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 timer1_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timer1_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.231ns (40.263%)  route 0.343ns (59.737%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  inst_clock/inst/clkout1_buf/O
                         net (fo=29, routed)          0.718    -0.513    clk_out1
    SLICE_X113Y145       FDCE                                         r  timer1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y145       FDCE (Prop_fdce_C_Q)         0.141    -0.372 f  timer1_reg[20]/Q
                         net (fo=2, routed)           0.150    -0.222    timer1_reg_n_0_[20]
    SLICE_X113Y143       LUT6 (Prop_lut6_I1_O)        0.045    -0.177 f  timer1[27]_i_5/O
                         net (fo=28, routed)          0.193     0.016    timer1[27]_i_5_n_0
    SLICE_X113Y145       LUT5 (Prop_lut5_I2_O)        0.045     0.061 r  timer1[17]_i_1/O
                         net (fo=1, routed)           0.000     0.061    timer1[17]_i_1_n_0
    SLICE_X113Y145       FDCE                                         r  timer1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  inst_clock/inst/clkout1_buf/O
                         net (fo=29, routed)          0.994    -0.746    clk_out1
    SLICE_X113Y145       FDCE                                         r  timer1_reg[17]/C
                         clock pessimism              0.233    -0.513    
    SLICE_X113Y145       FDCE (Hold_fdce_C_D)         0.091    -0.422    timer1_reg[17]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                           0.061    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 timer1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timer1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.359ns (61.705%)  route 0.223ns (38.295%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  inst_clock/inst/clkout1_buf/O
                         net (fo=29, routed)          0.717    -0.514    clk_out1
    SLICE_X113Y142       FDCE                                         r  timer1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y142       FDCE (Prop_fdce_C_Q)         0.141    -0.373 r  timer1_reg[7]/Q
                         net (fo=2, routed)           0.064    -0.309    timer1_reg_n_0_[7]
    SLICE_X112Y142       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.199 r  timer1_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.159    -0.040    data0[7]
    SLICE_X113Y142       LUT5 (Prop_lut5_I4_O)        0.108     0.068 r  timer1[7]_i_1/O
                         net (fo=1, routed)           0.000     0.068    timer1[7]_i_1_n_0
    SLICE_X113Y142       FDCE                                         r  timer1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  inst_clock/inst/clkout1_buf/O
                         net (fo=29, routed)          0.993    -0.747    clk_out1
    SLICE_X113Y142       FDCE                                         r  timer1_reg[7]/C
                         clock pessimism              0.233    -0.514    
    SLICE_X113Y142       FDCE (Hold_fdce_C_D)         0.092    -0.422    timer1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                           0.068    
  -------------------------------------------------------------------
                         slack                                  0.490    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clock
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { inst_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         40.000      38.408     BUFGCTRL_X0Y16   inst_clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  inst_clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X113Y147   led_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X111Y144   timer1_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X111Y143   timer1_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X113Y143   timer1_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X111Y143   timer1_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X111Y144   timer1_reg[16]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X113Y145   timer1_reg[17]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X113Y145   timer1_reg[18]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  inst_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X111Y144   timer1_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X111Y143   timer1_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X113Y143   timer1_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X111Y143   timer1_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X111Y144   timer1_reg[16]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X113Y145   timer1_reg[17]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X113Y145   timer1_reg[18]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X113Y145   timer1_reg[19]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X113Y141   timer1_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X113Y145   timer1_reg[20]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X113Y147   led_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X111Y144   timer1_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X111Y143   timer1_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X113Y143   timer1_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X111Y143   timer1_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X111Y144   timer1_reg[16]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X113Y145   timer1_reg[17]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X113Y145   timer1_reg[18]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X113Y145   timer1_reg[19]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X113Y141   timer1_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clock
  To Clock:  clk_out2_clock

Setup :            0  Failing Endpoints,  Worst Slack       16.831ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.273ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.831ns  (required time - arrival time)
  Source:                 timer2_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer2_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock rise@20.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        3.099ns  (logic 0.694ns (22.397%)  route 2.405ns (77.603%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.846ns = ( 19.154 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.486ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.382     1.382 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.492    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.567    -4.075 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.884    -2.191    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.106 r  inst_clock/inst/clkout2_buf/O
                         net (fo=29, routed)          1.746    -0.360    clk_out2
    SLICE_X110Y147       FDCE                                         r  timer2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y147       FDCE (Prop_fdce_C_Q)         0.379     0.019 r  timer2_reg[27]/Q
                         net (fo=2, routed)           0.696     0.715    timer2_reg_n_0_[27]
    SLICE_X109Y142       LUT4 (Prop_lut4_I1_O)        0.105     0.820 r  timer2[27]_i_9/O
                         net (fo=1, routed)           0.509     1.329    timer2[27]_i_9_n_0
    SLICE_X109Y143       LUT6 (Prop_lut6_I5_O)        0.105     1.434 f  timer2[27]_i_5/O
                         net (fo=28, routed)          1.200     2.633    timer2[27]_i_5_n_0
    SLICE_X110Y147       LUT5 (Prop_lut5_I2_O)        0.105     2.738 r  timer2[26]_i_1/O
                         net (fo=1, routed)           0.000     2.738    timer2[26]_i_1_n_0
    SLICE_X110Y147       FDCE                                         r  timer2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.316    21.316 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.320    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.527    15.793 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    17.507    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    17.584 r  inst_clock/inst/clkout2_buf/O
                         net (fo=29, routed)          1.570    19.154    clk_out2
    SLICE_X110Y147       FDCE                                         r  timer2_reg[26]/C
                         clock pessimism              0.486    19.640    
                         clock uncertainty           -0.102    19.537    
    SLICE_X110Y147       FDCE (Setup_fdce_C_D)        0.032    19.569    timer2_reg[26]
  -------------------------------------------------------------------
                         required time                         19.569    
                         arrival time                          -2.738    
  -------------------------------------------------------------------
                         slack                                 16.831    

Slack (MET) :             16.835ns  (required time - arrival time)
  Source:                 timer2_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer2_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock rise@20.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        3.096ns  (logic 0.694ns (22.418%)  route 2.402ns (77.582%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.846ns = ( 19.154 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.486ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.382     1.382 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.492    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.567    -4.075 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.884    -2.191    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.106 r  inst_clock/inst/clkout2_buf/O
                         net (fo=29, routed)          1.746    -0.360    clk_out2
    SLICE_X110Y147       FDCE                                         r  timer2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y147       FDCE (Prop_fdce_C_Q)         0.379     0.019 r  timer2_reg[27]/Q
                         net (fo=2, routed)           0.696     0.715    timer2_reg_n_0_[27]
    SLICE_X109Y142       LUT4 (Prop_lut4_I1_O)        0.105     0.820 r  timer2[27]_i_9/O
                         net (fo=1, routed)           0.509     1.329    timer2[27]_i_9_n_0
    SLICE_X109Y143       LUT6 (Prop_lut6_I5_O)        0.105     1.434 f  timer2[27]_i_5/O
                         net (fo=28, routed)          1.197     2.630    timer2[27]_i_5_n_0
    SLICE_X110Y147       LUT5 (Prop_lut5_I4_O)        0.105     2.735 r  timer2[27]_i_1/O
                         net (fo=1, routed)           0.000     2.735    timer2[27]_i_1_n_0
    SLICE_X110Y147       FDCE                                         r  timer2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.316    21.316 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.320    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.527    15.793 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    17.507    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    17.584 r  inst_clock/inst/clkout2_buf/O
                         net (fo=29, routed)          1.570    19.154    clk_out2
    SLICE_X110Y147       FDCE                                         r  timer2_reg[27]/C
                         clock pessimism              0.486    19.640    
                         clock uncertainty           -0.102    19.537    
    SLICE_X110Y147       FDCE (Setup_fdce_C_D)        0.033    19.570    timer2_reg[27]
  -------------------------------------------------------------------
                         required time                         19.570    
                         arrival time                          -2.735    
  -------------------------------------------------------------------
                         slack                                 16.835    

Slack (MET) :             16.836ns  (required time - arrival time)
  Source:                 timer2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer2_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock rise@20.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        3.034ns  (logic 1.716ns (56.558%)  route 1.318ns (43.442%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.846ns = ( 19.154 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.382     1.382 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.492    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.567    -4.075 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.884    -2.191    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.106 r  inst_clock/inst/clkout2_buf/O
                         net (fo=29, routed)          1.741    -0.365    clk_out2
    SLICE_X109Y141       FDCE                                         r  timer2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y141       FDCE (Prop_fdce_C_Q)         0.379     0.014 r  timer2_reg[3]/Q
                         net (fo=2, routed)           0.644     0.657    timer2_reg_n_0_[3]
    SLICE_X108Y141       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.421     1.078 r  timer2_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.078    timer2_reg[4]_i_2_n_0
    SLICE_X108Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.178 r  timer2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.178    timer2_reg[8]_i_2_n_0
    SLICE_X108Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.278 r  timer2_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.278    timer2_reg[12]_i_2_n_0
    SLICE_X108Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.378 r  timer2_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.378    timer2_reg[16]_i_2_n_0
    SLICE_X108Y145       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.478 r  timer2_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.478    timer2_reg[20]_i_2_n_0
    SLICE_X108Y146       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.578 r  timer2_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.578    timer2_reg[24]_i_2_n_0
    SLICE_X108Y147       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     1.756 r  timer2_reg[27]_i_2/O[0]
                         net (fo=1, routed)           0.674     2.431    timer2_reg[27]_i_2_n_7
    SLICE_X110Y147       LUT5 (Prop_lut5_I3_O)        0.238     2.669 r  timer2[25]_i_1/O
                         net (fo=1, routed)           0.000     2.669    timer2[25]_i_1_n_0
    SLICE_X110Y147       FDCE                                         r  timer2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.316    21.316 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.320    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.527    15.793 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    17.507    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    17.584 r  inst_clock/inst/clkout2_buf/O
                         net (fo=29, routed)          1.570    19.154    clk_out2
    SLICE_X110Y147       FDCE                                         r  timer2_reg[25]/C
                         clock pessimism              0.421    19.575    
                         clock uncertainty           -0.102    19.472    
    SLICE_X110Y147       FDCE (Setup_fdce_C_D)        0.032    19.504    timer2_reg[25]
  -------------------------------------------------------------------
                         required time                         19.504    
                         arrival time                          -2.669    
  -------------------------------------------------------------------
                         slack                                 16.836    

Slack (MET) :             16.927ns  (required time - arrival time)
  Source:                 timer2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer2_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock rise@20.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        2.942ns  (logic 1.612ns (54.787%)  route 1.330ns (45.213%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.846ns = ( 19.154 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.382     1.382 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.492    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.567    -4.075 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.884    -2.191    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.106 r  inst_clock/inst/clkout2_buf/O
                         net (fo=29, routed)          1.741    -0.365    clk_out2
    SLICE_X109Y141       FDCE                                         r  timer2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y141       FDCE (Prop_fdce_C_Q)         0.379     0.014 r  timer2_reg[3]/Q
                         net (fo=2, routed)           0.644     0.657    timer2_reg_n_0_[3]
    SLICE_X108Y141       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.421     1.078 r  timer2_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.078    timer2_reg[4]_i_2_n_0
    SLICE_X108Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.178 r  timer2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.178    timer2_reg[8]_i_2_n_0
    SLICE_X108Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.278 r  timer2_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.278    timer2_reg[12]_i_2_n_0
    SLICE_X108Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.378 r  timer2_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.378    timer2_reg[16]_i_2_n_0
    SLICE_X108Y145       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     1.640 r  timer2_reg[20]_i_2/O[3]
                         net (fo=1, routed)           0.686     2.327    timer2_reg[20]_i_2_n_4
    SLICE_X110Y144       LUT5 (Prop_lut5_I3_O)        0.250     2.577 r  timer2[20]_i_1/O
                         net (fo=1, routed)           0.000     2.577    timer2[20]_i_1_n_0
    SLICE_X110Y144       FDCE                                         r  timer2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.316    21.316 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.320    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.527    15.793 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    17.507    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    17.584 r  inst_clock/inst/clkout2_buf/O
                         net (fo=29, routed)          1.570    19.154    clk_out2
    SLICE_X110Y144       FDCE                                         r  timer2_reg[20]/C
                         clock pessimism              0.421    19.575    
                         clock uncertainty           -0.102    19.472    
    SLICE_X110Y144       FDCE (Setup_fdce_C_D)        0.032    19.504    timer2_reg[20]
  -------------------------------------------------------------------
                         required time                         19.504    
                         arrival time                          -2.577    
  -------------------------------------------------------------------
                         slack                                 16.927    

Slack (MET) :             16.983ns  (required time - arrival time)
  Source:                 timer2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer2_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock rise@20.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        2.881ns  (logic 1.785ns (61.965%)  route 1.096ns (38.035%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.848ns = ( 19.152 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.382     1.382 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.492    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.567    -4.075 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.884    -2.191    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.106 r  inst_clock/inst/clkout2_buf/O
                         net (fo=29, routed)          1.746    -0.360    clk_out2
    SLICE_X110Y144       FDCE                                         r  timer2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y144       FDCE (Prop_fdce_C_Q)         0.379     0.019 r  timer2_reg[0]/Q
                         net (fo=3, routed)           0.554     0.572    timer2_reg_n_0_[0]
    SLICE_X108Y141       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     1.066 r  timer2_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.066    timer2_reg[4]_i_2_n_0
    SLICE_X108Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.166 r  timer2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.166    timer2_reg[8]_i_2_n_0
    SLICE_X108Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.266 r  timer2_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.266    timer2_reg[12]_i_2_n_0
    SLICE_X108Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.366 r  timer2_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.366    timer2_reg[16]_i_2_n_0
    SLICE_X108Y145       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.466 r  timer2_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.466    timer2_reg[20]_i_2_n_0
    SLICE_X108Y146       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     1.728 r  timer2_reg[24]_i_2/O[3]
                         net (fo=1, routed)           0.542     2.270    timer2_reg[24]_i_2_n_4
    SLICE_X109Y146       LUT5 (Prop_lut5_I3_O)        0.250     2.520 r  timer2[24]_i_1/O
                         net (fo=1, routed)           0.000     2.520    timer2[24]_i_1_n_0
    SLICE_X109Y146       FDCE                                         r  timer2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.316    21.316 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.320    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.527    15.793 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    17.507    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    17.584 r  inst_clock/inst/clkout2_buf/O
                         net (fo=29, routed)          1.568    19.152    clk_out2
    SLICE_X109Y146       FDCE                                         r  timer2_reg[24]/C
                         clock pessimism              0.421    19.573    
                         clock uncertainty           -0.102    19.470    
    SLICE_X109Y146       FDCE (Setup_fdce_C_D)        0.033    19.503    timer2_reg[24]
  -------------------------------------------------------------------
                         required time                         19.503    
                         arrival time                          -2.520    
  -------------------------------------------------------------------
                         slack                                 16.983    

Slack (MET) :             17.013ns  (required time - arrival time)
  Source:                 timer2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer2_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock rise@20.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        2.848ns  (logic 0.694ns (24.366%)  route 2.154ns (75.634%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.848ns = ( 19.152 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.361ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.382     1.382 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.492    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.567    -4.075 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.884    -2.191    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.106 r  inst_clock/inst/clkout2_buf/O
                         net (fo=29, routed)          1.745    -0.361    clk_out2
    SLICE_X110Y142       FDCE                                         r  timer2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y142       FDCE (Prop_fdce_C_Q)         0.379     0.018 f  timer2_reg[6]/Q
                         net (fo=2, routed)           0.800     0.818    timer2_reg_n_0_[6]
    SLICE_X110Y145       LUT4 (Prop_lut4_I2_O)        0.105     0.923 r  timer2[27]_i_6/O
                         net (fo=1, routed)           0.218     1.141    timer2[27]_i_6_n_0
    SLICE_X110Y145       LUT5 (Prop_lut5_I4_O)        0.105     1.246 r  timer2[27]_i_3/O
                         net (fo=28, routed)          1.136     2.382    timer2[27]_i_3_n_0
    SLICE_X109Y143       LUT5 (Prop_lut5_I0_O)        0.105     2.487 r  timer2[13]_i_1/O
                         net (fo=1, routed)           0.000     2.487    timer2[13]_i_1_n_0
    SLICE_X109Y143       FDCE                                         r  timer2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.316    21.316 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.320    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.527    15.793 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    17.507    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    17.584 r  inst_clock/inst/clkout2_buf/O
                         net (fo=29, routed)          1.568    19.152    clk_out2
    SLICE_X109Y143       FDCE                                         r  timer2_reg[13]/C
                         clock pessimism              0.421    19.573    
                         clock uncertainty           -0.102    19.470    
    SLICE_X109Y143       FDCE (Setup_fdce_C_D)        0.030    19.500    timer2_reg[13]
  -------------------------------------------------------------------
                         required time                         19.500    
                         arrival time                          -2.487    
  -------------------------------------------------------------------
                         slack                                 17.013    

Slack (MET) :             17.015ns  (required time - arrival time)
  Source:                 timer2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer2_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock rise@20.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        2.848ns  (logic 0.694ns (24.366%)  route 2.154ns (75.634%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.848ns = ( 19.152 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.361ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.382     1.382 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.492    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.567    -4.075 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.884    -2.191    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.106 r  inst_clock/inst/clkout2_buf/O
                         net (fo=29, routed)          1.745    -0.361    clk_out2
    SLICE_X110Y142       FDCE                                         r  timer2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y142       FDCE (Prop_fdce_C_Q)         0.379     0.018 f  timer2_reg[6]/Q
                         net (fo=2, routed)           0.800     0.818    timer2_reg_n_0_[6]
    SLICE_X110Y145       LUT4 (Prop_lut4_I2_O)        0.105     0.923 r  timer2[27]_i_6/O
                         net (fo=1, routed)           0.218     1.141    timer2[27]_i_6_n_0
    SLICE_X110Y145       LUT5 (Prop_lut5_I4_O)        0.105     1.246 r  timer2[27]_i_3/O
                         net (fo=28, routed)          1.136     2.382    timer2[27]_i_3_n_0
    SLICE_X109Y143       LUT5 (Prop_lut5_I0_O)        0.105     2.487 r  timer2[9]_i_1/O
                         net (fo=1, routed)           0.000     2.487    timer2[9]_i_1_n_0
    SLICE_X109Y143       FDCE                                         r  timer2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.316    21.316 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.320    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.527    15.793 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    17.507    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    17.584 r  inst_clock/inst/clkout2_buf/O
                         net (fo=29, routed)          1.568    19.152    clk_out2
    SLICE_X109Y143       FDCE                                         r  timer2_reg[9]/C
                         clock pessimism              0.421    19.573    
                         clock uncertainty           -0.102    19.470    
    SLICE_X109Y143       FDCE (Setup_fdce_C_D)        0.032    19.502    timer2_reg[9]
  -------------------------------------------------------------------
                         required time                         19.502    
                         arrival time                          -2.487    
  -------------------------------------------------------------------
                         slack                                 17.015    

Slack (MET) :             17.031ns  (required time - arrival time)
  Source:                 timer2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer2_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock rise@20.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        2.832ns  (logic 1.585ns (55.974%)  route 1.247ns (44.026%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.848ns = ( 19.152 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.382     1.382 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.492    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.567    -4.075 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.884    -2.191    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.106 r  inst_clock/inst/clkout2_buf/O
                         net (fo=29, routed)          1.746    -0.360    clk_out2
    SLICE_X110Y144       FDCE                                         r  timer2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y144       FDCE (Prop_fdce_C_Q)         0.379     0.019 r  timer2_reg[0]/Q
                         net (fo=3, routed)           0.554     0.572    timer2_reg_n_0_[0]
    SLICE_X108Y141       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     1.066 r  timer2_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.066    timer2_reg[4]_i_2_n_0
    SLICE_X108Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.166 r  timer2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.166    timer2_reg[8]_i_2_n_0
    SLICE_X108Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.266 r  timer2_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.266    timer2_reg[12]_i_2_n_0
    SLICE_X108Y144       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     1.528 r  timer2_reg[16]_i_2/O[3]
                         net (fo=1, routed)           0.693     2.221    timer2_reg[16]_i_2_n_4
    SLICE_X109Y144       LUT5 (Prop_lut5_I3_O)        0.250     2.471 r  timer2[16]_i_1/O
                         net (fo=1, routed)           0.000     2.471    timer2[16]_i_1_n_0
    SLICE_X109Y144       FDCE                                         r  timer2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.316    21.316 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.320    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.527    15.793 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    17.507    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    17.584 r  inst_clock/inst/clkout2_buf/O
                         net (fo=29, routed)          1.568    19.152    clk_out2
    SLICE_X109Y144       FDCE                                         r  timer2_reg[16]/C
                         clock pessimism              0.421    19.573    
                         clock uncertainty           -0.102    19.470    
    SLICE_X109Y144       FDCE (Setup_fdce_C_D)        0.032    19.502    timer2_reg[16]
  -------------------------------------------------------------------
                         required time                         19.502    
                         arrival time                          -2.471    
  -------------------------------------------------------------------
                         slack                                 17.031    

Slack (MET) :             17.055ns  (required time - arrival time)
  Source:                 timer2_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock rise@20.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        2.848ns  (logic 0.694ns (24.371%)  route 2.154ns (75.629%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.849ns = ( 19.151 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.364ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.382     1.382 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.492    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.567    -4.075 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.884    -2.191    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.106 r  inst_clock/inst/clkout2_buf/O
                         net (fo=29, routed)          1.742    -0.364    clk_out2
    SLICE_X109Y143       FDCE                                         r  timer2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y143       FDCE (Prop_fdce_C_Q)         0.379     0.015 r  timer2_reg[9]/Q
                         net (fo=2, routed)           0.682     0.697    timer2_reg_n_0_[9]
    SLICE_X109Y145       LUT4 (Prop_lut4_I3_O)        0.105     0.802 r  timer2[27]_i_7/O
                         net (fo=1, routed)           0.312     1.114    timer2[27]_i_7_n_0
    SLICE_X109Y144       LUT5 (Prop_lut5_I4_O)        0.105     1.219 r  timer2[27]_i_4/O
                         net (fo=28, routed)          1.159     2.378    timer2[27]_i_4_n_0
    SLICE_X109Y141       LUT5 (Prop_lut5_I1_O)        0.105     2.483 r  timer2[4]_i_1/O
                         net (fo=1, routed)           0.000     2.483    timer2[4]_i_1_n_0
    SLICE_X109Y141       FDCE                                         r  timer2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.316    21.316 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.320    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.527    15.793 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    17.507    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    17.584 r  inst_clock/inst/clkout2_buf/O
                         net (fo=29, routed)          1.567    19.151    clk_out2
    SLICE_X109Y141       FDCE                                         r  timer2_reg[4]/C
                         clock pessimism              0.457    19.608    
                         clock uncertainty           -0.102    19.505    
    SLICE_X109Y141       FDCE (Setup_fdce_C_D)        0.033    19.538    timer2_reg[4]
  -------------------------------------------------------------------
                         required time                         19.538    
                         arrival time                          -2.483    
  -------------------------------------------------------------------
                         slack                                 17.055    

Slack (MET) :             17.071ns  (required time - arrival time)
  Source:                 timer2_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer2_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock rise@20.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        2.792ns  (logic 0.694ns (24.859%)  route 2.098ns (75.141%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.848ns = ( 19.152 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.382     1.382 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.492    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.567    -4.075 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.884    -2.191    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.106 r  inst_clock/inst/clkout2_buf/O
                         net (fo=29, routed)          1.746    -0.360    clk_out2
    SLICE_X110Y147       FDCE                                         r  timer2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y147       FDCE (Prop_fdce_C_Q)         0.379     0.019 r  timer2_reg[27]/Q
                         net (fo=2, routed)           0.696     0.715    timer2_reg_n_0_[27]
    SLICE_X109Y142       LUT4 (Prop_lut4_I1_O)        0.105     0.820 r  timer2[27]_i_9/O
                         net (fo=1, routed)           0.509     1.329    timer2[27]_i_9_n_0
    SLICE_X109Y143       LUT6 (Prop_lut6_I5_O)        0.105     1.434 f  timer2[27]_i_5/O
                         net (fo=28, routed)          0.893     2.326    timer2[27]_i_5_n_0
    SLICE_X109Y146       LUT5 (Prop_lut5_I2_O)        0.105     2.431 r  timer2[23]_i_1/O
                         net (fo=1, routed)           0.000     2.431    timer2[23]_i_1_n_0
    SLICE_X109Y146       FDCE                                         r  timer2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.316    21.316 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.320    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.527    15.793 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.714    17.507    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    17.584 r  inst_clock/inst/clkout2_buf/O
                         net (fo=29, routed)          1.568    19.152    clk_out2
    SLICE_X109Y146       FDCE                                         r  timer2_reg[23]/C
                         clock pessimism              0.421    19.573    
                         clock uncertainty           -0.102    19.470    
    SLICE_X109Y146       FDCE (Setup_fdce_C_D)        0.032    19.502    timer2_reg[23]
  -------------------------------------------------------------------
                         required time                         19.502    
                         arrival time                          -2.431    
  -------------------------------------------------------------------
                         slack                                 17.071    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.132%)  route 0.178ns (48.868%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  inst_clock/inst/clkout2_buf/O
                         net (fo=29, routed)          0.719    -0.512    clk_out2
    SLICE_X110Y147       FDPE                                         r  led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y147       FDPE (Prop_fdpe_C_Q)         0.141    -0.371 r  led_reg[1]/Q
                         net (fo=2, routed)           0.178    -0.193    led_OBUF[1]
    SLICE_X110Y147       LUT4 (Prop_lut4_I3_O)        0.045    -0.148 r  led[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.148    led[1]_i_1_n_0
    SLICE_X110Y147       FDPE                                         r  led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  inst_clock/inst/clkout2_buf/O
                         net (fo=29, routed)          0.995    -0.745    clk_out2
    SLICE_X110Y147       FDPE                                         r  led_reg[1]/C
                         clock pessimism              0.233    -0.512    
    SLICE_X110Y147       FDPE (Hold_fdpe_C_D)         0.091    -0.421    led_reg[1]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 timer2_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer2_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.231ns (52.171%)  route 0.212ns (47.829%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  inst_clock/inst/clkout2_buf/O
                         net (fo=29, routed)          0.718    -0.513    clk_out2
    SLICE_X110Y144       FDCE                                         r  timer2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y144       FDCE (Prop_fdce_C_Q)         0.141    -0.372 f  timer2_reg[20]/Q
                         net (fo=2, routed)           0.121    -0.251    timer2_reg_n_0_[20]
    SLICE_X109Y143       LUT6 (Prop_lut6_I1_O)        0.045    -0.206 f  timer2[27]_i_5/O
                         net (fo=28, routed)          0.091    -0.115    timer2[27]_i_5_n_0
    SLICE_X109Y143       LUT5 (Prop_lut5_I2_O)        0.045    -0.070 r  timer2[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.070    timer2[9]_i_1_n_0
    SLICE_X109Y143       FDCE                                         r  timer2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  inst_clock/inst/clkout2_buf/O
                         net (fo=29, routed)          0.991    -0.749    clk_out2
    SLICE_X109Y143       FDCE                                         r  timer2_reg[9]/C
                         clock pessimism              0.271    -0.478    
    SLICE_X109Y143       FDCE (Hold_fdce_C_D)         0.092    -0.386    timer2_reg[9]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 timer2_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer2_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.231ns (52.054%)  route 0.213ns (47.946%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  inst_clock/inst/clkout2_buf/O
                         net (fo=29, routed)          0.718    -0.513    clk_out2
    SLICE_X110Y144       FDCE                                         r  timer2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y144       FDCE (Prop_fdce_C_Q)         0.141    -0.372 f  timer2_reg[20]/Q
                         net (fo=2, routed)           0.121    -0.251    timer2_reg_n_0_[20]
    SLICE_X109Y143       LUT6 (Prop_lut6_I1_O)        0.045    -0.206 f  timer2[27]_i_5/O
                         net (fo=28, routed)          0.092    -0.114    timer2[27]_i_5_n_0
    SLICE_X109Y143       LUT5 (Prop_lut5_I2_O)        0.045    -0.069 r  timer2[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.069    timer2[13]_i_1_n_0
    SLICE_X109Y143       FDCE                                         r  timer2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  inst_clock/inst/clkout2_buf/O
                         net (fo=29, routed)          0.991    -0.749    clk_out2
    SLICE_X109Y143       FDCE                                         r  timer2_reg[13]/C
                         clock pessimism              0.271    -0.478    
    SLICE_X109Y143       FDCE (Hold_fdce_C_D)         0.091    -0.387    timer2_reg[13]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 timer2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.416%)  route 0.253ns (57.584%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  inst_clock/inst/clkout2_buf/O
                         net (fo=29, routed)          0.718    -0.513    clk_out2
    SLICE_X110Y144       FDCE                                         r  timer2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y144       FDCE (Prop_fdce_C_Q)         0.141    -0.372 f  timer2_reg[0]/Q
                         net (fo=3, routed)           0.253    -0.119    timer2_reg_n_0_[0]
    SLICE_X110Y144       LUT2 (Prop_lut2_I1_O)        0.045    -0.074 r  timer2[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.074    timer2[0]_i_1_n_0
    SLICE_X110Y144       FDCE                                         r  timer2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  inst_clock/inst/clkout2_buf/O
                         net (fo=29, routed)          0.994    -0.746    clk_out2
    SLICE_X110Y144       FDCE                                         r  timer2_reg[0]/C
                         clock pessimism              0.233    -0.513    
    SLICE_X110Y144       FDCE (Hold_fdce_C_D)         0.092    -0.421    timer2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 timer2_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer2_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.231ns (43.064%)  route 0.305ns (56.936%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  inst_clock/inst/clkout2_buf/O
                         net (fo=29, routed)          0.718    -0.513    clk_out2
    SLICE_X110Y144       FDCE                                         r  timer2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y144       FDCE (Prop_fdce_C_Q)         0.141    -0.372 f  timer2_reg[20]/Q
                         net (fo=2, routed)           0.121    -0.251    timer2_reg_n_0_[20]
    SLICE_X109Y143       LUT6 (Prop_lut6_I1_O)        0.045    -0.206 f  timer2[27]_i_5/O
                         net (fo=28, routed)          0.185    -0.022    timer2[27]_i_5_n_0
    SLICE_X109Y144       LUT5 (Prop_lut5_I2_O)        0.045     0.023 r  timer2[16]_i_1/O
                         net (fo=1, routed)           0.000     0.023    timer2[16]_i_1_n_0
    SLICE_X109Y144       FDCE                                         r  timer2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  inst_clock/inst/clkout2_buf/O
                         net (fo=29, routed)          0.991    -0.749    clk_out2
    SLICE_X109Y144       FDCE                                         r  timer2_reg[16]/C
                         clock pessimism              0.271    -0.478    
    SLICE_X109Y144       FDCE (Hold_fdce_C_D)         0.092    -0.386    timer2_reg[16]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 timer2_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer2_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.231ns (42.178%)  route 0.317ns (57.822%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  inst_clock/inst/clkout2_buf/O
                         net (fo=29, routed)          0.717    -0.514    clk_out2
    SLICE_X109Y146       FDCE                                         r  timer2_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y146       FDCE (Prop_fdce_C_Q)         0.141    -0.373 f  timer2_reg[21]/Q
                         net (fo=2, routed)           0.228    -0.145    timer2_reg_n_0_[21]
    SLICE_X110Y145       LUT5 (Prop_lut5_I3_O)        0.045    -0.100 r  timer2[27]_i_3/O
                         net (fo=28, routed)          0.088    -0.011    timer2[27]_i_3_n_0
    SLICE_X110Y145       LUT5 (Prop_lut5_I0_O)        0.045     0.034 r  timer2[17]_i_1/O
                         net (fo=1, routed)           0.000     0.034    timer2[17]_i_1_n_0
    SLICE_X110Y145       FDCE                                         r  timer2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  inst_clock/inst/clkout2_buf/O
                         net (fo=29, routed)          0.994    -0.746    clk_out2
    SLICE_X110Y145       FDCE                                         r  timer2_reg[17]/C
                         clock pessimism              0.271    -0.475    
    SLICE_X110Y145       FDCE (Hold_fdce_C_D)         0.091    -0.384    timer2_reg[17]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                           0.034    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 timer2_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer2_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.231ns (40.497%)  route 0.339ns (59.503%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  inst_clock/inst/clkout2_buf/O
                         net (fo=29, routed)          0.718    -0.513    clk_out2
    SLICE_X110Y144       FDCE                                         r  timer2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y144       FDCE (Prop_fdce_C_Q)         0.141    -0.372 f  timer2_reg[20]/Q
                         net (fo=2, routed)           0.121    -0.251    timer2_reg_n_0_[20]
    SLICE_X109Y143       LUT6 (Prop_lut6_I1_O)        0.045    -0.206 f  timer2[27]_i_5/O
                         net (fo=28, routed)          0.219     0.012    timer2[27]_i_5_n_0
    SLICE_X109Y144       LUT5 (Prop_lut5_I2_O)        0.045     0.057 r  timer2[15]_i_1/O
                         net (fo=1, routed)           0.000     0.057    timer2[15]_i_1_n_0
    SLICE_X109Y144       FDCE                                         r  timer2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  inst_clock/inst/clkout2_buf/O
                         net (fo=29, routed)          0.991    -0.749    clk_out2
    SLICE_X109Y144       FDCE                                         r  timer2_reg[15]/C
                         clock pessimism              0.271    -0.478    
    SLICE_X109Y144       FDCE (Hold_fdce_C_D)         0.092    -0.386    timer2_reg[15]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                           0.057    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 timer2_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer2_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.231ns (40.568%)  route 0.338ns (59.432%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  inst_clock/inst/clkout2_buf/O
                         net (fo=29, routed)          0.718    -0.513    clk_out2
    SLICE_X110Y144       FDCE                                         r  timer2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y144       FDCE (Prop_fdce_C_Q)         0.141    -0.372 f  timer2_reg[20]/Q
                         net (fo=2, routed)           0.121    -0.251    timer2_reg_n_0_[20]
    SLICE_X109Y143       LUT6 (Prop_lut6_I1_O)        0.045    -0.206 f  timer2[27]_i_5/O
                         net (fo=28, routed)          0.218     0.011    timer2[27]_i_5_n_0
    SLICE_X109Y144       LUT5 (Prop_lut5_I2_O)        0.045     0.056 r  timer2[14]_i_1/O
                         net (fo=1, routed)           0.000     0.056    timer2[14]_i_1_n_0
    SLICE_X109Y144       FDCE                                         r  timer2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  inst_clock/inst/clkout2_buf/O
                         net (fo=29, routed)          0.991    -0.749    clk_out2
    SLICE_X109Y144       FDCE                                         r  timer2_reg[14]/C
                         clock pessimism              0.271    -0.478    
    SLICE_X109Y144       FDCE (Hold_fdce_C_D)         0.091    -0.387    timer2_reg[14]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 timer2_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer2_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.231ns (41.388%)  route 0.327ns (58.612%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  inst_clock/inst/clkout2_buf/O
                         net (fo=29, routed)          0.718    -0.513    clk_out2
    SLICE_X110Y144       FDCE                                         r  timer2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y144       FDCE (Prop_fdce_C_Q)         0.141    -0.372 f  timer2_reg[20]/Q
                         net (fo=2, routed)           0.121    -0.251    timer2_reg_n_0_[20]
    SLICE_X109Y143       LUT6 (Prop_lut6_I1_O)        0.045    -0.206 f  timer2[27]_i_5/O
                         net (fo=28, routed)          0.206     0.000    timer2[27]_i_5_n_0
    SLICE_X110Y143       LUT5 (Prop_lut5_I2_O)        0.045     0.045 r  timer2[10]_i_1/O
                         net (fo=1, routed)           0.000     0.045    timer2[10]_i_1_n_0
    SLICE_X110Y143       FDCE                                         r  timer2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  inst_clock/inst/clkout2_buf/O
                         net (fo=29, routed)          0.994    -0.746    clk_out2
    SLICE_X110Y143       FDCE                                         r  timer2_reg[10]/C
                         clock pessimism              0.249    -0.497    
    SLICE_X110Y143       FDCE (Hold_fdce_C_D)         0.092    -0.405    timer2_reg[10]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                           0.045    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 timer2_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer2_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.231ns (41.601%)  route 0.324ns (58.400%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  inst_clock/inst/clkout2_buf/O
                         net (fo=29, routed)          0.718    -0.513    clk_out2
    SLICE_X110Y144       FDCE                                         r  timer2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y144       FDCE (Prop_fdce_C_Q)         0.141    -0.372 f  timer2_reg[20]/Q
                         net (fo=2, routed)           0.121    -0.251    timer2_reg_n_0_[20]
    SLICE_X109Y143       LUT6 (Prop_lut6_I1_O)        0.045    -0.206 f  timer2[27]_i_5/O
                         net (fo=28, routed)          0.204    -0.003    timer2[27]_i_5_n_0
    SLICE_X110Y144       LUT5 (Prop_lut5_I2_O)        0.045     0.042 r  timer2[19]_i_1/O
                         net (fo=1, routed)           0.000     0.042    timer2[19]_i_1_n_0
    SLICE_X110Y144       FDCE                                         r  timer2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  inst_clock/inst/clkout2_buf/O
                         net (fo=29, routed)          0.994    -0.746    clk_out2
    SLICE_X110Y144       FDCE                                         r  timer2_reg[19]/C
                         clock pessimism              0.233    -0.513    
    SLICE_X110Y144       FDCE (Hold_fdce_C_D)         0.091    -0.422    timer2_reg[19]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.464    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clock
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { inst_clock/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y17   inst_clock/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  inst_clock/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X110Y147   led_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X110Y144   timer2_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X110Y143   timer2_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X110Y143   timer2_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X110Y143   timer2_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X109Y143   timer2_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X109Y144   timer2_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X109Y144   timer2_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  inst_clock/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X110Y147   led_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X110Y144   timer2_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X110Y143   timer2_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X110Y143   timer2_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X110Y143   timer2_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X109Y143   timer2_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X109Y144   timer2_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X109Y144   timer2_reg[15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X109Y144   timer2_reg[16]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X110Y145   timer2_reg[17]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X110Y147   led_reg[1]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X110Y147   led_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X110Y144   timer2_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X110Y144   timer2_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X110Y143   timer2_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X110Y143   timer2_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X110Y143   timer2_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X110Y143   timer2_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X110Y143   timer2_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X110Y143   timer2_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clock
  To Clock:  clk_out3_clock

Setup :            0  Failing Endpoints,  Worst Slack        6.667ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.667ns  (required time - arrival time)
  Source:                 timer3_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            timer3_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clock rise@12.500ns - clk_out3_clock rise@2.500ns)
  Data Path Delay:        3.247ns  (logic 0.694ns (21.371%)  route 2.553ns (78.629%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.848ns = ( 11.652 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.364ns = ( 2.136 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.382     3.882 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     4.992    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.567    -1.575 r  inst_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.884     0.309    inst_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     0.394 r  inst_clock/inst/clkout3_buf/O
                         net (fo=29, routed)          1.742     2.136    clk_out3
    SLICE_X107Y143       FDCE                                         r  timer3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y143       FDCE (Prop_fdce_C_Q)         0.379     2.515 r  timer3_reg[10]/Q
                         net (fo=2, routed)           0.793     3.308    timer3_reg_n_0_[10]
    SLICE_X107Y146       LUT4 (Prop_lut4_I1_O)        0.105     3.413 r  timer3[27]_i_6/O
                         net (fo=1, routed)           0.326     3.739    timer3[27]_i_6_n_0
    SLICE_X109Y147       LUT5 (Prop_lut5_I4_O)        0.105     3.844 r  timer3[27]_i_3/O
                         net (fo=28, routed)          1.435     5.278    timer3[27]_i_3_n_0
    SLICE_X107Y142       LUT5 (Prop_lut5_I0_O)        0.105     5.383 r  timer3[2]_i_1/O
                         net (fo=1, routed)           0.000     5.383    timer3[2]_i_1_n_0
    SLICE_X107Y142       FDCE                                         r  timer3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     12.500    12.500 r  
    H16                                               0.000    12.500 r  sys_clk (IN)
                         net (fo=0)                   0.000    12.500    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.316    13.816 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    14.820    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.527     8.293 r  inst_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    10.007    inst_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    10.084 r  inst_clock/inst/clkout3_buf/O
                         net (fo=29, routed)          1.568    11.652    clk_out3
    SLICE_X107Y142       FDCE                                         r  timer3_reg[2]/C
                         clock pessimism              0.457    12.109    
                         clock uncertainty           -0.088    12.020    
    SLICE_X107Y142       FDCE (Setup_fdce_C_D)        0.030    12.050    timer3_reg[2]
  -------------------------------------------------------------------
                         required time                         12.050    
                         arrival time                          -5.383    
  -------------------------------------------------------------------
                         slack                                  6.667    

Slack (MET) :             6.667ns  (required time - arrival time)
  Source:                 timer3_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            timer3_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clock rise@12.500ns - clk_out3_clock rise@2.500ns)
  Data Path Delay:        3.249ns  (logic 0.694ns (21.359%)  route 2.555ns (78.641%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.848ns = ( 11.652 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.364ns = ( 2.136 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.382     3.882 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     4.992    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.567    -1.575 r  inst_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.884     0.309    inst_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     0.394 r  inst_clock/inst/clkout3_buf/O
                         net (fo=29, routed)          1.742     2.136    clk_out3
    SLICE_X107Y143       FDCE                                         r  timer3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y143       FDCE (Prop_fdce_C_Q)         0.379     2.515 r  timer3_reg[10]/Q
                         net (fo=2, routed)           0.793     3.308    timer3_reg_n_0_[10]
    SLICE_X107Y146       LUT4 (Prop_lut4_I1_O)        0.105     3.413 r  timer3[27]_i_6/O
                         net (fo=1, routed)           0.326     3.739    timer3[27]_i_6_n_0
    SLICE_X109Y147       LUT5 (Prop_lut5_I4_O)        0.105     3.844 r  timer3[27]_i_3/O
                         net (fo=28, routed)          1.436     5.280    timer3[27]_i_3_n_0
    SLICE_X107Y142       LUT5 (Prop_lut5_I0_O)        0.105     5.385 r  timer3[4]_i_1/O
                         net (fo=1, routed)           0.000     5.385    timer3[4]_i_1_n_0
    SLICE_X107Y142       FDCE                                         r  timer3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     12.500    12.500 r  
    H16                                               0.000    12.500 r  sys_clk (IN)
                         net (fo=0)                   0.000    12.500    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.316    13.816 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    14.820    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.527     8.293 r  inst_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    10.007    inst_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    10.084 r  inst_clock/inst/clkout3_buf/O
                         net (fo=29, routed)          1.568    11.652    clk_out3
    SLICE_X107Y142       FDCE                                         r  timer3_reg[4]/C
                         clock pessimism              0.457    12.109    
                         clock uncertainty           -0.088    12.020    
    SLICE_X107Y142       FDCE (Setup_fdce_C_D)        0.032    12.052    timer3_reg[4]
  -------------------------------------------------------------------
                         required time                         12.052    
                         arrival time                          -5.385    
  -------------------------------------------------------------------
                         slack                                  6.667    

Slack (MET) :             6.688ns  (required time - arrival time)
  Source:                 timer3_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            timer3_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clock rise@12.500ns - clk_out3_clock rise@2.500ns)
  Data Path Delay:        3.226ns  (logic 0.694ns (21.513%)  route 2.532ns (78.486%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.849ns = ( 11.651 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.364ns = ( 2.136 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.382     3.882 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     4.992    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.567    -1.575 r  inst_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.884     0.309    inst_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     0.394 r  inst_clock/inst/clkout3_buf/O
                         net (fo=29, routed)          1.742     2.136    clk_out3
    SLICE_X107Y143       FDCE                                         r  timer3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y143       FDCE (Prop_fdce_C_Q)         0.379     2.515 r  timer3_reg[10]/Q
                         net (fo=2, routed)           0.793     3.308    timer3_reg_n_0_[10]
    SLICE_X107Y146       LUT4 (Prop_lut4_I1_O)        0.105     3.413 r  timer3[27]_i_6/O
                         net (fo=1, routed)           0.326     3.739    timer3[27]_i_6_n_0
    SLICE_X109Y147       LUT5 (Prop_lut5_I4_O)        0.105     3.844 r  timer3[27]_i_3/O
                         net (fo=28, routed)          1.413     5.257    timer3[27]_i_3_n_0
    SLICE_X107Y141       LUT5 (Prop_lut5_I0_O)        0.105     5.362 r  timer3[1]_i_1/O
                         net (fo=1, routed)           0.000     5.362    timer3[1]_i_1_n_0
    SLICE_X107Y141       FDCE                                         r  timer3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     12.500    12.500 r  
    H16                                               0.000    12.500 r  sys_clk (IN)
                         net (fo=0)                   0.000    12.500    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.316    13.816 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    14.820    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.527     8.293 r  inst_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    10.007    inst_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    10.084 r  inst_clock/inst/clkout3_buf/O
                         net (fo=29, routed)          1.567    11.651    clk_out3
    SLICE_X107Y141       FDCE                                         r  timer3_reg[1]/C
                         clock pessimism              0.457    12.108    
                         clock uncertainty           -0.088    12.019    
    SLICE_X107Y141       FDCE (Setup_fdce_C_D)        0.030    12.049    timer3_reg[1]
  -------------------------------------------------------------------
                         required time                         12.049    
                         arrival time                          -5.362    
  -------------------------------------------------------------------
                         slack                                  6.688    

Slack (MET) :             6.690ns  (required time - arrival time)
  Source:                 timer3_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            timer3_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clock rise@12.500ns - clk_out3_clock rise@2.500ns)
  Data Path Delay:        3.226ns  (logic 0.694ns (21.513%)  route 2.532ns (78.486%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.849ns = ( 11.651 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.364ns = ( 2.136 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.382     3.882 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     4.992    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.567    -1.575 r  inst_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.884     0.309    inst_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     0.394 r  inst_clock/inst/clkout3_buf/O
                         net (fo=29, routed)          1.742     2.136    clk_out3
    SLICE_X107Y143       FDCE                                         r  timer3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y143       FDCE (Prop_fdce_C_Q)         0.379     2.515 r  timer3_reg[10]/Q
                         net (fo=2, routed)           0.793     3.308    timer3_reg_n_0_[10]
    SLICE_X107Y146       LUT4 (Prop_lut4_I1_O)        0.105     3.413 r  timer3[27]_i_6/O
                         net (fo=1, routed)           0.326     3.739    timer3[27]_i_6_n_0
    SLICE_X109Y147       LUT5 (Prop_lut5_I4_O)        0.105     3.844 r  timer3[27]_i_3/O
                         net (fo=28, routed)          1.413     5.257    timer3[27]_i_3_n_0
    SLICE_X107Y141       LUT5 (Prop_lut5_I0_O)        0.105     5.362 r  timer3[3]_i_1/O
                         net (fo=1, routed)           0.000     5.362    timer3[3]_i_1_n_0
    SLICE_X107Y141       FDCE                                         r  timer3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     12.500    12.500 r  
    H16                                               0.000    12.500 r  sys_clk (IN)
                         net (fo=0)                   0.000    12.500    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.316    13.816 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    14.820    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.527     8.293 r  inst_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    10.007    inst_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    10.084 r  inst_clock/inst/clkout3_buf/O
                         net (fo=29, routed)          1.567    11.651    clk_out3
    SLICE_X107Y141       FDCE                                         r  timer3_reg[3]/C
                         clock pessimism              0.457    12.108    
                         clock uncertainty           -0.088    12.019    
    SLICE_X107Y141       FDCE (Setup_fdce_C_D)        0.032    12.051    timer3_reg[3]
  -------------------------------------------------------------------
                         required time                         12.051    
                         arrival time                          -5.362    
  -------------------------------------------------------------------
                         slack                                  6.690    

Slack (MET) :             6.838ns  (required time - arrival time)
  Source:                 timer3_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            timer3_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clock rise@12.500ns - clk_out3_clock rise@2.500ns)
  Data Path Delay:        3.078ns  (logic 0.694ns (22.548%)  route 2.384ns (77.452%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.849ns = ( 11.651 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.364ns = ( 2.136 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.382     3.882 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     4.992    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.567    -1.575 r  inst_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.884     0.309    inst_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     0.394 r  inst_clock/inst/clkout3_buf/O
                         net (fo=29, routed)          1.742     2.136    clk_out3
    SLICE_X107Y143       FDCE                                         r  timer3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y143       FDCE (Prop_fdce_C_Q)         0.379     2.515 r  timer3_reg[10]/Q
                         net (fo=2, routed)           0.793     3.308    timer3_reg_n_0_[10]
    SLICE_X107Y146       LUT4 (Prop_lut4_I1_O)        0.105     3.413 r  timer3[27]_i_6/O
                         net (fo=1, routed)           0.326     3.739    timer3[27]_i_6_n_0
    SLICE_X109Y147       LUT5 (Prop_lut5_I4_O)        0.105     3.844 r  timer3[27]_i_3/O
                         net (fo=28, routed)          1.265     5.109    timer3[27]_i_3_n_0
    SLICE_X107Y141       LUT5 (Prop_lut5_I0_O)        0.105     5.214 r  timer3[7]_i_1/O
                         net (fo=1, routed)           0.000     5.214    timer3[7]_i_1_n_0
    SLICE_X107Y141       FDCE                                         r  timer3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     12.500    12.500 r  
    H16                                               0.000    12.500 r  sys_clk (IN)
                         net (fo=0)                   0.000    12.500    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.316    13.816 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    14.820    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.527     8.293 r  inst_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    10.007    inst_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    10.084 r  inst_clock/inst/clkout3_buf/O
                         net (fo=29, routed)          1.567    11.651    clk_out3
    SLICE_X107Y141       FDCE                                         r  timer3_reg[7]/C
                         clock pessimism              0.457    12.108    
                         clock uncertainty           -0.088    12.019    
    SLICE_X107Y141       FDCE (Setup_fdce_C_D)        0.032    12.051    timer3_reg[7]
  -------------------------------------------------------------------
                         required time                         12.051    
                         arrival time                          -5.214    
  -------------------------------------------------------------------
                         slack                                  6.838    

Slack (MET) :             6.867ns  (required time - arrival time)
  Source:                 timer3_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            timer3_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clock rise@12.500ns - clk_out3_clock rise@2.500ns)
  Data Path Delay:        3.074ns  (logic 0.694ns (22.574%)  route 2.380ns (77.426%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.848ns = ( 11.652 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.364ns = ( 2.136 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.382     3.882 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     4.992    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.567    -1.575 r  inst_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.884     0.309    inst_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     0.394 r  inst_clock/inst/clkout3_buf/O
                         net (fo=29, routed)          1.742     2.136    clk_out3
    SLICE_X107Y143       FDCE                                         r  timer3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y143       FDCE (Prop_fdce_C_Q)         0.379     2.515 r  timer3_reg[10]/Q
                         net (fo=2, routed)           0.793     3.308    timer3_reg_n_0_[10]
    SLICE_X107Y146       LUT4 (Prop_lut4_I1_O)        0.105     3.413 r  timer3[27]_i_6/O
                         net (fo=1, routed)           0.326     3.739    timer3[27]_i_6_n_0
    SLICE_X109Y147       LUT5 (Prop_lut5_I4_O)        0.105     3.844 r  timer3[27]_i_3/O
                         net (fo=28, routed)          1.261     5.105    timer3[27]_i_3_n_0
    SLICE_X107Y143       LUT5 (Prop_lut5_I0_O)        0.105     5.210 r  timer3[12]_i_1/O
                         net (fo=1, routed)           0.000     5.210    timer3[12]_i_1_n_0
    SLICE_X107Y143       FDCE                                         r  timer3_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     12.500    12.500 r  
    H16                                               0.000    12.500 r  sys_clk (IN)
                         net (fo=0)                   0.000    12.500    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.316    13.816 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    14.820    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.527     8.293 r  inst_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    10.007    inst_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    10.084 r  inst_clock/inst/clkout3_buf/O
                         net (fo=29, routed)          1.568    11.652    clk_out3
    SLICE_X107Y143       FDCE                                         r  timer3_reg[12]/C
                         clock pessimism              0.484    12.136    
                         clock uncertainty           -0.088    12.047    
    SLICE_X107Y143       FDCE (Setup_fdce_C_D)        0.030    12.077    timer3_reg[12]
  -------------------------------------------------------------------
                         required time                         12.077    
                         arrival time                          -5.210    
  -------------------------------------------------------------------
                         slack                                  6.867    

Slack (MET) :             6.869ns  (required time - arrival time)
  Source:                 timer3_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            timer3_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clock rise@12.500ns - clk_out3_clock rise@2.500ns)
  Data Path Delay:        3.074ns  (logic 0.694ns (22.574%)  route 2.380ns (77.426%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.848ns = ( 11.652 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.364ns = ( 2.136 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.382     3.882 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     4.992    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.567    -1.575 r  inst_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.884     0.309    inst_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     0.394 r  inst_clock/inst/clkout3_buf/O
                         net (fo=29, routed)          1.742     2.136    clk_out3
    SLICE_X107Y143       FDCE                                         r  timer3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y143       FDCE (Prop_fdce_C_Q)         0.379     2.515 r  timer3_reg[10]/Q
                         net (fo=2, routed)           0.793     3.308    timer3_reg_n_0_[10]
    SLICE_X107Y146       LUT4 (Prop_lut4_I1_O)        0.105     3.413 r  timer3[27]_i_6/O
                         net (fo=1, routed)           0.326     3.739    timer3[27]_i_6_n_0
    SLICE_X109Y147       LUT5 (Prop_lut5_I4_O)        0.105     3.844 r  timer3[27]_i_3/O
                         net (fo=28, routed)          1.261     5.105    timer3[27]_i_3_n_0
    SLICE_X107Y143       LUT5 (Prop_lut5_I0_O)        0.105     5.210 r  timer3[5]_i_1/O
                         net (fo=1, routed)           0.000     5.210    timer3[5]_i_1_n_0
    SLICE_X107Y143       FDCE                                         r  timer3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     12.500    12.500 r  
    H16                                               0.000    12.500 r  sys_clk (IN)
                         net (fo=0)                   0.000    12.500    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.316    13.816 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    14.820    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.527     8.293 r  inst_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    10.007    inst_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    10.084 r  inst_clock/inst/clkout3_buf/O
                         net (fo=29, routed)          1.568    11.652    clk_out3
    SLICE_X107Y143       FDCE                                         r  timer3_reg[5]/C
                         clock pessimism              0.484    12.136    
                         clock uncertainty           -0.088    12.047    
    SLICE_X107Y143       FDCE (Setup_fdce_C_D)        0.032    12.079    timer3_reg[5]
  -------------------------------------------------------------------
                         required time                         12.079    
                         arrival time                          -5.210    
  -------------------------------------------------------------------
                         slack                                  6.869    

Slack (MET) :             6.956ns  (required time - arrival time)
  Source:                 timer3_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            timer3_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clock rise@12.500ns - clk_out3_clock rise@2.500ns)
  Data Path Delay:        2.958ns  (logic 0.694ns (23.459%)  route 2.264ns (76.541%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.848ns = ( 11.652 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.364ns = ( 2.136 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.382     3.882 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     4.992    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.567    -1.575 r  inst_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.884     0.309    inst_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     0.394 r  inst_clock/inst/clkout3_buf/O
                         net (fo=29, routed)          1.742     2.136    clk_out3
    SLICE_X107Y143       FDCE                                         r  timer3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y143       FDCE (Prop_fdce_C_Q)         0.379     2.515 r  timer3_reg[10]/Q
                         net (fo=2, routed)           0.793     3.308    timer3_reg_n_0_[10]
    SLICE_X107Y146       LUT4 (Prop_lut4_I1_O)        0.105     3.413 r  timer3[27]_i_6/O
                         net (fo=1, routed)           0.326     3.739    timer3[27]_i_6_n_0
    SLICE_X109Y147       LUT5 (Prop_lut5_I4_O)        0.105     3.844 r  timer3[27]_i_3/O
                         net (fo=28, routed)          1.146     4.989    timer3[27]_i_3_n_0
    SLICE_X107Y144       LUT5 (Prop_lut5_I0_O)        0.105     5.094 r  timer3[11]_i_1/O
                         net (fo=1, routed)           0.000     5.094    timer3[11]_i_1_n_0
    SLICE_X107Y144       FDCE                                         r  timer3_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     12.500    12.500 r  
    H16                                               0.000    12.500 r  sys_clk (IN)
                         net (fo=0)                   0.000    12.500    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.316    13.816 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    14.820    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.527     8.293 r  inst_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    10.007    inst_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    10.084 r  inst_clock/inst/clkout3_buf/O
                         net (fo=29, routed)          1.568    11.652    clk_out3
    SLICE_X107Y144       FDCE                                         r  timer3_reg[11]/C
                         clock pessimism              0.457    12.109    
                         clock uncertainty           -0.088    12.020    
    SLICE_X107Y144       FDCE (Setup_fdce_C_D)        0.030    12.050    timer3_reg[11]
  -------------------------------------------------------------------
                         required time                         12.050    
                         arrival time                          -5.094    
  -------------------------------------------------------------------
                         slack                                  6.956    

Slack (MET) :             6.958ns  (required time - arrival time)
  Source:                 timer3_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            timer3_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clock rise@12.500ns - clk_out3_clock rise@2.500ns)
  Data Path Delay:        2.958ns  (logic 0.694ns (23.459%)  route 2.264ns (76.541%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.848ns = ( 11.652 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.364ns = ( 2.136 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.382     3.882 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     4.992    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.567    -1.575 r  inst_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.884     0.309    inst_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     0.394 r  inst_clock/inst/clkout3_buf/O
                         net (fo=29, routed)          1.742     2.136    clk_out3
    SLICE_X107Y143       FDCE                                         r  timer3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y143       FDCE (Prop_fdce_C_Q)         0.379     2.515 r  timer3_reg[10]/Q
                         net (fo=2, routed)           0.793     3.308    timer3_reg_n_0_[10]
    SLICE_X107Y146       LUT4 (Prop_lut4_I1_O)        0.105     3.413 r  timer3[27]_i_6/O
                         net (fo=1, routed)           0.326     3.739    timer3[27]_i_6_n_0
    SLICE_X109Y147       LUT5 (Prop_lut5_I4_O)        0.105     3.844 r  timer3[27]_i_3/O
                         net (fo=28, routed)          1.146     4.989    timer3[27]_i_3_n_0
    SLICE_X107Y144       LUT5 (Prop_lut5_I0_O)        0.105     5.094 r  timer3[9]_i_1/O
                         net (fo=1, routed)           0.000     5.094    timer3[9]_i_1_n_0
    SLICE_X107Y144       FDCE                                         r  timer3_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     12.500    12.500 r  
    H16                                               0.000    12.500 r  sys_clk (IN)
                         net (fo=0)                   0.000    12.500    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.316    13.816 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    14.820    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.527     8.293 r  inst_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    10.007    inst_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    10.084 r  inst_clock/inst/clkout3_buf/O
                         net (fo=29, routed)          1.568    11.652    clk_out3
    SLICE_X107Y144       FDCE                                         r  timer3_reg[9]/C
                         clock pessimism              0.457    12.109    
                         clock uncertainty           -0.088    12.020    
    SLICE_X107Y144       FDCE (Setup_fdce_C_D)        0.032    12.052    timer3_reg[9]
  -------------------------------------------------------------------
                         required time                         12.052    
                         arrival time                          -5.094    
  -------------------------------------------------------------------
                         slack                                  6.958    

Slack (MET) :             6.966ns  (required time - arrival time)
  Source:                 timer3_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            timer3_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clock rise@12.500ns - clk_out3_clock rise@2.500ns)
  Data Path Delay:        2.952ns  (logic 0.694ns (23.510%)  route 2.258ns (76.490%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.848ns = ( 11.652 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.364ns = ( 2.136 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.382     3.882 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     4.992    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.567    -1.575 r  inst_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.884     0.309    inst_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     0.394 r  inst_clock/inst/clkout3_buf/O
                         net (fo=29, routed)          1.742     2.136    clk_out3
    SLICE_X107Y143       FDCE                                         r  timer3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y143       FDCE (Prop_fdce_C_Q)         0.379     2.515 r  timer3_reg[10]/Q
                         net (fo=2, routed)           0.793     3.308    timer3_reg_n_0_[10]
    SLICE_X107Y146       LUT4 (Prop_lut4_I1_O)        0.105     3.413 r  timer3[27]_i_6/O
                         net (fo=1, routed)           0.326     3.739    timer3[27]_i_6_n_0
    SLICE_X109Y147       LUT5 (Prop_lut5_I4_O)        0.105     3.844 r  timer3[27]_i_3/O
                         net (fo=28, routed)          1.139     4.983    timer3[27]_i_3_n_0
    SLICE_X107Y142       LUT5 (Prop_lut5_I0_O)        0.105     5.088 r  timer3[8]_i_1/O
                         net (fo=1, routed)           0.000     5.088    timer3[8]_i_1_n_0
    SLICE_X107Y142       FDCE                                         r  timer3_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                     12.500    12.500 r  
    H16                                               0.000    12.500 r  sys_clk (IN)
                         net (fo=0)                   0.000    12.500    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.316    13.816 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    14.820    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.527     8.293 r  inst_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.714    10.007    inst_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    10.084 r  inst_clock/inst/clkout3_buf/O
                         net (fo=29, routed)          1.568    11.652    clk_out3
    SLICE_X107Y142       FDCE                                         r  timer3_reg[8]/C
                         clock pessimism              0.457    12.109    
                         clock uncertainty           -0.088    12.020    
    SLICE_X107Y142       FDCE (Setup_fdce_C_D)        0.033    12.053    timer3_reg[8]
  -------------------------------------------------------------------
                         required time                         12.053    
                         arrival time                          -5.088    
  -------------------------------------------------------------------
                         slack                                  6.966    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 timer3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            timer3_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@2.500ns - clk_out3_clock rise@2.500ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.390%)  route 0.169ns (47.610%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns = ( 1.750 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.515ns = ( 1.985 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     2.719 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.159    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613     0.546 r  inst_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     1.243    inst_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.269 r  inst_clock/inst/clkout3_buf/O
                         net (fo=29, routed)          0.716     1.985    clk_out3
    SLICE_X107Y141       FDCE                                         r  timer3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y141       FDCE (Prop_fdce_C_Q)         0.141     2.126 f  timer3_reg[0]/Q
                         net (fo=3, routed)           0.169     2.295    timer3_reg_n_0_[0]
    SLICE_X107Y141       LUT2 (Prop_lut2_I1_O)        0.045     2.340 r  timer3[0]_i_1/O
                         net (fo=1, routed)           0.000     2.340    timer3[0]_i_1_n_0
    SLICE_X107Y141       FDCE                                         r  timer3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     2.906 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.386    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -0.021 r  inst_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752     0.731    inst_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.760 r  inst_clock/inst/clkout3_buf/O
                         net (fo=29, routed)          0.990     1.750    clk_out3
    SLICE_X107Y141       FDCE                                         r  timer3_reg[0]/C
                         clock pessimism              0.235     1.985    
    SLICE_X107Y141       FDCE (Hold_fdce_C_D)         0.092     2.077    timer3_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.077    
                         arrival time                           2.340    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 led_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clock  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            led_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_clock  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@2.500ns - clk_out3_clock rise@2.500ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.132%)  route 0.178ns (48.868%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns = ( 1.754 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.513ns = ( 1.987 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     2.719 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.159    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613     0.546 r  inst_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     1.243    inst_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.269 r  inst_clock/inst/clkout3_buf/O
                         net (fo=29, routed)          0.718     1.987    clk_out3
    SLICE_X110Y146       FDPE                                         r  led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y146       FDPE (Prop_fdpe_C_Q)         0.141     2.128 r  led_reg[2]/Q
                         net (fo=2, routed)           0.178     2.306    led_OBUF[2]
    SLICE_X110Y146       LUT4 (Prop_lut4_I3_O)        0.045     2.351 r  led[2]_i_1/O
                         net (fo=1, routed)           0.000     2.351    led[2]_i_1_n_0
    SLICE_X110Y146       FDPE                                         r  led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     2.906 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.386    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -0.021 r  inst_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752     0.731    inst_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.760 r  inst_clock/inst/clkout3_buf/O
                         net (fo=29, routed)          0.994     1.754    clk_out3
    SLICE_X110Y146       FDPE                                         r  led_reg[2]/C
                         clock pessimism              0.233     1.987    
    SLICE_X110Y146       FDPE (Hold_fdpe_C_D)         0.091     2.078    led_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           2.351    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 timer3_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            timer3_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@2.500ns - clk_out3_clock rise@2.500ns)
  Data Path Delay:        0.457ns  (logic 0.231ns (50.540%)  route 0.226ns (49.460%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns = ( 1.751 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.514ns = ( 1.986 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     2.719 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.159    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613     0.546 r  inst_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     1.243    inst_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.269 r  inst_clock/inst/clkout3_buf/O
                         net (fo=29, routed)          0.717     1.986    clk_out3
    SLICE_X107Y145       FDCE                                         r  timer3_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y145       FDCE (Prop_fdce_C_Q)         0.141     2.127 f  timer3_reg[20]/Q
                         net (fo=2, routed)           0.113     2.240    timer3_reg_n_0_[20]
    SLICE_X107Y144       LUT6 (Prop_lut6_I1_O)        0.045     2.285 f  timer3[27]_i_5/O
                         net (fo=28, routed)          0.113     2.398    timer3[27]_i_5_n_0
    SLICE_X107Y144       LUT5 (Prop_lut5_I2_O)        0.045     2.443 r  timer3[9]_i_1/O
                         net (fo=1, routed)           0.000     2.443    timer3[9]_i_1_n_0
    SLICE_X107Y144       FDCE                                         r  timer3_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     2.906 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.386    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -0.021 r  inst_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752     0.731    inst_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.760 r  inst_clock/inst/clkout3_buf/O
                         net (fo=29, routed)          0.991     1.751    clk_out3
    SLICE_X107Y144       FDCE                                         r  timer3_reg[9]/C
                         clock pessimism              0.251     2.002    
    SLICE_X107Y144       FDCE (Hold_fdce_C_D)         0.092     2.094    timer3_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.443    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 timer3_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            timer3_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@2.500ns - clk_out3_clock rise@2.500ns)
  Data Path Delay:        0.458ns  (logic 0.231ns (50.430%)  route 0.227ns (49.570%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns = ( 1.751 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.514ns = ( 1.986 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     2.719 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.159    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613     0.546 r  inst_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     1.243    inst_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.269 r  inst_clock/inst/clkout3_buf/O
                         net (fo=29, routed)          0.717     1.986    clk_out3
    SLICE_X107Y145       FDCE                                         r  timer3_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y145       FDCE (Prop_fdce_C_Q)         0.141     2.127 f  timer3_reg[20]/Q
                         net (fo=2, routed)           0.113     2.240    timer3_reg_n_0_[20]
    SLICE_X107Y144       LUT6 (Prop_lut6_I1_O)        0.045     2.285 f  timer3[27]_i_5/O
                         net (fo=28, routed)          0.114     2.399    timer3[27]_i_5_n_0
    SLICE_X107Y144       LUT5 (Prop_lut5_I2_O)        0.045     2.444 r  timer3[11]_i_1/O
                         net (fo=1, routed)           0.000     2.444    timer3[11]_i_1_n_0
    SLICE_X107Y144       FDCE                                         r  timer3_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     2.906 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.386    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -0.021 r  inst_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752     0.731    inst_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.760 r  inst_clock/inst/clkout3_buf/O
                         net (fo=29, routed)          0.991     1.751    clk_out3
    SLICE_X107Y144       FDCE                                         r  timer3_reg[11]/C
                         clock pessimism              0.251     2.002    
    SLICE_X107Y144       FDCE (Hold_fdce_C_D)         0.091     2.093    timer3_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.444    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 timer3_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            timer3_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@2.500ns - clk_out3_clock rise@2.500ns)
  Data Path Delay:        0.482ns  (logic 0.231ns (47.885%)  route 0.251ns (52.115%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 1.752 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.513ns = ( 1.987 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     2.719 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.159    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613     0.546 r  inst_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     1.243    inst_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.269 r  inst_clock/inst/clkout3_buf/O
                         net (fo=29, routed)          0.718     1.987    clk_out3
    SLICE_X109Y147       FDCE                                         r  timer3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y147       FDCE (Prop_fdce_C_Q)         0.141     2.128 f  timer3_reg[21]/Q
                         net (fo=2, routed)           0.122     2.250    timer3_reg_n_0_[21]
    SLICE_X109Y147       LUT5 (Prop_lut5_I3_O)        0.045     2.295 r  timer3[27]_i_3/O
                         net (fo=28, routed)          0.130     2.424    timer3[27]_i_3_n_0
    SLICE_X109Y147       LUT5 (Prop_lut5_I2_O)        0.045     2.469 r  timer3[27]_i_1/O
                         net (fo=1, routed)           0.000     2.469    timer3[27]_i_1_n_0
    SLICE_X109Y147       FDCE                                         r  timer3_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     2.906 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.386    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -0.021 r  inst_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752     0.731    inst_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.760 r  inst_clock/inst/clkout3_buf/O
                         net (fo=29, routed)          0.992     1.752    clk_out3
    SLICE_X109Y147       FDCE                                         r  timer3_reg[27]/C
                         clock pessimism              0.235     1.987    
    SLICE_X109Y147       FDCE (Hold_fdce_C_D)         0.092     2.079    timer3_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           2.469    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 timer3_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            timer3_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@2.500ns - clk_out3_clock rise@2.500ns)
  Data Path Delay:        0.539ns  (logic 0.231ns (42.868%)  route 0.308ns (57.132%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns = ( 1.750 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.514ns = ( 1.986 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     2.719 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.159    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613     0.546 r  inst_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     1.243    inst_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.269 r  inst_clock/inst/clkout3_buf/O
                         net (fo=29, routed)          0.717     1.986    clk_out3
    SLICE_X107Y145       FDCE                                         r  timer3_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y145       FDCE (Prop_fdce_C_Q)         0.141     2.127 f  timer3_reg[20]/Q
                         net (fo=2, routed)           0.113     2.240    timer3_reg_n_0_[20]
    SLICE_X107Y144       LUT6 (Prop_lut6_I1_O)        0.045     2.285 f  timer3[27]_i_5/O
                         net (fo=28, routed)          0.195     2.480    timer3[27]_i_5_n_0
    SLICE_X107Y142       LUT5 (Prop_lut5_I2_O)        0.045     2.525 r  timer3[4]_i_1/O
                         net (fo=1, routed)           0.000     2.525    timer3[4]_i_1_n_0
    SLICE_X107Y142       FDCE                                         r  timer3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     2.906 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.386    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -0.021 r  inst_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752     0.731    inst_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.760 r  inst_clock/inst/clkout3_buf/O
                         net (fo=29, routed)          0.990     1.750    clk_out3
    SLICE_X107Y142       FDCE                                         r  timer3_reg[4]/C
                         clock pessimism              0.251     2.001    
    SLICE_X107Y142       FDCE (Hold_fdce_C_D)         0.092     2.093    timer3_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.525    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 timer3_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            timer3_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@2.500ns - clk_out3_clock rise@2.500ns)
  Data Path Delay:        0.540ns  (logic 0.231ns (42.789%)  route 0.309ns (57.211%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns = ( 1.750 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.514ns = ( 1.986 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     2.719 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.159    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613     0.546 r  inst_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     1.243    inst_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.269 r  inst_clock/inst/clkout3_buf/O
                         net (fo=29, routed)          0.717     1.986    clk_out3
    SLICE_X107Y145       FDCE                                         r  timer3_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y145       FDCE (Prop_fdce_C_Q)         0.141     2.127 f  timer3_reg[20]/Q
                         net (fo=2, routed)           0.113     2.240    timer3_reg_n_0_[20]
    SLICE_X107Y144       LUT6 (Prop_lut6_I1_O)        0.045     2.285 f  timer3[27]_i_5/O
                         net (fo=28, routed)          0.196     2.481    timer3[27]_i_5_n_0
    SLICE_X107Y142       LUT5 (Prop_lut5_I2_O)        0.045     2.526 r  timer3[2]_i_1/O
                         net (fo=1, routed)           0.000     2.526    timer3[2]_i_1_n_0
    SLICE_X107Y142       FDCE                                         r  timer3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     2.906 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.386    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -0.021 r  inst_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752     0.731    inst_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.760 r  inst_clock/inst/clkout3_buf/O
                         net (fo=29, routed)          0.990     1.750    clk_out3
    SLICE_X107Y142       FDCE                                         r  timer3_reg[2]/C
                         clock pessimism              0.251     2.001    
    SLICE_X107Y142       FDCE (Hold_fdce_C_D)         0.091     2.092    timer3_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.092    
                         arrival time                           2.526    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 timer3_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            timer3_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@2.500ns - clk_out3_clock rise@2.500ns)
  Data Path Delay:        0.529ns  (logic 0.231ns (43.633%)  route 0.298ns (56.367%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns = ( 1.751 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.514ns = ( 1.986 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     2.719 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.159    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613     0.546 r  inst_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     1.243    inst_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.269 r  inst_clock/inst/clkout3_buf/O
                         net (fo=29, routed)          0.717     1.986    clk_out3
    SLICE_X107Y145       FDCE                                         r  timer3_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y145       FDCE (Prop_fdce_C_Q)         0.141     2.127 f  timer3_reg[15]/Q
                         net (fo=2, routed)           0.196     2.323    timer3_reg_n_0_[15]
    SLICE_X107Y145       LUT5 (Prop_lut5_I2_O)        0.045     2.368 r  timer3[27]_i_4/O
                         net (fo=28, routed)          0.102     2.470    timer3[27]_i_4_n_0
    SLICE_X107Y145       LUT5 (Prop_lut5_I1_O)        0.045     2.515 r  timer3[20]_i_1/O
                         net (fo=1, routed)           0.000     2.515    timer3[20]_i_1_n_0
    SLICE_X107Y145       FDCE                                         r  timer3_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     2.906 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.386    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -0.021 r  inst_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752     0.731    inst_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.760 r  inst_clock/inst/clkout3_buf/O
                         net (fo=29, routed)          0.991     1.751    clk_out3
    SLICE_X107Y145       FDCE                                         r  timer3_reg[20]/C
                         clock pessimism              0.235     1.986    
    SLICE_X107Y145       FDCE (Hold_fdce_C_D)         0.092     2.078    timer3_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           2.515    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 timer3_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            timer3_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@2.500ns - clk_out3_clock rise@2.500ns)
  Data Path Delay:        0.530ns  (logic 0.231ns (43.551%)  route 0.299ns (56.449%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns = ( 1.751 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.514ns = ( 1.986 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     2.719 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.159    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613     0.546 r  inst_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     1.243    inst_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.269 r  inst_clock/inst/clkout3_buf/O
                         net (fo=29, routed)          0.717     1.986    clk_out3
    SLICE_X107Y145       FDCE                                         r  timer3_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y145       FDCE (Prop_fdce_C_Q)         0.141     2.127 f  timer3_reg[15]/Q
                         net (fo=2, routed)           0.196     2.323    timer3_reg_n_0_[15]
    SLICE_X107Y145       LUT5 (Prop_lut5_I2_O)        0.045     2.368 r  timer3[27]_i_4/O
                         net (fo=28, routed)          0.103     2.471    timer3[27]_i_4_n_0
    SLICE_X107Y145       LUT5 (Prop_lut5_I1_O)        0.045     2.516 r  timer3[15]_i_1/O
                         net (fo=1, routed)           0.000     2.516    timer3[15]_i_1_n_0
    SLICE_X107Y145       FDCE                                         r  timer3_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     2.906 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.386    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -0.021 r  inst_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752     0.731    inst_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.760 r  inst_clock/inst/clkout3_buf/O
                         net (fo=29, routed)          0.991     1.751    clk_out3
    SLICE_X107Y145       FDCE                                         r  timer3_reg[15]/C
                         clock pessimism              0.235     1.986    
    SLICE_X107Y145       FDCE (Hold_fdce_C_D)         0.091     2.077    timer3_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.077    
                         arrival time                           2.516    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 timer3_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            timer3_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out3_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock rise@2.500ns - clk_out3_clock rise@2.500ns)
  Data Path Delay:        0.579ns  (logic 0.231ns (39.911%)  route 0.348ns (60.089%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns = ( 1.751 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.514ns = ( 1.986 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     2.719 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.159    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613     0.546 r  inst_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     1.243    inst_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.269 r  inst_clock/inst/clkout3_buf/O
                         net (fo=29, routed)          0.717     1.986    clk_out3
    SLICE_X107Y145       FDCE                                         r  timer3_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y145       FDCE (Prop_fdce_C_Q)         0.141     2.127 f  timer3_reg[20]/Q
                         net (fo=2, routed)           0.113     2.240    timer3_reg_n_0_[20]
    SLICE_X107Y144       LUT6 (Prop_lut6_I1_O)        0.045     2.285 f  timer3[27]_i_5/O
                         net (fo=28, routed)          0.235     2.520    timer3[27]_i_5_n_0
    SLICE_X109Y145       LUT5 (Prop_lut5_I2_O)        0.045     2.565 r  timer3[16]_i_1/O
                         net (fo=1, routed)           0.000     2.565    timer3[16]_i_1_n_0
    SLICE_X109Y145       FDCE                                         r  timer3_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock rise edge)
                                                      2.500     2.500 r  
    H16                                               0.000     2.500 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    inst_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     2.906 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.386    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    -0.021 r  inst_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752     0.731    inst_clock/inst/clk_out3_clock
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.760 r  inst_clock/inst/clkout3_buf/O
                         net (fo=29, routed)          0.991     1.751    clk_out3
    SLICE_X109Y145       FDCE                                         r  timer3_reg[16]/C
                         clock pessimism              0.251     2.002    
    SLICE_X109Y145       FDCE (Hold_fdce_C_D)         0.092     2.094    timer3_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.565    
  -------------------------------------------------------------------
                         slack                                  0.471    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clock
Waveform(ns):       { 2.500 7.500 }
Period(ns):         10.000
Sources:            { inst_clock/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y18   inst_clock/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst_clock/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X110Y146   led_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X109Y145   timer3_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X109Y145   timer3_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X107Y145   timer3_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X109Y145   timer3_reg[16]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X107Y146   timer3_reg[17]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X107Y146   timer3_reg[18]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X107Y146   timer3_reg[19]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  inst_clock/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X109Y145   timer3_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X109Y145   timer3_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X107Y145   timer3_reg[15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X109Y145   timer3_reg[16]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X107Y146   timer3_reg[17]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X107Y146   timer3_reg[18]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X107Y146   timer3_reg[19]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X107Y145   timer3_reg[20]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X109Y147   timer3_reg[21]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X109Y147   timer3_reg[22]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X110Y146   led_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X109Y145   timer3_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X109Y145   timer3_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X107Y145   timer3_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X109Y145   timer3_reg[16]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X107Y146   timer3_reg[17]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X107Y146   timer3_reg[18]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X107Y146   timer3_reg[19]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X107Y141   timer3_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X107Y141   timer3_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clock
  To Clock:  clkfbout_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clock
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { inst_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y19   inst_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  inst_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  inst_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  inst_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  inst_clock/inst/mmcm_adv_inst/CLKFBOUT



