[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/LhsOp/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/LhsOp/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<123> s<122> l<2:1> el<1:2>
n<module> u<2> t<Module_keyword> p<21> s<3> l<2:1> el<2:7>
n<top> u<3> t<StringConst> p<21> s<20> l<2:8> el<2:11>
n<> u<4> t<PortDir_Out> p<9> s<8> l<2:12> el<2:18>
n<> u<5> t<IntVec_TypeLogic> p<6> l<2:19> el<2:24>
n<> u<6> t<Data_type> p<7> c<5> l<2:19> el<2:24>
n<> u<7> t<Data_type_or_implicit> p<8> c<6> l<2:19> el<2:24>
n<> u<8> t<Net_port_type> p<9> c<7> l<2:19> el<2:24>
n<> u<9> t<Net_port_header> p<11> c<4> s<10> l<2:12> el<2:24>
n<a> u<10> t<StringConst> p<11> l<2:25> el<2:26>
n<> u<11> t<Ansi_port_declaration> p<20> c<9> s<19> l<2:12> el<2:26>
n<> u<12> t<PortDir_Out> p<17> s<16> l<2:28> el<2:34>
n<> u<13> t<IntVec_TypeLogic> p<14> l<2:35> el<2:40>
n<> u<14> t<Data_type> p<15> c<13> l<2:35> el<2:40>
n<> u<15> t<Data_type_or_implicit> p<16> c<14> l<2:35> el<2:40>
n<> u<16> t<Net_port_type> p<17> c<15> l<2:35> el<2:40>
n<> u<17> t<Net_port_header> p<19> c<12> s<18> l<2:28> el<2:40>
n<b> u<18> t<StringConst> p<19> l<2:41> el<2:42>
n<> u<19> t<Ansi_port_declaration> p<20> c<17> l<2:28> el<2:42>
n<> u<20> t<List_of_port_declarations> p<21> c<11> l<2:11> el<2:43>
n<> u<21> t<Module_ansi_header> p<120> c<2> s<44> l<2:1> el<2:44>
n<> u<22> t<IntVec_TypeLogic> p<23> l<3:16> el<3:21>
n<> u<23> t<Enum_base_type> p<36> c<22> s<29> l<3:16> el<3:21>
n<c> u<24> t<StringConst> p<29> s<28> l<3:23> el<3:24>
n<0> u<25> t<IntConst> p<26> l<3:27> el<3:28>
n<> u<26> t<Primary_literal> p<27> c<25> l<3:27> el<3:28>
n<> u<27> t<Constant_primary> p<28> c<26> l<3:27> el<3:28>
n<> u<28> t<Constant_expression> p<29> c<27> l<3:27> el<3:28>
n<> u<29> t<Enum_name_declaration> p<36> c<24> s<35> l<3:23> el<3:28>
n<d> u<30> t<StringConst> p<35> s<34> l<3:30> el<3:31>
n<1> u<31> t<IntConst> p<32> l<3:34> el<3:35>
n<> u<32> t<Primary_literal> p<33> c<31> l<3:34> el<3:35>
n<> u<33> t<Constant_primary> p<34> c<32> l<3:34> el<3:35>
n<> u<34> t<Constant_expression> p<35> c<33> l<3:34> el<3:35>
n<> u<35> t<Enum_name_declaration> p<36> c<30> l<3:30> el<3:35>
n<> u<36> t<Data_type> p<38> c<23> s<37> l<3:11> el<3:36>
n<cstate_e> u<37> t<StringConst> p<38> l<3:37> el<3:45>
n<> u<38> t<Type_declaration> p<39> c<36> l<3:3> el<3:46>
n<> u<39> t<Data_declaration> p<40> c<38> l<3:3> el<3:46>
n<> u<40> t<Package_or_generate_item_declaration> p<41> c<39> l<3:3> el<3:46>
n<> u<41> t<Module_or_generate_item_declaration> p<42> c<40> l<3:3> el<3:46>
n<> u<42> t<Module_common_item> p<43> c<41> l<3:3> el<3:46>
n<> u<43> t<Module_or_generate_item> p<44> c<42> l<3:3> el<3:46>
n<> u<44> t<Non_port_module_item> p<120> c<43> s<73> l<3:3> el<3:46>
n<> u<45> t<Struct_keyword> p<46> l<5:12> el<5:18>
n<> u<46> t<Struct_union> p<65> c<45> s<47> l<5:12> el<5:18>
n<> u<47> t<Packed_keyword> p<65> s<64> l<5:19> el<5:25>
n<cstate_e> u<48> t<StringConst> p<59> s<58> l<6:7> el<6:15>
n<1> u<49> t<IntConst> p<50> l<6:17> el<6:18>
n<> u<50> t<Primary_literal> p<51> c<49> l<6:17> el<6:18>
n<> u<51> t<Constant_primary> p<52> c<50> l<6:17> el<6:18>
n<> u<52> t<Constant_expression> p<57> c<51> s<56> l<6:17> el<6:18>
n<0> u<53> t<IntConst> p<54> l<6:19> el<6:20>
n<> u<54> t<Primary_literal> p<55> c<53> l<6:19> el<6:20>
n<> u<55> t<Constant_primary> p<56> c<54> l<6:19> el<6:20>
n<> u<56> t<Constant_expression> p<57> c<55> l<6:19> el<6:20>
n<> u<57> t<Constant_range> p<58> c<52> l<6:17> el<6:20>
n<> u<58> t<Packed_dimension> p<59> c<57> l<6:16> el<6:21>
n<> u<59> t<Data_type> p<60> c<48> l<6:7> el<6:21>
n<> u<60> t<Data_type_or_void> p<64> c<59> s<63> l<6:7> el<6:21>
n<class_esc_state> u<61> t<StringConst> p<62> l<6:22> el<6:37>
n<> u<62> t<Variable_decl_assignment> p<63> c<61> l<6:22> el<6:37>
n<> u<63> t<List_of_variable_decl_assignments> p<64> c<62> l<6:22> el<6:37>
n<> u<64> t<Struct_union_member> p<65> c<60> l<6:7> el<6:38>
n<> u<65> t<Data_type> p<67> c<46> s<66> l<5:12> el<7:5>
n<hw2reg_wrap_t> u<66> t<StringConst> p<67> l<7:6> el<7:19>
n<> u<67> t<Type_declaration> p<68> c<65> l<5:4> el<7:20>
n<> u<68> t<Data_declaration> p<69> c<67> l<5:4> el<7:20>
n<> u<69> t<Package_or_generate_item_declaration> p<70> c<68> l<5:4> el<7:20>
n<> u<70> t<Module_or_generate_item_declaration> p<71> c<69> l<5:4> el<7:20>
n<> u<71> t<Module_common_item> p<72> c<70> l<5:4> el<7:20>
n<> u<72> t<Module_or_generate_item> p<73> c<71> l<5:4> el<7:20>
n<> u<73> t<Non_port_module_item> p<120> c<72> s<94> l<5:4> el<7:20>
n<hw2reg_wrap_t> u<74> t<StringConst> p<89> s<88> l<9:4> el<9:17>
n<hw2reg_wrap> u<75> t<StringConst> p<87> s<86> l<9:18> el<9:29>
n<c> u<76> t<StringConst> p<77> l<9:34> el<9:35>
n<> u<77> t<Primary_literal> p<78> c<76> l<9:34> el<9:35>
n<> u<78> t<Primary> p<79> c<77> l<9:34> el<9:35>
n<> u<79> t<Expression> p<84> c<78> s<83> l<9:34> el<9:35>
n<d> u<80> t<StringConst> p<81> l<9:37> el<9:38>
n<> u<81> t<Primary_literal> p<82> c<80> l<9:37> el<9:38>
n<> u<82> t<Primary> p<83> c<81> l<9:37> el<9:38>
n<> u<83> t<Expression> p<84> c<82> l<9:37> el<9:38>
n<> u<84> t<Concatenation> p<85> c<79> l<9:32> el<9:40>
n<> u<85> t<Primary> p<86> c<84> l<9:32> el<9:40>
n<> u<86> t<Expression> p<87> c<85> l<9:32> el<9:40>
n<> u<87> t<Net_decl_assignment> p<88> c<75> l<9:18> el<9:40>
n<> u<88> t<List_of_net_decl_assignments> p<89> c<87> l<9:18> el<9:40>
n<> u<89> t<Net_declaration> p<90> c<74> l<9:4> el<9:41>
n<> u<90> t<Package_or_generate_item_declaration> p<91> c<89> l<9:4> el<9:41>
n<> u<91> t<Module_or_generate_item_declaration> p<92> c<90> l<9:4> el<9:41>
n<> u<92> t<Module_common_item> p<93> c<91> l<9:4> el<9:41>
n<> u<93> t<Module_or_generate_item> p<94> c<92> l<9:4> el<9:41>
n<> u<94> t<Non_port_module_item> p<120> c<93> s<118> l<9:4> el<9:41>
n<a> u<95> t<StringConst> p<96> l<11:13> el<11:14>
n<> u<96> t<Ps_or_hierarchical_identifier> p<99> c<95> s<98> l<11:13> el<11:14>
n<> u<97> t<Constant_bit_select> p<98> l<11:14> el<11:14>
n<> u<98> t<Constant_select> p<99> c<97> l<11:14> el<11:14>
n<> u<99> t<Net_lvalue> p<105> c<96> s<104> l<11:13> el<11:14>
n<b> u<100> t<StringConst> p<101> l<12:13> el<12:14>
n<> u<101> t<Ps_or_hierarchical_identifier> p<104> c<100> s<103> l<12:13> el<12:14>
n<> u<102> t<Constant_bit_select> p<103> l<12:15> el<12:15>
n<> u<103> t<Constant_select> p<104> c<102> l<12:15> el<12:15>
n<> u<104> t<Net_lvalue> p<105> c<101> l<12:13> el<12:14>
n<> u<105> t<Net_lvalue> p<113> c<99> s<112> l<11:11> el<12:16>
n<hw2reg_wrap> u<106> t<StringConst> p<110> s<107> l<12:19> el<12:30>
n<class_esc_state> u<107> t<StringConst> p<110> s<109> l<12:31> el<12:46>
n<> u<108> t<Bit_select> p<109> l<12:46> el<12:46>
n<> u<109> t<Select> p<110> c<108> l<12:46> el<12:46>
n<> u<110> t<Complex_func_call> p<111> c<106> l<12:19> el<12:46>
n<> u<111> t<Primary> p<112> c<110> l<12:19> el<12:46>
n<> u<112> t<Expression> p<113> c<111> l<12:19> el<12:46>
n<> u<113> t<Net_assignment> p<114> c<105> l<11:11> el<12:46>
n<> u<114> t<List_of_net_assignments> p<115> c<113> l<11:11> el<12:46>
n<> u<115> t<Continuous_assign> p<116> c<114> l<11:4> el<12:47>
n<> u<116> t<Module_common_item> p<117> c<115> l<11:4> el<12:47>
n<> u<117> t<Module_or_generate_item> p<118> c<116> l<11:4> el<12:47>
n<> u<118> t<Non_port_module_item> p<120> c<117> s<119> l<11:4> el<12:47>
n<> u<119> t<Endmodule> p<120> l<14:1> el<14:10>
n<> u<120> t<Module_declaration> p<121> c<21> l<2:1> el<14:10>
n<> u<121> t<Description> p<122> c<120> l<2:1> el<14:10>
n<> u<122> t<Source_text> p<123> c<121> l<2:1> el<14:10>
n<> u<123> t<Top_level_rule> c<1> l<2:1> el<15:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/LhsOp/dut.sv:2:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/LhsOp/dut.sv:2:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/tests/LhsOp/dut.sv:2:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
constant                                               6
cont_assign                                            1
design                                                 1
enum_const                                             2
enum_typespec                                          1
hier_path                                              1
logic_net                                              5
logic_typespec                                         7
module_inst                                            4
operation                                              2
packed_array_typespec                                  1
port                                                   4
range                                                  1
ref_obj                                               10
ref_typespec                                          11
struct_typespec                                        1
struct_var                                             1
typespec_member                                        1
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
constant                                               6
cont_assign                                            2
design                                                 1
enum_const                                             2
enum_typespec                                          1
hier_path                                              2
logic_net                                              5
logic_typespec                                         7
module_inst                                            4
operation                                              3
packed_array_typespec                                  1
port                                                   6
range                                                  1
ref_obj                                               16
ref_typespec                                          13
struct_typespec                                        1
struct_var                                             1
typespec_member                                        1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/LhsOp/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/LhsOp/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/LhsOp/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/LhsOp/dut.sv, line:2:1, endln:14:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiTypedef:
  \_enum_typespec: (cstate_e), line:3:3, endln:3:46
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/LhsOp/dut.sv, line:2:1, endln:14:10
    |vpiName:cstate_e
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/LhsOp/dut.sv, line:2:1, endln:14:10
    |vpiBaseTypespec:
    \_ref_typespec: (work@top.cstate_e)
      |vpiParent:
      \_enum_typespec: (cstate_e), line:3:3, endln:3:46
      |vpiFullName:work@top.cstate_e
      |vpiActual:
      \_logic_typespec: , line:3:16, endln:3:21
    |vpiEnumConst:
    \_enum_const: (c), line:3:23, endln:3:28
      |vpiParent:
      \_enum_typespec: (cstate_e), line:3:3, endln:3:46
      |vpiName:c
      |UINT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (d), line:3:30, endln:3:35
      |vpiParent:
      \_enum_typespec: (cstate_e), line:3:3, endln:3:46
      |vpiName:d
      |UINT:1
      |vpiDecompile:1
      |vpiSize:64
  |vpiTypedef:
  \_struct_typespec: (hw2reg_wrap_t), line:5:12, endln:7:5
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/LhsOp/dut.sv, line:2:1, endln:14:10
    |vpiName:hw2reg_wrap_t
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/LhsOp/dut.sv, line:2:1, endln:14:10
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (class_esc_state), line:6:22, endln:6:37
      |vpiParent:
      \_struct_typespec: (hw2reg_wrap_t), line:5:12, endln:7:5
      |vpiName:class_esc_state
      |vpiTypespec:
      \_ref_typespec: (work@top.hw2reg_wrap_t.class_esc_state)
        |vpiParent:
        \_typespec_member: (class_esc_state), line:6:22, endln:6:37
        |vpiFullName:work@top.hw2reg_wrap_t.class_esc_state
        |vpiActual:
        \_packed_array_typespec: , line:6:7, endln:6:21
      |vpiRefFile:${SURELOG_DIR}/tests/LhsOp/dut.sv
      |vpiRefLineNo:6
      |vpiRefColumnNo:7
      |vpiRefEndLineNo:6
      |vpiRefEndColumnNo:21
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.a), line:2:25, endln:2:26
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/LhsOp/dut.sv, line:2:1, endln:14:10
    |vpiName:a
    |vpiFullName:work@top.a
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.b), line:2:41, endln:2:42
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/LhsOp/dut.sv, line:2:1, endln:14:10
    |vpiName:b
    |vpiFullName:work@top.b
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.hw2reg_wrap), line:9:18, endln:9:29
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/LhsOp/dut.sv, line:2:1, endln:14:10
    |vpiTypespec:
    \_ref_typespec: (work@top.hw2reg_wrap)
      |vpiParent:
      \_logic_net: (work@top.hw2reg_wrap), line:9:18, endln:9:29
      |vpiFullName:work@top.hw2reg_wrap
      |vpiActual:
      \_struct_typespec: (hw2reg_wrap_t), line:5:12, endln:7:5
    |vpiName:hw2reg_wrap
    |vpiFullName:work@top.hw2reg_wrap
  |vpiPort:
  \_port: (a), line:2:25, endln:2:26
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/LhsOp/dut.sv, line:2:1, endln:14:10
    |vpiName:a
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.a.a), line:2:25, endln:2:26
      |vpiParent:
      \_port: (a), line:2:25, endln:2:26
      |vpiName:a
      |vpiFullName:work@top.a.a
      |vpiActual:
      \_logic_net: (work@top.a), line:2:25, endln:2:26
    |vpiTypedef:
    \_ref_typespec: (work@top.a)
      |vpiParent:
      \_port: (a), line:2:25, endln:2:26
      |vpiFullName:work@top.a
      |vpiActual:
      \_logic_typespec: , line:2:19, endln:2:24
  |vpiPort:
  \_port: (b), line:2:41, endln:2:42
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/LhsOp/dut.sv, line:2:1, endln:14:10
    |vpiName:b
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.b.b), line:2:41, endln:2:42
      |vpiParent:
      \_port: (b), line:2:41, endln:2:42
      |vpiName:b
      |vpiFullName:work@top.b.b
      |vpiActual:
      \_logic_net: (work@top.b), line:2:41, endln:2:42
    |vpiTypedef:
    \_ref_typespec: (work@top.b)
      |vpiParent:
      \_port: (b), line:2:41, endln:2:42
      |vpiFullName:work@top.b
      |vpiActual:
      \_logic_typespec: , line:2:35, endln:2:40
  |vpiContAssign:
  \_cont_assign: , line:11:11, endln:12:46
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/LhsOp/dut.sv, line:2:1, endln:14:10
    |vpiRhs:
    \_hier_path: (hw2reg_wrap.class_esc_state), line:12:19, endln:12:46
      |vpiParent:
      \_cont_assign: , line:11:11, endln:12:46
      |vpiName:hw2reg_wrap.class_esc_state
      |vpiActual:
      \_ref_obj: (hw2reg_wrap), line:12:19, endln:12:30
        |vpiParent:
        \_hier_path: (hw2reg_wrap.class_esc_state), line:12:19, endln:12:46
        |vpiName:hw2reg_wrap
      |vpiActual:
      \_ref_obj: (work@top.class_esc_state), line:12:31, endln:12:46
        |vpiParent:
        \_hier_path: (hw2reg_wrap.class_esc_state), line:12:19, endln:12:46
        |vpiName:class_esc_state
        |vpiFullName:work@top.class_esc_state
    |vpiLhs:
    \_operation: , line:11:13, endln:11:14
      |vpiParent:
      \_cont_assign: , line:11:11, endln:12:46
      |vpiOpType:33
      |vpiOperand:
      \_ref_obj: (work@top.a), line:11:13, endln:11:14
        |vpiParent:
        \_operation: , line:11:13, endln:11:14
        |vpiName:a
        |vpiFullName:work@top.a
        |vpiActual:
        \_logic_net: (work@top.a), line:2:25, endln:2:26
      |vpiOperand:
      \_ref_obj: (work@top.b), line:12:13, endln:12:14
        |vpiParent:
        \_operation: , line:11:13, endln:11:14
        |vpiName:b
        |vpiFullName:work@top.b
        |vpiActual:
        \_logic_net: (work@top.b), line:2:41, endln:2:42
|uhdmtopModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/LhsOp/dut.sv, line:2:1, endln:14:10
  |vpiName:work@top
  |vpiVariables:
  \_struct_var: (work@top.hw2reg_wrap), line:9:18, endln:9:29
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/LhsOp/dut.sv, line:2:1, endln:14:10
    |vpiTypespec:
    \_ref_typespec: (work@top.hw2reg_wrap)
      |vpiParent:
      \_struct_var: (work@top.hw2reg_wrap), line:9:18, endln:9:29
      |vpiFullName:work@top.hw2reg_wrap
      |vpiActual:
      \_struct_typespec: (hw2reg_wrap_t), line:5:12, endln:7:5
    |vpiName:hw2reg_wrap
    |vpiFullName:work@top.hw2reg_wrap
    |vpiVisibility:1
    |vpiExpr:
    \_operation: , line:9:32, endln:9:40
      |vpiParent:
      \_struct_var: (work@top.hw2reg_wrap), line:9:18, endln:9:29
      |vpiOpType:33
      |vpiOperand:
      \_ref_obj: (work@top.hw2reg_wrap.c), line:9:34, endln:9:35
        |vpiParent:
        \_operation: , line:9:32, endln:9:40
        |vpiName:c
        |vpiFullName:work@top.hw2reg_wrap.c
        |vpiActual:
        \_enum_const: (c), line:3:23, endln:3:28
      |vpiOperand:
      \_ref_obj: (work@top.hw2reg_wrap.d), line:9:37, endln:9:38
        |vpiParent:
        \_operation: , line:9:32, endln:9:40
        |vpiName:d
        |vpiFullName:work@top.hw2reg_wrap.d
        |vpiActual:
        \_enum_const: (d), line:3:30, endln:3:35
  |vpiTypedef:
  \_enum_typespec: (cstate_e), line:3:3, endln:3:46
  |vpiTypedef:
  \_struct_typespec: (hw2reg_wrap_t), line:5:12, endln:7:5
  |vpiDefName:work@top
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@top.a), line:2:25, endln:2:26
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/LhsOp/dut.sv, line:2:1, endln:14:10
    |vpiTypespec:
    \_ref_typespec: (work@top.a)
      |vpiParent:
      \_logic_net: (work@top.a), line:2:25, endln:2:26
      |vpiFullName:work@top.a
      |vpiActual:
      \_logic_typespec: , line:2:19, endln:2:24
    |vpiName:a
    |vpiFullName:work@top.a
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.b), line:2:41, endln:2:42
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/LhsOp/dut.sv, line:2:1, endln:14:10
    |vpiTypespec:
    \_ref_typespec: (work@top.b)
      |vpiParent:
      \_logic_net: (work@top.b), line:2:41, endln:2:42
      |vpiFullName:work@top.b
      |vpiActual:
      \_logic_typespec: , line:2:35, endln:2:40
    |vpiName:b
    |vpiFullName:work@top.b
    |vpiNetType:36
  |vpiTopModule:1
  |vpiPort:
  \_port: (a), line:2:25, endln:2:26
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/LhsOp/dut.sv, line:2:1, endln:14:10
    |vpiName:a
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.a), line:2:25, endln:2:26
      |vpiParent:
      \_port: (a), line:2:25, endln:2:26
      |vpiName:a
      |vpiFullName:work@top.a
      |vpiActual:
      \_logic_net: (work@top.a), line:2:25, endln:2:26
    |vpiTypedef:
    \_ref_typespec: (work@top.a)
      |vpiParent:
      \_port: (a), line:2:25, endln:2:26
      |vpiFullName:work@top.a
      |vpiActual:
      \_logic_typespec: , line:2:19, endln:2:24
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/LhsOp/dut.sv, line:2:1, endln:14:10
  |vpiPort:
  \_port: (b), line:2:41, endln:2:42
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/LhsOp/dut.sv, line:2:1, endln:14:10
    |vpiName:b
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.b), line:2:41, endln:2:42
      |vpiParent:
      \_port: (b), line:2:41, endln:2:42
      |vpiName:b
      |vpiFullName:work@top.b
      |vpiActual:
      \_logic_net: (work@top.b), line:2:41, endln:2:42
    |vpiTypedef:
    \_ref_typespec: (work@top.b)
      |vpiParent:
      \_port: (b), line:2:41, endln:2:42
      |vpiFullName:work@top.b
      |vpiActual:
      \_logic_typespec: , line:2:35, endln:2:40
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/LhsOp/dut.sv, line:2:1, endln:14:10
  |vpiContAssign:
  \_cont_assign: , line:11:11, endln:12:46
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/LhsOp/dut.sv, line:2:1, endln:14:10
    |vpiRhs:
    \_hier_path: (hw2reg_wrap.class_esc_state), line:12:19, endln:12:46
      |vpiParent:
      \_cont_assign: , line:11:11, endln:12:46
      |vpiName:hw2reg_wrap.class_esc_state
      |vpiActual:
      \_ref_obj: (hw2reg_wrap), line:12:19, endln:12:30
        |vpiParent:
        \_hier_path: (hw2reg_wrap.class_esc_state), line:12:19, endln:12:46
        |vpiName:hw2reg_wrap
        |vpiActual:
        \_struct_var: (work@top.hw2reg_wrap), line:9:18, endln:9:29
      |vpiActual:
      \_ref_obj: (work@top.class_esc_state), line:12:31, endln:12:46
        |vpiParent:
        \_hier_path: (hw2reg_wrap.class_esc_state), line:12:19, endln:12:46
        |vpiName:class_esc_state
        |vpiFullName:work@top.class_esc_state
        |vpiActual:
        \_typespec_member: (class_esc_state), line:6:22, endln:6:37
    |vpiLhs:
    \_operation: , line:11:13, endln:11:14
      |vpiParent:
      \_cont_assign: , line:11:11, endln:12:46
      |vpiOpType:33
      |vpiOperand:
      \_ref_obj: (work@top.a), line:11:13, endln:11:14
        |vpiParent:
        \_operation: , line:11:13, endln:11:14
        |vpiName:a
        |vpiFullName:work@top.a
        |vpiActual:
        \_logic_net: (work@top.a), line:2:25, endln:2:26
      |vpiOperand:
      \_ref_obj: (work@top.b), line:12:13, endln:12:14
        |vpiParent:
        \_operation: , line:11:13, endln:11:14
        |vpiName:b
        |vpiFullName:work@top.b
        |vpiActual:
        \_logic_net: (work@top.b), line:2:41, endln:2:42
\_weaklyReferenced:
\_logic_typespec: , line:3:16, endln:3:21
\_packed_array_typespec: , line:6:7, endln:6:21
  |vpiParent:
  \_typespec_member: (class_esc_state), line:6:22, endln:6:37
  |vpiRange:
  \_range: , line:6:16, endln:6:21
    |vpiParent:
    \_packed_array_typespec: , line:6:7, endln:6:21
    |vpiLeftRange:
    \_constant: , line:6:17, endln:6:18
      |vpiParent:
      \_range: , line:6:16, endln:6:21
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:6:19, endln:6:20
      |vpiParent:
      \_range: , line:6:16, endln:6:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiElemTypespec:
  \_ref_typespec: (work@top.hw2reg_wrap_t.class_esc_state)
    |vpiParent:
    \_packed_array_typespec: , line:6:7, endln:6:21
    |vpiFullName:work@top.hw2reg_wrap_t.class_esc_state
    |vpiActual:
    \_enum_typespec: (cstate_e), line:3:3, endln:3:46
\_logic_typespec: , line:2:19, endln:2:24
\_logic_typespec: , line:2:35, endln:2:40
\_logic_typespec: , line:2:19, endln:2:24
  |vpiParent:
  \_logic_net: (work@top.a), line:2:25, endln:2:26
\_logic_typespec: , line:2:35, endln:2:40
  |vpiParent:
  \_logic_net: (work@top.b), line:2:41, endln:2:42
\_logic_typespec: , line:2:19, endln:2:24
\_logic_typespec: , line:2:35, endln:2:40
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/LhsOp/dut.sv | ${SURELOG_DIR}/build/regression/LhsOp/roundtrip/dut_000.sv | 6 | 14 |