{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1524146220541 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1524146220542 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 19 10:57:00 2018 " "Processing started: Thu Apr 19 10:57:00 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1524146220542 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524146220542 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off neuron -c neuron " "Command: quartus_map --read_settings_files=on --write_settings_files=off neuron -c neuron" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524146220542 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1524146220823 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1524146220823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regn_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regn_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regn_8-Behavior " "Found design unit 1: regn_8-Behavior" {  } { { "regn_8.vhd" "" { Text "/home/gabriel/3DRecon/3DRec/neuronv1/regn_8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524146231397 ""} { "Info" "ISGN_ENTITY_NAME" "1 regn_8 " "Found entity 1: regn_8" {  } { { "regn_8.vhd" "" { Text "/home/gabriel/3DRecon/3DRec/neuronv1/regn_8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524146231397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524146231397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neuron.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neuron.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Neuron-Behavioral " "Found design unit 1: Neuron-Behavioral" {  } { { "neuron.vhd" "" { Text "/home/gabriel/3DRecon/3DRec/neuronv1/neuron.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524146231398 ""} { "Info" "ISGN_ENTITY_NAME" "1 Neuron " "Found entity 1: Neuron" {  } { { "neuron.vhd" "" { Text "/home/gabriel/3DRecon/3DRec/neuronv1/neuron.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524146231398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524146231398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_tree.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_tree.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_tree-mixed " "Found design unit 1: adder_tree-mixed" {  } { { "adder_tree.vhd" "" { Text "/home/gabriel/3DRecon/3DRec/neuronv1/adder_tree.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524146231399 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_tree " "Found entity 1: adder_tree" {  } { { "adder_tree.vhd" "" { Text "/home/gabriel/3DRecon/3DRec/neuronv1/adder_tree.vhd" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524146231399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524146231399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sigmoide.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sigmoide.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sigmoid-Behavioral " "Found design unit 1: sigmoid-Behavioral" {  } { { "sigmoide.vhd" "" { Text "/home/gabriel/3DRecon/3DRec/neuronv1/sigmoide.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524146231401 ""} { "Info" "ISGN_ENTITY_NAME" "1 sigmoid " "Found entity 1: sigmoid" {  } { { "sigmoide.vhd" "" { Text "/home/gabriel/3DRecon/3DRec/neuronv1/sigmoide.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524146231401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524146231401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_types.vhd 2 0 " "Found 2 design units, including 0 entities, in source file data_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_types " "Found design unit 1: data_types" {  } { { "data_types.vhd" "" { Text "/home/gabriel/3DRecon/3DRec/neuronv1/data_types.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524146231401 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 data_types-body " "Found design unit 2: data_types-body" {  } { { "data_types.vhd" "" { Text "/home/gabriel/3DRecon/3DRec/neuronv1/data_types.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524146231401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524146231401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sig_altmult_accum.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sig_altmult_accum.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sig_altmult_accum-rtl " "Found design unit 1: sig_altmult_accum-rtl" {  } { { "sig_altmult_accum.vhd" "" { Text "/home/gabriel/3DRecon/3DRec/neuronv1/sig_altmult_accum.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524146231402 ""} { "Info" "ISGN_ENTITY_NAME" "1 sig_altmult_accum " "Found entity 1: sig_altmult_accum" {  } { { "sig_altmult_accum.vhd" "" { Text "/home/gabriel/3DRecon/3DRec/neuronv1/sig_altmult_accum.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524146231402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524146231402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RELU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RELU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RELU-Behavioral " "Found design unit 1: RELU-Behavioral" {  } { { "RELU.vhd" "" { Text "/home/gabriel/3DRecon/3DRec/neuronv1/RELU.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524146231402 ""} { "Info" "ISGN_ENTITY_NAME" "1 RELU " "Found entity 1: RELU" {  } { { "RELU.vhd" "" { Text "/home/gabriel/3DRecon/3DRec/neuronv1/RELU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524146231402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524146231402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regn_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regn_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regn_16-Behavior " "Found design unit 1: regn_16-Behavior" {  } { { "regn_16.vhd" "" { Text "/home/gabriel/3DRecon/3DRec/neuronv1/regn_16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524146231403 ""} { "Info" "ISGN_ENTITY_NAME" "1 regn_16 " "Found entity 1: regn_16" {  } { { "regn_16.vhd" "" { Text "/home/gabriel/3DRecon/3DRec/neuronv1/regn_16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524146231403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524146231403 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "neuron " "Elaborating entity \"neuron\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1524146231478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sig_altmult_accum sig_altmult_accum:Mult_Accum " "Elaborating entity \"sig_altmult_accum\" for hierarchy \"sig_altmult_accum:Mult_Accum\"" {  } { { "neuron.vhd" "Mult_Accum" { Text "/home/gabriel/3DRecon/3DRec/neuronv1/neuron.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524146231485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RELU RELU:Activation " "Elaborating entity \"RELU\" for hierarchy \"RELU:Activation\"" {  } { { "neuron.vhd" "Activation" { Text "/home/gabriel/3DRecon/3DRec/neuronv1/neuron.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524146231487 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[0\] RELU.vhd(16) " "Inferred latch for \"O\[0\]\" at RELU.vhd(16)" {  } { { "RELU.vhd" "" { Text "/home/gabriel/3DRecon/3DRec/neuronv1/RELU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524146231488 "|neuron|RELU:Activation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[1\] RELU.vhd(16) " "Inferred latch for \"O\[1\]\" at RELU.vhd(16)" {  } { { "RELU.vhd" "" { Text "/home/gabriel/3DRecon/3DRec/neuronv1/RELU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524146231488 "|neuron|RELU:Activation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[2\] RELU.vhd(16) " "Inferred latch for \"O\[2\]\" at RELU.vhd(16)" {  } { { "RELU.vhd" "" { Text "/home/gabriel/3DRecon/3DRec/neuronv1/RELU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524146231488 "|neuron|RELU:Activation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[3\] RELU.vhd(16) " "Inferred latch for \"O\[3\]\" at RELU.vhd(16)" {  } { { "RELU.vhd" "" { Text "/home/gabriel/3DRecon/3DRec/neuronv1/RELU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524146231488 "|neuron|RELU:Activation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[4\] RELU.vhd(16) " "Inferred latch for \"O\[4\]\" at RELU.vhd(16)" {  } { { "RELU.vhd" "" { Text "/home/gabriel/3DRecon/3DRec/neuronv1/RELU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524146231488 "|neuron|RELU:Activation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[5\] RELU.vhd(16) " "Inferred latch for \"O\[5\]\" at RELU.vhd(16)" {  } { { "RELU.vhd" "" { Text "/home/gabriel/3DRecon/3DRec/neuronv1/RELU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524146231488 "|neuron|RELU:Activation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[6\] RELU.vhd(16) " "Inferred latch for \"O\[6\]\" at RELU.vhd(16)" {  } { { "RELU.vhd" "" { Text "/home/gabriel/3DRecon/3DRec/neuronv1/RELU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524146231488 "|neuron|RELU:Activation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[7\] RELU.vhd(16) " "Inferred latch for \"O\[7\]\" at RELU.vhd(16)" {  } { { "RELU.vhd" "" { Text "/home/gabriel/3DRecon/3DRec/neuronv1/RELU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524146231488 "|neuron|RELU:Activation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[8\] RELU.vhd(16) " "Inferred latch for \"O\[8\]\" at RELU.vhd(16)" {  } { { "RELU.vhd" "" { Text "/home/gabriel/3DRecon/3DRec/neuronv1/RELU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524146231488 "|neuron|RELU:Activation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[9\] RELU.vhd(16) " "Inferred latch for \"O\[9\]\" at RELU.vhd(16)" {  } { { "RELU.vhd" "" { Text "/home/gabriel/3DRecon/3DRec/neuronv1/RELU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524146231488 "|neuron|RELU:Activation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[10\] RELU.vhd(16) " "Inferred latch for \"O\[10\]\" at RELU.vhd(16)" {  } { { "RELU.vhd" "" { Text "/home/gabriel/3DRecon/3DRec/neuronv1/RELU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524146231488 "|neuron|RELU:Activation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[11\] RELU.vhd(16) " "Inferred latch for \"O\[11\]\" at RELU.vhd(16)" {  } { { "RELU.vhd" "" { Text "/home/gabriel/3DRecon/3DRec/neuronv1/RELU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524146231488 "|neuron|RELU:Activation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[12\] RELU.vhd(16) " "Inferred latch for \"O\[12\]\" at RELU.vhd(16)" {  } { { "RELU.vhd" "" { Text "/home/gabriel/3DRecon/3DRec/neuronv1/RELU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524146231488 "|neuron|RELU:Activation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[13\] RELU.vhd(16) " "Inferred latch for \"O\[13\]\" at RELU.vhd(16)" {  } { { "RELU.vhd" "" { Text "/home/gabriel/3DRecon/3DRec/neuronv1/RELU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524146231488 "|neuron|RELU:Activation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[14\] RELU.vhd(16) " "Inferred latch for \"O\[14\]\" at RELU.vhd(16)" {  } { { "RELU.vhd" "" { Text "/home/gabriel/3DRecon/3DRec/neuronv1/RELU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524146231488 "|neuron|RELU:Activation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O\[15\] RELU.vhd(16) " "Inferred latch for \"O\[15\]\" at RELU.vhd(16)" {  } { { "RELU.vhd" "" { Text "/home/gabriel/3DRecon/3DRec/neuronv1/RELU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524146231488 "|neuron|RELU:Activation"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RELU:Activation\|O\[0\] " "Latch RELU:Activation\|O\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sig_altmult_accum:Mult_Accum\|adder_out\[0\] " "Ports D and ENA on the latch are fed by the same signal sig_altmult_accum:Mult_Accum\|adder_out\[0\]" {  } { { "sig_altmult_accum.vhd" "" { Text "/home/gabriel/3DRecon/3DRec/neuronv1/sig_altmult_accum.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524146232557 ""}  } { { "RELU.vhd" "" { Text "/home/gabriel/3DRecon/3DRec/neuronv1/RELU.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524146232557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RELU:Activation\|O\[1\] " "Latch RELU:Activation\|O\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sig_altmult_accum:Mult_Accum\|adder_out\[1\] " "Ports D and ENA on the latch are fed by the same signal sig_altmult_accum:Mult_Accum\|adder_out\[1\]" {  } { { "sig_altmult_accum.vhd" "" { Text "/home/gabriel/3DRecon/3DRec/neuronv1/sig_altmult_accum.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524146232557 ""}  } { { "RELU.vhd" "" { Text "/home/gabriel/3DRecon/3DRec/neuronv1/RELU.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524146232557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RELU:Activation\|O\[2\] " "Latch RELU:Activation\|O\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sig_altmult_accum:Mult_Accum\|adder_out\[2\] " "Ports D and ENA on the latch are fed by the same signal sig_altmult_accum:Mult_Accum\|adder_out\[2\]" {  } { { "sig_altmult_accum.vhd" "" { Text "/home/gabriel/3DRecon/3DRec/neuronv1/sig_altmult_accum.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524146232557 ""}  } { { "RELU.vhd" "" { Text "/home/gabriel/3DRecon/3DRec/neuronv1/RELU.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524146232557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RELU:Activation\|O\[3\] " "Latch RELU:Activation\|O\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sig_altmult_accum:Mult_Accum\|adder_out\[3\] " "Ports D and ENA on the latch are fed by the same signal sig_altmult_accum:Mult_Accum\|adder_out\[3\]" {  } { { "sig_altmult_accum.vhd" "" { Text "/home/gabriel/3DRecon/3DRec/neuronv1/sig_altmult_accum.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524146232557 ""}  } { { "RELU.vhd" "" { Text "/home/gabriel/3DRecon/3DRec/neuronv1/RELU.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524146232557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RELU:Activation\|O\[4\] " "Latch RELU:Activation\|O\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sig_altmult_accum:Mult_Accum\|adder_out\[4\] " "Ports D and ENA on the latch are fed by the same signal sig_altmult_accum:Mult_Accum\|adder_out\[4\]" {  } { { "sig_altmult_accum.vhd" "" { Text "/home/gabriel/3DRecon/3DRec/neuronv1/sig_altmult_accum.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524146232557 ""}  } { { "RELU.vhd" "" { Text "/home/gabriel/3DRecon/3DRec/neuronv1/RELU.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524146232557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RELU:Activation\|O\[5\] " "Latch RELU:Activation\|O\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sig_altmult_accum:Mult_Accum\|adder_out\[5\] " "Ports D and ENA on the latch are fed by the same signal sig_altmult_accum:Mult_Accum\|adder_out\[5\]" {  } { { "sig_altmult_accum.vhd" "" { Text "/home/gabriel/3DRecon/3DRec/neuronv1/sig_altmult_accum.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524146232557 ""}  } { { "RELU.vhd" "" { Text "/home/gabriel/3DRecon/3DRec/neuronv1/RELU.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524146232557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RELU:Activation\|O\[6\] " "Latch RELU:Activation\|O\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sig_altmult_accum:Mult_Accum\|adder_out\[6\] " "Ports D and ENA on the latch are fed by the same signal sig_altmult_accum:Mult_Accum\|adder_out\[6\]" {  } { { "sig_altmult_accum.vhd" "" { Text "/home/gabriel/3DRecon/3DRec/neuronv1/sig_altmult_accum.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524146232557 ""}  } { { "RELU.vhd" "" { Text "/home/gabriel/3DRecon/3DRec/neuronv1/RELU.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524146232557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RELU:Activation\|O\[7\] " "Latch RELU:Activation\|O\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sig_altmult_accum:Mult_Accum\|adder_out\[7\] " "Ports D and ENA on the latch are fed by the same signal sig_altmult_accum:Mult_Accum\|adder_out\[7\]" {  } { { "sig_altmult_accum.vhd" "" { Text "/home/gabriel/3DRecon/3DRec/neuronv1/sig_altmult_accum.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524146232557 ""}  } { { "RELU.vhd" "" { Text "/home/gabriel/3DRecon/3DRec/neuronv1/RELU.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524146232557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RELU:Activation\|O\[8\] " "Latch RELU:Activation\|O\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sig_altmult_accum:Mult_Accum\|adder_out\[8\] " "Ports D and ENA on the latch are fed by the same signal sig_altmult_accum:Mult_Accum\|adder_out\[8\]" {  } { { "sig_altmult_accum.vhd" "" { Text "/home/gabriel/3DRecon/3DRec/neuronv1/sig_altmult_accum.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524146232557 ""}  } { { "RELU.vhd" "" { Text "/home/gabriel/3DRecon/3DRec/neuronv1/RELU.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524146232557 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RELU:Activation\|O\[9\] " "Latch RELU:Activation\|O\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sig_altmult_accum:Mult_Accum\|adder_out\[9\] " "Ports D and ENA on the latch are fed by the same signal sig_altmult_accum:Mult_Accum\|adder_out\[9\]" {  } { { "sig_altmult_accum.vhd" "" { Text "/home/gabriel/3DRecon/3DRec/neuronv1/sig_altmult_accum.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524146232558 ""}  } { { "RELU.vhd" "" { Text "/home/gabriel/3DRecon/3DRec/neuronv1/RELU.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524146232558 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RELU:Activation\|O\[10\] " "Latch RELU:Activation\|O\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sig_altmult_accum:Mult_Accum\|adder_out\[10\] " "Ports D and ENA on the latch are fed by the same signal sig_altmult_accum:Mult_Accum\|adder_out\[10\]" {  } { { "sig_altmult_accum.vhd" "" { Text "/home/gabriel/3DRecon/3DRec/neuronv1/sig_altmult_accum.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524146232558 ""}  } { { "RELU.vhd" "" { Text "/home/gabriel/3DRecon/3DRec/neuronv1/RELU.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524146232558 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RELU:Activation\|O\[11\] " "Latch RELU:Activation\|O\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sig_altmult_accum:Mult_Accum\|adder_out\[11\] " "Ports D and ENA on the latch are fed by the same signal sig_altmult_accum:Mult_Accum\|adder_out\[11\]" {  } { { "sig_altmult_accum.vhd" "" { Text "/home/gabriel/3DRecon/3DRec/neuronv1/sig_altmult_accum.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524146232558 ""}  } { { "RELU.vhd" "" { Text "/home/gabriel/3DRecon/3DRec/neuronv1/RELU.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524146232558 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RELU:Activation\|O\[12\] " "Latch RELU:Activation\|O\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sig_altmult_accum:Mult_Accum\|adder_out\[12\] " "Ports D and ENA on the latch are fed by the same signal sig_altmult_accum:Mult_Accum\|adder_out\[12\]" {  } { { "sig_altmult_accum.vhd" "" { Text "/home/gabriel/3DRecon/3DRec/neuronv1/sig_altmult_accum.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524146232558 ""}  } { { "RELU.vhd" "" { Text "/home/gabriel/3DRecon/3DRec/neuronv1/RELU.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524146232558 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RELU:Activation\|O\[13\] " "Latch RELU:Activation\|O\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sig_altmult_accum:Mult_Accum\|adder_out\[13\] " "Ports D and ENA on the latch are fed by the same signal sig_altmult_accum:Mult_Accum\|adder_out\[13\]" {  } { { "sig_altmult_accum.vhd" "" { Text "/home/gabriel/3DRecon/3DRec/neuronv1/sig_altmult_accum.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524146232558 ""}  } { { "RELU.vhd" "" { Text "/home/gabriel/3DRecon/3DRec/neuronv1/RELU.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524146232558 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RELU:Activation\|O\[14\] " "Latch RELU:Activation\|O\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sig_altmult_accum:Mult_Accum\|adder_out\[14\] " "Ports D and ENA on the latch are fed by the same signal sig_altmult_accum:Mult_Accum\|adder_out\[14\]" {  } { { "sig_altmult_accum.vhd" "" { Text "/home/gabriel/3DRecon/3DRec/neuronv1/sig_altmult_accum.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524146232558 ""}  } { { "RELU.vhd" "" { Text "/home/gabriel/3DRecon/3DRec/neuronv1/RELU.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524146232558 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "O\[15\] GND " "Pin \"O\[15\]\" is stuck at GND" {  } { { "neuron.vhd" "" { Text "/home/gabriel/3DRecon/3DRec/neuronv1/neuron.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524146232571 "|Neuron|O[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1524146232571 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1524146232672 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1524146233293 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524146233293 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "103 " "Implemented 103 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1524146234158 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1524146234158 ""} { "Info" "ICUT_CUT_TM_LCELLS" "68 " "Implemented 68 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1524146234158 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1524146234158 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1524146234158 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1036 " "Peak virtual memory: 1036 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524146234163 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 19 10:57:14 2018 " "Processing ended: Thu Apr 19 10:57:14 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524146234163 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524146234163 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524146234163 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1524146234163 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1524146236573 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1524146236573 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 19 10:57:14 2018 " "Processing started: Thu Apr 19 10:57:14 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1524146236573 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1524146236573 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off neuron -c neuron " "Command: quartus_fit --read_settings_files=off --write_settings_files=off neuron -c neuron" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1524146236574 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1524146238083 ""}
{ "Info" "0" "" "Project  = neuron" {  } {  } 0 0 "Project  = neuron" 0 0 "Fitter" 0 0 1524146238092 ""}
{ "Info" "0" "" "Revision = neuron" {  } {  } 0 0 "Revision = neuron" 0 0 "Fitter" 0 0 1524146238092 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1524146238260 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1524146238260 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "neuron 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"neuron\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1524146238273 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1524146238351 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1524146238351 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1524146238799 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1524146238917 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1524146239753 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "34 34 " "No exact pin location assignment(s) for 34 pins of 34 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1524146240018 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1524146245163 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 33 global CLKCTRL_G10 " "clk~inputCLKENA0 with 33 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1524146245263 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1524146245263 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1524146245263 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1524146245325 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1524146245325 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1524146245326 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1524146245327 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1524146245327 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1524146245327 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "15 " "TimeQuest Timing Analyzer is analyzing 15 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1524146246812 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "neuron.sdc " "Synopsys Design Constraints File file not found: 'neuron.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1524146246813 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1524146246814 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1524146246855 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1524146246856 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1524146246856 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1524146246906 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 DSP block " "Packed 32 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1524146246907 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1524146246907 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1524146247086 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1524146250398 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1524146250604 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1524146251983 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1524146252750 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1524146254465 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1524146254465 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1524146255133 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X11_Y0 X21_Y10 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10" {  } { { "loc" "" { Generic "/home/gabriel/3DRecon/3DRec/neuronv1/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10"} { { 12 { 0 ""} 11 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1524146258699 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1524146258699 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1524146259839 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1524146259839 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1524146259841 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.45 " "Total time spent on timing analysis during the Fitter is 0.45 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1524146263201 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1524146263234 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1524146263747 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1524146263748 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1524146264131 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1524146266288 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1871 " "Peak virtual memory: 1871 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524146267015 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 19 10:57:47 2018 " "Processing ended: Thu Apr 19 10:57:47 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524146267015 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524146267015 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524146267015 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1524146267015 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1524146269971 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1524146269972 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 19 10:57:49 2018 " "Processing started: Thu Apr 19 10:57:49 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1524146269972 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1524146269972 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off neuron -c neuron " "Command: quartus_asm --read_settings_files=off --write_settings_files=off neuron -c neuron" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1524146269972 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1524146270622 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1524146274697 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "946 " "Peak virtual memory: 946 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524146275077 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 19 10:57:55 2018 " "Processing ended: Thu Apr 19 10:57:55 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524146275077 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524146275077 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524146275077 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1524146275077 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1524146275293 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1524146276108 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1524146276109 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 19 10:57:55 2018 " "Processing started: Thu Apr 19 10:57:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1524146276109 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524146276109 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta neuron -c neuron " "Command: quartus_sta neuron -c neuron" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524146276109 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1524146276174 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1524146276693 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524146276693 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524146276755 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524146276755 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "15 " "TimeQuest Timing Analyzer is analyzing 15 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1524146277136 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "neuron.sdc " "Synopsys Design Constraints File file not found: 'neuron.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1524146277149 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524146277150 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1524146277151 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sig_altmult_accum:Mult_Accum\|adder_out\[0\] sig_altmult_accum:Mult_Accum\|adder_out\[0\] " "create_clock -period 1.000 -name sig_altmult_accum:Mult_Accum\|adder_out\[0\] sig_altmult_accum:Mult_Accum\|adder_out\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1524146277151 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524146277151 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: sig_altmult_accum:Mult_Accum\|adder_out\[0\]  to: Mult_Accum\|Mult0~mac\|resulta\[0\] " "From: sig_altmult_accum:Mult_Accum\|adder_out\[0\]  to: Mult_Accum\|Mult0~mac\|resulta\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1524146277152 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1524146277152 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524146277167 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524146277167 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1524146277168 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1524146277173 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1524146277195 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524146277195 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.371 " "Worst-case setup slack is -4.371" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524146277196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524146277196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.371             -69.936 clk  " "   -4.371             -69.936 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524146277196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.809             -52.060 sig_altmult_accum:Mult_Accum\|adder_out\[0\]  " "   -3.809             -52.060 sig_altmult_accum:Mult_Accum\|adder_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524146277196 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524146277196 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.201 " "Worst-case hold slack is 0.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524146277198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524146277198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 sig_altmult_accum:Mult_Accum\|adder_out\[0\]  " "    0.201               0.000 sig_altmult_accum:Mult_Accum\|adder_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524146277198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.590               0.000 clk  " "    0.590               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524146277198 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524146277198 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524146277198 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524146277199 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.225 " "Worst-case minimum pulse width slack is -2.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524146277199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524146277199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.225            -118.694 clk  " "   -2.225            -118.694 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524146277199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.239               0.000 sig_altmult_accum:Mult_Accum\|adder_out\[0\]  " "    0.239               0.000 sig_altmult_accum:Mult_Accum\|adder_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524146277199 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524146277199 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1524146277219 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524146277261 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524146278132 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: sig_altmult_accum:Mult_Accum\|adder_out\[0\]  to: Mult_Accum\|Mult0~mac\|resulta\[0\] " "From: sig_altmult_accum:Mult_Accum\|adder_out\[0\]  to: Mult_Accum\|Mult0~mac\|resulta\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1524146278178 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1524146278178 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524146278178 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1524146278182 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524146278182 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.282 " "Worst-case setup slack is -4.282" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524146278183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524146278183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.282             -68.512 clk  " "   -4.282             -68.512 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524146278183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.935             -53.401 sig_altmult_accum:Mult_Accum\|adder_out\[0\]  " "   -3.935             -53.401 sig_altmult_accum:Mult_Accum\|adder_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524146278183 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524146278183 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.147 " "Worst-case hold slack is -0.147" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524146278185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524146278185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.147              -0.147 sig_altmult_accum:Mult_Accum\|adder_out\[0\]  " "   -0.147              -0.147 sig_altmult_accum:Mult_Accum\|adder_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524146278185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.626               0.000 clk  " "    0.626               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524146278185 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524146278185 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524146278186 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524146278187 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.225 " "Worst-case minimum pulse width slack is -2.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524146278187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524146278187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.225            -118.716 clk  " "   -2.225            -118.716 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524146278187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.212               0.000 sig_altmult_accum:Mult_Accum\|adder_out\[0\]  " "    0.212               0.000 sig_altmult_accum:Mult_Accum\|adder_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524146278187 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524146278187 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1524146278198 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524146278364 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524146279076 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: sig_altmult_accum:Mult_Accum\|adder_out\[0\]  to: Mult_Accum\|Mult0~mac\|resulta\[0\] " "From: sig_altmult_accum:Mult_Accum\|adder_out\[0\]  to: Mult_Accum\|Mult0~mac\|resulta\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1524146279122 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1524146279122 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524146279122 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1524146279124 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524146279124 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.081 " "Worst-case setup slack is -2.081" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524146279125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524146279125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.081             -33.296 clk  " "   -2.081             -33.296 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524146279125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.798             -24.162 sig_altmult_accum:Mult_Accum\|adder_out\[0\]  " "   -1.798             -24.162 sig_altmult_accum:Mult_Accum\|adder_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524146279125 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524146279125 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.246 " "Worst-case hold slack is 0.246" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524146279127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524146279127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.246               0.000 clk  " "    0.246               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524146279127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 sig_altmult_accum:Mult_Accum\|adder_out\[0\]  " "    0.401               0.000 sig_altmult_accum:Mult_Accum\|adder_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524146279127 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524146279127 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524146279128 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524146279129 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.702 " "Worst-case minimum pulse width slack is -1.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524146279130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524146279130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.702             -90.294 clk  " "   -1.702             -90.294 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524146279130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 sig_altmult_accum:Mult_Accum\|adder_out\[0\]  " "    0.297               0.000 sig_altmult_accum:Mult_Accum\|adder_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524146279130 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524146279130 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1524146279141 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: sig_altmult_accum:Mult_Accum\|adder_out\[0\]  to: Mult_Accum\|Mult0~mac\|resulta\[0\] " "From: sig_altmult_accum:Mult_Accum\|adder_out\[0\]  to: Mult_Accum\|Mult0~mac\|resulta\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1524146279291 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1524146279291 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524146279291 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1524146279292 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524146279292 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.767 " "Worst-case setup slack is -1.767" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524146279293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524146279293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.767             -23.692 sig_altmult_accum:Mult_Accum\|adder_out\[0\]  " "   -1.767             -23.692 sig_altmult_accum:Mult_Accum\|adder_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524146279293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.652             -26.432 clk  " "   -1.652             -26.432 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524146279293 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524146279293 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.220 " "Worst-case hold slack is 0.220" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524146279295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524146279295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.220               0.000 clk  " "    0.220               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524146279295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.260               0.000 sig_altmult_accum:Mult_Accum\|adder_out\[0\]  " "    0.260               0.000 sig_altmult_accum:Mult_Accum\|adder_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524146279295 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524146279295 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524146279296 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524146279296 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.702 " "Worst-case minimum pulse width slack is -1.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524146279297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524146279297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.702             -90.297 clk  " "   -1.702             -90.297 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524146279297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320               0.000 sig_altmult_accum:Mult_Accum\|adder_out\[0\]  " "    0.320               0.000 sig_altmult_accum:Mult_Accum\|adder_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524146279297 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524146279297 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524146280722 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524146280722 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1066 " "Peak virtual memory: 1066 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524146280747 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 19 10:58:00 2018 " "Processing ended: Thu Apr 19 10:58:00 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524146280747 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524146280747 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524146280747 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524146280747 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524146282232 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1524146282233 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 19 10:58:02 2018 " "Processing started: Thu Apr 19 10:58:02 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1524146282233 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1524146282233 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off neuron -c neuron " "Command: quartus_eda --read_settings_files=off --write_settings_files=off neuron -c neuron" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1524146282233 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1524146282991 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1524146283021 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "neuron.vo /home/gabriel/3DRecon/3DRec/neuronv1/simulation/modelsim/ simulation " "Generated file neuron.vo in folder \"/home/gabriel/3DRecon/3DRec/neuronv1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1524146283301 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1126 " "Peak virtual memory: 1126 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524146283338 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 19 10:58:03 2018 " "Processing ended: Thu Apr 19 10:58:03 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524146283338 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524146283338 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524146283338 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1524146283338 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 49 s " "Quartus Prime Full Compilation was successful. 0 errors, 49 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1524146283449 ""}
