// Seed: 3578267042
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire id_3, id_4;
  assign id_3 = id_4;
  logic [-1 'b0 : -1 'b0] id_5 = -1;
  assign module_1.id_7 = 0;
endmodule
module module_1 #(
    parameter id_15 = 32'd53,
    parameter id_18 = 32'd95
) (
    output wand id_0,
    input uwire id_1,
    input wire id_2,
    output supply0 id_3,
    input tri0 id_4,
    output wor id_5,
    output tri1 id_6,
    output tri1 id_7,
    input wire id_8,
    input uwire id_9,
    output tri id_10,
    output supply1 id_11,
    input tri id_12,
    input wire id_13,
    output wand id_14,
    input tri _id_15,
    input supply1 id_16,
    input supply1 id_17,
    input supply0 _id_18
);
  wire id_20;
  final begin : LABEL_0
    if (-1'h0) begin : LABEL_1
      assign id_11 = -1'b0;
    end else begin : LABEL_2
      $signed(53);
      ;
    end
  end
  logic [id_15 : id_18] id_21 = 1'b0;
  assign id_3 = 1;
  module_0 modCall_1 (
      id_21,
      id_20
  );
endmodule
