// Seed: 1635253776
module module_0 (
    id_1
);
  output wire id_1;
  module_2 modCall_1 ();
  assign module_1.type_4 = 0;
endmodule
module module_1 (
    id_1
);
  input wire id_1;
  id_2 :
  assert property (@(posedge (id_1)) id_1 == 1'b0)
  else;
  module_0 modCall_1 (id_2);
  tri0 id_3 = 1;
  assign id_2 = 1;
endmodule
module module_2;
  supply1 id_3;
  tri1 id_5 = (1);
  assign id_3 = id_3;
  assign module_0.id_1 = 0;
  assign id_2 = 1'b0;
  assign id_3 = id_1;
  id_6(
      .id_0(1), .id_1(1'b0), .id_2(1), .id_3(id_4[1])
  );
endmodule
